
MqttSend.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017918  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000630  08017ac8  08017ac8  00027ac8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080180f8  080180f8  000303bc  2**0
                  CONTENTS
  4 .ARM          00000008  080180f8  080180f8  000280f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018100  08018100  000303bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018100  08018100  00028100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08018104  08018104  00028104  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003bc  20000000  08018108  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00010194  200003bc  080184c4  000303bc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20010550  080184c4  00030550  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000303bc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00049412  00000000  00000000  000303ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000087d5  00000000  00000000  000797fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00003418  00000000  00000000  00081fd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00003088  00000000  00000000  000853f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0003976d  00000000  00000000  00088478  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00030fe0  00000000  00000000  000c1be5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001388d0  00000000  00000000  000f2bc5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0022b495  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000ee98  00000000  00000000  0022b510  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200003bc 	.word	0x200003bc
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08017ab0 	.word	0x08017ab0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200003c0 	.word	0x200003c0
 80001ec:	08017ab0 	.word	0x08017ab0

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c7c:	f000 b972 	b.w	8000f64 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9e08      	ldr	r6, [sp, #32]
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	4688      	mov	r8, r1
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d14b      	bne.n	8000d3e <__udivmoddi4+0xa6>
 8000ca6:	428a      	cmp	r2, r1
 8000ca8:	4615      	mov	r5, r2
 8000caa:	d967      	bls.n	8000d7c <__udivmoddi4+0xe4>
 8000cac:	fab2 f282 	clz	r2, r2
 8000cb0:	b14a      	cbz	r2, 8000cc6 <__udivmoddi4+0x2e>
 8000cb2:	f1c2 0720 	rsb	r7, r2, #32
 8000cb6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cba:	fa20 f707 	lsr.w	r7, r0, r7
 8000cbe:	4095      	lsls	r5, r2
 8000cc0:	ea47 0803 	orr.w	r8, r7, r3
 8000cc4:	4094      	lsls	r4, r2
 8000cc6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cca:	0c23      	lsrs	r3, r4, #16
 8000ccc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cd0:	fa1f fc85 	uxth.w	ip, r5
 8000cd4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cd8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cdc:	fb07 f10c 	mul.w	r1, r7, ip
 8000ce0:	4299      	cmp	r1, r3
 8000ce2:	d909      	bls.n	8000cf8 <__udivmoddi4+0x60>
 8000ce4:	18eb      	adds	r3, r5, r3
 8000ce6:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000cea:	f080 811b 	bcs.w	8000f24 <__udivmoddi4+0x28c>
 8000cee:	4299      	cmp	r1, r3
 8000cf0:	f240 8118 	bls.w	8000f24 <__udivmoddi4+0x28c>
 8000cf4:	3f02      	subs	r7, #2
 8000cf6:	442b      	add	r3, r5
 8000cf8:	1a5b      	subs	r3, r3, r1
 8000cfa:	b2a4      	uxth	r4, r4
 8000cfc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d00:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d04:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d08:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d0c:	45a4      	cmp	ip, r4
 8000d0e:	d909      	bls.n	8000d24 <__udivmoddi4+0x8c>
 8000d10:	192c      	adds	r4, r5, r4
 8000d12:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d16:	f080 8107 	bcs.w	8000f28 <__udivmoddi4+0x290>
 8000d1a:	45a4      	cmp	ip, r4
 8000d1c:	f240 8104 	bls.w	8000f28 <__udivmoddi4+0x290>
 8000d20:	3802      	subs	r0, #2
 8000d22:	442c      	add	r4, r5
 8000d24:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d28:	eba4 040c 	sub.w	r4, r4, ip
 8000d2c:	2700      	movs	r7, #0
 8000d2e:	b11e      	cbz	r6, 8000d38 <__udivmoddi4+0xa0>
 8000d30:	40d4      	lsrs	r4, r2
 8000d32:	2300      	movs	r3, #0
 8000d34:	e9c6 4300 	strd	r4, r3, [r6]
 8000d38:	4639      	mov	r1, r7
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0xbe>
 8000d42:	2e00      	cmp	r6, #0
 8000d44:	f000 80eb 	beq.w	8000f1e <__udivmoddi4+0x286>
 8000d48:	2700      	movs	r7, #0
 8000d4a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d4e:	4638      	mov	r0, r7
 8000d50:	4639      	mov	r1, r7
 8000d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d56:	fab3 f783 	clz	r7, r3
 8000d5a:	2f00      	cmp	r7, #0
 8000d5c:	d147      	bne.n	8000dee <__udivmoddi4+0x156>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d302      	bcc.n	8000d68 <__udivmoddi4+0xd0>
 8000d62:	4282      	cmp	r2, r0
 8000d64:	f200 80fa 	bhi.w	8000f5c <__udivmoddi4+0x2c4>
 8000d68:	1a84      	subs	r4, r0, r2
 8000d6a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d6e:	2001      	movs	r0, #1
 8000d70:	4698      	mov	r8, r3
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	d0e0      	beq.n	8000d38 <__udivmoddi4+0xa0>
 8000d76:	e9c6 4800 	strd	r4, r8, [r6]
 8000d7a:	e7dd      	b.n	8000d38 <__udivmoddi4+0xa0>
 8000d7c:	b902      	cbnz	r2, 8000d80 <__udivmoddi4+0xe8>
 8000d7e:	deff      	udf	#255	; 0xff
 8000d80:	fab2 f282 	clz	r2, r2
 8000d84:	2a00      	cmp	r2, #0
 8000d86:	f040 808f 	bne.w	8000ea8 <__udivmoddi4+0x210>
 8000d8a:	1b49      	subs	r1, r1, r5
 8000d8c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d90:	fa1f f885 	uxth.w	r8, r5
 8000d94:	2701      	movs	r7, #1
 8000d96:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d9a:	0c23      	lsrs	r3, r4, #16
 8000d9c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000da0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da4:	fb08 f10c 	mul.w	r1, r8, ip
 8000da8:	4299      	cmp	r1, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x124>
 8000dac:	18eb      	adds	r3, r5, r3
 8000dae:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x122>
 8000db4:	4299      	cmp	r1, r3
 8000db6:	f200 80cd 	bhi.w	8000f54 <__udivmoddi4+0x2bc>
 8000dba:	4684      	mov	ip, r0
 8000dbc:	1a59      	subs	r1, r3, r1
 8000dbe:	b2a3      	uxth	r3, r4
 8000dc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dc4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000dc8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dcc:	fb08 f800 	mul.w	r8, r8, r0
 8000dd0:	45a0      	cmp	r8, r4
 8000dd2:	d907      	bls.n	8000de4 <__udivmoddi4+0x14c>
 8000dd4:	192c      	adds	r4, r5, r4
 8000dd6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x14a>
 8000ddc:	45a0      	cmp	r8, r4
 8000dde:	f200 80b6 	bhi.w	8000f4e <__udivmoddi4+0x2b6>
 8000de2:	4618      	mov	r0, r3
 8000de4:	eba4 0408 	sub.w	r4, r4, r8
 8000de8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dec:	e79f      	b.n	8000d2e <__udivmoddi4+0x96>
 8000dee:	f1c7 0c20 	rsb	ip, r7, #32
 8000df2:	40bb      	lsls	r3, r7
 8000df4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000df8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000dfc:	fa01 f407 	lsl.w	r4, r1, r7
 8000e00:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e04:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e08:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e0c:	4325      	orrs	r5, r4
 8000e0e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e12:	0c2c      	lsrs	r4, r5, #16
 8000e14:	fb08 3319 	mls	r3, r8, r9, r3
 8000e18:	fa1f fa8e 	uxth.w	sl, lr
 8000e1c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e20:	fb09 f40a 	mul.w	r4, r9, sl
 8000e24:	429c      	cmp	r4, r3
 8000e26:	fa02 f207 	lsl.w	r2, r2, r7
 8000e2a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e2e:	d90b      	bls.n	8000e48 <__udivmoddi4+0x1b0>
 8000e30:	eb1e 0303 	adds.w	r3, lr, r3
 8000e34:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e38:	f080 8087 	bcs.w	8000f4a <__udivmoddi4+0x2b2>
 8000e3c:	429c      	cmp	r4, r3
 8000e3e:	f240 8084 	bls.w	8000f4a <__udivmoddi4+0x2b2>
 8000e42:	f1a9 0902 	sub.w	r9, r9, #2
 8000e46:	4473      	add	r3, lr
 8000e48:	1b1b      	subs	r3, r3, r4
 8000e4a:	b2ad      	uxth	r5, r5
 8000e4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e50:	fb08 3310 	mls	r3, r8, r0, r3
 8000e54:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e58:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e5c:	45a2      	cmp	sl, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x1da>
 8000e60:	eb1e 0404 	adds.w	r4, lr, r4
 8000e64:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e68:	d26b      	bcs.n	8000f42 <__udivmoddi4+0x2aa>
 8000e6a:	45a2      	cmp	sl, r4
 8000e6c:	d969      	bls.n	8000f42 <__udivmoddi4+0x2aa>
 8000e6e:	3802      	subs	r0, #2
 8000e70:	4474      	add	r4, lr
 8000e72:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e76:	fba0 8902 	umull	r8, r9, r0, r2
 8000e7a:	eba4 040a 	sub.w	r4, r4, sl
 8000e7e:	454c      	cmp	r4, r9
 8000e80:	46c2      	mov	sl, r8
 8000e82:	464b      	mov	r3, r9
 8000e84:	d354      	bcc.n	8000f30 <__udivmoddi4+0x298>
 8000e86:	d051      	beq.n	8000f2c <__udivmoddi4+0x294>
 8000e88:	2e00      	cmp	r6, #0
 8000e8a:	d069      	beq.n	8000f60 <__udivmoddi4+0x2c8>
 8000e8c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e90:	eb64 0403 	sbc.w	r4, r4, r3
 8000e94:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e98:	40fd      	lsrs	r5, r7
 8000e9a:	40fc      	lsrs	r4, r7
 8000e9c:	ea4c 0505 	orr.w	r5, ip, r5
 8000ea0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ea4:	2700      	movs	r7, #0
 8000ea6:	e747      	b.n	8000d38 <__udivmoddi4+0xa0>
 8000ea8:	f1c2 0320 	rsb	r3, r2, #32
 8000eac:	fa20 f703 	lsr.w	r7, r0, r3
 8000eb0:	4095      	lsls	r5, r2
 8000eb2:	fa01 f002 	lsl.w	r0, r1, r2
 8000eb6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eba:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ebe:	4338      	orrs	r0, r7
 8000ec0:	0c01      	lsrs	r1, r0, #16
 8000ec2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ec6:	fa1f f885 	uxth.w	r8, r5
 8000eca:	fb0e 3317 	mls	r3, lr, r7, r3
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb07 f308 	mul.w	r3, r7, r8
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	fa04 f402 	lsl.w	r4, r4, r2
 8000edc:	d907      	bls.n	8000eee <__udivmoddi4+0x256>
 8000ede:	1869      	adds	r1, r5, r1
 8000ee0:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000ee4:	d22f      	bcs.n	8000f46 <__udivmoddi4+0x2ae>
 8000ee6:	428b      	cmp	r3, r1
 8000ee8:	d92d      	bls.n	8000f46 <__udivmoddi4+0x2ae>
 8000eea:	3f02      	subs	r7, #2
 8000eec:	4429      	add	r1, r5
 8000eee:	1acb      	subs	r3, r1, r3
 8000ef0:	b281      	uxth	r1, r0
 8000ef2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ef6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000efa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000efe:	fb00 f308 	mul.w	r3, r0, r8
 8000f02:	428b      	cmp	r3, r1
 8000f04:	d907      	bls.n	8000f16 <__udivmoddi4+0x27e>
 8000f06:	1869      	adds	r1, r5, r1
 8000f08:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000f0c:	d217      	bcs.n	8000f3e <__udivmoddi4+0x2a6>
 8000f0e:	428b      	cmp	r3, r1
 8000f10:	d915      	bls.n	8000f3e <__udivmoddi4+0x2a6>
 8000f12:	3802      	subs	r0, #2
 8000f14:	4429      	add	r1, r5
 8000f16:	1ac9      	subs	r1, r1, r3
 8000f18:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f1c:	e73b      	b.n	8000d96 <__udivmoddi4+0xfe>
 8000f1e:	4637      	mov	r7, r6
 8000f20:	4630      	mov	r0, r6
 8000f22:	e709      	b.n	8000d38 <__udivmoddi4+0xa0>
 8000f24:	4607      	mov	r7, r0
 8000f26:	e6e7      	b.n	8000cf8 <__udivmoddi4+0x60>
 8000f28:	4618      	mov	r0, r3
 8000f2a:	e6fb      	b.n	8000d24 <__udivmoddi4+0x8c>
 8000f2c:	4541      	cmp	r1, r8
 8000f2e:	d2ab      	bcs.n	8000e88 <__udivmoddi4+0x1f0>
 8000f30:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f34:	eb69 020e 	sbc.w	r2, r9, lr
 8000f38:	3801      	subs	r0, #1
 8000f3a:	4613      	mov	r3, r2
 8000f3c:	e7a4      	b.n	8000e88 <__udivmoddi4+0x1f0>
 8000f3e:	4660      	mov	r0, ip
 8000f40:	e7e9      	b.n	8000f16 <__udivmoddi4+0x27e>
 8000f42:	4618      	mov	r0, r3
 8000f44:	e795      	b.n	8000e72 <__udivmoddi4+0x1da>
 8000f46:	4667      	mov	r7, ip
 8000f48:	e7d1      	b.n	8000eee <__udivmoddi4+0x256>
 8000f4a:	4681      	mov	r9, r0
 8000f4c:	e77c      	b.n	8000e48 <__udivmoddi4+0x1b0>
 8000f4e:	3802      	subs	r0, #2
 8000f50:	442c      	add	r4, r5
 8000f52:	e747      	b.n	8000de4 <__udivmoddi4+0x14c>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	442b      	add	r3, r5
 8000f5a:	e72f      	b.n	8000dbc <__udivmoddi4+0x124>
 8000f5c:	4638      	mov	r0, r7
 8000f5e:	e708      	b.n	8000d72 <__udivmoddi4+0xda>
 8000f60:	4637      	mov	r7, r6
 8000f62:	e6e9      	b.n	8000d38 <__udivmoddi4+0xa0>

08000f64 <__aeabi_idiv0>:
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop

08000f68 <ESP_timeoutBegin>:
static ESP8266_StatusTypeDef getData(uint8_t* Buffer, uint32_t Length, uint32_t* RetLength);

/*
 * @brief INTERNAL Timeout setup.
 */
static void ESP_timeoutBegin(void){
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
	// Get entry time.
	//ESP_t0 = HAL_GetTick();
	ESP_t0 = xTaskGetTickCount();
 8000f6c:	f011 fb28 	bl	80125c0 <xTaskGetTickCount>
 8000f70:	4602      	mov	r2, r0
 8000f72:	4b02      	ldr	r3, [pc, #8]	; (8000f7c <ESP_timeoutBegin+0x14>)
 8000f74:	601a      	str	r2, [r3, #0]
}
 8000f76:	bf00      	nop
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	200003d8 	.word	0x200003d8

08000f80 <ESP_timeoutIsExpired>:
/*
 * @brief INTERNAL Timeout checker.
 * @param interval_ms Interval time in ms.
 * @return True if timeout expired.
 */
static bool ESP_timeoutIsExpired(const uint16_t interval_ms) {
 8000f80:	b590      	push	{r4, r7, lr}
 8000f82:	b083      	sub	sp, #12
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	4603      	mov	r3, r0
 8000f88:	80fb      	strh	r3, [r7, #6]
	// Check if the given interval is in the past.
	//return (interval_ms < (HAL_GetTick() - ESP_t0));
	return (interval_ms < (xTaskGetTickCount() - ESP_t0));
 8000f8a:	88fc      	ldrh	r4, [r7, #6]
 8000f8c:	f011 fb18 	bl	80125c0 <xTaskGetTickCount>
 8000f90:	4602      	mov	r2, r0
 8000f92:	4b06      	ldr	r3, [pc, #24]	; (8000fac <ESP_timeoutIsExpired+0x2c>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	1ad3      	subs	r3, r2, r3
 8000f98:	429c      	cmp	r4, r3
 8000f9a:	bf34      	ite	cc
 8000f9c:	2301      	movcc	r3, #1
 8000f9e:	2300      	movcs	r3, #0
 8000fa0:	b2db      	uxtb	r3, r3

}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd90      	pop	{r4, r7, pc}
 8000faa:	bf00      	nop
 8000fac:	200003d8 	.word	0x200003d8

08000fb0 <ESP_Delay>:
/*
 * @brief Creates non-blocking delay.
 * @param delay_ms Delay time in ms.
 * @return SUCCESS, INPROGRESS.
 */
ESP8266_StatusTypeDef ESP_Delay(const uint16_t delay_ms){
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	80fb      	strh	r3, [r7, #6]
	// Function entry.
	if(!ESP82_inProgress){
 8000fba:	4b13      	ldr	r3, [pc, #76]	; (8001008 <ESP_Delay+0x58>)
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	f083 0301 	eor.w	r3, r3, #1
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <ESP_Delay+0x1c>
		// Start timeout.
		ESP_timeoutBegin();
 8000fc8:	f7ff ffce 	bl	8000f68 <ESP_timeoutBegin>
	}

	ESP82_inProgress = !ESP_timeoutIsExpired(delay_ms);
 8000fcc:	88fb      	ldrh	r3, [r7, #6]
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f7ff ffd6 	bl	8000f80 <ESP_timeoutIsExpired>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	bf14      	ite	ne
 8000fda:	2301      	movne	r3, #1
 8000fdc:	2300      	moveq	r3, #0
 8000fde:	b2db      	uxtb	r3, r3
 8000fe0:	f083 0301 	eor.w	r3, r3, #1
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	f003 0301 	and.w	r3, r3, #1
 8000fea:	b2da      	uxtb	r2, r3
 8000fec:	4b06      	ldr	r3, [pc, #24]	; (8001008 <ESP_Delay+0x58>)
 8000fee:	701a      	strb	r2, [r3, #0]

	if(ESP82_inProgress)
 8000ff0:	4b05      	ldr	r3, [pc, #20]	; (8001008 <ESP_Delay+0x58>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <ESP_Delay+0x4c>
		return ESP8266_BUSY;
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	e000      	b.n	8000ffe <ESP_Delay+0x4e>
	else
		return ESP8266_OK;
 8000ffc:	2300      	movs	r3, #0

}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3708      	adds	r7, #8
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	200003dc 	.word	0x200003dc

0800100c <ESP_ConnectWifi>:
 * @param resetToDefault If true, reset the module to default settings before connecting.
 * @param ssid AP name.
 * @param pass AP password.
 * @return SUCCESS, BUSY or ERROR.
 */
ESP8266_StatusTypeDef ESP_ConnectWifi(const bool resetToDefault, const char * ssid, const char * pass) {
 800100c:	b590      	push	{r4, r7, lr}
 800100e:	b087      	sub	sp, #28
 8001010:	af00      	add	r7, sp, #0
 8001012:	4603      	mov	r3, r0
 8001014:	60b9      	str	r1, [r7, #8]
 8001016:	607a      	str	r2, [r7, #4]
 8001018:	73fb      	strb	r3, [r7, #15]
	static uint8_t internalState;
	ESP8266_StatusTypeDef result;

	// State machine.
	switch (internalState = (ESP82_inProgress ? internalState : ESP82_State0)) {
 800101a:	4b49      	ldr	r3, [pc, #292]	; (8001140 <ESP_ConnectWifi+0x134>)
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d002      	beq.n	8001028 <ESP_ConnectWifi+0x1c>
 8001022:	4b48      	ldr	r3, [pc, #288]	; (8001144 <ESP_ConnectWifi+0x138>)
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	e000      	b.n	800102a <ESP_ConnectWifi+0x1e>
 8001028:	2300      	movs	r3, #0
 800102a:	4a46      	ldr	r2, [pc, #280]	; (8001144 <ESP_ConnectWifi+0x138>)
 800102c:	7013      	strb	r3, [r2, #0]
 800102e:	4b45      	ldr	r3, [pc, #276]	; (8001144 <ESP_ConnectWifi+0x138>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	2b05      	cmp	r3, #5
 8001034:	d87c      	bhi.n	8001130 <ESP_ConnectWifi+0x124>
 8001036:	a201      	add	r2, pc, #4	; (adr r2, 800103c <ESP_ConnectWifi+0x30>)
 8001038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800103c:	08001055 	.word	0x08001055
 8001040:	08001073 	.word	0x08001073
 8001044:	0800109f 	.word	0x0800109f
 8001048:	080010c9 	.word	0x080010c9
 800104c:	080010ef 	.word	0x080010ef
 8001050:	0800111b 	.word	0x0800111b
	case ESP82_State0:
			// Wait for startup phase to finish.
			if(ESP8266_OK == (result = ESP_Delay(ESP_TIMEOUT_MS_RESTART))) {
 8001054:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001058:	f7ff ffaa 	bl	8000fb0 <ESP_Delay>
 800105c:	4603      	mov	r3, r0
 800105e:	75fb      	strb	r3, [r7, #23]
 8001060:	7dfb      	ldrb	r3, [r7, #23]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d103      	bne.n	800106e <ESP_ConnectWifi+0x62>
				// To the next state.
				internalState = ESP82_State1;
 8001066:	4b37      	ldr	r3, [pc, #220]	; (8001144 <ESP_ConnectWifi+0x138>)
 8001068:	2201      	movs	r2, #1
 800106a:	701a      	strb	r2, [r3, #0]
 800106c:	e001      	b.n	8001072 <ESP_ConnectWifi+0x66>
			} else {
				// INPROGRESS or SUCCESS if no reset is requested.
				return result;
 800106e:	7dfb      	ldrb	r3, [r7, #23]
 8001070:	e061      	b.n	8001136 <ESP_ConnectWifi+0x12a>
			}
	//nobreak;
	case ESP82_State1:
		// AT+RESTORE (if requested).
		if(!resetToDefault || (ESP8266_OK == (result = atCommand((uint8_t*)"AT\r\n", 4, (uint8_t*) AT_OK_STRING)))) {
 8001072:	7bfb      	ldrb	r3, [r7, #15]
 8001074:	f083 0301 	eor.w	r3, r3, #1
 8001078:	b2db      	uxtb	r3, r3
 800107a:	2b00      	cmp	r3, #0
 800107c:	d109      	bne.n	8001092 <ESP_ConnectWifi+0x86>
 800107e:	4a32      	ldr	r2, [pc, #200]	; (8001148 <ESP_ConnectWifi+0x13c>)
 8001080:	2104      	movs	r1, #4
 8001082:	4832      	ldr	r0, [pc, #200]	; (800114c <ESP_ConnectWifi+0x140>)
 8001084:	f000 f93e 	bl	8001304 <atCommand>
 8001088:	4603      	mov	r3, r0
 800108a:	75fb      	strb	r3, [r7, #23]
 800108c:	7dfb      	ldrb	r3, [r7, #23]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d103      	bne.n	800109a <ESP_ConnectWifi+0x8e>
			// To the next state.
			internalState = ESP82_State2;
 8001092:	4b2c      	ldr	r3, [pc, #176]	; (8001144 <ESP_ConnectWifi+0x138>)
 8001094:	2202      	movs	r2, #2
 8001096:	701a      	strb	r2, [r3, #0]
 8001098:	e001      	b.n	800109e <ESP_ConnectWifi+0x92>
		} else {
			// Exit on ERROR or INPROGRESS.
			return result;
 800109a:	7dfb      	ldrb	r3, [r7, #23]
 800109c:	e04b      	b.n	8001136 <ESP_ConnectWifi+0x12a>
		}

		//nobreak;
	case ESP82_State2:
		// If resetted, wait for restart to finish.
		if(!resetToDefault || (ESP8266_OK == (result = ESP_Delay(ESP_TIMEOUT_MS_RESTART)))){
 800109e:	7bfb      	ldrb	r3, [r7, #15]
 80010a0:	f083 0301 	eor.w	r3, r3, #1
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d108      	bne.n	80010bc <ESP_ConnectWifi+0xb0>
 80010aa:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80010ae:	f7ff ff7f 	bl	8000fb0 <ESP_Delay>
 80010b2:	4603      	mov	r3, r0
 80010b4:	75fb      	strb	r3, [r7, #23]
 80010b6:	7dfb      	ldrb	r3, [r7, #23]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d103      	bne.n	80010c4 <ESP_ConnectWifi+0xb8>
				// To the next state.
				internalState = ESP82_State3;
 80010bc:	4b21      	ldr	r3, [pc, #132]	; (8001144 <ESP_ConnectWifi+0x138>)
 80010be:	2203      	movs	r2, #3
 80010c0:	701a      	strb	r2, [r3, #0]
 80010c2:	e001      	b.n	80010c8 <ESP_ConnectWifi+0xbc>
		}else{
			// INPROGRESS or SUCCESS if no reset is requested.
			return result;
 80010c4:	7dfb      	ldrb	r3, [r7, #23]
 80010c6:	e036      	b.n	8001136 <ESP_ConnectWifi+0x12a>
		}

		//nobreak;
	case ESP82_State3:
		// AT+CWMODE (client mode)
		if((ESP8266_OK == (result = atCommand((uint8_t*)"AT+CWMODE=1\r\n", 13, (uint8_t*) AT_OK_STRING))) && (ssid != NULL)){
 80010c8:	4a1f      	ldr	r2, [pc, #124]	; (8001148 <ESP_ConnectWifi+0x13c>)
 80010ca:	210d      	movs	r1, #13
 80010cc:	4820      	ldr	r0, [pc, #128]	; (8001150 <ESP_ConnectWifi+0x144>)
 80010ce:	f000 f919 	bl	8001304 <atCommand>
 80010d2:	4603      	mov	r3, r0
 80010d4:	75fb      	strb	r3, [r7, #23]
 80010d6:	7dfb      	ldrb	r3, [r7, #23]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d106      	bne.n	80010ea <ESP_ConnectWifi+0xde>
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d003      	beq.n	80010ea <ESP_ConnectWifi+0xde>
			// To the next state.
			internalState = ESP82_State4;
 80010e2:	4b18      	ldr	r3, [pc, #96]	; (8001144 <ESP_ConnectWifi+0x138>)
 80010e4:	2204      	movs	r2, #4
 80010e6:	701a      	strb	r2, [r3, #0]
 80010e8:	e001      	b.n	80010ee <ESP_ConnectWifi+0xe2>
		} else{
			// Exit on ERROR, INPROGRESS or SUCCESS (if no SSID is provided).
			return result;
 80010ea:	7dfb      	ldrb	r3, [r7, #23]
 80010ec:	e023      	b.n	8001136 <ESP_ConnectWifi+0x12a>
		}

		// nobreak;
	case ESP82_State4:
		// Size check.
		if ((strlen(ssid) + strlen(pass)) > (ESP_BUFFERSIZE_CMD - 17)) {
 80010ee:	68b8      	ldr	r0, [r7, #8]
 80010f0:	f7ff f87e 	bl	80001f0 <strlen>
 80010f4:	4604      	mov	r4, r0
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f7ff f87a 	bl	80001f0 <strlen>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4423      	add	r3, r4
 8001100:	2b6f      	cmp	r3, #111	; 0x6f
 8001102:	d901      	bls.n	8001108 <ESP_ConnectWifi+0xfc>
			return false;
 8001104:	2300      	movs	r3, #0
 8001106:	e016      	b.n	8001136 <ESP_ConnectWifi+0x12a>
		}

		// AT+CWJAP prepare.
		sprintf((char *)ESP82_cmdBuffer, "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid, pass);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	68ba      	ldr	r2, [r7, #8]
 800110c:	4911      	ldr	r1, [pc, #68]	; (8001154 <ESP_ConnectWifi+0x148>)
 800110e:	4812      	ldr	r0, [pc, #72]	; (8001158 <ESP_ConnectWifi+0x14c>)
 8001110:	f014 f918 	bl	8015344 <siprintf>

		// To the next state.
		internalState = ESP82_State5;
 8001114:	4b0b      	ldr	r3, [pc, #44]	; (8001144 <ESP_ConnectWifi+0x138>)
 8001116:	2205      	movs	r2, #5
 8001118:	701a      	strb	r2, [r3, #0]

		//nobreak;
	case ESP82_State5:
		// AT+CWJAP
		return atCommand(ESP82_cmdBuffer, strlen((char*)ESP82_cmdBuffer), (uint8_t*) AT_OK_STRING);
 800111a:	480f      	ldr	r0, [pc, #60]	; (8001158 <ESP_ConnectWifi+0x14c>)
 800111c:	f7ff f868 	bl	80001f0 <strlen>
 8001120:	4603      	mov	r3, r0
 8001122:	4a09      	ldr	r2, [pc, #36]	; (8001148 <ESP_ConnectWifi+0x13c>)
 8001124:	4619      	mov	r1, r3
 8001126:	480c      	ldr	r0, [pc, #48]	; (8001158 <ESP_ConnectWifi+0x14c>)
 8001128:	f000 f8ec 	bl	8001304 <atCommand>
 800112c:	4603      	mov	r3, r0
 800112e:	e002      	b.n	8001136 <ESP_ConnectWifi+0x12a>

		//nobreak;
	default:
		// To the first state.
		internalState = ESP82_State0;
 8001130:	4b04      	ldr	r3, [pc, #16]	; (8001144 <ESP_ConnectWifi+0x138>)
 8001132:	2200      	movs	r2, #0
 8001134:	701a      	strb	r2, [r3, #0]
	}
}
 8001136:	4618      	mov	r0, r3
 8001138:	371c      	adds	r7, #28
 800113a:	46bd      	mov	sp, r7
 800113c:	bd90      	pop	{r4, r7, pc}
 800113e:	bf00      	nop
 8001140:	200003dc 	.word	0x200003dc
 8001144:	20000460 	.word	0x20000460
 8001148:	08017ae0 	.word	0x08017ae0
 800114c:	08017ae8 	.word	0x08017ae8
 8001150:	08017af0 	.word	0x08017af0
 8001154:	08017b00 	.word	0x08017b00
 8001158:	200003e0 	.word	0x200003e0

0800115c <ESP_IsConnectedWifi>:

/*
 * @brief Connection test.
 * @return SUCCESS, INPROGRESS or ERROR.
 */
ESP8266_StatusTypeDef ESP_IsConnectedWifi(void) {
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
	return atCommand((uint8_t*)"AT+CIPSTATUS\r\n", 14, (uint8_t*) AT_OK_STRING);
 8001160:	4a03      	ldr	r2, [pc, #12]	; (8001170 <ESP_IsConnectedWifi+0x14>)
 8001162:	210e      	movs	r1, #14
 8001164:	4803      	ldr	r0, [pc, #12]	; (8001174 <ESP_IsConnectedWifi+0x18>)
 8001166:	f000 f8cd 	bl	8001304 <atCommand>
 800116a:	4603      	mov	r3, r0
}
 800116c:	4618      	mov	r0, r3
 800116e:	bd80      	pop	{r7, pc}
 8001170:	08017ae0 	.word	0x08017ae0
 8001174:	08017b18 	.word	0x08017b18

08001178 <ESP_StartTCP>:
 * @param port Remote port.
 * @param keepalive Keep-alive time between 0 to 7200 seconds.
 * @param ssl Starts SSL connection.
 * @return SUCCESS, BUSY or ERROR.
 */
ESP8266_StatusTypeDef ESP_StartTCP(const char * host, const uint16_t port, const uint16_t keepalive, const bool ssl) {
 8001178:	b580      	push	{r7, lr}
 800117a:	b088      	sub	sp, #32
 800117c:	af02      	add	r7, sp, #8
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	4608      	mov	r0, r1
 8001182:	4611      	mov	r1, r2
 8001184:	461a      	mov	r2, r3
 8001186:	4603      	mov	r3, r0
 8001188:	817b      	strh	r3, [r7, #10]
 800118a:	460b      	mov	r3, r1
 800118c:	813b      	strh	r3, [r7, #8]
 800118e:	4613      	mov	r3, r2
 8001190:	71fb      	strb	r3, [r7, #7]
	static uint8_t internalState;
	ESP8266_StatusTypeDef result;

	// State machine.
	switch (internalState = (ESP82_inProgress ? internalState : ESP82_State0)) {
 8001192:	4b2b      	ldr	r3, [pc, #172]	; (8001240 <ESP_StartTCP+0xc8>)
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d002      	beq.n	80011a0 <ESP_StartTCP+0x28>
 800119a:	4b2a      	ldr	r3, [pc, #168]	; (8001244 <ESP_StartTCP+0xcc>)
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	e000      	b.n	80011a2 <ESP_StartTCP+0x2a>
 80011a0:	2300      	movs	r3, #0
 80011a2:	4a28      	ldr	r2, [pc, #160]	; (8001244 <ESP_StartTCP+0xcc>)
 80011a4:	7013      	strb	r3, [r2, #0]
 80011a6:	4b27      	ldr	r3, [pc, #156]	; (8001244 <ESP_StartTCP+0xcc>)
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	2b01      	cmp	r3, #1
 80011ac:	d021      	beq.n	80011f2 <ESP_StartTCP+0x7a>
 80011ae:	2b02      	cmp	r3, #2
 80011b0:	d037      	beq.n	8001222 <ESP_StartTCP+0xaa>
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d140      	bne.n	8001238 <ESP_StartTCP+0xc0>
	case ESP82_State0:
		// Size check.
		if(strlen(host) > (ESP_BUFFERSIZE_CMD - 34)){
 80011b6:	68f8      	ldr	r0, [r7, #12]
 80011b8:	f7ff f81a 	bl	80001f0 <strlen>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b5e      	cmp	r3, #94	; 0x5e
 80011c0:	d901      	bls.n	80011c6 <ESP_StartTCP+0x4e>
			return false;
 80011c2:	2300      	movs	r3, #0
 80011c4:	e038      	b.n	8001238 <ESP_StartTCP+0xc0>
		}

		// Keepalive check.
		if(keepalive > 7200){
 80011c6:	893b      	ldrh	r3, [r7, #8]
 80011c8:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 80011cc:	d901      	bls.n	80011d2 <ESP_StartTCP+0x5a>
			return false;
 80011ce:	2300      	movs	r3, #0
 80011d0:	e032      	b.n	8001238 <ESP_StartTCP+0xc0>
		}

		// prepare AT+CIPSTART
		//sprintf((char *)ESP82_cmdBuffer, "AT+CIPSTART=\"%s\",\"%s\",%i,%i\r\n", (ssl ? "SSL" : "TCP"), host, port, keepalive);
		sprintf((char *)ESP82_cmdBuffer, "AT+CIPSTART=\"%s\",\"%s\",%i\r\n", (ssl ? "SSL" : "TCP"), host, port);
 80011d2:	79fb      	ldrb	r3, [r7, #7]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <ESP_StartTCP+0x64>
 80011d8:	4a1b      	ldr	r2, [pc, #108]	; (8001248 <ESP_StartTCP+0xd0>)
 80011da:	e000      	b.n	80011de <ESP_StartTCP+0x66>
 80011dc:	4a1b      	ldr	r2, [pc, #108]	; (800124c <ESP_StartTCP+0xd4>)
 80011de:	897b      	ldrh	r3, [r7, #10]
 80011e0:	9300      	str	r3, [sp, #0]
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	491a      	ldr	r1, [pc, #104]	; (8001250 <ESP_StartTCP+0xd8>)
 80011e6:	481b      	ldr	r0, [pc, #108]	; (8001254 <ESP_StartTCP+0xdc>)
 80011e8:	f014 f8ac 	bl	8015344 <siprintf>


		// To the next state.
		internalState = ESP82_State1;
 80011ec:	4b15      	ldr	r3, [pc, #84]	; (8001244 <ESP_StartTCP+0xcc>)
 80011ee:	2201      	movs	r2, #1
 80011f0:	701a      	strb	r2, [r3, #0]

		//nobreak;
	case ESP82_State1:
		// AT+CIPSSLSIZE (or skip)
		if(!ssl || (ESP8266_OK == (result = atCommand((uint8_t*)ESP_SSLSIZE_str, 20, (uint8_t*) AT_OK_STRING)))){
 80011f2:	79fb      	ldrb	r3, [r7, #7]
 80011f4:	f083 0301 	eor.w	r3, r3, #1
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d10b      	bne.n	8001216 <ESP_StartTCP+0x9e>
 80011fe:	4b16      	ldr	r3, [pc, #88]	; (8001258 <ESP_StartTCP+0xe0>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4a16      	ldr	r2, [pc, #88]	; (800125c <ESP_StartTCP+0xe4>)
 8001204:	2114      	movs	r1, #20
 8001206:	4618      	mov	r0, r3
 8001208:	f000 f87c 	bl	8001304 <atCommand>
 800120c:	4603      	mov	r3, r0
 800120e:	75fb      	strb	r3, [r7, #23]
 8001210:	7dfb      	ldrb	r3, [r7, #23]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d103      	bne.n	800121e <ESP_StartTCP+0xa6>
			// To the next state.
			internalState = ESP82_State2;
 8001216:	4b0b      	ldr	r3, [pc, #44]	; (8001244 <ESP_StartTCP+0xcc>)
 8001218:	2202      	movs	r2, #2
 800121a:	701a      	strb	r2, [r3, #0]
 800121c:	e001      	b.n	8001222 <ESP_StartTCP+0xaa>
		}else{
			// Exit on ERROR or INPROGRESS.
			return result;
 800121e:	7dfb      	ldrb	r3, [r7, #23]
 8001220:	e00a      	b.n	8001238 <ESP_StartTCP+0xc0>
		}
		//nobreak;
	case ESP82_State2:
		// AT+CIPSTART
		return atCommand((uint8_t*)ESP82_cmdBuffer, strlen((char*)ESP82_cmdBuffer), (uint8_t*) AT_OK_STRING);
 8001222:	480c      	ldr	r0, [pc, #48]	; (8001254 <ESP_StartTCP+0xdc>)
 8001224:	f7fe ffe4 	bl	80001f0 <strlen>
 8001228:	4603      	mov	r3, r0
 800122a:	4a0c      	ldr	r2, [pc, #48]	; (800125c <ESP_StartTCP+0xe4>)
 800122c:	4619      	mov	r1, r3
 800122e:	4809      	ldr	r0, [pc, #36]	; (8001254 <ESP_StartTCP+0xdc>)
 8001230:	f000 f868 	bl	8001304 <atCommand>
 8001234:	4603      	mov	r3, r0
 8001236:	e7ff      	b.n	8001238 <ESP_StartTCP+0xc0>
	}
}
 8001238:	4618      	mov	r0, r3
 800123a:	3718      	adds	r7, #24
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	200003dc 	.word	0x200003dc
 8001244:	20000461 	.word	0x20000461
 8001248:	08017b28 	.word	0x08017b28
 800124c:	08017b2c 	.word	0x08017b2c
 8001250:	08017b30 	.word	0x08017b30
 8001254:	200003e0 	.word	0x200003e0
 8001258:	20000000 	.word	0x20000000
 800125c:	08017ae0 	.word	0x08017ae0

08001260 <ESP_SendData>:
 * @brief  Send data over the wifi connection.
 * @param  Buffer: the buffer to send
 * @param  Length: the Buffer's data size.
 * @retval Returns ESP8266_OK on success and ESP8266_ERROR otherwise.
 */
ESP8266_StatusTypeDef ESP_SendData(uint8_t* Buffer, uint32_t Length) {
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af02      	add	r7, sp, #8
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	6039      	str	r1, [r7, #0]
	ESP8266_StatusTypeDef Ret = ESP8266_OK;
 800126a:	2300      	movs	r3, #0
 800126c:	73fb      	strb	r3, [r7, #15]

	if (Buffer != NULL) {
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d027      	beq.n	80012c4 <ESP_SendData+0x64>
		//uint32_t tickStart;
		//TickType_t tickStart;

		/* Construct the CIPSEND command */
		memset(ESP82_cmdBuffer, '\0', ESP_BUFFERSIZE_CMD);
 8001274:	2280      	movs	r2, #128	; 0x80
 8001276:	2100      	movs	r1, #0
 8001278:	4815      	ldr	r0, [pc, #84]	; (80012d0 <ESP_SendData+0x70>)
 800127a:	f013 fc62 	bl	8014b42 <memset>
		sprintf((char *) ESP82_cmdBuffer, "AT+CIPSEND=%lu%c%c", Length  , '\r', '\n');
 800127e:	230a      	movs	r3, #10
 8001280:	9300      	str	r3, [sp, #0]
 8001282:	230d      	movs	r3, #13
 8001284:	683a      	ldr	r2, [r7, #0]
 8001286:	4913      	ldr	r1, [pc, #76]	; (80012d4 <ESP_SendData+0x74>)
 8001288:	4811      	ldr	r0, [pc, #68]	; (80012d0 <ESP_SendData+0x70>)
 800128a:	f014 f85b 	bl	8015344 <siprintf>

		/* The CIPSEND command doesn't have a return command
		 until the data is actually sent. Thus we check here whether
		 we got the '>' prompt or not. */
		Ret = atCommand(ESP82_cmdBuffer, strlen((char *) ESP82_cmdBuffer),
 800128e:	4810      	ldr	r0, [pc, #64]	; (80012d0 <ESP_SendData+0x70>)
 8001290:	f7fe ffae 	bl	80001f0 <strlen>
 8001294:	4603      	mov	r3, r0
 8001296:	4a10      	ldr	r2, [pc, #64]	; (80012d8 <ESP_SendData+0x78>)
 8001298:	4619      	mov	r1, r3
 800129a:	480d      	ldr	r0, [pc, #52]	; (80012d0 <ESP_SendData+0x70>)
 800129c:	f000 f832 	bl	8001304 <atCommand>
 80012a0:	4603      	mov	r3, r0
 80012a2:	73fb      	strb	r3, [r7, #15]
				(uint8_t*) AT_SEND_PROMPT_STRING);

		/* Return Error */
		if (Ret != ESP8266_OK) {
 80012a4:	7bfb      	ldrb	r3, [r7, #15]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <ESP_SendData+0x4e>
			return ESP8266_ERROR;
 80012aa:	2301      	movs	r3, #1
 80012ac:	e00b      	b.n	80012c6 <ESP_SendData+0x66>
		}

		/* Wait before sending data. */
		osDelay(1000); //not blocking delay
 80012ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012b2:	f00f fdb3 	bl	8010e1c <osDelay>

		/* Send the data */
		Ret = atCommand(Buffer, Length, (uint8_t*) AT_SEND_OK_STRING);//AT_IPD_STRING);//
 80012b6:	4a09      	ldr	r2, [pc, #36]	; (80012dc <ESP_SendData+0x7c>)
 80012b8:	6839      	ldr	r1, [r7, #0]
 80012ba:	6878      	ldr	r0, [r7, #4]
 80012bc:	f000 f822 	bl	8001304 <atCommand>
 80012c0:	4603      	mov	r3, r0
 80012c2:	73fb      	strb	r3, [r7, #15]
	}

	return Ret;
 80012c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3710      	adds	r7, #16
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	200003e0 	.word	0x200003e0
 80012d4:	08017b4c 	.word	0x08017b4c
 80012d8:	08017b60 	.word	0x08017b60
 80012dc:	08017b68 	.word	0x08017b68

080012e0 <ESP_ReceiveData>:
 * @param Length data buffer length.
 * @param RetLength data length received.
 * @return SUCCESS or ERROR.
 */
ESP8266_StatusTypeDef ESP_ReceiveData(uint8_t* Buffer, uint32_t Length,
		uint32_t* RetLength) {
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b086      	sub	sp, #24
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	60f8      	str	r0, [r7, #12]
 80012e8:	60b9      	str	r1, [r7, #8]
 80012ea:	607a      	str	r2, [r7, #4]
	ESP8266_StatusTypeDef Ret;

	/* Receive the data from the host */
	Ret = getData(Buffer, Length, RetLength);
 80012ec:	687a      	ldr	r2, [r7, #4]
 80012ee:	68b9      	ldr	r1, [r7, #8]
 80012f0:	68f8      	ldr	r0, [r7, #12]
 80012f2:	f000 f8df 	bl	80014b4 <getData>
 80012f6:	4603      	mov	r3, r0
 80012f8:	75fb      	strb	r3, [r7, #23]

	return Ret;
 80012fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	3718      	adds	r7, #24
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}

08001304 <atCommand>:


ESP8266_StatusTypeDef atCommand(uint8_t* cmd, uint32_t Length, const uint8_t* Token) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b086      	sub	sp, #24
 8001308:	af00      	add	r7, sp, #0
 800130a:	60f8      	str	r0, [r7, #12]
 800130c:	60b9      	str	r1, [r7, #8]
 800130e:	607a      	str	r2, [r7, #4]
	static uint8_t internalState;
	ESP8266_StatusTypeDef result;

	// State machine.
	switch (internalState = (ESP82_inProgress ? internalState : ESP82_State0)) {
 8001310:	4b12      	ldr	r3, [pc, #72]	; (800135c <atCommand+0x58>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d002      	beq.n	800131e <atCommand+0x1a>
 8001318:	4b11      	ldr	r3, [pc, #68]	; (8001360 <atCommand+0x5c>)
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	e000      	b.n	8001320 <atCommand+0x1c>
 800131e:	2300      	movs	r3, #0
 8001320:	4a0f      	ldr	r2, [pc, #60]	; (8001360 <atCommand+0x5c>)
 8001322:	7013      	strb	r3, [r2, #0]
 8001324:	4b0e      	ldr	r3, [pc, #56]	; (8001360 <atCommand+0x5c>)
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d002      	beq.n	8001332 <atCommand+0x2e>
 800132c:	2b01      	cmp	r3, #1
 800132e:	d00c      	beq.n	800134a <atCommand+0x46>
 8001330:	e010      	b.n	8001354 <atCommand+0x50>
	case ESP82_State0:

		result = executeAtCmd(cmd, Length);
 8001332:	68b9      	ldr	r1, [r7, #8]
 8001334:	68f8      	ldr	r0, [r7, #12]
 8001336:	f000 f815 	bl	8001364 <executeAtCmd>
 800133a:	4603      	mov	r3, r0
 800133c:	75fb      	strb	r3, [r7, #23]

		// To the next state.
		if(result == ESP8266_OK)
 800133e:	7dfb      	ldrb	r3, [r7, #23]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d102      	bne.n	800134a <atCommand+0x46>
			internalState = ESP82_State1;
 8001344:	4b06      	ldr	r3, [pc, #24]	; (8001360 <atCommand+0x5c>)
 8001346:	2201      	movs	r2, #1
 8001348:	701a      	strb	r2, [r3, #0]
	case ESP82_State1:
		return responseAtCmd(Token);
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f000 f820 	bl	8001390 <responseAtCmd>
 8001350:	4603      	mov	r3, r0
 8001352:	e7ff      	b.n	8001354 <atCommand+0x50>

	}
}
 8001354:	4618      	mov	r0, r3
 8001356:	3718      	adds	r7, #24
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	200003dc 	.word	0x200003dc
 8001360:	20000462 	.word	0x20000462

08001364 <executeAtCmd>:
 * @brief  Run the AT command
 * @param  cmd the buffer to fill will the received data.
 * @param  Length the maximum data size to receive.
 * @retval Returns ESP8266_OK on success and ESP8266_ERROR otherwise.
 */
static ESP8266_StatusTypeDef executeAtCmd(uint8_t* cmd, uint32_t Length) {
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	6039      	str	r1, [r7, #0]

	/* Send the command */
	if (HAL_UART_F_Send((char*)cmd, Length) < 0) {
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	b2db      	uxtb	r3, r3
 8001372:	4619      	mov	r1, r3
 8001374:	6878      	ldr	r0, [r7, #4]
 8001376:	f003 ffa9 	bl	80052cc <HAL_UART_F_Send>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	da01      	bge.n	8001384 <executeAtCmd+0x20>
		return ESP8266_ERROR;
 8001380:	2301      	movs	r3, #1
 8001382:	e000      	b.n	8001386 <executeAtCmd+0x22>
	}
	return ESP8266_OK;
 8001384:	2300      	movs	r3, #0
}
 8001386:	4618      	mov	r0, r3
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
	...

08001390 <responseAtCmd>:
 * @param  cmd the buffer to fill will the received data.
 * @param  Length the maximum data size to receive.
 * @param  Token the expected output if command runs successfully
 * @retval Returns ESP8266_OK on success and ESP8266_ERROR otherwise.
 */
static ESP8266_StatusTypeDef responseAtCmd(const uint8_t* Token) {
 8001390:	b580      	push	{r7, lr}
 8001392:	b084      	sub	sp, #16
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
	uint32_t idx = 0;
 8001398:	2300      	movs	r3, #0
 800139a:	60fb      	str	r3, [r7, #12]
	uint8_t RxChar;
	uint8_t status_io = 0;//0 is ok
 800139c:	2300      	movs	r3, #0
 800139e:	72fb      	strb	r3, [r7, #11]

	/* Reset the Rx buffer to make sure no previous data exist */
	memset(RxBuffer, '\0', ESP_BUFFERSIZE_RESPONSE);
 80013a0:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80013a4:	2100      	movs	r1, #0
 80013a6:	481d      	ldr	r0, [pc, #116]	; (800141c <responseAtCmd+0x8c>)
 80013a8:	f013 fbcb 	bl	8014b42 <memset>
	//uint32_t currentTime = 0;
	/* Wait for reception */
	//do {
	while(1){
		/* Wait to recieve data */
		if (ESP_Receive(&RxChar, 1) != 0) {
 80013ac:	f107 030a 	add.w	r3, r7, #10
 80013b0:	2101      	movs	r1, #1
 80013b2:	4618      	mov	r0, r3
 80013b4:	f000 f836 	bl	8001424 <ESP_Receive>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d00b      	beq.n	80013d6 <responseAtCmd+0x46>
			RxBuffer[idx++] = RxChar;
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	1c5a      	adds	r2, r3, #1
 80013c2:	60fa      	str	r2, [r7, #12]
 80013c4:	7ab9      	ldrb	r1, [r7, #10]
 80013c6:	4a15      	ldr	r2, [pc, #84]	; (800141c <responseAtCmd+0x8c>)
 80013c8:	54d1      	strb	r1, [r2, r3]
			status_io = 1;
			break;
		}

		/* Check that max buffer size has not been reached */
		if (idx == ESP_BUFFERSIZE_RESPONSE) {
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d106      	bne.n	80013e2 <responseAtCmd+0x52>
 80013d4:	e002      	b.n	80013dc <responseAtCmd+0x4c>
			status_io = 1;
 80013d6:	2301      	movs	r3, #1
 80013d8:	72fb      	strb	r3, [r7, #11]
			break;
 80013da:	e015      	b.n	8001408 <responseAtCmd+0x78>
			status_io = 1;
 80013dc:	2301      	movs	r3, #1
 80013de:	72fb      	strb	r3, [r7, #11]
			break;
 80013e0:	e012      	b.n	8001408 <responseAtCmd+0x78>
		}

		/* Extract the Token */
		if (strstr((char *) RxBuffer, (char *) Token) != NULL) {
 80013e2:	6879      	ldr	r1, [r7, #4]
 80013e4:	480d      	ldr	r0, [pc, #52]	; (800141c <responseAtCmd+0x8c>)
 80013e6:	f013 ffd5 	bl	8015394 <strstr>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d002      	beq.n	80013f6 <responseAtCmd+0x66>
			status_io = 0;
 80013f0:	2300      	movs	r3, #0
 80013f2:	72fb      	strb	r3, [r7, #11]
			break;
 80013f4:	e008      	b.n	8001408 <responseAtCmd+0x78>
			//return ESP8266_OK;
		}

		/* Check if the message contains error code */
		if (strstr((char *) RxBuffer, AT_ERROR_STRING) != NULL) {
 80013f6:	490a      	ldr	r1, [pc, #40]	; (8001420 <responseAtCmd+0x90>)
 80013f8:	4808      	ldr	r0, [pc, #32]	; (800141c <responseAtCmd+0x8c>)
 80013fa:	f013 ffcb 	bl	8015394 <strstr>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d0d3      	beq.n	80013ac <responseAtCmd+0x1c>
			status_io = 1;
 8001404:	2301      	movs	r3, #1
 8001406:	72fb      	strb	r3, [r7, #11]
		}
		//currentTime++;
		//osDelay(1);
	}//while(currentTime < ESP_LONG_TIME_OUT);

	if(status_io == 1)
 8001408:	7afb      	ldrb	r3, [r7, #11]
 800140a:	2b01      	cmp	r3, #1
 800140c:	d101      	bne.n	8001412 <responseAtCmd+0x82>
		return ESP8266_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	e000      	b.n	8001414 <responseAtCmd+0x84>
	return ESP8266_OK;
 8001412:	2300      	movs	r3, #0
}
 8001414:	4618      	mov	r0, r3
 8001416:	3710      	adds	r7, #16
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	2000d6fc 	.word	0x2000d6fc
 8001420:	08017b74 	.word	0x08017b74

08001424 <ESP_Receive>:




static int32_t ESP_Receive(uint8_t *Buffer, uint32_t Length) {
 8001424:	b580      	push	{r7, lr}
 8001426:	b086      	sub	sp, #24
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	6039      	str	r1, [r7, #0]
	uint32_t ReadData = 0;
 800142e:	2300      	movs	r3, #0
 8001430:	617b      	str	r3, [r7, #20]
	/* Loop until data received */
	while (Length--) {
 8001432:	e032      	b.n	800149a <ESP_Receive+0x76>
		//uint32_t tickStart = HAL_GetTick();
		TickType_t tickStart = xTaskGetTickCount();
 8001434:	f011 f8c4 	bl	80125c0 <xTaskGetTickCount>
 8001438:	6138      	str	r0, [r7, #16]
		uint32_t currentTime = 0;
 800143a:	2300      	movs	r3, #0
 800143c:	60fb      	str	r3, [r7, #12]
		do {
			if (WiFiRxBuffer.head != WiFiRxBuffer.tail) {
 800143e:	4b1c      	ldr	r3, [pc, #112]	; (80014b0 <ESP_Receive+0x8c>)
 8001440:	f8b3 2802 	ldrh.w	r2, [r3, #2050]	; 0x802
 8001444:	4b1a      	ldr	r3, [pc, #104]	; (80014b0 <ESP_Receive+0x8c>)
 8001446:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	; 0x800
 800144a:	429a      	cmp	r2, r3
 800144c:	d01c      	beq.n	8001488 <ESP_Receive+0x64>
				/* serial data available, so return data to user */
				*Buffer++ = WiFiRxBuffer.data[WiFiRxBuffer.head++];
 800144e:	4b18      	ldr	r3, [pc, #96]	; (80014b0 <ESP_Receive+0x8c>)
 8001450:	f8b3 3802 	ldrh.w	r3, [r3, #2050]	; 0x802
 8001454:	1c5a      	adds	r2, r3, #1
 8001456:	b291      	uxth	r1, r2
 8001458:	4a15      	ldr	r2, [pc, #84]	; (80014b0 <ESP_Receive+0x8c>)
 800145a:	f8a2 1802 	strh.w	r1, [r2, #2050]	; 0x802
 800145e:	4619      	mov	r1, r3
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	1c5a      	adds	r2, r3, #1
 8001464:	607a      	str	r2, [r7, #4]
 8001466:	4a12      	ldr	r2, [pc, #72]	; (80014b0 <ESP_Receive+0x8c>)
 8001468:	5c52      	ldrb	r2, [r2, r1]
 800146a:	701a      	strb	r2, [r3, #0]

				ReadData++;
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	3301      	adds	r3, #1
 8001470:	617b      	str	r3, [r7, #20]

				/* check for ring buffer wrap */
				if (WiFiRxBuffer.head >= ESP_BUFFERSIZE_CIRCULAR) {
 8001472:	4b0f      	ldr	r3, [pc, #60]	; (80014b0 <ESP_Receive+0x8c>)
 8001474:	f8b3 3802 	ldrh.w	r3, [r3, #2050]	; 0x802
 8001478:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800147c:	d30d      	bcc.n	800149a <ESP_Receive+0x76>
					/* Ring buffer wrap, so reset head pointer to start of buffer */
					WiFiRxBuffer.head = 0;
 800147e:	4b0c      	ldr	r3, [pc, #48]	; (80014b0 <ESP_Receive+0x8c>)
 8001480:	2200      	movs	r2, #0
 8001482:	f8a3 2802 	strh.w	r2, [r3, #2050]	; 0x802
				}
				break;
 8001486:	e008      	b.n	800149a <ESP_Receive+0x76>
			}
		} while((xTaskGetTickCount() - tickStart) < ESP_DEFAULT_TIME_OUT);
 8001488:	f011 f89a 	bl	80125c0 <xTaskGetTickCount>
 800148c:	4602      	mov	r2, r0
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8001496:	4293      	cmp	r3, r2
 8001498:	d9d1      	bls.n	800143e <ESP_Receive+0x1a>
	while (Length--) {
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	1e5a      	subs	r2, r3, #1
 800149e:	603a      	str	r2, [r7, #0]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d1c7      	bne.n	8001434 <ESP_Receive+0x10>
	}

	return ReadData;
 80014a4:	697b      	ldr	r3, [r7, #20]
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3718      	adds	r7, #24
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	2000dcd8 	.word	0x2000dcd8

080014b4 <getData>:
 * @param  Buffer The buffer where to fill the received data
 * @param  Length the maximum data size to receive.
 * @param  RetLength Length of received data
 * @retval Returns ESP8266_OK on success and ESP8266_ERROR otherwise.
 */
static ESP8266_StatusTypeDef getData(uint8_t* Buffer, uint32_t Length, uint32_t* RetLength) {
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b08a      	sub	sp, #40	; 0x28
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	60f8      	str	r0, [r7, #12]
 80014bc:	60b9      	str	r1, [r7, #8]
 80014be:	607a      	str	r2, [r7, #4]
	uint8_t RxChar;
	uint32_t idx = 0;
 80014c0:	2300      	movs	r3, #0
 80014c2:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t LengthString[4];
	uint32_t LengthValue;
	uint8_t i = 0;
 80014c4:	2300      	movs	r3, #0
 80014c6:	77fb      	strb	r3, [r7, #31]
	ESP8266_Boolean newChunk = ESP8266_FALSE;
 80014c8:	2300      	movs	r3, #0
 80014ca:	77bb      	strb	r3, [r7, #30]

	/* Reset the reception data length */
	*RetLength = 0;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2200      	movs	r2, #0
 80014d0:	601a      	str	r2, [r3, #0]

	/* Reset the reception buffer */
	memset(RxBuffer, '\0', ESP_BUFFERSIZE_RESPONSE);
 80014d2:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80014d6:	2100      	movs	r1, #0
 80014d8:	484f      	ldr	r0, [pc, #316]	; (8001618 <getData+0x164>)
 80014da:	f013 fb32 	bl	8014b42 <memset>
	 by the string "+IPD,<chunk_size>:". Thus to get the actual data we need to:
	 - Receive data until getting the "+IPD," token, a new chunk is marked.
	 - Extract the 'chunk_size' then read the next 'chunk_size' bytes as actual data
	 - Mark end of the chunk.
	 - Repeat steps above until no more data is available. */
	uint32_t currentTime = 0;
 80014de:	2300      	movs	r3, #0
 80014e0:	61bb      	str	r3, [r7, #24]
	do{
	//while(1){
		if (ESP_Receive(&RxChar, 1) != 0) {
 80014e2:	f107 0317 	add.w	r3, r7, #23
 80014e6:	2101      	movs	r1, #1
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7ff ff9b 	bl	8001424 <ESP_Receive>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d028      	beq.n	8001546 <getData+0x92>
			/* The data chunk starts with +IPD,<chunk length>: */
			if (newChunk == ESP8266_TRUE) {
 80014f4:	7fbb      	ldrb	r3, [r7, #30]
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	d119      	bne.n	800152e <getData+0x7a>
				/* Read the next lendthValue bytes as part from the actual data. */
				if (LengthValue--) {
 80014fa:	6a3b      	ldr	r3, [r7, #32]
 80014fc:	1e5a      	subs	r2, r3, #1
 80014fe:	623a      	str	r2, [r7, #32]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d00a      	beq.n	800151a <getData+0x66>
					*Buffer++ = RxChar;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	1c5a      	adds	r2, r3, #1
 8001508:	60fa      	str	r2, [r7, #12]
 800150a:	7dfa      	ldrb	r2, [r7, #23]
 800150c:	701a      	strb	r2, [r3, #0]
					(*RetLength)++;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	1c5a      	adds	r2, r3, #1
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	601a      	str	r2, [r3, #0]
 8001518:	e009      	b.n	800152e <getData+0x7a>
				} else {
					/* Clear the buffer as the new chunk has ended. */
					newChunk = ESP8266_FALSE;
 800151a:	2300      	movs	r3, #0
 800151c:	77bb      	strb	r3, [r7, #30]
					memset(RxBuffer, '\0', ESP_BUFFERSIZE_RESPONSE);
 800151e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001522:	2100      	movs	r1, #0
 8001524:	483c      	ldr	r0, [pc, #240]	; (8001618 <getData+0x164>)
 8001526:	f013 fb0c 	bl	8014b42 <memset>
					idx = 0;
 800152a:	2300      	movs	r3, #0
 800152c:	627b      	str	r3, [r7, #36]	; 0x24
				}
			}
			RxBuffer[idx++] = RxChar;
 800152e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001530:	1c5a      	adds	r2, r3, #1
 8001532:	627a      	str	r2, [r7, #36]	; 0x24
 8001534:	7df9      	ldrb	r1, [r7, #23]
 8001536:	4a38      	ldr	r2, [pc, #224]	; (8001618 <getData+0x164>)
 8001538:	54d1      	strb	r1, [r2, r3]
			} else {
				break;
			}
		}

		if (idx == ESP_BUFFERSIZE_RESPONSE) {
 800153a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800153c:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001540:	4293      	cmp	r3, r2
 8001542:	d110      	bne.n	8001566 <getData+0xb2>
 8001544:	e007      	b.n	8001556 <getData+0xa2>
			if ((newChunk == ESP8266_TRUE) && (LengthValue != 0)) {
 8001546:	7fbb      	ldrb	r3, [r7, #30]
 8001548:	2b01      	cmp	r3, #1
 800154a:	d158      	bne.n	80015fe <getData+0x14a>
 800154c:	6a3b      	ldr	r3, [r7, #32]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d055      	beq.n	80015fe <getData+0x14a>
				return ESP8266_ERROR;
 8001552:	2301      	movs	r3, #1
 8001554:	e05b      	b.n	800160e <getData+0x15a>
			/* In case of Buffer overflow, return error */
			if ((newChunk == ESP8266_TRUE) && (LengthValue != 0)) {
 8001556:	7fbb      	ldrb	r3, [r7, #30]
 8001558:	2b01      	cmp	r3, #1
 800155a:	d150      	bne.n	80015fe <getData+0x14a>
 800155c:	6a3b      	ldr	r3, [r7, #32]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d04d      	beq.n	80015fe <getData+0x14a>
				return ESP8266_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	e053      	b.n	800160e <getData+0x15a>
				break;
			}
		}

		/* When a new chunk is met, extact its size */
		if ((strstr((char *) RxBuffer, AT_IPD_STRING) != NULL)
 8001566:	492d      	ldr	r1, [pc, #180]	; (800161c <getData+0x168>)
 8001568:	482b      	ldr	r0, [pc, #172]	; (8001618 <getData+0x164>)
 800156a:	f013 ff13 	bl	8015394 <strstr>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d026      	beq.n	80015c2 <getData+0x10e>
				&& (newChunk == ESP8266_FALSE)) {
 8001574:	7fbb      	ldrb	r3, [r7, #30]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d123      	bne.n	80015c2 <getData+0x10e>
			i = 0;
 800157a:	2300      	movs	r3, #0
 800157c:	77fb      	strb	r3, [r7, #31]
			memset(LengthString, '\0', 4);
 800157e:	f107 0310 	add.w	r3, r7, #16
 8001582:	2204      	movs	r2, #4
 8001584:	2100      	movs	r1, #0
 8001586:	4618      	mov	r0, r3
 8001588:	f013 fadb 	bl	8014b42 <memset>
			do {
				ESP_Receive(&RxChar, 1);
 800158c:	f107 0317 	add.w	r3, r7, #23
 8001590:	2101      	movs	r1, #1
 8001592:	4618      	mov	r0, r3
 8001594:	f7ff ff46 	bl	8001424 <ESP_Receive>
				LengthString[i++] = RxChar;
 8001598:	7ffb      	ldrb	r3, [r7, #31]
 800159a:	1c5a      	adds	r2, r3, #1
 800159c:	77fa      	strb	r2, [r7, #31]
 800159e:	7dfa      	ldrb	r2, [r7, #23]
 80015a0:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80015a4:	440b      	add	r3, r1
 80015a6:	f803 2c18 	strb.w	r2, [r3, #-24]
			} while (RxChar != ':');
 80015aa:	7dfb      	ldrb	r3, [r7, #23]
 80015ac:	2b3a      	cmp	r3, #58	; 0x3a
 80015ae:	d1ed      	bne.n	800158c <getData+0xd8>

			/* Get the buffer length */
			LengthValue = atoi((char *) LengthString);
 80015b0:	f107 0310 	add.w	r3, r7, #16
 80015b4:	4618      	mov	r0, r3
 80015b6:	f013 fa79 	bl	8014aac <atoi>
 80015ba:	4603      	mov	r3, r0
 80015bc:	623b      	str	r3, [r7, #32]

			newChunk = ESP8266_TRUE;
 80015be:	2301      	movs	r3, #1
 80015c0:	77bb      	strb	r3, [r7, #30]
		}

		/* Check if message contains error code */
		if (strstr((char *) RxBuffer, AT_ERROR_STRING) != NULL) {
 80015c2:	4917      	ldr	r1, [pc, #92]	; (8001620 <getData+0x16c>)
 80015c4:	4814      	ldr	r0, [pc, #80]	; (8001618 <getData+0x164>)
 80015c6:	f013 fee5 	bl	8015394 <strstr>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <getData+0x120>
			return ESP8266_ERROR;
 80015d0:	2301      	movs	r3, #1
 80015d2:	e01c      	b.n	800160e <getData+0x15a>
		}

		/* Check for the chunk end */
		if (strstr((char *) RxBuffer, AT_IPD_OK_STRING) != NULL) {
 80015d4:	4913      	ldr	r1, [pc, #76]	; (8001624 <getData+0x170>)
 80015d6:	4810      	ldr	r0, [pc, #64]	; (8001618 <getData+0x164>)
 80015d8:	f013 fedc 	bl	8015394 <strstr>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <getData+0x132>
			newChunk = ESP8266_FALSE;
 80015e2:	2300      	movs	r3, #0
 80015e4:	77bb      	strb	r3, [r7, #30]
		}
		currentTime++;
 80015e6:	69bb      	ldr	r3, [r7, #24]
 80015e8:	3301      	adds	r3, #1
 80015ea:	61bb      	str	r3, [r7, #24]
		osDelay(1);
 80015ec:	2001      	movs	r0, #1
 80015ee:	f00f fc15 	bl	8010e1c <osDelay>
	}while(currentTime < ESP_LONG_TIME_OUT);
 80015f2:	69bb      	ldr	r3, [r7, #24]
 80015f4:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80015f8:	4293      	cmp	r3, r2
 80015fa:	f67f af72 	bls.w	80014e2 <getData+0x2e>

	if(currentTime > ESP_LONG_TIME_OUT)
 80015fe:	69bb      	ldr	r3, [r7, #24]
 8001600:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001604:	4293      	cmp	r3, r2
 8001606:	d901      	bls.n	800160c <getData+0x158>
		return ESP8266_ERROR;
 8001608:	2301      	movs	r3, #1
 800160a:	e000      	b.n	800160e <getData+0x15a>

	return ESP8266_OK;
 800160c:	2300      	movs	r3, #0
}
 800160e:	4618      	mov	r0, r3
 8001610:	3728      	adds	r7, #40	; 0x28
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	2000d6fc 	.word	0x2000d6fc
 800161c:	08017b7c 	.word	0x08017b7c
 8001620:	08017b74 	.word	0x08017b74
 8001624:	08017b84 	.word	0x08017b84

08001628 <MQTTSerialize_connectLength>:
int MQTTSerialize_connectLength(MQTTPacket_connectData* options, MQTTProperties* connectProperties,
  MQTTProperties* willProperties)
#else
int MQTTSerialize_connectLength(MQTTPacket_connectData* options)
#endif
{
 8001628:	b590      	push	{r4, r7, lr}
 800162a:	b085      	sub	sp, #20
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
	int len = 0;
 8001630:	2300      	movs	r3, #0
 8001632:	60fb      	str	r3, [r7, #12]

	FUNC_ENTRY;

	if (options->MQTTVersion == 3)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	7a1b      	ldrb	r3, [r3, #8]
 8001638:	2b03      	cmp	r3, #3
 800163a:	d102      	bne.n	8001642 <MQTTSerialize_connectLength+0x1a>
		len = 12; /* variable depending on MQTT or MQIsdp */
 800163c:	230c      	movs	r3, #12
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	e005      	b.n	800164e <MQTTSerialize_connectLength+0x26>
	else if (options->MQTTVersion >= 4)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	7a1b      	ldrb	r3, [r3, #8]
 8001646:	2b03      	cmp	r3, #3
 8001648:	d901      	bls.n	800164e <MQTTSerialize_connectLength+0x26>
		len = 10;
 800164a:	230a      	movs	r3, #10
 800164c:	60fb      	str	r3, [r7, #12]

	len += MQTTstrlen(options->clientID)+2;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	330c      	adds	r3, #12
 8001652:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001656:	f000 fa29 	bl	8001aac <MQTTstrlen>
 800165a:	4603      	mov	r3, r0
 800165c:	3302      	adds	r3, #2
 800165e:	68fa      	ldr	r2, [r7, #12]
 8001660:	4413      	add	r3, r2
 8001662:	60fb      	str	r3, [r7, #12]
	if (options->willFlag)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	7edb      	ldrb	r3, [r3, #27]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d013      	beq.n	8001694 <MQTTSerialize_connectLength+0x6c>
		len += MQTTstrlen(options->will.topicName)+2 + MQTTstrlen(options->will.message)+2;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	3324      	adds	r3, #36	; 0x24
 8001670:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001674:	f000 fa1a 	bl	8001aac <MQTTstrlen>
 8001678:	4603      	mov	r3, r0
 800167a:	1c9c      	adds	r4, r3, #2
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	3330      	adds	r3, #48	; 0x30
 8001680:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001684:	f000 fa12 	bl	8001aac <MQTTstrlen>
 8001688:	4603      	mov	r3, r0
 800168a:	4423      	add	r3, r4
 800168c:	3302      	adds	r3, #2
 800168e:	68fa      	ldr	r2, [r7, #12]
 8001690:	4413      	add	r3, r2
 8001692:	60fb      	str	r3, [r7, #12]
	if (options->username.cstring || options->username.lenstring.data)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001698:	2b00      	cmp	r3, #0
 800169a:	d103      	bne.n	80016a4 <MQTTSerialize_connectLength+0x7c>
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d00a      	beq.n	80016ba <MQTTSerialize_connectLength+0x92>
		len += MQTTstrlen(options->username)+2;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	3340      	adds	r3, #64	; 0x40
 80016a8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80016ac:	f000 f9fe 	bl	8001aac <MQTTstrlen>
 80016b0:	4603      	mov	r3, r0
 80016b2:	3302      	adds	r3, #2
 80016b4:	68fa      	ldr	r2, [r7, #12]
 80016b6:	4413      	add	r3, r2
 80016b8:	60fb      	str	r3, [r7, #12]
	if (options->password.cstring || options->password.lenstring.data)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d103      	bne.n	80016ca <MQTTSerialize_connectLength+0xa2>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d00a      	beq.n	80016e0 <MQTTSerialize_connectLength+0xb8>
		len += MQTTstrlen(options->password)+2;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	334c      	adds	r3, #76	; 0x4c
 80016ce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80016d2:	f000 f9eb 	bl	8001aac <MQTTstrlen>
 80016d6:	4603      	mov	r3, r0
 80016d8:	3302      	adds	r3, #2
 80016da:	68fa      	ldr	r2, [r7, #12]
 80016dc:	4413      	add	r3, r2
 80016de:	60fb      	str	r3, [r7, #12]
		  len += MQTTProperties_len(willProperties);
	}
#endif

	FUNC_EXIT_RC(len);
	return len;
 80016e0:	68fb      	ldr	r3, [r7, #12]
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3714      	adds	r7, #20
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd90      	pop	{r4, r7, pc}
	...

080016ec <MQTTSerialize_connect>:
int MQTTV5Serialize_connect(unsigned char* buf, int buflen, MQTTPacket_connectData* options,
  MQTTProperties* connectProperties, MQTTProperties* willProperties)
#else
int MQTTSerialize_connect(unsigned char* buf, int buflen, MQTTPacket_connectData* options)
#endif
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b08a      	sub	sp, #40	; 0x28
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	60f8      	str	r0, [r7, #12]
 80016f4:	60b9      	str	r1, [r7, #8]
 80016f6:	607a      	str	r2, [r7, #4]
	unsigned char *ptr = buf;
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	61fb      	str	r3, [r7, #28]
	MQTTHeader header = {0};
 80016fc:	2300      	movs	r3, #0
 80016fe:	61bb      	str	r3, [r7, #24]
	MQTTConnectFlags flags = {0};
 8001700:	2300      	movs	r3, #0
 8001702:	617b      	str	r3, [r7, #20]
	int len = 0;
 8001704:	2300      	movs	r3, #0
 8001706:	623b      	str	r3, [r7, #32]
	int rc = -1;
 8001708:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800170c:	627b      	str	r3, [r7, #36]	; 0x24
	FUNC_ENTRY;
	#if defined(MQTTV5)
	if (MQTTPacket_len(len = MQTTSerialize_connectLength(options,
		         connectProperties, willProperties)) > buflen)
	#else
	if (MQTTPacket_len(len = MQTTSerialize_connectLength(options)) > buflen)
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f7ff ff8a 	bl	8001628 <MQTTSerialize_connectLength>
 8001714:	6238      	str	r0, [r7, #32]
 8001716:	6a38      	ldr	r0, [r7, #32]
 8001718:	f000 f92e 	bl	8001978 <MQTTPacket_len>
 800171c:	4602      	mov	r2, r0
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	4293      	cmp	r3, r2
 8001722:	da03      	bge.n	800172c <MQTTSerialize_connect+0x40>
	#endif
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
 8001724:	f06f 0301 	mvn.w	r3, #1
 8001728:	627b      	str	r3, [r7, #36]	; 0x24
		goto exit;
 800172a:	e0ca      	b.n	80018c2 <MQTTSerialize_connect+0x1d6>
	}

	header.byte = 0;
 800172c:	2300      	movs	r3, #0
 800172e:	763b      	strb	r3, [r7, #24]
	header.bits.type = CONNECT;
 8001730:	7e3b      	ldrb	r3, [r7, #24]
 8001732:	2201      	movs	r2, #1
 8001734:	f362 1307 	bfi	r3, r2, #4, #4
 8001738:	763b      	strb	r3, [r7, #24]
	writeChar(&ptr, header.byte); /* write header */
 800173a:	7e3a      	ldrb	r2, [r7, #24]
 800173c:	f107 031c 	add.w	r3, r7, #28
 8001740:	4611      	mov	r1, r2
 8001742:	4618      	mov	r0, r3
 8001744:	f000 f927 	bl	8001996 <writeChar>

	ptr += MQTTPacket_encode(ptr, len); /* write remaining length */
 8001748:	69fb      	ldr	r3, [r7, #28]
 800174a:	6a39      	ldr	r1, [r7, #32]
 800174c:	4618      	mov	r0, r3
 800174e:	f000 f8c1 	bl	80018d4 <MQTTPacket_encode>
 8001752:	4602      	mov	r2, r0
 8001754:	69fb      	ldr	r3, [r7, #28]
 8001756:	4413      	add	r3, r2
 8001758:	61fb      	str	r3, [r7, #28]

  if (options->MQTTVersion == 5 || options->MQTTVersion == 4)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	7a1b      	ldrb	r3, [r3, #8]
 800175e:	2b05      	cmp	r3, #5
 8001760:	d003      	beq.n	800176a <MQTTSerialize_connect+0x7e>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	7a1b      	ldrb	r3, [r3, #8]
 8001766:	2b04      	cmp	r3, #4
 8001768:	d106      	bne.n	8001778 <MQTTSerialize_connect+0x8c>
		writeCString(&ptr, "MQTT");
 800176a:	f107 031c 	add.w	r3, r7, #28
 800176e:	4957      	ldr	r1, [pc, #348]	; (80018cc <MQTTSerialize_connect+0x1e0>)
 8001770:	4618      	mov	r0, r3
 8001772:	f000 f94e 	bl	8001a12 <writeCString>
 8001776:	e00a      	b.n	800178e <MQTTSerialize_connect+0xa2>
	else if (options->MQTTVersion == 3)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	7a1b      	ldrb	r3, [r3, #8]
 800177c:	2b03      	cmp	r3, #3
 800177e:	f040 809f 	bne.w	80018c0 <MQTTSerialize_connect+0x1d4>
		writeCString(&ptr, "MQIsdp");
 8001782:	f107 031c 	add.w	r3, r7, #28
 8001786:	4952      	ldr	r1, [pc, #328]	; (80018d0 <MQTTSerialize_connect+0x1e4>)
 8001788:	4618      	mov	r0, r3
 800178a:	f000 f942 	bl	8001a12 <writeCString>
	else
	  goto exit;
	writeChar(&ptr, (char)options->MQTTVersion);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	7a1a      	ldrb	r2, [r3, #8]
 8001792:	f107 031c 	add.w	r3, r7, #28
 8001796:	4611      	mov	r1, r2
 8001798:	4618      	mov	r0, r3
 800179a:	f000 f8fc 	bl	8001996 <writeChar>

	flags.all = 0;
 800179e:	2300      	movs	r3, #0
 80017a0:	753b      	strb	r3, [r7, #20]
	flags.bits.cleansession = options->cleansession;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	7e9b      	ldrb	r3, [r3, #26]
 80017a6:	f003 0301 	and.w	r3, r3, #1
 80017aa:	b2da      	uxtb	r2, r3
 80017ac:	7d3b      	ldrb	r3, [r7, #20]
 80017ae:	f362 0341 	bfi	r3, r2, #1, #1
 80017b2:	753b      	strb	r3, [r7, #20]
	flags.bits.will = (options->willFlag) ? 1 : 0;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	7edb      	ldrb	r3, [r3, #27]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	bf14      	ite	ne
 80017bc:	2301      	movne	r3, #1
 80017be:	2300      	moveq	r3, #0
 80017c0:	b2da      	uxtb	r2, r3
 80017c2:	7d3b      	ldrb	r3, [r7, #20]
 80017c4:	f362 0382 	bfi	r3, r2, #2, #1
 80017c8:	753b      	strb	r3, [r7, #20]
	if (flags.bits.will)
 80017ca:	7d3b      	ldrb	r3, [r7, #20]
 80017cc:	f003 0304 	and.w	r3, r3, #4
 80017d0:	b2db      	uxtb	r3, r3
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d013      	beq.n	80017fe <MQTTSerialize_connect+0x112>
	{
		flags.bits.willQoS = options->will.qos;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017dc:	f003 0303 	and.w	r3, r3, #3
 80017e0:	b2da      	uxtb	r2, r3
 80017e2:	7d3b      	ldrb	r3, [r7, #20]
 80017e4:	f362 03c4 	bfi	r3, r2, #3, #2
 80017e8:	753b      	strb	r3, [r7, #20]
		flags.bits.willRetain = options->will.retained;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80017f0:	f003 0301 	and.w	r3, r3, #1
 80017f4:	b2da      	uxtb	r2, r3
 80017f6:	7d3b      	ldrb	r3, [r7, #20]
 80017f8:	f362 1345 	bfi	r3, r2, #5, #1
 80017fc:	753b      	strb	r3, [r7, #20]
	}

	if (options->username.cstring || options->username.lenstring.data)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001802:	2b00      	cmp	r3, #0
 8001804:	d103      	bne.n	800180e <MQTTSerialize_connect+0x122>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800180a:	2b00      	cmp	r3, #0
 800180c:	d003      	beq.n	8001816 <MQTTSerialize_connect+0x12a>
		flags.bits.username = 1;
 800180e:	7d3b      	ldrb	r3, [r7, #20]
 8001810:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001814:	753b      	strb	r3, [r7, #20]
	if (options->password.cstring || options->password.lenstring.data)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800181a:	2b00      	cmp	r3, #0
 800181c:	d103      	bne.n	8001826 <MQTTSerialize_connect+0x13a>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001822:	2b00      	cmp	r3, #0
 8001824:	d003      	beq.n	800182e <MQTTSerialize_connect+0x142>
		flags.bits.password = 1;
 8001826:	7d3b      	ldrb	r3, [r7, #20]
 8001828:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800182c:	753b      	strb	r3, [r7, #20]

	writeChar(&ptr, flags.all);
 800182e:	7d3a      	ldrb	r2, [r7, #20]
 8001830:	f107 031c 	add.w	r3, r7, #28
 8001834:	4611      	mov	r1, r2
 8001836:	4618      	mov	r0, r3
 8001838:	f000 f8ad 	bl	8001996 <writeChar>
	writeInt(&ptr, options->keepAliveInterval);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	8b1b      	ldrh	r3, [r3, #24]
 8001840:	461a      	mov	r2, r3
 8001842:	f107 031c 	add.w	r3, r7, #28
 8001846:	4611      	mov	r1, r2
 8001848:	4618      	mov	r0, r3
 800184a:	f000 f8b9 	bl	80019c0 <writeInt>
#if defined(MQTTV5)
	if (options->MQTTVersion == 5)
	  MQTTProperties_write(&ptr, connectProperties);
#endif
	writeMQTTString(&ptr, options->clientID);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	f107 001c 	add.w	r0, r7, #28
 8001854:	330c      	adds	r3, #12
 8001856:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001858:	f000 f8fa 	bl	8001a50 <writeMQTTString>
	if (options->willFlag)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	7edb      	ldrb	r3, [r3, #27]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d00d      	beq.n	8001880 <MQTTSerialize_connect+0x194>
#if defined(MQTTV5)
		/* write will properties */
		if (options->MQTTVersion == 5 && willProperties)
		  MQTTProperties_write(&ptr, willProperties);
#endif
		writeMQTTString(&ptr, options->will.topicName);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	f107 001c 	add.w	r0, r7, #28
 800186a:	3324      	adds	r3, #36	; 0x24
 800186c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800186e:	f000 f8ef 	bl	8001a50 <writeMQTTString>
		writeMQTTString(&ptr, options->will.message);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	f107 001c 	add.w	r0, r7, #28
 8001878:	3330      	adds	r3, #48	; 0x30
 800187a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800187c:	f000 f8e8 	bl	8001a50 <writeMQTTString>
	}
	if (flags.bits.username)
 8001880:	7d3b      	ldrb	r3, [r7, #20]
 8001882:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001886:	b2db      	uxtb	r3, r3
 8001888:	2b00      	cmp	r3, #0
 800188a:	d006      	beq.n	800189a <MQTTSerialize_connect+0x1ae>
		writeMQTTString(&ptr, options->username);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f107 001c 	add.w	r0, r7, #28
 8001892:	3340      	adds	r3, #64	; 0x40
 8001894:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001896:	f000 f8db 	bl	8001a50 <writeMQTTString>
	if (flags.bits.password)
 800189a:	7d3b      	ldrb	r3, [r7, #20]
 800189c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018a0:	b2db      	uxtb	r3, r3
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d006      	beq.n	80018b4 <MQTTSerialize_connect+0x1c8>
		writeMQTTString(&ptr, options->password);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	f107 001c 	add.w	r0, r7, #28
 80018ac:	334c      	adds	r3, #76	; 0x4c
 80018ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018b0:	f000 f8ce 	bl	8001a50 <writeMQTTString>

	rc = ptr - buf;
 80018b4:	69fb      	ldr	r3, [r7, #28]
 80018b6:	461a      	mov	r2, r3
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	1ad3      	subs	r3, r2, r3
 80018bc:	627b      	str	r3, [r7, #36]	; 0x24
 80018be:	e000      	b.n	80018c2 <MQTTSerialize_connect+0x1d6>
	  goto exit;
 80018c0:	bf00      	nop

	exit: FUNC_EXIT_RC(rc);
	return rc;
 80018c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	3728      	adds	r7, #40	; 0x28
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	08017b8c 	.word	0x08017b8c
 80018d0:	08017b94 	.word	0x08017b94

080018d4 <MQTTPacket_encode>:
 * @param buf the buffer into which the encoded data is written
 * @param length the length to be encoded
 * @return the number of bytes written to buffer
 */
int MQTTPacket_encode(unsigned char* buf, int length)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b085      	sub	sp, #20
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	6039      	str	r1, [r7, #0]
	int rc = 0;
 80018de:	2300      	movs	r3, #0
 80018e0:	60fb      	str	r3, [r7, #12]

	FUNC_ENTRY;
	do
	{
		char d = length % 128;
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	425a      	negs	r2, r3
 80018e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80018ea:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80018ee:	bf58      	it	pl
 80018f0:	4253      	negpl	r3, r2
 80018f2:	72fb      	strb	r3, [r7, #11]
		length /= 128;
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	da00      	bge.n	80018fc <MQTTPacket_encode+0x28>
 80018fa:	337f      	adds	r3, #127	; 0x7f
 80018fc:	11db      	asrs	r3, r3, #7
 80018fe:	603b      	str	r3, [r7, #0]
		/* if there are more digits to encode, set the top bit of this digit */
		if (length > 0)
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	2b00      	cmp	r3, #0
 8001904:	dd03      	ble.n	800190e <MQTTPacket_encode+0x3a>
			d |= 0x80;
 8001906:	7afb      	ldrb	r3, [r7, #11]
 8001908:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800190c:	72fb      	strb	r3, [r7, #11]
		buf[rc++] = d;
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	1c5a      	adds	r2, r3, #1
 8001912:	60fa      	str	r2, [r7, #12]
 8001914:	461a      	mov	r2, r3
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	4413      	add	r3, r2
 800191a:	7afa      	ldrb	r2, [r7, #11]
 800191c:	701a      	strb	r2, [r3, #0]
	} while (length > 0);
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	2b00      	cmp	r3, #0
 8001922:	dcde      	bgt.n	80018e2 <MQTTPacket_encode+0xe>
	FUNC_EXIT_RC(rc);
	return rc;
 8001924:	68fb      	ldr	r3, [r7, #12]
}
 8001926:	4618      	mov	r0, r3
 8001928:	3714      	adds	r7, #20
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr

08001932 <MQTTPacket_VBIlen>:
	return len;
}


int MQTTPacket_VBIlen(int rem_len)
{
 8001932:	b480      	push	{r7}
 8001934:	b085      	sub	sp, #20
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
	int rc = 0;
 800193a:	2300      	movs	r3, #0
 800193c:	60fb      	str	r3, [r7, #12]

	if (rem_len < 128)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2b7f      	cmp	r3, #127	; 0x7f
 8001942:	dc02      	bgt.n	800194a <MQTTPacket_VBIlen+0x18>
		rc = 1;
 8001944:	2301      	movs	r3, #1
 8001946:	60fb      	str	r3, [r7, #12]
 8001948:	e00f      	b.n	800196a <MQTTPacket_VBIlen+0x38>
	else if (rem_len < 16384)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001950:	da02      	bge.n	8001958 <MQTTPacket_VBIlen+0x26>
		rc = 2;
 8001952:	2302      	movs	r3, #2
 8001954:	60fb      	str	r3, [r7, #12]
 8001956:	e008      	b.n	800196a <MQTTPacket_VBIlen+0x38>
	else if (rem_len < 2097152)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800195e:	da02      	bge.n	8001966 <MQTTPacket_VBIlen+0x34>
		rc = 3;
 8001960:	2303      	movs	r3, #3
 8001962:	60fb      	str	r3, [r7, #12]
 8001964:	e001      	b.n	800196a <MQTTPacket_VBIlen+0x38>
	else
		rc = 4;
 8001966:	2304      	movs	r3, #4
 8001968:	60fb      	str	r3, [r7, #12]
  return rc;
 800196a:	68fb      	ldr	r3, [r7, #12]
}
 800196c:	4618      	mov	r0, r3
 800196e:	3714      	adds	r7, #20
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr

08001978 <MQTTPacket_len>:


int MQTTPacket_len(int rem_len)
{
 8001978:	b590      	push	{r4, r7, lr}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  /* header byte + remaining length */
	return rem_len + 1  + MQTTPacket_VBIlen(rem_len);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	1c5c      	adds	r4, r3, #1
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	f7ff ffd4 	bl	8001932 <MQTTPacket_VBIlen>
 800198a:	4603      	mov	r3, r0
 800198c:	4423      	add	r3, r4
}
 800198e:	4618      	mov	r0, r3
 8001990:	370c      	adds	r7, #12
 8001992:	46bd      	mov	sp, r7
 8001994:	bd90      	pop	{r4, r7, pc}

08001996 <writeChar>:
 * Writes one character to an output buffer.
 * @param pptr pointer to the output buffer - incremented by the number of bytes used & returned
 * @param c the character to write
 */
void writeChar(unsigned char** pptr, char c)
{
 8001996:	b480      	push	{r7}
 8001998:	b083      	sub	sp, #12
 800199a:	af00      	add	r7, sp, #0
 800199c:	6078      	str	r0, [r7, #4]
 800199e:	460b      	mov	r3, r1
 80019a0:	70fb      	strb	r3, [r7, #3]
	**pptr = c;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	78fa      	ldrb	r2, [r7, #3]
 80019a8:	701a      	strb	r2, [r3, #0]
	(*pptr)++;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	1c5a      	adds	r2, r3, #1
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	601a      	str	r2, [r3, #0]
}
 80019b4:	bf00      	nop
 80019b6:	370c      	adds	r7, #12
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr

080019c0 <writeInt>:
 * Writes an integer as 2 bytes to an output buffer.
 * @param pptr pointer to the output buffer - incremented by the number of bytes used & returned
 * @param anInt the integer to write
 */
void writeInt(unsigned char** pptr, int anInt)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	6039      	str	r1, [r7, #0]
	**pptr = (unsigned char)(anInt / 256);
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	da00      	bge.n	80019d2 <writeInt+0x12>
 80019d0:	33ff      	adds	r3, #255	; 0xff
 80019d2:	121b      	asrs	r3, r3, #8
 80019d4:	461a      	mov	r2, r3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	b2d2      	uxtb	r2, r2
 80019dc:	701a      	strb	r2, [r3, #0]
	(*pptr)++;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	1c5a      	adds	r2, r3, #1
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	601a      	str	r2, [r3, #0]
	**pptr = (unsigned char)(anInt % 256);
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	425a      	negs	r2, r3
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	b2d2      	uxtb	r2, r2
 80019f0:	bf58      	it	pl
 80019f2:	4253      	negpl	r3, r2
 80019f4:	687a      	ldr	r2, [r7, #4]
 80019f6:	6812      	ldr	r2, [r2, #0]
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	7013      	strb	r3, [r2, #0]
	(*pptr)++;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	1c5a      	adds	r2, r3, #1
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	601a      	str	r2, [r3, #0]
}
 8001a06:	bf00      	nop
 8001a08:	370c      	adds	r7, #12
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr

08001a12 <writeCString>:
 * Writes a "UTF" string to an output buffer.  Converts C string to length-delimited.
 * @param pptr pointer to the output buffer - incremented by the number of bytes used & returned
 * @param string the C string to write
 */
void writeCString(unsigned char** pptr, const char* string)
{
 8001a12:	b580      	push	{r7, lr}
 8001a14:	b084      	sub	sp, #16
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	6078      	str	r0, [r7, #4]
 8001a1a:	6039      	str	r1, [r7, #0]
	int len = strlen(string);
 8001a1c:	6838      	ldr	r0, [r7, #0]
 8001a1e:	f7fe fbe7 	bl	80001f0 <strlen>
 8001a22:	4603      	mov	r3, r0
 8001a24:	60fb      	str	r3, [r7, #12]
	writeInt(pptr, len);
 8001a26:	68f9      	ldr	r1, [r7, #12]
 8001a28:	6878      	ldr	r0, [r7, #4]
 8001a2a:	f7ff ffc9 	bl	80019c0 <writeInt>
	memcpy(*pptr, string, len);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	68fa      	ldr	r2, [r7, #12]
 8001a34:	6839      	ldr	r1, [r7, #0]
 8001a36:	4618      	mov	r0, r3
 8001a38:	f013 f878 	bl	8014b2c <memcpy>
	*pptr += len;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	441a      	add	r2, r3
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	601a      	str	r2, [r3, #0]
}
 8001a48:	bf00      	nop
 8001a4a:	3710      	adds	r7, #16
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <writeMQTTString>:
	return len;
}


void writeMQTTString(unsigned char** pptr, MQTTString mqttstring)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b084      	sub	sp, #16
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	60f8      	str	r0, [r7, #12]
 8001a58:	4638      	mov	r0, r7
 8001a5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if (mqttstring.lenstring.len > 0)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	dd12      	ble.n	8001a8a <writeMQTTString+0x3a>
	{
		writeInt(pptr, mqttstring.lenstring.len);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	4619      	mov	r1, r3
 8001a68:	68f8      	ldr	r0, [r7, #12]
 8001a6a:	f7ff ffa9 	bl	80019c0 <writeInt>
		memcpy(*pptr, mqttstring.lenstring.data, mqttstring.lenstring.len);
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	68b9      	ldr	r1, [r7, #8]
 8001a74:	687a      	ldr	r2, [r7, #4]
 8001a76:	4618      	mov	r0, r3
 8001a78:	f013 f858 	bl	8014b2c <memcpy>
		*pptr += mqttstring.lenstring.len;
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	687a      	ldr	r2, [r7, #4]
 8001a82:	441a      	add	r2, r3
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	601a      	str	r2, [r3, #0]
	}
	else if (mqttstring.cstring)
		writeCString(pptr, mqttstring.cstring);
	else
		writeInt(pptr, 0);
}
 8001a88:	e00c      	b.n	8001aa4 <writeMQTTString+0x54>
	else if (mqttstring.cstring)
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d005      	beq.n	8001a9c <writeMQTTString+0x4c>
		writeCString(pptr, mqttstring.cstring);
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	4619      	mov	r1, r3
 8001a94:	68f8      	ldr	r0, [r7, #12]
 8001a96:	f7ff ffbc 	bl	8001a12 <writeCString>
}
 8001a9a:	e003      	b.n	8001aa4 <writeMQTTString+0x54>
		writeInt(pptr, 0);
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	68f8      	ldr	r0, [r7, #12]
 8001aa0:	f7ff ff8e 	bl	80019c0 <writeInt>
}
 8001aa4:	bf00      	nop
 8001aa6:	3710      	adds	r7, #16
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}

08001aac <MQTTstrlen>:
 * Return the length of the MQTTstring - C string if there is one, otherwise the length delimited string
 * @param mqttstring the string to return the length of
 * @return the length of the string
 */
int MQTTstrlen(MQTTString mqttstring)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b086      	sub	sp, #24
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	1d3b      	adds	r3, r7, #4
 8001ab4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	int rc = 0;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	617b      	str	r3, [r7, #20]

	if (mqttstring.cstring)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d006      	beq.n	8001ad0 <MQTTstrlen+0x24>
		rc = strlen(mqttstring.cstring);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7fe fb93 	bl	80001f0 <strlen>
 8001aca:	4603      	mov	r3, r0
 8001acc:	617b      	str	r3, [r7, #20]
 8001ace:	e001      	b.n	8001ad4 <MQTTstrlen+0x28>
	else
		rc = mqttstring.lenstring.len;
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	617b      	str	r3, [r7, #20]
	return rc;
 8001ad4:	697b      	ldr	r3, [r7, #20]
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	3718      	adds	r7, #24
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}

08001ade <MQTTSerialize_publishLength>:
#if defined(MQTTV5)
int MQTTV5Serialize_publishLength(int qos, MQTTString topicName, int payloadlen, MQTTProperties* properties)
#else
int MQTTSerialize_publishLength(int qos, MQTTString topicName, int payloadlen)
#endif
{
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	b086      	sub	sp, #24
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	60f8      	str	r0, [r7, #12]
 8001ae6:	4638      	mov	r0, r7
 8001ae8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	int len = 0;
 8001aec:	2300      	movs	r3, #0
 8001aee:	617b      	str	r3, [r7, #20]

	len += 2 + MQTTstrlen(topicName) + payloadlen;
 8001af0:	463b      	mov	r3, r7
 8001af2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001af6:	f7ff ffd9 	bl	8001aac <MQTTstrlen>
 8001afa:	4603      	mov	r3, r0
 8001afc:	1c9a      	adds	r2, r3, #2
 8001afe:	6a3b      	ldr	r3, [r7, #32]
 8001b00:	4413      	add	r3, r2
 8001b02:	697a      	ldr	r2, [r7, #20]
 8001b04:	4413      	add	r3, r2
 8001b06:	617b      	str	r3, [r7, #20]
	if (qos > 0)
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	dd02      	ble.n	8001b14 <MQTTSerialize_publishLength+0x36>
		len += 2; /* packetid */
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	3302      	adds	r3, #2
 8001b12:	617b      	str	r3, [r7, #20]
#if defined(MQTTV5)
  if (properties)
	  len += MQTTProperties_len(properties);
#endif
	return len;
 8001b14:	697b      	ldr	r3, [r7, #20]
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3718      	adds	r7, #24
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}

08001b1e <MQTTSerialize_publish>:
		MQTTString topicName, MQTTProperties* properties, unsigned char* payload, int payloadlen)
#else
int MQTTSerialize_publish(unsigned char* buf, int buflen, unsigned char dup, int qos, unsigned char retained, unsigned short packetid,
		MQTTString topicName, unsigned char* payload, int payloadlen)
#endif
{
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	b08a      	sub	sp, #40	; 0x28
 8001b22:	af02      	add	r7, sp, #8
 8001b24:	60f8      	str	r0, [r7, #12]
 8001b26:	60b9      	str	r1, [r7, #8]
 8001b28:	603b      	str	r3, [r7, #0]
 8001b2a:	4613      	mov	r3, r2
 8001b2c:	71fb      	strb	r3, [r7, #7]
	unsigned char *ptr = buf;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	617b      	str	r3, [r7, #20]
	MQTTHeader header = {0};
 8001b32:	2300      	movs	r3, #0
 8001b34:	613b      	str	r3, [r7, #16]
	int rem_len = 0;
 8001b36:	2300      	movs	r3, #0
 8001b38:	61bb      	str	r3, [r7, #24]
	int rc = 0;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	61fb      	str	r3, [r7, #28]

	FUNC_ENTRY;
#if defined(MQTTV5)
	if (MQTTPacket_len(rem_len = MQTTV5Serialize_publishLength(qos, topicName, payloadlen, properties)) > buflen)
#else
	if (MQTTPacket_len(rem_len = MQTTSerialize_publishLength(qos, topicName, payloadlen)) > buflen)
 8001b3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b40:	9300      	str	r3, [sp, #0]
 8001b42:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001b46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b48:	6838      	ldr	r0, [r7, #0]
 8001b4a:	f7ff ffc8 	bl	8001ade <MQTTSerialize_publishLength>
 8001b4e:	61b8      	str	r0, [r7, #24]
 8001b50:	69b8      	ldr	r0, [r7, #24]
 8001b52:	f7ff ff11 	bl	8001978 <MQTTPacket_len>
 8001b56:	4602      	mov	r2, r0
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	da03      	bge.n	8001b66 <MQTTSerialize_publish+0x48>
#endif
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
 8001b5e:	f06f 0301 	mvn.w	r3, #1
 8001b62:	61fb      	str	r3, [r7, #28]
		goto exit;
 8001b64:	e04d      	b.n	8001c02 <MQTTSerialize_publish+0xe4>
	}

	header.bits.type = PUBLISH;
 8001b66:	7c3b      	ldrb	r3, [r7, #16]
 8001b68:	2203      	movs	r2, #3
 8001b6a:	f362 1307 	bfi	r3, r2, #4, #4
 8001b6e:	743b      	strb	r3, [r7, #16]
	header.bits.dup = dup;
 8001b70:	79fb      	ldrb	r3, [r7, #7]
 8001b72:	f003 0301 	and.w	r3, r3, #1
 8001b76:	b2da      	uxtb	r2, r3
 8001b78:	7c3b      	ldrb	r3, [r7, #16]
 8001b7a:	f362 03c3 	bfi	r3, r2, #3, #1
 8001b7e:	743b      	strb	r3, [r7, #16]
	header.bits.qos = qos;
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	f003 0303 	and.w	r3, r3, #3
 8001b86:	b2da      	uxtb	r2, r3
 8001b88:	7c3b      	ldrb	r3, [r7, #16]
 8001b8a:	f362 0342 	bfi	r3, r2, #1, #2
 8001b8e:	743b      	strb	r3, [r7, #16]
	header.bits.retain = retained;
 8001b90:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001b94:	f003 0301 	and.w	r3, r3, #1
 8001b98:	b2da      	uxtb	r2, r3
 8001b9a:	7c3b      	ldrb	r3, [r7, #16]
 8001b9c:	f362 0300 	bfi	r3, r2, #0, #1
 8001ba0:	743b      	strb	r3, [r7, #16]
	writeChar(&ptr, header.byte); /* write header */
 8001ba2:	7c3a      	ldrb	r2, [r7, #16]
 8001ba4:	f107 0314 	add.w	r3, r7, #20
 8001ba8:	4611      	mov	r1, r2
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7ff fef3 	bl	8001996 <writeChar>

	ptr += MQTTPacket_encode(ptr, rem_len); /* write remaining length */;
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	69b9      	ldr	r1, [r7, #24]
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f7ff fe8d 	bl	80018d4 <MQTTPacket_encode>
 8001bba:	4602      	mov	r2, r0
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	617b      	str	r3, [r7, #20]

	writeMQTTString(&ptr, topicName);
 8001bc2:	f107 0014 	add.w	r0, r7, #20
 8001bc6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001bca:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bcc:	f7ff ff40 	bl	8001a50 <writeMQTTString>

	if (qos > 0)
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	dd06      	ble.n	8001be4 <MQTTSerialize_publish+0xc6>
		writeInt(&ptr, packetid);
 8001bd6:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001bd8:	f107 0314 	add.w	r3, r7, #20
 8001bdc:	4611      	mov	r1, r2
 8001bde:	4618      	mov	r0, r3
 8001be0:	f7ff feee 	bl	80019c0 <writeInt>
#if defined(MQTTV5)
  if (properties && MQTTProperties_write(&ptr, properties) < 0)
		goto exit;
#endif

	memcpy(ptr, payload, payloadlen);
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001be8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001bea:	4618      	mov	r0, r3
 8001bec:	f012 ff9e 	bl	8014b2c <memcpy>
	ptr += payloadlen;
 8001bf0:	697a      	ldr	r2, [r7, #20]
 8001bf2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001bf4:	4413      	add	r3, r2
 8001bf6:	617b      	str	r3, [r7, #20]

	rc = ptr - buf;
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	61fb      	str	r3, [r7, #28]

exit:
	FUNC_EXIT_RC(rc);
	return rc;
 8001c02:	69fb      	ldr	r3, [r7, #28]
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3720      	adds	r7, #32
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <MQTTSerialize_subscribeLength>:
#if defined(MQTTV5)
int MQTTSerialize_subscribeLength(int count, MQTTString topicFilters[], MQTTProperties* properties)
#else
int MQTTSerialize_subscribeLength(int count, MQTTString topicFilters[])
#endif
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b084      	sub	sp, #16
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	6039      	str	r1, [r7, #0]
	int i;
	int len = 2; /* packetid */
 8001c16:	2302      	movs	r3, #2
 8001c18:	60bb      	str	r3, [r7, #8]

	for (i = 0; i < count; ++i)
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	60fb      	str	r3, [r7, #12]
 8001c1e:	e013      	b.n	8001c48 <MQTTSerialize_subscribeLength+0x3c>
		len += 2 + MQTTstrlen(topicFilters[i]) + 1; /* length + topic + req_qos */
 8001c20:	68fa      	ldr	r2, [r7, #12]
 8001c22:	4613      	mov	r3, r2
 8001c24:	005b      	lsls	r3, r3, #1
 8001c26:	4413      	add	r3, r2
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	461a      	mov	r2, r3
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	4413      	add	r3, r2
 8001c30:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001c34:	f7ff ff3a 	bl	8001aac <MQTTstrlen>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	3303      	adds	r3, #3
 8001c3c:	68ba      	ldr	r2, [r7, #8]
 8001c3e:	4413      	add	r3, r2
 8001c40:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < count; ++i)
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	3301      	adds	r3, #1
 8001c46:	60fb      	str	r3, [r7, #12]
 8001c48:	68fa      	ldr	r2, [r7, #12]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	dbe7      	blt.n	8001c20 <MQTTSerialize_subscribeLength+0x14>
#if defined(MQTTV5)
  if (properties)
	  len += MQTTProperties_len(properties);
#endif
	return len;
 8001c50:	68bb      	ldr	r3, [r7, #8]
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3710      	adds	r7, #16
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}

08001c5a <MQTTSerialize_subscribe>:
		MQTTProperties* properties, int count, MQTTString topicFilters[], int requestedQoSs[], struct subscribeOptions options[])
#else
int MQTTSerialize_subscribe(unsigned char* buf, int buflen, unsigned char dup, unsigned short packetid, int count,
		MQTTString topicFilters[], int requestedQoSs[])
#endif
{
 8001c5a:	b580      	push	{r7, lr}
 8001c5c:	b08a      	sub	sp, #40	; 0x28
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	60f8      	str	r0, [r7, #12]
 8001c62:	60b9      	str	r1, [r7, #8]
 8001c64:	4611      	mov	r1, r2
 8001c66:	461a      	mov	r2, r3
 8001c68:	460b      	mov	r3, r1
 8001c6a:	71fb      	strb	r3, [r7, #7]
 8001c6c:	4613      	mov	r3, r2
 8001c6e:	80bb      	strh	r3, [r7, #4]
	unsigned char *ptr = buf;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	617b      	str	r3, [r7, #20]
	MQTTHeader header = {0};
 8001c74:	2300      	movs	r3, #0
 8001c76:	613b      	str	r3, [r7, #16]
	int rem_len = 0;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	61fb      	str	r3, [r7, #28]
	int rc = 0;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	627b      	str	r3, [r7, #36]	; 0x24
	int i = 0;
 8001c80:	2300      	movs	r3, #0
 8001c82:	623b      	str	r3, [r7, #32]

	FUNC_ENTRY;
#if defined(MQTTV5)
	if (MQTTPacket_len(rem_len = MQTTSerialize_subscribeLength(count, topicFilters, properties)) > buflen)
#else
	if (MQTTPacket_len(rem_len = MQTTSerialize_subscribeLength(count, topicFilters)) > buflen)
 8001c84:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001c86:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001c88:	f7ff ffc0 	bl	8001c0c <MQTTSerialize_subscribeLength>
 8001c8c:	61f8      	str	r0, [r7, #28]
 8001c8e:	69f8      	ldr	r0, [r7, #28]
 8001c90:	f7ff fe72 	bl	8001978 <MQTTPacket_len>
 8001c94:	4602      	mov	r2, r0
 8001c96:	68bb      	ldr	r3, [r7, #8]
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	da03      	bge.n	8001ca4 <MQTTSerialize_subscribe+0x4a>
#endif
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
 8001c9c:	f06f 0301 	mvn.w	r3, #1
 8001ca0:	627b      	str	r3, [r7, #36]	; 0x24
		goto exit;
 8001ca2:	e053      	b.n	8001d4c <MQTTSerialize_subscribe+0xf2>
	}

	header.byte = 0;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	743b      	strb	r3, [r7, #16]
	header.bits.type = SUBSCRIBE;
 8001ca8:	7c3b      	ldrb	r3, [r7, #16]
 8001caa:	2208      	movs	r2, #8
 8001cac:	f362 1307 	bfi	r3, r2, #4, #4
 8001cb0:	743b      	strb	r3, [r7, #16]
	header.bits.dup = dup;
 8001cb2:	79fb      	ldrb	r3, [r7, #7]
 8001cb4:	f003 0301 	and.w	r3, r3, #1
 8001cb8:	b2da      	uxtb	r2, r3
 8001cba:	7c3b      	ldrb	r3, [r7, #16]
 8001cbc:	f362 03c3 	bfi	r3, r2, #3, #1
 8001cc0:	743b      	strb	r3, [r7, #16]
	header.bits.qos = 1;
 8001cc2:	7c3b      	ldrb	r3, [r7, #16]
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	f362 0342 	bfi	r3, r2, #1, #2
 8001cca:	743b      	strb	r3, [r7, #16]
	writeChar(&ptr, header.byte); /* write header */
 8001ccc:	7c3a      	ldrb	r2, [r7, #16]
 8001cce:	f107 0314 	add.w	r3, r7, #20
 8001cd2:	4611      	mov	r1, r2
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f7ff fe5e 	bl	8001996 <writeChar>

	ptr += MQTTPacket_encode(ptr, rem_len); /* write remaining length */;
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	69f9      	ldr	r1, [r7, #28]
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff fdf8 	bl	80018d4 <MQTTPacket_encode>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	4413      	add	r3, r2
 8001cea:	617b      	str	r3, [r7, #20]

	writeInt(&ptr, packetid);
 8001cec:	88ba      	ldrh	r2, [r7, #4]
 8001cee:	f107 0314 	add.w	r3, r7, #20
 8001cf2:	4611      	mov	r1, r2
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7ff fe63 	bl	80019c0 <writeInt>
#if defined(MQTTV5)
  if (properties && MQTTProperties_write(&ptr, properties) < 0)
	  goto exit;
#endif

	for (i = 0; i < count; ++i)
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	623b      	str	r3, [r7, #32]
 8001cfe:	e01c      	b.n	8001d3a <MQTTSerialize_subscribe+0xe0>
	{
		unsigned char opts = requestedQoSs[i];
 8001d00:	6a3b      	ldr	r3, [r7, #32]
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001d06:	4413      	add	r3, r2
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	76fb      	strb	r3, [r7, #27]
			opts |= (options[i].noLocal << 2); /* 1 bit */
			opts |= (options[i].retainAsPublished << 3); /* 1 bit */
			opts |= (options[i].retainHandling << 4); /* 2 bits */
		}
#endif
		writeMQTTString(&ptr, topicFilters[i]);
 8001d0c:	6a3a      	ldr	r2, [r7, #32]
 8001d0e:	4613      	mov	r3, r2
 8001d10:	005b      	lsls	r3, r3, #1
 8001d12:	4413      	add	r3, r2
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	461a      	mov	r2, r3
 8001d18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d1a:	4413      	add	r3, r2
 8001d1c:	f107 0014 	add.w	r0, r7, #20
 8001d20:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d22:	f7ff fe95 	bl	8001a50 <writeMQTTString>
		writeChar(&ptr, opts);
 8001d26:	7efa      	ldrb	r2, [r7, #27]
 8001d28:	f107 0314 	add.w	r3, r7, #20
 8001d2c:	4611      	mov	r1, r2
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7ff fe31 	bl	8001996 <writeChar>
	for (i = 0; i < count; ++i)
 8001d34:	6a3b      	ldr	r3, [r7, #32]
 8001d36:	3301      	adds	r3, #1
 8001d38:	623b      	str	r3, [r7, #32]
 8001d3a:	6a3a      	ldr	r2, [r7, #32]
 8001d3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	dbde      	blt.n	8001d00 <MQTTSerialize_subscribe+0xa6>
	}

	rc = ptr - buf;
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	461a      	mov	r2, r3
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	627b      	str	r3, [r7, #36]	; 0x24
exit:
	FUNC_EXIT_RC(rc);
	return rc;
 8001d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3728      	adds	r7, #40	; 0x28
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
	...

08001d58 <BMP280_i2c_read_reg>:


extern I2C_HandleTypeDef hi2c1;

uint8_t BMP280_i2c_read_reg(uint8_t device_adr, uint8_t internal_adr, uint8_t* data, uint16_t lenght)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b086      	sub	sp, #24
 8001d5c:	af02      	add	r7, sp, #8
 8001d5e:	603a      	str	r2, [r7, #0]
 8001d60:	461a      	mov	r2, r3
 8001d62:	4603      	mov	r3, r0
 8001d64:	71fb      	strb	r3, [r7, #7]
 8001d66:	460b      	mov	r3, r1
 8001d68:	71bb      	strb	r3, [r7, #6]
 8001d6a:	4613      	mov	r3, r2
 8001d6c:	80bb      	strh	r3, [r7, #4]
	uint8_t tx_buff[1];

	tx_buff[0] = internal_adr;
 8001d6e:	79bb      	ldrb	r3, [r7, #6]
 8001d70:	733b      	strb	r3, [r7, #12]

	HAL_I2C_Master_Transmit(&hi2c1, device_adr, &tx_buff[0], 1, TIMEOUT);
 8001d72:	79fb      	ldrb	r3, [r7, #7]
 8001d74:	b299      	uxth	r1, r3
 8001d76:	f107 020c 	add.w	r2, r7, #12
 8001d7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d7e:	9300      	str	r3, [sp, #0]
 8001d80:	2301      	movs	r3, #1
 8001d82:	480a      	ldr	r0, [pc, #40]	; (8001dac <BMP280_i2c_read_reg+0x54>)
 8001d84:	f004 ffbc 	bl	8006d00 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, device_adr + 1, data, lenght, TIMEOUT);
 8001d88:	79fb      	ldrb	r3, [r7, #7]
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	b299      	uxth	r1, r3
 8001d90:	88ba      	ldrh	r2, [r7, #4]
 8001d92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d96:	9300      	str	r3, [sp, #0]
 8001d98:	4613      	mov	r3, r2
 8001d9a:	683a      	ldr	r2, [r7, #0]
 8001d9c:	4803      	ldr	r0, [pc, #12]	; (8001dac <BMP280_i2c_read_reg+0x54>)
 8001d9e:	f005 f8a3 	bl	8006ee8 <HAL_I2C_Master_Receive>

	return 0;
 8001da2:	2300      	movs	r3, #0
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3710      	adds	r7, #16
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	2000e544 	.word	0x2000e544

08001db0 <BMP280_i2c_write_reg>:


void BMP280_i2c_write_reg(uint8_t device_adr, uint8_t internal_adr, uint8_t data)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b086      	sub	sp, #24
 8001db4:	af02      	add	r7, sp, #8
 8001db6:	4603      	mov	r3, r0
 8001db8:	71fb      	strb	r3, [r7, #7]
 8001dba:	460b      	mov	r3, r1
 8001dbc:	71bb      	strb	r3, [r7, #6]
 8001dbe:	4613      	mov	r3, r2
 8001dc0:	717b      	strb	r3, [r7, #5]
	uint8_t tx_buff[2];

	tx_buff[0] = internal_adr;
 8001dc2:	79bb      	ldrb	r3, [r7, #6]
 8001dc4:	733b      	strb	r3, [r7, #12]
	tx_buff[1] = data;
 8001dc6:	797b      	ldrb	r3, [r7, #5]
 8001dc8:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Master_Transmit(&hi2c1, device_adr, tx_buff, sizeof(tx_buff), TIMEOUT);
 8001dca:	79fb      	ldrb	r3, [r7, #7]
 8001dcc:	b299      	uxth	r1, r3
 8001dce:	f107 020c 	add.w	r2, r7, #12
 8001dd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dd6:	9300      	str	r3, [sp, #0]
 8001dd8:	2302      	movs	r3, #2
 8001dda:	4803      	ldr	r0, [pc, #12]	; (8001de8 <BMP280_i2c_write_reg+0x38>)
 8001ddc:	f004 ff90 	bl	8006d00 <HAL_I2C_Master_Transmit>
}
 8001de0:	bf00      	nop
 8001de2:	3710      	adds	r7, #16
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	2000e544 	.word	0x2000e544

08001dec <BMP280_get_calib_values>:

void BMP280_get_calib_values(bmp280_dev *dev)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b08a      	sub	sp, #40	; 0x28
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
	uint8_t temp[BMP280_CALIB_DATA_SIZE], starting_address=0x88;
 8001df4:	2388      	movs	r3, #136	; 0x88
 8001df6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	BMP280_i2c_read_reg(BMP280_dev_address, starting_address, temp, BMP280_CALIB_DATA_SIZE);
 8001dfa:	f107 020c 	add.w	r2, r7, #12
 8001dfe:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 8001e02:	2318      	movs	r3, #24
 8001e04:	20ee      	movs	r0, #238	; 0xee
 8001e06:	f7ff ffa7 	bl	8001d58 <BMP280_i2c_read_reg>

	dev->calib_param.dig_t1 =
			(uint16_t) (((uint16_t) temp[BMP280_DIG_T1_MSB_POS] << 8) | ((uint16_t) temp[BMP280_DIG_T1_LSB_POS]));
 8001e0a:	7b7b      	ldrb	r3, [r7, #13]
 8001e0c:	021b      	lsls	r3, r3, #8
 8001e0e:	b21a      	sxth	r2, r3
 8001e10:	7b3b      	ldrb	r3, [r7, #12]
 8001e12:	b21b      	sxth	r3, r3
 8001e14:	4313      	orrs	r3, r2
 8001e16:	b21b      	sxth	r3, r3
 8001e18:	b29a      	uxth	r2, r3
	dev->calib_param.dig_t1 =
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	801a      	strh	r2, [r3, #0]
	dev->calib_param.dig_t2 =
			(int16_t) (((int16_t) temp[BMP280_DIG_T2_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_T2_LSB_POS]));
 8001e1e:	7bfb      	ldrb	r3, [r7, #15]
 8001e20:	021b      	lsls	r3, r3, #8
 8001e22:	b21a      	sxth	r2, r3
 8001e24:	7bbb      	ldrb	r3, [r7, #14]
 8001e26:	b21b      	sxth	r3, r3
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	b21a      	sxth	r2, r3
	dev->calib_param.dig_t2 =
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	805a      	strh	r2, [r3, #2]
	dev->calib_param.dig_t3 =
			(int16_t) (((int16_t) temp[BMP280_DIG_T3_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_T3_LSB_POS]));
 8001e30:	7c7b      	ldrb	r3, [r7, #17]
 8001e32:	021b      	lsls	r3, r3, #8
 8001e34:	b21a      	sxth	r2, r3
 8001e36:	7c3b      	ldrb	r3, [r7, #16]
 8001e38:	b21b      	sxth	r3, r3
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	b21a      	sxth	r2, r3
	dev->calib_param.dig_t3 =
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	809a      	strh	r2, [r3, #4]
	dev->calib_param.dig_p1 =
			(uint16_t) (((uint16_t) temp[BMP280_DIG_P1_MSB_POS] << 8) | ((uint16_t) temp[BMP280_DIG_P1_LSB_POS]));
 8001e42:	7cfb      	ldrb	r3, [r7, #19]
 8001e44:	021b      	lsls	r3, r3, #8
 8001e46:	b21a      	sxth	r2, r3
 8001e48:	7cbb      	ldrb	r3, [r7, #18]
 8001e4a:	b21b      	sxth	r3, r3
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	b21b      	sxth	r3, r3
 8001e50:	b29a      	uxth	r2, r3
	dev->calib_param.dig_p1 =
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	80da      	strh	r2, [r3, #6]
	dev->calib_param.dig_p2 =
			(int16_t) (((int16_t) temp[BMP280_DIG_P2_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P2_LSB_POS]));
 8001e56:	7d7b      	ldrb	r3, [r7, #21]
 8001e58:	021b      	lsls	r3, r3, #8
 8001e5a:	b21a      	sxth	r2, r3
 8001e5c:	7d3b      	ldrb	r3, [r7, #20]
 8001e5e:	b21b      	sxth	r3, r3
 8001e60:	4313      	orrs	r3, r2
 8001e62:	b21a      	sxth	r2, r3
	dev->calib_param.dig_p2 =
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	811a      	strh	r2, [r3, #8]
	dev->calib_param.dig_p3 =
			(int16_t) (((int16_t) temp[BMP280_DIG_P3_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P3_LSB_POS]));
 8001e68:	7dfb      	ldrb	r3, [r7, #23]
 8001e6a:	021b      	lsls	r3, r3, #8
 8001e6c:	b21a      	sxth	r2, r3
 8001e6e:	7dbb      	ldrb	r3, [r7, #22]
 8001e70:	b21b      	sxth	r3, r3
 8001e72:	4313      	orrs	r3, r2
 8001e74:	b21a      	sxth	r2, r3
	dev->calib_param.dig_p3 =
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	815a      	strh	r2, [r3, #10]
	dev->calib_param.dig_p4 =
			(int16_t) (((int16_t) temp[BMP280_DIG_P4_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P4_LSB_POS]));
 8001e7a:	7e7b      	ldrb	r3, [r7, #25]
 8001e7c:	021b      	lsls	r3, r3, #8
 8001e7e:	b21a      	sxth	r2, r3
 8001e80:	7e3b      	ldrb	r3, [r7, #24]
 8001e82:	b21b      	sxth	r3, r3
 8001e84:	4313      	orrs	r3, r2
 8001e86:	b21a      	sxth	r2, r3
	dev->calib_param.dig_p4 =
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	819a      	strh	r2, [r3, #12]
	dev->calib_param.dig_p5 =
			(int16_t) (((int16_t) temp[BMP280_DIG_P5_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P5_LSB_POS]));
 8001e8c:	7efb      	ldrb	r3, [r7, #27]
 8001e8e:	021b      	lsls	r3, r3, #8
 8001e90:	b21a      	sxth	r2, r3
 8001e92:	7ebb      	ldrb	r3, [r7, #26]
 8001e94:	b21b      	sxth	r3, r3
 8001e96:	4313      	orrs	r3, r2
 8001e98:	b21a      	sxth	r2, r3
	dev->calib_param.dig_p5 =
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	81da      	strh	r2, [r3, #14]
	dev->calib_param.dig_p6 =
			(int16_t) (((int16_t) temp[BMP280_DIG_P6_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P6_LSB_POS]));
 8001e9e:	7f7b      	ldrb	r3, [r7, #29]
 8001ea0:	021b      	lsls	r3, r3, #8
 8001ea2:	b21a      	sxth	r2, r3
 8001ea4:	7f3b      	ldrb	r3, [r7, #28]
 8001ea6:	b21b      	sxth	r3, r3
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	b21a      	sxth	r2, r3
	dev->calib_param.dig_p6 =
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	821a      	strh	r2, [r3, #16]
	dev->calib_param.dig_p7 =
			(int16_t) (((int16_t) temp[BMP280_DIG_P7_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P7_LSB_POS]));
 8001eb0:	7ffb      	ldrb	r3, [r7, #31]
 8001eb2:	021b      	lsls	r3, r3, #8
 8001eb4:	b21a      	sxth	r2, r3
 8001eb6:	7fbb      	ldrb	r3, [r7, #30]
 8001eb8:	b21b      	sxth	r3, r3
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	b21a      	sxth	r2, r3
	dev->calib_param.dig_p7 =
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	825a      	strh	r2, [r3, #18]
	dev->calib_param.dig_p8 =
			(int16_t) (((int16_t) temp[BMP280_DIG_P8_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P8_LSB_POS]));
 8001ec2:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001ec6:	021b      	lsls	r3, r3, #8
 8001ec8:	b21a      	sxth	r2, r3
 8001eca:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001ece:	b21b      	sxth	r3, r3
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	b21a      	sxth	r2, r3
	dev->calib_param.dig_p8 =
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	829a      	strh	r2, [r3, #20]
	dev->calib_param.dig_p9 =
			(int16_t) (((int16_t) temp[BMP280_DIG_P9_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P9_LSB_POS]));
 8001ed8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001edc:	021b      	lsls	r3, r3, #8
 8001ede:	b21a      	sxth	r2, r3
 8001ee0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001ee4:	b21b      	sxth	r3, r3
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	b21a      	sxth	r2, r3
	dev->calib_param.dig_p9 =
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	82da      	strh	r2, [r3, #22]

}
 8001eee:	bf00      	nop
 8001ef0:	3728      	adds	r7, #40	; 0x28
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}

08001ef6 <BMP280_init>:

void BMP280_init(bmp280_dev *dev)
{
 8001ef6:	b580      	push	{r7, lr}
 8001ef8:	b084      	sub	sp, #16
 8001efa:	af00      	add	r7, sp, #0
 8001efc:	6078      	str	r0, [r7, #4]
	uint8_t register_F4 = 0b01010111;
 8001efe:	2357      	movs	r3, #87	; 0x57
 8001f00:	73fb      	strb	r3, [r7, #15]
	uint8_t register_F5 = 0b10010000;
 8001f02:	2390      	movs	r3, #144	; 0x90
 8001f04:	73bb      	strb	r3, [r7, #14]

	BMP280_i2c_write_reg(BMP280_dev_address, 0xF4, register_F4);// osrs_t 010 x2, osrs_p 16 101, mode normal 11
 8001f06:	7bfb      	ldrb	r3, [r7, #15]
 8001f08:	461a      	mov	r2, r3
 8001f0a:	21f4      	movs	r1, #244	; 0xf4
 8001f0c:	20ee      	movs	r0, #238	; 0xee
 8001f0e:	f7ff ff4f 	bl	8001db0 <BMP280_i2c_write_reg>
	BMP280_i2c_write_reg(BMP280_dev_address, 0xF5, register_F5);// standby time 500ms 100, filter 16 100, SPI DIS 0
 8001f12:	7bbb      	ldrb	r3, [r7, #14]
 8001f14:	461a      	mov	r2, r3
 8001f16:	21f5      	movs	r1, #245	; 0xf5
 8001f18:	20ee      	movs	r0, #238	; 0xee
 8001f1a:	f7ff ff49 	bl	8001db0 <BMP280_i2c_write_reg>

	BMP280_get_calib_values(dev);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f7ff ff64 	bl	8001dec <BMP280_get_calib_values>
}
 8001f24:	bf00      	nop
 8001f26:	3710      	adds	r7, #16
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	0000      	movs	r0, r0
	...

08001f30 <BMP280_calc_values>:

void BMP280_calc_values(bmp280_dev *dev)
{
 8001f30:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001f34:	b090      	sub	sp, #64	; 0x40
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	6078      	str	r0, [r7, #4]
	uint8_t rx_buff[6], starting_address=0xF7;
 8001f3a:	23f7      	movs	r3, #247	; 0xf7
 8001f3c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t * data = NULL;
 8001f40:	2300      	movs	r3, #0
 8001f42:	63bb      	str	r3, [r7, #56]	; 0x38

	do
	{
		BMP280_i2c_read_reg(BMP280_dev_address, 0xF3, data, 1);
 8001f44:	2301      	movs	r3, #1
 8001f46:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001f48:	21f3      	movs	r1, #243	; 0xf3
 8001f4a:	20ee      	movs	r0, #238	; 0xee
 8001f4c:	f7ff ff04 	bl	8001d58 <BMP280_i2c_read_reg>
	} while(((*(data)&0b00001000)==8)||((*(data)&0b00000001)==1));
 8001f50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	f003 0308 	and.w	r3, r3, #8
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d1f3      	bne.n	8001f44 <BMP280_calc_values+0x14>
 8001f5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	f003 0301 	and.w	r3, r3, #1
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d1ed      	bne.n	8001f44 <BMP280_calc_values+0x14>


	BMP280_i2c_read_reg(BMP280_dev_address, starting_address, rx_buff, sizeof(rx_buff));
 8001f68:	f107 0220 	add.w	r2, r7, #32
 8001f6c:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 8001f70:	2306      	movs	r3, #6
 8001f72:	20ee      	movs	r0, #238	; 0xee
 8001f74:	f7ff fef0 	bl	8001d58 <BMP280_i2c_read_reg>

	volatile uint32_t temp[3];
	temp[2]=rx_buff[3];
 8001f78:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001f7c:	61fb      	str	r3, [r7, #28]
	temp[1]=rx_buff[4];
 8001f7e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001f82:	61bb      	str	r3, [r7, #24]
	temp[0]=rx_buff[5];
 8001f84:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001f88:	617b      	str	r3, [r7, #20]
	dev->raw_data.temperature_raw=(temp[2]<<12)+(temp[1]<<4)+(temp[0]>>4);
 8001f8a:	69fb      	ldr	r3, [r7, #28]
 8001f8c:	031a      	lsls	r2, r3, #12
 8001f8e:	69bb      	ldr	r3, [r7, #24]
 8001f90:	011b      	lsls	r3, r3, #4
 8001f92:	441a      	add	r2, r3
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	091b      	lsrs	r3, r3, #4
 8001f98:	4413      	add	r3, r2
 8001f9a:	461a      	mov	r2, r3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	61da      	str	r2, [r3, #28]

	temp[2]=rx_buff[0];
 8001fa0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001fa4:	61fb      	str	r3, [r7, #28]
	temp[1]=rx_buff[1];
 8001fa6:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001faa:	61bb      	str	r3, [r7, #24]
	temp[0]=rx_buff[2];
 8001fac:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001fb0:	617b      	str	r3, [r7, #20]
	dev->raw_data.pressure_raw=(temp[2]<<12)+(temp[1]<<4)+(temp[0]>>4);
 8001fb2:	69fb      	ldr	r3, [r7, #28]
 8001fb4:	031a      	lsls	r2, r3, #12
 8001fb6:	69bb      	ldr	r3, [r7, #24]
 8001fb8:	011b      	lsls	r3, r3, #4
 8001fba:	441a      	add	r2, r3
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	091b      	lsrs	r3, r3, #4
 8001fc0:	441a      	add	r2, r3
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	621a      	str	r2, [r3, #32]

	double var1, var2;
	var1=(((double)dev->raw_data.temperature_raw)/16384.0-((double)dev->calib_param.dig_t1)/1024.0)*((double)dev->calib_param.dig_t2);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	69db      	ldr	r3, [r3, #28]
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f7fe faba 	bl	8000544 <__aeabi_i2d>
 8001fd0:	f04f 0200 	mov.w	r2, #0
 8001fd4:	4bd0      	ldr	r3, [pc, #832]	; (8002318 <BMP280_calc_values+0x3e8>)
 8001fd6:	f7fe fc49 	bl	800086c <__aeabi_ddiv>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	460c      	mov	r4, r1
 8001fde:	4625      	mov	r5, r4
 8001fe0:	461c      	mov	r4, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	881b      	ldrh	r3, [r3, #0]
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7fe fa9c 	bl	8000524 <__aeabi_ui2d>
 8001fec:	f04f 0200 	mov.w	r2, #0
 8001ff0:	4bca      	ldr	r3, [pc, #808]	; (800231c <BMP280_calc_values+0x3ec>)
 8001ff2:	f7fe fc3b 	bl	800086c <__aeabi_ddiv>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	460b      	mov	r3, r1
 8001ffa:	4620      	mov	r0, r4
 8001ffc:	4629      	mov	r1, r5
 8001ffe:	f7fe f953 	bl	80002a8 <__aeabi_dsub>
 8002002:	4603      	mov	r3, r0
 8002004:	460c      	mov	r4, r1
 8002006:	4625      	mov	r5, r4
 8002008:	461c      	mov	r4, r3
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002010:	4618      	mov	r0, r3
 8002012:	f7fe fa97 	bl	8000544 <__aeabi_i2d>
 8002016:	4602      	mov	r2, r0
 8002018:	460b      	mov	r3, r1
 800201a:	4620      	mov	r0, r4
 800201c:	4629      	mov	r1, r5
 800201e:	f7fe fafb 	bl	8000618 <__aeabi_dmul>
 8002022:	4603      	mov	r3, r0
 8002024:	460c      	mov	r4, r1
 8002026:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	var2=((((double)dev->raw_data.temperature_raw)/131072.0-((double)dev->calib_param.dig_t1)/8192.0)*(((double)dev->raw_data.temperature_raw)/131072.0-((double)dev->calib_param.dig_t1)/8192.0))*((double)dev->calib_param.dig_t3);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	69db      	ldr	r3, [r3, #28]
 800202e:	4618      	mov	r0, r3
 8002030:	f7fe fa88 	bl	8000544 <__aeabi_i2d>
 8002034:	f04f 0200 	mov.w	r2, #0
 8002038:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 800203c:	f7fe fc16 	bl	800086c <__aeabi_ddiv>
 8002040:	4603      	mov	r3, r0
 8002042:	460c      	mov	r4, r1
 8002044:	4625      	mov	r5, r4
 8002046:	461c      	mov	r4, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	881b      	ldrh	r3, [r3, #0]
 800204c:	4618      	mov	r0, r3
 800204e:	f7fe fa69 	bl	8000524 <__aeabi_ui2d>
 8002052:	f04f 0200 	mov.w	r2, #0
 8002056:	4bb2      	ldr	r3, [pc, #712]	; (8002320 <BMP280_calc_values+0x3f0>)
 8002058:	f7fe fc08 	bl	800086c <__aeabi_ddiv>
 800205c:	4602      	mov	r2, r0
 800205e:	460b      	mov	r3, r1
 8002060:	4620      	mov	r0, r4
 8002062:	4629      	mov	r1, r5
 8002064:	f7fe f920 	bl	80002a8 <__aeabi_dsub>
 8002068:	4603      	mov	r3, r0
 800206a:	460c      	mov	r4, r1
 800206c:	4625      	mov	r5, r4
 800206e:	461c      	mov	r4, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	69db      	ldr	r3, [r3, #28]
 8002074:	4618      	mov	r0, r3
 8002076:	f7fe fa65 	bl	8000544 <__aeabi_i2d>
 800207a:	f04f 0200 	mov.w	r2, #0
 800207e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8002082:	f7fe fbf3 	bl	800086c <__aeabi_ddiv>
 8002086:	4602      	mov	r2, r0
 8002088:	460b      	mov	r3, r1
 800208a:	4690      	mov	r8, r2
 800208c:	4699      	mov	r9, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	881b      	ldrh	r3, [r3, #0]
 8002092:	4618      	mov	r0, r3
 8002094:	f7fe fa46 	bl	8000524 <__aeabi_ui2d>
 8002098:	f04f 0200 	mov.w	r2, #0
 800209c:	4ba0      	ldr	r3, [pc, #640]	; (8002320 <BMP280_calc_values+0x3f0>)
 800209e:	f7fe fbe5 	bl	800086c <__aeabi_ddiv>
 80020a2:	4602      	mov	r2, r0
 80020a4:	460b      	mov	r3, r1
 80020a6:	4640      	mov	r0, r8
 80020a8:	4649      	mov	r1, r9
 80020aa:	f7fe f8fd 	bl	80002a8 <__aeabi_dsub>
 80020ae:	4602      	mov	r2, r0
 80020b0:	460b      	mov	r3, r1
 80020b2:	4620      	mov	r0, r4
 80020b4:	4629      	mov	r1, r5
 80020b6:	f7fe faaf 	bl	8000618 <__aeabi_dmul>
 80020ba:	4603      	mov	r3, r0
 80020bc:	460c      	mov	r4, r1
 80020be:	4625      	mov	r5, r4
 80020c0:	461c      	mov	r4, r3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80020c8:	4618      	mov	r0, r3
 80020ca:	f7fe fa3b 	bl	8000544 <__aeabi_i2d>
 80020ce:	4602      	mov	r2, r0
 80020d0:	460b      	mov	r3, r1
 80020d2:	4620      	mov	r0, r4
 80020d4:	4629      	mov	r1, r5
 80020d6:	f7fe fa9f 	bl	8000618 <__aeabi_dmul>
 80020da:	4603      	mov	r3, r0
 80020dc:	460c      	mov	r4, r1
 80020de:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	dev->calib_param.t_fine = (int32_t)(var1+var2);
 80020e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80020e6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80020ea:	f7fe f8df 	bl	80002ac <__adddf3>
 80020ee:	4603      	mov	r3, r0
 80020f0:	460c      	mov	r4, r1
 80020f2:	4618      	mov	r0, r3
 80020f4:	4621      	mov	r1, r4
 80020f6:	f7fe fd3f 	bl	8000b78 <__aeabi_d2iz>
 80020fa:	4602      	mov	r2, r0
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	619a      	str	r2, [r3, #24]
volatile	float T = (var1+var2)/5120.0;
 8002100:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002104:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002108:	f7fe f8d0 	bl	80002ac <__adddf3>
 800210c:	4603      	mov	r3, r0
 800210e:	460c      	mov	r4, r1
 8002110:	4618      	mov	r0, r3
 8002112:	4621      	mov	r1, r4
 8002114:	f04f 0200 	mov.w	r2, #0
 8002118:	4b82      	ldr	r3, [pc, #520]	; (8002324 <BMP280_calc_values+0x3f4>)
 800211a:	f7fe fba7 	bl	800086c <__aeabi_ddiv>
 800211e:	4603      	mov	r3, r0
 8002120:	460c      	mov	r4, r1
 8002122:	4618      	mov	r0, r3
 8002124:	4621      	mov	r1, r4
 8002126:	f7fe fd4f 	bl	8000bc8 <__aeabi_d2f>
 800212a:	4603      	mov	r3, r0
 800212c:	613b      	str	r3, [r7, #16]

	var1=((double)dev->calib_param.t_fine/2.0)-64000.0;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	699b      	ldr	r3, [r3, #24]
 8002132:	4618      	mov	r0, r3
 8002134:	f7fe fa06 	bl	8000544 <__aeabi_i2d>
 8002138:	f04f 0200 	mov.w	r2, #0
 800213c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002140:	f7fe fb94 	bl	800086c <__aeabi_ddiv>
 8002144:	4603      	mov	r3, r0
 8002146:	460c      	mov	r4, r1
 8002148:	4618      	mov	r0, r3
 800214a:	4621      	mov	r1, r4
 800214c:	f04f 0200 	mov.w	r2, #0
 8002150:	4b75      	ldr	r3, [pc, #468]	; (8002328 <BMP280_calc_values+0x3f8>)
 8002152:	f7fe f8a9 	bl	80002a8 <__aeabi_dsub>
 8002156:	4603      	mov	r3, r0
 8002158:	460c      	mov	r4, r1
 800215a:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	var2=var1*var1*((double)dev->calib_param.dig_p6)/32768.0;
 800215e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002162:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002166:	f7fe fa57 	bl	8000618 <__aeabi_dmul>
 800216a:	4603      	mov	r3, r0
 800216c:	460c      	mov	r4, r1
 800216e:	4625      	mov	r5, r4
 8002170:	461c      	mov	r4, r3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002178:	4618      	mov	r0, r3
 800217a:	f7fe f9e3 	bl	8000544 <__aeabi_i2d>
 800217e:	4602      	mov	r2, r0
 8002180:	460b      	mov	r3, r1
 8002182:	4620      	mov	r0, r4
 8002184:	4629      	mov	r1, r5
 8002186:	f7fe fa47 	bl	8000618 <__aeabi_dmul>
 800218a:	4603      	mov	r3, r0
 800218c:	460c      	mov	r4, r1
 800218e:	4618      	mov	r0, r3
 8002190:	4621      	mov	r1, r4
 8002192:	f04f 0200 	mov.w	r2, #0
 8002196:	4b65      	ldr	r3, [pc, #404]	; (800232c <BMP280_calc_values+0x3fc>)
 8002198:	f7fe fb68 	bl	800086c <__aeabi_ddiv>
 800219c:	4603      	mov	r3, r0
 800219e:	460c      	mov	r4, r1
 80021a0:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	var2=var2+var1*((double)dev->calib_param.dig_p5)*2.0;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7fe f9ca 	bl	8000544 <__aeabi_i2d>
 80021b0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80021b4:	f7fe fa30 	bl	8000618 <__aeabi_dmul>
 80021b8:	4603      	mov	r3, r0
 80021ba:	460c      	mov	r4, r1
 80021bc:	4618      	mov	r0, r3
 80021be:	4621      	mov	r1, r4
 80021c0:	4602      	mov	r2, r0
 80021c2:	460b      	mov	r3, r1
 80021c4:	f7fe f872 	bl	80002ac <__adddf3>
 80021c8:	4603      	mov	r3, r0
 80021ca:	460c      	mov	r4, r1
 80021cc:	461a      	mov	r2, r3
 80021ce:	4623      	mov	r3, r4
 80021d0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80021d4:	f7fe f86a 	bl	80002ac <__adddf3>
 80021d8:	4603      	mov	r3, r0
 80021da:	460c      	mov	r4, r1
 80021dc:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	var2=(var2/4.0)+(((double)dev->calib_param.dig_p4)*65536.0);
 80021e0:	f04f 0200 	mov.w	r2, #0
 80021e4:	4b52      	ldr	r3, [pc, #328]	; (8002330 <BMP280_calc_values+0x400>)
 80021e6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80021ea:	f7fe fb3f 	bl	800086c <__aeabi_ddiv>
 80021ee:	4603      	mov	r3, r0
 80021f0:	460c      	mov	r4, r1
 80021f2:	4625      	mov	r5, r4
 80021f4:	461c      	mov	r4, r3
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7fe f9a1 	bl	8000544 <__aeabi_i2d>
 8002202:	f04f 0200 	mov.w	r2, #0
 8002206:	4b4b      	ldr	r3, [pc, #300]	; (8002334 <BMP280_calc_values+0x404>)
 8002208:	f7fe fa06 	bl	8000618 <__aeabi_dmul>
 800220c:	4602      	mov	r2, r0
 800220e:	460b      	mov	r3, r1
 8002210:	4620      	mov	r0, r4
 8002212:	4629      	mov	r1, r5
 8002214:	f7fe f84a 	bl	80002ac <__adddf3>
 8002218:	4603      	mov	r3, r0
 800221a:	460c      	mov	r4, r1
 800221c:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	var1=(((double)dev->calib_param.dig_p3)*var1*var1/524288.0+((double)dev->calib_param.dig_p2)*var1)/524288.0;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8002226:	4618      	mov	r0, r3
 8002228:	f7fe f98c 	bl	8000544 <__aeabi_i2d>
 800222c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002230:	f7fe f9f2 	bl	8000618 <__aeabi_dmul>
 8002234:	4603      	mov	r3, r0
 8002236:	460c      	mov	r4, r1
 8002238:	4618      	mov	r0, r3
 800223a:	4621      	mov	r1, r4
 800223c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002240:	f7fe f9ea 	bl	8000618 <__aeabi_dmul>
 8002244:	4603      	mov	r3, r0
 8002246:	460c      	mov	r4, r1
 8002248:	4618      	mov	r0, r3
 800224a:	4621      	mov	r1, r4
 800224c:	f04f 0200 	mov.w	r2, #0
 8002250:	4b39      	ldr	r3, [pc, #228]	; (8002338 <BMP280_calc_values+0x408>)
 8002252:	f7fe fb0b 	bl	800086c <__aeabi_ddiv>
 8002256:	4603      	mov	r3, r0
 8002258:	460c      	mov	r4, r1
 800225a:	4625      	mov	r5, r4
 800225c:	461c      	mov	r4, r3
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002264:	4618      	mov	r0, r3
 8002266:	f7fe f96d 	bl	8000544 <__aeabi_i2d>
 800226a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800226e:	f7fe f9d3 	bl	8000618 <__aeabi_dmul>
 8002272:	4602      	mov	r2, r0
 8002274:	460b      	mov	r3, r1
 8002276:	4620      	mov	r0, r4
 8002278:	4629      	mov	r1, r5
 800227a:	f7fe f817 	bl	80002ac <__adddf3>
 800227e:	4603      	mov	r3, r0
 8002280:	460c      	mov	r4, r1
 8002282:	4618      	mov	r0, r3
 8002284:	4621      	mov	r1, r4
 8002286:	f04f 0200 	mov.w	r2, #0
 800228a:	4b2b      	ldr	r3, [pc, #172]	; (8002338 <BMP280_calc_values+0x408>)
 800228c:	f7fe faee 	bl	800086c <__aeabi_ddiv>
 8002290:	4603      	mov	r3, r0
 8002292:	460c      	mov	r4, r1
 8002294:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	var1=(1.0+var1/32768.0)*((double)dev->calib_param.dig_p1);
 8002298:	f04f 0200 	mov.w	r2, #0
 800229c:	4b23      	ldr	r3, [pc, #140]	; (800232c <BMP280_calc_values+0x3fc>)
 800229e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80022a2:	f7fe fae3 	bl	800086c <__aeabi_ddiv>
 80022a6:	4603      	mov	r3, r0
 80022a8:	460c      	mov	r4, r1
 80022aa:	4618      	mov	r0, r3
 80022ac:	4621      	mov	r1, r4
 80022ae:	f04f 0200 	mov.w	r2, #0
 80022b2:	4b22      	ldr	r3, [pc, #136]	; (800233c <BMP280_calc_values+0x40c>)
 80022b4:	f7fd fffa 	bl	80002ac <__adddf3>
 80022b8:	4603      	mov	r3, r0
 80022ba:	460c      	mov	r4, r1
 80022bc:	4625      	mov	r5, r4
 80022be:	461c      	mov	r4, r3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	88db      	ldrh	r3, [r3, #6]
 80022c4:	4618      	mov	r0, r3
 80022c6:	f7fe f92d 	bl	8000524 <__aeabi_ui2d>
 80022ca:	4602      	mov	r2, r0
 80022cc:	460b      	mov	r3, r1
 80022ce:	4620      	mov	r0, r4
 80022d0:	4629      	mov	r1, r5
 80022d2:	f7fe f9a1 	bl	8000618 <__aeabi_dmul>
 80022d6:	4603      	mov	r3, r0
 80022d8:	460c      	mov	r4, r1
 80022da:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
volatile	double p=1048576.0-(double)dev->raw_data.pressure_raw;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6a1b      	ldr	r3, [r3, #32]
 80022e2:	4618      	mov	r0, r3
 80022e4:	f7fe f91e 	bl	8000524 <__aeabi_ui2d>
 80022e8:	4603      	mov	r3, r0
 80022ea:	460c      	mov	r4, r1
 80022ec:	461a      	mov	r2, r3
 80022ee:	4623      	mov	r3, r4
 80022f0:	f04f 0000 	mov.w	r0, #0
 80022f4:	4912      	ldr	r1, [pc, #72]	; (8002340 <BMP280_calc_values+0x410>)
 80022f6:	f7fd ffd7 	bl	80002a8 <__aeabi_dsub>
 80022fa:	4603      	mov	r3, r0
 80022fc:	460c      	mov	r4, r1
 80022fe:	e9c7 3402 	strd	r3, r4, [r7, #8]
	p=(p-(var2/4096.0))*6250.0/var1;
 8002302:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002306:	f04f 0200 	mov.w	r2, #0
 800230a:	4b0e      	ldr	r3, [pc, #56]	; (8002344 <BMP280_calc_values+0x414>)
 800230c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002310:	f7fe faac 	bl	800086c <__aeabi_ddiv>
 8002314:	e018      	b.n	8002348 <BMP280_calc_values+0x418>
 8002316:	bf00      	nop
 8002318:	40d00000 	.word	0x40d00000
 800231c:	40900000 	.word	0x40900000
 8002320:	40c00000 	.word	0x40c00000
 8002324:	40b40000 	.word	0x40b40000
 8002328:	40ef4000 	.word	0x40ef4000
 800232c:	40e00000 	.word	0x40e00000
 8002330:	40100000 	.word	0x40100000
 8002334:	40f00000 	.word	0x40f00000
 8002338:	41200000 	.word	0x41200000
 800233c:	3ff00000 	.word	0x3ff00000
 8002340:	41300000 	.word	0x41300000
 8002344:	40b00000 	.word	0x40b00000
 8002348:	4602      	mov	r2, r0
 800234a:	460b      	mov	r3, r1
 800234c:	4620      	mov	r0, r4
 800234e:	4629      	mov	r1, r5
 8002350:	f7fd ffaa 	bl	80002a8 <__aeabi_dsub>
 8002354:	4603      	mov	r3, r0
 8002356:	460c      	mov	r4, r1
 8002358:	4618      	mov	r0, r3
 800235a:	4621      	mov	r1, r4
 800235c:	a358      	add	r3, pc, #352	; (adr r3, 80024c0 <BMP280_calc_values+0x590>)
 800235e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002362:	f7fe f959 	bl	8000618 <__aeabi_dmul>
 8002366:	4603      	mov	r3, r0
 8002368:	460c      	mov	r4, r1
 800236a:	4618      	mov	r0, r3
 800236c:	4621      	mov	r1, r4
 800236e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002372:	f7fe fa7b 	bl	800086c <__aeabi_ddiv>
 8002376:	4603      	mov	r3, r0
 8002378:	460c      	mov	r4, r1
 800237a:	e9c7 3402 	strd	r3, r4, [r7, #8]
	var1=((double)dev->calib_param.dig_p9)*p*p/2147483648.0;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8002384:	4618      	mov	r0, r3
 8002386:	f7fe f8dd 	bl	8000544 <__aeabi_i2d>
 800238a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800238e:	461a      	mov	r2, r3
 8002390:	4623      	mov	r3, r4
 8002392:	f7fe f941 	bl	8000618 <__aeabi_dmul>
 8002396:	4603      	mov	r3, r0
 8002398:	460c      	mov	r4, r1
 800239a:	4618      	mov	r0, r3
 800239c:	4621      	mov	r1, r4
 800239e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80023a2:	461a      	mov	r2, r3
 80023a4:	4623      	mov	r3, r4
 80023a6:	f7fe f937 	bl	8000618 <__aeabi_dmul>
 80023aa:	4603      	mov	r3, r0
 80023ac:	460c      	mov	r4, r1
 80023ae:	4618      	mov	r0, r3
 80023b0:	4621      	mov	r1, r4
 80023b2:	f04f 0200 	mov.w	r2, #0
 80023b6:	4b3c      	ldr	r3, [pc, #240]	; (80024a8 <BMP280_calc_values+0x578>)
 80023b8:	f7fe fa58 	bl	800086c <__aeabi_ddiv>
 80023bc:	4603      	mov	r3, r0
 80023be:	460c      	mov	r4, r1
 80023c0:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	var2=p*((double)dev->calib_param.dig_p8)/32768.0;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7fe f8ba 	bl	8000544 <__aeabi_i2d>
 80023d0:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80023d4:	461a      	mov	r2, r3
 80023d6:	4623      	mov	r3, r4
 80023d8:	f7fe f91e 	bl	8000618 <__aeabi_dmul>
 80023dc:	4603      	mov	r3, r0
 80023de:	460c      	mov	r4, r1
 80023e0:	4618      	mov	r0, r3
 80023e2:	4621      	mov	r1, r4
 80023e4:	f04f 0200 	mov.w	r2, #0
 80023e8:	4b30      	ldr	r3, [pc, #192]	; (80024ac <BMP280_calc_values+0x57c>)
 80023ea:	f7fe fa3f 	bl	800086c <__aeabi_ddiv>
 80023ee:	4603      	mov	r3, r0
 80023f0:	460c      	mov	r4, r1
 80023f2:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	p=p+(var1+var2+((double)dev->calib_param.dig_p7))/16.0;
 80023f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80023fa:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80023fe:	f7fd ff55 	bl	80002ac <__adddf3>
 8002402:	4603      	mov	r3, r0
 8002404:	460c      	mov	r4, r1
 8002406:	4625      	mov	r5, r4
 8002408:	461c      	mov	r4, r3
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8002410:	4618      	mov	r0, r3
 8002412:	f7fe f897 	bl	8000544 <__aeabi_i2d>
 8002416:	4602      	mov	r2, r0
 8002418:	460b      	mov	r3, r1
 800241a:	4620      	mov	r0, r4
 800241c:	4629      	mov	r1, r5
 800241e:	f7fd ff45 	bl	80002ac <__adddf3>
 8002422:	4603      	mov	r3, r0
 8002424:	460c      	mov	r4, r1
 8002426:	4618      	mov	r0, r3
 8002428:	4621      	mov	r1, r4
 800242a:	f04f 0200 	mov.w	r2, #0
 800242e:	4b20      	ldr	r3, [pc, #128]	; (80024b0 <BMP280_calc_values+0x580>)
 8002430:	f7fe fa1c 	bl	800086c <__aeabi_ddiv>
 8002434:	4603      	mov	r3, r0
 8002436:	460c      	mov	r4, r1
 8002438:	4618      	mov	r0, r3
 800243a:	4621      	mov	r1, r4
 800243c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002440:	461a      	mov	r2, r3
 8002442:	4623      	mov	r3, r4
 8002444:	f7fd ff32 	bl	80002ac <__adddf3>
 8002448:	4603      	mov	r3, r0
 800244a:	460c      	mov	r4, r1
 800244c:	e9c7 3402 	strd	r3, r4, [r7, #8]

	dev->data.temperature=T;
 8002450:	693a      	ldr	r2, [r7, #16]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	625a      	str	r2, [r3, #36]	; 0x24
	dev->data.pressure=p;
 8002456:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800245a:	4618      	mov	r0, r3
 800245c:	4621      	mov	r1, r4
 800245e:	f7fe fbb3 	bl	8000bc8 <__aeabi_d2f>
 8002462:	4602      	mov	r2, r0
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	629a      	str	r2, [r3, #40]	; 0x28
	dev->data.altitude=44330.0f*(1-powf(dev->data.pressure/101325.0f,1.0f/5.255f));//altitude=((powf(101325.0/pressure, 1/5.257f)-1)*(temperature+273.15f))/0.0065f;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800246e:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80024b4 <BMP280_calc_values+0x584>
 8002472:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002476:	eddf 0a10 	vldr	s1, [pc, #64]	; 80024b8 <BMP280_calc_values+0x588>
 800247a:	eeb0 0a66 	vmov.f32	s0, s13
 800247e:	f013 ff2f 	bl	80162e0 <powf>
 8002482:	eeb0 7a40 	vmov.f32	s14, s0
 8002486:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800248a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800248e:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 80024bc <BMP280_calc_values+0x58c>
 8002492:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
}
 800249c:	bf00      	nop
 800249e:	3740      	adds	r7, #64	; 0x40
 80024a0:	46bd      	mov	sp, r7
 80024a2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80024a6:	bf00      	nop
 80024a8:	41e00000 	.word	0x41e00000
 80024ac:	40e00000 	.word	0x40e00000
 80024b0:	40300000 	.word	0x40300000
 80024b4:	47c5e680 	.word	0x47c5e680
 80024b8:	3e42dcae 	.word	0x3e42dcae
 80024bc:	472d2a00 	.word	0x472d2a00
 80024c0:	00000000 	.word	0x00000000
 80024c4:	40b86a00 	.word	0x40b86a00

080024c8 <reverse>:
	else
		return 0;
}

// reverses a string 'str' of length 'len'
void reverse(char *str, int len) {
 80024c8:	b480      	push	{r7}
 80024ca:	b087      	sub	sp, #28
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	6039      	str	r1, [r7, #0]
	int i = 0, j = len - 1, temp;
 80024d2:	2300      	movs	r3, #0
 80024d4:	617b      	str	r3, [r7, #20]
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	3b01      	subs	r3, #1
 80024da:	613b      	str	r3, [r7, #16]
	while (i < j) {
 80024dc:	e018      	b.n	8002510 <reverse+0x48>
		temp = str[i];
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	687a      	ldr	r2, [r7, #4]
 80024e2:	4413      	add	r3, r2
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	60fb      	str	r3, [r7, #12]
		str[i] = str[j];
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	687a      	ldr	r2, [r7, #4]
 80024ec:	441a      	add	r2, r3
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	6879      	ldr	r1, [r7, #4]
 80024f2:	440b      	add	r3, r1
 80024f4:	7812      	ldrb	r2, [r2, #0]
 80024f6:	701a      	strb	r2, [r3, #0]
		str[j] = temp;
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	687a      	ldr	r2, [r7, #4]
 80024fc:	4413      	add	r3, r2
 80024fe:	68fa      	ldr	r2, [r7, #12]
 8002500:	b2d2      	uxtb	r2, r2
 8002502:	701a      	strb	r2, [r3, #0]
		i++;
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	3301      	adds	r3, #1
 8002508:	617b      	str	r3, [r7, #20]
		j--;
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	3b01      	subs	r3, #1
 800250e:	613b      	str	r3, [r7, #16]
	while (i < j) {
 8002510:	697a      	ldr	r2, [r7, #20]
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	429a      	cmp	r2, r3
 8002516:	dbe2      	blt.n	80024de <reverse+0x16>
	}
}
 8002518:	bf00      	nop
 800251a:	371c      	adds	r7, #28
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr

08002524 <intToStr>:

// Converts a given integer x to string str[].  d is the number
// of digits required in output. If d is more than the number
// of digits in x, then 0s are added at the beginning.
int intToStr(int x, char str[], int d) {
 8002524:	b580      	push	{r7, lr}
 8002526:	b086      	sub	sp, #24
 8002528:	af00      	add	r7, sp, #0
 800252a:	60f8      	str	r0, [r7, #12]
 800252c:	60b9      	str	r1, [r7, #8]
 800252e:	607a      	str	r2, [r7, #4]
	int i = 0;
 8002530:	2300      	movs	r3, #0
 8002532:	617b      	str	r3, [r7, #20]
	while (x) {
 8002534:	e01d      	b.n	8002572 <intToStr+0x4e>
		str[i++] = (x % 10) + '0';
 8002536:	68fa      	ldr	r2, [r7, #12]
 8002538:	4b1d      	ldr	r3, [pc, #116]	; (80025b0 <intToStr+0x8c>)
 800253a:	fb83 1302 	smull	r1, r3, r3, r2
 800253e:	1099      	asrs	r1, r3, #2
 8002540:	17d3      	asrs	r3, r2, #31
 8002542:	1ac9      	subs	r1, r1, r3
 8002544:	460b      	mov	r3, r1
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	440b      	add	r3, r1
 800254a:	005b      	lsls	r3, r3, #1
 800254c:	1ad1      	subs	r1, r2, r3
 800254e:	b2ca      	uxtb	r2, r1
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	1c59      	adds	r1, r3, #1
 8002554:	6179      	str	r1, [r7, #20]
 8002556:	4619      	mov	r1, r3
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	440b      	add	r3, r1
 800255c:	3230      	adds	r2, #48	; 0x30
 800255e:	b2d2      	uxtb	r2, r2
 8002560:	701a      	strb	r2, [r3, #0]
		x = x / 10;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	4a12      	ldr	r2, [pc, #72]	; (80025b0 <intToStr+0x8c>)
 8002566:	fb82 1203 	smull	r1, r2, r2, r3
 800256a:	1092      	asrs	r2, r2, #2
 800256c:	17db      	asrs	r3, r3, #31
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	60fb      	str	r3, [r7, #12]
	while (x) {
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d1de      	bne.n	8002536 <intToStr+0x12>
	}

	// If number of digits required is more, then
	// add 0s at the beginning
	while (i < d)
 8002578:	e007      	b.n	800258a <intToStr+0x66>
		str[i++] = '0';
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	1c5a      	adds	r2, r3, #1
 800257e:	617a      	str	r2, [r7, #20]
 8002580:	461a      	mov	r2, r3
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	4413      	add	r3, r2
 8002586:	2230      	movs	r2, #48	; 0x30
 8002588:	701a      	strb	r2, [r3, #0]
	while (i < d)
 800258a:	697a      	ldr	r2, [r7, #20]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	429a      	cmp	r2, r3
 8002590:	dbf3      	blt.n	800257a <intToStr+0x56>

	reverse(str, i);
 8002592:	6979      	ldr	r1, [r7, #20]
 8002594:	68b8      	ldr	r0, [r7, #8]
 8002596:	f7ff ff97 	bl	80024c8 <reverse>
	str[i] = '\0';
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	68ba      	ldr	r2, [r7, #8]
 800259e:	4413      	add	r3, r2
 80025a0:	2200      	movs	r2, #0
 80025a2:	701a      	strb	r2, [r3, #0]
	return i;
 80025a4:	697b      	ldr	r3, [r7, #20]
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3718      	adds	r7, #24
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	66666667 	.word	0x66666667
 80025b4:	00000000 	.word	0x00000000

080025b8 <ftoa>:

// Converts a floating point number to string.
void ftoa(float n, char *res, int afterpoint) {
 80025b8:	b5b0      	push	{r4, r5, r7, lr}
 80025ba:	b090      	sub	sp, #64	; 0x40
 80025bc:	af00      	add	r7, sp, #0
 80025be:	ed87 0a03 	vstr	s0, [r7, #12]
 80025c2:	60b8      	str	r0, [r7, #8]
 80025c4:	6079      	str	r1, [r7, #4]
	unsigned char minus_flag = 0;
 80025c6:	2300      	movs	r3, #0
 80025c8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (n < 0) {
 80025cc:	edd7 7a03 	vldr	s15, [r7, #12]
 80025d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025d8:	d508      	bpl.n	80025ec <ftoa+0x34>
		minus_flag = 1;
 80025da:	2301      	movs	r3, #1
 80025dc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		n = -n;
 80025e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80025e4:	eef1 7a67 	vneg.f32	s15, s15
 80025e8:	edc7 7a03 	vstr	s15, [r7, #12]
	}

	// Extract integer part
	int ipart = (int) n;
 80025ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80025f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025f4:	ee17 3a90 	vmov	r3, s15
 80025f8:	63bb      	str	r3, [r7, #56]	; 0x38

	// Extract floating part
	float fpart = n - (float) ipart;
 80025fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025fc:	ee07 3a90 	vmov	s15, r3
 8002600:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002604:	ed97 7a03 	vldr	s14, [r7, #12]
 8002608:	ee77 7a67 	vsub.f32	s15, s14, s15
 800260c:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

	// convert integer part to string
	int i = intToStr(ipart, res, 0);
 8002610:	2200      	movs	r2, #0
 8002612:	68b9      	ldr	r1, [r7, #8]
 8002614:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002616:	f7ff ff85 	bl	8002524 <intToStr>
 800261a:	6338      	str	r0, [r7, #48]	; 0x30

	// check for display option after point
	if (afterpoint != 0) {
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d030      	beq.n	8002684 <ftoa+0xcc>
		res[i] = '.';  // add dot
 8002622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002624:	68ba      	ldr	r2, [r7, #8]
 8002626:	4413      	add	r3, r2
 8002628:	222e      	movs	r2, #46	; 0x2e
 800262a:	701a      	strb	r2, [r3, #0]

		// Get the value of fraction part upto given no.
		// of points after dot. The third parameter is needed
		// to handle cases like 233.007
		fpart = fpart * pow(10, afterpoint);
 800262c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800262e:	f7fd ff9b 	bl	8000568 <__aeabi_f2d>
 8002632:	4604      	mov	r4, r0
 8002634:	460d      	mov	r5, r1
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f7fd ff84 	bl	8000544 <__aeabi_i2d>
 800263c:	4602      	mov	r2, r0
 800263e:	460b      	mov	r3, r1
 8002640:	ec43 2b11 	vmov	d1, r2, r3
 8002644:	ed9f 0b3e 	vldr	d0, [pc, #248]	; 8002740 <ftoa+0x188>
 8002648:	f013 fcda 	bl	8016000 <pow>
 800264c:	ec53 2b10 	vmov	r2, r3, d0
 8002650:	4620      	mov	r0, r4
 8002652:	4629      	mov	r1, r5
 8002654:	f7fd ffe0 	bl	8000618 <__aeabi_dmul>
 8002658:	4603      	mov	r3, r0
 800265a:	460c      	mov	r4, r1
 800265c:	4618      	mov	r0, r3
 800265e:	4621      	mov	r1, r4
 8002660:	f7fe fab2 	bl	8000bc8 <__aeabi_d2f>
 8002664:	4603      	mov	r3, r0
 8002666:	637b      	str	r3, [r7, #52]	; 0x34

		intToStr((int) fpart, res + i + 1, afterpoint);
 8002668:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800266c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002672:	3301      	adds	r3, #1
 8002674:	68ba      	ldr	r2, [r7, #8]
 8002676:	4413      	add	r3, r2
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	4619      	mov	r1, r3
 800267c:	ee17 0a90 	vmov	r0, s15
 8002680:	f7ff ff50 	bl	8002524 <intToStr>
	}

	char string[30];
	if (minus_flag == 1) {
 8002684:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002688:	2b01      	cmp	r3, #1
 800268a:	d132      	bne.n	80026f2 <ftoa+0x13a>
		memset(string, 0, 30);
 800268c:	f107 0310 	add.w	r3, r7, #16
 8002690:	221e      	movs	r2, #30
 8002692:	2100      	movs	r1, #0
 8002694:	4618      	mov	r0, r3
 8002696:	f012 fa54 	bl	8014b42 <memset>
		string[0] = '-';
 800269a:	232d      	movs	r3, #45	; 0x2d
 800269c:	743b      	strb	r3, [r7, #16]
		if (n < 1.0f) {
 800269e:	edd7 7a03 	vldr	s15, [r7, #12]
 80026a2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80026a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026ae:	d509      	bpl.n	80026c4 <ftoa+0x10c>
			string[1] = '0';
 80026b0:	2330      	movs	r3, #48	; 0x30
 80026b2:	747b      	strb	r3, [r7, #17]
			strcpy(&string[2], res);
 80026b4:	f107 0310 	add.w	r3, r7, #16
 80026b8:	3302      	adds	r3, #2
 80026ba:	68b9      	ldr	r1, [r7, #8]
 80026bc:	4618      	mov	r0, r3
 80026be:	f012 fe61 	bl	8015384 <strcpy>
 80026c2:	e006      	b.n	80026d2 <ftoa+0x11a>
		} else
			strcpy(&string[1], res);
 80026c4:	f107 0310 	add.w	r3, r7, #16
 80026c8:	3301      	adds	r3, #1
 80026ca:	68b9      	ldr	r1, [r7, #8]
 80026cc:	4618      	mov	r0, r3
 80026ce:	f012 fe59 	bl	8015384 <strcpy>

		memset(res, 0, strlen(res));
 80026d2:	68b8      	ldr	r0, [r7, #8]
 80026d4:	f7fd fd8c 	bl	80001f0 <strlen>
 80026d8:	4603      	mov	r3, r0
 80026da:	461a      	mov	r2, r3
 80026dc:	2100      	movs	r1, #0
 80026de:	68b8      	ldr	r0, [r7, #8]
 80026e0:	f012 fa2f 	bl	8014b42 <memset>
		strcpy(res, string);
 80026e4:	f107 0310 	add.w	r3, r7, #16
 80026e8:	4619      	mov	r1, r3
 80026ea:	68b8      	ldr	r0, [r7, #8]
 80026ec:	f012 fe4a 	bl	8015384 <strcpy>
		string[0] = '0';
		strcpy(&string[1], res);
		memset(res, 0, strlen(res));
		strcpy(res, string);
	}
}
 80026f0:	e021      	b.n	8002736 <ftoa+0x17e>
	} else if (n < 1.0f) {
 80026f2:	edd7 7a03 	vldr	s15, [r7, #12]
 80026f6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80026fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002702:	d400      	bmi.n	8002706 <ftoa+0x14e>
}
 8002704:	e017      	b.n	8002736 <ftoa+0x17e>
		string[0] = '0';
 8002706:	2330      	movs	r3, #48	; 0x30
 8002708:	743b      	strb	r3, [r7, #16]
		strcpy(&string[1], res);
 800270a:	f107 0310 	add.w	r3, r7, #16
 800270e:	3301      	adds	r3, #1
 8002710:	68b9      	ldr	r1, [r7, #8]
 8002712:	4618      	mov	r0, r3
 8002714:	f012 fe36 	bl	8015384 <strcpy>
		memset(res, 0, strlen(res));
 8002718:	68b8      	ldr	r0, [r7, #8]
 800271a:	f7fd fd69 	bl	80001f0 <strlen>
 800271e:	4603      	mov	r3, r0
 8002720:	461a      	mov	r2, r3
 8002722:	2100      	movs	r1, #0
 8002724:	68b8      	ldr	r0, [r7, #8]
 8002726:	f012 fa0c 	bl	8014b42 <memset>
		strcpy(res, string);
 800272a:	f107 0310 	add.w	r3, r7, #16
 800272e:	4619      	mov	r1, r3
 8002730:	68b8      	ldr	r0, [r7, #8]
 8002732:	f012 fe27 	bl	8015384 <strcpy>
}
 8002736:	bf00      	nop
 8002738:	3740      	adds	r7, #64	; 0x40
 800273a:	46bd      	mov	sp, r7
 800273c:	bdb0      	pop	{r4, r5, r7, pc}
 800273e:	bf00      	nop
 8002740:	00000000 	.word	0x00000000
 8002744:	40240000 	.word	0x40240000

08002748 <buttonPressed>:
/*=====[Prototipos de funciones privadas]====================================*/

/*=====[Implementaciones de funciones publicas]==============================*/


void buttonPressed(button_t* config){
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
	config->time_down = xTaskGetTickCount();
 8002750:	f00f ff36 	bl	80125c0 <xTaskGetTickCount>
 8002754:	4602      	mov	r2, r0
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	60da      	str	r2, [r3, #12]
	config->pressed = true;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2201      	movs	r2, #1
 800275e:	759a      	strb	r2, [r3, #22]
}
 8002760:	bf00      	nop
 8002762:	3708      	adds	r7, #8
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}

08002768 <buttonReleased>:

void buttonReleased(button_t* config){
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
	config->time_up = xTaskGetTickCount();
 8002770:	f00f ff26 	bl	80125c0 <xTaskGetTickCount>
 8002774:	4602      	mov	r2, r0
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	611a      	str	r2, [r3, #16]
	if(config->time_up >= config->time_down)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	691a      	ldr	r2, [r3, #16]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	429a      	cmp	r2, r3
 8002784:	d307      	bcc.n	8002796 <buttonReleased+0x2e>
		config->messure_time = config->time_up - config->time_down;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	691a      	ldr	r2, [r3, #16]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	68db      	ldr	r3, [r3, #12]
 800278e:	1ad2      	subs	r2, r2, r3
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	609a      	str	r2, [r3, #8]
 8002794:	e006      	b.n	80027a4 <buttonReleased+0x3c>
	else
		config->messure_time = config->time_down - config->time_up ;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	68da      	ldr	r2, [r3, #12]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	691b      	ldr	r3, [r3, #16]
 800279e:	1ad2      	subs	r2, r2, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	609a      	str	r2, [r3, #8]
	config->released = true;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2201      	movs	r2, #1
 80027a8:	75da      	strb	r2, [r3, #23]
}
 80027aa:	bf00      	nop
 80027ac:	3708      	adds	r7, #8
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}

080027b2 <fsmButtonInit>:

void fsmButtonInit(button_t* config){
 80027b2:	b480      	push	{r7}
 80027b4:	b083      	sub	sp, #12
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	6078      	str	r0, [r7, #4]
	config->fsmButtonState = STATE_BUTTON_UP;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	719a      	strb	r2, [r3, #6]
	config->countFalling = 0;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2200      	movs	r2, #0
 80027c4:	751a      	strb	r2, [r3, #20]
	config->countRising = 0;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2200      	movs	r2, #0
 80027ca:	755a      	strb	r2, [r3, #21]
	config->pressed = false;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2200      	movs	r2, #0
 80027d0:	759a      	strb	r2, [r3, #22]
	config->released = false;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2200      	movs	r2, #0
 80027d6:	75da      	strb	r2, [r3, #23]
}
 80027d8:	bf00      	nop
 80027da:	370c      	adds	r7, #12
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr

080027e4 <fsmButtonError>:

void fsmButtonError(button_t* config){
 80027e4:	b480      	push	{r7}
 80027e6:	b083      	sub	sp, #12
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
	config->fsmButtonState = STATE_BUTTON_UP;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	719a      	strb	r2, [r3, #6]
}
 80027f2:	bf00      	nop
 80027f4:	370c      	adds	r7, #12
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr
	...

08002800 <fsmButtonUpdate>:

void fsmButtonUpdate(button_t* config) {
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]

	switch (config->fsmButtonState) {
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	799b      	ldrb	r3, [r3, #6]
 800280c:	2b03      	cmp	r3, #3
 800280e:	d875      	bhi.n	80028fc <fsmButtonUpdate+0xfc>
 8002810:	a201      	add	r2, pc, #4	; (adr r2, 8002818 <fsmButtonUpdate+0x18>)
 8002812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002816:	bf00      	nop
 8002818:	08002829 	.word	0x08002829
 800281c:	08002853 	.word	0x08002853
 8002820:	08002899 	.word	0x08002899
 8002824:	080028b7 	.word	0x080028b7
	case STATE_BUTTON_UP:
		config->pressed = false;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2200      	movs	r2, #0
 800282c:	759a      	strb	r2, [r3, #22]
		config->released = false;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2200      	movs	r2, #0
 8002832:	75da      	strb	r2, [r3, #23]
		if (HAL_GPIO_ReadPin(config->GPIOx, config->GPIO_Pin) == GPIO_PIN_SET) {
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	889b      	ldrh	r3, [r3, #4]
 800283c:	4619      	mov	r1, r3
 800283e:	4610      	mov	r0, r2
 8002840:	f004 f986 	bl	8006b50 <HAL_GPIO_ReadPin>
 8002844:	4603      	mov	r3, r0
 8002846:	2b01      	cmp	r3, #1
 8002848:	d15c      	bne.n	8002904 <fsmButtonUpdate+0x104>
			config->fsmButtonState = STATE_BUTTON_FALLING;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2201      	movs	r2, #1
 800284e:	719a      	strb	r2, [r3, #6]
		}

		break;
 8002850:	e058      	b.n	8002904 <fsmButtonUpdate+0x104>
	case STATE_BUTTON_FALLING:
		if (config->countFalling >= DEBOUNCE_TIME) {
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	7d1b      	ldrb	r3, [r3, #20]
 8002856:	2b27      	cmp	r3, #39	; 0x27
 8002858:	d917      	bls.n	800288a <fsmButtonUpdate+0x8a>
			if (HAL_GPIO_ReadPin(config->GPIOx, config->GPIO_Pin) == GPIO_PIN_SET) {
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	889b      	ldrh	r3, [r3, #4]
 8002862:	4619      	mov	r1, r3
 8002864:	4610      	mov	r0, r2
 8002866:	f004 f973 	bl	8006b50 <HAL_GPIO_ReadPin>
 800286a:	4603      	mov	r3, r0
 800286c:	2b01      	cmp	r3, #1
 800286e:	d106      	bne.n	800287e <fsmButtonUpdate+0x7e>
				config->fsmButtonState = STATE_BUTTON_DOWN;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2202      	movs	r2, #2
 8002874:	719a      	strb	r2, [r3, #6]
				buttonPressed(config);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f7ff ff66 	bl	8002748 <buttonPressed>
 800287c:	e002      	b.n	8002884 <fsmButtonUpdate+0x84>

			} else{
				config->fsmButtonState = STATE_BUTTON_UP;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2200      	movs	r2, #0
 8002882:	719a      	strb	r2, [r3, #6]
			}
			config->countFalling = 0;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2200      	movs	r2, #0
 8002888:	751a      	strb	r2, [r3, #20]
		}
		config->countFalling++;	//1 cycle = 1ms
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	7d1b      	ldrb	r3, [r3, #20]
 800288e:	3301      	adds	r3, #1
 8002890:	b2da      	uxtb	r2, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	751a      	strb	r2, [r3, #20]
		break;
 8002896:	e038      	b.n	800290a <fsmButtonUpdate+0x10a>
	case STATE_BUTTON_DOWN:
		if (HAL_GPIO_ReadPin(config->GPIOx, config->GPIO_Pin) == GPIO_PIN_RESET) {
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	889b      	ldrh	r3, [r3, #4]
 80028a0:	4619      	mov	r1, r3
 80028a2:	4610      	mov	r0, r2
 80028a4:	f004 f954 	bl	8006b50 <HAL_GPIO_ReadPin>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d12c      	bne.n	8002908 <fsmButtonUpdate+0x108>
			config->fsmButtonState = STATE_BUTTON_RISING;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2203      	movs	r2, #3
 80028b2:	719a      	strb	r2, [r3, #6]
		}
		break;
 80028b4:	e028      	b.n	8002908 <fsmButtonUpdate+0x108>
	case STATE_BUTTON_RISING:
		if (config->countRising >= DEBOUNCE_TIME) {
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	7d5b      	ldrb	r3, [r3, #21]
 80028ba:	2b27      	cmp	r3, #39	; 0x27
 80028bc:	d917      	bls.n	80028ee <fsmButtonUpdate+0xee>
			if (HAL_GPIO_ReadPin(config->GPIOx, config->GPIO_Pin) == GPIO_PIN_RESET) {
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	889b      	ldrh	r3, [r3, #4]
 80028c6:	4619      	mov	r1, r3
 80028c8:	4610      	mov	r0, r2
 80028ca:	f004 f941 	bl	8006b50 <HAL_GPIO_ReadPin>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d106      	bne.n	80028e2 <fsmButtonUpdate+0xe2>
				config->fsmButtonState = STATE_BUTTON_UP;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2200      	movs	r2, #0
 80028d8:	719a      	strb	r2, [r3, #6]
				buttonReleased(config);
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f7ff ff44 	bl	8002768 <buttonReleased>
 80028e0:	e002      	b.n	80028e8 <fsmButtonUpdate+0xe8>
				} else{
					config->fsmButtonState = STATE_BUTTON_DOWN;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2202      	movs	r2, #2
 80028e6:	719a      	strb	r2, [r3, #6]
				}
			config->countRising = 0;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2200      	movs	r2, #0
 80028ec:	755a      	strb	r2, [r3, #21]
		}
		config->countRising++;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	7d5b      	ldrb	r3, [r3, #21]
 80028f2:	3301      	adds	r3, #1
 80028f4:	b2da      	uxtb	r2, r3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	755a      	strb	r2, [r3, #21]
		break;
 80028fa:	e006      	b.n	800290a <fsmButtonUpdate+0x10a>
	default:
		fsmButtonError(config);
 80028fc:	6878      	ldr	r0, [r7, #4]
 80028fe:	f7ff ff71 	bl	80027e4 <fsmButtonError>
		break;
 8002902:	e002      	b.n	800290a <fsmButtonUpdate+0x10a>
		break;
 8002904:	bf00      	nop
 8002906:	e000      	b.n	800290a <fsmButtonUpdate+0x10a>
		break;
 8002908:	bf00      	nop
	}

}
 800290a:	bf00      	nop
 800290c:	3708      	adds	r7, #8
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop

08002914 <vLedWrite>:
/*
 * @brief Controls various LEDs.
 * @param ledID The id number of the LED to modify.
 * @param ledON If true, the LED is on, otherwise off.
 */
void vLedWrite(led_t led, GPIO_PinState ledON) {
 8002914:	b580      	push	{r7, lr}
 8002916:	b082      	sub	sp, #8
 8002918:	af00      	add	r7, sp, #0
 800291a:	4603      	mov	r3, r0
 800291c:	460a      	mov	r2, r1
 800291e:	71fb      	strb	r3, [r7, #7]
 8002920:	4613      	mov	r3, r2
 8002922:	71bb      	strb	r3, [r7, #6]
	//GPIO_InitTypeDef GPIO_InitStructure;

	// Check the id.
	assert(led < LED_COUNT);
 8002924:	79fb      	ldrb	r3, [r7, #7]
 8002926:	2b06      	cmp	r3, #6
 8002928:	d905      	bls.n	8002936 <vLedWrite+0x22>
 800292a:	4b2a      	ldr	r3, [pc, #168]	; (80029d4 <vLedWrite+0xc0>)
 800292c:	4a2a      	ldr	r2, [pc, #168]	; (80029d8 <vLedWrite+0xc4>)
 800292e:	2117      	movs	r1, #23
 8002930:	482a      	ldr	r0, [pc, #168]	; (80029dc <vLedWrite+0xc8>)
 8002932:	f012 f89d 	bl	8014a70 <__assert_func>

	// Pick the LED.
	switch (led) {
 8002936:	79fb      	ldrb	r3, [r7, #7]
 8002938:	2b06      	cmp	r3, #6
 800293a:	d847      	bhi.n	80029cc <vLedWrite+0xb8>
 800293c:	a201      	add	r2, pc, #4	; (adr r2, 8002944 <vLedWrite+0x30>)
 800293e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002942:	bf00      	nop
 8002944:	08002961 	.word	0x08002961
 8002948:	08002971 	.word	0x08002971
 800294c:	08002981 	.word	0x08002981
 8002950:	08002991 	.word	0x08002991
 8002954:	080029a1 	.word	0x080029a1
 8002958:	080029af 	.word	0x080029af
 800295c:	080029bd 	.word	0x080029bd
		break;
	case LED_ORANGE:
		HAL_GPIO_WritePin(LEDO_Port, LEDO_Pin, ledON);
		break;*/
	case LED_1:
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, ledON);
 8002960:	79bb      	ldrb	r3, [r7, #6]
 8002962:	461a      	mov	r2, r3
 8002964:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002968:	481d      	ldr	r0, [pc, #116]	; (80029e0 <vLedWrite+0xcc>)
 800296a:	f004 f909 	bl	8006b80 <HAL_GPIO_WritePin>
			break;
 800296e:	e02d      	b.n	80029cc <vLedWrite+0xb8>
	case LED_2:
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, ledON);
 8002970:	79bb      	ldrb	r3, [r7, #6]
 8002972:	461a      	mov	r2, r3
 8002974:	2120      	movs	r1, #32
 8002976:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800297a:	f004 f901 	bl	8006b80 <HAL_GPIO_WritePin>
			break;
 800297e:	e025      	b.n	80029cc <vLedWrite+0xb8>
	case LED_3:
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, ledON);
 8002980:	79bb      	ldrb	r3, [r7, #6]
 8002982:	461a      	mov	r2, r3
 8002984:	2101      	movs	r1, #1
 8002986:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800298a:	f004 f8f9 	bl	8006b80 <HAL_GPIO_WritePin>
		break;
 800298e:	e01d      	b.n	80029cc <vLedWrite+0xb8>
	case LED_4:
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, ledON);
 8002990:	79bb      	ldrb	r3, [r7, #6]
 8002992:	461a      	mov	r2, r3
 8002994:	2110      	movs	r1, #16
 8002996:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800299a:	f004 f8f1 	bl	8006b80 <HAL_GPIO_WritePin>
		break;
 800299e:	e015      	b.n	80029cc <vLedWrite+0xb8>
	case LED_5:
		HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, ledON);
 80029a0:	79bb      	ldrb	r3, [r7, #6]
 80029a2:	461a      	mov	r2, r3
 80029a4:	2104      	movs	r1, #4
 80029a6:	480e      	ldr	r0, [pc, #56]	; (80029e0 <vLedWrite+0xcc>)
 80029a8:	f004 f8ea 	bl	8006b80 <HAL_GPIO_WritePin>
		break;
 80029ac:	e00e      	b.n	80029cc <vLedWrite+0xb8>
	case LED_6:
		HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, ledON);
 80029ae:	79bb      	ldrb	r3, [r7, #6]
 80029b0:	461a      	mov	r2, r3
 80029b2:	2104      	movs	r1, #4
 80029b4:	480b      	ldr	r0, [pc, #44]	; (80029e4 <vLedWrite+0xd0>)
 80029b6:	f004 f8e3 	bl	8006b80 <HAL_GPIO_WritePin>
		break;
 80029ba:	e007      	b.n	80029cc <vLedWrite+0xb8>
	case LED_7:
		HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, ledON);
 80029bc:	79bb      	ldrb	r3, [r7, #6]
 80029be:	461a      	mov	r2, r3
 80029c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80029c4:	4806      	ldr	r0, [pc, #24]	; (80029e0 <vLedWrite+0xcc>)
 80029c6:	f004 f8db 	bl	8006b80 <HAL_GPIO_WritePin>
		break;
 80029ca:	bf00      	nop
	}
}
 80029cc:	bf00      	nop
 80029ce:	3708      	adds	r7, #8
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}
 80029d4:	08017b9c 	.word	0x08017b9c
 80029d8:	08017e1c 	.word	0x08017e1c
 80029dc:	08017bac 	.word	0x08017bac
 80029e0:	48000400 	.word	0x48000400
 80029e4:	48001c00 	.word	0x48001c00

080029e8 <vLedToggle>:

/*
 * @brief Controls various LEDs.
 * @param ledID The id number of the LED to modify.
 */
void vLedToggle(led_t led) {
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	4603      	mov	r3, r0
 80029f0:	71fb      	strb	r3, [r7, #7]
	//GPIO_InitTypeDef GPIO_InitStructure;

	// Check the id.
	assert(led < LED_COUNT);
 80029f2:	79fb      	ldrb	r3, [r7, #7]
 80029f4:	2b06      	cmp	r3, #6
 80029f6:	d905      	bls.n	8002a04 <vLedToggle+0x1c>
 80029f8:	4b22      	ldr	r3, [pc, #136]	; (8002a84 <vLedToggle+0x9c>)
 80029fa:	4a23      	ldr	r2, [pc, #140]	; (8002a88 <vLedToggle+0xa0>)
 80029fc:	2147      	movs	r1, #71	; 0x47
 80029fe:	4823      	ldr	r0, [pc, #140]	; (8002a8c <vLedToggle+0xa4>)
 8002a00:	f012 f836 	bl	8014a70 <__assert_func>

	// Pick the LED.
	switch (led) {
 8002a04:	79fb      	ldrb	r3, [r7, #7]
 8002a06:	2b06      	cmp	r3, #6
 8002a08:	d838      	bhi.n	8002a7c <vLedToggle+0x94>
 8002a0a:	a201      	add	r2, pc, #4	; (adr r2, 8002a10 <vLedToggle+0x28>)
 8002a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a10:	08002a2d 	.word	0x08002a2d
 8002a14:	08002a39 	.word	0x08002a39
 8002a18:	08002a45 	.word	0x08002a45
 8002a1c:	08002a51 	.word	0x08002a51
 8002a20:	08002a5d 	.word	0x08002a5d
 8002a24:	08002a67 	.word	0x08002a67
 8002a28:	08002a71 	.word	0x08002a71
		break;
	case LED_ORANGE:
		HAL_GPIO_TogglePin(LEDO_Port, LEDO_Pin);
		break;*/
	case LED_1:
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8002a2c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a30:	4817      	ldr	r0, [pc, #92]	; (8002a90 <vLedToggle+0xa8>)
 8002a32:	f004 f8bd 	bl	8006bb0 <HAL_GPIO_TogglePin>
		break;
 8002a36:	e021      	b.n	8002a7c <vLedToggle+0x94>
	case LED_2:
		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8002a38:	2120      	movs	r1, #32
 8002a3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a3e:	f004 f8b7 	bl	8006bb0 <HAL_GPIO_TogglePin>
		break;
 8002a42:	e01b      	b.n	8002a7c <vLedToggle+0x94>
	case LED_3:
		HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8002a44:	2101      	movs	r1, #1
 8002a46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a4a:	f004 f8b1 	bl	8006bb0 <HAL_GPIO_TogglePin>
		break;
 8002a4e:	e015      	b.n	8002a7c <vLedToggle+0x94>
	case LED_4:
		HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 8002a50:	2110      	movs	r1, #16
 8002a52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a56:	f004 f8ab 	bl	8006bb0 <HAL_GPIO_TogglePin>
		break;
 8002a5a:	e00f      	b.n	8002a7c <vLedToggle+0x94>
	case LED_5:
		HAL_GPIO_TogglePin(LED5_GPIO_Port, LED5_Pin);
 8002a5c:	2104      	movs	r1, #4
 8002a5e:	480c      	ldr	r0, [pc, #48]	; (8002a90 <vLedToggle+0xa8>)
 8002a60:	f004 f8a6 	bl	8006bb0 <HAL_GPIO_TogglePin>
		break;
 8002a64:	e00a      	b.n	8002a7c <vLedToggle+0x94>
	case LED_6:
		HAL_GPIO_TogglePin(LED6_GPIO_Port, LED6_Pin);
 8002a66:	2104      	movs	r1, #4
 8002a68:	480a      	ldr	r0, [pc, #40]	; (8002a94 <vLedToggle+0xac>)
 8002a6a:	f004 f8a1 	bl	8006bb0 <HAL_GPIO_TogglePin>
		break;
 8002a6e:	e005      	b.n	8002a7c <vLedToggle+0x94>
	case LED_7:
		HAL_GPIO_TogglePin(LED7_GPIO_Port, LED7_Pin);
 8002a70:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a74:	4806      	ldr	r0, [pc, #24]	; (8002a90 <vLedToggle+0xa8>)
 8002a76:	f004 f89b 	bl	8006bb0 <HAL_GPIO_TogglePin>
		break;
 8002a7a:	bf00      	nop
	}

}
 8002a7c:	bf00      	nop
 8002a7e:	3708      	adds	r7, #8
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	08017b9c 	.word	0x08017b9c
 8002a88:	08017e28 	.word	0x08017e28
 8002a8c:	08017bac 	.word	0x08017bac
 8002a90:	48000400 	.word	0x48000400
 8002a94:	48001c00 	.word	0x48001c00

08002a98 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b083      	sub	sp, #12
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002aa0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002aa4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8002aa8:	f003 0301 	and.w	r3, r3, #1
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d013      	beq.n	8002ad8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002ab0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002ab4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8002ab8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d00b      	beq.n	8002ad8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8002ac0:	e000      	b.n	8002ac4 <ITM_SendChar+0x2c>
    {
      __NOP();
 8002ac2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002ac4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d0f9      	beq.n	8002ac2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8002ace:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	b2d2      	uxtb	r2, r2
 8002ad6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8002ad8:	687b      	ldr	r3, [r7, #4]
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	370c      	adds	r7, #12
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr

08002ae6 <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 8002ae6:	b580      	push	{r7, lr}
 8002ae8:	b086      	sub	sp, #24
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	60f8      	str	r0, [r7, #12]
 8002aee:	60b9      	str	r1, [r7, #8]
 8002af0:	607a      	str	r2, [r7, #4]
	int i = 0;
 8002af2:	2300      	movs	r3, #0
 8002af4:	617b      	str	r3, [r7, #20]
	for (i = 0; i < len; i++)
 8002af6:	2300      	movs	r3, #0
 8002af8:	617b      	str	r3, [r7, #20]
 8002afa:	e009      	b.n	8002b10 <_write+0x2a>
		ITM_SendChar((*ptr++));
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	1c5a      	adds	r2, r3, #1
 8002b00:	60ba      	str	r2, [r7, #8]
 8002b02:	781b      	ldrb	r3, [r3, #0]
 8002b04:	4618      	mov	r0, r3
 8002b06:	f7ff ffc7 	bl	8002a98 <ITM_SendChar>
	for (i = 0; i < len; i++)
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	3301      	adds	r3, #1
 8002b0e:	617b      	str	r3, [r7, #20]
 8002b10:	697a      	ldr	r2, [r7, #20]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	429a      	cmp	r2, r3
 8002b16:	dbf1      	blt.n	8002afc <_write+0x16>
	return len;
 8002b18:	687b      	ldr	r3, [r7, #4]
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3718      	adds	r7, #24
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
	...

08002b24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002b28:	f002 fc1f 	bl	800536a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002b2c:	f000 f83c 	bl	8002ba8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002b30:	f000 fcfa 	bl	8003528 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002b34:	f000 f8e6 	bl	8002d04 <MX_ADC1_Init>
  MX_ADC3_Init();
 8002b38:	f000 f95e 	bl	8002df8 <MX_ADC3_Init>
  MX_DCMI_Init();
 8002b3c:	f000 f9c2 	bl	8002ec4 <MX_DCMI_Init>
  MX_FMC_Init();
 8002b40:	f000 fc44 	bl	80033cc <MX_FMC_Init>
  MX_I2C1_Init();
 8002b44:	f000 f9f2 	bl	8002f2c <MX_I2C1_Init>
  MX_I2C2_Init();
 8002b48:	f000 fa30 	bl	8002fac <MX_I2C2_Init>
  MX_LPUART1_UART_Init();
 8002b4c:	f000 fa6e 	bl	800302c <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 8002b50:	f000 fa9a 	bl	8003088 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8002b54:	f000 fac8 	bl	80030e8 <MX_USART2_UART_Init>
  MX_QUADSPI_Init();
 8002b58:	f000 faf6 	bl	8003148 <MX_QUADSPI_Init>
  MX_SAI1_Init();
 8002b5c:	f000 fb20 	bl	80031a0 <MX_SAI1_Init>
  MX_SDMMC1_SD_Init();
 8002b60:	f000 fbc6 	bl	80032f0 <MX_SDMMC1_SD_Init>
  MX_SPI2_Init();
 8002b64:	f000 fbf4 	bl	8003350 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002b68:	f00e f848 	bl	8010bfc <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002b6c:	4a09      	ldr	r2, [pc, #36]	; (8002b94 <main+0x70>)
 8002b6e:	2100      	movs	r1, #0
 8002b70:	4809      	ldr	r0, [pc, #36]	; (8002b98 <main+0x74>)
 8002b72:	f00e f8ad 	bl	8010cd0 <osThreadNew>
 8002b76:	4602      	mov	r2, r0
 8002b78:	4b08      	ldr	r3, [pc, #32]	; (8002b9c <main+0x78>)
 8002b7a:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  initTasks();
 8002b7c:	f001 f838 	bl	8003bf0 <initTasks>


  printf("Iniciando\r\n");//simepre tiene que estar un primer printf para que funcione bien
 8002b80:	4807      	ldr	r0, [pc, #28]	; (8002ba0 <main+0x7c>)
 8002b82:	f012 fbc7 	bl	8015314 <puts>
  printf("Espere...\r\n");
 8002b86:	4807      	ldr	r0, [pc, #28]	; (8002ba4 <main+0x80>)
 8002b88:	f012 fbc4 	bl	8015314 <puts>


  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8002b8c:	f00e f86a 	bl	8010c64 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002b90:	e7fe      	b.n	8002b90 <main+0x6c>
 8002b92:	bf00      	nop
 8002b94:	08017e34 	.word	0x08017e34
 8002b98:	080038e9 	.word	0x080038e9
 8002b9c:	2000e4dc 	.word	0x2000e4dc
 8002ba0:	08017bcc 	.word	0x08017bcc
 8002ba4:	08017bd8 	.word	0x08017bd8

08002ba8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b0ba      	sub	sp, #232	; 0xe8
 8002bac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002bae:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002bb2:	2244      	movs	r2, #68	; 0x44
 8002bb4:	2100      	movs	r1, #0
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f011 ffc3 	bl	8014b42 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002bbc:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	601a      	str	r2, [r3, #0]
 8002bc4:	605a      	str	r2, [r3, #4]
 8002bc6:	609a      	str	r2, [r3, #8]
 8002bc8:	60da      	str	r2, [r3, #12]
 8002bca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002bcc:	1d3b      	adds	r3, r7, #4
 8002bce:	228c      	movs	r2, #140	; 0x8c
 8002bd0:	2100      	movs	r1, #0
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f011 ffb5 	bl	8014b42 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8002bd8:	f005 fe9a 	bl	8008910 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002bdc:	4b46      	ldr	r3, [pc, #280]	; (8002cf8 <SystemClock_Config+0x150>)
 8002bde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002be2:	4a45      	ldr	r2, [pc, #276]	; (8002cf8 <SystemClock_Config+0x150>)
 8002be4:	f023 0318 	bic.w	r3, r3, #24
 8002be8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8002bec:	2314      	movs	r3, #20
 8002bee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002c04:	2360      	movs	r3, #96	; 0x60
 8002c06:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c0a:	2302      	movs	r3, #2
 8002c0c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002c10:	2301      	movs	r3, #1
 8002c12:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002c16:	2301      	movs	r3, #1
 8002c18:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLN = 40;
 8002c1c:	2328      	movs	r3, #40	; 0x28
 8002c1e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002c22:	2302      	movs	r3, #2
 8002c24:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002c28:	2302      	movs	r3, #2
 8002c2a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002c2e:	2302      	movs	r3, #2
 8002c30:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c34:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f005 ffcb 	bl	8008bd4 <HAL_RCC_OscConfig>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d001      	beq.n	8002c48 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8002c44:	f000 fe6c 	bl	8003920 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c48:	230f      	movs	r3, #15
 8002c4a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c54:	2300      	movs	r3, #0
 8002c56:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002c60:	2300      	movs	r3, #0
 8002c62:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002c66:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002c6a:	2104      	movs	r1, #4
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f006 fbd7 	bl	8009420 <HAL_RCC_ClockConfig>
 8002c72:	4603      	mov	r3, r0
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d001      	beq.n	8002c7c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002c78:	f000 fe52 	bl	8003920 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8002c7c:	4b1f      	ldr	r3, [pc, #124]	; (8002cfc <SystemClock_Config+0x154>)
 8002c7e:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_SAI1
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C2
                              |RCC_PERIPHCLK_USB|RCC_PERIPHCLK_SDMMC1
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002c80:	2300      	movs	r3, #0
 8002c82:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002c84:	2300      	movs	r3, #0
 8002c86:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002c90:	2300      	movs	r3, #0
 8002c92:	65bb      	str	r3, [r7, #88]	; 0x58
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8002c94:	2300      	movs	r3, #0
 8002c96:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002c98:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002c9c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8002ca0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002ca4:	677b      	str	r3, [r7, #116]	; 0x74
  PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_PLLSAI1;
 8002ca6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002caa:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002cac:	2301      	movs	r3, #1
 8002cae:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8002cb4:	2318      	movs	r3, #24
 8002cb6:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8002cb8:	2302      	movs	r3, #2
 8002cba:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002cbc:	2302      	movs	r3, #2
 8002cbe:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002cc0:	2302      	movs	r3, #2
 8002cc2:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK
 8002cc4:	4b0e      	ldr	r3, [pc, #56]	; (8002d00 <SystemClock_Config+0x158>)
 8002cc6:	623b      	str	r3, [r7, #32]
                              |RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002cc8:	1d3b      	adds	r3, r7, #4
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f006 fdde 	bl	800988c <HAL_RCCEx_PeriphCLKConfig>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d001      	beq.n	8002cda <SystemClock_Config+0x132>
  {
    Error_Handler();
 8002cd6:	f000 fe23 	bl	8003920 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002cda:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002cde:	f005 fe35 	bl	800894c <HAL_PWREx_ControlVoltageScaling>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d001      	beq.n	8002cec <SystemClock_Config+0x144>
  {
    Error_Handler();
 8002ce8:	f000 fe1a 	bl	8003920 <Error_Handler>
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8002cec:	f007 fd8c 	bl	800a808 <HAL_RCCEx_EnableMSIPLLMode>
}
 8002cf0:	bf00      	nop
 8002cf2:	37e8      	adds	r7, #232	; 0xe8
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	40021000 	.word	0x40021000
 8002cfc:	000868e3 	.word	0x000868e3
 8002d00:	01110000 	.word	0x01110000

08002d04 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b08a      	sub	sp, #40	; 0x28
 8002d08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002d0a:	f107 031c 	add.w	r3, r7, #28
 8002d0e:	2200      	movs	r2, #0
 8002d10:	601a      	str	r2, [r3, #0]
 8002d12:	605a      	str	r2, [r3, #4]
 8002d14:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002d16:	1d3b      	adds	r3, r7, #4
 8002d18:	2200      	movs	r2, #0
 8002d1a:	601a      	str	r2, [r3, #0]
 8002d1c:	605a      	str	r2, [r3, #4]
 8002d1e:	609a      	str	r2, [r3, #8]
 8002d20:	60da      	str	r2, [r3, #12]
 8002d22:	611a      	str	r2, [r3, #16]
 8002d24:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8002d26:	4b31      	ldr	r3, [pc, #196]	; (8002dec <MX_ADC1_Init+0xe8>)
 8002d28:	4a31      	ldr	r2, [pc, #196]	; (8002df0 <MX_ADC1_Init+0xec>)
 8002d2a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002d2c:	4b2f      	ldr	r3, [pc, #188]	; (8002dec <MX_ADC1_Init+0xe8>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002d32:	4b2e      	ldr	r3, [pc, #184]	; (8002dec <MX_ADC1_Init+0xe8>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002d38:	4b2c      	ldr	r3, [pc, #176]	; (8002dec <MX_ADC1_Init+0xe8>)
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002d3e:	4b2b      	ldr	r3, [pc, #172]	; (8002dec <MX_ADC1_Init+0xe8>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002d44:	4b29      	ldr	r3, [pc, #164]	; (8002dec <MX_ADC1_Init+0xe8>)
 8002d46:	2204      	movs	r2, #4
 8002d48:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002d4a:	4b28      	ldr	r3, [pc, #160]	; (8002dec <MX_ADC1_Init+0xe8>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002d50:	4b26      	ldr	r3, [pc, #152]	; (8002dec <MX_ADC1_Init+0xe8>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8002d56:	4b25      	ldr	r3, [pc, #148]	; (8002dec <MX_ADC1_Init+0xe8>)
 8002d58:	2201      	movs	r2, #1
 8002d5a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002d5c:	4b23      	ldr	r3, [pc, #140]	; (8002dec <MX_ADC1_Init+0xe8>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 8002d64:	4b21      	ldr	r3, [pc, #132]	; (8002dec <MX_ADC1_Init+0xe8>)
 8002d66:	2201      	movs	r2, #1
 8002d68:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002d6a:	4b20      	ldr	r3, [pc, #128]	; (8002dec <MX_ADC1_Init+0xe8>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002d70:	4b1e      	ldr	r3, [pc, #120]	; (8002dec <MX_ADC1_Init+0xe8>)
 8002d72:	2200      	movs	r2, #0
 8002d74:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002d76:	4b1d      	ldr	r3, [pc, #116]	; (8002dec <MX_ADC1_Init+0xe8>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002d7e:	4b1b      	ldr	r3, [pc, #108]	; (8002dec <MX_ADC1_Init+0xe8>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002d84:	4b19      	ldr	r3, [pc, #100]	; (8002dec <MX_ADC1_Init+0xe8>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002d8c:	4817      	ldr	r0, [pc, #92]	; (8002dec <MX_ADC1_Init+0xe8>)
 8002d8e:	f002 fcd7 	bl	8005740 <HAL_ADC_Init>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d001      	beq.n	8002d9c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8002d98:	f000 fdc2 	bl	8003920 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002da0:	f107 031c 	add.w	r3, r7, #28
 8002da4:	4619      	mov	r1, r3
 8002da6:	4811      	ldr	r0, [pc, #68]	; (8002dec <MX_ADC1_Init+0xe8>)
 8002da8:	f003 f9c8 	bl	800613c <HAL_ADCEx_MultiModeConfigChannel>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d001      	beq.n	8002db6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002db2:	f000 fdb5 	bl	8003920 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002db6:	4b0f      	ldr	r3, [pc, #60]	; (8002df4 <MX_ADC1_Init+0xf0>)
 8002db8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002dba:	2306      	movs	r3, #6
 8002dbc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002dc2:	237f      	movs	r3, #127	; 0x7f
 8002dc4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002dc6:	2304      	movs	r3, #4
 8002dc8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002dce:	1d3b      	adds	r3, r7, #4
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	4806      	ldr	r0, [pc, #24]	; (8002dec <MX_ADC1_Init+0xe8>)
 8002dd4:	f002 fe0c 	bl	80059f0 <HAL_ADC_ConfigChannel>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d001      	beq.n	8002de2 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8002dde:	f000 fd9f 	bl	8003920 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002de2:	bf00      	nop
 8002de4:	3728      	adds	r7, #40	; 0x28
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	bf00      	nop
 8002dec:	2000e7b4 	.word	0x2000e7b4
 8002df0:	50040000 	.word	0x50040000
 8002df4:	10c00010 	.word	0x10c00010

08002df8 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b086      	sub	sp, #24
 8002dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002dfe:	463b      	mov	r3, r7
 8002e00:	2200      	movs	r2, #0
 8002e02:	601a      	str	r2, [r3, #0]
 8002e04:	605a      	str	r2, [r3, #4]
 8002e06:	609a      	str	r2, [r3, #8]
 8002e08:	60da      	str	r2, [r3, #12]
 8002e0a:	611a      	str	r2, [r3, #16]
 8002e0c:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Common config 
  */
  hadc3.Instance = ADC3;
 8002e0e:	4b2a      	ldr	r3, [pc, #168]	; (8002eb8 <MX_ADC3_Init+0xc0>)
 8002e10:	4a2a      	ldr	r2, [pc, #168]	; (8002ebc <MX_ADC3_Init+0xc4>)
 8002e12:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002e14:	4b28      	ldr	r3, [pc, #160]	; (8002eb8 <MX_ADC3_Init+0xc0>)
 8002e16:	2200      	movs	r2, #0
 8002e18:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8002e1a:	4b27      	ldr	r3, [pc, #156]	; (8002eb8 <MX_ADC3_Init+0xc0>)
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002e20:	4b25      	ldr	r3, [pc, #148]	; (8002eb8 <MX_ADC3_Init+0xc0>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002e26:	4b24      	ldr	r3, [pc, #144]	; (8002eb8 <MX_ADC3_Init+0xc0>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002e2c:	4b22      	ldr	r3, [pc, #136]	; (8002eb8 <MX_ADC3_Init+0xc0>)
 8002e2e:	2204      	movs	r2, #4
 8002e30:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8002e32:	4b21      	ldr	r3, [pc, #132]	; (8002eb8 <MX_ADC3_Init+0xc0>)
 8002e34:	2200      	movs	r2, #0
 8002e36:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8002e38:	4b1f      	ldr	r3, [pc, #124]	; (8002eb8 <MX_ADC3_Init+0xc0>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 8002e3e:	4b1e      	ldr	r3, [pc, #120]	; (8002eb8 <MX_ADC3_Init+0xc0>)
 8002e40:	2201      	movs	r2, #1
 8002e42:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8002e44:	4b1c      	ldr	r3, [pc, #112]	; (8002eb8 <MX_ADC3_Init+0xc0>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.NbrOfDiscConversion = 1;
 8002e4c:	4b1a      	ldr	r3, [pc, #104]	; (8002eb8 <MX_ADC3_Init+0xc0>)
 8002e4e:	2201      	movs	r2, #1
 8002e50:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002e52:	4b19      	ldr	r3, [pc, #100]	; (8002eb8 <MX_ADC3_Init+0xc0>)
 8002e54:	2200      	movs	r2, #0
 8002e56:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002e58:	4b17      	ldr	r3, [pc, #92]	; (8002eb8 <MX_ADC3_Init+0xc0>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8002e5e:	4b16      	ldr	r3, [pc, #88]	; (8002eb8 <MX_ADC3_Init+0xc0>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002e66:	4b14      	ldr	r3, [pc, #80]	; (8002eb8 <MX_ADC3_Init+0xc0>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 8002e6c:	4b12      	ldr	r3, [pc, #72]	; (8002eb8 <MX_ADC3_Init+0xc0>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8002e74:	4810      	ldr	r0, [pc, #64]	; (8002eb8 <MX_ADC3_Init+0xc0>)
 8002e76:	f002 fc63 	bl	8005740 <HAL_ADC_Init>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d001      	beq.n	8002e84 <MX_ADC3_Init+0x8c>
  {
    Error_Handler();
 8002e80:	f000 fd4e 	bl	8003920 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8002e84:	4b0e      	ldr	r3, [pc, #56]	; (8002ec0 <MX_ADC3_Init+0xc8>)
 8002e86:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002e88:	2306      	movs	r3, #6
 8002e8a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002e90:	237f      	movs	r3, #127	; 0x7f
 8002e92:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002e94:	2304      	movs	r3, #4
 8002e96:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002e9c:	463b      	mov	r3, r7
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	4805      	ldr	r0, [pc, #20]	; (8002eb8 <MX_ADC3_Init+0xc0>)
 8002ea2:	f002 fda5 	bl	80059f0 <HAL_ADC_ConfigChannel>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d001      	beq.n	8002eb0 <MX_ADC3_Init+0xb8>
  {
    Error_Handler();
 8002eac:	f000 fd38 	bl	8003920 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8002eb0:	bf00      	nop
 8002eb2:	3718      	adds	r7, #24
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	2000e81c 	.word	0x2000e81c
 8002ebc:	50040200 	.word	0x50040200
 8002ec0:	36902000 	.word	0x36902000

08002ec4 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8002ec8:	4b16      	ldr	r3, [pc, #88]	; (8002f24 <MX_DCMI_Init+0x60>)
 8002eca:	4a17      	ldr	r2, [pc, #92]	; (8002f28 <MX_DCMI_Init+0x64>)
 8002ecc:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8002ece:	4b15      	ldr	r3, [pc, #84]	; (8002f24 <MX_DCMI_Init+0x60>)
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 8002ed4:	4b13      	ldr	r3, [pc, #76]	; (8002f24 <MX_DCMI_Init+0x60>)
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 8002eda:	4b12      	ldr	r3, [pc, #72]	; (8002f24 <MX_DCMI_Init+0x60>)
 8002edc:	2200      	movs	r2, #0
 8002ede:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8002ee0:	4b10      	ldr	r3, [pc, #64]	; (8002f24 <MX_DCMI_Init+0x60>)
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8002ee6:	4b0f      	ldr	r3, [pc, #60]	; (8002f24 <MX_DCMI_Init+0x60>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8002eec:	4b0d      	ldr	r3, [pc, #52]	; (8002f24 <MX_DCMI_Init+0x60>)
 8002eee:	2200      	movs	r2, #0
 8002ef0:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8002ef2:	4b0c      	ldr	r3, [pc, #48]	; (8002f24 <MX_DCMI_Init+0x60>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8002ef8:	4b0a      	ldr	r3, [pc, #40]	; (8002f24 <MX_DCMI_Init+0x60>)
 8002efa:	2200      	movs	r2, #0
 8002efc:	625a      	str	r2, [r3, #36]	; 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 8002efe:	4b09      	ldr	r3, [pc, #36]	; (8002f24 <MX_DCMI_Init+0x60>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	629a      	str	r2, [r3, #40]	; 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8002f04:	4b07      	ldr	r3, [pc, #28]	; (8002f24 <MX_DCMI_Init+0x60>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	62da      	str	r2, [r3, #44]	; 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8002f0a:	4b06      	ldr	r3, [pc, #24]	; (8002f24 <MX_DCMI_Init+0x60>)
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8002f10:	4804      	ldr	r0, [pc, #16]	; (8002f24 <MX_DCMI_Init+0x60>)
 8002f12:	f003 fad1 	bl	80064b8 <HAL_DCMI_Init>
 8002f16:	4603      	mov	r3, r0
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d001      	beq.n	8002f20 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8002f1c:	f000 fd00 	bl	8003920 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8002f20:	bf00      	nop
 8002f22:	bd80      	pop	{r7, pc}
 8002f24:	2000e884 	.word	0x2000e884
 8002f28:	50050000 	.word	0x50050000

08002f2c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002f30:	4b1b      	ldr	r3, [pc, #108]	; (8002fa0 <MX_I2C1_Init+0x74>)
 8002f32:	4a1c      	ldr	r2, [pc, #112]	; (8002fa4 <MX_I2C1_Init+0x78>)
 8002f34:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8002f36:	4b1a      	ldr	r3, [pc, #104]	; (8002fa0 <MX_I2C1_Init+0x74>)
 8002f38:	4a1b      	ldr	r2, [pc, #108]	; (8002fa8 <MX_I2C1_Init+0x7c>)
 8002f3a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002f3c:	4b18      	ldr	r3, [pc, #96]	; (8002fa0 <MX_I2C1_Init+0x74>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002f42:	4b17      	ldr	r3, [pc, #92]	; (8002fa0 <MX_I2C1_Init+0x74>)
 8002f44:	2201      	movs	r2, #1
 8002f46:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002f48:	4b15      	ldr	r3, [pc, #84]	; (8002fa0 <MX_I2C1_Init+0x74>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002f4e:	4b14      	ldr	r3, [pc, #80]	; (8002fa0 <MX_I2C1_Init+0x74>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002f54:	4b12      	ldr	r3, [pc, #72]	; (8002fa0 <MX_I2C1_Init+0x74>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002f5a:	4b11      	ldr	r3, [pc, #68]	; (8002fa0 <MX_I2C1_Init+0x74>)
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002f60:	4b0f      	ldr	r3, [pc, #60]	; (8002fa0 <MX_I2C1_Init+0x74>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002f66:	480e      	ldr	r0, [pc, #56]	; (8002fa0 <MX_I2C1_Init+0x74>)
 8002f68:	f003 fe3b 	bl	8006be2 <HAL_I2C_Init>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d001      	beq.n	8002f76 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002f72:	f000 fcd5 	bl	8003920 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002f76:	2100      	movs	r1, #0
 8002f78:	4809      	ldr	r0, [pc, #36]	; (8002fa0 <MX_I2C1_Init+0x74>)
 8002f7a:	f004 fb93 	bl	80076a4 <HAL_I2CEx_ConfigAnalogFilter>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d001      	beq.n	8002f88 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002f84:	f000 fccc 	bl	8003920 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002f88:	2100      	movs	r1, #0
 8002f8a:	4805      	ldr	r0, [pc, #20]	; (8002fa0 <MX_I2C1_Init+0x74>)
 8002f8c:	f004 fbd5 	bl	800773a <HAL_I2CEx_ConfigDigitalFilter>
 8002f90:	4603      	mov	r3, r0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d001      	beq.n	8002f9a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002f96:	f000 fcc3 	bl	8003920 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002f9a:	bf00      	nop
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	2000e544 	.word	0x2000e544
 8002fa4:	40005400 	.word	0x40005400
 8002fa8:	10909cec 	.word	0x10909cec

08002fac <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002fb0:	4b1b      	ldr	r3, [pc, #108]	; (8003020 <MX_I2C2_Init+0x74>)
 8002fb2:	4a1c      	ldr	r2, [pc, #112]	; (8003024 <MX_I2C2_Init+0x78>)
 8002fb4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 8002fb6:	4b1a      	ldr	r3, [pc, #104]	; (8003020 <MX_I2C2_Init+0x74>)
 8002fb8:	4a1b      	ldr	r2, [pc, #108]	; (8003028 <MX_I2C2_Init+0x7c>)
 8002fba:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002fbc:	4b18      	ldr	r3, [pc, #96]	; (8003020 <MX_I2C2_Init+0x74>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002fc2:	4b17      	ldr	r3, [pc, #92]	; (8003020 <MX_I2C2_Init+0x74>)
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002fc8:	4b15      	ldr	r3, [pc, #84]	; (8003020 <MX_I2C2_Init+0x74>)
 8002fca:	2200      	movs	r2, #0
 8002fcc:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002fce:	4b14      	ldr	r3, [pc, #80]	; (8003020 <MX_I2C2_Init+0x74>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002fd4:	4b12      	ldr	r3, [pc, #72]	; (8003020 <MX_I2C2_Init+0x74>)
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002fda:	4b11      	ldr	r3, [pc, #68]	; (8003020 <MX_I2C2_Init+0x74>)
 8002fdc:	2200      	movs	r2, #0
 8002fde:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002fe0:	4b0f      	ldr	r3, [pc, #60]	; (8003020 <MX_I2C2_Init+0x74>)
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002fe6:	480e      	ldr	r0, [pc, #56]	; (8003020 <MX_I2C2_Init+0x74>)
 8002fe8:	f003 fdfb 	bl	8006be2 <HAL_I2C_Init>
 8002fec:	4603      	mov	r3, r0
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d001      	beq.n	8002ff6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8002ff2:	f000 fc95 	bl	8003920 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002ff6:	2100      	movs	r1, #0
 8002ff8:	4809      	ldr	r0, [pc, #36]	; (8003020 <MX_I2C2_Init+0x74>)
 8002ffa:	f004 fb53 	bl	80076a4 <HAL_I2CEx_ConfigAnalogFilter>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d001      	beq.n	8003008 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8003004:	f000 fc8c 	bl	8003920 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8003008:	2100      	movs	r1, #0
 800300a:	4805      	ldr	r0, [pc, #20]	; (8003020 <MX_I2C2_Init+0x74>)
 800300c:	f004 fb95 	bl	800773a <HAL_I2CEx_ConfigDigitalFilter>
 8003010:	4603      	mov	r3, r0
 8003012:	2b00      	cmp	r3, #0
 8003014:	d001      	beq.n	800301a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8003016:	f000 fc83 	bl	8003920 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800301a:	bf00      	nop
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	2000e590 	.word	0x2000e590
 8003024:	40005800 	.word	0x40005800
 8003028:	10909cec 	.word	0x10909cec

0800302c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8003030:	4b12      	ldr	r3, [pc, #72]	; (800307c <MX_LPUART1_UART_Init+0x50>)
 8003032:	4a13      	ldr	r2, [pc, #76]	; (8003080 <MX_LPUART1_UART_Init+0x54>)
 8003034:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 8003036:	4b11      	ldr	r3, [pc, #68]	; (800307c <MX_LPUART1_UART_Init+0x50>)
 8003038:	4a12      	ldr	r2, [pc, #72]	; (8003084 <MX_LPUART1_UART_Init+0x58>)
 800303a:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 800303c:	4b0f      	ldr	r3, [pc, #60]	; (800307c <MX_LPUART1_UART_Init+0x50>)
 800303e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003042:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8003044:	4b0d      	ldr	r3, [pc, #52]	; (800307c <MX_LPUART1_UART_Init+0x50>)
 8003046:	2200      	movs	r2, #0
 8003048:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800304a:	4b0c      	ldr	r3, [pc, #48]	; (800307c <MX_LPUART1_UART_Init+0x50>)
 800304c:	2200      	movs	r2, #0
 800304e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8003050:	4b0a      	ldr	r3, [pc, #40]	; (800307c <MX_LPUART1_UART_Init+0x50>)
 8003052:	220c      	movs	r2, #12
 8003054:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003056:	4b09      	ldr	r3, [pc, #36]	; (800307c <MX_LPUART1_UART_Init+0x50>)
 8003058:	2200      	movs	r2, #0
 800305a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800305c:	4b07      	ldr	r3, [pc, #28]	; (800307c <MX_LPUART1_UART_Init+0x50>)
 800305e:	2200      	movs	r2, #0
 8003060:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003062:	4b06      	ldr	r3, [pc, #24]	; (800307c <MX_LPUART1_UART_Init+0x50>)
 8003064:	2200      	movs	r2, #0
 8003066:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8003068:	4804      	ldr	r0, [pc, #16]	; (800307c <MX_LPUART1_UART_Init+0x50>)
 800306a:	f009 f933 	bl	800c2d4 <HAL_UART_Init>
 800306e:	4603      	mov	r3, r0
 8003070:	2b00      	cmp	r3, #0
 8003072:	d001      	beq.n	8003078 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8003074:	f000 fc54 	bl	8003920 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8003078:	bf00      	nop
 800307a:	bd80      	pop	{r7, pc}
 800307c:	2000e6b0 	.word	0x2000e6b0
 8003080:	40008000 	.word	0x40008000
 8003084:	00033324 	.word	0x00033324

08003088 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800308c:	4b14      	ldr	r3, [pc, #80]	; (80030e0 <MX_USART1_UART_Init+0x58>)
 800308e:	4a15      	ldr	r2, [pc, #84]	; (80030e4 <MX_USART1_UART_Init+0x5c>)
 8003090:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003092:	4b13      	ldr	r3, [pc, #76]	; (80030e0 <MX_USART1_UART_Init+0x58>)
 8003094:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003098:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800309a:	4b11      	ldr	r3, [pc, #68]	; (80030e0 <MX_USART1_UART_Init+0x58>)
 800309c:	2200      	movs	r2, #0
 800309e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80030a0:	4b0f      	ldr	r3, [pc, #60]	; (80030e0 <MX_USART1_UART_Init+0x58>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80030a6:	4b0e      	ldr	r3, [pc, #56]	; (80030e0 <MX_USART1_UART_Init+0x58>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80030ac:	4b0c      	ldr	r3, [pc, #48]	; (80030e0 <MX_USART1_UART_Init+0x58>)
 80030ae:	220c      	movs	r2, #12
 80030b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030b2:	4b0b      	ldr	r3, [pc, #44]	; (80030e0 <MX_USART1_UART_Init+0x58>)
 80030b4:	2200      	movs	r2, #0
 80030b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80030b8:	4b09      	ldr	r3, [pc, #36]	; (80030e0 <MX_USART1_UART_Init+0x58>)
 80030ba:	2200      	movs	r2, #0
 80030bc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80030be:	4b08      	ldr	r3, [pc, #32]	; (80030e0 <MX_USART1_UART_Init+0x58>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80030c4:	4b06      	ldr	r3, [pc, #24]	; (80030e0 <MX_USART1_UART_Init+0x58>)
 80030c6:	2200      	movs	r2, #0
 80030c8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80030ca:	4805      	ldr	r0, [pc, #20]	; (80030e0 <MX_USART1_UART_Init+0x58>)
 80030cc:	f009 f902 	bl	800c2d4 <HAL_UART_Init>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d001      	beq.n	80030da <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80030d6:	f000 fc23 	bl	8003920 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80030da:	bf00      	nop
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	2000e8dc 	.word	0x2000e8dc
 80030e4:	40013800 	.word	0x40013800

080030e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80030ec:	4b14      	ldr	r3, [pc, #80]	; (8003140 <MX_USART2_UART_Init+0x58>)
 80030ee:	4a15      	ldr	r2, [pc, #84]	; (8003144 <MX_USART2_UART_Init+0x5c>)
 80030f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80030f2:	4b13      	ldr	r3, [pc, #76]	; (8003140 <MX_USART2_UART_Init+0x58>)
 80030f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80030f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80030fa:	4b11      	ldr	r3, [pc, #68]	; (8003140 <MX_USART2_UART_Init+0x58>)
 80030fc:	2200      	movs	r2, #0
 80030fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003100:	4b0f      	ldr	r3, [pc, #60]	; (8003140 <MX_USART2_UART_Init+0x58>)
 8003102:	2200      	movs	r2, #0
 8003104:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003106:	4b0e      	ldr	r3, [pc, #56]	; (8003140 <MX_USART2_UART_Init+0x58>)
 8003108:	2200      	movs	r2, #0
 800310a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800310c:	4b0c      	ldr	r3, [pc, #48]	; (8003140 <MX_USART2_UART_Init+0x58>)
 800310e:	220c      	movs	r2, #12
 8003110:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003112:	4b0b      	ldr	r3, [pc, #44]	; (8003140 <MX_USART2_UART_Init+0x58>)
 8003114:	2200      	movs	r2, #0
 8003116:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003118:	4b09      	ldr	r3, [pc, #36]	; (8003140 <MX_USART2_UART_Init+0x58>)
 800311a:	2200      	movs	r2, #0
 800311c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800311e:	4b08      	ldr	r3, [pc, #32]	; (8003140 <MX_USART2_UART_Init+0x58>)
 8003120:	2200      	movs	r2, #0
 8003122:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003124:	4b06      	ldr	r3, [pc, #24]	; (8003140 <MX_USART2_UART_Init+0x58>)
 8003126:	2200      	movs	r2, #0
 8003128:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800312a:	4805      	ldr	r0, [pc, #20]	; (8003140 <MX_USART2_UART_Init+0x58>)
 800312c:	f009 f8d2 	bl	800c2d4 <HAL_UART_Init>
 8003130:	4603      	mov	r3, r0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d001      	beq.n	800313a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003136:	f000 fbf3 	bl	8003920 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800313a:	bf00      	nop
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	2000ea30 	.word	0x2000ea30
 8003144:	40004400 	.word	0x40004400

08003148 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 800314c:	4b12      	ldr	r3, [pc, #72]	; (8003198 <MX_QUADSPI_Init+0x50>)
 800314e:	4a13      	ldr	r2, [pc, #76]	; (800319c <MX_QUADSPI_Init+0x54>)
 8003150:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8003152:	4b11      	ldr	r3, [pc, #68]	; (8003198 <MX_QUADSPI_Init+0x50>)
 8003154:	22ff      	movs	r2, #255	; 0xff
 8003156:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8003158:	4b0f      	ldr	r3, [pc, #60]	; (8003198 <MX_QUADSPI_Init+0x50>)
 800315a:	2201      	movs	r2, #1
 800315c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 800315e:	4b0e      	ldr	r3, [pc, #56]	; (8003198 <MX_QUADSPI_Init+0x50>)
 8003160:	2200      	movs	r2, #0
 8003162:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8003164:	4b0c      	ldr	r3, [pc, #48]	; (8003198 <MX_QUADSPI_Init+0x50>)
 8003166:	2201      	movs	r2, #1
 8003168:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800316a:	4b0b      	ldr	r3, [pc, #44]	; (8003198 <MX_QUADSPI_Init+0x50>)
 800316c:	2200      	movs	r2, #0
 800316e:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8003170:	4b09      	ldr	r3, [pc, #36]	; (8003198 <MX_QUADSPI_Init+0x50>)
 8003172:	2200      	movs	r2, #0
 8003174:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8003176:	4b08      	ldr	r3, [pc, #32]	; (8003198 <MX_QUADSPI_Init+0x50>)
 8003178:	2200      	movs	r2, #0
 800317a:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 800317c:	4b06      	ldr	r3, [pc, #24]	; (8003198 <MX_QUADSPI_Init+0x50>)
 800317e:	2200      	movs	r2, #0
 8003180:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8003182:	4805      	ldr	r0, [pc, #20]	; (8003198 <MX_QUADSPI_Init+0x50>)
 8003184:	f005 fc58 	bl	8008a38 <HAL_QSPI_Init>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d001      	beq.n	8003192 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 800318e:	f000 fbc7 	bl	8003920 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8003192:	bf00      	nop
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	2000eab0 	.word	0x2000eab0
 800319c:	a0001000 	.word	0xa0001000

080031a0 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 80031a4:	4b4d      	ldr	r3, [pc, #308]	; (80032dc <MX_SAI1_Init+0x13c>)
 80031a6:	4a4e      	ldr	r2, [pc, #312]	; (80032e0 <MX_SAI1_Init+0x140>)
 80031a8:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 80031aa:	4b4c      	ldr	r3, [pc, #304]	; (80032dc <MX_SAI1_Init+0x13c>)
 80031ac:	2200      	movs	r2, #0
 80031ae:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 80031b0:	4b4a      	ldr	r3, [pc, #296]	; (80032dc <MX_SAI1_Init+0x13c>)
 80031b2:	2200      	movs	r2, #0
 80031b4:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 80031b6:	4b49      	ldr	r3, [pc, #292]	; (80032dc <MX_SAI1_Init+0x13c>)
 80031b8:	2240      	movs	r2, #64	; 0x40
 80031ba:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80031bc:	4b47      	ldr	r3, [pc, #284]	; (80032dc <MX_SAI1_Init+0x13c>)
 80031be:	2200      	movs	r2, #0
 80031c0:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80031c2:	4b46      	ldr	r3, [pc, #280]	; (80032dc <MX_SAI1_Init+0x13c>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 80031c8:	4b44      	ldr	r3, [pc, #272]	; (80032dc <MX_SAI1_Init+0x13c>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80031ce:	4b43      	ldr	r3, [pc, #268]	; (80032dc <MX_SAI1_Init+0x13c>)
 80031d0:	2200      	movs	r2, #0
 80031d2:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80031d4:	4b41      	ldr	r3, [pc, #260]	; (80032dc <MX_SAI1_Init+0x13c>)
 80031d6:	2200      	movs	r2, #0
 80031d8:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80031da:	4b40      	ldr	r3, [pc, #256]	; (80032dc <MX_SAI1_Init+0x13c>)
 80031dc:	2200      	movs	r2, #0
 80031de:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 80031e0:	4b3e      	ldr	r3, [pc, #248]	; (80032dc <MX_SAI1_Init+0x13c>)
 80031e2:	4a40      	ldr	r2, [pc, #256]	; (80032e4 <MX_SAI1_Init+0x144>)
 80031e4:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80031e6:	4b3d      	ldr	r3, [pc, #244]	; (80032dc <MX_SAI1_Init+0x13c>)
 80031e8:	2200      	movs	r2, #0
 80031ea:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 80031ec:	4b3b      	ldr	r3, [pc, #236]	; (80032dc <MX_SAI1_Init+0x13c>)
 80031ee:	2200      	movs	r2, #0
 80031f0:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 80031f2:	4b3a      	ldr	r3, [pc, #232]	; (80032dc <MX_SAI1_Init+0x13c>)
 80031f4:	2200      	movs	r2, #0
 80031f6:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80031f8:	4b38      	ldr	r3, [pc, #224]	; (80032dc <MX_SAI1_Init+0x13c>)
 80031fa:	2200      	movs	r2, #0
 80031fc:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 80031fe:	4b37      	ldr	r3, [pc, #220]	; (80032dc <MX_SAI1_Init+0x13c>)
 8003200:	2208      	movs	r2, #8
 8003202:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8003204:	4b35      	ldr	r3, [pc, #212]	; (80032dc <MX_SAI1_Init+0x13c>)
 8003206:	2201      	movs	r2, #1
 8003208:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800320a:	4b34      	ldr	r3, [pc, #208]	; (80032dc <MX_SAI1_Init+0x13c>)
 800320c:	2200      	movs	r2, #0
 800320e:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8003210:	4b32      	ldr	r3, [pc, #200]	; (80032dc <MX_SAI1_Init+0x13c>)
 8003212:	2200      	movs	r2, #0
 8003214:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8003216:	4b31      	ldr	r3, [pc, #196]	; (80032dc <MX_SAI1_Init+0x13c>)
 8003218:	2200      	movs	r2, #0
 800321a:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 800321c:	4b2f      	ldr	r3, [pc, #188]	; (80032dc <MX_SAI1_Init+0x13c>)
 800321e:	2200      	movs	r2, #0
 8003220:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8003222:	4b2e      	ldr	r3, [pc, #184]	; (80032dc <MX_SAI1_Init+0x13c>)
 8003224:	2200      	movs	r2, #0
 8003226:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8003228:	4b2c      	ldr	r3, [pc, #176]	; (80032dc <MX_SAI1_Init+0x13c>)
 800322a:	2201      	movs	r2, #1
 800322c:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 800322e:	4b2b      	ldr	r3, [pc, #172]	; (80032dc <MX_SAI1_Init+0x13c>)
 8003230:	2200      	movs	r2, #0
 8003232:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8003234:	4829      	ldr	r0, [pc, #164]	; (80032dc <MX_SAI1_Init+0x13c>)
 8003236:	f007 fdc3 	bl	800adc0 <HAL_SAI_Init>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d001      	beq.n	8003244 <MX_SAI1_Init+0xa4>
  {
    Error_Handler();
 8003240:	f000 fb6e 	bl	8003920 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 8003244:	4b28      	ldr	r3, [pc, #160]	; (80032e8 <MX_SAI1_Init+0x148>)
 8003246:	4a29      	ldr	r2, [pc, #164]	; (80032ec <MX_SAI1_Init+0x14c>)
 8003248:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 800324a:	4b27      	ldr	r3, [pc, #156]	; (80032e8 <MX_SAI1_Init+0x148>)
 800324c:	2200      	movs	r2, #0
 800324e:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 8003250:	4b25      	ldr	r3, [pc, #148]	; (80032e8 <MX_SAI1_Init+0x148>)
 8003252:	2203      	movs	r2, #3
 8003254:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 8003256:	4b24      	ldr	r3, [pc, #144]	; (80032e8 <MX_SAI1_Init+0x148>)
 8003258:	2240      	movs	r2, #64	; 0x40
 800325a:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 800325c:	4b22      	ldr	r3, [pc, #136]	; (80032e8 <MX_SAI1_Init+0x148>)
 800325e:	2200      	movs	r2, #0
 8003260:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8003262:	4b21      	ldr	r3, [pc, #132]	; (80032e8 <MX_SAI1_Init+0x148>)
 8003264:	2200      	movs	r2, #0
 8003266:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8003268:	4b1f      	ldr	r3, [pc, #124]	; (80032e8 <MX_SAI1_Init+0x148>)
 800326a:	2201      	movs	r2, #1
 800326c:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800326e:	4b1e      	ldr	r3, [pc, #120]	; (80032e8 <MX_SAI1_Init+0x148>)
 8003270:	2200      	movs	r2, #0
 8003272:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8003274:	4b1c      	ldr	r3, [pc, #112]	; (80032e8 <MX_SAI1_Init+0x148>)
 8003276:	2200      	movs	r2, #0
 8003278:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800327a:	4b1b      	ldr	r3, [pc, #108]	; (80032e8 <MX_SAI1_Init+0x148>)
 800327c:	2200      	movs	r2, #0
 800327e:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8003280:	4b19      	ldr	r3, [pc, #100]	; (80032e8 <MX_SAI1_Init+0x148>)
 8003282:	2200      	movs	r2, #0
 8003284:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8003286:	4b18      	ldr	r3, [pc, #96]	; (80032e8 <MX_SAI1_Init+0x148>)
 8003288:	2200      	movs	r2, #0
 800328a:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800328c:	4b16      	ldr	r3, [pc, #88]	; (80032e8 <MX_SAI1_Init+0x148>)
 800328e:	2200      	movs	r2, #0
 8003290:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 8003292:	4b15      	ldr	r3, [pc, #84]	; (80032e8 <MX_SAI1_Init+0x148>)
 8003294:	2208      	movs	r2, #8
 8003296:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8003298:	4b13      	ldr	r3, [pc, #76]	; (80032e8 <MX_SAI1_Init+0x148>)
 800329a:	2201      	movs	r2, #1
 800329c:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800329e:	4b12      	ldr	r3, [pc, #72]	; (80032e8 <MX_SAI1_Init+0x148>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80032a4:	4b10      	ldr	r3, [pc, #64]	; (80032e8 <MX_SAI1_Init+0x148>)
 80032a6:	2200      	movs	r2, #0
 80032a8:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80032aa:	4b0f      	ldr	r3, [pc, #60]	; (80032e8 <MX_SAI1_Init+0x148>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 80032b0:	4b0d      	ldr	r3, [pc, #52]	; (80032e8 <MX_SAI1_Init+0x148>)
 80032b2:	2200      	movs	r2, #0
 80032b4:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80032b6:	4b0c      	ldr	r3, [pc, #48]	; (80032e8 <MX_SAI1_Init+0x148>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 80032bc:	4b0a      	ldr	r3, [pc, #40]	; (80032e8 <MX_SAI1_Init+0x148>)
 80032be:	2201      	movs	r2, #1
 80032c0:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 80032c2:	4b09      	ldr	r3, [pc, #36]	; (80032e8 <MX_SAI1_Init+0x148>)
 80032c4:	2200      	movs	r2, #0
 80032c6:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 80032c8:	4807      	ldr	r0, [pc, #28]	; (80032e8 <MX_SAI1_Init+0x148>)
 80032ca:	f007 fd79 	bl	800adc0 <HAL_SAI_Init>
 80032ce:	4603      	mov	r3, r0
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d001      	beq.n	80032d8 <MX_SAI1_Init+0x138>
  {
    Error_Handler();
 80032d4:	f000 fb24 	bl	8003920 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 80032d8:	bf00      	nop
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	2000e9ac 	.word	0x2000e9ac
 80032e0:	40015404 	.word	0x40015404
 80032e4:	0002ee00 	.word	0x0002ee00
 80032e8:	2000e730 	.word	0x2000e730
 80032ec:	40015424 	.word	0x40015424

080032f0 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 80032f4:	4b14      	ldr	r3, [pc, #80]	; (8003348 <MX_SDMMC1_SD_Init+0x58>)
 80032f6:	4a15      	ldr	r2, [pc, #84]	; (800334c <MX_SDMMC1_SD_Init+0x5c>)
 80032f8:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80032fa:	4b13      	ldr	r3, [pc, #76]	; (8003348 <MX_SDMMC1_SD_Init+0x58>)
 80032fc:	2200      	movs	r2, #0
 80032fe:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8003300:	4b11      	ldr	r3, [pc, #68]	; (8003348 <MX_SDMMC1_SD_Init+0x58>)
 8003302:	2200      	movs	r2, #0
 8003304:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8003306:	4b10      	ldr	r3, [pc, #64]	; (8003348 <MX_SDMMC1_SD_Init+0x58>)
 8003308:	2200      	movs	r2, #0
 800330a:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 800330c:	4b0e      	ldr	r3, [pc, #56]	; (8003348 <MX_SDMMC1_SD_Init+0x58>)
 800330e:	2200      	movs	r2, #0
 8003310:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8003312:	4b0d      	ldr	r3, [pc, #52]	; (8003348 <MX_SDMMC1_SD_Init+0x58>)
 8003314:	2200      	movs	r2, #0
 8003316:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8003318:	4b0b      	ldr	r3, [pc, #44]	; (8003348 <MX_SDMMC1_SD_Init+0x58>)
 800331a:	2200      	movs	r2, #0
 800331c:	619a      	str	r2, [r3, #24]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 800331e:	480a      	ldr	r0, [pc, #40]	; (8003348 <MX_SDMMC1_SD_Init+0x58>)
 8003320:	f007 fef2 	bl	800b108 <HAL_SD_Init>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d001      	beq.n	800332e <MX_SDMMC1_SD_Init+0x3e>
  {
    Error_Handler();
 800332a:	f000 faf9 	bl	8003920 <Error_Handler>
  }
  if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800332e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003332:	4805      	ldr	r0, [pc, #20]	; (8003348 <MX_SDMMC1_SD_Init+0x58>)
 8003334:	f008 f94a 	bl	800b5cc <HAL_SD_ConfigWideBusOperation>
 8003338:	4603      	mov	r3, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	d001      	beq.n	8003342 <MX_SDMMC1_SD_Init+0x52>
  {
    Error_Handler();
 800333e:	f000 faef 	bl	8003920 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8003342:	bf00      	nop
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	2000e5dc 	.word	0x2000e5dc
 800334c:	40012800 	.word	0x40012800

08003350 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003354:	4b1b      	ldr	r3, [pc, #108]	; (80033c4 <MX_SPI2_Init+0x74>)
 8003356:	4a1c      	ldr	r2, [pc, #112]	; (80033c8 <MX_SPI2_Init+0x78>)
 8003358:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800335a:	4b1a      	ldr	r3, [pc, #104]	; (80033c4 <MX_SPI2_Init+0x74>)
 800335c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003360:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003362:	4b18      	ldr	r3, [pc, #96]	; (80033c4 <MX_SPI2_Init+0x74>)
 8003364:	2200      	movs	r2, #0
 8003366:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8003368:	4b16      	ldr	r3, [pc, #88]	; (80033c4 <MX_SPI2_Init+0x74>)
 800336a:	f44f 7240 	mov.w	r2, #768	; 0x300
 800336e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003370:	4b14      	ldr	r3, [pc, #80]	; (80033c4 <MX_SPI2_Init+0x74>)
 8003372:	2200      	movs	r2, #0
 8003374:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003376:	4b13      	ldr	r3, [pc, #76]	; (80033c4 <MX_SPI2_Init+0x74>)
 8003378:	2200      	movs	r2, #0
 800337a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800337c:	4b11      	ldr	r3, [pc, #68]	; (80033c4 <MX_SPI2_Init+0x74>)
 800337e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003382:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003384:	4b0f      	ldr	r3, [pc, #60]	; (80033c4 <MX_SPI2_Init+0x74>)
 8003386:	2200      	movs	r2, #0
 8003388:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800338a:	4b0e      	ldr	r3, [pc, #56]	; (80033c4 <MX_SPI2_Init+0x74>)
 800338c:	2200      	movs	r2, #0
 800338e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003390:	4b0c      	ldr	r3, [pc, #48]	; (80033c4 <MX_SPI2_Init+0x74>)
 8003392:	2200      	movs	r2, #0
 8003394:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003396:	4b0b      	ldr	r3, [pc, #44]	; (80033c4 <MX_SPI2_Init+0x74>)
 8003398:	2200      	movs	r2, #0
 800339a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800339c:	4b09      	ldr	r3, [pc, #36]	; (80033c4 <MX_SPI2_Init+0x74>)
 800339e:	2207      	movs	r2, #7
 80033a0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80033a2:	4b08      	ldr	r3, [pc, #32]	; (80033c4 <MX_SPI2_Init+0x74>)
 80033a4:	2200      	movs	r2, #0
 80033a6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80033a8:	4b06      	ldr	r3, [pc, #24]	; (80033c4 <MX_SPI2_Init+0x74>)
 80033aa:	2208      	movs	r2, #8
 80033ac:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80033ae:	4805      	ldr	r0, [pc, #20]	; (80033c4 <MX_SPI2_Init+0x74>)
 80033b0:	f008 fc5e 	bl	800bc70 <HAL_SPI_Init>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d001      	beq.n	80033be <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80033ba:	f000 fab1 	bl	8003920 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80033be:	bf00      	nop
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	2000e4e0 	.word	0x2000e4e0
 80033c8:	40003800 	.word	0x40003800

080033cc <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b088      	sub	sp, #32
 80033d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 80033d2:	463b      	mov	r3, r7
 80033d4:	2220      	movs	r2, #32
 80033d6:	2100      	movs	r1, #0
 80033d8:	4618      	mov	r0, r3
 80033da:	f011 fbb2 	bl	8014b42 <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 80033de:	4b4f      	ldr	r3, [pc, #316]	; (800351c <MX_FMC_Init+0x150>)
 80033e0:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80033e4:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 80033e6:	4b4d      	ldr	r3, [pc, #308]	; (800351c <MX_FMC_Init+0x150>)
 80033e8:	4a4d      	ldr	r2, [pc, #308]	; (8003520 <MX_FMC_Init+0x154>)
 80033ea:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK2;
 80033ec:	4b4b      	ldr	r3, [pc, #300]	; (800351c <MX_FMC_Init+0x150>)
 80033ee:	2202      	movs	r2, #2
 80033f0:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 80033f2:	4b4a      	ldr	r3, [pc, #296]	; (800351c <MX_FMC_Init+0x150>)
 80033f4:	2200      	movs	r2, #0
 80033f6:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 80033f8:	4b48      	ldr	r3, [pc, #288]	; (800351c <MX_FMC_Init+0x150>)
 80033fa:	2200      	movs	r2, #0
 80033fc:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 80033fe:	4b47      	ldr	r3, [pc, #284]	; (800351c <MX_FMC_Init+0x150>)
 8003400:	2210      	movs	r2, #16
 8003402:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 8003404:	4b45      	ldr	r3, [pc, #276]	; (800351c <MX_FMC_Init+0x150>)
 8003406:	2200      	movs	r2, #0
 8003408:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 800340a:	4b44      	ldr	r3, [pc, #272]	; (800351c <MX_FMC_Init+0x150>)
 800340c:	2200      	movs	r2, #0
 800340e:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8003410:	4b42      	ldr	r3, [pc, #264]	; (800351c <MX_FMC_Init+0x150>)
 8003412:	2200      	movs	r2, #0
 8003414:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 8003416:	4b41      	ldr	r3, [pc, #260]	; (800351c <MX_FMC_Init+0x150>)
 8003418:	2200      	movs	r2, #0
 800341a:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 800341c:	4b3f      	ldr	r3, [pc, #252]	; (800351c <MX_FMC_Init+0x150>)
 800341e:	2200      	movs	r2, #0
 8003420:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8003422:	4b3e      	ldr	r3, [pc, #248]	; (800351c <MX_FMC_Init+0x150>)
 8003424:	2200      	movs	r2, #0
 8003426:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8003428:	4b3c      	ldr	r3, [pc, #240]	; (800351c <MX_FMC_Init+0x150>)
 800342a:	2200      	movs	r2, #0
 800342c:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 800342e:	4b3b      	ldr	r3, [pc, #236]	; (800351c <MX_FMC_Init+0x150>)
 8003430:	2200      	movs	r2, #0
 8003432:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8003434:	4b39      	ldr	r3, [pc, #228]	; (800351c <MX_FMC_Init+0x150>)
 8003436:	2200      	movs	r2, #0
 8003438:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 800343a:	4b38      	ldr	r3, [pc, #224]	; (800351c <MX_FMC_Init+0x150>)
 800343c:	2200      	movs	r2, #0
 800343e:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8003440:	4b36      	ldr	r3, [pc, #216]	; (800351c <MX_FMC_Init+0x150>)
 8003442:	2200      	movs	r2, #0
 8003444:	641a      	str	r2, [r3, #64]	; 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 8003446:	230f      	movs	r3, #15
 8003448:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 800344a:	230f      	movs	r3, #15
 800344c:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 255;
 800344e:	23ff      	movs	r3, #255	; 0xff
 8003450:	60bb      	str	r3, [r7, #8]
  Timing.BusTurnAroundDuration = 15;
 8003452:	230f      	movs	r3, #15
 8003454:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8003456:	2310      	movs	r3, #16
 8003458:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 800345a:	2311      	movs	r3, #17
 800345c:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 800345e:	2300      	movs	r3, #0
 8003460:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8003462:	463b      	mov	r3, r7
 8003464:	2200      	movs	r2, #0
 8003466:	4619      	mov	r1, r3
 8003468:	482c      	ldr	r0, [pc, #176]	; (800351c <MX_FMC_Init+0x150>)
 800346a:	f008 fc8b 	bl	800bd84 <HAL_SRAM_Init>
 800346e:	4603      	mov	r3, r0
 8003470:	2b00      	cmp	r3, #0
 8003472:	d001      	beq.n	8003478 <MX_FMC_Init+0xac>
  {
    Error_Handler( );
 8003474:	f000 fa54 	bl	8003920 <Error_Handler>
  }

  /** Perform the SRAM2 memory initialization sequence
  */
  hsram2.Instance = FMC_NORSRAM_DEVICE;
 8003478:	4b2a      	ldr	r3, [pc, #168]	; (8003524 <MX_FMC_Init+0x158>)
 800347a:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800347e:	601a      	str	r2, [r3, #0]
  hsram2.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 8003480:	4b28      	ldr	r3, [pc, #160]	; (8003524 <MX_FMC_Init+0x158>)
 8003482:	4a27      	ldr	r2, [pc, #156]	; (8003520 <MX_FMC_Init+0x154>)
 8003484:	605a      	str	r2, [r3, #4]
  /* hsram2.Init */
  hsram2.Init.NSBank = FMC_NORSRAM_BANK1;
 8003486:	4b27      	ldr	r3, [pc, #156]	; (8003524 <MX_FMC_Init+0x158>)
 8003488:	2200      	movs	r2, #0
 800348a:	609a      	str	r2, [r3, #8]
  hsram2.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 800348c:	4b25      	ldr	r3, [pc, #148]	; (8003524 <MX_FMC_Init+0x158>)
 800348e:	2200      	movs	r2, #0
 8003490:	60da      	str	r2, [r3, #12]
  hsram2.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 8003492:	4b24      	ldr	r3, [pc, #144]	; (8003524 <MX_FMC_Init+0x158>)
 8003494:	2200      	movs	r2, #0
 8003496:	611a      	str	r2, [r3, #16]
  hsram2.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8003498:	4b22      	ldr	r3, [pc, #136]	; (8003524 <MX_FMC_Init+0x158>)
 800349a:	2210      	movs	r2, #16
 800349c:	615a      	str	r2, [r3, #20]
  hsram2.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 800349e:	4b21      	ldr	r3, [pc, #132]	; (8003524 <MX_FMC_Init+0x158>)
 80034a0:	2200      	movs	r2, #0
 80034a2:	619a      	str	r2, [r3, #24]
  hsram2.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 80034a4:	4b1f      	ldr	r3, [pc, #124]	; (8003524 <MX_FMC_Init+0x158>)
 80034a6:	2200      	movs	r2, #0
 80034a8:	61da      	str	r2, [r3, #28]
  hsram2.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 80034aa:	4b1e      	ldr	r3, [pc, #120]	; (8003524 <MX_FMC_Init+0x158>)
 80034ac:	2200      	movs	r2, #0
 80034ae:	621a      	str	r2, [r3, #32]
  hsram2.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 80034b0:	4b1c      	ldr	r3, [pc, #112]	; (8003524 <MX_FMC_Init+0x158>)
 80034b2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80034b6:	625a      	str	r2, [r3, #36]	; 0x24
  hsram2.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 80034b8:	4b1a      	ldr	r3, [pc, #104]	; (8003524 <MX_FMC_Init+0x158>)
 80034ba:	2200      	movs	r2, #0
 80034bc:	629a      	str	r2, [r3, #40]	; 0x28
  hsram2.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 80034be:	4b19      	ldr	r3, [pc, #100]	; (8003524 <MX_FMC_Init+0x158>)
 80034c0:	2200      	movs	r2, #0
 80034c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram2.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 80034c4:	4b17      	ldr	r3, [pc, #92]	; (8003524 <MX_FMC_Init+0x158>)
 80034c6:	2200      	movs	r2, #0
 80034c8:	631a      	str	r2, [r3, #48]	; 0x30
  hsram2.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 80034ca:	4b16      	ldr	r3, [pc, #88]	; (8003524 <MX_FMC_Init+0x158>)
 80034cc:	2200      	movs	r2, #0
 80034ce:	635a      	str	r2, [r3, #52]	; 0x34
  hsram2.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 80034d0:	4b14      	ldr	r3, [pc, #80]	; (8003524 <MX_FMC_Init+0x158>)
 80034d2:	2200      	movs	r2, #0
 80034d4:	639a      	str	r2, [r3, #56]	; 0x38
  hsram2.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 80034d6:	4b13      	ldr	r3, [pc, #76]	; (8003524 <MX_FMC_Init+0x158>)
 80034d8:	2200      	movs	r2, #0
 80034da:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram2.Init.PageSize = FMC_PAGE_SIZE_NONE;
 80034dc:	4b11      	ldr	r3, [pc, #68]	; (8003524 <MX_FMC_Init+0x158>)
 80034de:	2200      	movs	r2, #0
 80034e0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 80034e2:	230f      	movs	r3, #15
 80034e4:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 80034e6:	230f      	movs	r3, #15
 80034e8:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 255;
 80034ea:	23ff      	movs	r3, #255	; 0xff
 80034ec:	60bb      	str	r3, [r7, #8]
  Timing.BusTurnAroundDuration = 15;
 80034ee:	230f      	movs	r3, #15
 80034f0:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80034f2:	2310      	movs	r3, #16
 80034f4:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 80034f6:	2311      	movs	r3, #17
 80034f8:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 80034fa:	2300      	movs	r3, #0
 80034fc:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram2, &Timing, NULL) != HAL_OK)
 80034fe:	463b      	mov	r3, r7
 8003500:	2200      	movs	r2, #0
 8003502:	4619      	mov	r1, r3
 8003504:	4807      	ldr	r0, [pc, #28]	; (8003524 <MX_FMC_Init+0x158>)
 8003506:	f008 fc3d 	bl	800bd84 <HAL_SRAM_Init>
 800350a:	4603      	mov	r3, r0
 800350c:	2b00      	cmp	r3, #0
 800350e:	d001      	beq.n	8003514 <MX_FMC_Init+0x148>
  {
    Error_Handler( );
 8003510:	f000 fa06 	bl	8003920 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8003514:	bf00      	nop
 8003516:	3720      	adds	r7, #32
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}
 800351c:	2000e660 	.word	0x2000e660
 8003520:	a0000104 	.word	0xa0000104
 8003524:	2000e95c 	.word	0x2000e95c

08003528 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b08e      	sub	sp, #56	; 0x38
 800352c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800352e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003532:	2200      	movs	r2, #0
 8003534:	601a      	str	r2, [r3, #0]
 8003536:	605a      	str	r2, [r3, #4]
 8003538:	609a      	str	r2, [r3, #8]
 800353a:	60da      	str	r2, [r3, #12]
 800353c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800353e:	4bb3      	ldr	r3, [pc, #716]	; (800380c <MX_GPIO_Init+0x2e4>)
 8003540:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003542:	4ab2      	ldr	r2, [pc, #712]	; (800380c <MX_GPIO_Init+0x2e4>)
 8003544:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003548:	64d3      	str	r3, [r2, #76]	; 0x4c
 800354a:	4bb0      	ldr	r3, [pc, #704]	; (800380c <MX_GPIO_Init+0x2e4>)
 800354c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800354e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003552:	623b      	str	r3, [r7, #32]
 8003554:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003556:	4bad      	ldr	r3, [pc, #692]	; (800380c <MX_GPIO_Init+0x2e4>)
 8003558:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800355a:	4aac      	ldr	r2, [pc, #688]	; (800380c <MX_GPIO_Init+0x2e4>)
 800355c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003560:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003562:	4baa      	ldr	r3, [pc, #680]	; (800380c <MX_GPIO_Init+0x2e4>)
 8003564:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003566:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800356a:	61fb      	str	r3, [r7, #28]
 800356c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800356e:	4ba7      	ldr	r3, [pc, #668]	; (800380c <MX_GPIO_Init+0x2e4>)
 8003570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003572:	4aa6      	ldr	r2, [pc, #664]	; (800380c <MX_GPIO_Init+0x2e4>)
 8003574:	f043 0310 	orr.w	r3, r3, #16
 8003578:	64d3      	str	r3, [r2, #76]	; 0x4c
 800357a:	4ba4      	ldr	r3, [pc, #656]	; (800380c <MX_GPIO_Init+0x2e4>)
 800357c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800357e:	f003 0310 	and.w	r3, r3, #16
 8003582:	61bb      	str	r3, [r7, #24]
 8003584:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003586:	4ba1      	ldr	r3, [pc, #644]	; (800380c <MX_GPIO_Init+0x2e4>)
 8003588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800358a:	4aa0      	ldr	r2, [pc, #640]	; (800380c <MX_GPIO_Init+0x2e4>)
 800358c:	f043 0302 	orr.w	r3, r3, #2
 8003590:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003592:	4b9e      	ldr	r3, [pc, #632]	; (800380c <MX_GPIO_Init+0x2e4>)
 8003594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003596:	f003 0302 	and.w	r3, r3, #2
 800359a:	617b      	str	r3, [r7, #20]
 800359c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800359e:	4b9b      	ldr	r3, [pc, #620]	; (800380c <MX_GPIO_Init+0x2e4>)
 80035a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035a2:	4a9a      	ldr	r2, [pc, #616]	; (800380c <MX_GPIO_Init+0x2e4>)
 80035a4:	f043 0301 	orr.w	r3, r3, #1
 80035a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80035aa:	4b98      	ldr	r3, [pc, #608]	; (800380c <MX_GPIO_Init+0x2e4>)
 80035ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035ae:	f003 0301 	and.w	r3, r3, #1
 80035b2:	613b      	str	r3, [r7, #16]
 80035b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80035b6:	4b95      	ldr	r3, [pc, #596]	; (800380c <MX_GPIO_Init+0x2e4>)
 80035b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035ba:	4a94      	ldr	r2, [pc, #592]	; (800380c <MX_GPIO_Init+0x2e4>)
 80035bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80035c2:	4b92      	ldr	r3, [pc, #584]	; (800380c <MX_GPIO_Init+0x2e4>)
 80035c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035ca:	60fb      	str	r3, [r7, #12]
 80035cc:	68fb      	ldr	r3, [r7, #12]
  HAL_PWREx_EnableVddIO2();
 80035ce:	f005 fa23 	bl	8008a18 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80035d2:	4b8e      	ldr	r3, [pc, #568]	; (800380c <MX_GPIO_Init+0x2e4>)
 80035d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035d6:	4a8d      	ldr	r2, [pc, #564]	; (800380c <MX_GPIO_Init+0x2e4>)
 80035d8:	f043 0308 	orr.w	r3, r3, #8
 80035dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80035de:	4b8b      	ldr	r3, [pc, #556]	; (800380c <MX_GPIO_Init+0x2e4>)
 80035e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035e2:	f003 0308 	and.w	r3, r3, #8
 80035e6:	60bb      	str	r3, [r7, #8]
 80035e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80035ea:	4b88      	ldr	r3, [pc, #544]	; (800380c <MX_GPIO_Init+0x2e4>)
 80035ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035ee:	4a87      	ldr	r2, [pc, #540]	; (800380c <MX_GPIO_Init+0x2e4>)
 80035f0:	f043 0304 	orr.w	r3, r3, #4
 80035f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80035f6:	4b85      	ldr	r3, [pc, #532]	; (800380c <MX_GPIO_Init+0x2e4>)
 80035f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035fa:	f003 0304 	and.w	r3, r3, #4
 80035fe:	607b      	str	r3, [r7, #4]
 8003600:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003602:	4b82      	ldr	r3, [pc, #520]	; (800380c <MX_GPIO_Init+0x2e4>)
 8003604:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003606:	4a81      	ldr	r2, [pc, #516]	; (800380c <MX_GPIO_Init+0x2e4>)
 8003608:	f043 0320 	orr.w	r3, r3, #32
 800360c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800360e:	4b7f      	ldr	r3, [pc, #508]	; (800380c <MX_GPIO_Init+0x2e4>)
 8003610:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003612:	f003 0320 	and.w	r3, r3, #32
 8003616:	603b      	str	r3, [r7, #0]
 8003618:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_SET);
 800361a:	2201      	movs	r2, #1
 800361c:	2104      	movs	r1, #4
 800361e:	487c      	ldr	r0, [pc, #496]	; (8003810 <MX_GPIO_Init+0x2e8>)
 8003620:	f003 faae 	bl	8006b80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_RESET);
 8003624:	2200      	movs	r2, #0
 8003626:	2101      	movs	r1, #1
 8003628:	487a      	ldr	r0, [pc, #488]	; (8003814 <MX_GPIO_Init+0x2ec>)
 800362a:	f003 faa9 	bl	8006b80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, MFX_WAKEUP_Pin|LCD_PWR_ON_Pin|MIC_VDD_Pin, GPIO_PIN_RESET);
 800362e:	2200      	movs	r2, #0
 8003630:	2143      	movs	r1, #67	; 0x43
 8003632:	4877      	ldr	r0, [pc, #476]	; (8003810 <MX_GPIO_Init+0x2e8>)
 8003634:	f003 faa4 	bl	8006b80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Audio_RST_Pin|LEDx_Pin, GPIO_PIN_RESET);
 8003638:	2200      	movs	r2, #0
 800363a:	21c0      	movs	r1, #192	; 0xc0
 800363c:	4876      	ldr	r0, [pc, #472]	; (8003818 <MX_GPIO_Init+0x2f0>)
 800363e:	f003 fa9f 	bl	8006b80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED3_Pin|LED2_Pin|LED4_Pin, GPIO_PIN_SET);
 8003642:	2201      	movs	r2, #1
 8003644:	2131      	movs	r1, #49	; 0x31
 8003646:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800364a:	f003 fa99 	bl	8006b80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED5_Pin|LED7_Pin, GPIO_PIN_SET);
 800364e:	2201      	movs	r2, #1
 8003650:	f241 0104 	movw	r1, #4100	; 0x1004
 8003654:	4871      	ldr	r0, [pc, #452]	; (800381c <MX_GPIO_Init+0x2f4>)
 8003656:	f003 fa93 	bl	8006b80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800365a:	2200      	movs	r2, #0
 800365c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003660:	486e      	ldr	r0, [pc, #440]	; (800381c <MX_GPIO_Init+0x2f4>)
 8003662:	f003 fa8d 	bl	8006b80 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : JOY_DOWN_Pin JOY_LEFT_Pin JOY_UP_Pin */
  GPIO_InitStruct.Pin = JOY_DOWN_Pin|JOY_LEFT_Pin|JOY_UP_Pin;
 8003666:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800366a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800366c:	2300      	movs	r3, #0
 800366e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003670:	2302      	movs	r3, #2
 8003672:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8003674:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003678:	4619      	mov	r1, r3
 800367a:	4866      	ldr	r0, [pc, #408]	; (8003814 <MX_GPIO_Init+0x2ec>)
 800367c:	f002 ffe4 	bl	8006648 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED6_Pin MFX_WAKEUP_Pin LCD_PWR_ON_Pin MIC_VDD_Pin */
  GPIO_InitStruct.Pin = LED6_Pin|MFX_WAKEUP_Pin|LCD_PWR_ON_Pin|MIC_VDD_Pin;
 8003680:	2347      	movs	r3, #71	; 0x47
 8003682:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003684:	2301      	movs	r3, #1
 8003686:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003688:	2300      	movs	r3, #0
 800368a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800368c:	2300      	movs	r3, #0
 800368e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003690:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003694:	4619      	mov	r1, r3
 8003696:	485e      	ldr	r0, [pc, #376]	; (8003810 <MX_GPIO_Init+0x2e8>)
 8003698:	f002 ffd6 	bl	8006648 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D12_Pin|ARD_D11_Pin;
 800369c:	2330      	movs	r3, #48	; 0x30
 800369e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036a0:	2302      	movs	r3, #2
 80036a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036a4:	2300      	movs	r3, #0
 80036a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036a8:	2303      	movs	r3, #3
 80036aa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80036ac:	2305      	movs	r3, #5
 80036ae:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036b4:	4619      	mov	r1, r3
 80036b6:	4859      	ldr	r0, [pc, #356]	; (800381c <MX_GPIO_Init+0x2f4>)
 80036b8:	f002 ffc6 	bl	8006648 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D10_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin;
 80036bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80036c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036c2:	2302      	movs	r3, #2
 80036c4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036c6:	2300      	movs	r3, #0
 80036c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036ca:	2303      	movs	r3, #3
 80036cc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80036ce:	2305      	movs	r3, #5
 80036d0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D10_GPIO_Port, &GPIO_InitStruct);
 80036d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036d6:	4619      	mov	r1, r3
 80036d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80036dc:	f002 ffb4 	bl	8006648 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_Pin;
 80036e0:	2301      	movs	r3, #1
 80036e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036e4:	2301      	movs	r3, #1
 80036e6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036e8:	2300      	movs	r3, #0
 80036ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036ec:	2300      	movs	r3, #0
 80036ee:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 80036f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036f4:	4619      	mov	r1, r3
 80036f6:	4847      	ldr	r0, [pc, #284]	; (8003814 <MX_GPIO_Init+0x2ec>)
 80036f8:	f002 ffa6 	bl	8006648 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 80036fc:	2340      	movs	r3, #64	; 0x40
 80036fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003700:	2302      	movs	r3, #2
 8003702:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003704:	2300      	movs	r3, #0
 8003706:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003708:	2300      	movs	r3, #0
 800370a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800370c:	2303      	movs	r3, #3
 800370e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8003710:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003714:	4619      	mov	r1, r3
 8003716:	483f      	ldr	r0, [pc, #252]	; (8003814 <MX_GPIO_Init+0x2ec>)
 8003718:	f002 ff96 	bl	8006648 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D3_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin|ARD_D9_Pin;
 800371c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8003720:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003722:	2302      	movs	r3, #2
 8003724:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003726:	2300      	movs	r3, #0
 8003728:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800372a:	2300      	movs	r3, #0
 800372c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800372e:	2303      	movs	r3, #3
 8003730:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003732:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003736:	4619      	mov	r1, r3
 8003738:	4835      	ldr	r0, [pc, #212]	; (8003810 <MX_GPIO_Init+0x2e8>)
 800373a:	f002 ff85 	bl	8006648 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D5_Pin */
  GPIO_InitStruct.Pin = ARD_D5_Pin;
 800373e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003742:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003744:	2302      	movs	r3, #2
 8003746:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003748:	2300      	movs	r3, #0
 800374a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800374c:	2300      	movs	r3, #0
 800374e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003750:	2302      	movs	r3, #2
 8003752:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D5_GPIO_Port, &GPIO_InitStruct);
 8003754:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003758:	4619      	mov	r1, r3
 800375a:	4830      	ldr	r0, [pc, #192]	; (800381c <MX_GPIO_Init+0x2f4>)
 800375c:	f002 ff74 	bl	8006648 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_TE_Pin */
  GPIO_InitStruct.Pin = LCD_TE_Pin;
 8003760:	2380      	movs	r3, #128	; 0x80
 8003762:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003764:	2300      	movs	r3, #0
 8003766:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003768:	2300      	movs	r3, #0
 800376a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(LCD_TE_GPIO_Port, &GPIO_InitStruct);
 800376c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003770:	4619      	mov	r1, r3
 8003772:	4827      	ldr	r0, [pc, #156]	; (8003810 <MX_GPIO_Init+0x2e8>)
 8003774:	f002 ff68 	bl	8006648 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_RST_Pin LEDx_Pin */
  GPIO_InitStruct.Pin = Audio_RST_Pin|LEDx_Pin;
 8003778:	23c0      	movs	r3, #192	; 0xc0
 800377a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800377c:	2301      	movs	r3, #1
 800377e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003780:	2300      	movs	r3, #0
 8003782:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003784:	2300      	movs	r3, #0
 8003786:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003788:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800378c:	4619      	mov	r1, r3
 800378e:	4822      	ldr	r0, [pc, #136]	; (8003818 <MX_GPIO_Init+0x2f0>)
 8003790:	f002 ff5a 	bl	8006648 <HAL_GPIO_Init>

  /*Configure GPIO pin : CTP_INT_Pin */
  GPIO_InitStruct.Pin = CTP_INT_Pin;
 8003794:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003798:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800379a:	4b21      	ldr	r3, [pc, #132]	; (8003820 <MX_GPIO_Init+0x2f8>)
 800379c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800379e:	2300      	movs	r3, #0
 80037a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CTP_INT_GPIO_Port, &GPIO_InitStruct);
 80037a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037a6:	4619      	mov	r1, r3
 80037a8:	481e      	ldr	r0, [pc, #120]	; (8003824 <MX_GPIO_Init+0x2fc>)
 80037aa:	f002 ff4d 	bl	8006648 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_CLK_Pin */
  GPIO_InitStruct.Pin = DCMI_CLK_Pin;
 80037ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80037b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037b4:	2302      	movs	r3, #2
 80037b6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037b8:	2300      	movs	r3, #0
 80037ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037bc:	2300      	movs	r3, #0
 80037be:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LPTIM2;
 80037c0:	230e      	movs	r3, #14
 80037c2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DCMI_CLK_GPIO_Port, &GPIO_InitStruct);
 80037c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037c8:	4619      	mov	r1, r3
 80037ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80037ce:	f002 ff3b 	bl	8006648 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin PC1 */
  GPIO_InitStruct.Pin = ARD_A5_Pin|GPIO_PIN_1;
 80037d2:	2303      	movs	r3, #3
 80037d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80037d6:	230b      	movs	r3, #11
 80037d8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037da:	2300      	movs	r3, #0
 80037dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80037de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037e2:	4619      	mov	r1, r3
 80037e4:	480c      	ldr	r0, [pc, #48]	; (8003818 <MX_GPIO_Init+0x2f0>)
 80037e6:	f002 ff2f 	bl	8006648 <HAL_GPIO_Init>

  /*Configure GPIO pin : DF_CKOUT_Pin */
  GPIO_InitStruct.Pin = DF_CKOUT_Pin;
 80037ea:	2304      	movs	r3, #4
 80037ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037ee:	2302      	movs	r3, #2
 80037f0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037f2:	2300      	movs	r3, #0
 80037f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037f6:	2300      	movs	r3, #0
 80037f8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80037fa:	2306      	movs	r3, #6
 80037fc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DF_CKOUT_GPIO_Port, &GPIO_InitStruct);
 80037fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003802:	4619      	mov	r1, r3
 8003804:	4804      	ldr	r0, [pc, #16]	; (8003818 <MX_GPIO_Init+0x2f0>)
 8003806:	f002 ff1f 	bl	8006648 <HAL_GPIO_Init>
 800380a:	e00d      	b.n	8003828 <MX_GPIO_Init+0x300>
 800380c:	40021000 	.word	0x40021000
 8003810:	48001c00 	.word	0x48001c00
 8003814:	48002000 	.word	0x48002000
 8003818:	48000800 	.word	0x48000800
 800381c:	48000400 	.word	0x48000400
 8003820:	10110000 	.word	0x10110000
 8003824:	48001800 	.word	0x48001800

  /*Configure GPIO pin : MFX_IRQ_OUT_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin;
 8003828:	2320      	movs	r3, #32
 800382a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800382c:	4b2a      	ldr	r3, [pc, #168]	; (80038d8 <MX_GPIO_Init+0x3b0>)
 800382e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003830:	2300      	movs	r3, #0
 8003832:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(MFX_IRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 8003834:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003838:	4619      	mov	r1, r3
 800383a:	4828      	ldr	r0, [pc, #160]	; (80038dc <MX_GPIO_Init+0x3b4>)
 800383c:	f002 ff04 	bl	8006648 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED3_Pin LED2_Pin LED4_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin|LED4_Pin;
 8003840:	2331      	movs	r3, #49	; 0x31
 8003842:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003844:	2301      	movs	r3, #1
 8003846:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003848:	2300      	movs	r3, #0
 800384a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800384c:	2300      	movs	r3, #0
 800384e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003850:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003854:	4619      	mov	r1, r3
 8003856:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800385a:	f002 fef5 	bl	8006648 <HAL_GPIO_Init>

  /*Configure GPIO pin : JOY_RIGHT_Pin */
  GPIO_InitStruct.Pin = JOY_RIGHT_Pin;
 800385e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003862:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003864:	2300      	movs	r3, #0
 8003866:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003868:	2302      	movs	r3, #2
 800386a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(JOY_RIGHT_GPIO_Port, &GPIO_InitStruct);
 800386c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003870:	4619      	mov	r1, r3
 8003872:	481b      	ldr	r0, [pc, #108]	; (80038e0 <MX_GPIO_Init+0x3b8>)
 8003874:	f002 fee8 	bl	8006648 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_A4_Pin */
  GPIO_InitStruct.Pin = ARD_A4_Pin;
 8003878:	2302      	movs	r3, #2
 800387a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800387c:	230b      	movs	r3, #11
 800387e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003880:	2300      	movs	r3, #0
 8003882:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ARD_A4_GPIO_Port, &GPIO_InitStruct);
 8003884:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003888:	4619      	mov	r1, r3
 800388a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800388e:	f002 fedb 	bl	8006648 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED5_Pin LED7_Pin */
  GPIO_InitStruct.Pin = LED5_Pin|LED7_Pin;
 8003892:	f241 0304 	movw	r3, #4100	; 0x1004
 8003896:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003898:	2301      	movs	r3, #1
 800389a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800389c:	2300      	movs	r3, #0
 800389e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038a0:	2300      	movs	r3, #0
 80038a2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80038a8:	4619      	mov	r1, r3
 80038aa:	480e      	ldr	r0, [pc, #56]	; (80038e4 <MX_GPIO_Init+0x3bc>)
 80038ac:	f002 fecc 	bl	8006648 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 80038b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80038b4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80038b6:	2311      	movs	r3, #17
 80038b8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038ba:	2300      	movs	r3, #0
 80038bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038be:	2300      	movs	r3, #0
 80038c0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80038c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80038c6:	4619      	mov	r1, r3
 80038c8:	4806      	ldr	r0, [pc, #24]	; (80038e4 <MX_GPIO_Init+0x3bc>)
 80038ca:	f002 febd 	bl	8006648 <HAL_GPIO_Init>

}
 80038ce:	bf00      	nop
 80038d0:	3738      	adds	r7, #56	; 0x38
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}
 80038d6:	bf00      	nop
 80038d8:	10110000 	.word	0x10110000
 80038dc:	48000800 	.word	0x48000800
 80038e0:	48001400 	.word	0x48001400
 80038e4:	48000400 	.word	0x48000400

080038e8 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 80038f0:	f010 fac4 	bl	8013e7c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {

    osDelay(1 / portTICK_PERIOD_MS);
 80038f4:	2001      	movs	r0, #1
 80038f6:	f00d fa91 	bl	8010e1c <osDelay>
 80038fa:	e7fb      	b.n	80038f4 <StartDefaultTask+0xc>

080038fc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b082      	sub	sp, #8
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a04      	ldr	r2, [pc, #16]	; (800391c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d101      	bne.n	8003912 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800390e:	f001 fd45 	bl	800539c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003912:	bf00      	nop
 8003914:	3708      	adds	r7, #8
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	40001000 	.word	0x40001000

08003920 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003920:	b480      	push	{r7}
 8003922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003924:	bf00      	nop
 8003926:	46bd      	mov	sp, r7
 8003928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392c:	4770      	bx	lr
	...

08003930 <mqtt_Connect>:


//int32_t transport_socket;


ESP8266_StatusTypeDef mqtt_Connect(void) {
 8003930:	b580      	push	{r7, lr}
 8003932:	b0ba      	sub	sp, #232	; 0xe8
 8003934:	af00      	add	r7, sp, #0
	//MQTTTransport transporter;
	//int32_t result;
	int32_t length;
	unsigned char buffer[128];

	ESP8266_StatusTypeDef Status = ESP8266_OK;
 8003936:	2300      	movs	r3, #0
 8003938:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
	int32_t internalState = 0;
 800393c:	2300      	movs	r3, #0
 800393e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
	int32_t trial = 0;
 8003942:	2300      	movs	r3, #0
 8003944:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
	MQTTPacket_connectData connectData = MQTTPacket_connectData_initializer;
 8003948:	4a2c      	ldr	r2, [pc, #176]	; (80039fc <mqtt_Connect+0xcc>)
 800394a:	463b      	mov	r3, r7
 800394c:	4611      	mov	r1, r2
 800394e:	2258      	movs	r2, #88	; 0x58
 8003950:	4618      	mov	r0, r3
 8003952:	f011 f8eb 	bl	8014b2c <memcpy>

	while (trial < TRIAL_CONNECTION_TIME) {
 8003956:	e046      	b.n	80039e6 <mqtt_Connect+0xb6>
		switch (internalState) {
 8003958:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800395c:	2b01      	cmp	r3, #1
 800395e:	d042      	beq.n	80039e6 <mqtt_Connect+0xb6>
 8003960:	2b02      	cmp	r3, #2
 8003962:	d039      	beq.n	80039d8 <mqtt_Connect+0xa8>
 8003964:	2b00      	cmp	r3, #0
 8003966:	d000      	beq.n	800396a <mqtt_Connect+0x3a>
 8003968:	e03d      	b.n	80039e6 <mqtt_Connect+0xb6>
			//transporter.state = 0;

			// Populate the connect struct.


			connectData.MQTTVersion = 3; //4
 800396a:	2303      	movs	r3, #3
 800396c:	723b      	strb	r3, [r7, #8]
			connectData.clientID.cstring = "fede";
 800396e:	4b24      	ldr	r3, [pc, #144]	; (8003a00 <mqtt_Connect+0xd0>)
 8003970:	60fb      	str	r3, [r7, #12]
			connectData.keepAliveInterval = CONNECTION_KEEPALIVE_S * 2;
 8003972:	2378      	movs	r3, #120	; 0x78
 8003974:	833b      	strh	r3, [r7, #24]
			//connectData.willFlag = 1;
			//connectData.will.qos = 2;
			memset((char*)buffer, '\0', strlen((char*)buffer));
 8003976:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800397a:	4618      	mov	r0, r3
 800397c:	f7fc fc38 	bl	80001f0 <strlen>
 8003980:	4602      	mov	r2, r0
 8003982:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003986:	2100      	movs	r1, #0
 8003988:	4618      	mov	r0, r3
 800398a:	f011 f8da 	bl	8014b42 <memset>
			length = MQTTSerialize_connect(buffer, sizeof(buffer),
 800398e:	463a      	mov	r2, r7
 8003990:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003994:	2180      	movs	r1, #128	; 0x80
 8003996:	4618      	mov	r0, r3
 8003998:	f7fd fea8 	bl	80016ec <MQTTSerialize_connect>
 800399c:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8
					&connectData);

			// Send CONNECT to the mqtt broker.

			Status = ESP_SendData(buffer, length);
 80039a0:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 80039a4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80039a8:	4611      	mov	r1, r2
 80039aa:	4618      	mov	r0, r3
 80039ac:	f7fd fc58 	bl	8001260 <ESP_SendData>
 80039b0:	4603      	mov	r3, r0
 80039b2:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7

			//if ((result = transport_sendPacketBuffer(transport_socket, buffer,length)) == length) {
			if (Status == ESP8266_OK) {
 80039b6:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d103      	bne.n	80039c6 <mqtt_Connect+0x96>
				//Status = ESP8266_OK;
				internalState = 2;			//internalState++;
 80039be:	2302      	movs	r3, #2
 80039c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80039c4:	e00f      	b.n	80039e6 <mqtt_Connect+0xb6>
			} else {
				//Status = ESP8266_ERROR;
				internalState = 0;
 80039c6:	2300      	movs	r3, #0
 80039c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
				trial++;
 80039cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80039d0:	3301      	adds	r3, #1
 80039d2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
			}
			break;
 80039d6:	e006      	b.n	80039e6 <mqtt_Connect+0xb6>
					break;
				}
			}*/
			break;
		case 2:
			Status = ESP8266_OK;
 80039d8:	2300      	movs	r3, #0
 80039da:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
			trial = TRIAL_CONNECTION_TIME;
 80039de:	2305      	movs	r3, #5
 80039e0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
			break;
 80039e4:	bf00      	nop
	while (trial < TRIAL_CONNECTION_TIME) {
 80039e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80039ea:	2b04      	cmp	r3, #4
 80039ec:	ddb4      	ble.n	8003958 <mqtt_Connect+0x28>
		}
	}

	return Status;
 80039ee:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	37e8      	adds	r7, #232	; 0xe8
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	bf00      	nop
 80039fc:	08017bec 	.word	0x08017bec
 8003a00:	08017be4 	.word	0x08017be4

08003a04 <mqtt_Publisher>:

ESP8266_StatusTypeDef mqtt_Publisher(dataMqtt_t *data){
 8003a04:	b5b0      	push	{r4, r5, r7, lr}
 8003a06:	b0b2      	sub	sp, #200	; 0xc8
 8003a08:	af08      	add	r7, sp, #32
 8003a0a:	6078      	str	r0, [r7, #4]
	unsigned char buffer[128];
	int32_t length;
	int32_t trial = 0;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	int32_t internalState = 0;
 8003a12:	2300      	movs	r3, #0
 8003a14:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	ESP8266_StatusTypeDef Status = ESP8266_OK;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f

	// Populate the publish message.
	MQTTString topicString = MQTTString_initializer;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	60bb      	str	r3, [r7, #8]
 8003a22:	2300      	movs	r3, #0
 8003a24:	60fb      	str	r3, [r7, #12]
 8003a26:	2300      	movs	r3, #0
 8003a28:	613b      	str	r3, [r7, #16]
	topicString.cstring = data->topic;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	60bb      	str	r3, [r7, #8]
	int qos = 0;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	memset((char*)buffer, '\0', strlen((char*)buffer));
 8003a34:	f107 0314 	add.w	r3, r7, #20
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f7fc fbd9 	bl	80001f0 <strlen>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	f107 0314 	add.w	r3, r7, #20
 8003a44:	2100      	movs	r1, #0
 8003a46:	4618      	mov	r0, r3
 8003a48:	f011 f87b 	bl	8014b42 <memset>
	//strcat((char*)data->data, "\r\n");// OJO QUE PUEDE QUE ALGUNOS ENVIOS NECESITEN ESTE \R\N
	length = MQTTSerialize_publish(buffer, sizeof(buffer), 0, qos, 0, 0,
			topicString, data->data, strlen((char*)data->data));
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	f103 0414 	add.w	r4, r3, #20
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	3314      	adds	r3, #20
 8003a56:	4618      	mov	r0, r3
 8003a58:	f7fc fbca 	bl	80001f0 <strlen>
 8003a5c:	4603      	mov	r3, r0
	length = MQTTSerialize_publish(buffer, sizeof(buffer), 0, qos, 0, 0,
 8003a5e:	f107 0514 	add.w	r5, r7, #20
 8003a62:	9306      	str	r3, [sp, #24]
 8003a64:	9405      	str	r4, [sp, #20]
 8003a66:	ac02      	add	r4, sp, #8
 8003a68:	f107 0308 	add.w	r3, r7, #8
 8003a6c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003a70:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003a74:	2300      	movs	r3, #0
 8003a76:	9301      	str	r3, [sp, #4]
 8003a78:	2300      	movs	r3, #0
 8003a7a:	9300      	str	r3, [sp, #0]
 8003a7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003a80:	2200      	movs	r2, #0
 8003a82:	2180      	movs	r1, #128	; 0x80
 8003a84:	4628      	mov	r0, r5
 8003a86:	f7fe f84a 	bl	8001b1e <MQTTSerialize_publish>
 8003a8a:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94

	// Send PUBLISH to the mqtt broker.
	while (trial < TRIAL_CONNECTION_TIME) {
 8003a8e:	e02b      	b.n	8003ae8 <mqtt_Publisher+0xe4>
		switch (internalState) {
 8003a90:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d002      	beq.n	8003a9e <mqtt_Publisher+0x9a>
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d01e      	beq.n	8003ada <mqtt_Publisher+0xd6>
 8003a9c:	e024      	b.n	8003ae8 <mqtt_Publisher+0xe4>
				case 0:
					Status = ESP_SendData(buffer, length);
 8003a9e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003aa2:	f107 0314 	add.w	r3, r7, #20
 8003aa6:	4611      	mov	r1, r2
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f7fd fbd9 	bl	8001260 <ESP_SendData>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f

					if (Status == ESP8266_OK){//(result = transport_sendPacketBuffer(transport_socket, buffer, length)) == length) {
 8003ab4:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d105      	bne.n	8003ac8 <mqtt_Publisher+0xc4>
						internalState++;
 8003abc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003ac0:	3301      	adds	r3, #1
 8003ac2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003ac6:	e00f      	b.n	8003ae8 <mqtt_Publisher+0xe4>
					} else {
						internalState = 0;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						trial++;
 8003ace:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003ad2:	3301      	adds	r3, #1
 8003ad4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
					}
				break;
 8003ad8:	e006      	b.n	8003ae8 <mqtt_Publisher+0xe4>
				case 1:
					Status = ESP8266_OK;
 8003ada:	2300      	movs	r3, #0
 8003adc:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
					trial = TRIAL_CONNECTION_TIME;
 8003ae0:	2305      	movs	r3, #5
 8003ae2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
					break;
 8003ae6:	bf00      	nop
	while (trial < TRIAL_CONNECTION_TIME) {
 8003ae8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003aec:	2b04      	cmp	r3, #4
 8003aee:	ddcf      	ble.n	8003a90 <mqtt_Publisher+0x8c>
		}
	}
	return Status;
 8003af0:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	37a8      	adds	r7, #168	; 0xa8
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bdb0      	pop	{r4, r5, r7, pc}

08003afc <mqtt_SubscriberPacket>:

	}
	return Status;
}

ESP8266_StatusTypeDef mqtt_SubscriberPacket(char *topic) {
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b0ae      	sub	sp, #184	; 0xb8
 8003b00:	af04      	add	r7, sp, #16
 8003b02:	6078      	str	r0, [r7, #4]
	int length;
	unsigned char buffer[128];
	ESP8266_StatusTypeDef Status = ESP8266_OK;
 8003b04:	2300      	movs	r3, #0
 8003b06:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
	int32_t trial = 0;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	int32_t internalState = 0;
 8003b10:	2300      	movs	r3, #0
 8003b12:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

	// Populate the subscribe message.
	MQTTString topicFilters[1] = { MQTTString_initializer };
 8003b16:	2300      	movs	r3, #0
 8003b18:	60fb      	str	r3, [r7, #12]
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	613b      	str	r3, [r7, #16]
 8003b1e:	2300      	movs	r3, #0
 8003b20:	617b      	str	r3, [r7, #20]
	topicFilters[0].cstring = topic;//"test/rgb";
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	60fb      	str	r3, [r7, #12]
	int requestedQoSs[1] = { 0 };
 8003b26:	2300      	movs	r3, #0
 8003b28:	60bb      	str	r3, [r7, #8]
	length = MQTTSerialize_subscribe(buffer, sizeof(buffer), 0, 1, 1,
 8003b2a:	f107 0018 	add.w	r0, r7, #24
 8003b2e:	f107 0308 	add.w	r3, r7, #8
 8003b32:	9302      	str	r3, [sp, #8]
 8003b34:	f107 030c 	add.w	r3, r7, #12
 8003b38:	9301      	str	r3, [sp, #4]
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	9300      	str	r3, [sp, #0]
 8003b3e:	2301      	movs	r3, #1
 8003b40:	2200      	movs	r2, #0
 8003b42:	2180      	movs	r1, #128	; 0x80
 8003b44:	f7fe f889 	bl	8001c5a <MQTTSerialize_subscribe>
 8003b48:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
			topicFilters, requestedQoSs);

	// Send SUBSCRIBE to the mqtt broker.
	while (trial < TRIAL_CONNECTION_TIME) {
 8003b4c:	e02b      	b.n	8003ba6 <mqtt_SubscriberPacket+0xaa>
		switch (internalState) {
 8003b4e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d002      	beq.n	8003b5c <mqtt_SubscriberPacket+0x60>
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d01e      	beq.n	8003b98 <mqtt_SubscriberPacket+0x9c>
 8003b5a:	e024      	b.n	8003ba6 <mqtt_SubscriberPacket+0xaa>
		case 0:
			Status = ESP_SendData(buffer, length);
 8003b5c:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8003b60:	f107 0318 	add.w	r3, r7, #24
 8003b64:	4611      	mov	r1, r2
 8003b66:	4618      	mov	r0, r3
 8003b68:	f7fd fb7a 	bl	8001260 <ESP_SendData>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

			if (Status == ESP8266_OK){//(result = transport_sendPacketBuffer(transport_socket, buffer, length)) == length) {
 8003b72:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d105      	bne.n	8003b86 <mqtt_SubscriberPacket+0x8a>
				internalState++;
 8003b7a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003b7e:	3301      	adds	r3, #1
 8003b80:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003b84:	e00f      	b.n	8003ba6 <mqtt_SubscriberPacket+0xaa>
			} else {
				internalState = 0;
 8003b86:	2300      	movs	r3, #0
 8003b88:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
				trial++;
 8003b8c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003b90:	3301      	adds	r3, #1
 8003b92:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			}
			break;
 8003b96:	e006      	b.n	8003ba6 <mqtt_SubscriberPacket+0xaa>
		case 1:
			Status = ESP8266_OK;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			trial = TRIAL_CONNECTION_TIME;
 8003b9e:	2305      	movs	r3, #5
 8003ba0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			break;
 8003ba4:	bf00      	nop
	while (trial < TRIAL_CONNECTION_TIME) {
 8003ba6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003baa:	2b04      	cmp	r3, #4
 8003bac:	ddcf      	ble.n	8003b4e <mqtt_SubscriberPacket+0x52>
		}
	}
	return Status;
 8003bae:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	37a8      	adds	r7, #168	; 0xa8
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}

08003bba <mqtt_SubscriberReceive>:

	return Status;
}*/


ESP8266_StatusTypeDef mqtt_SubscriberReceive(dataMqtt_t *data){//char topic[], char *pData, uint32_t *length) {
 8003bba:	b580      	push	{r7, lr}
 8003bbc:	b084      	sub	sp, #16
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	6078      	str	r0, [r7, #4]
	ESP8266_StatusTypeDef Status = ESP8266_OK;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	73fb      	strb	r3, [r7, #15]
	//uint8_t dato[MQTT_BUFFERSIZE];


	//alocate memory for the receiving buffer
	//dato = (uint8_t*) malloc(MQTT_BUFFERSIZE * sizeof(uint8_t));
	memset(data->data, '\0', MQTT_BUFFERSIZE);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	3314      	adds	r3, #20
 8003bca:	2280      	movs	r2, #128	; 0x80
 8003bcc:	2100      	movs	r1, #0
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f010 ffb7 	bl	8014b42 <memset>
	ESP_ReceiveData(data->data, MQTT_BUFFERSIZE, &data->length);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	f103 0014 	add.w	r0, r3, #20
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	3394      	adds	r3, #148	; 0x94
 8003bde:	461a      	mov	r2, r3
 8003be0:	2180      	movs	r1, #128	; 0x80
 8003be2:	f7fd fb7d 	bl	80012e0 <ESP_ReceiveData>
	//strcpy(*(pData), (char*)dato);	//ACA NO ME DEVUELVE EL ARREGLO
	//*(length) = RetLength;
	//*(pData) = findIntData(topic, dato, RetLength);
	//free(dato);

	return Status;
 8003be6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3710      	adds	r7, #16
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}

08003bf0 <initTasks>:
void subTask(void *argument);
void analizeTask(void *argument);
void printConsoleTask(void *argument);
void buttonsTask(void *argument);

void initTasks(void) {
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b086      	sub	sp, #24
 8003bf4:	af02      	add	r7, sp, #8

	HAL_UART_F_Init();
 8003bf6:	f001 fb4d 	bl	8005294 <HAL_UART_F_Init>

	/* Led initialize */
	int i;
	uint8_t flag_error_mem = 0;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	72fb      	strb	r3, [r7, #11]

	//led init
	for(i = 0; i < LED_COUNT; i++){
 8003bfe:	2300      	movs	r3, #0
 8003c00:	60fb      	str	r3, [r7, #12]
 8003c02:	e008      	b.n	8003c16 <initTasks+0x26>
		vLedWrite(i, GPIO_PIN_RESET);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	2100      	movs	r1, #0
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f7fe fe82 	bl	8002914 <vLedWrite>
	for(i = 0; i < LED_COUNT; i++){
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	3301      	adds	r3, #1
 8003c14:	60fb      	str	r3, [r7, #12]
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2b06      	cmp	r3, #6
 8003c1a:	ddf3      	ble.n	8003c04 <initTasks+0x14>
	}

	//button set
	button_down.GPIOx = JOY_DOWN_GPIO_Port;
 8003c1c:	4b46      	ldr	r3, [pc, #280]	; (8003d38 <initTasks+0x148>)
 8003c1e:	4a47      	ldr	r2, [pc, #284]	; (8003d3c <initTasks+0x14c>)
 8003c20:	601a      	str	r2, [r3, #0]
	button_down.GPIO_Pin = JOY_DOWN_Pin;
 8003c22:	4b45      	ldr	r3, [pc, #276]	; (8003d38 <initTasks+0x148>)
 8003c24:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c28:	809a      	strh	r2, [r3, #4]

	//sensor check
	if (HAL_I2C_IsDeviceReady(&hi2c1, BMP280_dev_address, 2, 100) == HAL_OK) {
 8003c2a:	2364      	movs	r3, #100	; 0x64
 8003c2c:	2202      	movs	r2, #2
 8003c2e:	21ee      	movs	r1, #238	; 0xee
 8003c30:	4843      	ldr	r0, [pc, #268]	; (8003d40 <initTasks+0x150>)
 8003c32:	f003 fa4f 	bl	80070d4 <HAL_I2C_IsDeviceReady>
 8003c36:	4603      	mov	r3, r0
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d109      	bne.n	8003c50 <initTasks+0x60>
		BMP280_init(&dev);
 8003c3c:	4841      	ldr	r0, [pc, #260]	; (8003d44 <initTasks+0x154>)
 8003c3e:	f7fe f95a 	bl	8001ef6 <BMP280_init>
		BMP280_calc_values(&dev);
 8003c42:	4840      	ldr	r0, [pc, #256]	; (8003d44 <initTasks+0x154>)
 8003c44:	f7fe f974 	bl	8001f30 <BMP280_calc_values>
		dev.data.init_height = dev.data.altitude;
 8003c48:	4b3e      	ldr	r3, [pc, #248]	; (8003d44 <initTasks+0x154>)
 8003c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c4c:	4a3d      	ldr	r2, [pc, #244]	; (8003d44 <initTasks+0x154>)
 8003c4e:	6313      	str	r3, [r2, #48]	; 0x30
	}


	strcpy((char*)dataSub.topic, topic_sub2);
 8003c50:	493d      	ldr	r1, [pc, #244]	; (8003d48 <initTasks+0x158>)
 8003c52:	483e      	ldr	r0, [pc, #248]	; (8003d4c <initTasks+0x15c>)
 8003c54:	f011 fb96 	bl	8015384 <strcpy>

	xSemaphoreMutexUart = xSemaphoreCreateMutex();
 8003c58:	2001      	movs	r0, #1
 8003c5a:	f00d fb4c 	bl	80112f6 <xQueueCreateMutex>
 8003c5e:	4602      	mov	r2, r0
 8003c60:	4b3b      	ldr	r3, [pc, #236]	; (8003d50 <initTasks+0x160>)
 8003c62:	601a      	str	r2, [r3, #0]
	//xSemaphorePub = xSemaphoreCreateBinary();

	xQueuePrintConsole = xQueueCreate(100, sizeof(uint8_t));
 8003c64:	2200      	movs	r2, #0
 8003c66:	2101      	movs	r1, #1
 8003c68:	2064      	movs	r0, #100	; 0x64
 8003c6a:	f00d fac8 	bl	80111fe <xQueueGenericCreate>
 8003c6e:	4602      	mov	r2, r0
 8003c70:	4b38      	ldr	r3, [pc, #224]	; (8003d54 <initTasks+0x164>)
 8003c72:	601a      	str	r2, [r3, #0]

	xQueueDataRx = xQueueCreate(5, sizeof(dataMqtt_t));
 8003c74:	2200      	movs	r2, #0
 8003c76:	2198      	movs	r1, #152	; 0x98
 8003c78:	2005      	movs	r0, #5
 8003c7a:	f00d fac0 	bl	80111fe <xQueueGenericCreate>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	4b35      	ldr	r3, [pc, #212]	; (8003d58 <initTasks+0x168>)
 8003c82:	601a      	str	r2, [r3, #0]
	//xSemaphorePub != NULL && xSemaphoreSub != NULL &&
	if (xSemaphoreMutexUart != NULL && xQueueDataRx != NULL && xQueuePrintConsole != NULL) {
 8003c84:	4b32      	ldr	r3, [pc, #200]	; (8003d50 <initTasks+0x160>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d043      	beq.n	8003d14 <initTasks+0x124>
 8003c8c:	4b32      	ldr	r3, [pc, #200]	; (8003d58 <initTasks+0x168>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d03f      	beq.n	8003d14 <initTasks+0x124>
 8003c94:	4b2f      	ldr	r3, [pc, #188]	; (8003d54 <initTasks+0x164>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d03b      	beq.n	8003d14 <initTasks+0x124>
		BaseType_t res = xTaskCreate(wifiConnectTask, "wifi", STACK_SIZE, 0,
 8003c9c:	4b2f      	ldr	r3, [pc, #188]	; (8003d5c <initTasks+0x16c>)
 8003c9e:	9301      	str	r3, [sp, #4]
 8003ca0:	2320      	movs	r3, #32
 8003ca2:	9300      	str	r3, [sp, #0]
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003caa:	492d      	ldr	r1, [pc, #180]	; (8003d60 <initTasks+0x170>)
 8003cac:	482d      	ldr	r0, [pc, #180]	; (8003d64 <initTasks+0x174>)
 8003cae:	f00e f915 	bl	8011edc <xTaskCreate>
 8003cb2:	6078      	str	r0, [r7, #4]
				(osPriority_t) osPriorityAboveNormal, &wifiTask);
		if (res != pdPASS) {
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d004      	beq.n	8003cc4 <initTasks+0xd4>
			printf("error creacion de tarea wifi\r\n");
 8003cba:	482b      	ldr	r0, [pc, #172]	; (8003d68 <initTasks+0x178>)
 8003cbc:	f011 fb2a 	bl	8015314 <puts>
			flag_error_mem = 1;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	72fb      	strb	r3, [r7, #11]
		}
		res = xTaskCreate(ledTask, "led", 128, 0,
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	9301      	str	r3, [sp, #4]
 8003cc8:	2318      	movs	r3, #24
 8003cca:	9300      	str	r3, [sp, #0]
 8003ccc:	2300      	movs	r3, #0
 8003cce:	2280      	movs	r2, #128	; 0x80
 8003cd0:	4926      	ldr	r1, [pc, #152]	; (8003d6c <initTasks+0x17c>)
 8003cd2:	4827      	ldr	r0, [pc, #156]	; (8003d70 <initTasks+0x180>)
 8003cd4:	f00e f902 	bl	8011edc <xTaskCreate>
 8003cd8:	6078      	str	r0, [r7, #4]
				(osPriority_t) osPriorityNormal, 0);
		if (res != pdPASS) {
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2b01      	cmp	r3, #1
 8003cde:	d004      	beq.n	8003cea <initTasks+0xfa>
			printf("error creacion de tarea led\r\n");
 8003ce0:	4824      	ldr	r0, [pc, #144]	; (8003d74 <initTasks+0x184>)
 8003ce2:	f011 fb17 	bl	8015314 <puts>
			flag_error_mem = 1;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	72fb      	strb	r3, [r7, #11]
		}
		res = xTaskCreate(printConsoleTask, "print", STACK_SIZE, 0,
 8003cea:	2300      	movs	r3, #0
 8003cec:	9301      	str	r3, [sp, #4]
 8003cee:	2320      	movs	r3, #32
 8003cf0:	9300      	str	r3, [sp, #0]
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003cf8:	491f      	ldr	r1, [pc, #124]	; (8003d78 <initTasks+0x188>)
 8003cfa:	4820      	ldr	r0, [pc, #128]	; (8003d7c <initTasks+0x18c>)
 8003cfc:	f00e f8ee 	bl	8011edc <xTaskCreate>
 8003d00:	6078      	str	r0, [r7, #4]
						(osPriority_t) osPriorityAboveNormal, 0);
		if (res != pdPASS) {
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d00b      	beq.n	8003d20 <initTasks+0x130>
			printf("error creacion de tarea led\r\n");
 8003d08:	481a      	ldr	r0, [pc, #104]	; (8003d74 <initTasks+0x184>)
 8003d0a:	f011 fb03 	bl	8015314 <puts>
			flag_error_mem = 1;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	72fb      	strb	r3, [r7, #11]
	if (xSemaphoreMutexUart != NULL && xQueueDataRx != NULL && xQueuePrintConsole != NULL) {
 8003d12:	e005      	b.n	8003d20 <initTasks+0x130>
			printf("error creacion de tarea analize\r\n");
			flag_error_mem = 1;

		}*/
	} else {
		printf("error creacion de semaforo\r\n");
 8003d14:	481a      	ldr	r0, [pc, #104]	; (8003d80 <initTasks+0x190>)
 8003d16:	f011 fafd 	bl	8015314 <puts>
		flag_error_mem = 1;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	72fb      	strb	r3, [r7, #11]
 8003d1e:	e000      	b.n	8003d22 <initTasks+0x132>
	if (xSemaphoreMutexUart != NULL && xQueueDataRx != NULL && xQueuePrintConsole != NULL) {
 8003d20:	bf00      	nop
	}

	if(flag_error_mem == 1)
 8003d22:	7afb      	ldrb	r3, [r7, #11]
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d103      	bne.n	8003d30 <initTasks+0x140>
		vLedWrite(LED_4, GPIO_PIN_SET);
 8003d28:	2101      	movs	r1, #1
 8003d2a:	2003      	movs	r0, #3
 8003d2c:	f7fe fdf2 	bl	8002914 <vLedWrite>

}
 8003d30:	bf00      	nop
 8003d32:	3710      	adds	r7, #16
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	2000ebe0 	.word	0x2000ebe0
 8003d3c:	48002000 	.word	0x48002000
 8003d40:	2000e544 	.word	0x2000e544
 8003d44:	2000eb00 	.word	0x2000eb00
 8003d48:	20000040 	.word	0x20000040
 8003d4c:	2000eb38 	.word	0x2000eb38
 8003d50:	2000eb34 	.word	0x2000eb34
 8003d54:	2000ebd0 	.word	0x2000ebd0
 8003d58:	2000eafc 	.word	0x2000eafc
 8003d5c:	2000ebd8 	.word	0x2000ebd8
 8003d60:	08017c50 	.word	0x08017c50
 8003d64:	08003d85 	.word	0x08003d85
 8003d68:	08017c58 	.word	0x08017c58
 8003d6c:	08017c78 	.word	0x08017c78
 8003d70:	08004081 	.word	0x08004081
 8003d74:	08017c7c 	.word	0x08017c7c
 8003d78:	08017c9c 	.word	0x08017c9c
 8003d7c:	080040a5 	.word	0x080040a5
 8003d80:	08017ca4 	.word	0x08017ca4

08003d84 <wifiConnectTask>:

void wifiConnectTask(void *argument) {
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b088      	sub	sp, #32
 8003d88:	af02      	add	r7, sp, #8
 8003d8a:	6078      	str	r0, [r7, #4]
	//uint8_t info[60] = "Conectando a wifi, Espere por favor.. \r\n";
	ESP8266_StatusTypeDef Status;
	//ESP8266_ConnectionInfoTypeDef connection_info;
	//esp_state state_esp = INIT;
	//esp8266_broker_setup(&connection_info);
	int internalState = 0;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	617b      	str	r3, [r7, #20]
	TickType_t t = xTaskGetTickCount();
 8003d90:	f00e fc16 	bl	80125c0 <xTaskGetTickCount>
 8003d94:	4603      	mov	r3, r0
 8003d96:	60bb      	str	r3, [r7, #8]
	printf("Conectando a wifi, Espere por favor.. \r\n");
 8003d98:	48a1      	ldr	r0, [pc, #644]	; (8004020 <wifiConnectTask+0x29c>)
 8003d9a:	f011 fabb 	bl	8015314 <puts>
	for (;;) {
		switch (internalState) {
 8003d9e:	697b      	ldr	r3, [r7, #20]
 8003da0:	2b06      	cmp	r3, #6
 8003da2:	f200 8138 	bhi.w	8004016 <wifiConnectTask+0x292>
 8003da6:	a201      	add	r2, pc, #4	; (adr r2, 8003dac <wifiConnectTask+0x28>)
 8003da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dac:	08003dc9 	.word	0x08003dc9
 8003db0:	08003e07 	.word	0x08003e07
 8003db4:	08003e3b 	.word	0x08003e3b
 8003db8:	08003e6b 	.word	0x08003e6b
 8003dbc:	08003eb3 	.word	0x08003eb3
 8003dc0:	08003ee3 	.word	0x08003ee3
 8003dc4:	08003ff5 	.word	0x08003ff5
		case 0:
			// Turn the LED off.
			vLedWrite(LED_2, GPIO_PIN_RESET);
 8003dc8:	2100      	movs	r1, #0
 8003dca:	2001      	movs	r0, #1
 8003dcc:	f7fe fda2 	bl	8002914 <vLedWrite>
			// Connect to wifi (restore to default first).
			Status = ESP_ConnectWifi(true, WIFI_AP_SSID, WIFI_AP_PASS);
 8003dd0:	4a94      	ldr	r2, [pc, #592]	; (8004024 <wifiConnectTask+0x2a0>)
 8003dd2:	4995      	ldr	r1, [pc, #596]	; (8004028 <wifiConnectTask+0x2a4>)
 8003dd4:	2001      	movs	r0, #1
 8003dd6:	f7fd f919 	bl	800100c <ESP_ConnectWifi>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	74fb      	strb	r3, [r7, #19]
			if (Status == ESP8266_OK) {
 8003dde:	7cfb      	ldrb	r3, [r7, #19]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d107      	bne.n	8003df4 <wifiConnectTask+0x70>
				// To the next state.
				internalState++;
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	3301      	adds	r3, #1
 8003de8:	617b      	str	r3, [r7, #20]
				vLedWrite(LED_3, GPIO_PIN_RESET);
 8003dea:	2100      	movs	r1, #0
 8003dec:	2002      	movs	r0, #2
 8003dee:	f7fe fd91 	bl	8002914 <vLedWrite>
			else{
				if (Status == ESP8266_ERROR)
					vLedWrite(LED_3, GPIO_PIN_SET);
			}

			break;
 8003df2:	e105      	b.n	8004000 <wifiConnectTask+0x27c>
				if (Status == ESP8266_ERROR)
 8003df4:	7cfb      	ldrb	r3, [r7, #19]
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	f040 8102 	bne.w	8004000 <wifiConnectTask+0x27c>
					vLedWrite(LED_3, GPIO_PIN_SET);
 8003dfc:	2101      	movs	r1, #1
 8003dfe:	2002      	movs	r0, #2
 8003e00:	f7fe fd88 	bl	8002914 <vLedWrite>
			break;
 8003e04:	e0fc      	b.n	8004000 <wifiConnectTask+0x27c>
		case 1:
			// Wait 1sec.
			Status = ESP_Delay(1000);
 8003e06:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003e0a:	f7fd f8d1 	bl	8000fb0 <ESP_Delay>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	74fb      	strb	r3, [r7, #19]
			if (Status == ESP8266_OK) {
 8003e12:	7cfb      	ldrb	r3, [r7, #19]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d107      	bne.n	8003e28 <wifiConnectTask+0xa4>
				// To the next state.
				internalState++;
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	3301      	adds	r3, #1
 8003e1c:	617b      	str	r3, [r7, #20]
				vLedWrite(LED_3, GPIO_PIN_RESET);
 8003e1e:	2100      	movs	r1, #0
 8003e20:	2002      	movs	r0, #2
 8003e22:	f7fe fd77 	bl	8002914 <vLedWrite>
			}
			else{
				if (Status == ESP8266_ERROR)
					vLedWrite(LED_3, GPIO_PIN_SET);
			}
			break;
 8003e26:	e0ed      	b.n	8004004 <wifiConnectTask+0x280>
				if (Status == ESP8266_ERROR)
 8003e28:	7cfb      	ldrb	r3, [r7, #19]
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	f040 80ea 	bne.w	8004004 <wifiConnectTask+0x280>
					vLedWrite(LED_3, GPIO_PIN_SET);
 8003e30:	2101      	movs	r1, #1
 8003e32:	2002      	movs	r0, #2
 8003e34:	f7fe fd6e 	bl	8002914 <vLedWrite>
			break;
 8003e38:	e0e4      	b.n	8004004 <wifiConnectTask+0x280>
		case 2:
			// Check the wifi connection status.
			Status = ESP_IsConnectedWifi();
 8003e3a:	f7fd f98f 	bl	800115c <ESP_IsConnectedWifi>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	74fb      	strb	r3, [r7, #19]
			if (Status == ESP8266_OK) {
 8003e42:	7cfb      	ldrb	r3, [r7, #19]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d107      	bne.n	8003e58 <wifiConnectTask+0xd4>
				// To the next state.
				internalState++;
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	3301      	adds	r3, #1
 8003e4c:	617b      	str	r3, [r7, #20]
				vLedWrite(LED_3, GPIO_PIN_RESET);
 8003e4e:	2100      	movs	r1, #0
 8003e50:	2002      	movs	r0, #2
 8003e52:	f7fe fd5f 	bl	8002914 <vLedWrite>
			}
			else{
				if (Status == ESP8266_ERROR)
					vLedWrite(LED_3, GPIO_PIN_SET);
			}
			break;
 8003e56:	e0d7      	b.n	8004008 <wifiConnectTask+0x284>
				if (Status == ESP8266_ERROR)
 8003e58:	7cfb      	ldrb	r3, [r7, #19]
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	f040 80d4 	bne.w	8004008 <wifiConnectTask+0x284>
					vLedWrite(LED_3, GPIO_PIN_SET);
 8003e60:	2101      	movs	r1, #1
 8003e62:	2002      	movs	r0, #2
 8003e64:	f7fe fd56 	bl	8002914 <vLedWrite>
			break;
 8003e68:	e0ce      	b.n	8004008 <wifiConnectTask+0x284>
		case 3:
			// Start TCP connection.
			Status = ESP_StartTCP(network_host, network_port, network_keepalive,
 8003e6a:	4b70      	ldr	r3, [pc, #448]	; (800402c <wifiConnectTask+0x2a8>)
 8003e6c:	8819      	ldrh	r1, [r3, #0]
 8003e6e:	4b70      	ldr	r3, [pc, #448]	; (8004030 <wifiConnectTask+0x2ac>)
 8003e70:	881a      	ldrh	r2, [r3, #0]
 8003e72:	4b70      	ldr	r3, [pc, #448]	; (8004034 <wifiConnectTask+0x2b0>)
 8003e74:	781b      	ldrb	r3, [r3, #0]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	bf14      	ite	ne
 8003e7a:	2301      	movne	r3, #1
 8003e7c:	2300      	moveq	r3, #0
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	486d      	ldr	r0, [pc, #436]	; (8004038 <wifiConnectTask+0x2b4>)
 8003e82:	f7fd f979 	bl	8001178 <ESP_StartTCP>
 8003e86:	4603      	mov	r3, r0
 8003e88:	74fb      	strb	r3, [r7, #19]
					network_ssl);
			if (Status == ESP8266_OK) {
 8003e8a:	7cfb      	ldrb	r3, [r7, #19]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d107      	bne.n	8003ea0 <wifiConnectTask+0x11c>
				// To the next state.
				internalState++;
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	3301      	adds	r3, #1
 8003e94:	617b      	str	r3, [r7, #20]
				vLedWrite(LED_3, GPIO_PIN_RESET);
 8003e96:	2100      	movs	r1, #0
 8003e98:	2002      	movs	r0, #2
 8003e9a:	f7fe fd3b 	bl	8002914 <vLedWrite>
			}
			else{
				if (Status == ESP8266_ERROR)
					vLedWrite(LED_3, GPIO_PIN_SET);
			}
			break;
 8003e9e:	e0b5      	b.n	800400c <wifiConnectTask+0x288>
				if (Status == ESP8266_ERROR)
 8003ea0:	7cfb      	ldrb	r3, [r7, #19]
 8003ea2:	2b01      	cmp	r3, #1
 8003ea4:	f040 80b2 	bne.w	800400c <wifiConnectTask+0x288>
					vLedWrite(LED_3, GPIO_PIN_SET);
 8003ea8:	2101      	movs	r1, #1
 8003eaa:	2002      	movs	r0, #2
 8003eac:	f7fe fd32 	bl	8002914 <vLedWrite>
			break;
 8003eb0:	e0ac      	b.n	800400c <wifiConnectTask+0x288>
		case 4:
			// Send the mqtt data.
			Status = mqtt_Connect();
 8003eb2:	f7ff fd3d 	bl	8003930 <mqtt_Connect>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	74fb      	strb	r3, [r7, #19]
			if (Status == ESP8266_OK) {
 8003eba:	7cfb      	ldrb	r3, [r7, #19]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d107      	bne.n	8003ed0 <wifiConnectTask+0x14c>
				internalState++;
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	3301      	adds	r3, #1
 8003ec4:	617b      	str	r3, [r7, #20]
				vLedWrite(LED_3, GPIO_PIN_RESET);
 8003ec6:	2100      	movs	r1, #0
 8003ec8:	2002      	movs	r0, #2
 8003eca:	f7fe fd23 	bl	8002914 <vLedWrite>
			}
			else{
				if (Status == ESP8266_ERROR)
					vLedWrite(LED_3, GPIO_PIN_SET);
			}
			break;
 8003ece:	e09f      	b.n	8004010 <wifiConnectTask+0x28c>
				if (Status == ESP8266_ERROR)
 8003ed0:	7cfb      	ldrb	r3, [r7, #19]
 8003ed2:	2b01      	cmp	r3, #1
 8003ed4:	f040 809c 	bne.w	8004010 <wifiConnectTask+0x28c>
					vLedWrite(LED_3, GPIO_PIN_SET);
 8003ed8:	2101      	movs	r1, #1
 8003eda:	2002      	movs	r0, #2
 8003edc:	f7fe fd1a 	bl	8002914 <vLedWrite>
			break;
 8003ee0:	e096      	b.n	8004010 <wifiConnectTask+0x28c>
		case 5:
			Status = mqtt_SubscriberPacket(dataSub.topic);
 8003ee2:	4856      	ldr	r0, [pc, #344]	; (800403c <wifiConnectTask+0x2b8>)
 8003ee4:	f7ff fe0a 	bl	8003afc <mqtt_SubscriberPacket>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	74fb      	strb	r3, [r7, #19]
			if (Status == ESP8266_OK) {
 8003eec:	7cfb      	ldrb	r3, [r7, #19]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d176      	bne.n	8003fe0 <wifiConnectTask+0x25c>
				internalState++;
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	3301      	adds	r3, #1
 8003ef6:	617b      	str	r3, [r7, #20]
				vLedWrite(LED_3, GPIO_PIN_RESET);
 8003ef8:	2100      	movs	r1, #0
 8003efa:	2002      	movs	r0, #2
 8003efc:	f7fe fd0a 	bl	8002914 <vLedWrite>
				vLedWrite(LED_2, GPIO_PIN_SET);
 8003f00:	2101      	movs	r1, #1
 8003f02:	2001      	movs	r0, #1
 8003f04:	f7fe fd06 	bl	8002914 <vLedWrite>


				vTaskDelayUntil(&t, pdMS_TO_TICKS(5000));
 8003f08:	f107 0308 	add.w	r3, r7, #8
 8003f0c:	f241 3188 	movw	r1, #5000	; 0x1388
 8003f10:	4618      	mov	r0, r3
 8003f12:	f00e f999 	bl	8012248 <vTaskDelayUntil>


				xSemaphoreSub = xSemaphoreCreateBinary();
 8003f16:	2203      	movs	r2, #3
 8003f18:	2100      	movs	r1, #0
 8003f1a:	2001      	movs	r0, #1
 8003f1c:	f00d f96f 	bl	80111fe <xQueueGenericCreate>
 8003f20:	4602      	mov	r2, r0
 8003f22:	4b47      	ldr	r3, [pc, #284]	; (8004040 <wifiConnectTask+0x2bc>)
 8003f24:	601a      	str	r2, [r3, #0]
				//xSemaphorePub = xSemaphoreCreateBinary();

				xQueueDataPub = xQueueCreate(20, sizeof(dataMqtt_t));
 8003f26:	2200      	movs	r2, #0
 8003f28:	2198      	movs	r1, #152	; 0x98
 8003f2a:	2014      	movs	r0, #20
 8003f2c:	f00d f967 	bl	80111fe <xQueueGenericCreate>
 8003f30:	4602      	mov	r2, r0
 8003f32:	4b44      	ldr	r3, [pc, #272]	; (8004044 <wifiConnectTask+0x2c0>)
 8003f34:	601a      	str	r2, [r3, #0]

				if(xSemaphoreSub != NULL && xQueueDataPub != NULL){
 8003f36:	4b42      	ldr	r3, [pc, #264]	; (8004040 <wifiConnectTask+0x2bc>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d04c      	beq.n	8003fd8 <wifiConnectTask+0x254>
 8003f3e:	4b41      	ldr	r3, [pc, #260]	; (8004044 <wifiConnectTask+0x2c0>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d048      	beq.n	8003fd8 <wifiConnectTask+0x254>
					BaseType_t res;
					res = xTaskCreate(subTask, "subscribe", STACK_SIZE, 0,
 8003f46:	2300      	movs	r3, #0
 8003f48:	9301      	str	r3, [sp, #4]
 8003f4a:	2321      	movs	r3, #33	; 0x21
 8003f4c:	9300      	str	r3, [sp, #0]
 8003f4e:	2300      	movs	r3, #0
 8003f50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f54:	493c      	ldr	r1, [pc, #240]	; (8004048 <wifiConnectTask+0x2c4>)
 8003f56:	483d      	ldr	r0, [pc, #244]	; (800404c <wifiConnectTask+0x2c8>)
 8003f58:	f00d ffc0 	bl	8011edc <xTaskCreate>
 8003f5c:	60f8      	str	r0, [r7, #12]
							(osPriority_t) osPriorityAboveNormal1, 0);
					if (res != pdPASS) {
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d002      	beq.n	8003f6a <wifiConnectTask+0x1e6>
						printf("error creacion de tarea sub\r\n");
 8003f64:	483a      	ldr	r0, [pc, #232]	; (8004050 <wifiConnectTask+0x2cc>)
 8003f66:	f011 f9d5 	bl	8015314 <puts>
					}
					res = xTaskCreate(analizeTask, "analize data", STACK_SIZE, 0,
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	9301      	str	r3, [sp, #4]
 8003f6e:	2318      	movs	r3, #24
 8003f70:	9300      	str	r3, [sp, #0]
 8003f72:	2300      	movs	r3, #0
 8003f74:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f78:	4936      	ldr	r1, [pc, #216]	; (8004054 <wifiConnectTask+0x2d0>)
 8003f7a:	4837      	ldr	r0, [pc, #220]	; (8004058 <wifiConnectTask+0x2d4>)
 8003f7c:	f00d ffae 	bl	8011edc <xTaskCreate>
 8003f80:	60f8      	str	r0, [r7, #12]
							(osPriority_t) osPriorityNormal, 0);
					if (res != pdPASS) {
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	d002      	beq.n	8003f8e <wifiConnectTask+0x20a>
						printf("error creacion de tarea analize\r\n");
 8003f88:	4834      	ldr	r0, [pc, #208]	; (800405c <wifiConnectTask+0x2d8>)
 8003f8a:	f011 f9c3 	bl	8015314 <puts>
					}
					res = xTaskCreate(pubTask, "publish", STACK_SIZE, 0,
 8003f8e:	2300      	movs	r3, #0
 8003f90:	9301      	str	r3, [sp, #4]
 8003f92:	2318      	movs	r3, #24
 8003f94:	9300      	str	r3, [sp, #0]
 8003f96:	2300      	movs	r3, #0
 8003f98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f9c:	4930      	ldr	r1, [pc, #192]	; (8004060 <wifiConnectTask+0x2dc>)
 8003f9e:	4831      	ldr	r0, [pc, #196]	; (8004064 <wifiConnectTask+0x2e0>)
 8003fa0:	f00d ff9c 	bl	8011edc <xTaskCreate>
 8003fa4:	60f8      	str	r0, [r7, #12]
							(osPriority_t) osPriorityNormal, 0);
					if (res != pdPASS) {
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d002      	beq.n	8003fb2 <wifiConnectTask+0x22e>
						printf("error creacion de tarea pub\r\n");
 8003fac:	482e      	ldr	r0, [pc, #184]	; (8004068 <wifiConnectTask+0x2e4>)
 8003fae:	f011 f9b1 	bl	8015314 <puts>
					}
					res = xTaskCreate(buttonsTask, "buttons", STACK_SIZE, 0,
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	9301      	str	r3, [sp, #4]
 8003fb6:	2321      	movs	r3, #33	; 0x21
 8003fb8:	9300      	str	r3, [sp, #0]
 8003fba:	2300      	movs	r3, #0
 8003fbc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003fc0:	492a      	ldr	r1, [pc, #168]	; (800406c <wifiConnectTask+0x2e8>)
 8003fc2:	482b      	ldr	r0, [pc, #172]	; (8004070 <wifiConnectTask+0x2ec>)
 8003fc4:	f00d ff8a 	bl	8011edc <xTaskCreate>
 8003fc8:	60f8      	str	r0, [r7, #12]
									(osPriority_t) osPriorityAboveNormal1, 0);
					if (res != pdPASS) {
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d00f      	beq.n	8003ff0 <wifiConnectTask+0x26c>
						printf("error creacion de tarea buttons\r\n");
 8003fd0:	4828      	ldr	r0, [pc, #160]	; (8004074 <wifiConnectTask+0x2f0>)
 8003fd2:	f011 f99f 	bl	8015314 <puts>
				if(xSemaphoreSub != NULL && xQueueDataPub != NULL){
 8003fd6:	e00b      	b.n	8003ff0 <wifiConnectTask+0x26c>

					}
					//xSemaphoreGive(xSemaphorePub);
				}
				else{
					printf("error creacion de semaforo\r\n");
 8003fd8:	4827      	ldr	r0, [pc, #156]	; (8004078 <wifiConnectTask+0x2f4>)
 8003fda:	f011 f99b 	bl	8015314 <puts>
			}
			else{
				if (Status == ESP8266_ERROR)
					vLedWrite(LED_3, GPIO_PIN_SET);
			}
			break;
 8003fde:	e019      	b.n	8004014 <wifiConnectTask+0x290>
				if (Status == ESP8266_ERROR)
 8003fe0:	7cfb      	ldrb	r3, [r7, #19]
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	d116      	bne.n	8004014 <wifiConnectTask+0x290>
					vLedWrite(LED_3, GPIO_PIN_SET);
 8003fe6:	2101      	movs	r1, #1
 8003fe8:	2002      	movs	r0, #2
 8003fea:	f7fe fc93 	bl	8002914 <vLedWrite>
			break;
 8003fee:	e011      	b.n	8004014 <wifiConnectTask+0x290>
				if(xSemaphoreSub != NULL && xQueueDataPub != NULL){
 8003ff0:	bf00      	nop
			break;
 8003ff2:	e00f      	b.n	8004014 <wifiConnectTask+0x290>
		case 6:
			vTaskDelete(wifiTask);
 8003ff4:	4b21      	ldr	r3, [pc, #132]	; (800407c <wifiConnectTask+0x2f8>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f00e f8b3 	bl	8012164 <vTaskDelete>
			break;
 8003ffe:	e00a      	b.n	8004016 <wifiConnectTask+0x292>
			break;
 8004000:	bf00      	nop
 8004002:	e008      	b.n	8004016 <wifiConnectTask+0x292>
			break;
 8004004:	bf00      	nop
 8004006:	e006      	b.n	8004016 <wifiConnectTask+0x292>
			break;
 8004008:	bf00      	nop
 800400a:	e004      	b.n	8004016 <wifiConnectTask+0x292>
			break;
 800400c:	bf00      	nop
 800400e:	e002      	b.n	8004016 <wifiConnectTask+0x292>
			break;
 8004010:	bf00      	nop
 8004012:	e000      	b.n	8004016 <wifiConnectTask+0x292>
			break;
 8004014:	bf00      	nop
		}

		osDelay(1 / portTICK_PERIOD_MS);
 8004016:	2001      	movs	r0, #1
 8004018:	f00c ff00 	bl	8010e1c <osDelay>
		switch (internalState) {
 800401c:	e6bf      	b.n	8003d9e <wifiConnectTask+0x1a>
 800401e:	bf00      	nop
 8004020:	08017cc0 	.word	0x08017cc0
 8004024:	08017ce8 	.word	0x08017ce8
 8004028:	08017cf8 	.word	0x08017cf8
 800402c:	20000024 	.word	0x20000024
 8004030:	20000026 	.word	0x20000026
 8004034:	20000463 	.word	0x20000463
 8004038:	20000004 	.word	0x20000004
 800403c:	2000eb38 	.word	0x2000eb38
 8004040:	2000ebf8 	.word	0x2000ebf8
 8004044:	2000ebd4 	.word	0x2000ebd4
 8004048:	08017d04 	.word	0x08017d04
 800404c:	08004135 	.word	0x08004135
 8004050:	08017d10 	.word	0x08017d10
 8004054:	08017d30 	.word	0x08017d30
 8004058:	080041a9 	.word	0x080041a9
 800405c:	08017d40 	.word	0x08017d40
 8004060:	08017d64 	.word	0x08017d64
 8004064:	080040dd 	.word	0x080040dd
 8004068:	08017d6c 	.word	0x08017d6c
 800406c:	08017d8c 	.word	0x08017d8c
 8004070:	08004251 	.word	0x08004251
 8004074:	08017d94 	.word	0x08017d94
 8004078:	08017ca4 	.word	0x08017ca4
 800407c:	2000ebd8 	.word	0x2000ebd8

08004080 <ledTask>:
	}
	vTaskDelete(wifiTask);
}

void ledTask(void *argument) {
 8004080:	b580      	push	{r7, lr}
 8004082:	b084      	sub	sp, #16
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]

	TickType_t t = xTaskGetTickCount();
 8004088:	f00e fa9a 	bl	80125c0 <xTaskGetTickCount>
 800408c:	4603      	mov	r3, r0
 800408e:	60fb      	str	r3, [r7, #12]
	for (;;) {
		vLedToggle(LED_1);
 8004090:	2000      	movs	r0, #0
 8004092:	f7fe fca9 	bl	80029e8 <vLedToggle>
		vTaskDelayUntil(&t, pdMS_TO_TICKS(100));
 8004096:	f107 030c 	add.w	r3, r7, #12
 800409a:	2164      	movs	r1, #100	; 0x64
 800409c:	4618      	mov	r0, r3
 800409e:	f00e f8d3 	bl	8012248 <vTaskDelayUntil>
		vLedToggle(LED_1);
 80040a2:	e7f5      	b.n	8004090 <ledTask+0x10>

080040a4 <printConsoleTask>:
	}
}

void printConsoleTask(void *argument){
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b084      	sub	sp, #16
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
/*	uint8_t dato1 = 'w';
	printf("%c",dato1);
	uint8_t a1 = 'a';
	printf("%c",(char*)a1);*/
	for(;;){
		xQueueReceive(xQueuePrintConsole, &dataQueuePrint, portMAX_DELAY);
 80040ac:	4b0a      	ldr	r3, [pc, #40]	; (80040d8 <printConsoleTask+0x34>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f107 010f 	add.w	r1, r7, #15
 80040b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80040b8:	4618      	mov	r0, r3
 80040ba:	f00d fb4d 	bl	8011758 <xQueueReceive>
		taskENTER_CRITICAL();
 80040be:	f00f fbed 	bl	801389c <vPortEnterCritical>
		printf("%c", dataQueuePrint);
 80040c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040c6:	4618      	mov	r0, r3
 80040c8:	f011 f8b4 	bl	8015234 <putchar>
		taskEXIT_CRITICAL();
 80040cc:	f00f fc14 	bl	80138f8 <vPortExitCritical>
		vTaskDelay(1 / portTICK_PERIOD_MS);
 80040d0:	2001      	movs	r0, #1
 80040d2:	f00e f933 	bl	801233c <vTaskDelay>
		xQueueReceive(xQueuePrintConsole, &dataQueuePrint, portMAX_DELAY);
 80040d6:	e7e9      	b.n	80040ac <printConsoleTask+0x8>
 80040d8:	2000ebd0 	.word	0x2000ebd0

080040dc <pubTask>:
	}
}

void pubTask(void *argument) {
 80040dc:	b580      	push	{r7, lr}
 80040de:	b0aa      	sub	sp, #168	; 0xa8
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
	//uint32_t data = 0;
	//TickType_t t = xTaskGetTickCount();
	dataMqtt_t dataQueuePub;
	//xSemaphoreTake(xSemaphorePub, portMAX_DELAY);
	for (;;) {
		xQueueReceive(xQueueDataPub, &dataQueuePub, portMAX_DELAY);
 80040e4:	4b11      	ldr	r3, [pc, #68]	; (800412c <pubTask+0x50>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f107 010c 	add.w	r1, r7, #12
 80040ec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80040f0:	4618      	mov	r0, r3
 80040f2:	f00d fb31 	bl	8011758 <xQueueReceive>

		xSemaphoreTake(xSemaphoreMutexUart, 20000);
 80040f6:	4b0e      	ldr	r3, [pc, #56]	; (8004130 <pubTask+0x54>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f644 6120 	movw	r1, #20000	; 0x4e20
 80040fe:	4618      	mov	r0, r3
 8004100:	f00d fc06 	bl	8011910 <xQueueSemaphoreTake>
		Status = mqtt_Publisher(&dataQueuePub);
 8004104:	f107 030c 	add.w	r3, r7, #12
 8004108:	4618      	mov	r0, r3
 800410a:	f7ff fc7b 	bl	8003a04 <mqtt_Publisher>
 800410e:	4603      	mov	r3, r0
 8004110:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		xSemaphoreGive(xSemaphoreMutexUart);
 8004114:	4b06      	ldr	r3, [pc, #24]	; (8004130 <pubTask+0x54>)
 8004116:	6818      	ldr	r0, [r3, #0]
 8004118:	2300      	movs	r3, #0
 800411a:	2200      	movs	r2, #0
 800411c:	2100      	movs	r1, #0
 800411e:	f00d f903 	bl	8011328 <xQueueGenericSend>
		if (Status == ESP8266_OK) {

		}
		//data++;
		vTaskDelay(1 / portTICK_PERIOD_MS);
 8004122:	2001      	movs	r0, #1
 8004124:	f00e f90a 	bl	801233c <vTaskDelay>
		xQueueReceive(xQueueDataPub, &dataQueuePub, portMAX_DELAY);
 8004128:	e7dc      	b.n	80040e4 <pubTask+0x8>
 800412a:	bf00      	nop
 800412c:	2000ebd4 	.word	0x2000ebd4
 8004130:	2000eb34 	.word	0x2000eb34

08004134 <subTask>:

		//vTaskDelayUntil(&t, pdMS_TO_TICKS(15000));
	}
}

void subTask(void *argument) {
 8004134:	b580      	push	{r7, lr}
 8004136:	b084      	sub	sp, #16
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
	ESP8266_StatusTypeDef Status;
	//uint32_t RetLength;

	for (;;) {
		xSemaphoreTake(xSemaphoreSub, portMAX_DELAY);
 800413c:	4b16      	ldr	r3, [pc, #88]	; (8004198 <subTask+0x64>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004144:	4618      	mov	r0, r3
 8004146:	f00d fbe3 	bl	8011910 <xQueueSemaphoreTake>

		xSemaphoreTake(xSemaphoreMutexUart, 20000);
 800414a:	4b14      	ldr	r3, [pc, #80]	; (800419c <subTask+0x68>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f644 6120 	movw	r1, #20000	; 0x4e20
 8004152:	4618      	mov	r0, r3
 8004154:	f00d fbdc 	bl	8011910 <xQueueSemaphoreTake>
		Status = mqtt_SubscriberReceive(&dataSub); //dataSub.topic, dataSub.data, &dataSub.length);
 8004158:	4811      	ldr	r0, [pc, #68]	; (80041a0 <subTask+0x6c>)
 800415a:	f7ff fd2e 	bl	8003bba <mqtt_SubscriberReceive>
 800415e:	4603      	mov	r3, r0
 8004160:	73fb      	strb	r3, [r7, #15]
		xSemaphoreGive(xSemaphoreMutexUart);
 8004162:	4b0e      	ldr	r3, [pc, #56]	; (800419c <subTask+0x68>)
 8004164:	6818      	ldr	r0, [r3, #0]
 8004166:	2300      	movs	r3, #0
 8004168:	2200      	movs	r2, #0
 800416a:	2100      	movs	r1, #0
 800416c:	f00d f8dc 	bl	8011328 <xQueueGenericSend>

		if (Status == ESP8266_OK) {
 8004170:	7bfb      	ldrb	r3, [r7, #15]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d10b      	bne.n	800418e <subTask+0x5a>
			if (dataSub.length != 0)
 8004176:	4b0a      	ldr	r3, [pc, #40]	; (80041a0 <subTask+0x6c>)
 8004178:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800417c:	2b00      	cmp	r3, #0
 800417e:	d006      	beq.n	800418e <subTask+0x5a>
				xQueueSend(xQueueDataRx, &dataSub, 100);
 8004180:	4b08      	ldr	r3, [pc, #32]	; (80041a4 <subTask+0x70>)
 8004182:	6818      	ldr	r0, [r3, #0]
 8004184:	2300      	movs	r3, #0
 8004186:	2264      	movs	r2, #100	; 0x64
 8004188:	4905      	ldr	r1, [pc, #20]	; (80041a0 <subTask+0x6c>)
 800418a:	f00d f8cd 	bl	8011328 <xQueueGenericSend>
		}
		vTaskDelay(1 / portTICK_PERIOD_MS);
 800418e:	2001      	movs	r0, #1
 8004190:	f00e f8d4 	bl	801233c <vTaskDelay>
		xSemaphoreTake(xSemaphoreSub, portMAX_DELAY);
 8004194:	e7d2      	b.n	800413c <subTask+0x8>
 8004196:	bf00      	nop
 8004198:	2000ebf8 	.word	0x2000ebf8
 800419c:	2000eb34 	.word	0x2000eb34
 80041a0:	2000eb38 	.word	0x2000eb38
 80041a4:	2000eafc 	.word	0x2000eafc

080041a8 <analizeTask>:
	}
}

void analizeTask(void *argument) {
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b0a8      	sub	sp, #160	; 0xa0
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
	dataMqtt_t dataQueueRx;
	for (;;) {
		xQueueReceive(xQueueDataRx, &dataQueueRx, portMAX_DELAY);
 80041b0:	4b22      	ldr	r3, [pc, #136]	; (800423c <analizeTask+0x94>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f107 0108 	add.w	r1, r7, #8
 80041b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80041bc:	4618      	mov	r0, r3
 80041be:	f00d facb 	bl	8011758 <xQueueReceive>
		//findIntData(&dataQueueRx);
		remove0(&dataQueueRx);
 80041c2:	f107 0308 	add.w	r3, r7, #8
 80041c6:	4618      	mov	r0, r3
 80041c8:	f000 f918 	bl	80043fc <remove0>
		if(strstr((char*)dataQueueRx.data, (char*)topic_sub2)!= NULL){
 80041cc:	f107 0308 	add.w	r3, r7, #8
 80041d0:	3314      	adds	r3, #20
 80041d2:	491b      	ldr	r1, [pc, #108]	; (8004240 <analizeTask+0x98>)
 80041d4:	4618      	mov	r0, r3
 80041d6:	f011 f8dd 	bl	8015394 <strstr>
 80041da:	4603      	mov	r3, r0
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d01b      	beq.n	8004218 <analizeTask+0x70>
			if(strstr((char*)dataQueueRx.data, (char*)TRUE_STR)!= NULL){
 80041e0:	f107 0308 	add.w	r3, r7, #8
 80041e4:	3314      	adds	r3, #20
 80041e6:	4917      	ldr	r1, [pc, #92]	; (8004244 <analizeTask+0x9c>)
 80041e8:	4618      	mov	r0, r3
 80041ea:	f011 f8d3 	bl	8015394 <strstr>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d003      	beq.n	80041fc <analizeTask+0x54>
				vLedWrite(LED_7, GPIO_PIN_SET);
 80041f4:	2101      	movs	r1, #1
 80041f6:	2006      	movs	r0, #6
 80041f8:	f7fe fb8c 	bl	8002914 <vLedWrite>
			}
			if(strstr((char*)dataQueueRx.data, (char*)FALSE_STR)!= NULL){
 80041fc:	f107 0308 	add.w	r3, r7, #8
 8004200:	3314      	adds	r3, #20
 8004202:	4911      	ldr	r1, [pc, #68]	; (8004248 <analizeTask+0xa0>)
 8004204:	4618      	mov	r0, r3
 8004206:	f011 f8c5 	bl	8015394 <strstr>
 800420a:	4603      	mov	r3, r0
 800420c:	2b00      	cmp	r3, #0
 800420e:	d003      	beq.n	8004218 <analizeTask+0x70>
				vLedWrite(LED_7, GPIO_PIN_RESET);
 8004210:	2100      	movs	r1, #0
 8004212:	2006      	movs	r0, #6
 8004214:	f7fe fb7e 	bl	8002914 <vLedWrite>
			}
		}
		if(strstr((char*)dataQueueRx.data, (char*)topic_sub1)!= NULL){
 8004218:	f107 0308 	add.w	r3, r7, #8
 800421c:	3314      	adds	r3, #20
 800421e:	490b      	ldr	r1, [pc, #44]	; (800424c <analizeTask+0xa4>)
 8004220:	4618      	mov	r0, r3
 8004222:	f011 f8b7 	bl	8015394 <strstr>
 8004226:	4603      	mov	r3, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	d002      	beq.n	8004232 <analizeTask+0x8a>
			vLedToggle(LED_2);
 800422c:	2001      	movs	r0, #1
 800422e:	f7fe fbdb 	bl	80029e8 <vLedToggle>

		}

		vTaskDelay(1 / portTICK_PERIOD_MS);
 8004232:	2001      	movs	r0, #1
 8004234:	f00e f882 	bl	801233c <vTaskDelay>
		xQueueReceive(xQueueDataRx, &dataQueueRx, portMAX_DELAY);
 8004238:	e7ba      	b.n	80041b0 <analizeTask+0x8>
 800423a:	bf00      	nop
 800423c:	2000eafc 	.word	0x2000eafc
 8004240:	20000040 	.word	0x20000040
 8004244:	08017e58 	.word	0x08017e58
 8004248:	08017e60 	.word	0x08017e60
 800424c:	20000028 	.word	0x20000028

08004250 <buttonsTask>:
	}
}

void buttonsTask(void *argument){
 8004250:	b580      	push	{r7, lr}
 8004252:	b0ac      	sub	sp, #176	; 0xb0
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]


	uint32_t cont_aux = 0;
 8004258:	2300      	movs	r3, #0
 800425a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	uint32_t cont = 0;
 800425e:	2300      	movs	r3, #0
 8004260:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	dataMqtt_t data_st;
	bool flag = false;
 8004264:	2300      	movs	r3, #0
 8004266:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
	fsmButtonInit(&button_down);
 800426a:	485c      	ldr	r0, [pc, #368]	; (80043dc <buttonsTask+0x18c>)
 800426c:	f7fe faa1 	bl	80027b2 <fsmButtonInit>
	for (;;) {
		//update FSM button
		fsmButtonUpdate(&button_down);
 8004270:	485a      	ldr	r0, [pc, #360]	; (80043dc <buttonsTask+0x18c>)
 8004272:	f7fe fac5 	bl	8002800 <fsmButtonUpdate>

		if(button_down.released){
 8004276:	4b59      	ldr	r3, [pc, #356]	; (80043dc <buttonsTask+0x18c>)
 8004278:	7ddb      	ldrb	r3, [r3, #23]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d05c      	beq.n	8004338 <buttonsTask+0xe8>
			flag = !flag;
 800427e:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8004282:	2b00      	cmp	r3, #0
 8004284:	bf14      	ite	ne
 8004286:	2301      	movne	r3, #1
 8004288:	2300      	moveq	r3, #0
 800428a:	b2db      	uxtb	r3, r3
 800428c:	f083 0301 	eor.w	r3, r3, #1
 8004290:	b2db      	uxtb	r3, r3
 8004292:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 8004296:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800429a:	f003 0301 	and.w	r3, r3, #1
 800429e:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			if(flag){
 80042a2:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d01a      	beq.n	80042e0 <buttonsTask+0x90>
				memset((char*) data_st.data, '\0', strlen((char*)data_st.data));
 80042aa:	f107 030c 	add.w	r3, r7, #12
 80042ae:	3314      	adds	r3, #20
 80042b0:	4618      	mov	r0, r3
 80042b2:	f7fb ff9d 	bl	80001f0 <strlen>
 80042b6:	4602      	mov	r2, r0
 80042b8:	f107 030c 	add.w	r3, r7, #12
 80042bc:	3314      	adds	r3, #20
 80042be:	2100      	movs	r1, #0
 80042c0:	4618      	mov	r0, r3
 80042c2:	f010 fc3e 	bl	8014b42 <memset>
				strcpy((char*)data_st.data, (char*)TRUE_STR);
 80042c6:	4a46      	ldr	r2, [pc, #280]	; (80043e0 <buttonsTask+0x190>)
 80042c8:	f107 0320 	add.w	r3, r7, #32
 80042cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80042d0:	6018      	str	r0, [r3, #0]
 80042d2:	3304      	adds	r3, #4
 80042d4:	7019      	strb	r1, [r3, #0]
				vLedWrite(LED_6, GPIO_PIN_SET);
 80042d6:	2101      	movs	r1, #1
 80042d8:	2005      	movs	r0, #5
 80042da:	f7fe fb1b 	bl	8002914 <vLedWrite>
 80042de:	e019      	b.n	8004314 <buttonsTask+0xc4>
			}
			else{
				memset((char*) data_st.data, '\0', strlen((char*)data_st.data));
 80042e0:	f107 030c 	add.w	r3, r7, #12
 80042e4:	3314      	adds	r3, #20
 80042e6:	4618      	mov	r0, r3
 80042e8:	f7fb ff82 	bl	80001f0 <strlen>
 80042ec:	4602      	mov	r2, r0
 80042ee:	f107 030c 	add.w	r3, r7, #12
 80042f2:	3314      	adds	r3, #20
 80042f4:	2100      	movs	r1, #0
 80042f6:	4618      	mov	r0, r3
 80042f8:	f010 fc23 	bl	8014b42 <memset>
				strcpy((char*)data_st.data, (char*)FALSE_STR);
 80042fc:	4a39      	ldr	r2, [pc, #228]	; (80043e4 <buttonsTask+0x194>)
 80042fe:	f107 0320 	add.w	r3, r7, #32
 8004302:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004306:	6018      	str	r0, [r3, #0]
 8004308:	3304      	adds	r3, #4
 800430a:	8019      	strh	r1, [r3, #0]
				vLedWrite(LED_6, GPIO_PIN_RESET);
 800430c:	2100      	movs	r1, #0
 800430e:	2005      	movs	r0, #5
 8004310:	f7fe fb00 	bl	8002914 <vLedWrite>
			}
			cont = 0;
 8004314:	2300      	movs	r3, #0
 8004316:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
			strcpy((char*)data_st.topic, topic_pub2);
 800431a:	f107 030c 	add.w	r3, r7, #12
 800431e:	4932      	ldr	r1, [pc, #200]	; (80043e8 <buttonsTask+0x198>)
 8004320:	4618      	mov	r0, r3
 8004322:	f011 f82f 	bl	8015384 <strcpy>
			//data_st.length = 4;
			//intToStr(data_pub, data_st.data, data_st.length);
			xQueueSend(xQueueDataPub, &data_st, 1000);
 8004326:	4b31      	ldr	r3, [pc, #196]	; (80043ec <buttonsTask+0x19c>)
 8004328:	6818      	ldr	r0, [r3, #0]
 800432a:	f107 010c 	add.w	r1, r7, #12
 800432e:	2300      	movs	r3, #0
 8004330:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004334:	f00c fff8 	bl	8011328 <xQueueGenericSend>
		}
		if(cont > 10000){
 8004338:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800433c:	f242 7210 	movw	r2, #10000	; 0x2710
 8004340:	4293      	cmp	r3, r2
 8004342:	d942      	bls.n	80043ca <buttonsTask+0x17a>
			BMP280_calc_values(&dev);
 8004344:	482a      	ldr	r0, [pc, #168]	; (80043f0 <buttonsTask+0x1a0>)
 8004346:	f7fd fdf3 	bl	8001f30 <BMP280_calc_values>
			cont = 0;
 800434a:	2300      	movs	r3, #0
 800434c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
			cont_aux++;
 8004350:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004354:	3301      	adds	r3, #1
 8004356:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			strcpy(data_st.topic, topic_pub1);
 800435a:	f107 030c 	add.w	r3, r7, #12
 800435e:	4925      	ldr	r1, [pc, #148]	; (80043f4 <buttonsTask+0x1a4>)
 8004360:	4618      	mov	r0, r3
 8004362:	f011 f80f 	bl	8015384 <strcpy>
			memset((char*) data_st.data, '\0', strlen((char*)data_st.data));
 8004366:	f107 030c 	add.w	r3, r7, #12
 800436a:	3314      	adds	r3, #20
 800436c:	4618      	mov	r0, r3
 800436e:	f7fb ff3f 	bl	80001f0 <strlen>
 8004372:	4602      	mov	r2, r0
 8004374:	f107 030c 	add.w	r3, r7, #12
 8004378:	3314      	adds	r3, #20
 800437a:	2100      	movs	r1, #0
 800437c:	4618      	mov	r0, r3
 800437e:	f010 fbe0 	bl	8014b42 <memset>
			ftoa(dev.data.temperature, data_st.data,2);
 8004382:	4b1b      	ldr	r3, [pc, #108]	; (80043f0 <buttonsTask+0x1a0>)
 8004384:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8004388:	f107 030c 	add.w	r3, r7, #12
 800438c:	3314      	adds	r3, #20
 800438e:	2102      	movs	r1, #2
 8004390:	4618      	mov	r0, r3
 8004392:	eeb0 0a67 	vmov.f32	s0, s15
 8004396:	f7fe f90f 	bl	80025b8 <ftoa>
			strcat((char*) data_st.data, "C");
 800439a:	f107 030c 	add.w	r3, r7, #12
 800439e:	3314      	adds	r3, #20
 80043a0:	4618      	mov	r0, r3
 80043a2:	f7fb ff25 	bl	80001f0 <strlen>
 80043a6:	4603      	mov	r3, r0
 80043a8:	461a      	mov	r2, r3
 80043aa:	f107 030c 	add.w	r3, r7, #12
 80043ae:	3314      	adds	r3, #20
 80043b0:	4413      	add	r3, r2
 80043b2:	4a11      	ldr	r2, [pc, #68]	; (80043f8 <buttonsTask+0x1a8>)
 80043b4:	6810      	ldr	r0, [r2, #0]
 80043b6:	6018      	str	r0, [r3, #0]
			//data_st.length = sprintf((char*)data_st.data, "%f%c%c", dev.data.temperature, '', 'C');
			//data_st.data = dev.data.temperature;
			xQueueSend(xQueueDataPub, &data_st, 1000);
 80043b8:	4b0c      	ldr	r3, [pc, #48]	; (80043ec <buttonsTask+0x19c>)
 80043ba:	6818      	ldr	r0, [r3, #0]
 80043bc:	f107 010c 	add.w	r1, r7, #12
 80043c0:	2300      	movs	r3, #0
 80043c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80043c6:	f00c ffaf 	bl	8011328 <xQueueGenericSend>
		}
		cont++;
 80043ca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80043ce:	3301      	adds	r3, #1
 80043d0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		vTaskDelay(1 / portTICK_PERIOD_MS);
 80043d4:	2001      	movs	r0, #1
 80043d6:	f00d ffb1 	bl	801233c <vTaskDelay>
		fsmButtonUpdate(&button_down);
 80043da:	e749      	b.n	8004270 <buttonsTask+0x20>
 80043dc:	2000ebe0 	.word	0x2000ebe0
 80043e0:	08017e58 	.word	0x08017e58
 80043e4:	08017e60 	.word	0x08017e60
 80043e8:	2000004c 	.word	0x2000004c
 80043ec:	2000ebd4 	.word	0x2000ebd4
 80043f0:	2000eb00 	.word	0x2000eb00
 80043f4:	20000034 	.word	0x20000034
 80043f8:	08017db8 	.word	0x08017db8

080043fc <remove0>:

	}
}


static void remove0(dataMqtt_t *data){
 80043fc:	b5b0      	push	{r4, r5, r7, lr}
 80043fe:	b086      	sub	sp, #24
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
 8004404:	466b      	mov	r3, sp
 8004406:	461d      	mov	r5, r3
	uint8_t newdata[data->length];
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
 800440e:	4603      	mov	r3, r0
 8004410:	3b01      	subs	r3, #1
 8004412:	60fb      	str	r3, [r7, #12]
 8004414:	4601      	mov	r1, r0
 8004416:	f04f 0200 	mov.w	r2, #0
 800441a:	f04f 0300 	mov.w	r3, #0
 800441e:	f04f 0400 	mov.w	r4, #0
 8004422:	00d4      	lsls	r4, r2, #3
 8004424:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8004428:	00cb      	lsls	r3, r1, #3
 800442a:	4601      	mov	r1, r0
 800442c:	f04f 0200 	mov.w	r2, #0
 8004430:	f04f 0300 	mov.w	r3, #0
 8004434:	f04f 0400 	mov.w	r4, #0
 8004438:	00d4      	lsls	r4, r2, #3
 800443a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800443e:	00cb      	lsls	r3, r1, #3
 8004440:	1dc3      	adds	r3, r0, #7
 8004442:	08db      	lsrs	r3, r3, #3
 8004444:	00db      	lsls	r3, r3, #3
 8004446:	ebad 0d03 	sub.w	sp, sp, r3
 800444a:	466b      	mov	r3, sp
 800444c:	3300      	adds	r3, #0
 800444e:	60bb      	str	r3, [r7, #8]
	int i;
	int j = 0;
 8004450:	2300      	movs	r3, #0
 8004452:	617b      	str	r3, [r7, #20]
	memset((char*) newdata, '\0', data->length);
 8004454:	68b8      	ldr	r0, [r7, #8]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800445c:	461a      	mov	r2, r3
 800445e:	2100      	movs	r1, #0
 8004460:	f010 fb6f 	bl	8014b42 <memset>
	for (i = 0; i < data->length; i++) {
 8004464:	2300      	movs	r3, #0
 8004466:	613b      	str	r3, [r7, #16]
 8004468:	e015      	b.n	8004496 <remove0+0x9a>
		if (*(data->data + i) != '\0') {
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	f103 0214 	add.w	r2, r3, #20
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	4413      	add	r3, r2
 8004474:	781b      	ldrb	r3, [r3, #0]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d00a      	beq.n	8004490 <remove0+0x94>
			newdata[j++] = *(data->data + i);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	f103 0214 	add.w	r2, r3, #20
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	441a      	add	r2, r3
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	1c59      	adds	r1, r3, #1
 8004488:	6179      	str	r1, [r7, #20]
 800448a:	7811      	ldrb	r1, [r2, #0]
 800448c:	68ba      	ldr	r2, [r7, #8]
 800448e:	54d1      	strb	r1, [r2, r3]
	for (i = 0; i < data->length; i++) {
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	3301      	adds	r3, #1
 8004494:	613b      	str	r3, [r7, #16]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	429a      	cmp	r2, r3
 80044a0:	d8e3      	bhi.n	800446a <remove0+0x6e>
		}
	}
	//memcpy((char*)data->data, (char*)newdata, strlen(char*)newdata);
	strcpy((char*)data->data, (char*)newdata);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	3314      	adds	r3, #20
 80044a6:	68ba      	ldr	r2, [r7, #8]
 80044a8:	4611      	mov	r1, r2
 80044aa:	4618      	mov	r0, r3
 80044ac:	f010 ff6a 	bl	8015384 <strcpy>
 80044b0:	46ad      	mov	sp, r5
}
 80044b2:	bf00      	nop
 80044b4:	3718      	adds	r7, #24
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bdb0      	pop	{r4, r5, r7, pc}
	...

080044bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b082      	sub	sp, #8
 80044c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044c2:	4b11      	ldr	r3, [pc, #68]	; (8004508 <HAL_MspInit+0x4c>)
 80044c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044c6:	4a10      	ldr	r2, [pc, #64]	; (8004508 <HAL_MspInit+0x4c>)
 80044c8:	f043 0301 	orr.w	r3, r3, #1
 80044cc:	6613      	str	r3, [r2, #96]	; 0x60
 80044ce:	4b0e      	ldr	r3, [pc, #56]	; (8004508 <HAL_MspInit+0x4c>)
 80044d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044d2:	f003 0301 	and.w	r3, r3, #1
 80044d6:	607b      	str	r3, [r7, #4]
 80044d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80044da:	4b0b      	ldr	r3, [pc, #44]	; (8004508 <HAL_MspInit+0x4c>)
 80044dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044de:	4a0a      	ldr	r2, [pc, #40]	; (8004508 <HAL_MspInit+0x4c>)
 80044e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044e4:	6593      	str	r3, [r2, #88]	; 0x58
 80044e6:	4b08      	ldr	r3, [pc, #32]	; (8004508 <HAL_MspInit+0x4c>)
 80044e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044ee:	603b      	str	r3, [r7, #0]
 80044f0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80044f2:	2200      	movs	r2, #0
 80044f4:	210f      	movs	r1, #15
 80044f6:	f06f 0001 	mvn.w	r0, #1
 80044fa:	f001 ffa5 	bl	8006448 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80044fe:	bf00      	nop
 8004500:	3708      	adds	r7, #8
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}
 8004506:	bf00      	nop
 8004508:	40021000 	.word	0x40021000

0800450c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b08c      	sub	sp, #48	; 0x30
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004514:	f107 031c 	add.w	r3, r7, #28
 8004518:	2200      	movs	r2, #0
 800451a:	601a      	str	r2, [r3, #0]
 800451c:	605a      	str	r2, [r3, #4]
 800451e:	609a      	str	r2, [r3, #8]
 8004520:	60da      	str	r2, [r3, #12]
 8004522:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a33      	ldr	r2, [pc, #204]	; (80045f8 <HAL_ADC_MspInit+0xec>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d12d      	bne.n	800458a <HAL_ADC_MspInit+0x7e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 800452e:	4b33      	ldr	r3, [pc, #204]	; (80045fc <HAL_ADC_MspInit+0xf0>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	3301      	adds	r3, #1
 8004534:	4a31      	ldr	r2, [pc, #196]	; (80045fc <HAL_ADC_MspInit+0xf0>)
 8004536:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8004538:	4b30      	ldr	r3, [pc, #192]	; (80045fc <HAL_ADC_MspInit+0xf0>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	2b01      	cmp	r3, #1
 800453e:	d10b      	bne.n	8004558 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8004540:	4b2f      	ldr	r3, [pc, #188]	; (8004600 <HAL_ADC_MspInit+0xf4>)
 8004542:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004544:	4a2e      	ldr	r2, [pc, #184]	; (8004600 <HAL_ADC_MspInit+0xf4>)
 8004546:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800454a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800454c:	4b2c      	ldr	r3, [pc, #176]	; (8004600 <HAL_ADC_MspInit+0xf4>)
 800454e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004550:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004554:	61bb      	str	r3, [r7, #24]
 8004556:	69bb      	ldr	r3, [r7, #24]
    }
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004558:	4b29      	ldr	r3, [pc, #164]	; (8004600 <HAL_ADC_MspInit+0xf4>)
 800455a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800455c:	4a28      	ldr	r2, [pc, #160]	; (8004600 <HAL_ADC_MspInit+0xf4>)
 800455e:	f043 0304 	orr.w	r3, r3, #4
 8004562:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004564:	4b26      	ldr	r3, [pc, #152]	; (8004600 <HAL_ADC_MspInit+0xf4>)
 8004566:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004568:	f003 0304 	and.w	r3, r3, #4
 800456c:	617b      	str	r3, [r7, #20]
 800456e:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration    
    PC4     ------> ADC1_IN13
    PC3     ------> ADC1_IN4 
    */
    GPIO_InitStruct.Pin = ARD_A0_Pin|ARD_A2_Pin;
 8004570:	2318      	movs	r3, #24
 8004572:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004574:	230b      	movs	r3, #11
 8004576:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004578:	2300      	movs	r3, #0
 800457a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800457c:	f107 031c 	add.w	r3, r7, #28
 8004580:	4619      	mov	r1, r3
 8004582:	4820      	ldr	r0, [pc, #128]	; (8004604 <HAL_ADC_MspInit+0xf8>)
 8004584:	f002 f860 	bl	8006648 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8004588:	e032      	b.n	80045f0 <HAL_ADC_MspInit+0xe4>
  else if(hadc->Instance==ADC3)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a1e      	ldr	r2, [pc, #120]	; (8004608 <HAL_ADC_MspInit+0xfc>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d12d      	bne.n	80045f0 <HAL_ADC_MspInit+0xe4>
    HAL_RCC_ADC_CLK_ENABLED++;
 8004594:	4b19      	ldr	r3, [pc, #100]	; (80045fc <HAL_ADC_MspInit+0xf0>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	3301      	adds	r3, #1
 800459a:	4a18      	ldr	r2, [pc, #96]	; (80045fc <HAL_ADC_MspInit+0xf0>)
 800459c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 800459e:	4b17      	ldr	r3, [pc, #92]	; (80045fc <HAL_ADC_MspInit+0xf0>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d10b      	bne.n	80045be <HAL_ADC_MspInit+0xb2>
      __HAL_RCC_ADC_CLK_ENABLE();
 80045a6:	4b16      	ldr	r3, [pc, #88]	; (8004600 <HAL_ADC_MspInit+0xf4>)
 80045a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045aa:	4a15      	ldr	r2, [pc, #84]	; (8004600 <HAL_ADC_MspInit+0xf4>)
 80045ac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80045b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80045b2:	4b13      	ldr	r3, [pc, #76]	; (8004600 <HAL_ADC_MspInit+0xf4>)
 80045b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045b6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80045ba:	613b      	str	r3, [r7, #16]
 80045bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80045be:	4b10      	ldr	r3, [pc, #64]	; (8004600 <HAL_ADC_MspInit+0xf4>)
 80045c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045c2:	4a0f      	ldr	r2, [pc, #60]	; (8004600 <HAL_ADC_MspInit+0xf4>)
 80045c4:	f043 0320 	orr.w	r3, r3, #32
 80045c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80045ca:	4b0d      	ldr	r3, [pc, #52]	; (8004600 <HAL_ADC_MspInit+0xf4>)
 80045cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045ce:	f003 0320 	and.w	r3, r3, #32
 80045d2:	60fb      	str	r3, [r7, #12]
 80045d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARD_A3_Pin;
 80045d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80045da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80045dc:	230b      	movs	r3, #11
 80045de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045e0:	2300      	movs	r3, #0
 80045e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARD_A3_GPIO_Port, &GPIO_InitStruct);
 80045e4:	f107 031c 	add.w	r3, r7, #28
 80045e8:	4619      	mov	r1, r3
 80045ea:	4808      	ldr	r0, [pc, #32]	; (800460c <HAL_ADC_MspInit+0x100>)
 80045ec:	f002 f82c 	bl	8006648 <HAL_GPIO_Init>
}
 80045f0:	bf00      	nop
 80045f2:	3730      	adds	r7, #48	; 0x30
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}
 80045f8:	50040000 	.word	0x50040000
 80045fc:	20000464 	.word	0x20000464
 8004600:	40021000 	.word	0x40021000
 8004604:	48000800 	.word	0x48000800
 8004608:	50040200 	.word	0x50040200
 800460c:	48001400 	.word	0x48001400

08004610 <HAL_DCMI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdcmi: DCMI handle pointer
* @retval None
*/
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b08c      	sub	sp, #48	; 0x30
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004618:	f107 031c 	add.w	r3, r7, #28
 800461c:	2200      	movs	r2, #0
 800461e:	601a      	str	r2, [r3, #0]
 8004620:	605a      	str	r2, [r3, #4]
 8004622:	609a      	str	r2, [r3, #8]
 8004624:	60da      	str	r2, [r3, #12]
 8004626:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a33      	ldr	r2, [pc, #204]	; (80046fc <HAL_DCMI_MspInit+0xec>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d160      	bne.n	80046f4 <HAL_DCMI_MspInit+0xe4>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8004632:	4b33      	ldr	r3, [pc, #204]	; (8004700 <HAL_DCMI_MspInit+0xf0>)
 8004634:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004636:	4a32      	ldr	r2, [pc, #200]	; (8004700 <HAL_DCMI_MspInit+0xf0>)
 8004638:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800463c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800463e:	4b30      	ldr	r3, [pc, #192]	; (8004700 <HAL_DCMI_MspInit+0xf0>)
 8004640:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004642:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004646:	61bb      	str	r3, [r7, #24]
 8004648:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800464a:	4b2d      	ldr	r3, [pc, #180]	; (8004700 <HAL_DCMI_MspInit+0xf0>)
 800464c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800464e:	4a2c      	ldr	r2, [pc, #176]	; (8004700 <HAL_DCMI_MspInit+0xf0>)
 8004650:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004654:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004656:	4b2a      	ldr	r3, [pc, #168]	; (8004700 <HAL_DCMI_MspInit+0xf0>)
 8004658:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800465a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800465e:	617b      	str	r3, [r7, #20]
 8004660:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004662:	4b27      	ldr	r3, [pc, #156]	; (8004700 <HAL_DCMI_MspInit+0xf0>)
 8004664:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004666:	4a26      	ldr	r2, [pc, #152]	; (8004700 <HAL_DCMI_MspInit+0xf0>)
 8004668:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800466c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800466e:	4b24      	ldr	r3, [pc, #144]	; (8004700 <HAL_DCMI_MspInit+0xf0>)
 8004670:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004672:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004676:	613b      	str	r3, [r7, #16]
 8004678:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800467a:	4b21      	ldr	r3, [pc, #132]	; (8004700 <HAL_DCMI_MspInit+0xf0>)
 800467c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800467e:	4a20      	ldr	r2, [pc, #128]	; (8004700 <HAL_DCMI_MspInit+0xf0>)
 8004680:	f043 0310 	orr.w	r3, r3, #16
 8004684:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004686:	4b1e      	ldr	r3, [pc, #120]	; (8004700 <HAL_DCMI_MspInit+0xf0>)
 8004688:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800468a:	f003 0310 	and.w	r3, r3, #16
 800468e:	60fb      	str	r3, [r7, #12]
 8004690:	68fb      	ldr	r3, [r7, #12]
    PH5     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    PH11     ------> DCMI_D2
    PH8     ------> DCMI_HSYNC 
    */
    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_PIXCK_Pin 
 8004692:	f645 7320 	movw	r3, #24352	; 0x5f20
 8004696:	61fb      	str	r3, [r7, #28]
                          |DCMI_D1_Pin|DCMI_D2_Pin|DCMI_HSYNC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004698:	2302      	movs	r3, #2
 800469a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800469c:	2300      	movs	r3, #0
 800469e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046a0:	2300      	movs	r3, #0
 80046a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 80046a4:	230a      	movs	r3, #10
 80046a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80046a8:	f107 031c 	add.w	r3, r7, #28
 80046ac:	4619      	mov	r1, r3
 80046ae:	4815      	ldr	r0, [pc, #84]	; (8004704 <HAL_DCMI_MspInit+0xf4>)
 80046b0:	f001 ffca 	bl	8006648 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D7_Pin|DCMI_D5_Pin|DCMI_VSYNC_Pin;
 80046b4:	23b0      	movs	r3, #176	; 0xb0
 80046b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046b8:	2302      	movs	r3, #2
 80046ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046bc:	2300      	movs	r3, #0
 80046be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046c0:	2300      	movs	r3, #0
 80046c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 80046c4:	230a      	movs	r3, #10
 80046c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80046c8:	f107 031c 	add.w	r3, r7, #28
 80046cc:	4619      	mov	r1, r3
 80046ce:	480e      	ldr	r0, [pc, #56]	; (8004708 <HAL_DCMI_MspInit+0xf8>)
 80046d0:	f001 ffba 	bl	8006648 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D6_Pin;
 80046d4:	2320      	movs	r3, #32
 80046d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046d8:	2302      	movs	r3, #2
 80046da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046dc:	2300      	movs	r3, #0
 80046de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046e0:	2300      	movs	r3, #0
 80046e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 80046e4:	230a      	movs	r3, #10
 80046e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DCMI_D6_GPIO_Port, &GPIO_InitStruct);
 80046e8:	f107 031c 	add.w	r3, r7, #28
 80046ec:	4619      	mov	r1, r3
 80046ee:	4807      	ldr	r0, [pc, #28]	; (800470c <HAL_DCMI_MspInit+0xfc>)
 80046f0:	f001 ffaa 	bl	8006648 <HAL_GPIO_Init>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }

}
 80046f4:	bf00      	nop
 80046f6:	3730      	adds	r7, #48	; 0x30
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}
 80046fc:	50050000 	.word	0x50050000
 8004700:	40021000 	.word	0x40021000
 8004704:	48001c00 	.word	0x48001c00
 8004708:	48002000 	.word	0x48002000
 800470c:	48001000 	.word	0x48001000

08004710 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b08c      	sub	sp, #48	; 0x30
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004718:	f107 031c 	add.w	r3, r7, #28
 800471c:	2200      	movs	r2, #0
 800471e:	601a      	str	r2, [r3, #0]
 8004720:	605a      	str	r2, [r3, #4]
 8004722:	609a      	str	r2, [r3, #8]
 8004724:	60da      	str	r2, [r3, #12]
 8004726:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a3d      	ldr	r2, [pc, #244]	; (8004824 <HAL_I2C_MspInit+0x114>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d129      	bne.n	8004786 <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004732:	4b3d      	ldr	r3, [pc, #244]	; (8004828 <HAL_I2C_MspInit+0x118>)
 8004734:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004736:	4a3c      	ldr	r2, [pc, #240]	; (8004828 <HAL_I2C_MspInit+0x118>)
 8004738:	f043 0302 	orr.w	r3, r3, #2
 800473c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800473e:	4b3a      	ldr	r3, [pc, #232]	; (8004828 <HAL_I2C_MspInit+0x118>)
 8004740:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004742:	f003 0302 	and.w	r3, r3, #2
 8004746:	61bb      	str	r3, [r7, #24]
 8004748:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 800474a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800474e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004750:	2312      	movs	r3, #18
 8004752:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004754:	2301      	movs	r3, #1
 8004756:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004758:	2303      	movs	r3, #3
 800475a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800475c:	2304      	movs	r3, #4
 800475e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004760:	f107 031c 	add.w	r3, r7, #28
 8004764:	4619      	mov	r1, r3
 8004766:	4831      	ldr	r0, [pc, #196]	; (800482c <HAL_I2C_MspInit+0x11c>)
 8004768:	f001 ff6e 	bl	8006648 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800476c:	4b2e      	ldr	r3, [pc, #184]	; (8004828 <HAL_I2C_MspInit+0x118>)
 800476e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004770:	4a2d      	ldr	r2, [pc, #180]	; (8004828 <HAL_I2C_MspInit+0x118>)
 8004772:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004776:	6593      	str	r3, [r2, #88]	; 0x58
 8004778:	4b2b      	ldr	r3, [pc, #172]	; (8004828 <HAL_I2C_MspInit+0x118>)
 800477a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800477c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004780:	617b      	str	r3, [r7, #20]
 8004782:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004784:	e049      	b.n	800481a <HAL_I2C_MspInit+0x10a>
  else if(hi2c->Instance==I2C2)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a29      	ldr	r2, [pc, #164]	; (8004830 <HAL_I2C_MspInit+0x120>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d144      	bne.n	800481a <HAL_I2C_MspInit+0x10a>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8004790:	4b25      	ldr	r3, [pc, #148]	; (8004828 <HAL_I2C_MspInit+0x118>)
 8004792:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004794:	4a24      	ldr	r2, [pc, #144]	; (8004828 <HAL_I2C_MspInit+0x118>)
 8004796:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800479a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800479c:	4b22      	ldr	r3, [pc, #136]	; (8004828 <HAL_I2C_MspInit+0x118>)
 800479e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047a4:	613b      	str	r3, [r7, #16]
 80047a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047a8:	4b1f      	ldr	r3, [pc, #124]	; (8004828 <HAL_I2C_MspInit+0x118>)
 80047aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047ac:	4a1e      	ldr	r2, [pc, #120]	; (8004828 <HAL_I2C_MspInit+0x118>)
 80047ae:	f043 0302 	orr.w	r3, r3, #2
 80047b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80047b4:	4b1c      	ldr	r3, [pc, #112]	; (8004828 <HAL_I2C_MspInit+0x118>)
 80047b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047b8:	f003 0302 	and.w	r3, r3, #2
 80047bc:	60fb      	str	r3, [r7, #12]
 80047be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2C2_SCL_Pin;
 80047c0:	2310      	movs	r3, #16
 80047c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80047c4:	2312      	movs	r3, #18
 80047c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80047c8:	2301      	movs	r3, #1
 80047ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047cc:	2303      	movs	r3, #3
 80047ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80047d0:	2304      	movs	r3, #4
 80047d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(I2C2_SCL_GPIO_Port, &GPIO_InitStruct);
 80047d4:	f107 031c 	add.w	r3, r7, #28
 80047d8:	4619      	mov	r1, r3
 80047da:	4816      	ldr	r0, [pc, #88]	; (8004834 <HAL_I2C_MspInit+0x124>)
 80047dc:	f001 ff34 	bl	8006648 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2C2_SDA_Pin;
 80047e0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80047e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80047e6:	2312      	movs	r3, #18
 80047e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80047ea:	2301      	movs	r3, #1
 80047ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047ee:	2303      	movs	r3, #3
 80047f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80047f2:	2304      	movs	r3, #4
 80047f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(I2C2_SDA_GPIO_Port, &GPIO_InitStruct);
 80047f6:	f107 031c 	add.w	r3, r7, #28
 80047fa:	4619      	mov	r1, r3
 80047fc:	480b      	ldr	r0, [pc, #44]	; (800482c <HAL_I2C_MspInit+0x11c>)
 80047fe:	f001 ff23 	bl	8006648 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004802:	4b09      	ldr	r3, [pc, #36]	; (8004828 <HAL_I2C_MspInit+0x118>)
 8004804:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004806:	4a08      	ldr	r2, [pc, #32]	; (8004828 <HAL_I2C_MspInit+0x118>)
 8004808:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800480c:	6593      	str	r3, [r2, #88]	; 0x58
 800480e:	4b06      	ldr	r3, [pc, #24]	; (8004828 <HAL_I2C_MspInit+0x118>)
 8004810:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004812:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004816:	60bb      	str	r3, [r7, #8]
 8004818:	68bb      	ldr	r3, [r7, #8]
}
 800481a:	bf00      	nop
 800481c:	3730      	adds	r7, #48	; 0x30
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}
 8004822:	bf00      	nop
 8004824:	40005400 	.word	0x40005400
 8004828:	40021000 	.word	0x40021000
 800482c:	48000400 	.word	0x48000400
 8004830:	40005800 	.word	0x40005800
 8004834:	48001c00 	.word	0x48001c00

08004838 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b090      	sub	sp, #64	; 0x40
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004840:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004844:	2200      	movs	r2, #0
 8004846:	601a      	str	r2, [r3, #0]
 8004848:	605a      	str	r2, [r3, #4]
 800484a:	609a      	str	r2, [r3, #8]
 800484c:	60da      	str	r2, [r3, #12]
 800484e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==LPUART1)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a68      	ldr	r2, [pc, #416]	; (80049f8 <HAL_UART_MspInit+0x1c0>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d12b      	bne.n	80048b2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800485a:	4b68      	ldr	r3, [pc, #416]	; (80049fc <HAL_UART_MspInit+0x1c4>)
 800485c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800485e:	4a67      	ldr	r2, [pc, #412]	; (80049fc <HAL_UART_MspInit+0x1c4>)
 8004860:	f043 0301 	orr.w	r3, r3, #1
 8004864:	65d3      	str	r3, [r2, #92]	; 0x5c
 8004866:	4b65      	ldr	r3, [pc, #404]	; (80049fc <HAL_UART_MspInit+0x1c4>)
 8004868:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800486a:	f003 0301 	and.w	r3, r3, #1
 800486e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004870:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8004872:	4b62      	ldr	r3, [pc, #392]	; (80049fc <HAL_UART_MspInit+0x1c4>)
 8004874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004876:	4a61      	ldr	r2, [pc, #388]	; (80049fc <HAL_UART_MspInit+0x1c4>)
 8004878:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800487c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800487e:	4b5f      	ldr	r3, [pc, #380]	; (80049fc <HAL_UART_MspInit+0x1c4>)
 8004880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004882:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004886:	627b      	str	r3, [r7, #36]	; 0x24
 8004888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    HAL_PWREx_EnableVddIO2();
 800488a:	f004 f8c5 	bl	8008a18 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration    
    PG8     ------> LPUART1_RX
    PG7     ------> LPUART1_TX 
    */
    GPIO_InitStruct.Pin = ARD_D0_Pin|ARD_D1_Pin;
 800488e:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8004892:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004894:	2302      	movs	r3, #2
 8004896:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004898:	2300      	movs	r3, #0
 800489a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800489c:	2303      	movs	r3, #3
 800489e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80048a0:	2308      	movs	r3, #8
 80048a2:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80048a4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80048a8:	4619      	mov	r1, r3
 80048aa:	4855      	ldr	r0, [pc, #340]	; (8004a00 <HAL_UART_MspInit+0x1c8>)
 80048ac:	f001 fecc 	bl	8006648 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80048b0:	e09e      	b.n	80049f0 <HAL_UART_MspInit+0x1b8>
  else if(huart->Instance==USART1)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a53      	ldr	r2, [pc, #332]	; (8004a04 <HAL_UART_MspInit+0x1cc>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d14f      	bne.n	800495c <HAL_UART_MspInit+0x124>
    __HAL_RCC_USART1_CLK_ENABLE();
 80048bc:	4b4f      	ldr	r3, [pc, #316]	; (80049fc <HAL_UART_MspInit+0x1c4>)
 80048be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048c0:	4a4e      	ldr	r2, [pc, #312]	; (80049fc <HAL_UART_MspInit+0x1c4>)
 80048c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80048c6:	6613      	str	r3, [r2, #96]	; 0x60
 80048c8:	4b4c      	ldr	r3, [pc, #304]	; (80049fc <HAL_UART_MspInit+0x1c4>)
 80048ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80048d0:	623b      	str	r3, [r7, #32]
 80048d2:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048d4:	4b49      	ldr	r3, [pc, #292]	; (80049fc <HAL_UART_MspInit+0x1c4>)
 80048d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048d8:	4a48      	ldr	r2, [pc, #288]	; (80049fc <HAL_UART_MspInit+0x1c4>)
 80048da:	f043 0302 	orr.w	r3, r3, #2
 80048de:	64d3      	str	r3, [r2, #76]	; 0x4c
 80048e0:	4b46      	ldr	r3, [pc, #280]	; (80049fc <HAL_UART_MspInit+0x1c4>)
 80048e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048e4:	f003 0302 	and.w	r3, r3, #2
 80048e8:	61fb      	str	r3, [r7, #28]
 80048ea:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80048ec:	4b43      	ldr	r3, [pc, #268]	; (80049fc <HAL_UART_MspInit+0x1c4>)
 80048ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048f0:	4a42      	ldr	r2, [pc, #264]	; (80049fc <HAL_UART_MspInit+0x1c4>)
 80048f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80048f6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80048f8:	4b40      	ldr	r3, [pc, #256]	; (80049fc <HAL_UART_MspInit+0x1c4>)
 80048fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004900:	61bb      	str	r3, [r7, #24]
 8004902:	69bb      	ldr	r3, [r7, #24]
    HAL_PWREx_EnableVddIO2();
 8004904:	f004 f888 	bl	8008a18 <HAL_PWREx_EnableVddIO2>
    GPIO_InitStruct.Pin = USART1_TX_Pin;
 8004908:	2340      	movs	r3, #64	; 0x40
 800490a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800490c:	2302      	movs	r3, #2
 800490e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004910:	2300      	movs	r3, #0
 8004912:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004914:	2303      	movs	r3, #3
 8004916:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004918:	2307      	movs	r3, #7
 800491a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(USART1_TX_GPIO_Port, &GPIO_InitStruct);
 800491c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004920:	4619      	mov	r1, r3
 8004922:	4839      	ldr	r0, [pc, #228]	; (8004a08 <HAL_UART_MspInit+0x1d0>)
 8004924:	f001 fe90 	bl	8006648 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = UART1_RX_Pin|UART1_CTS_Pin|UART1_RTS_Pin;
 8004928:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800492c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800492e:	2302      	movs	r3, #2
 8004930:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004932:	2300      	movs	r3, #0
 8004934:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004936:	2303      	movs	r3, #3
 8004938:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800493a:	2307      	movs	r3, #7
 800493c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800493e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004942:	4619      	mov	r1, r3
 8004944:	482e      	ldr	r0, [pc, #184]	; (8004a00 <HAL_UART_MspInit+0x1c8>)
 8004946:	f001 fe7f 	bl	8006648 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800494a:	2200      	movs	r2, #0
 800494c:	2105      	movs	r1, #5
 800494e:	2025      	movs	r0, #37	; 0x25
 8004950:	f001 fd7a 	bl	8006448 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004954:	2025      	movs	r0, #37	; 0x25
 8004956:	f001 fd93 	bl	8006480 <HAL_NVIC_EnableIRQ>
}
 800495a:	e049      	b.n	80049f0 <HAL_UART_MspInit+0x1b8>
  else if(huart->Instance==USART2)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a2a      	ldr	r2, [pc, #168]	; (8004a0c <HAL_UART_MspInit+0x1d4>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d144      	bne.n	80049f0 <HAL_UART_MspInit+0x1b8>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004966:	4b25      	ldr	r3, [pc, #148]	; (80049fc <HAL_UART_MspInit+0x1c4>)
 8004968:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800496a:	4a24      	ldr	r2, [pc, #144]	; (80049fc <HAL_UART_MspInit+0x1c4>)
 800496c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004970:	6593      	str	r3, [r2, #88]	; 0x58
 8004972:	4b22      	ldr	r3, [pc, #136]	; (80049fc <HAL_UART_MspInit+0x1c4>)
 8004974:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004976:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800497a:	617b      	str	r3, [r7, #20]
 800497c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800497e:	4b1f      	ldr	r3, [pc, #124]	; (80049fc <HAL_UART_MspInit+0x1c4>)
 8004980:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004982:	4a1e      	ldr	r2, [pc, #120]	; (80049fc <HAL_UART_MspInit+0x1c4>)
 8004984:	f043 0308 	orr.w	r3, r3, #8
 8004988:	64d3      	str	r3, [r2, #76]	; 0x4c
 800498a:	4b1c      	ldr	r3, [pc, #112]	; (80049fc <HAL_UART_MspInit+0x1c4>)
 800498c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800498e:	f003 0308 	and.w	r3, r3, #8
 8004992:	613b      	str	r3, [r7, #16]
 8004994:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004996:	4b19      	ldr	r3, [pc, #100]	; (80049fc <HAL_UART_MspInit+0x1c4>)
 8004998:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800499a:	4a18      	ldr	r2, [pc, #96]	; (80049fc <HAL_UART_MspInit+0x1c4>)
 800499c:	f043 0301 	orr.w	r3, r3, #1
 80049a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80049a2:	4b16      	ldr	r3, [pc, #88]	; (80049fc <HAL_UART_MspInit+0x1c4>)
 80049a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049a6:	f003 0301 	and.w	r3, r3, #1
 80049aa:	60fb      	str	r3, [r7, #12]
 80049ac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART2_RX_Pin;
 80049ae:	2340      	movs	r3, #64	; 0x40
 80049b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049b2:	2302      	movs	r3, #2
 80049b4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049b6:	2300      	movs	r3, #0
 80049b8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049ba:	2303      	movs	r3, #3
 80049bc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80049be:	2307      	movs	r3, #7
 80049c0:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(USART2_RX_GPIO_Port, &GPIO_InitStruct);
 80049c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80049c6:	4619      	mov	r1, r3
 80049c8:	4811      	ldr	r0, [pc, #68]	; (8004a10 <HAL_UART_MspInit+0x1d8>)
 80049ca:	f001 fe3d 	bl	8006648 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART2_TX_Pin;
 80049ce:	2304      	movs	r3, #4
 80049d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049d2:	2302      	movs	r3, #2
 80049d4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049d6:	2300      	movs	r3, #0
 80049d8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049da:	2303      	movs	r3, #3
 80049dc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80049de:	2307      	movs	r3, #7
 80049e0:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(USART2_TX_GPIO_Port, &GPIO_InitStruct);
 80049e2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80049e6:	4619      	mov	r1, r3
 80049e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049ec:	f001 fe2c 	bl	8006648 <HAL_GPIO_Init>
}
 80049f0:	bf00      	nop
 80049f2:	3740      	adds	r7, #64	; 0x40
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	40008000 	.word	0x40008000
 80049fc:	40021000 	.word	0x40021000
 8004a00:	48001800 	.word	0x48001800
 8004a04:	40013800 	.word	0x40013800
 8004a08:	48000400 	.word	0x48000400
 8004a0c:	40004400 	.word	0x40004400
 8004a10:	48000c00 	.word	0x48000c00

08004a14 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b082      	sub	sp, #8
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  if(huart->Instance==LPUART1)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a1f      	ldr	r2, [pc, #124]	; (8004aa0 <HAL_UART_MspDeInit+0x8c>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d10b      	bne.n	8004a3e <HAL_UART_MspDeInit+0x2a>
  {
  /* USER CODE BEGIN LPUART1_MspDeInit 0 */

  /* USER CODE END LPUART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPUART1_CLK_DISABLE();
 8004a26:	4b1f      	ldr	r3, [pc, #124]	; (8004aa4 <HAL_UART_MspDeInit+0x90>)
 8004a28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a2a:	4a1e      	ldr	r2, [pc, #120]	; (8004aa4 <HAL_UART_MspDeInit+0x90>)
 8004a2c:	f023 0301 	bic.w	r3, r3, #1
 8004a30:	65d3      	str	r3, [r2, #92]	; 0x5c
  
    /**LPUART1 GPIO Configuration    
    PG8     ------> LPUART1_RX
    PG7     ------> LPUART1_TX 
    */
    HAL_GPIO_DeInit(GPIOG, ARD_D0_Pin|ARD_D1_Pin);
 8004a32:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8004a36:	481c      	ldr	r0, [pc, #112]	; (8004aa8 <HAL_UART_MspDeInit+0x94>)
 8004a38:	f001 ff98 	bl	800696c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8004a3c:	e02b      	b.n	8004a96 <HAL_UART_MspDeInit+0x82>
  else if(huart->Instance==USART1)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a1a      	ldr	r2, [pc, #104]	; (8004aac <HAL_UART_MspDeInit+0x98>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d112      	bne.n	8004a6e <HAL_UART_MspDeInit+0x5a>
    __HAL_RCC_USART1_CLK_DISABLE();
 8004a48:	4b16      	ldr	r3, [pc, #88]	; (8004aa4 <HAL_UART_MspDeInit+0x90>)
 8004a4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a4c:	4a15      	ldr	r2, [pc, #84]	; (8004aa4 <HAL_UART_MspDeInit+0x90>)
 8004a4e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a52:	6613      	str	r3, [r2, #96]	; 0x60
    HAL_GPIO_DeInit(USART1_TX_GPIO_Port, USART1_TX_Pin);
 8004a54:	2140      	movs	r1, #64	; 0x40
 8004a56:	4816      	ldr	r0, [pc, #88]	; (8004ab0 <HAL_UART_MspDeInit+0x9c>)
 8004a58:	f001 ff88 	bl	800696c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOG, UART1_RX_Pin|UART1_CTS_Pin|UART1_RTS_Pin);
 8004a5c:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8004a60:	4811      	ldr	r0, [pc, #68]	; (8004aa8 <HAL_UART_MspDeInit+0x94>)
 8004a62:	f001 ff83 	bl	800696c <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8004a66:	2025      	movs	r0, #37	; 0x25
 8004a68:	f001 fd18 	bl	800649c <HAL_NVIC_DisableIRQ>
}
 8004a6c:	e013      	b.n	8004a96 <HAL_UART_MspDeInit+0x82>
  else if(huart->Instance==USART2)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a10      	ldr	r2, [pc, #64]	; (8004ab4 <HAL_UART_MspDeInit+0xa0>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d10e      	bne.n	8004a96 <HAL_UART_MspDeInit+0x82>
    __HAL_RCC_USART2_CLK_DISABLE();
 8004a78:	4b0a      	ldr	r3, [pc, #40]	; (8004aa4 <HAL_UART_MspDeInit+0x90>)
 8004a7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a7c:	4a09      	ldr	r2, [pc, #36]	; (8004aa4 <HAL_UART_MspDeInit+0x90>)
 8004a7e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004a82:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(USART2_RX_GPIO_Port, USART2_RX_Pin);
 8004a84:	2140      	movs	r1, #64	; 0x40
 8004a86:	480c      	ldr	r0, [pc, #48]	; (8004ab8 <HAL_UART_MspDeInit+0xa4>)
 8004a88:	f001 ff70 	bl	800696c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(USART2_TX_GPIO_Port, USART2_TX_Pin);
 8004a8c:	2104      	movs	r1, #4
 8004a8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004a92:	f001 ff6b 	bl	800696c <HAL_GPIO_DeInit>
}
 8004a96:	bf00      	nop
 8004a98:	3708      	adds	r7, #8
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}
 8004a9e:	bf00      	nop
 8004aa0:	40008000 	.word	0x40008000
 8004aa4:	40021000 	.word	0x40021000
 8004aa8:	48001800 	.word	0x48001800
 8004aac:	40013800 	.word	0x40013800
 8004ab0:	48000400 	.word	0x48000400
 8004ab4:	40004400 	.word	0x40004400
 8004ab8:	48000c00 	.word	0x48000c00

08004abc <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b08a      	sub	sp, #40	; 0x28
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ac4:	f107 0314 	add.w	r3, r7, #20
 8004ac8:	2200      	movs	r2, #0
 8004aca:	601a      	str	r2, [r3, #0]
 8004acc:	605a      	str	r2, [r3, #4]
 8004ace:	609a      	str	r2, [r3, #8]
 8004ad0:	60da      	str	r2, [r3, #12]
 8004ad2:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a26      	ldr	r2, [pc, #152]	; (8004b74 <HAL_QSPI_MspInit+0xb8>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d145      	bne.n	8004b6a <HAL_QSPI_MspInit+0xae>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8004ade:	4b26      	ldr	r3, [pc, #152]	; (8004b78 <HAL_QSPI_MspInit+0xbc>)
 8004ae0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ae2:	4a25      	ldr	r2, [pc, #148]	; (8004b78 <HAL_QSPI_MspInit+0xbc>)
 8004ae4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ae8:	6513      	str	r3, [r2, #80]	; 0x50
 8004aea:	4b23      	ldr	r3, [pc, #140]	; (8004b78 <HAL_QSPI_MspInit+0xbc>)
 8004aec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004aee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004af2:	613b      	str	r3, [r7, #16]
 8004af4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004af6:	4b20      	ldr	r3, [pc, #128]	; (8004b78 <HAL_QSPI_MspInit+0xbc>)
 8004af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004afa:	4a1f      	ldr	r2, [pc, #124]	; (8004b78 <HAL_QSPI_MspInit+0xbc>)
 8004afc:	f043 0302 	orr.w	r3, r3, #2
 8004b00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b02:	4b1d      	ldr	r3, [pc, #116]	; (8004b78 <HAL_QSPI_MspInit+0xbc>)
 8004b04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b06:	f003 0302 	and.w	r3, r3, #2
 8004b0a:	60fb      	str	r3, [r7, #12]
 8004b0c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b0e:	4b1a      	ldr	r3, [pc, #104]	; (8004b78 <HAL_QSPI_MspInit+0xbc>)
 8004b10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b12:	4a19      	ldr	r2, [pc, #100]	; (8004b78 <HAL_QSPI_MspInit+0xbc>)
 8004b14:	f043 0301 	orr.w	r3, r3, #1
 8004b18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b1a:	4b17      	ldr	r3, [pc, #92]	; (8004b78 <HAL_QSPI_MspInit+0xbc>)
 8004b1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b1e:	f003 0301 	and.w	r3, r3, #1
 8004b22:	60bb      	str	r3, [r7, #8]
 8004b24:	68bb      	ldr	r3, [r7, #8]
    PA7     ------> QUADSPI_BK1_IO2
    PB1     ------> QUADSPI_BK1_IO0
    PA3     ------> QUADSPI_CLK
    PA6     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = QSPI_BK1_NCS_Pin|QSPI_BK1_IO1_Pin|QSPI_BK1_IO0_Pin;
 8004b26:	f640 0303 	movw	r3, #2051	; 0x803
 8004b2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b2c:	2302      	movs	r3, #2
 8004b2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b30:	2300      	movs	r3, #0
 8004b32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b34:	2303      	movs	r3, #3
 8004b36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8004b38:	230a      	movs	r3, #10
 8004b3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b3c:	f107 0314 	add.w	r3, r7, #20
 8004b40:	4619      	mov	r1, r3
 8004b42:	480e      	ldr	r0, [pc, #56]	; (8004b7c <HAL_QSPI_MspInit+0xc0>)
 8004b44:	f001 fd80 	bl	8006648 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO2_Pin|QSPI_CLK_Pin|QSPI_BK1_IO3_Pin;
 8004b48:	23c8      	movs	r3, #200	; 0xc8
 8004b4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b4c:	2302      	movs	r3, #2
 8004b4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b50:	2300      	movs	r3, #0
 8004b52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b54:	2303      	movs	r3, #3
 8004b56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8004b58:	230a      	movs	r3, #10
 8004b5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b5c:	f107 0314 	add.w	r3, r7, #20
 8004b60:	4619      	mov	r1, r3
 8004b62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004b66:	f001 fd6f 	bl	8006648 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8004b6a:	bf00      	nop
 8004b6c:	3728      	adds	r7, #40	; 0x28
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}
 8004b72:	bf00      	nop
 8004b74:	a0001000 	.word	0xa0001000
 8004b78:	40021000 	.word	0x40021000
 8004b7c:	48000400 	.word	0x48000400

08004b80 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b08a      	sub	sp, #40	; 0x28
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b88:	f107 0314 	add.w	r3, r7, #20
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	601a      	str	r2, [r3, #0]
 8004b90:	605a      	str	r2, [r3, #4]
 8004b92:	609a      	str	r2, [r3, #8]
 8004b94:	60da      	str	r2, [r3, #12]
 8004b96:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a25      	ldr	r2, [pc, #148]	; (8004c34 <HAL_SD_MspInit+0xb4>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d144      	bne.n	8004c2c <HAL_SD_MspInit+0xac>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8004ba2:	4b25      	ldr	r3, [pc, #148]	; (8004c38 <HAL_SD_MspInit+0xb8>)
 8004ba4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ba6:	4a24      	ldr	r2, [pc, #144]	; (8004c38 <HAL_SD_MspInit+0xb8>)
 8004ba8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004bac:	6613      	str	r3, [r2, #96]	; 0x60
 8004bae:	4b22      	ldr	r3, [pc, #136]	; (8004c38 <HAL_SD_MspInit+0xb8>)
 8004bb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bb6:	613b      	str	r3, [r7, #16]
 8004bb8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004bba:	4b1f      	ldr	r3, [pc, #124]	; (8004c38 <HAL_SD_MspInit+0xb8>)
 8004bbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bbe:	4a1e      	ldr	r2, [pc, #120]	; (8004c38 <HAL_SD_MspInit+0xb8>)
 8004bc0:	f043 0308 	orr.w	r3, r3, #8
 8004bc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004bc6:	4b1c      	ldr	r3, [pc, #112]	; (8004c38 <HAL_SD_MspInit+0xb8>)
 8004bc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bca:	f003 0308 	and.w	r3, r3, #8
 8004bce:	60fb      	str	r3, [r7, #12]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004bd2:	4b19      	ldr	r3, [pc, #100]	; (8004c38 <HAL_SD_MspInit+0xb8>)
 8004bd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bd6:	4a18      	ldr	r2, [pc, #96]	; (8004c38 <HAL_SD_MspInit+0xb8>)
 8004bd8:	f043 0304 	orr.w	r3, r3, #4
 8004bdc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004bde:	4b16      	ldr	r3, [pc, #88]	; (8004c38 <HAL_SD_MspInit+0xb8>)
 8004be0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004be2:	f003 0304 	and.w	r3, r3, #4
 8004be6:	60bb      	str	r3, [r7, #8]
 8004be8:	68bb      	ldr	r3, [r7, #8]
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0 
    */
    GPIO_InitStruct.Pin = uSD_CMD_Pin;
 8004bea:	2304      	movs	r3, #4
 8004bec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bee:	2302      	movs	r3, #2
 8004bf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bf6:	2303      	movs	r3, #3
 8004bf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8004bfa:	230c      	movs	r3, #12
 8004bfc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(uSD_CMD_GPIO_Port, &GPIO_InitStruct);
 8004bfe:	f107 0314 	add.w	r3, r7, #20
 8004c02:	4619      	mov	r1, r3
 8004c04:	480d      	ldr	r0, [pc, #52]	; (8004c3c <HAL_SD_MspInit+0xbc>)
 8004c06:	f001 fd1f 	bl	8006648 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = uSD_D2_Pin|uSD_D3_Pin|uSD_CLK_Pin|uSD_D1_Pin 
 8004c0a:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8004c0e:	617b      	str	r3, [r7, #20]
                          |uSD_D0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c10:	2302      	movs	r3, #2
 8004c12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c14:	2300      	movs	r3, #0
 8004c16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c18:	2303      	movs	r3, #3
 8004c1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8004c1c:	230c      	movs	r3, #12
 8004c1e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c20:	f107 0314 	add.w	r3, r7, #20
 8004c24:	4619      	mov	r1, r3
 8004c26:	4806      	ldr	r0, [pc, #24]	; (8004c40 <HAL_SD_MspInit+0xc0>)
 8004c28:	f001 fd0e 	bl	8006648 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 8004c2c:	bf00      	nop
 8004c2e:	3728      	adds	r7, #40	; 0x28
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}
 8004c34:	40012800 	.word	0x40012800
 8004c38:	40021000 	.word	0x40021000
 8004c3c:	48000c00 	.word	0x48000c00
 8004c40:	48000800 	.word	0x48000800

08004c44 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b08a      	sub	sp, #40	; 0x28
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c4c:	f107 0314 	add.w	r3, r7, #20
 8004c50:	2200      	movs	r2, #0
 8004c52:	601a      	str	r2, [r3, #0]
 8004c54:	605a      	str	r2, [r3, #4]
 8004c56:	609a      	str	r2, [r3, #8]
 8004c58:	60da      	str	r2, [r3, #12]
 8004c5a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a25      	ldr	r2, [pc, #148]	; (8004cf8 <HAL_SPI_MspInit+0xb4>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d144      	bne.n	8004cf0 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004c66:	4b25      	ldr	r3, [pc, #148]	; (8004cfc <HAL_SPI_MspInit+0xb8>)
 8004c68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c6a:	4a24      	ldr	r2, [pc, #144]	; (8004cfc <HAL_SPI_MspInit+0xb8>)
 8004c6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c70:	6593      	str	r3, [r2, #88]	; 0x58
 8004c72:	4b22      	ldr	r3, [pc, #136]	; (8004cfc <HAL_SPI_MspInit+0xb8>)
 8004c74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c7a:	613b      	str	r3, [r7, #16]
 8004c7c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004c7e:	4b1f      	ldr	r3, [pc, #124]	; (8004cfc <HAL_SPI_MspInit+0xb8>)
 8004c80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c82:	4a1e      	ldr	r2, [pc, #120]	; (8004cfc <HAL_SPI_MspInit+0xb8>)
 8004c84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004c8a:	4b1c      	ldr	r3, [pc, #112]	; (8004cfc <HAL_SPI_MspInit+0xb8>)
 8004c8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c92:	60fb      	str	r3, [r7, #12]
 8004c94:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c96:	4b19      	ldr	r3, [pc, #100]	; (8004cfc <HAL_SPI_MspInit+0xb8>)
 8004c98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c9a:	4a18      	ldr	r2, [pc, #96]	; (8004cfc <HAL_SPI_MspInit+0xb8>)
 8004c9c:	f043 0302 	orr.w	r3, r3, #2
 8004ca0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004ca2:	4b16      	ldr	r3, [pc, #88]	; (8004cfc <HAL_SPI_MspInit+0xb8>)
 8004ca4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ca6:	f003 0302 	and.w	r3, r3, #2
 8004caa:	60bb      	str	r3, [r7, #8]
 8004cac:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PI2     ------> SPI2_MISO
    PI1     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = SPI2_MISO_Pin|SPI2_CLK_Pin;
 8004cae:	2306      	movs	r3, #6
 8004cb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cb2:	2302      	movs	r3, #2
 8004cb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004cbe:	2305      	movs	r3, #5
 8004cc0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004cc2:	f107 0314 	add.w	r3, r7, #20
 8004cc6:	4619      	mov	r1, r3
 8004cc8:	480d      	ldr	r0, [pc, #52]	; (8004d00 <HAL_SPI_MspInit+0xbc>)
 8004cca:	f001 fcbd 	bl	8006648 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI2_MOSI_Pin;
 8004cce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004cd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cd4:	2302      	movs	r3, #2
 8004cd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cdc:	2303      	movs	r3, #3
 8004cde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004ce0:	2305      	movs	r3, #5
 8004ce2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SPI2_MOSI_GPIO_Port, &GPIO_InitStruct);
 8004ce4:	f107 0314 	add.w	r3, r7, #20
 8004ce8:	4619      	mov	r1, r3
 8004cea:	4806      	ldr	r0, [pc, #24]	; (8004d04 <HAL_SPI_MspInit+0xc0>)
 8004cec:	f001 fcac 	bl	8006648 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004cf0:	bf00      	nop
 8004cf2:	3728      	adds	r7, #40	; 0x28
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}
 8004cf8:	40003800 	.word	0x40003800
 8004cfc:	40021000 	.word	0x40021000
 8004d00:	48002000 	.word	0x48002000
 8004d04:	48000400 	.word	0x48000400

08004d08 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b086      	sub	sp, #24
 8004d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8004d0e:	1d3b      	adds	r3, r7, #4
 8004d10:	2200      	movs	r2, #0
 8004d12:	601a      	str	r2, [r3, #0]
 8004d14:	605a      	str	r2, [r3, #4]
 8004d16:	609a      	str	r2, [r3, #8]
 8004d18:	60da      	str	r2, [r3, #12]
 8004d1a:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8004d1c:	4b2b      	ldr	r3, [pc, #172]	; (8004dcc <HAL_FMC_MspInit+0xc4>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d14f      	bne.n	8004dc4 <HAL_FMC_MspInit+0xbc>
    return;
  }
  FMC_Initialized = 1;
 8004d24:	4b29      	ldr	r3, [pc, #164]	; (8004dcc <HAL_FMC_MspInit+0xc4>)
 8004d26:	2201      	movs	r2, #1
 8004d28:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8004d2a:	4b29      	ldr	r3, [pc, #164]	; (8004dd0 <HAL_FMC_MspInit+0xc8>)
 8004d2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d2e:	4a28      	ldr	r2, [pc, #160]	; (8004dd0 <HAL_FMC_MspInit+0xc8>)
 8004d30:	f043 0301 	orr.w	r3, r3, #1
 8004d34:	6513      	str	r3, [r2, #80]	; 0x50
 8004d36:	4b26      	ldr	r3, [pc, #152]	; (8004dd0 <HAL_FMC_MspInit+0xc8>)
 8004d38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d3a:	f003 0301 	and.w	r3, r3, #1
 8004d3e:	603b      	str	r3, [r7, #0]
 8004d40:	683b      	ldr	r3, [r7, #0]
  PF13   ------> FMC_A7
  PE12   ------> FMC_D9
  PF12   ------> FMC_A6
  PE11   ------> FMC_D8
  */
  GPIO_InitStruct.Pin = PSRAM_NBL0_Pin|PSRAM_NBL1_Pin|D7_Pin|D6_Pin 
 8004d42:	f64f 7383 	movw	r3, #65411	; 0xff83
 8004d46:	607b      	str	r3, [r7, #4]
                          |D12_Pin|D5_Pin|D11_Pin|D4_Pin 
                          |D10_Pin|D9_Pin|D8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d48:	2302      	movs	r3, #2
 8004d4a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d50:	2303      	movs	r3, #3
 8004d52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004d54:	230c      	movs	r3, #12
 8004d56:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004d58:	1d3b      	adds	r3, r7, #4
 8004d5a:	4619      	mov	r1, r3
 8004d5c:	481d      	ldr	r0, [pc, #116]	; (8004dd4 <HAL_FMC_MspInit+0xcc>)
 8004d5e:	f001 fc73 	bl	8006648 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_NE_Pin|PSRAM_A11_Pin|PSRAM_A10_Pin|PSRAM_A15_Pin 
 8004d62:	f240 233f 	movw	r3, #575	; 0x23f
 8004d66:	607b      	str	r3, [r7, #4]
                          |PSRAM_A14_Pin|PSRAM_A13_Pin|PSRAM_A12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d68:	2302      	movs	r3, #2
 8004d6a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d70:	2303      	movs	r3, #3
 8004d72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004d74:	230c      	movs	r3, #12
 8004d76:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004d78:	1d3b      	adds	r3, r7, #4
 8004d7a:	4619      	mov	r1, r3
 8004d7c:	4816      	ldr	r0, [pc, #88]	; (8004dd8 <HAL_FMC_MspInit+0xd0>)
 8004d7e:	f001 fc63 	bl	8006648 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D2_Pin|OE_Pin|D3_Pin|WE_Pin 
 8004d82:	f64f 73b3 	movw	r3, #65459	; 0xffb3
 8004d86:	607b      	str	r3, [r7, #4]
                          |LCD_NE_Pin|D1_Pin|D15_Pin|D0_Pin 
                          |PSRAM_A17_Pin|PSRAM_A16_Pin|PSRAM_A18_LCD_RS_Pin|D14_Pin 
                          |D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d88:	2302      	movs	r3, #2
 8004d8a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d90:	2303      	movs	r3, #3
 8004d92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004d94:	230c      	movs	r3, #12
 8004d96:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004d98:	1d3b      	adds	r3, r7, #4
 8004d9a:	4619      	mov	r1, r3
 8004d9c:	480f      	ldr	r0, [pc, #60]	; (8004ddc <HAL_FMC_MspInit+0xd4>)
 8004d9e:	f001 fc53 	bl	8006648 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A2_Pin|PSRAM_A1_Pin|PSRAM_A0_Pin|PSRAM_A3_Pin 
 8004da2:	f24f 033f 	movw	r3, #61503	; 0xf03f
 8004da6:	607b      	str	r3, [r7, #4]
                          |PSRAM_A4_Pin|PSRAM_A5_Pin|PSRAM_A9_Pin|PSRAM_A8_Pin 
                          |PSRAM_A7_Pin|PSRAM_A6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004da8:	2302      	movs	r3, #2
 8004daa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dac:	2300      	movs	r3, #0
 8004dae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004db0:	2303      	movs	r3, #3
 8004db2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004db4:	230c      	movs	r3, #12
 8004db6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004db8:	1d3b      	adds	r3, r7, #4
 8004dba:	4619      	mov	r1, r3
 8004dbc:	4808      	ldr	r0, [pc, #32]	; (8004de0 <HAL_FMC_MspInit+0xd8>)
 8004dbe:	f001 fc43 	bl	8006648 <HAL_GPIO_Init>
 8004dc2:	e000      	b.n	8004dc6 <HAL_FMC_MspInit+0xbe>
    return;
 8004dc4:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8004dc6:	3718      	adds	r7, #24
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}
 8004dcc:	20000468 	.word	0x20000468
 8004dd0:	40021000 	.word	0x40021000
 8004dd4:	48001000 	.word	0x48001000
 8004dd8:	48001800 	.word	0x48001800
 8004ddc:	48000c00 	.word	0x48000c00
 8004de0:	48001400 	.word	0x48001400

08004de4 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b082      	sub	sp, #8
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8004dec:	f7ff ff8c 	bl	8004d08 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8004df0:	bf00      	nop
 8004df2:	3708      	adds	r7, #8
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}

08004df8 <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b08a      	sub	sp, #40	; 0x28
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4a33      	ldr	r2, [pc, #204]	; (8004ed4 <HAL_SAI_MspInit+0xdc>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d135      	bne.n	8004e76 <HAL_SAI_MspInit+0x7e>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 8004e0a:	4b33      	ldr	r3, [pc, #204]	; (8004ed8 <HAL_SAI_MspInit+0xe0>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d10b      	bne.n	8004e2a <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8004e12:	4b32      	ldr	r3, [pc, #200]	; (8004edc <HAL_SAI_MspInit+0xe4>)
 8004e14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e16:	4a31      	ldr	r2, [pc, #196]	; (8004edc <HAL_SAI_MspInit+0xe4>)
 8004e18:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004e1c:	6613      	str	r3, [r2, #96]	; 0x60
 8004e1e:	4b2f      	ldr	r3, [pc, #188]	; (8004edc <HAL_SAI_MspInit+0xe4>)
 8004e20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e22:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e26:	613b      	str	r3, [r7, #16]
 8004e28:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 8004e2a:	4b2b      	ldr	r3, [pc, #172]	; (8004ed8 <HAL_SAI_MspInit+0xe0>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	3301      	adds	r3, #1
 8004e30:	4a29      	ldr	r2, [pc, #164]	; (8004ed8 <HAL_SAI_MspInit+0xe0>)
 8004e32:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE2     ------> SAI1_MCLK_A
    PE6     ------> SAI1_SD_A
    PB10     ------> SAI1_SCK_A 
    */
    GPIO_InitStruct.Pin = SAI1_FSA_Pin|SAI1_MCKA_Pin|SAI1_SDA_Pin;
 8004e34:	2354      	movs	r3, #84	; 0x54
 8004e36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e38:	2302      	movs	r3, #2
 8004e3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e40:	2300      	movs	r3, #0
 8004e42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8004e44:	230d      	movs	r3, #13
 8004e46:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004e48:	f107 0314 	add.w	r3, r7, #20
 8004e4c:	4619      	mov	r1, r3
 8004e4e:	4824      	ldr	r0, [pc, #144]	; (8004ee0 <HAL_SAI_MspInit+0xe8>)
 8004e50:	f001 fbfa 	bl	8006648 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004e54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e5a:	2302      	movs	r3, #2
 8004e5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e62:	2300      	movs	r3, #0
 8004e64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8004e66:	230d      	movs	r3, #13
 8004e68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e6a:	f107 0314 	add.w	r3, r7, #20
 8004e6e:	4619      	mov	r1, r3
 8004e70:	481c      	ldr	r0, [pc, #112]	; (8004ee4 <HAL_SAI_MspInit+0xec>)
 8004e72:	f001 fbe9 	bl	8006648 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a1b      	ldr	r2, [pc, #108]	; (8004ee8 <HAL_SAI_MspInit+0xf0>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d124      	bne.n	8004eca <HAL_SAI_MspInit+0xd2>
    {
      /* Peripheral clock enable */
      if (SAI1_client == 0)
 8004e80:	4b15      	ldr	r3, [pc, #84]	; (8004ed8 <HAL_SAI_MspInit+0xe0>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d10b      	bne.n	8004ea0 <HAL_SAI_MspInit+0xa8>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8004e88:	4b14      	ldr	r3, [pc, #80]	; (8004edc <HAL_SAI_MspInit+0xe4>)
 8004e8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e8c:	4a13      	ldr	r2, [pc, #76]	; (8004edc <HAL_SAI_MspInit+0xe4>)
 8004e8e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004e92:	6613      	str	r3, [r2, #96]	; 0x60
 8004e94:	4b11      	ldr	r3, [pc, #68]	; (8004edc <HAL_SAI_MspInit+0xe4>)
 8004e96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e9c:	60fb      	str	r3, [r7, #12]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8004ea0:	4b0d      	ldr	r3, [pc, #52]	; (8004ed8 <HAL_SAI_MspInit+0xe0>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	3301      	adds	r3, #1
 8004ea6:	4a0c      	ldr	r2, [pc, #48]	; (8004ed8 <HAL_SAI_MspInit+0xe0>)
 8004ea8:	6013      	str	r3, [r2, #0]
    
    /**SAI1_B_Block_B GPIO Configuration    
    PE3     ------> SAI1_SD_B 
    */
    GPIO_InitStruct.Pin = SAI1_SDB_Pin;
 8004eaa:	2308      	movs	r3, #8
 8004eac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004eae:	2302      	movs	r3, #2
 8004eb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8004eba:	230d      	movs	r3, #13
 8004ebc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SAI1_SDB_GPIO_Port, &GPIO_InitStruct);
 8004ebe:	f107 0314 	add.w	r3, r7, #20
 8004ec2:	4619      	mov	r1, r3
 8004ec4:	4806      	ldr	r0, [pc, #24]	; (8004ee0 <HAL_SAI_MspInit+0xe8>)
 8004ec6:	f001 fbbf 	bl	8006648 <HAL_GPIO_Init>

    }
}
 8004eca:	bf00      	nop
 8004ecc:	3728      	adds	r7, #40	; 0x28
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}
 8004ed2:	bf00      	nop
 8004ed4:	40015404 	.word	0x40015404
 8004ed8:	2000046c 	.word	0x2000046c
 8004edc:	40021000 	.word	0x40021000
 8004ee0:	48001000 	.word	0x48001000
 8004ee4:	48000400 	.word	0x48000400
 8004ee8:	40015424 	.word	0x40015424

08004eec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b08c      	sub	sp, #48	; 0x30
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8004ef8:	2300      	movs	r3, #0
 8004efa:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 8004efc:	2200      	movs	r2, #0
 8004efe:	6879      	ldr	r1, [r7, #4]
 8004f00:	2036      	movs	r0, #54	; 0x36
 8004f02:	f001 faa1 	bl	8006448 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 8004f06:	2036      	movs	r0, #54	; 0x36
 8004f08:	f001 faba 	bl	8006480 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004f0c:	4b1e      	ldr	r3, [pc, #120]	; (8004f88 <HAL_InitTick+0x9c>)
 8004f0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f10:	4a1d      	ldr	r2, [pc, #116]	; (8004f88 <HAL_InitTick+0x9c>)
 8004f12:	f043 0310 	orr.w	r3, r3, #16
 8004f16:	6593      	str	r3, [r2, #88]	; 0x58
 8004f18:	4b1b      	ldr	r3, [pc, #108]	; (8004f88 <HAL_InitTick+0x9c>)
 8004f1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f1c:	f003 0310 	and.w	r3, r3, #16
 8004f20:	60fb      	str	r3, [r7, #12]
 8004f22:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004f24:	f107 0210 	add.w	r2, r7, #16
 8004f28:	f107 0314 	add.w	r3, r7, #20
 8004f2c:	4611      	mov	r1, r2
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f004 fc1a 	bl	8009768 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004f34:	f004 fbec 	bl	8009710 <HAL_RCC_GetPCLK1Freq>
 8004f38:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8004f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f3c:	4a13      	ldr	r2, [pc, #76]	; (8004f8c <HAL_InitTick+0xa0>)
 8004f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f42:	0c9b      	lsrs	r3, r3, #18
 8004f44:	3b01      	subs	r3, #1
 8004f46:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004f48:	4b11      	ldr	r3, [pc, #68]	; (8004f90 <HAL_InitTick+0xa4>)
 8004f4a:	4a12      	ldr	r2, [pc, #72]	; (8004f94 <HAL_InitTick+0xa8>)
 8004f4c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8004f4e:	4b10      	ldr	r3, [pc, #64]	; (8004f90 <HAL_InitTick+0xa4>)
 8004f50:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004f54:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8004f56:	4a0e      	ldr	r2, [pc, #56]	; (8004f90 <HAL_InitTick+0xa4>)
 8004f58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f5a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8004f5c:	4b0c      	ldr	r3, [pc, #48]	; (8004f90 <HAL_InitTick+0xa4>)
 8004f5e:	2200      	movs	r2, #0
 8004f60:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f62:	4b0b      	ldr	r3, [pc, #44]	; (8004f90 <HAL_InitTick+0xa4>)
 8004f64:	2200      	movs	r2, #0
 8004f66:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8004f68:	4809      	ldr	r0, [pc, #36]	; (8004f90 <HAL_InitTick+0xa4>)
 8004f6a:	f006 ff53 	bl	800be14 <HAL_TIM_Base_Init>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d104      	bne.n	8004f7e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8004f74:	4806      	ldr	r0, [pc, #24]	; (8004f90 <HAL_InitTick+0xa4>)
 8004f76:	f006 ff83 	bl	800be80 <HAL_TIM_Base_Start_IT>
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	e000      	b.n	8004f80 <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
}
 8004f80:	4618      	mov	r0, r3
 8004f82:	3730      	adds	r7, #48	; 0x30
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bd80      	pop	{r7, pc}
 8004f88:	40021000 	.word	0x40021000
 8004f8c:	431bde83 	.word	0x431bde83
 8004f90:	2000ebfc 	.word	0x2000ebfc
 8004f94:	40001000 	.word	0x40001000

08004f98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004f9c:	bf00      	nop
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr

08004fa6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004fa6:	b580      	push	{r7, lr}
 8004fa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	vLedWrite(LED_5, GPIO_PIN_SET);
 8004faa:	2101      	movs	r1, #1
 8004fac:	2004      	movs	r0, #4
 8004fae:	f7fd fcb1 	bl	8002914 <vLedWrite>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004fb2:	e7fe      	b.n	8004fb2 <HardFault_Handler+0xc>

08004fb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004fb8:	e7fe      	b.n	8004fb8 <MemManage_Handler+0x4>

08004fba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004fba:	b480      	push	{r7}
 8004fbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004fbe:	e7fe      	b.n	8004fbe <BusFault_Handler+0x4>

08004fc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004fc4:	e7fe      	b.n	8004fc4 <UsageFault_Handler+0x4>

08004fc6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004fc6:	b480      	push	{r7}
 8004fc8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004fca:	bf00      	nop
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr

08004fd4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004fd8:	4802      	ldr	r0, [pc, #8]	; (8004fe4 <USART1_IRQHandler+0x10>)
 8004fda:	f007 fafd 	bl	800c5d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004fde:	bf00      	nop
 8004fe0:	bd80      	pop	{r7, pc}
 8004fe2:	bf00      	nop
 8004fe4:	2000e8dc 	.word	0x2000e8dc

08004fe8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004fec:	4802      	ldr	r0, [pc, #8]	; (8004ff8 <TIM6_DAC_IRQHandler+0x10>)
 8004fee:	f006 ff71 	bl	800bed4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004ff2:	bf00      	nop
 8004ff4:	bd80      	pop	{r7, pc}
 8004ff6:	bf00      	nop
 8004ff8:	2000ebfc 	.word	0x2000ebfc

08004ffc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8005000:	4802      	ldr	r0, [pc, #8]	; (800500c <OTG_FS_IRQHandler+0x10>)
 8005002:	f002 fd39 	bl	8007a78 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8005006:	bf00      	nop
 8005008:	bd80      	pop	{r7, pc}
 800500a:	bf00      	nop
 800500c:	20010144 	.word	0x20010144

08005010 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005010:	b480      	push	{r7}
 8005012:	af00      	add	r7, sp, #0
	return 1;
 8005014:	2301      	movs	r3, #1
}
 8005016:	4618      	mov	r0, r3
 8005018:	46bd      	mov	sp, r7
 800501a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501e:	4770      	bx	lr

08005020 <_kill>:

int _kill(int pid, int sig)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b082      	sub	sp, #8
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800502a:	f00f fd43 	bl	8014ab4 <__errno>
 800502e:	4602      	mov	r2, r0
 8005030:	2316      	movs	r3, #22
 8005032:	6013      	str	r3, [r2, #0]
	return -1;
 8005034:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8005038:	4618      	mov	r0, r3
 800503a:	3708      	adds	r7, #8
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}

08005040 <_exit>:

void _exit (int status)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b082      	sub	sp, #8
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005048:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800504c:	6878      	ldr	r0, [r7, #4]
 800504e:	f7ff ffe7 	bl	8005020 <_kill>
	while (1) {}		/* Make sure we hang here */
 8005052:	e7fe      	b.n	8005052 <_exit+0x12>

08005054 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b086      	sub	sp, #24
 8005058:	af00      	add	r7, sp, #0
 800505a:	60f8      	str	r0, [r7, #12]
 800505c:	60b9      	str	r1, [r7, #8]
 800505e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005060:	2300      	movs	r3, #0
 8005062:	617b      	str	r3, [r7, #20]
 8005064:	e00a      	b.n	800507c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005066:	f3af 8000 	nop.w
 800506a:	4601      	mov	r1, r0
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	1c5a      	adds	r2, r3, #1
 8005070:	60ba      	str	r2, [r7, #8]
 8005072:	b2ca      	uxtb	r2, r1
 8005074:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	3301      	adds	r3, #1
 800507a:	617b      	str	r3, [r7, #20]
 800507c:	697a      	ldr	r2, [r7, #20]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	429a      	cmp	r2, r3
 8005082:	dbf0      	blt.n	8005066 <_read+0x12>
	}

return len;
 8005084:	687b      	ldr	r3, [r7, #4]
}
 8005086:	4618      	mov	r0, r3
 8005088:	3718      	adds	r7, #24
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}

0800508e <_close>:
	}
	return len;
}

int _close(int file)
{
 800508e:	b480      	push	{r7}
 8005090:	b083      	sub	sp, #12
 8005092:	af00      	add	r7, sp, #0
 8005094:	6078      	str	r0, [r7, #4]
	return -1;
 8005096:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800509a:	4618      	mov	r0, r3
 800509c:	370c      	adds	r7, #12
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr

080050a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80050a6:	b480      	push	{r7}
 80050a8:	b083      	sub	sp, #12
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	6078      	str	r0, [r7, #4]
 80050ae:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80050b6:	605a      	str	r2, [r3, #4]
	return 0;
 80050b8:	2300      	movs	r3, #0
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	370c      	adds	r7, #12
 80050be:	46bd      	mov	sp, r7
 80050c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c4:	4770      	bx	lr

080050c6 <_isatty>:

int _isatty(int file)
{
 80050c6:	b480      	push	{r7}
 80050c8:	b083      	sub	sp, #12
 80050ca:	af00      	add	r7, sp, #0
 80050cc:	6078      	str	r0, [r7, #4]
	return 1;
 80050ce:	2301      	movs	r3, #1
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	370c      	adds	r7, #12
 80050d4:	46bd      	mov	sp, r7
 80050d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050da:	4770      	bx	lr

080050dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80050dc:	b480      	push	{r7}
 80050de:	b085      	sub	sp, #20
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	60f8      	str	r0, [r7, #12]
 80050e4:	60b9      	str	r1, [r7, #8]
 80050e6:	607a      	str	r2, [r7, #4]
	return 0;
 80050e8:	2300      	movs	r3, #0
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3714      	adds	r7, #20
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr
	...

080050f8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b084      	sub	sp, #16
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8005100:	4b11      	ldr	r3, [pc, #68]	; (8005148 <_sbrk+0x50>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d102      	bne.n	800510e <_sbrk+0x16>
		heap_end = &end;
 8005108:	4b0f      	ldr	r3, [pc, #60]	; (8005148 <_sbrk+0x50>)
 800510a:	4a10      	ldr	r2, [pc, #64]	; (800514c <_sbrk+0x54>)
 800510c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800510e:	4b0e      	ldr	r3, [pc, #56]	; (8005148 <_sbrk+0x50>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8005114:	4b0c      	ldr	r3, [pc, #48]	; (8005148 <_sbrk+0x50>)
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	4413      	add	r3, r2
 800511c:	466a      	mov	r2, sp
 800511e:	4293      	cmp	r3, r2
 8005120:	d907      	bls.n	8005132 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8005122:	f00f fcc7 	bl	8014ab4 <__errno>
 8005126:	4602      	mov	r2, r0
 8005128:	230c      	movs	r3, #12
 800512a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800512c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005130:	e006      	b.n	8005140 <_sbrk+0x48>
	}

	heap_end += incr;
 8005132:	4b05      	ldr	r3, [pc, #20]	; (8005148 <_sbrk+0x50>)
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	4413      	add	r3, r2
 800513a:	4a03      	ldr	r2, [pc, #12]	; (8005148 <_sbrk+0x50>)
 800513c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800513e:	68fb      	ldr	r3, [r7, #12]
}
 8005140:	4618      	mov	r0, r3
 8005142:	3710      	adds	r7, #16
 8005144:	46bd      	mov	sp, r7
 8005146:	bd80      	pop	{r7, pc}
 8005148:	20000470 	.word	0x20000470
 800514c:	20010550 	.word	0x20010550

08005150 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005150:	b480      	push	{r7}
 8005152:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005154:	4b17      	ldr	r3, [pc, #92]	; (80051b4 <SystemInit+0x64>)
 8005156:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800515a:	4a16      	ldr	r2, [pc, #88]	; (80051b4 <SystemInit+0x64>)
 800515c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005160:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8005164:	4b14      	ldr	r3, [pc, #80]	; (80051b8 <SystemInit+0x68>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a13      	ldr	r2, [pc, #76]	; (80051b8 <SystemInit+0x68>)
 800516a:	f043 0301 	orr.w	r3, r3, #1
 800516e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8005170:	4b11      	ldr	r3, [pc, #68]	; (80051b8 <SystemInit+0x68>)
 8005172:	2200      	movs	r2, #0
 8005174:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8005176:	4b10      	ldr	r3, [pc, #64]	; (80051b8 <SystemInit+0x68>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a0f      	ldr	r2, [pc, #60]	; (80051b8 <SystemInit+0x68>)
 800517c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8005180:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8005184:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8005186:	4b0c      	ldr	r3, [pc, #48]	; (80051b8 <SystemInit+0x68>)
 8005188:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800518c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800518e:	4b0a      	ldr	r3, [pc, #40]	; (80051b8 <SystemInit+0x68>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a09      	ldr	r2, [pc, #36]	; (80051b8 <SystemInit+0x68>)
 8005194:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005198:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800519a:	4b07      	ldr	r3, [pc, #28]	; (80051b8 <SystemInit+0x68>)
 800519c:	2200      	movs	r2, #0
 800519e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80051a0:	4b04      	ldr	r3, [pc, #16]	; (80051b4 <SystemInit+0x64>)
 80051a2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80051a6:	609a      	str	r2, [r3, #8]
#endif
}
 80051a8:	bf00      	nop
 80051aa:	46bd      	mov	sp, r7
 80051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b0:	4770      	bx	lr
 80051b2:	bf00      	nop
 80051b4:	e000ed00 	.word	0xe000ed00
 80051b8:	40021000 	.word	0x40021000

080051bc <HAL_UART_RxCpltCallback>:
/**
 * @brief  Rx Callback when new data is received on the UART.
 * @param  UartHandle: Uart handle receiving the data.
 * @retval None.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80051bc:	b580      	push	{r7, lr}
 80051be:	b084      	sub	sp, #16
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
	// Set transmission flag: transfer complete
	static BaseType_t xHigherPriorityTaskWoken;

	xHigherPriorityTaskWoken = pdFALSE;
 80051c4:	4b28      	ldr	r3, [pc, #160]	; (8005268 <HAL_UART_RxCpltCallback+0xac>)
 80051c6:	2200      	movs	r2, #0
 80051c8:	601a      	str	r2, [r3, #0]

	if (huart->Instance == USART1) {
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a27      	ldr	r2, [pc, #156]	; (800526c <HAL_UART_RxCpltCallback+0xb0>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d138      	bne.n	8005246 <HAL_UART_RxCpltCallback+0x8a>
		uint8_t dato = WiFiRxBuffer.data[WiFiRxBuffer.tail];
 80051d4:	4b26      	ldr	r3, [pc, #152]	; (8005270 <HAL_UART_RxCpltCallback+0xb4>)
 80051d6:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	; 0x800
 80051da:	461a      	mov	r2, r3
 80051dc:	4b24      	ldr	r3, [pc, #144]	; (8005270 <HAL_UART_RxCpltCallback+0xb4>)
 80051de:	5c9b      	ldrb	r3, [r3, r2]
 80051e0:	73fb      	strb	r3, [r7, #15]


		if (++WiFiRxBuffer.tail >= ESP_BUFFERSIZE_CIRCULAR) {
 80051e2:	4b23      	ldr	r3, [pc, #140]	; (8005270 <HAL_UART_RxCpltCallback+0xb4>)
 80051e4:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	; 0x800
 80051e8:	3301      	adds	r3, #1
 80051ea:	b29a      	uxth	r2, r3
 80051ec:	4b20      	ldr	r3, [pc, #128]	; (8005270 <HAL_UART_RxCpltCallback+0xb4>)
 80051ee:	f8a3 2800 	strh.w	r2, [r3, #2048]	; 0x800
 80051f2:	4b1f      	ldr	r3, [pc, #124]	; (8005270 <HAL_UART_RxCpltCallback+0xb4>)
 80051f4:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	; 0x800
 80051f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80051fc:	d303      	bcc.n	8005206 <HAL_UART_RxCpltCallback+0x4a>
			WiFiRxBuffer.tail = 0;
 80051fe:	4b1c      	ldr	r3, [pc, #112]	; (8005270 <HAL_UART_RxCpltCallback+0xb4>)
 8005200:	2200      	movs	r2, #0
 8005202:	f8a3 2800 	strh.w	r2, [r3, #2048]	; 0x800
		}

		// Receive one byte in interrupt mode

		HAL_UART_Receive_IT(huart, (uint8_t*) &WiFiRxBuffer.data[WiFiRxBuffer.tail], 1);
 8005206:	4b1a      	ldr	r3, [pc, #104]	; (8005270 <HAL_UART_RxCpltCallback+0xb4>)
 8005208:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	; 0x800
 800520c:	461a      	mov	r2, r3
 800520e:	4b18      	ldr	r3, [pc, #96]	; (8005270 <HAL_UART_RxCpltCallback+0xb4>)
 8005210:	4413      	add	r3, r2
 8005212:	2201      	movs	r2, #1
 8005214:	4619      	mov	r1, r3
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f007 f93c 	bl	800c494 <HAL_UART_Receive_IT>
		if(xSemaphoreSub != NULL){
 800521c:	4b15      	ldr	r3, [pc, #84]	; (8005274 <HAL_UART_RxCpltCallback+0xb8>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d008      	beq.n	8005236 <HAL_UART_RxCpltCallback+0x7a>
			if(dato == '\n')
 8005224:	7bfb      	ldrb	r3, [r7, #15]
 8005226:	2b0a      	cmp	r3, #10
 8005228:	d105      	bne.n	8005236 <HAL_UART_RxCpltCallback+0x7a>
				xSemaphoreGiveFromISR(xSemaphoreSub, &xHigherPriorityTaskWoken);
 800522a:	4b12      	ldr	r3, [pc, #72]	; (8005274 <HAL_UART_RxCpltCallback+0xb8>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	490e      	ldr	r1, [pc, #56]	; (8005268 <HAL_UART_RxCpltCallback+0xac>)
 8005230:	4618      	mov	r0, r3
 8005232:	f00c fa07 	bl	8011644 <xQueueGiveFromISR>
		}
#if DEBUG == 1
		//if(dato == '\n')
			xQueueSendFromISR(xQueuePrintConsole, &dato, &xHigherPriorityTaskWoken);
 8005236:	4b10      	ldr	r3, [pc, #64]	; (8005278 <HAL_UART_RxCpltCallback+0xbc>)
 8005238:	6818      	ldr	r0, [r3, #0]
 800523a:	f107 010f 	add.w	r1, r7, #15
 800523e:	2300      	movs	r3, #0
 8005240:	4a09      	ldr	r2, [pc, #36]	; (8005268 <HAL_UART_RxCpltCallback+0xac>)
 8005242:	f00c f96b 	bl	801151c <xQueueGenericSendFromISR>
#endif
	}
	/* If xHigherPriorityTaskWoken was set to true you
	    we should yield.  The actual macro used here is
	    port specific. */
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8005246:	4b08      	ldr	r3, [pc, #32]	; (8005268 <HAL_UART_RxCpltCallback+0xac>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d007      	beq.n	800525e <HAL_UART_RxCpltCallback+0xa2>
 800524e:	4b0b      	ldr	r3, [pc, #44]	; (800527c <HAL_UART_RxCpltCallback+0xc0>)
 8005250:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005254:	601a      	str	r2, [r3, #0]
 8005256:	f3bf 8f4f 	dsb	sy
 800525a:	f3bf 8f6f 	isb	sy
}
 800525e:	bf00      	nop
 8005260:	3710      	adds	r7, #16
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}
 8005266:	bf00      	nop
 8005268:	20000474 	.word	0x20000474
 800526c:	40013800 	.word	0x40013800
 8005270:	2000dcd8 	.word	0x2000dcd8
 8005274:	2000ebf8 	.word	0x2000ebf8
 8005278:	2000ebd0 	.word	0x2000ebd0
 800527c:	e000ed04 	.word	0xe000ed04

08005280 <HAL_UART_ErrorCallback>:
/**
 * @brief  Function called when error happens on the UART.
 * @param  UartHandle: Uart handle receiving the data.
 * @retval None.
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8005280:	b580      	push	{r7, lr}
 8005282:	b082      	sub	sp, #8
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
	WIFI_Handler();
 8005288:	f000 f83a 	bl	8005300 <WIFI_Handler>
}
 800528c:	bf00      	nop
 800528e:	3708      	adds	r7, #8
 8005290:	46bd      	mov	sp, r7
 8005292:	bd80      	pop	{r7, pc}

08005294 <HAL_UART_F_Init>:

void HAL_UART_F_Init(void) {
 8005294:	b580      	push	{r7, lr}
 8005296:	af00      	add	r7, sp, #0

	WiFiRxBuffer.head = 0;
 8005298:	4b0a      	ldr	r3, [pc, #40]	; (80052c4 <HAL_UART_F_Init+0x30>)
 800529a:	2200      	movs	r2, #0
 800529c:	f8a3 2802 	strh.w	r2, [r3, #2050]	; 0x802
	WiFiRxBuffer.tail = 0;
 80052a0:	4b08      	ldr	r3, [pc, #32]	; (80052c4 <HAL_UART_F_Init+0x30>)
 80052a2:	2200      	movs	r2, #0
 80052a4:	f8a3 2800 	strh.w	r2, [r3, #2048]	; 0x800

	HAL_UART_Receive_IT(&huart1,
			(uint8_t*) &WiFiRxBuffer.data[WiFiRxBuffer.tail], 1);
 80052a8:	4b06      	ldr	r3, [pc, #24]	; (80052c4 <HAL_UART_F_Init+0x30>)
 80052aa:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	; 0x800
 80052ae:	461a      	mov	r2, r3
	HAL_UART_Receive_IT(&huart1,
 80052b0:	4b04      	ldr	r3, [pc, #16]	; (80052c4 <HAL_UART_F_Init+0x30>)
 80052b2:	4413      	add	r3, r2
 80052b4:	2201      	movs	r2, #1
 80052b6:	4619      	mov	r1, r3
 80052b8:	4803      	ldr	r0, [pc, #12]	; (80052c8 <HAL_UART_F_Init+0x34>)
 80052ba:	f007 f8eb 	bl	800c494 <HAL_UART_Receive_IT>

}
 80052be:	bf00      	nop
 80052c0:	bd80      	pop	{r7, pc}
 80052c2:	bf00      	nop
 80052c4:	2000dcd8 	.word	0x2000dcd8
 80052c8:	2000e8dc 	.word	0x2000e8dc

080052cc <HAL_UART_F_Send>:
void HAL_UART_F_DeInit(void) {
	/* Reset USART configuration to default */
	HAL_UART_DeInit(&huart1);
}

int8_t HAL_UART_F_Send(const char* Buffer, const uint8_t Length) {
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b082      	sub	sp, #8
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
 80052d4:	460b      	mov	r3, r1
 80052d6:	70fb      	strb	r3, [r7, #3]
	/* It is using a blocking call to ensure that the AT commands were correctly sent. */
	if (HAL_UART_Transmit_IT(&huart1, (uint8_t*) Buffer, Length) != HAL_OK){//, ESP_DEFAULT_TIME_OUT
 80052d8:	78fb      	ldrb	r3, [r7, #3]
 80052da:	b29b      	uxth	r3, r3
 80052dc:	461a      	mov	r2, r3
 80052de:	6879      	ldr	r1, [r7, #4]
 80052e0:	4806      	ldr	r0, [pc, #24]	; (80052fc <HAL_UART_F_Send+0x30>)
 80052e2:	f007 f87b 	bl	800c3dc <HAL_UART_Transmit_IT>
 80052e6:	4603      	mov	r3, r0
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d002      	beq.n	80052f2 <HAL_UART_F_Send+0x26>
	//if (HAL_UART_Transmit(&huart1, (uint8_t*) Buffer, Length, ESP_DEFAULT_TIME_OUT) != HAL_OK){
		return -1;
 80052ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80052f0:	e000      	b.n	80052f4 <HAL_UART_F_Send+0x28>
	}
	return 0;
 80052f2:	2300      	movs	r3, #0
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	3708      	adds	r7, #8
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}
 80052fc:	2000e8dc 	.word	0x2000e8dc

08005300 <WIFI_Handler>:
/**
 * @brief  Handler to deinialize the ESP8266 UART interface in case of errors.
 * @param  None
 * @retval None.
 */
static void WIFI_Handler(void) {
 8005300:	b580      	push	{r7, lr}
 8005302:	af00      	add	r7, sp, #0
	HAL_UART_DeInit(&huart1);
 8005304:	4803      	ldr	r0, [pc, #12]	; (8005314 <WIFI_Handler+0x14>)
 8005306:	f007 f833 	bl	800c370 <HAL_UART_DeInit>
	vLedWrite(LED_5, GPIO_PIN_SET);
 800530a:	2101      	movs	r1, #1
 800530c:	2004      	movs	r0, #4
 800530e:	f7fd fb01 	bl	8002914 <vLedWrite>
	while (1) {
 8005312:	e7fe      	b.n	8005312 <WIFI_Handler+0x12>
 8005314:	2000e8dc 	.word	0x2000e8dc

08005318 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8005318:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005350 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800531c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800531e:	e003      	b.n	8005328 <LoopCopyDataInit>

08005320 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8005320:	4b0c      	ldr	r3, [pc, #48]	; (8005354 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8005322:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8005324:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8005326:	3104      	adds	r1, #4

08005328 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005328:	480b      	ldr	r0, [pc, #44]	; (8005358 <LoopForever+0xa>)
	ldr	r3, =_edata
 800532a:	4b0c      	ldr	r3, [pc, #48]	; (800535c <LoopForever+0xe>)
	adds	r2, r0, r1
 800532c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800532e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8005330:	d3f6      	bcc.n	8005320 <CopyDataInit>
	ldr	r2, =_sbss
 8005332:	4a0b      	ldr	r2, [pc, #44]	; (8005360 <LoopForever+0x12>)
	b	LoopFillZerobss
 8005334:	e002      	b.n	800533c <LoopFillZerobss>

08005336 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8005336:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8005338:	f842 3b04 	str.w	r3, [r2], #4

0800533c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800533c:	4b09      	ldr	r3, [pc, #36]	; (8005364 <LoopForever+0x16>)
	cmp	r2, r3
 800533e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8005340:	d3f9      	bcc.n	8005336 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005342:	f7ff ff05 	bl	8005150 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005346:	f00f fbcd 	bl	8014ae4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800534a:	f7fd fbeb 	bl	8002b24 <main>

0800534e <LoopForever>:

LoopForever:
    b LoopForever
 800534e:	e7fe      	b.n	800534e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8005350:	20050000 	.word	0x20050000
	ldr	r3, =_sidata
 8005354:	08018108 	.word	0x08018108
	ldr	r0, =_sdata
 8005358:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800535c:	200003bc 	.word	0x200003bc
	ldr	r2, =_sbss
 8005360:	200003bc 	.word	0x200003bc
	ldr	r3, = _ebss
 8005364:	20010550 	.word	0x20010550

08005368 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005368:	e7fe      	b.n	8005368 <ADC1_2_IRQHandler>

0800536a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800536a:	b580      	push	{r7, lr}
 800536c:	b082      	sub	sp, #8
 800536e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005370:	2300      	movs	r3, #0
 8005372:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005374:	2003      	movs	r0, #3
 8005376:	f001 f85c 	bl	8006432 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800537a:	2000      	movs	r0, #0
 800537c:	f7ff fdb6 	bl	8004eec <HAL_InitTick>
 8005380:	4603      	mov	r3, r0
 8005382:	2b00      	cmp	r3, #0
 8005384:	d002      	beq.n	800538c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	71fb      	strb	r3, [r7, #7]
 800538a:	e001      	b.n	8005390 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800538c:	f7ff f896 	bl	80044bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005390:	79fb      	ldrb	r3, [r7, #7]
}
 8005392:	4618      	mov	r0, r3
 8005394:	3708      	adds	r7, #8
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}
	...

0800539c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800539c:	b480      	push	{r7}
 800539e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80053a0:	4b05      	ldr	r3, [pc, #20]	; (80053b8 <HAL_IncTick+0x1c>)
 80053a2:	681a      	ldr	r2, [r3, #0]
 80053a4:	4b05      	ldr	r3, [pc, #20]	; (80053bc <HAL_IncTick+0x20>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4413      	add	r3, r2
 80053aa:	4a03      	ldr	r2, [pc, #12]	; (80053b8 <HAL_IncTick+0x1c>)
 80053ac:	6013      	str	r3, [r2, #0]
}
 80053ae:	bf00      	nop
 80053b0:	46bd      	mov	sp, r7
 80053b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b6:	4770      	bx	lr
 80053b8:	2000ec3c 	.word	0x2000ec3c
 80053bc:	20000060 	.word	0x20000060

080053c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80053c0:	b480      	push	{r7}
 80053c2:	af00      	add	r7, sp, #0
  return uwTick;
 80053c4:	4b03      	ldr	r3, [pc, #12]	; (80053d4 <HAL_GetTick+0x14>)
 80053c6:	681b      	ldr	r3, [r3, #0]
}
 80053c8:	4618      	mov	r0, r3
 80053ca:	46bd      	mov	sp, r7
 80053cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d0:	4770      	bx	lr
 80053d2:	bf00      	nop
 80053d4:	2000ec3c 	.word	0x2000ec3c

080053d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b084      	sub	sp, #16
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80053e0:	f7ff ffee 	bl	80053c0 <HAL_GetTick>
 80053e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80053f0:	d004      	beq.n	80053fc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80053f2:	4b09      	ldr	r3, [pc, #36]	; (8005418 <HAL_Delay+0x40>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	68fa      	ldr	r2, [r7, #12]
 80053f8:	4413      	add	r3, r2
 80053fa:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80053fc:	bf00      	nop
 80053fe:	f7ff ffdf 	bl	80053c0 <HAL_GetTick>
 8005402:	4602      	mov	r2, r0
 8005404:	68bb      	ldr	r3, [r7, #8]
 8005406:	1ad3      	subs	r3, r2, r3
 8005408:	68fa      	ldr	r2, [r7, #12]
 800540a:	429a      	cmp	r2, r3
 800540c:	d8f7      	bhi.n	80053fe <HAL_Delay+0x26>
  {
  }
}
 800540e:	bf00      	nop
 8005410:	3710      	adds	r7, #16
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}
 8005416:	bf00      	nop
 8005418:	20000060 	.word	0x20000060

0800541c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800541c:	b480      	push	{r7}
 800541e:	b083      	sub	sp, #12
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
 8005424:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	689b      	ldr	r3, [r3, #8]
 800542a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	431a      	orrs	r2, r3
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	609a      	str	r2, [r3, #8]
}
 8005436:	bf00      	nop
 8005438:	370c      	adds	r7, #12
 800543a:	46bd      	mov	sp, r7
 800543c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005440:	4770      	bx	lr

08005442 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005442:	b480      	push	{r7}
 8005444:	b083      	sub	sp, #12
 8005446:	af00      	add	r7, sp, #0
 8005448:	6078      	str	r0, [r7, #4]
 800544a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	689b      	ldr	r3, [r3, #8]
 8005450:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	431a      	orrs	r2, r3
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	609a      	str	r2, [r3, #8]
}
 800545c:	bf00      	nop
 800545e:	370c      	adds	r7, #12
 8005460:	46bd      	mov	sp, r7
 8005462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005466:	4770      	bx	lr

08005468 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005468:	b480      	push	{r7}
 800546a:	b083      	sub	sp, #12
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8005478:	4618      	mov	r0, r3
 800547a:	370c      	adds	r7, #12
 800547c:	46bd      	mov	sp, r7
 800547e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005482:	4770      	bx	lr

08005484 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005484:	b490      	push	{r4, r7}
 8005486:	b084      	sub	sp, #16
 8005488:	af00      	add	r7, sp, #0
 800548a:	60f8      	str	r0, [r7, #12]
 800548c:	60b9      	str	r1, [r7, #8]
 800548e:	607a      	str	r2, [r7, #4]
 8005490:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	3360      	adds	r3, #96	; 0x60
 8005496:	461a      	mov	r2, r3
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	009b      	lsls	r3, r3, #2
 800549c:	4413      	add	r3, r2
 800549e:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80054a0:	6822      	ldr	r2, [r4, #0]
 80054a2:	4b08      	ldr	r3, [pc, #32]	; (80054c4 <LL_ADC_SetOffset+0x40>)
 80054a4:	4013      	ands	r3, r2
 80054a6:	687a      	ldr	r2, [r7, #4]
 80054a8:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80054ac:	683a      	ldr	r2, [r7, #0]
 80054ae:	430a      	orrs	r2, r1
 80054b0:	4313      	orrs	r3, r2
 80054b2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80054b6:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80054b8:	bf00      	nop
 80054ba:	3710      	adds	r7, #16
 80054bc:	46bd      	mov	sp, r7
 80054be:	bc90      	pop	{r4, r7}
 80054c0:	4770      	bx	lr
 80054c2:	bf00      	nop
 80054c4:	03fff000 	.word	0x03fff000

080054c8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80054c8:	b490      	push	{r4, r7}
 80054ca:	b082      	sub	sp, #8
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
 80054d0:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	3360      	adds	r3, #96	; 0x60
 80054d6:	461a      	mov	r2, r3
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	009b      	lsls	r3, r3, #2
 80054dc:	4413      	add	r3, r2
 80054de:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80054e0:	6823      	ldr	r3, [r4, #0]
 80054e2:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3708      	adds	r7, #8
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bc90      	pop	{r4, r7}
 80054ee:	4770      	bx	lr

080054f0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80054f0:	b490      	push	{r4, r7}
 80054f2:	b084      	sub	sp, #16
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	60f8      	str	r0, [r7, #12]
 80054f8:	60b9      	str	r1, [r7, #8]
 80054fa:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	3360      	adds	r3, #96	; 0x60
 8005500:	461a      	mov	r2, r3
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	009b      	lsls	r3, r3, #2
 8005506:	4413      	add	r3, r2
 8005508:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800550a:	6823      	ldr	r3, [r4, #0]
 800550c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	4313      	orrs	r3, r2
 8005514:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005516:	bf00      	nop
 8005518:	3710      	adds	r7, #16
 800551a:	46bd      	mov	sp, r7
 800551c:	bc90      	pop	{r4, r7}
 800551e:	4770      	bx	lr

08005520 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8005520:	b480      	push	{r7}
 8005522:	b083      	sub	sp, #12
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
 8005528:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	695b      	ldr	r3, [r3, #20]
 800552e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	431a      	orrs	r2, r3
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	615a      	str	r2, [r3, #20]
}
 800553a:	bf00      	nop
 800553c:	370c      	adds	r7, #12
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr

08005546 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005546:	b490      	push	{r4, r7}
 8005548:	b084      	sub	sp, #16
 800554a:	af00      	add	r7, sp, #0
 800554c:	60f8      	str	r0, [r7, #12]
 800554e:	60b9      	str	r1, [r7, #8]
 8005550:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	3330      	adds	r3, #48	; 0x30
 8005556:	461a      	mov	r2, r3
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	0a1b      	lsrs	r3, r3, #8
 800555c:	009b      	lsls	r3, r3, #2
 800555e:	f003 030c 	and.w	r3, r3, #12
 8005562:	4413      	add	r3, r2
 8005564:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8005566:	6822      	ldr	r2, [r4, #0]
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	f003 031f 	and.w	r3, r3, #31
 800556e:	211f      	movs	r1, #31
 8005570:	fa01 f303 	lsl.w	r3, r1, r3
 8005574:	43db      	mvns	r3, r3
 8005576:	401a      	ands	r2, r3
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	0e9b      	lsrs	r3, r3, #26
 800557c:	f003 011f 	and.w	r1, r3, #31
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	f003 031f 	and.w	r3, r3, #31
 8005586:	fa01 f303 	lsl.w	r3, r1, r3
 800558a:	4313      	orrs	r3, r2
 800558c:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800558e:	bf00      	nop
 8005590:	3710      	adds	r7, #16
 8005592:	46bd      	mov	sp, r7
 8005594:	bc90      	pop	{r4, r7}
 8005596:	4770      	bx	lr

08005598 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005598:	b490      	push	{r4, r7}
 800559a:	b084      	sub	sp, #16
 800559c:	af00      	add	r7, sp, #0
 800559e:	60f8      	str	r0, [r7, #12]
 80055a0:	60b9      	str	r1, [r7, #8]
 80055a2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	3314      	adds	r3, #20
 80055a8:	461a      	mov	r2, r3
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	0e5b      	lsrs	r3, r3, #25
 80055ae:	009b      	lsls	r3, r3, #2
 80055b0:	f003 0304 	and.w	r3, r3, #4
 80055b4:	4413      	add	r3, r2
 80055b6:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80055b8:	6822      	ldr	r2, [r4, #0]
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	0d1b      	lsrs	r3, r3, #20
 80055be:	f003 031f 	and.w	r3, r3, #31
 80055c2:	2107      	movs	r1, #7
 80055c4:	fa01 f303 	lsl.w	r3, r1, r3
 80055c8:	43db      	mvns	r3, r3
 80055ca:	401a      	ands	r2, r3
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	0d1b      	lsrs	r3, r3, #20
 80055d0:	f003 031f 	and.w	r3, r3, #31
 80055d4:	6879      	ldr	r1, [r7, #4]
 80055d6:	fa01 f303 	lsl.w	r3, r1, r3
 80055da:	4313      	orrs	r3, r2
 80055dc:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80055de:	bf00      	nop
 80055e0:	3710      	adds	r7, #16
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bc90      	pop	{r4, r7}
 80055e6:	4770      	bx	lr

080055e8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b085      	sub	sp, #20
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	60f8      	str	r0, [r7, #12]
 80055f0:	60b9      	str	r1, [r7, #8]
 80055f2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005600:	43db      	mvns	r3, r3
 8005602:	401a      	ands	r2, r3
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	f003 0318 	and.w	r3, r3, #24
 800560a:	4908      	ldr	r1, [pc, #32]	; (800562c <LL_ADC_SetChannelSingleDiff+0x44>)
 800560c:	40d9      	lsrs	r1, r3
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	400b      	ands	r3, r1
 8005612:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005616:	431a      	orrs	r2, r3
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800561e:	bf00      	nop
 8005620:	3714      	adds	r7, #20
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr
 800562a:	bf00      	nop
 800562c:	0007ffff 	.word	0x0007ffff

08005630 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005630:	b480      	push	{r7}
 8005632:	b083      	sub	sp, #12
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8005640:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005644:	687a      	ldr	r2, [r7, #4]
 8005646:	6093      	str	r3, [r2, #8]
}
 8005648:	bf00      	nop
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr

08005654 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8005654:	b480      	push	{r7}
 8005656:	b083      	sub	sp, #12
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005664:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005668:	d101      	bne.n	800566e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800566a:	2301      	movs	r3, #1
 800566c:	e000      	b.n	8005670 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800566e:	2300      	movs	r3, #0
}
 8005670:	4618      	mov	r0, r3
 8005672:	370c      	adds	r7, #12
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr

0800567c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800567c:	b480      	push	{r7}
 800567e:	b083      	sub	sp, #12
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800568c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005690:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005698:	bf00      	nop
 800569a:	370c      	adds	r7, #12
 800569c:	46bd      	mov	sp, r7
 800569e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a2:	4770      	bx	lr

080056a4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b083      	sub	sp, #12
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056b4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80056b8:	d101      	bne.n	80056be <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80056ba:	2301      	movs	r3, #1
 80056bc:	e000      	b.n	80056c0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80056be:	2300      	movs	r3, #0
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	370c      	adds	r7, #12
 80056c4:	46bd      	mov	sp, r7
 80056c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ca:	4770      	bx	lr

080056cc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b083      	sub	sp, #12
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	f003 0301 	and.w	r3, r3, #1
 80056dc:	2b01      	cmp	r3, #1
 80056de:	d101      	bne.n	80056e4 <LL_ADC_IsEnabled+0x18>
 80056e0:	2301      	movs	r3, #1
 80056e2:	e000      	b.n	80056e6 <LL_ADC_IsEnabled+0x1a>
 80056e4:	2300      	movs	r3, #0
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	370c      	adds	r7, #12
 80056ea:	46bd      	mov	sp, r7
 80056ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f0:	4770      	bx	lr

080056f2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80056f2:	b480      	push	{r7}
 80056f4:	b083      	sub	sp, #12
 80056f6:	af00      	add	r7, sp, #0
 80056f8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	f003 0304 	and.w	r3, r3, #4
 8005702:	2b04      	cmp	r3, #4
 8005704:	d101      	bne.n	800570a <LL_ADC_REG_IsConversionOngoing+0x18>
 8005706:	2301      	movs	r3, #1
 8005708:	e000      	b.n	800570c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800570a:	2300      	movs	r3, #0
}
 800570c:	4618      	mov	r0, r3
 800570e:	370c      	adds	r7, #12
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr

08005718 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8005718:	b480      	push	{r7}
 800571a:	b083      	sub	sp, #12
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	f003 0308 	and.w	r3, r3, #8
 8005728:	2b08      	cmp	r3, #8
 800572a:	d101      	bne.n	8005730 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800572c:	2301      	movs	r3, #1
 800572e:	e000      	b.n	8005732 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005730:	2300      	movs	r3, #0
}
 8005732:	4618      	mov	r0, r3
 8005734:	370c      	adds	r7, #12
 8005736:	46bd      	mov	sp, r7
 8005738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573c:	4770      	bx	lr
	...

08005740 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005740:	b590      	push	{r4, r7, lr}
 8005742:	b089      	sub	sp, #36	; 0x24
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005748:	2300      	movs	r3, #0
 800574a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800574c:	2300      	movs	r3, #0
 800574e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d101      	bne.n	800575a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e137      	b.n	80059ca <HAL_ADC_Init+0x28a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	691b      	ldr	r3, [r3, #16]
 800575e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005764:	2b00      	cmp	r3, #0
 8005766:	d109      	bne.n	800577c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f7fe fecf 	bl	800450c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2200      	movs	r2, #0
 8005772:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2200      	movs	r2, #0
 8005778:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4618      	mov	r0, r3
 8005782:	f7ff ff67 	bl	8005654 <LL_ADC_IsDeepPowerDownEnabled>
 8005786:	4603      	mov	r3, r0
 8005788:	2b00      	cmp	r3, #0
 800578a:	d004      	beq.n	8005796 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4618      	mov	r0, r3
 8005792:	f7ff ff4d 	bl	8005630 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4618      	mov	r0, r3
 800579c:	f7ff ff82 	bl	80056a4 <LL_ADC_IsInternalRegulatorEnabled>
 80057a0:	4603      	mov	r3, r0
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d113      	bne.n	80057ce <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4618      	mov	r0, r3
 80057ac:	f7ff ff66 	bl	800567c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80057b0:	4b88      	ldr	r3, [pc, #544]	; (80059d4 <HAL_ADC_Init+0x294>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	099b      	lsrs	r3, r3, #6
 80057b6:	4a88      	ldr	r2, [pc, #544]	; (80059d8 <HAL_ADC_Init+0x298>)
 80057b8:	fba2 2303 	umull	r2, r3, r2, r3
 80057bc:	099b      	lsrs	r3, r3, #6
 80057be:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80057c0:	e002      	b.n	80057c8 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	3b01      	subs	r3, #1
 80057c6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d1f9      	bne.n	80057c2 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4618      	mov	r0, r3
 80057d4:	f7ff ff66 	bl	80056a4 <LL_ADC_IsInternalRegulatorEnabled>
 80057d8:	4603      	mov	r3, r0
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d10d      	bne.n	80057fa <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057e2:	f043 0210 	orr.w	r2, r3, #16
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057ee:	f043 0201 	orr.w	r2, r3, #1
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4618      	mov	r0, r3
 8005800:	f7ff ff77 	bl	80056f2 <LL_ADC_REG_IsConversionOngoing>
 8005804:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800580a:	f003 0310 	and.w	r3, r3, #16
 800580e:	2b00      	cmp	r3, #0
 8005810:	f040 80d2 	bne.w	80059b8 <HAL_ADC_Init+0x278>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005814:	697b      	ldr	r3, [r7, #20]
 8005816:	2b00      	cmp	r3, #0
 8005818:	f040 80ce 	bne.w	80059b8 <HAL_ADC_Init+0x278>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005820:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8005824:	f043 0202 	orr.w	r2, r3, #2
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4618      	mov	r0, r3
 8005832:	f7ff ff4b 	bl	80056cc <LL_ADC_IsEnabled>
 8005836:	4603      	mov	r3, r0
 8005838:	2b00      	cmp	r3, #0
 800583a:	d115      	bne.n	8005868 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800583c:	4867      	ldr	r0, [pc, #412]	; (80059dc <HAL_ADC_Init+0x29c>)
 800583e:	f7ff ff45 	bl	80056cc <LL_ADC_IsEnabled>
 8005842:	4604      	mov	r4, r0
 8005844:	4866      	ldr	r0, [pc, #408]	; (80059e0 <HAL_ADC_Init+0x2a0>)
 8005846:	f7ff ff41 	bl	80056cc <LL_ADC_IsEnabled>
 800584a:	4603      	mov	r3, r0
 800584c:	431c      	orrs	r4, r3
 800584e:	4865      	ldr	r0, [pc, #404]	; (80059e4 <HAL_ADC_Init+0x2a4>)
 8005850:	f7ff ff3c 	bl	80056cc <LL_ADC_IsEnabled>
 8005854:	4603      	mov	r3, r0
 8005856:	4323      	orrs	r3, r4
 8005858:	2b00      	cmp	r3, #0
 800585a:	d105      	bne.n	8005868 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	4619      	mov	r1, r3
 8005862:	4861      	ldr	r0, [pc, #388]	; (80059e8 <HAL_ADC_Init+0x2a8>)
 8005864:	f7ff fdda 	bl	800541c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	7e5b      	ldrb	r3, [r3, #25]
 800586c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005872:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8005878:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800587e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005886:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005888:	4313      	orrs	r3, r2
 800588a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005892:	2b01      	cmp	r3, #1
 8005894:	d106      	bne.n	80058a4 <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800589a:	3b01      	subs	r3, #1
 800589c:	045b      	lsls	r3, r3, #17
 800589e:	69ba      	ldr	r2, [r7, #24]
 80058a0:	4313      	orrs	r3, r2
 80058a2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d009      	beq.n	80058c0 <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058b0:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058b8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80058ba:	69ba      	ldr	r2, [r7, #24]
 80058bc:	4313      	orrs	r3, r2
 80058be:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	68da      	ldr	r2, [r3, #12]
 80058c6:	4b49      	ldr	r3, [pc, #292]	; (80059ec <HAL_ADC_Init+0x2ac>)
 80058c8:	4013      	ands	r3, r2
 80058ca:	687a      	ldr	r2, [r7, #4]
 80058cc:	6812      	ldr	r2, [r2, #0]
 80058ce:	69b9      	ldr	r1, [r7, #24]
 80058d0:	430b      	orrs	r3, r1
 80058d2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4618      	mov	r0, r3
 80058da:	f7ff ff0a 	bl	80056f2 <LL_ADC_REG_IsConversionOngoing>
 80058de:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4618      	mov	r0, r3
 80058e6:	f7ff ff17 	bl	8005718 <LL_ADC_INJ_IsConversionOngoing>
 80058ea:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80058ec:	693b      	ldr	r3, [r7, #16]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d140      	bne.n	8005974 <HAL_ADC_Init+0x234>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d13d      	bne.n	8005974 <HAL_ADC_Init+0x234>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	7e1b      	ldrb	r3, [r3, #24]
 8005900:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005902:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800590a:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800590c:	4313      	orrs	r3, r2
 800590e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	68db      	ldr	r3, [r3, #12]
 8005916:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800591a:	f023 0306 	bic.w	r3, r3, #6
 800591e:	687a      	ldr	r2, [r7, #4]
 8005920:	6812      	ldr	r2, [r2, #0]
 8005922:	69b9      	ldr	r1, [r7, #24]
 8005924:	430b      	orrs	r3, r1
 8005926:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800592e:	2b01      	cmp	r3, #1
 8005930:	d118      	bne.n	8005964 <HAL_ADC_Init+0x224>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	691b      	ldr	r3, [r3, #16]
 8005938:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800593c:	f023 0304 	bic.w	r3, r3, #4
 8005940:	687a      	ldr	r2, [r7, #4]
 8005942:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8005944:	687a      	ldr	r2, [r7, #4]
 8005946:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005948:	4311      	orrs	r1, r2
 800594a:	687a      	ldr	r2, [r7, #4]
 800594c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800594e:	4311      	orrs	r1, r2
 8005950:	687a      	ldr	r2, [r7, #4]
 8005952:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005954:	430a      	orrs	r2, r1
 8005956:	431a      	orrs	r2, r3
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f042 0201 	orr.w	r2, r2, #1
 8005960:	611a      	str	r2, [r3, #16]
 8005962:	e007      	b.n	8005974 <HAL_ADC_Init+0x234>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	691a      	ldr	r2, [r3, #16]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f022 0201 	bic.w	r2, r2, #1
 8005972:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	691b      	ldr	r3, [r3, #16]
 8005978:	2b01      	cmp	r3, #1
 800597a:	d10c      	bne.n	8005996 <HAL_ADC_Init+0x256>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005982:	f023 010f 	bic.w	r1, r3, #15
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	69db      	ldr	r3, [r3, #28]
 800598a:	1e5a      	subs	r2, r3, #1
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	430a      	orrs	r2, r1
 8005992:	631a      	str	r2, [r3, #48]	; 0x30
 8005994:	e007      	b.n	80059a6 <HAL_ADC_Init+0x266>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f022 020f 	bic.w	r2, r2, #15
 80059a4:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059aa:	f023 0303 	bic.w	r3, r3, #3
 80059ae:	f043 0201 	orr.w	r2, r3, #1
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	659a      	str	r2, [r3, #88]	; 0x58
 80059b6:	e007      	b.n	80059c8 <HAL_ADC_Init+0x288>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059bc:	f043 0210 	orr.w	r2, r3, #16
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80059c4:	2301      	movs	r3, #1
 80059c6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80059c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3724      	adds	r7, #36	; 0x24
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd90      	pop	{r4, r7, pc}
 80059d2:	bf00      	nop
 80059d4:	20000058 	.word	0x20000058
 80059d8:	053e2d63 	.word	0x053e2d63
 80059dc:	50040000 	.word	0x50040000
 80059e0:	50040100 	.word	0x50040100
 80059e4:	50040200 	.word	0x50040200
 80059e8:	50040300 	.word	0x50040300
 80059ec:	fff0c007 	.word	0xfff0c007

080059f0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b0a6      	sub	sp, #152	; 0x98
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
 80059f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80059fa:	2300      	movs	r3, #0
 80059fc:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8005a00:	2300      	movs	r3, #0
 8005a02:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8005a0a:	2b01      	cmp	r3, #1
 8005a0c:	d101      	bne.n	8005a12 <HAL_ADC_ConfigChannel+0x22>
 8005a0e:	2302      	movs	r3, #2
 8005a10:	e364      	b.n	80060dc <HAL_ADC_ConfigChannel+0x6ec>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2201      	movs	r2, #1
 8005a16:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4618      	mov	r0, r3
 8005a20:	f7ff fe67 	bl	80056f2 <LL_ADC_REG_IsConversionOngoing>
 8005a24:	4603      	mov	r3, r0
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	f040 8345 	bne.w	80060b6 <HAL_ADC_ConfigChannel+0x6c6>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	2b05      	cmp	r3, #5
 8005a32:	d824      	bhi.n	8005a7e <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	3b02      	subs	r3, #2
 8005a3a:	2b03      	cmp	r3, #3
 8005a3c:	d81b      	bhi.n	8005a76 <HAL_ADC_ConfigChannel+0x86>
 8005a3e:	a201      	add	r2, pc, #4	; (adr r2, 8005a44 <HAL_ADC_ConfigChannel+0x54>)
 8005a40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a44:	08005a55 	.word	0x08005a55
 8005a48:	08005a5d 	.word	0x08005a5d
 8005a4c:	08005a65 	.word	0x08005a65
 8005a50:	08005a6d 	.word	0x08005a6d
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	220c      	movs	r2, #12
 8005a58:	605a      	str	r2, [r3, #4]
 8005a5a:	e011      	b.n	8005a80 <HAL_ADC_ConfigChannel+0x90>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	2212      	movs	r2, #18
 8005a60:	605a      	str	r2, [r3, #4]
 8005a62:	e00d      	b.n	8005a80 <HAL_ADC_ConfigChannel+0x90>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	2218      	movs	r2, #24
 8005a68:	605a      	str	r2, [r3, #4]
 8005a6a:	e009      	b.n	8005a80 <HAL_ADC_ConfigChannel+0x90>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005a72:	605a      	str	r2, [r3, #4]
 8005a74:	e004      	b.n	8005a80 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	2206      	movs	r2, #6
 8005a7a:	605a      	str	r2, [r3, #4]
 8005a7c:	e000      	b.n	8005a80 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8005a7e:	bf00      	nop
    #endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6818      	ldr	r0, [r3, #0]
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	6859      	ldr	r1, [r3, #4]
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	461a      	mov	r2, r3
 8005a8e:	f7ff fd5a 	bl	8005546 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4618      	mov	r0, r3
 8005a98:	f7ff fe2b 	bl	80056f2 <LL_ADC_REG_IsConversionOngoing>
 8005a9c:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f7ff fe37 	bl	8005718 <LL_ADC_INJ_IsConversionOngoing>
 8005aaa:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005aae:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	f040 8163 	bne.w	8005d7e <HAL_ADC_ConfigChannel+0x38e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005ab8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	f040 815e 	bne.w	8005d7e <HAL_ADC_ConfigChannel+0x38e>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005aca:	d10f      	bne.n	8005aec <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6818      	ldr	r0, [r3, #0]
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	4619      	mov	r1, r3
 8005ad8:	f7ff fd5e 	bl	8005598 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	f7ff fd1b 	bl	8005520 <LL_ADC_SetSamplingTimeCommonConfig>
 8005aea:	e00e      	b.n	8005b0a <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6818      	ldr	r0, [r3, #0]
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	6819      	ldr	r1, [r3, #0]
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	689b      	ldr	r3, [r3, #8]
 8005af8:	461a      	mov	r2, r3
 8005afa:	f7ff fd4d 	bl	8005598 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	2100      	movs	r1, #0
 8005b04:	4618      	mov	r0, r3
 8005b06:	f7ff fd0b 	bl	8005520 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	695a      	ldr	r2, [r3, #20]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	68db      	ldr	r3, [r3, #12]
 8005b14:	08db      	lsrs	r3, r3, #3
 8005b16:	f003 0303 	and.w	r3, r3, #3
 8005b1a:	005b      	lsls	r3, r3, #1
 8005b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b20:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	691b      	ldr	r3, [r3, #16]
 8005b28:	2b04      	cmp	r3, #4
 8005b2a:	d00a      	beq.n	8005b42 <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6818      	ldr	r0, [r3, #0]
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	6919      	ldr	r1, [r3, #16]
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005b3c:	f7ff fca2 	bl	8005484 <LL_ADC_SetOffset>
 8005b40:	e11d      	b.n	8005d7e <HAL_ADC_ConfigChannel+0x38e>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	2100      	movs	r1, #0
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f7ff fcbd 	bl	80054c8 <LL_ADC_GetOffsetChannel>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d10a      	bne.n	8005b6e <HAL_ADC_ConfigChannel+0x17e>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	2100      	movs	r1, #0
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f7ff fcb2 	bl	80054c8 <LL_ADC_GetOffsetChannel>
 8005b64:	4603      	mov	r3, r0
 8005b66:	0e9b      	lsrs	r3, r3, #26
 8005b68:	f003 021f 	and.w	r2, r3, #31
 8005b6c:	e012      	b.n	8005b94 <HAL_ADC_ConfigChannel+0x1a4>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	2100      	movs	r1, #0
 8005b74:	4618      	mov	r0, r3
 8005b76:	f7ff fca7 	bl	80054c8 <LL_ADC_GetOffsetChannel>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b80:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005b84:	fa93 f3a3 	rbit	r3, r3
 8005b88:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005b8a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005b8c:	fab3 f383 	clz	r3, r3
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	461a      	mov	r2, r3
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d105      	bne.n	8005bac <HAL_ADC_ConfigChannel+0x1bc>
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	0e9b      	lsrs	r3, r3, #26
 8005ba6:	f003 031f 	and.w	r3, r3, #31
 8005baa:	e00a      	b.n	8005bc2 <HAL_ADC_ConfigChannel+0x1d2>
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bb2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005bb4:	fa93 f3a3 	rbit	r3, r3
 8005bb8:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8005bba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005bbc:	fab3 f383 	clz	r3, r3
 8005bc0:	b2db      	uxtb	r3, r3
 8005bc2:	429a      	cmp	r2, r3
 8005bc4:	d106      	bne.n	8005bd4 <HAL_ADC_ConfigChannel+0x1e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	2100      	movs	r1, #0
 8005bce:	4618      	mov	r0, r3
 8005bd0:	f7ff fc8e 	bl	80054f0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	2101      	movs	r1, #1
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f7ff fc74 	bl	80054c8 <LL_ADC_GetOffsetChannel>
 8005be0:	4603      	mov	r3, r0
 8005be2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d10a      	bne.n	8005c00 <HAL_ADC_ConfigChannel+0x210>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	2101      	movs	r1, #1
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	f7ff fc69 	bl	80054c8 <LL_ADC_GetOffsetChannel>
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	0e9b      	lsrs	r3, r3, #26
 8005bfa:	f003 021f 	and.w	r2, r3, #31
 8005bfe:	e010      	b.n	8005c22 <HAL_ADC_ConfigChannel+0x232>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	2101      	movs	r1, #1
 8005c06:	4618      	mov	r0, r3
 8005c08:	f7ff fc5e 	bl	80054c8 <LL_ADC_GetOffsetChannel>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c10:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005c12:	fa93 f3a3 	rbit	r3, r3
 8005c16:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005c18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c1a:	fab3 f383 	clz	r3, r3
 8005c1e:	b2db      	uxtb	r3, r3
 8005c20:	461a      	mov	r2, r3
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d105      	bne.n	8005c3a <HAL_ADC_ConfigChannel+0x24a>
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	0e9b      	lsrs	r3, r3, #26
 8005c34:	f003 031f 	and.w	r3, r3, #31
 8005c38:	e00a      	b.n	8005c50 <HAL_ADC_ConfigChannel+0x260>
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c40:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005c42:	fa93 f3a3 	rbit	r3, r3
 8005c46:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8005c48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005c4a:	fab3 f383 	clz	r3, r3
 8005c4e:	b2db      	uxtb	r3, r3
 8005c50:	429a      	cmp	r2, r3
 8005c52:	d106      	bne.n	8005c62 <HAL_ADC_ConfigChannel+0x272>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	2101      	movs	r1, #1
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	f7ff fc47 	bl	80054f0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	2102      	movs	r1, #2
 8005c68:	4618      	mov	r0, r3
 8005c6a:	f7ff fc2d 	bl	80054c8 <LL_ADC_GetOffsetChannel>
 8005c6e:	4603      	mov	r3, r0
 8005c70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d10a      	bne.n	8005c8e <HAL_ADC_ConfigChannel+0x29e>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	2102      	movs	r1, #2
 8005c7e:	4618      	mov	r0, r3
 8005c80:	f7ff fc22 	bl	80054c8 <LL_ADC_GetOffsetChannel>
 8005c84:	4603      	mov	r3, r0
 8005c86:	0e9b      	lsrs	r3, r3, #26
 8005c88:	f003 021f 	and.w	r2, r3, #31
 8005c8c:	e010      	b.n	8005cb0 <HAL_ADC_ConfigChannel+0x2c0>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	2102      	movs	r1, #2
 8005c94:	4618      	mov	r0, r3
 8005c96:	f7ff fc17 	bl	80054c8 <LL_ADC_GetOffsetChannel>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c9e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ca0:	fa93 f3a3 	rbit	r3, r3
 8005ca4:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8005ca6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005ca8:	fab3 f383 	clz	r3, r3
 8005cac:	b2db      	uxtb	r3, r3
 8005cae:	461a      	mov	r2, r3
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d105      	bne.n	8005cc8 <HAL_ADC_ConfigChannel+0x2d8>
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	0e9b      	lsrs	r3, r3, #26
 8005cc2:	f003 031f 	and.w	r3, r3, #31
 8005cc6:	e00a      	b.n	8005cde <HAL_ADC_ConfigChannel+0x2ee>
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005cd0:	fa93 f3a3 	rbit	r3, r3
 8005cd4:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8005cd6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005cd8:	fab3 f383 	clz	r3, r3
 8005cdc:	b2db      	uxtb	r3, r3
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d106      	bne.n	8005cf0 <HAL_ADC_ConfigChannel+0x300>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	2102      	movs	r1, #2
 8005cea:	4618      	mov	r0, r3
 8005cec:	f7ff fc00 	bl	80054f0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	2103      	movs	r1, #3
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	f7ff fbe6 	bl	80054c8 <LL_ADC_GetOffsetChannel>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d10a      	bne.n	8005d1c <HAL_ADC_ConfigChannel+0x32c>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	2103      	movs	r1, #3
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	f7ff fbdb 	bl	80054c8 <LL_ADC_GetOffsetChannel>
 8005d12:	4603      	mov	r3, r0
 8005d14:	0e9b      	lsrs	r3, r3, #26
 8005d16:	f003 021f 	and.w	r2, r3, #31
 8005d1a:	e010      	b.n	8005d3e <HAL_ADC_ConfigChannel+0x34e>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	2103      	movs	r1, #3
 8005d22:	4618      	mov	r0, r3
 8005d24:	f7ff fbd0 	bl	80054c8 <LL_ADC_GetOffsetChannel>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d2c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d2e:	fa93 f3a3 	rbit	r3, r3
 8005d32:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005d34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d36:	fab3 f383 	clz	r3, r3
 8005d3a:	b2db      	uxtb	r3, r3
 8005d3c:	461a      	mov	r2, r3
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d105      	bne.n	8005d56 <HAL_ADC_ConfigChannel+0x366>
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	0e9b      	lsrs	r3, r3, #26
 8005d50:	f003 031f 	and.w	r3, r3, #31
 8005d54:	e00a      	b.n	8005d6c <HAL_ADC_ConfigChannel+0x37c>
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d5e:	fa93 f3a3 	rbit	r3, r3
 8005d62:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8005d64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005d66:	fab3 f383 	clz	r3, r3
 8005d6a:	b2db      	uxtb	r3, r3
 8005d6c:	429a      	cmp	r2, r3
 8005d6e:	d106      	bne.n	8005d7e <HAL_ADC_ConfigChannel+0x38e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	2200      	movs	r2, #0
 8005d76:	2103      	movs	r1, #3
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f7ff fbb9 	bl	80054f0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4618      	mov	r0, r3
 8005d84:	f7ff fca2 	bl	80056cc <LL_ADC_IsEnabled>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	f040 810c 	bne.w	8005fa8 <HAL_ADC_ConfigChannel+0x5b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6818      	ldr	r0, [r3, #0]
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	6819      	ldr	r1, [r3, #0]
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	68db      	ldr	r3, [r3, #12]
 8005d9c:	461a      	mov	r2, r3
 8005d9e:	f7ff fc23 	bl	80055e8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	68db      	ldr	r3, [r3, #12]
 8005da6:	4aae      	ldr	r2, [pc, #696]	; (8006060 <HAL_ADC_ConfigChannel+0x670>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	f040 80fd 	bne.w	8005fa8 <HAL_ADC_ConfigChannel+0x5b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d10b      	bne.n	8005dd6 <HAL_ADC_ConfigChannel+0x3e6>
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	0e9b      	lsrs	r3, r3, #26
 8005dc4:	3301      	adds	r3, #1
 8005dc6:	f003 031f 	and.w	r3, r3, #31
 8005dca:	2b09      	cmp	r3, #9
 8005dcc:	bf94      	ite	ls
 8005dce:	2301      	movls	r3, #1
 8005dd0:	2300      	movhi	r3, #0
 8005dd2:	b2db      	uxtb	r3, r3
 8005dd4:	e012      	b.n	8005dfc <HAL_ADC_ConfigChannel+0x40c>
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ddc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005dde:	fa93 f3a3 	rbit	r3, r3
 8005de2:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8005de4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005de6:	fab3 f383 	clz	r3, r3
 8005dea:	b2db      	uxtb	r3, r3
 8005dec:	3301      	adds	r3, #1
 8005dee:	f003 031f 	and.w	r3, r3, #31
 8005df2:	2b09      	cmp	r3, #9
 8005df4:	bf94      	ite	ls
 8005df6:	2301      	movls	r3, #1
 8005df8:	2300      	movhi	r3, #0
 8005dfa:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d064      	beq.n	8005eca <HAL_ADC_ConfigChannel+0x4da>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d107      	bne.n	8005e1c <HAL_ADC_ConfigChannel+0x42c>
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	0e9b      	lsrs	r3, r3, #26
 8005e12:	3301      	adds	r3, #1
 8005e14:	069b      	lsls	r3, r3, #26
 8005e16:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005e1a:	e00e      	b.n	8005e3a <HAL_ADC_ConfigChannel+0x44a>
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e24:	fa93 f3a3 	rbit	r3, r3
 8005e28:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005e2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e2c:	fab3 f383 	clz	r3, r3
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	3301      	adds	r3, #1
 8005e34:	069b      	lsls	r3, r3, #26
 8005e36:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d109      	bne.n	8005e5a <HAL_ADC_ConfigChannel+0x46a>
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	0e9b      	lsrs	r3, r3, #26
 8005e4c:	3301      	adds	r3, #1
 8005e4e:	f003 031f 	and.w	r3, r3, #31
 8005e52:	2101      	movs	r1, #1
 8005e54:	fa01 f303 	lsl.w	r3, r1, r3
 8005e58:	e010      	b.n	8005e7c <HAL_ADC_ConfigChannel+0x48c>
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e62:	fa93 f3a3 	rbit	r3, r3
 8005e66:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005e68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e6a:	fab3 f383 	clz	r3, r3
 8005e6e:	b2db      	uxtb	r3, r3
 8005e70:	3301      	adds	r3, #1
 8005e72:	f003 031f 	and.w	r3, r3, #31
 8005e76:	2101      	movs	r1, #1
 8005e78:	fa01 f303 	lsl.w	r3, r1, r3
 8005e7c:	ea42 0103 	orr.w	r1, r2, r3
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d10a      	bne.n	8005ea2 <HAL_ADC_ConfigChannel+0x4b2>
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	0e9b      	lsrs	r3, r3, #26
 8005e92:	3301      	adds	r3, #1
 8005e94:	f003 021f 	and.w	r2, r3, #31
 8005e98:	4613      	mov	r3, r2
 8005e9a:	005b      	lsls	r3, r3, #1
 8005e9c:	4413      	add	r3, r2
 8005e9e:	051b      	lsls	r3, r3, #20
 8005ea0:	e011      	b.n	8005ec6 <HAL_ADC_ConfigChannel+0x4d6>
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eaa:	fa93 f3a3 	rbit	r3, r3
 8005eae:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8005eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eb2:	fab3 f383 	clz	r3, r3
 8005eb6:	b2db      	uxtb	r3, r3
 8005eb8:	3301      	adds	r3, #1
 8005eba:	f003 021f 	and.w	r2, r3, #31
 8005ebe:	4613      	mov	r3, r2
 8005ec0:	005b      	lsls	r3, r3, #1
 8005ec2:	4413      	add	r3, r2
 8005ec4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005ec6:	430b      	orrs	r3, r1
 8005ec8:	e069      	b.n	8005f9e <HAL_ADC_ConfigChannel+0x5ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d107      	bne.n	8005ee6 <HAL_ADC_ConfigChannel+0x4f6>
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	0e9b      	lsrs	r3, r3, #26
 8005edc:	3301      	adds	r3, #1
 8005ede:	069b      	lsls	r3, r3, #26
 8005ee0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005ee4:	e00e      	b.n	8005f04 <HAL_ADC_ConfigChannel+0x514>
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005eec:	6a3b      	ldr	r3, [r7, #32]
 8005eee:	fa93 f3a3 	rbit	r3, r3
 8005ef2:	61fb      	str	r3, [r7, #28]
  return result;
 8005ef4:	69fb      	ldr	r3, [r7, #28]
 8005ef6:	fab3 f383 	clz	r3, r3
 8005efa:	b2db      	uxtb	r3, r3
 8005efc:	3301      	adds	r3, #1
 8005efe:	069b      	lsls	r3, r3, #26
 8005f00:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d109      	bne.n	8005f24 <HAL_ADC_ConfigChannel+0x534>
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	0e9b      	lsrs	r3, r3, #26
 8005f16:	3301      	adds	r3, #1
 8005f18:	f003 031f 	and.w	r3, r3, #31
 8005f1c:	2101      	movs	r1, #1
 8005f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8005f22:	e010      	b.n	8005f46 <HAL_ADC_ConfigChannel+0x556>
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f2a:	69bb      	ldr	r3, [r7, #24]
 8005f2c:	fa93 f3a3 	rbit	r3, r3
 8005f30:	617b      	str	r3, [r7, #20]
  return result;
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	fab3 f383 	clz	r3, r3
 8005f38:	b2db      	uxtb	r3, r3
 8005f3a:	3301      	adds	r3, #1
 8005f3c:	f003 031f 	and.w	r3, r3, #31
 8005f40:	2101      	movs	r1, #1
 8005f42:	fa01 f303 	lsl.w	r3, r1, r3
 8005f46:	ea42 0103 	orr.w	r1, r2, r3
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d10d      	bne.n	8005f72 <HAL_ADC_ConfigChannel+0x582>
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	0e9b      	lsrs	r3, r3, #26
 8005f5c:	3301      	adds	r3, #1
 8005f5e:	f003 021f 	and.w	r2, r3, #31
 8005f62:	4613      	mov	r3, r2
 8005f64:	005b      	lsls	r3, r3, #1
 8005f66:	4413      	add	r3, r2
 8005f68:	3b1e      	subs	r3, #30
 8005f6a:	051b      	lsls	r3, r3, #20
 8005f6c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005f70:	e014      	b.n	8005f9c <HAL_ADC_ConfigChannel+0x5ac>
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f78:	693b      	ldr	r3, [r7, #16]
 8005f7a:	fa93 f3a3 	rbit	r3, r3
 8005f7e:	60fb      	str	r3, [r7, #12]
  return result;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	fab3 f383 	clz	r3, r3
 8005f86:	b2db      	uxtb	r3, r3
 8005f88:	3301      	adds	r3, #1
 8005f8a:	f003 021f 	and.w	r2, r3, #31
 8005f8e:	4613      	mov	r3, r2
 8005f90:	005b      	lsls	r3, r3, #1
 8005f92:	4413      	add	r3, r2
 8005f94:	3b1e      	subs	r3, #30
 8005f96:	051b      	lsls	r3, r3, #20
 8005f98:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005f9c:	430b      	orrs	r3, r1
 8005f9e:	683a      	ldr	r2, [r7, #0]
 8005fa0:	6892      	ldr	r2, [r2, #8]
 8005fa2:	4619      	mov	r1, r3
 8005fa4:	f7ff faf8 	bl	8005598 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	4b2d      	ldr	r3, [pc, #180]	; (8006064 <HAL_ADC_ConfigChannel+0x674>)
 8005fae:	4013      	ands	r3, r2
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	f000 808d 	beq.w	80060d0 <HAL_ADC_ConfigChannel+0x6e0>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005fb6:	482c      	ldr	r0, [pc, #176]	; (8006068 <HAL_ADC_ConfigChannel+0x678>)
 8005fb8:	f7ff fa56 	bl	8005468 <LL_ADC_GetCommonPathInternalCh>
 8005fbc:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4a29      	ldr	r2, [pc, #164]	; (800606c <HAL_ADC_ConfigChannel+0x67c>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d12b      	bne.n	8006022 <HAL_ADC_ConfigChannel+0x632>
 8005fca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005fce:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d125      	bne.n	8006022 <HAL_ADC_ConfigChannel+0x632>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a25      	ldr	r2, [pc, #148]	; (8006070 <HAL_ADC_ConfigChannel+0x680>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d004      	beq.n	8005fea <HAL_ADC_ConfigChannel+0x5fa>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a23      	ldr	r2, [pc, #140]	; (8006074 <HAL_ADC_ConfigChannel+0x684>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d16f      	bne.n	80060ca <HAL_ADC_ConfigChannel+0x6da>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005fea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005fee:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005ff2:	4619      	mov	r1, r3
 8005ff4:	481c      	ldr	r0, [pc, #112]	; (8006068 <HAL_ADC_ConfigChannel+0x678>)
 8005ff6:	f7ff fa24 	bl	8005442 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8005ffa:	4b1f      	ldr	r3, [pc, #124]	; (8006078 <HAL_ADC_ConfigChannel+0x688>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	099b      	lsrs	r3, r3, #6
 8006000:	4a1e      	ldr	r2, [pc, #120]	; (800607c <HAL_ADC_ConfigChannel+0x68c>)
 8006002:	fba2 2303 	umull	r2, r3, r2, r3
 8006006:	099a      	lsrs	r2, r3, #6
 8006008:	4613      	mov	r3, r2
 800600a:	005b      	lsls	r3, r3, #1
 800600c:	4413      	add	r3, r2
 800600e:	009b      	lsls	r3, r3, #2
 8006010:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8006012:	e002      	b.n	800601a <HAL_ADC_ConfigChannel+0x62a>
          {
            wait_loop_index--;
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	3b01      	subs	r3, #1
 8006018:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d1f9      	bne.n	8006014 <HAL_ADC_ConfigChannel+0x624>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006020:	e053      	b.n	80060ca <HAL_ADC_ConfigChannel+0x6da>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a16      	ldr	r2, [pc, #88]	; (8006080 <HAL_ADC_ConfigChannel+0x690>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d12b      	bne.n	8006084 <HAL_ADC_ConfigChannel+0x694>
 800602c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006030:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006034:	2b00      	cmp	r3, #0
 8006036:	d125      	bne.n	8006084 <HAL_ADC_ConfigChannel+0x694>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a0c      	ldr	r2, [pc, #48]	; (8006070 <HAL_ADC_ConfigChannel+0x680>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d004      	beq.n	800604c <HAL_ADC_ConfigChannel+0x65c>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4a0b      	ldr	r2, [pc, #44]	; (8006074 <HAL_ADC_ConfigChannel+0x684>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d140      	bne.n	80060ce <HAL_ADC_ConfigChannel+0x6de>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800604c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006050:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006054:	4619      	mov	r1, r3
 8006056:	4804      	ldr	r0, [pc, #16]	; (8006068 <HAL_ADC_ConfigChannel+0x678>)
 8006058:	f7ff f9f3 	bl	8005442 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800605c:	e037      	b.n	80060ce <HAL_ADC_ConfigChannel+0x6de>
 800605e:	bf00      	nop
 8006060:	407f0000 	.word	0x407f0000
 8006064:	80080000 	.word	0x80080000
 8006068:	50040300 	.word	0x50040300
 800606c:	c7520000 	.word	0xc7520000
 8006070:	50040000 	.word	0x50040000
 8006074:	50040200 	.word	0x50040200
 8006078:	20000058 	.word	0x20000058
 800607c:	053e2d63 	.word	0x053e2d63
 8006080:	cb840000 	.word	0xcb840000
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a16      	ldr	r2, [pc, #88]	; (80060e4 <HAL_ADC_ConfigChannel+0x6f4>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d120      	bne.n	80060d0 <HAL_ADC_ConfigChannel+0x6e0>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800608e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006092:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006096:	2b00      	cmp	r3, #0
 8006098:	d11a      	bne.n	80060d0 <HAL_ADC_ConfigChannel+0x6e0>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4a12      	ldr	r2, [pc, #72]	; (80060e8 <HAL_ADC_ConfigChannel+0x6f8>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d115      	bne.n	80060d0 <HAL_ADC_ConfigChannel+0x6e0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80060a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80060a8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80060ac:	4619      	mov	r1, r3
 80060ae:	480f      	ldr	r0, [pc, #60]	; (80060ec <HAL_ADC_ConfigChannel+0x6fc>)
 80060b0:	f7ff f9c7 	bl	8005442 <LL_ADC_SetCommonPathInternalCh>
 80060b4:	e00c      	b.n	80060d0 <HAL_ADC_ConfigChannel+0x6e0>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060ba:	f043 0220 	orr.w	r2, r3, #32
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80060c2:	2301      	movs	r3, #1
 80060c4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 80060c8:	e002      	b.n	80060d0 <HAL_ADC_ConfigChannel+0x6e0>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80060ca:	bf00      	nop
 80060cc:	e000      	b.n	80060d0 <HAL_ADC_ConfigChannel+0x6e0>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80060ce:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2200      	movs	r2, #0
 80060d4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80060d8:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 80060dc:	4618      	mov	r0, r3
 80060de:	3798      	adds	r7, #152	; 0x98
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}
 80060e4:	80000001 	.word	0x80000001
 80060e8:	50040000 	.word	0x50040000
 80060ec:	50040300 	.word	0x50040300

080060f0 <LL_ADC_IsEnabled>:
{
 80060f0:	b480      	push	{r7}
 80060f2:	b083      	sub	sp, #12
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	f003 0301 	and.w	r3, r3, #1
 8006100:	2b01      	cmp	r3, #1
 8006102:	d101      	bne.n	8006108 <LL_ADC_IsEnabled+0x18>
 8006104:	2301      	movs	r3, #1
 8006106:	e000      	b.n	800610a <LL_ADC_IsEnabled+0x1a>
 8006108:	2300      	movs	r3, #0
}
 800610a:	4618      	mov	r0, r3
 800610c:	370c      	adds	r7, #12
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr

08006116 <LL_ADC_REG_IsConversionOngoing>:
{
 8006116:	b480      	push	{r7}
 8006118:	b083      	sub	sp, #12
 800611a:	af00      	add	r7, sp, #0
 800611c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	689b      	ldr	r3, [r3, #8]
 8006122:	f003 0304 	and.w	r3, r3, #4
 8006126:	2b04      	cmp	r3, #4
 8006128:	d101      	bne.n	800612e <LL_ADC_REG_IsConversionOngoing+0x18>
 800612a:	2301      	movs	r3, #1
 800612c:	e000      	b.n	8006130 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800612e:	2300      	movs	r3, #0
}
 8006130:	4618      	mov	r0, r3
 8006132:	370c      	adds	r7, #12
 8006134:	46bd      	mov	sp, r7
 8006136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613a:	4770      	bx	lr

0800613c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800613c:	b590      	push	{r4, r7, lr}
 800613e:	b0a1      	sub	sp, #132	; 0x84
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
 8006144:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006146:	2300      	movs	r3, #0
 8006148:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8006152:	2b01      	cmp	r3, #1
 8006154:	d101      	bne.n	800615a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006156:	2302      	movs	r3, #2
 8006158:	e08f      	b.n	800627a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2201      	movs	r2, #1
 800615e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a47      	ldr	r2, [pc, #284]	; (8006284 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d102      	bne.n	8006172 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 800616c:	4b46      	ldr	r3, [pc, #280]	; (8006288 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 800616e:	60fb      	str	r3, [r7, #12]
 8006170:	e001      	b.n	8006176 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8006172:	2300      	movs	r3, #0
 8006174:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d10b      	bne.n	8006194 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006180:	f043 0220 	orr.w	r2, r3, #32
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	659a      	str	r2, [r3, #88]	; 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2200      	movs	r2, #0
 800618c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    return HAL_ERROR;
 8006190:	2301      	movs	r3, #1
 8006192:	e072      	b.n	800627a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	4618      	mov	r0, r3
 8006198:	f7ff ffbd 	bl	8006116 <LL_ADC_REG_IsConversionOngoing>
 800619c:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4618      	mov	r0, r3
 80061a4:	f7ff ffb7 	bl	8006116 <LL_ADC_REG_IsConversionOngoing>
 80061a8:	4603      	mov	r3, r0
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d154      	bne.n	8006258 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80061ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d151      	bne.n	8006258 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80061b4:	4b35      	ldr	r3, [pc, #212]	; (800628c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80061b6:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d02c      	beq.n	800621a <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80061c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	6859      	ldr	r1, [r3, #4]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80061d2:	035b      	lsls	r3, r3, #13
 80061d4:	430b      	orrs	r3, r1
 80061d6:	431a      	orrs	r2, r3
 80061d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80061da:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80061dc:	4829      	ldr	r0, [pc, #164]	; (8006284 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80061de:	f7ff ff87 	bl	80060f0 <LL_ADC_IsEnabled>
 80061e2:	4604      	mov	r4, r0
 80061e4:	4828      	ldr	r0, [pc, #160]	; (8006288 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80061e6:	f7ff ff83 	bl	80060f0 <LL_ADC_IsEnabled>
 80061ea:	4603      	mov	r3, r0
 80061ec:	431c      	orrs	r4, r3
 80061ee:	4828      	ldr	r0, [pc, #160]	; (8006290 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80061f0:	f7ff ff7e 	bl	80060f0 <LL_ADC_IsEnabled>
 80061f4:	4603      	mov	r3, r0
 80061f6:	4323      	orrs	r3, r4
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d137      	bne.n	800626c <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80061fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8006204:	f023 030f 	bic.w	r3, r3, #15
 8006208:	683a      	ldr	r2, [r7, #0]
 800620a:	6811      	ldr	r1, [r2, #0]
 800620c:	683a      	ldr	r2, [r7, #0]
 800620e:	6892      	ldr	r2, [r2, #8]
 8006210:	430a      	orrs	r2, r1
 8006212:	431a      	orrs	r2, r3
 8006214:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006216:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006218:	e028      	b.n	800626c <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800621a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800621c:	689b      	ldr	r3, [r3, #8]
 800621e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006222:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006224:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006226:	4817      	ldr	r0, [pc, #92]	; (8006284 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8006228:	f7ff ff62 	bl	80060f0 <LL_ADC_IsEnabled>
 800622c:	4604      	mov	r4, r0
 800622e:	4816      	ldr	r0, [pc, #88]	; (8006288 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8006230:	f7ff ff5e 	bl	80060f0 <LL_ADC_IsEnabled>
 8006234:	4603      	mov	r3, r0
 8006236:	431c      	orrs	r4, r3
 8006238:	4815      	ldr	r0, [pc, #84]	; (8006290 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800623a:	f7ff ff59 	bl	80060f0 <LL_ADC_IsEnabled>
 800623e:	4603      	mov	r3, r0
 8006240:	4323      	orrs	r3, r4
 8006242:	2b00      	cmp	r3, #0
 8006244:	d112      	bne.n	800626c <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006246:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006248:	689b      	ldr	r3, [r3, #8]
 800624a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800624e:	f023 030f 	bic.w	r3, r3, #15
 8006252:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8006254:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006256:	e009      	b.n	800626c <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800625c:	f043 0220 	orr.w	r2, r3, #32
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8006264:	2301      	movs	r3, #1
 8006266:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800626a:	e000      	b.n	800626e <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800626c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8006276:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800627a:	4618      	mov	r0, r3
 800627c:	3784      	adds	r7, #132	; 0x84
 800627e:	46bd      	mov	sp, r7
 8006280:	bd90      	pop	{r4, r7, pc}
 8006282:	bf00      	nop
 8006284:	50040000 	.word	0x50040000
 8006288:	50040100 	.word	0x50040100
 800628c:	50040300 	.word	0x50040300
 8006290:	50040200 	.word	0x50040200

08006294 <__NVIC_SetPriorityGrouping>:
{
 8006294:	b480      	push	{r7}
 8006296:	b085      	sub	sp, #20
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	f003 0307 	and.w	r3, r3, #7
 80062a2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80062a4:	4b0c      	ldr	r3, [pc, #48]	; (80062d8 <__NVIC_SetPriorityGrouping+0x44>)
 80062a6:	68db      	ldr	r3, [r3, #12]
 80062a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80062aa:	68ba      	ldr	r2, [r7, #8]
 80062ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80062b0:	4013      	ands	r3, r2
 80062b2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80062bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80062c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80062c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80062c6:	4a04      	ldr	r2, [pc, #16]	; (80062d8 <__NVIC_SetPriorityGrouping+0x44>)
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	60d3      	str	r3, [r2, #12]
}
 80062cc:	bf00      	nop
 80062ce:	3714      	adds	r7, #20
 80062d0:	46bd      	mov	sp, r7
 80062d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d6:	4770      	bx	lr
 80062d8:	e000ed00 	.word	0xe000ed00

080062dc <__NVIC_GetPriorityGrouping>:
{
 80062dc:	b480      	push	{r7}
 80062de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80062e0:	4b04      	ldr	r3, [pc, #16]	; (80062f4 <__NVIC_GetPriorityGrouping+0x18>)
 80062e2:	68db      	ldr	r3, [r3, #12]
 80062e4:	0a1b      	lsrs	r3, r3, #8
 80062e6:	f003 0307 	and.w	r3, r3, #7
}
 80062ea:	4618      	mov	r0, r3
 80062ec:	46bd      	mov	sp, r7
 80062ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f2:	4770      	bx	lr
 80062f4:	e000ed00 	.word	0xe000ed00

080062f8 <__NVIC_EnableIRQ>:
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	4603      	mov	r3, r0
 8006300:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006306:	2b00      	cmp	r3, #0
 8006308:	db0b      	blt.n	8006322 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800630a:	79fb      	ldrb	r3, [r7, #7]
 800630c:	f003 021f 	and.w	r2, r3, #31
 8006310:	4907      	ldr	r1, [pc, #28]	; (8006330 <__NVIC_EnableIRQ+0x38>)
 8006312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006316:	095b      	lsrs	r3, r3, #5
 8006318:	2001      	movs	r0, #1
 800631a:	fa00 f202 	lsl.w	r2, r0, r2
 800631e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006322:	bf00      	nop
 8006324:	370c      	adds	r7, #12
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr
 800632e:	bf00      	nop
 8006330:	e000e100 	.word	0xe000e100

08006334 <__NVIC_DisableIRQ>:
{
 8006334:	b480      	push	{r7}
 8006336:	b083      	sub	sp, #12
 8006338:	af00      	add	r7, sp, #0
 800633a:	4603      	mov	r3, r0
 800633c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800633e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006342:	2b00      	cmp	r3, #0
 8006344:	db10      	blt.n	8006368 <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006346:	79fb      	ldrb	r3, [r7, #7]
 8006348:	f003 021f 	and.w	r2, r3, #31
 800634c:	4909      	ldr	r1, [pc, #36]	; (8006374 <__NVIC_DisableIRQ+0x40>)
 800634e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006352:	095b      	lsrs	r3, r3, #5
 8006354:	2001      	movs	r0, #1
 8006356:	fa00 f202 	lsl.w	r2, r0, r2
 800635a:	3320      	adds	r3, #32
 800635c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006360:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8006364:	f3bf 8f6f 	isb	sy
}
 8006368:	bf00      	nop
 800636a:	370c      	adds	r7, #12
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr
 8006374:	e000e100 	.word	0xe000e100

08006378 <__NVIC_SetPriority>:
{
 8006378:	b480      	push	{r7}
 800637a:	b083      	sub	sp, #12
 800637c:	af00      	add	r7, sp, #0
 800637e:	4603      	mov	r3, r0
 8006380:	6039      	str	r1, [r7, #0]
 8006382:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006384:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006388:	2b00      	cmp	r3, #0
 800638a:	db0a      	blt.n	80063a2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	b2da      	uxtb	r2, r3
 8006390:	490c      	ldr	r1, [pc, #48]	; (80063c4 <__NVIC_SetPriority+0x4c>)
 8006392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006396:	0112      	lsls	r2, r2, #4
 8006398:	b2d2      	uxtb	r2, r2
 800639a:	440b      	add	r3, r1
 800639c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80063a0:	e00a      	b.n	80063b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	b2da      	uxtb	r2, r3
 80063a6:	4908      	ldr	r1, [pc, #32]	; (80063c8 <__NVIC_SetPriority+0x50>)
 80063a8:	79fb      	ldrb	r3, [r7, #7]
 80063aa:	f003 030f 	and.w	r3, r3, #15
 80063ae:	3b04      	subs	r3, #4
 80063b0:	0112      	lsls	r2, r2, #4
 80063b2:	b2d2      	uxtb	r2, r2
 80063b4:	440b      	add	r3, r1
 80063b6:	761a      	strb	r2, [r3, #24]
}
 80063b8:	bf00      	nop
 80063ba:	370c      	adds	r7, #12
 80063bc:	46bd      	mov	sp, r7
 80063be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c2:	4770      	bx	lr
 80063c4:	e000e100 	.word	0xe000e100
 80063c8:	e000ed00 	.word	0xe000ed00

080063cc <NVIC_EncodePriority>:
{
 80063cc:	b480      	push	{r7}
 80063ce:	b089      	sub	sp, #36	; 0x24
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	60f8      	str	r0, [r7, #12]
 80063d4:	60b9      	str	r1, [r7, #8]
 80063d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	f003 0307 	and.w	r3, r3, #7
 80063de:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80063e0:	69fb      	ldr	r3, [r7, #28]
 80063e2:	f1c3 0307 	rsb	r3, r3, #7
 80063e6:	2b04      	cmp	r3, #4
 80063e8:	bf28      	it	cs
 80063ea:	2304      	movcs	r3, #4
 80063ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80063ee:	69fb      	ldr	r3, [r7, #28]
 80063f0:	3304      	adds	r3, #4
 80063f2:	2b06      	cmp	r3, #6
 80063f4:	d902      	bls.n	80063fc <NVIC_EncodePriority+0x30>
 80063f6:	69fb      	ldr	r3, [r7, #28]
 80063f8:	3b03      	subs	r3, #3
 80063fa:	e000      	b.n	80063fe <NVIC_EncodePriority+0x32>
 80063fc:	2300      	movs	r3, #0
 80063fe:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006400:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006404:	69bb      	ldr	r3, [r7, #24]
 8006406:	fa02 f303 	lsl.w	r3, r2, r3
 800640a:	43da      	mvns	r2, r3
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	401a      	ands	r2, r3
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006414:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	fa01 f303 	lsl.w	r3, r1, r3
 800641e:	43d9      	mvns	r1, r3
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006424:	4313      	orrs	r3, r2
}
 8006426:	4618      	mov	r0, r3
 8006428:	3724      	adds	r7, #36	; 0x24
 800642a:	46bd      	mov	sp, r7
 800642c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006430:	4770      	bx	lr

08006432 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006432:	b580      	push	{r7, lr}
 8006434:	b082      	sub	sp, #8
 8006436:	af00      	add	r7, sp, #0
 8006438:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	f7ff ff2a 	bl	8006294 <__NVIC_SetPriorityGrouping>
}
 8006440:	bf00      	nop
 8006442:	3708      	adds	r7, #8
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}

08006448 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b086      	sub	sp, #24
 800644c:	af00      	add	r7, sp, #0
 800644e:	4603      	mov	r3, r0
 8006450:	60b9      	str	r1, [r7, #8]
 8006452:	607a      	str	r2, [r7, #4]
 8006454:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006456:	2300      	movs	r3, #0
 8006458:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800645a:	f7ff ff3f 	bl	80062dc <__NVIC_GetPriorityGrouping>
 800645e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006460:	687a      	ldr	r2, [r7, #4]
 8006462:	68b9      	ldr	r1, [r7, #8]
 8006464:	6978      	ldr	r0, [r7, #20]
 8006466:	f7ff ffb1 	bl	80063cc <NVIC_EncodePriority>
 800646a:	4602      	mov	r2, r0
 800646c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006470:	4611      	mov	r1, r2
 8006472:	4618      	mov	r0, r3
 8006474:	f7ff ff80 	bl	8006378 <__NVIC_SetPriority>
}
 8006478:	bf00      	nop
 800647a:	3718      	adds	r7, #24
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}

08006480 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b082      	sub	sp, #8
 8006484:	af00      	add	r7, sp, #0
 8006486:	4603      	mov	r3, r0
 8006488:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800648a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800648e:	4618      	mov	r0, r3
 8006490:	f7ff ff32 	bl	80062f8 <__NVIC_EnableIRQ>
}
 8006494:	bf00      	nop
 8006496:	3708      	adds	r7, #8
 8006498:	46bd      	mov	sp, r7
 800649a:	bd80      	pop	{r7, pc}

0800649c <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b082      	sub	sp, #8
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	4603      	mov	r3, r0
 80064a4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80064a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064aa:	4618      	mov	r0, r3
 80064ac:	f7ff ff42 	bl	8006334 <__NVIC_DisableIRQ>
}
 80064b0:	bf00      	nop
 80064b2:	3708      	adds	r7, #8
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}

080064b8 <HAL_DCMI_Init>:
  * @note   By default, all interruptions are enabled (line end, frame end, overrun,
  *         VSYNC and embedded synchronization error interrupts).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b082      	sub	sp, #8
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d101      	bne.n	80064ca <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	e075      	b.n	80065b6 <HAL_DCMI_Init+0xfe>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));

  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80064d0:	b2db      	uxtb	r3, r3
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d106      	bne.n	80064e4 <HAL_DCMI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdcmi->Lock = HAL_UNLOCKED;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2200      	movs	r2, #0
 80064da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f7fe f896 	bl	8004610 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2202      	movs	r2, #2
 80064e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable DCMI IP before setting the configuration register */
  __HAL_DCMI_DISABLE(hdcmi);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	681a      	ldr	r2, [r3, #0]
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80064fa:	601a      	str	r2, [r3, #0]

  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	699b      	ldr	r3, [r3, #24]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d002      	beq.n	800650a <HAL_DCMI_Init+0x52>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
      is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2200      	movs	r2, #0
 8006508:	625a      	str	r2, [r3, #36]	; 0x24
  }

  /* Set DCMI parameters */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	6819      	ldr	r1, [r3, #0]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	4b2a      	ldr	r3, [pc, #168]	; (80065c0 <HAL_DCMI_Init+0x108>)
 8006516:	400b      	ands	r3, r1
 8006518:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  |\
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	6819      	ldr	r1, [r3, #0]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	685a      	ldr	r2, [r3, #4]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	695b      	ldr	r3, [r3, #20]
 8006528:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 800652e:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	691b      	ldr	r3, [r3, #16]
 8006534:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 800653a:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	699b      	ldr	r3, [r3, #24]
 8006540:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8006546:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800654c:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 8006552:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006558:	431a      	orrs	r2, r3
                                     hdcmi->Init.LineSelectStart);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 800655e:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	430a      	orrs	r2, r1
 8006566:	601a      	str	r2, [r3, #0]

  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	2b10      	cmp	r3, #16
 800656e:	d112      	bne.n	8006596 <HAL_DCMI_Init+0xde>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	7f1b      	ldrb	r3, [r3, #28]
 8006574:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.LineStartCode << DCMI_ESCR_LSC_Pos)|\
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	7f5b      	ldrb	r3, [r3, #29]
 800657a:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 800657c:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.LineEndCode << DCMI_ESCR_LEC_Pos) |\
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	7f9b      	ldrb	r3, [r3, #30]
 8006582:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SynchroCode.LineStartCode << DCMI_ESCR_LSC_Pos)|\
 8006584:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	7fdb      	ldrb	r3, [r3, #31]
 800658c:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SynchroCode.LineEndCode << DCMI_ESCR_LEC_Pos) |\
 8006592:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 8006594:	619a      	str	r2, [r3, #24]
     - end of line
     - end of frame
     - data reception overrun
     - frame synchronization signal VSYNC
     - synchronization error */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME|DCMI_IT_OVR|DCMI_IT_ERR|DCMI_IT_VSYNC|DCMI_IT_LINE);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	68da      	ldr	r2, [r3, #12]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f042 021f 	orr.w	r2, r2, #31
 80065a4:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2200      	movs	r2, #0
 80065aa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2201      	movs	r2, #1
 80065b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80065b4:	2300      	movs	r3, #0
}
 80065b6:	4618      	mov	r0, r3
 80065b8:	3708      	adds	r7, #8
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}
 80065be:	bf00      	nop
 80065c0:	ffe0f007 	.word	0xffe0f007

080065c4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b084      	sub	sp, #16
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80065cc:	2300      	movs	r3, #0
 80065ce:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80065d6:	b2db      	uxtb	r3, r3
 80065d8:	2b02      	cmp	r3, #2
 80065da:	d005      	beq.n	80065e8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2204      	movs	r2, #4
 80065e0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80065e2:	2301      	movs	r3, #1
 80065e4:	73fb      	strb	r3, [r7, #15]
 80065e6:	e029      	b.n	800663c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	681a      	ldr	r2, [r3, #0]
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f022 020e 	bic.w	r2, r2, #14
 80065f6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	681a      	ldr	r2, [r3, #0]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f022 0201 	bic.w	r2, r2, #1
 8006606:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800660c:	f003 021c 	and.w	r2, r3, #28
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006614:	2101      	movs	r1, #1
 8006616:	fa01 f202 	lsl.w	r2, r1, r2
 800661a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2201      	movs	r2, #1
 8006620:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2200      	movs	r2, #0
 8006628:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006630:	2b00      	cmp	r3, #0
 8006632:	d003      	beq.n	800663c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006638:	6878      	ldr	r0, [r7, #4]
 800663a:	4798      	blx	r3
    }
  }
  return status;
 800663c:	7bfb      	ldrb	r3, [r7, #15]
}
 800663e:	4618      	mov	r0, r3
 8006640:	3710      	adds	r7, #16
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
	...

08006648 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006648:	b480      	push	{r7}
 800664a:	b087      	sub	sp, #28
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006652:	2300      	movs	r3, #0
 8006654:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006656:	e166      	b.n	8006926 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	681a      	ldr	r2, [r3, #0]
 800665c:	2101      	movs	r1, #1
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	fa01 f303 	lsl.w	r3, r1, r3
 8006664:	4013      	ands	r3, r2
 8006666:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2b00      	cmp	r3, #0
 800666c:	f000 8158 	beq.w	8006920 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	685b      	ldr	r3, [r3, #4]
 8006674:	2b01      	cmp	r3, #1
 8006676:	d00b      	beq.n	8006690 <HAL_GPIO_Init+0x48>
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	2b02      	cmp	r3, #2
 800667e:	d007      	beq.n	8006690 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006684:	2b11      	cmp	r3, #17
 8006686:	d003      	beq.n	8006690 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	685b      	ldr	r3, [r3, #4]
 800668c:	2b12      	cmp	r3, #18
 800668e:	d130      	bne.n	80066f2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	689b      	ldr	r3, [r3, #8]
 8006694:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	005b      	lsls	r3, r3, #1
 800669a:	2203      	movs	r2, #3
 800669c:	fa02 f303 	lsl.w	r3, r2, r3
 80066a0:	43db      	mvns	r3, r3
 80066a2:	693a      	ldr	r2, [r7, #16]
 80066a4:	4013      	ands	r3, r2
 80066a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	68da      	ldr	r2, [r3, #12]
 80066ac:	697b      	ldr	r3, [r7, #20]
 80066ae:	005b      	lsls	r3, r3, #1
 80066b0:	fa02 f303 	lsl.w	r3, r2, r3
 80066b4:	693a      	ldr	r2, [r7, #16]
 80066b6:	4313      	orrs	r3, r2
 80066b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	693a      	ldr	r2, [r7, #16]
 80066be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80066c6:	2201      	movs	r2, #1
 80066c8:	697b      	ldr	r3, [r7, #20]
 80066ca:	fa02 f303 	lsl.w	r3, r2, r3
 80066ce:	43db      	mvns	r3, r3
 80066d0:	693a      	ldr	r2, [r7, #16]
 80066d2:	4013      	ands	r3, r2
 80066d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	091b      	lsrs	r3, r3, #4
 80066dc:	f003 0201 	and.w	r2, r3, #1
 80066e0:	697b      	ldr	r3, [r7, #20]
 80066e2:	fa02 f303 	lsl.w	r3, r2, r3
 80066e6:	693a      	ldr	r2, [r7, #16]
 80066e8:	4313      	orrs	r3, r2
 80066ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	693a      	ldr	r2, [r7, #16]
 80066f0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	68db      	ldr	r3, [r3, #12]
 80066f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80066f8:	697b      	ldr	r3, [r7, #20]
 80066fa:	005b      	lsls	r3, r3, #1
 80066fc:	2203      	movs	r2, #3
 80066fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006702:	43db      	mvns	r3, r3
 8006704:	693a      	ldr	r2, [r7, #16]
 8006706:	4013      	ands	r3, r2
 8006708:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	689a      	ldr	r2, [r3, #8]
 800670e:	697b      	ldr	r3, [r7, #20]
 8006710:	005b      	lsls	r3, r3, #1
 8006712:	fa02 f303 	lsl.w	r3, r2, r3
 8006716:	693a      	ldr	r2, [r7, #16]
 8006718:	4313      	orrs	r3, r2
 800671a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	693a      	ldr	r2, [r7, #16]
 8006720:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	2b02      	cmp	r3, #2
 8006728:	d003      	beq.n	8006732 <HAL_GPIO_Init+0xea>
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	2b12      	cmp	r3, #18
 8006730:	d123      	bne.n	800677a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006732:	697b      	ldr	r3, [r7, #20]
 8006734:	08da      	lsrs	r2, r3, #3
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	3208      	adds	r2, #8
 800673a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800673e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	f003 0307 	and.w	r3, r3, #7
 8006746:	009b      	lsls	r3, r3, #2
 8006748:	220f      	movs	r2, #15
 800674a:	fa02 f303 	lsl.w	r3, r2, r3
 800674e:	43db      	mvns	r3, r3
 8006750:	693a      	ldr	r2, [r7, #16]
 8006752:	4013      	ands	r3, r2
 8006754:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	691a      	ldr	r2, [r3, #16]
 800675a:	697b      	ldr	r3, [r7, #20]
 800675c:	f003 0307 	and.w	r3, r3, #7
 8006760:	009b      	lsls	r3, r3, #2
 8006762:	fa02 f303 	lsl.w	r3, r2, r3
 8006766:	693a      	ldr	r2, [r7, #16]
 8006768:	4313      	orrs	r3, r2
 800676a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800676c:	697b      	ldr	r3, [r7, #20]
 800676e:	08da      	lsrs	r2, r3, #3
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	3208      	adds	r2, #8
 8006774:	6939      	ldr	r1, [r7, #16]
 8006776:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006780:	697b      	ldr	r3, [r7, #20]
 8006782:	005b      	lsls	r3, r3, #1
 8006784:	2203      	movs	r2, #3
 8006786:	fa02 f303 	lsl.w	r3, r2, r3
 800678a:	43db      	mvns	r3, r3
 800678c:	693a      	ldr	r2, [r7, #16]
 800678e:	4013      	ands	r3, r2
 8006790:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	f003 0203 	and.w	r2, r3, #3
 800679a:	697b      	ldr	r3, [r7, #20]
 800679c:	005b      	lsls	r3, r3, #1
 800679e:	fa02 f303 	lsl.w	r3, r2, r3
 80067a2:	693a      	ldr	r2, [r7, #16]
 80067a4:	4313      	orrs	r3, r2
 80067a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	693a      	ldr	r2, [r7, #16]
 80067ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	f000 80b2 	beq.w	8006920 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80067bc:	4b61      	ldr	r3, [pc, #388]	; (8006944 <HAL_GPIO_Init+0x2fc>)
 80067be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067c0:	4a60      	ldr	r2, [pc, #384]	; (8006944 <HAL_GPIO_Init+0x2fc>)
 80067c2:	f043 0301 	orr.w	r3, r3, #1
 80067c6:	6613      	str	r3, [r2, #96]	; 0x60
 80067c8:	4b5e      	ldr	r3, [pc, #376]	; (8006944 <HAL_GPIO_Init+0x2fc>)
 80067ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067cc:	f003 0301 	and.w	r3, r3, #1
 80067d0:	60bb      	str	r3, [r7, #8]
 80067d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80067d4:	4a5c      	ldr	r2, [pc, #368]	; (8006948 <HAL_GPIO_Init+0x300>)
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	089b      	lsrs	r3, r3, #2
 80067da:	3302      	adds	r3, #2
 80067dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	f003 0303 	and.w	r3, r3, #3
 80067e8:	009b      	lsls	r3, r3, #2
 80067ea:	220f      	movs	r2, #15
 80067ec:	fa02 f303 	lsl.w	r3, r2, r3
 80067f0:	43db      	mvns	r3, r3
 80067f2:	693a      	ldr	r2, [r7, #16]
 80067f4:	4013      	ands	r3, r2
 80067f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80067fe:	d02b      	beq.n	8006858 <HAL_GPIO_Init+0x210>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	4a52      	ldr	r2, [pc, #328]	; (800694c <HAL_GPIO_Init+0x304>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d025      	beq.n	8006854 <HAL_GPIO_Init+0x20c>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	4a51      	ldr	r2, [pc, #324]	; (8006950 <HAL_GPIO_Init+0x308>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d01f      	beq.n	8006850 <HAL_GPIO_Init+0x208>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	4a50      	ldr	r2, [pc, #320]	; (8006954 <HAL_GPIO_Init+0x30c>)
 8006814:	4293      	cmp	r3, r2
 8006816:	d019      	beq.n	800684c <HAL_GPIO_Init+0x204>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	4a4f      	ldr	r2, [pc, #316]	; (8006958 <HAL_GPIO_Init+0x310>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d013      	beq.n	8006848 <HAL_GPIO_Init+0x200>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	4a4e      	ldr	r2, [pc, #312]	; (800695c <HAL_GPIO_Init+0x314>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d00d      	beq.n	8006844 <HAL_GPIO_Init+0x1fc>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	4a4d      	ldr	r2, [pc, #308]	; (8006960 <HAL_GPIO_Init+0x318>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d007      	beq.n	8006840 <HAL_GPIO_Init+0x1f8>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	4a4c      	ldr	r2, [pc, #304]	; (8006964 <HAL_GPIO_Init+0x31c>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d101      	bne.n	800683c <HAL_GPIO_Init+0x1f4>
 8006838:	2307      	movs	r3, #7
 800683a:	e00e      	b.n	800685a <HAL_GPIO_Init+0x212>
 800683c:	2308      	movs	r3, #8
 800683e:	e00c      	b.n	800685a <HAL_GPIO_Init+0x212>
 8006840:	2306      	movs	r3, #6
 8006842:	e00a      	b.n	800685a <HAL_GPIO_Init+0x212>
 8006844:	2305      	movs	r3, #5
 8006846:	e008      	b.n	800685a <HAL_GPIO_Init+0x212>
 8006848:	2304      	movs	r3, #4
 800684a:	e006      	b.n	800685a <HAL_GPIO_Init+0x212>
 800684c:	2303      	movs	r3, #3
 800684e:	e004      	b.n	800685a <HAL_GPIO_Init+0x212>
 8006850:	2302      	movs	r3, #2
 8006852:	e002      	b.n	800685a <HAL_GPIO_Init+0x212>
 8006854:	2301      	movs	r3, #1
 8006856:	e000      	b.n	800685a <HAL_GPIO_Init+0x212>
 8006858:	2300      	movs	r3, #0
 800685a:	697a      	ldr	r2, [r7, #20]
 800685c:	f002 0203 	and.w	r2, r2, #3
 8006860:	0092      	lsls	r2, r2, #2
 8006862:	4093      	lsls	r3, r2
 8006864:	693a      	ldr	r2, [r7, #16]
 8006866:	4313      	orrs	r3, r2
 8006868:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800686a:	4937      	ldr	r1, [pc, #220]	; (8006948 <HAL_GPIO_Init+0x300>)
 800686c:	697b      	ldr	r3, [r7, #20]
 800686e:	089b      	lsrs	r3, r3, #2
 8006870:	3302      	adds	r3, #2
 8006872:	693a      	ldr	r2, [r7, #16]
 8006874:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006878:	4b3b      	ldr	r3, [pc, #236]	; (8006968 <HAL_GPIO_Init+0x320>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	43db      	mvns	r3, r3
 8006882:	693a      	ldr	r2, [r7, #16]
 8006884:	4013      	ands	r3, r2
 8006886:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	685b      	ldr	r3, [r3, #4]
 800688c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006890:	2b00      	cmp	r3, #0
 8006892:	d003      	beq.n	800689c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8006894:	693a      	ldr	r2, [r7, #16]
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	4313      	orrs	r3, r2
 800689a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800689c:	4a32      	ldr	r2, [pc, #200]	; (8006968 <HAL_GPIO_Init+0x320>)
 800689e:	693b      	ldr	r3, [r7, #16]
 80068a0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80068a2:	4b31      	ldr	r3, [pc, #196]	; (8006968 <HAL_GPIO_Init+0x320>)
 80068a4:	685b      	ldr	r3, [r3, #4]
 80068a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	43db      	mvns	r3, r3
 80068ac:	693a      	ldr	r2, [r7, #16]
 80068ae:	4013      	ands	r3, r2
 80068b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	685b      	ldr	r3, [r3, #4]
 80068b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d003      	beq.n	80068c6 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80068be:	693a      	ldr	r2, [r7, #16]
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80068c6:	4a28      	ldr	r2, [pc, #160]	; (8006968 <HAL_GPIO_Init+0x320>)
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80068cc:	4b26      	ldr	r3, [pc, #152]	; (8006968 <HAL_GPIO_Init+0x320>)
 80068ce:	689b      	ldr	r3, [r3, #8]
 80068d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	43db      	mvns	r3, r3
 80068d6:	693a      	ldr	r2, [r7, #16]
 80068d8:	4013      	ands	r3, r2
 80068da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d003      	beq.n	80068f0 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80068e8:	693a      	ldr	r2, [r7, #16]
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	4313      	orrs	r3, r2
 80068ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80068f0:	4a1d      	ldr	r2, [pc, #116]	; (8006968 <HAL_GPIO_Init+0x320>)
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80068f6:	4b1c      	ldr	r3, [pc, #112]	; (8006968 <HAL_GPIO_Init+0x320>)
 80068f8:	68db      	ldr	r3, [r3, #12]
 80068fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	43db      	mvns	r3, r3
 8006900:	693a      	ldr	r2, [r7, #16]
 8006902:	4013      	ands	r3, r2
 8006904:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800690e:	2b00      	cmp	r3, #0
 8006910:	d003      	beq.n	800691a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8006912:	693a      	ldr	r2, [r7, #16]
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	4313      	orrs	r3, r2
 8006918:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800691a:	4a13      	ldr	r2, [pc, #76]	; (8006968 <HAL_GPIO_Init+0x320>)
 800691c:	693b      	ldr	r3, [r7, #16]
 800691e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	3301      	adds	r3, #1
 8006924:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	681a      	ldr	r2, [r3, #0]
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	fa22 f303 	lsr.w	r3, r2, r3
 8006930:	2b00      	cmp	r3, #0
 8006932:	f47f ae91 	bne.w	8006658 <HAL_GPIO_Init+0x10>
  }
}
 8006936:	bf00      	nop
 8006938:	371c      	adds	r7, #28
 800693a:	46bd      	mov	sp, r7
 800693c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006940:	4770      	bx	lr
 8006942:	bf00      	nop
 8006944:	40021000 	.word	0x40021000
 8006948:	40010000 	.word	0x40010000
 800694c:	48000400 	.word	0x48000400
 8006950:	48000800 	.word	0x48000800
 8006954:	48000c00 	.word	0x48000c00
 8006958:	48001000 	.word	0x48001000
 800695c:	48001400 	.word	0x48001400
 8006960:	48001800 	.word	0x48001800
 8006964:	48001c00 	.word	0x48001c00
 8006968:	40010400 	.word	0x40010400

0800696c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800696c:	b480      	push	{r7}
 800696e:	b087      	sub	sp, #28
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
 8006974:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006976:	2300      	movs	r3, #0
 8006978:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800697a:	e0c9      	b.n	8006b10 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800697c:	2201      	movs	r2, #1
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	fa02 f303 	lsl.w	r3, r2, r3
 8006984:	683a      	ldr	r2, [r7, #0]
 8006986:	4013      	ands	r3, r2
 8006988:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	2b00      	cmp	r3, #0
 800698e:	f000 80bc 	beq.w	8006b0a <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8006992:	4a66      	ldr	r2, [pc, #408]	; (8006b2c <HAL_GPIO_DeInit+0x1c0>)
 8006994:	697b      	ldr	r3, [r7, #20]
 8006996:	089b      	lsrs	r3, r3, #2
 8006998:	3302      	adds	r3, #2
 800699a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800699e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	f003 0303 	and.w	r3, r3, #3
 80069a6:	009b      	lsls	r3, r3, #2
 80069a8:	220f      	movs	r2, #15
 80069aa:	fa02 f303 	lsl.w	r3, r2, r3
 80069ae:	68fa      	ldr	r2, [r7, #12]
 80069b0:	4013      	ands	r3, r2
 80069b2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80069ba:	d02b      	beq.n	8006a14 <HAL_GPIO_DeInit+0xa8>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	4a5c      	ldr	r2, [pc, #368]	; (8006b30 <HAL_GPIO_DeInit+0x1c4>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d025      	beq.n	8006a10 <HAL_GPIO_DeInit+0xa4>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	4a5b      	ldr	r2, [pc, #364]	; (8006b34 <HAL_GPIO_DeInit+0x1c8>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d01f      	beq.n	8006a0c <HAL_GPIO_DeInit+0xa0>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	4a5a      	ldr	r2, [pc, #360]	; (8006b38 <HAL_GPIO_DeInit+0x1cc>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d019      	beq.n	8006a08 <HAL_GPIO_DeInit+0x9c>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	4a59      	ldr	r2, [pc, #356]	; (8006b3c <HAL_GPIO_DeInit+0x1d0>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d013      	beq.n	8006a04 <HAL_GPIO_DeInit+0x98>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	4a58      	ldr	r2, [pc, #352]	; (8006b40 <HAL_GPIO_DeInit+0x1d4>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d00d      	beq.n	8006a00 <HAL_GPIO_DeInit+0x94>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	4a57      	ldr	r2, [pc, #348]	; (8006b44 <HAL_GPIO_DeInit+0x1d8>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d007      	beq.n	80069fc <HAL_GPIO_DeInit+0x90>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	4a56      	ldr	r2, [pc, #344]	; (8006b48 <HAL_GPIO_DeInit+0x1dc>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d101      	bne.n	80069f8 <HAL_GPIO_DeInit+0x8c>
 80069f4:	2307      	movs	r3, #7
 80069f6:	e00e      	b.n	8006a16 <HAL_GPIO_DeInit+0xaa>
 80069f8:	2308      	movs	r3, #8
 80069fa:	e00c      	b.n	8006a16 <HAL_GPIO_DeInit+0xaa>
 80069fc:	2306      	movs	r3, #6
 80069fe:	e00a      	b.n	8006a16 <HAL_GPIO_DeInit+0xaa>
 8006a00:	2305      	movs	r3, #5
 8006a02:	e008      	b.n	8006a16 <HAL_GPIO_DeInit+0xaa>
 8006a04:	2304      	movs	r3, #4
 8006a06:	e006      	b.n	8006a16 <HAL_GPIO_DeInit+0xaa>
 8006a08:	2303      	movs	r3, #3
 8006a0a:	e004      	b.n	8006a16 <HAL_GPIO_DeInit+0xaa>
 8006a0c:	2302      	movs	r3, #2
 8006a0e:	e002      	b.n	8006a16 <HAL_GPIO_DeInit+0xaa>
 8006a10:	2301      	movs	r3, #1
 8006a12:	e000      	b.n	8006a16 <HAL_GPIO_DeInit+0xaa>
 8006a14:	2300      	movs	r3, #0
 8006a16:	697a      	ldr	r2, [r7, #20]
 8006a18:	f002 0203 	and.w	r2, r2, #3
 8006a1c:	0092      	lsls	r2, r2, #2
 8006a1e:	4093      	lsls	r3, r2
 8006a20:	68fa      	ldr	r2, [r7, #12]
 8006a22:	429a      	cmp	r2, r3
 8006a24:	d132      	bne.n	8006a8c <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8006a26:	4b49      	ldr	r3, [pc, #292]	; (8006b4c <HAL_GPIO_DeInit+0x1e0>)
 8006a28:	681a      	ldr	r2, [r3, #0]
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	43db      	mvns	r3, r3
 8006a2e:	4947      	ldr	r1, [pc, #284]	; (8006b4c <HAL_GPIO_DeInit+0x1e0>)
 8006a30:	4013      	ands	r3, r2
 8006a32:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8006a34:	4b45      	ldr	r3, [pc, #276]	; (8006b4c <HAL_GPIO_DeInit+0x1e0>)
 8006a36:	685a      	ldr	r2, [r3, #4]
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	43db      	mvns	r3, r3
 8006a3c:	4943      	ldr	r1, [pc, #268]	; (8006b4c <HAL_GPIO_DeInit+0x1e0>)
 8006a3e:	4013      	ands	r3, r2
 8006a40:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8006a42:	4b42      	ldr	r3, [pc, #264]	; (8006b4c <HAL_GPIO_DeInit+0x1e0>)
 8006a44:	689a      	ldr	r2, [r3, #8]
 8006a46:	693b      	ldr	r3, [r7, #16]
 8006a48:	43db      	mvns	r3, r3
 8006a4a:	4940      	ldr	r1, [pc, #256]	; (8006b4c <HAL_GPIO_DeInit+0x1e0>)
 8006a4c:	4013      	ands	r3, r2
 8006a4e:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8006a50:	4b3e      	ldr	r3, [pc, #248]	; (8006b4c <HAL_GPIO_DeInit+0x1e0>)
 8006a52:	68da      	ldr	r2, [r3, #12]
 8006a54:	693b      	ldr	r3, [r7, #16]
 8006a56:	43db      	mvns	r3, r3
 8006a58:	493c      	ldr	r1, [pc, #240]	; (8006b4c <HAL_GPIO_DeInit+0x1e0>)
 8006a5a:	4013      	ands	r3, r2
 8006a5c:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	f003 0303 	and.w	r3, r3, #3
 8006a64:	009b      	lsls	r3, r3, #2
 8006a66:	220f      	movs	r2, #15
 8006a68:	fa02 f303 	lsl.w	r3, r2, r3
 8006a6c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8006a6e:	4a2f      	ldr	r2, [pc, #188]	; (8006b2c <HAL_GPIO_DeInit+0x1c0>)
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	089b      	lsrs	r3, r3, #2
 8006a74:	3302      	adds	r3, #2
 8006a76:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	43da      	mvns	r2, r3
 8006a7e:	482b      	ldr	r0, [pc, #172]	; (8006b2c <HAL_GPIO_DeInit+0x1c0>)
 8006a80:	697b      	ldr	r3, [r7, #20]
 8006a82:	089b      	lsrs	r3, r3, #2
 8006a84:	400a      	ands	r2, r1
 8006a86:	3302      	adds	r3, #2
 8006a88:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681a      	ldr	r2, [r3, #0]
 8006a90:	697b      	ldr	r3, [r7, #20]
 8006a92:	005b      	lsls	r3, r3, #1
 8006a94:	2103      	movs	r1, #3
 8006a96:	fa01 f303 	lsl.w	r3, r1, r3
 8006a9a:	431a      	orrs	r2, r3
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	08da      	lsrs	r2, r3, #3
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	3208      	adds	r2, #8
 8006aa8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	f003 0307 	and.w	r3, r3, #7
 8006ab2:	009b      	lsls	r3, r3, #2
 8006ab4:	220f      	movs	r2, #15
 8006ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8006aba:	43db      	mvns	r3, r3
 8006abc:	697a      	ldr	r2, [r7, #20]
 8006abe:	08d2      	lsrs	r2, r2, #3
 8006ac0:	4019      	ands	r1, r3
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	3208      	adds	r2, #8
 8006ac6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	689a      	ldr	r2, [r3, #8]
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	005b      	lsls	r3, r3, #1
 8006ad2:	2103      	movs	r1, #3
 8006ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8006ad8:	43db      	mvns	r3, r3
 8006ada:	401a      	ands	r2, r3
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	685a      	ldr	r2, [r3, #4]
 8006ae4:	2101      	movs	r1, #1
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8006aec:	43db      	mvns	r3, r3
 8006aee:	401a      	ands	r2, r3
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	68da      	ldr	r2, [r3, #12]
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	005b      	lsls	r3, r3, #1
 8006afc:	2103      	movs	r1, #3
 8006afe:	fa01 f303 	lsl.w	r3, r1, r3
 8006b02:	43db      	mvns	r3, r3
 8006b04:	401a      	ands	r2, r3
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8006b0a:	697b      	ldr	r3, [r7, #20]
 8006b0c:	3301      	adds	r3, #1
 8006b0e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8006b10:	683a      	ldr	r2, [r7, #0]
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	fa22 f303 	lsr.w	r3, r2, r3
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	f47f af2f 	bne.w	800697c <HAL_GPIO_DeInit+0x10>
  }
}
 8006b1e:	bf00      	nop
 8006b20:	371c      	adds	r7, #28
 8006b22:	46bd      	mov	sp, r7
 8006b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b28:	4770      	bx	lr
 8006b2a:	bf00      	nop
 8006b2c:	40010000 	.word	0x40010000
 8006b30:	48000400 	.word	0x48000400
 8006b34:	48000800 	.word	0x48000800
 8006b38:	48000c00 	.word	0x48000c00
 8006b3c:	48001000 	.word	0x48001000
 8006b40:	48001400 	.word	0x48001400
 8006b44:	48001800 	.word	0x48001800
 8006b48:	48001c00 	.word	0x48001c00
 8006b4c:	40010400 	.word	0x40010400

08006b50 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b085      	sub	sp, #20
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
 8006b58:	460b      	mov	r3, r1
 8006b5a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	691a      	ldr	r2, [r3, #16]
 8006b60:	887b      	ldrh	r3, [r7, #2]
 8006b62:	4013      	ands	r3, r2
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d002      	beq.n	8006b6e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006b68:	2301      	movs	r3, #1
 8006b6a:	73fb      	strb	r3, [r7, #15]
 8006b6c:	e001      	b.n	8006b72 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006b6e:	2300      	movs	r3, #0
 8006b70:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006b72:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b74:	4618      	mov	r0, r3
 8006b76:	3714      	adds	r7, #20
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr

08006b80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006b80:	b480      	push	{r7}
 8006b82:	b083      	sub	sp, #12
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
 8006b88:	460b      	mov	r3, r1
 8006b8a:	807b      	strh	r3, [r7, #2]
 8006b8c:	4613      	mov	r3, r2
 8006b8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006b90:	787b      	ldrb	r3, [r7, #1]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d003      	beq.n	8006b9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006b96:	887a      	ldrh	r2, [r7, #2]
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006b9c:	e002      	b.n	8006ba4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006b9e:	887a      	ldrh	r2, [r7, #2]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006ba4:	bf00      	nop
 8006ba6:	370c      	adds	r7, #12
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr

08006bb0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b083      	sub	sp, #12
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
 8006bb8:	460b      	mov	r3, r1
 8006bba:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	695a      	ldr	r2, [r3, #20]
 8006bc0:	887b      	ldrh	r3, [r7, #2]
 8006bc2:	4013      	ands	r3, r2
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d003      	beq.n	8006bd0 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006bc8:	887a      	ldrh	r2, [r7, #2]
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8006bce:	e002      	b.n	8006bd6 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006bd0:	887a      	ldrh	r2, [r7, #2]
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	619a      	str	r2, [r3, #24]
}
 8006bd6:	bf00      	nop
 8006bd8:	370c      	adds	r7, #12
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be0:	4770      	bx	lr

08006be2 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006be2:	b580      	push	{r7, lr}
 8006be4:	b082      	sub	sp, #8
 8006be6:	af00      	add	r7, sp, #0
 8006be8:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d101      	bne.n	8006bf4 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	e081      	b.n	8006cf8 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006bfa:	b2db      	uxtb	r3, r3
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d106      	bne.n	8006c0e <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2200      	movs	r2, #0
 8006c04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006c08:	6878      	ldr	r0, [r7, #4]
 8006c0a:	f7fd fd81 	bl	8004710 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2224      	movs	r2, #36	; 0x24
 8006c12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f022 0201 	bic.w	r2, r2, #1
 8006c24:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	685a      	ldr	r2, [r3, #4]
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006c32:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	689a      	ldr	r2, [r3, #8]
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006c42:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	68db      	ldr	r3, [r3, #12]
 8006c48:	2b01      	cmp	r3, #1
 8006c4a:	d107      	bne.n	8006c5c <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	689a      	ldr	r2, [r3, #8]
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006c58:	609a      	str	r2, [r3, #8]
 8006c5a:	e006      	b.n	8006c6a <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	689a      	ldr	r2, [r3, #8]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006c68:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	68db      	ldr	r3, [r3, #12]
 8006c6e:	2b02      	cmp	r3, #2
 8006c70:	d104      	bne.n	8006c7c <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006c7a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	685b      	ldr	r3, [r3, #4]
 8006c82:	687a      	ldr	r2, [r7, #4]
 8006c84:	6812      	ldr	r2, [r2, #0]
 8006c86:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006c8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c8e:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	68da      	ldr	r2, [r3, #12]
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006c9e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	691a      	ldr	r2, [r3, #16]
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	695b      	ldr	r3, [r3, #20]
 8006ca8:	ea42 0103 	orr.w	r1, r2, r3
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	699b      	ldr	r3, [r3, #24]
 8006cb0:	021a      	lsls	r2, r3, #8
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	430a      	orrs	r2, r1
 8006cb8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	69d9      	ldr	r1, [r3, #28]
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6a1a      	ldr	r2, [r3, #32]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	430a      	orrs	r2, r1
 8006cc8:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f042 0201 	orr.w	r2, r2, #1
 8006cd8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2220      	movs	r2, #32
 8006ce4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2200      	movs	r2, #0
 8006cec:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006cf6:	2300      	movs	r3, #0
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	3708      	adds	r7, #8
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}

08006d00 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b088      	sub	sp, #32
 8006d04:	af02      	add	r7, sp, #8
 8006d06:	60f8      	str	r0, [r7, #12]
 8006d08:	607a      	str	r2, [r7, #4]
 8006d0a:	461a      	mov	r2, r3
 8006d0c:	460b      	mov	r3, r1
 8006d0e:	817b      	strh	r3, [r7, #10]
 8006d10:	4613      	mov	r3, r2
 8006d12:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d1a:	b2db      	uxtb	r3, r3
 8006d1c:	2b20      	cmp	r3, #32
 8006d1e:	f040 80da 	bne.w	8006ed6 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006d28:	2b01      	cmp	r3, #1
 8006d2a:	d101      	bne.n	8006d30 <HAL_I2C_Master_Transmit+0x30>
 8006d2c:	2302      	movs	r3, #2
 8006d2e:	e0d3      	b.n	8006ed8 <HAL_I2C_Master_Transmit+0x1d8>
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	2201      	movs	r2, #1
 8006d34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006d38:	f7fe fb42 	bl	80053c0 <HAL_GetTick>
 8006d3c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	9300      	str	r3, [sp, #0]
 8006d42:	2319      	movs	r3, #25
 8006d44:	2201      	movs	r2, #1
 8006d46:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006d4a:	68f8      	ldr	r0, [r7, #12]
 8006d4c:	f000 faed 	bl	800732a <I2C_WaitOnFlagUntilTimeout>
 8006d50:	4603      	mov	r3, r0
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d001      	beq.n	8006d5a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8006d56:	2301      	movs	r3, #1
 8006d58:	e0be      	b.n	8006ed8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2221      	movs	r2, #33	; 0x21
 8006d5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	2210      	movs	r2, #16
 8006d66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	687a      	ldr	r2, [r7, #4]
 8006d74:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	893a      	ldrh	r2, [r7, #8]
 8006d7a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d86:	b29b      	uxth	r3, r3
 8006d88:	2bff      	cmp	r3, #255	; 0xff
 8006d8a:	d90e      	bls.n	8006daa <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	22ff      	movs	r2, #255	; 0xff
 8006d90:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d96:	b2da      	uxtb	r2, r3
 8006d98:	8979      	ldrh	r1, [r7, #10]
 8006d9a:	4b51      	ldr	r3, [pc, #324]	; (8006ee0 <HAL_I2C_Master_Transmit+0x1e0>)
 8006d9c:	9300      	str	r3, [sp, #0]
 8006d9e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006da2:	68f8      	ldr	r0, [r7, #12]
 8006da4:	f000 fc50 	bl	8007648 <I2C_TransferConfig>
 8006da8:	e06c      	b.n	8006e84 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dae:	b29a      	uxth	r2, r3
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006db8:	b2da      	uxtb	r2, r3
 8006dba:	8979      	ldrh	r1, [r7, #10]
 8006dbc:	4b48      	ldr	r3, [pc, #288]	; (8006ee0 <HAL_I2C_Master_Transmit+0x1e0>)
 8006dbe:	9300      	str	r3, [sp, #0]
 8006dc0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006dc4:	68f8      	ldr	r0, [r7, #12]
 8006dc6:	f000 fc3f 	bl	8007648 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8006dca:	e05b      	b.n	8006e84 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006dcc:	697a      	ldr	r2, [r7, #20]
 8006dce:	6a39      	ldr	r1, [r7, #32]
 8006dd0:	68f8      	ldr	r0, [r7, #12]
 8006dd2:	f000 faea 	bl	80073aa <I2C_WaitOnTXISFlagUntilTimeout>
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d001      	beq.n	8006de0 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8006ddc:	2301      	movs	r3, #1
 8006dde:	e07b      	b.n	8006ed8 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006de4:	781a      	ldrb	r2, [r3, #0]
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006df0:	1c5a      	adds	r2, r3, #1
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dfa:	b29b      	uxth	r3, r3
 8006dfc:	3b01      	subs	r3, #1
 8006dfe:	b29a      	uxth	r2, r3
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e08:	3b01      	subs	r3, #1
 8006e0a:	b29a      	uxth	r2, r3
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e14:	b29b      	uxth	r3, r3
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d034      	beq.n	8006e84 <HAL_I2C_Master_Transmit+0x184>
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d130      	bne.n	8006e84 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006e22:	697b      	ldr	r3, [r7, #20]
 8006e24:	9300      	str	r3, [sp, #0]
 8006e26:	6a3b      	ldr	r3, [r7, #32]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	2180      	movs	r1, #128	; 0x80
 8006e2c:	68f8      	ldr	r0, [r7, #12]
 8006e2e:	f000 fa7c 	bl	800732a <I2C_WaitOnFlagUntilTimeout>
 8006e32:	4603      	mov	r3, r0
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d001      	beq.n	8006e3c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	e04d      	b.n	8006ed8 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e40:	b29b      	uxth	r3, r3
 8006e42:	2bff      	cmp	r3, #255	; 0xff
 8006e44:	d90e      	bls.n	8006e64 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	22ff      	movs	r2, #255	; 0xff
 8006e4a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e50:	b2da      	uxtb	r2, r3
 8006e52:	8979      	ldrh	r1, [r7, #10]
 8006e54:	2300      	movs	r3, #0
 8006e56:	9300      	str	r3, [sp, #0]
 8006e58:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006e5c:	68f8      	ldr	r0, [r7, #12]
 8006e5e:	f000 fbf3 	bl	8007648 <I2C_TransferConfig>
 8006e62:	e00f      	b.n	8006e84 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e68:	b29a      	uxth	r2, r3
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e72:	b2da      	uxtb	r2, r3
 8006e74:	8979      	ldrh	r1, [r7, #10]
 8006e76:	2300      	movs	r3, #0
 8006e78:	9300      	str	r3, [sp, #0]
 8006e7a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006e7e:	68f8      	ldr	r0, [r7, #12]
 8006e80:	f000 fbe2 	bl	8007648 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e88:	b29b      	uxth	r3, r3
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d19e      	bne.n	8006dcc <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e8e:	697a      	ldr	r2, [r7, #20]
 8006e90:	6a39      	ldr	r1, [r7, #32]
 8006e92:	68f8      	ldr	r0, [r7, #12]
 8006e94:	f000 fac9 	bl	800742a <I2C_WaitOnSTOPFlagUntilTimeout>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d001      	beq.n	8006ea2 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	e01a      	b.n	8006ed8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	2220      	movs	r2, #32
 8006ea8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	6859      	ldr	r1, [r3, #4]
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681a      	ldr	r2, [r3, #0]
 8006eb4:	4b0b      	ldr	r3, [pc, #44]	; (8006ee4 <HAL_I2C_Master_Transmit+0x1e4>)
 8006eb6:	400b      	ands	r3, r1
 8006eb8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	2220      	movs	r2, #32
 8006ebe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	e000      	b.n	8006ed8 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8006ed6:	2302      	movs	r3, #2
  }
}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	3718      	adds	r7, #24
 8006edc:	46bd      	mov	sp, r7
 8006ede:	bd80      	pop	{r7, pc}
 8006ee0:	80002000 	.word	0x80002000
 8006ee4:	fe00e800 	.word	0xfe00e800

08006ee8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b088      	sub	sp, #32
 8006eec:	af02      	add	r7, sp, #8
 8006eee:	60f8      	str	r0, [r7, #12]
 8006ef0:	607a      	str	r2, [r7, #4]
 8006ef2:	461a      	mov	r2, r3
 8006ef4:	460b      	mov	r3, r1
 8006ef6:	817b      	strh	r3, [r7, #10]
 8006ef8:	4613      	mov	r3, r2
 8006efa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f02:	b2db      	uxtb	r3, r3
 8006f04:	2b20      	cmp	r3, #32
 8006f06:	f040 80db 	bne.w	80070c0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	d101      	bne.n	8006f18 <HAL_I2C_Master_Receive+0x30>
 8006f14:	2302      	movs	r3, #2
 8006f16:	e0d4      	b.n	80070c2 <HAL_I2C_Master_Receive+0x1da>
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006f20:	f7fe fa4e 	bl	80053c0 <HAL_GetTick>
 8006f24:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006f26:	697b      	ldr	r3, [r7, #20]
 8006f28:	9300      	str	r3, [sp, #0]
 8006f2a:	2319      	movs	r3, #25
 8006f2c:	2201      	movs	r2, #1
 8006f2e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006f32:	68f8      	ldr	r0, [r7, #12]
 8006f34:	f000 f9f9 	bl	800732a <I2C_WaitOnFlagUntilTimeout>
 8006f38:	4603      	mov	r3, r0
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d001      	beq.n	8006f42 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8006f3e:	2301      	movs	r3, #1
 8006f40:	e0bf      	b.n	80070c2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	2222      	movs	r2, #34	; 0x22
 8006f46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2210      	movs	r2, #16
 8006f4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2200      	movs	r2, #0
 8006f56:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	687a      	ldr	r2, [r7, #4]
 8006f5c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	893a      	ldrh	r2, [r7, #8]
 8006f62:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	2200      	movs	r2, #0
 8006f68:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f6e:	b29b      	uxth	r3, r3
 8006f70:	2bff      	cmp	r3, #255	; 0xff
 8006f72:	d90e      	bls.n	8006f92 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	22ff      	movs	r2, #255	; 0xff
 8006f78:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f7e:	b2da      	uxtb	r2, r3
 8006f80:	8979      	ldrh	r1, [r7, #10]
 8006f82:	4b52      	ldr	r3, [pc, #328]	; (80070cc <HAL_I2C_Master_Receive+0x1e4>)
 8006f84:	9300      	str	r3, [sp, #0]
 8006f86:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006f8a:	68f8      	ldr	r0, [r7, #12]
 8006f8c:	f000 fb5c 	bl	8007648 <I2C_TransferConfig>
 8006f90:	e06d      	b.n	800706e <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f96:	b29a      	uxth	r2, r3
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fa0:	b2da      	uxtb	r2, r3
 8006fa2:	8979      	ldrh	r1, [r7, #10]
 8006fa4:	4b49      	ldr	r3, [pc, #292]	; (80070cc <HAL_I2C_Master_Receive+0x1e4>)
 8006fa6:	9300      	str	r3, [sp, #0]
 8006fa8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006fac:	68f8      	ldr	r0, [r7, #12]
 8006fae:	f000 fb4b 	bl	8007648 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8006fb2:	e05c      	b.n	800706e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006fb4:	697a      	ldr	r2, [r7, #20]
 8006fb6:	6a39      	ldr	r1, [r7, #32]
 8006fb8:	68f8      	ldr	r0, [r7, #12]
 8006fba:	f000 fa73 	bl	80074a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d001      	beq.n	8006fc8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	e07c      	b.n	80070c2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fd2:	b2d2      	uxtb	r2, r2
 8006fd4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fda:	1c5a      	adds	r2, r3, #1
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fe4:	3b01      	subs	r3, #1
 8006fe6:	b29a      	uxth	r2, r3
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ff0:	b29b      	uxth	r3, r3
 8006ff2:	3b01      	subs	r3, #1
 8006ff4:	b29a      	uxth	r2, r3
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ffe:	b29b      	uxth	r3, r3
 8007000:	2b00      	cmp	r3, #0
 8007002:	d034      	beq.n	800706e <HAL_I2C_Master_Receive+0x186>
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007008:	2b00      	cmp	r3, #0
 800700a:	d130      	bne.n	800706e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800700c:	697b      	ldr	r3, [r7, #20]
 800700e:	9300      	str	r3, [sp, #0]
 8007010:	6a3b      	ldr	r3, [r7, #32]
 8007012:	2200      	movs	r2, #0
 8007014:	2180      	movs	r1, #128	; 0x80
 8007016:	68f8      	ldr	r0, [r7, #12]
 8007018:	f000 f987 	bl	800732a <I2C_WaitOnFlagUntilTimeout>
 800701c:	4603      	mov	r3, r0
 800701e:	2b00      	cmp	r3, #0
 8007020:	d001      	beq.n	8007026 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8007022:	2301      	movs	r3, #1
 8007024:	e04d      	b.n	80070c2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800702a:	b29b      	uxth	r3, r3
 800702c:	2bff      	cmp	r3, #255	; 0xff
 800702e:	d90e      	bls.n	800704e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	22ff      	movs	r2, #255	; 0xff
 8007034:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800703a:	b2da      	uxtb	r2, r3
 800703c:	8979      	ldrh	r1, [r7, #10]
 800703e:	2300      	movs	r3, #0
 8007040:	9300      	str	r3, [sp, #0]
 8007042:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007046:	68f8      	ldr	r0, [r7, #12]
 8007048:	f000 fafe 	bl	8007648 <I2C_TransferConfig>
 800704c:	e00f      	b.n	800706e <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007052:	b29a      	uxth	r2, r3
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800705c:	b2da      	uxtb	r2, r3
 800705e:	8979      	ldrh	r1, [r7, #10]
 8007060:	2300      	movs	r3, #0
 8007062:	9300      	str	r3, [sp, #0]
 8007064:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007068:	68f8      	ldr	r0, [r7, #12]
 800706a:	f000 faed 	bl	8007648 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007072:	b29b      	uxth	r3, r3
 8007074:	2b00      	cmp	r3, #0
 8007076:	d19d      	bne.n	8006fb4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007078:	697a      	ldr	r2, [r7, #20]
 800707a:	6a39      	ldr	r1, [r7, #32]
 800707c:	68f8      	ldr	r0, [r7, #12]
 800707e:	f000 f9d4 	bl	800742a <I2C_WaitOnSTOPFlagUntilTimeout>
 8007082:	4603      	mov	r3, r0
 8007084:	2b00      	cmp	r3, #0
 8007086:	d001      	beq.n	800708c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8007088:	2301      	movs	r3, #1
 800708a:	e01a      	b.n	80070c2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	2220      	movs	r2, #32
 8007092:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	6859      	ldr	r1, [r3, #4]
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681a      	ldr	r2, [r3, #0]
 800709e:	4b0c      	ldr	r3, [pc, #48]	; (80070d0 <HAL_I2C_Master_Receive+0x1e8>)
 80070a0:	400b      	ands	r3, r1
 80070a2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	2220      	movs	r2, #32
 80070a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	2200      	movs	r2, #0
 80070b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	2200      	movs	r2, #0
 80070b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80070bc:	2300      	movs	r3, #0
 80070be:	e000      	b.n	80070c2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80070c0:	2302      	movs	r3, #2
  }
}
 80070c2:	4618      	mov	r0, r3
 80070c4:	3718      	adds	r7, #24
 80070c6:	46bd      	mov	sp, r7
 80070c8:	bd80      	pop	{r7, pc}
 80070ca:	bf00      	nop
 80070cc:	80002400 	.word	0x80002400
 80070d0:	fe00e800 	.word	0xfe00e800

080070d4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b08a      	sub	sp, #40	; 0x28
 80070d8:	af02      	add	r7, sp, #8
 80070da:	60f8      	str	r0, [r7, #12]
 80070dc:	607a      	str	r2, [r7, #4]
 80070de:	603b      	str	r3, [r7, #0]
 80070e0:	460b      	mov	r3, r1
 80070e2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80070e4:	2300      	movs	r3, #0
 80070e6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80070ee:	b2db      	uxtb	r3, r3
 80070f0:	2b20      	cmp	r3, #32
 80070f2:	f040 80f1 	bne.w	80072d8 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	699b      	ldr	r3, [r3, #24]
 80070fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007100:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007104:	d101      	bne.n	800710a <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8007106:	2302      	movs	r3, #2
 8007108:	e0e7      	b.n	80072da <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007110:	2b01      	cmp	r3, #1
 8007112:	d101      	bne.n	8007118 <HAL_I2C_IsDeviceReady+0x44>
 8007114:	2302      	movs	r3, #2
 8007116:	e0e0      	b.n	80072da <HAL_I2C_IsDeviceReady+0x206>
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2201      	movs	r2, #1
 800711c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	2224      	movs	r2, #36	; 0x24
 8007124:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2200      	movs	r2, #0
 800712c:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	68db      	ldr	r3, [r3, #12]
 8007132:	2b01      	cmp	r3, #1
 8007134:	d107      	bne.n	8007146 <HAL_I2C_IsDeviceReady+0x72>
 8007136:	897b      	ldrh	r3, [r7, #10]
 8007138:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800713c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007140:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007144:	e004      	b.n	8007150 <HAL_I2C_IsDeviceReady+0x7c>
 8007146:	897b      	ldrh	r3, [r7, #10]
 8007148:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800714c:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8007150:	68fa      	ldr	r2, [r7, #12]
 8007152:	6812      	ldr	r2, [r2, #0]
 8007154:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8007156:	f7fe f933 	bl	80053c0 <HAL_GetTick>
 800715a:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	699b      	ldr	r3, [r3, #24]
 8007162:	f003 0320 	and.w	r3, r3, #32
 8007166:	2b20      	cmp	r3, #32
 8007168:	bf0c      	ite	eq
 800716a:	2301      	moveq	r3, #1
 800716c:	2300      	movne	r3, #0
 800716e:	b2db      	uxtb	r3, r3
 8007170:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	699b      	ldr	r3, [r3, #24]
 8007178:	f003 0310 	and.w	r3, r3, #16
 800717c:	2b10      	cmp	r3, #16
 800717e:	bf0c      	ite	eq
 8007180:	2301      	moveq	r3, #1
 8007182:	2300      	movne	r3, #0
 8007184:	b2db      	uxtb	r3, r3
 8007186:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8007188:	e034      	b.n	80071f4 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007190:	d01a      	beq.n	80071c8 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007192:	f7fe f915 	bl	80053c0 <HAL_GetTick>
 8007196:	4602      	mov	r2, r0
 8007198:	69bb      	ldr	r3, [r7, #24]
 800719a:	1ad3      	subs	r3, r2, r3
 800719c:	683a      	ldr	r2, [r7, #0]
 800719e:	429a      	cmp	r2, r3
 80071a0:	d302      	bcc.n	80071a8 <HAL_I2C_IsDeviceReady+0xd4>
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d10f      	bne.n	80071c8 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	2220      	movs	r2, #32
 80071ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071b4:	f043 0220 	orr.w	r2, r3, #32
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	2200      	movs	r2, #0
 80071c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 80071c4:	2301      	movs	r3, #1
 80071c6:	e088      	b.n	80072da <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	699b      	ldr	r3, [r3, #24]
 80071ce:	f003 0320 	and.w	r3, r3, #32
 80071d2:	2b20      	cmp	r3, #32
 80071d4:	bf0c      	ite	eq
 80071d6:	2301      	moveq	r3, #1
 80071d8:	2300      	movne	r3, #0
 80071da:	b2db      	uxtb	r3, r3
 80071dc:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	699b      	ldr	r3, [r3, #24]
 80071e4:	f003 0310 	and.w	r3, r3, #16
 80071e8:	2b10      	cmp	r3, #16
 80071ea:	bf0c      	ite	eq
 80071ec:	2301      	moveq	r3, #1
 80071ee:	2300      	movne	r3, #0
 80071f0:	b2db      	uxtb	r3, r3
 80071f2:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80071f4:	7ffb      	ldrb	r3, [r7, #31]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d102      	bne.n	8007200 <HAL_I2C_IsDeviceReady+0x12c>
 80071fa:	7fbb      	ldrb	r3, [r7, #30]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d0c4      	beq.n	800718a <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	699b      	ldr	r3, [r3, #24]
 8007206:	f003 0310 	and.w	r3, r3, #16
 800720a:	2b10      	cmp	r3, #16
 800720c:	d01a      	beq.n	8007244 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800720e:	69bb      	ldr	r3, [r7, #24]
 8007210:	9300      	str	r3, [sp, #0]
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	2200      	movs	r2, #0
 8007216:	2120      	movs	r1, #32
 8007218:	68f8      	ldr	r0, [r7, #12]
 800721a:	f000 f886 	bl	800732a <I2C_WaitOnFlagUntilTimeout>
 800721e:	4603      	mov	r3, r0
 8007220:	2b00      	cmp	r3, #0
 8007222:	d001      	beq.n	8007228 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8007224:	2301      	movs	r3, #1
 8007226:	e058      	b.n	80072da <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	2220      	movs	r2, #32
 800722e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2220      	movs	r2, #32
 8007234:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	2200      	movs	r2, #0
 800723c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8007240:	2300      	movs	r3, #0
 8007242:	e04a      	b.n	80072da <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8007244:	69bb      	ldr	r3, [r7, #24]
 8007246:	9300      	str	r3, [sp, #0]
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	2200      	movs	r2, #0
 800724c:	2120      	movs	r1, #32
 800724e:	68f8      	ldr	r0, [r7, #12]
 8007250:	f000 f86b 	bl	800732a <I2C_WaitOnFlagUntilTimeout>
 8007254:	4603      	mov	r3, r0
 8007256:	2b00      	cmp	r3, #0
 8007258:	d001      	beq.n	800725e <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	e03d      	b.n	80072da <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	2210      	movs	r2, #16
 8007264:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	2220      	movs	r2, #32
 800726c:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 800726e:	697b      	ldr	r3, [r7, #20]
 8007270:	687a      	ldr	r2, [r7, #4]
 8007272:	429a      	cmp	r2, r3
 8007274:	d118      	bne.n	80072a8 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	685a      	ldr	r2, [r3, #4]
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007284:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8007286:	69bb      	ldr	r3, [r7, #24]
 8007288:	9300      	str	r3, [sp, #0]
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	2200      	movs	r2, #0
 800728e:	2120      	movs	r1, #32
 8007290:	68f8      	ldr	r0, [r7, #12]
 8007292:	f000 f84a 	bl	800732a <I2C_WaitOnFlagUntilTimeout>
 8007296:	4603      	mov	r3, r0
 8007298:	2b00      	cmp	r3, #0
 800729a:	d001      	beq.n	80072a0 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 800729c:	2301      	movs	r3, #1
 800729e:	e01c      	b.n	80072da <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	2220      	movs	r2, #32
 80072a6:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80072a8:	697b      	ldr	r3, [r7, #20]
 80072aa:	3301      	adds	r3, #1
 80072ac:	617b      	str	r3, [r7, #20]
    }
    while (I2C_Trials < Trials);
 80072ae:	697b      	ldr	r3, [r7, #20]
 80072b0:	687a      	ldr	r2, [r7, #4]
 80072b2:	429a      	cmp	r2, r3
 80072b4:	f63f af3b 	bhi.w	800712e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	2220      	movs	r2, #32
 80072bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072c4:	f043 0220 	orr.w	r2, r3, #32
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2200      	movs	r2, #0
 80072d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80072d4:	2301      	movs	r3, #1
 80072d6:	e000      	b.n	80072da <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 80072d8:	2302      	movs	r3, #2
  }
}
 80072da:	4618      	mov	r0, r3
 80072dc:	3720      	adds	r7, #32
 80072de:	46bd      	mov	sp, r7
 80072e0:	bd80      	pop	{r7, pc}

080072e2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80072e2:	b480      	push	{r7}
 80072e4:	b083      	sub	sp, #12
 80072e6:	af00      	add	r7, sp, #0
 80072e8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	699b      	ldr	r3, [r3, #24]
 80072f0:	f003 0302 	and.w	r3, r3, #2
 80072f4:	2b02      	cmp	r3, #2
 80072f6:	d103      	bne.n	8007300 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	2200      	movs	r2, #0
 80072fe:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	699b      	ldr	r3, [r3, #24]
 8007306:	f003 0301 	and.w	r3, r3, #1
 800730a:	2b01      	cmp	r3, #1
 800730c:	d007      	beq.n	800731e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	699a      	ldr	r2, [r3, #24]
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f042 0201 	orr.w	r2, r2, #1
 800731c:	619a      	str	r2, [r3, #24]
  }
}
 800731e:	bf00      	nop
 8007320:	370c      	adds	r7, #12
 8007322:	46bd      	mov	sp, r7
 8007324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007328:	4770      	bx	lr

0800732a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800732a:	b580      	push	{r7, lr}
 800732c:	b084      	sub	sp, #16
 800732e:	af00      	add	r7, sp, #0
 8007330:	60f8      	str	r0, [r7, #12]
 8007332:	60b9      	str	r1, [r7, #8]
 8007334:	603b      	str	r3, [r7, #0]
 8007336:	4613      	mov	r3, r2
 8007338:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800733a:	e022      	b.n	8007382 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007342:	d01e      	beq.n	8007382 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007344:	f7fe f83c 	bl	80053c0 <HAL_GetTick>
 8007348:	4602      	mov	r2, r0
 800734a:	69bb      	ldr	r3, [r7, #24]
 800734c:	1ad3      	subs	r3, r2, r3
 800734e:	683a      	ldr	r2, [r7, #0]
 8007350:	429a      	cmp	r2, r3
 8007352:	d302      	bcc.n	800735a <I2C_WaitOnFlagUntilTimeout+0x30>
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d113      	bne.n	8007382 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800735e:	f043 0220 	orr.w	r2, r3, #32
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	2220      	movs	r2, #32
 800736a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	2200      	movs	r2, #0
 8007372:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	2200      	movs	r2, #0
 800737a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800737e:	2301      	movs	r3, #1
 8007380:	e00f      	b.n	80073a2 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	699a      	ldr	r2, [r3, #24]
 8007388:	68bb      	ldr	r3, [r7, #8]
 800738a:	4013      	ands	r3, r2
 800738c:	68ba      	ldr	r2, [r7, #8]
 800738e:	429a      	cmp	r2, r3
 8007390:	bf0c      	ite	eq
 8007392:	2301      	moveq	r3, #1
 8007394:	2300      	movne	r3, #0
 8007396:	b2db      	uxtb	r3, r3
 8007398:	461a      	mov	r2, r3
 800739a:	79fb      	ldrb	r3, [r7, #7]
 800739c:	429a      	cmp	r2, r3
 800739e:	d0cd      	beq.n	800733c <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80073a0:	2300      	movs	r3, #0
}
 80073a2:	4618      	mov	r0, r3
 80073a4:	3710      	adds	r7, #16
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}

080073aa <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80073aa:	b580      	push	{r7, lr}
 80073ac:	b084      	sub	sp, #16
 80073ae:	af00      	add	r7, sp, #0
 80073b0:	60f8      	str	r0, [r7, #12]
 80073b2:	60b9      	str	r1, [r7, #8]
 80073b4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80073b6:	e02c      	b.n	8007412 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80073b8:	687a      	ldr	r2, [r7, #4]
 80073ba:	68b9      	ldr	r1, [r7, #8]
 80073bc:	68f8      	ldr	r0, [r7, #12]
 80073be:	f000 f8dd 	bl	800757c <I2C_IsAcknowledgeFailed>
 80073c2:	4603      	mov	r3, r0
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d001      	beq.n	80073cc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80073c8:	2301      	movs	r3, #1
 80073ca:	e02a      	b.n	8007422 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80073d2:	d01e      	beq.n	8007412 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073d4:	f7fd fff4 	bl	80053c0 <HAL_GetTick>
 80073d8:	4602      	mov	r2, r0
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	1ad3      	subs	r3, r2, r3
 80073de:	68ba      	ldr	r2, [r7, #8]
 80073e0:	429a      	cmp	r2, r3
 80073e2:	d302      	bcc.n	80073ea <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d113      	bne.n	8007412 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073ee:	f043 0220 	orr.w	r2, r3, #32
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	2220      	movs	r2, #32
 80073fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	2200      	movs	r2, #0
 8007402:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	2200      	movs	r2, #0
 800740a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800740e:	2301      	movs	r3, #1
 8007410:	e007      	b.n	8007422 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	699b      	ldr	r3, [r3, #24]
 8007418:	f003 0302 	and.w	r3, r3, #2
 800741c:	2b02      	cmp	r3, #2
 800741e:	d1cb      	bne.n	80073b8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007420:	2300      	movs	r3, #0
}
 8007422:	4618      	mov	r0, r3
 8007424:	3710      	adds	r7, #16
 8007426:	46bd      	mov	sp, r7
 8007428:	bd80      	pop	{r7, pc}

0800742a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800742a:	b580      	push	{r7, lr}
 800742c:	b084      	sub	sp, #16
 800742e:	af00      	add	r7, sp, #0
 8007430:	60f8      	str	r0, [r7, #12]
 8007432:	60b9      	str	r1, [r7, #8]
 8007434:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007436:	e028      	b.n	800748a <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8007438:	687a      	ldr	r2, [r7, #4]
 800743a:	68b9      	ldr	r1, [r7, #8]
 800743c:	68f8      	ldr	r0, [r7, #12]
 800743e:	f000 f89d 	bl	800757c <I2C_IsAcknowledgeFailed>
 8007442:	4603      	mov	r3, r0
 8007444:	2b00      	cmp	r3, #0
 8007446:	d001      	beq.n	800744c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007448:	2301      	movs	r3, #1
 800744a:	e026      	b.n	800749a <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800744c:	f7fd ffb8 	bl	80053c0 <HAL_GetTick>
 8007450:	4602      	mov	r2, r0
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	1ad3      	subs	r3, r2, r3
 8007456:	68ba      	ldr	r2, [r7, #8]
 8007458:	429a      	cmp	r2, r3
 800745a:	d302      	bcc.n	8007462 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d113      	bne.n	800748a <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007466:	f043 0220 	orr.w	r2, r3, #32
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	2220      	movs	r2, #32
 8007472:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	2200      	movs	r2, #0
 800747a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	2200      	movs	r2, #0
 8007482:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007486:	2301      	movs	r3, #1
 8007488:	e007      	b.n	800749a <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	699b      	ldr	r3, [r3, #24]
 8007490:	f003 0320 	and.w	r3, r3, #32
 8007494:	2b20      	cmp	r3, #32
 8007496:	d1cf      	bne.n	8007438 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007498:	2300      	movs	r3, #0
}
 800749a:	4618      	mov	r0, r3
 800749c:	3710      	adds	r7, #16
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}
	...

080074a4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b084      	sub	sp, #16
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	60f8      	str	r0, [r7, #12]
 80074ac:	60b9      	str	r1, [r7, #8]
 80074ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80074b0:	e055      	b.n	800755e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80074b2:	687a      	ldr	r2, [r7, #4]
 80074b4:	68b9      	ldr	r1, [r7, #8]
 80074b6:	68f8      	ldr	r0, [r7, #12]
 80074b8:	f000 f860 	bl	800757c <I2C_IsAcknowledgeFailed>
 80074bc:	4603      	mov	r3, r0
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d001      	beq.n	80074c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80074c2:	2301      	movs	r3, #1
 80074c4:	e053      	b.n	800756e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	699b      	ldr	r3, [r3, #24]
 80074cc:	f003 0320 	and.w	r3, r3, #32
 80074d0:	2b20      	cmp	r3, #32
 80074d2:	d129      	bne.n	8007528 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	699b      	ldr	r3, [r3, #24]
 80074da:	f003 0304 	and.w	r3, r3, #4
 80074de:	2b04      	cmp	r3, #4
 80074e0:	d105      	bne.n	80074ee <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d001      	beq.n	80074ee <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80074ea:	2300      	movs	r3, #0
 80074ec:	e03f      	b.n	800756e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	2220      	movs	r2, #32
 80074f4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	6859      	ldr	r1, [r3, #4]
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681a      	ldr	r2, [r3, #0]
 8007500:	4b1d      	ldr	r3, [pc, #116]	; (8007578 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8007502:	400b      	ands	r3, r1
 8007504:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	2200      	movs	r2, #0
 800750a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	2220      	movs	r2, #32
 8007510:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	2200      	movs	r2, #0
 8007518:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	2200      	movs	r2, #0
 8007520:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8007524:	2301      	movs	r3, #1
 8007526:	e022      	b.n	800756e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007528:	f7fd ff4a 	bl	80053c0 <HAL_GetTick>
 800752c:	4602      	mov	r2, r0
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	1ad3      	subs	r3, r2, r3
 8007532:	68ba      	ldr	r2, [r7, #8]
 8007534:	429a      	cmp	r2, r3
 8007536:	d302      	bcc.n	800753e <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d10f      	bne.n	800755e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007542:	f043 0220 	orr.w	r2, r3, #32
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	2220      	movs	r2, #32
 800754e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2200      	movs	r2, #0
 8007556:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800755a:	2301      	movs	r3, #1
 800755c:	e007      	b.n	800756e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	699b      	ldr	r3, [r3, #24]
 8007564:	f003 0304 	and.w	r3, r3, #4
 8007568:	2b04      	cmp	r3, #4
 800756a:	d1a2      	bne.n	80074b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800756c:	2300      	movs	r3, #0
}
 800756e:	4618      	mov	r0, r3
 8007570:	3710      	adds	r7, #16
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
 8007576:	bf00      	nop
 8007578:	fe00e800 	.word	0xfe00e800

0800757c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b084      	sub	sp, #16
 8007580:	af00      	add	r7, sp, #0
 8007582:	60f8      	str	r0, [r7, #12]
 8007584:	60b9      	str	r1, [r7, #8]
 8007586:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	699b      	ldr	r3, [r3, #24]
 800758e:	f003 0310 	and.w	r3, r3, #16
 8007592:	2b10      	cmp	r3, #16
 8007594:	d151      	bne.n	800763a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007596:	e022      	b.n	80075de <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007598:	68bb      	ldr	r3, [r7, #8]
 800759a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800759e:	d01e      	beq.n	80075de <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075a0:	f7fd ff0e 	bl	80053c0 <HAL_GetTick>
 80075a4:	4602      	mov	r2, r0
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	1ad3      	subs	r3, r2, r3
 80075aa:	68ba      	ldr	r2, [r7, #8]
 80075ac:	429a      	cmp	r2, r3
 80075ae:	d302      	bcc.n	80075b6 <I2C_IsAcknowledgeFailed+0x3a>
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d113      	bne.n	80075de <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075ba:	f043 0220 	orr.w	r2, r3, #32
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	2220      	movs	r2, #32
 80075c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	2200      	movs	r2, #0
 80075ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2200      	movs	r2, #0
 80075d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80075da:	2301      	movs	r3, #1
 80075dc:	e02e      	b.n	800763c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	699b      	ldr	r3, [r3, #24]
 80075e4:	f003 0320 	and.w	r3, r3, #32
 80075e8:	2b20      	cmp	r3, #32
 80075ea:	d1d5      	bne.n	8007598 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	2210      	movs	r2, #16
 80075f2:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	2220      	movs	r2, #32
 80075fa:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80075fc:	68f8      	ldr	r0, [r7, #12]
 80075fe:	f7ff fe70 	bl	80072e2 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	6859      	ldr	r1, [r3, #4]
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681a      	ldr	r2, [r3, #0]
 800760c:	4b0d      	ldr	r3, [pc, #52]	; (8007644 <I2C_IsAcknowledgeFailed+0xc8>)
 800760e:	400b      	ands	r3, r1
 8007610:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007616:	f043 0204 	orr.w	r2, r3, #4
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	2220      	movs	r2, #32
 8007622:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	2200      	movs	r2, #0
 800762a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	2200      	movs	r2, #0
 8007632:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8007636:	2301      	movs	r3, #1
 8007638:	e000      	b.n	800763c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800763a:	2300      	movs	r3, #0
}
 800763c:	4618      	mov	r0, r3
 800763e:	3710      	adds	r7, #16
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}
 8007644:	fe00e800 	.word	0xfe00e800

08007648 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8007648:	b480      	push	{r7}
 800764a:	b085      	sub	sp, #20
 800764c:	af00      	add	r7, sp, #0
 800764e:	60f8      	str	r0, [r7, #12]
 8007650:	607b      	str	r3, [r7, #4]
 8007652:	460b      	mov	r3, r1
 8007654:	817b      	strh	r3, [r7, #10]
 8007656:	4613      	mov	r3, r2
 8007658:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	685a      	ldr	r2, [r3, #4]
 8007660:	69bb      	ldr	r3, [r7, #24]
 8007662:	0d5b      	lsrs	r3, r3, #21
 8007664:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8007668:	4b0d      	ldr	r3, [pc, #52]	; (80076a0 <I2C_TransferConfig+0x58>)
 800766a:	430b      	orrs	r3, r1
 800766c:	43db      	mvns	r3, r3
 800766e:	ea02 0103 	and.w	r1, r2, r3
 8007672:	897b      	ldrh	r3, [r7, #10]
 8007674:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007678:	7a7b      	ldrb	r3, [r7, #9]
 800767a:	041b      	lsls	r3, r3, #16
 800767c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007680:	431a      	orrs	r2, r3
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	431a      	orrs	r2, r3
 8007686:	69bb      	ldr	r3, [r7, #24]
 8007688:	431a      	orrs	r2, r3
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	430a      	orrs	r2, r1
 8007690:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8007692:	bf00      	nop
 8007694:	3714      	adds	r7, #20
 8007696:	46bd      	mov	sp, r7
 8007698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769c:	4770      	bx	lr
 800769e:	bf00      	nop
 80076a0:	03ff63ff 	.word	0x03ff63ff

080076a4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80076a4:	b480      	push	{r7}
 80076a6:	b083      	sub	sp, #12
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
 80076ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80076b4:	b2db      	uxtb	r3, r3
 80076b6:	2b20      	cmp	r3, #32
 80076b8:	d138      	bne.n	800772c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80076c0:	2b01      	cmp	r3, #1
 80076c2:	d101      	bne.n	80076c8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80076c4:	2302      	movs	r3, #2
 80076c6:	e032      	b.n	800772e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2201      	movs	r2, #1
 80076cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2224      	movs	r2, #36	; 0x24
 80076d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	681a      	ldr	r2, [r3, #0]
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f022 0201 	bic.w	r2, r2, #1
 80076e6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	681a      	ldr	r2, [r3, #0]
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80076f6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	6819      	ldr	r1, [r3, #0]
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	683a      	ldr	r2, [r7, #0]
 8007704:	430a      	orrs	r2, r1
 8007706:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	681a      	ldr	r2, [r3, #0]
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f042 0201 	orr.w	r2, r2, #1
 8007716:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2220      	movs	r2, #32
 800771c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2200      	movs	r2, #0
 8007724:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007728:	2300      	movs	r3, #0
 800772a:	e000      	b.n	800772e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800772c:	2302      	movs	r3, #2
  }
}
 800772e:	4618      	mov	r0, r3
 8007730:	370c      	adds	r7, #12
 8007732:	46bd      	mov	sp, r7
 8007734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007738:	4770      	bx	lr

0800773a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800773a:	b480      	push	{r7}
 800773c:	b085      	sub	sp, #20
 800773e:	af00      	add	r7, sp, #0
 8007740:	6078      	str	r0, [r7, #4]
 8007742:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800774a:	b2db      	uxtb	r3, r3
 800774c:	2b20      	cmp	r3, #32
 800774e:	d139      	bne.n	80077c4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007756:	2b01      	cmp	r3, #1
 8007758:	d101      	bne.n	800775e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800775a:	2302      	movs	r3, #2
 800775c:	e033      	b.n	80077c6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2201      	movs	r2, #1
 8007762:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2224      	movs	r2, #36	; 0x24
 800776a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	681a      	ldr	r2, [r3, #0]
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f022 0201 	bic.w	r2, r2, #1
 800777c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800778c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	021b      	lsls	r3, r3, #8
 8007792:	68fa      	ldr	r2, [r7, #12]
 8007794:	4313      	orrs	r3, r2
 8007796:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	68fa      	ldr	r2, [r7, #12]
 800779e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	681a      	ldr	r2, [r3, #0]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f042 0201 	orr.w	r2, r2, #1
 80077ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2220      	movs	r2, #32
 80077b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2200      	movs	r2, #0
 80077bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80077c0:	2300      	movs	r3, #0
 80077c2:	e000      	b.n	80077c6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80077c4:	2302      	movs	r3, #2
  }
}
 80077c6:	4618      	mov	r0, r3
 80077c8:	3714      	adds	r7, #20
 80077ca:	46bd      	mov	sp, r7
 80077cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d0:	4770      	bx	lr

080077d2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80077d2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80077d4:	b08f      	sub	sp, #60	; 0x3c
 80077d6:	af0a      	add	r7, sp, #40	; 0x28
 80077d8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d101      	bne.n	80077e4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80077e0:	2301      	movs	r3, #1
 80077e2:	e116      	b.n	8007a12 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80077f0:	b2db      	uxtb	r3, r3
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d106      	bne.n	8007804 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2200      	movs	r2, #0
 80077fa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80077fe:	6878      	ldr	r0, [r7, #4]
 8007800:	f00c fd1a 	bl	8014238 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2203      	movs	r2, #3
 8007808:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007810:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007814:	2b00      	cmp	r3, #0
 8007816:	d102      	bne.n	800781e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2200      	movs	r2, #0
 800781c:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	4618      	mov	r0, r3
 8007824:	f006 fd19 	bl	800e25a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	603b      	str	r3, [r7, #0]
 800782e:	687e      	ldr	r6, [r7, #4]
 8007830:	466d      	mov	r5, sp
 8007832:	f106 0410 	add.w	r4, r6, #16
 8007836:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007838:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800783a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800783c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800783e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007842:	e885 0003 	stmia.w	r5, {r0, r1}
 8007846:	1d33      	adds	r3, r6, #4
 8007848:	cb0e      	ldmia	r3, {r1, r2, r3}
 800784a:	6838      	ldr	r0, [r7, #0]
 800784c:	f006 fc06 	bl	800e05c <USB_CoreInit>
 8007850:	4603      	mov	r3, r0
 8007852:	2b00      	cmp	r3, #0
 8007854:	d005      	beq.n	8007862 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2202      	movs	r2, #2
 800785a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800785e:	2301      	movs	r3, #1
 8007860:	e0d7      	b.n	8007a12 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	2100      	movs	r1, #0
 8007868:	4618      	mov	r0, r3
 800786a:	f006 fd07 	bl	800e27c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800786e:	2300      	movs	r3, #0
 8007870:	73fb      	strb	r3, [r7, #15]
 8007872:	e04a      	b.n	800790a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007874:	7bfa      	ldrb	r2, [r7, #15]
 8007876:	6879      	ldr	r1, [r7, #4]
 8007878:	4613      	mov	r3, r2
 800787a:	00db      	lsls	r3, r3, #3
 800787c:	1a9b      	subs	r3, r3, r2
 800787e:	009b      	lsls	r3, r3, #2
 8007880:	440b      	add	r3, r1
 8007882:	333d      	adds	r3, #61	; 0x3d
 8007884:	2201      	movs	r2, #1
 8007886:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007888:	7bfa      	ldrb	r2, [r7, #15]
 800788a:	6879      	ldr	r1, [r7, #4]
 800788c:	4613      	mov	r3, r2
 800788e:	00db      	lsls	r3, r3, #3
 8007890:	1a9b      	subs	r3, r3, r2
 8007892:	009b      	lsls	r3, r3, #2
 8007894:	440b      	add	r3, r1
 8007896:	333c      	adds	r3, #60	; 0x3c
 8007898:	7bfa      	ldrb	r2, [r7, #15]
 800789a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800789c:	7bfa      	ldrb	r2, [r7, #15]
 800789e:	7bfb      	ldrb	r3, [r7, #15]
 80078a0:	b298      	uxth	r0, r3
 80078a2:	6879      	ldr	r1, [r7, #4]
 80078a4:	4613      	mov	r3, r2
 80078a6:	00db      	lsls	r3, r3, #3
 80078a8:	1a9b      	subs	r3, r3, r2
 80078aa:	009b      	lsls	r3, r3, #2
 80078ac:	440b      	add	r3, r1
 80078ae:	3342      	adds	r3, #66	; 0x42
 80078b0:	4602      	mov	r2, r0
 80078b2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80078b4:	7bfa      	ldrb	r2, [r7, #15]
 80078b6:	6879      	ldr	r1, [r7, #4]
 80078b8:	4613      	mov	r3, r2
 80078ba:	00db      	lsls	r3, r3, #3
 80078bc:	1a9b      	subs	r3, r3, r2
 80078be:	009b      	lsls	r3, r3, #2
 80078c0:	440b      	add	r3, r1
 80078c2:	333f      	adds	r3, #63	; 0x3f
 80078c4:	2200      	movs	r2, #0
 80078c6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80078c8:	7bfa      	ldrb	r2, [r7, #15]
 80078ca:	6879      	ldr	r1, [r7, #4]
 80078cc:	4613      	mov	r3, r2
 80078ce:	00db      	lsls	r3, r3, #3
 80078d0:	1a9b      	subs	r3, r3, r2
 80078d2:	009b      	lsls	r3, r3, #2
 80078d4:	440b      	add	r3, r1
 80078d6:	3344      	adds	r3, #68	; 0x44
 80078d8:	2200      	movs	r2, #0
 80078da:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80078dc:	7bfa      	ldrb	r2, [r7, #15]
 80078de:	6879      	ldr	r1, [r7, #4]
 80078e0:	4613      	mov	r3, r2
 80078e2:	00db      	lsls	r3, r3, #3
 80078e4:	1a9b      	subs	r3, r3, r2
 80078e6:	009b      	lsls	r3, r3, #2
 80078e8:	440b      	add	r3, r1
 80078ea:	3348      	adds	r3, #72	; 0x48
 80078ec:	2200      	movs	r2, #0
 80078ee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80078f0:	7bfa      	ldrb	r2, [r7, #15]
 80078f2:	6879      	ldr	r1, [r7, #4]
 80078f4:	4613      	mov	r3, r2
 80078f6:	00db      	lsls	r3, r3, #3
 80078f8:	1a9b      	subs	r3, r3, r2
 80078fa:	009b      	lsls	r3, r3, #2
 80078fc:	440b      	add	r3, r1
 80078fe:	3350      	adds	r3, #80	; 0x50
 8007900:	2200      	movs	r2, #0
 8007902:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007904:	7bfb      	ldrb	r3, [r7, #15]
 8007906:	3301      	adds	r3, #1
 8007908:	73fb      	strb	r3, [r7, #15]
 800790a:	7bfa      	ldrb	r2, [r7, #15]
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	685b      	ldr	r3, [r3, #4]
 8007910:	429a      	cmp	r2, r3
 8007912:	d3af      	bcc.n	8007874 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007914:	2300      	movs	r3, #0
 8007916:	73fb      	strb	r3, [r7, #15]
 8007918:	e044      	b.n	80079a4 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800791a:	7bfa      	ldrb	r2, [r7, #15]
 800791c:	6879      	ldr	r1, [r7, #4]
 800791e:	4613      	mov	r3, r2
 8007920:	00db      	lsls	r3, r3, #3
 8007922:	1a9b      	subs	r3, r3, r2
 8007924:	009b      	lsls	r3, r3, #2
 8007926:	440b      	add	r3, r1
 8007928:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800792c:	2200      	movs	r2, #0
 800792e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007930:	7bfa      	ldrb	r2, [r7, #15]
 8007932:	6879      	ldr	r1, [r7, #4]
 8007934:	4613      	mov	r3, r2
 8007936:	00db      	lsls	r3, r3, #3
 8007938:	1a9b      	subs	r3, r3, r2
 800793a:	009b      	lsls	r3, r3, #2
 800793c:	440b      	add	r3, r1
 800793e:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8007942:	7bfa      	ldrb	r2, [r7, #15]
 8007944:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007946:	7bfa      	ldrb	r2, [r7, #15]
 8007948:	6879      	ldr	r1, [r7, #4]
 800794a:	4613      	mov	r3, r2
 800794c:	00db      	lsls	r3, r3, #3
 800794e:	1a9b      	subs	r3, r3, r2
 8007950:	009b      	lsls	r3, r3, #2
 8007952:	440b      	add	r3, r1
 8007954:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8007958:	2200      	movs	r2, #0
 800795a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800795c:	7bfa      	ldrb	r2, [r7, #15]
 800795e:	6879      	ldr	r1, [r7, #4]
 8007960:	4613      	mov	r3, r2
 8007962:	00db      	lsls	r3, r3, #3
 8007964:	1a9b      	subs	r3, r3, r2
 8007966:	009b      	lsls	r3, r3, #2
 8007968:	440b      	add	r3, r1
 800796a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800796e:	2200      	movs	r2, #0
 8007970:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007972:	7bfa      	ldrb	r2, [r7, #15]
 8007974:	6879      	ldr	r1, [r7, #4]
 8007976:	4613      	mov	r3, r2
 8007978:	00db      	lsls	r3, r3, #3
 800797a:	1a9b      	subs	r3, r3, r2
 800797c:	009b      	lsls	r3, r3, #2
 800797e:	440b      	add	r3, r1
 8007980:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8007984:	2200      	movs	r2, #0
 8007986:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007988:	7bfa      	ldrb	r2, [r7, #15]
 800798a:	6879      	ldr	r1, [r7, #4]
 800798c:	4613      	mov	r3, r2
 800798e:	00db      	lsls	r3, r3, #3
 8007990:	1a9b      	subs	r3, r3, r2
 8007992:	009b      	lsls	r3, r3, #2
 8007994:	440b      	add	r3, r1
 8007996:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800799a:	2200      	movs	r2, #0
 800799c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800799e:	7bfb      	ldrb	r3, [r7, #15]
 80079a0:	3301      	adds	r3, #1
 80079a2:	73fb      	strb	r3, [r7, #15]
 80079a4:	7bfa      	ldrb	r2, [r7, #15]
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	685b      	ldr	r3, [r3, #4]
 80079aa:	429a      	cmp	r2, r3
 80079ac:	d3b5      	bcc.n	800791a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	603b      	str	r3, [r7, #0]
 80079b4:	687e      	ldr	r6, [r7, #4]
 80079b6:	466d      	mov	r5, sp
 80079b8:	f106 0410 	add.w	r4, r6, #16
 80079bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80079be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80079c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80079c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80079c4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80079c8:	e885 0003 	stmia.w	r5, {r0, r1}
 80079cc:	1d33      	adds	r3, r6, #4
 80079ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80079d0:	6838      	ldr	r0, [r7, #0]
 80079d2:	f006 fc7d 	bl	800e2d0 <USB_DevInit>
 80079d6:	4603      	mov	r3, r0
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d005      	beq.n	80079e8 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2202      	movs	r2, #2
 80079e0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80079e4:	2301      	movs	r3, #1
 80079e6:	e014      	b.n	8007a12 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2200      	movs	r2, #0
 80079ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2201      	movs	r2, #1
 80079f4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079fc:	2b01      	cmp	r3, #1
 80079fe:	d102      	bne.n	8007a06 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007a00:	6878      	ldr	r0, [r7, #4]
 8007a02:	f000 ff61 	bl	80088c8 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	f007 fbf6 	bl	800f1fc <USB_DevDisconnect>

  return HAL_OK;
 8007a10:	2300      	movs	r3, #0
}
 8007a12:	4618      	mov	r0, r3
 8007a14:	3714      	adds	r7, #20
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007a1a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007a1a:	b580      	push	{r7, lr}
 8007a1c:	b084      	sub	sp, #16
 8007a1e:	af00      	add	r7, sp, #0
 8007a20:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007a2e:	2b01      	cmp	r3, #1
 8007a30:	d101      	bne.n	8007a36 <HAL_PCD_Start+0x1c>
 8007a32:	2302      	movs	r3, #2
 8007a34:	e01c      	b.n	8007a70 <HAL_PCD_Start+0x56>
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2201      	movs	r2, #1
 8007a3a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a42:	2b01      	cmp	r3, #1
 8007a44:	d105      	bne.n	8007a52 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a4a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  (void)USB_DevConnect(hpcd->Instance);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	4618      	mov	r0, r3
 8007a58:	f007 fbb8 	bl	800f1cc <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	4618      	mov	r0, r3
 8007a62:	f006 fbe9 	bl	800e238 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2200      	movs	r2, #0
 8007a6a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8007a6e:	2300      	movs	r3, #0
}
 8007a70:	4618      	mov	r0, r3
 8007a72:	3710      	adds	r7, #16
 8007a74:	46bd      	mov	sp, r7
 8007a76:	bd80      	pop	{r7, pc}

08007a78 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007a78:	b590      	push	{r4, r7, lr}
 8007a7a:	b08d      	sub	sp, #52	; 0x34
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a86:	6a3b      	ldr	r3, [r7, #32]
 8007a88:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	4618      	mov	r0, r3
 8007a90:	f007 fc5f 	bl	800f352 <USB_GetMode>
 8007a94:	4603      	mov	r3, r0
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	f040 838f 	bne.w	80081ba <HAL_PCD_IRQHandler+0x742>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	f007 fbc3 	bl	800f22c <USB_ReadInterrupts>
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	f000 8385 	beq.w	80081b8 <HAL_PCD_IRQHandler+0x740>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	f007 fbba 	bl	800f22c <USB_ReadInterrupts>
 8007ab8:	4603      	mov	r3, r0
 8007aba:	f003 0302 	and.w	r3, r3, #2
 8007abe:	2b02      	cmp	r3, #2
 8007ac0:	d107      	bne.n	8007ad2 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	695a      	ldr	r2, [r3, #20]
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f002 0202 	and.w	r2, r2, #2
 8007ad0:	615a      	str	r2, [r3, #20]
    }

     /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	f007 fba8 	bl	800f22c <USB_ReadInterrupts>
 8007adc:	4603      	mov	r3, r0
 8007ade:	f003 0310 	and.w	r3, r3, #16
 8007ae2:	2b10      	cmp	r3, #16
 8007ae4:	d161      	bne.n	8007baa <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	699a      	ldr	r2, [r3, #24]
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f022 0210 	bic.w	r2, r2, #16
 8007af4:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8007af6:	6a3b      	ldr	r3, [r7, #32]
 8007af8:	6a1b      	ldr	r3, [r3, #32]
 8007afa:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8007afc:	69bb      	ldr	r3, [r7, #24]
 8007afe:	f003 020f 	and.w	r2, r3, #15
 8007b02:	4613      	mov	r3, r2
 8007b04:	00db      	lsls	r3, r3, #3
 8007b06:	1a9b      	subs	r3, r3, r2
 8007b08:	009b      	lsls	r3, r3, #2
 8007b0a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007b0e:	687a      	ldr	r2, [r7, #4]
 8007b10:	4413      	add	r3, r2
 8007b12:	3304      	adds	r3, #4
 8007b14:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8007b16:	69bb      	ldr	r3, [r7, #24]
 8007b18:	0c5b      	lsrs	r3, r3, #17
 8007b1a:	f003 030f 	and.w	r3, r3, #15
 8007b1e:	2b02      	cmp	r3, #2
 8007b20:	d124      	bne.n	8007b6c <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8007b22:	69ba      	ldr	r2, [r7, #24]
 8007b24:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8007b28:	4013      	ands	r3, r2
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d035      	beq.n	8007b9a <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007b2e:	697b      	ldr	r3, [r7, #20]
 8007b30:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8007b32:	69bb      	ldr	r3, [r7, #24]
 8007b34:	091b      	lsrs	r3, r3, #4
 8007b36:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007b38:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007b3c:	b29b      	uxth	r3, r3
 8007b3e:	461a      	mov	r2, r3
 8007b40:	6a38      	ldr	r0, [r7, #32]
 8007b42:	f007 fa20 	bl	800ef86 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	68da      	ldr	r2, [r3, #12]
 8007b4a:	69bb      	ldr	r3, [r7, #24]
 8007b4c:	091b      	lsrs	r3, r3, #4
 8007b4e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007b52:	441a      	add	r2, r3
 8007b54:	697b      	ldr	r3, [r7, #20]
 8007b56:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007b58:	697b      	ldr	r3, [r7, #20]
 8007b5a:	699a      	ldr	r2, [r3, #24]
 8007b5c:	69bb      	ldr	r3, [r7, #24]
 8007b5e:	091b      	lsrs	r3, r3, #4
 8007b60:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007b64:	441a      	add	r2, r3
 8007b66:	697b      	ldr	r3, [r7, #20]
 8007b68:	619a      	str	r2, [r3, #24]
 8007b6a:	e016      	b.n	8007b9a <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8007b6c:	69bb      	ldr	r3, [r7, #24]
 8007b6e:	0c5b      	lsrs	r3, r3, #17
 8007b70:	f003 030f 	and.w	r3, r3, #15
 8007b74:	2b06      	cmp	r3, #6
 8007b76:	d110      	bne.n	8007b9a <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007b7e:	2208      	movs	r2, #8
 8007b80:	4619      	mov	r1, r3
 8007b82:	6a38      	ldr	r0, [r7, #32]
 8007b84:	f007 f9ff 	bl	800ef86 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007b88:	697b      	ldr	r3, [r7, #20]
 8007b8a:	699a      	ldr	r2, [r3, #24]
 8007b8c:	69bb      	ldr	r3, [r7, #24]
 8007b8e:	091b      	lsrs	r3, r3, #4
 8007b90:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007b94:	441a      	add	r2, r3
 8007b96:	697b      	ldr	r3, [r7, #20]
 8007b98:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	699a      	ldr	r2, [r3, #24]
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f042 0210 	orr.w	r2, r2, #16
 8007ba8:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f007 fb3c 	bl	800f22c <USB_ReadInterrupts>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007bba:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007bbe:	d16e      	bne.n	8007c9e <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	4618      	mov	r0, r3
 8007bca:	f007 fb42 	bl	800f252 <USB_ReadDevAllOutEpInterrupt>
 8007bce:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8007bd0:	e062      	b.n	8007c98 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8007bd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bd4:	f003 0301 	and.w	r3, r3, #1
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d057      	beq.n	8007c8c <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007be2:	b2d2      	uxtb	r2, r2
 8007be4:	4611      	mov	r1, r2
 8007be6:	4618      	mov	r0, r3
 8007be8:	f007 fb67 	bl	800f2ba <USB_ReadDevOutEPInterrupt>
 8007bec:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8007bee:	693b      	ldr	r3, [r7, #16]
 8007bf0:	f003 0301 	and.w	r3, r3, #1
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d00c      	beq.n	8007c12 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8007bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bfa:	015a      	lsls	r2, r3, #5
 8007bfc:	69fb      	ldr	r3, [r7, #28]
 8007bfe:	4413      	add	r3, r2
 8007c00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c04:	461a      	mov	r2, r3
 8007c06:	2301      	movs	r3, #1
 8007c08:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8007c0a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007c0c:	6878      	ldr	r0, [r7, #4]
 8007c0e:	f000 fd81 	bl	8008714 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8007c12:	693b      	ldr	r3, [r7, #16]
 8007c14:	f003 0308 	and.w	r3, r3, #8
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d00c      	beq.n	8007c36 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8007c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c1e:	015a      	lsls	r2, r3, #5
 8007c20:	69fb      	ldr	r3, [r7, #28]
 8007c22:	4413      	add	r3, r2
 8007c24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c28:	461a      	mov	r2, r3
 8007c2a:	2308      	movs	r3, #8
 8007c2c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8007c2e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007c30:	6878      	ldr	r0, [r7, #4]
 8007c32:	f000 fdbd 	bl	80087b0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	f003 0310 	and.w	r3, r3, #16
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d008      	beq.n	8007c52 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8007c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c42:	015a      	lsls	r2, r3, #5
 8007c44:	69fb      	ldr	r3, [r7, #28]
 8007c46:	4413      	add	r3, r2
 8007c48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c4c:	461a      	mov	r2, r3
 8007c4e:	2310      	movs	r3, #16
 8007c50:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007c52:	693b      	ldr	r3, [r7, #16]
 8007c54:	f003 0320 	and.w	r3, r3, #32
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d008      	beq.n	8007c6e <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c5e:	015a      	lsls	r2, r3, #5
 8007c60:	69fb      	ldr	r3, [r7, #28]
 8007c62:	4413      	add	r3, r2
 8007c64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c68:	461a      	mov	r2, r3
 8007c6a:	2320      	movs	r3, #32
 8007c6c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8007c6e:	693b      	ldr	r3, [r7, #16]
 8007c70:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d009      	beq.n	8007c8c <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8007c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c7a:	015a      	lsls	r2, r3, #5
 8007c7c:	69fb      	ldr	r3, [r7, #28]
 8007c7e:	4413      	add	r3, r2
 8007c80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c84:	461a      	mov	r2, r3
 8007c86:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007c8a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8007c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c8e:	3301      	adds	r3, #1
 8007c90:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8007c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c94:	085b      	lsrs	r3, r3, #1
 8007c96:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8007c98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d199      	bne.n	8007bd2 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	f007 fac2 	bl	800f22c <USB_ReadInterrupts>
 8007ca8:	4603      	mov	r3, r0
 8007caa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007cae:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007cb2:	f040 8087 	bne.w	8007dc4 <HAL_PCD_IRQHandler+0x34c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	4618      	mov	r0, r3
 8007cbc:	f007 fae3 	bl	800f286 <USB_ReadDevAllInEpInterrupt>
 8007cc0:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8007cc6:	e07a      	b.n	8007dbe <HAL_PCD_IRQHandler+0x346>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8007cc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cca:	f003 0301 	and.w	r3, r3, #1
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d06f      	beq.n	8007db2 <HAL_PCD_IRQHandler+0x33a>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007cd8:	b2d2      	uxtb	r2, r2
 8007cda:	4611      	mov	r1, r2
 8007cdc:	4618      	mov	r0, r3
 8007cde:	f007 fb0a 	bl	800f2f6 <USB_ReadDevInEPInterrupt>
 8007ce2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8007ce4:	693b      	ldr	r3, [r7, #16]
 8007ce6:	f003 0301 	and.w	r3, r3, #1
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d020      	beq.n	8007d30 <HAL_PCD_IRQHandler+0x2b8>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cf0:	f003 030f 	and.w	r3, r3, #15
 8007cf4:	2201      	movs	r2, #1
 8007cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8007cfa:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007cfc:	69fb      	ldr	r3, [r7, #28]
 8007cfe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	43db      	mvns	r3, r3
 8007d08:	69f9      	ldr	r1, [r7, #28]
 8007d0a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007d0e:	4013      	ands	r3, r2
 8007d10:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8007d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d14:	015a      	lsls	r2, r3, #5
 8007d16:	69fb      	ldr	r3, [r7, #28]
 8007d18:	4413      	add	r3, r2
 8007d1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d1e:	461a      	mov	r2, r3
 8007d20:	2301      	movs	r3, #1
 8007d22:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8007d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d26:	b2db      	uxtb	r3, r3
 8007d28:	4619      	mov	r1, r3
 8007d2a:	6878      	ldr	r0, [r7, #4]
 8007d2c:	f00c fb17 	bl	801435e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8007d30:	693b      	ldr	r3, [r7, #16]
 8007d32:	f003 0308 	and.w	r3, r3, #8
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d008      	beq.n	8007d4c <HAL_PCD_IRQHandler+0x2d4>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8007d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d3c:	015a      	lsls	r2, r3, #5
 8007d3e:	69fb      	ldr	r3, [r7, #28]
 8007d40:	4413      	add	r3, r2
 8007d42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d46:	461a      	mov	r2, r3
 8007d48:	2308      	movs	r3, #8
 8007d4a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8007d4c:	693b      	ldr	r3, [r7, #16]
 8007d4e:	f003 0310 	and.w	r3, r3, #16
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d008      	beq.n	8007d68 <HAL_PCD_IRQHandler+0x2f0>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8007d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d58:	015a      	lsls	r2, r3, #5
 8007d5a:	69fb      	ldr	r3, [r7, #28]
 8007d5c:	4413      	add	r3, r2
 8007d5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d62:	461a      	mov	r2, r3
 8007d64:	2310      	movs	r3, #16
 8007d66:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8007d68:	693b      	ldr	r3, [r7, #16]
 8007d6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d008      	beq.n	8007d84 <HAL_PCD_IRQHandler+0x30c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8007d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d74:	015a      	lsls	r2, r3, #5
 8007d76:	69fb      	ldr	r3, [r7, #28]
 8007d78:	4413      	add	r3, r2
 8007d7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d7e:	461a      	mov	r2, r3
 8007d80:	2340      	movs	r3, #64	; 0x40
 8007d82:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8007d84:	693b      	ldr	r3, [r7, #16]
 8007d86:	f003 0302 	and.w	r3, r3, #2
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d008      	beq.n	8007da0 <HAL_PCD_IRQHandler+0x328>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8007d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d90:	015a      	lsls	r2, r3, #5
 8007d92:	69fb      	ldr	r3, [r7, #28]
 8007d94:	4413      	add	r3, r2
 8007d96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d9a:	461a      	mov	r2, r3
 8007d9c:	2302      	movs	r3, #2
 8007d9e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8007da0:	693b      	ldr	r3, [r7, #16]
 8007da2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d003      	beq.n	8007db2 <HAL_PCD_IRQHandler+0x33a>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8007daa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007dac:	6878      	ldr	r0, [r7, #4]
 8007dae:	f000 fc29 	bl	8008604 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8007db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007db4:	3301      	adds	r3, #1
 8007db6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8007db8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dba:	085b      	lsrs	r3, r3, #1
 8007dbc:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8007dbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d181      	bne.n	8007cc8 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	4618      	mov	r0, r3
 8007dca:	f007 fa2f 	bl	800f22c <USB_ReadInterrupts>
 8007dce:	4603      	mov	r3, r0
 8007dd0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007dd4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007dd8:	d122      	bne.n	8007e20 <HAL_PCD_IRQHandler+0x3a8>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007dda:	69fb      	ldr	r3, [r7, #28]
 8007ddc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007de0:	685b      	ldr	r3, [r3, #4]
 8007de2:	69fa      	ldr	r2, [r7, #28]
 8007de4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007de8:	f023 0301 	bic.w	r3, r3, #1
 8007dec:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8007df4:	2b01      	cmp	r3, #1
 8007df6:	d108      	bne.n	8007e0a <HAL_PCD_IRQHandler+0x392>
      {
        hpcd->LPM_State = LPM_L0;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007e00:	2100      	movs	r1, #0
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f00c fdc8 	bl	8014998 <HAL_PCDEx_LPM_Callback>
 8007e08:	e002      	b.n	8007e10 <HAL_PCD_IRQHandler+0x398>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f00c fb14 	bl	8014438 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	695a      	ldr	r2, [r3, #20]
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8007e1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	4618      	mov	r0, r3
 8007e26:	f007 fa01 	bl	800f22c <USB_ReadInterrupts>
 8007e2a:	4603      	mov	r3, r0
 8007e2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e30:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007e34:	d112      	bne.n	8007e5c <HAL_PCD_IRQHandler+0x3e4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8007e36:	69fb      	ldr	r3, [r7, #28]
 8007e38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e3c:	689b      	ldr	r3, [r3, #8]
 8007e3e:	f003 0301 	and.w	r3, r3, #1
 8007e42:	2b01      	cmp	r3, #1
 8007e44:	d102      	bne.n	8007e4c <HAL_PCD_IRQHandler+0x3d4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f00c fad0 	bl	80143ec <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	695a      	ldr	r2, [r3, #20]
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8007e5a:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4618      	mov	r0, r3
 8007e62:	f007 f9e3 	bl	800f22c <USB_ReadInterrupts>
 8007e66:	4603      	mov	r3, r0
 8007e68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007e6c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007e70:	d121      	bne.n	8007eb6 <HAL_PCD_IRQHandler+0x43e>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	695a      	ldr	r2, [r3, #20]
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8007e80:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d111      	bne.n	8007eb0 <HAL_PCD_IRQHandler+0x438>
      {
        hpcd->LPM_State = LPM_L1;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2201      	movs	r2, #1
 8007e90:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e9a:	089b      	lsrs	r3, r3, #2
 8007e9c:	f003 020f 	and.w	r2, r3, #15
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8007ea6:	2101      	movs	r1, #1
 8007ea8:	6878      	ldr	r0, [r7, #4]
 8007eaa:	f00c fd75 	bl	8014998 <HAL_PCDEx_LPM_Callback>
 8007eae:	e002      	b.n	8007eb6 <HAL_PCD_IRQHandler+0x43e>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8007eb0:	6878      	ldr	r0, [r7, #4]
 8007eb2:	f00c fa9b 	bl	80143ec <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	4618      	mov	r0, r3
 8007ebc:	f007 f9b6 	bl	800f22c <USB_ReadInterrupts>
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007ec6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007eca:	f040 80c5 	bne.w	8008058 <HAL_PCD_IRQHandler+0x5e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007ece:	69fb      	ldr	r3, [r7, #28]
 8007ed0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ed4:	685b      	ldr	r3, [r3, #4]
 8007ed6:	69fa      	ldr	r2, [r7, #28]
 8007ed8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007edc:	f023 0301 	bic.w	r3, r3, #1
 8007ee0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	2110      	movs	r1, #16
 8007ee8:	4618      	mov	r0, r3
 8007eea:	f006 fb3d 	bl	800e568 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007eee:	2300      	movs	r3, #0
 8007ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007ef2:	e056      	b.n	8007fa2 <HAL_PCD_IRQHandler+0x52a>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8007ef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ef6:	015a      	lsls	r2, r3, #5
 8007ef8:	69fb      	ldr	r3, [r7, #28]
 8007efa:	4413      	add	r3, r2
 8007efc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f00:	461a      	mov	r2, r3
 8007f02:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007f06:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007f08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f0a:	015a      	lsls	r2, r3, #5
 8007f0c:	69fb      	ldr	r3, [r7, #28]
 8007f0e:	4413      	add	r3, r2
 8007f10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f18:	0151      	lsls	r1, r2, #5
 8007f1a:	69fa      	ldr	r2, [r7, #28]
 8007f1c:	440a      	add	r2, r1
 8007f1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f22:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007f26:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007f28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f2a:	015a      	lsls	r2, r3, #5
 8007f2c:	69fb      	ldr	r3, [r7, #28]
 8007f2e:	4413      	add	r3, r2
 8007f30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f38:	0151      	lsls	r1, r2, #5
 8007f3a:	69fa      	ldr	r2, [r7, #28]
 8007f3c:	440a      	add	r2, r1
 8007f3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f42:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007f46:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8007f48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f4a:	015a      	lsls	r2, r3, #5
 8007f4c:	69fb      	ldr	r3, [r7, #28]
 8007f4e:	4413      	add	r3, r2
 8007f50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f54:	461a      	mov	r2, r3
 8007f56:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007f5a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007f5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f5e:	015a      	lsls	r2, r3, #5
 8007f60:	69fb      	ldr	r3, [r7, #28]
 8007f62:	4413      	add	r3, r2
 8007f64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f6c:	0151      	lsls	r1, r2, #5
 8007f6e:	69fa      	ldr	r2, [r7, #28]
 8007f70:	440a      	add	r2, r1
 8007f72:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f76:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007f7a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007f7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f7e:	015a      	lsls	r2, r3, #5
 8007f80:	69fb      	ldr	r3, [r7, #28]
 8007f82:	4413      	add	r3, r2
 8007f84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f8c:	0151      	lsls	r1, r2, #5
 8007f8e:	69fa      	ldr	r2, [r7, #28]
 8007f90:	440a      	add	r2, r1
 8007f92:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f96:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007f9a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007f9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f9e:	3301      	adds	r3, #1
 8007fa0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	685b      	ldr	r3, [r3, #4]
 8007fa6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007fa8:	429a      	cmp	r2, r3
 8007faa:	d3a3      	bcc.n	8007ef4 <HAL_PCD_IRQHandler+0x47c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8007fac:	69fb      	ldr	r3, [r7, #28]
 8007fae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fb2:	69db      	ldr	r3, [r3, #28]
 8007fb4:	69fa      	ldr	r2, [r7, #28]
 8007fb6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007fba:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8007fbe:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d016      	beq.n	8007ff6 <HAL_PCD_IRQHandler+0x57e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8007fc8:	69fb      	ldr	r3, [r7, #28]
 8007fca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007fd2:	69fa      	ldr	r2, [r7, #28]
 8007fd4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007fd8:	f043 030b 	orr.w	r3, r3, #11
 8007fdc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8007fe0:	69fb      	ldr	r3, [r7, #28]
 8007fe2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fe6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fe8:	69fa      	ldr	r2, [r7, #28]
 8007fea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007fee:	f043 030b 	orr.w	r3, r3, #11
 8007ff2:	6453      	str	r3, [r2, #68]	; 0x44
 8007ff4:	e015      	b.n	8008022 <HAL_PCD_IRQHandler+0x5aa>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8007ff6:	69fb      	ldr	r3, [r7, #28]
 8007ff8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ffc:	695b      	ldr	r3, [r3, #20]
 8007ffe:	69fa      	ldr	r2, [r7, #28]
 8008000:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008004:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008008:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800800c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800800e:	69fb      	ldr	r3, [r7, #28]
 8008010:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008014:	691b      	ldr	r3, [r3, #16]
 8008016:	69fa      	ldr	r2, [r7, #28]
 8008018:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800801c:	f043 030b 	orr.w	r3, r3, #11
 8008020:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008022:	69fb      	ldr	r3, [r7, #28]
 8008024:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	69fa      	ldr	r2, [r7, #28]
 800802c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008030:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008034:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681a      	ldr	r2, [r3, #0]
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008040:	4619      	mov	r1, r3
 8008042:	4610      	mov	r0, r2
 8008044:	f007 f9b6 	bl	800f3b4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	695a      	ldr	r2, [r3, #20]
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8008056:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	4618      	mov	r0, r3
 800805e:	f007 f8e5 	bl	800f22c <USB_ReadInterrupts>
 8008062:	4603      	mov	r3, r0
 8008064:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008068:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800806c:	d124      	bne.n	80080b8 <HAL_PCD_IRQHandler+0x640>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	4618      	mov	r0, r3
 8008074:	f007 f97b 	bl	800f36e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4618      	mov	r0, r3
 800807e:	f006 fad4 	bl	800e62a <USB_GetDevSpeed>
 8008082:	4603      	mov	r3, r0
 8008084:	461a      	mov	r2, r3
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681c      	ldr	r4, [r3, #0]
 800808e:	f001 fb33 	bl	80096f8 <HAL_RCC_GetHCLKFreq>
 8008092:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008098:	b2db      	uxtb	r3, r3
 800809a:	461a      	mov	r2, r3
 800809c:	4620      	mov	r0, r4
 800809e:	f006 f82f 	bl	800e100 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80080a2:	6878      	ldr	r0, [r7, #4]
 80080a4:	f00c f983 	bl	80143ae <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	695a      	ldr	r2, [r3, #20]
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80080b6:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	4618      	mov	r0, r3
 80080be:	f007 f8b5 	bl	800f22c <USB_ReadInterrupts>
 80080c2:	4603      	mov	r3, r0
 80080c4:	f003 0308 	and.w	r3, r3, #8
 80080c8:	2b08      	cmp	r3, #8
 80080ca:	d10a      	bne.n	80080e2 <HAL_PCD_IRQHandler+0x66a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f00c f960 	bl	8014392 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	695a      	ldr	r2, [r3, #20]
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f002 0208 	and.w	r2, r2, #8
 80080e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	4618      	mov	r0, r3
 80080e8:	f007 f8a0 	bl	800f22c <USB_ReadInterrupts>
 80080ec:	4603      	mov	r3, r0
 80080ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80080f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80080f6:	d10f      	bne.n	8008118 <HAL_PCD_IRQHandler+0x6a0>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80080f8:	2300      	movs	r3, #0
 80080fa:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80080fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080fe:	b2db      	uxtb	r3, r3
 8008100:	4619      	mov	r1, r3
 8008102:	6878      	ldr	r0, [r7, #4]
 8008104:	f00c f9d2 	bl	80144ac <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	695a      	ldr	r2, [r3, #20]
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8008116:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	4618      	mov	r0, r3
 800811e:	f007 f885 	bl	800f22c <USB_ReadInterrupts>
 8008122:	4603      	mov	r3, r0
 8008124:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008128:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800812c:	d10f      	bne.n	800814e <HAL_PCD_IRQHandler+0x6d6>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800812e:	2300      	movs	r3, #0
 8008130:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8008132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008134:	b2db      	uxtb	r3, r3
 8008136:	4619      	mov	r1, r3
 8008138:	6878      	ldr	r0, [r7, #4]
 800813a:	f00c f9a5 	bl	8014488 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	695a      	ldr	r2, [r3, #20]
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800814c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	4618      	mov	r0, r3
 8008154:	f007 f86a 	bl	800f22c <USB_ReadInterrupts>
 8008158:	4603      	mov	r3, r0
 800815a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800815e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008162:	d10a      	bne.n	800817a <HAL_PCD_IRQHandler+0x702>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8008164:	6878      	ldr	r0, [r7, #4]
 8008166:	f00c f9b3 	bl	80144d0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	695a      	ldr	r2, [r3, #20]
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8008178:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	4618      	mov	r0, r3
 8008180:	f007 f854 	bl	800f22c <USB_ReadInterrupts>
 8008184:	4603      	mov	r3, r0
 8008186:	f003 0304 	and.w	r3, r3, #4
 800818a:	2b04      	cmp	r3, #4
 800818c:	d115      	bne.n	80081ba <HAL_PCD_IRQHandler+0x742>
    {
      temp = hpcd->Instance->GOTGINT;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8008196:	69bb      	ldr	r3, [r7, #24]
 8008198:	f003 0304 	and.w	r3, r3, #4
 800819c:	2b00      	cmp	r3, #0
 800819e:	d002      	beq.n	80081a6 <HAL_PCD_IRQHandler+0x72e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80081a0:	6878      	ldr	r0, [r7, #4]
 80081a2:	f00c f9a3 	bl	80144ec <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	6859      	ldr	r1, [r3, #4]
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	69ba      	ldr	r2, [r7, #24]
 80081b2:	430a      	orrs	r2, r1
 80081b4:	605a      	str	r2, [r3, #4]
 80081b6:	e000      	b.n	80081ba <HAL_PCD_IRQHandler+0x742>
      return;
 80081b8:	bf00      	nop
    }
  }
}
 80081ba:	3734      	adds	r7, #52	; 0x34
 80081bc:	46bd      	mov	sp, r7
 80081be:	bd90      	pop	{r4, r7, pc}

080081c0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b082      	sub	sp, #8
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
 80081c8:	460b      	mov	r3, r1
 80081ca:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80081d2:	2b01      	cmp	r3, #1
 80081d4:	d101      	bne.n	80081da <HAL_PCD_SetAddress+0x1a>
 80081d6:	2302      	movs	r3, #2
 80081d8:	e013      	b.n	8008202 <HAL_PCD_SetAddress+0x42>
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2201      	movs	r2, #1
 80081de:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	78fa      	ldrb	r2, [r7, #3]
 80081e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	78fa      	ldrb	r2, [r7, #3]
 80081f0:	4611      	mov	r1, r2
 80081f2:	4618      	mov	r0, r3
 80081f4:	f006 ffc4 	bl	800f180 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2200      	movs	r2, #0
 80081fc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8008200:	2300      	movs	r3, #0
}
 8008202:	4618      	mov	r0, r3
 8008204:	3708      	adds	r7, #8
 8008206:	46bd      	mov	sp, r7
 8008208:	bd80      	pop	{r7, pc}

0800820a <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 800820a:	b580      	push	{r7, lr}
 800820c:	b084      	sub	sp, #16
 800820e:	af00      	add	r7, sp, #0
 8008210:	6078      	str	r0, [r7, #4]
 8008212:	4608      	mov	r0, r1
 8008214:	4611      	mov	r1, r2
 8008216:	461a      	mov	r2, r3
 8008218:	4603      	mov	r3, r0
 800821a:	70fb      	strb	r3, [r7, #3]
 800821c:	460b      	mov	r3, r1
 800821e:	803b      	strh	r3, [r7, #0]
 8008220:	4613      	mov	r3, r2
 8008222:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8008224:	2300      	movs	r3, #0
 8008226:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008228:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800822c:	2b00      	cmp	r3, #0
 800822e:	da0f      	bge.n	8008250 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008230:	78fb      	ldrb	r3, [r7, #3]
 8008232:	f003 020f 	and.w	r2, r3, #15
 8008236:	4613      	mov	r3, r2
 8008238:	00db      	lsls	r3, r3, #3
 800823a:	1a9b      	subs	r3, r3, r2
 800823c:	009b      	lsls	r3, r3, #2
 800823e:	3338      	adds	r3, #56	; 0x38
 8008240:	687a      	ldr	r2, [r7, #4]
 8008242:	4413      	add	r3, r2
 8008244:	3304      	adds	r3, #4
 8008246:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	2201      	movs	r2, #1
 800824c:	705a      	strb	r2, [r3, #1]
 800824e:	e00f      	b.n	8008270 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008250:	78fb      	ldrb	r3, [r7, #3]
 8008252:	f003 020f 	and.w	r2, r3, #15
 8008256:	4613      	mov	r3, r2
 8008258:	00db      	lsls	r3, r3, #3
 800825a:	1a9b      	subs	r3, r3, r2
 800825c:	009b      	lsls	r3, r3, #2
 800825e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008262:	687a      	ldr	r2, [r7, #4]
 8008264:	4413      	add	r3, r2
 8008266:	3304      	adds	r3, #4
 8008268:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	2200      	movs	r2, #0
 800826e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8008270:	78fb      	ldrb	r3, [r7, #3]
 8008272:	f003 030f 	and.w	r3, r3, #15
 8008276:	b2da      	uxtb	r2, r3
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800827c:	883a      	ldrh	r2, [r7, #0]
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	78ba      	ldrb	r2, [r7, #2]
 8008286:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	785b      	ldrb	r3, [r3, #1]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d004      	beq.n	800829a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	781b      	ldrb	r3, [r3, #0]
 8008294:	b29a      	uxth	r2, r3
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800829a:	78bb      	ldrb	r3, [r7, #2]
 800829c:	2b02      	cmp	r3, #2
 800829e:	d102      	bne.n	80082a6 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	2200      	movs	r2, #0
 80082a4:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80082ac:	2b01      	cmp	r3, #1
 80082ae:	d101      	bne.n	80082b4 <HAL_PCD_EP_Open+0xaa>
 80082b0:	2302      	movs	r3, #2
 80082b2:	e00e      	b.n	80082d2 <HAL_PCD_EP_Open+0xc8>
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2201      	movs	r2, #1
 80082b8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	68f9      	ldr	r1, [r7, #12]
 80082c2:	4618      	mov	r0, r3
 80082c4:	f006 f9d0 	bl	800e668 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2200      	movs	r2, #0
 80082cc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80082d0:	7afb      	ldrb	r3, [r7, #11]
}
 80082d2:	4618      	mov	r0, r3
 80082d4:	3710      	adds	r7, #16
 80082d6:	46bd      	mov	sp, r7
 80082d8:	bd80      	pop	{r7, pc}

080082da <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80082da:	b580      	push	{r7, lr}
 80082dc:	b084      	sub	sp, #16
 80082de:	af00      	add	r7, sp, #0
 80082e0:	6078      	str	r0, [r7, #4]
 80082e2:	460b      	mov	r3, r1
 80082e4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80082e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	da0f      	bge.n	800830e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80082ee:	78fb      	ldrb	r3, [r7, #3]
 80082f0:	f003 020f 	and.w	r2, r3, #15
 80082f4:	4613      	mov	r3, r2
 80082f6:	00db      	lsls	r3, r3, #3
 80082f8:	1a9b      	subs	r3, r3, r2
 80082fa:	009b      	lsls	r3, r3, #2
 80082fc:	3338      	adds	r3, #56	; 0x38
 80082fe:	687a      	ldr	r2, [r7, #4]
 8008300:	4413      	add	r3, r2
 8008302:	3304      	adds	r3, #4
 8008304:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	2201      	movs	r2, #1
 800830a:	705a      	strb	r2, [r3, #1]
 800830c:	e00f      	b.n	800832e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800830e:	78fb      	ldrb	r3, [r7, #3]
 8008310:	f003 020f 	and.w	r2, r3, #15
 8008314:	4613      	mov	r3, r2
 8008316:	00db      	lsls	r3, r3, #3
 8008318:	1a9b      	subs	r3, r3, r2
 800831a:	009b      	lsls	r3, r3, #2
 800831c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008320:	687a      	ldr	r2, [r7, #4]
 8008322:	4413      	add	r3, r2
 8008324:	3304      	adds	r3, #4
 8008326:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	2200      	movs	r2, #0
 800832c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800832e:	78fb      	ldrb	r3, [r7, #3]
 8008330:	f003 030f 	and.w	r3, r3, #15
 8008334:	b2da      	uxtb	r2, r3
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008340:	2b01      	cmp	r3, #1
 8008342:	d101      	bne.n	8008348 <HAL_PCD_EP_Close+0x6e>
 8008344:	2302      	movs	r3, #2
 8008346:	e00e      	b.n	8008366 <HAL_PCD_EP_Close+0x8c>
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2201      	movs	r2, #1
 800834c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	68f9      	ldr	r1, [r7, #12]
 8008356:	4618      	mov	r0, r3
 8008358:	f006 fa0e 	bl	800e778 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2200      	movs	r2, #0
 8008360:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8008364:	2300      	movs	r3, #0
}
 8008366:	4618      	mov	r0, r3
 8008368:	3710      	adds	r7, #16
 800836a:	46bd      	mov	sp, r7
 800836c:	bd80      	pop	{r7, pc}

0800836e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800836e:	b580      	push	{r7, lr}
 8008370:	b086      	sub	sp, #24
 8008372:	af00      	add	r7, sp, #0
 8008374:	60f8      	str	r0, [r7, #12]
 8008376:	607a      	str	r2, [r7, #4]
 8008378:	603b      	str	r3, [r7, #0]
 800837a:	460b      	mov	r3, r1
 800837c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800837e:	7afb      	ldrb	r3, [r7, #11]
 8008380:	f003 020f 	and.w	r2, r3, #15
 8008384:	4613      	mov	r3, r2
 8008386:	00db      	lsls	r3, r3, #3
 8008388:	1a9b      	subs	r3, r3, r2
 800838a:	009b      	lsls	r3, r3, #2
 800838c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008390:	68fa      	ldr	r2, [r7, #12]
 8008392:	4413      	add	r3, r2
 8008394:	3304      	adds	r3, #4
 8008396:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008398:	697b      	ldr	r3, [r7, #20]
 800839a:	687a      	ldr	r2, [r7, #4]
 800839c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800839e:	697b      	ldr	r3, [r7, #20]
 80083a0:	683a      	ldr	r2, [r7, #0]
 80083a2:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80083a4:	697b      	ldr	r3, [r7, #20]
 80083a6:	2200      	movs	r2, #0
 80083a8:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80083aa:	697b      	ldr	r3, [r7, #20]
 80083ac:	2200      	movs	r2, #0
 80083ae:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80083b0:	7afb      	ldrb	r3, [r7, #11]
 80083b2:	f003 030f 	and.w	r3, r3, #15
 80083b6:	b2da      	uxtb	r2, r3
 80083b8:	697b      	ldr	r3, [r7, #20]
 80083ba:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80083bc:	7afb      	ldrb	r3, [r7, #11]
 80083be:	f003 030f 	and.w	r3, r3, #15
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d106      	bne.n	80083d4 <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	6979      	ldr	r1, [r7, #20]
 80083cc:	4618      	mov	r0, r3
 80083ce:	f006 fc8b 	bl	800ece8 <USB_EP0StartXfer>
 80083d2:	e005      	b.n	80083e0 <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	6979      	ldr	r1, [r7, #20]
 80083da:	4618      	mov	r0, r3
 80083dc:	f006 faa8 	bl	800e930 <USB_EPStartXfer>
  }

  return HAL_OK;
 80083e0:	2300      	movs	r3, #0
}
 80083e2:	4618      	mov	r0, r3
 80083e4:	3718      	adds	r7, #24
 80083e6:	46bd      	mov	sp, r7
 80083e8:	bd80      	pop	{r7, pc}

080083ea <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80083ea:	b480      	push	{r7}
 80083ec:	b083      	sub	sp, #12
 80083ee:	af00      	add	r7, sp, #0
 80083f0:	6078      	str	r0, [r7, #4]
 80083f2:	460b      	mov	r3, r1
 80083f4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80083f6:	78fb      	ldrb	r3, [r7, #3]
 80083f8:	f003 020f 	and.w	r2, r3, #15
 80083fc:	6879      	ldr	r1, [r7, #4]
 80083fe:	4613      	mov	r3, r2
 8008400:	00db      	lsls	r3, r3, #3
 8008402:	1a9b      	subs	r3, r3, r2
 8008404:	009b      	lsls	r3, r3, #2
 8008406:	440b      	add	r3, r1
 8008408:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800840c:	681b      	ldr	r3, [r3, #0]
}
 800840e:	4618      	mov	r0, r3
 8008410:	370c      	adds	r7, #12
 8008412:	46bd      	mov	sp, r7
 8008414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008418:	4770      	bx	lr

0800841a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800841a:	b580      	push	{r7, lr}
 800841c:	b086      	sub	sp, #24
 800841e:	af00      	add	r7, sp, #0
 8008420:	60f8      	str	r0, [r7, #12]
 8008422:	607a      	str	r2, [r7, #4]
 8008424:	603b      	str	r3, [r7, #0]
 8008426:	460b      	mov	r3, r1
 8008428:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800842a:	7afb      	ldrb	r3, [r7, #11]
 800842c:	f003 020f 	and.w	r2, r3, #15
 8008430:	4613      	mov	r3, r2
 8008432:	00db      	lsls	r3, r3, #3
 8008434:	1a9b      	subs	r3, r3, r2
 8008436:	009b      	lsls	r3, r3, #2
 8008438:	3338      	adds	r3, #56	; 0x38
 800843a:	68fa      	ldr	r2, [r7, #12]
 800843c:	4413      	add	r3, r2
 800843e:	3304      	adds	r3, #4
 8008440:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008442:	697b      	ldr	r3, [r7, #20]
 8008444:	687a      	ldr	r2, [r7, #4]
 8008446:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8008448:	697b      	ldr	r3, [r7, #20]
 800844a:	683a      	ldr	r2, [r7, #0]
 800844c:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800844e:	697b      	ldr	r3, [r7, #20]
 8008450:	2200      	movs	r2, #0
 8008452:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8008454:	697b      	ldr	r3, [r7, #20]
 8008456:	2201      	movs	r2, #1
 8008458:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800845a:	7afb      	ldrb	r3, [r7, #11]
 800845c:	f003 030f 	and.w	r3, r3, #15
 8008460:	b2da      	uxtb	r2, r3
 8008462:	697b      	ldr	r3, [r7, #20]
 8008464:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008466:	7afb      	ldrb	r3, [r7, #11]
 8008468:	f003 030f 	and.w	r3, r3, #15
 800846c:	2b00      	cmp	r3, #0
 800846e:	d106      	bne.n	800847e <HAL_PCD_EP_Transmit+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	6979      	ldr	r1, [r7, #20]
 8008476:	4618      	mov	r0, r3
 8008478:	f006 fc36 	bl	800ece8 <USB_EP0StartXfer>
 800847c:	e005      	b.n	800848a <HAL_PCD_EP_Transmit+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	6979      	ldr	r1, [r7, #20]
 8008484:	4618      	mov	r0, r3
 8008486:	f006 fa53 	bl	800e930 <USB_EPStartXfer>
  }

  return HAL_OK;
 800848a:	2300      	movs	r3, #0
}
 800848c:	4618      	mov	r0, r3
 800848e:	3718      	adds	r7, #24
 8008490:	46bd      	mov	sp, r7
 8008492:	bd80      	pop	{r7, pc}

08008494 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008494:	b580      	push	{r7, lr}
 8008496:	b084      	sub	sp, #16
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
 800849c:	460b      	mov	r3, r1
 800849e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80084a0:	78fb      	ldrb	r3, [r7, #3]
 80084a2:	f003 020f 	and.w	r2, r3, #15
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	685b      	ldr	r3, [r3, #4]
 80084aa:	429a      	cmp	r2, r3
 80084ac:	d901      	bls.n	80084b2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80084ae:	2301      	movs	r3, #1
 80084b0:	e04e      	b.n	8008550 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80084b2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	da0f      	bge.n	80084da <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80084ba:	78fb      	ldrb	r3, [r7, #3]
 80084bc:	f003 020f 	and.w	r2, r3, #15
 80084c0:	4613      	mov	r3, r2
 80084c2:	00db      	lsls	r3, r3, #3
 80084c4:	1a9b      	subs	r3, r3, r2
 80084c6:	009b      	lsls	r3, r3, #2
 80084c8:	3338      	adds	r3, #56	; 0x38
 80084ca:	687a      	ldr	r2, [r7, #4]
 80084cc:	4413      	add	r3, r2
 80084ce:	3304      	adds	r3, #4
 80084d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	2201      	movs	r2, #1
 80084d6:	705a      	strb	r2, [r3, #1]
 80084d8:	e00d      	b.n	80084f6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80084da:	78fa      	ldrb	r2, [r7, #3]
 80084dc:	4613      	mov	r3, r2
 80084de:	00db      	lsls	r3, r3, #3
 80084e0:	1a9b      	subs	r3, r3, r2
 80084e2:	009b      	lsls	r3, r3, #2
 80084e4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80084e8:	687a      	ldr	r2, [r7, #4]
 80084ea:	4413      	add	r3, r2
 80084ec:	3304      	adds	r3, #4
 80084ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	2200      	movs	r2, #0
 80084f4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	2201      	movs	r2, #1
 80084fa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80084fc:	78fb      	ldrb	r3, [r7, #3]
 80084fe:	f003 030f 	and.w	r3, r3, #15
 8008502:	b2da      	uxtb	r2, r3
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800850e:	2b01      	cmp	r3, #1
 8008510:	d101      	bne.n	8008516 <HAL_PCD_EP_SetStall+0x82>
 8008512:	2302      	movs	r3, #2
 8008514:	e01c      	b.n	8008550 <HAL_PCD_EP_SetStall+0xbc>
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2201      	movs	r2, #1
 800851a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	68f9      	ldr	r1, [r7, #12]
 8008524:	4618      	mov	r0, r3
 8008526:	f006 fd57 	bl	800efd8 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800852a:	78fb      	ldrb	r3, [r7, #3]
 800852c:	f003 030f 	and.w	r3, r3, #15
 8008530:	2b00      	cmp	r3, #0
 8008532:	d108      	bne.n	8008546 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681a      	ldr	r2, [r3, #0]
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800853e:	4619      	mov	r1, r3
 8008540:	4610      	mov	r0, r2
 8008542:	f006 ff37 	bl	800f3b4 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2200      	movs	r2, #0
 800854a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800854e:	2300      	movs	r3, #0
}
 8008550:	4618      	mov	r0, r3
 8008552:	3710      	adds	r7, #16
 8008554:	46bd      	mov	sp, r7
 8008556:	bd80      	pop	{r7, pc}

08008558 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b084      	sub	sp, #16
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
 8008560:	460b      	mov	r3, r1
 8008562:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8008564:	78fb      	ldrb	r3, [r7, #3]
 8008566:	f003 020f 	and.w	r2, r3, #15
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	685b      	ldr	r3, [r3, #4]
 800856e:	429a      	cmp	r2, r3
 8008570:	d901      	bls.n	8008576 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8008572:	2301      	movs	r3, #1
 8008574:	e042      	b.n	80085fc <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008576:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800857a:	2b00      	cmp	r3, #0
 800857c:	da0f      	bge.n	800859e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800857e:	78fb      	ldrb	r3, [r7, #3]
 8008580:	f003 020f 	and.w	r2, r3, #15
 8008584:	4613      	mov	r3, r2
 8008586:	00db      	lsls	r3, r3, #3
 8008588:	1a9b      	subs	r3, r3, r2
 800858a:	009b      	lsls	r3, r3, #2
 800858c:	3338      	adds	r3, #56	; 0x38
 800858e:	687a      	ldr	r2, [r7, #4]
 8008590:	4413      	add	r3, r2
 8008592:	3304      	adds	r3, #4
 8008594:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	2201      	movs	r2, #1
 800859a:	705a      	strb	r2, [r3, #1]
 800859c:	e00f      	b.n	80085be <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800859e:	78fb      	ldrb	r3, [r7, #3]
 80085a0:	f003 020f 	and.w	r2, r3, #15
 80085a4:	4613      	mov	r3, r2
 80085a6:	00db      	lsls	r3, r3, #3
 80085a8:	1a9b      	subs	r3, r3, r2
 80085aa:	009b      	lsls	r3, r3, #2
 80085ac:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80085b0:	687a      	ldr	r2, [r7, #4]
 80085b2:	4413      	add	r3, r2
 80085b4:	3304      	adds	r3, #4
 80085b6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	2200      	movs	r2, #0
 80085bc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	2200      	movs	r2, #0
 80085c2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80085c4:	78fb      	ldrb	r3, [r7, #3]
 80085c6:	f003 030f 	and.w	r3, r3, #15
 80085ca:	b2da      	uxtb	r2, r3
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80085d6:	2b01      	cmp	r3, #1
 80085d8:	d101      	bne.n	80085de <HAL_PCD_EP_ClrStall+0x86>
 80085da:	2302      	movs	r3, #2
 80085dc:	e00e      	b.n	80085fc <HAL_PCD_EP_ClrStall+0xa4>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2201      	movs	r2, #1
 80085e2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	68f9      	ldr	r1, [r7, #12]
 80085ec:	4618      	mov	r0, r3
 80085ee:	f006 fd61 	bl	800f0b4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	2200      	movs	r2, #0
 80085f6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80085fa:	2300      	movs	r3, #0
}
 80085fc:	4618      	mov	r0, r3
 80085fe:	3710      	adds	r7, #16
 8008600:	46bd      	mov	sp, r7
 8008602:	bd80      	pop	{r7, pc}

08008604 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b088      	sub	sp, #32
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
 800860c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008614:	697b      	ldr	r3, [r7, #20]
 8008616:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8008618:	683a      	ldr	r2, [r7, #0]
 800861a:	4613      	mov	r3, r2
 800861c:	00db      	lsls	r3, r3, #3
 800861e:	1a9b      	subs	r3, r3, r2
 8008620:	009b      	lsls	r3, r3, #2
 8008622:	3338      	adds	r3, #56	; 0x38
 8008624:	687a      	ldr	r2, [r7, #4]
 8008626:	4413      	add	r3, r2
 8008628:	3304      	adds	r3, #4
 800862a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	699a      	ldr	r2, [r3, #24]
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	695b      	ldr	r3, [r3, #20]
 8008634:	429a      	cmp	r2, r3
 8008636:	d901      	bls.n	800863c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8008638:	2301      	movs	r3, #1
 800863a:	e067      	b.n	800870c <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	695a      	ldr	r2, [r3, #20]
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	699b      	ldr	r3, [r3, #24]
 8008644:	1ad3      	subs	r3, r2, r3
 8008646:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	689b      	ldr	r3, [r3, #8]
 800864c:	69fa      	ldr	r2, [r7, #28]
 800864e:	429a      	cmp	r2, r3
 8008650:	d902      	bls.n	8008658 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	689b      	ldr	r3, [r3, #8]
 8008656:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8008658:	69fb      	ldr	r3, [r7, #28]
 800865a:	3303      	adds	r3, #3
 800865c:	089b      	lsrs	r3, r3, #2
 800865e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008660:	e026      	b.n	80086b0 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	695a      	ldr	r2, [r3, #20]
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	699b      	ldr	r3, [r3, #24]
 800866a:	1ad3      	subs	r3, r2, r3
 800866c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	689b      	ldr	r3, [r3, #8]
 8008672:	69fa      	ldr	r2, [r7, #28]
 8008674:	429a      	cmp	r2, r3
 8008676:	d902      	bls.n	800867e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	689b      	ldr	r3, [r3, #8]
 800867c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800867e:	69fb      	ldr	r3, [r7, #28]
 8008680:	3303      	adds	r3, #3
 8008682:	089b      	lsrs	r3, r3, #2
 8008684:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	68d9      	ldr	r1, [r3, #12]
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	b2da      	uxtb	r2, r3
 800868e:	69fb      	ldr	r3, [r7, #28]
 8008690:	b29b      	uxth	r3, r3
 8008692:	6978      	ldr	r0, [r7, #20]
 8008694:	f006 fc46 	bl	800ef24 <USB_WritePacket>

    ep->xfer_buff  += len;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	68da      	ldr	r2, [r3, #12]
 800869c:	69fb      	ldr	r3, [r7, #28]
 800869e:	441a      	add	r2, r3
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	699a      	ldr	r2, [r3, #24]
 80086a8:	69fb      	ldr	r3, [r7, #28]
 80086aa:	441a      	add	r2, r3
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	015a      	lsls	r2, r3, #5
 80086b4:	693b      	ldr	r3, [r7, #16]
 80086b6:	4413      	add	r3, r2
 80086b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086bc:	699b      	ldr	r3, [r3, #24]
 80086be:	b29b      	uxth	r3, r3
 80086c0:	69ba      	ldr	r2, [r7, #24]
 80086c2:	429a      	cmp	r2, r3
 80086c4:	d809      	bhi.n	80086da <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	699a      	ldr	r2, [r3, #24]
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80086ce:	429a      	cmp	r2, r3
 80086d0:	d203      	bcs.n	80086da <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	695b      	ldr	r3, [r3, #20]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d1c3      	bne.n	8008662 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	695a      	ldr	r2, [r3, #20]
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	699b      	ldr	r3, [r3, #24]
 80086e2:	429a      	cmp	r2, r3
 80086e4:	d811      	bhi.n	800870a <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	f003 030f 	and.w	r3, r3, #15
 80086ec:	2201      	movs	r2, #1
 80086ee:	fa02 f303 	lsl.w	r3, r2, r3
 80086f2:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80086f4:	693b      	ldr	r3, [r7, #16]
 80086f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80086fc:	68bb      	ldr	r3, [r7, #8]
 80086fe:	43db      	mvns	r3, r3
 8008700:	6939      	ldr	r1, [r7, #16]
 8008702:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008706:	4013      	ands	r3, r2
 8008708:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800870a:	2300      	movs	r3, #0
}
 800870c:	4618      	mov	r0, r3
 800870e:	3720      	adds	r7, #32
 8008710:	46bd      	mov	sp, r7
 8008712:	bd80      	pop	{r7, pc}

08008714 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008714:	b580      	push	{r7, lr}
 8008716:	b086      	sub	sp, #24
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
 800871c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008724:	697b      	ldr	r3, [r7, #20]
 8008726:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008728:	697b      	ldr	r3, [r7, #20]
 800872a:	333c      	adds	r3, #60	; 0x3c
 800872c:	3304      	adds	r3, #4
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008732:	683b      	ldr	r3, [r7, #0]
 8008734:	015a      	lsls	r2, r3, #5
 8008736:	693b      	ldr	r3, [r7, #16]
 8008738:	4413      	add	r3, r2
 800873a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800873e:	689b      	ldr	r3, [r3, #8]
 8008740:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	4a19      	ldr	r2, [pc, #100]	; (80087ac <PCD_EP_OutXfrComplete_int+0x98>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d124      	bne.n	8008794 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800874a:	68bb      	ldr	r3, [r7, #8]
 800874c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008750:	2b00      	cmp	r3, #0
 8008752:	d00a      	beq.n	800876a <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	015a      	lsls	r2, r3, #5
 8008758:	693b      	ldr	r3, [r7, #16]
 800875a:	4413      	add	r3, r2
 800875c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008760:	461a      	mov	r2, r3
 8008762:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008766:	6093      	str	r3, [r2, #8]
 8008768:	e01a      	b.n	80087a0 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	f003 0320 	and.w	r3, r3, #32
 8008770:	2b00      	cmp	r3, #0
 8008772:	d008      	beq.n	8008786 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	015a      	lsls	r2, r3, #5
 8008778:	693b      	ldr	r3, [r7, #16]
 800877a:	4413      	add	r3, r2
 800877c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008780:	461a      	mov	r2, r3
 8008782:	2320      	movs	r3, #32
 8008784:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	b2db      	uxtb	r3, r3
 800878a:	4619      	mov	r1, r3
 800878c:	6878      	ldr	r0, [r7, #4]
 800878e:	f00b fdcb 	bl	8014328 <HAL_PCD_DataOutStageCallback>
 8008792:	e005      	b.n	80087a0 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	b2db      	uxtb	r3, r3
 8008798:	4619      	mov	r1, r3
 800879a:	6878      	ldr	r0, [r7, #4]
 800879c:	f00b fdc4 	bl	8014328 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80087a0:	2300      	movs	r3, #0
}
 80087a2:	4618      	mov	r0, r3
 80087a4:	3718      	adds	r7, #24
 80087a6:	46bd      	mov	sp, r7
 80087a8:	bd80      	pop	{r7, pc}
 80087aa:	bf00      	nop
 80087ac:	4f54310a 	.word	0x4f54310a

080087b0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b086      	sub	sp, #24
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
 80087b8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087c0:	697b      	ldr	r3, [r7, #20]
 80087c2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80087c4:	697b      	ldr	r3, [r7, #20]
 80087c6:	333c      	adds	r3, #60	; 0x3c
 80087c8:	3304      	adds	r3, #4
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	015a      	lsls	r2, r3, #5
 80087d2:	693b      	ldr	r3, [r7, #16]
 80087d4:	4413      	add	r3, r2
 80087d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087da:	689b      	ldr	r3, [r3, #8]
 80087dc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	4a0c      	ldr	r2, [pc, #48]	; (8008814 <PCD_EP_OutSetupPacket_int+0x64>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d90e      	bls.n	8008804 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80087e6:	68bb      	ldr	r3, [r7, #8]
 80087e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d009      	beq.n	8008804 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	015a      	lsls	r2, r3, #5
 80087f4:	693b      	ldr	r3, [r7, #16]
 80087f6:	4413      	add	r3, r2
 80087f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087fc:	461a      	mov	r2, r3
 80087fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008802:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f00b fd7d 	bl	8014304 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 800880a:	2300      	movs	r3, #0
}
 800880c:	4618      	mov	r0, r3
 800880e:	3718      	adds	r7, #24
 8008810:	46bd      	mov	sp, r7
 8008812:	bd80      	pop	{r7, pc}
 8008814:	4f54300a 	.word	0x4f54300a

08008818 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8008818:	b480      	push	{r7}
 800881a:	b085      	sub	sp, #20
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
 8008820:	460b      	mov	r3, r1
 8008822:	70fb      	strb	r3, [r7, #3]
 8008824:	4613      	mov	r3, r2
 8008826:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800882e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8008830:	78fb      	ldrb	r3, [r7, #3]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d107      	bne.n	8008846 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8008836:	883b      	ldrh	r3, [r7, #0]
 8008838:	0419      	lsls	r1, r3, #16
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	68ba      	ldr	r2, [r7, #8]
 8008840:	430a      	orrs	r2, r1
 8008842:	629a      	str	r2, [r3, #40]	; 0x28
 8008844:	e028      	b.n	8008898 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800884c:	0c1b      	lsrs	r3, r3, #16
 800884e:	68ba      	ldr	r2, [r7, #8]
 8008850:	4413      	add	r3, r2
 8008852:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008854:	2300      	movs	r3, #0
 8008856:	73fb      	strb	r3, [r7, #15]
 8008858:	e00d      	b.n	8008876 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681a      	ldr	r2, [r3, #0]
 800885e:	7bfb      	ldrb	r3, [r7, #15]
 8008860:	3340      	adds	r3, #64	; 0x40
 8008862:	009b      	lsls	r3, r3, #2
 8008864:	4413      	add	r3, r2
 8008866:	685b      	ldr	r3, [r3, #4]
 8008868:	0c1b      	lsrs	r3, r3, #16
 800886a:	68ba      	ldr	r2, [r7, #8]
 800886c:	4413      	add	r3, r2
 800886e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008870:	7bfb      	ldrb	r3, [r7, #15]
 8008872:	3301      	adds	r3, #1
 8008874:	73fb      	strb	r3, [r7, #15]
 8008876:	7bfa      	ldrb	r2, [r7, #15]
 8008878:	78fb      	ldrb	r3, [r7, #3]
 800887a:	3b01      	subs	r3, #1
 800887c:	429a      	cmp	r2, r3
 800887e:	d3ec      	bcc.n	800885a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8008880:	883b      	ldrh	r3, [r7, #0]
 8008882:	0418      	lsls	r0, r3, #16
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	6819      	ldr	r1, [r3, #0]
 8008888:	78fb      	ldrb	r3, [r7, #3]
 800888a:	3b01      	subs	r3, #1
 800888c:	68ba      	ldr	r2, [r7, #8]
 800888e:	4302      	orrs	r2, r0
 8008890:	3340      	adds	r3, #64	; 0x40
 8008892:	009b      	lsls	r3, r3, #2
 8008894:	440b      	add	r3, r1
 8008896:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8008898:	2300      	movs	r3, #0
}
 800889a:	4618      	mov	r0, r3
 800889c:	3714      	adds	r7, #20
 800889e:	46bd      	mov	sp, r7
 80088a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a4:	4770      	bx	lr

080088a6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80088a6:	b480      	push	{r7}
 80088a8:	b083      	sub	sp, #12
 80088aa:	af00      	add	r7, sp, #0
 80088ac:	6078      	str	r0, [r7, #4]
 80088ae:	460b      	mov	r3, r1
 80088b0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	887a      	ldrh	r2, [r7, #2]
 80088b8:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80088ba:	2300      	movs	r3, #0
}
 80088bc:	4618      	mov	r0, r3
 80088be:	370c      	adds	r7, #12
 80088c0:	46bd      	mov	sp, r7
 80088c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c6:	4770      	bx	lr

080088c8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80088c8:	b480      	push	{r7}
 80088ca:	b085      	sub	sp, #20
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2201      	movs	r2, #1
 80088da:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2200      	movs	r2, #0
 80088e2:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	699b      	ldr	r3, [r3, #24]
 80088ea:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80088fa:	f043 0303 	orr.w	r3, r3, #3
 80088fe:	68fa      	ldr	r2, [r7, #12]
 8008900:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8008902:	2300      	movs	r3, #0
}
 8008904:	4618      	mov	r0, r3
 8008906:	3714      	adds	r7, #20
 8008908:	46bd      	mov	sp, r7
 800890a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890e:	4770      	bx	lr

08008910 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8008910:	b480      	push	{r7}
 8008912:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008914:	4b05      	ldr	r3, [pc, #20]	; (800892c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	4a04      	ldr	r2, [pc, #16]	; (800892c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800891a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800891e:	6013      	str	r3, [r2, #0]
}
 8008920:	bf00      	nop
 8008922:	46bd      	mov	sp, r7
 8008924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008928:	4770      	bx	lr
 800892a:	bf00      	nop
 800892c:	40007000 	.word	0x40007000

08008930 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8008930:	b480      	push	{r7}
 8008932:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8008934:	4b04      	ldr	r3, [pc, #16]	; (8008948 <HAL_PWREx_GetVoltageRange+0x18>)
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800893c:	4618      	mov	r0, r3
 800893e:	46bd      	mov	sp, r7
 8008940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008944:	4770      	bx	lr
 8008946:	bf00      	nop
 8008948:	40007000 	.word	0x40007000

0800894c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800894c:	b480      	push	{r7}
 800894e:	b085      	sub	sp, #20
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800895a:	d130      	bne.n	80089be <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800895c:	4b23      	ldr	r3, [pc, #140]	; (80089ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008964:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008968:	d038      	beq.n	80089dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800896a:	4b20      	ldr	r3, [pc, #128]	; (80089ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008972:	4a1e      	ldr	r2, [pc, #120]	; (80089ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008974:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008978:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800897a:	4b1d      	ldr	r3, [pc, #116]	; (80089f0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	2232      	movs	r2, #50	; 0x32
 8008980:	fb02 f303 	mul.w	r3, r2, r3
 8008984:	4a1b      	ldr	r2, [pc, #108]	; (80089f4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8008986:	fba2 2303 	umull	r2, r3, r2, r3
 800898a:	0c9b      	lsrs	r3, r3, #18
 800898c:	3301      	adds	r3, #1
 800898e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008990:	e002      	b.n	8008998 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	3b01      	subs	r3, #1
 8008996:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008998:	4b14      	ldr	r3, [pc, #80]	; (80089ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800899a:	695b      	ldr	r3, [r3, #20]
 800899c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80089a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80089a4:	d102      	bne.n	80089ac <HAL_PWREx_ControlVoltageScaling+0x60>
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d1f2      	bne.n	8008992 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80089ac:	4b0f      	ldr	r3, [pc, #60]	; (80089ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80089ae:	695b      	ldr	r3, [r3, #20]
 80089b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80089b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80089b8:	d110      	bne.n	80089dc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80089ba:	2303      	movs	r3, #3
 80089bc:	e00f      	b.n	80089de <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80089be:	4b0b      	ldr	r3, [pc, #44]	; (80089ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80089c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80089ca:	d007      	beq.n	80089dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80089cc:	4b07      	ldr	r3, [pc, #28]	; (80089ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80089d4:	4a05      	ldr	r2, [pc, #20]	; (80089ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80089d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80089da:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80089dc:	2300      	movs	r3, #0
}
 80089de:	4618      	mov	r0, r3
 80089e0:	3714      	adds	r7, #20
 80089e2:	46bd      	mov	sp, r7
 80089e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e8:	4770      	bx	lr
 80089ea:	bf00      	nop
 80089ec:	40007000 	.word	0x40007000
 80089f0:	20000058 	.word	0x20000058
 80089f4:	431bde83 	.word	0x431bde83

080089f8 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80089f8:	b480      	push	{r7}
 80089fa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80089fc:	4b05      	ldr	r3, [pc, #20]	; (8008a14 <HAL_PWREx_EnableVddUSB+0x1c>)
 80089fe:	685b      	ldr	r3, [r3, #4]
 8008a00:	4a04      	ldr	r2, [pc, #16]	; (8008a14 <HAL_PWREx_EnableVddUSB+0x1c>)
 8008a02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008a06:	6053      	str	r3, [r2, #4]
}
 8008a08:	bf00      	nop
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a10:	4770      	bx	lr
 8008a12:	bf00      	nop
 8008a14:	40007000 	.word	0x40007000

08008a18 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8008a18:	b480      	push	{r7}
 8008a1a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8008a1c:	4b05      	ldr	r3, [pc, #20]	; (8008a34 <HAL_PWREx_EnableVddIO2+0x1c>)
 8008a1e:	685b      	ldr	r3, [r3, #4]
 8008a20:	4a04      	ldr	r2, [pc, #16]	; (8008a34 <HAL_PWREx_EnableVddIO2+0x1c>)
 8008a22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008a26:	6053      	str	r3, [r2, #4]
}
 8008a28:	bf00      	nop
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a30:	4770      	bx	lr
 8008a32:	bf00      	nop
 8008a34:	40007000 	.word	0x40007000

08008a38 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b086      	sub	sp, #24
 8008a3c:	af02      	add	r7, sp, #8
 8008a3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8008a40:	f7fc fcbe 	bl	80053c0 <HAL_GetTick>
 8008a44:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d101      	bne.n	8008a50 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8008a4c:	2301      	movs	r3, #1
 8008a4e:	e075      	b.n	8008b3c <HAL_QSPI_Init+0x104>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  /* Process locked */
  __HAL_LOCK(hqspi);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008a56:	b2db      	uxtb	r3, r3
 8008a58:	2b01      	cmp	r3, #1
 8008a5a:	d101      	bne.n	8008a60 <HAL_QSPI_Init+0x28>
 8008a5c:	2302      	movs	r3, #2
 8008a5e:	e06d      	b.n	8008b3c <HAL_QSPI_Init+0x104>
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2201      	movs	r2, #1
 8008a64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008a6e:	b2db      	uxtb	r3, r3
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d10b      	bne.n	8008a8c <HAL_QSPI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2200      	movs	r2, #0
 8008a78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f7fc f81d 	bl	8004abc <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8008a82:	f241 3188 	movw	r1, #5000	; 0x1388
 8008a86:	6878      	ldr	r0, [r7, #4]
 8008a88:	f000 f85e 	bl	8008b48 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	689b      	ldr	r3, [r3, #8]
 8008a9a:	3b01      	subs	r3, #1
 8008a9c:	021a      	lsls	r2, r3, #8
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	430a      	orrs	r2, r1
 8008aa4:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008aaa:	9300      	str	r3, [sp, #0]
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	2120      	movs	r1, #32
 8008ab2:	6878      	ldr	r0, [r7, #4]
 8008ab4:	f000 f856 	bl	8008b64 <QSPI_WaitFlagStateUntilTimeout>
 8008ab8:	4603      	mov	r3, r0
 8008aba:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8008abc:	7afb      	ldrb	r3, [r7, #11]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d137      	bne.n	8008b32 <HAL_QSPI_Init+0xfa>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008acc:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 8008ad0:	687a      	ldr	r2, [r7, #4]
 8008ad2:	6852      	ldr	r2, [r2, #4]
 8008ad4:	0611      	lsls	r1, r2, #24
 8008ad6:	687a      	ldr	r2, [r7, #4]
 8008ad8:	68d2      	ldr	r2, [r2, #12]
 8008ada:	4311      	orrs	r1, r2
 8008adc:	687a      	ldr	r2, [r7, #4]
 8008ade:	69d2      	ldr	r2, [r2, #28]
 8008ae0:	4311      	orrs	r1, r2
 8008ae2:	687a      	ldr	r2, [r7, #4]
 8008ae4:	6a12      	ldr	r2, [r2, #32]
 8008ae6:	4311      	orrs	r1, r2
 8008ae8:	687a      	ldr	r2, [r7, #4]
 8008aea:	6812      	ldr	r2, [r2, #0]
 8008aec:	430b      	orrs	r3, r1
 8008aee:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	685a      	ldr	r2, [r3, #4]
 8008af6:	4b13      	ldr	r3, [pc, #76]	; (8008b44 <HAL_QSPI_Init+0x10c>)
 8008af8:	4013      	ands	r3, r2
 8008afa:	687a      	ldr	r2, [r7, #4]
 8008afc:	6912      	ldr	r2, [r2, #16]
 8008afe:	0411      	lsls	r1, r2, #16
 8008b00:	687a      	ldr	r2, [r7, #4]
 8008b02:	6952      	ldr	r2, [r2, #20]
 8008b04:	4311      	orrs	r1, r2
 8008b06:	687a      	ldr	r2, [r7, #4]
 8008b08:	6992      	ldr	r2, [r2, #24]
 8008b0a:	4311      	orrs	r1, r2
 8008b0c:	687a      	ldr	r2, [r7, #4]
 8008b0e:	6812      	ldr	r2, [r2, #0]
 8008b10:	430b      	orrs	r3, r1
 8008b12:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	681a      	ldr	r2, [r3, #0]
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	f042 0201 	orr.w	r2, r2, #1
 8008b22:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2200      	movs	r2, #0
 8008b28:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2201      	movs	r2, #1
 8008b2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	2200      	movs	r2, #0
 8008b36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8008b3a:	7afb      	ldrb	r3, [r7, #11]
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	3710      	adds	r7, #16
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bd80      	pop	{r7, pc}
 8008b44:	ffe0f8fe 	.word	0xffe0f8fe

08008b48 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8008b48:	b480      	push	{r7}
 8008b4a:	b083      	sub	sp, #12
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
 8008b50:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	683a      	ldr	r2, [r7, #0]
 8008b56:	649a      	str	r2, [r3, #72]	; 0x48
}
 8008b58:	bf00      	nop
 8008b5a:	370c      	adds	r7, #12
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b62:	4770      	bx	lr

08008b64 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b084      	sub	sp, #16
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	60f8      	str	r0, [r7, #12]
 8008b6c:	60b9      	str	r1, [r7, #8]
 8008b6e:	603b      	str	r3, [r7, #0]
 8008b70:	4613      	mov	r3, r2
 8008b72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8008b74:	e01a      	b.n	8008bac <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b76:	69bb      	ldr	r3, [r7, #24]
 8008b78:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008b7c:	d016      	beq.n	8008bac <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b7e:	f7fc fc1f 	bl	80053c0 <HAL_GetTick>
 8008b82:	4602      	mov	r2, r0
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	1ad3      	subs	r3, r2, r3
 8008b88:	69ba      	ldr	r2, [r7, #24]
 8008b8a:	429a      	cmp	r2, r3
 8008b8c:	d302      	bcc.n	8008b94 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8008b8e:	69bb      	ldr	r3, [r7, #24]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d10b      	bne.n	8008bac <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	2204      	movs	r2, #4
 8008b98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ba0:	f043 0201 	orr.w	r2, r3, #1
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 8008ba8:	2301      	movs	r3, #1
 8008baa:	e00e      	b.n	8008bca <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	689a      	ldr	r2, [r3, #8]
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	4013      	ands	r3, r2
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	bf14      	ite	ne
 8008bba:	2301      	movne	r3, #1
 8008bbc:	2300      	moveq	r3, #0
 8008bbe:	b2db      	uxtb	r3, r3
 8008bc0:	461a      	mov	r2, r3
 8008bc2:	79fb      	ldrb	r3, [r7, #7]
 8008bc4:	429a      	cmp	r2, r3
 8008bc6:	d1d6      	bne.n	8008b76 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008bc8:	2300      	movs	r3, #0
}
 8008bca:	4618      	mov	r0, r3
 8008bcc:	3710      	adds	r7, #16
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	bd80      	pop	{r7, pc}
	...

08008bd4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b088      	sub	sp, #32
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d102      	bne.n	8008be8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8008be2:	2301      	movs	r3, #1
 8008be4:	f000 bc16 	b.w	8009414 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008be8:	4ba0      	ldr	r3, [pc, #640]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008bea:	689b      	ldr	r3, [r3, #8]
 8008bec:	f003 030c 	and.w	r3, r3, #12
 8008bf0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008bf2:	4b9e      	ldr	r3, [pc, #632]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008bf4:	68db      	ldr	r3, [r3, #12]
 8008bf6:	f003 0303 	and.w	r3, r3, #3
 8008bfa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f003 0310 	and.w	r3, r3, #16
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	f000 80e4 	beq.w	8008dd2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8008c0a:	69bb      	ldr	r3, [r7, #24]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d007      	beq.n	8008c20 <HAL_RCC_OscConfig+0x4c>
 8008c10:	69bb      	ldr	r3, [r7, #24]
 8008c12:	2b0c      	cmp	r3, #12
 8008c14:	f040 808b 	bne.w	8008d2e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8008c18:	697b      	ldr	r3, [r7, #20]
 8008c1a:	2b01      	cmp	r3, #1
 8008c1c:	f040 8087 	bne.w	8008d2e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008c20:	4b92      	ldr	r3, [pc, #584]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f003 0302 	and.w	r3, r3, #2
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d005      	beq.n	8008c38 <HAL_RCC_OscConfig+0x64>
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	699b      	ldr	r3, [r3, #24]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d101      	bne.n	8008c38 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8008c34:	2301      	movs	r3, #1
 8008c36:	e3ed      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	6a1a      	ldr	r2, [r3, #32]
 8008c3c:	4b8b      	ldr	r3, [pc, #556]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	f003 0308 	and.w	r3, r3, #8
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d004      	beq.n	8008c52 <HAL_RCC_OscConfig+0x7e>
 8008c48:	4b88      	ldr	r3, [pc, #544]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008c50:	e005      	b.n	8008c5e <HAL_RCC_OscConfig+0x8a>
 8008c52:	4b86      	ldr	r3, [pc, #536]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008c54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008c58:	091b      	lsrs	r3, r3, #4
 8008c5a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d223      	bcs.n	8008caa <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	6a1b      	ldr	r3, [r3, #32]
 8008c66:	4618      	mov	r0, r3
 8008c68:	f000 fdb0 	bl	80097cc <RCC_SetFlashLatencyFromMSIRange>
 8008c6c:	4603      	mov	r3, r0
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d001      	beq.n	8008c76 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8008c72:	2301      	movs	r3, #1
 8008c74:	e3ce      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008c76:	4b7d      	ldr	r3, [pc, #500]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	4a7c      	ldr	r2, [pc, #496]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008c7c:	f043 0308 	orr.w	r3, r3, #8
 8008c80:	6013      	str	r3, [r2, #0]
 8008c82:	4b7a      	ldr	r3, [pc, #488]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6a1b      	ldr	r3, [r3, #32]
 8008c8e:	4977      	ldr	r1, [pc, #476]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008c90:	4313      	orrs	r3, r2
 8008c92:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008c94:	4b75      	ldr	r3, [pc, #468]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008c96:	685b      	ldr	r3, [r3, #4]
 8008c98:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	69db      	ldr	r3, [r3, #28]
 8008ca0:	021b      	lsls	r3, r3, #8
 8008ca2:	4972      	ldr	r1, [pc, #456]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008ca4:	4313      	orrs	r3, r2
 8008ca6:	604b      	str	r3, [r1, #4]
 8008ca8:	e025      	b.n	8008cf6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008caa:	4b70      	ldr	r3, [pc, #448]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	4a6f      	ldr	r2, [pc, #444]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008cb0:	f043 0308 	orr.w	r3, r3, #8
 8008cb4:	6013      	str	r3, [r2, #0]
 8008cb6:	4b6d      	ldr	r3, [pc, #436]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6a1b      	ldr	r3, [r3, #32]
 8008cc2:	496a      	ldr	r1, [pc, #424]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008cc4:	4313      	orrs	r3, r2
 8008cc6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008cc8:	4b68      	ldr	r3, [pc, #416]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008cca:	685b      	ldr	r3, [r3, #4]
 8008ccc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	69db      	ldr	r3, [r3, #28]
 8008cd4:	021b      	lsls	r3, r3, #8
 8008cd6:	4965      	ldr	r1, [pc, #404]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008cd8:	4313      	orrs	r3, r2
 8008cda:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008cdc:	69bb      	ldr	r3, [r7, #24]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d109      	bne.n	8008cf6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6a1b      	ldr	r3, [r3, #32]
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	f000 fd70 	bl	80097cc <RCC_SetFlashLatencyFromMSIRange>
 8008cec:	4603      	mov	r3, r0
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d001      	beq.n	8008cf6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8008cf2:	2301      	movs	r3, #1
 8008cf4:	e38e      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008cf6:	f000 fc75 	bl	80095e4 <HAL_RCC_GetSysClockFreq>
 8008cfa:	4601      	mov	r1, r0
 8008cfc:	4b5b      	ldr	r3, [pc, #364]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008cfe:	689b      	ldr	r3, [r3, #8]
 8008d00:	091b      	lsrs	r3, r3, #4
 8008d02:	f003 030f 	and.w	r3, r3, #15
 8008d06:	4a5a      	ldr	r2, [pc, #360]	; (8008e70 <HAL_RCC_OscConfig+0x29c>)
 8008d08:	5cd3      	ldrb	r3, [r2, r3]
 8008d0a:	f003 031f 	and.w	r3, r3, #31
 8008d0e:	fa21 f303 	lsr.w	r3, r1, r3
 8008d12:	4a58      	ldr	r2, [pc, #352]	; (8008e74 <HAL_RCC_OscConfig+0x2a0>)
 8008d14:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8008d16:	4b58      	ldr	r3, [pc, #352]	; (8008e78 <HAL_RCC_OscConfig+0x2a4>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	f7fc f8e6 	bl	8004eec <HAL_InitTick>
 8008d20:	4603      	mov	r3, r0
 8008d22:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8008d24:	7bfb      	ldrb	r3, [r7, #15]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d052      	beq.n	8008dd0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8008d2a:	7bfb      	ldrb	r3, [r7, #15]
 8008d2c:	e372      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	699b      	ldr	r3, [r3, #24]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d032      	beq.n	8008d9c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8008d36:	4b4d      	ldr	r3, [pc, #308]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	4a4c      	ldr	r2, [pc, #304]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008d3c:	f043 0301 	orr.w	r3, r3, #1
 8008d40:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008d42:	f7fc fb3d 	bl	80053c0 <HAL_GetTick>
 8008d46:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008d48:	e008      	b.n	8008d5c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008d4a:	f7fc fb39 	bl	80053c0 <HAL_GetTick>
 8008d4e:	4602      	mov	r2, r0
 8008d50:	693b      	ldr	r3, [r7, #16]
 8008d52:	1ad3      	subs	r3, r2, r3
 8008d54:	2b02      	cmp	r3, #2
 8008d56:	d901      	bls.n	8008d5c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8008d58:	2303      	movs	r3, #3
 8008d5a:	e35b      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008d5c:	4b43      	ldr	r3, [pc, #268]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	f003 0302 	and.w	r3, r3, #2
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d0f0      	beq.n	8008d4a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008d68:	4b40      	ldr	r3, [pc, #256]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	4a3f      	ldr	r2, [pc, #252]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008d6e:	f043 0308 	orr.w	r3, r3, #8
 8008d72:	6013      	str	r3, [r2, #0]
 8008d74:	4b3d      	ldr	r3, [pc, #244]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	6a1b      	ldr	r3, [r3, #32]
 8008d80:	493a      	ldr	r1, [pc, #232]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008d82:	4313      	orrs	r3, r2
 8008d84:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008d86:	4b39      	ldr	r3, [pc, #228]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008d88:	685b      	ldr	r3, [r3, #4]
 8008d8a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	69db      	ldr	r3, [r3, #28]
 8008d92:	021b      	lsls	r3, r3, #8
 8008d94:	4935      	ldr	r1, [pc, #212]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008d96:	4313      	orrs	r3, r2
 8008d98:	604b      	str	r3, [r1, #4]
 8008d9a:	e01a      	b.n	8008dd2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8008d9c:	4b33      	ldr	r3, [pc, #204]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	4a32      	ldr	r2, [pc, #200]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008da2:	f023 0301 	bic.w	r3, r3, #1
 8008da6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008da8:	f7fc fb0a 	bl	80053c0 <HAL_GetTick>
 8008dac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008dae:	e008      	b.n	8008dc2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008db0:	f7fc fb06 	bl	80053c0 <HAL_GetTick>
 8008db4:	4602      	mov	r2, r0
 8008db6:	693b      	ldr	r3, [r7, #16]
 8008db8:	1ad3      	subs	r3, r2, r3
 8008dba:	2b02      	cmp	r3, #2
 8008dbc:	d901      	bls.n	8008dc2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8008dbe:	2303      	movs	r3, #3
 8008dc0:	e328      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008dc2:	4b2a      	ldr	r3, [pc, #168]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f003 0302 	and.w	r3, r3, #2
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d1f0      	bne.n	8008db0 <HAL_RCC_OscConfig+0x1dc>
 8008dce:	e000      	b.n	8008dd2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008dd0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f003 0301 	and.w	r3, r3, #1
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d073      	beq.n	8008ec6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8008dde:	69bb      	ldr	r3, [r7, #24]
 8008de0:	2b08      	cmp	r3, #8
 8008de2:	d005      	beq.n	8008df0 <HAL_RCC_OscConfig+0x21c>
 8008de4:	69bb      	ldr	r3, [r7, #24]
 8008de6:	2b0c      	cmp	r3, #12
 8008de8:	d10e      	bne.n	8008e08 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8008dea:	697b      	ldr	r3, [r7, #20]
 8008dec:	2b03      	cmp	r3, #3
 8008dee:	d10b      	bne.n	8008e08 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008df0:	4b1e      	ldr	r3, [pc, #120]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d063      	beq.n	8008ec4 <HAL_RCC_OscConfig+0x2f0>
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	685b      	ldr	r3, [r3, #4]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d15f      	bne.n	8008ec4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8008e04:	2301      	movs	r3, #1
 8008e06:	e305      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	685b      	ldr	r3, [r3, #4]
 8008e0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008e10:	d106      	bne.n	8008e20 <HAL_RCC_OscConfig+0x24c>
 8008e12:	4b16      	ldr	r3, [pc, #88]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	4a15      	ldr	r2, [pc, #84]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008e18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e1c:	6013      	str	r3, [r2, #0]
 8008e1e:	e01d      	b.n	8008e5c <HAL_RCC_OscConfig+0x288>
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	685b      	ldr	r3, [r3, #4]
 8008e24:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008e28:	d10c      	bne.n	8008e44 <HAL_RCC_OscConfig+0x270>
 8008e2a:	4b10      	ldr	r3, [pc, #64]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	4a0f      	ldr	r2, [pc, #60]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008e30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008e34:	6013      	str	r3, [r2, #0]
 8008e36:	4b0d      	ldr	r3, [pc, #52]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	4a0c      	ldr	r2, [pc, #48]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008e3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e40:	6013      	str	r3, [r2, #0]
 8008e42:	e00b      	b.n	8008e5c <HAL_RCC_OscConfig+0x288>
 8008e44:	4b09      	ldr	r3, [pc, #36]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	4a08      	ldr	r2, [pc, #32]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008e4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008e4e:	6013      	str	r3, [r2, #0]
 8008e50:	4b06      	ldr	r3, [pc, #24]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	4a05      	ldr	r2, [pc, #20]	; (8008e6c <HAL_RCC_OscConfig+0x298>)
 8008e56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008e5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	685b      	ldr	r3, [r3, #4]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d01b      	beq.n	8008e9c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e64:	f7fc faac 	bl	80053c0 <HAL_GetTick>
 8008e68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008e6a:	e010      	b.n	8008e8e <HAL_RCC_OscConfig+0x2ba>
 8008e6c:	40021000 	.word	0x40021000
 8008e70:	08017e68 	.word	0x08017e68
 8008e74:	20000058 	.word	0x20000058
 8008e78:	2000005c 	.word	0x2000005c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008e7c:	f7fc faa0 	bl	80053c0 <HAL_GetTick>
 8008e80:	4602      	mov	r2, r0
 8008e82:	693b      	ldr	r3, [r7, #16]
 8008e84:	1ad3      	subs	r3, r2, r3
 8008e86:	2b64      	cmp	r3, #100	; 0x64
 8008e88:	d901      	bls.n	8008e8e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8008e8a:	2303      	movs	r3, #3
 8008e8c:	e2c2      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008e8e:	4baf      	ldr	r3, [pc, #700]	; (800914c <HAL_RCC_OscConfig+0x578>)
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d0f0      	beq.n	8008e7c <HAL_RCC_OscConfig+0x2a8>
 8008e9a:	e014      	b.n	8008ec6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e9c:	f7fc fa90 	bl	80053c0 <HAL_GetTick>
 8008ea0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008ea2:	e008      	b.n	8008eb6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008ea4:	f7fc fa8c 	bl	80053c0 <HAL_GetTick>
 8008ea8:	4602      	mov	r2, r0
 8008eaa:	693b      	ldr	r3, [r7, #16]
 8008eac:	1ad3      	subs	r3, r2, r3
 8008eae:	2b64      	cmp	r3, #100	; 0x64
 8008eb0:	d901      	bls.n	8008eb6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8008eb2:	2303      	movs	r3, #3
 8008eb4:	e2ae      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008eb6:	4ba5      	ldr	r3, [pc, #660]	; (800914c <HAL_RCC_OscConfig+0x578>)
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d1f0      	bne.n	8008ea4 <HAL_RCC_OscConfig+0x2d0>
 8008ec2:	e000      	b.n	8008ec6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008ec4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f003 0302 	and.w	r3, r3, #2
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d060      	beq.n	8008f94 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8008ed2:	69bb      	ldr	r3, [r7, #24]
 8008ed4:	2b04      	cmp	r3, #4
 8008ed6:	d005      	beq.n	8008ee4 <HAL_RCC_OscConfig+0x310>
 8008ed8:	69bb      	ldr	r3, [r7, #24]
 8008eda:	2b0c      	cmp	r3, #12
 8008edc:	d119      	bne.n	8008f12 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8008ede:	697b      	ldr	r3, [r7, #20]
 8008ee0:	2b02      	cmp	r3, #2
 8008ee2:	d116      	bne.n	8008f12 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008ee4:	4b99      	ldr	r3, [pc, #612]	; (800914c <HAL_RCC_OscConfig+0x578>)
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d005      	beq.n	8008efc <HAL_RCC_OscConfig+0x328>
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	68db      	ldr	r3, [r3, #12]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d101      	bne.n	8008efc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8008ef8:	2301      	movs	r3, #1
 8008efa:	e28b      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008efc:	4b93      	ldr	r3, [pc, #588]	; (800914c <HAL_RCC_OscConfig+0x578>)
 8008efe:	685b      	ldr	r3, [r3, #4]
 8008f00:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	691b      	ldr	r3, [r3, #16]
 8008f08:	061b      	lsls	r3, r3, #24
 8008f0a:	4990      	ldr	r1, [pc, #576]	; (800914c <HAL_RCC_OscConfig+0x578>)
 8008f0c:	4313      	orrs	r3, r2
 8008f0e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008f10:	e040      	b.n	8008f94 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	68db      	ldr	r3, [r3, #12]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d023      	beq.n	8008f62 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008f1a:	4b8c      	ldr	r3, [pc, #560]	; (800914c <HAL_RCC_OscConfig+0x578>)
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	4a8b      	ldr	r2, [pc, #556]	; (800914c <HAL_RCC_OscConfig+0x578>)
 8008f20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008f24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f26:	f7fc fa4b 	bl	80053c0 <HAL_GetTick>
 8008f2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008f2c:	e008      	b.n	8008f40 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008f2e:	f7fc fa47 	bl	80053c0 <HAL_GetTick>
 8008f32:	4602      	mov	r2, r0
 8008f34:	693b      	ldr	r3, [r7, #16]
 8008f36:	1ad3      	subs	r3, r2, r3
 8008f38:	2b02      	cmp	r3, #2
 8008f3a:	d901      	bls.n	8008f40 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8008f3c:	2303      	movs	r3, #3
 8008f3e:	e269      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008f40:	4b82      	ldr	r3, [pc, #520]	; (800914c <HAL_RCC_OscConfig+0x578>)
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d0f0      	beq.n	8008f2e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008f4c:	4b7f      	ldr	r3, [pc, #508]	; (800914c <HAL_RCC_OscConfig+0x578>)
 8008f4e:	685b      	ldr	r3, [r3, #4]
 8008f50:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	691b      	ldr	r3, [r3, #16]
 8008f58:	061b      	lsls	r3, r3, #24
 8008f5a:	497c      	ldr	r1, [pc, #496]	; (800914c <HAL_RCC_OscConfig+0x578>)
 8008f5c:	4313      	orrs	r3, r2
 8008f5e:	604b      	str	r3, [r1, #4]
 8008f60:	e018      	b.n	8008f94 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008f62:	4b7a      	ldr	r3, [pc, #488]	; (800914c <HAL_RCC_OscConfig+0x578>)
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	4a79      	ldr	r2, [pc, #484]	; (800914c <HAL_RCC_OscConfig+0x578>)
 8008f68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008f6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f6e:	f7fc fa27 	bl	80053c0 <HAL_GetTick>
 8008f72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008f74:	e008      	b.n	8008f88 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008f76:	f7fc fa23 	bl	80053c0 <HAL_GetTick>
 8008f7a:	4602      	mov	r2, r0
 8008f7c:	693b      	ldr	r3, [r7, #16]
 8008f7e:	1ad3      	subs	r3, r2, r3
 8008f80:	2b02      	cmp	r3, #2
 8008f82:	d901      	bls.n	8008f88 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8008f84:	2303      	movs	r3, #3
 8008f86:	e245      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008f88:	4b70      	ldr	r3, [pc, #448]	; (800914c <HAL_RCC_OscConfig+0x578>)
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d1f0      	bne.n	8008f76 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f003 0308 	and.w	r3, r3, #8
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d03c      	beq.n	800901a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	695b      	ldr	r3, [r3, #20]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d01c      	beq.n	8008fe2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008fa8:	4b68      	ldr	r3, [pc, #416]	; (800914c <HAL_RCC_OscConfig+0x578>)
 8008faa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008fae:	4a67      	ldr	r2, [pc, #412]	; (800914c <HAL_RCC_OscConfig+0x578>)
 8008fb0:	f043 0301 	orr.w	r3, r3, #1
 8008fb4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008fb8:	f7fc fa02 	bl	80053c0 <HAL_GetTick>
 8008fbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008fbe:	e008      	b.n	8008fd2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008fc0:	f7fc f9fe 	bl	80053c0 <HAL_GetTick>
 8008fc4:	4602      	mov	r2, r0
 8008fc6:	693b      	ldr	r3, [r7, #16]
 8008fc8:	1ad3      	subs	r3, r2, r3
 8008fca:	2b02      	cmp	r3, #2
 8008fcc:	d901      	bls.n	8008fd2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8008fce:	2303      	movs	r3, #3
 8008fd0:	e220      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008fd2:	4b5e      	ldr	r3, [pc, #376]	; (800914c <HAL_RCC_OscConfig+0x578>)
 8008fd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008fd8:	f003 0302 	and.w	r3, r3, #2
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d0ef      	beq.n	8008fc0 <HAL_RCC_OscConfig+0x3ec>
 8008fe0:	e01b      	b.n	800901a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008fe2:	4b5a      	ldr	r3, [pc, #360]	; (800914c <HAL_RCC_OscConfig+0x578>)
 8008fe4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008fe8:	4a58      	ldr	r2, [pc, #352]	; (800914c <HAL_RCC_OscConfig+0x578>)
 8008fea:	f023 0301 	bic.w	r3, r3, #1
 8008fee:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ff2:	f7fc f9e5 	bl	80053c0 <HAL_GetTick>
 8008ff6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008ff8:	e008      	b.n	800900c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008ffa:	f7fc f9e1 	bl	80053c0 <HAL_GetTick>
 8008ffe:	4602      	mov	r2, r0
 8009000:	693b      	ldr	r3, [r7, #16]
 8009002:	1ad3      	subs	r3, r2, r3
 8009004:	2b02      	cmp	r3, #2
 8009006:	d901      	bls.n	800900c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8009008:	2303      	movs	r3, #3
 800900a:	e203      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800900c:	4b4f      	ldr	r3, [pc, #316]	; (800914c <HAL_RCC_OscConfig+0x578>)
 800900e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009012:	f003 0302 	and.w	r3, r3, #2
 8009016:	2b00      	cmp	r3, #0
 8009018:	d1ef      	bne.n	8008ffa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f003 0304 	and.w	r3, r3, #4
 8009022:	2b00      	cmp	r3, #0
 8009024:	f000 80a6 	beq.w	8009174 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009028:	2300      	movs	r3, #0
 800902a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800902c:	4b47      	ldr	r3, [pc, #284]	; (800914c <HAL_RCC_OscConfig+0x578>)
 800902e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009030:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009034:	2b00      	cmp	r3, #0
 8009036:	d10d      	bne.n	8009054 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009038:	4b44      	ldr	r3, [pc, #272]	; (800914c <HAL_RCC_OscConfig+0x578>)
 800903a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800903c:	4a43      	ldr	r2, [pc, #268]	; (800914c <HAL_RCC_OscConfig+0x578>)
 800903e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009042:	6593      	str	r3, [r2, #88]	; 0x58
 8009044:	4b41      	ldr	r3, [pc, #260]	; (800914c <HAL_RCC_OscConfig+0x578>)
 8009046:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009048:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800904c:	60bb      	str	r3, [r7, #8]
 800904e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009050:	2301      	movs	r3, #1
 8009052:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009054:	4b3e      	ldr	r3, [pc, #248]	; (8009150 <HAL_RCC_OscConfig+0x57c>)
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800905c:	2b00      	cmp	r3, #0
 800905e:	d118      	bne.n	8009092 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009060:	4b3b      	ldr	r3, [pc, #236]	; (8009150 <HAL_RCC_OscConfig+0x57c>)
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	4a3a      	ldr	r2, [pc, #232]	; (8009150 <HAL_RCC_OscConfig+0x57c>)
 8009066:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800906a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800906c:	f7fc f9a8 	bl	80053c0 <HAL_GetTick>
 8009070:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009072:	e008      	b.n	8009086 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009074:	f7fc f9a4 	bl	80053c0 <HAL_GetTick>
 8009078:	4602      	mov	r2, r0
 800907a:	693b      	ldr	r3, [r7, #16]
 800907c:	1ad3      	subs	r3, r2, r3
 800907e:	2b02      	cmp	r3, #2
 8009080:	d901      	bls.n	8009086 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8009082:	2303      	movs	r3, #3
 8009084:	e1c6      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009086:	4b32      	ldr	r3, [pc, #200]	; (8009150 <HAL_RCC_OscConfig+0x57c>)
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800908e:	2b00      	cmp	r3, #0
 8009090:	d0f0      	beq.n	8009074 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	689b      	ldr	r3, [r3, #8]
 8009096:	2b01      	cmp	r3, #1
 8009098:	d108      	bne.n	80090ac <HAL_RCC_OscConfig+0x4d8>
 800909a:	4b2c      	ldr	r3, [pc, #176]	; (800914c <HAL_RCC_OscConfig+0x578>)
 800909c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80090a0:	4a2a      	ldr	r2, [pc, #168]	; (800914c <HAL_RCC_OscConfig+0x578>)
 80090a2:	f043 0301 	orr.w	r3, r3, #1
 80090a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80090aa:	e024      	b.n	80090f6 <HAL_RCC_OscConfig+0x522>
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	689b      	ldr	r3, [r3, #8]
 80090b0:	2b05      	cmp	r3, #5
 80090b2:	d110      	bne.n	80090d6 <HAL_RCC_OscConfig+0x502>
 80090b4:	4b25      	ldr	r3, [pc, #148]	; (800914c <HAL_RCC_OscConfig+0x578>)
 80090b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80090ba:	4a24      	ldr	r2, [pc, #144]	; (800914c <HAL_RCC_OscConfig+0x578>)
 80090bc:	f043 0304 	orr.w	r3, r3, #4
 80090c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80090c4:	4b21      	ldr	r3, [pc, #132]	; (800914c <HAL_RCC_OscConfig+0x578>)
 80090c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80090ca:	4a20      	ldr	r2, [pc, #128]	; (800914c <HAL_RCC_OscConfig+0x578>)
 80090cc:	f043 0301 	orr.w	r3, r3, #1
 80090d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80090d4:	e00f      	b.n	80090f6 <HAL_RCC_OscConfig+0x522>
 80090d6:	4b1d      	ldr	r3, [pc, #116]	; (800914c <HAL_RCC_OscConfig+0x578>)
 80090d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80090dc:	4a1b      	ldr	r2, [pc, #108]	; (800914c <HAL_RCC_OscConfig+0x578>)
 80090de:	f023 0301 	bic.w	r3, r3, #1
 80090e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80090e6:	4b19      	ldr	r3, [pc, #100]	; (800914c <HAL_RCC_OscConfig+0x578>)
 80090e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80090ec:	4a17      	ldr	r2, [pc, #92]	; (800914c <HAL_RCC_OscConfig+0x578>)
 80090ee:	f023 0304 	bic.w	r3, r3, #4
 80090f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	689b      	ldr	r3, [r3, #8]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d016      	beq.n	800912c <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80090fe:	f7fc f95f 	bl	80053c0 <HAL_GetTick>
 8009102:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009104:	e00a      	b.n	800911c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009106:	f7fc f95b 	bl	80053c0 <HAL_GetTick>
 800910a:	4602      	mov	r2, r0
 800910c:	693b      	ldr	r3, [r7, #16]
 800910e:	1ad3      	subs	r3, r2, r3
 8009110:	f241 3288 	movw	r2, #5000	; 0x1388
 8009114:	4293      	cmp	r3, r2
 8009116:	d901      	bls.n	800911c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8009118:	2303      	movs	r3, #3
 800911a:	e17b      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800911c:	4b0b      	ldr	r3, [pc, #44]	; (800914c <HAL_RCC_OscConfig+0x578>)
 800911e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009122:	f003 0302 	and.w	r3, r3, #2
 8009126:	2b00      	cmp	r3, #0
 8009128:	d0ed      	beq.n	8009106 <HAL_RCC_OscConfig+0x532>
 800912a:	e01a      	b.n	8009162 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800912c:	f7fc f948 	bl	80053c0 <HAL_GetTick>
 8009130:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009132:	e00f      	b.n	8009154 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009134:	f7fc f944 	bl	80053c0 <HAL_GetTick>
 8009138:	4602      	mov	r2, r0
 800913a:	693b      	ldr	r3, [r7, #16]
 800913c:	1ad3      	subs	r3, r2, r3
 800913e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009142:	4293      	cmp	r3, r2
 8009144:	d906      	bls.n	8009154 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8009146:	2303      	movs	r3, #3
 8009148:	e164      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
 800914a:	bf00      	nop
 800914c:	40021000 	.word	0x40021000
 8009150:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009154:	4ba8      	ldr	r3, [pc, #672]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 8009156:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800915a:	f003 0302 	and.w	r3, r3, #2
 800915e:	2b00      	cmp	r3, #0
 8009160:	d1e8      	bne.n	8009134 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009162:	7ffb      	ldrb	r3, [r7, #31]
 8009164:	2b01      	cmp	r3, #1
 8009166:	d105      	bne.n	8009174 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009168:	4ba3      	ldr	r3, [pc, #652]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 800916a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800916c:	4aa2      	ldr	r2, [pc, #648]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 800916e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009172:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	f003 0320 	and.w	r3, r3, #32
 800917c:	2b00      	cmp	r3, #0
 800917e:	d03c      	beq.n	80091fa <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009184:	2b00      	cmp	r3, #0
 8009186:	d01c      	beq.n	80091c2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009188:	4b9b      	ldr	r3, [pc, #620]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 800918a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800918e:	4a9a      	ldr	r2, [pc, #616]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 8009190:	f043 0301 	orr.w	r3, r3, #1
 8009194:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009198:	f7fc f912 	bl	80053c0 <HAL_GetTick>
 800919c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800919e:	e008      	b.n	80091b2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80091a0:	f7fc f90e 	bl	80053c0 <HAL_GetTick>
 80091a4:	4602      	mov	r2, r0
 80091a6:	693b      	ldr	r3, [r7, #16]
 80091a8:	1ad3      	subs	r3, r2, r3
 80091aa:	2b02      	cmp	r3, #2
 80091ac:	d901      	bls.n	80091b2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80091ae:	2303      	movs	r3, #3
 80091b0:	e130      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80091b2:	4b91      	ldr	r3, [pc, #580]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 80091b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80091b8:	f003 0302 	and.w	r3, r3, #2
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d0ef      	beq.n	80091a0 <HAL_RCC_OscConfig+0x5cc>
 80091c0:	e01b      	b.n	80091fa <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80091c2:	4b8d      	ldr	r3, [pc, #564]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 80091c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80091c8:	4a8b      	ldr	r2, [pc, #556]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 80091ca:	f023 0301 	bic.w	r3, r3, #1
 80091ce:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80091d2:	f7fc f8f5 	bl	80053c0 <HAL_GetTick>
 80091d6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80091d8:	e008      	b.n	80091ec <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80091da:	f7fc f8f1 	bl	80053c0 <HAL_GetTick>
 80091de:	4602      	mov	r2, r0
 80091e0:	693b      	ldr	r3, [r7, #16]
 80091e2:	1ad3      	subs	r3, r2, r3
 80091e4:	2b02      	cmp	r3, #2
 80091e6:	d901      	bls.n	80091ec <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80091e8:	2303      	movs	r3, #3
 80091ea:	e113      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80091ec:	4b82      	ldr	r3, [pc, #520]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 80091ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80091f2:	f003 0302 	and.w	r3, r3, #2
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d1ef      	bne.n	80091da <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091fe:	2b00      	cmp	r3, #0
 8009200:	f000 8107 	beq.w	8009412 <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009208:	2b02      	cmp	r3, #2
 800920a:	f040 80cb 	bne.w	80093a4 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800920e:	4b7a      	ldr	r3, [pc, #488]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 8009210:	68db      	ldr	r3, [r3, #12]
 8009212:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009214:	697b      	ldr	r3, [r7, #20]
 8009216:	f003 0203 	and.w	r2, r3, #3
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800921e:	429a      	cmp	r2, r3
 8009220:	d12c      	bne.n	800927c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009222:	697b      	ldr	r3, [r7, #20]
 8009224:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800922c:	3b01      	subs	r3, #1
 800922e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009230:	429a      	cmp	r2, r3
 8009232:	d123      	bne.n	800927c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009234:	697b      	ldr	r3, [r7, #20]
 8009236:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800923e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009240:	429a      	cmp	r2, r3
 8009242:	d11b      	bne.n	800927c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009244:	697b      	ldr	r3, [r7, #20]
 8009246:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800924e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009250:	429a      	cmp	r2, r3
 8009252:	d113      	bne.n	800927c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009254:	697b      	ldr	r3, [r7, #20]
 8009256:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800925e:	085b      	lsrs	r3, r3, #1
 8009260:	3b01      	subs	r3, #1
 8009262:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009264:	429a      	cmp	r2, r3
 8009266:	d109      	bne.n	800927c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009268:	697b      	ldr	r3, [r7, #20]
 800926a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009272:	085b      	lsrs	r3, r3, #1
 8009274:	3b01      	subs	r3, #1
 8009276:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009278:	429a      	cmp	r2, r3
 800927a:	d06d      	beq.n	8009358 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800927c:	69bb      	ldr	r3, [r7, #24]
 800927e:	2b0c      	cmp	r3, #12
 8009280:	d068      	beq.n	8009354 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8009282:	4b5d      	ldr	r3, [pc, #372]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800928a:	2b00      	cmp	r3, #0
 800928c:	d105      	bne.n	800929a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800928e:	4b5a      	ldr	r3, [pc, #360]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009296:	2b00      	cmp	r3, #0
 8009298:	d001      	beq.n	800929e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800929a:	2301      	movs	r3, #1
 800929c:	e0ba      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800929e:	4b56      	ldr	r3, [pc, #344]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	4a55      	ldr	r2, [pc, #340]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 80092a4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80092a8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80092aa:	f7fc f889 	bl	80053c0 <HAL_GetTick>
 80092ae:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80092b0:	e008      	b.n	80092c4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80092b2:	f7fc f885 	bl	80053c0 <HAL_GetTick>
 80092b6:	4602      	mov	r2, r0
 80092b8:	693b      	ldr	r3, [r7, #16]
 80092ba:	1ad3      	subs	r3, r2, r3
 80092bc:	2b02      	cmp	r3, #2
 80092be:	d901      	bls.n	80092c4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80092c0:	2303      	movs	r3, #3
 80092c2:	e0a7      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80092c4:	4b4c      	ldr	r3, [pc, #304]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d1f0      	bne.n	80092b2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80092d0:	4b49      	ldr	r3, [pc, #292]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 80092d2:	68da      	ldr	r2, [r3, #12]
 80092d4:	4b49      	ldr	r3, [pc, #292]	; (80093fc <HAL_RCC_OscConfig+0x828>)
 80092d6:	4013      	ands	r3, r2
 80092d8:	687a      	ldr	r2, [r7, #4]
 80092da:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80092dc:	687a      	ldr	r2, [r7, #4]
 80092de:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80092e0:	3a01      	subs	r2, #1
 80092e2:	0112      	lsls	r2, r2, #4
 80092e4:	4311      	orrs	r1, r2
 80092e6:	687a      	ldr	r2, [r7, #4]
 80092e8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80092ea:	0212      	lsls	r2, r2, #8
 80092ec:	4311      	orrs	r1, r2
 80092ee:	687a      	ldr	r2, [r7, #4]
 80092f0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80092f2:	0852      	lsrs	r2, r2, #1
 80092f4:	3a01      	subs	r2, #1
 80092f6:	0552      	lsls	r2, r2, #21
 80092f8:	4311      	orrs	r1, r2
 80092fa:	687a      	ldr	r2, [r7, #4]
 80092fc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80092fe:	0852      	lsrs	r2, r2, #1
 8009300:	3a01      	subs	r2, #1
 8009302:	0652      	lsls	r2, r2, #25
 8009304:	4311      	orrs	r1, r2
 8009306:	687a      	ldr	r2, [r7, #4]
 8009308:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800930a:	06d2      	lsls	r2, r2, #27
 800930c:	430a      	orrs	r2, r1
 800930e:	493a      	ldr	r1, [pc, #232]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 8009310:	4313      	orrs	r3, r2
 8009312:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8009314:	4b38      	ldr	r3, [pc, #224]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	4a37      	ldr	r2, [pc, #220]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 800931a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800931e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009320:	4b35      	ldr	r3, [pc, #212]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 8009322:	68db      	ldr	r3, [r3, #12]
 8009324:	4a34      	ldr	r2, [pc, #208]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 8009326:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800932a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800932c:	f7fc f848 	bl	80053c0 <HAL_GetTick>
 8009330:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009332:	e008      	b.n	8009346 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009334:	f7fc f844 	bl	80053c0 <HAL_GetTick>
 8009338:	4602      	mov	r2, r0
 800933a:	693b      	ldr	r3, [r7, #16]
 800933c:	1ad3      	subs	r3, r2, r3
 800933e:	2b02      	cmp	r3, #2
 8009340:	d901      	bls.n	8009346 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8009342:	2303      	movs	r3, #3
 8009344:	e066      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009346:	4b2c      	ldr	r3, [pc, #176]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800934e:	2b00      	cmp	r3, #0
 8009350:	d0f0      	beq.n	8009334 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009352:	e05e      	b.n	8009412 <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8009354:	2301      	movs	r3, #1
 8009356:	e05d      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009358:	4b27      	ldr	r3, [pc, #156]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009360:	2b00      	cmp	r3, #0
 8009362:	d156      	bne.n	8009412 <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8009364:	4b24      	ldr	r3, [pc, #144]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	4a23      	ldr	r2, [pc, #140]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 800936a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800936e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009370:	4b21      	ldr	r3, [pc, #132]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 8009372:	68db      	ldr	r3, [r3, #12]
 8009374:	4a20      	ldr	r2, [pc, #128]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 8009376:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800937a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800937c:	f7fc f820 	bl	80053c0 <HAL_GetTick>
 8009380:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009382:	e008      	b.n	8009396 <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009384:	f7fc f81c 	bl	80053c0 <HAL_GetTick>
 8009388:	4602      	mov	r2, r0
 800938a:	693b      	ldr	r3, [r7, #16]
 800938c:	1ad3      	subs	r3, r2, r3
 800938e:	2b02      	cmp	r3, #2
 8009390:	d901      	bls.n	8009396 <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 8009392:	2303      	movs	r3, #3
 8009394:	e03e      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009396:	4b18      	ldr	r3, [pc, #96]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d0f0      	beq.n	8009384 <HAL_RCC_OscConfig+0x7b0>
 80093a2:	e036      	b.n	8009412 <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80093a4:	69bb      	ldr	r3, [r7, #24]
 80093a6:	2b0c      	cmp	r3, #12
 80093a8:	d031      	beq.n	800940e <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80093aa:	4b13      	ldr	r3, [pc, #76]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	4a12      	ldr	r2, [pc, #72]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 80093b0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80093b4:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80093b6:	4b10      	ldr	r3, [pc, #64]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d105      	bne.n	80093ce <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80093c2:	4b0d      	ldr	r3, [pc, #52]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 80093c4:	68db      	ldr	r3, [r3, #12]
 80093c6:	4a0c      	ldr	r2, [pc, #48]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 80093c8:	f023 0303 	bic.w	r3, r3, #3
 80093cc:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80093ce:	4b0a      	ldr	r3, [pc, #40]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 80093d0:	68db      	ldr	r3, [r3, #12]
 80093d2:	4a09      	ldr	r2, [pc, #36]	; (80093f8 <HAL_RCC_OscConfig+0x824>)
 80093d4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80093d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80093dc:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80093de:	f7fb ffef 	bl	80053c0 <HAL_GetTick>
 80093e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80093e4:	e00c      	b.n	8009400 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80093e6:	f7fb ffeb 	bl	80053c0 <HAL_GetTick>
 80093ea:	4602      	mov	r2, r0
 80093ec:	693b      	ldr	r3, [r7, #16]
 80093ee:	1ad3      	subs	r3, r2, r3
 80093f0:	2b02      	cmp	r3, #2
 80093f2:	d905      	bls.n	8009400 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 80093f4:	2303      	movs	r3, #3
 80093f6:	e00d      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
 80093f8:	40021000 	.word	0x40021000
 80093fc:	019d808c 	.word	0x019d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009400:	4b06      	ldr	r3, [pc, #24]	; (800941c <HAL_RCC_OscConfig+0x848>)
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009408:	2b00      	cmp	r3, #0
 800940a:	d1ec      	bne.n	80093e6 <HAL_RCC_OscConfig+0x812>
 800940c:	e001      	b.n	8009412 <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800940e:	2301      	movs	r3, #1
 8009410:	e000      	b.n	8009414 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 8009412:	2300      	movs	r3, #0
}
 8009414:	4618      	mov	r0, r3
 8009416:	3720      	adds	r7, #32
 8009418:	46bd      	mov	sp, r7
 800941a:	bd80      	pop	{r7, pc}
 800941c:	40021000 	.word	0x40021000

08009420 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b084      	sub	sp, #16
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
 8009428:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2b00      	cmp	r3, #0
 800942e:	d101      	bne.n	8009434 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009430:	2301      	movs	r3, #1
 8009432:	e0c8      	b.n	80095c6 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009434:	4b66      	ldr	r3, [pc, #408]	; (80095d0 <HAL_RCC_ClockConfig+0x1b0>)
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	f003 0307 	and.w	r3, r3, #7
 800943c:	683a      	ldr	r2, [r7, #0]
 800943e:	429a      	cmp	r2, r3
 8009440:	d910      	bls.n	8009464 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009442:	4b63      	ldr	r3, [pc, #396]	; (80095d0 <HAL_RCC_ClockConfig+0x1b0>)
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	f023 0207 	bic.w	r2, r3, #7
 800944a:	4961      	ldr	r1, [pc, #388]	; (80095d0 <HAL_RCC_ClockConfig+0x1b0>)
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	4313      	orrs	r3, r2
 8009450:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009452:	4b5f      	ldr	r3, [pc, #380]	; (80095d0 <HAL_RCC_ClockConfig+0x1b0>)
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	f003 0307 	and.w	r3, r3, #7
 800945a:	683a      	ldr	r2, [r7, #0]
 800945c:	429a      	cmp	r2, r3
 800945e:	d001      	beq.n	8009464 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8009460:	2301      	movs	r3, #1
 8009462:	e0b0      	b.n	80095c6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	f003 0301 	and.w	r3, r3, #1
 800946c:	2b00      	cmp	r3, #0
 800946e:	d04c      	beq.n	800950a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	685b      	ldr	r3, [r3, #4]
 8009474:	2b03      	cmp	r3, #3
 8009476:	d107      	bne.n	8009488 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009478:	4b56      	ldr	r3, [pc, #344]	; (80095d4 <HAL_RCC_ClockConfig+0x1b4>)
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009480:	2b00      	cmp	r3, #0
 8009482:	d121      	bne.n	80094c8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8009484:	2301      	movs	r3, #1
 8009486:	e09e      	b.n	80095c6 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	685b      	ldr	r3, [r3, #4]
 800948c:	2b02      	cmp	r3, #2
 800948e:	d107      	bne.n	80094a0 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009490:	4b50      	ldr	r3, [pc, #320]	; (80095d4 <HAL_RCC_ClockConfig+0x1b4>)
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009498:	2b00      	cmp	r3, #0
 800949a:	d115      	bne.n	80094c8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800949c:	2301      	movs	r3, #1
 800949e:	e092      	b.n	80095c6 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	685b      	ldr	r3, [r3, #4]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d107      	bne.n	80094b8 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80094a8:	4b4a      	ldr	r3, [pc, #296]	; (80095d4 <HAL_RCC_ClockConfig+0x1b4>)
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	f003 0302 	and.w	r3, r3, #2
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d109      	bne.n	80094c8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80094b4:	2301      	movs	r3, #1
 80094b6:	e086      	b.n	80095c6 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80094b8:	4b46      	ldr	r3, [pc, #280]	; (80095d4 <HAL_RCC_ClockConfig+0x1b4>)
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d101      	bne.n	80094c8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80094c4:	2301      	movs	r3, #1
 80094c6:	e07e      	b.n	80095c6 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80094c8:	4b42      	ldr	r3, [pc, #264]	; (80095d4 <HAL_RCC_ClockConfig+0x1b4>)
 80094ca:	689b      	ldr	r3, [r3, #8]
 80094cc:	f023 0203 	bic.w	r2, r3, #3
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	685b      	ldr	r3, [r3, #4]
 80094d4:	493f      	ldr	r1, [pc, #252]	; (80095d4 <HAL_RCC_ClockConfig+0x1b4>)
 80094d6:	4313      	orrs	r3, r2
 80094d8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80094da:	f7fb ff71 	bl	80053c0 <HAL_GetTick>
 80094de:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80094e0:	e00a      	b.n	80094f8 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80094e2:	f7fb ff6d 	bl	80053c0 <HAL_GetTick>
 80094e6:	4602      	mov	r2, r0
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	1ad3      	subs	r3, r2, r3
 80094ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80094f0:	4293      	cmp	r3, r2
 80094f2:	d901      	bls.n	80094f8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80094f4:	2303      	movs	r3, #3
 80094f6:	e066      	b.n	80095c6 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80094f8:	4b36      	ldr	r3, [pc, #216]	; (80095d4 <HAL_RCC_ClockConfig+0x1b4>)
 80094fa:	689b      	ldr	r3, [r3, #8]
 80094fc:	f003 020c 	and.w	r2, r3, #12
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	685b      	ldr	r3, [r3, #4]
 8009504:	009b      	lsls	r3, r3, #2
 8009506:	429a      	cmp	r2, r3
 8009508:	d1eb      	bne.n	80094e2 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	f003 0302 	and.w	r3, r3, #2
 8009512:	2b00      	cmp	r3, #0
 8009514:	d008      	beq.n	8009528 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009516:	4b2f      	ldr	r3, [pc, #188]	; (80095d4 <HAL_RCC_ClockConfig+0x1b4>)
 8009518:	689b      	ldr	r3, [r3, #8]
 800951a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	689b      	ldr	r3, [r3, #8]
 8009522:	492c      	ldr	r1, [pc, #176]	; (80095d4 <HAL_RCC_ClockConfig+0x1b4>)
 8009524:	4313      	orrs	r3, r2
 8009526:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009528:	4b29      	ldr	r3, [pc, #164]	; (80095d0 <HAL_RCC_ClockConfig+0x1b0>)
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f003 0307 	and.w	r3, r3, #7
 8009530:	683a      	ldr	r2, [r7, #0]
 8009532:	429a      	cmp	r2, r3
 8009534:	d210      	bcs.n	8009558 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009536:	4b26      	ldr	r3, [pc, #152]	; (80095d0 <HAL_RCC_ClockConfig+0x1b0>)
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	f023 0207 	bic.w	r2, r3, #7
 800953e:	4924      	ldr	r1, [pc, #144]	; (80095d0 <HAL_RCC_ClockConfig+0x1b0>)
 8009540:	683b      	ldr	r3, [r7, #0]
 8009542:	4313      	orrs	r3, r2
 8009544:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009546:	4b22      	ldr	r3, [pc, #136]	; (80095d0 <HAL_RCC_ClockConfig+0x1b0>)
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	f003 0307 	and.w	r3, r3, #7
 800954e:	683a      	ldr	r2, [r7, #0]
 8009550:	429a      	cmp	r2, r3
 8009552:	d001      	beq.n	8009558 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8009554:	2301      	movs	r3, #1
 8009556:	e036      	b.n	80095c6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	f003 0304 	and.w	r3, r3, #4
 8009560:	2b00      	cmp	r3, #0
 8009562:	d008      	beq.n	8009576 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009564:	4b1b      	ldr	r3, [pc, #108]	; (80095d4 <HAL_RCC_ClockConfig+0x1b4>)
 8009566:	689b      	ldr	r3, [r3, #8]
 8009568:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	68db      	ldr	r3, [r3, #12]
 8009570:	4918      	ldr	r1, [pc, #96]	; (80095d4 <HAL_RCC_ClockConfig+0x1b4>)
 8009572:	4313      	orrs	r3, r2
 8009574:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	f003 0308 	and.w	r3, r3, #8
 800957e:	2b00      	cmp	r3, #0
 8009580:	d009      	beq.n	8009596 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009582:	4b14      	ldr	r3, [pc, #80]	; (80095d4 <HAL_RCC_ClockConfig+0x1b4>)
 8009584:	689b      	ldr	r3, [r3, #8]
 8009586:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	691b      	ldr	r3, [r3, #16]
 800958e:	00db      	lsls	r3, r3, #3
 8009590:	4910      	ldr	r1, [pc, #64]	; (80095d4 <HAL_RCC_ClockConfig+0x1b4>)
 8009592:	4313      	orrs	r3, r2
 8009594:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009596:	f000 f825 	bl	80095e4 <HAL_RCC_GetSysClockFreq>
 800959a:	4601      	mov	r1, r0
 800959c:	4b0d      	ldr	r3, [pc, #52]	; (80095d4 <HAL_RCC_ClockConfig+0x1b4>)
 800959e:	689b      	ldr	r3, [r3, #8]
 80095a0:	091b      	lsrs	r3, r3, #4
 80095a2:	f003 030f 	and.w	r3, r3, #15
 80095a6:	4a0c      	ldr	r2, [pc, #48]	; (80095d8 <HAL_RCC_ClockConfig+0x1b8>)
 80095a8:	5cd3      	ldrb	r3, [r2, r3]
 80095aa:	f003 031f 	and.w	r3, r3, #31
 80095ae:	fa21 f303 	lsr.w	r3, r1, r3
 80095b2:	4a0a      	ldr	r2, [pc, #40]	; (80095dc <HAL_RCC_ClockConfig+0x1bc>)
 80095b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80095b6:	4b0a      	ldr	r3, [pc, #40]	; (80095e0 <HAL_RCC_ClockConfig+0x1c0>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	4618      	mov	r0, r3
 80095bc:	f7fb fc96 	bl	8004eec <HAL_InitTick>
 80095c0:	4603      	mov	r3, r0
 80095c2:	72fb      	strb	r3, [r7, #11]

  return status;
 80095c4:	7afb      	ldrb	r3, [r7, #11]
}
 80095c6:	4618      	mov	r0, r3
 80095c8:	3710      	adds	r7, #16
 80095ca:	46bd      	mov	sp, r7
 80095cc:	bd80      	pop	{r7, pc}
 80095ce:	bf00      	nop
 80095d0:	40022000 	.word	0x40022000
 80095d4:	40021000 	.word	0x40021000
 80095d8:	08017e68 	.word	0x08017e68
 80095dc:	20000058 	.word	0x20000058
 80095e0:	2000005c 	.word	0x2000005c

080095e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80095e4:	b480      	push	{r7}
 80095e6:	b089      	sub	sp, #36	; 0x24
 80095e8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80095ea:	2300      	movs	r3, #0
 80095ec:	61fb      	str	r3, [r7, #28]
 80095ee:	2300      	movs	r3, #0
 80095f0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80095f2:	4b3d      	ldr	r3, [pc, #244]	; (80096e8 <HAL_RCC_GetSysClockFreq+0x104>)
 80095f4:	689b      	ldr	r3, [r3, #8]
 80095f6:	f003 030c 	and.w	r3, r3, #12
 80095fa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80095fc:	4b3a      	ldr	r3, [pc, #232]	; (80096e8 <HAL_RCC_GetSysClockFreq+0x104>)
 80095fe:	68db      	ldr	r3, [r3, #12]
 8009600:	f003 0303 	and.w	r3, r3, #3
 8009604:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8009606:	693b      	ldr	r3, [r7, #16]
 8009608:	2b00      	cmp	r3, #0
 800960a:	d005      	beq.n	8009618 <HAL_RCC_GetSysClockFreq+0x34>
 800960c:	693b      	ldr	r3, [r7, #16]
 800960e:	2b0c      	cmp	r3, #12
 8009610:	d121      	bne.n	8009656 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	2b01      	cmp	r3, #1
 8009616:	d11e      	bne.n	8009656 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8009618:	4b33      	ldr	r3, [pc, #204]	; (80096e8 <HAL_RCC_GetSysClockFreq+0x104>)
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	f003 0308 	and.w	r3, r3, #8
 8009620:	2b00      	cmp	r3, #0
 8009622:	d107      	bne.n	8009634 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8009624:	4b30      	ldr	r3, [pc, #192]	; (80096e8 <HAL_RCC_GetSysClockFreq+0x104>)
 8009626:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800962a:	0a1b      	lsrs	r3, r3, #8
 800962c:	f003 030f 	and.w	r3, r3, #15
 8009630:	61fb      	str	r3, [r7, #28]
 8009632:	e005      	b.n	8009640 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8009634:	4b2c      	ldr	r3, [pc, #176]	; (80096e8 <HAL_RCC_GetSysClockFreq+0x104>)
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	091b      	lsrs	r3, r3, #4
 800963a:	f003 030f 	and.w	r3, r3, #15
 800963e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8009640:	4a2a      	ldr	r2, [pc, #168]	; (80096ec <HAL_RCC_GetSysClockFreq+0x108>)
 8009642:	69fb      	ldr	r3, [r7, #28]
 8009644:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009648:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800964a:	693b      	ldr	r3, [r7, #16]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d10d      	bne.n	800966c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8009650:	69fb      	ldr	r3, [r7, #28]
 8009652:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009654:	e00a      	b.n	800966c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8009656:	693b      	ldr	r3, [r7, #16]
 8009658:	2b04      	cmp	r3, #4
 800965a:	d102      	bne.n	8009662 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800965c:	4b24      	ldr	r3, [pc, #144]	; (80096f0 <HAL_RCC_GetSysClockFreq+0x10c>)
 800965e:	61bb      	str	r3, [r7, #24]
 8009660:	e004      	b.n	800966c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8009662:	693b      	ldr	r3, [r7, #16]
 8009664:	2b08      	cmp	r3, #8
 8009666:	d101      	bne.n	800966c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009668:	4b22      	ldr	r3, [pc, #136]	; (80096f4 <HAL_RCC_GetSysClockFreq+0x110>)
 800966a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800966c:	693b      	ldr	r3, [r7, #16]
 800966e:	2b0c      	cmp	r3, #12
 8009670:	d133      	bne.n	80096da <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009672:	4b1d      	ldr	r3, [pc, #116]	; (80096e8 <HAL_RCC_GetSysClockFreq+0x104>)
 8009674:	68db      	ldr	r3, [r3, #12]
 8009676:	f003 0303 	and.w	r3, r3, #3
 800967a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800967c:	68bb      	ldr	r3, [r7, #8]
 800967e:	2b02      	cmp	r3, #2
 8009680:	d002      	beq.n	8009688 <HAL_RCC_GetSysClockFreq+0xa4>
 8009682:	2b03      	cmp	r3, #3
 8009684:	d003      	beq.n	800968e <HAL_RCC_GetSysClockFreq+0xaa>
 8009686:	e005      	b.n	8009694 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8009688:	4b19      	ldr	r3, [pc, #100]	; (80096f0 <HAL_RCC_GetSysClockFreq+0x10c>)
 800968a:	617b      	str	r3, [r7, #20]
      break;
 800968c:	e005      	b.n	800969a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800968e:	4b19      	ldr	r3, [pc, #100]	; (80096f4 <HAL_RCC_GetSysClockFreq+0x110>)
 8009690:	617b      	str	r3, [r7, #20]
      break;
 8009692:	e002      	b.n	800969a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8009694:	69fb      	ldr	r3, [r7, #28]
 8009696:	617b      	str	r3, [r7, #20]
      break;
 8009698:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800969a:	4b13      	ldr	r3, [pc, #76]	; (80096e8 <HAL_RCC_GetSysClockFreq+0x104>)
 800969c:	68db      	ldr	r3, [r3, #12]
 800969e:	091b      	lsrs	r3, r3, #4
 80096a0:	f003 0307 	and.w	r3, r3, #7
 80096a4:	3301      	adds	r3, #1
 80096a6:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80096a8:	4b0f      	ldr	r3, [pc, #60]	; (80096e8 <HAL_RCC_GetSysClockFreq+0x104>)
 80096aa:	68db      	ldr	r3, [r3, #12]
 80096ac:	0a1b      	lsrs	r3, r3, #8
 80096ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80096b2:	697a      	ldr	r2, [r7, #20]
 80096b4:	fb02 f203 	mul.w	r2, r2, r3
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80096be:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80096c0:	4b09      	ldr	r3, [pc, #36]	; (80096e8 <HAL_RCC_GetSysClockFreq+0x104>)
 80096c2:	68db      	ldr	r3, [r3, #12]
 80096c4:	0e5b      	lsrs	r3, r3, #25
 80096c6:	f003 0303 	and.w	r3, r3, #3
 80096ca:	3301      	adds	r3, #1
 80096cc:	005b      	lsls	r3, r3, #1
 80096ce:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80096d0:	697a      	ldr	r2, [r7, #20]
 80096d2:	683b      	ldr	r3, [r7, #0]
 80096d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80096d8:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80096da:	69bb      	ldr	r3, [r7, #24]
}
 80096dc:	4618      	mov	r0, r3
 80096de:	3724      	adds	r7, #36	; 0x24
 80096e0:	46bd      	mov	sp, r7
 80096e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e6:	4770      	bx	lr
 80096e8:	40021000 	.word	0x40021000
 80096ec:	08017e80 	.word	0x08017e80
 80096f0:	00f42400 	.word	0x00f42400
 80096f4:	007a1200 	.word	0x007a1200

080096f8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80096f8:	b480      	push	{r7}
 80096fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80096fc:	4b03      	ldr	r3, [pc, #12]	; (800970c <HAL_RCC_GetHCLKFreq+0x14>)
 80096fe:	681b      	ldr	r3, [r3, #0]
}
 8009700:	4618      	mov	r0, r3
 8009702:	46bd      	mov	sp, r7
 8009704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009708:	4770      	bx	lr
 800970a:	bf00      	nop
 800970c:	20000058 	.word	0x20000058

08009710 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009710:	b580      	push	{r7, lr}
 8009712:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009714:	f7ff fff0 	bl	80096f8 <HAL_RCC_GetHCLKFreq>
 8009718:	4601      	mov	r1, r0
 800971a:	4b06      	ldr	r3, [pc, #24]	; (8009734 <HAL_RCC_GetPCLK1Freq+0x24>)
 800971c:	689b      	ldr	r3, [r3, #8]
 800971e:	0a1b      	lsrs	r3, r3, #8
 8009720:	f003 0307 	and.w	r3, r3, #7
 8009724:	4a04      	ldr	r2, [pc, #16]	; (8009738 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009726:	5cd3      	ldrb	r3, [r2, r3]
 8009728:	f003 031f 	and.w	r3, r3, #31
 800972c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8009730:	4618      	mov	r0, r3
 8009732:	bd80      	pop	{r7, pc}
 8009734:	40021000 	.word	0x40021000
 8009738:	08017e78 	.word	0x08017e78

0800973c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800973c:	b580      	push	{r7, lr}
 800973e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009740:	f7ff ffda 	bl	80096f8 <HAL_RCC_GetHCLKFreq>
 8009744:	4601      	mov	r1, r0
 8009746:	4b06      	ldr	r3, [pc, #24]	; (8009760 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009748:	689b      	ldr	r3, [r3, #8]
 800974a:	0adb      	lsrs	r3, r3, #11
 800974c:	f003 0307 	and.w	r3, r3, #7
 8009750:	4a04      	ldr	r2, [pc, #16]	; (8009764 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009752:	5cd3      	ldrb	r3, [r2, r3]
 8009754:	f003 031f 	and.w	r3, r3, #31
 8009758:	fa21 f303 	lsr.w	r3, r1, r3
}
 800975c:	4618      	mov	r0, r3
 800975e:	bd80      	pop	{r7, pc}
 8009760:	40021000 	.word	0x40021000
 8009764:	08017e78 	.word	0x08017e78

08009768 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8009768:	b480      	push	{r7}
 800976a:	b083      	sub	sp, #12
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
 8009770:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	220f      	movs	r2, #15
 8009776:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8009778:	4b12      	ldr	r3, [pc, #72]	; (80097c4 <HAL_RCC_GetClockConfig+0x5c>)
 800977a:	689b      	ldr	r3, [r3, #8]
 800977c:	f003 0203 	and.w	r2, r3, #3
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8009784:	4b0f      	ldr	r3, [pc, #60]	; (80097c4 <HAL_RCC_GetClockConfig+0x5c>)
 8009786:	689b      	ldr	r3, [r3, #8]
 8009788:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8009790:	4b0c      	ldr	r3, [pc, #48]	; (80097c4 <HAL_RCC_GetClockConfig+0x5c>)
 8009792:	689b      	ldr	r3, [r3, #8]
 8009794:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800979c:	4b09      	ldr	r3, [pc, #36]	; (80097c4 <HAL_RCC_GetClockConfig+0x5c>)
 800979e:	689b      	ldr	r3, [r3, #8]
 80097a0:	08db      	lsrs	r3, r3, #3
 80097a2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80097aa:	4b07      	ldr	r3, [pc, #28]	; (80097c8 <HAL_RCC_GetClockConfig+0x60>)
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	f003 0207 	and.w	r2, r3, #7
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	601a      	str	r2, [r3, #0]
}
 80097b6:	bf00      	nop
 80097b8:	370c      	adds	r7, #12
 80097ba:	46bd      	mov	sp, r7
 80097bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c0:	4770      	bx	lr
 80097c2:	bf00      	nop
 80097c4:	40021000 	.word	0x40021000
 80097c8:	40022000 	.word	0x40022000

080097cc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b086      	sub	sp, #24
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80097d4:	2300      	movs	r3, #0
 80097d6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80097d8:	4b2a      	ldr	r3, [pc, #168]	; (8009884 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80097da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80097dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d003      	beq.n	80097ec <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80097e4:	f7ff f8a4 	bl	8008930 <HAL_PWREx_GetVoltageRange>
 80097e8:	6178      	str	r0, [r7, #20]
 80097ea:	e014      	b.n	8009816 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80097ec:	4b25      	ldr	r3, [pc, #148]	; (8009884 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80097ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80097f0:	4a24      	ldr	r2, [pc, #144]	; (8009884 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80097f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80097f6:	6593      	str	r3, [r2, #88]	; 0x58
 80097f8:	4b22      	ldr	r3, [pc, #136]	; (8009884 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80097fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80097fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009800:	60fb      	str	r3, [r7, #12]
 8009802:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8009804:	f7ff f894 	bl	8008930 <HAL_PWREx_GetVoltageRange>
 8009808:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800980a:	4b1e      	ldr	r3, [pc, #120]	; (8009884 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800980c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800980e:	4a1d      	ldr	r2, [pc, #116]	; (8009884 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009810:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009814:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009816:	697b      	ldr	r3, [r7, #20]
 8009818:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800981c:	d10b      	bne.n	8009836 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	2b80      	cmp	r3, #128	; 0x80
 8009822:	d919      	bls.n	8009858 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2ba0      	cmp	r3, #160	; 0xa0
 8009828:	d902      	bls.n	8009830 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800982a:	2302      	movs	r3, #2
 800982c:	613b      	str	r3, [r7, #16]
 800982e:	e013      	b.n	8009858 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009830:	2301      	movs	r3, #1
 8009832:	613b      	str	r3, [r7, #16]
 8009834:	e010      	b.n	8009858 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	2b80      	cmp	r3, #128	; 0x80
 800983a:	d902      	bls.n	8009842 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800983c:	2303      	movs	r3, #3
 800983e:	613b      	str	r3, [r7, #16]
 8009840:	e00a      	b.n	8009858 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	2b80      	cmp	r3, #128	; 0x80
 8009846:	d102      	bne.n	800984e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8009848:	2302      	movs	r3, #2
 800984a:	613b      	str	r3, [r7, #16]
 800984c:	e004      	b.n	8009858 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	2b70      	cmp	r3, #112	; 0x70
 8009852:	d101      	bne.n	8009858 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009854:	2301      	movs	r3, #1
 8009856:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8009858:	4b0b      	ldr	r3, [pc, #44]	; (8009888 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	f023 0207 	bic.w	r2, r3, #7
 8009860:	4909      	ldr	r1, [pc, #36]	; (8009888 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009862:	693b      	ldr	r3, [r7, #16]
 8009864:	4313      	orrs	r3, r2
 8009866:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8009868:	4b07      	ldr	r3, [pc, #28]	; (8009888 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	f003 0307 	and.w	r3, r3, #7
 8009870:	693a      	ldr	r2, [r7, #16]
 8009872:	429a      	cmp	r2, r3
 8009874:	d001      	beq.n	800987a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8009876:	2301      	movs	r3, #1
 8009878:	e000      	b.n	800987c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800987a:	2300      	movs	r3, #0
}
 800987c:	4618      	mov	r0, r3
 800987e:	3718      	adds	r7, #24
 8009880:	46bd      	mov	sp, r7
 8009882:	bd80      	pop	{r7, pc}
 8009884:	40021000 	.word	0x40021000
 8009888:	40022000 	.word	0x40022000

0800988c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b086      	sub	sp, #24
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009894:	2300      	movs	r3, #0
 8009896:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009898:	2300      	movs	r3, #0
 800989a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d03f      	beq.n	8009928 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80098ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80098b0:	d01c      	beq.n	80098ec <HAL_RCCEx_PeriphCLKConfig+0x60>
 80098b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80098b6:	d802      	bhi.n	80098be <HAL_RCCEx_PeriphCLKConfig+0x32>
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d00e      	beq.n	80098da <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80098bc:	e01f      	b.n	80098fe <HAL_RCCEx_PeriphCLKConfig+0x72>
 80098be:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80098c2:	d003      	beq.n	80098cc <HAL_RCCEx_PeriphCLKConfig+0x40>
 80098c4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80098c8:	d01c      	beq.n	8009904 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80098ca:	e018      	b.n	80098fe <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80098cc:	4b85      	ldr	r3, [pc, #532]	; (8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80098ce:	68db      	ldr	r3, [r3, #12]
 80098d0:	4a84      	ldr	r2, [pc, #528]	; (8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80098d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80098d6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80098d8:	e015      	b.n	8009906 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	3304      	adds	r3, #4
 80098de:	2100      	movs	r1, #0
 80098e0:	4618      	mov	r0, r3
 80098e2:	f000 ffa1 	bl	800a828 <RCCEx_PLLSAI1_Config>
 80098e6:	4603      	mov	r3, r0
 80098e8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80098ea:	e00c      	b.n	8009906 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	3320      	adds	r3, #32
 80098f0:	2100      	movs	r1, #0
 80098f2:	4618      	mov	r0, r3
 80098f4:	f001 f888 	bl	800aa08 <RCCEx_PLLSAI2_Config>
 80098f8:	4603      	mov	r3, r0
 80098fa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80098fc:	e003      	b.n	8009906 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80098fe:	2301      	movs	r3, #1
 8009900:	74fb      	strb	r3, [r7, #19]
      break;
 8009902:	e000      	b.n	8009906 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8009904:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009906:	7cfb      	ldrb	r3, [r7, #19]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d10b      	bne.n	8009924 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800990c:	4b75      	ldr	r3, [pc, #468]	; (8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800990e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009912:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800991a:	4972      	ldr	r1, [pc, #456]	; (8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800991c:	4313      	orrs	r3, r2
 800991e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8009922:	e001      	b.n	8009928 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009924:	7cfb      	ldrb	r3, [r7, #19]
 8009926:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009930:	2b00      	cmp	r3, #0
 8009932:	d03f      	beq.n	80099b4 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009938:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800993c:	d01c      	beq.n	8009978 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800993e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009942:	d802      	bhi.n	800994a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8009944:	2b00      	cmp	r3, #0
 8009946:	d00e      	beq.n	8009966 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8009948:	e01f      	b.n	800998a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800994a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800994e:	d003      	beq.n	8009958 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8009950:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009954:	d01c      	beq.n	8009990 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8009956:	e018      	b.n	800998a <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009958:	4b62      	ldr	r3, [pc, #392]	; (8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800995a:	68db      	ldr	r3, [r3, #12]
 800995c:	4a61      	ldr	r2, [pc, #388]	; (8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800995e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009962:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009964:	e015      	b.n	8009992 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	3304      	adds	r3, #4
 800996a:	2100      	movs	r1, #0
 800996c:	4618      	mov	r0, r3
 800996e:	f000 ff5b 	bl	800a828 <RCCEx_PLLSAI1_Config>
 8009972:	4603      	mov	r3, r0
 8009974:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009976:	e00c      	b.n	8009992 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	3320      	adds	r3, #32
 800997c:	2100      	movs	r1, #0
 800997e:	4618      	mov	r0, r3
 8009980:	f001 f842 	bl	800aa08 <RCCEx_PLLSAI2_Config>
 8009984:	4603      	mov	r3, r0
 8009986:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009988:	e003      	b.n	8009992 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800998a:	2301      	movs	r3, #1
 800998c:	74fb      	strb	r3, [r7, #19]
      break;
 800998e:	e000      	b.n	8009992 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8009990:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009992:	7cfb      	ldrb	r3, [r7, #19]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d10b      	bne.n	80099b0 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8009998:	4b52      	ldr	r3, [pc, #328]	; (8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800999a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800999e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80099a6:	494f      	ldr	r1, [pc, #316]	; (8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80099a8:	4313      	orrs	r3, r2
 80099aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80099ae:	e001      	b.n	80099b4 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099b0:	7cfb      	ldrb	r3, [r7, #19]
 80099b2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80099bc:	2b00      	cmp	r3, #0
 80099be:	f000 80a0 	beq.w	8009b02 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80099c2:	2300      	movs	r3, #0
 80099c4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80099c6:	4b47      	ldr	r3, [pc, #284]	; (8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80099c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80099ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d101      	bne.n	80099d6 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 80099d2:	2301      	movs	r3, #1
 80099d4:	e000      	b.n	80099d8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80099d6:	2300      	movs	r3, #0
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d00d      	beq.n	80099f8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80099dc:	4b41      	ldr	r3, [pc, #260]	; (8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80099de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80099e0:	4a40      	ldr	r2, [pc, #256]	; (8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80099e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80099e6:	6593      	str	r3, [r2, #88]	; 0x58
 80099e8:	4b3e      	ldr	r3, [pc, #248]	; (8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80099ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80099ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80099f0:	60bb      	str	r3, [r7, #8]
 80099f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80099f4:	2301      	movs	r3, #1
 80099f6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80099f8:	4b3b      	ldr	r3, [pc, #236]	; (8009ae8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	4a3a      	ldr	r2, [pc, #232]	; (8009ae8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80099fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009a02:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009a04:	f7fb fcdc 	bl	80053c0 <HAL_GetTick>
 8009a08:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009a0a:	e009      	b.n	8009a20 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009a0c:	f7fb fcd8 	bl	80053c0 <HAL_GetTick>
 8009a10:	4602      	mov	r2, r0
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	1ad3      	subs	r3, r2, r3
 8009a16:	2b02      	cmp	r3, #2
 8009a18:	d902      	bls.n	8009a20 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8009a1a:	2303      	movs	r3, #3
 8009a1c:	74fb      	strb	r3, [r7, #19]
        break;
 8009a1e:	e005      	b.n	8009a2c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009a20:	4b31      	ldr	r3, [pc, #196]	; (8009ae8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d0ef      	beq.n	8009a0c <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8009a2c:	7cfb      	ldrb	r3, [r7, #19]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d15c      	bne.n	8009aec <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009a32:	4b2c      	ldr	r3, [pc, #176]	; (8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009a34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009a3c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009a3e:	697b      	ldr	r3, [r7, #20]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d01f      	beq.n	8009a84 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a4a:	697a      	ldr	r2, [r7, #20]
 8009a4c:	429a      	cmp	r2, r3
 8009a4e:	d019      	beq.n	8009a84 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009a50:	4b24      	ldr	r3, [pc, #144]	; (8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009a5a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009a5c:	4b21      	ldr	r3, [pc, #132]	; (8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009a5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a62:	4a20      	ldr	r2, [pc, #128]	; (8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009a64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009a68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009a6c:	4b1d      	ldr	r3, [pc, #116]	; (8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a72:	4a1c      	ldr	r2, [pc, #112]	; (8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009a74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009a78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009a7c:	4a19      	ldr	r2, [pc, #100]	; (8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009a7e:	697b      	ldr	r3, [r7, #20]
 8009a80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009a84:	697b      	ldr	r3, [r7, #20]
 8009a86:	f003 0301 	and.w	r3, r3, #1
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d016      	beq.n	8009abc <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a8e:	f7fb fc97 	bl	80053c0 <HAL_GetTick>
 8009a92:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009a94:	e00b      	b.n	8009aae <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009a96:	f7fb fc93 	bl	80053c0 <HAL_GetTick>
 8009a9a:	4602      	mov	r2, r0
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	1ad3      	subs	r3, r2, r3
 8009aa0:	f241 3288 	movw	r2, #5000	; 0x1388
 8009aa4:	4293      	cmp	r3, r2
 8009aa6:	d902      	bls.n	8009aae <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8009aa8:	2303      	movs	r3, #3
 8009aaa:	74fb      	strb	r3, [r7, #19]
            break;
 8009aac:	e006      	b.n	8009abc <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009aae:	4b0d      	ldr	r3, [pc, #52]	; (8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009ab4:	f003 0302 	and.w	r3, r3, #2
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d0ec      	beq.n	8009a96 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8009abc:	7cfb      	ldrb	r3, [r7, #19]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d10c      	bne.n	8009adc <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009ac2:	4b08      	ldr	r3, [pc, #32]	; (8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009ac4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009ac8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ad2:	4904      	ldr	r1, [pc, #16]	; (8009ae4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009ad4:	4313      	orrs	r3, r2
 8009ad6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8009ada:	e009      	b.n	8009af0 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009adc:	7cfb      	ldrb	r3, [r7, #19]
 8009ade:	74bb      	strb	r3, [r7, #18]
 8009ae0:	e006      	b.n	8009af0 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8009ae2:	bf00      	nop
 8009ae4:	40021000 	.word	0x40021000
 8009ae8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009aec:	7cfb      	ldrb	r3, [r7, #19]
 8009aee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009af0:	7c7b      	ldrb	r3, [r7, #17]
 8009af2:	2b01      	cmp	r3, #1
 8009af4:	d105      	bne.n	8009b02 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009af6:	4ba6      	ldr	r3, [pc, #664]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009afa:	4aa5      	ldr	r2, [pc, #660]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009afc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009b00:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	f003 0301 	and.w	r3, r3, #1
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d00a      	beq.n	8009b24 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009b0e:	4ba0      	ldr	r3, [pc, #640]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009b10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b14:	f023 0203 	bic.w	r2, r3, #3
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b1c:	499c      	ldr	r1, [pc, #624]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009b1e:	4313      	orrs	r3, r2
 8009b20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	f003 0302 	and.w	r3, r3, #2
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d00a      	beq.n	8009b46 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009b30:	4b97      	ldr	r3, [pc, #604]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b36:	f023 020c 	bic.w	r2, r3, #12
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b3e:	4994      	ldr	r1, [pc, #592]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009b40:	4313      	orrs	r3, r2
 8009b42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	f003 0304 	and.w	r3, r3, #4
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d00a      	beq.n	8009b68 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009b52:	4b8f      	ldr	r3, [pc, #572]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009b54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b58:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b60:	498b      	ldr	r1, [pc, #556]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009b62:	4313      	orrs	r3, r2
 8009b64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	f003 0308 	and.w	r3, r3, #8
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d00a      	beq.n	8009b8a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009b74:	4b86      	ldr	r3, [pc, #536]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009b76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b7a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b82:	4983      	ldr	r1, [pc, #524]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009b84:	4313      	orrs	r3, r2
 8009b86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	f003 0310 	and.w	r3, r3, #16
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d00a      	beq.n	8009bac <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009b96:	4b7e      	ldr	r3, [pc, #504]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009b98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b9c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009ba4:	497a      	ldr	r1, [pc, #488]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009ba6:	4313      	orrs	r3, r2
 8009ba8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	f003 0320 	and.w	r3, r3, #32
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d00a      	beq.n	8009bce <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009bb8:	4b75      	ldr	r3, [pc, #468]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009bbe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009bc6:	4972      	ldr	r1, [pc, #456]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009bc8:	4313      	orrs	r3, r2
 8009bca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d00a      	beq.n	8009bf0 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009bda:	4b6d      	ldr	r3, [pc, #436]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009bdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009be0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009be8:	4969      	ldr	r1, [pc, #420]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009bea:	4313      	orrs	r3, r2
 8009bec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d00a      	beq.n	8009c12 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009bfc:	4b64      	ldr	r3, [pc, #400]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009bfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c02:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009c0a:	4961      	ldr	r1, [pc, #388]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009c0c:	4313      	orrs	r3, r2
 8009c0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d00a      	beq.n	8009c34 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009c1e:	4b5c      	ldr	r3, [pc, #368]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009c20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c24:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009c2c:	4958      	ldr	r1, [pc, #352]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009c2e:	4313      	orrs	r3, r2
 8009c30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d00a      	beq.n	8009c56 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009c40:	4b53      	ldr	r3, [pc, #332]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009c42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c46:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c4e:	4950      	ldr	r1, [pc, #320]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009c50:	4313      	orrs	r3, r2
 8009c52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d00a      	beq.n	8009c78 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009c62:	4b4b      	ldr	r3, [pc, #300]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009c64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c68:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c70:	4947      	ldr	r1, [pc, #284]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009c72:	4313      	orrs	r3, r2
 8009c74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d00a      	beq.n	8009c9a <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009c84:	4b42      	ldr	r3, [pc, #264]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009c86:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009c8a:	f023 0203 	bic.w	r2, r3, #3
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009c92:	493f      	ldr	r1, [pc, #252]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009c94:	4313      	orrs	r3, r2
 8009c96:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d028      	beq.n	8009cf8 <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009ca6:	4b3a      	ldr	r3, [pc, #232]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009ca8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009cac:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cb4:	4936      	ldr	r1, [pc, #216]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009cb6:	4313      	orrs	r3, r2
 8009cb8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cc0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009cc4:	d106      	bne.n	8009cd4 <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009cc6:	4b32      	ldr	r3, [pc, #200]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009cc8:	68db      	ldr	r3, [r3, #12]
 8009cca:	4a31      	ldr	r2, [pc, #196]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009ccc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009cd0:	60d3      	str	r3, [r2, #12]
 8009cd2:	e011      	b.n	8009cf8 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cd8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009cdc:	d10c      	bne.n	8009cf8 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	3304      	adds	r3, #4
 8009ce2:	2101      	movs	r1, #1
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	f000 fd9f 	bl	800a828 <RCCEx_PLLSAI1_Config>
 8009cea:	4603      	mov	r3, r0
 8009cec:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8009cee:	7cfb      	ldrb	r3, [r7, #19]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d001      	beq.n	8009cf8 <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 8009cf4:	7cfb      	ldrb	r3, [r7, #19]
 8009cf6:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d028      	beq.n	8009d56 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8009d04:	4b22      	ldr	r3, [pc, #136]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009d06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d0a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d12:	491f      	ldr	r1, [pc, #124]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009d14:	4313      	orrs	r3, r2
 8009d16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d1e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009d22:	d106      	bne.n	8009d32 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009d24:	4b1a      	ldr	r3, [pc, #104]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009d26:	68db      	ldr	r3, [r3, #12]
 8009d28:	4a19      	ldr	r2, [pc, #100]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009d2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009d2e:	60d3      	str	r3, [r2, #12]
 8009d30:	e011      	b.n	8009d56 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d36:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009d3a:	d10c      	bne.n	8009d56 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	3304      	adds	r3, #4
 8009d40:	2101      	movs	r1, #1
 8009d42:	4618      	mov	r0, r3
 8009d44:	f000 fd70 	bl	800a828 <RCCEx_PLLSAI1_Config>
 8009d48:	4603      	mov	r3, r0
 8009d4a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009d4c:	7cfb      	ldrb	r3, [r7, #19]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d001      	beq.n	8009d56 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
      {
        /* set overall return value */
        status = ret;
 8009d52:	7cfb      	ldrb	r3, [r7, #19]
 8009d54:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d02a      	beq.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009d62:	4b0b      	ldr	r3, [pc, #44]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009d64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d68:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009d70:	4907      	ldr	r1, [pc, #28]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009d72:	4313      	orrs	r3, r2
 8009d74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009d7c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009d80:	d108      	bne.n	8009d94 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009d82:	4b03      	ldr	r3, [pc, #12]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009d84:	68db      	ldr	r3, [r3, #12]
 8009d86:	4a02      	ldr	r2, [pc, #8]	; (8009d90 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8009d88:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009d8c:	60d3      	str	r3, [r2, #12]
 8009d8e:	e013      	b.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8009d90:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009d98:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009d9c:	d10c      	bne.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	3304      	adds	r3, #4
 8009da2:	2101      	movs	r1, #1
 8009da4:	4618      	mov	r0, r3
 8009da6:	f000 fd3f 	bl	800a828 <RCCEx_PLLSAI1_Config>
 8009daa:	4603      	mov	r3, r0
 8009dac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009dae:	7cfb      	ldrb	r3, [r7, #19]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d001      	beq.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      {
        /* set overall return value */
        status = ret;
 8009db4:	7cfb      	ldrb	r3, [r7, #19]
 8009db6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d02f      	beq.n	8009e24 <HAL_RCCEx_PeriphCLKConfig+0x598>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009dc4:	4b2c      	ldr	r3, [pc, #176]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8009dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009dca:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009dd2:	4929      	ldr	r1, [pc, #164]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8009dd4:	4313      	orrs	r3, r2
 8009dd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009dde:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009de2:	d10d      	bne.n	8009e00 <HAL_RCCEx_PeriphCLKConfig+0x574>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	3304      	adds	r3, #4
 8009de8:	2102      	movs	r1, #2
 8009dea:	4618      	mov	r0, r3
 8009dec:	f000 fd1c 	bl	800a828 <RCCEx_PLLSAI1_Config>
 8009df0:	4603      	mov	r3, r0
 8009df2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009df4:	7cfb      	ldrb	r3, [r7, #19]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d014      	beq.n	8009e24 <HAL_RCCEx_PeriphCLKConfig+0x598>
      {
        /* set overall return value */
        status = ret;
 8009dfa:	7cfb      	ldrb	r3, [r7, #19]
 8009dfc:	74bb      	strb	r3, [r7, #18]
 8009dfe:	e011      	b.n	8009e24 <HAL_RCCEx_PeriphCLKConfig+0x598>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009e04:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009e08:	d10c      	bne.n	8009e24 <HAL_RCCEx_PeriphCLKConfig+0x598>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	3320      	adds	r3, #32
 8009e0e:	2102      	movs	r1, #2
 8009e10:	4618      	mov	r0, r3
 8009e12:	f000 fdf9 	bl	800aa08 <RCCEx_PLLSAI2_Config>
 8009e16:	4603      	mov	r3, r0
 8009e18:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009e1a:	7cfb      	ldrb	r3, [r7, #19]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d001      	beq.n	8009e24 <HAL_RCCEx_PeriphCLKConfig+0x598>
      {
        /* set overall return value */
        status = ret;
 8009e20:	7cfb      	ldrb	r3, [r7, #19]
 8009e22:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d00b      	beq.n	8009e48 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009e30:	4b11      	ldr	r3, [pc, #68]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8009e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009e36:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009e40:	490d      	ldr	r1, [pc, #52]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8009e42:	4313      	orrs	r3, r2
 8009e44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d00b      	beq.n	8009e6c <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009e54:	4b08      	ldr	r3, [pc, #32]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8009e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009e5a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009e64:	4904      	ldr	r1, [pc, #16]	; (8009e78 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8009e66:	4313      	orrs	r3, r2
 8009e68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8009e6c:	7cbb      	ldrb	r3, [r7, #18]
}
 8009e6e:	4618      	mov	r0, r3
 8009e70:	3718      	adds	r7, #24
 8009e72:	46bd      	mov	sp, r7
 8009e74:	bd80      	pop	{r7, pc}
 8009e76:	bf00      	nop
 8009e78:	40021000 	.word	0x40021000

08009e7c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	b088      	sub	sp, #32
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8009e84:	2300      	movs	r3, #0
 8009e86:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009e8e:	d137      	bne.n	8009f00 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8009e90:	4ba9      	ldr	r3, [pc, #676]	; (800a138 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8009e92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009e9a:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8009e9c:	693b      	ldr	r3, [r7, #16]
 8009e9e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009ea2:	d014      	beq.n	8009ece <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8009ea4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009ea8:	d01e      	beq.n	8009ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 8009eaa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009eae:	d001      	beq.n	8009eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8009eb0:	f000 bca0 	b.w	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009eb4:	4ba0      	ldr	r3, [pc, #640]	; (800a138 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8009eb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009eba:	f003 0302 	and.w	r3, r3, #2
 8009ebe:	2b02      	cmp	r3, #2
 8009ec0:	f040 8493 	bne.w	800a7ea <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
        frequency = LSE_VALUE;
 8009ec4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009ec8:	61fb      	str	r3, [r7, #28]
      break;
 8009eca:	f000 bc8e 	b.w	800a7ea <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8009ece:	4b9a      	ldr	r3, [pc, #616]	; (800a138 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8009ed0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009ed4:	f003 0302 	and.w	r3, r3, #2
 8009ed8:	2b02      	cmp	r3, #2
 8009eda:	f040 8488 	bne.w	800a7ee <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          frequency = LSI_VALUE;
 8009ede:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8009ee2:	61fb      	str	r3, [r7, #28]
      break;
 8009ee4:	f000 bc83 	b.w	800a7ee <HAL_RCCEx_GetPeriphCLKFreq+0x972>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009ee8:	4b93      	ldr	r3, [pc, #588]	; (800a138 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ef0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009ef4:	f040 847d 	bne.w	800a7f2 <HAL_RCCEx_GetPeriphCLKFreq+0x976>
        frequency = HSE_VALUE / 32U;
 8009ef8:	4b90      	ldr	r3, [pc, #576]	; (800a13c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8009efa:	61fb      	str	r3, [r7, #28]
      break;
 8009efc:	f000 bc79 	b.w	800a7f2 <HAL_RCCEx_GetPeriphCLKFreq+0x976>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009f00:	4b8d      	ldr	r3, [pc, #564]	; (800a138 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8009f02:	68db      	ldr	r3, [r3, #12]
 8009f04:	f003 0303 	and.w	r3, r3, #3
 8009f08:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8009f0a:	697b      	ldr	r3, [r7, #20]
 8009f0c:	2b02      	cmp	r3, #2
 8009f0e:	d023      	beq.n	8009f58 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8009f10:	2b03      	cmp	r3, #3
 8009f12:	d02e      	beq.n	8009f72 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8009f14:	2b01      	cmp	r3, #1
 8009f16:	d139      	bne.n	8009f8c <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8009f18:	4b87      	ldr	r3, [pc, #540]	; (800a138 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	f003 0302 	and.w	r3, r3, #2
 8009f20:	2b02      	cmp	r3, #2
 8009f22:	d116      	bne.n	8009f52 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8009f24:	4b84      	ldr	r3, [pc, #528]	; (800a138 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	f003 0308 	and.w	r3, r3, #8
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d005      	beq.n	8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 8009f30:	4b81      	ldr	r3, [pc, #516]	; (800a138 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	091b      	lsrs	r3, r3, #4
 8009f36:	f003 030f 	and.w	r3, r3, #15
 8009f3a:	e005      	b.n	8009f48 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8009f3c:	4b7e      	ldr	r3, [pc, #504]	; (800a138 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8009f3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009f42:	0a1b      	lsrs	r3, r3, #8
 8009f44:	f003 030f 	and.w	r3, r3, #15
 8009f48:	4a7d      	ldr	r2, [pc, #500]	; (800a140 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8009f4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009f4e:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8009f50:	e01f      	b.n	8009f92 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8009f52:	2300      	movs	r3, #0
 8009f54:	61bb      	str	r3, [r7, #24]
      break;
 8009f56:	e01c      	b.n	8009f92 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009f58:	4b77      	ldr	r3, [pc, #476]	; (800a138 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009f60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f64:	d102      	bne.n	8009f6c <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        pllvco = HSI_VALUE;
 8009f66:	4b77      	ldr	r3, [pc, #476]	; (800a144 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8009f68:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8009f6a:	e012      	b.n	8009f92 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8009f6c:	2300      	movs	r3, #0
 8009f6e:	61bb      	str	r3, [r7, #24]
      break;
 8009f70:	e00f      	b.n	8009f92 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009f72:	4b71      	ldr	r3, [pc, #452]	; (800a138 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f7a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009f7e:	d102      	bne.n	8009f86 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSE_VALUE;
 8009f80:	4b71      	ldr	r3, [pc, #452]	; (800a148 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8009f82:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8009f84:	e005      	b.n	8009f92 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8009f86:	2300      	movs	r3, #0
 8009f88:	61bb      	str	r3, [r7, #24]
      break;
 8009f8a:	e002      	b.n	8009f92 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    default:
      /* No source */
      pllvco = 0U;
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	61bb      	str	r3, [r7, #24]
      break;
 8009f90:	bf00      	nop
    }

    switch(PeriphClk)
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f98:	f000 8384 	beq.w	800a6a4 <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 8009f9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009fa0:	d828      	bhi.n	8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x178>
 8009fa2:	2b10      	cmp	r3, #16
 8009fa4:	f000 81fb 	beq.w	800a39e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8009fa8:	2b10      	cmp	r3, #16
 8009faa:	d811      	bhi.n	8009fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8009fac:	2b02      	cmp	r3, #2
 8009fae:	f000 8144 	beq.w	800a23a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8009fb2:	2b02      	cmp	r3, #2
 8009fb4:	d804      	bhi.n	8009fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 8009fb6:	2b01      	cmp	r3, #1
 8009fb8:	f000 8107 	beq.w	800a1ca <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8009fbc:	f000 bc1a 	b.w	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
    switch(PeriphClk)
 8009fc0:	2b04      	cmp	r3, #4
 8009fc2:	f000 8184 	beq.w	800a2ce <HAL_RCCEx_GetPeriphCLKFreq+0x452>
 8009fc6:	2b08      	cmp	r3, #8
 8009fc8:	f000 81b5 	beq.w	800a336 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
      break;
 8009fcc:	f000 bc12 	b.w	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
    switch(PeriphClk)
 8009fd0:	2b40      	cmp	r3, #64	; 0x40
 8009fd2:	f000 82dd 	beq.w	800a590 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 8009fd6:	2b40      	cmp	r3, #64	; 0x40
 8009fd8:	d804      	bhi.n	8009fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
 8009fda:	2b20      	cmp	r3, #32
 8009fdc:	f000 821e 	beq.w	800a41c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
      break;
 8009fe0:	f000 bc08 	b.w	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
    switch(PeriphClk)
 8009fe4:	2b80      	cmp	r3, #128	; 0x80
 8009fe6:	f000 82f6 	beq.w	800a5d6 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8009fea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009fee:	f000 8315 	beq.w	800a61c <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
      break;
 8009ff2:	e3ff      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
    switch(PeriphClk)
 8009ff4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009ff8:	f000 8248 	beq.w	800a48c <HAL_RCCEx_GetPeriphCLKFreq+0x610>
 8009ffc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a000:	d811      	bhi.n	800a026 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 800a002:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a006:	d025      	beq.n	800a054 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 800a008:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a00c:	d804      	bhi.n	800a018 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>
 800a00e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a012:	f000 838d 	beq.w	800a730 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
      break;
 800a016:	e3ed      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
    switch(PeriphClk)
 800a018:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a01c:	d021      	beq.n	800a062 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800a01e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a022:	d025      	beq.n	800a070 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
      break;
 800a024:	e3e6      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
    switch(PeriphClk)
 800a026:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a02a:	d021      	beq.n	800a070 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 800a02c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a030:	d808      	bhi.n	800a044 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>
 800a032:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a036:	f000 83bc 	beq.w	800a7b2 <HAL_RCCEx_GetPeriphCLKFreq+0x936>
 800a03a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a03e:	f000 8296 	beq.w	800a56e <HAL_RCCEx_GetPeriphCLKFreq+0x6f2>
      break;
 800a042:	e3d7      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
    switch(PeriphClk)
 800a044:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a048:	d012      	beq.n	800a070 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 800a04a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a04e:	f000 8308 	beq.w	800a662 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
      break;
 800a052:	e3cf      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800a054:	69b9      	ldr	r1, [r7, #24]
 800a056:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800a05a:	f000 fdaf 	bl	800abbc <RCCEx_GetSAIxPeriphCLKFreq>
 800a05e:	61f8      	str	r0, [r7, #28]
      break;
 800a060:	e3c8      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 800a062:	69b9      	ldr	r1, [r7, #24]
 800a064:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800a068:	f000 fda8 	bl	800abbc <RCCEx_GetSAIxPeriphCLKFreq>
 800a06c:	61f8      	str	r0, [r7, #28]
      break;
 800a06e:	e3c1      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800a070:	4b31      	ldr	r3, [pc, #196]	; (800a138 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800a072:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a076:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800a07a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a07c:	693b      	ldr	r3, [r7, #16]
 800a07e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a082:	d063      	beq.n	800a14c <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>
 800a084:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a088:	d803      	bhi.n	800a092 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	f000 808b 	beq.w	800a1a6 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
          break;
 800a090:	e09a      	b.n	800a1c8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
        switch(srcclk)
 800a092:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a096:	d021      	beq.n	800a0dc <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 800a098:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800a09c:	d000      	beq.n	800a0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          break;
 800a09e:	e093      	b.n	800a1c8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800a0a0:	4b25      	ldr	r3, [pc, #148]	; (800a138 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	f003 0302 	and.w	r3, r3, #2
 800a0a8:	2b02      	cmp	r3, #2
 800a0aa:	f040 8086 	bne.w	800a1ba <HAL_RCCEx_GetPeriphCLKFreq+0x33e>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800a0ae:	4b22      	ldr	r3, [pc, #136]	; (800a138 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	f003 0308 	and.w	r3, r3, #8
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d005      	beq.n	800a0c6 <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
 800a0ba:	4b1f      	ldr	r3, [pc, #124]	; (800a138 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	091b      	lsrs	r3, r3, #4
 800a0c0:	f003 030f 	and.w	r3, r3, #15
 800a0c4:	e005      	b.n	800a0d2 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800a0c6:	4b1c      	ldr	r3, [pc, #112]	; (800a138 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800a0c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a0cc:	0a1b      	lsrs	r3, r3, #8
 800a0ce:	f003 030f 	and.w	r3, r3, #15
 800a0d2:	4a1b      	ldr	r2, [pc, #108]	; (800a140 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 800a0d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a0d8:	61fb      	str	r3, [r7, #28]
          break;
 800a0da:	e06e      	b.n	800a1ba <HAL_RCCEx_GetPeriphCLKFreq+0x33e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800a0dc:	4b16      	ldr	r3, [pc, #88]	; (800a138 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a0e4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a0e8:	d169      	bne.n	800a1be <HAL_RCCEx_GetPeriphCLKFreq+0x342>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800a0ea:	4b13      	ldr	r3, [pc, #76]	; (800a138 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800a0ec:	68db      	ldr	r3, [r3, #12]
 800a0ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a0f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a0f6:	d162      	bne.n	800a1be <HAL_RCCEx_GetPeriphCLKFreq+0x342>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800a0f8:	4b0f      	ldr	r3, [pc, #60]	; (800a138 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800a0fa:	68db      	ldr	r3, [r3, #12]
 800a0fc:	0a1b      	lsrs	r3, r3, #8
 800a0fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a102:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800a104:	69bb      	ldr	r3, [r7, #24]
 800a106:	68fa      	ldr	r2, [r7, #12]
 800a108:	fb02 f203 	mul.w	r2, r2, r3
 800a10c:	4b0a      	ldr	r3, [pc, #40]	; (800a138 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800a10e:	68db      	ldr	r3, [r3, #12]
 800a110:	091b      	lsrs	r3, r3, #4
 800a112:	f003 0307 	and.w	r3, r3, #7
 800a116:	3301      	adds	r3, #1
 800a118:	fbb2 f3f3 	udiv	r3, r2, r3
 800a11c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800a11e:	4b06      	ldr	r3, [pc, #24]	; (800a138 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800a120:	68db      	ldr	r3, [r3, #12]
 800a122:	0d5b      	lsrs	r3, r3, #21
 800a124:	f003 0303 	and.w	r3, r3, #3
 800a128:	3301      	adds	r3, #1
 800a12a:	005b      	lsls	r3, r3, #1
 800a12c:	69ba      	ldr	r2, [r7, #24]
 800a12e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a132:	61fb      	str	r3, [r7, #28]
          break;
 800a134:	e043      	b.n	800a1be <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800a136:	bf00      	nop
 800a138:	40021000 	.word	0x40021000
 800a13c:	0003d090 	.word	0x0003d090
 800a140:	08017e80 	.word	0x08017e80
 800a144:	00f42400 	.word	0x00f42400
 800a148:	007a1200 	.word	0x007a1200
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800a14c:	4bb0      	ldr	r3, [pc, #704]	; (800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a154:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a158:	d133      	bne.n	800a1c2 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800a15a:	4bad      	ldr	r3, [pc, #692]	; (800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a15c:	691b      	ldr	r3, [r3, #16]
 800a15e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a162:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a166:	d12c      	bne.n	800a1c2 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800a168:	4ba9      	ldr	r3, [pc, #676]	; (800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a16a:	691b      	ldr	r3, [r3, #16]
 800a16c:	0a1b      	lsrs	r3, r3, #8
 800a16e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a172:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800a174:	69bb      	ldr	r3, [r7, #24]
 800a176:	68fa      	ldr	r2, [r7, #12]
 800a178:	fb02 f203 	mul.w	r2, r2, r3
 800a17c:	4ba4      	ldr	r3, [pc, #656]	; (800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a17e:	68db      	ldr	r3, [r3, #12]
 800a180:	091b      	lsrs	r3, r3, #4
 800a182:	f003 0307 	and.w	r3, r3, #7
 800a186:	3301      	adds	r3, #1
 800a188:	fbb2 f3f3 	udiv	r3, r2, r3
 800a18c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800a18e:	4ba0      	ldr	r3, [pc, #640]	; (800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a190:	691b      	ldr	r3, [r3, #16]
 800a192:	0d5b      	lsrs	r3, r3, #21
 800a194:	f003 0303 	and.w	r3, r3, #3
 800a198:	3301      	adds	r3, #1
 800a19a:	005b      	lsls	r3, r3, #1
 800a19c:	69ba      	ldr	r2, [r7, #24]
 800a19e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a1a2:	61fb      	str	r3, [r7, #28]
          break;
 800a1a4:	e00d      	b.n	800a1c2 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 800a1a6:	4b9a      	ldr	r3, [pc, #616]	; (800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a1a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a1ac:	f003 0302 	and.w	r3, r3, #2
 800a1b0:	2b02      	cmp	r3, #2
 800a1b2:	d108      	bne.n	800a1c6 <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
            frequency = HSI48_VALUE;
 800a1b4:	4b97      	ldr	r3, [pc, #604]	; (800a414 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800a1b6:	61fb      	str	r3, [r7, #28]
          break;
 800a1b8:	e005      	b.n	800a1c6 <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
          break;
 800a1ba:	bf00      	nop
 800a1bc:	e31a      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          break;
 800a1be:	bf00      	nop
 800a1c0:	e318      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          break;
 800a1c2:	bf00      	nop
 800a1c4:	e316      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          break;
 800a1c6:	bf00      	nop
        break;
 800a1c8:	e314      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800a1ca:	4b91      	ldr	r3, [pc, #580]	; (800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a1cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a1d0:	f003 0303 	and.w	r3, r3, #3
 800a1d4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a1d6:	693b      	ldr	r3, [r7, #16]
 800a1d8:	2b03      	cmp	r3, #3
 800a1da:	d828      	bhi.n	800a22e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800a1dc:	a201      	add	r2, pc, #4	; (adr r2, 800a1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x368>)
 800a1de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1e2:	bf00      	nop
 800a1e4:	0800a1f5 	.word	0x0800a1f5
 800a1e8:	0800a1fd 	.word	0x0800a1fd
 800a1ec:	0800a205 	.word	0x0800a205
 800a1f0:	0800a219 	.word	0x0800a219
          frequency = HAL_RCC_GetPCLK2Freq();
 800a1f4:	f7ff faa2 	bl	800973c <HAL_RCC_GetPCLK2Freq>
 800a1f8:	61f8      	str	r0, [r7, #28]
          break;
 800a1fa:	e01d      	b.n	800a238 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
          frequency = HAL_RCC_GetSysClockFreq();
 800a1fc:	f7ff f9f2 	bl	80095e4 <HAL_RCC_GetSysClockFreq>
 800a200:	61f8      	str	r0, [r7, #28]
          break;
 800a202:	e019      	b.n	800a238 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a204:	4b82      	ldr	r3, [pc, #520]	; (800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a20c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a210:	d10f      	bne.n	800a232 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
            frequency = HSI_VALUE;
 800a212:	4b81      	ldr	r3, [pc, #516]	; (800a418 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800a214:	61fb      	str	r3, [r7, #28]
          break;
 800a216:	e00c      	b.n	800a232 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a218:	4b7d      	ldr	r3, [pc, #500]	; (800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a21a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a21e:	f003 0302 	and.w	r3, r3, #2
 800a222:	2b02      	cmp	r3, #2
 800a224:	d107      	bne.n	800a236 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
            frequency = LSE_VALUE;
 800a226:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a22a:	61fb      	str	r3, [r7, #28]
          break;
 800a22c:	e003      	b.n	800a236 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          break;
 800a22e:	bf00      	nop
 800a230:	e2e0      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          break;
 800a232:	bf00      	nop
 800a234:	e2de      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          break;
 800a236:	bf00      	nop
        break;
 800a238:	e2dc      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800a23a:	4b75      	ldr	r3, [pc, #468]	; (800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a23c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a240:	f003 030c 	and.w	r3, r3, #12
 800a244:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a246:	693b      	ldr	r3, [r7, #16]
 800a248:	2b0c      	cmp	r3, #12
 800a24a:	d83a      	bhi.n	800a2c2 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 800a24c:	a201      	add	r2, pc, #4	; (adr r2, 800a254 <HAL_RCCEx_GetPeriphCLKFreq+0x3d8>)
 800a24e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a252:	bf00      	nop
 800a254:	0800a289 	.word	0x0800a289
 800a258:	0800a2c3 	.word	0x0800a2c3
 800a25c:	0800a2c3 	.word	0x0800a2c3
 800a260:	0800a2c3 	.word	0x0800a2c3
 800a264:	0800a291 	.word	0x0800a291
 800a268:	0800a2c3 	.word	0x0800a2c3
 800a26c:	0800a2c3 	.word	0x0800a2c3
 800a270:	0800a2c3 	.word	0x0800a2c3
 800a274:	0800a299 	.word	0x0800a299
 800a278:	0800a2c3 	.word	0x0800a2c3
 800a27c:	0800a2c3 	.word	0x0800a2c3
 800a280:	0800a2c3 	.word	0x0800a2c3
 800a284:	0800a2ad 	.word	0x0800a2ad
          frequency = HAL_RCC_GetPCLK1Freq();
 800a288:	f7ff fa42 	bl	8009710 <HAL_RCC_GetPCLK1Freq>
 800a28c:	61f8      	str	r0, [r7, #28]
          break;
 800a28e:	e01d      	b.n	800a2cc <HAL_RCCEx_GetPeriphCLKFreq+0x450>
          frequency = HAL_RCC_GetSysClockFreq();
 800a290:	f7ff f9a8 	bl	80095e4 <HAL_RCC_GetSysClockFreq>
 800a294:	61f8      	str	r0, [r7, #28]
          break;
 800a296:	e019      	b.n	800a2cc <HAL_RCCEx_GetPeriphCLKFreq+0x450>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a298:	4b5d      	ldr	r3, [pc, #372]	; (800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a2a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a2a4:	d10f      	bne.n	800a2c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44a>
            frequency = HSI_VALUE;
 800a2a6:	4b5c      	ldr	r3, [pc, #368]	; (800a418 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800a2a8:	61fb      	str	r3, [r7, #28]
          break;
 800a2aa:	e00c      	b.n	800a2c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a2ac:	4b58      	ldr	r3, [pc, #352]	; (800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a2ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a2b2:	f003 0302 	and.w	r3, r3, #2
 800a2b6:	2b02      	cmp	r3, #2
 800a2b8:	d107      	bne.n	800a2ca <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
            frequency = LSE_VALUE;
 800a2ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a2be:	61fb      	str	r3, [r7, #28]
          break;
 800a2c0:	e003      	b.n	800a2ca <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
          break;
 800a2c2:	bf00      	nop
 800a2c4:	e296      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          break;
 800a2c6:	bf00      	nop
 800a2c8:	e294      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          break;
 800a2ca:	bf00      	nop
        break;
 800a2cc:	e292      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800a2ce:	4b50      	ldr	r3, [pc, #320]	; (800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a2d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a2d4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a2d8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a2da:	693b      	ldr	r3, [r7, #16]
 800a2dc:	2b10      	cmp	r3, #16
 800a2de:	d00d      	beq.n	800a2fc <HAL_RCCEx_GetPeriphCLKFreq+0x480>
 800a2e0:	2b10      	cmp	r3, #16
 800a2e2:	d802      	bhi.n	800a2ea <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d005      	beq.n	800a2f4 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          break;
 800a2e8:	e024      	b.n	800a334 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
        switch(srcclk)
 800a2ea:	2b20      	cmp	r3, #32
 800a2ec:	d00a      	beq.n	800a304 <HAL_RCCEx_GetPeriphCLKFreq+0x488>
 800a2ee:	2b30      	cmp	r3, #48	; 0x30
 800a2f0:	d012      	beq.n	800a318 <HAL_RCCEx_GetPeriphCLKFreq+0x49c>
          break;
 800a2f2:	e01f      	b.n	800a334 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a2f4:	f7ff fa0c 	bl	8009710 <HAL_RCC_GetPCLK1Freq>
 800a2f8:	61f8      	str	r0, [r7, #28]
          break;
 800a2fa:	e01b      	b.n	800a334 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
          frequency = HAL_RCC_GetSysClockFreq();
 800a2fc:	f7ff f972 	bl	80095e4 <HAL_RCC_GetSysClockFreq>
 800a300:	61f8      	str	r0, [r7, #28]
          break;
 800a302:	e017      	b.n	800a334 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a304:	4b42      	ldr	r3, [pc, #264]	; (800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a30c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a310:	d10d      	bne.n	800a32e <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
            frequency = HSI_VALUE;
 800a312:	4b41      	ldr	r3, [pc, #260]	; (800a418 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800a314:	61fb      	str	r3, [r7, #28]
          break;
 800a316:	e00a      	b.n	800a32e <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a318:	4b3d      	ldr	r3, [pc, #244]	; (800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a31a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a31e:	f003 0302 	and.w	r3, r3, #2
 800a322:	2b02      	cmp	r3, #2
 800a324:	d105      	bne.n	800a332 <HAL_RCCEx_GetPeriphCLKFreq+0x4b6>
            frequency = LSE_VALUE;
 800a326:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a32a:	61fb      	str	r3, [r7, #28]
          break;
 800a32c:	e001      	b.n	800a332 <HAL_RCCEx_GetPeriphCLKFreq+0x4b6>
          break;
 800a32e:	bf00      	nop
 800a330:	e260      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          break;
 800a332:	bf00      	nop
        break;
 800a334:	e25e      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800a336:	4b36      	ldr	r3, [pc, #216]	; (800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a338:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a33c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a340:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a342:	693b      	ldr	r3, [r7, #16]
 800a344:	2b40      	cmp	r3, #64	; 0x40
 800a346:	d00d      	beq.n	800a364 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
 800a348:	2b40      	cmp	r3, #64	; 0x40
 800a34a:	d802      	bhi.n	800a352 <HAL_RCCEx_GetPeriphCLKFreq+0x4d6>
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d005      	beq.n	800a35c <HAL_RCCEx_GetPeriphCLKFreq+0x4e0>
          break;
 800a350:	e024      	b.n	800a39c <HAL_RCCEx_GetPeriphCLKFreq+0x520>
        switch(srcclk)
 800a352:	2b80      	cmp	r3, #128	; 0x80
 800a354:	d00a      	beq.n	800a36c <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>
 800a356:	2bc0      	cmp	r3, #192	; 0xc0
 800a358:	d012      	beq.n	800a380 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
          break;
 800a35a:	e01f      	b.n	800a39c <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a35c:	f7ff f9d8 	bl	8009710 <HAL_RCC_GetPCLK1Freq>
 800a360:	61f8      	str	r0, [r7, #28]
          break;
 800a362:	e01b      	b.n	800a39c <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 800a364:	f7ff f93e 	bl	80095e4 <HAL_RCC_GetSysClockFreq>
 800a368:	61f8      	str	r0, [r7, #28]
          break;
 800a36a:	e017      	b.n	800a39c <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a36c:	4b28      	ldr	r3, [pc, #160]	; (800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a374:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a378:	d10d      	bne.n	800a396 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 800a37a:	4b27      	ldr	r3, [pc, #156]	; (800a418 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800a37c:	61fb      	str	r3, [r7, #28]
          break;
 800a37e:	e00a      	b.n	800a396 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a380:	4b23      	ldr	r3, [pc, #140]	; (800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a382:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a386:	f003 0302 	and.w	r3, r3, #2
 800a38a:	2b02      	cmp	r3, #2
 800a38c:	d105      	bne.n	800a39a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 800a38e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a392:	61fb      	str	r3, [r7, #28]
          break;
 800a394:	e001      	b.n	800a39a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 800a396:	bf00      	nop
 800a398:	e22c      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          break;
 800a39a:	bf00      	nop
        break;
 800a39c:	e22a      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800a39e:	4b1c      	ldr	r3, [pc, #112]	; (800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a3a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a3a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a3a8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a3aa:	693b      	ldr	r3, [r7, #16]
 800a3ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a3b0:	d010      	beq.n	800a3d4 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
 800a3b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a3b6:	d802      	bhi.n	800a3be <HAL_RCCEx_GetPeriphCLKFreq+0x542>
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d007      	beq.n	800a3cc <HAL_RCCEx_GetPeriphCLKFreq+0x550>
          break;
 800a3bc:	e026      	b.n	800a40c <HAL_RCCEx_GetPeriphCLKFreq+0x590>
        switch(srcclk)
 800a3be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a3c2:	d00b      	beq.n	800a3dc <HAL_RCCEx_GetPeriphCLKFreq+0x560>
 800a3c4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a3c8:	d012      	beq.n	800a3f0 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
          break;
 800a3ca:	e01f      	b.n	800a40c <HAL_RCCEx_GetPeriphCLKFreq+0x590>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a3cc:	f7ff f9a0 	bl	8009710 <HAL_RCC_GetPCLK1Freq>
 800a3d0:	61f8      	str	r0, [r7, #28]
          break;
 800a3d2:	e01b      	b.n	800a40c <HAL_RCCEx_GetPeriphCLKFreq+0x590>
          frequency = HAL_RCC_GetSysClockFreq();
 800a3d4:	f7ff f906 	bl	80095e4 <HAL_RCC_GetSysClockFreq>
 800a3d8:	61f8      	str	r0, [r7, #28]
          break;
 800a3da:	e017      	b.n	800a40c <HAL_RCCEx_GetPeriphCLKFreq+0x590>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a3dc:	4b0c      	ldr	r3, [pc, #48]	; (800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a3e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a3e8:	d10d      	bne.n	800a406 <HAL_RCCEx_GetPeriphCLKFreq+0x58a>
            frequency = HSI_VALUE;
 800a3ea:	4b0b      	ldr	r3, [pc, #44]	; (800a418 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800a3ec:	61fb      	str	r3, [r7, #28]
          break;
 800a3ee:	e00a      	b.n	800a406 <HAL_RCCEx_GetPeriphCLKFreq+0x58a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a3f0:	4b07      	ldr	r3, [pc, #28]	; (800a410 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a3f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a3f6:	f003 0302 	and.w	r3, r3, #2
 800a3fa:	2b02      	cmp	r3, #2
 800a3fc:	d105      	bne.n	800a40a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
            frequency = LSE_VALUE;
 800a3fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a402:	61fb      	str	r3, [r7, #28]
          break;
 800a404:	e001      	b.n	800a40a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          break;
 800a406:	bf00      	nop
 800a408:	e1f4      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          break;
 800a40a:	bf00      	nop
        break;
 800a40c:	e1f2      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
 800a40e:	bf00      	nop
 800a410:	40021000 	.word	0x40021000
 800a414:	02dc6c00 	.word	0x02dc6c00
 800a418:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800a41c:	4bad      	ldr	r3, [pc, #692]	; (800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800a41e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a422:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a426:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a428:	693b      	ldr	r3, [r7, #16]
 800a42a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a42e:	d010      	beq.n	800a452 <HAL_RCCEx_GetPeriphCLKFreq+0x5d6>
 800a430:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a434:	d802      	bhi.n	800a43c <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>
 800a436:	2b00      	cmp	r3, #0
 800a438:	d007      	beq.n	800a44a <HAL_RCCEx_GetPeriphCLKFreq+0x5ce>
          break;
 800a43a:	e026      	b.n	800a48a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        switch(srcclk)
 800a43c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a440:	d00b      	beq.n	800a45a <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
 800a442:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a446:	d012      	beq.n	800a46e <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
          break;
 800a448:	e01f      	b.n	800a48a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a44a:	f7ff f961 	bl	8009710 <HAL_RCC_GetPCLK1Freq>
 800a44e:	61f8      	str	r0, [r7, #28]
          break;
 800a450:	e01b      	b.n	800a48a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
          frequency = HAL_RCC_GetSysClockFreq();
 800a452:	f7ff f8c7 	bl	80095e4 <HAL_RCC_GetSysClockFreq>
 800a456:	61f8      	str	r0, [r7, #28]
          break;
 800a458:	e017      	b.n	800a48a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a45a:	4b9e      	ldr	r3, [pc, #632]	; (800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a462:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a466:	d10d      	bne.n	800a484 <HAL_RCCEx_GetPeriphCLKFreq+0x608>
            frequency = HSI_VALUE;
 800a468:	4b9b      	ldr	r3, [pc, #620]	; (800a6d8 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>)
 800a46a:	61fb      	str	r3, [r7, #28]
          break;
 800a46c:	e00a      	b.n	800a484 <HAL_RCCEx_GetPeriphCLKFreq+0x608>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a46e:	4b99      	ldr	r3, [pc, #612]	; (800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800a470:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a474:	f003 0302 	and.w	r3, r3, #2
 800a478:	2b02      	cmp	r3, #2
 800a47a:	d105      	bne.n	800a488 <HAL_RCCEx_GetPeriphCLKFreq+0x60c>
            frequency = LSE_VALUE;
 800a47c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a480:	61fb      	str	r3, [r7, #28]
          break;
 800a482:	e001      	b.n	800a488 <HAL_RCCEx_GetPeriphCLKFreq+0x60c>
          break;
 800a484:	bf00      	nop
 800a486:	e1b5      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          break;
 800a488:	bf00      	nop
        break;
 800a48a:	e1b3      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800a48c:	4b91      	ldr	r3, [pc, #580]	; (800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800a48e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a492:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a496:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a498:	693b      	ldr	r3, [r7, #16]
 800a49a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a49e:	d036      	beq.n	800a50e <HAL_RCCEx_GetPeriphCLKFreq+0x692>
 800a4a0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a4a4:	d003      	beq.n	800a4ae <HAL_RCCEx_GetPeriphCLKFreq+0x632>
 800a4a6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a4aa:	d004      	beq.n	800a4b6 <HAL_RCCEx_GetPeriphCLKFreq+0x63a>
          break;
 800a4ac:	e05e      	b.n	800a56c <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
          frequency = HAL_RCC_GetSysClockFreq();
 800a4ae:	f7ff f899 	bl	80095e4 <HAL_RCC_GetSysClockFreq>
 800a4b2:	61f8      	str	r0, [r7, #28]
          break;
 800a4b4:	e05a      	b.n	800a56c <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 800a4b6:	4b87      	ldr	r3, [pc, #540]	; (800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a4be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a4c2:	d150      	bne.n	800a566 <HAL_RCCEx_GetPeriphCLKFreq+0x6ea>
 800a4c4:	4b83      	ldr	r3, [pc, #524]	; (800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800a4c6:	691b      	ldr	r3, [r3, #16]
 800a4c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d04a      	beq.n	800a566 <HAL_RCCEx_GetPeriphCLKFreq+0x6ea>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800a4d0:	4b80      	ldr	r3, [pc, #512]	; (800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800a4d2:	691b      	ldr	r3, [r3, #16]
 800a4d4:	0a1b      	lsrs	r3, r3, #8
 800a4d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a4da:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800a4dc:	69bb      	ldr	r3, [r7, #24]
 800a4de:	68fa      	ldr	r2, [r7, #12]
 800a4e0:	fb02 f203 	mul.w	r2, r2, r3
 800a4e4:	4b7b      	ldr	r3, [pc, #492]	; (800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800a4e6:	68db      	ldr	r3, [r3, #12]
 800a4e8:	091b      	lsrs	r3, r3, #4
 800a4ea:	f003 0307 	and.w	r3, r3, #7
 800a4ee:	3301      	adds	r3, #1
 800a4f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4f4:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800a4f6:	4b77      	ldr	r3, [pc, #476]	; (800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800a4f8:	691b      	ldr	r3, [r3, #16]
 800a4fa:	0e5b      	lsrs	r3, r3, #25
 800a4fc:	f003 0303 	and.w	r3, r3, #3
 800a500:	3301      	adds	r3, #1
 800a502:	005b      	lsls	r3, r3, #1
 800a504:	69ba      	ldr	r2, [r7, #24]
 800a506:	fbb2 f3f3 	udiv	r3, r2, r3
 800a50a:	61fb      	str	r3, [r7, #28]
          break;
 800a50c:	e02b      	b.n	800a566 <HAL_RCCEx_GetPeriphCLKFreq+0x6ea>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 800a50e:	4b71      	ldr	r3, [pc, #452]	; (800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a516:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a51a:	d126      	bne.n	800a56a <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 800a51c:	4b6d      	ldr	r3, [pc, #436]	; (800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800a51e:	695b      	ldr	r3, [r3, #20]
 800a520:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a524:	2b00      	cmp	r3, #0
 800a526:	d020      	beq.n	800a56a <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800a528:	4b6a      	ldr	r3, [pc, #424]	; (800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800a52a:	695b      	ldr	r3, [r3, #20]
 800a52c:	0a1b      	lsrs	r3, r3, #8
 800a52e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a532:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800a534:	69bb      	ldr	r3, [r7, #24]
 800a536:	68fa      	ldr	r2, [r7, #12]
 800a538:	fb02 f203 	mul.w	r2, r2, r3
 800a53c:	4b65      	ldr	r3, [pc, #404]	; (800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800a53e:	68db      	ldr	r3, [r3, #12]
 800a540:	091b      	lsrs	r3, r3, #4
 800a542:	f003 0307 	and.w	r3, r3, #7
 800a546:	3301      	adds	r3, #1
 800a548:	fbb2 f3f3 	udiv	r3, r2, r3
 800a54c:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 800a54e:	4b61      	ldr	r3, [pc, #388]	; (800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800a550:	695b      	ldr	r3, [r3, #20]
 800a552:	0e5b      	lsrs	r3, r3, #25
 800a554:	f003 0303 	and.w	r3, r3, #3
 800a558:	3301      	adds	r3, #1
 800a55a:	005b      	lsls	r3, r3, #1
 800a55c:	69ba      	ldr	r2, [r7, #24]
 800a55e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a562:	61fb      	str	r3, [r7, #28]
          break;
 800a564:	e001      	b.n	800a56a <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
          break;
 800a566:	bf00      	nop
 800a568:	e144      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          break;
 800a56a:	bf00      	nop
        break;
 800a56c:	e142      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 800a56e:	4b59      	ldr	r3, [pc, #356]	; (800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800a570:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a574:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a578:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 800a57a:	693b      	ldr	r3, [r7, #16]
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d103      	bne.n	800a588 <HAL_RCCEx_GetPeriphCLKFreq+0x70c>
          frequency = HAL_RCC_GetPCLK2Freq();
 800a580:	f7ff f8dc 	bl	800973c <HAL_RCC_GetPCLK2Freq>
 800a584:	61f8      	str	r0, [r7, #28]
        break;
 800a586:	e135      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          frequency = HAL_RCC_GetSysClockFreq();
 800a588:	f7ff f82c 	bl	80095e4 <HAL_RCC_GetSysClockFreq>
 800a58c:	61f8      	str	r0, [r7, #28]
        break;
 800a58e:	e131      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800a590:	4b50      	ldr	r3, [pc, #320]	; (800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800a592:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a596:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800a59a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a59c:	693b      	ldr	r3, [r7, #16]
 800a59e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a5a2:	d009      	beq.n	800a5b8 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800a5a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a5a8:	d00a      	beq.n	800a5c0 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d000      	beq.n	800a5b0 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
          break;
 800a5ae:	e011      	b.n	800a5d4 <HAL_RCCEx_GetPeriphCLKFreq+0x758>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a5b0:	f7ff f8ae 	bl	8009710 <HAL_RCC_GetPCLK1Freq>
 800a5b4:	61f8      	str	r0, [r7, #28]
          break;
 800a5b6:	e00d      	b.n	800a5d4 <HAL_RCCEx_GetPeriphCLKFreq+0x758>
          frequency = HAL_RCC_GetSysClockFreq();
 800a5b8:	f7ff f814 	bl	80095e4 <HAL_RCC_GetSysClockFreq>
 800a5bc:	61f8      	str	r0, [r7, #28]
          break;
 800a5be:	e009      	b.n	800a5d4 <HAL_RCCEx_GetPeriphCLKFreq+0x758>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a5c0:	4b44      	ldr	r3, [pc, #272]	; (800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a5c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a5cc:	d101      	bne.n	800a5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
            frequency = HSI_VALUE;
 800a5ce:	4b42      	ldr	r3, [pc, #264]	; (800a6d8 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>)
 800a5d0:	61fb      	str	r3, [r7, #28]
          break;
 800a5d2:	bf00      	nop
        break;
 800a5d4:	e10e      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800a5d6:	4b3f      	ldr	r3, [pc, #252]	; (800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800a5d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a5dc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a5e0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a5e2:	693b      	ldr	r3, [r7, #16]
 800a5e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a5e8:	d009      	beq.n	800a5fe <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 800a5ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a5ee:	d00a      	beq.n	800a606 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d000      	beq.n	800a5f6 <HAL_RCCEx_GetPeriphCLKFreq+0x77a>
          break;
 800a5f4:	e011      	b.n	800a61a <HAL_RCCEx_GetPeriphCLKFreq+0x79e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a5f6:	f7ff f88b 	bl	8009710 <HAL_RCC_GetPCLK1Freq>
 800a5fa:	61f8      	str	r0, [r7, #28]
          break;
 800a5fc:	e00d      	b.n	800a61a <HAL_RCCEx_GetPeriphCLKFreq+0x79e>
          frequency = HAL_RCC_GetSysClockFreq();
 800a5fe:	f7fe fff1 	bl	80095e4 <HAL_RCC_GetSysClockFreq>
 800a602:	61f8      	str	r0, [r7, #28]
          break;
 800a604:	e009      	b.n	800a61a <HAL_RCCEx_GetPeriphCLKFreq+0x79e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a606:	4b33      	ldr	r3, [pc, #204]	; (800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a60e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a612:	d101      	bne.n	800a618 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
            frequency = HSI_VALUE;
 800a614:	4b30      	ldr	r3, [pc, #192]	; (800a6d8 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>)
 800a616:	61fb      	str	r3, [r7, #28]
          break;
 800a618:	bf00      	nop
        break;
 800a61a:	e0eb      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800a61c:	4b2d      	ldr	r3, [pc, #180]	; (800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800a61e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a622:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a626:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a628:	693b      	ldr	r3, [r7, #16]
 800a62a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a62e:	d009      	beq.n	800a644 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>
 800a630:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a634:	d00a      	beq.n	800a64c <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
 800a636:	2b00      	cmp	r3, #0
 800a638:	d000      	beq.n	800a63c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>
          break;
 800a63a:	e011      	b.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x7e4>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a63c:	f7ff f868 	bl	8009710 <HAL_RCC_GetPCLK1Freq>
 800a640:	61f8      	str	r0, [r7, #28]
          break;
 800a642:	e00d      	b.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x7e4>
          frequency = HAL_RCC_GetSysClockFreq();
 800a644:	f7fe ffce 	bl	80095e4 <HAL_RCC_GetSysClockFreq>
 800a648:	61f8      	str	r0, [r7, #28]
          break;
 800a64a:	e009      	b.n	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x7e4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a64c:	4b21      	ldr	r3, [pc, #132]	; (800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a654:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a658:	d101      	bne.n	800a65e <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
            frequency = HSI_VALUE;
 800a65a:	4b1f      	ldr	r3, [pc, #124]	; (800a6d8 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>)
 800a65c:	61fb      	str	r3, [r7, #28]
          break;
 800a65e:	bf00      	nop
        break;
 800a660:	e0c8      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800a662:	4b1c      	ldr	r3, [pc, #112]	; (800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800a664:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a668:	f003 0303 	and.w	r3, r3, #3
 800a66c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a66e:	693b      	ldr	r3, [r7, #16]
 800a670:	2b01      	cmp	r3, #1
 800a672:	d008      	beq.n	800a686 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 800a674:	2b01      	cmp	r3, #1
 800a676:	d302      	bcc.n	800a67e <HAL_RCCEx_GetPeriphCLKFreq+0x802>
 800a678:	2b02      	cmp	r3, #2
 800a67a:	d008      	beq.n	800a68e <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 800a67c:	e011      	b.n	800a6a2 <HAL_RCCEx_GetPeriphCLKFreq+0x826>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a67e:	f7ff f847 	bl	8009710 <HAL_RCC_GetPCLK1Freq>
 800a682:	61f8      	str	r0, [r7, #28]
          break;
 800a684:	e00d      	b.n	800a6a2 <HAL_RCCEx_GetPeriphCLKFreq+0x826>
          frequency = HAL_RCC_GetSysClockFreq();
 800a686:	f7fe ffad 	bl	80095e4 <HAL_RCC_GetSysClockFreq>
 800a68a:	61f8      	str	r0, [r7, #28]
          break;
 800a68c:	e009      	b.n	800a6a2 <HAL_RCCEx_GetPeriphCLKFreq+0x826>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a68e:	4b11      	ldr	r3, [pc, #68]	; (800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a696:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a69a:	d101      	bne.n	800a6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x824>
            frequency = HSI_VALUE;
 800a69c:	4b0e      	ldr	r3, [pc, #56]	; (800a6d8 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>)
 800a69e:	61fb      	str	r3, [r7, #28]
          break;
 800a6a0:	bf00      	nop
        break;
 800a6a2:	e0a7      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800a6a4:	4b0b      	ldr	r3, [pc, #44]	; (800a6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800a6a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a6aa:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800a6ae:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a6b0:	693b      	ldr	r3, [r7, #16]
 800a6b2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a6b6:	d015      	beq.n	800a6e4 <HAL_RCCEx_GetPeriphCLKFreq+0x868>
 800a6b8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a6bc:	d802      	bhi.n	800a6c4 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d00c      	beq.n	800a6dc <HAL_RCCEx_GetPeriphCLKFreq+0x860>
          break;
 800a6c2:	e034      	b.n	800a72e <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
        switch(srcclk)
 800a6c4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a6c8:	d017      	beq.n	800a6fa <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 800a6ca:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800a6ce:	d01e      	beq.n	800a70e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          break;
 800a6d0:	e02d      	b.n	800a72e <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 800a6d2:	bf00      	nop
 800a6d4:	40021000 	.word	0x40021000
 800a6d8:	00f42400 	.word	0x00f42400
          frequency = HAL_RCC_GetPCLK1Freq();
 800a6dc:	f7ff f818 	bl	8009710 <HAL_RCC_GetPCLK1Freq>
 800a6e0:	61f8      	str	r0, [r7, #28]
          break;
 800a6e2:	e024      	b.n	800a72e <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800a6e4:	4b46      	ldr	r3, [pc, #280]	; (800a800 <HAL_RCCEx_GetPeriphCLKFreq+0x984>)
 800a6e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a6ea:	f003 0302 	and.w	r3, r3, #2
 800a6ee:	2b02      	cmp	r3, #2
 800a6f0:	d118      	bne.n	800a724 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
              frequency = LSI_VALUE;
 800a6f2:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800a6f6:	61fb      	str	r3, [r7, #28]
          break;
 800a6f8:	e014      	b.n	800a724 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a6fa:	4b41      	ldr	r3, [pc, #260]	; (800a800 <HAL_RCCEx_GetPeriphCLKFreq+0x984>)
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a702:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a706:	d10f      	bne.n	800a728 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
            frequency = HSI_VALUE;
 800a708:	4b3e      	ldr	r3, [pc, #248]	; (800a804 <HAL_RCCEx_GetPeriphCLKFreq+0x988>)
 800a70a:	61fb      	str	r3, [r7, #28]
          break;
 800a70c:	e00c      	b.n	800a728 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a70e:	4b3c      	ldr	r3, [pc, #240]	; (800a800 <HAL_RCCEx_GetPeriphCLKFreq+0x984>)
 800a710:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a714:	f003 0302 	and.w	r3, r3, #2
 800a718:	2b02      	cmp	r3, #2
 800a71a:	d107      	bne.n	800a72c <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
            frequency = LSE_VALUE;
 800a71c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a720:	61fb      	str	r3, [r7, #28]
          break;
 800a722:	e003      	b.n	800a72c <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
          break;
 800a724:	bf00      	nop
 800a726:	e065      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          break;
 800a728:	bf00      	nop
 800a72a:	e063      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          break;
 800a72c:	bf00      	nop
        break;
 800a72e:	e061      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800a730:	4b33      	ldr	r3, [pc, #204]	; (800a800 <HAL_RCCEx_GetPeriphCLKFreq+0x984>)
 800a732:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a736:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800a73a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a73c:	693b      	ldr	r3, [r7, #16]
 800a73e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a742:	d010      	beq.n	800a766 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 800a744:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a748:	d802      	bhi.n	800a750 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d007      	beq.n	800a75e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
          break;
 800a74e:	e02f      	b.n	800a7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
        switch(srcclk)
 800a750:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a754:	d012      	beq.n	800a77c <HAL_RCCEx_GetPeriphCLKFreq+0x900>
 800a756:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a75a:	d019      	beq.n	800a790 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          break;
 800a75c:	e028      	b.n	800a7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a75e:	f7fe ffd7 	bl	8009710 <HAL_RCC_GetPCLK1Freq>
 800a762:	61f8      	str	r0, [r7, #28]
          break;
 800a764:	e024      	b.n	800a7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800a766:	4b26      	ldr	r3, [pc, #152]	; (800a800 <HAL_RCCEx_GetPeriphCLKFreq+0x984>)
 800a768:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a76c:	f003 0302 	and.w	r3, r3, #2
 800a770:	2b02      	cmp	r3, #2
 800a772:	d118      	bne.n	800a7a6 <HAL_RCCEx_GetPeriphCLKFreq+0x92a>
              frequency = LSI_VALUE;
 800a774:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800a778:	61fb      	str	r3, [r7, #28]
          break;
 800a77a:	e014      	b.n	800a7a6 <HAL_RCCEx_GetPeriphCLKFreq+0x92a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a77c:	4b20      	ldr	r3, [pc, #128]	; (800a800 <HAL_RCCEx_GetPeriphCLKFreq+0x984>)
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a784:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a788:	d10f      	bne.n	800a7aa <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
            frequency = HSI_VALUE;
 800a78a:	4b1e      	ldr	r3, [pc, #120]	; (800a804 <HAL_RCCEx_GetPeriphCLKFreq+0x988>)
 800a78c:	61fb      	str	r3, [r7, #28]
          break;
 800a78e:	e00c      	b.n	800a7aa <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a790:	4b1b      	ldr	r3, [pc, #108]	; (800a800 <HAL_RCCEx_GetPeriphCLKFreq+0x984>)
 800a792:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a796:	f003 0302 	and.w	r3, r3, #2
 800a79a:	2b02      	cmp	r3, #2
 800a79c:	d107      	bne.n	800a7ae <HAL_RCCEx_GetPeriphCLKFreq+0x932>
            frequency = LSE_VALUE;
 800a79e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a7a2:	61fb      	str	r3, [r7, #28]
          break;
 800a7a4:	e003      	b.n	800a7ae <HAL_RCCEx_GetPeriphCLKFreq+0x932>
          break;
 800a7a6:	bf00      	nop
 800a7a8:	e024      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          break;
 800a7aa:	bf00      	nop
 800a7ac:	e022      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          break;
 800a7ae:	bf00      	nop
        break;
 800a7b0:	e020      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 800a7b2:	4b13      	ldr	r3, [pc, #76]	; (800a800 <HAL_RCCEx_GetPeriphCLKFreq+0x984>)
 800a7b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a7b8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a7bc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a7be:	693b      	ldr	r3, [r7, #16]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d003      	beq.n	800a7cc <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 800a7c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a7c8:	d004      	beq.n	800a7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
          break;
 800a7ca:	e00d      	b.n	800a7e8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a7cc:	f7fe ffa0 	bl	8009710 <HAL_RCC_GetPCLK1Freq>
 800a7d0:	61f8      	str	r0, [r7, #28]
          break;
 800a7d2:	e009      	b.n	800a7e8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a7d4:	4b0a      	ldr	r3, [pc, #40]	; (800a800 <HAL_RCCEx_GetPeriphCLKFreq+0x984>)
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a7dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a7e0:	d101      	bne.n	800a7e6 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
            frequency = HSI_VALUE;
 800a7e2:	4b08      	ldr	r3, [pc, #32]	; (800a804 <HAL_RCCEx_GetPeriphCLKFreq+0x988>)
 800a7e4:	61fb      	str	r3, [r7, #28]
          break;
 800a7e6:	bf00      	nop
        break;
 800a7e8:	e004      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
      break;
 800a7ea:	bf00      	nop
 800a7ec:	e002      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
      break;
 800a7ee:	bf00      	nop
 800a7f0:	e000      	b.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
      break;
 800a7f2:	bf00      	nop
    }
  }

  return(frequency);
 800a7f4:	69fb      	ldr	r3, [r7, #28]
}
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	3720      	adds	r7, #32
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	bd80      	pop	{r7, pc}
 800a7fe:	bf00      	nop
 800a800:	40021000 	.word	0x40021000
 800a804:	00f42400 	.word	0x00f42400

0800a808 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800a808:	b480      	push	{r7}
 800a80a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800a80c:	4b05      	ldr	r3, [pc, #20]	; (800a824 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	4a04      	ldr	r2, [pc, #16]	; (800a824 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800a812:	f043 0304 	orr.w	r3, r3, #4
 800a816:	6013      	str	r3, [r2, #0]
}
 800a818:	bf00      	nop
 800a81a:	46bd      	mov	sp, r7
 800a81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a820:	4770      	bx	lr
 800a822:	bf00      	nop
 800a824:	40021000 	.word	0x40021000

0800a828 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b084      	sub	sp, #16
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	6078      	str	r0, [r7, #4]
 800a830:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a832:	2300      	movs	r3, #0
 800a834:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a836:	4b73      	ldr	r3, [pc, #460]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a838:	68db      	ldr	r3, [r3, #12]
 800a83a:	f003 0303 	and.w	r3, r3, #3
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d018      	beq.n	800a874 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800a842:	4b70      	ldr	r3, [pc, #448]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a844:	68db      	ldr	r3, [r3, #12]
 800a846:	f003 0203 	and.w	r2, r3, #3
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	429a      	cmp	r2, r3
 800a850:	d10d      	bne.n	800a86e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
       ||
 800a856:	2b00      	cmp	r3, #0
 800a858:	d009      	beq.n	800a86e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800a85a:	4b6a      	ldr	r3, [pc, #424]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a85c:	68db      	ldr	r3, [r3, #12]
 800a85e:	091b      	lsrs	r3, r3, #4
 800a860:	f003 0307 	and.w	r3, r3, #7
 800a864:	1c5a      	adds	r2, r3, #1
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	685b      	ldr	r3, [r3, #4]
       ||
 800a86a:	429a      	cmp	r2, r3
 800a86c:	d044      	beq.n	800a8f8 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800a86e:	2301      	movs	r3, #1
 800a870:	73fb      	strb	r3, [r7, #15]
 800a872:	e041      	b.n	800a8f8 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	2b02      	cmp	r3, #2
 800a87a:	d00c      	beq.n	800a896 <RCCEx_PLLSAI1_Config+0x6e>
 800a87c:	2b03      	cmp	r3, #3
 800a87e:	d013      	beq.n	800a8a8 <RCCEx_PLLSAI1_Config+0x80>
 800a880:	2b01      	cmp	r3, #1
 800a882:	d120      	bne.n	800a8c6 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a884:	4b5f      	ldr	r3, [pc, #380]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	f003 0302 	and.w	r3, r3, #2
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d11d      	bne.n	800a8cc <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 800a890:	2301      	movs	r3, #1
 800a892:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a894:	e01a      	b.n	800a8cc <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a896:	4b5b      	ldr	r3, [pc, #364]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d116      	bne.n	800a8d0 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 800a8a2:	2301      	movs	r3, #1
 800a8a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a8a6:	e013      	b.n	800a8d0 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800a8a8:	4b56      	ldr	r3, [pc, #344]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d10f      	bne.n	800a8d4 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a8b4:	4b53      	ldr	r3, [pc, #332]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d109      	bne.n	800a8d4 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 800a8c0:	2301      	movs	r3, #1
 800a8c2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a8c4:	e006      	b.n	800a8d4 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 800a8c6:	2301      	movs	r3, #1
 800a8c8:	73fb      	strb	r3, [r7, #15]
      break;
 800a8ca:	e004      	b.n	800a8d6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800a8cc:	bf00      	nop
 800a8ce:	e002      	b.n	800a8d6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800a8d0:	bf00      	nop
 800a8d2:	e000      	b.n	800a8d6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800a8d4:	bf00      	nop
    }

    if(status == HAL_OK)
 800a8d6:	7bfb      	ldrb	r3, [r7, #15]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d10d      	bne.n	800a8f8 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800a8dc:	4b49      	ldr	r3, [pc, #292]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a8de:	68db      	ldr	r3, [r3, #12]
 800a8e0:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	6819      	ldr	r1, [r3, #0]
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	685b      	ldr	r3, [r3, #4]
 800a8ec:	3b01      	subs	r3, #1
 800a8ee:	011b      	lsls	r3, r3, #4
 800a8f0:	430b      	orrs	r3, r1
 800a8f2:	4944      	ldr	r1, [pc, #272]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a8f4:	4313      	orrs	r3, r2
 800a8f6:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800a8f8:	7bfb      	ldrb	r3, [r7, #15]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d17c      	bne.n	800a9f8 <RCCEx_PLLSAI1_Config+0x1d0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800a8fe:	4b41      	ldr	r3, [pc, #260]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	4a40      	ldr	r2, [pc, #256]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a904:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a908:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a90a:	f7fa fd59 	bl	80053c0 <HAL_GetTick>
 800a90e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a910:	e009      	b.n	800a926 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a912:	f7fa fd55 	bl	80053c0 <HAL_GetTick>
 800a916:	4602      	mov	r2, r0
 800a918:	68bb      	ldr	r3, [r7, #8]
 800a91a:	1ad3      	subs	r3, r2, r3
 800a91c:	2b02      	cmp	r3, #2
 800a91e:	d902      	bls.n	800a926 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 800a920:	2303      	movs	r3, #3
 800a922:	73fb      	strb	r3, [r7, #15]
        break;
 800a924:	e005      	b.n	800a932 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a926:	4b37      	ldr	r3, [pc, #220]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d1ef      	bne.n	800a912 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800a932:	7bfb      	ldrb	r3, [r7, #15]
 800a934:	2b00      	cmp	r3, #0
 800a936:	d15f      	bne.n	800a9f8 <RCCEx_PLLSAI1_Config+0x1d0>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800a938:	683b      	ldr	r3, [r7, #0]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d110      	bne.n	800a960 <RCCEx_PLLSAI1_Config+0x138>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a93e:	4b31      	ldr	r3, [pc, #196]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a940:	691b      	ldr	r3, [r3, #16]
 800a942:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800a946:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a94a:	687a      	ldr	r2, [r7, #4]
 800a94c:	6892      	ldr	r2, [r2, #8]
 800a94e:	0211      	lsls	r1, r2, #8
 800a950:	687a      	ldr	r2, [r7, #4]
 800a952:	68d2      	ldr	r2, [r2, #12]
 800a954:	06d2      	lsls	r2, r2, #27
 800a956:	430a      	orrs	r2, r1
 800a958:	492a      	ldr	r1, [pc, #168]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a95a:	4313      	orrs	r3, r2
 800a95c:	610b      	str	r3, [r1, #16]
 800a95e:	e027      	b.n	800a9b0 <RCCEx_PLLSAI1_Config+0x188>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800a960:	683b      	ldr	r3, [r7, #0]
 800a962:	2b01      	cmp	r3, #1
 800a964:	d112      	bne.n	800a98c <RCCEx_PLLSAI1_Config+0x164>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a966:	4b27      	ldr	r3, [pc, #156]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a968:	691b      	ldr	r3, [r3, #16]
 800a96a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800a96e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a972:	687a      	ldr	r2, [r7, #4]
 800a974:	6892      	ldr	r2, [r2, #8]
 800a976:	0211      	lsls	r1, r2, #8
 800a978:	687a      	ldr	r2, [r7, #4]
 800a97a:	6912      	ldr	r2, [r2, #16]
 800a97c:	0852      	lsrs	r2, r2, #1
 800a97e:	3a01      	subs	r2, #1
 800a980:	0552      	lsls	r2, r2, #21
 800a982:	430a      	orrs	r2, r1
 800a984:	491f      	ldr	r1, [pc, #124]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a986:	4313      	orrs	r3, r2
 800a988:	610b      	str	r3, [r1, #16]
 800a98a:	e011      	b.n	800a9b0 <RCCEx_PLLSAI1_Config+0x188>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a98c:	4b1d      	ldr	r3, [pc, #116]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a98e:	691b      	ldr	r3, [r3, #16]
 800a990:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800a994:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a998:	687a      	ldr	r2, [r7, #4]
 800a99a:	6892      	ldr	r2, [r2, #8]
 800a99c:	0211      	lsls	r1, r2, #8
 800a99e:	687a      	ldr	r2, [r7, #4]
 800a9a0:	6952      	ldr	r2, [r2, #20]
 800a9a2:	0852      	lsrs	r2, r2, #1
 800a9a4:	3a01      	subs	r2, #1
 800a9a6:	0652      	lsls	r2, r2, #25
 800a9a8:	430a      	orrs	r2, r1
 800a9aa:	4916      	ldr	r1, [pc, #88]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a9ac:	4313      	orrs	r3, r2
 800a9ae:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800a9b0:	4b14      	ldr	r3, [pc, #80]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	4a13      	ldr	r2, [pc, #76]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a9b6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a9ba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a9bc:	f7fa fd00 	bl	80053c0 <HAL_GetTick>
 800a9c0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a9c2:	e009      	b.n	800a9d8 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a9c4:	f7fa fcfc 	bl	80053c0 <HAL_GetTick>
 800a9c8:	4602      	mov	r2, r0
 800a9ca:	68bb      	ldr	r3, [r7, #8]
 800a9cc:	1ad3      	subs	r3, r2, r3
 800a9ce:	2b02      	cmp	r3, #2
 800a9d0:	d902      	bls.n	800a9d8 <RCCEx_PLLSAI1_Config+0x1b0>
        {
          status = HAL_TIMEOUT;
 800a9d2:	2303      	movs	r3, #3
 800a9d4:	73fb      	strb	r3, [r7, #15]
          break;
 800a9d6:	e005      	b.n	800a9e4 <RCCEx_PLLSAI1_Config+0x1bc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a9d8:	4b0a      	ldr	r3, [pc, #40]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d0ef      	beq.n	800a9c4 <RCCEx_PLLSAI1_Config+0x19c>
        }
      }

      if(status == HAL_OK)
 800a9e4:	7bfb      	ldrb	r3, [r7, #15]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d106      	bne.n	800a9f8 <RCCEx_PLLSAI1_Config+0x1d0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800a9ea:	4b06      	ldr	r3, [pc, #24]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a9ec:	691a      	ldr	r2, [r3, #16]
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	699b      	ldr	r3, [r3, #24]
 800a9f2:	4904      	ldr	r1, [pc, #16]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a9f4:	4313      	orrs	r3, r2
 800a9f6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800a9f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	3710      	adds	r7, #16
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	bd80      	pop	{r7, pc}
 800aa02:	bf00      	nop
 800aa04:	40021000 	.word	0x40021000

0800aa08 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800aa08:	b580      	push	{r7, lr}
 800aa0a:	b084      	sub	sp, #16
 800aa0c:	af00      	add	r7, sp, #0
 800aa0e:	6078      	str	r0, [r7, #4]
 800aa10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800aa12:	2300      	movs	r3, #0
 800aa14:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800aa16:	4b68      	ldr	r3, [pc, #416]	; (800abb8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aa18:	68db      	ldr	r3, [r3, #12]
 800aa1a:	f003 0303 	and.w	r3, r3, #3
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d018      	beq.n	800aa54 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800aa22:	4b65      	ldr	r3, [pc, #404]	; (800abb8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aa24:	68db      	ldr	r3, [r3, #12]
 800aa26:	f003 0203 	and.w	r2, r3, #3
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	429a      	cmp	r2, r3
 800aa30:	d10d      	bne.n	800aa4e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
       ||
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d009      	beq.n	800aa4e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800aa3a:	4b5f      	ldr	r3, [pc, #380]	; (800abb8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aa3c:	68db      	ldr	r3, [r3, #12]
 800aa3e:	091b      	lsrs	r3, r3, #4
 800aa40:	f003 0307 	and.w	r3, r3, #7
 800aa44:	1c5a      	adds	r2, r3, #1
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	685b      	ldr	r3, [r3, #4]
       ||
 800aa4a:	429a      	cmp	r2, r3
 800aa4c:	d044      	beq.n	800aad8 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800aa4e:	2301      	movs	r3, #1
 800aa50:	73fb      	strb	r3, [r7, #15]
 800aa52:	e041      	b.n	800aad8 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	2b02      	cmp	r3, #2
 800aa5a:	d00c      	beq.n	800aa76 <RCCEx_PLLSAI2_Config+0x6e>
 800aa5c:	2b03      	cmp	r3, #3
 800aa5e:	d013      	beq.n	800aa88 <RCCEx_PLLSAI2_Config+0x80>
 800aa60:	2b01      	cmp	r3, #1
 800aa62:	d120      	bne.n	800aaa6 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800aa64:	4b54      	ldr	r3, [pc, #336]	; (800abb8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	f003 0302 	and.w	r3, r3, #2
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d11d      	bne.n	800aaac <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 800aa70:	2301      	movs	r3, #1
 800aa72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800aa74:	e01a      	b.n	800aaac <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800aa76:	4b50      	ldr	r3, [pc, #320]	; (800abb8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d116      	bne.n	800aab0 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 800aa82:	2301      	movs	r3, #1
 800aa84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800aa86:	e013      	b.n	800aab0 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800aa88:	4b4b      	ldr	r3, [pc, #300]	; (800abb8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d10f      	bne.n	800aab4 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800aa94:	4b48      	ldr	r3, [pc, #288]	; (800abb8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d109      	bne.n	800aab4 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 800aaa0:	2301      	movs	r3, #1
 800aaa2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800aaa4:	e006      	b.n	800aab4 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 800aaa6:	2301      	movs	r3, #1
 800aaa8:	73fb      	strb	r3, [r7, #15]
      break;
 800aaaa:	e004      	b.n	800aab6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 800aaac:	bf00      	nop
 800aaae:	e002      	b.n	800aab6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 800aab0:	bf00      	nop
 800aab2:	e000      	b.n	800aab6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 800aab4:	bf00      	nop
    }

    if(status == HAL_OK)
 800aab6:	7bfb      	ldrb	r3, [r7, #15]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d10d      	bne.n	800aad8 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800aabc:	4b3e      	ldr	r3, [pc, #248]	; (800abb8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aabe:	68db      	ldr	r3, [r3, #12]
 800aac0:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	6819      	ldr	r1, [r3, #0]
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	685b      	ldr	r3, [r3, #4]
 800aacc:	3b01      	subs	r3, #1
 800aace:	011b      	lsls	r3, r3, #4
 800aad0:	430b      	orrs	r3, r1
 800aad2:	4939      	ldr	r1, [pc, #228]	; (800abb8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aad4:	4313      	orrs	r3, r2
 800aad6:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800aad8:	7bfb      	ldrb	r3, [r7, #15]
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d166      	bne.n	800abac <RCCEx_PLLSAI2_Config+0x1a4>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800aade:	4b36      	ldr	r3, [pc, #216]	; (800abb8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	4a35      	ldr	r2, [pc, #212]	; (800abb8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aae4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800aae8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800aaea:	f7fa fc69 	bl	80053c0 <HAL_GetTick>
 800aaee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800aaf0:	e009      	b.n	800ab06 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800aaf2:	f7fa fc65 	bl	80053c0 <HAL_GetTick>
 800aaf6:	4602      	mov	r2, r0
 800aaf8:	68bb      	ldr	r3, [r7, #8]
 800aafa:	1ad3      	subs	r3, r2, r3
 800aafc:	2b02      	cmp	r3, #2
 800aafe:	d902      	bls.n	800ab06 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 800ab00:	2303      	movs	r3, #3
 800ab02:	73fb      	strb	r3, [r7, #15]
        break;
 800ab04:	e005      	b.n	800ab12 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800ab06:	4b2c      	ldr	r3, [pc, #176]	; (800abb8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d1ef      	bne.n	800aaf2 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800ab12:	7bfb      	ldrb	r3, [r7, #15]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d149      	bne.n	800abac <RCCEx_PLLSAI2_Config+0x1a4>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800ab18:	683b      	ldr	r3, [r7, #0]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d110      	bne.n	800ab40 <RCCEx_PLLSAI2_Config+0x138>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800ab1e:	4b26      	ldr	r3, [pc, #152]	; (800abb8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800ab20:	695b      	ldr	r3, [r3, #20]
 800ab22:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800ab26:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800ab2a:	687a      	ldr	r2, [r7, #4]
 800ab2c:	6892      	ldr	r2, [r2, #8]
 800ab2e:	0211      	lsls	r1, r2, #8
 800ab30:	687a      	ldr	r2, [r7, #4]
 800ab32:	68d2      	ldr	r2, [r2, #12]
 800ab34:	06d2      	lsls	r2, r2, #27
 800ab36:	430a      	orrs	r2, r1
 800ab38:	491f      	ldr	r1, [pc, #124]	; (800abb8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800ab3a:	4313      	orrs	r3, r2
 800ab3c:	614b      	str	r3, [r1, #20]
 800ab3e:	e011      	b.n	800ab64 <RCCEx_PLLSAI2_Config+0x15c>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800ab40:	4b1d      	ldr	r3, [pc, #116]	; (800abb8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800ab42:	695b      	ldr	r3, [r3, #20]
 800ab44:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800ab48:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800ab4c:	687a      	ldr	r2, [r7, #4]
 800ab4e:	6892      	ldr	r2, [r2, #8]
 800ab50:	0211      	lsls	r1, r2, #8
 800ab52:	687a      	ldr	r2, [r7, #4]
 800ab54:	6912      	ldr	r2, [r2, #16]
 800ab56:	0852      	lsrs	r2, r2, #1
 800ab58:	3a01      	subs	r2, #1
 800ab5a:	0652      	lsls	r2, r2, #25
 800ab5c:	430a      	orrs	r2, r1
 800ab5e:	4916      	ldr	r1, [pc, #88]	; (800abb8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800ab60:	4313      	orrs	r3, r2
 800ab62:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800ab64:	4b14      	ldr	r3, [pc, #80]	; (800abb8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	4a13      	ldr	r2, [pc, #76]	; (800abb8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800ab6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ab6e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ab70:	f7fa fc26 	bl	80053c0 <HAL_GetTick>
 800ab74:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800ab76:	e009      	b.n	800ab8c <RCCEx_PLLSAI2_Config+0x184>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800ab78:	f7fa fc22 	bl	80053c0 <HAL_GetTick>
 800ab7c:	4602      	mov	r2, r0
 800ab7e:	68bb      	ldr	r3, [r7, #8]
 800ab80:	1ad3      	subs	r3, r2, r3
 800ab82:	2b02      	cmp	r3, #2
 800ab84:	d902      	bls.n	800ab8c <RCCEx_PLLSAI2_Config+0x184>
        {
          status = HAL_TIMEOUT;
 800ab86:	2303      	movs	r3, #3
 800ab88:	73fb      	strb	r3, [r7, #15]
          break;
 800ab8a:	e005      	b.n	800ab98 <RCCEx_PLLSAI2_Config+0x190>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800ab8c:	4b0a      	ldr	r3, [pc, #40]	; (800abb8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d0ef      	beq.n	800ab78 <RCCEx_PLLSAI2_Config+0x170>
        }
      }

      if(status == HAL_OK)
 800ab98:	7bfb      	ldrb	r3, [r7, #15]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d106      	bne.n	800abac <RCCEx_PLLSAI2_Config+0x1a4>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800ab9e:	4b06      	ldr	r3, [pc, #24]	; (800abb8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aba0:	695a      	ldr	r2, [r3, #20]
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	695b      	ldr	r3, [r3, #20]
 800aba6:	4904      	ldr	r1, [pc, #16]	; (800abb8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aba8:	4313      	orrs	r3, r2
 800abaa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800abac:	7bfb      	ldrb	r3, [r7, #15]
}
 800abae:	4618      	mov	r0, r3
 800abb0:	3710      	adds	r7, #16
 800abb2:	46bd      	mov	sp, r7
 800abb4:	bd80      	pop	{r7, pc}
 800abb6:	bf00      	nop
 800abb8:	40021000 	.word	0x40021000

0800abbc <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800abbc:	b480      	push	{r7}
 800abbe:	b089      	sub	sp, #36	; 0x24
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	6078      	str	r0, [r7, #4]
 800abc4:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800abc6:	2300      	movs	r3, #0
 800abc8:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800abca:	2300      	movs	r3, #0
 800abcc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800abce:	2300      	movs	r3, #0
 800abd0:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800abd8:	d10c      	bne.n	800abf4 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800abda:	4b77      	ldr	r3, [pc, #476]	; (800adb8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800abdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800abe0:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800abe4:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800abe6:	69bb      	ldr	r3, [r7, #24]
 800abe8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800abec:	d112      	bne.n	800ac14 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800abee:	4b73      	ldr	r3, [pc, #460]	; (800adbc <RCCEx_GetSAIxPeriphCLKFreq+0x200>)
 800abf0:	61fb      	str	r3, [r7, #28]
 800abf2:	e00f      	b.n	800ac14 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800abfa:	d10b      	bne.n	800ac14 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800abfc:	4b6e      	ldr	r3, [pc, #440]	; (800adb8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800abfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac02:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 800ac06:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800ac08:	69bb      	ldr	r3, [r7, #24]
 800ac0a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800ac0e:	d101      	bne.n	800ac14 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800ac10:	4b6a      	ldr	r3, [pc, #424]	; (800adbc <RCCEx_GetSAIxPeriphCLKFreq+0x200>)
 800ac12:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800ac14:	69fb      	ldr	r3, [r7, #28]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	f040 80c6 	bne.w	800ada8 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
  {
    pllvco = InputFrequency;
 800ac1c:	683b      	ldr	r3, [r7, #0]
 800ac1e:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800ac20:	69bb      	ldr	r3, [r7, #24]
 800ac22:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ac26:	d003      	beq.n	800ac30 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 800ac28:	69bb      	ldr	r3, [r7, #24]
 800ac2a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ac2e:	d13b      	bne.n	800aca8 <RCCEx_GetSAIxPeriphCLKFreq+0xec>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800ac30:	4b61      	ldr	r3, [pc, #388]	; (800adb8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ac38:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ac3c:	f040 80b3 	bne.w	800ada6 <RCCEx_GetSAIxPeriphCLKFreq+0x1ea>
 800ac40:	4b5d      	ldr	r3, [pc, #372]	; (800adb8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800ac42:	68db      	ldr	r3, [r3, #12]
 800ac44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	f000 80ac 	beq.w	800ada6 <RCCEx_GetSAIxPeriphCLKFreq+0x1ea>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800ac4e:	4b5a      	ldr	r3, [pc, #360]	; (800adb8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800ac50:	68db      	ldr	r3, [r3, #12]
 800ac52:	091b      	lsrs	r3, r3, #4
 800ac54:	f003 0307 	and.w	r3, r3, #7
 800ac58:	3301      	adds	r3, #1
 800ac5a:	693a      	ldr	r2, [r7, #16]
 800ac5c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac60:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800ac62:	4b55      	ldr	r3, [pc, #340]	; (800adb8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800ac64:	68db      	ldr	r3, [r3, #12]
 800ac66:	0a1b      	lsrs	r3, r3, #8
 800ac68:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac6c:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800ac6e:	4b52      	ldr	r3, [pc, #328]	; (800adb8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800ac70:	68db      	ldr	r3, [r3, #12]
 800ac72:	0edb      	lsrs	r3, r3, #27
 800ac74:	f003 031f 	and.w	r3, r3, #31
 800ac78:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800ac7a:	697b      	ldr	r3, [r7, #20]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d10a      	bne.n	800ac96 <RCCEx_GetSAIxPeriphCLKFreq+0xda>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800ac80:	4b4d      	ldr	r3, [pc, #308]	; (800adb8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800ac82:	68db      	ldr	r3, [r3, #12]
 800ac84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d002      	beq.n	800ac92 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          {
            pllp = 17U;
 800ac8c:	2311      	movs	r3, #17
 800ac8e:	617b      	str	r3, [r7, #20]
 800ac90:	e001      	b.n	800ac96 <RCCEx_GetSAIxPeriphCLKFreq+0xda>
          }
          else
          {
            pllp = 7U;
 800ac92:	2307      	movs	r3, #7
 800ac94:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800ac96:	693b      	ldr	r3, [r7, #16]
 800ac98:	68fa      	ldr	r2, [r7, #12]
 800ac9a:	fb02 f203 	mul.w	r2, r2, r3
 800ac9e:	697b      	ldr	r3, [r7, #20]
 800aca0:	fbb2 f3f3 	udiv	r3, r2, r3
 800aca4:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800aca6:	e07e      	b.n	800ada6 <RCCEx_GetSAIxPeriphCLKFreq+0x1ea>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800aca8:	69bb      	ldr	r3, [r7, #24]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d139      	bne.n	800ad22 <RCCEx_GetSAIxPeriphCLKFreq+0x166>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800acae:	4b42      	ldr	r3, [pc, #264]	; (800adb8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800acb6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800acba:	d175      	bne.n	800ada8 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
 800acbc:	4b3e      	ldr	r3, [pc, #248]	; (800adb8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800acbe:	691b      	ldr	r3, [r3, #16]
 800acc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d06f      	beq.n	800ada8 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800acc8:	4b3b      	ldr	r3, [pc, #236]	; (800adb8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800acca:	68db      	ldr	r3, [r3, #12]
 800accc:	091b      	lsrs	r3, r3, #4
 800acce:	f003 0307 	and.w	r3, r3, #7
 800acd2:	3301      	adds	r3, #1
 800acd4:	693a      	ldr	r2, [r7, #16]
 800acd6:	fbb2 f3f3 	udiv	r3, r2, r3
 800acda:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800acdc:	4b36      	ldr	r3, [pc, #216]	; (800adb8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800acde:	691b      	ldr	r3, [r3, #16]
 800ace0:	0a1b      	lsrs	r3, r3, #8
 800ace2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ace6:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 800ace8:	4b33      	ldr	r3, [pc, #204]	; (800adb8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800acea:	691b      	ldr	r3, [r3, #16]
 800acec:	0edb      	lsrs	r3, r3, #27
 800acee:	f003 031f 	and.w	r3, r3, #31
 800acf2:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800acf4:	697b      	ldr	r3, [r7, #20]
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d10a      	bne.n	800ad10 <RCCEx_GetSAIxPeriphCLKFreq+0x154>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800acfa:	4b2f      	ldr	r3, [pc, #188]	; (800adb8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800acfc:	691b      	ldr	r3, [r3, #16]
 800acfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d002      	beq.n	800ad0c <RCCEx_GetSAIxPeriphCLKFreq+0x150>
          {
            pllp = 17U;
 800ad06:	2311      	movs	r3, #17
 800ad08:	617b      	str	r3, [r7, #20]
 800ad0a:	e001      	b.n	800ad10 <RCCEx_GetSAIxPeriphCLKFreq+0x154>
          }
          else
          {
            pllp = 7U;
 800ad0c:	2307      	movs	r3, #7
 800ad0e:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800ad10:	693b      	ldr	r3, [r7, #16]
 800ad12:	68fa      	ldr	r2, [r7, #12]
 800ad14:	fb02 f203 	mul.w	r2, r2, r3
 800ad18:	697b      	ldr	r3, [r7, #20]
 800ad1a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad1e:	61fb      	str	r3, [r7, #28]
 800ad20:	e042      	b.n	800ada8 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800ad22:	69bb      	ldr	r3, [r7, #24]
 800ad24:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ad28:	d003      	beq.n	800ad32 <RCCEx_GetSAIxPeriphCLKFreq+0x176>
 800ad2a:	69bb      	ldr	r3, [r7, #24]
 800ad2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800ad30:	d13a      	bne.n	800ada8 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800ad32:	4b21      	ldr	r3, [pc, #132]	; (800adb8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ad3a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ad3e:	d133      	bne.n	800ada8 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
 800ad40:	4b1d      	ldr	r3, [pc, #116]	; (800adb8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800ad42:	695b      	ldr	r3, [r3, #20]
 800ad44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d02d      	beq.n	800ada8 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800ad4c:	4b1a      	ldr	r3, [pc, #104]	; (800adb8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800ad4e:	68db      	ldr	r3, [r3, #12]
 800ad50:	091b      	lsrs	r3, r3, #4
 800ad52:	f003 0307 	and.w	r3, r3, #7
 800ad56:	3301      	adds	r3, #1
 800ad58:	693a      	ldr	r2, [r7, #16]
 800ad5a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad5e:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800ad60:	4b15      	ldr	r3, [pc, #84]	; (800adb8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800ad62:	695b      	ldr	r3, [r3, #20]
 800ad64:	0a1b      	lsrs	r3, r3, #8
 800ad66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad6a:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 800ad6c:	4b12      	ldr	r3, [pc, #72]	; (800adb8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800ad6e:	695b      	ldr	r3, [r3, #20]
 800ad70:	0edb      	lsrs	r3, r3, #27
 800ad72:	f003 031f 	and.w	r3, r3, #31
 800ad76:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800ad78:	697b      	ldr	r3, [r7, #20]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d10a      	bne.n	800ad94 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800ad7e:	4b0e      	ldr	r3, [pc, #56]	; (800adb8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800ad80:	695b      	ldr	r3, [r3, #20]
 800ad82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d002      	beq.n	800ad90 <RCCEx_GetSAIxPeriphCLKFreq+0x1d4>
          {
            pllp = 17U;
 800ad8a:	2311      	movs	r3, #17
 800ad8c:	617b      	str	r3, [r7, #20]
 800ad8e:	e001      	b.n	800ad94 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>
          }
          else
          {
            pllp = 7U;
 800ad90:	2307      	movs	r3, #7
 800ad92:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800ad94:	693b      	ldr	r3, [r7, #16]
 800ad96:	68fa      	ldr	r2, [r7, #12]
 800ad98:	fb02 f203 	mul.w	r2, r2, r3
 800ad9c:	697b      	ldr	r3, [r7, #20]
 800ad9e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ada2:	61fb      	str	r3, [r7, #28]
 800ada4:	e000      	b.n	800ada8 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800ada6:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800ada8:	69fb      	ldr	r3, [r7, #28]
}
 800adaa:	4618      	mov	r0, r3
 800adac:	3724      	adds	r7, #36	; 0x24
 800adae:	46bd      	mov	sp, r7
 800adb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb4:	4770      	bx	lr
 800adb6:	bf00      	nop
 800adb8:	40021000 	.word	0x40021000
 800adbc:	001fff68 	.word	0x001fff68

0800adc0 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800adc0:	b580      	push	{r7, lr}
 800adc2:	b088      	sub	sp, #32
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d101      	bne.n	800add2 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800adce:	2301      	movs	r3, #1
 800add0:	e153      	b.n	800b07a <HAL_SAI_Init+0x2ba>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800add8:	b2db      	uxtb	r3, r3
 800adda:	2b00      	cmp	r3, #0
 800addc:	d106      	bne.n	800adec <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	2200      	movs	r2, #0
 800ade2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800ade6:	6878      	ldr	r0, [r7, #4]
 800ade8:	f7fa f806 	bl	8004df8 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800adec:	6878      	ldr	r0, [r7, #4]
 800adee:	f000 f957 	bl	800b0a0 <SAI_Disable>
 800adf2:	4603      	mov	r3, r0
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d001      	beq.n	800adfc <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 800adf8:	2301      	movs	r3, #1
 800adfa:	e13e      	b.n	800b07a <HAL_SAI_Init+0x2ba>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	2202      	movs	r2, #2
 800ae00:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	68db      	ldr	r3, [r3, #12]
 800ae08:	2b01      	cmp	r3, #1
 800ae0a:	d007      	beq.n	800ae1c <HAL_SAI_Init+0x5c>
 800ae0c:	2b01      	cmp	r3, #1
 800ae0e:	d302      	bcc.n	800ae16 <HAL_SAI_Init+0x56>
 800ae10:	2b02      	cmp	r3, #2
 800ae12:	d006      	beq.n	800ae22 <HAL_SAI_Init+0x62>
 800ae14:	e008      	b.n	800ae28 <HAL_SAI_Init+0x68>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800ae16:	2300      	movs	r3, #0
 800ae18:	61fb      	str	r3, [r7, #28]
      break;
 800ae1a:	e008      	b.n	800ae2e <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800ae1c:	2310      	movs	r3, #16
 800ae1e:	61fb      	str	r3, [r7, #28]
      break;
 800ae20:	e005      	b.n	800ae2e <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800ae22:	2320      	movs	r3, #32
 800ae24:	61fb      	str	r3, [r7, #28]
      break;
 800ae26:	e002      	b.n	800ae2e <HAL_SAI_Init+0x6e>
    default :
      tmpregisterGCR = 0;
 800ae28:	2300      	movs	r3, #0
 800ae2a:	61fb      	str	r3, [r7, #28]
      break;
 800ae2c:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	689b      	ldr	r3, [r3, #8]
 800ae32:	2b03      	cmp	r3, #3
 800ae34:	d81d      	bhi.n	800ae72 <HAL_SAI_Init+0xb2>
 800ae36:	a201      	add	r2, pc, #4	; (adr r2, 800ae3c <HAL_SAI_Init+0x7c>)
 800ae38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae3c:	0800ae4d 	.word	0x0800ae4d
 800ae40:	0800ae53 	.word	0x0800ae53
 800ae44:	0800ae5b 	.word	0x0800ae5b
 800ae48:	0800ae63 	.word	0x0800ae63
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	617b      	str	r3, [r7, #20]
      break;
 800ae50:	e012      	b.n	800ae78 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800ae52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae56:	617b      	str	r3, [r7, #20]
      break;
 800ae58:	e00e      	b.n	800ae78 <HAL_SAI_Init+0xb8>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800ae5a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ae5e:	617b      	str	r3, [r7, #20]
      break;
 800ae60:	e00a      	b.n	800ae78 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800ae62:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ae66:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800ae68:	69fb      	ldr	r3, [r7, #28]
 800ae6a:	f043 0301 	orr.w	r3, r3, #1
 800ae6e:	61fb      	str	r3, [r7, #28]
      break;
 800ae70:	e002      	b.n	800ae78 <HAL_SAI_Init+0xb8>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 800ae72:	2300      	movs	r3, #0
 800ae74:	617b      	str	r3, [r7, #20]
      break;
 800ae76:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	4a81      	ldr	r2, [pc, #516]	; (800b084 <HAL_SAI_Init+0x2c4>)
 800ae7e:	4293      	cmp	r3, r2
 800ae80:	d004      	beq.n	800ae8c <HAL_SAI_Init+0xcc>
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	4a80      	ldr	r2, [pc, #512]	; (800b088 <HAL_SAI_Init+0x2c8>)
 800ae88:	4293      	cmp	r3, r2
 800ae8a:	d103      	bne.n	800ae94 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 800ae8c:	4a7f      	ldr	r2, [pc, #508]	; (800b08c <HAL_SAI_Init+0x2cc>)
 800ae8e:	69fb      	ldr	r3, [r7, #28]
 800ae90:	6013      	str	r3, [r2, #0]
 800ae92:	e002      	b.n	800ae9a <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800ae94:	4a7e      	ldr	r2, [pc, #504]	; (800b090 <HAL_SAI_Init+0x2d0>)
 800ae96:	69fb      	ldr	r3, [r7, #28]
 800ae98:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	69db      	ldr	r3, [r3, #28]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d041      	beq.n	800af26 <HAL_SAI_Init+0x166>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	4a77      	ldr	r2, [pc, #476]	; (800b084 <HAL_SAI_Init+0x2c4>)
 800aea8:	4293      	cmp	r3, r2
 800aeaa:	d004      	beq.n	800aeb6 <HAL_SAI_Init+0xf6>
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	4a75      	ldr	r2, [pc, #468]	; (800b088 <HAL_SAI_Init+0x2c8>)
 800aeb2:	4293      	cmp	r3, r2
 800aeb4:	d105      	bne.n	800aec2 <HAL_SAI_Init+0x102>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800aeb6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800aeba:	f7fe ffdf 	bl	8009e7c <HAL_RCCEx_GetPeriphCLKFreq>
 800aebe:	6138      	str	r0, [r7, #16]
 800aec0:	e004      	b.n	800aecc <HAL_SAI_Init+0x10c>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800aec2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800aec6:	f7fe ffd9 	bl	8009e7c <HAL_RCCEx_GetPeriphCLKFreq>
 800aeca:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 800aecc:	693a      	ldr	r2, [r7, #16]
 800aece:	4613      	mov	r3, r2
 800aed0:	009b      	lsls	r3, r3, #2
 800aed2:	4413      	add	r3, r2
 800aed4:	005b      	lsls	r3, r3, #1
 800aed6:	461a      	mov	r2, r3
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	69db      	ldr	r3, [r3, #28]
 800aedc:	025b      	lsls	r3, r3, #9
 800aede:	fbb2 f3f3 	udiv	r3, r2, r3
 800aee2:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	4a6b      	ldr	r2, [pc, #428]	; (800b094 <HAL_SAI_Init+0x2d4>)
 800aee8:	fba2 2303 	umull	r2, r3, r2, r3
 800aeec:	08da      	lsrs	r2, r3, #3
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800aef2:	68f9      	ldr	r1, [r7, #12]
 800aef4:	4b67      	ldr	r3, [pc, #412]	; (800b094 <HAL_SAI_Init+0x2d4>)
 800aef6:	fba3 2301 	umull	r2, r3, r3, r1
 800aefa:	08da      	lsrs	r2, r3, #3
 800aefc:	4613      	mov	r3, r2
 800aefe:	009b      	lsls	r3, r3, #2
 800af00:	4413      	add	r3, r2
 800af02:	005b      	lsls	r3, r3, #1
 800af04:	1aca      	subs	r2, r1, r3
 800af06:	2a08      	cmp	r2, #8
 800af08:	d904      	bls.n	800af14 <HAL_SAI_Init+0x154>
    {
      hsai->Init.Mckdiv += 1U;
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	6a1b      	ldr	r3, [r3, #32]
 800af0e:	1c5a      	adds	r2, r3, #1
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af18:	2b04      	cmp	r3, #4
 800af1a:	d104      	bne.n	800af26 <HAL_SAI_Init+0x166>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	6a1b      	ldr	r3, [r3, #32]
 800af20:	085a      	lsrs	r2, r3, #1
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	685b      	ldr	r3, [r3, #4]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d003      	beq.n	800af36 <HAL_SAI_Init+0x176>
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	685b      	ldr	r3, [r3, #4]
 800af32:	2b02      	cmp	r3, #2
 800af34:	d109      	bne.n	800af4a <HAL_SAI_Init+0x18a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800af3a:	2b01      	cmp	r3, #1
 800af3c:	d101      	bne.n	800af42 <HAL_SAI_Init+0x182>
 800af3e:	2300      	movs	r3, #0
 800af40:	e001      	b.n	800af46 <HAL_SAI_Init+0x186>
 800af42:	f44f 7300 	mov.w	r3, #512	; 0x200
 800af46:	61bb      	str	r3, [r7, #24]
 800af48:	e008      	b.n	800af5c <HAL_SAI_Init+0x19c>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800af4e:	2b01      	cmp	r3, #1
 800af50:	d102      	bne.n	800af58 <HAL_SAI_Init+0x198>
 800af52:	f44f 7300 	mov.w	r3, #512	; 0x200
 800af56:	e000      	b.n	800af5a <HAL_SAI_Init+0x19a>
 800af58:	2300      	movs	r3, #0
 800af5a:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	6819      	ldr	r1, [r3, #0]
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681a      	ldr	r2, [r3, #0]
 800af66:	4b4c      	ldr	r3, [pc, #304]	; (800b098 <HAL_SAI_Init+0x2d8>)
 800af68:	400b      	ands	r3, r1
 800af6a:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	6819      	ldr	r1, [r3, #0]
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	685a      	ldr	r2, [r3, #4]
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af7a:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800af80:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af86:	431a      	orrs	r2, r3
 800af88:	69bb      	ldr	r3, [r7, #24]
 800af8a:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 800af8c:	697b      	ldr	r3, [r7, #20]
 800af8e:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                             \
 800af94:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	691b      	ldr	r3, [r3, #16]
 800af9a:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800afa0:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	6a1b      	ldr	r3, [r3, #32]
 800afa6:	051b      	lsls	r3, r3, #20
 800afa8:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	430a      	orrs	r2, r1
 800afb0:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	685b      	ldr	r3, [r3, #4]
 800afb8:	687a      	ldr	r2, [r7, #4]
 800afba:	6812      	ldr	r2, [r2, #0]
 800afbc:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800afc0:	f023 030f 	bic.w	r3, r3, #15
 800afc4:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	6859      	ldr	r1, [r3, #4]
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	699a      	ldr	r2, [r3, #24]
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afd4:	431a      	orrs	r2, r3
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afda:	431a      	orrs	r2, r3
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	430a      	orrs	r2, r1
 800afe2:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	6899      	ldr	r1, [r3, #8]
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681a      	ldr	r2, [r3, #0]
 800afee:	4b2b      	ldr	r3, [pc, #172]	; (800b09c <HAL_SAI_Init+0x2dc>)
 800aff0:	400b      	ands	r3, r1
 800aff2:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	6899      	ldr	r1, [r3, #8]
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800affe:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800b004:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 800b00a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 800b010:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b016:	3b01      	subs	r3, #1
 800b018:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800b01a:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	430a      	orrs	r2, r1
 800b022:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	68d9      	ldr	r1, [r3, #12]
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	681a      	ldr	r2, [r3, #0]
 800b02e:	f24f 0320 	movw	r3, #61472	; 0xf020
 800b032:	400b      	ands	r3, r1
 800b034:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	68d9      	ldr	r1, [r3, #12]
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b044:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b04a:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800b04c:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b052:	3b01      	subs	r3, #1
 800b054:	021b      	lsls	r3, r3, #8
 800b056:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	430a      	orrs	r2, r1
 800b05e:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	2200      	movs	r2, #0
 800b064:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	2201      	movs	r2, #1
 800b06c:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	2200      	movs	r2, #0
 800b074:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800b078:	2300      	movs	r3, #0
}
 800b07a:	4618      	mov	r0, r3
 800b07c:	3720      	adds	r7, #32
 800b07e:	46bd      	mov	sp, r7
 800b080:	bd80      	pop	{r7, pc}
 800b082:	bf00      	nop
 800b084:	40015404 	.word	0x40015404
 800b088:	40015424 	.word	0x40015424
 800b08c:	40015400 	.word	0x40015400
 800b090:	40015800 	.word	0x40015800
 800b094:	cccccccd 	.word	0xcccccccd
 800b098:	ff05c010 	.word	0xff05c010
 800b09c:	fff88000 	.word	0xfff88000

0800b0a0 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800b0a0:	b490      	push	{r4, r7}
 800b0a2:	b084      	sub	sp, #16
 800b0a4:	af00      	add	r7, sp, #0
 800b0a6:	6078      	str	r0, [r7, #4]
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800b0a8:	4b15      	ldr	r3, [pc, #84]	; (800b100 <SAI_Disable+0x60>)
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	4a15      	ldr	r2, [pc, #84]	; (800b104 <SAI_Disable+0x64>)
 800b0ae:	fba2 2303 	umull	r2, r3, r2, r3
 800b0b2:	0b1b      	lsrs	r3, r3, #12
 800b0b4:	009c      	lsls	r4, r3, #2
  HAL_StatusTypeDef status = HAL_OK;
 800b0b6:	2300      	movs	r3, #0
 800b0b8:	73fb      	strb	r3, [r7, #15]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	681a      	ldr	r2, [r3, #0]
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800b0c8:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800b0ca:	2c00      	cmp	r4, #0
 800b0cc:	d10a      	bne.n	800b0e4 <SAI_Disable+0x44>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b0d4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 800b0de:	2303      	movs	r3, #3
 800b0e0:	73fb      	strb	r3, [r7, #15]
      break;
 800b0e2:	e007      	b.n	800b0f4 <SAI_Disable+0x54>
    }
    count--;
 800b0e4:	3c01      	subs	r4, #1
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d1ea      	bne.n	800b0ca <SAI_Disable+0x2a>

  return status;
 800b0f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0f6:	4618      	mov	r0, r3
 800b0f8:	3710      	adds	r7, #16
 800b0fa:	46bd      	mov	sp, r7
 800b0fc:	bc90      	pop	{r4, r7}
 800b0fe:	4770      	bx	lr
 800b100:	20000058 	.word	0x20000058
 800b104:	95cbec1b 	.word	0x95cbec1b

0800b108 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b082      	sub	sp, #8
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade, unitsize;
  uint32_t tickstart;
#endif

  /* Check the SD handle allocation */
  if(hsd == NULL)
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	2b00      	cmp	r3, #0
 800b114:	d101      	bne.n	800b11a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800b116:	2301      	movs	r3, #1
 800b118:	e022      	b.n	800b160 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b120:	b2db      	uxtb	r3, r3
 800b122:	2b00      	cmp	r3, #0
 800b124:	d105      	bne.n	800b132 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	2200      	movs	r2, #0
 800b12a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800b12c:	6878      	ldr	r0, [r7, #4]
 800b12e:	f7f9 fd27 	bl	8004b80 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	2203      	movs	r2, #3
 800b136:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800b13a:	6878      	ldr	r0, [r7, #4]
 800b13c:	f000 f814 	bl	800b168 <HAL_SD_InitCard>
 800b140:	4603      	mov	r3, r0
 800b142:	2b00      	cmp	r3, #0
 800b144:	d001      	beq.n	800b14a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800b146:	2301      	movs	r3, #1
 800b148:	e00a      	b.n	800b160 <HAL_SD_Init+0x58>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	2200      	movs	r2, #0
 800b14e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	2200      	movs	r2, #0
 800b154:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	2201      	movs	r2, #1
 800b15a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800b15e:	2300      	movs	r3, #0
}
 800b160:	4618      	mov	r0, r3
 800b162:	3708      	adds	r7, #8
 800b164:	46bd      	mov	sp, r7
 800b166:	bd80      	pop	{r7, pc}

0800b168 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800b168:	b5b0      	push	{r4, r5, r7, lr}
 800b16a:	b08e      	sub	sp, #56	; 0x38
 800b16c:	af04      	add	r7, sp, #16
 800b16e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800b170:	2300      	movs	r3, #0
 800b172:	60bb      	str	r3, [r7, #8]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800b174:	2300      	movs	r3, #0
 800b176:	60fb      	str	r3, [r7, #12]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800b178:	2300      	movs	r3, #0
 800b17a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800b17c:	2300      	movs	r3, #0
 800b17e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800b180:	2300      	movs	r3, #0
 800b182:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800b184:	2376      	movs	r3, #118	; 0x76
 800b186:	61fb      	str	r3, [r7, #28]
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	681d      	ldr	r5, [r3, #0]
 800b18c:	466c      	mov	r4, sp
 800b18e:	f107 0314 	add.w	r3, r7, #20
 800b192:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b196:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b19a:	f107 0308 	add.w	r3, r7, #8
 800b19e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b1a0:	4628      	mov	r0, r5
 800b1a2:	f002 fad1 	bl	800d748 <SDMMC_Init>
 800b1a6:	4603      	mov	r3, r0
 800b1a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800b1ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d001      	beq.n	800b1b8 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800b1b4:	2301      	movs	r3, #1
 800b1b6:	e05f      	b.n	800b278 <HAL_SD_InitCard+0x110>
  }

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	685a      	ldr	r2, [r3, #4]
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b1c6:	605a      	str	r2, [r3, #4]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* Set Power State to ON */
  status = SDMMC_PowerState_ON(hsd->Instance);
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	4618      	mov	r0, r3
 800b1ce:	f002 faf5 	bl	800d7bc <SDMMC_PowerState_ON>
 800b1d2:	4603      	mov	r3, r0
 800b1d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800b1d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d001      	beq.n	800b1e4 <HAL_SD_InitCard+0x7c>
  {
    return HAL_ERROR;
 800b1e0:	2301      	movs	r3, #1
 800b1e2:	e049      	b.n	800b278 <HAL_SD_InitCard+0x110>
  }

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	685a      	ldr	r2, [r3, #4]
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b1f2:	605a      	str	r2, [r3, #4]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800b1f4:	6878      	ldr	r0, [r7, #4]
 800b1f6:	f000 fb4d 	bl	800b894 <SD_PowerON>
 800b1fa:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b1fc:	6a3b      	ldr	r3, [r7, #32]
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d00b      	beq.n	800b21a <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	2201      	movs	r2, #1
 800b206:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b20e:	6a3b      	ldr	r3, [r7, #32]
 800b210:	431a      	orrs	r2, r3
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800b216:	2301      	movs	r3, #1
 800b218:	e02e      	b.n	800b278 <HAL_SD_InitCard+0x110>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800b21a:	6878      	ldr	r0, [r7, #4]
 800b21c:	f000 fa6c 	bl	800b6f8 <SD_InitCard>
 800b220:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b222:	6a3b      	ldr	r3, [r7, #32]
 800b224:	2b00      	cmp	r3, #0
 800b226:	d00b      	beq.n	800b240 <HAL_SD_InitCard+0xd8>
  {
    hsd->State = HAL_SD_STATE_READY;
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	2201      	movs	r2, #1
 800b22c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b234:	6a3b      	ldr	r3, [r7, #32]
 800b236:	431a      	orrs	r2, r3
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800b23c:	2301      	movs	r3, #1
 800b23e:	e01b      	b.n	800b278 <HAL_SD_InitCard+0x110>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b248:	4618      	mov	r0, r3
 800b24a:	f002 fb4a 	bl	800d8e2 <SDMMC_CmdBlockLength>
 800b24e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b250:	6a3b      	ldr	r3, [r7, #32]
 800b252:	2b00      	cmp	r3, #0
 800b254:	d00f      	beq.n	800b276 <HAL_SD_InitCard+0x10e>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	4a09      	ldr	r2, [pc, #36]	; (800b280 <HAL_SD_InitCard+0x118>)
 800b25c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b262:	6a3b      	ldr	r3, [r7, #32]
 800b264:	431a      	orrs	r2, r3
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	2201      	movs	r2, #1
 800b26e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800b272:	2301      	movs	r3, #1
 800b274:	e000      	b.n	800b278 <HAL_SD_InitCard+0x110>
  }

  return HAL_OK;
 800b276:	2300      	movs	r3, #0
}
 800b278:	4618      	mov	r0, r3
 800b27a:	3728      	adds	r7, #40	; 0x28
 800b27c:	46bd      	mov	sp, r7
 800b27e:	bdb0      	pop	{r4, r5, r7, pc}
 800b280:	004005ff 	.word	0x004005ff

0800b284 <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800b284:	b480      	push	{r7}
 800b286:	b083      	sub	sp, #12
 800b288:	af00      	add	r7, sp, #0
 800b28a:	6078      	str	r0, [r7, #4]
 800b28c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b292:	0f9b      	lsrs	r3, r3, #30
 800b294:	b2da      	uxtb	r2, r3
 800b296:	683b      	ldr	r3, [r7, #0]
 800b298:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b29e:	0e9b      	lsrs	r3, r3, #26
 800b2a0:	b2db      	uxtb	r3, r3
 800b2a2:	f003 030f 	and.w	r3, r3, #15
 800b2a6:	b2da      	uxtb	r2, r3
 800b2a8:	683b      	ldr	r3, [r7, #0]
 800b2aa:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b2b0:	0e1b      	lsrs	r3, r3, #24
 800b2b2:	b2db      	uxtb	r3, r3
 800b2b4:	f003 0303 	and.w	r3, r3, #3
 800b2b8:	b2da      	uxtb	r2, r3
 800b2ba:	683b      	ldr	r3, [r7, #0]
 800b2bc:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b2c2:	0c1b      	lsrs	r3, r3, #16
 800b2c4:	b2da      	uxtb	r2, r3
 800b2c6:	683b      	ldr	r3, [r7, #0]
 800b2c8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b2ce:	0a1b      	lsrs	r3, r3, #8
 800b2d0:	b2da      	uxtb	r2, r3
 800b2d2:	683b      	ldr	r3, [r7, #0]
 800b2d4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b2da:	b2da      	uxtb	r2, r3
 800b2dc:	683b      	ldr	r3, [r7, #0]
 800b2de:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b2e4:	0d1b      	lsrs	r3, r3, #20
 800b2e6:	b29a      	uxth	r2, r3
 800b2e8:	683b      	ldr	r3, [r7, #0]
 800b2ea:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b2f0:	0c1b      	lsrs	r3, r3, #16
 800b2f2:	b2db      	uxtb	r3, r3
 800b2f4:	f003 030f 	and.w	r3, r3, #15
 800b2f8:	b2da      	uxtb	r2, r3
 800b2fa:	683b      	ldr	r3, [r7, #0]
 800b2fc:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b302:	0bdb      	lsrs	r3, r3, #15
 800b304:	b2db      	uxtb	r3, r3
 800b306:	f003 0301 	and.w	r3, r3, #1
 800b30a:	b2da      	uxtb	r2, r3
 800b30c:	683b      	ldr	r3, [r7, #0]
 800b30e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b314:	0b9b      	lsrs	r3, r3, #14
 800b316:	b2db      	uxtb	r3, r3
 800b318:	f003 0301 	and.w	r3, r3, #1
 800b31c:	b2da      	uxtb	r2, r3
 800b31e:	683b      	ldr	r3, [r7, #0]
 800b320:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b326:	0b5b      	lsrs	r3, r3, #13
 800b328:	b2db      	uxtb	r3, r3
 800b32a:	f003 0301 	and.w	r3, r3, #1
 800b32e:	b2da      	uxtb	r2, r3
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b338:	0b1b      	lsrs	r3, r3, #12
 800b33a:	b2db      	uxtb	r3, r3
 800b33c:	f003 0301 	and.w	r3, r3, #1
 800b340:	b2da      	uxtb	r2, r3
 800b342:	683b      	ldr	r3, [r7, #0]
 800b344:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800b346:	683b      	ldr	r3, [r7, #0]
 800b348:	2200      	movs	r2, #0
 800b34a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b350:	2b00      	cmp	r3, #0
 800b352:	d163      	bne.n	800b41c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b358:	009a      	lsls	r2, r3, #2
 800b35a:	f640 73fc 	movw	r3, #4092	; 0xffc
 800b35e:	4013      	ands	r3, r2
 800b360:	687a      	ldr	r2, [r7, #4]
 800b362:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b364:	0f92      	lsrs	r2, r2, #30
 800b366:	431a      	orrs	r2, r3
 800b368:	683b      	ldr	r3, [r7, #0]
 800b36a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b370:	0edb      	lsrs	r3, r3, #27
 800b372:	b2db      	uxtb	r3, r3
 800b374:	f003 0307 	and.w	r3, r3, #7
 800b378:	b2da      	uxtb	r2, r3
 800b37a:	683b      	ldr	r3, [r7, #0]
 800b37c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b382:	0e1b      	lsrs	r3, r3, #24
 800b384:	b2db      	uxtb	r3, r3
 800b386:	f003 0307 	and.w	r3, r3, #7
 800b38a:	b2da      	uxtb	r2, r3
 800b38c:	683b      	ldr	r3, [r7, #0]
 800b38e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b394:	0d5b      	lsrs	r3, r3, #21
 800b396:	b2db      	uxtb	r3, r3
 800b398:	f003 0307 	and.w	r3, r3, #7
 800b39c:	b2da      	uxtb	r2, r3
 800b39e:	683b      	ldr	r3, [r7, #0]
 800b3a0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b3a6:	0c9b      	lsrs	r3, r3, #18
 800b3a8:	b2db      	uxtb	r3, r3
 800b3aa:	f003 0307 	and.w	r3, r3, #7
 800b3ae:	b2da      	uxtb	r2, r3
 800b3b0:	683b      	ldr	r3, [r7, #0]
 800b3b2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b3b8:	0bdb      	lsrs	r3, r3, #15
 800b3ba:	b2db      	uxtb	r3, r3
 800b3bc:	f003 0307 	and.w	r3, r3, #7
 800b3c0:	b2da      	uxtb	r2, r3
 800b3c2:	683b      	ldr	r3, [r7, #0]
 800b3c4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800b3c6:	683b      	ldr	r3, [r7, #0]
 800b3c8:	691b      	ldr	r3, [r3, #16]
 800b3ca:	1c5a      	adds	r2, r3, #1
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800b3d0:	683b      	ldr	r3, [r7, #0]
 800b3d2:	7e1b      	ldrb	r3, [r3, #24]
 800b3d4:	b2db      	uxtb	r3, r3
 800b3d6:	f003 0307 	and.w	r3, r3, #7
 800b3da:	3302      	adds	r3, #2
 800b3dc:	2201      	movs	r2, #1
 800b3de:	fa02 f303 	lsl.w	r3, r2, r3
 800b3e2:	687a      	ldr	r2, [r7, #4]
 800b3e4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800b3e6:	fb02 f203 	mul.w	r2, r2, r3
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800b3ee:	683b      	ldr	r3, [r7, #0]
 800b3f0:	7a1b      	ldrb	r3, [r3, #8]
 800b3f2:	b2db      	uxtb	r3, r3
 800b3f4:	f003 030f 	and.w	r3, r3, #15
 800b3f8:	2201      	movs	r2, #1
 800b3fa:	409a      	lsls	r2, r3
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b404:	687a      	ldr	r2, [r7, #4]
 800b406:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800b408:	0a52      	lsrs	r2, r2, #9
 800b40a:	fb02 f203 	mul.w	r2, r2, r3
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b418:	661a      	str	r2, [r3, #96]	; 0x60
 800b41a:	e031      	b.n	800b480 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b420:	2b01      	cmp	r3, #1
 800b422:	d11d      	bne.n	800b460 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b428:	041b      	lsls	r3, r3, #16
 800b42a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b432:	0c1b      	lsrs	r3, r3, #16
 800b434:	431a      	orrs	r2, r3
 800b436:	683b      	ldr	r3, [r7, #0]
 800b438:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800b43a:	683b      	ldr	r3, [r7, #0]
 800b43c:	691b      	ldr	r3, [r3, #16]
 800b43e:	3301      	adds	r3, #1
 800b440:	029a      	lsls	r2, r3, #10
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b454:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	661a      	str	r2, [r3, #96]	; 0x60
 800b45e:	e00f      	b.n	800b480 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	4a58      	ldr	r2, [pc, #352]	; (800b5c8 <HAL_SD_GetCardCSD+0x344>)
 800b466:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b46c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	2201      	movs	r2, #1
 800b478:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800b47c:	2301      	movs	r3, #1
 800b47e:	e09d      	b.n	800b5bc <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b484:	0b9b      	lsrs	r3, r3, #14
 800b486:	b2db      	uxtb	r3, r3
 800b488:	f003 0301 	and.w	r3, r3, #1
 800b48c:	b2da      	uxtb	r2, r3
 800b48e:	683b      	ldr	r3, [r7, #0]
 800b490:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b496:	09db      	lsrs	r3, r3, #7
 800b498:	b2db      	uxtb	r3, r3
 800b49a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b49e:	b2da      	uxtb	r2, r3
 800b4a0:	683b      	ldr	r3, [r7, #0]
 800b4a2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b4a8:	b2db      	uxtb	r3, r3
 800b4aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b4ae:	b2da      	uxtb	r2, r3
 800b4b0:	683b      	ldr	r3, [r7, #0]
 800b4b2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4b8:	0fdb      	lsrs	r3, r3, #31
 800b4ba:	b2da      	uxtb	r2, r3
 800b4bc:	683b      	ldr	r3, [r7, #0]
 800b4be:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4c4:	0f5b      	lsrs	r3, r3, #29
 800b4c6:	b2db      	uxtb	r3, r3
 800b4c8:	f003 0303 	and.w	r3, r3, #3
 800b4cc:	b2da      	uxtb	r2, r3
 800b4ce:	683b      	ldr	r3, [r7, #0]
 800b4d0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4d6:	0e9b      	lsrs	r3, r3, #26
 800b4d8:	b2db      	uxtb	r3, r3
 800b4da:	f003 0307 	and.w	r3, r3, #7
 800b4de:	b2da      	uxtb	r2, r3
 800b4e0:	683b      	ldr	r3, [r7, #0]
 800b4e2:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4e8:	0d9b      	lsrs	r3, r3, #22
 800b4ea:	b2db      	uxtb	r3, r3
 800b4ec:	f003 030f 	and.w	r3, r3, #15
 800b4f0:	b2da      	uxtb	r2, r3
 800b4f2:	683b      	ldr	r3, [r7, #0]
 800b4f4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4fa:	0d5b      	lsrs	r3, r3, #21
 800b4fc:	b2db      	uxtb	r3, r3
 800b4fe:	f003 0301 	and.w	r3, r3, #1
 800b502:	b2da      	uxtb	r2, r3
 800b504:	683b      	ldr	r3, [r7, #0]
 800b506:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800b50a:	683b      	ldr	r3, [r7, #0]
 800b50c:	2200      	movs	r2, #0
 800b50e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b516:	0c1b      	lsrs	r3, r3, #16
 800b518:	b2db      	uxtb	r3, r3
 800b51a:	f003 0301 	and.w	r3, r3, #1
 800b51e:	b2da      	uxtb	r2, r3
 800b520:	683b      	ldr	r3, [r7, #0]
 800b522:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b52a:	0bdb      	lsrs	r3, r3, #15
 800b52c:	b2db      	uxtb	r3, r3
 800b52e:	f003 0301 	and.w	r3, r3, #1
 800b532:	b2da      	uxtb	r2, r3
 800b534:	683b      	ldr	r3, [r7, #0]
 800b536:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b53e:	0b9b      	lsrs	r3, r3, #14
 800b540:	b2db      	uxtb	r3, r3
 800b542:	f003 0301 	and.w	r3, r3, #1
 800b546:	b2da      	uxtb	r2, r3
 800b548:	683b      	ldr	r3, [r7, #0]
 800b54a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b552:	0b5b      	lsrs	r3, r3, #13
 800b554:	b2db      	uxtb	r3, r3
 800b556:	f003 0301 	and.w	r3, r3, #1
 800b55a:	b2da      	uxtb	r2, r3
 800b55c:	683b      	ldr	r3, [r7, #0]
 800b55e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b566:	0b1b      	lsrs	r3, r3, #12
 800b568:	b2db      	uxtb	r3, r3
 800b56a:	f003 0301 	and.w	r3, r3, #1
 800b56e:	b2da      	uxtb	r2, r3
 800b570:	683b      	ldr	r3, [r7, #0]
 800b572:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b57a:	0a9b      	lsrs	r3, r3, #10
 800b57c:	b2db      	uxtb	r3, r3
 800b57e:	f003 0303 	and.w	r3, r3, #3
 800b582:	b2da      	uxtb	r2, r3
 800b584:	683b      	ldr	r3, [r7, #0]
 800b586:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b58e:	0a1b      	lsrs	r3, r3, #8
 800b590:	b2db      	uxtb	r3, r3
 800b592:	f003 0303 	and.w	r3, r3, #3
 800b596:	b2da      	uxtb	r2, r3
 800b598:	683b      	ldr	r3, [r7, #0]
 800b59a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b5a2:	085b      	lsrs	r3, r3, #1
 800b5a4:	b2db      	uxtb	r3, r3
 800b5a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b5aa:	b2da      	uxtb	r2, r3
 800b5ac:	683b      	ldr	r3, [r7, #0]
 800b5ae:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800b5b2:	683b      	ldr	r3, [r7, #0]
 800b5b4:	2201      	movs	r2, #1
 800b5b6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800b5ba:	2300      	movs	r3, #0
}
 800b5bc:	4618      	mov	r0, r3
 800b5be:	370c      	adds	r7, #12
 800b5c0:	46bd      	mov	sp, r7
 800b5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c6:	4770      	bx	lr
 800b5c8:	004005ff 	.word	0x004005ff

0800b5cc <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800b5cc:	b5b0      	push	{r4, r5, r7, lr}
 800b5ce:	b08e      	sub	sp, #56	; 0x38
 800b5d0:	af04      	add	r7, sp, #16
 800b5d2:	6078      	str	r0, [r7, #4]
 800b5d4:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	2203      	movs	r2, #3
 800b5e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b5e8:	2b03      	cmp	r3, #3
 800b5ea:	d02e      	beq.n	800b64a <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800b5ec:	683b      	ldr	r3, [r7, #0]
 800b5ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b5f2:	d106      	bne.n	800b602 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5f8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	639a      	str	r2, [r3, #56]	; 0x38
 800b600:	e029      	b.n	800b656 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800b602:	683b      	ldr	r3, [r7, #0]
 800b604:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b608:	d10a      	bne.n	800b620 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800b60a:	6878      	ldr	r0, [r7, #4]
 800b60c:	f000 f9d0 	bl	800b9b0 <SD_WideBus_Enable>
 800b610:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b616:	6a3b      	ldr	r3, [r7, #32]
 800b618:	431a      	orrs	r2, r3
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	639a      	str	r2, [r3, #56]	; 0x38
 800b61e:	e01a      	b.n	800b656 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800b620:	683b      	ldr	r3, [r7, #0]
 800b622:	2b00      	cmp	r3, #0
 800b624:	d10a      	bne.n	800b63c <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800b626:	6878      	ldr	r0, [r7, #4]
 800b628:	f000 fa0d 	bl	800ba46 <SD_WideBus_Disable>
 800b62c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b632:	6a3b      	ldr	r3, [r7, #32]
 800b634:	431a      	orrs	r2, r3
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	639a      	str	r2, [r3, #56]	; 0x38
 800b63a:	e00c      	b.n	800b656 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b640:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	639a      	str	r2, [r3, #56]	; 0x38
 800b648:	e005      	b.n	800b656 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b64e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d007      	beq.n	800b66e <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	4a24      	ldr	r2, [pc, #144]	; (800b6f4 <HAL_SD_ConfigWideBusOperation+0x128>)
 800b664:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800b666:	2301      	movs	r3, #1
 800b668:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b66c:	e01f      	b.n	800b6ae <HAL_SD_ConfigWideBusOperation+0xe2>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	685b      	ldr	r3, [r3, #4]
 800b672:	60bb      	str	r3, [r7, #8]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	689b      	ldr	r3, [r3, #8]
 800b678:	60fb      	str	r3, [r7, #12]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	68db      	ldr	r3, [r3, #12]
 800b67e:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800b680:	683b      	ldr	r3, [r7, #0]
 800b682:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	695b      	ldr	r3, [r3, #20]
 800b688:	61bb      	str	r3, [r7, #24]
    {
      /* No High speed SD card, Max Frequency = 25Mhz */
      Init.ClockDiv = SDMMC_NSpeed_CLK_DIV;
    }
#else
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	699b      	ldr	r3, [r3, #24]
 800b68e:	61fb      	str	r3, [r7, #28]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    (void)SDMMC_Init(hsd->Instance, Init);
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	681d      	ldr	r5, [r3, #0]
 800b694:	466c      	mov	r4, sp
 800b696:	f107 0314 	add.w	r3, r7, #20
 800b69a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b69e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b6a2:	f107 0308 	add.w	r3, r7, #8
 800b6a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b6a8:	4628      	mov	r0, r5
 800b6aa:	f002 f84d 	bl	800d748 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b6b6:	4618      	mov	r0, r3
 800b6b8:	f002 f913 	bl	800d8e2 <SDMMC_CmdBlockLength>
 800b6bc:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b6be:	6a3b      	ldr	r3, [r7, #32]
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d00c      	beq.n	800b6de <HAL_SD_ConfigWideBusOperation+0x112>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	4a0a      	ldr	r2, [pc, #40]	; (800b6f4 <HAL_SD_ConfigWideBusOperation+0x128>)
 800b6ca:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b6d0:	6a3b      	ldr	r3, [r7, #32]
 800b6d2:	431a      	orrs	r2, r3
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800b6d8:	2301      	movs	r3, #1
 800b6da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	2201      	movs	r2, #1
 800b6e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 800b6e6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	3728      	adds	r7, #40	; 0x28
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	bdb0      	pop	{r4, r5, r7, pc}
 800b6f2:	bf00      	nop
 800b6f4:	004005ff 	.word	0x004005ff

0800b6f8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800b6f8:	b5b0      	push	{r4, r5, r7, lr}
 800b6fa:	b094      	sub	sp, #80	; 0x50
 800b6fc:	af04      	add	r7, sp, #16
 800b6fe:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800b700:	2301      	movs	r3, #1
 800b702:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	4618      	mov	r0, r3
 800b70a:	f002 f866 	bl	800d7da <SDMMC_GetPowerState>
 800b70e:	4603      	mov	r3, r0
 800b710:	2b00      	cmp	r3, #0
 800b712:	d102      	bne.n	800b71a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b714:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800b718:	e0b7      	b.n	800b88a <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b71e:	2b03      	cmp	r3, #3
 800b720:	d02f      	beq.n	800b782 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	4618      	mov	r0, r3
 800b728:	f002 f9e5 	bl	800daf6 <SDMMC_CmdSendCID>
 800b72c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800b72e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b730:	2b00      	cmp	r3, #0
 800b732:	d001      	beq.n	800b738 <SD_InitCard+0x40>
    {
      return errorstate;
 800b734:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b736:	e0a8      	b.n	800b88a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	2100      	movs	r1, #0
 800b73e:	4618      	mov	r0, r3
 800b740:	f002 f890 	bl	800d864 <SDMMC_GetResponse>
 800b744:	4602      	mov	r2, r0
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	2104      	movs	r1, #4
 800b750:	4618      	mov	r0, r3
 800b752:	f002 f887 	bl	800d864 <SDMMC_GetResponse>
 800b756:	4602      	mov	r2, r0
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	2108      	movs	r1, #8
 800b762:	4618      	mov	r0, r3
 800b764:	f002 f87e 	bl	800d864 <SDMMC_GetResponse>
 800b768:	4602      	mov	r2, r0
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	210c      	movs	r1, #12
 800b774:	4618      	mov	r0, r3
 800b776:	f002 f875 	bl	800d864 <SDMMC_GetResponse>
 800b77a:	4602      	mov	r2, r0
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b786:	2b03      	cmp	r3, #3
 800b788:	d00d      	beq.n	800b7a6 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	f107 020e 	add.w	r2, r7, #14
 800b792:	4611      	mov	r1, r2
 800b794:	4618      	mov	r0, r3
 800b796:	f002 f9eb 	bl	800db70 <SDMMC_CmdSetRelAdd>
 800b79a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800b79c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d001      	beq.n	800b7a6 <SD_InitCard+0xae>
    {
      return errorstate;
 800b7a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b7a4:	e071      	b.n	800b88a <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b7aa:	2b03      	cmp	r3, #3
 800b7ac:	d036      	beq.n	800b81c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800b7ae:	89fb      	ldrh	r3, [r7, #14]
 800b7b0:	461a      	mov	r2, r3
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	681a      	ldr	r2, [r3, #0]
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b7be:	041b      	lsls	r3, r3, #16
 800b7c0:	4619      	mov	r1, r3
 800b7c2:	4610      	mov	r0, r2
 800b7c4:	f002 f9b5 	bl	800db32 <SDMMC_CmdSendCSD>
 800b7c8:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800b7ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d001      	beq.n	800b7d4 <SD_InitCard+0xdc>
    {
      return errorstate;
 800b7d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b7d2:	e05a      	b.n	800b88a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	2100      	movs	r1, #0
 800b7da:	4618      	mov	r0, r3
 800b7dc:	f002 f842 	bl	800d864 <SDMMC_GetResponse>
 800b7e0:	4602      	mov	r2, r0
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	2104      	movs	r1, #4
 800b7ec:	4618      	mov	r0, r3
 800b7ee:	f002 f839 	bl	800d864 <SDMMC_GetResponse>
 800b7f2:	4602      	mov	r2, r0
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	2108      	movs	r1, #8
 800b7fe:	4618      	mov	r0, r3
 800b800:	f002 f830 	bl	800d864 <SDMMC_GetResponse>
 800b804:	4602      	mov	r2, r0
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	210c      	movs	r1, #12
 800b810:	4618      	mov	r0, r3
 800b812:	f002 f827 	bl	800d864 <SDMMC_GetResponse>
 800b816:	4602      	mov	r2, r0
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	2104      	movs	r1, #4
 800b822:	4618      	mov	r0, r3
 800b824:	f002 f81e 	bl	800d864 <SDMMC_GetResponse>
 800b828:	4603      	mov	r3, r0
 800b82a:	0d1a      	lsrs	r2, r3, #20
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800b830:	f107 0310 	add.w	r3, r7, #16
 800b834:	4619      	mov	r1, r3
 800b836:	6878      	ldr	r0, [r7, #4]
 800b838:	f7ff fd24 	bl	800b284 <HAL_SD_GetCardCSD>
 800b83c:	4603      	mov	r3, r0
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d002      	beq.n	800b848 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b842:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800b846:	e020      	b.n	800b88a <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	6819      	ldr	r1, [r3, #0]
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b850:	041b      	lsls	r3, r3, #16
 800b852:	f04f 0400 	mov.w	r4, #0
 800b856:	461a      	mov	r2, r3
 800b858:	4623      	mov	r3, r4
 800b85a:	4608      	mov	r0, r1
 800b85c:	f002 f863 	bl	800d926 <SDMMC_CmdSelDesel>
 800b860:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800b862:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b864:	2b00      	cmp	r3, #0
 800b866:	d001      	beq.n	800b86c <SD_InitCard+0x174>
  {
    return errorstate;
 800b868:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b86a:	e00e      	b.n	800b88a <SD_InitCard+0x192>
  }

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	681d      	ldr	r5, [r3, #0]
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	466c      	mov	r4, sp
 800b874:	f103 0210 	add.w	r2, r3, #16
 800b878:	ca07      	ldmia	r2, {r0, r1, r2}
 800b87a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b87e:	3304      	adds	r3, #4
 800b880:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b882:	4628      	mov	r0, r5
 800b884:	f001 ff60 	bl	800d748 <SDMMC_Init>
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800b888:	2300      	movs	r3, #0
}
 800b88a:	4618      	mov	r0, r3
 800b88c:	3740      	adds	r7, #64	; 0x40
 800b88e:	46bd      	mov	sp, r7
 800b890:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800b894 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800b894:	b580      	push	{r7, lr}
 800b896:	b086      	sub	sp, #24
 800b898:	af00      	add	r7, sp, #0
 800b89a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b89c:	2300      	movs	r3, #0
 800b89e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800b8a0:	2300      	movs	r3, #0
 800b8a2:	617b      	str	r3, [r7, #20]
 800b8a4:	2300      	movs	r3, #0
 800b8a6:	613b      	str	r3, [r7, #16]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t tickstart = HAL_GetTick();
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	4618      	mov	r0, r3
 800b8ae:	f002 f85d 	bl	800d96c <SDMMC_CmdGoIdleState>
 800b8b2:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d001      	beq.n	800b8be <SD_PowerON+0x2a>
  {
    return errorstate;
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	e072      	b.n	800b9a4 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	4618      	mov	r0, r3
 800b8c4:	f002 f870 	bl	800d9a8 <SDMMC_CmdOperCond>
 800b8c8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d00d      	beq.n	800b8ec <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	4618      	mov	r0, r3
 800b8dc:	f002 f846 	bl	800d96c <SDMMC_CmdGoIdleState>
 800b8e0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d004      	beq.n	800b8f2 <SD_PowerON+0x5e>
    {
      return errorstate;
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	e05b      	b.n	800b9a4 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	2201      	movs	r2, #1
 800b8f0:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b8f6:	2b01      	cmp	r3, #1
 800b8f8:	d137      	bne.n	800b96a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	2100      	movs	r1, #0
 800b900:	4618      	mov	r0, r3
 800b902:	f002 f870 	bl	800d9e6 <SDMMC_CmdAppCommand>
 800b906:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d02d      	beq.n	800b96a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b90e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800b912:	e047      	b.n	800b9a4 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	2100      	movs	r1, #0
 800b91a:	4618      	mov	r0, r3
 800b91c:	f002 f863 	bl	800d9e6 <SDMMC_CmdAppCommand>
 800b920:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	2b00      	cmp	r3, #0
 800b926:	d001      	beq.n	800b92c <SD_PowerON+0x98>
    {
      return errorstate;
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	e03b      	b.n	800b9a4 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	491e      	ldr	r1, [pc, #120]	; (800b9ac <SD_PowerON+0x118>)
 800b932:	4618      	mov	r0, r3
 800b934:	f002 f879 	bl	800da2a <SDMMC_CmdAppOperCommand>
 800b938:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d002      	beq.n	800b946 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b940:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800b944:	e02e      	b.n	800b9a4 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	2100      	movs	r1, #0
 800b94c:	4618      	mov	r0, r3
 800b94e:	f001 ff89 	bl	800d864 <SDMMC_GetResponse>
 800b952:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800b954:	697b      	ldr	r3, [r7, #20]
 800b956:	0fdb      	lsrs	r3, r3, #31
 800b958:	2b01      	cmp	r3, #1
 800b95a:	d101      	bne.n	800b960 <SD_PowerON+0xcc>
 800b95c:	2301      	movs	r3, #1
 800b95e:	e000      	b.n	800b962 <SD_PowerON+0xce>
 800b960:	2300      	movs	r3, #0
 800b962:	613b      	str	r3, [r7, #16]

    count++;
 800b964:	68bb      	ldr	r3, [r7, #8]
 800b966:	3301      	adds	r3, #1
 800b968:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800b96a:	68bb      	ldr	r3, [r7, #8]
 800b96c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800b970:	4293      	cmp	r3, r2
 800b972:	d802      	bhi.n	800b97a <SD_PowerON+0xe6>
 800b974:	693b      	ldr	r3, [r7, #16]
 800b976:	2b00      	cmp	r3, #0
 800b978:	d0cc      	beq.n	800b914 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800b97a:	68bb      	ldr	r3, [r7, #8]
 800b97c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800b980:	4293      	cmp	r3, r2
 800b982:	d902      	bls.n	800b98a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800b984:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b988:	e00c      	b.n	800b9a4 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800b98a:	697b      	ldr	r3, [r7, #20]
 800b98c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b990:	2b00      	cmp	r3, #0
 800b992:	d003      	beq.n	800b99c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	2201      	movs	r2, #1
 800b998:	645a      	str	r2, [r3, #68]	; 0x44
 800b99a:	e002      	b.n	800b9a2 <SD_PowerON+0x10e>
    }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	2200      	movs	r2, #0
 800b9a0:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800b9a2:	2300      	movs	r3, #0
}
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	3718      	adds	r7, #24
 800b9a8:	46bd      	mov	sp, r7
 800b9aa:	bd80      	pop	{r7, pc}
 800b9ac:	c1100000 	.word	0xc1100000

0800b9b0 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800b9b0:	b580      	push	{r7, lr}
 800b9b2:	b086      	sub	sp, #24
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	60fb      	str	r3, [r7, #12]
 800b9bc:	2300      	movs	r3, #0
 800b9be:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	2100      	movs	r1, #0
 800b9c6:	4618      	mov	r0, r3
 800b9c8:	f001 ff4c 	bl	800d864 <SDMMC_GetResponse>
 800b9cc:	4603      	mov	r3, r0
 800b9ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b9d2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b9d6:	d102      	bne.n	800b9de <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800b9d8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b9dc:	e02f      	b.n	800ba3e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800b9de:	f107 030c 	add.w	r3, r7, #12
 800b9e2:	4619      	mov	r1, r3
 800b9e4:	6878      	ldr	r0, [r7, #4]
 800b9e6:	f000 f879 	bl	800badc <SD_FindSCR>
 800b9ea:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b9ec:	697b      	ldr	r3, [r7, #20]
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d001      	beq.n	800b9f6 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800b9f2:	697b      	ldr	r3, [r7, #20]
 800b9f4:	e023      	b.n	800ba3e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800b9f6:	693b      	ldr	r3, [r7, #16]
 800b9f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d01c      	beq.n	800ba3a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	681a      	ldr	r2, [r3, #0]
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ba08:	041b      	lsls	r3, r3, #16
 800ba0a:	4619      	mov	r1, r3
 800ba0c:	4610      	mov	r0, r2
 800ba0e:	f001 ffea 	bl	800d9e6 <SDMMC_CmdAppCommand>
 800ba12:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ba14:	697b      	ldr	r3, [r7, #20]
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d001      	beq.n	800ba1e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800ba1a:	697b      	ldr	r3, [r7, #20]
 800ba1c:	e00f      	b.n	800ba3e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	2102      	movs	r1, #2
 800ba24:	4618      	mov	r0, r3
 800ba26:	f002 f823 	bl	800da70 <SDMMC_CmdBusWidth>
 800ba2a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ba2c:	697b      	ldr	r3, [r7, #20]
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d001      	beq.n	800ba36 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800ba32:	697b      	ldr	r3, [r7, #20]
 800ba34:	e003      	b.n	800ba3e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800ba36:	2300      	movs	r3, #0
 800ba38:	e001      	b.n	800ba3e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ba3a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800ba3e:	4618      	mov	r0, r3
 800ba40:	3718      	adds	r7, #24
 800ba42:	46bd      	mov	sp, r7
 800ba44:	bd80      	pop	{r7, pc}

0800ba46 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800ba46:	b580      	push	{r7, lr}
 800ba48:	b086      	sub	sp, #24
 800ba4a:	af00      	add	r7, sp, #0
 800ba4c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800ba4e:	2300      	movs	r3, #0
 800ba50:	60fb      	str	r3, [r7, #12]
 800ba52:	2300      	movs	r3, #0
 800ba54:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	2100      	movs	r1, #0
 800ba5c:	4618      	mov	r0, r3
 800ba5e:	f001 ff01 	bl	800d864 <SDMMC_GetResponse>
 800ba62:	4603      	mov	r3, r0
 800ba64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ba68:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ba6c:	d102      	bne.n	800ba74 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800ba6e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ba72:	e02f      	b.n	800bad4 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800ba74:	f107 030c 	add.w	r3, r7, #12
 800ba78:	4619      	mov	r1, r3
 800ba7a:	6878      	ldr	r0, [r7, #4]
 800ba7c:	f000 f82e 	bl	800badc <SD_FindSCR>
 800ba80:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ba82:	697b      	ldr	r3, [r7, #20]
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d001      	beq.n	800ba8c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800ba88:	697b      	ldr	r3, [r7, #20]
 800ba8a:	e023      	b.n	800bad4 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800ba8c:	693b      	ldr	r3, [r7, #16]
 800ba8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d01c      	beq.n	800bad0 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	681a      	ldr	r2, [r3, #0]
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ba9e:	041b      	lsls	r3, r3, #16
 800baa0:	4619      	mov	r1, r3
 800baa2:	4610      	mov	r0, r2
 800baa4:	f001 ff9f 	bl	800d9e6 <SDMMC_CmdAppCommand>
 800baa8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800baaa:	697b      	ldr	r3, [r7, #20]
 800baac:	2b00      	cmp	r3, #0
 800baae:	d001      	beq.n	800bab4 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800bab0:	697b      	ldr	r3, [r7, #20]
 800bab2:	e00f      	b.n	800bad4 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	2100      	movs	r1, #0
 800baba:	4618      	mov	r0, r3
 800babc:	f001 ffd8 	bl	800da70 <SDMMC_CmdBusWidth>
 800bac0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bac2:	697b      	ldr	r3, [r7, #20]
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d001      	beq.n	800bacc <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800bac8:	697b      	ldr	r3, [r7, #20]
 800baca:	e003      	b.n	800bad4 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800bacc:	2300      	movs	r3, #0
 800bace:	e001      	b.n	800bad4 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800bad0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800bad4:	4618      	mov	r0, r3
 800bad6:	3718      	adds	r7, #24
 800bad8:	46bd      	mov	sp, r7
 800bada:	bd80      	pop	{r7, pc}

0800badc <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800badc:	b590      	push	{r4, r7, lr}
 800bade:	b08f      	sub	sp, #60	; 0x3c
 800bae0:	af00      	add	r7, sp, #0
 800bae2:	6078      	str	r0, [r7, #4]
 800bae4:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800bae6:	f7f9 fc6b 	bl	80053c0 <HAL_GetTick>
 800baea:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800baec:	2300      	movs	r3, #0
 800baee:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800baf0:	2300      	movs	r3, #0
 800baf2:	60bb      	str	r3, [r7, #8]
 800baf4:	2300      	movs	r3, #0
 800baf6:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800baf8:	683b      	ldr	r3, [r7, #0]
 800bafa:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	2108      	movs	r1, #8
 800bb02:	4618      	mov	r0, r3
 800bb04:	f001 feed 	bl	800d8e2 <SDMMC_CmdBlockLength>
 800bb08:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800bb0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d001      	beq.n	800bb14 <SD_FindSCR+0x38>
  {
    return errorstate;
 800bb10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb12:	e0a9      	b.n	800bc68 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	681a      	ldr	r2, [r3, #0]
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb1c:	041b      	lsls	r3, r3, #16
 800bb1e:	4619      	mov	r1, r3
 800bb20:	4610      	mov	r0, r2
 800bb22:	f001 ff60 	bl	800d9e6 <SDMMC_CmdAppCommand>
 800bb26:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800bb28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d001      	beq.n	800bb32 <SD_FindSCR+0x56>
  {
    return errorstate;
 800bb2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb30:	e09a      	b.n	800bc68 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800bb32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bb36:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800bb38:	2308      	movs	r3, #8
 800bb3a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800bb3c:	2330      	movs	r3, #48	; 0x30
 800bb3e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800bb40:	2302      	movs	r3, #2
 800bb42:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800bb44:	2300      	movs	r3, #0
 800bb46:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800bb48:	2301      	movs	r3, #1
 800bb4a:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	f107 0210 	add.w	r2, r7, #16
 800bb54:	4611      	mov	r1, r2
 800bb56:	4618      	mov	r0, r3
 800bb58:	f001 fe97 	bl	800d88a <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	4618      	mov	r0, r3
 800bb62:	f001 ffa7 	bl	800dab4 <SDMMC_CmdSendSCR>
 800bb66:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800bb68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d022      	beq.n	800bbb4 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800bb6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb70:	e07a      	b.n	800bc68 <SD_FindSCR+0x18c>
    }
  }
#else
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d00e      	beq.n	800bb9e <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	6819      	ldr	r1, [r3, #0]
 800bb84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bb86:	009b      	lsls	r3, r3, #2
 800bb88:	f107 0208 	add.w	r2, r7, #8
 800bb8c:	18d4      	adds	r4, r2, r3
 800bb8e:	4608      	mov	r0, r1
 800bb90:	f001 fe07 	bl	800d7a2 <SDMMC_ReadFIFO>
 800bb94:	4603      	mov	r3, r0
 800bb96:	6023      	str	r3, [r4, #0]
      index++;
 800bb98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bb9a:	3301      	adds	r3, #1
 800bb9c:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800bb9e:	f7f9 fc0f 	bl	80053c0 <HAL_GetTick>
 800bba2:	4602      	mov	r2, r0
 800bba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bba6:	1ad3      	subs	r3, r2, r3
 800bba8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bbac:	d102      	bne.n	800bbb4 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800bbae:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bbb2:	e059      	b.n	800bc68 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bbba:	f240 432a 	movw	r3, #1066	; 0x42a
 800bbbe:	4013      	ands	r3, r2
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d0d6      	beq.n	800bb72 <SD_FindSCR+0x96>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bbca:	f003 0308 	and.w	r3, r3, #8
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d005      	beq.n	800bbde <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	2208      	movs	r2, #8
 800bbd8:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800bbda:	2308      	movs	r3, #8
 800bbdc:	e044      	b.n	800bc68 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bbe4:	f003 0302 	and.w	r3, r3, #2
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d005      	beq.n	800bbf8 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	2202      	movs	r2, #2
 800bbf2:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800bbf4:	2302      	movs	r3, #2
 800bbf6:	e037      	b.n	800bc68 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bbfe:	f003 0320 	and.w	r3, r3, #32
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d005      	beq.n	800bc12 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	2220      	movs	r2, #32
 800bc0c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800bc0e:	2320      	movs	r3, #32
 800bc10:	e02a      	b.n	800bc68 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	f240 523a 	movw	r2, #1338	; 0x53a
 800bc1a:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	061a      	lsls	r2, r3, #24
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	021b      	lsls	r3, r3, #8
 800bc24:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800bc28:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	0a1b      	lsrs	r3, r3, #8
 800bc2e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800bc32:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	0e1b      	lsrs	r3, r3, #24
 800bc38:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800bc3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc3c:	601a      	str	r2, [r3, #0]
    scr++;
 800bc3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc40:	3304      	adds	r3, #4
 800bc42:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800bc44:	68bb      	ldr	r3, [r7, #8]
 800bc46:	061a      	lsls	r2, r3, #24
 800bc48:	68bb      	ldr	r3, [r7, #8]
 800bc4a:	021b      	lsls	r3, r3, #8
 800bc4c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800bc50:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800bc52:	68bb      	ldr	r3, [r7, #8]
 800bc54:	0a1b      	lsrs	r3, r3, #8
 800bc56:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800bc5a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800bc5c:	68bb      	ldr	r3, [r7, #8]
 800bc5e:	0e1b      	lsrs	r3, r3, #24
 800bc60:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800bc62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc64:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800bc66:	2300      	movs	r3, #0
}
 800bc68:	4618      	mov	r0, r3
 800bc6a:	373c      	adds	r7, #60	; 0x3c
 800bc6c:	46bd      	mov	sp, r7
 800bc6e:	bd90      	pop	{r4, r7, pc}

0800bc70 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bc70:	b580      	push	{r7, lr}
 800bc72:	b084      	sub	sp, #16
 800bc74:	af00      	add	r7, sp, #0
 800bc76:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d101      	bne.n	800bc82 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bc7e:	2301      	movs	r3, #1
 800bc80:	e07c      	b.n	800bd7c <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	2200      	movs	r2, #0
 800bc86:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bc8e:	b2db      	uxtb	r3, r3
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d106      	bne.n	800bca2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	2200      	movs	r2, #0
 800bc98:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bc9c:	6878      	ldr	r0, [r7, #4]
 800bc9e:	f7f8 ffd1 	bl	8004c44 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	2202      	movs	r2, #2
 800bca6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	681a      	ldr	r2, [r3, #0]
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bcb8:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	68db      	ldr	r3, [r3, #12]
 800bcbe:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bcc2:	d902      	bls.n	800bcca <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	60fb      	str	r3, [r7, #12]
 800bcc8:	e002      	b.n	800bcd0 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800bcca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bcce:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	68db      	ldr	r3, [r3, #12]
 800bcd4:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800bcd8:	d007      	beq.n	800bcea <HAL_SPI_Init+0x7a>
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	68db      	ldr	r3, [r3, #12]
 800bcde:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bce2:	d002      	beq.n	800bcea <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	2200      	movs	r2, #0
 800bce8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d10b      	bne.n	800bd0a <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	68db      	ldr	r3, [r3, #12]
 800bcf6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bcfa:	d903      	bls.n	800bd04 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	2202      	movs	r2, #2
 800bd00:	631a      	str	r2, [r3, #48]	; 0x30
 800bd02:	e002      	b.n	800bd0a <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	2201      	movs	r2, #1
 800bd08:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	685a      	ldr	r2, [r3, #4]
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	689b      	ldr	r3, [r3, #8]
 800bd12:	431a      	orrs	r2, r3
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	691b      	ldr	r3, [r3, #16]
 800bd18:	431a      	orrs	r2, r3
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	695b      	ldr	r3, [r3, #20]
 800bd1e:	431a      	orrs	r2, r3
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	699b      	ldr	r3, [r3, #24]
 800bd24:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bd28:	431a      	orrs	r2, r3
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	69db      	ldr	r3, [r3, #28]
 800bd2e:	431a      	orrs	r2, r3
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	6a1b      	ldr	r3, [r3, #32]
 800bd34:	ea42 0103 	orr.w	r1, r2, r3
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	430a      	orrs	r2, r1
 800bd42:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	699b      	ldr	r3, [r3, #24]
 800bd48:	0c1b      	lsrs	r3, r3, #16
 800bd4a:	f003 0204 	and.w	r2, r3, #4
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd52:	431a      	orrs	r2, r3
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bd58:	431a      	orrs	r2, r3
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	68db      	ldr	r3, [r3, #12]
 800bd5e:	ea42 0103 	orr.w	r1, r2, r3
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	68fa      	ldr	r2, [r7, #12]
 800bd68:	430a      	orrs	r2, r1
 800bd6a:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	2200      	movs	r2, #0
 800bd70:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	2201      	movs	r2, #1
 800bd76:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800bd7a:	2300      	movs	r3, #0
}
 800bd7c:	4618      	mov	r0, r3
 800bd7e:	3710      	adds	r7, #16
 800bd80:	46bd      	mov	sp, r7
 800bd82:	bd80      	pop	{r7, pc}

0800bd84 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800bd84:	b580      	push	{r7, lr}
 800bd86:	b084      	sub	sp, #16
 800bd88:	af00      	add	r7, sp, #0
 800bd8a:	60f8      	str	r0, [r7, #12]
 800bd8c:	60b9      	str	r1, [r7, #8]
 800bd8e:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d101      	bne.n	800bd9a <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 800bd96:	2301      	movs	r3, #1
 800bd98:	e038      	b.n	800be0c <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800bda0:	b2db      	uxtb	r3, r3
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d106      	bne.n	800bdb4 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	2200      	movs	r2, #0
 800bdaa:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800bdae:	68f8      	ldr	r0, [r7, #12]
 800bdb0:	f7f9 f818 	bl	8004de4 <HAL_SRAM_MspInit>
#endif
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	681a      	ldr	r2, [r3, #0]
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	3308      	adds	r3, #8
 800bdbc:	4619      	mov	r1, r3
 800bdbe:	4610      	mov	r0, r2
 800bdc0:	f001 fbaa 	bl	800d518 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	6818      	ldr	r0, [r3, #0]
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	689b      	ldr	r3, [r3, #8]
 800bdcc:	461a      	mov	r2, r3
 800bdce:	68b9      	ldr	r1, [r7, #8]
 800bdd0:	f001 fc32 	bl	800d638 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	6858      	ldr	r0, [r3, #4]
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	689a      	ldr	r2, [r3, #8]
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bde0:	6879      	ldr	r1, [r7, #4]
 800bde2:	f001 fc79 	bl	800d6d8 <FMC_NORSRAM_Extended_Timing_Init>

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	68fa      	ldr	r2, [r7, #12]
 800bdec:	6892      	ldr	r2, [r2, #8]
 800bdee:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	68fa      	ldr	r2, [r7, #12]
 800bdf8:	6892      	ldr	r2, [r2, #8]
 800bdfa:	f041 0101 	orr.w	r1, r1, #1
 800bdfe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	2201      	movs	r2, #1
 800be06:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  return HAL_OK;
 800be0a:	2300      	movs	r3, #0
}
 800be0c:	4618      	mov	r0, r3
 800be0e:	3710      	adds	r7, #16
 800be10:	46bd      	mov	sp, r7
 800be12:	bd80      	pop	{r7, pc}

0800be14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800be14:	b580      	push	{r7, lr}
 800be16:	b082      	sub	sp, #8
 800be18:	af00      	add	r7, sp, #0
 800be1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d101      	bne.n	800be26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800be22:	2301      	movs	r3, #1
 800be24:	e01d      	b.n	800be62 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800be2c:	b2db      	uxtb	r3, r3
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d106      	bne.n	800be40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	2200      	movs	r2, #0
 800be36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800be3a:	6878      	ldr	r0, [r7, #4]
 800be3c:	f000 f815 	bl	800be6a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	2202      	movs	r2, #2
 800be44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	681a      	ldr	r2, [r3, #0]
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	3304      	adds	r3, #4
 800be50:	4619      	mov	r1, r3
 800be52:	4610      	mov	r0, r2
 800be54:	f000 f986 	bl	800c164 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	2201      	movs	r2, #1
 800be5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800be60:	2300      	movs	r3, #0
}
 800be62:	4618      	mov	r0, r3
 800be64:	3708      	adds	r7, #8
 800be66:	46bd      	mov	sp, r7
 800be68:	bd80      	pop	{r7, pc}

0800be6a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800be6a:	b480      	push	{r7}
 800be6c:	b083      	sub	sp, #12
 800be6e:	af00      	add	r7, sp, #0
 800be70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800be72:	bf00      	nop
 800be74:	370c      	adds	r7, #12
 800be76:	46bd      	mov	sp, r7
 800be78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be7c:	4770      	bx	lr
	...

0800be80 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800be80:	b480      	push	{r7}
 800be82:	b085      	sub	sp, #20
 800be84:	af00      	add	r7, sp, #0
 800be86:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	68da      	ldr	r2, [r3, #12]
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	f042 0201 	orr.w	r2, r2, #1
 800be96:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	689a      	ldr	r2, [r3, #8]
 800be9e:	4b0c      	ldr	r3, [pc, #48]	; (800bed0 <HAL_TIM_Base_Start_IT+0x50>)
 800bea0:	4013      	ands	r3, r2
 800bea2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	2b06      	cmp	r3, #6
 800bea8:	d00b      	beq.n	800bec2 <HAL_TIM_Base_Start_IT+0x42>
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800beb0:	d007      	beq.n	800bec2 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	681a      	ldr	r2, [r3, #0]
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	f042 0201 	orr.w	r2, r2, #1
 800bec0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bec2:	2300      	movs	r3, #0
}
 800bec4:	4618      	mov	r0, r3
 800bec6:	3714      	adds	r7, #20
 800bec8:	46bd      	mov	sp, r7
 800beca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bece:	4770      	bx	lr
 800bed0:	00010007 	.word	0x00010007

0800bed4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800bed4:	b580      	push	{r7, lr}
 800bed6:	b082      	sub	sp, #8
 800bed8:	af00      	add	r7, sp, #0
 800beda:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	691b      	ldr	r3, [r3, #16]
 800bee2:	f003 0302 	and.w	r3, r3, #2
 800bee6:	2b02      	cmp	r3, #2
 800bee8:	d122      	bne.n	800bf30 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	68db      	ldr	r3, [r3, #12]
 800bef0:	f003 0302 	and.w	r3, r3, #2
 800bef4:	2b02      	cmp	r3, #2
 800bef6:	d11b      	bne.n	800bf30 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	f06f 0202 	mvn.w	r2, #2
 800bf00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	2201      	movs	r2, #1
 800bf06:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	699b      	ldr	r3, [r3, #24]
 800bf0e:	f003 0303 	and.w	r3, r3, #3
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d003      	beq.n	800bf1e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800bf16:	6878      	ldr	r0, [r7, #4]
 800bf18:	f000 f905 	bl	800c126 <HAL_TIM_IC_CaptureCallback>
 800bf1c:	e005      	b.n	800bf2a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800bf1e:	6878      	ldr	r0, [r7, #4]
 800bf20:	f000 f8f7 	bl	800c112 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bf24:	6878      	ldr	r0, [r7, #4]
 800bf26:	f000 f908 	bl	800c13a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	2200      	movs	r2, #0
 800bf2e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	691b      	ldr	r3, [r3, #16]
 800bf36:	f003 0304 	and.w	r3, r3, #4
 800bf3a:	2b04      	cmp	r3, #4
 800bf3c:	d122      	bne.n	800bf84 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	68db      	ldr	r3, [r3, #12]
 800bf44:	f003 0304 	and.w	r3, r3, #4
 800bf48:	2b04      	cmp	r3, #4
 800bf4a:	d11b      	bne.n	800bf84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	f06f 0204 	mvn.w	r2, #4
 800bf54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	2202      	movs	r2, #2
 800bf5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	699b      	ldr	r3, [r3, #24]
 800bf62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d003      	beq.n	800bf72 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bf6a:	6878      	ldr	r0, [r7, #4]
 800bf6c:	f000 f8db 	bl	800c126 <HAL_TIM_IC_CaptureCallback>
 800bf70:	e005      	b.n	800bf7e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bf72:	6878      	ldr	r0, [r7, #4]
 800bf74:	f000 f8cd 	bl	800c112 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bf78:	6878      	ldr	r0, [r7, #4]
 800bf7a:	f000 f8de 	bl	800c13a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	2200      	movs	r2, #0
 800bf82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	691b      	ldr	r3, [r3, #16]
 800bf8a:	f003 0308 	and.w	r3, r3, #8
 800bf8e:	2b08      	cmp	r3, #8
 800bf90:	d122      	bne.n	800bfd8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	68db      	ldr	r3, [r3, #12]
 800bf98:	f003 0308 	and.w	r3, r3, #8
 800bf9c:	2b08      	cmp	r3, #8
 800bf9e:	d11b      	bne.n	800bfd8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	f06f 0208 	mvn.w	r2, #8
 800bfa8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	2204      	movs	r2, #4
 800bfae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	69db      	ldr	r3, [r3, #28]
 800bfb6:	f003 0303 	and.w	r3, r3, #3
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d003      	beq.n	800bfc6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bfbe:	6878      	ldr	r0, [r7, #4]
 800bfc0:	f000 f8b1 	bl	800c126 <HAL_TIM_IC_CaptureCallback>
 800bfc4:	e005      	b.n	800bfd2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bfc6:	6878      	ldr	r0, [r7, #4]
 800bfc8:	f000 f8a3 	bl	800c112 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bfcc:	6878      	ldr	r0, [r7, #4]
 800bfce:	f000 f8b4 	bl	800c13a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	2200      	movs	r2, #0
 800bfd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	691b      	ldr	r3, [r3, #16]
 800bfde:	f003 0310 	and.w	r3, r3, #16
 800bfe2:	2b10      	cmp	r3, #16
 800bfe4:	d122      	bne.n	800c02c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	68db      	ldr	r3, [r3, #12]
 800bfec:	f003 0310 	and.w	r3, r3, #16
 800bff0:	2b10      	cmp	r3, #16
 800bff2:	d11b      	bne.n	800c02c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	f06f 0210 	mvn.w	r2, #16
 800bffc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	2208      	movs	r2, #8
 800c002:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	69db      	ldr	r3, [r3, #28]
 800c00a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d003      	beq.n	800c01a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c012:	6878      	ldr	r0, [r7, #4]
 800c014:	f000 f887 	bl	800c126 <HAL_TIM_IC_CaptureCallback>
 800c018:	e005      	b.n	800c026 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c01a:	6878      	ldr	r0, [r7, #4]
 800c01c:	f000 f879 	bl	800c112 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c020:	6878      	ldr	r0, [r7, #4]
 800c022:	f000 f88a 	bl	800c13a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	2200      	movs	r2, #0
 800c02a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	691b      	ldr	r3, [r3, #16]
 800c032:	f003 0301 	and.w	r3, r3, #1
 800c036:	2b01      	cmp	r3, #1
 800c038:	d10e      	bne.n	800c058 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	68db      	ldr	r3, [r3, #12]
 800c040:	f003 0301 	and.w	r3, r3, #1
 800c044:	2b01      	cmp	r3, #1
 800c046:	d107      	bne.n	800c058 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	f06f 0201 	mvn.w	r2, #1
 800c050:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c052:	6878      	ldr	r0, [r7, #4]
 800c054:	f7f7 fc52 	bl	80038fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	691b      	ldr	r3, [r3, #16]
 800c05e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c062:	2b80      	cmp	r3, #128	; 0x80
 800c064:	d10e      	bne.n	800c084 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	68db      	ldr	r3, [r3, #12]
 800c06c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c070:	2b80      	cmp	r3, #128	; 0x80
 800c072:	d107      	bne.n	800c084 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c07c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c07e:	6878      	ldr	r0, [r7, #4]
 800c080:	f000 f914 	bl	800c2ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	691b      	ldr	r3, [r3, #16]
 800c08a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c08e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c092:	d10e      	bne.n	800c0b2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	68db      	ldr	r3, [r3, #12]
 800c09a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c09e:	2b80      	cmp	r3, #128	; 0x80
 800c0a0:	d107      	bne.n	800c0b2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800c0aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c0ac:	6878      	ldr	r0, [r7, #4]
 800c0ae:	f000 f907 	bl	800c2c0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	691b      	ldr	r3, [r3, #16]
 800c0b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c0bc:	2b40      	cmp	r3, #64	; 0x40
 800c0be:	d10e      	bne.n	800c0de <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	68db      	ldr	r3, [r3, #12]
 800c0c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c0ca:	2b40      	cmp	r3, #64	; 0x40
 800c0cc:	d107      	bne.n	800c0de <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c0d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c0d8:	6878      	ldr	r0, [r7, #4]
 800c0da:	f000 f838 	bl	800c14e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	691b      	ldr	r3, [r3, #16]
 800c0e4:	f003 0320 	and.w	r3, r3, #32
 800c0e8:	2b20      	cmp	r3, #32
 800c0ea:	d10e      	bne.n	800c10a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	68db      	ldr	r3, [r3, #12]
 800c0f2:	f003 0320 	and.w	r3, r3, #32
 800c0f6:	2b20      	cmp	r3, #32
 800c0f8:	d107      	bne.n	800c10a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	f06f 0220 	mvn.w	r2, #32
 800c102:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c104:	6878      	ldr	r0, [r7, #4]
 800c106:	f000 f8c7 	bl	800c298 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c10a:	bf00      	nop
 800c10c:	3708      	adds	r7, #8
 800c10e:	46bd      	mov	sp, r7
 800c110:	bd80      	pop	{r7, pc}

0800c112 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c112:	b480      	push	{r7}
 800c114:	b083      	sub	sp, #12
 800c116:	af00      	add	r7, sp, #0
 800c118:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c11a:	bf00      	nop
 800c11c:	370c      	adds	r7, #12
 800c11e:	46bd      	mov	sp, r7
 800c120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c124:	4770      	bx	lr

0800c126 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c126:	b480      	push	{r7}
 800c128:	b083      	sub	sp, #12
 800c12a:	af00      	add	r7, sp, #0
 800c12c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c12e:	bf00      	nop
 800c130:	370c      	adds	r7, #12
 800c132:	46bd      	mov	sp, r7
 800c134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c138:	4770      	bx	lr

0800c13a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c13a:	b480      	push	{r7}
 800c13c:	b083      	sub	sp, #12
 800c13e:	af00      	add	r7, sp, #0
 800c140:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c142:	bf00      	nop
 800c144:	370c      	adds	r7, #12
 800c146:	46bd      	mov	sp, r7
 800c148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c14c:	4770      	bx	lr

0800c14e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c14e:	b480      	push	{r7}
 800c150:	b083      	sub	sp, #12
 800c152:	af00      	add	r7, sp, #0
 800c154:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c156:	bf00      	nop
 800c158:	370c      	adds	r7, #12
 800c15a:	46bd      	mov	sp, r7
 800c15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c160:	4770      	bx	lr
	...

0800c164 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c164:	b480      	push	{r7}
 800c166:	b085      	sub	sp, #20
 800c168:	af00      	add	r7, sp, #0
 800c16a:	6078      	str	r0, [r7, #4]
 800c16c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	4a40      	ldr	r2, [pc, #256]	; (800c278 <TIM_Base_SetConfig+0x114>)
 800c178:	4293      	cmp	r3, r2
 800c17a:	d013      	beq.n	800c1a4 <TIM_Base_SetConfig+0x40>
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c182:	d00f      	beq.n	800c1a4 <TIM_Base_SetConfig+0x40>
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	4a3d      	ldr	r2, [pc, #244]	; (800c27c <TIM_Base_SetConfig+0x118>)
 800c188:	4293      	cmp	r3, r2
 800c18a:	d00b      	beq.n	800c1a4 <TIM_Base_SetConfig+0x40>
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	4a3c      	ldr	r2, [pc, #240]	; (800c280 <TIM_Base_SetConfig+0x11c>)
 800c190:	4293      	cmp	r3, r2
 800c192:	d007      	beq.n	800c1a4 <TIM_Base_SetConfig+0x40>
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	4a3b      	ldr	r2, [pc, #236]	; (800c284 <TIM_Base_SetConfig+0x120>)
 800c198:	4293      	cmp	r3, r2
 800c19a:	d003      	beq.n	800c1a4 <TIM_Base_SetConfig+0x40>
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	4a3a      	ldr	r2, [pc, #232]	; (800c288 <TIM_Base_SetConfig+0x124>)
 800c1a0:	4293      	cmp	r3, r2
 800c1a2:	d108      	bne.n	800c1b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c1aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c1ac:	683b      	ldr	r3, [r7, #0]
 800c1ae:	685b      	ldr	r3, [r3, #4]
 800c1b0:	68fa      	ldr	r2, [r7, #12]
 800c1b2:	4313      	orrs	r3, r2
 800c1b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	4a2f      	ldr	r2, [pc, #188]	; (800c278 <TIM_Base_SetConfig+0x114>)
 800c1ba:	4293      	cmp	r3, r2
 800c1bc:	d01f      	beq.n	800c1fe <TIM_Base_SetConfig+0x9a>
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c1c4:	d01b      	beq.n	800c1fe <TIM_Base_SetConfig+0x9a>
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	4a2c      	ldr	r2, [pc, #176]	; (800c27c <TIM_Base_SetConfig+0x118>)
 800c1ca:	4293      	cmp	r3, r2
 800c1cc:	d017      	beq.n	800c1fe <TIM_Base_SetConfig+0x9a>
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	4a2b      	ldr	r2, [pc, #172]	; (800c280 <TIM_Base_SetConfig+0x11c>)
 800c1d2:	4293      	cmp	r3, r2
 800c1d4:	d013      	beq.n	800c1fe <TIM_Base_SetConfig+0x9a>
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	4a2a      	ldr	r2, [pc, #168]	; (800c284 <TIM_Base_SetConfig+0x120>)
 800c1da:	4293      	cmp	r3, r2
 800c1dc:	d00f      	beq.n	800c1fe <TIM_Base_SetConfig+0x9a>
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	4a29      	ldr	r2, [pc, #164]	; (800c288 <TIM_Base_SetConfig+0x124>)
 800c1e2:	4293      	cmp	r3, r2
 800c1e4:	d00b      	beq.n	800c1fe <TIM_Base_SetConfig+0x9a>
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	4a28      	ldr	r2, [pc, #160]	; (800c28c <TIM_Base_SetConfig+0x128>)
 800c1ea:	4293      	cmp	r3, r2
 800c1ec:	d007      	beq.n	800c1fe <TIM_Base_SetConfig+0x9a>
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	4a27      	ldr	r2, [pc, #156]	; (800c290 <TIM_Base_SetConfig+0x12c>)
 800c1f2:	4293      	cmp	r3, r2
 800c1f4:	d003      	beq.n	800c1fe <TIM_Base_SetConfig+0x9a>
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	4a26      	ldr	r2, [pc, #152]	; (800c294 <TIM_Base_SetConfig+0x130>)
 800c1fa:	4293      	cmp	r3, r2
 800c1fc:	d108      	bne.n	800c210 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c204:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c206:	683b      	ldr	r3, [r7, #0]
 800c208:	68db      	ldr	r3, [r3, #12]
 800c20a:	68fa      	ldr	r2, [r7, #12]
 800c20c:	4313      	orrs	r3, r2
 800c20e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c216:	683b      	ldr	r3, [r7, #0]
 800c218:	695b      	ldr	r3, [r3, #20]
 800c21a:	4313      	orrs	r3, r2
 800c21c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	68fa      	ldr	r2, [r7, #12]
 800c222:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c224:	683b      	ldr	r3, [r7, #0]
 800c226:	689a      	ldr	r2, [r3, #8]
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c22c:	683b      	ldr	r3, [r7, #0]
 800c22e:	681a      	ldr	r2, [r3, #0]
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	4a10      	ldr	r2, [pc, #64]	; (800c278 <TIM_Base_SetConfig+0x114>)
 800c238:	4293      	cmp	r3, r2
 800c23a:	d00f      	beq.n	800c25c <TIM_Base_SetConfig+0xf8>
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	4a12      	ldr	r2, [pc, #72]	; (800c288 <TIM_Base_SetConfig+0x124>)
 800c240:	4293      	cmp	r3, r2
 800c242:	d00b      	beq.n	800c25c <TIM_Base_SetConfig+0xf8>
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	4a11      	ldr	r2, [pc, #68]	; (800c28c <TIM_Base_SetConfig+0x128>)
 800c248:	4293      	cmp	r3, r2
 800c24a:	d007      	beq.n	800c25c <TIM_Base_SetConfig+0xf8>
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	4a10      	ldr	r2, [pc, #64]	; (800c290 <TIM_Base_SetConfig+0x12c>)
 800c250:	4293      	cmp	r3, r2
 800c252:	d003      	beq.n	800c25c <TIM_Base_SetConfig+0xf8>
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	4a0f      	ldr	r2, [pc, #60]	; (800c294 <TIM_Base_SetConfig+0x130>)
 800c258:	4293      	cmp	r3, r2
 800c25a:	d103      	bne.n	800c264 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c25c:	683b      	ldr	r3, [r7, #0]
 800c25e:	691a      	ldr	r2, [r3, #16]
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	2201      	movs	r2, #1
 800c268:	615a      	str	r2, [r3, #20]
}
 800c26a:	bf00      	nop
 800c26c:	3714      	adds	r7, #20
 800c26e:	46bd      	mov	sp, r7
 800c270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c274:	4770      	bx	lr
 800c276:	bf00      	nop
 800c278:	40012c00 	.word	0x40012c00
 800c27c:	40000400 	.word	0x40000400
 800c280:	40000800 	.word	0x40000800
 800c284:	40000c00 	.word	0x40000c00
 800c288:	40013400 	.word	0x40013400
 800c28c:	40014000 	.word	0x40014000
 800c290:	40014400 	.word	0x40014400
 800c294:	40014800 	.word	0x40014800

0800c298 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c298:	b480      	push	{r7}
 800c29a:	b083      	sub	sp, #12
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c2a0:	bf00      	nop
 800c2a2:	370c      	adds	r7, #12
 800c2a4:	46bd      	mov	sp, r7
 800c2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2aa:	4770      	bx	lr

0800c2ac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c2ac:	b480      	push	{r7}
 800c2ae:	b083      	sub	sp, #12
 800c2b0:	af00      	add	r7, sp, #0
 800c2b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c2b4:	bf00      	nop
 800c2b6:	370c      	adds	r7, #12
 800c2b8:	46bd      	mov	sp, r7
 800c2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2be:	4770      	bx	lr

0800c2c0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c2c0:	b480      	push	{r7}
 800c2c2:	b083      	sub	sp, #12
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c2c8:	bf00      	nop
 800c2ca:	370c      	adds	r7, #12
 800c2cc:	46bd      	mov	sp, r7
 800c2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d2:	4770      	bx	lr

0800c2d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c2d4:	b580      	push	{r7, lr}
 800c2d6:	b082      	sub	sp, #8
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d101      	bne.n	800c2e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c2e2:	2301      	movs	r3, #1
 800c2e4:	e040      	b.n	800c368 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d106      	bne.n	800c2fc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	2200      	movs	r2, #0
 800c2f2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c2f6:	6878      	ldr	r0, [r7, #4]
 800c2f8:	f7f8 fa9e 	bl	8004838 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	2224      	movs	r2, #36	; 0x24
 800c300:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	681a      	ldr	r2, [r3, #0]
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	f022 0201 	bic.w	r2, r2, #1
 800c310:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c312:	6878      	ldr	r0, [r7, #4]
 800c314:	f000 fab0 	bl	800c878 <UART_SetConfig>
 800c318:	4603      	mov	r3, r0
 800c31a:	2b01      	cmp	r3, #1
 800c31c:	d101      	bne.n	800c322 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800c31e:	2301      	movs	r3, #1
 800c320:	e022      	b.n	800c368 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c326:	2b00      	cmp	r3, #0
 800c328:	d002      	beq.n	800c330 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800c32a:	6878      	ldr	r0, [r7, #4]
 800c32c:	f000 fe16 	bl	800cf5c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	685a      	ldr	r2, [r3, #4]
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c33e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	689a      	ldr	r2, [r3, #8]
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c34e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	681a      	ldr	r2, [r3, #0]
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	f042 0201 	orr.w	r2, r2, #1
 800c35e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c360:	6878      	ldr	r0, [r7, #4]
 800c362:	f000 fe9d 	bl	800d0a0 <UART_CheckIdleState>
 800c366:	4603      	mov	r3, r0
}
 800c368:	4618      	mov	r0, r3
 800c36a:	3708      	adds	r7, #8
 800c36c:	46bd      	mov	sp, r7
 800c36e:	bd80      	pop	{r7, pc}

0800c370 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800c370:	b580      	push	{r7, lr}
 800c372:	b082      	sub	sp, #8
 800c374:	af00      	add	r7, sp, #0
 800c376:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d101      	bne.n	800c382 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800c37e:	2301      	movs	r3, #1
 800c380:	e027      	b.n	800c3d2 <HAL_UART_DeInit+0x62>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	2224      	movs	r2, #36	; 0x24
 800c386:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	681a      	ldr	r2, [r3, #0]
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	f022 0201 	bic.w	r2, r2, #1
 800c396:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	2200      	movs	r2, #0
 800c39e:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	2200      	movs	r2, #0
 800c3a6:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	2200      	movs	r2, #0
 800c3ae:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800c3b0:	6878      	ldr	r0, [r7, #4]
 800c3b2:	f7f8 fb2f 	bl	8004a14 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	2200      	movs	r2, #0
 800c3ba:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_RESET;
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	2200      	movs	r2, #0
 800c3c0:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_RESET;
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	2200      	movs	r2, #0
 800c3c6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	2200      	movs	r2, #0
 800c3cc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800c3d0:	2300      	movs	r3, #0
}
 800c3d2:	4618      	mov	r0, r3
 800c3d4:	3708      	adds	r7, #8
 800c3d6:	46bd      	mov	sp, r7
 800c3d8:	bd80      	pop	{r7, pc}
	...

0800c3dc <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c3dc:	b480      	push	{r7}
 800c3de:	b085      	sub	sp, #20
 800c3e0:	af00      	add	r7, sp, #0
 800c3e2:	60f8      	str	r0, [r7, #12]
 800c3e4:	60b9      	str	r1, [r7, #8]
 800c3e6:	4613      	mov	r3, r2
 800c3e8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c3ee:	2b20      	cmp	r3, #32
 800c3f0:	d144      	bne.n	800c47c <HAL_UART_Transmit_IT+0xa0>
  {
    if ((pData == NULL) || (Size == 0U))
 800c3f2:	68bb      	ldr	r3, [r7, #8]
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d002      	beq.n	800c3fe <HAL_UART_Transmit_IT+0x22>
 800c3f8:	88fb      	ldrh	r3, [r7, #6]
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	d101      	bne.n	800c402 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800c3fe:	2301      	movs	r3, #1
 800c400:	e03d      	b.n	800c47e <HAL_UART_Transmit_IT+0xa2>
    }

    __HAL_LOCK(huart);
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800c408:	2b01      	cmp	r3, #1
 800c40a:	d101      	bne.n	800c410 <HAL_UART_Transmit_IT+0x34>
 800c40c:	2302      	movs	r3, #2
 800c40e:	e036      	b.n	800c47e <HAL_UART_Transmit_IT+0xa2>
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	2201      	movs	r2, #1
 800c414:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	68ba      	ldr	r2, [r7, #8]
 800c41c:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	88fa      	ldrh	r2, [r7, #6]
 800c422:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	88fa      	ldrh	r2, [r7, #6]
 800c42a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	2200      	movs	r2, #0
 800c432:	665a      	str	r2, [r3, #100]	; 0x64

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	2200      	movs	r2, #0
 800c438:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	2221      	movs	r2, #33	; 0x21
 800c43e:	675a      	str	r2, [r3, #116]	; 0x74
      /* Enable the Transmit Data Register Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	689b      	ldr	r3, [r3, #8]
 800c444:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c448:	d107      	bne.n	800c45a <HAL_UART_Transmit_IT+0x7e>
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	691b      	ldr	r3, [r3, #16]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d103      	bne.n	800c45a <HAL_UART_Transmit_IT+0x7e>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	4a0d      	ldr	r2, [pc, #52]	; (800c48c <HAL_UART_Transmit_IT+0xb0>)
 800c456:	665a      	str	r2, [r3, #100]	; 0x64
 800c458:	e002      	b.n	800c460 <HAL_UART_Transmit_IT+0x84>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	4a0c      	ldr	r2, [pc, #48]	; (800c490 <HAL_UART_Transmit_IT+0xb4>)
 800c45e:	665a      	str	r2, [r3, #100]	; 0x64
    }

    __HAL_UNLOCK(huart);
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	2200      	movs	r2, #0
 800c464:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	681a      	ldr	r2, [r3, #0]
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c476:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800c478:	2300      	movs	r3, #0
 800c47a:	e000      	b.n	800c47e <HAL_UART_Transmit_IT+0xa2>
  }
  else
  {
    return HAL_BUSY;
 800c47c:	2302      	movs	r3, #2
  }
}
 800c47e:	4618      	mov	r0, r3
 800c480:	3714      	adds	r7, #20
 800c482:	46bd      	mov	sp, r7
 800c484:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c488:	4770      	bx	lr
 800c48a:	bf00      	nop
 800c48c:	0800d301 	.word	0x0800d301
 800c490:	0800d28d 	.word	0x0800d28d

0800c494 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c494:	b480      	push	{r7}
 800c496:	b085      	sub	sp, #20
 800c498:	af00      	add	r7, sp, #0
 800c49a:	60f8      	str	r0, [r7, #12]
 800c49c:	60b9      	str	r1, [r7, #8]
 800c49e:	4613      	mov	r3, r2
 800c4a0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c4a6:	2b20      	cmp	r3, #32
 800c4a8:	f040 808a 	bne.w	800c5c0 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 800c4ac:	68bb      	ldr	r3, [r7, #8]
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d002      	beq.n	800c4b8 <HAL_UART_Receive_IT+0x24>
 800c4b2:	88fb      	ldrh	r3, [r7, #6]
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d101      	bne.n	800c4bc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800c4b8:	2301      	movs	r3, #1
 800c4ba:	e082      	b.n	800c5c2 <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800c4c2:	2b01      	cmp	r3, #1
 800c4c4:	d101      	bne.n	800c4ca <HAL_UART_Receive_IT+0x36>
 800c4c6:	2302      	movs	r3, #2
 800c4c8:	e07b      	b.n	800c5c2 <HAL_UART_Receive_IT+0x12e>
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	2201      	movs	r2, #1
 800c4ce:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	68ba      	ldr	r2, [r7, #8]
 800c4d6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	88fa      	ldrh	r2, [r7, #6]
 800c4dc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	88fa      	ldrh	r2, [r7, #6]
 800c4e4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	2200      	movs	r2, #0
 800c4ec:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	689b      	ldr	r3, [r3, #8]
 800c4f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c4f6:	d10e      	bne.n	800c516 <HAL_UART_Receive_IT+0x82>
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	691b      	ldr	r3, [r3, #16]
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d105      	bne.n	800c50c <HAL_UART_Receive_IT+0x78>
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	f240 12ff 	movw	r2, #511	; 0x1ff
 800c506:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c50a:	e02d      	b.n	800c568 <HAL_UART_Receive_IT+0xd4>
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	22ff      	movs	r2, #255	; 0xff
 800c510:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c514:	e028      	b.n	800c568 <HAL_UART_Receive_IT+0xd4>
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	689b      	ldr	r3, [r3, #8]
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d10d      	bne.n	800c53a <HAL_UART_Receive_IT+0xa6>
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	691b      	ldr	r3, [r3, #16]
 800c522:	2b00      	cmp	r3, #0
 800c524:	d104      	bne.n	800c530 <HAL_UART_Receive_IT+0x9c>
 800c526:	68fb      	ldr	r3, [r7, #12]
 800c528:	22ff      	movs	r2, #255	; 0xff
 800c52a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c52e:	e01b      	b.n	800c568 <HAL_UART_Receive_IT+0xd4>
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	227f      	movs	r2, #127	; 0x7f
 800c534:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c538:	e016      	b.n	800c568 <HAL_UART_Receive_IT+0xd4>
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	689b      	ldr	r3, [r3, #8]
 800c53e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c542:	d10d      	bne.n	800c560 <HAL_UART_Receive_IT+0xcc>
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	691b      	ldr	r3, [r3, #16]
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d104      	bne.n	800c556 <HAL_UART_Receive_IT+0xc2>
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	227f      	movs	r2, #127	; 0x7f
 800c550:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c554:	e008      	b.n	800c568 <HAL_UART_Receive_IT+0xd4>
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	223f      	movs	r2, #63	; 0x3f
 800c55a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800c55e:	e003      	b.n	800c568 <HAL_UART_Receive_IT+0xd4>
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	2200      	movs	r2, #0
 800c564:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	2200      	movs	r2, #0
 800c56c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	2222      	movs	r2, #34	; 0x22
 800c572:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	689a      	ldr	r2, [r3, #8]
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	f042 0201 	orr.w	r2, r2, #1
 800c582:	609a      	str	r2, [r3, #8]
      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
    }
#else
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	689b      	ldr	r3, [r3, #8]
 800c588:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c58c:	d107      	bne.n	800c59e <HAL_UART_Receive_IT+0x10a>
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	691b      	ldr	r3, [r3, #16]
 800c592:	2b00      	cmp	r3, #0
 800c594:	d103      	bne.n	800c59e <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	4a0d      	ldr	r2, [pc, #52]	; (800c5d0 <HAL_UART_Receive_IT+0x13c>)
 800c59a:	661a      	str	r2, [r3, #96]	; 0x60
 800c59c:	e002      	b.n	800c5a4 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	4a0c      	ldr	r2, [pc, #48]	; (800c5d4 <HAL_UART_Receive_IT+0x140>)
 800c5a2:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	2200      	movs	r2, #0
 800c5a8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	681a      	ldr	r2, [r3, #0]
 800c5b2:	68fb      	ldr	r3, [r7, #12]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800c5ba:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800c5bc:	2300      	movs	r3, #0
 800c5be:	e000      	b.n	800c5c2 <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 800c5c0:	2302      	movs	r3, #2
  }
}
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	3714      	adds	r7, #20
 800c5c6:	46bd      	mov	sp, r7
 800c5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5cc:	4770      	bx	lr
 800c5ce:	bf00      	nop
 800c5d0:	0800d459 	.word	0x0800d459
 800c5d4:	0800d3af 	.word	0x0800d3af

0800c5d8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c5d8:	b580      	push	{r7, lr}
 800c5da:	b088      	sub	sp, #32
 800c5dc:	af00      	add	r7, sp, #0
 800c5de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	69db      	ldr	r3, [r3, #28]
 800c5e6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	689b      	ldr	r3, [r3, #8]
 800c5f6:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c5f8:	69fa      	ldr	r2, [r7, #28]
 800c5fa:	f640 030f 	movw	r3, #2063	; 0x80f
 800c5fe:	4013      	ands	r3, r2
 800c600:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800c602:	693b      	ldr	r3, [r7, #16]
 800c604:	2b00      	cmp	r3, #0
 800c606:	d113      	bne.n	800c630 <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800c608:	69fb      	ldr	r3, [r7, #28]
 800c60a:	f003 0320 	and.w	r3, r3, #32
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d00e      	beq.n	800c630 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800c612:	69bb      	ldr	r3, [r7, #24]
 800c614:	f003 0320 	and.w	r3, r3, #32
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d009      	beq.n	800c630 <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c620:	2b00      	cmp	r3, #0
 800c622:	f000 8114 	beq.w	800c84e <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c62a:	6878      	ldr	r0, [r7, #4]
 800c62c:	4798      	blx	r3
      }
      return;
 800c62e:	e10e      	b.n	800c84e <HAL_UART_IRQHandler+0x276>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800c630:	693b      	ldr	r3, [r7, #16]
 800c632:	2b00      	cmp	r3, #0
 800c634:	f000 80d6 	beq.w	800c7e4 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800c638:	697b      	ldr	r3, [r7, #20]
 800c63a:	f003 0301 	and.w	r3, r3, #1
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d105      	bne.n	800c64e <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800c642:	69bb      	ldr	r3, [r7, #24]
 800c644:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800c648:	2b00      	cmp	r3, #0
 800c64a:	f000 80cb 	beq.w	800c7e4 <HAL_UART_IRQHandler+0x20c>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c64e:	69fb      	ldr	r3, [r7, #28]
 800c650:	f003 0301 	and.w	r3, r3, #1
 800c654:	2b00      	cmp	r3, #0
 800c656:	d00e      	beq.n	800c676 <HAL_UART_IRQHandler+0x9e>
 800c658:	69bb      	ldr	r3, [r7, #24]
 800c65a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d009      	beq.n	800c676 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	2201      	movs	r2, #1
 800c668:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c66e:	f043 0201 	orr.w	r2, r3, #1
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c676:	69fb      	ldr	r3, [r7, #28]
 800c678:	f003 0302 	and.w	r3, r3, #2
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d00e      	beq.n	800c69e <HAL_UART_IRQHandler+0xc6>
 800c680:	697b      	ldr	r3, [r7, #20]
 800c682:	f003 0301 	and.w	r3, r3, #1
 800c686:	2b00      	cmp	r3, #0
 800c688:	d009      	beq.n	800c69e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	2202      	movs	r2, #2
 800c690:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c696:	f043 0204 	orr.w	r2, r3, #4
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c69e:	69fb      	ldr	r3, [r7, #28]
 800c6a0:	f003 0304 	and.w	r3, r3, #4
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d00e      	beq.n	800c6c6 <HAL_UART_IRQHandler+0xee>
 800c6a8:	697b      	ldr	r3, [r7, #20]
 800c6aa:	f003 0301 	and.w	r3, r3, #1
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d009      	beq.n	800c6c6 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	2204      	movs	r2, #4
 800c6b8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c6be:	f043 0202 	orr.w	r2, r3, #2
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c6c6:	69fb      	ldr	r3, [r7, #28]
 800c6c8:	f003 0308 	and.w	r3, r3, #8
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d013      	beq.n	800c6f8 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800c6d0:	69bb      	ldr	r3, [r7, #24]
 800c6d2:	f003 0320 	and.w	r3, r3, #32
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d104      	bne.n	800c6e4 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800c6da:	697b      	ldr	r3, [r7, #20]
 800c6dc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d009      	beq.n	800c6f8 <HAL_UART_IRQHandler+0x120>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	2208      	movs	r2, #8
 800c6ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c6f0:	f043 0208 	orr.w	r2, r3, #8
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c6f8:	69fb      	ldr	r3, [r7, #28]
 800c6fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d00f      	beq.n	800c722 <HAL_UART_IRQHandler+0x14a>
 800c702:	69bb      	ldr	r3, [r7, #24]
 800c704:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d00a      	beq.n	800c722 <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c714:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c71a:	f043 0220 	orr.w	r2, r3, #32
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c726:	2b00      	cmp	r3, #0
 800c728:	f000 8093 	beq.w	800c852 <HAL_UART_IRQHandler+0x27a>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800c72c:	69fb      	ldr	r3, [r7, #28]
 800c72e:	f003 0320 	and.w	r3, r3, #32
 800c732:	2b00      	cmp	r3, #0
 800c734:	d00c      	beq.n	800c750 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800c736:	69bb      	ldr	r3, [r7, #24]
 800c738:	f003 0320 	and.w	r3, r3, #32
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d007      	beq.n	800c750 <HAL_UART_IRQHandler+0x178>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c744:	2b00      	cmp	r3, #0
 800c746:	d003      	beq.n	800c750 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c74c:	6878      	ldr	r0, [r7, #4]
 800c74e:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c754:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	689b      	ldr	r3, [r3, #8]
 800c75c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c760:	2b40      	cmp	r3, #64	; 0x40
 800c762:	d004      	beq.n	800c76e <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d031      	beq.n	800c7d2 <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c76e:	6878      	ldr	r0, [r7, #4]
 800c770:	f000 fd56 	bl	800d220 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	689b      	ldr	r3, [r3, #8]
 800c77a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c77e:	2b40      	cmp	r3, #64	; 0x40
 800c780:	d123      	bne.n	800c7ca <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	689a      	ldr	r2, [r3, #8]
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c790:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c796:	2b00      	cmp	r3, #0
 800c798:	d013      	beq.n	800c7c2 <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c79e:	4a30      	ldr	r2, [pc, #192]	; (800c860 <HAL_UART_IRQHandler+0x288>)
 800c7a0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c7a6:	4618      	mov	r0, r3
 800c7a8:	f7f9 ff0c 	bl	80065c4 <HAL_DMA_Abort_IT>
 800c7ac:	4603      	mov	r3, r0
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d016      	beq.n	800c7e0 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c7b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7b8:	687a      	ldr	r2, [r7, #4]
 800c7ba:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800c7bc:	4610      	mov	r0, r2
 800c7be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c7c0:	e00e      	b.n	800c7e0 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c7c2:	6878      	ldr	r0, [r7, #4]
 800c7c4:	f7f8 fd5c 	bl	8005280 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c7c8:	e00a      	b.n	800c7e0 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c7ca:	6878      	ldr	r0, [r7, #4]
 800c7cc:	f7f8 fd58 	bl	8005280 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c7d0:	e006      	b.n	800c7e0 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c7d2:	6878      	ldr	r0, [r7, #4]
 800c7d4:	f7f8 fd54 	bl	8005280 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	2200      	movs	r2, #0
 800c7dc:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 800c7de:	e038      	b.n	800c852 <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c7e0:	bf00      	nop
    return;
 800c7e2:	e036      	b.n	800c852 <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c7e4:	69fb      	ldr	r3, [r7, #28]
 800c7e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d00d      	beq.n	800c80a <HAL_UART_IRQHandler+0x232>
 800c7ee:	697b      	ldr	r3, [r7, #20]
 800c7f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d008      	beq.n	800c80a <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800c800:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c802:	6878      	ldr	r0, [r7, #4]
 800c804:	f000 fe7d 	bl	800d502 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c808:	e026      	b.n	800c858 <HAL_UART_IRQHandler+0x280>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800c80a:	69fb      	ldr	r3, [r7, #28]
 800c80c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c810:	2b00      	cmp	r3, #0
 800c812:	d00d      	beq.n	800c830 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800c814:	69bb      	ldr	r3, [r7, #24]
 800c816:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d008      	beq.n	800c830 <HAL_UART_IRQHandler+0x258>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c822:	2b00      	cmp	r3, #0
 800c824:	d017      	beq.n	800c856 <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c82a:	6878      	ldr	r0, [r7, #4]
 800c82c:	4798      	blx	r3
    }
    return;
 800c82e:	e012      	b.n	800c856 <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c830:	69fb      	ldr	r3, [r7, #28]
 800c832:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c836:	2b00      	cmp	r3, #0
 800c838:	d00e      	beq.n	800c858 <HAL_UART_IRQHandler+0x280>
 800c83a:	69bb      	ldr	r3, [r7, #24]
 800c83c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c840:	2b00      	cmp	r3, #0
 800c842:	d009      	beq.n	800c858 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 800c844:	6878      	ldr	r0, [r7, #4]
 800c846:	f000 fd99 	bl	800d37c <UART_EndTransmit_IT>
    return;
 800c84a:	bf00      	nop
 800c84c:	e004      	b.n	800c858 <HAL_UART_IRQHandler+0x280>
      return;
 800c84e:	bf00      	nop
 800c850:	e002      	b.n	800c858 <HAL_UART_IRQHandler+0x280>
    return;
 800c852:	bf00      	nop
 800c854:	e000      	b.n	800c858 <HAL_UART_IRQHandler+0x280>
    return;
 800c856:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800c858:	3720      	adds	r7, #32
 800c85a:	46bd      	mov	sp, r7
 800c85c:	bd80      	pop	{r7, pc}
 800c85e:	bf00      	nop
 800c860:	0800d261 	.word	0x0800d261

0800c864 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c864:	b480      	push	{r7}
 800c866:	b083      	sub	sp, #12
 800c868:	af00      	add	r7, sp, #0
 800c86a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c86c:	bf00      	nop
 800c86e:	370c      	adds	r7, #12
 800c870:	46bd      	mov	sp, r7
 800c872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c876:	4770      	bx	lr

0800c878 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c878:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800c87c:	b08a      	sub	sp, #40	; 0x28
 800c87e:	af00      	add	r7, sp, #0
 800c880:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800c882:	2300      	movs	r3, #0
 800c884:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 800c886:	2300      	movs	r3, #0
 800c888:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800c88a:	2300      	movs	r3, #0
 800c88c:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	689a      	ldr	r2, [r3, #8]
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	691b      	ldr	r3, [r3, #16]
 800c896:	431a      	orrs	r2, r3
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	695b      	ldr	r3, [r3, #20]
 800c89c:	431a      	orrs	r2, r3
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	69db      	ldr	r3, [r3, #28]
 800c8a2:	4313      	orrs	r3, r2
 800c8a4:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	681a      	ldr	r2, [r3, #0]
 800c8ac:	4bb8      	ldr	r3, [pc, #736]	; (800cb90 <UART_SetConfig+0x318>)
 800c8ae:	4013      	ands	r3, r2
 800c8b0:	687a      	ldr	r2, [r7, #4]
 800c8b2:	6812      	ldr	r2, [r2, #0]
 800c8b4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c8b6:	430b      	orrs	r3, r1
 800c8b8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	685b      	ldr	r3, [r3, #4]
 800c8c0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	68da      	ldr	r2, [r3, #12]
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	430a      	orrs	r2, r1
 800c8ce:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	699b      	ldr	r3, [r3, #24]
 800c8d4:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	4aae      	ldr	r2, [pc, #696]	; (800cb94 <UART_SetConfig+0x31c>)
 800c8dc:	4293      	cmp	r3, r2
 800c8de:	d004      	beq.n	800c8ea <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	6a1b      	ldr	r3, [r3, #32]
 800c8e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c8e6:	4313      	orrs	r3, r2
 800c8e8:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	689b      	ldr	r3, [r3, #8]
 800c8f0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c8fa:	430a      	orrs	r2, r1
 800c8fc:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	4aa5      	ldr	r2, [pc, #660]	; (800cb98 <UART_SetConfig+0x320>)
 800c904:	4293      	cmp	r3, r2
 800c906:	d126      	bne.n	800c956 <UART_SetConfig+0xde>
 800c908:	4ba4      	ldr	r3, [pc, #656]	; (800cb9c <UART_SetConfig+0x324>)
 800c90a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c90e:	f003 0303 	and.w	r3, r3, #3
 800c912:	2b03      	cmp	r3, #3
 800c914:	d81a      	bhi.n	800c94c <UART_SetConfig+0xd4>
 800c916:	a201      	add	r2, pc, #4	; (adr r2, 800c91c <UART_SetConfig+0xa4>)
 800c918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c91c:	0800c92d 	.word	0x0800c92d
 800c920:	0800c93d 	.word	0x0800c93d
 800c924:	0800c935 	.word	0x0800c935
 800c928:	0800c945 	.word	0x0800c945
 800c92c:	2301      	movs	r3, #1
 800c92e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c932:	e105      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800c934:	2302      	movs	r3, #2
 800c936:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c93a:	e101      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800c93c:	2304      	movs	r3, #4
 800c93e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c942:	e0fd      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800c944:	2308      	movs	r3, #8
 800c946:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c94a:	e0f9      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800c94c:	2310      	movs	r3, #16
 800c94e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c952:	bf00      	nop
 800c954:	e0f4      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	4a91      	ldr	r2, [pc, #580]	; (800cba0 <UART_SetConfig+0x328>)
 800c95c:	4293      	cmp	r3, r2
 800c95e:	d138      	bne.n	800c9d2 <UART_SetConfig+0x15a>
 800c960:	4b8e      	ldr	r3, [pc, #568]	; (800cb9c <UART_SetConfig+0x324>)
 800c962:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c966:	f003 030c 	and.w	r3, r3, #12
 800c96a:	2b0c      	cmp	r3, #12
 800c96c:	d82c      	bhi.n	800c9c8 <UART_SetConfig+0x150>
 800c96e:	a201      	add	r2, pc, #4	; (adr r2, 800c974 <UART_SetConfig+0xfc>)
 800c970:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c974:	0800c9a9 	.word	0x0800c9a9
 800c978:	0800c9c9 	.word	0x0800c9c9
 800c97c:	0800c9c9 	.word	0x0800c9c9
 800c980:	0800c9c9 	.word	0x0800c9c9
 800c984:	0800c9b9 	.word	0x0800c9b9
 800c988:	0800c9c9 	.word	0x0800c9c9
 800c98c:	0800c9c9 	.word	0x0800c9c9
 800c990:	0800c9c9 	.word	0x0800c9c9
 800c994:	0800c9b1 	.word	0x0800c9b1
 800c998:	0800c9c9 	.word	0x0800c9c9
 800c99c:	0800c9c9 	.word	0x0800c9c9
 800c9a0:	0800c9c9 	.word	0x0800c9c9
 800c9a4:	0800c9c1 	.word	0x0800c9c1
 800c9a8:	2300      	movs	r3, #0
 800c9aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c9ae:	e0c7      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800c9b0:	2302      	movs	r3, #2
 800c9b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c9b6:	e0c3      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800c9b8:	2304      	movs	r3, #4
 800c9ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c9be:	e0bf      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800c9c0:	2308      	movs	r3, #8
 800c9c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c9c6:	e0bb      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800c9c8:	2310      	movs	r3, #16
 800c9ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c9ce:	bf00      	nop
 800c9d0:	e0b6      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	4a73      	ldr	r2, [pc, #460]	; (800cba4 <UART_SetConfig+0x32c>)
 800c9d8:	4293      	cmp	r3, r2
 800c9da:	d125      	bne.n	800ca28 <UART_SetConfig+0x1b0>
 800c9dc:	4b6f      	ldr	r3, [pc, #444]	; (800cb9c <UART_SetConfig+0x324>)
 800c9de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c9e2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800c9e6:	2b10      	cmp	r3, #16
 800c9e8:	d011      	beq.n	800ca0e <UART_SetConfig+0x196>
 800c9ea:	2b10      	cmp	r3, #16
 800c9ec:	d802      	bhi.n	800c9f4 <UART_SetConfig+0x17c>
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d005      	beq.n	800c9fe <UART_SetConfig+0x186>
 800c9f2:	e014      	b.n	800ca1e <UART_SetConfig+0x1a6>
 800c9f4:	2b20      	cmp	r3, #32
 800c9f6:	d006      	beq.n	800ca06 <UART_SetConfig+0x18e>
 800c9f8:	2b30      	cmp	r3, #48	; 0x30
 800c9fa:	d00c      	beq.n	800ca16 <UART_SetConfig+0x19e>
 800c9fc:	e00f      	b.n	800ca1e <UART_SetConfig+0x1a6>
 800c9fe:	2300      	movs	r3, #0
 800ca00:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ca04:	e09c      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800ca06:	2302      	movs	r3, #2
 800ca08:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ca0c:	e098      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800ca0e:	2304      	movs	r3, #4
 800ca10:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ca14:	e094      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800ca16:	2308      	movs	r3, #8
 800ca18:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ca1c:	e090      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800ca1e:	2310      	movs	r3, #16
 800ca20:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ca24:	bf00      	nop
 800ca26:	e08b      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	4a5e      	ldr	r2, [pc, #376]	; (800cba8 <UART_SetConfig+0x330>)
 800ca2e:	4293      	cmp	r3, r2
 800ca30:	d125      	bne.n	800ca7e <UART_SetConfig+0x206>
 800ca32:	4b5a      	ldr	r3, [pc, #360]	; (800cb9c <UART_SetConfig+0x324>)
 800ca34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ca38:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800ca3c:	2b40      	cmp	r3, #64	; 0x40
 800ca3e:	d011      	beq.n	800ca64 <UART_SetConfig+0x1ec>
 800ca40:	2b40      	cmp	r3, #64	; 0x40
 800ca42:	d802      	bhi.n	800ca4a <UART_SetConfig+0x1d2>
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d005      	beq.n	800ca54 <UART_SetConfig+0x1dc>
 800ca48:	e014      	b.n	800ca74 <UART_SetConfig+0x1fc>
 800ca4a:	2b80      	cmp	r3, #128	; 0x80
 800ca4c:	d006      	beq.n	800ca5c <UART_SetConfig+0x1e4>
 800ca4e:	2bc0      	cmp	r3, #192	; 0xc0
 800ca50:	d00c      	beq.n	800ca6c <UART_SetConfig+0x1f4>
 800ca52:	e00f      	b.n	800ca74 <UART_SetConfig+0x1fc>
 800ca54:	2300      	movs	r3, #0
 800ca56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ca5a:	e071      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800ca5c:	2302      	movs	r3, #2
 800ca5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ca62:	e06d      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800ca64:	2304      	movs	r3, #4
 800ca66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ca6a:	e069      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800ca6c:	2308      	movs	r3, #8
 800ca6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ca72:	e065      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800ca74:	2310      	movs	r3, #16
 800ca76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ca7a:	bf00      	nop
 800ca7c:	e060      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	4a4a      	ldr	r2, [pc, #296]	; (800cbac <UART_SetConfig+0x334>)
 800ca84:	4293      	cmp	r3, r2
 800ca86:	d129      	bne.n	800cadc <UART_SetConfig+0x264>
 800ca88:	4b44      	ldr	r3, [pc, #272]	; (800cb9c <UART_SetConfig+0x324>)
 800ca8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ca8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ca92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ca96:	d014      	beq.n	800cac2 <UART_SetConfig+0x24a>
 800ca98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ca9c:	d802      	bhi.n	800caa4 <UART_SetConfig+0x22c>
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d007      	beq.n	800cab2 <UART_SetConfig+0x23a>
 800caa2:	e016      	b.n	800cad2 <UART_SetConfig+0x25a>
 800caa4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800caa8:	d007      	beq.n	800caba <UART_SetConfig+0x242>
 800caaa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800caae:	d00c      	beq.n	800caca <UART_SetConfig+0x252>
 800cab0:	e00f      	b.n	800cad2 <UART_SetConfig+0x25a>
 800cab2:	2300      	movs	r3, #0
 800cab4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cab8:	e042      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800caba:	2302      	movs	r3, #2
 800cabc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cac0:	e03e      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800cac2:	2304      	movs	r3, #4
 800cac4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cac8:	e03a      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800caca:	2308      	movs	r3, #8
 800cacc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cad0:	e036      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800cad2:	2310      	movs	r3, #16
 800cad4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cad8:	bf00      	nop
 800cada:	e031      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	4a2c      	ldr	r2, [pc, #176]	; (800cb94 <UART_SetConfig+0x31c>)
 800cae2:	4293      	cmp	r3, r2
 800cae4:	d129      	bne.n	800cb3a <UART_SetConfig+0x2c2>
 800cae6:	4b2d      	ldr	r3, [pc, #180]	; (800cb9c <UART_SetConfig+0x324>)
 800cae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800caec:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800caf0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800caf4:	d014      	beq.n	800cb20 <UART_SetConfig+0x2a8>
 800caf6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cafa:	d802      	bhi.n	800cb02 <UART_SetConfig+0x28a>
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d007      	beq.n	800cb10 <UART_SetConfig+0x298>
 800cb00:	e016      	b.n	800cb30 <UART_SetConfig+0x2b8>
 800cb02:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cb06:	d007      	beq.n	800cb18 <UART_SetConfig+0x2a0>
 800cb08:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800cb0c:	d00c      	beq.n	800cb28 <UART_SetConfig+0x2b0>
 800cb0e:	e00f      	b.n	800cb30 <UART_SetConfig+0x2b8>
 800cb10:	2300      	movs	r3, #0
 800cb12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cb16:	e013      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800cb18:	2302      	movs	r3, #2
 800cb1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cb1e:	e00f      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800cb20:	2304      	movs	r3, #4
 800cb22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cb26:	e00b      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800cb28:	2308      	movs	r3, #8
 800cb2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cb2e:	e007      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800cb30:	2310      	movs	r3, #16
 800cb32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cb36:	bf00      	nop
 800cb38:	e002      	b.n	800cb40 <UART_SetConfig+0x2c8>
 800cb3a:	2310      	movs	r3, #16
 800cb3c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	4a13      	ldr	r2, [pc, #76]	; (800cb94 <UART_SetConfig+0x31c>)
 800cb46:	4293      	cmp	r3, r2
 800cb48:	f040 80fe 	bne.w	800cd48 <UART_SetConfig+0x4d0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800cb4c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800cb50:	2b08      	cmp	r3, #8
 800cb52:	d837      	bhi.n	800cbc4 <UART_SetConfig+0x34c>
 800cb54:	a201      	add	r2, pc, #4	; (adr r2, 800cb5c <UART_SetConfig+0x2e4>)
 800cb56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb5a:	bf00      	nop
 800cb5c:	0800cb81 	.word	0x0800cb81
 800cb60:	0800cbc5 	.word	0x0800cbc5
 800cb64:	0800cb89 	.word	0x0800cb89
 800cb68:	0800cbc5 	.word	0x0800cbc5
 800cb6c:	0800cbb5 	.word	0x0800cbb5
 800cb70:	0800cbc5 	.word	0x0800cbc5
 800cb74:	0800cbc5 	.word	0x0800cbc5
 800cb78:	0800cbc5 	.word	0x0800cbc5
 800cb7c:	0800cbbd 	.word	0x0800cbbd
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 800cb80:	f7fc fdc6 	bl	8009710 <HAL_RCC_GetPCLK1Freq>
 800cb84:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800cb86:	e020      	b.n	800cbca <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 800cb88:	4b09      	ldr	r3, [pc, #36]	; (800cbb0 <UART_SetConfig+0x338>)
 800cb8a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800cb8c:	e01d      	b.n	800cbca <UART_SetConfig+0x352>
 800cb8e:	bf00      	nop
 800cb90:	efff69f3 	.word	0xefff69f3
 800cb94:	40008000 	.word	0x40008000
 800cb98:	40013800 	.word	0x40013800
 800cb9c:	40021000 	.word	0x40021000
 800cba0:	40004400 	.word	0x40004400
 800cba4:	40004800 	.word	0x40004800
 800cba8:	40004c00 	.word	0x40004c00
 800cbac:	40005000 	.word	0x40005000
 800cbb0:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800cbb4:	f7fc fd16 	bl	80095e4 <HAL_RCC_GetSysClockFreq>
 800cbb8:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800cbba:	e006      	b.n	800cbca <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800cbbc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800cbc0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800cbc2:	e002      	b.n	800cbca <UART_SetConfig+0x352>
      default:
        ret = HAL_ERROR;
 800cbc4:	2301      	movs	r3, #1
 800cbc6:	76fb      	strb	r3, [r7, #27]
        break;
 800cbc8:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 800cbca:	697b      	ldr	r3, [r7, #20]
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	f000 81b9 	beq.w	800cf44 <UART_SetConfig+0x6cc>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	685a      	ldr	r2, [r3, #4]
 800cbd6:	4613      	mov	r3, r2
 800cbd8:	005b      	lsls	r3, r3, #1
 800cbda:	4413      	add	r3, r2
 800cbdc:	697a      	ldr	r2, [r7, #20]
 800cbde:	429a      	cmp	r2, r3
 800cbe0:	d305      	bcc.n	800cbee <UART_SetConfig+0x376>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	685b      	ldr	r3, [r3, #4]
 800cbe6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cbe8:	697a      	ldr	r2, [r7, #20]
 800cbea:	429a      	cmp	r2, r3
 800cbec:	d902      	bls.n	800cbf4 <UART_SetConfig+0x37c>
      {
        ret = HAL_ERROR;
 800cbee:	2301      	movs	r3, #1
 800cbf0:	76fb      	strb	r3, [r7, #27]
 800cbf2:	e1a7      	b.n	800cf44 <UART_SetConfig+0x6cc>
      }
      else
      {
        switch (clocksource)
 800cbf4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800cbf8:	2b08      	cmp	r3, #8
 800cbfa:	f200 8092 	bhi.w	800cd22 <UART_SetConfig+0x4aa>
 800cbfe:	a201      	add	r2, pc, #4	; (adr r2, 800cc04 <UART_SetConfig+0x38c>)
 800cc00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc04:	0800cc29 	.word	0x0800cc29
 800cc08:	0800cd23 	.word	0x0800cd23
 800cc0c:	0800cc77 	.word	0x0800cc77
 800cc10:	0800cd23 	.word	0x0800cd23
 800cc14:	0800ccab 	.word	0x0800ccab
 800cc18:	0800cd23 	.word	0x0800cd23
 800cc1c:	0800cd23 	.word	0x0800cd23
 800cc20:	0800cd23 	.word	0x0800cd23
 800cc24:	0800ccf9 	.word	0x0800ccf9
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 800cc28:	f7fc fd72 	bl	8009710 <HAL_RCC_GetPCLK1Freq>
 800cc2c:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800cc2e:	693b      	ldr	r3, [r7, #16]
 800cc30:	4619      	mov	r1, r3
 800cc32:	f04f 0200 	mov.w	r2, #0
 800cc36:	f04f 0300 	mov.w	r3, #0
 800cc3a:	f04f 0400 	mov.w	r4, #0
 800cc3e:	0214      	lsls	r4, r2, #8
 800cc40:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800cc44:	020b      	lsls	r3, r1, #8
 800cc46:	687a      	ldr	r2, [r7, #4]
 800cc48:	6852      	ldr	r2, [r2, #4]
 800cc4a:	0852      	lsrs	r2, r2, #1
 800cc4c:	4611      	mov	r1, r2
 800cc4e:	f04f 0200 	mov.w	r2, #0
 800cc52:	eb13 0b01 	adds.w	fp, r3, r1
 800cc56:	eb44 0c02 	adc.w	ip, r4, r2
 800cc5a:	4658      	mov	r0, fp
 800cc5c:	4661      	mov	r1, ip
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	685b      	ldr	r3, [r3, #4]
 800cc62:	f04f 0400 	mov.w	r4, #0
 800cc66:	461a      	mov	r2, r3
 800cc68:	4623      	mov	r3, r4
 800cc6a:	f7f3 fffd 	bl	8000c68 <__aeabi_uldivmod>
 800cc6e:	4603      	mov	r3, r0
 800cc70:	460c      	mov	r4, r1
 800cc72:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 800cc74:	e058      	b.n	800cd28 <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	685b      	ldr	r3, [r3, #4]
 800cc7a:	085b      	lsrs	r3, r3, #1
 800cc7c:	f04f 0400 	mov.w	r4, #0
 800cc80:	49ae      	ldr	r1, [pc, #696]	; (800cf3c <UART_SetConfig+0x6c4>)
 800cc82:	f04f 0200 	mov.w	r2, #0
 800cc86:	eb13 0b01 	adds.w	fp, r3, r1
 800cc8a:	eb44 0c02 	adc.w	ip, r4, r2
 800cc8e:	4658      	mov	r0, fp
 800cc90:	4661      	mov	r1, ip
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	685b      	ldr	r3, [r3, #4]
 800cc96:	f04f 0400 	mov.w	r4, #0
 800cc9a:	461a      	mov	r2, r3
 800cc9c:	4623      	mov	r3, r4
 800cc9e:	f7f3 ffe3 	bl	8000c68 <__aeabi_uldivmod>
 800cca2:	4603      	mov	r3, r0
 800cca4:	460c      	mov	r4, r1
 800cca6:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 800cca8:	e03e      	b.n	800cd28 <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 800ccaa:	f7fc fc9b 	bl	80095e4 <HAL_RCC_GetSysClockFreq>
 800ccae:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800ccb0:	693b      	ldr	r3, [r7, #16]
 800ccb2:	4619      	mov	r1, r3
 800ccb4:	f04f 0200 	mov.w	r2, #0
 800ccb8:	f04f 0300 	mov.w	r3, #0
 800ccbc:	f04f 0400 	mov.w	r4, #0
 800ccc0:	0214      	lsls	r4, r2, #8
 800ccc2:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800ccc6:	020b      	lsls	r3, r1, #8
 800ccc8:	687a      	ldr	r2, [r7, #4]
 800ccca:	6852      	ldr	r2, [r2, #4]
 800cccc:	0852      	lsrs	r2, r2, #1
 800ccce:	4611      	mov	r1, r2
 800ccd0:	f04f 0200 	mov.w	r2, #0
 800ccd4:	eb13 0b01 	adds.w	fp, r3, r1
 800ccd8:	eb44 0c02 	adc.w	ip, r4, r2
 800ccdc:	4658      	mov	r0, fp
 800ccde:	4661      	mov	r1, ip
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	685b      	ldr	r3, [r3, #4]
 800cce4:	f04f 0400 	mov.w	r4, #0
 800cce8:	461a      	mov	r2, r3
 800ccea:	4623      	mov	r3, r4
 800ccec:	f7f3 ffbc 	bl	8000c68 <__aeabi_uldivmod>
 800ccf0:	4603      	mov	r3, r0
 800ccf2:	460c      	mov	r4, r1
 800ccf4:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 800ccf6:	e017      	b.n	800cd28 <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	685b      	ldr	r3, [r3, #4]
 800ccfc:	085b      	lsrs	r3, r3, #1
 800ccfe:	f04f 0400 	mov.w	r4, #0
 800cd02:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 800cd06:	f144 0100 	adc.w	r1, r4, #0
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	685b      	ldr	r3, [r3, #4]
 800cd0e:	f04f 0400 	mov.w	r4, #0
 800cd12:	461a      	mov	r2, r3
 800cd14:	4623      	mov	r3, r4
 800cd16:	f7f3 ffa7 	bl	8000c68 <__aeabi_uldivmod>
 800cd1a:	4603      	mov	r3, r0
 800cd1c:	460c      	mov	r4, r1
 800cd1e:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 800cd20:	e002      	b.n	800cd28 <UART_SetConfig+0x4b0>
          default:
            ret = HAL_ERROR;
 800cd22:	2301      	movs	r3, #1
 800cd24:	76fb      	strb	r3, [r7, #27]
            break;
 800cd26:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800cd28:	69fb      	ldr	r3, [r7, #28]
 800cd2a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800cd2e:	d308      	bcc.n	800cd42 <UART_SetConfig+0x4ca>
 800cd30:	69fb      	ldr	r3, [r7, #28]
 800cd32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cd36:	d204      	bcs.n	800cd42 <UART_SetConfig+0x4ca>
        {
          huart->Instance->BRR = usartdiv;
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	69fa      	ldr	r2, [r7, #28]
 800cd3e:	60da      	str	r2, [r3, #12]
 800cd40:	e100      	b.n	800cf44 <UART_SetConfig+0x6cc>
        }
        else
        {
          ret = HAL_ERROR;
 800cd42:	2301      	movs	r3, #1
 800cd44:	76fb      	strb	r3, [r7, #27]
 800cd46:	e0fd      	b.n	800cf44 <UART_SetConfig+0x6cc>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	69db      	ldr	r3, [r3, #28]
 800cd4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cd50:	f040 8084 	bne.w	800ce5c <UART_SetConfig+0x5e4>
  {
    switch (clocksource)
 800cd54:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800cd58:	2b08      	cmp	r3, #8
 800cd5a:	d85f      	bhi.n	800ce1c <UART_SetConfig+0x5a4>
 800cd5c:	a201      	add	r2, pc, #4	; (adr r2, 800cd64 <UART_SetConfig+0x4ec>)
 800cd5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd62:	bf00      	nop
 800cd64:	0800cd89 	.word	0x0800cd89
 800cd68:	0800cda9 	.word	0x0800cda9
 800cd6c:	0800cdc9 	.word	0x0800cdc9
 800cd70:	0800ce1d 	.word	0x0800ce1d
 800cd74:	0800cde5 	.word	0x0800cde5
 800cd78:	0800ce1d 	.word	0x0800ce1d
 800cd7c:	0800ce1d 	.word	0x0800ce1d
 800cd80:	0800ce1d 	.word	0x0800ce1d
 800cd84:	0800ce05 	.word	0x0800ce05
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cd88:	f7fc fcc2 	bl	8009710 <HAL_RCC_GetPCLK1Freq>
 800cd8c:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800cd8e:	693b      	ldr	r3, [r7, #16]
 800cd90:	005a      	lsls	r2, r3, #1
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	685b      	ldr	r3, [r3, #4]
 800cd96:	085b      	lsrs	r3, r3, #1
 800cd98:	441a      	add	r2, r3
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	685b      	ldr	r3, [r3, #4]
 800cd9e:	fbb2 f3f3 	udiv	r3, r2, r3
 800cda2:	b29b      	uxth	r3, r3
 800cda4:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800cda6:	e03c      	b.n	800ce22 <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cda8:	f7fc fcc8 	bl	800973c <HAL_RCC_GetPCLK2Freq>
 800cdac:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800cdae:	693b      	ldr	r3, [r7, #16]
 800cdb0:	005a      	lsls	r2, r3, #1
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	685b      	ldr	r3, [r3, #4]
 800cdb6:	085b      	lsrs	r3, r3, #1
 800cdb8:	441a      	add	r2, r3
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	685b      	ldr	r3, [r3, #4]
 800cdbe:	fbb2 f3f3 	udiv	r3, r2, r3
 800cdc2:	b29b      	uxth	r3, r3
 800cdc4:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800cdc6:	e02c      	b.n	800ce22 <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	685b      	ldr	r3, [r3, #4]
 800cdcc:	085b      	lsrs	r3, r3, #1
 800cdce:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800cdd2:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 800cdd6:	687a      	ldr	r2, [r7, #4]
 800cdd8:	6852      	ldr	r2, [r2, #4]
 800cdda:	fbb3 f3f2 	udiv	r3, r3, r2
 800cdde:	b29b      	uxth	r3, r3
 800cde0:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800cde2:	e01e      	b.n	800ce22 <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cde4:	f7fc fbfe 	bl	80095e4 <HAL_RCC_GetSysClockFreq>
 800cde8:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800cdea:	693b      	ldr	r3, [r7, #16]
 800cdec:	005a      	lsls	r2, r3, #1
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	685b      	ldr	r3, [r3, #4]
 800cdf2:	085b      	lsrs	r3, r3, #1
 800cdf4:	441a      	add	r2, r3
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	685b      	ldr	r3, [r3, #4]
 800cdfa:	fbb2 f3f3 	udiv	r3, r2, r3
 800cdfe:	b29b      	uxth	r3, r3
 800ce00:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800ce02:	e00e      	b.n	800ce22 <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	685b      	ldr	r3, [r3, #4]
 800ce08:	085b      	lsrs	r3, r3, #1
 800ce0a:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	685b      	ldr	r3, [r3, #4]
 800ce12:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce16:	b29b      	uxth	r3, r3
 800ce18:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800ce1a:	e002      	b.n	800ce22 <UART_SetConfig+0x5aa>
      default:
        ret = HAL_ERROR;
 800ce1c:	2301      	movs	r3, #1
 800ce1e:	76fb      	strb	r3, [r7, #27]
        break;
 800ce20:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ce22:	69fb      	ldr	r3, [r7, #28]
 800ce24:	2b0f      	cmp	r3, #15
 800ce26:	d916      	bls.n	800ce56 <UART_SetConfig+0x5de>
 800ce28:	69fb      	ldr	r3, [r7, #28]
 800ce2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ce2e:	d212      	bcs.n	800ce56 <UART_SetConfig+0x5de>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ce30:	69fb      	ldr	r3, [r7, #28]
 800ce32:	b29b      	uxth	r3, r3
 800ce34:	f023 030f 	bic.w	r3, r3, #15
 800ce38:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ce3a:	69fb      	ldr	r3, [r7, #28]
 800ce3c:	085b      	lsrs	r3, r3, #1
 800ce3e:	b29b      	uxth	r3, r3
 800ce40:	f003 0307 	and.w	r3, r3, #7
 800ce44:	b29a      	uxth	r2, r3
 800ce46:	89fb      	ldrh	r3, [r7, #14]
 800ce48:	4313      	orrs	r3, r2
 800ce4a:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	89fa      	ldrh	r2, [r7, #14]
 800ce52:	60da      	str	r2, [r3, #12]
 800ce54:	e076      	b.n	800cf44 <UART_SetConfig+0x6cc>
    }
    else
    {
      ret = HAL_ERROR;
 800ce56:	2301      	movs	r3, #1
 800ce58:	76fb      	strb	r3, [r7, #27]
 800ce5a:	e073      	b.n	800cf44 <UART_SetConfig+0x6cc>
    }
  }
  else
  {
    switch (clocksource)
 800ce5c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ce60:	2b08      	cmp	r3, #8
 800ce62:	d85c      	bhi.n	800cf1e <UART_SetConfig+0x6a6>
 800ce64:	a201      	add	r2, pc, #4	; (adr r2, 800ce6c <UART_SetConfig+0x5f4>)
 800ce66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce6a:	bf00      	nop
 800ce6c:	0800ce91 	.word	0x0800ce91
 800ce70:	0800ceaf 	.word	0x0800ceaf
 800ce74:	0800cecd 	.word	0x0800cecd
 800ce78:	0800cf1f 	.word	0x0800cf1f
 800ce7c:	0800cee9 	.word	0x0800cee9
 800ce80:	0800cf1f 	.word	0x0800cf1f
 800ce84:	0800cf1f 	.word	0x0800cf1f
 800ce88:	0800cf1f 	.word	0x0800cf1f
 800ce8c:	0800cf07 	.word	0x0800cf07
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ce90:	f7fc fc3e 	bl	8009710 <HAL_RCC_GetPCLK1Freq>
 800ce94:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	685b      	ldr	r3, [r3, #4]
 800ce9a:	085a      	lsrs	r2, r3, #1
 800ce9c:	693b      	ldr	r3, [r7, #16]
 800ce9e:	441a      	add	r2, r3
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	685b      	ldr	r3, [r3, #4]
 800cea4:	fbb2 f3f3 	udiv	r3, r2, r3
 800cea8:	b29b      	uxth	r3, r3
 800ceaa:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800ceac:	e03a      	b.n	800cf24 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ceae:	f7fc fc45 	bl	800973c <HAL_RCC_GetPCLK2Freq>
 800ceb2:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	685b      	ldr	r3, [r3, #4]
 800ceb8:	085a      	lsrs	r2, r3, #1
 800ceba:	693b      	ldr	r3, [r7, #16]
 800cebc:	441a      	add	r2, r3
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	685b      	ldr	r3, [r3, #4]
 800cec2:	fbb2 f3f3 	udiv	r3, r2, r3
 800cec6:	b29b      	uxth	r3, r3
 800cec8:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800ceca:	e02b      	b.n	800cf24 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	685b      	ldr	r3, [r3, #4]
 800ced0:	085b      	lsrs	r3, r3, #1
 800ced2:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800ced6:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800ceda:	687a      	ldr	r2, [r7, #4]
 800cedc:	6852      	ldr	r2, [r2, #4]
 800cede:	fbb3 f3f2 	udiv	r3, r3, r2
 800cee2:	b29b      	uxth	r3, r3
 800cee4:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800cee6:	e01d      	b.n	800cf24 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cee8:	f7fc fb7c 	bl	80095e4 <HAL_RCC_GetSysClockFreq>
 800ceec:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	685b      	ldr	r3, [r3, #4]
 800cef2:	085a      	lsrs	r2, r3, #1
 800cef4:	693b      	ldr	r3, [r7, #16]
 800cef6:	441a      	add	r2, r3
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	685b      	ldr	r3, [r3, #4]
 800cefc:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf00:	b29b      	uxth	r3, r3
 800cf02:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800cf04:	e00e      	b.n	800cf24 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	685b      	ldr	r3, [r3, #4]
 800cf0a:	085b      	lsrs	r3, r3, #1
 800cf0c:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	685b      	ldr	r3, [r3, #4]
 800cf14:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf18:	b29b      	uxth	r3, r3
 800cf1a:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800cf1c:	e002      	b.n	800cf24 <UART_SetConfig+0x6ac>
      default:
        ret = HAL_ERROR;
 800cf1e:	2301      	movs	r3, #1
 800cf20:	76fb      	strb	r3, [r7, #27]
        break;
 800cf22:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cf24:	69fb      	ldr	r3, [r7, #28]
 800cf26:	2b0f      	cmp	r3, #15
 800cf28:	d90a      	bls.n	800cf40 <UART_SetConfig+0x6c8>
 800cf2a:	69fb      	ldr	r3, [r7, #28]
 800cf2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cf30:	d206      	bcs.n	800cf40 <UART_SetConfig+0x6c8>
    {
      huart->Instance->BRR = usartdiv;
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	69fa      	ldr	r2, [r7, #28]
 800cf38:	60da      	str	r2, [r3, #12]
 800cf3a:	e003      	b.n	800cf44 <UART_SetConfig+0x6cc>
 800cf3c:	f4240000 	.word	0xf4240000
    }
    else
    {
      ret = HAL_ERROR;
 800cf40:	2301      	movs	r3, #1
 800cf42:	76fb      	strb	r3, [r7, #27]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	2200      	movs	r2, #0
 800cf48:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	2200      	movs	r2, #0
 800cf4e:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800cf50:	7efb      	ldrb	r3, [r7, #27]
}
 800cf52:	4618      	mov	r0, r3
 800cf54:	3728      	adds	r7, #40	; 0x28
 800cf56:	46bd      	mov	sp, r7
 800cf58:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

0800cf5c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800cf5c:	b480      	push	{r7}
 800cf5e:	b083      	sub	sp, #12
 800cf60:	af00      	add	r7, sp, #0
 800cf62:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf68:	f003 0301 	and.w	r3, r3, #1
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d00a      	beq.n	800cf86 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	685b      	ldr	r3, [r3, #4]
 800cf76:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	430a      	orrs	r2, r1
 800cf84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf8a:	f003 0302 	and.w	r3, r3, #2
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d00a      	beq.n	800cfa8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	685b      	ldr	r3, [r3, #4]
 800cf98:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	430a      	orrs	r2, r1
 800cfa6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cfac:	f003 0304 	and.w	r3, r3, #4
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d00a      	beq.n	800cfca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	685b      	ldr	r3, [r3, #4]
 800cfba:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	430a      	orrs	r2, r1
 800cfc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cfce:	f003 0308 	and.w	r3, r3, #8
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d00a      	beq.n	800cfec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	685b      	ldr	r3, [r3, #4]
 800cfdc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	430a      	orrs	r2, r1
 800cfea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cff0:	f003 0310 	and.w	r3, r3, #16
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d00a      	beq.n	800d00e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	681b      	ldr	r3, [r3, #0]
 800cffc:	689b      	ldr	r3, [r3, #8]
 800cffe:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	430a      	orrs	r2, r1
 800d00c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d012:	f003 0320 	and.w	r3, r3, #32
 800d016:	2b00      	cmp	r3, #0
 800d018:	d00a      	beq.n	800d030 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	689b      	ldr	r3, [r3, #8]
 800d020:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	430a      	orrs	r2, r1
 800d02e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d034:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d01a      	beq.n	800d072 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	685b      	ldr	r3, [r3, #4]
 800d042:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	430a      	orrs	r2, r1
 800d050:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d056:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d05a:	d10a      	bne.n	800d072 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	685b      	ldr	r3, [r3, #4]
 800d062:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	430a      	orrs	r2, r1
 800d070:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d076:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	d00a      	beq.n	800d094 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	685b      	ldr	r3, [r3, #4]
 800d084:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	430a      	orrs	r2, r1
 800d092:	605a      	str	r2, [r3, #4]
  }
}
 800d094:	bf00      	nop
 800d096:	370c      	adds	r7, #12
 800d098:	46bd      	mov	sp, r7
 800d09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d09e:	4770      	bx	lr

0800d0a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d0a0:	b580      	push	{r7, lr}
 800d0a2:	b086      	sub	sp, #24
 800d0a4:	af02      	add	r7, sp, #8
 800d0a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	2200      	movs	r2, #0
 800d0ac:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800d0ae:	f7f8 f987 	bl	80053c0 <HAL_GetTick>
 800d0b2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	f003 0308 	and.w	r3, r3, #8
 800d0be:	2b08      	cmp	r3, #8
 800d0c0:	d10e      	bne.n	800d0e0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d0c2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800d0c6:	9300      	str	r3, [sp, #0]
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	2200      	movs	r2, #0
 800d0cc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800d0d0:	6878      	ldr	r0, [r7, #4]
 800d0d2:	f000 f82a 	bl	800d12a <UART_WaitOnFlagUntilTimeout>
 800d0d6:	4603      	mov	r3, r0
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d001      	beq.n	800d0e0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d0dc:	2303      	movs	r3, #3
 800d0de:	e020      	b.n	800d122 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	f003 0304 	and.w	r3, r3, #4
 800d0ea:	2b04      	cmp	r3, #4
 800d0ec:	d10e      	bne.n	800d10c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d0ee:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800d0f2:	9300      	str	r3, [sp, #0]
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	2200      	movs	r2, #0
 800d0f8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800d0fc:	6878      	ldr	r0, [r7, #4]
 800d0fe:	f000 f814 	bl	800d12a <UART_WaitOnFlagUntilTimeout>
 800d102:	4603      	mov	r3, r0
 800d104:	2b00      	cmp	r3, #0
 800d106:	d001      	beq.n	800d10c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d108:	2303      	movs	r3, #3
 800d10a:	e00a      	b.n	800d122 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	2220      	movs	r2, #32
 800d110:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	2220      	movs	r2, #32
 800d116:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	2200      	movs	r2, #0
 800d11c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800d120:	2300      	movs	r3, #0
}
 800d122:	4618      	mov	r0, r3
 800d124:	3710      	adds	r7, #16
 800d126:	46bd      	mov	sp, r7
 800d128:	bd80      	pop	{r7, pc}

0800d12a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d12a:	b580      	push	{r7, lr}
 800d12c:	b084      	sub	sp, #16
 800d12e:	af00      	add	r7, sp, #0
 800d130:	60f8      	str	r0, [r7, #12]
 800d132:	60b9      	str	r1, [r7, #8]
 800d134:	603b      	str	r3, [r7, #0]
 800d136:	4613      	mov	r3, r2
 800d138:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d13a:	e05d      	b.n	800d1f8 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d13c:	69bb      	ldr	r3, [r7, #24]
 800d13e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d142:	d059      	beq.n	800d1f8 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d144:	f7f8 f93c 	bl	80053c0 <HAL_GetTick>
 800d148:	4602      	mov	r2, r0
 800d14a:	683b      	ldr	r3, [r7, #0]
 800d14c:	1ad3      	subs	r3, r2, r3
 800d14e:	69ba      	ldr	r2, [r7, #24]
 800d150:	429a      	cmp	r2, r3
 800d152:	d302      	bcc.n	800d15a <UART_WaitOnFlagUntilTimeout+0x30>
 800d154:	69bb      	ldr	r3, [r7, #24]
 800d156:	2b00      	cmp	r3, #0
 800d158:	d11b      	bne.n	800d192 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	681a      	ldr	r2, [r3, #0]
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800d168:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	689a      	ldr	r2, [r3, #8]
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	f022 0201 	bic.w	r2, r2, #1
 800d178:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	2220      	movs	r2, #32
 800d17e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800d180:	68fb      	ldr	r3, [r7, #12]
 800d182:	2220      	movs	r2, #32
 800d184:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800d186:	68fb      	ldr	r3, [r7, #12]
 800d188:	2200      	movs	r2, #0
 800d18a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800d18e:	2303      	movs	r3, #3
 800d190:	e042      	b.n	800d218 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	f003 0304 	and.w	r3, r3, #4
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d02b      	beq.n	800d1f8 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	69db      	ldr	r3, [r3, #28]
 800d1a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d1aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d1ae:	d123      	bne.n	800d1f8 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d1b8:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	681a      	ldr	r2, [r3, #0]
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800d1c8:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	681b      	ldr	r3, [r3, #0]
 800d1ce:	689a      	ldr	r2, [r3, #8]
 800d1d0:	68fb      	ldr	r3, [r7, #12]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	f022 0201 	bic.w	r2, r2, #1
 800d1d8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	2220      	movs	r2, #32
 800d1de:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	2220      	movs	r2, #32
 800d1e4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	2220      	movs	r2, #32
 800d1ea:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	2200      	movs	r2, #0
 800d1f0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 800d1f4:	2303      	movs	r3, #3
 800d1f6:	e00f      	b.n	800d218 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	69da      	ldr	r2, [r3, #28]
 800d1fe:	68bb      	ldr	r3, [r7, #8]
 800d200:	4013      	ands	r3, r2
 800d202:	68ba      	ldr	r2, [r7, #8]
 800d204:	429a      	cmp	r2, r3
 800d206:	bf0c      	ite	eq
 800d208:	2301      	moveq	r3, #1
 800d20a:	2300      	movne	r3, #0
 800d20c:	b2db      	uxtb	r3, r3
 800d20e:	461a      	mov	r2, r3
 800d210:	79fb      	ldrb	r3, [r7, #7]
 800d212:	429a      	cmp	r2, r3
 800d214:	d092      	beq.n	800d13c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d216:	2300      	movs	r3, #0
}
 800d218:	4618      	mov	r0, r3
 800d21a:	3710      	adds	r7, #16
 800d21c:	46bd      	mov	sp, r7
 800d21e:	bd80      	pop	{r7, pc}

0800d220 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d220:	b480      	push	{r7}
 800d222:	b083      	sub	sp, #12
 800d224:	af00      	add	r7, sp, #0
 800d226:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	681a      	ldr	r2, [r3, #0]
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800d236:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	689a      	ldr	r2, [r3, #8]
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	f022 0201 	bic.w	r2, r2, #1
 800d246:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	2220      	movs	r2, #32
 800d24c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	2200      	movs	r2, #0
 800d252:	661a      	str	r2, [r3, #96]	; 0x60
}
 800d254:	bf00      	nop
 800d256:	370c      	adds	r7, #12
 800d258:	46bd      	mov	sp, r7
 800d25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d25e:	4770      	bx	lr

0800d260 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d260:	b580      	push	{r7, lr}
 800d262:	b084      	sub	sp, #16
 800d264:	af00      	add	r7, sp, #0
 800d266:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d26c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d26e:	68fb      	ldr	r3, [r7, #12]
 800d270:	2200      	movs	r2, #0
 800d272:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	2200      	movs	r2, #0
 800d27a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d27e:	68f8      	ldr	r0, [r7, #12]
 800d280:	f7f7 fffe 	bl	8005280 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d284:	bf00      	nop
 800d286:	3710      	adds	r7, #16
 800d288:	46bd      	mov	sp, r7
 800d28a:	bd80      	pop	{r7, pc}

0800d28c <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800d28c:	b480      	push	{r7}
 800d28e:	b083      	sub	sp, #12
 800d290:	af00      	add	r7, sp, #0
 800d292:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d298:	2b21      	cmp	r3, #33	; 0x21
 800d29a:	d12b      	bne.n	800d2f4 <UART_TxISR_8BIT+0x68>
  {
    if (huart->TxXferCount == 0U)
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800d2a2:	b29b      	uxth	r3, r3
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d110      	bne.n	800d2ca <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	681a      	ldr	r2, [r3, #0]
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d2b6:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	681b      	ldr	r3, [r3, #0]
 800d2bc:	681a      	ldr	r2, [r3, #0]
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d2c6:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800d2c8:	e014      	b.n	800d2f4 <UART_TxISR_8BIT+0x68>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d2ce:	781a      	ldrb	r2, [r3, #0]
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	681b      	ldr	r3, [r3, #0]
 800d2d4:	b292      	uxth	r2, r2
 800d2d6:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d2dc:	1c5a      	adds	r2, r3, #1
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800d2e8:	b29b      	uxth	r3, r3
 800d2ea:	3b01      	subs	r3, #1
 800d2ec:	b29a      	uxth	r2, r3
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800d2f4:	bf00      	nop
 800d2f6:	370c      	adds	r7, #12
 800d2f8:	46bd      	mov	sp, r7
 800d2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2fe:	4770      	bx	lr

0800d300 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800d300:	b480      	push	{r7}
 800d302:	b085      	sub	sp, #20
 800d304:	af00      	add	r7, sp, #0
 800d306:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d30c:	2b21      	cmp	r3, #33	; 0x21
 800d30e:	d12f      	bne.n	800d370 <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800d316:	b29b      	uxth	r3, r3
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d110      	bne.n	800d33e <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	681a      	ldr	r2, [r3, #0]
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d32a:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	681a      	ldr	r2, [r3, #0]
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d33a:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800d33c:	e018      	b.n	800d370 <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d342:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	881a      	ldrh	r2, [r3, #0]
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	681b      	ldr	r3, [r3, #0]
 800d34c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d350:	b292      	uxth	r2, r2
 800d352:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d358:	1c9a      	adds	r2, r3, #2
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800d364:	b29b      	uxth	r3, r3
 800d366:	3b01      	subs	r3, #1
 800d368:	b29a      	uxth	r2, r3
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800d370:	bf00      	nop
 800d372:	3714      	adds	r7, #20
 800d374:	46bd      	mov	sp, r7
 800d376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d37a:	4770      	bx	lr

0800d37c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d37c:	b580      	push	{r7, lr}
 800d37e:	b082      	sub	sp, #8
 800d380:	af00      	add	r7, sp, #0
 800d382:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	681b      	ldr	r3, [r3, #0]
 800d388:	681a      	ldr	r2, [r3, #0]
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d392:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	2220      	movs	r2, #32
 800d398:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	2200      	movs	r2, #0
 800d39e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d3a0:	6878      	ldr	r0, [r7, #4]
 800d3a2:	f7ff fa5f 	bl	800c864 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d3a6:	bf00      	nop
 800d3a8:	3708      	adds	r7, #8
 800d3aa:	46bd      	mov	sp, r7
 800d3ac:	bd80      	pop	{r7, pc}

0800d3ae <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800d3ae:	b580      	push	{r7, lr}
 800d3b0:	b084      	sub	sp, #16
 800d3b2:	af00      	add	r7, sp, #0
 800d3b4:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d3bc:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d3c2:	2b22      	cmp	r3, #34	; 0x22
 800d3c4:	d13a      	bne.n	800d43c <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800d3cc:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d3ce:	89bb      	ldrh	r3, [r7, #12]
 800d3d0:	b2d9      	uxtb	r1, r3
 800d3d2:	89fb      	ldrh	r3, [r7, #14]
 800d3d4:	b2da      	uxtb	r2, r3
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d3da:	400a      	ands	r2, r1
 800d3dc:	b2d2      	uxtb	r2, r2
 800d3de:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d3e4:	1c5a      	adds	r2, r3, #1
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800d3f0:	b29b      	uxth	r3, r3
 800d3f2:	3b01      	subs	r3, #1
 800d3f4:	b29a      	uxth	r2, r3
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800d402:	b29b      	uxth	r3, r3
 800d404:	2b00      	cmp	r3, #0
 800d406:	d123      	bne.n	800d450 <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	681a      	ldr	r2, [r3, #0]
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800d416:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	689a      	ldr	r2, [r3, #8]
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	f022 0201 	bic.w	r2, r2, #1
 800d426:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	2220      	movs	r2, #32
 800d42c:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	2200      	movs	r2, #0
 800d432:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800d434:	6878      	ldr	r0, [r7, #4]
 800d436:	f7f7 fec1 	bl	80051bc <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d43a:	e009      	b.n	800d450 <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	8b1b      	ldrh	r3, [r3, #24]
 800d442:	b29a      	uxth	r2, r3
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	f042 0208 	orr.w	r2, r2, #8
 800d44c:	b292      	uxth	r2, r2
 800d44e:	831a      	strh	r2, [r3, #24]
}
 800d450:	bf00      	nop
 800d452:	3710      	adds	r7, #16
 800d454:	46bd      	mov	sp, r7
 800d456:	bd80      	pop	{r7, pc}

0800d458 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800d458:	b580      	push	{r7, lr}
 800d45a:	b084      	sub	sp, #16
 800d45c:	af00      	add	r7, sp, #0
 800d45e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d466:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d46c:	2b22      	cmp	r3, #34	; 0x22
 800d46e:	d13a      	bne.n	800d4e6 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800d476:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d47c:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800d47e:	89ba      	ldrh	r2, [r7, #12]
 800d480:	89fb      	ldrh	r3, [r7, #14]
 800d482:	4013      	ands	r3, r2
 800d484:	b29a      	uxth	r2, r3
 800d486:	68bb      	ldr	r3, [r7, #8]
 800d488:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d48e:	1c9a      	adds	r2, r3, #2
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800d49a:	b29b      	uxth	r3, r3
 800d49c:	3b01      	subs	r3, #1
 800d49e:	b29a      	uxth	r2, r3
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800d4ac:	b29b      	uxth	r3, r3
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d123      	bne.n	800d4fa <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	681a      	ldr	r2, [r3, #0]
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800d4c0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	689a      	ldr	r2, [r3, #8]
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	681b      	ldr	r3, [r3, #0]
 800d4cc:	f022 0201 	bic.w	r2, r2, #1
 800d4d0:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	2220      	movs	r2, #32
 800d4d6:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	2200      	movs	r2, #0
 800d4dc:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800d4de:	6878      	ldr	r0, [r7, #4]
 800d4e0:	f7f7 fe6c 	bl	80051bc <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d4e4:	e009      	b.n	800d4fa <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	8b1b      	ldrh	r3, [r3, #24]
 800d4ec:	b29a      	uxth	r2, r3
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	f042 0208 	orr.w	r2, r2, #8
 800d4f6:	b292      	uxth	r2, r2
 800d4f8:	831a      	strh	r2, [r3, #24]
}
 800d4fa:	bf00      	nop
 800d4fc:	3710      	adds	r7, #16
 800d4fe:	46bd      	mov	sp, r7
 800d500:	bd80      	pop	{r7, pc}

0800d502 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d502:	b480      	push	{r7}
 800d504:	b083      	sub	sp, #12
 800d506:	af00      	add	r7, sp, #0
 800d508:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d50a:	bf00      	nop
 800d50c:	370c      	adds	r7, #12
 800d50e:	46bd      	mov	sp, r7
 800d510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d514:	4770      	bx	lr
	...

0800d518 <FMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_InitTypeDef *Init)
{
 800d518:	b480      	push	{r7}
 800d51a:	b087      	sub	sp, #28
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	6078      	str	r0, [r7, #4]
 800d520:	6039      	str	r1, [r7, #0]
#if defined(FMC_PCSCNTR_CSCOUNT)
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));
#endif /* FMC_PCSCNTR_CSCOUNT */

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800d522:	683b      	ldr	r3, [r7, #0]
 800d524:	681a      	ldr	r2, [r3, #0]
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d52c:	683a      	ldr	r2, [r7, #0]
 800d52e:	6812      	ldr	r2, [r2, #0]
 800d530:	f023 0101 	bic.w	r1, r3, #1
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 800d53a:	683b      	ldr	r3, [r7, #0]
 800d53c:	689b      	ldr	r3, [r3, #8]
 800d53e:	2b08      	cmp	r3, #8
 800d540:	d102      	bne.n	800d548 <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800d542:	2340      	movs	r3, #64	; 0x40
 800d544:	617b      	str	r3, [r7, #20]
 800d546:	e001      	b.n	800d54c <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 800d548:	2300      	movs	r3, #0
 800d54a:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 800d54c:	683b      	ldr	r3, [r7, #0]
 800d54e:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 800d550:	697b      	ldr	r3, [r7, #20]
 800d552:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 800d554:	683b      	ldr	r3, [r7, #0]
 800d556:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 800d558:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800d55a:	683b      	ldr	r3, [r7, #0]
 800d55c:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800d55e:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 800d560:	683b      	ldr	r3, [r7, #0]
 800d562:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 800d564:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800d566:	683b      	ldr	r3, [r7, #0]
 800d568:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800d56a:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 800d56c:	683b      	ldr	r3, [r7, #0]
 800d56e:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 800d570:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800d572:	683b      	ldr	r3, [r7, #0]
 800d574:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 800d576:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 800d578:	683b      	ldr	r3, [r7, #0]
 800d57a:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 800d57c:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800d57e:	683b      	ldr	r3, [r7, #0]
 800d580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WaitSignal              | \
 800d582:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 800d584:	683b      	ldr	r3, [r7, #0]
 800d586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->ExtendedMode            | \
 800d588:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800d58a:	683b      	ldr	r3, [r7, #0]
 800d58c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  btcr_reg = (flashaccess                   | \
 800d58e:	4313      	orrs	r3, r2
 800d590:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 800d592:	683b      	ldr	r3, [r7, #0]
 800d594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d596:	693a      	ldr	r2, [r7, #16]
 800d598:	4313      	orrs	r3, r2
 800d59a:	613b      	str	r3, [r7, #16]
#if defined(FMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
 800d59c:	683b      	ldr	r3, [r7, #0]
 800d59e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d5a0:	693a      	ldr	r2, [r7, #16]
 800d5a2:	4313      	orrs	r3, r2
 800d5a4:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  btcr_reg |= Init->NBLSetupTime;
#endif /* FMC_BCRx_NBLSET */
  btcr_reg |= Init->PageSize;
 800d5a6:	683b      	ldr	r3, [r7, #0]
 800d5a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d5aa:	693a      	ldr	r2, [r7, #16]
 800d5ac:	4313      	orrs	r3, r2
 800d5ae:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 800d5b0:	4b20      	ldr	r3, [pc, #128]	; (800d634 <FMC_NORSRAM_Init+0x11c>)
 800d5b2:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 800d5b4:	68fb      	ldr	r3, [r7, #12]
 800d5b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d5ba:	60fb      	str	r3, [r7, #12]
#if defined(FMC_BCR1_WFDIS)
  mask |= FMC_BCR1_WFDIS;
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d5c2:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  mask |= FMC_BCRx_NBLSET;
#endif /* FMC_BCRx_NBLSET */
  mask |= FMC_BCRx_CPSIZE;
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800d5ca:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800d5cc:	683b      	ldr	r3, [r7, #0]
 800d5ce:	681a      	ldr	r2, [r3, #0]
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	43db      	mvns	r3, r3
 800d5da:	ea02 0103 	and.w	r1, r2, r3
 800d5de:	683b      	ldr	r3, [r7, #0]
 800d5e0:	681a      	ldr	r2, [r3, #0]
 800d5e2:	693b      	ldr	r3, [r7, #16]
 800d5e4:	4319      	orrs	r1, r3
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 800d5ec:	683b      	ldr	r3, [r7, #0]
 800d5ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d5f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d5f4:	d10c      	bne.n	800d610 <FMC_NORSRAM_Init+0xf8>
 800d5f6:	683b      	ldr	r3, [r7, #0]
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d008      	beq.n	800d610 <FMC_NORSRAM_Init+0xf8>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800d606:	683b      	ldr	r3, [r7, #0]
 800d608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d60a:	431a      	orrs	r2, r3
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	601a      	str	r2, [r3, #0]
  }
#if defined(FMC_BCR1_WFDIS)

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 800d610:	683b      	ldr	r3, [r7, #0]
 800d612:	681b      	ldr	r3, [r3, #0]
 800d614:	2b00      	cmp	r3, #0
 800d616:	d006      	beq.n	800d626 <FMC_NORSRAM_Init+0x10e>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	681a      	ldr	r2, [r3, #0]
 800d61c:	683b      	ldr	r3, [r7, #0]
 800d61e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d620:	431a      	orrs	r2, r3
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	601a      	str	r2, [r3, #0]
        break;
    }
  }
#endif /* FMC_PCSCNTR_CSCOUNT */

  return HAL_OK;
 800d626:	2300      	movs	r3, #0
}
 800d628:	4618      	mov	r0, r3
 800d62a:	371c      	adds	r7, #28
 800d62c:	46bd      	mov	sp, r7
 800d62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d632:	4770      	bx	lr
 800d634:	0008fb7f 	.word	0x0008fb7f

0800d638 <FMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800d638:	b480      	push	{r7}
 800d63a:	b087      	sub	sp, #28
 800d63c:	af00      	add	r7, sp, #0
 800d63e:	60f8      	str	r0, [r7, #12]
 800d640:	60b9      	str	r1, [r7, #8]
 800d642:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	1c5a      	adds	r2, r3, #1
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d64e:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800d652:	68bb      	ldr	r3, [r7, #8]
 800d654:	681a      	ldr	r2, [r3, #0]
 800d656:	68bb      	ldr	r3, [r7, #8]
 800d658:	685b      	ldr	r3, [r3, #4]
 800d65a:	011b      	lsls	r3, r3, #4
 800d65c:	431a      	orrs	r2, r3
 800d65e:	68bb      	ldr	r3, [r7, #8]
 800d660:	689b      	ldr	r3, [r3, #8]
 800d662:	021b      	lsls	r3, r3, #8
 800d664:	431a      	orrs	r2, r3
 800d666:	68bb      	ldr	r3, [r7, #8]
 800d668:	691b      	ldr	r3, [r3, #16]
 800d66a:	041b      	lsls	r3, r3, #16
 800d66c:	431a      	orrs	r2, r3
 800d66e:	68bb      	ldr	r3, [r7, #8]
 800d670:	695b      	ldr	r3, [r3, #20]
 800d672:	3b01      	subs	r3, #1
 800d674:	051b      	lsls	r3, r3, #20
 800d676:	431a      	orrs	r2, r3
 800d678:	68bb      	ldr	r3, [r7, #8]
 800d67a:	699b      	ldr	r3, [r3, #24]
 800d67c:	3b02      	subs	r3, #2
 800d67e:	061b      	lsls	r3, r3, #24
 800d680:	431a      	orrs	r2, r3
 800d682:	68bb      	ldr	r3, [r7, #8]
 800d684:	69db      	ldr	r3, [r3, #28]
 800d686:	4313      	orrs	r3, r2
 800d688:	687a      	ldr	r2, [r7, #4]
 800d68a:	3201      	adds	r2, #1
 800d68c:	4319      	orrs	r1, r3
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                      (((Timing->CLKDivision) - 1U)     << FMC_BTRx_CLKDIV_Pos)  |
                                                      (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                      (Timing->AccessMode)));

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d69c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d6a0:	d113      	bne.n	800d6ca <FMC_NORSRAM_Timing_Init+0x92>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~(((uint32_t)0x0F) << FMC_BTRx_CLKDIV_Pos));
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	685b      	ldr	r3, [r3, #4]
 800d6a6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800d6aa:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 800d6ac:	68bb      	ldr	r3, [r7, #8]
 800d6ae:	695b      	ldr	r3, [r3, #20]
 800d6b0:	3b01      	subs	r3, #1
 800d6b2:	051b      	lsls	r3, r3, #20
 800d6b4:	697a      	ldr	r2, [r7, #20]
 800d6b6:	4313      	orrs	r3, r2
 800d6b8:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	685b      	ldr	r3, [r3, #4]
 800d6be:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800d6c2:	697b      	ldr	r3, [r7, #20]
 800d6c4:	431a      	orrs	r2, r3
 800d6c6:	68fb      	ldr	r3, [r7, #12]
 800d6c8:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800d6ca:	2300      	movs	r3, #0
}
 800d6cc:	4618      	mov	r0, r3
 800d6ce:	371c      	adds	r7, #28
 800d6d0:	46bd      	mov	sp, r7
 800d6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d6:	4770      	bx	lr

0800d6d8 <FMC_NORSRAM_Extended_Timing_Init>:
  *            @arg FMC_EXTENDED_MODE_DISABLE
  *            @arg FMC_EXTENDED_MODE_ENABLE
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800d6d8:	b480      	push	{r7}
 800d6da:	b085      	sub	sp, #20
 800d6dc:	af00      	add	r7, sp, #0
 800d6de:	60f8      	str	r0, [r7, #12]
 800d6e0:	60b9      	str	r1, [r7, #8]
 800d6e2:	607a      	str	r2, [r7, #4]
 800d6e4:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 800d6e6:	683b      	ldr	r3, [r7, #0]
 800d6e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d6ec:	d11d      	bne.n	800d72a <FMC_NORSRAM_Extended_Timing_Init+0x52>
#endif /* FMC_BWTRx_BUSTURN */
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	687a      	ldr	r2, [r7, #4]
 800d6f2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800d6f6:	4b13      	ldr	r3, [pc, #76]	; (800d744 <FMC_NORSRAM_Extended_Timing_Init+0x6c>)
 800d6f8:	4013      	ands	r3, r2
 800d6fa:	68ba      	ldr	r2, [r7, #8]
 800d6fc:	6811      	ldr	r1, [r2, #0]
 800d6fe:	68ba      	ldr	r2, [r7, #8]
 800d700:	6852      	ldr	r2, [r2, #4]
 800d702:	0112      	lsls	r2, r2, #4
 800d704:	4311      	orrs	r1, r2
 800d706:	68ba      	ldr	r2, [r7, #8]
 800d708:	6892      	ldr	r2, [r2, #8]
 800d70a:	0212      	lsls	r2, r2, #8
 800d70c:	4311      	orrs	r1, r2
 800d70e:	68ba      	ldr	r2, [r7, #8]
 800d710:	69d2      	ldr	r2, [r2, #28]
 800d712:	4311      	orrs	r1, r2
 800d714:	68ba      	ldr	r2, [r7, #8]
 800d716:	6912      	ldr	r2, [r2, #16]
 800d718:	0412      	lsls	r2, r2, #16
 800d71a:	430a      	orrs	r2, r1
 800d71c:	ea43 0102 	orr.w	r1, r3, r2
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	687a      	ldr	r2, [r7, #4]
 800d724:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800d728:	e005      	b.n	800d736 <FMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode));
#endif /* FMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	687a      	ldr	r2, [r7, #4]
 800d72e:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800d732:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800d736:	2300      	movs	r3, #0
}
 800d738:	4618      	mov	r0, r3
 800d73a:	3714      	adds	r7, #20
 800d73c:	46bd      	mov	sp, r7
 800d73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d742:	4770      	bx	lr
 800d744:	cff00000 	.word	0xcff00000

0800d748 <SDMMC_Init>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800d748:	b084      	sub	sp, #16
 800d74a:	b480      	push	{r7}
 800d74c:	b085      	sub	sp, #20
 800d74e:	af00      	add	r7, sp, #0
 800d750:	6078      	str	r0, [r7, #4]
 800d752:	f107 001c 	add.w	r0, r7, #28
 800d756:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800d75a:	2300      	movs	r3, #0
 800d75c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  tmpreg |= Init.ClockBypass;
 800d75e:	6a3b      	ldr	r3, [r7, #32]
 800d760:	68fa      	ldr	r2, [r7, #12]
 800d762:	4313      	orrs	r3, r2
 800d764:	60fb      	str	r3, [r7, #12]
#endif
  tmpreg |= (Init.ClockEdge           |\
 800d766:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      |\
 800d768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  tmpreg |= (Init.ClockEdge           |\
 800d76a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800d76c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800d76e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800d770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800d772:	431a      	orrs	r2, r3
             Init.ClockDiv
 800d774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800d776:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800d778:	68fa      	ldr	r2, [r7, #12]
 800d77a:	4313      	orrs	r3, r2
 800d77c:	60fb      	str	r3, [r7, #12]
             );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	685b      	ldr	r3, [r3, #4]
 800d782:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800d786:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d78a:	68fa      	ldr	r2, [r7, #12]
 800d78c:	431a      	orrs	r2, r3
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800d792:	2300      	movs	r3, #0
}
 800d794:	4618      	mov	r0, r3
 800d796:	3714      	adds	r7, #20
 800d798:	46bd      	mov	sp, r7
 800d79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d79e:	b004      	add	sp, #16
 800d7a0:	4770      	bx	lr

0800d7a2 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800d7a2:	b480      	push	{r7}
 800d7a4:	b083      	sub	sp, #12
 800d7a6:	af00      	add	r7, sp, #0
 800d7a8:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800d7b0:	4618      	mov	r0, r3
 800d7b2:	370c      	adds	r7, #12
 800d7b4:	46bd      	mov	sp, r7
 800d7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ba:	4770      	bx	lr

0800d7bc <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800d7bc:	b580      	push	{r7, lr}
 800d7be:	b082      	sub	sp, #8
 800d7c0:	af00      	add	r7, sp, #0
 800d7c2:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
#else
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	2203      	movs	r2, #3
 800d7c8:	601a      	str	r2, [r3, #0]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800d7ca:	2002      	movs	r0, #2
 800d7cc:	f7f7 fe04 	bl	80053d8 <HAL_Delay>

  return HAL_OK;
 800d7d0:	2300      	movs	r3, #0
}
 800d7d2:	4618      	mov	r0, r3
 800d7d4:	3708      	adds	r7, #8
 800d7d6:	46bd      	mov	sp, r7
 800d7d8:	bd80      	pop	{r7, pc}

0800d7da <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 800d7da:	b480      	push	{r7}
 800d7dc:	b083      	sub	sp, #12
 800d7de:	af00      	add	r7, sp, #0
 800d7e0:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	f003 0303 	and.w	r3, r3, #3
}
 800d7ea:	4618      	mov	r0, r3
 800d7ec:	370c      	adds	r7, #12
 800d7ee:	46bd      	mov	sp, r7
 800d7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f4:	4770      	bx	lr

0800d7f6 <SDMMC_SendCommand>:
  * @param  Command pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800d7f6:	b480      	push	{r7}
 800d7f8:	b085      	sub	sp, #20
 800d7fa:	af00      	add	r7, sp, #0
 800d7fc:	6078      	str	r0, [r7, #4]
 800d7fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800d800:	2300      	movs	r3, #0
 800d802:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800d804:	683b      	ldr	r3, [r7, #0]
 800d806:	681a      	ldr	r2, [r3, #0]
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d80c:	683b      	ldr	r3, [r7, #0]
 800d80e:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800d810:	683b      	ldr	r3, [r7, #0]
 800d812:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d814:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800d816:	683b      	ldr	r3, [r7, #0]
 800d818:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800d81a:	431a      	orrs	r2, r3
                       Command->CPSM);
 800d81c:	683b      	ldr	r3, [r7, #0]
 800d81e:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800d820:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d822:	68fa      	ldr	r2, [r7, #12]
 800d824:	4313      	orrs	r3, r2
 800d826:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	68db      	ldr	r3, [r3, #12]
 800d82c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800d830:	f023 030f 	bic.w	r3, r3, #15
 800d834:	68fa      	ldr	r2, [r7, #12]
 800d836:	431a      	orrs	r2, r3
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800d83c:	2300      	movs	r3, #0
}
 800d83e:	4618      	mov	r0, r3
 800d840:	3714      	adds	r7, #20
 800d842:	46bd      	mov	sp, r7
 800d844:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d848:	4770      	bx	lr

0800d84a <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800d84a:	b480      	push	{r7}
 800d84c:	b083      	sub	sp, #12
 800d84e:	af00      	add	r7, sp, #0
 800d850:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	691b      	ldr	r3, [r3, #16]
 800d856:	b2db      	uxtb	r3, r3
}
 800d858:	4618      	mov	r0, r3
 800d85a:	370c      	adds	r7, #12
 800d85c:	46bd      	mov	sp, r7
 800d85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d862:	4770      	bx	lr

0800d864 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800d864:	b480      	push	{r7}
 800d866:	b085      	sub	sp, #20
 800d868:	af00      	add	r7, sp, #0
 800d86a:	6078      	str	r0, [r7, #4]
 800d86c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	3314      	adds	r3, #20
 800d872:	461a      	mov	r2, r3
 800d874:	683b      	ldr	r3, [r7, #0]
 800d876:	4413      	add	r3, r2
 800d878:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	681b      	ldr	r3, [r3, #0]
}
 800d87e:	4618      	mov	r0, r3
 800d880:	3714      	adds	r7, #20
 800d882:	46bd      	mov	sp, r7
 800d884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d888:	4770      	bx	lr

0800d88a <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800d88a:	b480      	push	{r7}
 800d88c:	b085      	sub	sp, #20
 800d88e:	af00      	add	r7, sp, #0
 800d890:	6078      	str	r0, [r7, #4]
 800d892:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800d894:	2300      	movs	r3, #0
 800d896:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800d898:	683b      	ldr	r3, [r7, #0]
 800d89a:	681a      	ldr	r2, [r3, #0]
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800d8a0:	683b      	ldr	r3, [r7, #0]
 800d8a2:	685a      	ldr	r2, [r3, #4]
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d8a8:	683b      	ldr	r3, [r7, #0]
 800d8aa:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800d8ac:	683b      	ldr	r3, [r7, #0]
 800d8ae:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d8b0:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800d8b2:	683b      	ldr	r3, [r7, #0]
 800d8b4:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800d8b6:	431a      	orrs	r2, r3
                       Data->DPSM);
 800d8b8:	683b      	ldr	r3, [r7, #0]
 800d8ba:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800d8bc:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d8be:	68fa      	ldr	r2, [r7, #12]
 800d8c0:	4313      	orrs	r3, r2
 800d8c2:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d8c8:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	431a      	orrs	r2, r3
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800d8d4:	2300      	movs	r3, #0

}
 800d8d6:	4618      	mov	r0, r3
 800d8d8:	3714      	adds	r7, #20
 800d8da:	46bd      	mov	sp, r7
 800d8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8e0:	4770      	bx	lr

0800d8e2 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800d8e2:	b580      	push	{r7, lr}
 800d8e4:	b088      	sub	sp, #32
 800d8e6:	af00      	add	r7, sp, #0
 800d8e8:	6078      	str	r0, [r7, #4]
 800d8ea:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800d8ec:	683b      	ldr	r3, [r7, #0]
 800d8ee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800d8f0:	2310      	movs	r3, #16
 800d8f2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d8f4:	2340      	movs	r3, #64	; 0x40
 800d8f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d8f8:	2300      	movs	r3, #0
 800d8fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d8fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d900:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d902:	f107 0308 	add.w	r3, r7, #8
 800d906:	4619      	mov	r1, r3
 800d908:	6878      	ldr	r0, [r7, #4]
 800d90a:	f7ff ff74 	bl	800d7f6 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800d90e:	f241 3288 	movw	r2, #5000	; 0x1388
 800d912:	2110      	movs	r1, #16
 800d914:	6878      	ldr	r0, [r7, #4]
 800d916:	f000 f975 	bl	800dc04 <SDMMC_GetCmdResp1>
 800d91a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d91c:	69fb      	ldr	r3, [r7, #28]
}
 800d91e:	4618      	mov	r0, r3
 800d920:	3720      	adds	r7, #32
 800d922:	46bd      	mov	sp, r7
 800d924:	bd80      	pop	{r7, pc}

0800d926 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  addr Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800d926:	b580      	push	{r7, lr}
 800d928:	b08a      	sub	sp, #40	; 0x28
 800d92a:	af00      	add	r7, sp, #0
 800d92c:	60f8      	str	r0, [r7, #12]
 800d92e:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800d932:	683b      	ldr	r3, [r7, #0]
 800d934:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800d936:	2307      	movs	r3, #7
 800d938:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d93a:	2340      	movs	r3, #64	; 0x40
 800d93c:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d93e:	2300      	movs	r3, #0
 800d940:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d942:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d946:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d948:	f107 0310 	add.w	r3, r7, #16
 800d94c:	4619      	mov	r1, r3
 800d94e:	68f8      	ldr	r0, [r7, #12]
 800d950:	f7ff ff51 	bl	800d7f6 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800d954:	f241 3288 	movw	r2, #5000	; 0x1388
 800d958:	2107      	movs	r1, #7
 800d95a:	68f8      	ldr	r0, [r7, #12]
 800d95c:	f000 f952 	bl	800dc04 <SDMMC_GetCmdResp1>
 800d960:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800d962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d964:	4618      	mov	r0, r3
 800d966:	3728      	adds	r7, #40	; 0x28
 800d968:	46bd      	mov	sp, r7
 800d96a:	bd80      	pop	{r7, pc}

0800d96c <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800d96c:	b580      	push	{r7, lr}
 800d96e:	b088      	sub	sp, #32
 800d970:	af00      	add	r7, sp, #0
 800d972:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800d974:	2300      	movs	r3, #0
 800d976:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800d978:	2300      	movs	r3, #0
 800d97a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800d97c:	2300      	movs	r3, #0
 800d97e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d980:	2300      	movs	r3, #0
 800d982:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d984:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d988:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d98a:	f107 0308 	add.w	r3, r7, #8
 800d98e:	4619      	mov	r1, r3
 800d990:	6878      	ldr	r0, [r7, #4]
 800d992:	f7ff ff30 	bl	800d7f6 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800d996:	6878      	ldr	r0, [r7, #4]
 800d998:	f000 f90c 	bl	800dbb4 <SDMMC_GetCmdError>
 800d99c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d99e:	69fb      	ldr	r3, [r7, #28]
}
 800d9a0:	4618      	mov	r0, r3
 800d9a2:	3720      	adds	r7, #32
 800d9a4:	46bd      	mov	sp, r7
 800d9a6:	bd80      	pop	{r7, pc}

0800d9a8 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800d9a8:	b580      	push	{r7, lr}
 800d9aa:	b088      	sub	sp, #32
 800d9ac:	af00      	add	r7, sp, #0
 800d9ae:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800d9b0:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800d9b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800d9b6:	2308      	movs	r3, #8
 800d9b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d9ba:	2340      	movs	r3, #64	; 0x40
 800d9bc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d9be:	2300      	movs	r3, #0
 800d9c0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d9c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d9c6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d9c8:	f107 0308 	add.w	r3, r7, #8
 800d9cc:	4619      	mov	r1, r3
 800d9ce:	6878      	ldr	r0, [r7, #4]
 800d9d0:	f7ff ff11 	bl	800d7f6 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800d9d4:	6878      	ldr	r0, [r7, #4]
 800d9d6:	f000 faf5 	bl	800dfc4 <SDMMC_GetCmdResp7>
 800d9da:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d9dc:	69fb      	ldr	r3, [r7, #28]
}
 800d9de:	4618      	mov	r0, r3
 800d9e0:	3720      	adds	r7, #32
 800d9e2:	46bd      	mov	sp, r7
 800d9e4:	bd80      	pop	{r7, pc}

0800d9e6 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800d9e6:	b580      	push	{r7, lr}
 800d9e8:	b088      	sub	sp, #32
 800d9ea:	af00      	add	r7, sp, #0
 800d9ec:	6078      	str	r0, [r7, #4]
 800d9ee:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800d9f0:	683b      	ldr	r3, [r7, #0]
 800d9f2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800d9f4:	2337      	movs	r3, #55	; 0x37
 800d9f6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d9f8:	2340      	movs	r3, #64	; 0x40
 800d9fa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d9fc:	2300      	movs	r3, #0
 800d9fe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800da00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800da04:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800da06:	f107 0308 	add.w	r3, r7, #8
 800da0a:	4619      	mov	r1, r3
 800da0c:	6878      	ldr	r0, [r7, #4]
 800da0e:	f7ff fef2 	bl	800d7f6 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800da12:	f241 3288 	movw	r2, #5000	; 0x1388
 800da16:	2137      	movs	r1, #55	; 0x37
 800da18:	6878      	ldr	r0, [r7, #4]
 800da1a:	f000 f8f3 	bl	800dc04 <SDMMC_GetCmdResp1>
 800da1e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800da20:	69fb      	ldr	r3, [r7, #28]
}
 800da22:	4618      	mov	r0, r3
 800da24:	3720      	adds	r7, #32
 800da26:	46bd      	mov	sp, r7
 800da28:	bd80      	pop	{r7, pc}

0800da2a <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800da2a:	b580      	push	{r7, lr}
 800da2c:	b088      	sub	sp, #32
 800da2e:	af00      	add	r7, sp, #0
 800da30:	6078      	str	r0, [r7, #4]
 800da32:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  sdmmc_cmdinit.Argument         = Argument;
#else
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800da34:	683b      	ldr	r3, [r7, #0]
 800da36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800da3a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800da3e:	60bb      	str	r3, [r7, #8]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800da40:	2329      	movs	r3, #41	; 0x29
 800da42:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800da44:	2340      	movs	r3, #64	; 0x40
 800da46:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800da48:	2300      	movs	r3, #0
 800da4a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800da4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800da50:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800da52:	f107 0308 	add.w	r3, r7, #8
 800da56:	4619      	mov	r1, r3
 800da58:	6878      	ldr	r0, [r7, #4]
 800da5a:	f7ff fecc 	bl	800d7f6 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800da5e:	6878      	ldr	r0, [r7, #4]
 800da60:	f000 fa02 	bl	800de68 <SDMMC_GetCmdResp3>
 800da64:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800da66:	69fb      	ldr	r3, [r7, #28]
}
 800da68:	4618      	mov	r0, r3
 800da6a:	3720      	adds	r7, #32
 800da6c:	46bd      	mov	sp, r7
 800da6e:	bd80      	pop	{r7, pc}

0800da70 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  BusWidth BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800da70:	b580      	push	{r7, lr}
 800da72:	b088      	sub	sp, #32
 800da74:	af00      	add	r7, sp, #0
 800da76:	6078      	str	r0, [r7, #4]
 800da78:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800da7a:	683b      	ldr	r3, [r7, #0]
 800da7c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800da7e:	2306      	movs	r3, #6
 800da80:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800da82:	2340      	movs	r3, #64	; 0x40
 800da84:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800da86:	2300      	movs	r3, #0
 800da88:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800da8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800da8e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800da90:	f107 0308 	add.w	r3, r7, #8
 800da94:	4619      	mov	r1, r3
 800da96:	6878      	ldr	r0, [r7, #4]
 800da98:	f7ff fead 	bl	800d7f6 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800da9c:	f241 3288 	movw	r2, #5000	; 0x1388
 800daa0:	2106      	movs	r1, #6
 800daa2:	6878      	ldr	r0, [r7, #4]
 800daa4:	f000 f8ae 	bl	800dc04 <SDMMC_GetCmdResp1>
 800daa8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800daaa:	69fb      	ldr	r3, [r7, #28]
}
 800daac:	4618      	mov	r0, r3
 800daae:	3720      	adds	r7, #32
 800dab0:	46bd      	mov	sp, r7
 800dab2:	bd80      	pop	{r7, pc}

0800dab4 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800dab4:	b580      	push	{r7, lr}
 800dab6:	b088      	sub	sp, #32
 800dab8:	af00      	add	r7, sp, #0
 800daba:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800dabc:	2300      	movs	r3, #0
 800dabe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800dac0:	2333      	movs	r3, #51	; 0x33
 800dac2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800dac4:	2340      	movs	r3, #64	; 0x40
 800dac6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800dac8:	2300      	movs	r3, #0
 800daca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800dacc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dad0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800dad2:	f107 0308 	add.w	r3, r7, #8
 800dad6:	4619      	mov	r1, r3
 800dad8:	6878      	ldr	r0, [r7, #4]
 800dada:	f7ff fe8c 	bl	800d7f6 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800dade:	f241 3288 	movw	r2, #5000	; 0x1388
 800dae2:	2133      	movs	r1, #51	; 0x33
 800dae4:	6878      	ldr	r0, [r7, #4]
 800dae6:	f000 f88d 	bl	800dc04 <SDMMC_GetCmdResp1>
 800daea:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800daec:	69fb      	ldr	r3, [r7, #28]
}
 800daee:	4618      	mov	r0, r3
 800daf0:	3720      	adds	r7, #32
 800daf2:	46bd      	mov	sp, r7
 800daf4:	bd80      	pop	{r7, pc}

0800daf6 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800daf6:	b580      	push	{r7, lr}
 800daf8:	b088      	sub	sp, #32
 800dafa:	af00      	add	r7, sp, #0
 800dafc:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800dafe:	2300      	movs	r3, #0
 800db00:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800db02:	2302      	movs	r3, #2
 800db04:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800db06:	23c0      	movs	r3, #192	; 0xc0
 800db08:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800db0a:	2300      	movs	r3, #0
 800db0c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800db0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800db12:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800db14:	f107 0308 	add.w	r3, r7, #8
 800db18:	4619      	mov	r1, r3
 800db1a:	6878      	ldr	r0, [r7, #4]
 800db1c:	f7ff fe6b 	bl	800d7f6 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800db20:	6878      	ldr	r0, [r7, #4]
 800db22:	f000 f95b 	bl	800dddc <SDMMC_GetCmdResp2>
 800db26:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800db28:	69fb      	ldr	r3, [r7, #28]
}
 800db2a:	4618      	mov	r0, r3
 800db2c:	3720      	adds	r7, #32
 800db2e:	46bd      	mov	sp, r7
 800db30:	bd80      	pop	{r7, pc}

0800db32 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800db32:	b580      	push	{r7, lr}
 800db34:	b088      	sub	sp, #32
 800db36:	af00      	add	r7, sp, #0
 800db38:	6078      	str	r0, [r7, #4]
 800db3a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800db3c:	683b      	ldr	r3, [r7, #0]
 800db3e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800db40:	2309      	movs	r3, #9
 800db42:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800db44:	23c0      	movs	r3, #192	; 0xc0
 800db46:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800db48:	2300      	movs	r3, #0
 800db4a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800db4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800db50:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800db52:	f107 0308 	add.w	r3, r7, #8
 800db56:	4619      	mov	r1, r3
 800db58:	6878      	ldr	r0, [r7, #4]
 800db5a:	f7ff fe4c 	bl	800d7f6 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800db5e:	6878      	ldr	r0, [r7, #4]
 800db60:	f000 f93c 	bl	800dddc <SDMMC_GetCmdResp2>
 800db64:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800db66:	69fb      	ldr	r3, [r7, #28]
}
 800db68:	4618      	mov	r0, r3
 800db6a:	3720      	adds	r7, #32
 800db6c:	46bd      	mov	sp, r7
 800db6e:	bd80      	pop	{r7, pc}

0800db70 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pRCA Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800db70:	b580      	push	{r7, lr}
 800db72:	b088      	sub	sp, #32
 800db74:	af00      	add	r7, sp, #0
 800db76:	6078      	str	r0, [r7, #4]
 800db78:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800db7a:	2300      	movs	r3, #0
 800db7c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800db7e:	2303      	movs	r3, #3
 800db80:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800db82:	2340      	movs	r3, #64	; 0x40
 800db84:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800db86:	2300      	movs	r3, #0
 800db88:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800db8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800db8e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800db90:	f107 0308 	add.w	r3, r7, #8
 800db94:	4619      	mov	r1, r3
 800db96:	6878      	ldr	r0, [r7, #4]
 800db98:	f7ff fe2d 	bl	800d7f6 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800db9c:	683a      	ldr	r2, [r7, #0]
 800db9e:	2103      	movs	r1, #3
 800dba0:	6878      	ldr	r0, [r7, #4]
 800dba2:	f000 f99b 	bl	800dedc <SDMMC_GetCmdResp6>
 800dba6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dba8:	69fb      	ldr	r3, [r7, #28]
}
 800dbaa:	4618      	mov	r0, r3
 800dbac:	3720      	adds	r7, #32
 800dbae:	46bd      	mov	sp, r7
 800dbb0:	bd80      	pop	{r7, pc}
	...

0800dbb4 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800dbb4:	b490      	push	{r4, r7}
 800dbb6:	b082      	sub	sp, #8
 800dbb8:	af00      	add	r7, sp, #0
 800dbba:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800dbbc:	4b0f      	ldr	r3, [pc, #60]	; (800dbfc <SDMMC_GetCmdError+0x48>)
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	4a0f      	ldr	r2, [pc, #60]	; (800dc00 <SDMMC_GetCmdError+0x4c>)
 800dbc2:	fba2 2303 	umull	r2, r3, r2, r3
 800dbc6:	0a5b      	lsrs	r3, r3, #9
 800dbc8:	f241 3288 	movw	r2, #5000	; 0x1388
 800dbcc:	fb02 f403 	mul.w	r4, r2, r3

  do
  {
    if (count-- == 0U)
 800dbd0:	4623      	mov	r3, r4
 800dbd2:	1e5c      	subs	r4, r3, #1
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	d102      	bne.n	800dbde <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800dbd8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800dbdc:	e009      	b.n	800dbf2 <SDMMC_GetCmdError+0x3e>
    }

  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dbe2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d0f2      	beq.n	800dbd0 <SDMMC_GetCmdError+0x1c>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	22c5      	movs	r2, #197	; 0xc5
 800dbee:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 800dbf0:	2300      	movs	r3, #0
}
 800dbf2:	4618      	mov	r0, r3
 800dbf4:	3708      	adds	r7, #8
 800dbf6:	46bd      	mov	sp, r7
 800dbf8:	bc90      	pop	{r4, r7}
 800dbfa:	4770      	bx	lr
 800dbfc:	20000058 	.word	0x20000058
 800dc00:	10624dd3 	.word	0x10624dd3

0800dc04 <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800dc04:	b590      	push	{r4, r7, lr}
 800dc06:	b087      	sub	sp, #28
 800dc08:	af00      	add	r7, sp, #0
 800dc0a:	60f8      	str	r0, [r7, #12]
 800dc0c:	460b      	mov	r3, r1
 800dc0e:	607a      	str	r2, [r7, #4]
 800dc10:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800dc12:	4b6f      	ldr	r3, [pc, #444]	; (800ddd0 <SDMMC_GetCmdResp1+0x1cc>)
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	4a6f      	ldr	r2, [pc, #444]	; (800ddd4 <SDMMC_GetCmdResp1+0x1d0>)
 800dc18:	fba2 2303 	umull	r2, r3, r2, r3
 800dc1c:	0a5b      	lsrs	r3, r3, #9
 800dc1e:	687a      	ldr	r2, [r7, #4]
 800dc20:	fb02 f403 	mul.w	r4, r2, r3

  do
  {
    if (count-- == 0U)
 800dc24:	4623      	mov	r3, r4
 800dc26:	1e5c      	subs	r4, r3, #1
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d102      	bne.n	800dc32 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800dc2c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800dc30:	e0c9      	b.n	800ddc6 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDMMCx->STA;
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dc36:	617b      	str	r3, [r7, #20]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
#else
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800dc38:	697b      	ldr	r3, [r7, #20]
 800dc3a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d0f0      	beq.n	800dc24 <SDMMC_GetCmdResp1+0x20>
 800dc42:	697b      	ldr	r3, [r7, #20]
 800dc44:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d1eb      	bne.n	800dc24 <SDMMC_GetCmdResp1+0x20>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dc50:	f003 0304 	and.w	r3, r3, #4
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	d004      	beq.n	800dc62 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800dc58:	68fb      	ldr	r3, [r7, #12]
 800dc5a:	2204      	movs	r2, #4
 800dc5c:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800dc5e:	2304      	movs	r3, #4
 800dc60:	e0b1      	b.n	800ddc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800dc62:	68fb      	ldr	r3, [r7, #12]
 800dc64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dc66:	f003 0301 	and.w	r3, r3, #1
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d004      	beq.n	800dc78 <SDMMC_GetCmdResp1+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800dc6e:	68fb      	ldr	r3, [r7, #12]
 800dc70:	2201      	movs	r2, #1
 800dc72:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800dc74:	2301      	movs	r3, #1
 800dc76:	e0a6      	b.n	800ddc6 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	22c5      	movs	r2, #197	; 0xc5
 800dc7c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800dc7e:	68f8      	ldr	r0, [r7, #12]
 800dc80:	f7ff fde3 	bl	800d84a <SDMMC_GetCommandResponse>
 800dc84:	4603      	mov	r3, r0
 800dc86:	461a      	mov	r2, r3
 800dc88:	7afb      	ldrb	r3, [r7, #11]
 800dc8a:	4293      	cmp	r3, r2
 800dc8c:	d001      	beq.n	800dc92 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800dc8e:	2301      	movs	r3, #1
 800dc90:	e099      	b.n	800ddc6 <SDMMC_GetCmdResp1+0x1c2>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800dc92:	2100      	movs	r1, #0
 800dc94:	68f8      	ldr	r0, [r7, #12]
 800dc96:	f7ff fde5 	bl	800d864 <SDMMC_GetResponse>
 800dc9a:	6138      	str	r0, [r7, #16]

  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800dc9c:	693a      	ldr	r2, [r7, #16]
 800dc9e:	4b4e      	ldr	r3, [pc, #312]	; (800ddd8 <SDMMC_GetCmdResp1+0x1d4>)
 800dca0:	4013      	ands	r3, r2
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d101      	bne.n	800dcaa <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800dca6:	2300      	movs	r3, #0
 800dca8:	e08d      	b.n	800ddc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800dcaa:	693b      	ldr	r3, [r7, #16]
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	da02      	bge.n	800dcb6 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800dcb0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800dcb4:	e087      	b.n	800ddc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800dcb6:	693b      	ldr	r3, [r7, #16]
 800dcb8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	d001      	beq.n	800dcc4 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800dcc0:	2340      	movs	r3, #64	; 0x40
 800dcc2:	e080      	b.n	800ddc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800dcc4:	693b      	ldr	r3, [r7, #16]
 800dcc6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d001      	beq.n	800dcd2 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800dcce:	2380      	movs	r3, #128	; 0x80
 800dcd0:	e079      	b.n	800ddc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800dcd2:	693b      	ldr	r3, [r7, #16]
 800dcd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d002      	beq.n	800dce2 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800dcdc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800dce0:	e071      	b.n	800ddc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800dce2:	693b      	ldr	r3, [r7, #16]
 800dce4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d002      	beq.n	800dcf2 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800dcec:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dcf0:	e069      	b.n	800ddc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800dcf2:	693b      	ldr	r3, [r7, #16]
 800dcf4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	d002      	beq.n	800dd02 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800dcfc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dd00:	e061      	b.n	800ddc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800dd02:	693b      	ldr	r3, [r7, #16]
 800dd04:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d002      	beq.n	800dd12 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800dd0c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800dd10:	e059      	b.n	800ddc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800dd12:	693b      	ldr	r3, [r7, #16]
 800dd14:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d002      	beq.n	800dd22 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800dd1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800dd20:	e051      	b.n	800ddc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800dd22:	693b      	ldr	r3, [r7, #16]
 800dd24:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	d002      	beq.n	800dd32 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800dd2c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800dd30:	e049      	b.n	800ddc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800dd32:	693b      	ldr	r3, [r7, #16]
 800dd34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d002      	beq.n	800dd42 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800dd3c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800dd40:	e041      	b.n	800ddc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800dd42:	693b      	ldr	r3, [r7, #16]
 800dd44:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d002      	beq.n	800dd52 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800dd4c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800dd50:	e039      	b.n	800ddc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800dd52:	693b      	ldr	r3, [r7, #16]
 800dd54:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d002      	beq.n	800dd62 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800dd5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800dd60:	e031      	b.n	800ddc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800dd62:	693b      	ldr	r3, [r7, #16]
 800dd64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d002      	beq.n	800dd72 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800dd6c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800dd70:	e029      	b.n	800ddc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800dd72:	693b      	ldr	r3, [r7, #16]
 800dd74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d002      	beq.n	800dd82 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800dd7c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800dd80:	e021      	b.n	800ddc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800dd82:	693b      	ldr	r3, [r7, #16]
 800dd84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d002      	beq.n	800dd92 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800dd8c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800dd90:	e019      	b.n	800ddc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800dd92:	693b      	ldr	r3, [r7, #16]
 800dd94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d002      	beq.n	800dda2 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800dd9c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800dda0:	e011      	b.n	800ddc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800dda2:	693b      	ldr	r3, [r7, #16]
 800dda4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	d002      	beq.n	800ddb2 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800ddac:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800ddb0:	e009      	b.n	800ddc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800ddb2:	693b      	ldr	r3, [r7, #16]
 800ddb4:	f003 0308 	and.w	r3, r3, #8
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d002      	beq.n	800ddc2 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800ddbc:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800ddc0:	e001      	b.n	800ddc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800ddc2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800ddc6:	4618      	mov	r0, r3
 800ddc8:	371c      	adds	r7, #28
 800ddca:	46bd      	mov	sp, r7
 800ddcc:	bd90      	pop	{r4, r7, pc}
 800ddce:	bf00      	nop
 800ddd0:	20000058 	.word	0x20000058
 800ddd4:	10624dd3 	.word	0x10624dd3
 800ddd8:	fdffe008 	.word	0xfdffe008

0800dddc <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800dddc:	b490      	push	{r4, r7}
 800ddde:	b084      	sub	sp, #16
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800dde4:	4b1e      	ldr	r3, [pc, #120]	; (800de60 <SDMMC_GetCmdResp2+0x84>)
 800dde6:	681b      	ldr	r3, [r3, #0]
 800dde8:	4a1e      	ldr	r2, [pc, #120]	; (800de64 <SDMMC_GetCmdResp2+0x88>)
 800ddea:	fba2 2303 	umull	r2, r3, r2, r3
 800ddee:	0a5b      	lsrs	r3, r3, #9
 800ddf0:	f241 3288 	movw	r2, #5000	; 0x1388
 800ddf4:	fb02 f403 	mul.w	r4, r2, r3

  do
  {
    if (count-- == 0U)
 800ddf8:	4623      	mov	r3, r4
 800ddfa:	1e5c      	subs	r4, r3, #1
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d102      	bne.n	800de06 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800de00:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800de04:	e026      	b.n	800de54 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDMMCx->STA;
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de0a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800de12:	2b00      	cmp	r3, #0
 800de14:	d0f0      	beq.n	800ddf8 <SDMMC_GetCmdResp2+0x1c>
 800de16:	68fb      	ldr	r3, [r7, #12]
 800de18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	d1eb      	bne.n	800ddf8 <SDMMC_GetCmdResp2+0x1c>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de24:	f003 0304 	and.w	r3, r3, #4
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d004      	beq.n	800de36 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	2204      	movs	r2, #4
 800de30:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800de32:	2304      	movs	r3, #4
 800de34:	e00e      	b.n	800de54 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de3a:	f003 0301 	and.w	r3, r3, #1
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d004      	beq.n	800de4c <SDMMC_GetCmdResp2+0x70>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	2201      	movs	r2, #1
 800de46:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800de48:	2301      	movs	r3, #1
 800de4a:	e003      	b.n	800de54 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	22c5      	movs	r2, #197	; 0xc5
 800de50:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800de52:	2300      	movs	r3, #0
}
 800de54:	4618      	mov	r0, r3
 800de56:	3710      	adds	r7, #16
 800de58:	46bd      	mov	sp, r7
 800de5a:	bc90      	pop	{r4, r7}
 800de5c:	4770      	bx	lr
 800de5e:	bf00      	nop
 800de60:	20000058 	.word	0x20000058
 800de64:	10624dd3 	.word	0x10624dd3

0800de68 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800de68:	b490      	push	{r4, r7}
 800de6a:	b084      	sub	sp, #16
 800de6c:	af00      	add	r7, sp, #0
 800de6e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800de70:	4b18      	ldr	r3, [pc, #96]	; (800ded4 <SDMMC_GetCmdResp3+0x6c>)
 800de72:	681b      	ldr	r3, [r3, #0]
 800de74:	4a18      	ldr	r2, [pc, #96]	; (800ded8 <SDMMC_GetCmdResp3+0x70>)
 800de76:	fba2 2303 	umull	r2, r3, r2, r3
 800de7a:	0a5b      	lsrs	r3, r3, #9
 800de7c:	f241 3288 	movw	r2, #5000	; 0x1388
 800de80:	fb02 f403 	mul.w	r4, r2, r3

  do
  {
    if (count-- == 0U)
 800de84:	4623      	mov	r3, r4
 800de86:	1e5c      	subs	r4, r3, #1
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d102      	bne.n	800de92 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800de8c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800de90:	e01b      	b.n	800deca <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDMMCx->STA;
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de96:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	d0f0      	beq.n	800de84 <SDMMC_GetCmdResp3+0x1c>
 800dea2:	68fb      	ldr	r3, [r7, #12]
 800dea4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d1eb      	bne.n	800de84 <SDMMC_GetCmdResp3+0x1c>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800deb0:	f003 0304 	and.w	r3, r3, #4
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d004      	beq.n	800dec2 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	2204      	movs	r2, #4
 800debc:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800debe:	2304      	movs	r3, #4
 800dec0:	e003      	b.n	800deca <SDMMC_GetCmdResp3+0x62>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	22c5      	movs	r2, #197	; 0xc5
 800dec6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800dec8:	2300      	movs	r3, #0
}
 800deca:	4618      	mov	r0, r3
 800decc:	3710      	adds	r7, #16
 800dece:	46bd      	mov	sp, r7
 800ded0:	bc90      	pop	{r4, r7}
 800ded2:	4770      	bx	lr
 800ded4:	20000058 	.word	0x20000058
 800ded8:	10624dd3 	.word	0x10624dd3

0800dedc <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800dedc:	b590      	push	{r4, r7, lr}
 800dede:	b087      	sub	sp, #28
 800dee0:	af00      	add	r7, sp, #0
 800dee2:	60f8      	str	r0, [r7, #12]
 800dee4:	460b      	mov	r3, r1
 800dee6:	607a      	str	r2, [r7, #4]
 800dee8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800deea:	4b34      	ldr	r3, [pc, #208]	; (800dfbc <SDMMC_GetCmdResp6+0xe0>)
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	4a34      	ldr	r2, [pc, #208]	; (800dfc0 <SDMMC_GetCmdResp6+0xe4>)
 800def0:	fba2 2303 	umull	r2, r3, r2, r3
 800def4:	0a5b      	lsrs	r3, r3, #9
 800def6:	f241 3288 	movw	r2, #5000	; 0x1388
 800defa:	fb02 f403 	mul.w	r4, r2, r3

  do
  {
    if (count-- == 0U)
 800defe:	4623      	mov	r3, r4
 800df00:	1e5c      	subs	r4, r3, #1
 800df02:	2b00      	cmp	r3, #0
 800df04:	d102      	bne.n	800df0c <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800df06:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800df0a:	e052      	b.n	800dfb2 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDMMCx->STA;
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df10:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800df12:	697b      	ldr	r3, [r7, #20]
 800df14:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d0f0      	beq.n	800defe <SDMMC_GetCmdResp6+0x22>
 800df1c:	697b      	ldr	r3, [r7, #20]
 800df1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800df22:	2b00      	cmp	r3, #0
 800df24:	d1eb      	bne.n	800defe <SDMMC_GetCmdResp6+0x22>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df2a:	f003 0304 	and.w	r3, r3, #4
 800df2e:	2b00      	cmp	r3, #0
 800df30:	d004      	beq.n	800df3c <SDMMC_GetCmdResp6+0x60>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800df32:	68fb      	ldr	r3, [r7, #12]
 800df34:	2204      	movs	r2, #4
 800df36:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800df38:	2304      	movs	r3, #4
 800df3a:	e03a      	b.n	800dfb2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df40:	f003 0301 	and.w	r3, r3, #1
 800df44:	2b00      	cmp	r3, #0
 800df46:	d004      	beq.n	800df52 <SDMMC_GetCmdResp6+0x76>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	2201      	movs	r2, #1
 800df4c:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800df4e:	2301      	movs	r3, #1
 800df50:	e02f      	b.n	800dfb2 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800df52:	68f8      	ldr	r0, [r7, #12]
 800df54:	f7ff fc79 	bl	800d84a <SDMMC_GetCommandResponse>
 800df58:	4603      	mov	r3, r0
 800df5a:	461a      	mov	r2, r3
 800df5c:	7afb      	ldrb	r3, [r7, #11]
 800df5e:	4293      	cmp	r3, r2
 800df60:	d001      	beq.n	800df66 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800df62:	2301      	movs	r3, #1
 800df64:	e025      	b.n	800dfb2 <SDMMC_GetCmdResp6+0xd6>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800df66:	68fb      	ldr	r3, [r7, #12]
 800df68:	22c5      	movs	r2, #197	; 0xc5
 800df6a:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800df6c:	2100      	movs	r1, #0
 800df6e:	68f8      	ldr	r0, [r7, #12]
 800df70:	f7ff fc78 	bl	800d864 <SDMMC_GetResponse>
 800df74:	6138      	str	r0, [r7, #16]

  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800df76:	693b      	ldr	r3, [r7, #16]
 800df78:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d106      	bne.n	800df8e <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800df80:	693b      	ldr	r3, [r7, #16]
 800df82:	0c1b      	lsrs	r3, r3, #16
 800df84:	b29a      	uxth	r2, r3
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 800df8a:	2300      	movs	r3, #0
 800df8c:	e011      	b.n	800dfb2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800df8e:	693b      	ldr	r3, [r7, #16]
 800df90:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800df94:	2b00      	cmp	r3, #0
 800df96:	d002      	beq.n	800df9e <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800df98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800df9c:	e009      	b.n	800dfb2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800df9e:	693b      	ldr	r3, [r7, #16]
 800dfa0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d002      	beq.n	800dfae <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800dfa8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800dfac:	e001      	b.n	800dfb2 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800dfae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800dfb2:	4618      	mov	r0, r3
 800dfb4:	371c      	adds	r7, #28
 800dfb6:	46bd      	mov	sp, r7
 800dfb8:	bd90      	pop	{r4, r7, pc}
 800dfba:	bf00      	nop
 800dfbc:	20000058 	.word	0x20000058
 800dfc0:	10624dd3 	.word	0x10624dd3

0800dfc4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800dfc4:	b490      	push	{r4, r7}
 800dfc6:	b084      	sub	sp, #16
 800dfc8:	af00      	add	r7, sp, #0
 800dfca:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800dfcc:	4b21      	ldr	r3, [pc, #132]	; (800e054 <SDMMC_GetCmdResp7+0x90>)
 800dfce:	681b      	ldr	r3, [r3, #0]
 800dfd0:	4a21      	ldr	r2, [pc, #132]	; (800e058 <SDMMC_GetCmdResp7+0x94>)
 800dfd2:	fba2 2303 	umull	r2, r3, r2, r3
 800dfd6:	0a5b      	lsrs	r3, r3, #9
 800dfd8:	f241 3288 	movw	r2, #5000	; 0x1388
 800dfdc:	fb02 f403 	mul.w	r4, r2, r3

  do
  {
    if (count-- == 0U)
 800dfe0:	4623      	mov	r3, r4
 800dfe2:	1e5c      	subs	r4, r3, #1
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d102      	bne.n	800dfee <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800dfe8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800dfec:	e02c      	b.n	800e048 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDMMCx->STA;
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dff2:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800dff4:	68fb      	ldr	r3, [r7, #12]
 800dff6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d0f0      	beq.n	800dfe0 <SDMMC_GetCmdResp7+0x1c>
 800dffe:	68fb      	ldr	r3, [r7, #12]
 800e000:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e004:	2b00      	cmp	r3, #0
 800e006:	d1eb      	bne.n	800dfe0 <SDMMC_GetCmdResp7+0x1c>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e00c:	f003 0304 	and.w	r3, r3, #4
 800e010:	2b00      	cmp	r3, #0
 800e012:	d004      	beq.n	800e01e <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	2204      	movs	r2, #4
 800e018:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e01a:	2304      	movs	r3, #4
 800e01c:	e014      	b.n	800e048 <SDMMC_GetCmdResp7+0x84>
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e022:	f003 0301 	and.w	r3, r3, #1
 800e026:	2b00      	cmp	r3, #0
 800e028:	d004      	beq.n	800e034 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	2201      	movs	r2, #1
 800e02e:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e030:	2301      	movs	r3, #1
 800e032:	e009      	b.n	800e048 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e038:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d002      	beq.n	800e046 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	2240      	movs	r2, #64	; 0x40
 800e044:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800e046:	2300      	movs	r3, #0

}
 800e048:	4618      	mov	r0, r3
 800e04a:	3710      	adds	r7, #16
 800e04c:	46bd      	mov	sp, r7
 800e04e:	bc90      	pop	{r4, r7}
 800e050:	4770      	bx	lr
 800e052:	bf00      	nop
 800e054:	20000058 	.word	0x20000058
 800e058:	10624dd3 	.word	0x10624dd3

0800e05c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e05c:	b084      	sub	sp, #16
 800e05e:	b580      	push	{r7, lr}
 800e060:	b084      	sub	sp, #16
 800e062:	af00      	add	r7, sp, #0
 800e064:	6078      	str	r0, [r7, #4]
 800e066:	f107 001c 	add.w	r0, r7, #28
 800e06a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e06e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e070:	2b01      	cmp	r3, #1
 800e072:	d122      	bne.n	800e0ba <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e078:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	68db      	ldr	r3, [r3, #12]
 800e084:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800e088:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e08c:	687a      	ldr	r2, [r7, #4]
 800e08e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	68db      	ldr	r3, [r3, #12]
 800e094:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800e09c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e09e:	2b01      	cmp	r3, #1
 800e0a0:	d105      	bne.n	800e0ae <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	68db      	ldr	r3, [r3, #12]
 800e0a6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800e0ae:	6878      	ldr	r0, [r7, #4]
 800e0b0:	f001 f9c8 	bl	800f444 <USB_CoreReset>
 800e0b4:	4603      	mov	r3, r0
 800e0b6:	73fb      	strb	r3, [r7, #15]
 800e0b8:	e01a      	b.n	800e0f0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	68db      	ldr	r3, [r3, #12]
 800e0be:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800e0c6:	6878      	ldr	r0, [r7, #4]
 800e0c8:	f001 f9bc 	bl	800f444 <USB_CoreReset>
 800e0cc:	4603      	mov	r3, r0
 800e0ce:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800e0d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	d106      	bne.n	800e0e4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0da:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	639a      	str	r2, [r3, #56]	; 0x38
 800e0e2:	e005      	b.n	800e0f0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0e8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  return ret;
 800e0f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0f2:	4618      	mov	r0, r3
 800e0f4:	3710      	adds	r7, #16
 800e0f6:	46bd      	mov	sp, r7
 800e0f8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e0fc:	b004      	add	sp, #16
 800e0fe:	4770      	bx	lr

0800e100 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800e100:	b480      	push	{r7}
 800e102:	b087      	sub	sp, #28
 800e104:	af00      	add	r7, sp, #0
 800e106:	60f8      	str	r0, [r7, #12]
 800e108:	60b9      	str	r1, [r7, #8]
 800e10a:	4613      	mov	r3, r2
 800e10c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800e10e:	79fb      	ldrb	r3, [r7, #7]
 800e110:	2b02      	cmp	r3, #2
 800e112:	d165      	bne.n	800e1e0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800e114:	68bb      	ldr	r3, [r7, #8]
 800e116:	4a3e      	ldr	r2, [pc, #248]	; (800e210 <USB_SetTurnaroundTime+0x110>)
 800e118:	4293      	cmp	r3, r2
 800e11a:	d906      	bls.n	800e12a <USB_SetTurnaroundTime+0x2a>
 800e11c:	68bb      	ldr	r3, [r7, #8]
 800e11e:	4a3d      	ldr	r2, [pc, #244]	; (800e214 <USB_SetTurnaroundTime+0x114>)
 800e120:	4293      	cmp	r3, r2
 800e122:	d802      	bhi.n	800e12a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800e124:	230f      	movs	r3, #15
 800e126:	617b      	str	r3, [r7, #20]
 800e128:	e05c      	b.n	800e1e4 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800e12a:	68bb      	ldr	r3, [r7, #8]
 800e12c:	4a39      	ldr	r2, [pc, #228]	; (800e214 <USB_SetTurnaroundTime+0x114>)
 800e12e:	4293      	cmp	r3, r2
 800e130:	d906      	bls.n	800e140 <USB_SetTurnaroundTime+0x40>
 800e132:	68bb      	ldr	r3, [r7, #8]
 800e134:	4a38      	ldr	r2, [pc, #224]	; (800e218 <USB_SetTurnaroundTime+0x118>)
 800e136:	4293      	cmp	r3, r2
 800e138:	d802      	bhi.n	800e140 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800e13a:	230e      	movs	r3, #14
 800e13c:	617b      	str	r3, [r7, #20]
 800e13e:	e051      	b.n	800e1e4 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800e140:	68bb      	ldr	r3, [r7, #8]
 800e142:	4a35      	ldr	r2, [pc, #212]	; (800e218 <USB_SetTurnaroundTime+0x118>)
 800e144:	4293      	cmp	r3, r2
 800e146:	d906      	bls.n	800e156 <USB_SetTurnaroundTime+0x56>
 800e148:	68bb      	ldr	r3, [r7, #8]
 800e14a:	4a34      	ldr	r2, [pc, #208]	; (800e21c <USB_SetTurnaroundTime+0x11c>)
 800e14c:	4293      	cmp	r3, r2
 800e14e:	d802      	bhi.n	800e156 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800e150:	230d      	movs	r3, #13
 800e152:	617b      	str	r3, [r7, #20]
 800e154:	e046      	b.n	800e1e4 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800e156:	68bb      	ldr	r3, [r7, #8]
 800e158:	4a30      	ldr	r2, [pc, #192]	; (800e21c <USB_SetTurnaroundTime+0x11c>)
 800e15a:	4293      	cmp	r3, r2
 800e15c:	d906      	bls.n	800e16c <USB_SetTurnaroundTime+0x6c>
 800e15e:	68bb      	ldr	r3, [r7, #8]
 800e160:	4a2f      	ldr	r2, [pc, #188]	; (800e220 <USB_SetTurnaroundTime+0x120>)
 800e162:	4293      	cmp	r3, r2
 800e164:	d802      	bhi.n	800e16c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800e166:	230c      	movs	r3, #12
 800e168:	617b      	str	r3, [r7, #20]
 800e16a:	e03b      	b.n	800e1e4 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800e16c:	68bb      	ldr	r3, [r7, #8]
 800e16e:	4a2c      	ldr	r2, [pc, #176]	; (800e220 <USB_SetTurnaroundTime+0x120>)
 800e170:	4293      	cmp	r3, r2
 800e172:	d906      	bls.n	800e182 <USB_SetTurnaroundTime+0x82>
 800e174:	68bb      	ldr	r3, [r7, #8]
 800e176:	4a2b      	ldr	r2, [pc, #172]	; (800e224 <USB_SetTurnaroundTime+0x124>)
 800e178:	4293      	cmp	r3, r2
 800e17a:	d802      	bhi.n	800e182 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800e17c:	230b      	movs	r3, #11
 800e17e:	617b      	str	r3, [r7, #20]
 800e180:	e030      	b.n	800e1e4 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800e182:	68bb      	ldr	r3, [r7, #8]
 800e184:	4a27      	ldr	r2, [pc, #156]	; (800e224 <USB_SetTurnaroundTime+0x124>)
 800e186:	4293      	cmp	r3, r2
 800e188:	d906      	bls.n	800e198 <USB_SetTurnaroundTime+0x98>
 800e18a:	68bb      	ldr	r3, [r7, #8]
 800e18c:	4a26      	ldr	r2, [pc, #152]	; (800e228 <USB_SetTurnaroundTime+0x128>)
 800e18e:	4293      	cmp	r3, r2
 800e190:	d802      	bhi.n	800e198 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800e192:	230a      	movs	r3, #10
 800e194:	617b      	str	r3, [r7, #20]
 800e196:	e025      	b.n	800e1e4 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800e198:	68bb      	ldr	r3, [r7, #8]
 800e19a:	4a23      	ldr	r2, [pc, #140]	; (800e228 <USB_SetTurnaroundTime+0x128>)
 800e19c:	4293      	cmp	r3, r2
 800e19e:	d906      	bls.n	800e1ae <USB_SetTurnaroundTime+0xae>
 800e1a0:	68bb      	ldr	r3, [r7, #8]
 800e1a2:	4a22      	ldr	r2, [pc, #136]	; (800e22c <USB_SetTurnaroundTime+0x12c>)
 800e1a4:	4293      	cmp	r3, r2
 800e1a6:	d802      	bhi.n	800e1ae <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800e1a8:	2309      	movs	r3, #9
 800e1aa:	617b      	str	r3, [r7, #20]
 800e1ac:	e01a      	b.n	800e1e4 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800e1ae:	68bb      	ldr	r3, [r7, #8]
 800e1b0:	4a1e      	ldr	r2, [pc, #120]	; (800e22c <USB_SetTurnaroundTime+0x12c>)
 800e1b2:	4293      	cmp	r3, r2
 800e1b4:	d906      	bls.n	800e1c4 <USB_SetTurnaroundTime+0xc4>
 800e1b6:	68bb      	ldr	r3, [r7, #8]
 800e1b8:	4a1d      	ldr	r2, [pc, #116]	; (800e230 <USB_SetTurnaroundTime+0x130>)
 800e1ba:	4293      	cmp	r3, r2
 800e1bc:	d802      	bhi.n	800e1c4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800e1be:	2308      	movs	r3, #8
 800e1c0:	617b      	str	r3, [r7, #20]
 800e1c2:	e00f      	b.n	800e1e4 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800e1c4:	68bb      	ldr	r3, [r7, #8]
 800e1c6:	4a1a      	ldr	r2, [pc, #104]	; (800e230 <USB_SetTurnaroundTime+0x130>)
 800e1c8:	4293      	cmp	r3, r2
 800e1ca:	d906      	bls.n	800e1da <USB_SetTurnaroundTime+0xda>
 800e1cc:	68bb      	ldr	r3, [r7, #8]
 800e1ce:	4a19      	ldr	r2, [pc, #100]	; (800e234 <USB_SetTurnaroundTime+0x134>)
 800e1d0:	4293      	cmp	r3, r2
 800e1d2:	d802      	bhi.n	800e1da <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800e1d4:	2307      	movs	r3, #7
 800e1d6:	617b      	str	r3, [r7, #20]
 800e1d8:	e004      	b.n	800e1e4 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800e1da:	2306      	movs	r3, #6
 800e1dc:	617b      	str	r3, [r7, #20]
 800e1de:	e001      	b.n	800e1e4 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800e1e0:	2309      	movs	r3, #9
 800e1e2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	68db      	ldr	r3, [r3, #12]
 800e1e8:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	68da      	ldr	r2, [r3, #12]
 800e1f4:	697b      	ldr	r3, [r7, #20]
 800e1f6:	029b      	lsls	r3, r3, #10
 800e1f8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800e1fc:	431a      	orrs	r2, r3
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800e202:	2300      	movs	r3, #0
}
 800e204:	4618      	mov	r0, r3
 800e206:	371c      	adds	r7, #28
 800e208:	46bd      	mov	sp, r7
 800e20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e20e:	4770      	bx	lr
 800e210:	00d8acbf 	.word	0x00d8acbf
 800e214:	00e4e1bf 	.word	0x00e4e1bf
 800e218:	00f423ff 	.word	0x00f423ff
 800e21c:	0106737f 	.word	0x0106737f
 800e220:	011a499f 	.word	0x011a499f
 800e224:	01312cff 	.word	0x01312cff
 800e228:	014ca43f 	.word	0x014ca43f
 800e22c:	016e35ff 	.word	0x016e35ff
 800e230:	01a6ab1f 	.word	0x01a6ab1f
 800e234:	01e847ff 	.word	0x01e847ff

0800e238 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800e238:	b480      	push	{r7}
 800e23a:	b083      	sub	sp, #12
 800e23c:	af00      	add	r7, sp, #0
 800e23e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	689b      	ldr	r3, [r3, #8]
 800e244:	f043 0201 	orr.w	r2, r3, #1
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800e24c:	2300      	movs	r3, #0
}
 800e24e:	4618      	mov	r0, r3
 800e250:	370c      	adds	r7, #12
 800e252:	46bd      	mov	sp, r7
 800e254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e258:	4770      	bx	lr

0800e25a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800e25a:	b480      	push	{r7}
 800e25c:	b083      	sub	sp, #12
 800e25e:	af00      	add	r7, sp, #0
 800e260:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	689b      	ldr	r3, [r3, #8]
 800e266:	f023 0201 	bic.w	r2, r3, #1
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800e26e:	2300      	movs	r3, #0
}
 800e270:	4618      	mov	r0, r3
 800e272:	370c      	adds	r7, #12
 800e274:	46bd      	mov	sp, r7
 800e276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e27a:	4770      	bx	lr

0800e27c <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800e27c:	b580      	push	{r7, lr}
 800e27e:	b082      	sub	sp, #8
 800e280:	af00      	add	r7, sp, #0
 800e282:	6078      	str	r0, [r7, #4]
 800e284:	460b      	mov	r3, r1
 800e286:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	68db      	ldr	r3, [r3, #12]
 800e28c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800e294:	78fb      	ldrb	r3, [r7, #3]
 800e296:	2b01      	cmp	r3, #1
 800e298:	d106      	bne.n	800e2a8 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	68db      	ldr	r3, [r3, #12]
 800e29e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	60da      	str	r2, [r3, #12]
 800e2a6:	e00b      	b.n	800e2c0 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800e2a8:	78fb      	ldrb	r3, [r7, #3]
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d106      	bne.n	800e2bc <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	68db      	ldr	r3, [r3, #12]
 800e2b2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	60da      	str	r2, [r3, #12]
 800e2ba:	e001      	b.n	800e2c0 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800e2bc:	2301      	movs	r3, #1
 800e2be:	e003      	b.n	800e2c8 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800e2c0:	2032      	movs	r0, #50	; 0x32
 800e2c2:	f7f7 f889 	bl	80053d8 <HAL_Delay>

  return HAL_OK;
 800e2c6:	2300      	movs	r3, #0
}
 800e2c8:	4618      	mov	r0, r3
 800e2ca:	3708      	adds	r7, #8
 800e2cc:	46bd      	mov	sp, r7
 800e2ce:	bd80      	pop	{r7, pc}

0800e2d0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e2d0:	b084      	sub	sp, #16
 800e2d2:	b580      	push	{r7, lr}
 800e2d4:	b086      	sub	sp, #24
 800e2d6:	af00      	add	r7, sp, #0
 800e2d8:	6078      	str	r0, [r7, #4]
 800e2da:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800e2de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800e2e2:	2300      	movs	r3, #0
 800e2e4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800e2ea:	2300      	movs	r3, #0
 800e2ec:	613b      	str	r3, [r7, #16]
 800e2ee:	e009      	b.n	800e304 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800e2f0:	687a      	ldr	r2, [r7, #4]
 800e2f2:	693b      	ldr	r3, [r7, #16]
 800e2f4:	3340      	adds	r3, #64	; 0x40
 800e2f6:	009b      	lsls	r3, r3, #2
 800e2f8:	4413      	add	r3, r2
 800e2fa:	2200      	movs	r2, #0
 800e2fc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800e2fe:	693b      	ldr	r3, [r7, #16]
 800e300:	3301      	adds	r3, #1
 800e302:	613b      	str	r3, [r7, #16]
 800e304:	693b      	ldr	r3, [r7, #16]
 800e306:	2b0e      	cmp	r3, #14
 800e308:	d9f2      	bls.n	800e2f0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800e30a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d11c      	bne.n	800e34a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e316:	685b      	ldr	r3, [r3, #4]
 800e318:	68fa      	ldr	r2, [r7, #12]
 800e31a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e31e:	f043 0302 	orr.w	r3, r3, #2
 800e322:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e328:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	681b      	ldr	r3, [r3, #0]
 800e334:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	681b      	ldr	r3, [r3, #0]
 800e340:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	601a      	str	r2, [r3, #0]
 800e348:	e005      	b.n	800e356 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e34e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e35c:	461a      	mov	r2, r3
 800e35e:	2300      	movs	r3, #0
 800e360:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e368:	4619      	mov	r1, r3
 800e36a:	68fb      	ldr	r3, [r7, #12]
 800e36c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e370:	461a      	mov	r2, r3
 800e372:	680b      	ldr	r3, [r1, #0]
 800e374:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800e376:	2103      	movs	r1, #3
 800e378:	6878      	ldr	r0, [r7, #4]
 800e37a:	f000 f93d 	bl	800e5f8 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800e37e:	2110      	movs	r1, #16
 800e380:	6878      	ldr	r0, [r7, #4]
 800e382:	f000 f8f1 	bl	800e568 <USB_FlushTxFifo>
 800e386:	4603      	mov	r3, r0
 800e388:	2b00      	cmp	r3, #0
 800e38a:	d001      	beq.n	800e390 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 800e38c:	2301      	movs	r3, #1
 800e38e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800e390:	6878      	ldr	r0, [r7, #4]
 800e392:	f000 f90f 	bl	800e5b4 <USB_FlushRxFifo>
 800e396:	4603      	mov	r3, r0
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d001      	beq.n	800e3a0 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 800e39c:	2301      	movs	r3, #1
 800e39e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e3a6:	461a      	mov	r2, r3
 800e3a8:	2300      	movs	r3, #0
 800e3aa:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e3b2:	461a      	mov	r2, r3
 800e3b4:	2300      	movs	r3, #0
 800e3b6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800e3b8:	68fb      	ldr	r3, [r7, #12]
 800e3ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e3be:	461a      	mov	r2, r3
 800e3c0:	2300      	movs	r3, #0
 800e3c2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e3c4:	2300      	movs	r3, #0
 800e3c6:	613b      	str	r3, [r7, #16]
 800e3c8:	e043      	b.n	800e452 <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e3ca:	693b      	ldr	r3, [r7, #16]
 800e3cc:	015a      	lsls	r2, r3, #5
 800e3ce:	68fb      	ldr	r3, [r7, #12]
 800e3d0:	4413      	add	r3, r2
 800e3d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e3d6:	681b      	ldr	r3, [r3, #0]
 800e3d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e3dc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e3e0:	d118      	bne.n	800e414 <USB_DevInit+0x144>
    {
      if (i == 0U)
 800e3e2:	693b      	ldr	r3, [r7, #16]
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d10a      	bne.n	800e3fe <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800e3e8:	693b      	ldr	r3, [r7, #16]
 800e3ea:	015a      	lsls	r2, r3, #5
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	4413      	add	r3, r2
 800e3f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e3f4:	461a      	mov	r2, r3
 800e3f6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800e3fa:	6013      	str	r3, [r2, #0]
 800e3fc:	e013      	b.n	800e426 <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800e3fe:	693b      	ldr	r3, [r7, #16]
 800e400:	015a      	lsls	r2, r3, #5
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	4413      	add	r3, r2
 800e406:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e40a:	461a      	mov	r2, r3
 800e40c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800e410:	6013      	str	r3, [r2, #0]
 800e412:	e008      	b.n	800e426 <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800e414:	693b      	ldr	r3, [r7, #16]
 800e416:	015a      	lsls	r2, r3, #5
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	4413      	add	r3, r2
 800e41c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e420:	461a      	mov	r2, r3
 800e422:	2300      	movs	r3, #0
 800e424:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800e426:	693b      	ldr	r3, [r7, #16]
 800e428:	015a      	lsls	r2, r3, #5
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	4413      	add	r3, r2
 800e42e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e432:	461a      	mov	r2, r3
 800e434:	2300      	movs	r3, #0
 800e436:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800e438:	693b      	ldr	r3, [r7, #16]
 800e43a:	015a      	lsls	r2, r3, #5
 800e43c:	68fb      	ldr	r3, [r7, #12]
 800e43e:	4413      	add	r3, r2
 800e440:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e444:	461a      	mov	r2, r3
 800e446:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800e44a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e44c:	693b      	ldr	r3, [r7, #16]
 800e44e:	3301      	adds	r3, #1
 800e450:	613b      	str	r3, [r7, #16]
 800e452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e454:	693a      	ldr	r2, [r7, #16]
 800e456:	429a      	cmp	r2, r3
 800e458:	d3b7      	bcc.n	800e3ca <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e45a:	2300      	movs	r3, #0
 800e45c:	613b      	str	r3, [r7, #16]
 800e45e:	e043      	b.n	800e4e8 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e460:	693b      	ldr	r3, [r7, #16]
 800e462:	015a      	lsls	r2, r3, #5
 800e464:	68fb      	ldr	r3, [r7, #12]
 800e466:	4413      	add	r3, r2
 800e468:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e46c:	681b      	ldr	r3, [r3, #0]
 800e46e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e472:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e476:	d118      	bne.n	800e4aa <USB_DevInit+0x1da>
    {
      if (i == 0U)
 800e478:	693b      	ldr	r3, [r7, #16]
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d10a      	bne.n	800e494 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800e47e:	693b      	ldr	r3, [r7, #16]
 800e480:	015a      	lsls	r2, r3, #5
 800e482:	68fb      	ldr	r3, [r7, #12]
 800e484:	4413      	add	r3, r2
 800e486:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e48a:	461a      	mov	r2, r3
 800e48c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800e490:	6013      	str	r3, [r2, #0]
 800e492:	e013      	b.n	800e4bc <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800e494:	693b      	ldr	r3, [r7, #16]
 800e496:	015a      	lsls	r2, r3, #5
 800e498:	68fb      	ldr	r3, [r7, #12]
 800e49a:	4413      	add	r3, r2
 800e49c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e4a0:	461a      	mov	r2, r3
 800e4a2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800e4a6:	6013      	str	r3, [r2, #0]
 800e4a8:	e008      	b.n	800e4bc <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800e4aa:	693b      	ldr	r3, [r7, #16]
 800e4ac:	015a      	lsls	r2, r3, #5
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	4413      	add	r3, r2
 800e4b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e4b6:	461a      	mov	r2, r3
 800e4b8:	2300      	movs	r3, #0
 800e4ba:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800e4bc:	693b      	ldr	r3, [r7, #16]
 800e4be:	015a      	lsls	r2, r3, #5
 800e4c0:	68fb      	ldr	r3, [r7, #12]
 800e4c2:	4413      	add	r3, r2
 800e4c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e4c8:	461a      	mov	r2, r3
 800e4ca:	2300      	movs	r3, #0
 800e4cc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800e4ce:	693b      	ldr	r3, [r7, #16]
 800e4d0:	015a      	lsls	r2, r3, #5
 800e4d2:	68fb      	ldr	r3, [r7, #12]
 800e4d4:	4413      	add	r3, r2
 800e4d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e4da:	461a      	mov	r2, r3
 800e4dc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800e4e0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e4e2:	693b      	ldr	r3, [r7, #16]
 800e4e4:	3301      	adds	r3, #1
 800e4e6:	613b      	str	r3, [r7, #16]
 800e4e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4ea:	693a      	ldr	r2, [r7, #16]
 800e4ec:	429a      	cmp	r2, r3
 800e4ee:	d3b7      	bcc.n	800e460 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e4f6:	691b      	ldr	r3, [r3, #16]
 800e4f8:	68fa      	ldr	r2, [r7, #12]
 800e4fa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e4fe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e502:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	2200      	movs	r2, #0
 800e508:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800e510:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	699b      	ldr	r3, [r3, #24]
 800e516:	f043 0210 	orr.w	r2, r3, #16
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	699a      	ldr	r2, [r3, #24]
 800e522:	4b10      	ldr	r3, [pc, #64]	; (800e564 <USB_DevInit+0x294>)
 800e524:	4313      	orrs	r3, r2
 800e526:	687a      	ldr	r2, [r7, #4]
 800e528:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800e52a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d005      	beq.n	800e53c <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	699b      	ldr	r3, [r3, #24]
 800e534:	f043 0208 	orr.w	r2, r3, #8
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800e53c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e53e:	2b01      	cmp	r3, #1
 800e540:	d107      	bne.n	800e552 <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	699b      	ldr	r3, [r3, #24]
 800e546:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e54a:	f043 0304 	orr.w	r3, r3, #4
 800e54e:	687a      	ldr	r2, [r7, #4]
 800e550:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800e552:	7dfb      	ldrb	r3, [r7, #23]
}
 800e554:	4618      	mov	r0, r3
 800e556:	3718      	adds	r7, #24
 800e558:	46bd      	mov	sp, r7
 800e55a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e55e:	b004      	add	sp, #16
 800e560:	4770      	bx	lr
 800e562:	bf00      	nop
 800e564:	803c3800 	.word	0x803c3800

0800e568 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800e568:	b480      	push	{r7}
 800e56a:	b085      	sub	sp, #20
 800e56c:	af00      	add	r7, sp, #0
 800e56e:	6078      	str	r0, [r7, #4]
 800e570:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800e572:	2300      	movs	r3, #0
 800e574:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800e576:	683b      	ldr	r3, [r7, #0]
 800e578:	019b      	lsls	r3, r3, #6
 800e57a:	f043 0220 	orr.w	r2, r3, #32
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	3301      	adds	r3, #1
 800e586:	60fb      	str	r3, [r7, #12]
 800e588:	68fb      	ldr	r3, [r7, #12]
 800e58a:	4a09      	ldr	r2, [pc, #36]	; (800e5b0 <USB_FlushTxFifo+0x48>)
 800e58c:	4293      	cmp	r3, r2
 800e58e:	d901      	bls.n	800e594 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800e590:	2303      	movs	r3, #3
 800e592:	e006      	b.n	800e5a2 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	691b      	ldr	r3, [r3, #16]
 800e598:	f003 0320 	and.w	r3, r3, #32
 800e59c:	2b20      	cmp	r3, #32
 800e59e:	d0f0      	beq.n	800e582 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800e5a0:	2300      	movs	r3, #0
}
 800e5a2:	4618      	mov	r0, r3
 800e5a4:	3714      	adds	r7, #20
 800e5a6:	46bd      	mov	sp, r7
 800e5a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ac:	4770      	bx	lr
 800e5ae:	bf00      	nop
 800e5b0:	00030d40 	.word	0x00030d40

0800e5b4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800e5b4:	b480      	push	{r7}
 800e5b6:	b085      	sub	sp, #20
 800e5b8:	af00      	add	r7, sp, #0
 800e5ba:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800e5bc:	2300      	movs	r3, #0
 800e5be:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	2210      	movs	r2, #16
 800e5c4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	3301      	adds	r3, #1
 800e5ca:	60fb      	str	r3, [r7, #12]
 800e5cc:	68fb      	ldr	r3, [r7, #12]
 800e5ce:	4a09      	ldr	r2, [pc, #36]	; (800e5f4 <USB_FlushRxFifo+0x40>)
 800e5d0:	4293      	cmp	r3, r2
 800e5d2:	d901      	bls.n	800e5d8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800e5d4:	2303      	movs	r3, #3
 800e5d6:	e006      	b.n	800e5e6 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	691b      	ldr	r3, [r3, #16]
 800e5dc:	f003 0310 	and.w	r3, r3, #16
 800e5e0:	2b10      	cmp	r3, #16
 800e5e2:	d0f0      	beq.n	800e5c6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800e5e4:	2300      	movs	r3, #0
}
 800e5e6:	4618      	mov	r0, r3
 800e5e8:	3714      	adds	r7, #20
 800e5ea:	46bd      	mov	sp, r7
 800e5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5f0:	4770      	bx	lr
 800e5f2:	bf00      	nop
 800e5f4:	00030d40 	.word	0x00030d40

0800e5f8 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800e5f8:	b480      	push	{r7}
 800e5fa:	b085      	sub	sp, #20
 800e5fc:	af00      	add	r7, sp, #0
 800e5fe:	6078      	str	r0, [r7, #4]
 800e600:	460b      	mov	r3, r1
 800e602:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800e608:	68fb      	ldr	r3, [r7, #12]
 800e60a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e60e:	681a      	ldr	r2, [r3, #0]
 800e610:	78fb      	ldrb	r3, [r7, #3]
 800e612:	68f9      	ldr	r1, [r7, #12]
 800e614:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e618:	4313      	orrs	r3, r2
 800e61a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800e61c:	2300      	movs	r3, #0
}
 800e61e:	4618      	mov	r0, r3
 800e620:	3714      	adds	r7, #20
 800e622:	46bd      	mov	sp, r7
 800e624:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e628:	4770      	bx	lr

0800e62a <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800e62a:	b480      	push	{r7}
 800e62c:	b087      	sub	sp, #28
 800e62e:	af00      	add	r7, sp, #0
 800e630:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800e636:	693b      	ldr	r3, [r7, #16]
 800e638:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e63c:	689b      	ldr	r3, [r3, #8]
 800e63e:	f003 0306 	and.w	r3, r3, #6
 800e642:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	2b02      	cmp	r3, #2
 800e648:	d002      	beq.n	800e650 <USB_GetDevSpeed+0x26>
 800e64a:	68fb      	ldr	r3, [r7, #12]
 800e64c:	2b06      	cmp	r3, #6
 800e64e:	d102      	bne.n	800e656 <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800e650:	2302      	movs	r3, #2
 800e652:	75fb      	strb	r3, [r7, #23]
 800e654:	e001      	b.n	800e65a <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 800e656:	230f      	movs	r3, #15
 800e658:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800e65a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e65c:	4618      	mov	r0, r3
 800e65e:	371c      	adds	r7, #28
 800e660:	46bd      	mov	sp, r7
 800e662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e666:	4770      	bx	lr

0800e668 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800e668:	b480      	push	{r7}
 800e66a:	b085      	sub	sp, #20
 800e66c:	af00      	add	r7, sp, #0
 800e66e:	6078      	str	r0, [r7, #4]
 800e670:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e676:	683b      	ldr	r3, [r7, #0]
 800e678:	781b      	ldrb	r3, [r3, #0]
 800e67a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800e67c:	683b      	ldr	r3, [r7, #0]
 800e67e:	785b      	ldrb	r3, [r3, #1]
 800e680:	2b01      	cmp	r3, #1
 800e682:	d13a      	bne.n	800e6fa <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e68a:	69da      	ldr	r2, [r3, #28]
 800e68c:	683b      	ldr	r3, [r7, #0]
 800e68e:	781b      	ldrb	r3, [r3, #0]
 800e690:	f003 030f 	and.w	r3, r3, #15
 800e694:	2101      	movs	r1, #1
 800e696:	fa01 f303 	lsl.w	r3, r1, r3
 800e69a:	b29b      	uxth	r3, r3
 800e69c:	68f9      	ldr	r1, [r7, #12]
 800e69e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e6a2:	4313      	orrs	r3, r2
 800e6a4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800e6a6:	68bb      	ldr	r3, [r7, #8]
 800e6a8:	015a      	lsls	r2, r3, #5
 800e6aa:	68fb      	ldr	r3, [r7, #12]
 800e6ac:	4413      	add	r3, r2
 800e6ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e6b2:	681b      	ldr	r3, [r3, #0]
 800e6b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d155      	bne.n	800e768 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e6bc:	68bb      	ldr	r3, [r7, #8]
 800e6be:	015a      	lsls	r2, r3, #5
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	4413      	add	r3, r2
 800e6c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e6c8:	681a      	ldr	r2, [r3, #0]
 800e6ca:	683b      	ldr	r3, [r7, #0]
 800e6cc:	689b      	ldr	r3, [r3, #8]
 800e6ce:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800e6d2:	683b      	ldr	r3, [r7, #0]
 800e6d4:	78db      	ldrb	r3, [r3, #3]
 800e6d6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e6d8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800e6da:	68bb      	ldr	r3, [r7, #8]
 800e6dc:	059b      	lsls	r3, r3, #22
 800e6de:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e6e0:	4313      	orrs	r3, r2
 800e6e2:	68ba      	ldr	r2, [r7, #8]
 800e6e4:	0151      	lsls	r1, r2, #5
 800e6e6:	68fa      	ldr	r2, [r7, #12]
 800e6e8:	440a      	add	r2, r1
 800e6ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e6ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e6f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e6f6:	6013      	str	r3, [r2, #0]
 800e6f8:	e036      	b.n	800e768 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e700:	69da      	ldr	r2, [r3, #28]
 800e702:	683b      	ldr	r3, [r7, #0]
 800e704:	781b      	ldrb	r3, [r3, #0]
 800e706:	f003 030f 	and.w	r3, r3, #15
 800e70a:	2101      	movs	r1, #1
 800e70c:	fa01 f303 	lsl.w	r3, r1, r3
 800e710:	041b      	lsls	r3, r3, #16
 800e712:	68f9      	ldr	r1, [r7, #12]
 800e714:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e718:	4313      	orrs	r3, r2
 800e71a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800e71c:	68bb      	ldr	r3, [r7, #8]
 800e71e:	015a      	lsls	r2, r3, #5
 800e720:	68fb      	ldr	r3, [r7, #12]
 800e722:	4413      	add	r3, r2
 800e724:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e728:	681b      	ldr	r3, [r3, #0]
 800e72a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d11a      	bne.n	800e768 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e732:	68bb      	ldr	r3, [r7, #8]
 800e734:	015a      	lsls	r2, r3, #5
 800e736:	68fb      	ldr	r3, [r7, #12]
 800e738:	4413      	add	r3, r2
 800e73a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e73e:	681a      	ldr	r2, [r3, #0]
 800e740:	683b      	ldr	r3, [r7, #0]
 800e742:	689b      	ldr	r3, [r3, #8]
 800e744:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800e748:	683b      	ldr	r3, [r7, #0]
 800e74a:	78db      	ldrb	r3, [r3, #3]
 800e74c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e74e:	430b      	orrs	r3, r1
 800e750:	4313      	orrs	r3, r2
 800e752:	68ba      	ldr	r2, [r7, #8]
 800e754:	0151      	lsls	r1, r2, #5
 800e756:	68fa      	ldr	r2, [r7, #12]
 800e758:	440a      	add	r2, r1
 800e75a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e75e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e762:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e766:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800e768:	2300      	movs	r3, #0
}
 800e76a:	4618      	mov	r0, r3
 800e76c:	3714      	adds	r7, #20
 800e76e:	46bd      	mov	sp, r7
 800e770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e774:	4770      	bx	lr
	...

0800e778 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800e778:	b480      	push	{r7}
 800e77a:	b085      	sub	sp, #20
 800e77c:	af00      	add	r7, sp, #0
 800e77e:	6078      	str	r0, [r7, #4]
 800e780:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e786:	683b      	ldr	r3, [r7, #0]
 800e788:	781b      	ldrb	r3, [r3, #0]
 800e78a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800e78c:	683b      	ldr	r3, [r7, #0]
 800e78e:	785b      	ldrb	r3, [r3, #1]
 800e790:	2b01      	cmp	r3, #1
 800e792:	d161      	bne.n	800e858 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e794:	68bb      	ldr	r3, [r7, #8]
 800e796:	015a      	lsls	r2, r3, #5
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	4413      	add	r3, r2
 800e79c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e7a0:	681b      	ldr	r3, [r3, #0]
 800e7a2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e7a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e7aa:	d11f      	bne.n	800e7ec <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800e7ac:	68bb      	ldr	r3, [r7, #8]
 800e7ae:	015a      	lsls	r2, r3, #5
 800e7b0:	68fb      	ldr	r3, [r7, #12]
 800e7b2:	4413      	add	r3, r2
 800e7b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e7b8:	681b      	ldr	r3, [r3, #0]
 800e7ba:	68ba      	ldr	r2, [r7, #8]
 800e7bc:	0151      	lsls	r1, r2, #5
 800e7be:	68fa      	ldr	r2, [r7, #12]
 800e7c0:	440a      	add	r2, r1
 800e7c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e7c6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800e7ca:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800e7cc:	68bb      	ldr	r3, [r7, #8]
 800e7ce:	015a      	lsls	r2, r3, #5
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	4413      	add	r3, r2
 800e7d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e7d8:	681b      	ldr	r3, [r3, #0]
 800e7da:	68ba      	ldr	r2, [r7, #8]
 800e7dc:	0151      	lsls	r1, r2, #5
 800e7de:	68fa      	ldr	r2, [r7, #12]
 800e7e0:	440a      	add	r2, r1
 800e7e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e7e6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e7ea:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e7ec:	68fb      	ldr	r3, [r7, #12]
 800e7ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e7f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e7f4:	683b      	ldr	r3, [r7, #0]
 800e7f6:	781b      	ldrb	r3, [r3, #0]
 800e7f8:	f003 030f 	and.w	r3, r3, #15
 800e7fc:	2101      	movs	r1, #1
 800e7fe:	fa01 f303 	lsl.w	r3, r1, r3
 800e802:	b29b      	uxth	r3, r3
 800e804:	43db      	mvns	r3, r3
 800e806:	68f9      	ldr	r1, [r7, #12]
 800e808:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e80c:	4013      	ands	r3, r2
 800e80e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e810:	68fb      	ldr	r3, [r7, #12]
 800e812:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e816:	69da      	ldr	r2, [r3, #28]
 800e818:	683b      	ldr	r3, [r7, #0]
 800e81a:	781b      	ldrb	r3, [r3, #0]
 800e81c:	f003 030f 	and.w	r3, r3, #15
 800e820:	2101      	movs	r1, #1
 800e822:	fa01 f303 	lsl.w	r3, r1, r3
 800e826:	b29b      	uxth	r3, r3
 800e828:	43db      	mvns	r3, r3
 800e82a:	68f9      	ldr	r1, [r7, #12]
 800e82c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e830:	4013      	ands	r3, r2
 800e832:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800e834:	68bb      	ldr	r3, [r7, #8]
 800e836:	015a      	lsls	r2, r3, #5
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	4413      	add	r3, r2
 800e83c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e840:	681a      	ldr	r2, [r3, #0]
 800e842:	68bb      	ldr	r3, [r7, #8]
 800e844:	0159      	lsls	r1, r3, #5
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	440b      	add	r3, r1
 800e84a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e84e:	4619      	mov	r1, r3
 800e850:	4b35      	ldr	r3, [pc, #212]	; (800e928 <USB_DeactivateEndpoint+0x1b0>)
 800e852:	4013      	ands	r3, r2
 800e854:	600b      	str	r3, [r1, #0]
 800e856:	e060      	b.n	800e91a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e858:	68bb      	ldr	r3, [r7, #8]
 800e85a:	015a      	lsls	r2, r3, #5
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	4413      	add	r3, r2
 800e860:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e86a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e86e:	d11f      	bne.n	800e8b0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800e870:	68bb      	ldr	r3, [r7, #8]
 800e872:	015a      	lsls	r2, r3, #5
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	4413      	add	r3, r2
 800e878:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	68ba      	ldr	r2, [r7, #8]
 800e880:	0151      	lsls	r1, r2, #5
 800e882:	68fa      	ldr	r2, [r7, #12]
 800e884:	440a      	add	r2, r1
 800e886:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e88a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800e88e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800e890:	68bb      	ldr	r3, [r7, #8]
 800e892:	015a      	lsls	r2, r3, #5
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	4413      	add	r3, r2
 800e898:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e89c:	681b      	ldr	r3, [r3, #0]
 800e89e:	68ba      	ldr	r2, [r7, #8]
 800e8a0:	0151      	lsls	r1, r2, #5
 800e8a2:	68fa      	ldr	r2, [r7, #12]
 800e8a4:	440a      	add	r2, r1
 800e8a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e8aa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e8ae:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800e8b0:	68fb      	ldr	r3, [r7, #12]
 800e8b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e8b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e8b8:	683b      	ldr	r3, [r7, #0]
 800e8ba:	781b      	ldrb	r3, [r3, #0]
 800e8bc:	f003 030f 	and.w	r3, r3, #15
 800e8c0:	2101      	movs	r1, #1
 800e8c2:	fa01 f303 	lsl.w	r3, r1, r3
 800e8c6:	041b      	lsls	r3, r3, #16
 800e8c8:	43db      	mvns	r3, r3
 800e8ca:	68f9      	ldr	r1, [r7, #12]
 800e8cc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e8d0:	4013      	ands	r3, r2
 800e8d2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e8da:	69da      	ldr	r2, [r3, #28]
 800e8dc:	683b      	ldr	r3, [r7, #0]
 800e8de:	781b      	ldrb	r3, [r3, #0]
 800e8e0:	f003 030f 	and.w	r3, r3, #15
 800e8e4:	2101      	movs	r1, #1
 800e8e6:	fa01 f303 	lsl.w	r3, r1, r3
 800e8ea:	041b      	lsls	r3, r3, #16
 800e8ec:	43db      	mvns	r3, r3
 800e8ee:	68f9      	ldr	r1, [r7, #12]
 800e8f0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e8f4:	4013      	ands	r3, r2
 800e8f6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800e8f8:	68bb      	ldr	r3, [r7, #8]
 800e8fa:	015a      	lsls	r2, r3, #5
 800e8fc:	68fb      	ldr	r3, [r7, #12]
 800e8fe:	4413      	add	r3, r2
 800e900:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e904:	681a      	ldr	r2, [r3, #0]
 800e906:	68bb      	ldr	r3, [r7, #8]
 800e908:	0159      	lsls	r1, r3, #5
 800e90a:	68fb      	ldr	r3, [r7, #12]
 800e90c:	440b      	add	r3, r1
 800e90e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e912:	4619      	mov	r1, r3
 800e914:	4b05      	ldr	r3, [pc, #20]	; (800e92c <USB_DeactivateEndpoint+0x1b4>)
 800e916:	4013      	ands	r3, r2
 800e918:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800e91a:	2300      	movs	r3, #0
}
 800e91c:	4618      	mov	r0, r3
 800e91e:	3714      	adds	r7, #20
 800e920:	46bd      	mov	sp, r7
 800e922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e926:	4770      	bx	lr
 800e928:	ec337800 	.word	0xec337800
 800e92c:	eff37800 	.word	0xeff37800

0800e930 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800e930:	b580      	push	{r7, lr}
 800e932:	b086      	sub	sp, #24
 800e934:	af00      	add	r7, sp, #0
 800e936:	6078      	str	r0, [r7, #4]
 800e938:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800e93e:	683b      	ldr	r3, [r7, #0]
 800e940:	781b      	ldrb	r3, [r3, #0]
 800e942:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800e944:	683b      	ldr	r3, [r7, #0]
 800e946:	785b      	ldrb	r3, [r3, #1]
 800e948:	2b01      	cmp	r3, #1
 800e94a:	f040 810a 	bne.w	800eb62 <USB_EPStartXfer+0x232>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800e94e:	683b      	ldr	r3, [r7, #0]
 800e950:	695b      	ldr	r3, [r3, #20]
 800e952:	2b00      	cmp	r3, #0
 800e954:	d132      	bne.n	800e9bc <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e956:	693b      	ldr	r3, [r7, #16]
 800e958:	015a      	lsls	r2, r3, #5
 800e95a:	697b      	ldr	r3, [r7, #20]
 800e95c:	4413      	add	r3, r2
 800e95e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e962:	691b      	ldr	r3, [r3, #16]
 800e964:	693a      	ldr	r2, [r7, #16]
 800e966:	0151      	lsls	r1, r2, #5
 800e968:	697a      	ldr	r2, [r7, #20]
 800e96a:	440a      	add	r2, r1
 800e96c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e970:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e974:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e978:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e97a:	693b      	ldr	r3, [r7, #16]
 800e97c:	015a      	lsls	r2, r3, #5
 800e97e:	697b      	ldr	r3, [r7, #20]
 800e980:	4413      	add	r3, r2
 800e982:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e986:	691b      	ldr	r3, [r3, #16]
 800e988:	693a      	ldr	r2, [r7, #16]
 800e98a:	0151      	lsls	r1, r2, #5
 800e98c:	697a      	ldr	r2, [r7, #20]
 800e98e:	440a      	add	r2, r1
 800e990:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e994:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e998:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e99a:	693b      	ldr	r3, [r7, #16]
 800e99c:	015a      	lsls	r2, r3, #5
 800e99e:	697b      	ldr	r3, [r7, #20]
 800e9a0:	4413      	add	r3, r2
 800e9a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e9a6:	691b      	ldr	r3, [r3, #16]
 800e9a8:	693a      	ldr	r2, [r7, #16]
 800e9aa:	0151      	lsls	r1, r2, #5
 800e9ac:	697a      	ldr	r2, [r7, #20]
 800e9ae:	440a      	add	r2, r1
 800e9b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e9b4:	0cdb      	lsrs	r3, r3, #19
 800e9b6:	04db      	lsls	r3, r3, #19
 800e9b8:	6113      	str	r3, [r2, #16]
 800e9ba:	e074      	b.n	800eaa6 <USB_EPStartXfer+0x176>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e9bc:	693b      	ldr	r3, [r7, #16]
 800e9be:	015a      	lsls	r2, r3, #5
 800e9c0:	697b      	ldr	r3, [r7, #20]
 800e9c2:	4413      	add	r3, r2
 800e9c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e9c8:	691b      	ldr	r3, [r3, #16]
 800e9ca:	693a      	ldr	r2, [r7, #16]
 800e9cc:	0151      	lsls	r1, r2, #5
 800e9ce:	697a      	ldr	r2, [r7, #20]
 800e9d0:	440a      	add	r2, r1
 800e9d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e9d6:	0cdb      	lsrs	r3, r3, #19
 800e9d8:	04db      	lsls	r3, r3, #19
 800e9da:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e9dc:	693b      	ldr	r3, [r7, #16]
 800e9de:	015a      	lsls	r2, r3, #5
 800e9e0:	697b      	ldr	r3, [r7, #20]
 800e9e2:	4413      	add	r3, r2
 800e9e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e9e8:	691b      	ldr	r3, [r3, #16]
 800e9ea:	693a      	ldr	r2, [r7, #16]
 800e9ec:	0151      	lsls	r1, r2, #5
 800e9ee:	697a      	ldr	r2, [r7, #20]
 800e9f0:	440a      	add	r2, r1
 800e9f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e9f6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e9fa:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e9fe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800ea00:	693b      	ldr	r3, [r7, #16]
 800ea02:	015a      	lsls	r2, r3, #5
 800ea04:	697b      	ldr	r3, [r7, #20]
 800ea06:	4413      	add	r3, r2
 800ea08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ea0c:	691a      	ldr	r2, [r3, #16]
 800ea0e:	683b      	ldr	r3, [r7, #0]
 800ea10:	6959      	ldr	r1, [r3, #20]
 800ea12:	683b      	ldr	r3, [r7, #0]
 800ea14:	689b      	ldr	r3, [r3, #8]
 800ea16:	440b      	add	r3, r1
 800ea18:	1e59      	subs	r1, r3, #1
 800ea1a:	683b      	ldr	r3, [r7, #0]
 800ea1c:	689b      	ldr	r3, [r3, #8]
 800ea1e:	fbb1 f3f3 	udiv	r3, r1, r3
 800ea22:	04d9      	lsls	r1, r3, #19
 800ea24:	4baf      	ldr	r3, [pc, #700]	; (800ece4 <USB_EPStartXfer+0x3b4>)
 800ea26:	400b      	ands	r3, r1
 800ea28:	6939      	ldr	r1, [r7, #16]
 800ea2a:	0148      	lsls	r0, r1, #5
 800ea2c:	6979      	ldr	r1, [r7, #20]
 800ea2e:	4401      	add	r1, r0
 800ea30:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ea34:	4313      	orrs	r3, r2
 800ea36:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ea38:	693b      	ldr	r3, [r7, #16]
 800ea3a:	015a      	lsls	r2, r3, #5
 800ea3c:	697b      	ldr	r3, [r7, #20]
 800ea3e:	4413      	add	r3, r2
 800ea40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ea44:	691a      	ldr	r2, [r3, #16]
 800ea46:	683b      	ldr	r3, [r7, #0]
 800ea48:	695b      	ldr	r3, [r3, #20]
 800ea4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ea4e:	6939      	ldr	r1, [r7, #16]
 800ea50:	0148      	lsls	r0, r1, #5
 800ea52:	6979      	ldr	r1, [r7, #20]
 800ea54:	4401      	add	r1, r0
 800ea56:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ea5a:	4313      	orrs	r3, r2
 800ea5c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800ea5e:	683b      	ldr	r3, [r7, #0]
 800ea60:	78db      	ldrb	r3, [r3, #3]
 800ea62:	2b01      	cmp	r3, #1
 800ea64:	d11f      	bne.n	800eaa6 <USB_EPStartXfer+0x176>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800ea66:	693b      	ldr	r3, [r7, #16]
 800ea68:	015a      	lsls	r2, r3, #5
 800ea6a:	697b      	ldr	r3, [r7, #20]
 800ea6c:	4413      	add	r3, r2
 800ea6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ea72:	691b      	ldr	r3, [r3, #16]
 800ea74:	693a      	ldr	r2, [r7, #16]
 800ea76:	0151      	lsls	r1, r2, #5
 800ea78:	697a      	ldr	r2, [r7, #20]
 800ea7a:	440a      	add	r2, r1
 800ea7c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ea80:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800ea84:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800ea86:	693b      	ldr	r3, [r7, #16]
 800ea88:	015a      	lsls	r2, r3, #5
 800ea8a:	697b      	ldr	r3, [r7, #20]
 800ea8c:	4413      	add	r3, r2
 800ea8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ea92:	691b      	ldr	r3, [r3, #16]
 800ea94:	693a      	ldr	r2, [r7, #16]
 800ea96:	0151      	lsls	r1, r2, #5
 800ea98:	697a      	ldr	r2, [r7, #20]
 800ea9a:	440a      	add	r2, r1
 800ea9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800eaa0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800eaa4:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800eaa6:	693b      	ldr	r3, [r7, #16]
 800eaa8:	015a      	lsls	r2, r3, #5
 800eaaa:	697b      	ldr	r3, [r7, #20]
 800eaac:	4413      	add	r3, r2
 800eaae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	693a      	ldr	r2, [r7, #16]
 800eab6:	0151      	lsls	r1, r2, #5
 800eab8:	697a      	ldr	r2, [r7, #20]
 800eaba:	440a      	add	r2, r1
 800eabc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800eac0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800eac4:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800eac6:	683b      	ldr	r3, [r7, #0]
 800eac8:	78db      	ldrb	r3, [r3, #3]
 800eaca:	2b01      	cmp	r3, #1
 800eacc:	d015      	beq.n	800eafa <USB_EPStartXfer+0x1ca>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800eace:	683b      	ldr	r3, [r7, #0]
 800ead0:	695b      	ldr	r3, [r3, #20]
 800ead2:	2b00      	cmp	r3, #0
 800ead4:	f000 8100 	beq.w	800ecd8 <USB_EPStartXfer+0x3a8>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ead8:	697b      	ldr	r3, [r7, #20]
 800eada:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eade:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800eae0:	683b      	ldr	r3, [r7, #0]
 800eae2:	781b      	ldrb	r3, [r3, #0]
 800eae4:	f003 030f 	and.w	r3, r3, #15
 800eae8:	2101      	movs	r1, #1
 800eaea:	fa01 f303 	lsl.w	r3, r1, r3
 800eaee:	6979      	ldr	r1, [r7, #20]
 800eaf0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800eaf4:	4313      	orrs	r3, r2
 800eaf6:	634b      	str	r3, [r1, #52]	; 0x34
 800eaf8:	e0ee      	b.n	800ecd8 <USB_EPStartXfer+0x3a8>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800eafa:	697b      	ldr	r3, [r7, #20]
 800eafc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eb00:	689b      	ldr	r3, [r3, #8]
 800eb02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800eb06:	2b00      	cmp	r3, #0
 800eb08:	d110      	bne.n	800eb2c <USB_EPStartXfer+0x1fc>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800eb0a:	693b      	ldr	r3, [r7, #16]
 800eb0c:	015a      	lsls	r2, r3, #5
 800eb0e:	697b      	ldr	r3, [r7, #20]
 800eb10:	4413      	add	r3, r2
 800eb12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eb16:	681b      	ldr	r3, [r3, #0]
 800eb18:	693a      	ldr	r2, [r7, #16]
 800eb1a:	0151      	lsls	r1, r2, #5
 800eb1c:	697a      	ldr	r2, [r7, #20]
 800eb1e:	440a      	add	r2, r1
 800eb20:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800eb24:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800eb28:	6013      	str	r3, [r2, #0]
 800eb2a:	e00f      	b.n	800eb4c <USB_EPStartXfer+0x21c>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800eb2c:	693b      	ldr	r3, [r7, #16]
 800eb2e:	015a      	lsls	r2, r3, #5
 800eb30:	697b      	ldr	r3, [r7, #20]
 800eb32:	4413      	add	r3, r2
 800eb34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	693a      	ldr	r2, [r7, #16]
 800eb3c:	0151      	lsls	r1, r2, #5
 800eb3e:	697a      	ldr	r2, [r7, #20]
 800eb40:	440a      	add	r2, r1
 800eb42:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800eb46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800eb4a:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 800eb4c:	683b      	ldr	r3, [r7, #0]
 800eb4e:	68d9      	ldr	r1, [r3, #12]
 800eb50:	683b      	ldr	r3, [r7, #0]
 800eb52:	781a      	ldrb	r2, [r3, #0]
 800eb54:	683b      	ldr	r3, [r7, #0]
 800eb56:	695b      	ldr	r3, [r3, #20]
 800eb58:	b29b      	uxth	r3, r3
 800eb5a:	6878      	ldr	r0, [r7, #4]
 800eb5c:	f000 f9e2 	bl	800ef24 <USB_WritePacket>
 800eb60:	e0ba      	b.n	800ecd8 <USB_EPStartXfer+0x3a8>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800eb62:	693b      	ldr	r3, [r7, #16]
 800eb64:	015a      	lsls	r2, r3, #5
 800eb66:	697b      	ldr	r3, [r7, #20]
 800eb68:	4413      	add	r3, r2
 800eb6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eb6e:	691b      	ldr	r3, [r3, #16]
 800eb70:	693a      	ldr	r2, [r7, #16]
 800eb72:	0151      	lsls	r1, r2, #5
 800eb74:	697a      	ldr	r2, [r7, #20]
 800eb76:	440a      	add	r2, r1
 800eb78:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800eb7c:	0cdb      	lsrs	r3, r3, #19
 800eb7e:	04db      	lsls	r3, r3, #19
 800eb80:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800eb82:	693b      	ldr	r3, [r7, #16]
 800eb84:	015a      	lsls	r2, r3, #5
 800eb86:	697b      	ldr	r3, [r7, #20]
 800eb88:	4413      	add	r3, r2
 800eb8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eb8e:	691b      	ldr	r3, [r3, #16]
 800eb90:	693a      	ldr	r2, [r7, #16]
 800eb92:	0151      	lsls	r1, r2, #5
 800eb94:	697a      	ldr	r2, [r7, #20]
 800eb96:	440a      	add	r2, r1
 800eb98:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800eb9c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800eba0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800eba4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800eba6:	683b      	ldr	r3, [r7, #0]
 800eba8:	695b      	ldr	r3, [r3, #20]
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d123      	bne.n	800ebf6 <USB_EPStartXfer+0x2c6>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800ebae:	693b      	ldr	r3, [r7, #16]
 800ebb0:	015a      	lsls	r2, r3, #5
 800ebb2:	697b      	ldr	r3, [r7, #20]
 800ebb4:	4413      	add	r3, r2
 800ebb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ebba:	691a      	ldr	r2, [r3, #16]
 800ebbc:	683b      	ldr	r3, [r7, #0]
 800ebbe:	689b      	ldr	r3, [r3, #8]
 800ebc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ebc4:	6939      	ldr	r1, [r7, #16]
 800ebc6:	0148      	lsls	r0, r1, #5
 800ebc8:	6979      	ldr	r1, [r7, #20]
 800ebca:	4401      	add	r1, r0
 800ebcc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ebd0:	4313      	orrs	r3, r2
 800ebd2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ebd4:	693b      	ldr	r3, [r7, #16]
 800ebd6:	015a      	lsls	r2, r3, #5
 800ebd8:	697b      	ldr	r3, [r7, #20]
 800ebda:	4413      	add	r3, r2
 800ebdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ebe0:	691b      	ldr	r3, [r3, #16]
 800ebe2:	693a      	ldr	r2, [r7, #16]
 800ebe4:	0151      	lsls	r1, r2, #5
 800ebe6:	697a      	ldr	r2, [r7, #20]
 800ebe8:	440a      	add	r2, r1
 800ebea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ebee:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ebf2:	6113      	str	r3, [r2, #16]
 800ebf4:	e033      	b.n	800ec5e <USB_EPStartXfer+0x32e>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800ebf6:	683b      	ldr	r3, [r7, #0]
 800ebf8:	695a      	ldr	r2, [r3, #20]
 800ebfa:	683b      	ldr	r3, [r7, #0]
 800ebfc:	689b      	ldr	r3, [r3, #8]
 800ebfe:	4413      	add	r3, r2
 800ec00:	1e5a      	subs	r2, r3, #1
 800ec02:	683b      	ldr	r3, [r7, #0]
 800ec04:	689b      	ldr	r3, [r3, #8]
 800ec06:	fbb2 f3f3 	udiv	r3, r2, r3
 800ec0a:	81fb      	strh	r3, [r7, #14]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800ec0c:	693b      	ldr	r3, [r7, #16]
 800ec0e:	015a      	lsls	r2, r3, #5
 800ec10:	697b      	ldr	r3, [r7, #20]
 800ec12:	4413      	add	r3, r2
 800ec14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ec18:	691a      	ldr	r2, [r3, #16]
 800ec1a:	89fb      	ldrh	r3, [r7, #14]
 800ec1c:	04d9      	lsls	r1, r3, #19
 800ec1e:	4b31      	ldr	r3, [pc, #196]	; (800ece4 <USB_EPStartXfer+0x3b4>)
 800ec20:	400b      	ands	r3, r1
 800ec22:	6939      	ldr	r1, [r7, #16]
 800ec24:	0148      	lsls	r0, r1, #5
 800ec26:	6979      	ldr	r1, [r7, #20]
 800ec28:	4401      	add	r1, r0
 800ec2a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ec2e:	4313      	orrs	r3, r2
 800ec30:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800ec32:	693b      	ldr	r3, [r7, #16]
 800ec34:	015a      	lsls	r2, r3, #5
 800ec36:	697b      	ldr	r3, [r7, #20]
 800ec38:	4413      	add	r3, r2
 800ec3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ec3e:	691a      	ldr	r2, [r3, #16]
 800ec40:	683b      	ldr	r3, [r7, #0]
 800ec42:	689b      	ldr	r3, [r3, #8]
 800ec44:	89f9      	ldrh	r1, [r7, #14]
 800ec46:	fb01 f303 	mul.w	r3, r1, r3
 800ec4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ec4e:	6939      	ldr	r1, [r7, #16]
 800ec50:	0148      	lsls	r0, r1, #5
 800ec52:	6979      	ldr	r1, [r7, #20]
 800ec54:	4401      	add	r1, r0
 800ec56:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ec5a:	4313      	orrs	r3, r2
 800ec5c:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 800ec5e:	683b      	ldr	r3, [r7, #0]
 800ec60:	78db      	ldrb	r3, [r3, #3]
 800ec62:	2b01      	cmp	r3, #1
 800ec64:	d128      	bne.n	800ecb8 <USB_EPStartXfer+0x388>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ec66:	697b      	ldr	r3, [r7, #20]
 800ec68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ec6c:	689b      	ldr	r3, [r3, #8]
 800ec6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d110      	bne.n	800ec98 <USB_EPStartXfer+0x368>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800ec76:	693b      	ldr	r3, [r7, #16]
 800ec78:	015a      	lsls	r2, r3, #5
 800ec7a:	697b      	ldr	r3, [r7, #20]
 800ec7c:	4413      	add	r3, r2
 800ec7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	693a      	ldr	r2, [r7, #16]
 800ec86:	0151      	lsls	r1, r2, #5
 800ec88:	697a      	ldr	r2, [r7, #20]
 800ec8a:	440a      	add	r2, r1
 800ec8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ec90:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ec94:	6013      	str	r3, [r2, #0]
 800ec96:	e00f      	b.n	800ecb8 <USB_EPStartXfer+0x388>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800ec98:	693b      	ldr	r3, [r7, #16]
 800ec9a:	015a      	lsls	r2, r3, #5
 800ec9c:	697b      	ldr	r3, [r7, #20]
 800ec9e:	4413      	add	r3, r2
 800eca0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eca4:	681b      	ldr	r3, [r3, #0]
 800eca6:	693a      	ldr	r2, [r7, #16]
 800eca8:	0151      	lsls	r1, r2, #5
 800ecaa:	697a      	ldr	r2, [r7, #20]
 800ecac:	440a      	add	r2, r1
 800ecae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ecb2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ecb6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800ecb8:	693b      	ldr	r3, [r7, #16]
 800ecba:	015a      	lsls	r2, r3, #5
 800ecbc:	697b      	ldr	r3, [r7, #20]
 800ecbe:	4413      	add	r3, r2
 800ecc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ecc4:	681b      	ldr	r3, [r3, #0]
 800ecc6:	693a      	ldr	r2, [r7, #16]
 800ecc8:	0151      	lsls	r1, r2, #5
 800ecca:	697a      	ldr	r2, [r7, #20]
 800eccc:	440a      	add	r2, r1
 800ecce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ecd2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ecd6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ecd8:	2300      	movs	r3, #0
}
 800ecda:	4618      	mov	r0, r3
 800ecdc:	3718      	adds	r7, #24
 800ecde:	46bd      	mov	sp, r7
 800ece0:	bd80      	pop	{r7, pc}
 800ece2:	bf00      	nop
 800ece4:	1ff80000 	.word	0x1ff80000

0800ece8 <USB_EP0StartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ece8:	b480      	push	{r7}
 800ecea:	b085      	sub	sp, #20
 800ecec:	af00      	add	r7, sp, #0
 800ecee:	6078      	str	r0, [r7, #4]
 800ecf0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ecf6:	683b      	ldr	r3, [r7, #0]
 800ecf8:	781b      	ldrb	r3, [r3, #0]
 800ecfa:	60bb      	str	r3, [r7, #8]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ecfc:	683b      	ldr	r3, [r7, #0]
 800ecfe:	785b      	ldrb	r3, [r3, #1]
 800ed00:	2b01      	cmp	r3, #1
 800ed02:	f040 80ab 	bne.w	800ee5c <USB_EP0StartXfer+0x174>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ed06:	683b      	ldr	r3, [r7, #0]
 800ed08:	695b      	ldr	r3, [r3, #20]
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	d132      	bne.n	800ed74 <USB_EP0StartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ed0e:	68bb      	ldr	r3, [r7, #8]
 800ed10:	015a      	lsls	r2, r3, #5
 800ed12:	68fb      	ldr	r3, [r7, #12]
 800ed14:	4413      	add	r3, r2
 800ed16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ed1a:	691b      	ldr	r3, [r3, #16]
 800ed1c:	68ba      	ldr	r2, [r7, #8]
 800ed1e:	0151      	lsls	r1, r2, #5
 800ed20:	68fa      	ldr	r2, [r7, #12]
 800ed22:	440a      	add	r2, r1
 800ed24:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ed28:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ed2c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ed30:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ed32:	68bb      	ldr	r3, [r7, #8]
 800ed34:	015a      	lsls	r2, r3, #5
 800ed36:	68fb      	ldr	r3, [r7, #12]
 800ed38:	4413      	add	r3, r2
 800ed3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ed3e:	691b      	ldr	r3, [r3, #16]
 800ed40:	68ba      	ldr	r2, [r7, #8]
 800ed42:	0151      	lsls	r1, r2, #5
 800ed44:	68fa      	ldr	r2, [r7, #12]
 800ed46:	440a      	add	r2, r1
 800ed48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ed4c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ed50:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ed52:	68bb      	ldr	r3, [r7, #8]
 800ed54:	015a      	lsls	r2, r3, #5
 800ed56:	68fb      	ldr	r3, [r7, #12]
 800ed58:	4413      	add	r3, r2
 800ed5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ed5e:	691b      	ldr	r3, [r3, #16]
 800ed60:	68ba      	ldr	r2, [r7, #8]
 800ed62:	0151      	lsls	r1, r2, #5
 800ed64:	68fa      	ldr	r2, [r7, #12]
 800ed66:	440a      	add	r2, r1
 800ed68:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ed6c:	0cdb      	lsrs	r3, r3, #19
 800ed6e:	04db      	lsls	r3, r3, #19
 800ed70:	6113      	str	r3, [r2, #16]
 800ed72:	e04e      	b.n	800ee12 <USB_EP0StartXfer+0x12a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ed74:	68bb      	ldr	r3, [r7, #8]
 800ed76:	015a      	lsls	r2, r3, #5
 800ed78:	68fb      	ldr	r3, [r7, #12]
 800ed7a:	4413      	add	r3, r2
 800ed7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ed80:	691b      	ldr	r3, [r3, #16]
 800ed82:	68ba      	ldr	r2, [r7, #8]
 800ed84:	0151      	lsls	r1, r2, #5
 800ed86:	68fa      	ldr	r2, [r7, #12]
 800ed88:	440a      	add	r2, r1
 800ed8a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ed8e:	0cdb      	lsrs	r3, r3, #19
 800ed90:	04db      	lsls	r3, r3, #19
 800ed92:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ed94:	68bb      	ldr	r3, [r7, #8]
 800ed96:	015a      	lsls	r2, r3, #5
 800ed98:	68fb      	ldr	r3, [r7, #12]
 800ed9a:	4413      	add	r3, r2
 800ed9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eda0:	691b      	ldr	r3, [r3, #16]
 800eda2:	68ba      	ldr	r2, [r7, #8]
 800eda4:	0151      	lsls	r1, r2, #5
 800eda6:	68fa      	ldr	r2, [r7, #12]
 800eda8:	440a      	add	r2, r1
 800edaa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800edae:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800edb2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800edb6:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800edb8:	683b      	ldr	r3, [r7, #0]
 800edba:	695a      	ldr	r2, [r3, #20]
 800edbc:	683b      	ldr	r3, [r7, #0]
 800edbe:	689b      	ldr	r3, [r3, #8]
 800edc0:	429a      	cmp	r2, r3
 800edc2:	d903      	bls.n	800edcc <USB_EP0StartXfer+0xe4>
      {
        ep->xfer_len = ep->maxpacket;
 800edc4:	683b      	ldr	r3, [r7, #0]
 800edc6:	689a      	ldr	r2, [r3, #8]
 800edc8:	683b      	ldr	r3, [r7, #0]
 800edca:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800edcc:	68bb      	ldr	r3, [r7, #8]
 800edce:	015a      	lsls	r2, r3, #5
 800edd0:	68fb      	ldr	r3, [r7, #12]
 800edd2:	4413      	add	r3, r2
 800edd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800edd8:	691b      	ldr	r3, [r3, #16]
 800edda:	68ba      	ldr	r2, [r7, #8]
 800eddc:	0151      	lsls	r1, r2, #5
 800edde:	68fa      	ldr	r2, [r7, #12]
 800ede0:	440a      	add	r2, r1
 800ede2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ede6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800edea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800edec:	68bb      	ldr	r3, [r7, #8]
 800edee:	015a      	lsls	r2, r3, #5
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	4413      	add	r3, r2
 800edf4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800edf8:	691a      	ldr	r2, [r3, #16]
 800edfa:	683b      	ldr	r3, [r7, #0]
 800edfc:	695b      	ldr	r3, [r3, #20]
 800edfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ee02:	68b9      	ldr	r1, [r7, #8]
 800ee04:	0148      	lsls	r0, r1, #5
 800ee06:	68f9      	ldr	r1, [r7, #12]
 800ee08:	4401      	add	r1, r0
 800ee0a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ee0e:	4313      	orrs	r3, r2
 800ee10:	610b      	str	r3, [r1, #16]
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ee12:	68bb      	ldr	r3, [r7, #8]
 800ee14:	015a      	lsls	r2, r3, #5
 800ee16:	68fb      	ldr	r3, [r7, #12]
 800ee18:	4413      	add	r3, r2
 800ee1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ee1e:	681b      	ldr	r3, [r3, #0]
 800ee20:	68ba      	ldr	r2, [r7, #8]
 800ee22:	0151      	lsls	r1, r2, #5
 800ee24:	68fa      	ldr	r2, [r7, #12]
 800ee26:	440a      	add	r2, r1
 800ee28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ee2c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ee30:	6013      	str	r3, [r2, #0]

    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0U)
 800ee32:	683b      	ldr	r3, [r7, #0]
 800ee34:	695b      	ldr	r3, [r3, #20]
 800ee36:	2b00      	cmp	r3, #0
 800ee38:	d06d      	beq.n	800ef16 <USB_EP0StartXfer+0x22e>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ee3a:	68fb      	ldr	r3, [r7, #12]
 800ee3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ee40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ee42:	683b      	ldr	r3, [r7, #0]
 800ee44:	781b      	ldrb	r3, [r3, #0]
 800ee46:	f003 030f 	and.w	r3, r3, #15
 800ee4a:	2101      	movs	r1, #1
 800ee4c:	fa01 f303 	lsl.w	r3, r1, r3
 800ee50:	68f9      	ldr	r1, [r7, #12]
 800ee52:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ee56:	4313      	orrs	r3, r2
 800ee58:	634b      	str	r3, [r1, #52]	; 0x34
 800ee5a:	e05c      	b.n	800ef16 <USB_EP0StartXfer+0x22e>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ee5c:	68bb      	ldr	r3, [r7, #8]
 800ee5e:	015a      	lsls	r2, r3, #5
 800ee60:	68fb      	ldr	r3, [r7, #12]
 800ee62:	4413      	add	r3, r2
 800ee64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ee68:	691b      	ldr	r3, [r3, #16]
 800ee6a:	68ba      	ldr	r2, [r7, #8]
 800ee6c:	0151      	lsls	r1, r2, #5
 800ee6e:	68fa      	ldr	r2, [r7, #12]
 800ee70:	440a      	add	r2, r1
 800ee72:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ee76:	0cdb      	lsrs	r3, r3, #19
 800ee78:	04db      	lsls	r3, r3, #19
 800ee7a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ee7c:	68bb      	ldr	r3, [r7, #8]
 800ee7e:	015a      	lsls	r2, r3, #5
 800ee80:	68fb      	ldr	r3, [r7, #12]
 800ee82:	4413      	add	r3, r2
 800ee84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ee88:	691b      	ldr	r3, [r3, #16]
 800ee8a:	68ba      	ldr	r2, [r7, #8]
 800ee8c:	0151      	lsls	r1, r2, #5
 800ee8e:	68fa      	ldr	r2, [r7, #12]
 800ee90:	440a      	add	r2, r1
 800ee92:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ee96:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ee9a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ee9e:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800eea0:	683b      	ldr	r3, [r7, #0]
 800eea2:	695b      	ldr	r3, [r3, #20]
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d003      	beq.n	800eeb0 <USB_EP0StartXfer+0x1c8>
    {
      ep->xfer_len = ep->maxpacket;
 800eea8:	683b      	ldr	r3, [r7, #0]
 800eeaa:	689a      	ldr	r2, [r3, #8]
 800eeac:	683b      	ldr	r3, [r7, #0]
 800eeae:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800eeb0:	68bb      	ldr	r3, [r7, #8]
 800eeb2:	015a      	lsls	r2, r3, #5
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	4413      	add	r3, r2
 800eeb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eebc:	691b      	ldr	r3, [r3, #16]
 800eebe:	68ba      	ldr	r2, [r7, #8]
 800eec0:	0151      	lsls	r1, r2, #5
 800eec2:	68fa      	ldr	r2, [r7, #12]
 800eec4:	440a      	add	r2, r1
 800eec6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800eeca:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800eece:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800eed0:	68bb      	ldr	r3, [r7, #8]
 800eed2:	015a      	lsls	r2, r3, #5
 800eed4:	68fb      	ldr	r3, [r7, #12]
 800eed6:	4413      	add	r3, r2
 800eed8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eedc:	691a      	ldr	r2, [r3, #16]
 800eede:	683b      	ldr	r3, [r7, #0]
 800eee0:	689b      	ldr	r3, [r3, #8]
 800eee2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800eee6:	68b9      	ldr	r1, [r7, #8]
 800eee8:	0148      	lsls	r0, r1, #5
 800eeea:	68f9      	ldr	r1, [r7, #12]
 800eeec:	4401      	add	r1, r0
 800eeee:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800eef2:	4313      	orrs	r3, r2
 800eef4:	610b      	str	r3, [r1, #16]

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800eef6:	68bb      	ldr	r3, [r7, #8]
 800eef8:	015a      	lsls	r2, r3, #5
 800eefa:	68fb      	ldr	r3, [r7, #12]
 800eefc:	4413      	add	r3, r2
 800eefe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ef02:	681b      	ldr	r3, [r3, #0]
 800ef04:	68ba      	ldr	r2, [r7, #8]
 800ef06:	0151      	lsls	r1, r2, #5
 800ef08:	68fa      	ldr	r2, [r7, #12]
 800ef0a:	440a      	add	r2, r1
 800ef0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ef10:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ef14:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ef16:	2300      	movs	r3, #0
}
 800ef18:	4618      	mov	r0, r3
 800ef1a:	3714      	adds	r7, #20
 800ef1c:	46bd      	mov	sp, r7
 800ef1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef22:	4770      	bx	lr

0800ef24 <USB_WritePacket>:
  * @param  ch_ep_num  endpoint or host channel number
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len)
{
 800ef24:	b480      	push	{r7}
 800ef26:	b089      	sub	sp, #36	; 0x24
 800ef28:	af00      	add	r7, sp, #0
 800ef2a:	60f8      	str	r0, [r7, #12]
 800ef2c:	60b9      	str	r1, [r7, #8]
 800ef2e:	4611      	mov	r1, r2
 800ef30:	461a      	mov	r2, r3
 800ef32:	460b      	mov	r3, r1
 800ef34:	71fb      	strb	r3, [r7, #7]
 800ef36:	4613      	mov	r3, r2
 800ef38:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ef3a:	68fb      	ldr	r3, [r7, #12]
 800ef3c:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800ef3e:	68bb      	ldr	r3, [r7, #8]
 800ef40:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  count32b = ((uint32_t)len + 3U) / 4U;
 800ef42:	88bb      	ldrh	r3, [r7, #4]
 800ef44:	3303      	adds	r3, #3
 800ef46:	089b      	lsrs	r3, r3, #2
 800ef48:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800ef4a:	2300      	movs	r3, #0
 800ef4c:	61bb      	str	r3, [r7, #24]
 800ef4e:	e00f      	b.n	800ef70 <USB_WritePacket+0x4c>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800ef50:	79fb      	ldrb	r3, [r7, #7]
 800ef52:	031a      	lsls	r2, r3, #12
 800ef54:	697b      	ldr	r3, [r7, #20]
 800ef56:	4413      	add	r3, r2
 800ef58:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ef5c:	461a      	mov	r2, r3
 800ef5e:	69fb      	ldr	r3, [r7, #28]
 800ef60:	681b      	ldr	r3, [r3, #0]
 800ef62:	6013      	str	r3, [r2, #0]
    pSrc++;
 800ef64:	69fb      	ldr	r3, [r7, #28]
 800ef66:	3304      	adds	r3, #4
 800ef68:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800ef6a:	69bb      	ldr	r3, [r7, #24]
 800ef6c:	3301      	adds	r3, #1
 800ef6e:	61bb      	str	r3, [r7, #24]
 800ef70:	69ba      	ldr	r2, [r7, #24]
 800ef72:	693b      	ldr	r3, [r7, #16]
 800ef74:	429a      	cmp	r2, r3
 800ef76:	d3eb      	bcc.n	800ef50 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800ef78:	2300      	movs	r3, #0
}
 800ef7a:	4618      	mov	r0, r3
 800ef7c:	3724      	adds	r7, #36	; 0x24
 800ef7e:	46bd      	mov	sp, r7
 800ef80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef84:	4770      	bx	lr

0800ef86 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800ef86:	b480      	push	{r7}
 800ef88:	b089      	sub	sp, #36	; 0x24
 800ef8a:	af00      	add	r7, sp, #0
 800ef8c:	60f8      	str	r0, [r7, #12]
 800ef8e:	60b9      	str	r1, [r7, #8]
 800ef90:	4613      	mov	r3, r2
 800ef92:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ef94:	68fb      	ldr	r3, [r7, #12]
 800ef96:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800ef98:	68bb      	ldr	r3, [r7, #8]
 800ef9a:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800ef9c:	88fb      	ldrh	r3, [r7, #6]
 800ef9e:	3303      	adds	r3, #3
 800efa0:	089b      	lsrs	r3, r3, #2
 800efa2:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800efa4:	2300      	movs	r3, #0
 800efa6:	61bb      	str	r3, [r7, #24]
 800efa8:	e00b      	b.n	800efc2 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800efaa:	697b      	ldr	r3, [r7, #20]
 800efac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800efb0:	681a      	ldr	r2, [r3, #0]
 800efb2:	69fb      	ldr	r3, [r7, #28]
 800efb4:	601a      	str	r2, [r3, #0]
    pDest++;
 800efb6:	69fb      	ldr	r3, [r7, #28]
 800efb8:	3304      	adds	r3, #4
 800efba:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800efbc:	69bb      	ldr	r3, [r7, #24]
 800efbe:	3301      	adds	r3, #1
 800efc0:	61bb      	str	r3, [r7, #24]
 800efc2:	69ba      	ldr	r2, [r7, #24]
 800efc4:	693b      	ldr	r3, [r7, #16]
 800efc6:	429a      	cmp	r2, r3
 800efc8:	d3ef      	bcc.n	800efaa <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800efca:	69fb      	ldr	r3, [r7, #28]
}
 800efcc:	4618      	mov	r0, r3
 800efce:	3724      	adds	r7, #36	; 0x24
 800efd0:	46bd      	mov	sp, r7
 800efd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efd6:	4770      	bx	lr

0800efd8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800efd8:	b480      	push	{r7}
 800efda:	b085      	sub	sp, #20
 800efdc:	af00      	add	r7, sp, #0
 800efde:	6078      	str	r0, [r7, #4]
 800efe0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800efe6:	683b      	ldr	r3, [r7, #0]
 800efe8:	781b      	ldrb	r3, [r3, #0]
 800efea:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800efec:	683b      	ldr	r3, [r7, #0]
 800efee:	785b      	ldrb	r3, [r3, #1]
 800eff0:	2b01      	cmp	r3, #1
 800eff2:	d12c      	bne.n	800f04e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800eff4:	68bb      	ldr	r3, [r7, #8]
 800eff6:	015a      	lsls	r2, r3, #5
 800eff8:	68fb      	ldr	r3, [r7, #12]
 800effa:	4413      	add	r3, r2
 800effc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f000:	681b      	ldr	r3, [r3, #0]
 800f002:	2b00      	cmp	r3, #0
 800f004:	db12      	blt.n	800f02c <USB_EPSetStall+0x54>
 800f006:	68bb      	ldr	r3, [r7, #8]
 800f008:	2b00      	cmp	r3, #0
 800f00a:	d00f      	beq.n	800f02c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800f00c:	68bb      	ldr	r3, [r7, #8]
 800f00e:	015a      	lsls	r2, r3, #5
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	4413      	add	r3, r2
 800f014:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f018:	681b      	ldr	r3, [r3, #0]
 800f01a:	68ba      	ldr	r2, [r7, #8]
 800f01c:	0151      	lsls	r1, r2, #5
 800f01e:	68fa      	ldr	r2, [r7, #12]
 800f020:	440a      	add	r2, r1
 800f022:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f026:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800f02a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800f02c:	68bb      	ldr	r3, [r7, #8]
 800f02e:	015a      	lsls	r2, r3, #5
 800f030:	68fb      	ldr	r3, [r7, #12]
 800f032:	4413      	add	r3, r2
 800f034:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	68ba      	ldr	r2, [r7, #8]
 800f03c:	0151      	lsls	r1, r2, #5
 800f03e:	68fa      	ldr	r2, [r7, #12]
 800f040:	440a      	add	r2, r1
 800f042:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f046:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800f04a:	6013      	str	r3, [r2, #0]
 800f04c:	e02b      	b.n	800f0a6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f04e:	68bb      	ldr	r3, [r7, #8]
 800f050:	015a      	lsls	r2, r3, #5
 800f052:	68fb      	ldr	r3, [r7, #12]
 800f054:	4413      	add	r3, r2
 800f056:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	db12      	blt.n	800f086 <USB_EPSetStall+0xae>
 800f060:	68bb      	ldr	r3, [r7, #8]
 800f062:	2b00      	cmp	r3, #0
 800f064:	d00f      	beq.n	800f086 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800f066:	68bb      	ldr	r3, [r7, #8]
 800f068:	015a      	lsls	r2, r3, #5
 800f06a:	68fb      	ldr	r3, [r7, #12]
 800f06c:	4413      	add	r3, r2
 800f06e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f072:	681b      	ldr	r3, [r3, #0]
 800f074:	68ba      	ldr	r2, [r7, #8]
 800f076:	0151      	lsls	r1, r2, #5
 800f078:	68fa      	ldr	r2, [r7, #12]
 800f07a:	440a      	add	r2, r1
 800f07c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f080:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800f084:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800f086:	68bb      	ldr	r3, [r7, #8]
 800f088:	015a      	lsls	r2, r3, #5
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	4413      	add	r3, r2
 800f08e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	68ba      	ldr	r2, [r7, #8]
 800f096:	0151      	lsls	r1, r2, #5
 800f098:	68fa      	ldr	r2, [r7, #12]
 800f09a:	440a      	add	r2, r1
 800f09c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f0a0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800f0a4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f0a6:	2300      	movs	r3, #0
}
 800f0a8:	4618      	mov	r0, r3
 800f0aa:	3714      	adds	r7, #20
 800f0ac:	46bd      	mov	sp, r7
 800f0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0b2:	4770      	bx	lr

0800f0b4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800f0b4:	b480      	push	{r7}
 800f0b6:	b085      	sub	sp, #20
 800f0b8:	af00      	add	r7, sp, #0
 800f0ba:	6078      	str	r0, [r7, #4]
 800f0bc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f0c2:	683b      	ldr	r3, [r7, #0]
 800f0c4:	781b      	ldrb	r3, [r3, #0]
 800f0c6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800f0c8:	683b      	ldr	r3, [r7, #0]
 800f0ca:	785b      	ldrb	r3, [r3, #1]
 800f0cc:	2b01      	cmp	r3, #1
 800f0ce:	d128      	bne.n	800f122 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800f0d0:	68bb      	ldr	r3, [r7, #8]
 800f0d2:	015a      	lsls	r2, r3, #5
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	4413      	add	r3, r2
 800f0d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f0dc:	681b      	ldr	r3, [r3, #0]
 800f0de:	68ba      	ldr	r2, [r7, #8]
 800f0e0:	0151      	lsls	r1, r2, #5
 800f0e2:	68fa      	ldr	r2, [r7, #12]
 800f0e4:	440a      	add	r2, r1
 800f0e6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f0ea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f0ee:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f0f0:	683b      	ldr	r3, [r7, #0]
 800f0f2:	78db      	ldrb	r3, [r3, #3]
 800f0f4:	2b03      	cmp	r3, #3
 800f0f6:	d003      	beq.n	800f100 <USB_EPClearStall+0x4c>
 800f0f8:	683b      	ldr	r3, [r7, #0]
 800f0fa:	78db      	ldrb	r3, [r3, #3]
 800f0fc:	2b02      	cmp	r3, #2
 800f0fe:	d138      	bne.n	800f172 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f100:	68bb      	ldr	r3, [r7, #8]
 800f102:	015a      	lsls	r2, r3, #5
 800f104:	68fb      	ldr	r3, [r7, #12]
 800f106:	4413      	add	r3, r2
 800f108:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f10c:	681b      	ldr	r3, [r3, #0]
 800f10e:	68ba      	ldr	r2, [r7, #8]
 800f110:	0151      	lsls	r1, r2, #5
 800f112:	68fa      	ldr	r2, [r7, #12]
 800f114:	440a      	add	r2, r1
 800f116:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f11a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f11e:	6013      	str	r3, [r2, #0]
 800f120:	e027      	b.n	800f172 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800f122:	68bb      	ldr	r3, [r7, #8]
 800f124:	015a      	lsls	r2, r3, #5
 800f126:	68fb      	ldr	r3, [r7, #12]
 800f128:	4413      	add	r3, r2
 800f12a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f12e:	681b      	ldr	r3, [r3, #0]
 800f130:	68ba      	ldr	r2, [r7, #8]
 800f132:	0151      	lsls	r1, r2, #5
 800f134:	68fa      	ldr	r2, [r7, #12]
 800f136:	440a      	add	r2, r1
 800f138:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f13c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f140:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f142:	683b      	ldr	r3, [r7, #0]
 800f144:	78db      	ldrb	r3, [r3, #3]
 800f146:	2b03      	cmp	r3, #3
 800f148:	d003      	beq.n	800f152 <USB_EPClearStall+0x9e>
 800f14a:	683b      	ldr	r3, [r7, #0]
 800f14c:	78db      	ldrb	r3, [r3, #3]
 800f14e:	2b02      	cmp	r3, #2
 800f150:	d10f      	bne.n	800f172 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f152:	68bb      	ldr	r3, [r7, #8]
 800f154:	015a      	lsls	r2, r3, #5
 800f156:	68fb      	ldr	r3, [r7, #12]
 800f158:	4413      	add	r3, r2
 800f15a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f15e:	681b      	ldr	r3, [r3, #0]
 800f160:	68ba      	ldr	r2, [r7, #8]
 800f162:	0151      	lsls	r1, r2, #5
 800f164:	68fa      	ldr	r2, [r7, #12]
 800f166:	440a      	add	r2, r1
 800f168:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f16c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f170:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800f172:	2300      	movs	r3, #0
}
 800f174:	4618      	mov	r0, r3
 800f176:	3714      	adds	r7, #20
 800f178:	46bd      	mov	sp, r7
 800f17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f17e:	4770      	bx	lr

0800f180 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800f180:	b480      	push	{r7}
 800f182:	b085      	sub	sp, #20
 800f184:	af00      	add	r7, sp, #0
 800f186:	6078      	str	r0, [r7, #4]
 800f188:	460b      	mov	r3, r1
 800f18a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800f190:	68fb      	ldr	r3, [r7, #12]
 800f192:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f196:	681b      	ldr	r3, [r3, #0]
 800f198:	68fa      	ldr	r2, [r7, #12]
 800f19a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f19e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800f1a2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f1aa:	681a      	ldr	r2, [r3, #0]
 800f1ac:	78fb      	ldrb	r3, [r7, #3]
 800f1ae:	011b      	lsls	r3, r3, #4
 800f1b0:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800f1b4:	68f9      	ldr	r1, [r7, #12]
 800f1b6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f1ba:	4313      	orrs	r3, r2
 800f1bc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800f1be:	2300      	movs	r3, #0
}
 800f1c0:	4618      	mov	r0, r3
 800f1c2:	3714      	adds	r7, #20
 800f1c4:	46bd      	mov	sp, r7
 800f1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ca:	4770      	bx	lr

0800f1cc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800f1cc:	b580      	push	{r7, lr}
 800f1ce:	b084      	sub	sp, #16
 800f1d0:	af00      	add	r7, sp, #0
 800f1d2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f1de:	685b      	ldr	r3, [r3, #4]
 800f1e0:	68fa      	ldr	r2, [r7, #12]
 800f1e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f1e6:	f023 0302 	bic.w	r3, r3, #2
 800f1ea:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800f1ec:	2003      	movs	r0, #3
 800f1ee:	f7f6 f8f3 	bl	80053d8 <HAL_Delay>

  return HAL_OK;
 800f1f2:	2300      	movs	r3, #0
}
 800f1f4:	4618      	mov	r0, r3
 800f1f6:	3710      	adds	r7, #16
 800f1f8:	46bd      	mov	sp, r7
 800f1fa:	bd80      	pop	{r7, pc}

0800f1fc <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800f1fc:	b580      	push	{r7, lr}
 800f1fe:	b084      	sub	sp, #16
 800f200:	af00      	add	r7, sp, #0
 800f202:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f208:	68fb      	ldr	r3, [r7, #12]
 800f20a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f20e:	685b      	ldr	r3, [r3, #4]
 800f210:	68fa      	ldr	r2, [r7, #12]
 800f212:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f216:	f043 0302 	orr.w	r3, r3, #2
 800f21a:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800f21c:	2003      	movs	r0, #3
 800f21e:	f7f6 f8db 	bl	80053d8 <HAL_Delay>

  return HAL_OK;
 800f222:	2300      	movs	r3, #0
}
 800f224:	4618      	mov	r0, r3
 800f226:	3710      	adds	r7, #16
 800f228:	46bd      	mov	sp, r7
 800f22a:	bd80      	pop	{r7, pc}

0800f22c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800f22c:	b480      	push	{r7}
 800f22e:	b085      	sub	sp, #20
 800f230:	af00      	add	r7, sp, #0
 800f232:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	695b      	ldr	r3, [r3, #20]
 800f238:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	699b      	ldr	r3, [r3, #24]
 800f23e:	68fa      	ldr	r2, [r7, #12]
 800f240:	4013      	ands	r3, r2
 800f242:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800f244:	68fb      	ldr	r3, [r7, #12]
}
 800f246:	4618      	mov	r0, r3
 800f248:	3714      	adds	r7, #20
 800f24a:	46bd      	mov	sp, r7
 800f24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f250:	4770      	bx	lr

0800f252 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800f252:	b480      	push	{r7}
 800f254:	b085      	sub	sp, #20
 800f256:	af00      	add	r7, sp, #0
 800f258:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800f25e:	68fb      	ldr	r3, [r7, #12]
 800f260:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f264:	699b      	ldr	r3, [r3, #24]
 800f266:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800f268:	68fb      	ldr	r3, [r7, #12]
 800f26a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f26e:	69db      	ldr	r3, [r3, #28]
 800f270:	68ba      	ldr	r2, [r7, #8]
 800f272:	4013      	ands	r3, r2
 800f274:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800f276:	68bb      	ldr	r3, [r7, #8]
 800f278:	0c1b      	lsrs	r3, r3, #16
}
 800f27a:	4618      	mov	r0, r3
 800f27c:	3714      	adds	r7, #20
 800f27e:	46bd      	mov	sp, r7
 800f280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f284:	4770      	bx	lr

0800f286 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800f286:	b480      	push	{r7}
 800f288:	b085      	sub	sp, #20
 800f28a:	af00      	add	r7, sp, #0
 800f28c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800f292:	68fb      	ldr	r3, [r7, #12]
 800f294:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f298:	699b      	ldr	r3, [r3, #24]
 800f29a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800f29c:	68fb      	ldr	r3, [r7, #12]
 800f29e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f2a2:	69db      	ldr	r3, [r3, #28]
 800f2a4:	68ba      	ldr	r2, [r7, #8]
 800f2a6:	4013      	ands	r3, r2
 800f2a8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800f2aa:	68bb      	ldr	r3, [r7, #8]
 800f2ac:	b29b      	uxth	r3, r3
}
 800f2ae:	4618      	mov	r0, r3
 800f2b0:	3714      	adds	r7, #20
 800f2b2:	46bd      	mov	sp, r7
 800f2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2b8:	4770      	bx	lr

0800f2ba <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800f2ba:	b480      	push	{r7}
 800f2bc:	b085      	sub	sp, #20
 800f2be:	af00      	add	r7, sp, #0
 800f2c0:	6078      	str	r0, [r7, #4]
 800f2c2:	460b      	mov	r3, r1
 800f2c4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800f2ca:	78fb      	ldrb	r3, [r7, #3]
 800f2cc:	015a      	lsls	r2, r3, #5
 800f2ce:	68fb      	ldr	r3, [r7, #12]
 800f2d0:	4413      	add	r3, r2
 800f2d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f2d6:	689b      	ldr	r3, [r3, #8]
 800f2d8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800f2da:	68fb      	ldr	r3, [r7, #12]
 800f2dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f2e0:	695b      	ldr	r3, [r3, #20]
 800f2e2:	68ba      	ldr	r2, [r7, #8]
 800f2e4:	4013      	ands	r3, r2
 800f2e6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800f2e8:	68bb      	ldr	r3, [r7, #8]
}
 800f2ea:	4618      	mov	r0, r3
 800f2ec:	3714      	adds	r7, #20
 800f2ee:	46bd      	mov	sp, r7
 800f2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2f4:	4770      	bx	lr

0800f2f6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800f2f6:	b480      	push	{r7}
 800f2f8:	b087      	sub	sp, #28
 800f2fa:	af00      	add	r7, sp, #0
 800f2fc:	6078      	str	r0, [r7, #4]
 800f2fe:	460b      	mov	r3, r1
 800f300:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800f306:	697b      	ldr	r3, [r7, #20]
 800f308:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f30c:	691b      	ldr	r3, [r3, #16]
 800f30e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800f310:	697b      	ldr	r3, [r7, #20]
 800f312:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f316:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f318:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800f31a:	78fb      	ldrb	r3, [r7, #3]
 800f31c:	f003 030f 	and.w	r3, r3, #15
 800f320:	68fa      	ldr	r2, [r7, #12]
 800f322:	fa22 f303 	lsr.w	r3, r2, r3
 800f326:	01db      	lsls	r3, r3, #7
 800f328:	b2db      	uxtb	r3, r3
 800f32a:	693a      	ldr	r2, [r7, #16]
 800f32c:	4313      	orrs	r3, r2
 800f32e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800f330:	78fb      	ldrb	r3, [r7, #3]
 800f332:	015a      	lsls	r2, r3, #5
 800f334:	697b      	ldr	r3, [r7, #20]
 800f336:	4413      	add	r3, r2
 800f338:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f33c:	689b      	ldr	r3, [r3, #8]
 800f33e:	693a      	ldr	r2, [r7, #16]
 800f340:	4013      	ands	r3, r2
 800f342:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800f344:	68bb      	ldr	r3, [r7, #8]
}
 800f346:	4618      	mov	r0, r3
 800f348:	371c      	adds	r7, #28
 800f34a:	46bd      	mov	sp, r7
 800f34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f350:	4770      	bx	lr

0800f352 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800f352:	b480      	push	{r7}
 800f354:	b083      	sub	sp, #12
 800f356:	af00      	add	r7, sp, #0
 800f358:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	695b      	ldr	r3, [r3, #20]
 800f35e:	f003 0301 	and.w	r3, r3, #1
}
 800f362:	4618      	mov	r0, r3
 800f364:	370c      	adds	r7, #12
 800f366:	46bd      	mov	sp, r7
 800f368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f36c:	4770      	bx	lr

0800f36e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800f36e:	b480      	push	{r7}
 800f370:	b085      	sub	sp, #20
 800f372:	af00      	add	r7, sp, #0
 800f374:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800f37a:	68fb      	ldr	r3, [r7, #12]
 800f37c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f380:	681b      	ldr	r3, [r3, #0]
 800f382:	68fa      	ldr	r2, [r7, #12]
 800f384:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f388:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800f38c:	f023 0307 	bic.w	r3, r3, #7
 800f390:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800f392:	68fb      	ldr	r3, [r7, #12]
 800f394:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f398:	685b      	ldr	r3, [r3, #4]
 800f39a:	68fa      	ldr	r2, [r7, #12]
 800f39c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f3a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800f3a4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f3a6:	2300      	movs	r3, #0
}
 800f3a8:	4618      	mov	r0, r3
 800f3aa:	3714      	adds	r7, #20
 800f3ac:	46bd      	mov	sp, r7
 800f3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3b2:	4770      	bx	lr

0800f3b4 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 800f3b4:	b480      	push	{r7}
 800f3b6:	b085      	sub	sp, #20
 800f3b8:	af00      	add	r7, sp, #0
 800f3ba:	6078      	str	r0, [r7, #4]
 800f3bc:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	333c      	adds	r3, #60	; 0x3c
 800f3c6:	3304      	adds	r3, #4
 800f3c8:	681b      	ldr	r3, [r3, #0]
 800f3ca:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800f3cc:	68bb      	ldr	r3, [r7, #8]
 800f3ce:	4a1c      	ldr	r2, [pc, #112]	; (800f440 <USB_EP0_OutStart+0x8c>)
 800f3d0:	4293      	cmp	r3, r2
 800f3d2:	d90a      	bls.n	800f3ea <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f3d4:	68fb      	ldr	r3, [r7, #12]
 800f3d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f3e0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f3e4:	d101      	bne.n	800f3ea <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 800f3e6:	2300      	movs	r3, #0
 800f3e8:	e024      	b.n	800f434 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800f3ea:	68fb      	ldr	r3, [r7, #12]
 800f3ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f3f0:	461a      	mov	r2, r3
 800f3f2:	2300      	movs	r3, #0
 800f3f4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f3f6:	68fb      	ldr	r3, [r7, #12]
 800f3f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f3fc:	691b      	ldr	r3, [r3, #16]
 800f3fe:	68fa      	ldr	r2, [r7, #12]
 800f400:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f404:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f408:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800f40a:	68fb      	ldr	r3, [r7, #12]
 800f40c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f410:	691b      	ldr	r3, [r3, #16]
 800f412:	68fa      	ldr	r2, [r7, #12]
 800f414:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f418:	f043 0318 	orr.w	r3, r3, #24
 800f41c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800f41e:	68fb      	ldr	r3, [r7, #12]
 800f420:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f424:	691b      	ldr	r3, [r3, #16]
 800f426:	68fa      	ldr	r2, [r7, #12]
 800f428:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f42c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800f430:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 800f432:	2300      	movs	r3, #0
}
 800f434:	4618      	mov	r0, r3
 800f436:	3714      	adds	r7, #20
 800f438:	46bd      	mov	sp, r7
 800f43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f43e:	4770      	bx	lr
 800f440:	4f54300a 	.word	0x4f54300a

0800f444 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800f444:	b480      	push	{r7}
 800f446:	b085      	sub	sp, #20
 800f448:	af00      	add	r7, sp, #0
 800f44a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800f44c:	2300      	movs	r3, #0
 800f44e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800f450:	68fb      	ldr	r3, [r7, #12]
 800f452:	3301      	adds	r3, #1
 800f454:	60fb      	str	r3, [r7, #12]
 800f456:	68fb      	ldr	r3, [r7, #12]
 800f458:	4a13      	ldr	r2, [pc, #76]	; (800f4a8 <USB_CoreReset+0x64>)
 800f45a:	4293      	cmp	r3, r2
 800f45c:	d901      	bls.n	800f462 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800f45e:	2303      	movs	r3, #3
 800f460:	e01b      	b.n	800f49a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	691b      	ldr	r3, [r3, #16]
 800f466:	2b00      	cmp	r3, #0
 800f468:	daf2      	bge.n	800f450 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800f46a:	2300      	movs	r3, #0
 800f46c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	691b      	ldr	r3, [r3, #16]
 800f472:	f043 0201 	orr.w	r2, r3, #1
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800f47a:	68fb      	ldr	r3, [r7, #12]
 800f47c:	3301      	adds	r3, #1
 800f47e:	60fb      	str	r3, [r7, #12]
 800f480:	68fb      	ldr	r3, [r7, #12]
 800f482:	4a09      	ldr	r2, [pc, #36]	; (800f4a8 <USB_CoreReset+0x64>)
 800f484:	4293      	cmp	r3, r2
 800f486:	d901      	bls.n	800f48c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800f488:	2303      	movs	r3, #3
 800f48a:	e006      	b.n	800f49a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	691b      	ldr	r3, [r3, #16]
 800f490:	f003 0301 	and.w	r3, r3, #1
 800f494:	2b01      	cmp	r3, #1
 800f496:	d0f0      	beq.n	800f47a <USB_CoreReset+0x36>

  return HAL_OK;
 800f498:	2300      	movs	r3, #0
}
 800f49a:	4618      	mov	r0, r3
 800f49c:	3714      	adds	r7, #20
 800f49e:	46bd      	mov	sp, r7
 800f4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4a4:	4770      	bx	lr
 800f4a6:	bf00      	nop
 800f4a8:	00030d40 	.word	0x00030d40

0800f4ac <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f4ac:	b580      	push	{r7, lr}
 800f4ae:	b084      	sub	sp, #16
 800f4b0:	af00      	add	r7, sp, #0
 800f4b2:	6078      	str	r0, [r7, #4]
 800f4b4:	460b      	mov	r3, r1
 800f4b6:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800f4b8:	2300      	movs	r3, #0
 800f4ba:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	7c1b      	ldrb	r3, [r3, #16]
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	d115      	bne.n	800f4f0 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800f4c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f4c8:	2202      	movs	r2, #2
 800f4ca:	2181      	movs	r1, #129	; 0x81
 800f4cc:	6878      	ldr	r0, [r7, #4]
 800f4ce:	f005 f899 	bl	8014604 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	2201      	movs	r2, #1
 800f4d6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800f4d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f4dc:	2202      	movs	r2, #2
 800f4de:	2101      	movs	r1, #1
 800f4e0:	6878      	ldr	r0, [r7, #4]
 800f4e2:	f005 f88f 	bl	8014604 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	2201      	movs	r2, #1
 800f4ea:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800f4ee:	e012      	b.n	800f516 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800f4f0:	2340      	movs	r3, #64	; 0x40
 800f4f2:	2202      	movs	r2, #2
 800f4f4:	2181      	movs	r1, #129	; 0x81
 800f4f6:	6878      	ldr	r0, [r7, #4]
 800f4f8:	f005 f884 	bl	8014604 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	2201      	movs	r2, #1
 800f500:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800f502:	2340      	movs	r3, #64	; 0x40
 800f504:	2202      	movs	r2, #2
 800f506:	2101      	movs	r1, #1
 800f508:	6878      	ldr	r0, [r7, #4]
 800f50a:	f005 f87b 	bl	8014604 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	2201      	movs	r2, #1
 800f512:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800f516:	2308      	movs	r3, #8
 800f518:	2203      	movs	r2, #3
 800f51a:	2182      	movs	r1, #130	; 0x82
 800f51c:	6878      	ldr	r0, [r7, #4]
 800f51e:	f005 f871 	bl	8014604 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	2201      	movs	r2, #1
 800f526:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800f528:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800f52c:	f005 fa82 	bl	8014a34 <USBD_static_malloc>
 800f530:	4602      	mov	r2, r0
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d102      	bne.n	800f548 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800f542:	2301      	movs	r3, #1
 800f544:	73fb      	strb	r3, [r7, #15]
 800f546:	e026      	b.n	800f596 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f54e:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f556:	681b      	ldr	r3, [r3, #0]
 800f558:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800f55a:	68bb      	ldr	r3, [r7, #8]
 800f55c:	2200      	movs	r2, #0
 800f55e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800f562:	68bb      	ldr	r3, [r7, #8]
 800f564:	2200      	movs	r2, #0
 800f566:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	7c1b      	ldrb	r3, [r3, #16]
 800f56e:	2b00      	cmp	r3, #0
 800f570:	d109      	bne.n	800f586 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f572:	68bb      	ldr	r3, [r7, #8]
 800f574:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800f578:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f57c:	2101      	movs	r1, #1
 800f57e:	6878      	ldr	r0, [r7, #4]
 800f580:	f005 f9bc 	bl	80148fc <USBD_LL_PrepareReceive>
 800f584:	e007      	b.n	800f596 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f586:	68bb      	ldr	r3, [r7, #8]
 800f588:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800f58c:	2340      	movs	r3, #64	; 0x40
 800f58e:	2101      	movs	r1, #1
 800f590:	6878      	ldr	r0, [r7, #4]
 800f592:	f005 f9b3 	bl	80148fc <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800f596:	7bfb      	ldrb	r3, [r7, #15]
}
 800f598:	4618      	mov	r0, r3
 800f59a:	3710      	adds	r7, #16
 800f59c:	46bd      	mov	sp, r7
 800f59e:	bd80      	pop	{r7, pc}

0800f5a0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f5a0:	b580      	push	{r7, lr}
 800f5a2:	b084      	sub	sp, #16
 800f5a4:	af00      	add	r7, sp, #0
 800f5a6:	6078      	str	r0, [r7, #4]
 800f5a8:	460b      	mov	r3, r1
 800f5aa:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800f5ac:	2300      	movs	r3, #0
 800f5ae:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800f5b0:	2181      	movs	r1, #129	; 0x81
 800f5b2:	6878      	ldr	r0, [r7, #4]
 800f5b4:	f005 f864 	bl	8014680 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800f5b8:	687b      	ldr	r3, [r7, #4]
 800f5ba:	2200      	movs	r2, #0
 800f5bc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800f5be:	2101      	movs	r1, #1
 800f5c0:	6878      	ldr	r0, [r7, #4]
 800f5c2:	f005 f85d 	bl	8014680 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	2200      	movs	r2, #0
 800f5ca:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800f5ce:	2182      	movs	r1, #130	; 0x82
 800f5d0:	6878      	ldr	r0, [r7, #4]
 800f5d2:	f005 f855 	bl	8014680 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	2200      	movs	r2, #0
 800f5da:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	d00e      	beq.n	800f604 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f5ec:	685b      	ldr	r3, [r3, #4]
 800f5ee:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f5f6:	4618      	mov	r0, r3
 800f5f8:	f005 fa2a 	bl	8014a50 <USBD_static_free>
    pdev->pClassData = NULL;
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	2200      	movs	r2, #0
 800f600:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800f604:	7bfb      	ldrb	r3, [r7, #15]
}
 800f606:	4618      	mov	r0, r3
 800f608:	3710      	adds	r7, #16
 800f60a:	46bd      	mov	sp, r7
 800f60c:	bd80      	pop	{r7, pc}

0800f60e <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800f60e:	b580      	push	{r7, lr}
 800f610:	b086      	sub	sp, #24
 800f612:	af00      	add	r7, sp, #0
 800f614:	6078      	str	r0, [r7, #4]
 800f616:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f61e:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800f620:	2300      	movs	r3, #0
 800f622:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800f624:	2300      	movs	r3, #0
 800f626:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800f628:	2300      	movs	r3, #0
 800f62a:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f62c:	683b      	ldr	r3, [r7, #0]
 800f62e:	781b      	ldrb	r3, [r3, #0]
 800f630:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f634:	2b00      	cmp	r3, #0
 800f636:	d039      	beq.n	800f6ac <USBD_CDC_Setup+0x9e>
 800f638:	2b20      	cmp	r3, #32
 800f63a:	d17c      	bne.n	800f736 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800f63c:	683b      	ldr	r3, [r7, #0]
 800f63e:	88db      	ldrh	r3, [r3, #6]
 800f640:	2b00      	cmp	r3, #0
 800f642:	d029      	beq.n	800f698 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800f644:	683b      	ldr	r3, [r7, #0]
 800f646:	781b      	ldrb	r3, [r3, #0]
 800f648:	b25b      	sxtb	r3, r3
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	da11      	bge.n	800f672 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f654:	689b      	ldr	r3, [r3, #8]
 800f656:	683a      	ldr	r2, [r7, #0]
 800f658:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800f65a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800f65c:	683a      	ldr	r2, [r7, #0]
 800f65e:	88d2      	ldrh	r2, [r2, #6]
 800f660:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800f662:	6939      	ldr	r1, [r7, #16]
 800f664:	683b      	ldr	r3, [r7, #0]
 800f666:	88db      	ldrh	r3, [r3, #6]
 800f668:	461a      	mov	r2, r3
 800f66a:	6878      	ldr	r0, [r7, #4]
 800f66c:	f001 fa3a 	bl	8010ae4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800f670:	e068      	b.n	800f744 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 800f672:	683b      	ldr	r3, [r7, #0]
 800f674:	785a      	ldrb	r2, [r3, #1]
 800f676:	693b      	ldr	r3, [r7, #16]
 800f678:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800f67c:	683b      	ldr	r3, [r7, #0]
 800f67e:	88db      	ldrh	r3, [r3, #6]
 800f680:	b2da      	uxtb	r2, r3
 800f682:	693b      	ldr	r3, [r7, #16]
 800f684:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800f688:	6939      	ldr	r1, [r7, #16]
 800f68a:	683b      	ldr	r3, [r7, #0]
 800f68c:	88db      	ldrh	r3, [r3, #6]
 800f68e:	461a      	mov	r2, r3
 800f690:	6878      	ldr	r0, [r7, #4]
 800f692:	f001 fa55 	bl	8010b40 <USBD_CtlPrepareRx>
      break;
 800f696:	e055      	b.n	800f744 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f69e:	689b      	ldr	r3, [r3, #8]
 800f6a0:	683a      	ldr	r2, [r7, #0]
 800f6a2:	7850      	ldrb	r0, [r2, #1]
 800f6a4:	2200      	movs	r2, #0
 800f6a6:	6839      	ldr	r1, [r7, #0]
 800f6a8:	4798      	blx	r3
      break;
 800f6aa:	e04b      	b.n	800f744 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f6ac:	683b      	ldr	r3, [r7, #0]
 800f6ae:	785b      	ldrb	r3, [r3, #1]
 800f6b0:	2b0a      	cmp	r3, #10
 800f6b2:	d017      	beq.n	800f6e4 <USBD_CDC_Setup+0xd6>
 800f6b4:	2b0b      	cmp	r3, #11
 800f6b6:	d029      	beq.n	800f70c <USBD_CDC_Setup+0xfe>
 800f6b8:	2b00      	cmp	r3, #0
 800f6ba:	d133      	bne.n	800f724 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f6c2:	2b03      	cmp	r3, #3
 800f6c4:	d107      	bne.n	800f6d6 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800f6c6:	f107 030c 	add.w	r3, r7, #12
 800f6ca:	2202      	movs	r2, #2
 800f6cc:	4619      	mov	r1, r3
 800f6ce:	6878      	ldr	r0, [r7, #4]
 800f6d0:	f001 fa08 	bl	8010ae4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800f6d4:	e02e      	b.n	800f734 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800f6d6:	6839      	ldr	r1, [r7, #0]
 800f6d8:	6878      	ldr	r0, [r7, #4]
 800f6da:	f001 f998 	bl	8010a0e <USBD_CtlError>
            ret = USBD_FAIL;
 800f6de:	2302      	movs	r3, #2
 800f6e0:	75fb      	strb	r3, [r7, #23]
          break;
 800f6e2:	e027      	b.n	800f734 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f6ea:	2b03      	cmp	r3, #3
 800f6ec:	d107      	bne.n	800f6fe <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800f6ee:	f107 030f 	add.w	r3, r7, #15
 800f6f2:	2201      	movs	r2, #1
 800f6f4:	4619      	mov	r1, r3
 800f6f6:	6878      	ldr	r0, [r7, #4]
 800f6f8:	f001 f9f4 	bl	8010ae4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800f6fc:	e01a      	b.n	800f734 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800f6fe:	6839      	ldr	r1, [r7, #0]
 800f700:	6878      	ldr	r0, [r7, #4]
 800f702:	f001 f984 	bl	8010a0e <USBD_CtlError>
            ret = USBD_FAIL;
 800f706:	2302      	movs	r3, #2
 800f708:	75fb      	strb	r3, [r7, #23]
          break;
 800f70a:	e013      	b.n	800f734 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f712:	2b03      	cmp	r3, #3
 800f714:	d00d      	beq.n	800f732 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 800f716:	6839      	ldr	r1, [r7, #0]
 800f718:	6878      	ldr	r0, [r7, #4]
 800f71a:	f001 f978 	bl	8010a0e <USBD_CtlError>
            ret = USBD_FAIL;
 800f71e:	2302      	movs	r3, #2
 800f720:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800f722:	e006      	b.n	800f732 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 800f724:	6839      	ldr	r1, [r7, #0]
 800f726:	6878      	ldr	r0, [r7, #4]
 800f728:	f001 f971 	bl	8010a0e <USBD_CtlError>
          ret = USBD_FAIL;
 800f72c:	2302      	movs	r3, #2
 800f72e:	75fb      	strb	r3, [r7, #23]
          break;
 800f730:	e000      	b.n	800f734 <USBD_CDC_Setup+0x126>
          break;
 800f732:	bf00      	nop
      }
      break;
 800f734:	e006      	b.n	800f744 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 800f736:	6839      	ldr	r1, [r7, #0]
 800f738:	6878      	ldr	r0, [r7, #4]
 800f73a:	f001 f968 	bl	8010a0e <USBD_CtlError>
      ret = USBD_FAIL;
 800f73e:	2302      	movs	r3, #2
 800f740:	75fb      	strb	r3, [r7, #23]
      break;
 800f742:	bf00      	nop
  }

  return ret;
 800f744:	7dfb      	ldrb	r3, [r7, #23]
}
 800f746:	4618      	mov	r0, r3
 800f748:	3718      	adds	r7, #24
 800f74a:	46bd      	mov	sp, r7
 800f74c:	bd80      	pop	{r7, pc}

0800f74e <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f74e:	b580      	push	{r7, lr}
 800f750:	b084      	sub	sp, #16
 800f752:	af00      	add	r7, sp, #0
 800f754:	6078      	str	r0, [r7, #4]
 800f756:	460b      	mov	r3, r1
 800f758:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f760:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f768:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f770:	2b00      	cmp	r3, #0
 800f772:	d03a      	beq.n	800f7ea <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800f774:	78fa      	ldrb	r2, [r7, #3]
 800f776:	6879      	ldr	r1, [r7, #4]
 800f778:	4613      	mov	r3, r2
 800f77a:	009b      	lsls	r3, r3, #2
 800f77c:	4413      	add	r3, r2
 800f77e:	009b      	lsls	r3, r3, #2
 800f780:	440b      	add	r3, r1
 800f782:	331c      	adds	r3, #28
 800f784:	681b      	ldr	r3, [r3, #0]
 800f786:	2b00      	cmp	r3, #0
 800f788:	d029      	beq.n	800f7de <USBD_CDC_DataIn+0x90>
 800f78a:	78fa      	ldrb	r2, [r7, #3]
 800f78c:	6879      	ldr	r1, [r7, #4]
 800f78e:	4613      	mov	r3, r2
 800f790:	009b      	lsls	r3, r3, #2
 800f792:	4413      	add	r3, r2
 800f794:	009b      	lsls	r3, r3, #2
 800f796:	440b      	add	r3, r1
 800f798:	331c      	adds	r3, #28
 800f79a:	681a      	ldr	r2, [r3, #0]
 800f79c:	78f9      	ldrb	r1, [r7, #3]
 800f79e:	68b8      	ldr	r0, [r7, #8]
 800f7a0:	460b      	mov	r3, r1
 800f7a2:	00db      	lsls	r3, r3, #3
 800f7a4:	1a5b      	subs	r3, r3, r1
 800f7a6:	009b      	lsls	r3, r3, #2
 800f7a8:	4403      	add	r3, r0
 800f7aa:	3344      	adds	r3, #68	; 0x44
 800f7ac:	681b      	ldr	r3, [r3, #0]
 800f7ae:	fbb2 f1f3 	udiv	r1, r2, r3
 800f7b2:	fb03 f301 	mul.w	r3, r3, r1
 800f7b6:	1ad3      	subs	r3, r2, r3
 800f7b8:	2b00      	cmp	r3, #0
 800f7ba:	d110      	bne.n	800f7de <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800f7bc:	78fa      	ldrb	r2, [r7, #3]
 800f7be:	6879      	ldr	r1, [r7, #4]
 800f7c0:	4613      	mov	r3, r2
 800f7c2:	009b      	lsls	r3, r3, #2
 800f7c4:	4413      	add	r3, r2
 800f7c6:	009b      	lsls	r3, r3, #2
 800f7c8:	440b      	add	r3, r1
 800f7ca:	331c      	adds	r3, #28
 800f7cc:	2200      	movs	r2, #0
 800f7ce:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800f7d0:	78f9      	ldrb	r1, [r7, #3]
 800f7d2:	2300      	movs	r3, #0
 800f7d4:	2200      	movs	r2, #0
 800f7d6:	6878      	ldr	r0, [r7, #4]
 800f7d8:	f005 f856 	bl	8014888 <USBD_LL_Transmit>
 800f7dc:	e003      	b.n	800f7e6 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800f7de:	68fb      	ldr	r3, [r7, #12]
 800f7e0:	2200      	movs	r2, #0
 800f7e2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800f7e6:	2300      	movs	r3, #0
 800f7e8:	e000      	b.n	800f7ec <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800f7ea:	2302      	movs	r3, #2
  }
}
 800f7ec:	4618      	mov	r0, r3
 800f7ee:	3710      	adds	r7, #16
 800f7f0:	46bd      	mov	sp, r7
 800f7f2:	bd80      	pop	{r7, pc}

0800f7f4 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f7f4:	b580      	push	{r7, lr}
 800f7f6:	b084      	sub	sp, #16
 800f7f8:	af00      	add	r7, sp, #0
 800f7fa:	6078      	str	r0, [r7, #4]
 800f7fc:	460b      	mov	r3, r1
 800f7fe:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f806:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800f808:	78fb      	ldrb	r3, [r7, #3]
 800f80a:	4619      	mov	r1, r3
 800f80c:	6878      	ldr	r0, [r7, #4]
 800f80e:	f005 f8af 	bl	8014970 <USBD_LL_GetRxDataSize>
 800f812:	4602      	mov	r2, r0
 800f814:	68fb      	ldr	r3, [r7, #12]
 800f816:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f820:	2b00      	cmp	r3, #0
 800f822:	d00d      	beq.n	800f840 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f82a:	68db      	ldr	r3, [r3, #12]
 800f82c:	68fa      	ldr	r2, [r7, #12]
 800f82e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800f832:	68fa      	ldr	r2, [r7, #12]
 800f834:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800f838:	4611      	mov	r1, r2
 800f83a:	4798      	blx	r3

    return USBD_OK;
 800f83c:	2300      	movs	r3, #0
 800f83e:	e000      	b.n	800f842 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800f840:	2302      	movs	r3, #2
  }
}
 800f842:	4618      	mov	r0, r3
 800f844:	3710      	adds	r7, #16
 800f846:	46bd      	mov	sp, r7
 800f848:	bd80      	pop	{r7, pc}

0800f84a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800f84a:	b580      	push	{r7, lr}
 800f84c:	b084      	sub	sp, #16
 800f84e:	af00      	add	r7, sp, #0
 800f850:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f858:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f860:	2b00      	cmp	r3, #0
 800f862:	d015      	beq.n	800f890 <USBD_CDC_EP0_RxReady+0x46>
 800f864:	68fb      	ldr	r3, [r7, #12]
 800f866:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800f86a:	2bff      	cmp	r3, #255	; 0xff
 800f86c:	d010      	beq.n	800f890 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f874:	689b      	ldr	r3, [r3, #8]
 800f876:	68fa      	ldr	r2, [r7, #12]
 800f878:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800f87c:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800f87e:	68fa      	ldr	r2, [r7, #12]
 800f880:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800f884:	b292      	uxth	r2, r2
 800f886:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800f888:	68fb      	ldr	r3, [r7, #12]
 800f88a:	22ff      	movs	r2, #255	; 0xff
 800f88c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800f890:	2300      	movs	r3, #0
}
 800f892:	4618      	mov	r0, r3
 800f894:	3710      	adds	r7, #16
 800f896:	46bd      	mov	sp, r7
 800f898:	bd80      	pop	{r7, pc}
	...

0800f89c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800f89c:	b480      	push	{r7}
 800f89e:	b083      	sub	sp, #12
 800f8a0:	af00      	add	r7, sp, #0
 800f8a2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	2243      	movs	r2, #67	; 0x43
 800f8a8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800f8aa:	4b03      	ldr	r3, [pc, #12]	; (800f8b8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800f8ac:	4618      	mov	r0, r3
 800f8ae:	370c      	adds	r7, #12
 800f8b0:	46bd      	mov	sp, r7
 800f8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8b6:	4770      	bx	lr
 800f8b8:	200000ec 	.word	0x200000ec

0800f8bc <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800f8bc:	b480      	push	{r7}
 800f8be:	b083      	sub	sp, #12
 800f8c0:	af00      	add	r7, sp, #0
 800f8c2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	2243      	movs	r2, #67	; 0x43
 800f8c8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800f8ca:	4b03      	ldr	r3, [pc, #12]	; (800f8d8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800f8cc:	4618      	mov	r0, r3
 800f8ce:	370c      	adds	r7, #12
 800f8d0:	46bd      	mov	sp, r7
 800f8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8d6:	4770      	bx	lr
 800f8d8:	200000a8 	.word	0x200000a8

0800f8dc <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800f8dc:	b480      	push	{r7}
 800f8de:	b083      	sub	sp, #12
 800f8e0:	af00      	add	r7, sp, #0
 800f8e2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	2243      	movs	r2, #67	; 0x43
 800f8e8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800f8ea:	4b03      	ldr	r3, [pc, #12]	; (800f8f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800f8ec:	4618      	mov	r0, r3
 800f8ee:	370c      	adds	r7, #12
 800f8f0:	46bd      	mov	sp, r7
 800f8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8f6:	4770      	bx	lr
 800f8f8:	20000130 	.word	0x20000130

0800f8fc <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800f8fc:	b480      	push	{r7}
 800f8fe:	b083      	sub	sp, #12
 800f900:	af00      	add	r7, sp, #0
 800f902:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	220a      	movs	r2, #10
 800f908:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800f90a:	4b03      	ldr	r3, [pc, #12]	; (800f918 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800f90c:	4618      	mov	r0, r3
 800f90e:	370c      	adds	r7, #12
 800f910:	46bd      	mov	sp, r7
 800f912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f916:	4770      	bx	lr
 800f918:	20000064 	.word	0x20000064

0800f91c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800f91c:	b480      	push	{r7}
 800f91e:	b085      	sub	sp, #20
 800f920:	af00      	add	r7, sp, #0
 800f922:	6078      	str	r0, [r7, #4]
 800f924:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800f926:	2302      	movs	r3, #2
 800f928:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800f92a:	683b      	ldr	r3, [r7, #0]
 800f92c:	2b00      	cmp	r3, #0
 800f92e:	d005      	beq.n	800f93c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	683a      	ldr	r2, [r7, #0]
 800f934:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800f938:	2300      	movs	r3, #0
 800f93a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800f93c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f93e:	4618      	mov	r0, r3
 800f940:	3714      	adds	r7, #20
 800f942:	46bd      	mov	sp, r7
 800f944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f948:	4770      	bx	lr

0800f94a <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800f94a:	b480      	push	{r7}
 800f94c:	b087      	sub	sp, #28
 800f94e:	af00      	add	r7, sp, #0
 800f950:	60f8      	str	r0, [r7, #12]
 800f952:	60b9      	str	r1, [r7, #8]
 800f954:	4613      	mov	r3, r2
 800f956:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800f958:	68fb      	ldr	r3, [r7, #12]
 800f95a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f95e:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800f960:	697b      	ldr	r3, [r7, #20]
 800f962:	68ba      	ldr	r2, [r7, #8]
 800f964:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800f968:	88fa      	ldrh	r2, [r7, #6]
 800f96a:	697b      	ldr	r3, [r7, #20]
 800f96c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800f970:	2300      	movs	r3, #0
}
 800f972:	4618      	mov	r0, r3
 800f974:	371c      	adds	r7, #28
 800f976:	46bd      	mov	sp, r7
 800f978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f97c:	4770      	bx	lr

0800f97e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800f97e:	b480      	push	{r7}
 800f980:	b085      	sub	sp, #20
 800f982:	af00      	add	r7, sp, #0
 800f984:	6078      	str	r0, [r7, #4]
 800f986:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f98e:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800f990:	68fb      	ldr	r3, [r7, #12]
 800f992:	683a      	ldr	r2, [r7, #0]
 800f994:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800f998:	2300      	movs	r3, #0
}
 800f99a:	4618      	mov	r0, r3
 800f99c:	3714      	adds	r7, #20
 800f99e:	46bd      	mov	sp, r7
 800f9a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9a4:	4770      	bx	lr

0800f9a6 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800f9a6:	b580      	push	{r7, lr}
 800f9a8:	b084      	sub	sp, #16
 800f9aa:	af00      	add	r7, sp, #0
 800f9ac:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f9b4:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	d017      	beq.n	800f9f0 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	7c1b      	ldrb	r3, [r3, #16]
 800f9c4:	2b00      	cmp	r3, #0
 800f9c6:	d109      	bne.n	800f9dc <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800f9c8:	68fb      	ldr	r3, [r7, #12]
 800f9ca:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800f9ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f9d2:	2101      	movs	r1, #1
 800f9d4:	6878      	ldr	r0, [r7, #4]
 800f9d6:	f004 ff91 	bl	80148fc <USBD_LL_PrepareReceive>
 800f9da:	e007      	b.n	800f9ec <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800f9dc:	68fb      	ldr	r3, [r7, #12]
 800f9de:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800f9e2:	2340      	movs	r3, #64	; 0x40
 800f9e4:	2101      	movs	r1, #1
 800f9e6:	6878      	ldr	r0, [r7, #4]
 800f9e8:	f004 ff88 	bl	80148fc <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800f9ec:	2300      	movs	r3, #0
 800f9ee:	e000      	b.n	800f9f2 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800f9f0:	2302      	movs	r3, #2
  }
}
 800f9f2:	4618      	mov	r0, r3
 800f9f4:	3710      	adds	r7, #16
 800f9f6:	46bd      	mov	sp, r7
 800f9f8:	bd80      	pop	{r7, pc}

0800f9fa <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800f9fa:	b580      	push	{r7, lr}
 800f9fc:	b084      	sub	sp, #16
 800f9fe:	af00      	add	r7, sp, #0
 800fa00:	60f8      	str	r0, [r7, #12]
 800fa02:	60b9      	str	r1, [r7, #8]
 800fa04:	4613      	mov	r3, r2
 800fa06:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800fa08:	68fb      	ldr	r3, [r7, #12]
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d101      	bne.n	800fa12 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800fa0e:	2302      	movs	r3, #2
 800fa10:	e01a      	b.n	800fa48 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800fa12:	68fb      	ldr	r3, [r7, #12]
 800fa14:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d003      	beq.n	800fa24 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800fa1c:	68fb      	ldr	r3, [r7, #12]
 800fa1e:	2200      	movs	r2, #0
 800fa20:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800fa24:	68bb      	ldr	r3, [r7, #8]
 800fa26:	2b00      	cmp	r3, #0
 800fa28:	d003      	beq.n	800fa32 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800fa2a:	68fb      	ldr	r3, [r7, #12]
 800fa2c:	68ba      	ldr	r2, [r7, #8]
 800fa2e:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800fa32:	68fb      	ldr	r3, [r7, #12]
 800fa34:	2201      	movs	r2, #1
 800fa36:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800fa3a:	68fb      	ldr	r3, [r7, #12]
 800fa3c:	79fa      	ldrb	r2, [r7, #7]
 800fa3e:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800fa40:	68f8      	ldr	r0, [r7, #12]
 800fa42:	f004 fd61 	bl	8014508 <USBD_LL_Init>

  return USBD_OK;
 800fa46:	2300      	movs	r3, #0
}
 800fa48:	4618      	mov	r0, r3
 800fa4a:	3710      	adds	r7, #16
 800fa4c:	46bd      	mov	sp, r7
 800fa4e:	bd80      	pop	{r7, pc}

0800fa50 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800fa50:	b480      	push	{r7}
 800fa52:	b085      	sub	sp, #20
 800fa54:	af00      	add	r7, sp, #0
 800fa56:	6078      	str	r0, [r7, #4]
 800fa58:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800fa5a:	2300      	movs	r3, #0
 800fa5c:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800fa5e:	683b      	ldr	r3, [r7, #0]
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	d006      	beq.n	800fa72 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	683a      	ldr	r2, [r7, #0]
 800fa68:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800fa6c:	2300      	movs	r3, #0
 800fa6e:	73fb      	strb	r3, [r7, #15]
 800fa70:	e001      	b.n	800fa76 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800fa72:	2302      	movs	r3, #2
 800fa74:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800fa76:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa78:	4618      	mov	r0, r3
 800fa7a:	3714      	adds	r7, #20
 800fa7c:	46bd      	mov	sp, r7
 800fa7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa82:	4770      	bx	lr

0800fa84 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800fa84:	b580      	push	{r7, lr}
 800fa86:	b082      	sub	sp, #8
 800fa88:	af00      	add	r7, sp, #0
 800fa8a:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800fa8c:	6878      	ldr	r0, [r7, #4]
 800fa8e:	f004 fd87 	bl	80145a0 <USBD_LL_Start>

  return USBD_OK;
 800fa92:	2300      	movs	r3, #0
}
 800fa94:	4618      	mov	r0, r3
 800fa96:	3708      	adds	r7, #8
 800fa98:	46bd      	mov	sp, r7
 800fa9a:	bd80      	pop	{r7, pc}

0800fa9c <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800fa9c:	b480      	push	{r7}
 800fa9e:	b083      	sub	sp, #12
 800faa0:	af00      	add	r7, sp, #0
 800faa2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800faa4:	2300      	movs	r3, #0
}
 800faa6:	4618      	mov	r0, r3
 800faa8:	370c      	adds	r7, #12
 800faaa:	46bd      	mov	sp, r7
 800faac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fab0:	4770      	bx	lr

0800fab2 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800fab2:	b580      	push	{r7, lr}
 800fab4:	b084      	sub	sp, #16
 800fab6:	af00      	add	r7, sp, #0
 800fab8:	6078      	str	r0, [r7, #4]
 800faba:	460b      	mov	r3, r1
 800fabc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800fabe:	2302      	movs	r3, #2
 800fac0:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d00c      	beq.n	800fae6 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fad2:	681b      	ldr	r3, [r3, #0]
 800fad4:	78fa      	ldrb	r2, [r7, #3]
 800fad6:	4611      	mov	r1, r2
 800fad8:	6878      	ldr	r0, [r7, #4]
 800fada:	4798      	blx	r3
 800fadc:	4603      	mov	r3, r0
 800fade:	2b00      	cmp	r3, #0
 800fae0:	d101      	bne.n	800fae6 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800fae2:	2300      	movs	r3, #0
 800fae4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800fae6:	7bfb      	ldrb	r3, [r7, #15]
}
 800fae8:	4618      	mov	r0, r3
 800faea:	3710      	adds	r7, #16
 800faec:	46bd      	mov	sp, r7
 800faee:	bd80      	pop	{r7, pc}

0800faf0 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800faf0:	b580      	push	{r7, lr}
 800faf2:	b082      	sub	sp, #8
 800faf4:	af00      	add	r7, sp, #0
 800faf6:	6078      	str	r0, [r7, #4]
 800faf8:	460b      	mov	r3, r1
 800fafa:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fb02:	685b      	ldr	r3, [r3, #4]
 800fb04:	78fa      	ldrb	r2, [r7, #3]
 800fb06:	4611      	mov	r1, r2
 800fb08:	6878      	ldr	r0, [r7, #4]
 800fb0a:	4798      	blx	r3

  return USBD_OK;
 800fb0c:	2300      	movs	r3, #0
}
 800fb0e:	4618      	mov	r0, r3
 800fb10:	3708      	adds	r7, #8
 800fb12:	46bd      	mov	sp, r7
 800fb14:	bd80      	pop	{r7, pc}

0800fb16 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800fb16:	b580      	push	{r7, lr}
 800fb18:	b082      	sub	sp, #8
 800fb1a:	af00      	add	r7, sp, #0
 800fb1c:	6078      	str	r0, [r7, #4]
 800fb1e:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800fb26:	6839      	ldr	r1, [r7, #0]
 800fb28:	4618      	mov	r0, r3
 800fb2a:	f000 ff33 	bl	8010994 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	2201      	movs	r2, #1
 800fb32:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800fb3c:	461a      	mov	r2, r3
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800fb4a:	f003 031f 	and.w	r3, r3, #31
 800fb4e:	2b01      	cmp	r3, #1
 800fb50:	d00c      	beq.n	800fb6c <USBD_LL_SetupStage+0x56>
 800fb52:	2b01      	cmp	r3, #1
 800fb54:	d302      	bcc.n	800fb5c <USBD_LL_SetupStage+0x46>
 800fb56:	2b02      	cmp	r3, #2
 800fb58:	d010      	beq.n	800fb7c <USBD_LL_SetupStage+0x66>
 800fb5a:	e017      	b.n	800fb8c <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800fb62:	4619      	mov	r1, r3
 800fb64:	6878      	ldr	r0, [r7, #4]
 800fb66:	f000 fa09 	bl	800ff7c <USBD_StdDevReq>
      break;
 800fb6a:	e01a      	b.n	800fba2 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800fb72:	4619      	mov	r1, r3
 800fb74:	6878      	ldr	r0, [r7, #4]
 800fb76:	f000 fa6b 	bl	8010050 <USBD_StdItfReq>
      break;
 800fb7a:	e012      	b.n	800fba2 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800fb82:	4619      	mov	r1, r3
 800fb84:	6878      	ldr	r0, [r7, #4]
 800fb86:	f000 faa9 	bl	80100dc <USBD_StdEPReq>
      break;
 800fb8a:	e00a      	b.n	800fba2 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800fb92:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800fb96:	b2db      	uxtb	r3, r3
 800fb98:	4619      	mov	r1, r3
 800fb9a:	6878      	ldr	r0, [r7, #4]
 800fb9c:	f004 fda6 	bl	80146ec <USBD_LL_StallEP>
      break;
 800fba0:	bf00      	nop
  }

  return USBD_OK;
 800fba2:	2300      	movs	r3, #0
}
 800fba4:	4618      	mov	r0, r3
 800fba6:	3708      	adds	r7, #8
 800fba8:	46bd      	mov	sp, r7
 800fbaa:	bd80      	pop	{r7, pc}

0800fbac <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800fbac:	b580      	push	{r7, lr}
 800fbae:	b086      	sub	sp, #24
 800fbb0:	af00      	add	r7, sp, #0
 800fbb2:	60f8      	str	r0, [r7, #12]
 800fbb4:	460b      	mov	r3, r1
 800fbb6:	607a      	str	r2, [r7, #4]
 800fbb8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800fbba:	7afb      	ldrb	r3, [r7, #11]
 800fbbc:	2b00      	cmp	r3, #0
 800fbbe:	d14b      	bne.n	800fc58 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800fbc0:	68fb      	ldr	r3, [r7, #12]
 800fbc2:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800fbc6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800fbc8:	68fb      	ldr	r3, [r7, #12]
 800fbca:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800fbce:	2b03      	cmp	r3, #3
 800fbd0:	d134      	bne.n	800fc3c <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800fbd2:	697b      	ldr	r3, [r7, #20]
 800fbd4:	68da      	ldr	r2, [r3, #12]
 800fbd6:	697b      	ldr	r3, [r7, #20]
 800fbd8:	691b      	ldr	r3, [r3, #16]
 800fbda:	429a      	cmp	r2, r3
 800fbdc:	d919      	bls.n	800fc12 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800fbde:	697b      	ldr	r3, [r7, #20]
 800fbe0:	68da      	ldr	r2, [r3, #12]
 800fbe2:	697b      	ldr	r3, [r7, #20]
 800fbe4:	691b      	ldr	r3, [r3, #16]
 800fbe6:	1ad2      	subs	r2, r2, r3
 800fbe8:	697b      	ldr	r3, [r7, #20]
 800fbea:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800fbec:	697b      	ldr	r3, [r7, #20]
 800fbee:	68da      	ldr	r2, [r3, #12]
 800fbf0:	697b      	ldr	r3, [r7, #20]
 800fbf2:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800fbf4:	429a      	cmp	r2, r3
 800fbf6:	d203      	bcs.n	800fc00 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800fbf8:	697b      	ldr	r3, [r7, #20]
 800fbfa:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800fbfc:	b29b      	uxth	r3, r3
 800fbfe:	e002      	b.n	800fc06 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800fc00:	697b      	ldr	r3, [r7, #20]
 800fc02:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800fc04:	b29b      	uxth	r3, r3
 800fc06:	461a      	mov	r2, r3
 800fc08:	6879      	ldr	r1, [r7, #4]
 800fc0a:	68f8      	ldr	r0, [r7, #12]
 800fc0c:	f000 ffb6 	bl	8010b7c <USBD_CtlContinueRx>
 800fc10:	e038      	b.n	800fc84 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800fc12:	68fb      	ldr	r3, [r7, #12]
 800fc14:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fc18:	691b      	ldr	r3, [r3, #16]
 800fc1a:	2b00      	cmp	r3, #0
 800fc1c:	d00a      	beq.n	800fc34 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800fc1e:	68fb      	ldr	r3, [r7, #12]
 800fc20:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800fc24:	2b03      	cmp	r3, #3
 800fc26:	d105      	bne.n	800fc34 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800fc28:	68fb      	ldr	r3, [r7, #12]
 800fc2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fc2e:	691b      	ldr	r3, [r3, #16]
 800fc30:	68f8      	ldr	r0, [r7, #12]
 800fc32:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800fc34:	68f8      	ldr	r0, [r7, #12]
 800fc36:	f000 ffb3 	bl	8010ba0 <USBD_CtlSendStatus>
 800fc3a:	e023      	b.n	800fc84 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800fc3c:	68fb      	ldr	r3, [r7, #12]
 800fc3e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800fc42:	2b05      	cmp	r3, #5
 800fc44:	d11e      	bne.n	800fc84 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800fc46:	68fb      	ldr	r3, [r7, #12]
 800fc48:	2200      	movs	r2, #0
 800fc4a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800fc4e:	2100      	movs	r1, #0
 800fc50:	68f8      	ldr	r0, [r7, #12]
 800fc52:	f004 fd4b 	bl	80146ec <USBD_LL_StallEP>
 800fc56:	e015      	b.n	800fc84 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800fc58:	68fb      	ldr	r3, [r7, #12]
 800fc5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fc5e:	699b      	ldr	r3, [r3, #24]
 800fc60:	2b00      	cmp	r3, #0
 800fc62:	d00d      	beq.n	800fc80 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800fc64:	68fb      	ldr	r3, [r7, #12]
 800fc66:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800fc6a:	2b03      	cmp	r3, #3
 800fc6c:	d108      	bne.n	800fc80 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800fc6e:	68fb      	ldr	r3, [r7, #12]
 800fc70:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fc74:	699b      	ldr	r3, [r3, #24]
 800fc76:	7afa      	ldrb	r2, [r7, #11]
 800fc78:	4611      	mov	r1, r2
 800fc7a:	68f8      	ldr	r0, [r7, #12]
 800fc7c:	4798      	blx	r3
 800fc7e:	e001      	b.n	800fc84 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800fc80:	2302      	movs	r3, #2
 800fc82:	e000      	b.n	800fc86 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800fc84:	2300      	movs	r3, #0
}
 800fc86:	4618      	mov	r0, r3
 800fc88:	3718      	adds	r7, #24
 800fc8a:	46bd      	mov	sp, r7
 800fc8c:	bd80      	pop	{r7, pc}

0800fc8e <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800fc8e:	b580      	push	{r7, lr}
 800fc90:	b086      	sub	sp, #24
 800fc92:	af00      	add	r7, sp, #0
 800fc94:	60f8      	str	r0, [r7, #12]
 800fc96:	460b      	mov	r3, r1
 800fc98:	607a      	str	r2, [r7, #4]
 800fc9a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800fc9c:	7afb      	ldrb	r3, [r7, #11]
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	d17f      	bne.n	800fda2 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800fca2:	68fb      	ldr	r3, [r7, #12]
 800fca4:	3314      	adds	r3, #20
 800fca6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800fca8:	68fb      	ldr	r3, [r7, #12]
 800fcaa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800fcae:	2b02      	cmp	r3, #2
 800fcb0:	d15c      	bne.n	800fd6c <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800fcb2:	697b      	ldr	r3, [r7, #20]
 800fcb4:	68da      	ldr	r2, [r3, #12]
 800fcb6:	697b      	ldr	r3, [r7, #20]
 800fcb8:	691b      	ldr	r3, [r3, #16]
 800fcba:	429a      	cmp	r2, r3
 800fcbc:	d915      	bls.n	800fcea <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800fcbe:	697b      	ldr	r3, [r7, #20]
 800fcc0:	68da      	ldr	r2, [r3, #12]
 800fcc2:	697b      	ldr	r3, [r7, #20]
 800fcc4:	691b      	ldr	r3, [r3, #16]
 800fcc6:	1ad2      	subs	r2, r2, r3
 800fcc8:	697b      	ldr	r3, [r7, #20]
 800fcca:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800fccc:	697b      	ldr	r3, [r7, #20]
 800fcce:	68db      	ldr	r3, [r3, #12]
 800fcd0:	b29b      	uxth	r3, r3
 800fcd2:	461a      	mov	r2, r3
 800fcd4:	6879      	ldr	r1, [r7, #4]
 800fcd6:	68f8      	ldr	r0, [r7, #12]
 800fcd8:	f000 ff20 	bl	8010b1c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fcdc:	2300      	movs	r3, #0
 800fcde:	2200      	movs	r2, #0
 800fce0:	2100      	movs	r1, #0
 800fce2:	68f8      	ldr	r0, [r7, #12]
 800fce4:	f004 fe0a 	bl	80148fc <USBD_LL_PrepareReceive>
 800fce8:	e04e      	b.n	800fd88 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800fcea:	697b      	ldr	r3, [r7, #20]
 800fcec:	689b      	ldr	r3, [r3, #8]
 800fcee:	697a      	ldr	r2, [r7, #20]
 800fcf0:	6912      	ldr	r2, [r2, #16]
 800fcf2:	fbb3 f1f2 	udiv	r1, r3, r2
 800fcf6:	fb02 f201 	mul.w	r2, r2, r1
 800fcfa:	1a9b      	subs	r3, r3, r2
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	d11c      	bne.n	800fd3a <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800fd00:	697b      	ldr	r3, [r7, #20]
 800fd02:	689a      	ldr	r2, [r3, #8]
 800fd04:	697b      	ldr	r3, [r7, #20]
 800fd06:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800fd08:	429a      	cmp	r2, r3
 800fd0a:	d316      	bcc.n	800fd3a <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800fd0c:	697b      	ldr	r3, [r7, #20]
 800fd0e:	689a      	ldr	r2, [r3, #8]
 800fd10:	68fb      	ldr	r3, [r7, #12]
 800fd12:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800fd16:	429a      	cmp	r2, r3
 800fd18:	d20f      	bcs.n	800fd3a <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800fd1a:	2200      	movs	r2, #0
 800fd1c:	2100      	movs	r1, #0
 800fd1e:	68f8      	ldr	r0, [r7, #12]
 800fd20:	f000 fefc 	bl	8010b1c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800fd24:	68fb      	ldr	r3, [r7, #12]
 800fd26:	2200      	movs	r2, #0
 800fd28:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fd2c:	2300      	movs	r3, #0
 800fd2e:	2200      	movs	r2, #0
 800fd30:	2100      	movs	r1, #0
 800fd32:	68f8      	ldr	r0, [r7, #12]
 800fd34:	f004 fde2 	bl	80148fc <USBD_LL_PrepareReceive>
 800fd38:	e026      	b.n	800fd88 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fd40:	68db      	ldr	r3, [r3, #12]
 800fd42:	2b00      	cmp	r3, #0
 800fd44:	d00a      	beq.n	800fd5c <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800fd46:	68fb      	ldr	r3, [r7, #12]
 800fd48:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800fd4c:	2b03      	cmp	r3, #3
 800fd4e:	d105      	bne.n	800fd5c <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800fd50:	68fb      	ldr	r3, [r7, #12]
 800fd52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fd56:	68db      	ldr	r3, [r3, #12]
 800fd58:	68f8      	ldr	r0, [r7, #12]
 800fd5a:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800fd5c:	2180      	movs	r1, #128	; 0x80
 800fd5e:	68f8      	ldr	r0, [r7, #12]
 800fd60:	f004 fcc4 	bl	80146ec <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800fd64:	68f8      	ldr	r0, [r7, #12]
 800fd66:	f000 ff2e 	bl	8010bc6 <USBD_CtlReceiveStatus>
 800fd6a:	e00d      	b.n	800fd88 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800fd6c:	68fb      	ldr	r3, [r7, #12]
 800fd6e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800fd72:	2b04      	cmp	r3, #4
 800fd74:	d004      	beq.n	800fd80 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800fd76:	68fb      	ldr	r3, [r7, #12]
 800fd78:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800fd7c:	2b00      	cmp	r3, #0
 800fd7e:	d103      	bne.n	800fd88 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800fd80:	2180      	movs	r1, #128	; 0x80
 800fd82:	68f8      	ldr	r0, [r7, #12]
 800fd84:	f004 fcb2 	bl	80146ec <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800fd88:	68fb      	ldr	r3, [r7, #12]
 800fd8a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800fd8e:	2b01      	cmp	r3, #1
 800fd90:	d11d      	bne.n	800fdce <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800fd92:	68f8      	ldr	r0, [r7, #12]
 800fd94:	f7ff fe82 	bl	800fa9c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800fd98:	68fb      	ldr	r3, [r7, #12]
 800fd9a:	2200      	movs	r2, #0
 800fd9c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800fda0:	e015      	b.n	800fdce <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800fda2:	68fb      	ldr	r3, [r7, #12]
 800fda4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fda8:	695b      	ldr	r3, [r3, #20]
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	d00d      	beq.n	800fdca <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800fdae:	68fb      	ldr	r3, [r7, #12]
 800fdb0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800fdb4:	2b03      	cmp	r3, #3
 800fdb6:	d108      	bne.n	800fdca <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800fdb8:	68fb      	ldr	r3, [r7, #12]
 800fdba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fdbe:	695b      	ldr	r3, [r3, #20]
 800fdc0:	7afa      	ldrb	r2, [r7, #11]
 800fdc2:	4611      	mov	r1, r2
 800fdc4:	68f8      	ldr	r0, [r7, #12]
 800fdc6:	4798      	blx	r3
 800fdc8:	e001      	b.n	800fdce <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800fdca:	2302      	movs	r3, #2
 800fdcc:	e000      	b.n	800fdd0 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800fdce:	2300      	movs	r3, #0
}
 800fdd0:	4618      	mov	r0, r3
 800fdd2:	3718      	adds	r7, #24
 800fdd4:	46bd      	mov	sp, r7
 800fdd6:	bd80      	pop	{r7, pc}

0800fdd8 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800fdd8:	b580      	push	{r7, lr}
 800fdda:	b082      	sub	sp, #8
 800fddc:	af00      	add	r7, sp, #0
 800fdde:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800fde0:	2340      	movs	r3, #64	; 0x40
 800fde2:	2200      	movs	r2, #0
 800fde4:	2100      	movs	r1, #0
 800fde6:	6878      	ldr	r0, [r7, #4]
 800fde8:	f004 fc0c 	bl	8014604 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	2201      	movs	r2, #1
 800fdf0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	2240      	movs	r2, #64	; 0x40
 800fdf8:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800fdfc:	2340      	movs	r3, #64	; 0x40
 800fdfe:	2200      	movs	r2, #0
 800fe00:	2180      	movs	r1, #128	; 0x80
 800fe02:	6878      	ldr	r0, [r7, #4]
 800fe04:	f004 fbfe 	bl	8014604 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	2201      	movs	r2, #1
 800fe0c:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	2240      	movs	r2, #64	; 0x40
 800fe12:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	2201      	movs	r2, #1
 800fe18:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	2200      	movs	r2, #0
 800fe20:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	2200      	movs	r2, #0
 800fe28:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	2200      	movs	r2, #0
 800fe2e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fe38:	2b00      	cmp	r3, #0
 800fe3a:	d009      	beq.n	800fe50 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fe42:	685b      	ldr	r3, [r3, #4]
 800fe44:	687a      	ldr	r2, [r7, #4]
 800fe46:	6852      	ldr	r2, [r2, #4]
 800fe48:	b2d2      	uxtb	r2, r2
 800fe4a:	4611      	mov	r1, r2
 800fe4c:	6878      	ldr	r0, [r7, #4]
 800fe4e:	4798      	blx	r3
  }

  return USBD_OK;
 800fe50:	2300      	movs	r3, #0
}
 800fe52:	4618      	mov	r0, r3
 800fe54:	3708      	adds	r7, #8
 800fe56:	46bd      	mov	sp, r7
 800fe58:	bd80      	pop	{r7, pc}

0800fe5a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800fe5a:	b480      	push	{r7}
 800fe5c:	b083      	sub	sp, #12
 800fe5e:	af00      	add	r7, sp, #0
 800fe60:	6078      	str	r0, [r7, #4]
 800fe62:	460b      	mov	r3, r1
 800fe64:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	78fa      	ldrb	r2, [r7, #3]
 800fe6a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800fe6c:	2300      	movs	r3, #0
}
 800fe6e:	4618      	mov	r0, r3
 800fe70:	370c      	adds	r7, #12
 800fe72:	46bd      	mov	sp, r7
 800fe74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe78:	4770      	bx	lr

0800fe7a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800fe7a:	b480      	push	{r7}
 800fe7c:	b083      	sub	sp, #12
 800fe7e:	af00      	add	r7, sp, #0
 800fe80:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	2204      	movs	r2, #4
 800fe92:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800fe96:	2300      	movs	r3, #0
}
 800fe98:	4618      	mov	r0, r3
 800fe9a:	370c      	adds	r7, #12
 800fe9c:	46bd      	mov	sp, r7
 800fe9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fea2:	4770      	bx	lr

0800fea4 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800fea4:	b480      	push	{r7}
 800fea6:	b083      	sub	sp, #12
 800fea8:	af00      	add	r7, sp, #0
 800feaa:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800feb2:	2b04      	cmp	r3, #4
 800feb4:	d105      	bne.n	800fec2 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800fec2:	2300      	movs	r3, #0
}
 800fec4:	4618      	mov	r0, r3
 800fec6:	370c      	adds	r7, #12
 800fec8:	46bd      	mov	sp, r7
 800feca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fece:	4770      	bx	lr

0800fed0 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800fed0:	b580      	push	{r7, lr}
 800fed2:	b082      	sub	sp, #8
 800fed4:	af00      	add	r7, sp, #0
 800fed6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fede:	2b03      	cmp	r3, #3
 800fee0:	d10b      	bne.n	800fefa <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fee8:	69db      	ldr	r3, [r3, #28]
 800feea:	2b00      	cmp	r3, #0
 800feec:	d005      	beq.n	800fefa <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fef4:	69db      	ldr	r3, [r3, #28]
 800fef6:	6878      	ldr	r0, [r7, #4]
 800fef8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800fefa:	2300      	movs	r3, #0
}
 800fefc:	4618      	mov	r0, r3
 800fefe:	3708      	adds	r7, #8
 800ff00:	46bd      	mov	sp, r7
 800ff02:	bd80      	pop	{r7, pc}

0800ff04 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ff04:	b480      	push	{r7}
 800ff06:	b083      	sub	sp, #12
 800ff08:	af00      	add	r7, sp, #0
 800ff0a:	6078      	str	r0, [r7, #4]
 800ff0c:	460b      	mov	r3, r1
 800ff0e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800ff10:	2300      	movs	r3, #0
}
 800ff12:	4618      	mov	r0, r3
 800ff14:	370c      	adds	r7, #12
 800ff16:	46bd      	mov	sp, r7
 800ff18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff1c:	4770      	bx	lr

0800ff1e <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800ff1e:	b480      	push	{r7}
 800ff20:	b083      	sub	sp, #12
 800ff22:	af00      	add	r7, sp, #0
 800ff24:	6078      	str	r0, [r7, #4]
 800ff26:	460b      	mov	r3, r1
 800ff28:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800ff2a:	2300      	movs	r3, #0
}
 800ff2c:	4618      	mov	r0, r3
 800ff2e:	370c      	adds	r7, #12
 800ff30:	46bd      	mov	sp, r7
 800ff32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff36:	4770      	bx	lr

0800ff38 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800ff38:	b480      	push	{r7}
 800ff3a:	b083      	sub	sp, #12
 800ff3c:	af00      	add	r7, sp, #0
 800ff3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ff40:	2300      	movs	r3, #0
}
 800ff42:	4618      	mov	r0, r3
 800ff44:	370c      	adds	r7, #12
 800ff46:	46bd      	mov	sp, r7
 800ff48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff4c:	4770      	bx	lr

0800ff4e <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800ff4e:	b580      	push	{r7, lr}
 800ff50:	b082      	sub	sp, #8
 800ff52:	af00      	add	r7, sp, #0
 800ff54:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	2201      	movs	r2, #1
 800ff5a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ff64:	685b      	ldr	r3, [r3, #4]
 800ff66:	687a      	ldr	r2, [r7, #4]
 800ff68:	6852      	ldr	r2, [r2, #4]
 800ff6a:	b2d2      	uxtb	r2, r2
 800ff6c:	4611      	mov	r1, r2
 800ff6e:	6878      	ldr	r0, [r7, #4]
 800ff70:	4798      	blx	r3

  return USBD_OK;
 800ff72:	2300      	movs	r3, #0
}
 800ff74:	4618      	mov	r0, r3
 800ff76:	3708      	adds	r7, #8
 800ff78:	46bd      	mov	sp, r7
 800ff7a:	bd80      	pop	{r7, pc}

0800ff7c <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800ff7c:	b580      	push	{r7, lr}
 800ff7e:	b084      	sub	sp, #16
 800ff80:	af00      	add	r7, sp, #0
 800ff82:	6078      	str	r0, [r7, #4]
 800ff84:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ff86:	2300      	movs	r3, #0
 800ff88:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ff8a:	683b      	ldr	r3, [r7, #0]
 800ff8c:	781b      	ldrb	r3, [r3, #0]
 800ff8e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ff92:	2b20      	cmp	r3, #32
 800ff94:	d004      	beq.n	800ffa0 <USBD_StdDevReq+0x24>
 800ff96:	2b40      	cmp	r3, #64	; 0x40
 800ff98:	d002      	beq.n	800ffa0 <USBD_StdDevReq+0x24>
 800ff9a:	2b00      	cmp	r3, #0
 800ff9c:	d008      	beq.n	800ffb0 <USBD_StdDevReq+0x34>
 800ff9e:	e04c      	b.n	801003a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ffa6:	689b      	ldr	r3, [r3, #8]
 800ffa8:	6839      	ldr	r1, [r7, #0]
 800ffaa:	6878      	ldr	r0, [r7, #4]
 800ffac:	4798      	blx	r3
      break;
 800ffae:	e049      	b.n	8010044 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ffb0:	683b      	ldr	r3, [r7, #0]
 800ffb2:	785b      	ldrb	r3, [r3, #1]
 800ffb4:	2b09      	cmp	r3, #9
 800ffb6:	d83a      	bhi.n	801002e <USBD_StdDevReq+0xb2>
 800ffb8:	a201      	add	r2, pc, #4	; (adr r2, 800ffc0 <USBD_StdDevReq+0x44>)
 800ffba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ffbe:	bf00      	nop
 800ffc0:	08010011 	.word	0x08010011
 800ffc4:	08010025 	.word	0x08010025
 800ffc8:	0801002f 	.word	0x0801002f
 800ffcc:	0801001b 	.word	0x0801001b
 800ffd0:	0801002f 	.word	0x0801002f
 800ffd4:	0800fff3 	.word	0x0800fff3
 800ffd8:	0800ffe9 	.word	0x0800ffe9
 800ffdc:	0801002f 	.word	0x0801002f
 800ffe0:	08010007 	.word	0x08010007
 800ffe4:	0800fffd 	.word	0x0800fffd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800ffe8:	6839      	ldr	r1, [r7, #0]
 800ffea:	6878      	ldr	r0, [r7, #4]
 800ffec:	f000 f9d4 	bl	8010398 <USBD_GetDescriptor>
          break;
 800fff0:	e022      	b.n	8010038 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800fff2:	6839      	ldr	r1, [r7, #0]
 800fff4:	6878      	ldr	r0, [r7, #4]
 800fff6:	f000 fb61 	bl	80106bc <USBD_SetAddress>
          break;
 800fffa:	e01d      	b.n	8010038 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800fffc:	6839      	ldr	r1, [r7, #0]
 800fffe:	6878      	ldr	r0, [r7, #4]
 8010000:	f000 fb9e 	bl	8010740 <USBD_SetConfig>
          break;
 8010004:	e018      	b.n	8010038 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8010006:	6839      	ldr	r1, [r7, #0]
 8010008:	6878      	ldr	r0, [r7, #4]
 801000a:	f000 fc27 	bl	801085c <USBD_GetConfig>
          break;
 801000e:	e013      	b.n	8010038 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8010010:	6839      	ldr	r1, [r7, #0]
 8010012:	6878      	ldr	r0, [r7, #4]
 8010014:	f000 fc56 	bl	80108c4 <USBD_GetStatus>
          break;
 8010018:	e00e      	b.n	8010038 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801001a:	6839      	ldr	r1, [r7, #0]
 801001c:	6878      	ldr	r0, [r7, #4]
 801001e:	f000 fc84 	bl	801092a <USBD_SetFeature>
          break;
 8010022:	e009      	b.n	8010038 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8010024:	6839      	ldr	r1, [r7, #0]
 8010026:	6878      	ldr	r0, [r7, #4]
 8010028:	f000 fc93 	bl	8010952 <USBD_ClrFeature>
          break;
 801002c:	e004      	b.n	8010038 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 801002e:	6839      	ldr	r1, [r7, #0]
 8010030:	6878      	ldr	r0, [r7, #4]
 8010032:	f000 fcec 	bl	8010a0e <USBD_CtlError>
          break;
 8010036:	bf00      	nop
      }
      break;
 8010038:	e004      	b.n	8010044 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 801003a:	6839      	ldr	r1, [r7, #0]
 801003c:	6878      	ldr	r0, [r7, #4]
 801003e:	f000 fce6 	bl	8010a0e <USBD_CtlError>
      break;
 8010042:	bf00      	nop
  }

  return ret;
 8010044:	7bfb      	ldrb	r3, [r7, #15]
}
 8010046:	4618      	mov	r0, r3
 8010048:	3710      	adds	r7, #16
 801004a:	46bd      	mov	sp, r7
 801004c:	bd80      	pop	{r7, pc}
 801004e:	bf00      	nop

08010050 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8010050:	b580      	push	{r7, lr}
 8010052:	b084      	sub	sp, #16
 8010054:	af00      	add	r7, sp, #0
 8010056:	6078      	str	r0, [r7, #4]
 8010058:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801005a:	2300      	movs	r3, #0
 801005c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801005e:	683b      	ldr	r3, [r7, #0]
 8010060:	781b      	ldrb	r3, [r3, #0]
 8010062:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8010066:	2b20      	cmp	r3, #32
 8010068:	d003      	beq.n	8010072 <USBD_StdItfReq+0x22>
 801006a:	2b40      	cmp	r3, #64	; 0x40
 801006c:	d001      	beq.n	8010072 <USBD_StdItfReq+0x22>
 801006e:	2b00      	cmp	r3, #0
 8010070:	d12a      	bne.n	80100c8 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010078:	3b01      	subs	r3, #1
 801007a:	2b02      	cmp	r3, #2
 801007c:	d81d      	bhi.n	80100ba <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 801007e:	683b      	ldr	r3, [r7, #0]
 8010080:	889b      	ldrh	r3, [r3, #4]
 8010082:	b2db      	uxtb	r3, r3
 8010084:	2b01      	cmp	r3, #1
 8010086:	d813      	bhi.n	80100b0 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801008e:	689b      	ldr	r3, [r3, #8]
 8010090:	6839      	ldr	r1, [r7, #0]
 8010092:	6878      	ldr	r0, [r7, #4]
 8010094:	4798      	blx	r3
 8010096:	4603      	mov	r3, r0
 8010098:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 801009a:	683b      	ldr	r3, [r7, #0]
 801009c:	88db      	ldrh	r3, [r3, #6]
 801009e:	2b00      	cmp	r3, #0
 80100a0:	d110      	bne.n	80100c4 <USBD_StdItfReq+0x74>
 80100a2:	7bfb      	ldrb	r3, [r7, #15]
 80100a4:	2b00      	cmp	r3, #0
 80100a6:	d10d      	bne.n	80100c4 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 80100a8:	6878      	ldr	r0, [r7, #4]
 80100aa:	f000 fd79 	bl	8010ba0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80100ae:	e009      	b.n	80100c4 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 80100b0:	6839      	ldr	r1, [r7, #0]
 80100b2:	6878      	ldr	r0, [r7, #4]
 80100b4:	f000 fcab 	bl	8010a0e <USBD_CtlError>
          break;
 80100b8:	e004      	b.n	80100c4 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 80100ba:	6839      	ldr	r1, [r7, #0]
 80100bc:	6878      	ldr	r0, [r7, #4]
 80100be:	f000 fca6 	bl	8010a0e <USBD_CtlError>
          break;
 80100c2:	e000      	b.n	80100c6 <USBD_StdItfReq+0x76>
          break;
 80100c4:	bf00      	nop
      }
      break;
 80100c6:	e004      	b.n	80100d2 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 80100c8:	6839      	ldr	r1, [r7, #0]
 80100ca:	6878      	ldr	r0, [r7, #4]
 80100cc:	f000 fc9f 	bl	8010a0e <USBD_CtlError>
      break;
 80100d0:	bf00      	nop
  }

  return USBD_OK;
 80100d2:	2300      	movs	r3, #0
}
 80100d4:	4618      	mov	r0, r3
 80100d6:	3710      	adds	r7, #16
 80100d8:	46bd      	mov	sp, r7
 80100da:	bd80      	pop	{r7, pc}

080100dc <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80100dc:	b580      	push	{r7, lr}
 80100de:	b084      	sub	sp, #16
 80100e0:	af00      	add	r7, sp, #0
 80100e2:	6078      	str	r0, [r7, #4]
 80100e4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80100e6:	2300      	movs	r3, #0
 80100e8:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80100ea:	683b      	ldr	r3, [r7, #0]
 80100ec:	889b      	ldrh	r3, [r3, #4]
 80100ee:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80100f0:	683b      	ldr	r3, [r7, #0]
 80100f2:	781b      	ldrb	r3, [r3, #0]
 80100f4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80100f8:	2b20      	cmp	r3, #32
 80100fa:	d004      	beq.n	8010106 <USBD_StdEPReq+0x2a>
 80100fc:	2b40      	cmp	r3, #64	; 0x40
 80100fe:	d002      	beq.n	8010106 <USBD_StdEPReq+0x2a>
 8010100:	2b00      	cmp	r3, #0
 8010102:	d008      	beq.n	8010116 <USBD_StdEPReq+0x3a>
 8010104:	e13d      	b.n	8010382 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801010c:	689b      	ldr	r3, [r3, #8]
 801010e:	6839      	ldr	r1, [r7, #0]
 8010110:	6878      	ldr	r0, [r7, #4]
 8010112:	4798      	blx	r3
      break;
 8010114:	e13a      	b.n	801038c <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8010116:	683b      	ldr	r3, [r7, #0]
 8010118:	781b      	ldrb	r3, [r3, #0]
 801011a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801011e:	2b20      	cmp	r3, #32
 8010120:	d10a      	bne.n	8010138 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010128:	689b      	ldr	r3, [r3, #8]
 801012a:	6839      	ldr	r1, [r7, #0]
 801012c:	6878      	ldr	r0, [r7, #4]
 801012e:	4798      	blx	r3
 8010130:	4603      	mov	r3, r0
 8010132:	73fb      	strb	r3, [r7, #15]

        return ret;
 8010134:	7bfb      	ldrb	r3, [r7, #15]
 8010136:	e12a      	b.n	801038e <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8010138:	683b      	ldr	r3, [r7, #0]
 801013a:	785b      	ldrb	r3, [r3, #1]
 801013c:	2b01      	cmp	r3, #1
 801013e:	d03e      	beq.n	80101be <USBD_StdEPReq+0xe2>
 8010140:	2b03      	cmp	r3, #3
 8010142:	d002      	beq.n	801014a <USBD_StdEPReq+0x6e>
 8010144:	2b00      	cmp	r3, #0
 8010146:	d070      	beq.n	801022a <USBD_StdEPReq+0x14e>
 8010148:	e115      	b.n	8010376 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010150:	2b02      	cmp	r3, #2
 8010152:	d002      	beq.n	801015a <USBD_StdEPReq+0x7e>
 8010154:	2b03      	cmp	r3, #3
 8010156:	d015      	beq.n	8010184 <USBD_StdEPReq+0xa8>
 8010158:	e02b      	b.n	80101b2 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801015a:	7bbb      	ldrb	r3, [r7, #14]
 801015c:	2b00      	cmp	r3, #0
 801015e:	d00c      	beq.n	801017a <USBD_StdEPReq+0x9e>
 8010160:	7bbb      	ldrb	r3, [r7, #14]
 8010162:	2b80      	cmp	r3, #128	; 0x80
 8010164:	d009      	beq.n	801017a <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8010166:	7bbb      	ldrb	r3, [r7, #14]
 8010168:	4619      	mov	r1, r3
 801016a:	6878      	ldr	r0, [r7, #4]
 801016c:	f004 fabe 	bl	80146ec <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8010170:	2180      	movs	r1, #128	; 0x80
 8010172:	6878      	ldr	r0, [r7, #4]
 8010174:	f004 faba 	bl	80146ec <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010178:	e020      	b.n	80101bc <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 801017a:	6839      	ldr	r1, [r7, #0]
 801017c:	6878      	ldr	r0, [r7, #4]
 801017e:	f000 fc46 	bl	8010a0e <USBD_CtlError>
              break;
 8010182:	e01b      	b.n	80101bc <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010184:	683b      	ldr	r3, [r7, #0]
 8010186:	885b      	ldrh	r3, [r3, #2]
 8010188:	2b00      	cmp	r3, #0
 801018a:	d10e      	bne.n	80101aa <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 801018c:	7bbb      	ldrb	r3, [r7, #14]
 801018e:	2b00      	cmp	r3, #0
 8010190:	d00b      	beq.n	80101aa <USBD_StdEPReq+0xce>
 8010192:	7bbb      	ldrb	r3, [r7, #14]
 8010194:	2b80      	cmp	r3, #128	; 0x80
 8010196:	d008      	beq.n	80101aa <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8010198:	683b      	ldr	r3, [r7, #0]
 801019a:	88db      	ldrh	r3, [r3, #6]
 801019c:	2b00      	cmp	r3, #0
 801019e:	d104      	bne.n	80101aa <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80101a0:	7bbb      	ldrb	r3, [r7, #14]
 80101a2:	4619      	mov	r1, r3
 80101a4:	6878      	ldr	r0, [r7, #4]
 80101a6:	f004 faa1 	bl	80146ec <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80101aa:	6878      	ldr	r0, [r7, #4]
 80101ac:	f000 fcf8 	bl	8010ba0 <USBD_CtlSendStatus>

              break;
 80101b0:	e004      	b.n	80101bc <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 80101b2:	6839      	ldr	r1, [r7, #0]
 80101b4:	6878      	ldr	r0, [r7, #4]
 80101b6:	f000 fc2a 	bl	8010a0e <USBD_CtlError>
              break;
 80101ba:	bf00      	nop
          }
          break;
 80101bc:	e0e0      	b.n	8010380 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80101c4:	2b02      	cmp	r3, #2
 80101c6:	d002      	beq.n	80101ce <USBD_StdEPReq+0xf2>
 80101c8:	2b03      	cmp	r3, #3
 80101ca:	d015      	beq.n	80101f8 <USBD_StdEPReq+0x11c>
 80101cc:	e026      	b.n	801021c <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80101ce:	7bbb      	ldrb	r3, [r7, #14]
 80101d0:	2b00      	cmp	r3, #0
 80101d2:	d00c      	beq.n	80101ee <USBD_StdEPReq+0x112>
 80101d4:	7bbb      	ldrb	r3, [r7, #14]
 80101d6:	2b80      	cmp	r3, #128	; 0x80
 80101d8:	d009      	beq.n	80101ee <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80101da:	7bbb      	ldrb	r3, [r7, #14]
 80101dc:	4619      	mov	r1, r3
 80101de:	6878      	ldr	r0, [r7, #4]
 80101e0:	f004 fa84 	bl	80146ec <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80101e4:	2180      	movs	r1, #128	; 0x80
 80101e6:	6878      	ldr	r0, [r7, #4]
 80101e8:	f004 fa80 	bl	80146ec <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80101ec:	e01c      	b.n	8010228 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 80101ee:	6839      	ldr	r1, [r7, #0]
 80101f0:	6878      	ldr	r0, [r7, #4]
 80101f2:	f000 fc0c 	bl	8010a0e <USBD_CtlError>
              break;
 80101f6:	e017      	b.n	8010228 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80101f8:	683b      	ldr	r3, [r7, #0]
 80101fa:	885b      	ldrh	r3, [r3, #2]
 80101fc:	2b00      	cmp	r3, #0
 80101fe:	d112      	bne.n	8010226 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8010200:	7bbb      	ldrb	r3, [r7, #14]
 8010202:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010206:	2b00      	cmp	r3, #0
 8010208:	d004      	beq.n	8010214 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 801020a:	7bbb      	ldrb	r3, [r7, #14]
 801020c:	4619      	mov	r1, r3
 801020e:	6878      	ldr	r0, [r7, #4]
 8010210:	f004 faa2 	bl	8014758 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8010214:	6878      	ldr	r0, [r7, #4]
 8010216:	f000 fcc3 	bl	8010ba0 <USBD_CtlSendStatus>
              }
              break;
 801021a:	e004      	b.n	8010226 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 801021c:	6839      	ldr	r1, [r7, #0]
 801021e:	6878      	ldr	r0, [r7, #4]
 8010220:	f000 fbf5 	bl	8010a0e <USBD_CtlError>
              break;
 8010224:	e000      	b.n	8010228 <USBD_StdEPReq+0x14c>
              break;
 8010226:	bf00      	nop
          }
          break;
 8010228:	e0aa      	b.n	8010380 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010230:	2b02      	cmp	r3, #2
 8010232:	d002      	beq.n	801023a <USBD_StdEPReq+0x15e>
 8010234:	2b03      	cmp	r3, #3
 8010236:	d032      	beq.n	801029e <USBD_StdEPReq+0x1c2>
 8010238:	e097      	b.n	801036a <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801023a:	7bbb      	ldrb	r3, [r7, #14]
 801023c:	2b00      	cmp	r3, #0
 801023e:	d007      	beq.n	8010250 <USBD_StdEPReq+0x174>
 8010240:	7bbb      	ldrb	r3, [r7, #14]
 8010242:	2b80      	cmp	r3, #128	; 0x80
 8010244:	d004      	beq.n	8010250 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8010246:	6839      	ldr	r1, [r7, #0]
 8010248:	6878      	ldr	r0, [r7, #4]
 801024a:	f000 fbe0 	bl	8010a0e <USBD_CtlError>
                break;
 801024e:	e091      	b.n	8010374 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010250:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010254:	2b00      	cmp	r3, #0
 8010256:	da0b      	bge.n	8010270 <USBD_StdEPReq+0x194>
 8010258:	7bbb      	ldrb	r3, [r7, #14]
 801025a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801025e:	4613      	mov	r3, r2
 8010260:	009b      	lsls	r3, r3, #2
 8010262:	4413      	add	r3, r2
 8010264:	009b      	lsls	r3, r3, #2
 8010266:	3310      	adds	r3, #16
 8010268:	687a      	ldr	r2, [r7, #4]
 801026a:	4413      	add	r3, r2
 801026c:	3304      	adds	r3, #4
 801026e:	e00b      	b.n	8010288 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8010270:	7bbb      	ldrb	r3, [r7, #14]
 8010272:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010276:	4613      	mov	r3, r2
 8010278:	009b      	lsls	r3, r3, #2
 801027a:	4413      	add	r3, r2
 801027c:	009b      	lsls	r3, r3, #2
 801027e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8010282:	687a      	ldr	r2, [r7, #4]
 8010284:	4413      	add	r3, r2
 8010286:	3304      	adds	r3, #4
 8010288:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 801028a:	68bb      	ldr	r3, [r7, #8]
 801028c:	2200      	movs	r2, #0
 801028e:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8010290:	68bb      	ldr	r3, [r7, #8]
 8010292:	2202      	movs	r2, #2
 8010294:	4619      	mov	r1, r3
 8010296:	6878      	ldr	r0, [r7, #4]
 8010298:	f000 fc24 	bl	8010ae4 <USBD_CtlSendData>
              break;
 801029c:	e06a      	b.n	8010374 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 801029e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80102a2:	2b00      	cmp	r3, #0
 80102a4:	da11      	bge.n	80102ca <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80102a6:	7bbb      	ldrb	r3, [r7, #14]
 80102a8:	f003 020f 	and.w	r2, r3, #15
 80102ac:	6879      	ldr	r1, [r7, #4]
 80102ae:	4613      	mov	r3, r2
 80102b0:	009b      	lsls	r3, r3, #2
 80102b2:	4413      	add	r3, r2
 80102b4:	009b      	lsls	r3, r3, #2
 80102b6:	440b      	add	r3, r1
 80102b8:	3318      	adds	r3, #24
 80102ba:	681b      	ldr	r3, [r3, #0]
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d117      	bne.n	80102f0 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 80102c0:	6839      	ldr	r1, [r7, #0]
 80102c2:	6878      	ldr	r0, [r7, #4]
 80102c4:	f000 fba3 	bl	8010a0e <USBD_CtlError>
                  break;
 80102c8:	e054      	b.n	8010374 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80102ca:	7bbb      	ldrb	r3, [r7, #14]
 80102cc:	f003 020f 	and.w	r2, r3, #15
 80102d0:	6879      	ldr	r1, [r7, #4]
 80102d2:	4613      	mov	r3, r2
 80102d4:	009b      	lsls	r3, r3, #2
 80102d6:	4413      	add	r3, r2
 80102d8:	009b      	lsls	r3, r3, #2
 80102da:	440b      	add	r3, r1
 80102dc:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 80102e0:	681b      	ldr	r3, [r3, #0]
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	d104      	bne.n	80102f0 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 80102e6:	6839      	ldr	r1, [r7, #0]
 80102e8:	6878      	ldr	r0, [r7, #4]
 80102ea:	f000 fb90 	bl	8010a0e <USBD_CtlError>
                  break;
 80102ee:	e041      	b.n	8010374 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80102f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80102f4:	2b00      	cmp	r3, #0
 80102f6:	da0b      	bge.n	8010310 <USBD_StdEPReq+0x234>
 80102f8:	7bbb      	ldrb	r3, [r7, #14]
 80102fa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80102fe:	4613      	mov	r3, r2
 8010300:	009b      	lsls	r3, r3, #2
 8010302:	4413      	add	r3, r2
 8010304:	009b      	lsls	r3, r3, #2
 8010306:	3310      	adds	r3, #16
 8010308:	687a      	ldr	r2, [r7, #4]
 801030a:	4413      	add	r3, r2
 801030c:	3304      	adds	r3, #4
 801030e:	e00b      	b.n	8010328 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8010310:	7bbb      	ldrb	r3, [r7, #14]
 8010312:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010316:	4613      	mov	r3, r2
 8010318:	009b      	lsls	r3, r3, #2
 801031a:	4413      	add	r3, r2
 801031c:	009b      	lsls	r3, r3, #2
 801031e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8010322:	687a      	ldr	r2, [r7, #4]
 8010324:	4413      	add	r3, r2
 8010326:	3304      	adds	r3, #4
 8010328:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801032a:	7bbb      	ldrb	r3, [r7, #14]
 801032c:	2b00      	cmp	r3, #0
 801032e:	d002      	beq.n	8010336 <USBD_StdEPReq+0x25a>
 8010330:	7bbb      	ldrb	r3, [r7, #14]
 8010332:	2b80      	cmp	r3, #128	; 0x80
 8010334:	d103      	bne.n	801033e <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8010336:	68bb      	ldr	r3, [r7, #8]
 8010338:	2200      	movs	r2, #0
 801033a:	601a      	str	r2, [r3, #0]
 801033c:	e00e      	b.n	801035c <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 801033e:	7bbb      	ldrb	r3, [r7, #14]
 8010340:	4619      	mov	r1, r3
 8010342:	6878      	ldr	r0, [r7, #4]
 8010344:	f004 fa3e 	bl	80147c4 <USBD_LL_IsStallEP>
 8010348:	4603      	mov	r3, r0
 801034a:	2b00      	cmp	r3, #0
 801034c:	d003      	beq.n	8010356 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 801034e:	68bb      	ldr	r3, [r7, #8]
 8010350:	2201      	movs	r2, #1
 8010352:	601a      	str	r2, [r3, #0]
 8010354:	e002      	b.n	801035c <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 8010356:	68bb      	ldr	r3, [r7, #8]
 8010358:	2200      	movs	r2, #0
 801035a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 801035c:	68bb      	ldr	r3, [r7, #8]
 801035e:	2202      	movs	r2, #2
 8010360:	4619      	mov	r1, r3
 8010362:	6878      	ldr	r0, [r7, #4]
 8010364:	f000 fbbe 	bl	8010ae4 <USBD_CtlSendData>
              break;
 8010368:	e004      	b.n	8010374 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 801036a:	6839      	ldr	r1, [r7, #0]
 801036c:	6878      	ldr	r0, [r7, #4]
 801036e:	f000 fb4e 	bl	8010a0e <USBD_CtlError>
              break;
 8010372:	bf00      	nop
          }
          break;
 8010374:	e004      	b.n	8010380 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8010376:	6839      	ldr	r1, [r7, #0]
 8010378:	6878      	ldr	r0, [r7, #4]
 801037a:	f000 fb48 	bl	8010a0e <USBD_CtlError>
          break;
 801037e:	bf00      	nop
      }
      break;
 8010380:	e004      	b.n	801038c <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8010382:	6839      	ldr	r1, [r7, #0]
 8010384:	6878      	ldr	r0, [r7, #4]
 8010386:	f000 fb42 	bl	8010a0e <USBD_CtlError>
      break;
 801038a:	bf00      	nop
  }

  return ret;
 801038c:	7bfb      	ldrb	r3, [r7, #15]
}
 801038e:	4618      	mov	r0, r3
 8010390:	3710      	adds	r7, #16
 8010392:	46bd      	mov	sp, r7
 8010394:	bd80      	pop	{r7, pc}
	...

08010398 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8010398:	b580      	push	{r7, lr}
 801039a:	b084      	sub	sp, #16
 801039c:	af00      	add	r7, sp, #0
 801039e:	6078      	str	r0, [r7, #4]
 80103a0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80103a2:	2300      	movs	r3, #0
 80103a4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80103a6:	2300      	movs	r3, #0
 80103a8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80103aa:	2300      	movs	r3, #0
 80103ac:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80103ae:	683b      	ldr	r3, [r7, #0]
 80103b0:	885b      	ldrh	r3, [r3, #2]
 80103b2:	0a1b      	lsrs	r3, r3, #8
 80103b4:	b29b      	uxth	r3, r3
 80103b6:	3b01      	subs	r3, #1
 80103b8:	2b0e      	cmp	r3, #14
 80103ba:	f200 8152 	bhi.w	8010662 <USBD_GetDescriptor+0x2ca>
 80103be:	a201      	add	r2, pc, #4	; (adr r2, 80103c4 <USBD_GetDescriptor+0x2c>)
 80103c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80103c4:	08010435 	.word	0x08010435
 80103c8:	0801044d 	.word	0x0801044d
 80103cc:	0801048d 	.word	0x0801048d
 80103d0:	08010663 	.word	0x08010663
 80103d4:	08010663 	.word	0x08010663
 80103d8:	08010603 	.word	0x08010603
 80103dc:	0801062f 	.word	0x0801062f
 80103e0:	08010663 	.word	0x08010663
 80103e4:	08010663 	.word	0x08010663
 80103e8:	08010663 	.word	0x08010663
 80103ec:	08010663 	.word	0x08010663
 80103f0:	08010663 	.word	0x08010663
 80103f4:	08010663 	.word	0x08010663
 80103f8:	08010663 	.word	0x08010663
 80103fc:	08010401 	.word	0x08010401
  {
#if (USBD_LPM_ENABLED == 1U)
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8010406:	69db      	ldr	r3, [r3, #28]
 8010408:	2b00      	cmp	r3, #0
 801040a:	d00b      	beq.n	8010424 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 801040c:	687b      	ldr	r3, [r7, #4]
 801040e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8010412:	69db      	ldr	r3, [r3, #28]
 8010414:	687a      	ldr	r2, [r7, #4]
 8010416:	7c12      	ldrb	r2, [r2, #16]
 8010418:	f107 0108 	add.w	r1, r7, #8
 801041c:	4610      	mov	r0, r2
 801041e:	4798      	blx	r3
 8010420:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010422:	e126      	b.n	8010672 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8010424:	6839      	ldr	r1, [r7, #0]
 8010426:	6878      	ldr	r0, [r7, #4]
 8010428:	f000 faf1 	bl	8010a0e <USBD_CtlError>
        err++;
 801042c:	7afb      	ldrb	r3, [r7, #11]
 801042e:	3301      	adds	r3, #1
 8010430:	72fb      	strb	r3, [r7, #11]
      break;
 8010432:	e11e      	b.n	8010672 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801043a:	681b      	ldr	r3, [r3, #0]
 801043c:	687a      	ldr	r2, [r7, #4]
 801043e:	7c12      	ldrb	r2, [r2, #16]
 8010440:	f107 0108 	add.w	r1, r7, #8
 8010444:	4610      	mov	r0, r2
 8010446:	4798      	blx	r3
 8010448:	60f8      	str	r0, [r7, #12]
      break;
 801044a:	e112      	b.n	8010672 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	7c1b      	ldrb	r3, [r3, #16]
 8010450:	2b00      	cmp	r3, #0
 8010452:	d10d      	bne.n	8010470 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801045a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801045c:	f107 0208 	add.w	r2, r7, #8
 8010460:	4610      	mov	r0, r2
 8010462:	4798      	blx	r3
 8010464:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010466:	68fb      	ldr	r3, [r7, #12]
 8010468:	3301      	adds	r3, #1
 801046a:	2202      	movs	r2, #2
 801046c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 801046e:	e100      	b.n	8010672 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010476:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010478:	f107 0208 	add.w	r2, r7, #8
 801047c:	4610      	mov	r0, r2
 801047e:	4798      	blx	r3
 8010480:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010482:	68fb      	ldr	r3, [r7, #12]
 8010484:	3301      	adds	r3, #1
 8010486:	2202      	movs	r2, #2
 8010488:	701a      	strb	r2, [r3, #0]
      break;
 801048a:	e0f2      	b.n	8010672 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 801048c:	683b      	ldr	r3, [r7, #0]
 801048e:	885b      	ldrh	r3, [r3, #2]
 8010490:	b2db      	uxtb	r3, r3
 8010492:	2b05      	cmp	r3, #5
 8010494:	f200 80ac 	bhi.w	80105f0 <USBD_GetDescriptor+0x258>
 8010498:	a201      	add	r2, pc, #4	; (adr r2, 80104a0 <USBD_GetDescriptor+0x108>)
 801049a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801049e:	bf00      	nop
 80104a0:	080104b9 	.word	0x080104b9
 80104a4:	080104ed 	.word	0x080104ed
 80104a8:	08010521 	.word	0x08010521
 80104ac:	08010555 	.word	0x08010555
 80104b0:	08010589 	.word	0x08010589
 80104b4:	080105bd 	.word	0x080105bd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80104be:	685b      	ldr	r3, [r3, #4]
 80104c0:	2b00      	cmp	r3, #0
 80104c2:	d00b      	beq.n	80104dc <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80104ca:	685b      	ldr	r3, [r3, #4]
 80104cc:	687a      	ldr	r2, [r7, #4]
 80104ce:	7c12      	ldrb	r2, [r2, #16]
 80104d0:	f107 0108 	add.w	r1, r7, #8
 80104d4:	4610      	mov	r0, r2
 80104d6:	4798      	blx	r3
 80104d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80104da:	e091      	b.n	8010600 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80104dc:	6839      	ldr	r1, [r7, #0]
 80104de:	6878      	ldr	r0, [r7, #4]
 80104e0:	f000 fa95 	bl	8010a0e <USBD_CtlError>
            err++;
 80104e4:	7afb      	ldrb	r3, [r7, #11]
 80104e6:	3301      	adds	r3, #1
 80104e8:	72fb      	strb	r3, [r7, #11]
          break;
 80104ea:	e089      	b.n	8010600 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80104ec:	687b      	ldr	r3, [r7, #4]
 80104ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80104f2:	689b      	ldr	r3, [r3, #8]
 80104f4:	2b00      	cmp	r3, #0
 80104f6:	d00b      	beq.n	8010510 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80104fe:	689b      	ldr	r3, [r3, #8]
 8010500:	687a      	ldr	r2, [r7, #4]
 8010502:	7c12      	ldrb	r2, [r2, #16]
 8010504:	f107 0108 	add.w	r1, r7, #8
 8010508:	4610      	mov	r0, r2
 801050a:	4798      	blx	r3
 801050c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801050e:	e077      	b.n	8010600 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010510:	6839      	ldr	r1, [r7, #0]
 8010512:	6878      	ldr	r0, [r7, #4]
 8010514:	f000 fa7b 	bl	8010a0e <USBD_CtlError>
            err++;
 8010518:	7afb      	ldrb	r3, [r7, #11]
 801051a:	3301      	adds	r3, #1
 801051c:	72fb      	strb	r3, [r7, #11]
          break;
 801051e:	e06f      	b.n	8010600 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8010526:	68db      	ldr	r3, [r3, #12]
 8010528:	2b00      	cmp	r3, #0
 801052a:	d00b      	beq.n	8010544 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8010532:	68db      	ldr	r3, [r3, #12]
 8010534:	687a      	ldr	r2, [r7, #4]
 8010536:	7c12      	ldrb	r2, [r2, #16]
 8010538:	f107 0108 	add.w	r1, r7, #8
 801053c:	4610      	mov	r0, r2
 801053e:	4798      	blx	r3
 8010540:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010542:	e05d      	b.n	8010600 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010544:	6839      	ldr	r1, [r7, #0]
 8010546:	6878      	ldr	r0, [r7, #4]
 8010548:	f000 fa61 	bl	8010a0e <USBD_CtlError>
            err++;
 801054c:	7afb      	ldrb	r3, [r7, #11]
 801054e:	3301      	adds	r3, #1
 8010550:	72fb      	strb	r3, [r7, #11]
          break;
 8010552:	e055      	b.n	8010600 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801055a:	691b      	ldr	r3, [r3, #16]
 801055c:	2b00      	cmp	r3, #0
 801055e:	d00b      	beq.n	8010578 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8010560:	687b      	ldr	r3, [r7, #4]
 8010562:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8010566:	691b      	ldr	r3, [r3, #16]
 8010568:	687a      	ldr	r2, [r7, #4]
 801056a:	7c12      	ldrb	r2, [r2, #16]
 801056c:	f107 0108 	add.w	r1, r7, #8
 8010570:	4610      	mov	r0, r2
 8010572:	4798      	blx	r3
 8010574:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010576:	e043      	b.n	8010600 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010578:	6839      	ldr	r1, [r7, #0]
 801057a:	6878      	ldr	r0, [r7, #4]
 801057c:	f000 fa47 	bl	8010a0e <USBD_CtlError>
            err++;
 8010580:	7afb      	ldrb	r3, [r7, #11]
 8010582:	3301      	adds	r3, #1
 8010584:	72fb      	strb	r3, [r7, #11]
          break;
 8010586:	e03b      	b.n	8010600 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801058e:	695b      	ldr	r3, [r3, #20]
 8010590:	2b00      	cmp	r3, #0
 8010592:	d00b      	beq.n	80105ac <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801059a:	695b      	ldr	r3, [r3, #20]
 801059c:	687a      	ldr	r2, [r7, #4]
 801059e:	7c12      	ldrb	r2, [r2, #16]
 80105a0:	f107 0108 	add.w	r1, r7, #8
 80105a4:	4610      	mov	r0, r2
 80105a6:	4798      	blx	r3
 80105a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80105aa:	e029      	b.n	8010600 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80105ac:	6839      	ldr	r1, [r7, #0]
 80105ae:	6878      	ldr	r0, [r7, #4]
 80105b0:	f000 fa2d 	bl	8010a0e <USBD_CtlError>
            err++;
 80105b4:	7afb      	ldrb	r3, [r7, #11]
 80105b6:	3301      	adds	r3, #1
 80105b8:	72fb      	strb	r3, [r7, #11]
          break;
 80105ba:	e021      	b.n	8010600 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80105c2:	699b      	ldr	r3, [r3, #24]
 80105c4:	2b00      	cmp	r3, #0
 80105c6:	d00b      	beq.n	80105e0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80105ce:	699b      	ldr	r3, [r3, #24]
 80105d0:	687a      	ldr	r2, [r7, #4]
 80105d2:	7c12      	ldrb	r2, [r2, #16]
 80105d4:	f107 0108 	add.w	r1, r7, #8
 80105d8:	4610      	mov	r0, r2
 80105da:	4798      	blx	r3
 80105dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80105de:	e00f      	b.n	8010600 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80105e0:	6839      	ldr	r1, [r7, #0]
 80105e2:	6878      	ldr	r0, [r7, #4]
 80105e4:	f000 fa13 	bl	8010a0e <USBD_CtlError>
            err++;
 80105e8:	7afb      	ldrb	r3, [r7, #11]
 80105ea:	3301      	adds	r3, #1
 80105ec:	72fb      	strb	r3, [r7, #11]
          break;
 80105ee:	e007      	b.n	8010600 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80105f0:	6839      	ldr	r1, [r7, #0]
 80105f2:	6878      	ldr	r0, [r7, #4]
 80105f4:	f000 fa0b 	bl	8010a0e <USBD_CtlError>
          err++;
 80105f8:	7afb      	ldrb	r3, [r7, #11]
 80105fa:	3301      	adds	r3, #1
 80105fc:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80105fe:	e038      	b.n	8010672 <USBD_GetDescriptor+0x2da>
 8010600:	e037      	b.n	8010672 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	7c1b      	ldrb	r3, [r3, #16]
 8010606:	2b00      	cmp	r3, #0
 8010608:	d109      	bne.n	801061e <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010610:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010612:	f107 0208 	add.w	r2, r7, #8
 8010616:	4610      	mov	r0, r2
 8010618:	4798      	blx	r3
 801061a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801061c:	e029      	b.n	8010672 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801061e:	6839      	ldr	r1, [r7, #0]
 8010620:	6878      	ldr	r0, [r7, #4]
 8010622:	f000 f9f4 	bl	8010a0e <USBD_CtlError>
        err++;
 8010626:	7afb      	ldrb	r3, [r7, #11]
 8010628:	3301      	adds	r3, #1
 801062a:	72fb      	strb	r3, [r7, #11]
      break;
 801062c:	e021      	b.n	8010672 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	7c1b      	ldrb	r3, [r3, #16]
 8010632:	2b00      	cmp	r3, #0
 8010634:	d10d      	bne.n	8010652 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801063c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801063e:	f107 0208 	add.w	r2, r7, #8
 8010642:	4610      	mov	r0, r2
 8010644:	4798      	blx	r3
 8010646:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8010648:	68fb      	ldr	r3, [r7, #12]
 801064a:	3301      	adds	r3, #1
 801064c:	2207      	movs	r2, #7
 801064e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010650:	e00f      	b.n	8010672 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8010652:	6839      	ldr	r1, [r7, #0]
 8010654:	6878      	ldr	r0, [r7, #4]
 8010656:	f000 f9da 	bl	8010a0e <USBD_CtlError>
        err++;
 801065a:	7afb      	ldrb	r3, [r7, #11]
 801065c:	3301      	adds	r3, #1
 801065e:	72fb      	strb	r3, [r7, #11]
      break;
 8010660:	e007      	b.n	8010672 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8010662:	6839      	ldr	r1, [r7, #0]
 8010664:	6878      	ldr	r0, [r7, #4]
 8010666:	f000 f9d2 	bl	8010a0e <USBD_CtlError>
      err++;
 801066a:	7afb      	ldrb	r3, [r7, #11]
 801066c:	3301      	adds	r3, #1
 801066e:	72fb      	strb	r3, [r7, #11]
      break;
 8010670:	bf00      	nop
  }

  if (err != 0U)
 8010672:	7afb      	ldrb	r3, [r7, #11]
 8010674:	2b00      	cmp	r3, #0
 8010676:	d11c      	bne.n	80106b2 <USBD_GetDescriptor+0x31a>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8010678:	893b      	ldrh	r3, [r7, #8]
 801067a:	2b00      	cmp	r3, #0
 801067c:	d011      	beq.n	80106a2 <USBD_GetDescriptor+0x30a>
 801067e:	683b      	ldr	r3, [r7, #0]
 8010680:	88db      	ldrh	r3, [r3, #6]
 8010682:	2b00      	cmp	r3, #0
 8010684:	d00d      	beq.n	80106a2 <USBD_GetDescriptor+0x30a>
    {
      len = MIN(len, req->wLength);
 8010686:	683b      	ldr	r3, [r7, #0]
 8010688:	88da      	ldrh	r2, [r3, #6]
 801068a:	893b      	ldrh	r3, [r7, #8]
 801068c:	4293      	cmp	r3, r2
 801068e:	bf28      	it	cs
 8010690:	4613      	movcs	r3, r2
 8010692:	b29b      	uxth	r3, r3
 8010694:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8010696:	893b      	ldrh	r3, [r7, #8]
 8010698:	461a      	mov	r2, r3
 801069a:	68f9      	ldr	r1, [r7, #12]
 801069c:	6878      	ldr	r0, [r7, #4]
 801069e:	f000 fa21 	bl	8010ae4 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 80106a2:	683b      	ldr	r3, [r7, #0]
 80106a4:	88db      	ldrh	r3, [r3, #6]
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d104      	bne.n	80106b4 <USBD_GetDescriptor+0x31c>
    {
      (void)USBD_CtlSendStatus(pdev);
 80106aa:	6878      	ldr	r0, [r7, #4]
 80106ac:	f000 fa78 	bl	8010ba0 <USBD_CtlSendStatus>
 80106b0:	e000      	b.n	80106b4 <USBD_GetDescriptor+0x31c>
    return;
 80106b2:	bf00      	nop
    }
  }
}
 80106b4:	3710      	adds	r7, #16
 80106b6:	46bd      	mov	sp, r7
 80106b8:	bd80      	pop	{r7, pc}
 80106ba:	bf00      	nop

080106bc <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80106bc:	b580      	push	{r7, lr}
 80106be:	b084      	sub	sp, #16
 80106c0:	af00      	add	r7, sp, #0
 80106c2:	6078      	str	r0, [r7, #4]
 80106c4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80106c6:	683b      	ldr	r3, [r7, #0]
 80106c8:	889b      	ldrh	r3, [r3, #4]
 80106ca:	2b00      	cmp	r3, #0
 80106cc:	d130      	bne.n	8010730 <USBD_SetAddress+0x74>
 80106ce:	683b      	ldr	r3, [r7, #0]
 80106d0:	88db      	ldrh	r3, [r3, #6]
 80106d2:	2b00      	cmp	r3, #0
 80106d4:	d12c      	bne.n	8010730 <USBD_SetAddress+0x74>
 80106d6:	683b      	ldr	r3, [r7, #0]
 80106d8:	885b      	ldrh	r3, [r3, #2]
 80106da:	2b7f      	cmp	r3, #127	; 0x7f
 80106dc:	d828      	bhi.n	8010730 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80106de:	683b      	ldr	r3, [r7, #0]
 80106e0:	885b      	ldrh	r3, [r3, #2]
 80106e2:	b2db      	uxtb	r3, r3
 80106e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80106e8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80106f0:	2b03      	cmp	r3, #3
 80106f2:	d104      	bne.n	80106fe <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80106f4:	6839      	ldr	r1, [r7, #0]
 80106f6:	6878      	ldr	r0, [r7, #4]
 80106f8:	f000 f989 	bl	8010a0e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80106fc:	e01c      	b.n	8010738 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	7bfa      	ldrb	r2, [r7, #15]
 8010702:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8010706:	7bfb      	ldrb	r3, [r7, #15]
 8010708:	4619      	mov	r1, r3
 801070a:	6878      	ldr	r0, [r7, #4]
 801070c:	f004 f886 	bl	801481c <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8010710:	6878      	ldr	r0, [r7, #4]
 8010712:	f000 fa45 	bl	8010ba0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8010716:	7bfb      	ldrb	r3, [r7, #15]
 8010718:	2b00      	cmp	r3, #0
 801071a:	d004      	beq.n	8010726 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	2202      	movs	r2, #2
 8010720:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010724:	e008      	b.n	8010738 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	2201      	movs	r2, #1
 801072a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801072e:	e003      	b.n	8010738 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8010730:	6839      	ldr	r1, [r7, #0]
 8010732:	6878      	ldr	r0, [r7, #4]
 8010734:	f000 f96b 	bl	8010a0e <USBD_CtlError>
  }
}
 8010738:	bf00      	nop
 801073a:	3710      	adds	r7, #16
 801073c:	46bd      	mov	sp, r7
 801073e:	bd80      	pop	{r7, pc}

08010740 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010740:	b580      	push	{r7, lr}
 8010742:	b082      	sub	sp, #8
 8010744:	af00      	add	r7, sp, #0
 8010746:	6078      	str	r0, [r7, #4]
 8010748:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801074a:	683b      	ldr	r3, [r7, #0]
 801074c:	885b      	ldrh	r3, [r3, #2]
 801074e:	b2da      	uxtb	r2, r3
 8010750:	4b41      	ldr	r3, [pc, #260]	; (8010858 <USBD_SetConfig+0x118>)
 8010752:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8010754:	4b40      	ldr	r3, [pc, #256]	; (8010858 <USBD_SetConfig+0x118>)
 8010756:	781b      	ldrb	r3, [r3, #0]
 8010758:	2b01      	cmp	r3, #1
 801075a:	d904      	bls.n	8010766 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 801075c:	6839      	ldr	r1, [r7, #0]
 801075e:	6878      	ldr	r0, [r7, #4]
 8010760:	f000 f955 	bl	8010a0e <USBD_CtlError>
 8010764:	e075      	b.n	8010852 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801076c:	2b02      	cmp	r3, #2
 801076e:	d002      	beq.n	8010776 <USBD_SetConfig+0x36>
 8010770:	2b03      	cmp	r3, #3
 8010772:	d023      	beq.n	80107bc <USBD_SetConfig+0x7c>
 8010774:	e062      	b.n	801083c <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8010776:	4b38      	ldr	r3, [pc, #224]	; (8010858 <USBD_SetConfig+0x118>)
 8010778:	781b      	ldrb	r3, [r3, #0]
 801077a:	2b00      	cmp	r3, #0
 801077c:	d01a      	beq.n	80107b4 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 801077e:	4b36      	ldr	r3, [pc, #216]	; (8010858 <USBD_SetConfig+0x118>)
 8010780:	781b      	ldrb	r3, [r3, #0]
 8010782:	461a      	mov	r2, r3
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8010788:	687b      	ldr	r3, [r7, #4]
 801078a:	2203      	movs	r2, #3
 801078c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8010790:	4b31      	ldr	r3, [pc, #196]	; (8010858 <USBD_SetConfig+0x118>)
 8010792:	781b      	ldrb	r3, [r3, #0]
 8010794:	4619      	mov	r1, r3
 8010796:	6878      	ldr	r0, [r7, #4]
 8010798:	f7ff f98b 	bl	800fab2 <USBD_SetClassConfig>
 801079c:	4603      	mov	r3, r0
 801079e:	2b02      	cmp	r3, #2
 80107a0:	d104      	bne.n	80107ac <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 80107a2:	6839      	ldr	r1, [r7, #0]
 80107a4:	6878      	ldr	r0, [r7, #4]
 80107a6:	f000 f932 	bl	8010a0e <USBD_CtlError>
            return;
 80107aa:	e052      	b.n	8010852 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 80107ac:	6878      	ldr	r0, [r7, #4]
 80107ae:	f000 f9f7 	bl	8010ba0 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80107b2:	e04e      	b.n	8010852 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80107b4:	6878      	ldr	r0, [r7, #4]
 80107b6:	f000 f9f3 	bl	8010ba0 <USBD_CtlSendStatus>
        break;
 80107ba:	e04a      	b.n	8010852 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 80107bc:	4b26      	ldr	r3, [pc, #152]	; (8010858 <USBD_SetConfig+0x118>)
 80107be:	781b      	ldrb	r3, [r3, #0]
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	d112      	bne.n	80107ea <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	2202      	movs	r2, #2
 80107c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 80107cc:	4b22      	ldr	r3, [pc, #136]	; (8010858 <USBD_SetConfig+0x118>)
 80107ce:	781b      	ldrb	r3, [r3, #0]
 80107d0:	461a      	mov	r2, r3
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 80107d6:	4b20      	ldr	r3, [pc, #128]	; (8010858 <USBD_SetConfig+0x118>)
 80107d8:	781b      	ldrb	r3, [r3, #0]
 80107da:	4619      	mov	r1, r3
 80107dc:	6878      	ldr	r0, [r7, #4]
 80107de:	f7ff f987 	bl	800faf0 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80107e2:	6878      	ldr	r0, [r7, #4]
 80107e4:	f000 f9dc 	bl	8010ba0 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80107e8:	e033      	b.n	8010852 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 80107ea:	4b1b      	ldr	r3, [pc, #108]	; (8010858 <USBD_SetConfig+0x118>)
 80107ec:	781b      	ldrb	r3, [r3, #0]
 80107ee:	461a      	mov	r2, r3
 80107f0:	687b      	ldr	r3, [r7, #4]
 80107f2:	685b      	ldr	r3, [r3, #4]
 80107f4:	429a      	cmp	r2, r3
 80107f6:	d01d      	beq.n	8010834 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	685b      	ldr	r3, [r3, #4]
 80107fc:	b2db      	uxtb	r3, r3
 80107fe:	4619      	mov	r1, r3
 8010800:	6878      	ldr	r0, [r7, #4]
 8010802:	f7ff f975 	bl	800faf0 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8010806:	4b14      	ldr	r3, [pc, #80]	; (8010858 <USBD_SetConfig+0x118>)
 8010808:	781b      	ldrb	r3, [r3, #0]
 801080a:	461a      	mov	r2, r3
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8010810:	4b11      	ldr	r3, [pc, #68]	; (8010858 <USBD_SetConfig+0x118>)
 8010812:	781b      	ldrb	r3, [r3, #0]
 8010814:	4619      	mov	r1, r3
 8010816:	6878      	ldr	r0, [r7, #4]
 8010818:	f7ff f94b 	bl	800fab2 <USBD_SetClassConfig>
 801081c:	4603      	mov	r3, r0
 801081e:	2b02      	cmp	r3, #2
 8010820:	d104      	bne.n	801082c <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8010822:	6839      	ldr	r1, [r7, #0]
 8010824:	6878      	ldr	r0, [r7, #4]
 8010826:	f000 f8f2 	bl	8010a0e <USBD_CtlError>
            return;
 801082a:	e012      	b.n	8010852 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 801082c:	6878      	ldr	r0, [r7, #4]
 801082e:	f000 f9b7 	bl	8010ba0 <USBD_CtlSendStatus>
        break;
 8010832:	e00e      	b.n	8010852 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8010834:	6878      	ldr	r0, [r7, #4]
 8010836:	f000 f9b3 	bl	8010ba0 <USBD_CtlSendStatus>
        break;
 801083a:	e00a      	b.n	8010852 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 801083c:	6839      	ldr	r1, [r7, #0]
 801083e:	6878      	ldr	r0, [r7, #4]
 8010840:	f000 f8e5 	bl	8010a0e <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8010844:	4b04      	ldr	r3, [pc, #16]	; (8010858 <USBD_SetConfig+0x118>)
 8010846:	781b      	ldrb	r3, [r3, #0]
 8010848:	4619      	mov	r1, r3
 801084a:	6878      	ldr	r0, [r7, #4]
 801084c:	f7ff f950 	bl	800faf0 <USBD_ClrClassConfig>
        break;
 8010850:	bf00      	nop
    }
  }
}
 8010852:	3708      	adds	r7, #8
 8010854:	46bd      	mov	sp, r7
 8010856:	bd80      	pop	{r7, pc}
 8010858:	20000478 	.word	0x20000478

0801085c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801085c:	b580      	push	{r7, lr}
 801085e:	b082      	sub	sp, #8
 8010860:	af00      	add	r7, sp, #0
 8010862:	6078      	str	r0, [r7, #4]
 8010864:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8010866:	683b      	ldr	r3, [r7, #0]
 8010868:	88db      	ldrh	r3, [r3, #6]
 801086a:	2b01      	cmp	r3, #1
 801086c:	d004      	beq.n	8010878 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 801086e:	6839      	ldr	r1, [r7, #0]
 8010870:	6878      	ldr	r0, [r7, #4]
 8010872:	f000 f8cc 	bl	8010a0e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8010876:	e021      	b.n	80108bc <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801087e:	2b01      	cmp	r3, #1
 8010880:	db17      	blt.n	80108b2 <USBD_GetConfig+0x56>
 8010882:	2b02      	cmp	r3, #2
 8010884:	dd02      	ble.n	801088c <USBD_GetConfig+0x30>
 8010886:	2b03      	cmp	r3, #3
 8010888:	d00b      	beq.n	80108a2 <USBD_GetConfig+0x46>
 801088a:	e012      	b.n	80108b2 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	2200      	movs	r2, #0
 8010890:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	3308      	adds	r3, #8
 8010896:	2201      	movs	r2, #1
 8010898:	4619      	mov	r1, r3
 801089a:	6878      	ldr	r0, [r7, #4]
 801089c:	f000 f922 	bl	8010ae4 <USBD_CtlSendData>
        break;
 80108a0:	e00c      	b.n	80108bc <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	3304      	adds	r3, #4
 80108a6:	2201      	movs	r2, #1
 80108a8:	4619      	mov	r1, r3
 80108aa:	6878      	ldr	r0, [r7, #4]
 80108ac:	f000 f91a 	bl	8010ae4 <USBD_CtlSendData>
        break;
 80108b0:	e004      	b.n	80108bc <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 80108b2:	6839      	ldr	r1, [r7, #0]
 80108b4:	6878      	ldr	r0, [r7, #4]
 80108b6:	f000 f8aa 	bl	8010a0e <USBD_CtlError>
        break;
 80108ba:	bf00      	nop
}
 80108bc:	bf00      	nop
 80108be:	3708      	adds	r7, #8
 80108c0:	46bd      	mov	sp, r7
 80108c2:	bd80      	pop	{r7, pc}

080108c4 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80108c4:	b580      	push	{r7, lr}
 80108c6:	b082      	sub	sp, #8
 80108c8:	af00      	add	r7, sp, #0
 80108ca:	6078      	str	r0, [r7, #4]
 80108cc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80108d4:	3b01      	subs	r3, #1
 80108d6:	2b02      	cmp	r3, #2
 80108d8:	d81e      	bhi.n	8010918 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80108da:	683b      	ldr	r3, [r7, #0]
 80108dc:	88db      	ldrh	r3, [r3, #6]
 80108de:	2b02      	cmp	r3, #2
 80108e0:	d004      	beq.n	80108ec <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 80108e2:	6839      	ldr	r1, [r7, #0]
 80108e4:	6878      	ldr	r0, [r7, #4]
 80108e6:	f000 f892 	bl	8010a0e <USBD_CtlError>
        break;
 80108ea:	e01a      	b.n	8010922 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	2201      	movs	r2, #1
 80108f0:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80108f8:	2b00      	cmp	r3, #0
 80108fa:	d005      	beq.n	8010908 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	68db      	ldr	r3, [r3, #12]
 8010900:	f043 0202 	orr.w	r2, r3, #2
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	330c      	adds	r3, #12
 801090c:	2202      	movs	r2, #2
 801090e:	4619      	mov	r1, r3
 8010910:	6878      	ldr	r0, [r7, #4]
 8010912:	f000 f8e7 	bl	8010ae4 <USBD_CtlSendData>
      break;
 8010916:	e004      	b.n	8010922 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8010918:	6839      	ldr	r1, [r7, #0]
 801091a:	6878      	ldr	r0, [r7, #4]
 801091c:	f000 f877 	bl	8010a0e <USBD_CtlError>
      break;
 8010920:	bf00      	nop
  }
}
 8010922:	bf00      	nop
 8010924:	3708      	adds	r7, #8
 8010926:	46bd      	mov	sp, r7
 8010928:	bd80      	pop	{r7, pc}

0801092a <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 801092a:	b580      	push	{r7, lr}
 801092c:	b082      	sub	sp, #8
 801092e:	af00      	add	r7, sp, #0
 8010930:	6078      	str	r0, [r7, #4]
 8010932:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010934:	683b      	ldr	r3, [r7, #0]
 8010936:	885b      	ldrh	r3, [r3, #2]
 8010938:	2b01      	cmp	r3, #1
 801093a:	d106      	bne.n	801094a <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	2201      	movs	r2, #1
 8010940:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8010944:	6878      	ldr	r0, [r7, #4]
 8010946:	f000 f92b 	bl	8010ba0 <USBD_CtlSendStatus>
  }
}
 801094a:	bf00      	nop
 801094c:	3708      	adds	r7, #8
 801094e:	46bd      	mov	sp, r7
 8010950:	bd80      	pop	{r7, pc}

08010952 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8010952:	b580      	push	{r7, lr}
 8010954:	b082      	sub	sp, #8
 8010956:	af00      	add	r7, sp, #0
 8010958:	6078      	str	r0, [r7, #4]
 801095a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010962:	3b01      	subs	r3, #1
 8010964:	2b02      	cmp	r3, #2
 8010966:	d80b      	bhi.n	8010980 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010968:	683b      	ldr	r3, [r7, #0]
 801096a:	885b      	ldrh	r3, [r3, #2]
 801096c:	2b01      	cmp	r3, #1
 801096e:	d10c      	bne.n	801098a <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	2200      	movs	r2, #0
 8010974:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8010978:	6878      	ldr	r0, [r7, #4]
 801097a:	f000 f911 	bl	8010ba0 <USBD_CtlSendStatus>
      }
      break;
 801097e:	e004      	b.n	801098a <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8010980:	6839      	ldr	r1, [r7, #0]
 8010982:	6878      	ldr	r0, [r7, #4]
 8010984:	f000 f843 	bl	8010a0e <USBD_CtlError>
      break;
 8010988:	e000      	b.n	801098c <USBD_ClrFeature+0x3a>
      break;
 801098a:	bf00      	nop
  }
}
 801098c:	bf00      	nop
 801098e:	3708      	adds	r7, #8
 8010990:	46bd      	mov	sp, r7
 8010992:	bd80      	pop	{r7, pc}

08010994 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8010994:	b480      	push	{r7}
 8010996:	b083      	sub	sp, #12
 8010998:	af00      	add	r7, sp, #0
 801099a:	6078      	str	r0, [r7, #4]
 801099c:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 801099e:	683b      	ldr	r3, [r7, #0]
 80109a0:	781a      	ldrb	r2, [r3, #0]
 80109a2:	687b      	ldr	r3, [r7, #4]
 80109a4:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80109a6:	683b      	ldr	r3, [r7, #0]
 80109a8:	785a      	ldrb	r2, [r3, #1]
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80109ae:	683b      	ldr	r3, [r7, #0]
 80109b0:	3302      	adds	r3, #2
 80109b2:	781b      	ldrb	r3, [r3, #0]
 80109b4:	b29a      	uxth	r2, r3
 80109b6:	683b      	ldr	r3, [r7, #0]
 80109b8:	3303      	adds	r3, #3
 80109ba:	781b      	ldrb	r3, [r3, #0]
 80109bc:	b29b      	uxth	r3, r3
 80109be:	021b      	lsls	r3, r3, #8
 80109c0:	b29b      	uxth	r3, r3
 80109c2:	4413      	add	r3, r2
 80109c4:	b29a      	uxth	r2, r3
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80109ca:	683b      	ldr	r3, [r7, #0]
 80109cc:	3304      	adds	r3, #4
 80109ce:	781b      	ldrb	r3, [r3, #0]
 80109d0:	b29a      	uxth	r2, r3
 80109d2:	683b      	ldr	r3, [r7, #0]
 80109d4:	3305      	adds	r3, #5
 80109d6:	781b      	ldrb	r3, [r3, #0]
 80109d8:	b29b      	uxth	r3, r3
 80109da:	021b      	lsls	r3, r3, #8
 80109dc:	b29b      	uxth	r3, r3
 80109de:	4413      	add	r3, r2
 80109e0:	b29a      	uxth	r2, r3
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80109e6:	683b      	ldr	r3, [r7, #0]
 80109e8:	3306      	adds	r3, #6
 80109ea:	781b      	ldrb	r3, [r3, #0]
 80109ec:	b29a      	uxth	r2, r3
 80109ee:	683b      	ldr	r3, [r7, #0]
 80109f0:	3307      	adds	r3, #7
 80109f2:	781b      	ldrb	r3, [r3, #0]
 80109f4:	b29b      	uxth	r3, r3
 80109f6:	021b      	lsls	r3, r3, #8
 80109f8:	b29b      	uxth	r3, r3
 80109fa:	4413      	add	r3, r2
 80109fc:	b29a      	uxth	r2, r3
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	80da      	strh	r2, [r3, #6]

}
 8010a02:	bf00      	nop
 8010a04:	370c      	adds	r7, #12
 8010a06:	46bd      	mov	sp, r7
 8010a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a0c:	4770      	bx	lr

08010a0e <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8010a0e:	b580      	push	{r7, lr}
 8010a10:	b082      	sub	sp, #8
 8010a12:	af00      	add	r7, sp, #0
 8010a14:	6078      	str	r0, [r7, #4]
 8010a16:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8010a18:	2180      	movs	r1, #128	; 0x80
 8010a1a:	6878      	ldr	r0, [r7, #4]
 8010a1c:	f003 fe66 	bl	80146ec <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8010a20:	2100      	movs	r1, #0
 8010a22:	6878      	ldr	r0, [r7, #4]
 8010a24:	f003 fe62 	bl	80146ec <USBD_LL_StallEP>
}
 8010a28:	bf00      	nop
 8010a2a:	3708      	adds	r7, #8
 8010a2c:	46bd      	mov	sp, r7
 8010a2e:	bd80      	pop	{r7, pc}

08010a30 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8010a30:	b580      	push	{r7, lr}
 8010a32:	b086      	sub	sp, #24
 8010a34:	af00      	add	r7, sp, #0
 8010a36:	60f8      	str	r0, [r7, #12]
 8010a38:	60b9      	str	r1, [r7, #8]
 8010a3a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8010a3c:	2300      	movs	r3, #0
 8010a3e:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8010a40:	68fb      	ldr	r3, [r7, #12]
 8010a42:	2b00      	cmp	r3, #0
 8010a44:	d032      	beq.n	8010aac <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8010a46:	68f8      	ldr	r0, [r7, #12]
 8010a48:	f000 f834 	bl	8010ab4 <USBD_GetLen>
 8010a4c:	4603      	mov	r3, r0
 8010a4e:	3301      	adds	r3, #1
 8010a50:	b29b      	uxth	r3, r3
 8010a52:	005b      	lsls	r3, r3, #1
 8010a54:	b29a      	uxth	r2, r3
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8010a5a:	7dfb      	ldrb	r3, [r7, #23]
 8010a5c:	1c5a      	adds	r2, r3, #1
 8010a5e:	75fa      	strb	r2, [r7, #23]
 8010a60:	461a      	mov	r2, r3
 8010a62:	68bb      	ldr	r3, [r7, #8]
 8010a64:	4413      	add	r3, r2
 8010a66:	687a      	ldr	r2, [r7, #4]
 8010a68:	7812      	ldrb	r2, [r2, #0]
 8010a6a:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8010a6c:	7dfb      	ldrb	r3, [r7, #23]
 8010a6e:	1c5a      	adds	r2, r3, #1
 8010a70:	75fa      	strb	r2, [r7, #23]
 8010a72:	461a      	mov	r2, r3
 8010a74:	68bb      	ldr	r3, [r7, #8]
 8010a76:	4413      	add	r3, r2
 8010a78:	2203      	movs	r2, #3
 8010a7a:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8010a7c:	e012      	b.n	8010aa4 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8010a7e:	68fb      	ldr	r3, [r7, #12]
 8010a80:	1c5a      	adds	r2, r3, #1
 8010a82:	60fa      	str	r2, [r7, #12]
 8010a84:	7dfa      	ldrb	r2, [r7, #23]
 8010a86:	1c51      	adds	r1, r2, #1
 8010a88:	75f9      	strb	r1, [r7, #23]
 8010a8a:	4611      	mov	r1, r2
 8010a8c:	68ba      	ldr	r2, [r7, #8]
 8010a8e:	440a      	add	r2, r1
 8010a90:	781b      	ldrb	r3, [r3, #0]
 8010a92:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8010a94:	7dfb      	ldrb	r3, [r7, #23]
 8010a96:	1c5a      	adds	r2, r3, #1
 8010a98:	75fa      	strb	r2, [r7, #23]
 8010a9a:	461a      	mov	r2, r3
 8010a9c:	68bb      	ldr	r3, [r7, #8]
 8010a9e:	4413      	add	r3, r2
 8010aa0:	2200      	movs	r2, #0
 8010aa2:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8010aa4:	68fb      	ldr	r3, [r7, #12]
 8010aa6:	781b      	ldrb	r3, [r3, #0]
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d1e8      	bne.n	8010a7e <USBD_GetString+0x4e>
    }
  }
}
 8010aac:	bf00      	nop
 8010aae:	3718      	adds	r7, #24
 8010ab0:	46bd      	mov	sp, r7
 8010ab2:	bd80      	pop	{r7, pc}

08010ab4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8010ab4:	b480      	push	{r7}
 8010ab6:	b085      	sub	sp, #20
 8010ab8:	af00      	add	r7, sp, #0
 8010aba:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8010abc:	2300      	movs	r3, #0
 8010abe:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8010ac0:	e005      	b.n	8010ace <USBD_GetLen+0x1a>
  {
    len++;
 8010ac2:	7bfb      	ldrb	r3, [r7, #15]
 8010ac4:	3301      	adds	r3, #1
 8010ac6:	73fb      	strb	r3, [r7, #15]
    buf++;
 8010ac8:	687b      	ldr	r3, [r7, #4]
 8010aca:	3301      	adds	r3, #1
 8010acc:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	781b      	ldrb	r3, [r3, #0]
 8010ad2:	2b00      	cmp	r3, #0
 8010ad4:	d1f5      	bne.n	8010ac2 <USBD_GetLen+0xe>
  }

  return len;
 8010ad6:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ad8:	4618      	mov	r0, r3
 8010ada:	3714      	adds	r7, #20
 8010adc:	46bd      	mov	sp, r7
 8010ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ae2:	4770      	bx	lr

08010ae4 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8010ae4:	b580      	push	{r7, lr}
 8010ae6:	b084      	sub	sp, #16
 8010ae8:	af00      	add	r7, sp, #0
 8010aea:	60f8      	str	r0, [r7, #12]
 8010aec:	60b9      	str	r1, [r7, #8]
 8010aee:	4613      	mov	r3, r2
 8010af0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8010af2:	68fb      	ldr	r3, [r7, #12]
 8010af4:	2202      	movs	r2, #2
 8010af6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8010afa:	88fa      	ldrh	r2, [r7, #6]
 8010afc:	68fb      	ldr	r3, [r7, #12]
 8010afe:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8010b00:	88fa      	ldrh	r2, [r7, #6]
 8010b02:	68fb      	ldr	r3, [r7, #12]
 8010b04:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010b06:	88fb      	ldrh	r3, [r7, #6]
 8010b08:	68ba      	ldr	r2, [r7, #8]
 8010b0a:	2100      	movs	r1, #0
 8010b0c:	68f8      	ldr	r0, [r7, #12]
 8010b0e:	f003 febb 	bl	8014888 <USBD_LL_Transmit>

  return USBD_OK;
 8010b12:	2300      	movs	r3, #0
}
 8010b14:	4618      	mov	r0, r3
 8010b16:	3710      	adds	r7, #16
 8010b18:	46bd      	mov	sp, r7
 8010b1a:	bd80      	pop	{r7, pc}

08010b1c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8010b1c:	b580      	push	{r7, lr}
 8010b1e:	b084      	sub	sp, #16
 8010b20:	af00      	add	r7, sp, #0
 8010b22:	60f8      	str	r0, [r7, #12]
 8010b24:	60b9      	str	r1, [r7, #8]
 8010b26:	4613      	mov	r3, r2
 8010b28:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010b2a:	88fb      	ldrh	r3, [r7, #6]
 8010b2c:	68ba      	ldr	r2, [r7, #8]
 8010b2e:	2100      	movs	r1, #0
 8010b30:	68f8      	ldr	r0, [r7, #12]
 8010b32:	f003 fea9 	bl	8014888 <USBD_LL_Transmit>

  return USBD_OK;
 8010b36:	2300      	movs	r3, #0
}
 8010b38:	4618      	mov	r0, r3
 8010b3a:	3710      	adds	r7, #16
 8010b3c:	46bd      	mov	sp, r7
 8010b3e:	bd80      	pop	{r7, pc}

08010b40 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8010b40:	b580      	push	{r7, lr}
 8010b42:	b084      	sub	sp, #16
 8010b44:	af00      	add	r7, sp, #0
 8010b46:	60f8      	str	r0, [r7, #12]
 8010b48:	60b9      	str	r1, [r7, #8]
 8010b4a:	4613      	mov	r3, r2
 8010b4c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8010b4e:	68fb      	ldr	r3, [r7, #12]
 8010b50:	2203      	movs	r2, #3
 8010b52:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8010b56:	88fa      	ldrh	r2, [r7, #6]
 8010b58:	68fb      	ldr	r3, [r7, #12]
 8010b5a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8010b5e:	88fa      	ldrh	r2, [r7, #6]
 8010b60:	68fb      	ldr	r3, [r7, #12]
 8010b62:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010b66:	88fb      	ldrh	r3, [r7, #6]
 8010b68:	68ba      	ldr	r2, [r7, #8]
 8010b6a:	2100      	movs	r1, #0
 8010b6c:	68f8      	ldr	r0, [r7, #12]
 8010b6e:	f003 fec5 	bl	80148fc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010b72:	2300      	movs	r3, #0
}
 8010b74:	4618      	mov	r0, r3
 8010b76:	3710      	adds	r7, #16
 8010b78:	46bd      	mov	sp, r7
 8010b7a:	bd80      	pop	{r7, pc}

08010b7c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8010b7c:	b580      	push	{r7, lr}
 8010b7e:	b084      	sub	sp, #16
 8010b80:	af00      	add	r7, sp, #0
 8010b82:	60f8      	str	r0, [r7, #12]
 8010b84:	60b9      	str	r1, [r7, #8]
 8010b86:	4613      	mov	r3, r2
 8010b88:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010b8a:	88fb      	ldrh	r3, [r7, #6]
 8010b8c:	68ba      	ldr	r2, [r7, #8]
 8010b8e:	2100      	movs	r1, #0
 8010b90:	68f8      	ldr	r0, [r7, #12]
 8010b92:	f003 feb3 	bl	80148fc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010b96:	2300      	movs	r3, #0
}
 8010b98:	4618      	mov	r0, r3
 8010b9a:	3710      	adds	r7, #16
 8010b9c:	46bd      	mov	sp, r7
 8010b9e:	bd80      	pop	{r7, pc}

08010ba0 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8010ba0:	b580      	push	{r7, lr}
 8010ba2:	b082      	sub	sp, #8
 8010ba4:	af00      	add	r7, sp, #0
 8010ba6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8010ba8:	687b      	ldr	r3, [r7, #4]
 8010baa:	2204      	movs	r2, #4
 8010bac:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8010bb0:	2300      	movs	r3, #0
 8010bb2:	2200      	movs	r2, #0
 8010bb4:	2100      	movs	r1, #0
 8010bb6:	6878      	ldr	r0, [r7, #4]
 8010bb8:	f003 fe66 	bl	8014888 <USBD_LL_Transmit>

  return USBD_OK;
 8010bbc:	2300      	movs	r3, #0
}
 8010bbe:	4618      	mov	r0, r3
 8010bc0:	3708      	adds	r7, #8
 8010bc2:	46bd      	mov	sp, r7
 8010bc4:	bd80      	pop	{r7, pc}

08010bc6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8010bc6:	b580      	push	{r7, lr}
 8010bc8:	b082      	sub	sp, #8
 8010bca:	af00      	add	r7, sp, #0
 8010bcc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	2205      	movs	r2, #5
 8010bd2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010bd6:	2300      	movs	r3, #0
 8010bd8:	2200      	movs	r2, #0
 8010bda:	2100      	movs	r1, #0
 8010bdc:	6878      	ldr	r0, [r7, #4]
 8010bde:	f003 fe8d 	bl	80148fc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010be2:	2300      	movs	r3, #0
}
 8010be4:	4618      	mov	r0, r3
 8010be6:	3708      	adds	r7, #8
 8010be8:	46bd      	mov	sp, r7
 8010bea:	bd80      	pop	{r7, pc}

08010bec <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8010bec:	b480      	push	{r7}
 8010bee:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8010bf0:	bf00      	nop
 8010bf2:	46bd      	mov	sp, r7
 8010bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bf8:	4770      	bx	lr
	...

08010bfc <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8010bfc:	b480      	push	{r7}
 8010bfe:	b085      	sub	sp, #20
 8010c00:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010c02:	f3ef 8305 	mrs	r3, IPSR
 8010c06:	60bb      	str	r3, [r7, #8]
  return(result);
 8010c08:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010c0a:	2b00      	cmp	r3, #0
 8010c0c:	d10f      	bne.n	8010c2e <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010c0e:	f3ef 8310 	mrs	r3, PRIMASK
 8010c12:	607b      	str	r3, [r7, #4]
  return(result);
 8010c14:	687b      	ldr	r3, [r7, #4]
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	d105      	bne.n	8010c26 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8010c1a:	f3ef 8311 	mrs	r3, BASEPRI
 8010c1e:	603b      	str	r3, [r7, #0]
  return(result);
 8010c20:	683b      	ldr	r3, [r7, #0]
 8010c22:	2b00      	cmp	r3, #0
 8010c24:	d007      	beq.n	8010c36 <osKernelInitialize+0x3a>
 8010c26:	4b0e      	ldr	r3, [pc, #56]	; (8010c60 <osKernelInitialize+0x64>)
 8010c28:	681b      	ldr	r3, [r3, #0]
 8010c2a:	2b02      	cmp	r3, #2
 8010c2c:	d103      	bne.n	8010c36 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8010c2e:	f06f 0305 	mvn.w	r3, #5
 8010c32:	60fb      	str	r3, [r7, #12]
 8010c34:	e00c      	b.n	8010c50 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8010c36:	4b0a      	ldr	r3, [pc, #40]	; (8010c60 <osKernelInitialize+0x64>)
 8010c38:	681b      	ldr	r3, [r3, #0]
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	d105      	bne.n	8010c4a <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8010c3e:	4b08      	ldr	r3, [pc, #32]	; (8010c60 <osKernelInitialize+0x64>)
 8010c40:	2201      	movs	r2, #1
 8010c42:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8010c44:	2300      	movs	r3, #0
 8010c46:	60fb      	str	r3, [r7, #12]
 8010c48:	e002      	b.n	8010c50 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8010c4a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010c4e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8010c50:	68fb      	ldr	r3, [r7, #12]
}
 8010c52:	4618      	mov	r0, r3
 8010c54:	3714      	adds	r7, #20
 8010c56:	46bd      	mov	sp, r7
 8010c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c5c:	4770      	bx	lr
 8010c5e:	bf00      	nop
 8010c60:	2000047c 	.word	0x2000047c

08010c64 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8010c64:	b580      	push	{r7, lr}
 8010c66:	b084      	sub	sp, #16
 8010c68:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010c6a:	f3ef 8305 	mrs	r3, IPSR
 8010c6e:	60bb      	str	r3, [r7, #8]
  return(result);
 8010c70:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	d10f      	bne.n	8010c96 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010c76:	f3ef 8310 	mrs	r3, PRIMASK
 8010c7a:	607b      	str	r3, [r7, #4]
  return(result);
 8010c7c:	687b      	ldr	r3, [r7, #4]
 8010c7e:	2b00      	cmp	r3, #0
 8010c80:	d105      	bne.n	8010c8e <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8010c82:	f3ef 8311 	mrs	r3, BASEPRI
 8010c86:	603b      	str	r3, [r7, #0]
  return(result);
 8010c88:	683b      	ldr	r3, [r7, #0]
 8010c8a:	2b00      	cmp	r3, #0
 8010c8c:	d007      	beq.n	8010c9e <osKernelStart+0x3a>
 8010c8e:	4b0f      	ldr	r3, [pc, #60]	; (8010ccc <osKernelStart+0x68>)
 8010c90:	681b      	ldr	r3, [r3, #0]
 8010c92:	2b02      	cmp	r3, #2
 8010c94:	d103      	bne.n	8010c9e <osKernelStart+0x3a>
    stat = osErrorISR;
 8010c96:	f06f 0305 	mvn.w	r3, #5
 8010c9a:	60fb      	str	r3, [r7, #12]
 8010c9c:	e010      	b.n	8010cc0 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8010c9e:	4b0b      	ldr	r3, [pc, #44]	; (8010ccc <osKernelStart+0x68>)
 8010ca0:	681b      	ldr	r3, [r3, #0]
 8010ca2:	2b01      	cmp	r3, #1
 8010ca4:	d109      	bne.n	8010cba <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8010ca6:	f7ff ffa1 	bl	8010bec <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8010caa:	4b08      	ldr	r3, [pc, #32]	; (8010ccc <osKernelStart+0x68>)
 8010cac:	2202      	movs	r2, #2
 8010cae:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8010cb0:	f001 fb78 	bl	80123a4 <vTaskStartScheduler>
      stat = osOK;
 8010cb4:	2300      	movs	r3, #0
 8010cb6:	60fb      	str	r3, [r7, #12]
 8010cb8:	e002      	b.n	8010cc0 <osKernelStart+0x5c>
    } else {
      stat = osError;
 8010cba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010cbe:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8010cc0:	68fb      	ldr	r3, [r7, #12]
}
 8010cc2:	4618      	mov	r0, r3
 8010cc4:	3710      	adds	r7, #16
 8010cc6:	46bd      	mov	sp, r7
 8010cc8:	bd80      	pop	{r7, pc}
 8010cca:	bf00      	nop
 8010ccc:	2000047c 	.word	0x2000047c

08010cd0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8010cd0:	b580      	push	{r7, lr}
 8010cd2:	b090      	sub	sp, #64	; 0x40
 8010cd4:	af04      	add	r7, sp, #16
 8010cd6:	60f8      	str	r0, [r7, #12]
 8010cd8:	60b9      	str	r1, [r7, #8]
 8010cda:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8010cdc:	2300      	movs	r3, #0
 8010cde:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010ce0:	f3ef 8305 	mrs	r3, IPSR
 8010ce4:	61fb      	str	r3, [r7, #28]
  return(result);
 8010ce6:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8010ce8:	2b00      	cmp	r3, #0
 8010cea:	f040 808f 	bne.w	8010e0c <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010cee:	f3ef 8310 	mrs	r3, PRIMASK
 8010cf2:	61bb      	str	r3, [r7, #24]
  return(result);
 8010cf4:	69bb      	ldr	r3, [r7, #24]
 8010cf6:	2b00      	cmp	r3, #0
 8010cf8:	d105      	bne.n	8010d06 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8010cfa:	f3ef 8311 	mrs	r3, BASEPRI
 8010cfe:	617b      	str	r3, [r7, #20]
  return(result);
 8010d00:	697b      	ldr	r3, [r7, #20]
 8010d02:	2b00      	cmp	r3, #0
 8010d04:	d003      	beq.n	8010d0e <osThreadNew+0x3e>
 8010d06:	4b44      	ldr	r3, [pc, #272]	; (8010e18 <osThreadNew+0x148>)
 8010d08:	681b      	ldr	r3, [r3, #0]
 8010d0a:	2b02      	cmp	r3, #2
 8010d0c:	d07e      	beq.n	8010e0c <osThreadNew+0x13c>
 8010d0e:	68fb      	ldr	r3, [r7, #12]
 8010d10:	2b00      	cmp	r3, #0
 8010d12:	d07b      	beq.n	8010e0c <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8010d14:	2380      	movs	r3, #128	; 0x80
 8010d16:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8010d18:	2318      	movs	r3, #24
 8010d1a:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8010d1c:	2300      	movs	r3, #0
 8010d1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8010d20:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010d24:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	2b00      	cmp	r3, #0
 8010d2a:	d045      	beq.n	8010db8 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8010d2c:	687b      	ldr	r3, [r7, #4]
 8010d2e:	681b      	ldr	r3, [r3, #0]
 8010d30:	2b00      	cmp	r3, #0
 8010d32:	d002      	beq.n	8010d3a <osThreadNew+0x6a>
        name = attr->name;
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	681b      	ldr	r3, [r3, #0]
 8010d38:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8010d3a:	687b      	ldr	r3, [r7, #4]
 8010d3c:	699b      	ldr	r3, [r3, #24]
 8010d3e:	2b00      	cmp	r3, #0
 8010d40:	d002      	beq.n	8010d48 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8010d42:	687b      	ldr	r3, [r7, #4]
 8010d44:	699b      	ldr	r3, [r3, #24]
 8010d46:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8010d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	d008      	beq.n	8010d60 <osThreadNew+0x90>
 8010d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d50:	2b38      	cmp	r3, #56	; 0x38
 8010d52:	d805      	bhi.n	8010d60 <osThreadNew+0x90>
 8010d54:	687b      	ldr	r3, [r7, #4]
 8010d56:	685b      	ldr	r3, [r3, #4]
 8010d58:	f003 0301 	and.w	r3, r3, #1
 8010d5c:	2b00      	cmp	r3, #0
 8010d5e:	d001      	beq.n	8010d64 <osThreadNew+0x94>
        return (NULL);
 8010d60:	2300      	movs	r3, #0
 8010d62:	e054      	b.n	8010e0e <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	695b      	ldr	r3, [r3, #20]
 8010d68:	2b00      	cmp	r3, #0
 8010d6a:	d003      	beq.n	8010d74 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8010d6c:	687b      	ldr	r3, [r7, #4]
 8010d6e:	695b      	ldr	r3, [r3, #20]
 8010d70:	089b      	lsrs	r3, r3, #2
 8010d72:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8010d74:	687b      	ldr	r3, [r7, #4]
 8010d76:	689b      	ldr	r3, [r3, #8]
 8010d78:	2b00      	cmp	r3, #0
 8010d7a:	d00e      	beq.n	8010d9a <osThreadNew+0xca>
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	68db      	ldr	r3, [r3, #12]
 8010d80:	2b5b      	cmp	r3, #91	; 0x5b
 8010d82:	d90a      	bls.n	8010d9a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8010d88:	2b00      	cmp	r3, #0
 8010d8a:	d006      	beq.n	8010d9a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	695b      	ldr	r3, [r3, #20]
 8010d90:	2b00      	cmp	r3, #0
 8010d92:	d002      	beq.n	8010d9a <osThreadNew+0xca>
        mem = 1;
 8010d94:	2301      	movs	r3, #1
 8010d96:	623b      	str	r3, [r7, #32]
 8010d98:	e010      	b.n	8010dbc <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8010d9a:	687b      	ldr	r3, [r7, #4]
 8010d9c:	689b      	ldr	r3, [r3, #8]
 8010d9e:	2b00      	cmp	r3, #0
 8010da0:	d10c      	bne.n	8010dbc <osThreadNew+0xec>
 8010da2:	687b      	ldr	r3, [r7, #4]
 8010da4:	68db      	ldr	r3, [r3, #12]
 8010da6:	2b00      	cmp	r3, #0
 8010da8:	d108      	bne.n	8010dbc <osThreadNew+0xec>
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	691b      	ldr	r3, [r3, #16]
 8010dae:	2b00      	cmp	r3, #0
 8010db0:	d104      	bne.n	8010dbc <osThreadNew+0xec>
          mem = 0;
 8010db2:	2300      	movs	r3, #0
 8010db4:	623b      	str	r3, [r7, #32]
 8010db6:	e001      	b.n	8010dbc <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8010db8:	2300      	movs	r3, #0
 8010dba:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8010dbc:	6a3b      	ldr	r3, [r7, #32]
 8010dbe:	2b01      	cmp	r3, #1
 8010dc0:	d110      	bne.n	8010de4 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8010dc6:	687a      	ldr	r2, [r7, #4]
 8010dc8:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010dca:	9202      	str	r2, [sp, #8]
 8010dcc:	9301      	str	r3, [sp, #4]
 8010dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010dd0:	9300      	str	r3, [sp, #0]
 8010dd2:	68bb      	ldr	r3, [r7, #8]
 8010dd4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010dd6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010dd8:	68f8      	ldr	r0, [r7, #12]
 8010dda:	f001 f825 	bl	8011e28 <xTaskCreateStatic>
 8010dde:	4603      	mov	r3, r0
 8010de0:	613b      	str	r3, [r7, #16]
 8010de2:	e013      	b.n	8010e0c <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8010de4:	6a3b      	ldr	r3, [r7, #32]
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	d110      	bne.n	8010e0c <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8010dea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010dec:	b29a      	uxth	r2, r3
 8010dee:	f107 0310 	add.w	r3, r7, #16
 8010df2:	9301      	str	r3, [sp, #4]
 8010df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010df6:	9300      	str	r3, [sp, #0]
 8010df8:	68bb      	ldr	r3, [r7, #8]
 8010dfa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010dfc:	68f8      	ldr	r0, [r7, #12]
 8010dfe:	f001 f86d 	bl	8011edc <xTaskCreate>
 8010e02:	4603      	mov	r3, r0
 8010e04:	2b01      	cmp	r3, #1
 8010e06:	d001      	beq.n	8010e0c <osThreadNew+0x13c>
          hTask = NULL;
 8010e08:	2300      	movs	r3, #0
 8010e0a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8010e0c:	693b      	ldr	r3, [r7, #16]
}
 8010e0e:	4618      	mov	r0, r3
 8010e10:	3730      	adds	r7, #48	; 0x30
 8010e12:	46bd      	mov	sp, r7
 8010e14:	bd80      	pop	{r7, pc}
 8010e16:	bf00      	nop
 8010e18:	2000047c 	.word	0x2000047c

08010e1c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8010e1c:	b580      	push	{r7, lr}
 8010e1e:	b086      	sub	sp, #24
 8010e20:	af00      	add	r7, sp, #0
 8010e22:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010e24:	f3ef 8305 	mrs	r3, IPSR
 8010e28:	613b      	str	r3, [r7, #16]
  return(result);
 8010e2a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010e2c:	2b00      	cmp	r3, #0
 8010e2e:	d10f      	bne.n	8010e50 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010e30:	f3ef 8310 	mrs	r3, PRIMASK
 8010e34:	60fb      	str	r3, [r7, #12]
  return(result);
 8010e36:	68fb      	ldr	r3, [r7, #12]
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	d105      	bne.n	8010e48 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8010e3c:	f3ef 8311 	mrs	r3, BASEPRI
 8010e40:	60bb      	str	r3, [r7, #8]
  return(result);
 8010e42:	68bb      	ldr	r3, [r7, #8]
 8010e44:	2b00      	cmp	r3, #0
 8010e46:	d007      	beq.n	8010e58 <osDelay+0x3c>
 8010e48:	4b0a      	ldr	r3, [pc, #40]	; (8010e74 <osDelay+0x58>)
 8010e4a:	681b      	ldr	r3, [r3, #0]
 8010e4c:	2b02      	cmp	r3, #2
 8010e4e:	d103      	bne.n	8010e58 <osDelay+0x3c>
    stat = osErrorISR;
 8010e50:	f06f 0305 	mvn.w	r3, #5
 8010e54:	617b      	str	r3, [r7, #20]
 8010e56:	e007      	b.n	8010e68 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8010e58:	2300      	movs	r3, #0
 8010e5a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	2b00      	cmp	r3, #0
 8010e60:	d002      	beq.n	8010e68 <osDelay+0x4c>
      vTaskDelay(ticks);
 8010e62:	6878      	ldr	r0, [r7, #4]
 8010e64:	f001 fa6a 	bl	801233c <vTaskDelay>
    }
  }

  return (stat);
 8010e68:	697b      	ldr	r3, [r7, #20]
}
 8010e6a:	4618      	mov	r0, r3
 8010e6c:	3718      	adds	r7, #24
 8010e6e:	46bd      	mov	sp, r7
 8010e70:	bd80      	pop	{r7, pc}
 8010e72:	bf00      	nop
 8010e74:	2000047c 	.word	0x2000047c

08010e78 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8010e78:	b480      	push	{r7}
 8010e7a:	b085      	sub	sp, #20
 8010e7c:	af00      	add	r7, sp, #0
 8010e7e:	60f8      	str	r0, [r7, #12]
 8010e80:	60b9      	str	r1, [r7, #8]
 8010e82:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8010e84:	68fb      	ldr	r3, [r7, #12]
 8010e86:	4a07      	ldr	r2, [pc, #28]	; (8010ea4 <vApplicationGetIdleTaskMemory+0x2c>)
 8010e88:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8010e8a:	68bb      	ldr	r3, [r7, #8]
 8010e8c:	4a06      	ldr	r2, [pc, #24]	; (8010ea8 <vApplicationGetIdleTaskMemory+0x30>)
 8010e8e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	2280      	movs	r2, #128	; 0x80
 8010e94:	601a      	str	r2, [r3, #0]
}
 8010e96:	bf00      	nop
 8010e98:	3714      	adds	r7, #20
 8010e9a:	46bd      	mov	sp, r7
 8010e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ea0:	4770      	bx	lr
 8010ea2:	bf00      	nop
 8010ea4:	20000480 	.word	0x20000480
 8010ea8:	200004dc 	.word	0x200004dc

08010eac <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8010eac:	b480      	push	{r7}
 8010eae:	b085      	sub	sp, #20
 8010eb0:	af00      	add	r7, sp, #0
 8010eb2:	60f8      	str	r0, [r7, #12]
 8010eb4:	60b9      	str	r1, [r7, #8]
 8010eb6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8010eb8:	68fb      	ldr	r3, [r7, #12]
 8010eba:	4a07      	ldr	r2, [pc, #28]	; (8010ed8 <vApplicationGetTimerTaskMemory+0x2c>)
 8010ebc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8010ebe:	68bb      	ldr	r3, [r7, #8]
 8010ec0:	4a06      	ldr	r2, [pc, #24]	; (8010edc <vApplicationGetTimerTaskMemory+0x30>)
 8010ec2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8010ec4:	687b      	ldr	r3, [r7, #4]
 8010ec6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010eca:	601a      	str	r2, [r3, #0]
}
 8010ecc:	bf00      	nop
 8010ece:	3714      	adds	r7, #20
 8010ed0:	46bd      	mov	sp, r7
 8010ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ed6:	4770      	bx	lr
 8010ed8:	200006dc 	.word	0x200006dc
 8010edc:	20000738 	.word	0x20000738

08010ee0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8010ee0:	b480      	push	{r7}
 8010ee2:	b083      	sub	sp, #12
 8010ee4:	af00      	add	r7, sp, #0
 8010ee6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	f103 0208 	add.w	r2, r3, #8
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8010ef2:	687b      	ldr	r3, [r7, #4]
 8010ef4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010ef8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	f103 0208 	add.w	r2, r3, #8
 8010f00:	687b      	ldr	r3, [r7, #4]
 8010f02:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	f103 0208 	add.w	r2, r3, #8
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8010f0e:	687b      	ldr	r3, [r7, #4]
 8010f10:	2200      	movs	r2, #0
 8010f12:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8010f14:	bf00      	nop
 8010f16:	370c      	adds	r7, #12
 8010f18:	46bd      	mov	sp, r7
 8010f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f1e:	4770      	bx	lr

08010f20 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8010f20:	b480      	push	{r7}
 8010f22:	b083      	sub	sp, #12
 8010f24:	af00      	add	r7, sp, #0
 8010f26:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	2200      	movs	r2, #0
 8010f2c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8010f2e:	bf00      	nop
 8010f30:	370c      	adds	r7, #12
 8010f32:	46bd      	mov	sp, r7
 8010f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f38:	4770      	bx	lr

08010f3a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010f3a:	b480      	push	{r7}
 8010f3c:	b085      	sub	sp, #20
 8010f3e:	af00      	add	r7, sp, #0
 8010f40:	6078      	str	r0, [r7, #4]
 8010f42:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	685b      	ldr	r3, [r3, #4]
 8010f48:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8010f4a:	683b      	ldr	r3, [r7, #0]
 8010f4c:	68fa      	ldr	r2, [r7, #12]
 8010f4e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8010f50:	68fb      	ldr	r3, [r7, #12]
 8010f52:	689a      	ldr	r2, [r3, #8]
 8010f54:	683b      	ldr	r3, [r7, #0]
 8010f56:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8010f58:	68fb      	ldr	r3, [r7, #12]
 8010f5a:	689b      	ldr	r3, [r3, #8]
 8010f5c:	683a      	ldr	r2, [r7, #0]
 8010f5e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8010f60:	68fb      	ldr	r3, [r7, #12]
 8010f62:	683a      	ldr	r2, [r7, #0]
 8010f64:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8010f66:	683b      	ldr	r3, [r7, #0]
 8010f68:	687a      	ldr	r2, [r7, #4]
 8010f6a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010f6c:	687b      	ldr	r3, [r7, #4]
 8010f6e:	681b      	ldr	r3, [r3, #0]
 8010f70:	1c5a      	adds	r2, r3, #1
 8010f72:	687b      	ldr	r3, [r7, #4]
 8010f74:	601a      	str	r2, [r3, #0]
}
 8010f76:	bf00      	nop
 8010f78:	3714      	adds	r7, #20
 8010f7a:	46bd      	mov	sp, r7
 8010f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f80:	4770      	bx	lr

08010f82 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010f82:	b480      	push	{r7}
 8010f84:	b085      	sub	sp, #20
 8010f86:	af00      	add	r7, sp, #0
 8010f88:	6078      	str	r0, [r7, #4]
 8010f8a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8010f8c:	683b      	ldr	r3, [r7, #0]
 8010f8e:	681b      	ldr	r3, [r3, #0]
 8010f90:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8010f92:	68bb      	ldr	r3, [r7, #8]
 8010f94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010f98:	d103      	bne.n	8010fa2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	691b      	ldr	r3, [r3, #16]
 8010f9e:	60fb      	str	r3, [r7, #12]
 8010fa0:	e00c      	b.n	8010fbc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	3308      	adds	r3, #8
 8010fa6:	60fb      	str	r3, [r7, #12]
 8010fa8:	e002      	b.n	8010fb0 <vListInsert+0x2e>
 8010faa:	68fb      	ldr	r3, [r7, #12]
 8010fac:	685b      	ldr	r3, [r3, #4]
 8010fae:	60fb      	str	r3, [r7, #12]
 8010fb0:	68fb      	ldr	r3, [r7, #12]
 8010fb2:	685b      	ldr	r3, [r3, #4]
 8010fb4:	681b      	ldr	r3, [r3, #0]
 8010fb6:	68ba      	ldr	r2, [r7, #8]
 8010fb8:	429a      	cmp	r2, r3
 8010fba:	d2f6      	bcs.n	8010faa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8010fbc:	68fb      	ldr	r3, [r7, #12]
 8010fbe:	685a      	ldr	r2, [r3, #4]
 8010fc0:	683b      	ldr	r3, [r7, #0]
 8010fc2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8010fc4:	683b      	ldr	r3, [r7, #0]
 8010fc6:	685b      	ldr	r3, [r3, #4]
 8010fc8:	683a      	ldr	r2, [r7, #0]
 8010fca:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8010fcc:	683b      	ldr	r3, [r7, #0]
 8010fce:	68fa      	ldr	r2, [r7, #12]
 8010fd0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8010fd2:	68fb      	ldr	r3, [r7, #12]
 8010fd4:	683a      	ldr	r2, [r7, #0]
 8010fd6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8010fd8:	683b      	ldr	r3, [r7, #0]
 8010fda:	687a      	ldr	r2, [r7, #4]
 8010fdc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010fde:	687b      	ldr	r3, [r7, #4]
 8010fe0:	681b      	ldr	r3, [r3, #0]
 8010fe2:	1c5a      	adds	r2, r3, #1
 8010fe4:	687b      	ldr	r3, [r7, #4]
 8010fe6:	601a      	str	r2, [r3, #0]
}
 8010fe8:	bf00      	nop
 8010fea:	3714      	adds	r7, #20
 8010fec:	46bd      	mov	sp, r7
 8010fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ff2:	4770      	bx	lr

08010ff4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8010ff4:	b480      	push	{r7}
 8010ff6:	b085      	sub	sp, #20
 8010ff8:	af00      	add	r7, sp, #0
 8010ffa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8010ffc:	687b      	ldr	r3, [r7, #4]
 8010ffe:	691b      	ldr	r3, [r3, #16]
 8011000:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8011002:	687b      	ldr	r3, [r7, #4]
 8011004:	685b      	ldr	r3, [r3, #4]
 8011006:	687a      	ldr	r2, [r7, #4]
 8011008:	6892      	ldr	r2, [r2, #8]
 801100a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 801100c:	687b      	ldr	r3, [r7, #4]
 801100e:	689b      	ldr	r3, [r3, #8]
 8011010:	687a      	ldr	r2, [r7, #4]
 8011012:	6852      	ldr	r2, [r2, #4]
 8011014:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8011016:	68fb      	ldr	r3, [r7, #12]
 8011018:	685b      	ldr	r3, [r3, #4]
 801101a:	687a      	ldr	r2, [r7, #4]
 801101c:	429a      	cmp	r2, r3
 801101e:	d103      	bne.n	8011028 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8011020:	687b      	ldr	r3, [r7, #4]
 8011022:	689a      	ldr	r2, [r3, #8]
 8011024:	68fb      	ldr	r3, [r7, #12]
 8011026:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8011028:	687b      	ldr	r3, [r7, #4]
 801102a:	2200      	movs	r2, #0
 801102c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801102e:	68fb      	ldr	r3, [r7, #12]
 8011030:	681b      	ldr	r3, [r3, #0]
 8011032:	1e5a      	subs	r2, r3, #1
 8011034:	68fb      	ldr	r3, [r7, #12]
 8011036:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8011038:	68fb      	ldr	r3, [r7, #12]
 801103a:	681b      	ldr	r3, [r3, #0]
}
 801103c:	4618      	mov	r0, r3
 801103e:	3714      	adds	r7, #20
 8011040:	46bd      	mov	sp, r7
 8011042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011046:	4770      	bx	lr

08011048 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8011048:	b580      	push	{r7, lr}
 801104a:	b084      	sub	sp, #16
 801104c:	af00      	add	r7, sp, #0
 801104e:	6078      	str	r0, [r7, #4]
 8011050:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8011056:	68fb      	ldr	r3, [r7, #12]
 8011058:	2b00      	cmp	r3, #0
 801105a:	d109      	bne.n	8011070 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 801105c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011060:	f383 8811 	msr	BASEPRI, r3
 8011064:	f3bf 8f6f 	isb	sy
 8011068:	f3bf 8f4f 	dsb	sy
 801106c:	60bb      	str	r3, [r7, #8]
 801106e:	e7fe      	b.n	801106e <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8011070:	f002 fc14 	bl	801389c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011074:	68fb      	ldr	r3, [r7, #12]
 8011076:	681a      	ldr	r2, [r3, #0]
 8011078:	68fb      	ldr	r3, [r7, #12]
 801107a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801107c:	68f9      	ldr	r1, [r7, #12]
 801107e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8011080:	fb01 f303 	mul.w	r3, r1, r3
 8011084:	441a      	add	r2, r3
 8011086:	68fb      	ldr	r3, [r7, #12]
 8011088:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801108a:	68fb      	ldr	r3, [r7, #12]
 801108c:	2200      	movs	r2, #0
 801108e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8011090:	68fb      	ldr	r3, [r7, #12]
 8011092:	681a      	ldr	r2, [r3, #0]
 8011094:	68fb      	ldr	r3, [r7, #12]
 8011096:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011098:	68fb      	ldr	r3, [r7, #12]
 801109a:	681a      	ldr	r2, [r3, #0]
 801109c:	68fb      	ldr	r3, [r7, #12]
 801109e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80110a0:	3b01      	subs	r3, #1
 80110a2:	68f9      	ldr	r1, [r7, #12]
 80110a4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80110a6:	fb01 f303 	mul.w	r3, r1, r3
 80110aa:	441a      	add	r2, r3
 80110ac:	68fb      	ldr	r3, [r7, #12]
 80110ae:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80110b0:	68fb      	ldr	r3, [r7, #12]
 80110b2:	22ff      	movs	r2, #255	; 0xff
 80110b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80110b8:	68fb      	ldr	r3, [r7, #12]
 80110ba:	22ff      	movs	r2, #255	; 0xff
 80110bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80110c0:	683b      	ldr	r3, [r7, #0]
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	d114      	bne.n	80110f0 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80110c6:	68fb      	ldr	r3, [r7, #12]
 80110c8:	691b      	ldr	r3, [r3, #16]
 80110ca:	2b00      	cmp	r3, #0
 80110cc:	d01a      	beq.n	8011104 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80110ce:	68fb      	ldr	r3, [r7, #12]
 80110d0:	3310      	adds	r3, #16
 80110d2:	4618      	mov	r0, r3
 80110d4:	f001 fbe6 	bl	80128a4 <xTaskRemoveFromEventList>
 80110d8:	4603      	mov	r3, r0
 80110da:	2b00      	cmp	r3, #0
 80110dc:	d012      	beq.n	8011104 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80110de:	4b0d      	ldr	r3, [pc, #52]	; (8011114 <xQueueGenericReset+0xcc>)
 80110e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80110e4:	601a      	str	r2, [r3, #0]
 80110e6:	f3bf 8f4f 	dsb	sy
 80110ea:	f3bf 8f6f 	isb	sy
 80110ee:	e009      	b.n	8011104 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80110f0:	68fb      	ldr	r3, [r7, #12]
 80110f2:	3310      	adds	r3, #16
 80110f4:	4618      	mov	r0, r3
 80110f6:	f7ff fef3 	bl	8010ee0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80110fa:	68fb      	ldr	r3, [r7, #12]
 80110fc:	3324      	adds	r3, #36	; 0x24
 80110fe:	4618      	mov	r0, r3
 8011100:	f7ff feee 	bl	8010ee0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8011104:	f002 fbf8 	bl	80138f8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8011108:	2301      	movs	r3, #1
}
 801110a:	4618      	mov	r0, r3
 801110c:	3710      	adds	r7, #16
 801110e:	46bd      	mov	sp, r7
 8011110:	bd80      	pop	{r7, pc}
 8011112:	bf00      	nop
 8011114:	e000ed04 	.word	0xe000ed04

08011118 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8011118:	b580      	push	{r7, lr}
 801111a:	b08e      	sub	sp, #56	; 0x38
 801111c:	af02      	add	r7, sp, #8
 801111e:	60f8      	str	r0, [r7, #12]
 8011120:	60b9      	str	r1, [r7, #8]
 8011122:	607a      	str	r2, [r7, #4]
 8011124:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011126:	68fb      	ldr	r3, [r7, #12]
 8011128:	2b00      	cmp	r3, #0
 801112a:	d109      	bne.n	8011140 <xQueueGenericCreateStatic+0x28>
 801112c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011130:	f383 8811 	msr	BASEPRI, r3
 8011134:	f3bf 8f6f 	isb	sy
 8011138:	f3bf 8f4f 	dsb	sy
 801113c:	62bb      	str	r3, [r7, #40]	; 0x28
 801113e:	e7fe      	b.n	801113e <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8011140:	683b      	ldr	r3, [r7, #0]
 8011142:	2b00      	cmp	r3, #0
 8011144:	d109      	bne.n	801115a <xQueueGenericCreateStatic+0x42>
 8011146:	f04f 0350 	mov.w	r3, #80	; 0x50
 801114a:	f383 8811 	msr	BASEPRI, r3
 801114e:	f3bf 8f6f 	isb	sy
 8011152:	f3bf 8f4f 	dsb	sy
 8011156:	627b      	str	r3, [r7, #36]	; 0x24
 8011158:	e7fe      	b.n	8011158 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	2b00      	cmp	r3, #0
 801115e:	d002      	beq.n	8011166 <xQueueGenericCreateStatic+0x4e>
 8011160:	68bb      	ldr	r3, [r7, #8]
 8011162:	2b00      	cmp	r3, #0
 8011164:	d001      	beq.n	801116a <xQueueGenericCreateStatic+0x52>
 8011166:	2301      	movs	r3, #1
 8011168:	e000      	b.n	801116c <xQueueGenericCreateStatic+0x54>
 801116a:	2300      	movs	r3, #0
 801116c:	2b00      	cmp	r3, #0
 801116e:	d109      	bne.n	8011184 <xQueueGenericCreateStatic+0x6c>
 8011170:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011174:	f383 8811 	msr	BASEPRI, r3
 8011178:	f3bf 8f6f 	isb	sy
 801117c:	f3bf 8f4f 	dsb	sy
 8011180:	623b      	str	r3, [r7, #32]
 8011182:	e7fe      	b.n	8011182 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	2b00      	cmp	r3, #0
 8011188:	d102      	bne.n	8011190 <xQueueGenericCreateStatic+0x78>
 801118a:	68bb      	ldr	r3, [r7, #8]
 801118c:	2b00      	cmp	r3, #0
 801118e:	d101      	bne.n	8011194 <xQueueGenericCreateStatic+0x7c>
 8011190:	2301      	movs	r3, #1
 8011192:	e000      	b.n	8011196 <xQueueGenericCreateStatic+0x7e>
 8011194:	2300      	movs	r3, #0
 8011196:	2b00      	cmp	r3, #0
 8011198:	d109      	bne.n	80111ae <xQueueGenericCreateStatic+0x96>
 801119a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801119e:	f383 8811 	msr	BASEPRI, r3
 80111a2:	f3bf 8f6f 	isb	sy
 80111a6:	f3bf 8f4f 	dsb	sy
 80111aa:	61fb      	str	r3, [r7, #28]
 80111ac:	e7fe      	b.n	80111ac <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80111ae:	2350      	movs	r3, #80	; 0x50
 80111b0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80111b2:	697b      	ldr	r3, [r7, #20]
 80111b4:	2b50      	cmp	r3, #80	; 0x50
 80111b6:	d009      	beq.n	80111cc <xQueueGenericCreateStatic+0xb4>
 80111b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80111bc:	f383 8811 	msr	BASEPRI, r3
 80111c0:	f3bf 8f6f 	isb	sy
 80111c4:	f3bf 8f4f 	dsb	sy
 80111c8:	61bb      	str	r3, [r7, #24]
 80111ca:	e7fe      	b.n	80111ca <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80111cc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80111ce:	683b      	ldr	r3, [r7, #0]
 80111d0:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80111d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111d4:	2b00      	cmp	r3, #0
 80111d6:	d00d      	beq.n	80111f4 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80111d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111da:	2201      	movs	r2, #1
 80111dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80111e0:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80111e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111e6:	9300      	str	r3, [sp, #0]
 80111e8:	4613      	mov	r3, r2
 80111ea:	687a      	ldr	r2, [r7, #4]
 80111ec:	68b9      	ldr	r1, [r7, #8]
 80111ee:	68f8      	ldr	r0, [r7, #12]
 80111f0:	f000 f844 	bl	801127c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80111f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80111f6:	4618      	mov	r0, r3
 80111f8:	3730      	adds	r7, #48	; 0x30
 80111fa:	46bd      	mov	sp, r7
 80111fc:	bd80      	pop	{r7, pc}

080111fe <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80111fe:	b580      	push	{r7, lr}
 8011200:	b08a      	sub	sp, #40	; 0x28
 8011202:	af02      	add	r7, sp, #8
 8011204:	60f8      	str	r0, [r7, #12]
 8011206:	60b9      	str	r1, [r7, #8]
 8011208:	4613      	mov	r3, r2
 801120a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801120c:	68fb      	ldr	r3, [r7, #12]
 801120e:	2b00      	cmp	r3, #0
 8011210:	d109      	bne.n	8011226 <xQueueGenericCreate+0x28>
 8011212:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011216:	f383 8811 	msr	BASEPRI, r3
 801121a:	f3bf 8f6f 	isb	sy
 801121e:	f3bf 8f4f 	dsb	sy
 8011222:	613b      	str	r3, [r7, #16]
 8011224:	e7fe      	b.n	8011224 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8011226:	68bb      	ldr	r3, [r7, #8]
 8011228:	2b00      	cmp	r3, #0
 801122a:	d102      	bne.n	8011232 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 801122c:	2300      	movs	r3, #0
 801122e:	61fb      	str	r3, [r7, #28]
 8011230:	e004      	b.n	801123c <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011232:	68fb      	ldr	r3, [r7, #12]
 8011234:	68ba      	ldr	r2, [r7, #8]
 8011236:	fb02 f303 	mul.w	r3, r2, r3
 801123a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 801123c:	69fb      	ldr	r3, [r7, #28]
 801123e:	3350      	adds	r3, #80	; 0x50
 8011240:	4618      	mov	r0, r3
 8011242:	f002 fc45 	bl	8013ad0 <pvPortMalloc>
 8011246:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8011248:	69bb      	ldr	r3, [r7, #24]
 801124a:	2b00      	cmp	r3, #0
 801124c:	d011      	beq.n	8011272 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 801124e:	69bb      	ldr	r3, [r7, #24]
 8011250:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011252:	697b      	ldr	r3, [r7, #20]
 8011254:	3350      	adds	r3, #80	; 0x50
 8011256:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8011258:	69bb      	ldr	r3, [r7, #24]
 801125a:	2200      	movs	r2, #0
 801125c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011260:	79fa      	ldrb	r2, [r7, #7]
 8011262:	69bb      	ldr	r3, [r7, #24]
 8011264:	9300      	str	r3, [sp, #0]
 8011266:	4613      	mov	r3, r2
 8011268:	697a      	ldr	r2, [r7, #20]
 801126a:	68b9      	ldr	r1, [r7, #8]
 801126c:	68f8      	ldr	r0, [r7, #12]
 801126e:	f000 f805 	bl	801127c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011272:	69bb      	ldr	r3, [r7, #24]
	}
 8011274:	4618      	mov	r0, r3
 8011276:	3720      	adds	r7, #32
 8011278:	46bd      	mov	sp, r7
 801127a:	bd80      	pop	{r7, pc}

0801127c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 801127c:	b580      	push	{r7, lr}
 801127e:	b084      	sub	sp, #16
 8011280:	af00      	add	r7, sp, #0
 8011282:	60f8      	str	r0, [r7, #12]
 8011284:	60b9      	str	r1, [r7, #8]
 8011286:	607a      	str	r2, [r7, #4]
 8011288:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801128a:	68bb      	ldr	r3, [r7, #8]
 801128c:	2b00      	cmp	r3, #0
 801128e:	d103      	bne.n	8011298 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8011290:	69bb      	ldr	r3, [r7, #24]
 8011292:	69ba      	ldr	r2, [r7, #24]
 8011294:	601a      	str	r2, [r3, #0]
 8011296:	e002      	b.n	801129e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8011298:	69bb      	ldr	r3, [r7, #24]
 801129a:	687a      	ldr	r2, [r7, #4]
 801129c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 801129e:	69bb      	ldr	r3, [r7, #24]
 80112a0:	68fa      	ldr	r2, [r7, #12]
 80112a2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80112a4:	69bb      	ldr	r3, [r7, #24]
 80112a6:	68ba      	ldr	r2, [r7, #8]
 80112a8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80112aa:	2101      	movs	r1, #1
 80112ac:	69b8      	ldr	r0, [r7, #24]
 80112ae:	f7ff fecb 	bl	8011048 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80112b2:	69bb      	ldr	r3, [r7, #24]
 80112b4:	78fa      	ldrb	r2, [r7, #3]
 80112b6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80112ba:	bf00      	nop
 80112bc:	3710      	adds	r7, #16
 80112be:	46bd      	mov	sp, r7
 80112c0:	bd80      	pop	{r7, pc}

080112c2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80112c2:	b580      	push	{r7, lr}
 80112c4:	b082      	sub	sp, #8
 80112c6:	af00      	add	r7, sp, #0
 80112c8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	2b00      	cmp	r3, #0
 80112ce:	d00e      	beq.n	80112ee <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	2200      	movs	r2, #0
 80112d4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	2200      	movs	r2, #0
 80112da:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80112dc:	687b      	ldr	r3, [r7, #4]
 80112de:	2200      	movs	r2, #0
 80112e0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80112e2:	2300      	movs	r3, #0
 80112e4:	2200      	movs	r2, #0
 80112e6:	2100      	movs	r1, #0
 80112e8:	6878      	ldr	r0, [r7, #4]
 80112ea:	f000 f81d 	bl	8011328 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80112ee:	bf00      	nop
 80112f0:	3708      	adds	r7, #8
 80112f2:	46bd      	mov	sp, r7
 80112f4:	bd80      	pop	{r7, pc}

080112f6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80112f6:	b580      	push	{r7, lr}
 80112f8:	b086      	sub	sp, #24
 80112fa:	af00      	add	r7, sp, #0
 80112fc:	4603      	mov	r3, r0
 80112fe:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8011300:	2301      	movs	r3, #1
 8011302:	617b      	str	r3, [r7, #20]
 8011304:	2300      	movs	r3, #0
 8011306:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8011308:	79fb      	ldrb	r3, [r7, #7]
 801130a:	461a      	mov	r2, r3
 801130c:	6939      	ldr	r1, [r7, #16]
 801130e:	6978      	ldr	r0, [r7, #20]
 8011310:	f7ff ff75 	bl	80111fe <xQueueGenericCreate>
 8011314:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8011316:	68f8      	ldr	r0, [r7, #12]
 8011318:	f7ff ffd3 	bl	80112c2 <prvInitialiseMutex>

		return xNewQueue;
 801131c:	68fb      	ldr	r3, [r7, #12]
	}
 801131e:	4618      	mov	r0, r3
 8011320:	3718      	adds	r7, #24
 8011322:	46bd      	mov	sp, r7
 8011324:	bd80      	pop	{r7, pc}
	...

08011328 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8011328:	b580      	push	{r7, lr}
 801132a:	b08e      	sub	sp, #56	; 0x38
 801132c:	af00      	add	r7, sp, #0
 801132e:	60f8      	str	r0, [r7, #12]
 8011330:	60b9      	str	r1, [r7, #8]
 8011332:	607a      	str	r2, [r7, #4]
 8011334:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8011336:	2300      	movs	r3, #0
 8011338:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801133a:	68fb      	ldr	r3, [r7, #12]
 801133c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801133e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011340:	2b00      	cmp	r3, #0
 8011342:	d109      	bne.n	8011358 <xQueueGenericSend+0x30>
 8011344:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011348:	f383 8811 	msr	BASEPRI, r3
 801134c:	f3bf 8f6f 	isb	sy
 8011350:	f3bf 8f4f 	dsb	sy
 8011354:	62bb      	str	r3, [r7, #40]	; 0x28
 8011356:	e7fe      	b.n	8011356 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011358:	68bb      	ldr	r3, [r7, #8]
 801135a:	2b00      	cmp	r3, #0
 801135c:	d103      	bne.n	8011366 <xQueueGenericSend+0x3e>
 801135e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011362:	2b00      	cmp	r3, #0
 8011364:	d101      	bne.n	801136a <xQueueGenericSend+0x42>
 8011366:	2301      	movs	r3, #1
 8011368:	e000      	b.n	801136c <xQueueGenericSend+0x44>
 801136a:	2300      	movs	r3, #0
 801136c:	2b00      	cmp	r3, #0
 801136e:	d109      	bne.n	8011384 <xQueueGenericSend+0x5c>
 8011370:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011374:	f383 8811 	msr	BASEPRI, r3
 8011378:	f3bf 8f6f 	isb	sy
 801137c:	f3bf 8f4f 	dsb	sy
 8011380:	627b      	str	r3, [r7, #36]	; 0x24
 8011382:	e7fe      	b.n	8011382 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011384:	683b      	ldr	r3, [r7, #0]
 8011386:	2b02      	cmp	r3, #2
 8011388:	d103      	bne.n	8011392 <xQueueGenericSend+0x6a>
 801138a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801138c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801138e:	2b01      	cmp	r3, #1
 8011390:	d101      	bne.n	8011396 <xQueueGenericSend+0x6e>
 8011392:	2301      	movs	r3, #1
 8011394:	e000      	b.n	8011398 <xQueueGenericSend+0x70>
 8011396:	2300      	movs	r3, #0
 8011398:	2b00      	cmp	r3, #0
 801139a:	d109      	bne.n	80113b0 <xQueueGenericSend+0x88>
 801139c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113a0:	f383 8811 	msr	BASEPRI, r3
 80113a4:	f3bf 8f6f 	isb	sy
 80113a8:	f3bf 8f4f 	dsb	sy
 80113ac:	623b      	str	r3, [r7, #32]
 80113ae:	e7fe      	b.n	80113ae <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80113b0:	f001 fc2e 	bl	8012c10 <xTaskGetSchedulerState>
 80113b4:	4603      	mov	r3, r0
 80113b6:	2b00      	cmp	r3, #0
 80113b8:	d102      	bne.n	80113c0 <xQueueGenericSend+0x98>
 80113ba:	687b      	ldr	r3, [r7, #4]
 80113bc:	2b00      	cmp	r3, #0
 80113be:	d101      	bne.n	80113c4 <xQueueGenericSend+0x9c>
 80113c0:	2301      	movs	r3, #1
 80113c2:	e000      	b.n	80113c6 <xQueueGenericSend+0x9e>
 80113c4:	2300      	movs	r3, #0
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	d109      	bne.n	80113de <xQueueGenericSend+0xb6>
 80113ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113ce:	f383 8811 	msr	BASEPRI, r3
 80113d2:	f3bf 8f6f 	isb	sy
 80113d6:	f3bf 8f4f 	dsb	sy
 80113da:	61fb      	str	r3, [r7, #28]
 80113dc:	e7fe      	b.n	80113dc <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80113de:	f002 fa5d 	bl	801389c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80113e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80113e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80113e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80113e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80113ea:	429a      	cmp	r2, r3
 80113ec:	d302      	bcc.n	80113f4 <xQueueGenericSend+0xcc>
 80113ee:	683b      	ldr	r3, [r7, #0]
 80113f0:	2b02      	cmp	r3, #2
 80113f2:	d129      	bne.n	8011448 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80113f4:	683a      	ldr	r2, [r7, #0]
 80113f6:	68b9      	ldr	r1, [r7, #8]
 80113f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80113fa:	f000 fba9 	bl	8011b50 <prvCopyDataToQueue>
 80113fe:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011404:	2b00      	cmp	r3, #0
 8011406:	d010      	beq.n	801142a <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801140a:	3324      	adds	r3, #36	; 0x24
 801140c:	4618      	mov	r0, r3
 801140e:	f001 fa49 	bl	80128a4 <xTaskRemoveFromEventList>
 8011412:	4603      	mov	r3, r0
 8011414:	2b00      	cmp	r3, #0
 8011416:	d013      	beq.n	8011440 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8011418:	4b3f      	ldr	r3, [pc, #252]	; (8011518 <xQueueGenericSend+0x1f0>)
 801141a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801141e:	601a      	str	r2, [r3, #0]
 8011420:	f3bf 8f4f 	dsb	sy
 8011424:	f3bf 8f6f 	isb	sy
 8011428:	e00a      	b.n	8011440 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 801142a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801142c:	2b00      	cmp	r3, #0
 801142e:	d007      	beq.n	8011440 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8011430:	4b39      	ldr	r3, [pc, #228]	; (8011518 <xQueueGenericSend+0x1f0>)
 8011432:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011436:	601a      	str	r2, [r3, #0]
 8011438:	f3bf 8f4f 	dsb	sy
 801143c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8011440:	f002 fa5a 	bl	80138f8 <vPortExitCritical>
				return pdPASS;
 8011444:	2301      	movs	r3, #1
 8011446:	e063      	b.n	8011510 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	2b00      	cmp	r3, #0
 801144c:	d103      	bne.n	8011456 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801144e:	f002 fa53 	bl	80138f8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8011452:	2300      	movs	r3, #0
 8011454:	e05c      	b.n	8011510 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011456:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011458:	2b00      	cmp	r3, #0
 801145a:	d106      	bne.n	801146a <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801145c:	f107 0314 	add.w	r3, r7, #20
 8011460:	4618      	mov	r0, r3
 8011462:	f001 fa81 	bl	8012968 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011466:	2301      	movs	r3, #1
 8011468:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801146a:	f002 fa45 	bl	80138f8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801146e:	f000 fffd 	bl	801246c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011472:	f002 fa13 	bl	801389c <vPortEnterCritical>
 8011476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011478:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801147c:	b25b      	sxtb	r3, r3
 801147e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011482:	d103      	bne.n	801148c <xQueueGenericSend+0x164>
 8011484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011486:	2200      	movs	r2, #0
 8011488:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801148c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801148e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011492:	b25b      	sxtb	r3, r3
 8011494:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011498:	d103      	bne.n	80114a2 <xQueueGenericSend+0x17a>
 801149a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801149c:	2200      	movs	r2, #0
 801149e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80114a2:	f002 fa29 	bl	80138f8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80114a6:	1d3a      	adds	r2, r7, #4
 80114a8:	f107 0314 	add.w	r3, r7, #20
 80114ac:	4611      	mov	r1, r2
 80114ae:	4618      	mov	r0, r3
 80114b0:	f001 fa70 	bl	8012994 <xTaskCheckForTimeOut>
 80114b4:	4603      	mov	r3, r0
 80114b6:	2b00      	cmp	r3, #0
 80114b8:	d124      	bne.n	8011504 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80114ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80114bc:	f000 fc40 	bl	8011d40 <prvIsQueueFull>
 80114c0:	4603      	mov	r3, r0
 80114c2:	2b00      	cmp	r3, #0
 80114c4:	d018      	beq.n	80114f8 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80114c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80114c8:	3310      	adds	r3, #16
 80114ca:	687a      	ldr	r2, [r7, #4]
 80114cc:	4611      	mov	r1, r2
 80114ce:	4618      	mov	r0, r3
 80114d0:	f001 f99a 	bl	8012808 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80114d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80114d6:	f000 fbcb 	bl	8011c70 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80114da:	f000 ffd5 	bl	8012488 <xTaskResumeAll>
 80114de:	4603      	mov	r3, r0
 80114e0:	2b00      	cmp	r3, #0
 80114e2:	f47f af7c 	bne.w	80113de <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 80114e6:	4b0c      	ldr	r3, [pc, #48]	; (8011518 <xQueueGenericSend+0x1f0>)
 80114e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80114ec:	601a      	str	r2, [r3, #0]
 80114ee:	f3bf 8f4f 	dsb	sy
 80114f2:	f3bf 8f6f 	isb	sy
 80114f6:	e772      	b.n	80113de <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80114f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80114fa:	f000 fbb9 	bl	8011c70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80114fe:	f000 ffc3 	bl	8012488 <xTaskResumeAll>
 8011502:	e76c      	b.n	80113de <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8011504:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011506:	f000 fbb3 	bl	8011c70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801150a:	f000 ffbd 	bl	8012488 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801150e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8011510:	4618      	mov	r0, r3
 8011512:	3738      	adds	r7, #56	; 0x38
 8011514:	46bd      	mov	sp, r7
 8011516:	bd80      	pop	{r7, pc}
 8011518:	e000ed04 	.word	0xe000ed04

0801151c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 801151c:	b580      	push	{r7, lr}
 801151e:	b08e      	sub	sp, #56	; 0x38
 8011520:	af00      	add	r7, sp, #0
 8011522:	60f8      	str	r0, [r7, #12]
 8011524:	60b9      	str	r1, [r7, #8]
 8011526:	607a      	str	r2, [r7, #4]
 8011528:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801152a:	68fb      	ldr	r3, [r7, #12]
 801152c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801152e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011530:	2b00      	cmp	r3, #0
 8011532:	d109      	bne.n	8011548 <xQueueGenericSendFromISR+0x2c>
 8011534:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011538:	f383 8811 	msr	BASEPRI, r3
 801153c:	f3bf 8f6f 	isb	sy
 8011540:	f3bf 8f4f 	dsb	sy
 8011544:	627b      	str	r3, [r7, #36]	; 0x24
 8011546:	e7fe      	b.n	8011546 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011548:	68bb      	ldr	r3, [r7, #8]
 801154a:	2b00      	cmp	r3, #0
 801154c:	d103      	bne.n	8011556 <xQueueGenericSendFromISR+0x3a>
 801154e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011552:	2b00      	cmp	r3, #0
 8011554:	d101      	bne.n	801155a <xQueueGenericSendFromISR+0x3e>
 8011556:	2301      	movs	r3, #1
 8011558:	e000      	b.n	801155c <xQueueGenericSendFromISR+0x40>
 801155a:	2300      	movs	r3, #0
 801155c:	2b00      	cmp	r3, #0
 801155e:	d109      	bne.n	8011574 <xQueueGenericSendFromISR+0x58>
 8011560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011564:	f383 8811 	msr	BASEPRI, r3
 8011568:	f3bf 8f6f 	isb	sy
 801156c:	f3bf 8f4f 	dsb	sy
 8011570:	623b      	str	r3, [r7, #32]
 8011572:	e7fe      	b.n	8011572 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011574:	683b      	ldr	r3, [r7, #0]
 8011576:	2b02      	cmp	r3, #2
 8011578:	d103      	bne.n	8011582 <xQueueGenericSendFromISR+0x66>
 801157a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801157c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801157e:	2b01      	cmp	r3, #1
 8011580:	d101      	bne.n	8011586 <xQueueGenericSendFromISR+0x6a>
 8011582:	2301      	movs	r3, #1
 8011584:	e000      	b.n	8011588 <xQueueGenericSendFromISR+0x6c>
 8011586:	2300      	movs	r3, #0
 8011588:	2b00      	cmp	r3, #0
 801158a:	d109      	bne.n	80115a0 <xQueueGenericSendFromISR+0x84>
 801158c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011590:	f383 8811 	msr	BASEPRI, r3
 8011594:	f3bf 8f6f 	isb	sy
 8011598:	f3bf 8f4f 	dsb	sy
 801159c:	61fb      	str	r3, [r7, #28]
 801159e:	e7fe      	b.n	801159e <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80115a0:	f002 fa58 	bl	8013a54 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80115a4:	f3ef 8211 	mrs	r2, BASEPRI
 80115a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80115ac:	f383 8811 	msr	BASEPRI, r3
 80115b0:	f3bf 8f6f 	isb	sy
 80115b4:	f3bf 8f4f 	dsb	sy
 80115b8:	61ba      	str	r2, [r7, #24]
 80115ba:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80115bc:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80115be:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80115c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80115c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80115c8:	429a      	cmp	r2, r3
 80115ca:	d302      	bcc.n	80115d2 <xQueueGenericSendFromISR+0xb6>
 80115cc:	683b      	ldr	r3, [r7, #0]
 80115ce:	2b02      	cmp	r3, #2
 80115d0:	d12c      	bne.n	801162c <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80115d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80115d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80115dc:	683a      	ldr	r2, [r7, #0]
 80115de:	68b9      	ldr	r1, [r7, #8]
 80115e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80115e2:	f000 fab5 	bl	8011b50 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80115e6:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80115ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80115ee:	d112      	bne.n	8011616 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80115f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80115f4:	2b00      	cmp	r3, #0
 80115f6:	d016      	beq.n	8011626 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80115f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115fa:	3324      	adds	r3, #36	; 0x24
 80115fc:	4618      	mov	r0, r3
 80115fe:	f001 f951 	bl	80128a4 <xTaskRemoveFromEventList>
 8011602:	4603      	mov	r3, r0
 8011604:	2b00      	cmp	r3, #0
 8011606:	d00e      	beq.n	8011626 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8011608:	687b      	ldr	r3, [r7, #4]
 801160a:	2b00      	cmp	r3, #0
 801160c:	d00b      	beq.n	8011626 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801160e:	687b      	ldr	r3, [r7, #4]
 8011610:	2201      	movs	r2, #1
 8011612:	601a      	str	r2, [r3, #0]
 8011614:	e007      	b.n	8011626 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011616:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 801161a:	3301      	adds	r3, #1
 801161c:	b2db      	uxtb	r3, r3
 801161e:	b25a      	sxtb	r2, r3
 8011620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011622:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8011626:	2301      	movs	r3, #1
 8011628:	637b      	str	r3, [r7, #52]	; 0x34
		{
 801162a:	e001      	b.n	8011630 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801162c:	2300      	movs	r3, #0
 801162e:	637b      	str	r3, [r7, #52]	; 0x34
 8011630:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011632:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8011634:	693b      	ldr	r3, [r7, #16]
 8011636:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801163a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801163c:	4618      	mov	r0, r3
 801163e:	3738      	adds	r7, #56	; 0x38
 8011640:	46bd      	mov	sp, r7
 8011642:	bd80      	pop	{r7, pc}

08011644 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8011644:	b580      	push	{r7, lr}
 8011646:	b08e      	sub	sp, #56	; 0x38
 8011648:	af00      	add	r7, sp, #0
 801164a:	6078      	str	r0, [r7, #4]
 801164c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8011652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011654:	2b00      	cmp	r3, #0
 8011656:	d109      	bne.n	801166c <xQueueGiveFromISR+0x28>
	__asm volatile
 8011658:	f04f 0350 	mov.w	r3, #80	; 0x50
 801165c:	f383 8811 	msr	BASEPRI, r3
 8011660:	f3bf 8f6f 	isb	sy
 8011664:	f3bf 8f4f 	dsb	sy
 8011668:	623b      	str	r3, [r7, #32]
 801166a:	e7fe      	b.n	801166a <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801166c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801166e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011670:	2b00      	cmp	r3, #0
 8011672:	d009      	beq.n	8011688 <xQueueGiveFromISR+0x44>
 8011674:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011678:	f383 8811 	msr	BASEPRI, r3
 801167c:	f3bf 8f6f 	isb	sy
 8011680:	f3bf 8f4f 	dsb	sy
 8011684:	61fb      	str	r3, [r7, #28]
 8011686:	e7fe      	b.n	8011686 <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8011688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801168a:	681b      	ldr	r3, [r3, #0]
 801168c:	2b00      	cmp	r3, #0
 801168e:	d103      	bne.n	8011698 <xQueueGiveFromISR+0x54>
 8011690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011692:	689b      	ldr	r3, [r3, #8]
 8011694:	2b00      	cmp	r3, #0
 8011696:	d101      	bne.n	801169c <xQueueGiveFromISR+0x58>
 8011698:	2301      	movs	r3, #1
 801169a:	e000      	b.n	801169e <xQueueGiveFromISR+0x5a>
 801169c:	2300      	movs	r3, #0
 801169e:	2b00      	cmp	r3, #0
 80116a0:	d109      	bne.n	80116b6 <xQueueGiveFromISR+0x72>
 80116a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80116a6:	f383 8811 	msr	BASEPRI, r3
 80116aa:	f3bf 8f6f 	isb	sy
 80116ae:	f3bf 8f4f 	dsb	sy
 80116b2:	61bb      	str	r3, [r7, #24]
 80116b4:	e7fe      	b.n	80116b4 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80116b6:	f002 f9cd 	bl	8013a54 <vPortValidateInterruptPriority>
	__asm volatile
 80116ba:	f3ef 8211 	mrs	r2, BASEPRI
 80116be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80116c2:	f383 8811 	msr	BASEPRI, r3
 80116c6:	f3bf 8f6f 	isb	sy
 80116ca:	f3bf 8f4f 	dsb	sy
 80116ce:	617a      	str	r2, [r7, #20]
 80116d0:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80116d2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80116d4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80116d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80116da:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80116dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80116e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80116e2:	429a      	cmp	r2, r3
 80116e4:	d22b      	bcs.n	801173e <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80116e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116e8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80116ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80116f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80116f2:	1c5a      	adds	r2, r3, #1
 80116f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116f6:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80116f8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80116fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011700:	d112      	bne.n	8011728 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011706:	2b00      	cmp	r3, #0
 8011708:	d016      	beq.n	8011738 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801170a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801170c:	3324      	adds	r3, #36	; 0x24
 801170e:	4618      	mov	r0, r3
 8011710:	f001 f8c8 	bl	80128a4 <xTaskRemoveFromEventList>
 8011714:	4603      	mov	r3, r0
 8011716:	2b00      	cmp	r3, #0
 8011718:	d00e      	beq.n	8011738 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801171a:	683b      	ldr	r3, [r7, #0]
 801171c:	2b00      	cmp	r3, #0
 801171e:	d00b      	beq.n	8011738 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011720:	683b      	ldr	r3, [r7, #0]
 8011722:	2201      	movs	r2, #1
 8011724:	601a      	str	r2, [r3, #0]
 8011726:	e007      	b.n	8011738 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011728:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801172c:	3301      	adds	r3, #1
 801172e:	b2db      	uxtb	r3, r3
 8011730:	b25a      	sxtb	r2, r3
 8011732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011734:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8011738:	2301      	movs	r3, #1
 801173a:	637b      	str	r3, [r7, #52]	; 0x34
 801173c:	e001      	b.n	8011742 <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801173e:	2300      	movs	r3, #0
 8011740:	637b      	str	r3, [r7, #52]	; 0x34
 8011742:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011744:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8011746:	68fb      	ldr	r3, [r7, #12]
 8011748:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801174c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801174e:	4618      	mov	r0, r3
 8011750:	3738      	adds	r7, #56	; 0x38
 8011752:	46bd      	mov	sp, r7
 8011754:	bd80      	pop	{r7, pc}
	...

08011758 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8011758:	b580      	push	{r7, lr}
 801175a:	b08c      	sub	sp, #48	; 0x30
 801175c:	af00      	add	r7, sp, #0
 801175e:	60f8      	str	r0, [r7, #12]
 8011760:	60b9      	str	r1, [r7, #8]
 8011762:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8011764:	2300      	movs	r3, #0
 8011766:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011768:	68fb      	ldr	r3, [r7, #12]
 801176a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801176c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801176e:	2b00      	cmp	r3, #0
 8011770:	d109      	bne.n	8011786 <xQueueReceive+0x2e>
	__asm volatile
 8011772:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011776:	f383 8811 	msr	BASEPRI, r3
 801177a:	f3bf 8f6f 	isb	sy
 801177e:	f3bf 8f4f 	dsb	sy
 8011782:	623b      	str	r3, [r7, #32]
 8011784:	e7fe      	b.n	8011784 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011786:	68bb      	ldr	r3, [r7, #8]
 8011788:	2b00      	cmp	r3, #0
 801178a:	d103      	bne.n	8011794 <xQueueReceive+0x3c>
 801178c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801178e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011790:	2b00      	cmp	r3, #0
 8011792:	d101      	bne.n	8011798 <xQueueReceive+0x40>
 8011794:	2301      	movs	r3, #1
 8011796:	e000      	b.n	801179a <xQueueReceive+0x42>
 8011798:	2300      	movs	r3, #0
 801179a:	2b00      	cmp	r3, #0
 801179c:	d109      	bne.n	80117b2 <xQueueReceive+0x5a>
 801179e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117a2:	f383 8811 	msr	BASEPRI, r3
 80117a6:	f3bf 8f6f 	isb	sy
 80117aa:	f3bf 8f4f 	dsb	sy
 80117ae:	61fb      	str	r3, [r7, #28]
 80117b0:	e7fe      	b.n	80117b0 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80117b2:	f001 fa2d 	bl	8012c10 <xTaskGetSchedulerState>
 80117b6:	4603      	mov	r3, r0
 80117b8:	2b00      	cmp	r3, #0
 80117ba:	d102      	bne.n	80117c2 <xQueueReceive+0x6a>
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	2b00      	cmp	r3, #0
 80117c0:	d101      	bne.n	80117c6 <xQueueReceive+0x6e>
 80117c2:	2301      	movs	r3, #1
 80117c4:	e000      	b.n	80117c8 <xQueueReceive+0x70>
 80117c6:	2300      	movs	r3, #0
 80117c8:	2b00      	cmp	r3, #0
 80117ca:	d109      	bne.n	80117e0 <xQueueReceive+0x88>
 80117cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117d0:	f383 8811 	msr	BASEPRI, r3
 80117d4:	f3bf 8f6f 	isb	sy
 80117d8:	f3bf 8f4f 	dsb	sy
 80117dc:	61bb      	str	r3, [r7, #24]
 80117de:	e7fe      	b.n	80117de <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80117e0:	f002 f85c 	bl	801389c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80117e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80117e8:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80117ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80117ec:	2b00      	cmp	r3, #0
 80117ee:	d01f      	beq.n	8011830 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80117f0:	68b9      	ldr	r1, [r7, #8]
 80117f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80117f4:	f000 fa16 	bl	8011c24 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80117f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80117fa:	1e5a      	subs	r2, r3, #1
 80117fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117fe:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011802:	691b      	ldr	r3, [r3, #16]
 8011804:	2b00      	cmp	r3, #0
 8011806:	d00f      	beq.n	8011828 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801180a:	3310      	adds	r3, #16
 801180c:	4618      	mov	r0, r3
 801180e:	f001 f849 	bl	80128a4 <xTaskRemoveFromEventList>
 8011812:	4603      	mov	r3, r0
 8011814:	2b00      	cmp	r3, #0
 8011816:	d007      	beq.n	8011828 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011818:	4b3c      	ldr	r3, [pc, #240]	; (801190c <xQueueReceive+0x1b4>)
 801181a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801181e:	601a      	str	r2, [r3, #0]
 8011820:	f3bf 8f4f 	dsb	sy
 8011824:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011828:	f002 f866 	bl	80138f8 <vPortExitCritical>
				return pdPASS;
 801182c:	2301      	movs	r3, #1
 801182e:	e069      	b.n	8011904 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011830:	687b      	ldr	r3, [r7, #4]
 8011832:	2b00      	cmp	r3, #0
 8011834:	d103      	bne.n	801183e <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011836:	f002 f85f 	bl	80138f8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801183a:	2300      	movs	r3, #0
 801183c:	e062      	b.n	8011904 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 801183e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011840:	2b00      	cmp	r3, #0
 8011842:	d106      	bne.n	8011852 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011844:	f107 0310 	add.w	r3, r7, #16
 8011848:	4618      	mov	r0, r3
 801184a:	f001 f88d 	bl	8012968 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801184e:	2301      	movs	r3, #1
 8011850:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011852:	f002 f851 	bl	80138f8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011856:	f000 fe09 	bl	801246c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801185a:	f002 f81f 	bl	801389c <vPortEnterCritical>
 801185e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011860:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011864:	b25b      	sxtb	r3, r3
 8011866:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801186a:	d103      	bne.n	8011874 <xQueueReceive+0x11c>
 801186c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801186e:	2200      	movs	r2, #0
 8011870:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8011874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011876:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801187a:	b25b      	sxtb	r3, r3
 801187c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011880:	d103      	bne.n	801188a <xQueueReceive+0x132>
 8011882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011884:	2200      	movs	r2, #0
 8011886:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801188a:	f002 f835 	bl	80138f8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801188e:	1d3a      	adds	r2, r7, #4
 8011890:	f107 0310 	add.w	r3, r7, #16
 8011894:	4611      	mov	r1, r2
 8011896:	4618      	mov	r0, r3
 8011898:	f001 f87c 	bl	8012994 <xTaskCheckForTimeOut>
 801189c:	4603      	mov	r3, r0
 801189e:	2b00      	cmp	r3, #0
 80118a0:	d123      	bne.n	80118ea <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80118a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80118a4:	f000 fa36 	bl	8011d14 <prvIsQueueEmpty>
 80118a8:	4603      	mov	r3, r0
 80118aa:	2b00      	cmp	r3, #0
 80118ac:	d017      	beq.n	80118de <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80118ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80118b0:	3324      	adds	r3, #36	; 0x24
 80118b2:	687a      	ldr	r2, [r7, #4]
 80118b4:	4611      	mov	r1, r2
 80118b6:	4618      	mov	r0, r3
 80118b8:	f000 ffa6 	bl	8012808 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80118bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80118be:	f000 f9d7 	bl	8011c70 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80118c2:	f000 fde1 	bl	8012488 <xTaskResumeAll>
 80118c6:	4603      	mov	r3, r0
 80118c8:	2b00      	cmp	r3, #0
 80118ca:	d189      	bne.n	80117e0 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80118cc:	4b0f      	ldr	r3, [pc, #60]	; (801190c <xQueueReceive+0x1b4>)
 80118ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80118d2:	601a      	str	r2, [r3, #0]
 80118d4:	f3bf 8f4f 	dsb	sy
 80118d8:	f3bf 8f6f 	isb	sy
 80118dc:	e780      	b.n	80117e0 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80118de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80118e0:	f000 f9c6 	bl	8011c70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80118e4:	f000 fdd0 	bl	8012488 <xTaskResumeAll>
 80118e8:	e77a      	b.n	80117e0 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80118ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80118ec:	f000 f9c0 	bl	8011c70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80118f0:	f000 fdca 	bl	8012488 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80118f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80118f6:	f000 fa0d 	bl	8011d14 <prvIsQueueEmpty>
 80118fa:	4603      	mov	r3, r0
 80118fc:	2b00      	cmp	r3, #0
 80118fe:	f43f af6f 	beq.w	80117e0 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011902:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011904:	4618      	mov	r0, r3
 8011906:	3730      	adds	r7, #48	; 0x30
 8011908:	46bd      	mov	sp, r7
 801190a:	bd80      	pop	{r7, pc}
 801190c:	e000ed04 	.word	0xe000ed04

08011910 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8011910:	b580      	push	{r7, lr}
 8011912:	b08e      	sub	sp, #56	; 0x38
 8011914:	af00      	add	r7, sp, #0
 8011916:	6078      	str	r0, [r7, #4]
 8011918:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 801191a:	2300      	movs	r3, #0
 801191c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801191e:	687b      	ldr	r3, [r7, #4]
 8011920:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8011922:	2300      	movs	r3, #0
 8011924:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011928:	2b00      	cmp	r3, #0
 801192a:	d109      	bne.n	8011940 <xQueueSemaphoreTake+0x30>
 801192c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011930:	f383 8811 	msr	BASEPRI, r3
 8011934:	f3bf 8f6f 	isb	sy
 8011938:	f3bf 8f4f 	dsb	sy
 801193c:	623b      	str	r3, [r7, #32]
 801193e:	e7fe      	b.n	801193e <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8011940:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011944:	2b00      	cmp	r3, #0
 8011946:	d009      	beq.n	801195c <xQueueSemaphoreTake+0x4c>
 8011948:	f04f 0350 	mov.w	r3, #80	; 0x50
 801194c:	f383 8811 	msr	BASEPRI, r3
 8011950:	f3bf 8f6f 	isb	sy
 8011954:	f3bf 8f4f 	dsb	sy
 8011958:	61fb      	str	r3, [r7, #28]
 801195a:	e7fe      	b.n	801195a <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801195c:	f001 f958 	bl	8012c10 <xTaskGetSchedulerState>
 8011960:	4603      	mov	r3, r0
 8011962:	2b00      	cmp	r3, #0
 8011964:	d102      	bne.n	801196c <xQueueSemaphoreTake+0x5c>
 8011966:	683b      	ldr	r3, [r7, #0]
 8011968:	2b00      	cmp	r3, #0
 801196a:	d101      	bne.n	8011970 <xQueueSemaphoreTake+0x60>
 801196c:	2301      	movs	r3, #1
 801196e:	e000      	b.n	8011972 <xQueueSemaphoreTake+0x62>
 8011970:	2300      	movs	r3, #0
 8011972:	2b00      	cmp	r3, #0
 8011974:	d109      	bne.n	801198a <xQueueSemaphoreTake+0x7a>
 8011976:	f04f 0350 	mov.w	r3, #80	; 0x50
 801197a:	f383 8811 	msr	BASEPRI, r3
 801197e:	f3bf 8f6f 	isb	sy
 8011982:	f3bf 8f4f 	dsb	sy
 8011986:	61bb      	str	r3, [r7, #24]
 8011988:	e7fe      	b.n	8011988 <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801198a:	f001 ff87 	bl	801389c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 801198e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011992:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8011994:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011996:	2b00      	cmp	r3, #0
 8011998:	d024      	beq.n	80119e4 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 801199a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801199c:	1e5a      	subs	r2, r3, #1
 801199e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119a0:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80119a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119a4:	681b      	ldr	r3, [r3, #0]
 80119a6:	2b00      	cmp	r3, #0
 80119a8:	d104      	bne.n	80119b4 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80119aa:	f001 faa3 	bl	8012ef4 <pvTaskIncrementMutexHeldCount>
 80119ae:	4602      	mov	r2, r0
 80119b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119b2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80119b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119b6:	691b      	ldr	r3, [r3, #16]
 80119b8:	2b00      	cmp	r3, #0
 80119ba:	d00f      	beq.n	80119dc <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80119bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119be:	3310      	adds	r3, #16
 80119c0:	4618      	mov	r0, r3
 80119c2:	f000 ff6f 	bl	80128a4 <xTaskRemoveFromEventList>
 80119c6:	4603      	mov	r3, r0
 80119c8:	2b00      	cmp	r3, #0
 80119ca:	d007      	beq.n	80119dc <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80119cc:	4b53      	ldr	r3, [pc, #332]	; (8011b1c <xQueueSemaphoreTake+0x20c>)
 80119ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80119d2:	601a      	str	r2, [r3, #0]
 80119d4:	f3bf 8f4f 	dsb	sy
 80119d8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80119dc:	f001 ff8c 	bl	80138f8 <vPortExitCritical>
				return pdPASS;
 80119e0:	2301      	movs	r3, #1
 80119e2:	e096      	b.n	8011b12 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80119e4:	683b      	ldr	r3, [r7, #0]
 80119e6:	2b00      	cmp	r3, #0
 80119e8:	d110      	bne.n	8011a0c <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80119ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80119ec:	2b00      	cmp	r3, #0
 80119ee:	d009      	beq.n	8011a04 <xQueueSemaphoreTake+0xf4>
 80119f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80119f4:	f383 8811 	msr	BASEPRI, r3
 80119f8:	f3bf 8f6f 	isb	sy
 80119fc:	f3bf 8f4f 	dsb	sy
 8011a00:	617b      	str	r3, [r7, #20]
 8011a02:	e7fe      	b.n	8011a02 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8011a04:	f001 ff78 	bl	80138f8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011a08:	2300      	movs	r3, #0
 8011a0a:	e082      	b.n	8011b12 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011a0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011a0e:	2b00      	cmp	r3, #0
 8011a10:	d106      	bne.n	8011a20 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011a12:	f107 030c 	add.w	r3, r7, #12
 8011a16:	4618      	mov	r0, r3
 8011a18:	f000 ffa6 	bl	8012968 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011a1c:	2301      	movs	r3, #1
 8011a1e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011a20:	f001 ff6a 	bl	80138f8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011a24:	f000 fd22 	bl	801246c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011a28:	f001 ff38 	bl	801389c <vPortEnterCritical>
 8011a2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a2e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011a32:	b25b      	sxtb	r3, r3
 8011a34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011a38:	d103      	bne.n	8011a42 <xQueueSemaphoreTake+0x132>
 8011a3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a3c:	2200      	movs	r2, #0
 8011a3e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8011a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a44:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011a48:	b25b      	sxtb	r3, r3
 8011a4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011a4e:	d103      	bne.n	8011a58 <xQueueSemaphoreTake+0x148>
 8011a50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a52:	2200      	movs	r2, #0
 8011a54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8011a58:	f001 ff4e 	bl	80138f8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011a5c:	463a      	mov	r2, r7
 8011a5e:	f107 030c 	add.w	r3, r7, #12
 8011a62:	4611      	mov	r1, r2
 8011a64:	4618      	mov	r0, r3
 8011a66:	f000 ff95 	bl	8012994 <xTaskCheckForTimeOut>
 8011a6a:	4603      	mov	r3, r0
 8011a6c:	2b00      	cmp	r3, #0
 8011a6e:	d132      	bne.n	8011ad6 <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011a70:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011a72:	f000 f94f 	bl	8011d14 <prvIsQueueEmpty>
 8011a76:	4603      	mov	r3, r0
 8011a78:	2b00      	cmp	r3, #0
 8011a7a:	d026      	beq.n	8011aca <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011a7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a7e:	681b      	ldr	r3, [r3, #0]
 8011a80:	2b00      	cmp	r3, #0
 8011a82:	d109      	bne.n	8011a98 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 8011a84:	f001 ff0a 	bl	801389c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011a88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a8a:	689b      	ldr	r3, [r3, #8]
 8011a8c:	4618      	mov	r0, r3
 8011a8e:	f001 f8dd 	bl	8012c4c <xTaskPriorityInherit>
 8011a92:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8011a94:	f001 ff30 	bl	80138f8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011a98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a9a:	3324      	adds	r3, #36	; 0x24
 8011a9c:	683a      	ldr	r2, [r7, #0]
 8011a9e:	4611      	mov	r1, r2
 8011aa0:	4618      	mov	r0, r3
 8011aa2:	f000 feb1 	bl	8012808 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011aa6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011aa8:	f000 f8e2 	bl	8011c70 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011aac:	f000 fcec 	bl	8012488 <xTaskResumeAll>
 8011ab0:	4603      	mov	r3, r0
 8011ab2:	2b00      	cmp	r3, #0
 8011ab4:	f47f af69 	bne.w	801198a <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 8011ab8:	4b18      	ldr	r3, [pc, #96]	; (8011b1c <xQueueSemaphoreTake+0x20c>)
 8011aba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011abe:	601a      	str	r2, [r3, #0]
 8011ac0:	f3bf 8f4f 	dsb	sy
 8011ac4:	f3bf 8f6f 	isb	sy
 8011ac8:	e75f      	b.n	801198a <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8011aca:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011acc:	f000 f8d0 	bl	8011c70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011ad0:	f000 fcda 	bl	8012488 <xTaskResumeAll>
 8011ad4:	e759      	b.n	801198a <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8011ad6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011ad8:	f000 f8ca 	bl	8011c70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011adc:	f000 fcd4 	bl	8012488 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011ae0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011ae2:	f000 f917 	bl	8011d14 <prvIsQueueEmpty>
 8011ae6:	4603      	mov	r3, r0
 8011ae8:	2b00      	cmp	r3, #0
 8011aea:	f43f af4e 	beq.w	801198a <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8011aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011af0:	2b00      	cmp	r3, #0
 8011af2:	d00d      	beq.n	8011b10 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 8011af4:	f001 fed2 	bl	801389c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8011af8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011afa:	f000 f811 	bl	8011b20 <prvGetDisinheritPriorityAfterTimeout>
 8011afe:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8011b00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b02:	689b      	ldr	r3, [r3, #8]
 8011b04:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8011b06:	4618      	mov	r0, r3
 8011b08:	f001 f974 	bl	8012df4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8011b0c:	f001 fef4 	bl	80138f8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011b10:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011b12:	4618      	mov	r0, r3
 8011b14:	3738      	adds	r7, #56	; 0x38
 8011b16:	46bd      	mov	sp, r7
 8011b18:	bd80      	pop	{r7, pc}
 8011b1a:	bf00      	nop
 8011b1c:	e000ed04 	.word	0xe000ed04

08011b20 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8011b20:	b480      	push	{r7}
 8011b22:	b085      	sub	sp, #20
 8011b24:	af00      	add	r7, sp, #0
 8011b26:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8011b28:	687b      	ldr	r3, [r7, #4]
 8011b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	d006      	beq.n	8011b3e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011b34:	681b      	ldr	r3, [r3, #0]
 8011b36:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8011b3a:	60fb      	str	r3, [r7, #12]
 8011b3c:	e001      	b.n	8011b42 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8011b3e:	2300      	movs	r3, #0
 8011b40:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8011b42:	68fb      	ldr	r3, [r7, #12]
	}
 8011b44:	4618      	mov	r0, r3
 8011b46:	3714      	adds	r7, #20
 8011b48:	46bd      	mov	sp, r7
 8011b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b4e:	4770      	bx	lr

08011b50 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8011b50:	b580      	push	{r7, lr}
 8011b52:	b086      	sub	sp, #24
 8011b54:	af00      	add	r7, sp, #0
 8011b56:	60f8      	str	r0, [r7, #12]
 8011b58:	60b9      	str	r1, [r7, #8]
 8011b5a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8011b5c:	2300      	movs	r3, #0
 8011b5e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011b60:	68fb      	ldr	r3, [r7, #12]
 8011b62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011b64:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8011b66:	68fb      	ldr	r3, [r7, #12]
 8011b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011b6a:	2b00      	cmp	r3, #0
 8011b6c:	d10d      	bne.n	8011b8a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011b6e:	68fb      	ldr	r3, [r7, #12]
 8011b70:	681b      	ldr	r3, [r3, #0]
 8011b72:	2b00      	cmp	r3, #0
 8011b74:	d14d      	bne.n	8011c12 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011b76:	68fb      	ldr	r3, [r7, #12]
 8011b78:	689b      	ldr	r3, [r3, #8]
 8011b7a:	4618      	mov	r0, r3
 8011b7c:	f001 f8ce 	bl	8012d1c <xTaskPriorityDisinherit>
 8011b80:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8011b82:	68fb      	ldr	r3, [r7, #12]
 8011b84:	2200      	movs	r2, #0
 8011b86:	609a      	str	r2, [r3, #8]
 8011b88:	e043      	b.n	8011c12 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8011b8a:	687b      	ldr	r3, [r7, #4]
 8011b8c:	2b00      	cmp	r3, #0
 8011b8e:	d119      	bne.n	8011bc4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011b90:	68fb      	ldr	r3, [r7, #12]
 8011b92:	6858      	ldr	r0, [r3, #4]
 8011b94:	68fb      	ldr	r3, [r7, #12]
 8011b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011b98:	461a      	mov	r2, r3
 8011b9a:	68b9      	ldr	r1, [r7, #8]
 8011b9c:	f002 ffc6 	bl	8014b2c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011ba0:	68fb      	ldr	r3, [r7, #12]
 8011ba2:	685a      	ldr	r2, [r3, #4]
 8011ba4:	68fb      	ldr	r3, [r7, #12]
 8011ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011ba8:	441a      	add	r2, r3
 8011baa:	68fb      	ldr	r3, [r7, #12]
 8011bac:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011bae:	68fb      	ldr	r3, [r7, #12]
 8011bb0:	685a      	ldr	r2, [r3, #4]
 8011bb2:	68fb      	ldr	r3, [r7, #12]
 8011bb4:	689b      	ldr	r3, [r3, #8]
 8011bb6:	429a      	cmp	r2, r3
 8011bb8:	d32b      	bcc.n	8011c12 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8011bba:	68fb      	ldr	r3, [r7, #12]
 8011bbc:	681a      	ldr	r2, [r3, #0]
 8011bbe:	68fb      	ldr	r3, [r7, #12]
 8011bc0:	605a      	str	r2, [r3, #4]
 8011bc2:	e026      	b.n	8011c12 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8011bc4:	68fb      	ldr	r3, [r7, #12]
 8011bc6:	68d8      	ldr	r0, [r3, #12]
 8011bc8:	68fb      	ldr	r3, [r7, #12]
 8011bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011bcc:	461a      	mov	r2, r3
 8011bce:	68b9      	ldr	r1, [r7, #8]
 8011bd0:	f002 ffac 	bl	8014b2c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8011bd4:	68fb      	ldr	r3, [r7, #12]
 8011bd6:	68da      	ldr	r2, [r3, #12]
 8011bd8:	68fb      	ldr	r3, [r7, #12]
 8011bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011bdc:	425b      	negs	r3, r3
 8011bde:	441a      	add	r2, r3
 8011be0:	68fb      	ldr	r3, [r7, #12]
 8011be2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011be4:	68fb      	ldr	r3, [r7, #12]
 8011be6:	68da      	ldr	r2, [r3, #12]
 8011be8:	68fb      	ldr	r3, [r7, #12]
 8011bea:	681b      	ldr	r3, [r3, #0]
 8011bec:	429a      	cmp	r2, r3
 8011bee:	d207      	bcs.n	8011c00 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8011bf0:	68fb      	ldr	r3, [r7, #12]
 8011bf2:	689a      	ldr	r2, [r3, #8]
 8011bf4:	68fb      	ldr	r3, [r7, #12]
 8011bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011bf8:	425b      	negs	r3, r3
 8011bfa:	441a      	add	r2, r3
 8011bfc:	68fb      	ldr	r3, [r7, #12]
 8011bfe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8011c00:	687b      	ldr	r3, [r7, #4]
 8011c02:	2b02      	cmp	r3, #2
 8011c04:	d105      	bne.n	8011c12 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011c06:	693b      	ldr	r3, [r7, #16]
 8011c08:	2b00      	cmp	r3, #0
 8011c0a:	d002      	beq.n	8011c12 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8011c0c:	693b      	ldr	r3, [r7, #16]
 8011c0e:	3b01      	subs	r3, #1
 8011c10:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011c12:	693b      	ldr	r3, [r7, #16]
 8011c14:	1c5a      	adds	r2, r3, #1
 8011c16:	68fb      	ldr	r3, [r7, #12]
 8011c18:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8011c1a:	697b      	ldr	r3, [r7, #20]
}
 8011c1c:	4618      	mov	r0, r3
 8011c1e:	3718      	adds	r7, #24
 8011c20:	46bd      	mov	sp, r7
 8011c22:	bd80      	pop	{r7, pc}

08011c24 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8011c24:	b580      	push	{r7, lr}
 8011c26:	b082      	sub	sp, #8
 8011c28:	af00      	add	r7, sp, #0
 8011c2a:	6078      	str	r0, [r7, #4]
 8011c2c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8011c2e:	687b      	ldr	r3, [r7, #4]
 8011c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011c32:	2b00      	cmp	r3, #0
 8011c34:	d018      	beq.n	8011c68 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011c36:	687b      	ldr	r3, [r7, #4]
 8011c38:	68da      	ldr	r2, [r3, #12]
 8011c3a:	687b      	ldr	r3, [r7, #4]
 8011c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011c3e:	441a      	add	r2, r3
 8011c40:	687b      	ldr	r3, [r7, #4]
 8011c42:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8011c44:	687b      	ldr	r3, [r7, #4]
 8011c46:	68da      	ldr	r2, [r3, #12]
 8011c48:	687b      	ldr	r3, [r7, #4]
 8011c4a:	689b      	ldr	r3, [r3, #8]
 8011c4c:	429a      	cmp	r2, r3
 8011c4e:	d303      	bcc.n	8011c58 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8011c50:	687b      	ldr	r3, [r7, #4]
 8011c52:	681a      	ldr	r2, [r3, #0]
 8011c54:	687b      	ldr	r3, [r7, #4]
 8011c56:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011c58:	687b      	ldr	r3, [r7, #4]
 8011c5a:	68d9      	ldr	r1, [r3, #12]
 8011c5c:	687b      	ldr	r3, [r7, #4]
 8011c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011c60:	461a      	mov	r2, r3
 8011c62:	6838      	ldr	r0, [r7, #0]
 8011c64:	f002 ff62 	bl	8014b2c <memcpy>
	}
}
 8011c68:	bf00      	nop
 8011c6a:	3708      	adds	r7, #8
 8011c6c:	46bd      	mov	sp, r7
 8011c6e:	bd80      	pop	{r7, pc}

08011c70 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8011c70:	b580      	push	{r7, lr}
 8011c72:	b084      	sub	sp, #16
 8011c74:	af00      	add	r7, sp, #0
 8011c76:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8011c78:	f001 fe10 	bl	801389c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011c82:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011c84:	e011      	b.n	8011caa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011c8a:	2b00      	cmp	r3, #0
 8011c8c:	d012      	beq.n	8011cb4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011c8e:	687b      	ldr	r3, [r7, #4]
 8011c90:	3324      	adds	r3, #36	; 0x24
 8011c92:	4618      	mov	r0, r3
 8011c94:	f000 fe06 	bl	80128a4 <xTaskRemoveFromEventList>
 8011c98:	4603      	mov	r3, r0
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	d001      	beq.n	8011ca2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8011c9e:	f000 fed9 	bl	8012a54 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8011ca2:	7bfb      	ldrb	r3, [r7, #15]
 8011ca4:	3b01      	subs	r3, #1
 8011ca6:	b2db      	uxtb	r3, r3
 8011ca8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011caa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011cae:	2b00      	cmp	r3, #0
 8011cb0:	dce9      	bgt.n	8011c86 <prvUnlockQueue+0x16>
 8011cb2:	e000      	b.n	8011cb6 <prvUnlockQueue+0x46>
					break;
 8011cb4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8011cb6:	687b      	ldr	r3, [r7, #4]
 8011cb8:	22ff      	movs	r2, #255	; 0xff
 8011cba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8011cbe:	f001 fe1b 	bl	80138f8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8011cc2:	f001 fdeb 	bl	801389c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011ccc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011cce:	e011      	b.n	8011cf4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	691b      	ldr	r3, [r3, #16]
 8011cd4:	2b00      	cmp	r3, #0
 8011cd6:	d012      	beq.n	8011cfe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011cd8:	687b      	ldr	r3, [r7, #4]
 8011cda:	3310      	adds	r3, #16
 8011cdc:	4618      	mov	r0, r3
 8011cde:	f000 fde1 	bl	80128a4 <xTaskRemoveFromEventList>
 8011ce2:	4603      	mov	r3, r0
 8011ce4:	2b00      	cmp	r3, #0
 8011ce6:	d001      	beq.n	8011cec <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8011ce8:	f000 feb4 	bl	8012a54 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8011cec:	7bbb      	ldrb	r3, [r7, #14]
 8011cee:	3b01      	subs	r3, #1
 8011cf0:	b2db      	uxtb	r3, r3
 8011cf2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011cf4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011cf8:	2b00      	cmp	r3, #0
 8011cfa:	dce9      	bgt.n	8011cd0 <prvUnlockQueue+0x60>
 8011cfc:	e000      	b.n	8011d00 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8011cfe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8011d00:	687b      	ldr	r3, [r7, #4]
 8011d02:	22ff      	movs	r2, #255	; 0xff
 8011d04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8011d08:	f001 fdf6 	bl	80138f8 <vPortExitCritical>
}
 8011d0c:	bf00      	nop
 8011d0e:	3710      	adds	r7, #16
 8011d10:	46bd      	mov	sp, r7
 8011d12:	bd80      	pop	{r7, pc}

08011d14 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8011d14:	b580      	push	{r7, lr}
 8011d16:	b084      	sub	sp, #16
 8011d18:	af00      	add	r7, sp, #0
 8011d1a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011d1c:	f001 fdbe 	bl	801389c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8011d20:	687b      	ldr	r3, [r7, #4]
 8011d22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011d24:	2b00      	cmp	r3, #0
 8011d26:	d102      	bne.n	8011d2e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8011d28:	2301      	movs	r3, #1
 8011d2a:	60fb      	str	r3, [r7, #12]
 8011d2c:	e001      	b.n	8011d32 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8011d2e:	2300      	movs	r3, #0
 8011d30:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011d32:	f001 fde1 	bl	80138f8 <vPortExitCritical>

	return xReturn;
 8011d36:	68fb      	ldr	r3, [r7, #12]
}
 8011d38:	4618      	mov	r0, r3
 8011d3a:	3710      	adds	r7, #16
 8011d3c:	46bd      	mov	sp, r7
 8011d3e:	bd80      	pop	{r7, pc}

08011d40 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8011d40:	b580      	push	{r7, lr}
 8011d42:	b084      	sub	sp, #16
 8011d44:	af00      	add	r7, sp, #0
 8011d46:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011d48:	f001 fda8 	bl	801389c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8011d4c:	687b      	ldr	r3, [r7, #4]
 8011d4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011d54:	429a      	cmp	r2, r3
 8011d56:	d102      	bne.n	8011d5e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8011d58:	2301      	movs	r3, #1
 8011d5a:	60fb      	str	r3, [r7, #12]
 8011d5c:	e001      	b.n	8011d62 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8011d5e:	2300      	movs	r3, #0
 8011d60:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011d62:	f001 fdc9 	bl	80138f8 <vPortExitCritical>

	return xReturn;
 8011d66:	68fb      	ldr	r3, [r7, #12]
}
 8011d68:	4618      	mov	r0, r3
 8011d6a:	3710      	adds	r7, #16
 8011d6c:	46bd      	mov	sp, r7
 8011d6e:	bd80      	pop	{r7, pc}

08011d70 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8011d70:	b480      	push	{r7}
 8011d72:	b085      	sub	sp, #20
 8011d74:	af00      	add	r7, sp, #0
 8011d76:	6078      	str	r0, [r7, #4]
 8011d78:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011d7a:	2300      	movs	r3, #0
 8011d7c:	60fb      	str	r3, [r7, #12]
 8011d7e:	e014      	b.n	8011daa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8011d80:	4a0e      	ldr	r2, [pc, #56]	; (8011dbc <vQueueAddToRegistry+0x4c>)
 8011d82:	68fb      	ldr	r3, [r7, #12]
 8011d84:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8011d88:	2b00      	cmp	r3, #0
 8011d8a:	d10b      	bne.n	8011da4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8011d8c:	490b      	ldr	r1, [pc, #44]	; (8011dbc <vQueueAddToRegistry+0x4c>)
 8011d8e:	68fb      	ldr	r3, [r7, #12]
 8011d90:	683a      	ldr	r2, [r7, #0]
 8011d92:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8011d96:	4a09      	ldr	r2, [pc, #36]	; (8011dbc <vQueueAddToRegistry+0x4c>)
 8011d98:	68fb      	ldr	r3, [r7, #12]
 8011d9a:	00db      	lsls	r3, r3, #3
 8011d9c:	4413      	add	r3, r2
 8011d9e:	687a      	ldr	r2, [r7, #4]
 8011da0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8011da2:	e005      	b.n	8011db0 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011da4:	68fb      	ldr	r3, [r7, #12]
 8011da6:	3301      	adds	r3, #1
 8011da8:	60fb      	str	r3, [r7, #12]
 8011daa:	68fb      	ldr	r3, [r7, #12]
 8011dac:	2b07      	cmp	r3, #7
 8011dae:	d9e7      	bls.n	8011d80 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8011db0:	bf00      	nop
 8011db2:	3714      	adds	r7, #20
 8011db4:	46bd      	mov	sp, r7
 8011db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dba:	4770      	bx	lr
 8011dbc:	2000ec40 	.word	0x2000ec40

08011dc0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011dc0:	b580      	push	{r7, lr}
 8011dc2:	b086      	sub	sp, #24
 8011dc4:	af00      	add	r7, sp, #0
 8011dc6:	60f8      	str	r0, [r7, #12]
 8011dc8:	60b9      	str	r1, [r7, #8]
 8011dca:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8011dcc:	68fb      	ldr	r3, [r7, #12]
 8011dce:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8011dd0:	f001 fd64 	bl	801389c <vPortEnterCritical>
 8011dd4:	697b      	ldr	r3, [r7, #20]
 8011dd6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011dda:	b25b      	sxtb	r3, r3
 8011ddc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011de0:	d103      	bne.n	8011dea <vQueueWaitForMessageRestricted+0x2a>
 8011de2:	697b      	ldr	r3, [r7, #20]
 8011de4:	2200      	movs	r2, #0
 8011de6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8011dea:	697b      	ldr	r3, [r7, #20]
 8011dec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011df0:	b25b      	sxtb	r3, r3
 8011df2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011df6:	d103      	bne.n	8011e00 <vQueueWaitForMessageRestricted+0x40>
 8011df8:	697b      	ldr	r3, [r7, #20]
 8011dfa:	2200      	movs	r2, #0
 8011dfc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8011e00:	f001 fd7a 	bl	80138f8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8011e04:	697b      	ldr	r3, [r7, #20]
 8011e06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	d106      	bne.n	8011e1a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8011e0c:	697b      	ldr	r3, [r7, #20]
 8011e0e:	3324      	adds	r3, #36	; 0x24
 8011e10:	687a      	ldr	r2, [r7, #4]
 8011e12:	68b9      	ldr	r1, [r7, #8]
 8011e14:	4618      	mov	r0, r3
 8011e16:	f000 fd1b 	bl	8012850 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8011e1a:	6978      	ldr	r0, [r7, #20]
 8011e1c:	f7ff ff28 	bl	8011c70 <prvUnlockQueue>
	}
 8011e20:	bf00      	nop
 8011e22:	3718      	adds	r7, #24
 8011e24:	46bd      	mov	sp, r7
 8011e26:	bd80      	pop	{r7, pc}

08011e28 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8011e28:	b580      	push	{r7, lr}
 8011e2a:	b08e      	sub	sp, #56	; 0x38
 8011e2c:	af04      	add	r7, sp, #16
 8011e2e:	60f8      	str	r0, [r7, #12]
 8011e30:	60b9      	str	r1, [r7, #8]
 8011e32:	607a      	str	r2, [r7, #4]
 8011e34:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8011e36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011e38:	2b00      	cmp	r3, #0
 8011e3a:	d109      	bne.n	8011e50 <xTaskCreateStatic+0x28>
 8011e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e40:	f383 8811 	msr	BASEPRI, r3
 8011e44:	f3bf 8f6f 	isb	sy
 8011e48:	f3bf 8f4f 	dsb	sy
 8011e4c:	623b      	str	r3, [r7, #32]
 8011e4e:	e7fe      	b.n	8011e4e <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8011e50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011e52:	2b00      	cmp	r3, #0
 8011e54:	d109      	bne.n	8011e6a <xTaskCreateStatic+0x42>
 8011e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e5a:	f383 8811 	msr	BASEPRI, r3
 8011e5e:	f3bf 8f6f 	isb	sy
 8011e62:	f3bf 8f4f 	dsb	sy
 8011e66:	61fb      	str	r3, [r7, #28]
 8011e68:	e7fe      	b.n	8011e68 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8011e6a:	235c      	movs	r3, #92	; 0x5c
 8011e6c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8011e6e:	693b      	ldr	r3, [r7, #16]
 8011e70:	2b5c      	cmp	r3, #92	; 0x5c
 8011e72:	d009      	beq.n	8011e88 <xTaskCreateStatic+0x60>
 8011e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e78:	f383 8811 	msr	BASEPRI, r3
 8011e7c:	f3bf 8f6f 	isb	sy
 8011e80:	f3bf 8f4f 	dsb	sy
 8011e84:	61bb      	str	r3, [r7, #24]
 8011e86:	e7fe      	b.n	8011e86 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8011e88:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8011e8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011e8c:	2b00      	cmp	r3, #0
 8011e8e:	d01e      	beq.n	8011ece <xTaskCreateStatic+0xa6>
 8011e90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011e92:	2b00      	cmp	r3, #0
 8011e94:	d01b      	beq.n	8011ece <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8011e96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011e98:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8011e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e9c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011e9e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8011ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ea2:	2202      	movs	r2, #2
 8011ea4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8011ea8:	2300      	movs	r3, #0
 8011eaa:	9303      	str	r3, [sp, #12]
 8011eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011eae:	9302      	str	r3, [sp, #8]
 8011eb0:	f107 0314 	add.w	r3, r7, #20
 8011eb4:	9301      	str	r3, [sp, #4]
 8011eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011eb8:	9300      	str	r3, [sp, #0]
 8011eba:	683b      	ldr	r3, [r7, #0]
 8011ebc:	687a      	ldr	r2, [r7, #4]
 8011ebe:	68b9      	ldr	r1, [r7, #8]
 8011ec0:	68f8      	ldr	r0, [r7, #12]
 8011ec2:	f000 f850 	bl	8011f66 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011ec6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011ec8:	f000 f8dc 	bl	8012084 <prvAddNewTaskToReadyList>
 8011ecc:	e001      	b.n	8011ed2 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8011ece:	2300      	movs	r3, #0
 8011ed0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8011ed2:	697b      	ldr	r3, [r7, #20]
	}
 8011ed4:	4618      	mov	r0, r3
 8011ed6:	3728      	adds	r7, #40	; 0x28
 8011ed8:	46bd      	mov	sp, r7
 8011eda:	bd80      	pop	{r7, pc}

08011edc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8011edc:	b580      	push	{r7, lr}
 8011ede:	b08c      	sub	sp, #48	; 0x30
 8011ee0:	af04      	add	r7, sp, #16
 8011ee2:	60f8      	str	r0, [r7, #12]
 8011ee4:	60b9      	str	r1, [r7, #8]
 8011ee6:	603b      	str	r3, [r7, #0]
 8011ee8:	4613      	mov	r3, r2
 8011eea:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8011eec:	88fb      	ldrh	r3, [r7, #6]
 8011eee:	009b      	lsls	r3, r3, #2
 8011ef0:	4618      	mov	r0, r3
 8011ef2:	f001 fded 	bl	8013ad0 <pvPortMalloc>
 8011ef6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8011ef8:	697b      	ldr	r3, [r7, #20]
 8011efa:	2b00      	cmp	r3, #0
 8011efc:	d00e      	beq.n	8011f1c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8011efe:	205c      	movs	r0, #92	; 0x5c
 8011f00:	f001 fde6 	bl	8013ad0 <pvPortMalloc>
 8011f04:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8011f06:	69fb      	ldr	r3, [r7, #28]
 8011f08:	2b00      	cmp	r3, #0
 8011f0a:	d003      	beq.n	8011f14 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8011f0c:	69fb      	ldr	r3, [r7, #28]
 8011f0e:	697a      	ldr	r2, [r7, #20]
 8011f10:	631a      	str	r2, [r3, #48]	; 0x30
 8011f12:	e005      	b.n	8011f20 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8011f14:	6978      	ldr	r0, [r7, #20]
 8011f16:	f001 fe9d 	bl	8013c54 <vPortFree>
 8011f1a:	e001      	b.n	8011f20 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8011f1c:	2300      	movs	r3, #0
 8011f1e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8011f20:	69fb      	ldr	r3, [r7, #28]
 8011f22:	2b00      	cmp	r3, #0
 8011f24:	d017      	beq.n	8011f56 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8011f26:	69fb      	ldr	r3, [r7, #28]
 8011f28:	2200      	movs	r2, #0
 8011f2a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8011f2e:	88fa      	ldrh	r2, [r7, #6]
 8011f30:	2300      	movs	r3, #0
 8011f32:	9303      	str	r3, [sp, #12]
 8011f34:	69fb      	ldr	r3, [r7, #28]
 8011f36:	9302      	str	r3, [sp, #8]
 8011f38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f3a:	9301      	str	r3, [sp, #4]
 8011f3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011f3e:	9300      	str	r3, [sp, #0]
 8011f40:	683b      	ldr	r3, [r7, #0]
 8011f42:	68b9      	ldr	r1, [r7, #8]
 8011f44:	68f8      	ldr	r0, [r7, #12]
 8011f46:	f000 f80e 	bl	8011f66 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011f4a:	69f8      	ldr	r0, [r7, #28]
 8011f4c:	f000 f89a 	bl	8012084 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8011f50:	2301      	movs	r3, #1
 8011f52:	61bb      	str	r3, [r7, #24]
 8011f54:	e002      	b.n	8011f5c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8011f56:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011f5a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8011f5c:	69bb      	ldr	r3, [r7, #24]
	}
 8011f5e:	4618      	mov	r0, r3
 8011f60:	3720      	adds	r7, #32
 8011f62:	46bd      	mov	sp, r7
 8011f64:	bd80      	pop	{r7, pc}

08011f66 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8011f66:	b580      	push	{r7, lr}
 8011f68:	b088      	sub	sp, #32
 8011f6a:	af00      	add	r7, sp, #0
 8011f6c:	60f8      	str	r0, [r7, #12]
 8011f6e:	60b9      	str	r1, [r7, #8]
 8011f70:	607a      	str	r2, [r7, #4]
 8011f72:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8011f74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f76:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8011f78:	687b      	ldr	r3, [r7, #4]
 8011f7a:	009b      	lsls	r3, r3, #2
 8011f7c:	461a      	mov	r2, r3
 8011f7e:	21a5      	movs	r1, #165	; 0xa5
 8011f80:	f002 fddf 	bl	8014b42 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8011f84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011f88:	687b      	ldr	r3, [r7, #4]
 8011f8a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8011f8e:	3b01      	subs	r3, #1
 8011f90:	009b      	lsls	r3, r3, #2
 8011f92:	4413      	add	r3, r2
 8011f94:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8011f96:	69bb      	ldr	r3, [r7, #24]
 8011f98:	f023 0307 	bic.w	r3, r3, #7
 8011f9c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8011f9e:	69bb      	ldr	r3, [r7, #24]
 8011fa0:	f003 0307 	and.w	r3, r3, #7
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	d009      	beq.n	8011fbc <prvInitialiseNewTask+0x56>
 8011fa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fac:	f383 8811 	msr	BASEPRI, r3
 8011fb0:	f3bf 8f6f 	isb	sy
 8011fb4:	f3bf 8f4f 	dsb	sy
 8011fb8:	617b      	str	r3, [r7, #20]
 8011fba:	e7fe      	b.n	8011fba <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8011fbc:	68bb      	ldr	r3, [r7, #8]
 8011fbe:	2b00      	cmp	r3, #0
 8011fc0:	d01f      	beq.n	8012002 <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011fc2:	2300      	movs	r3, #0
 8011fc4:	61fb      	str	r3, [r7, #28]
 8011fc6:	e012      	b.n	8011fee <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8011fc8:	68ba      	ldr	r2, [r7, #8]
 8011fca:	69fb      	ldr	r3, [r7, #28]
 8011fcc:	4413      	add	r3, r2
 8011fce:	7819      	ldrb	r1, [r3, #0]
 8011fd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011fd2:	69fb      	ldr	r3, [r7, #28]
 8011fd4:	4413      	add	r3, r2
 8011fd6:	3334      	adds	r3, #52	; 0x34
 8011fd8:	460a      	mov	r2, r1
 8011fda:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8011fdc:	68ba      	ldr	r2, [r7, #8]
 8011fde:	69fb      	ldr	r3, [r7, #28]
 8011fe0:	4413      	add	r3, r2
 8011fe2:	781b      	ldrb	r3, [r3, #0]
 8011fe4:	2b00      	cmp	r3, #0
 8011fe6:	d006      	beq.n	8011ff6 <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011fe8:	69fb      	ldr	r3, [r7, #28]
 8011fea:	3301      	adds	r3, #1
 8011fec:	61fb      	str	r3, [r7, #28]
 8011fee:	69fb      	ldr	r3, [r7, #28]
 8011ff0:	2b0f      	cmp	r3, #15
 8011ff2:	d9e9      	bls.n	8011fc8 <prvInitialiseNewTask+0x62>
 8011ff4:	e000      	b.n	8011ff8 <prvInitialiseNewTask+0x92>
			{
				break;
 8011ff6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8011ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ffa:	2200      	movs	r2, #0
 8011ffc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8012000:	e003      	b.n	801200a <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8012002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012004:	2200      	movs	r2, #0
 8012006:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801200a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801200c:	2b37      	cmp	r3, #55	; 0x37
 801200e:	d901      	bls.n	8012014 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8012010:	2337      	movs	r3, #55	; 0x37
 8012012:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8012014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012016:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012018:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801201a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801201c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801201e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8012020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012022:	2200      	movs	r2, #0
 8012024:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8012026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012028:	3304      	adds	r3, #4
 801202a:	4618      	mov	r0, r3
 801202c:	f7fe ff78 	bl	8010f20 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8012030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012032:	3318      	adds	r3, #24
 8012034:	4618      	mov	r0, r3
 8012036:	f7fe ff73 	bl	8010f20 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801203a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801203c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801203e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012042:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8012046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012048:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801204a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801204c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801204e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8012050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012052:	2200      	movs	r2, #0
 8012054:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012058:	2200      	movs	r2, #0
 801205a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801205e:	683a      	ldr	r2, [r7, #0]
 8012060:	68f9      	ldr	r1, [r7, #12]
 8012062:	69b8      	ldr	r0, [r7, #24]
 8012064:	f001 faf4 	bl	8013650 <pxPortInitialiseStack>
 8012068:	4602      	mov	r2, r0
 801206a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801206c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801206e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012070:	2b00      	cmp	r3, #0
 8012072:	d002      	beq.n	801207a <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8012074:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012076:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012078:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801207a:	bf00      	nop
 801207c:	3720      	adds	r7, #32
 801207e:	46bd      	mov	sp, r7
 8012080:	bd80      	pop	{r7, pc}
	...

08012084 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8012084:	b580      	push	{r7, lr}
 8012086:	b082      	sub	sp, #8
 8012088:	af00      	add	r7, sp, #0
 801208a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 801208c:	f001 fc06 	bl	801389c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8012090:	4b2d      	ldr	r3, [pc, #180]	; (8012148 <prvAddNewTaskToReadyList+0xc4>)
 8012092:	681b      	ldr	r3, [r3, #0]
 8012094:	3301      	adds	r3, #1
 8012096:	4a2c      	ldr	r2, [pc, #176]	; (8012148 <prvAddNewTaskToReadyList+0xc4>)
 8012098:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801209a:	4b2c      	ldr	r3, [pc, #176]	; (801214c <prvAddNewTaskToReadyList+0xc8>)
 801209c:	681b      	ldr	r3, [r3, #0]
 801209e:	2b00      	cmp	r3, #0
 80120a0:	d109      	bne.n	80120b6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80120a2:	4a2a      	ldr	r2, [pc, #168]	; (801214c <prvAddNewTaskToReadyList+0xc8>)
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80120a8:	4b27      	ldr	r3, [pc, #156]	; (8012148 <prvAddNewTaskToReadyList+0xc4>)
 80120aa:	681b      	ldr	r3, [r3, #0]
 80120ac:	2b01      	cmp	r3, #1
 80120ae:	d110      	bne.n	80120d2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80120b0:	f000 fcf4 	bl	8012a9c <prvInitialiseTaskLists>
 80120b4:	e00d      	b.n	80120d2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80120b6:	4b26      	ldr	r3, [pc, #152]	; (8012150 <prvAddNewTaskToReadyList+0xcc>)
 80120b8:	681b      	ldr	r3, [r3, #0]
 80120ba:	2b00      	cmp	r3, #0
 80120bc:	d109      	bne.n	80120d2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80120be:	4b23      	ldr	r3, [pc, #140]	; (801214c <prvAddNewTaskToReadyList+0xc8>)
 80120c0:	681b      	ldr	r3, [r3, #0]
 80120c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80120c8:	429a      	cmp	r2, r3
 80120ca:	d802      	bhi.n	80120d2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80120cc:	4a1f      	ldr	r2, [pc, #124]	; (801214c <prvAddNewTaskToReadyList+0xc8>)
 80120ce:	687b      	ldr	r3, [r7, #4]
 80120d0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80120d2:	4b20      	ldr	r3, [pc, #128]	; (8012154 <prvAddNewTaskToReadyList+0xd0>)
 80120d4:	681b      	ldr	r3, [r3, #0]
 80120d6:	3301      	adds	r3, #1
 80120d8:	4a1e      	ldr	r2, [pc, #120]	; (8012154 <prvAddNewTaskToReadyList+0xd0>)
 80120da:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80120dc:	4b1d      	ldr	r3, [pc, #116]	; (8012154 <prvAddNewTaskToReadyList+0xd0>)
 80120de:	681a      	ldr	r2, [r3, #0]
 80120e0:	687b      	ldr	r3, [r7, #4]
 80120e2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80120e4:	687b      	ldr	r3, [r7, #4]
 80120e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80120e8:	4b1b      	ldr	r3, [pc, #108]	; (8012158 <prvAddNewTaskToReadyList+0xd4>)
 80120ea:	681b      	ldr	r3, [r3, #0]
 80120ec:	429a      	cmp	r2, r3
 80120ee:	d903      	bls.n	80120f8 <prvAddNewTaskToReadyList+0x74>
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80120f4:	4a18      	ldr	r2, [pc, #96]	; (8012158 <prvAddNewTaskToReadyList+0xd4>)
 80120f6:	6013      	str	r3, [r2, #0]
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80120fc:	4613      	mov	r3, r2
 80120fe:	009b      	lsls	r3, r3, #2
 8012100:	4413      	add	r3, r2
 8012102:	009b      	lsls	r3, r3, #2
 8012104:	4a15      	ldr	r2, [pc, #84]	; (801215c <prvAddNewTaskToReadyList+0xd8>)
 8012106:	441a      	add	r2, r3
 8012108:	687b      	ldr	r3, [r7, #4]
 801210a:	3304      	adds	r3, #4
 801210c:	4619      	mov	r1, r3
 801210e:	4610      	mov	r0, r2
 8012110:	f7fe ff13 	bl	8010f3a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8012114:	f001 fbf0 	bl	80138f8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012118:	4b0d      	ldr	r3, [pc, #52]	; (8012150 <prvAddNewTaskToReadyList+0xcc>)
 801211a:	681b      	ldr	r3, [r3, #0]
 801211c:	2b00      	cmp	r3, #0
 801211e:	d00e      	beq.n	801213e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8012120:	4b0a      	ldr	r3, [pc, #40]	; (801214c <prvAddNewTaskToReadyList+0xc8>)
 8012122:	681b      	ldr	r3, [r3, #0]
 8012124:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801212a:	429a      	cmp	r2, r3
 801212c:	d207      	bcs.n	801213e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801212e:	4b0c      	ldr	r3, [pc, #48]	; (8012160 <prvAddNewTaskToReadyList+0xdc>)
 8012130:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012134:	601a      	str	r2, [r3, #0]
 8012136:	f3bf 8f4f 	dsb	sy
 801213a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801213e:	bf00      	nop
 8012140:	3708      	adds	r7, #8
 8012142:	46bd      	mov	sp, r7
 8012144:	bd80      	pop	{r7, pc}
 8012146:	bf00      	nop
 8012148:	2000100c 	.word	0x2000100c
 801214c:	20000b38 	.word	0x20000b38
 8012150:	20001018 	.word	0x20001018
 8012154:	20001028 	.word	0x20001028
 8012158:	20001014 	.word	0x20001014
 801215c:	20000b3c 	.word	0x20000b3c
 8012160:	e000ed04 	.word	0xe000ed04

08012164 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8012164:	b580      	push	{r7, lr}
 8012166:	b084      	sub	sp, #16
 8012168:	af00      	add	r7, sp, #0
 801216a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 801216c:	f001 fb96 	bl	801389c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8012170:	687b      	ldr	r3, [r7, #4]
 8012172:	2b00      	cmp	r3, #0
 8012174:	d102      	bne.n	801217c <vTaskDelete+0x18>
 8012176:	4b2c      	ldr	r3, [pc, #176]	; (8012228 <vTaskDelete+0xc4>)
 8012178:	681b      	ldr	r3, [r3, #0]
 801217a:	e000      	b.n	801217e <vTaskDelete+0x1a>
 801217c:	687b      	ldr	r3, [r7, #4]
 801217e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012180:	68fb      	ldr	r3, [r7, #12]
 8012182:	3304      	adds	r3, #4
 8012184:	4618      	mov	r0, r3
 8012186:	f7fe ff35 	bl	8010ff4 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801218a:	68fb      	ldr	r3, [r7, #12]
 801218c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801218e:	2b00      	cmp	r3, #0
 8012190:	d004      	beq.n	801219c <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012192:	68fb      	ldr	r3, [r7, #12]
 8012194:	3318      	adds	r3, #24
 8012196:	4618      	mov	r0, r3
 8012198:	f7fe ff2c 	bl	8010ff4 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 801219c:	4b23      	ldr	r3, [pc, #140]	; (801222c <vTaskDelete+0xc8>)
 801219e:	681b      	ldr	r3, [r3, #0]
 80121a0:	3301      	adds	r3, #1
 80121a2:	4a22      	ldr	r2, [pc, #136]	; (801222c <vTaskDelete+0xc8>)
 80121a4:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80121a6:	4b20      	ldr	r3, [pc, #128]	; (8012228 <vTaskDelete+0xc4>)
 80121a8:	681b      	ldr	r3, [r3, #0]
 80121aa:	68fa      	ldr	r2, [r7, #12]
 80121ac:	429a      	cmp	r2, r3
 80121ae:	d10b      	bne.n	80121c8 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80121b0:	68fb      	ldr	r3, [r7, #12]
 80121b2:	3304      	adds	r3, #4
 80121b4:	4619      	mov	r1, r3
 80121b6:	481e      	ldr	r0, [pc, #120]	; (8012230 <vTaskDelete+0xcc>)
 80121b8:	f7fe febf 	bl	8010f3a <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80121bc:	4b1d      	ldr	r3, [pc, #116]	; (8012234 <vTaskDelete+0xd0>)
 80121be:	681b      	ldr	r3, [r3, #0]
 80121c0:	3301      	adds	r3, #1
 80121c2:	4a1c      	ldr	r2, [pc, #112]	; (8012234 <vTaskDelete+0xd0>)
 80121c4:	6013      	str	r3, [r2, #0]
 80121c6:	e009      	b.n	80121dc <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80121c8:	4b1b      	ldr	r3, [pc, #108]	; (8012238 <vTaskDelete+0xd4>)
 80121ca:	681b      	ldr	r3, [r3, #0]
 80121cc:	3b01      	subs	r3, #1
 80121ce:	4a1a      	ldr	r2, [pc, #104]	; (8012238 <vTaskDelete+0xd4>)
 80121d0:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 80121d2:	68f8      	ldr	r0, [r7, #12]
 80121d4:	f000 fcce 	bl	8012b74 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80121d8:	f000 fcfa 	bl	8012bd0 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 80121dc:	f001 fb8c 	bl	80138f8 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80121e0:	4b16      	ldr	r3, [pc, #88]	; (801223c <vTaskDelete+0xd8>)
 80121e2:	681b      	ldr	r3, [r3, #0]
 80121e4:	2b00      	cmp	r3, #0
 80121e6:	d01a      	beq.n	801221e <vTaskDelete+0xba>
		{
			if( pxTCB == pxCurrentTCB )
 80121e8:	4b0f      	ldr	r3, [pc, #60]	; (8012228 <vTaskDelete+0xc4>)
 80121ea:	681b      	ldr	r3, [r3, #0]
 80121ec:	68fa      	ldr	r2, [r7, #12]
 80121ee:	429a      	cmp	r2, r3
 80121f0:	d115      	bne.n	801221e <vTaskDelete+0xba>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80121f2:	4b13      	ldr	r3, [pc, #76]	; (8012240 <vTaskDelete+0xdc>)
 80121f4:	681b      	ldr	r3, [r3, #0]
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	d009      	beq.n	801220e <vTaskDelete+0xaa>
 80121fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80121fe:	f383 8811 	msr	BASEPRI, r3
 8012202:	f3bf 8f6f 	isb	sy
 8012206:	f3bf 8f4f 	dsb	sy
 801220a:	60bb      	str	r3, [r7, #8]
 801220c:	e7fe      	b.n	801220c <vTaskDelete+0xa8>
				portYIELD_WITHIN_API();
 801220e:	4b0d      	ldr	r3, [pc, #52]	; (8012244 <vTaskDelete+0xe0>)
 8012210:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012214:	601a      	str	r2, [r3, #0]
 8012216:	f3bf 8f4f 	dsb	sy
 801221a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 801221e:	bf00      	nop
 8012220:	3710      	adds	r7, #16
 8012222:	46bd      	mov	sp, r7
 8012224:	bd80      	pop	{r7, pc}
 8012226:	bf00      	nop
 8012228:	20000b38 	.word	0x20000b38
 801222c:	20001028 	.word	0x20001028
 8012230:	20000fe0 	.word	0x20000fe0
 8012234:	20000ff4 	.word	0x20000ff4
 8012238:	2000100c 	.word	0x2000100c
 801223c:	20001018 	.word	0x20001018
 8012240:	20001034 	.word	0x20001034
 8012244:	e000ed04 	.word	0xe000ed04

08012248 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8012248:	b580      	push	{r7, lr}
 801224a:	b08a      	sub	sp, #40	; 0x28
 801224c:	af00      	add	r7, sp, #0
 801224e:	6078      	str	r0, [r7, #4]
 8012250:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8012252:	2300      	movs	r3, #0
 8012254:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8012256:	687b      	ldr	r3, [r7, #4]
 8012258:	2b00      	cmp	r3, #0
 801225a:	d109      	bne.n	8012270 <vTaskDelayUntil+0x28>
 801225c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012260:	f383 8811 	msr	BASEPRI, r3
 8012264:	f3bf 8f6f 	isb	sy
 8012268:	f3bf 8f4f 	dsb	sy
 801226c:	617b      	str	r3, [r7, #20]
 801226e:	e7fe      	b.n	801226e <vTaskDelayUntil+0x26>
		configASSERT( ( xTimeIncrement > 0U ) );
 8012270:	683b      	ldr	r3, [r7, #0]
 8012272:	2b00      	cmp	r3, #0
 8012274:	d109      	bne.n	801228a <vTaskDelayUntil+0x42>
 8012276:	f04f 0350 	mov.w	r3, #80	; 0x50
 801227a:	f383 8811 	msr	BASEPRI, r3
 801227e:	f3bf 8f6f 	isb	sy
 8012282:	f3bf 8f4f 	dsb	sy
 8012286:	613b      	str	r3, [r7, #16]
 8012288:	e7fe      	b.n	8012288 <vTaskDelayUntil+0x40>
		configASSERT( uxSchedulerSuspended == 0 );
 801228a:	4b29      	ldr	r3, [pc, #164]	; (8012330 <vTaskDelayUntil+0xe8>)
 801228c:	681b      	ldr	r3, [r3, #0]
 801228e:	2b00      	cmp	r3, #0
 8012290:	d009      	beq.n	80122a6 <vTaskDelayUntil+0x5e>
 8012292:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012296:	f383 8811 	msr	BASEPRI, r3
 801229a:	f3bf 8f6f 	isb	sy
 801229e:	f3bf 8f4f 	dsb	sy
 80122a2:	60fb      	str	r3, [r7, #12]
 80122a4:	e7fe      	b.n	80122a4 <vTaskDelayUntil+0x5c>

		vTaskSuspendAll();
 80122a6:	f000 f8e1 	bl	801246c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80122aa:	4b22      	ldr	r3, [pc, #136]	; (8012334 <vTaskDelayUntil+0xec>)
 80122ac:	681b      	ldr	r3, [r3, #0]
 80122ae:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80122b0:	687b      	ldr	r3, [r7, #4]
 80122b2:	681b      	ldr	r3, [r3, #0]
 80122b4:	683a      	ldr	r2, [r7, #0]
 80122b6:	4413      	add	r3, r2
 80122b8:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	681b      	ldr	r3, [r3, #0]
 80122be:	6a3a      	ldr	r2, [r7, #32]
 80122c0:	429a      	cmp	r2, r3
 80122c2:	d20b      	bcs.n	80122dc <vTaskDelayUntil+0x94>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	681b      	ldr	r3, [r3, #0]
 80122c8:	69fa      	ldr	r2, [r7, #28]
 80122ca:	429a      	cmp	r2, r3
 80122cc:	d211      	bcs.n	80122f2 <vTaskDelayUntil+0xaa>
 80122ce:	69fa      	ldr	r2, [r7, #28]
 80122d0:	6a3b      	ldr	r3, [r7, #32]
 80122d2:	429a      	cmp	r2, r3
 80122d4:	d90d      	bls.n	80122f2 <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 80122d6:	2301      	movs	r3, #1
 80122d8:	627b      	str	r3, [r7, #36]	; 0x24
 80122da:	e00a      	b.n	80122f2 <vTaskDelayUntil+0xaa>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80122dc:	687b      	ldr	r3, [r7, #4]
 80122de:	681b      	ldr	r3, [r3, #0]
 80122e0:	69fa      	ldr	r2, [r7, #28]
 80122e2:	429a      	cmp	r2, r3
 80122e4:	d303      	bcc.n	80122ee <vTaskDelayUntil+0xa6>
 80122e6:	69fa      	ldr	r2, [r7, #28]
 80122e8:	6a3b      	ldr	r3, [r7, #32]
 80122ea:	429a      	cmp	r2, r3
 80122ec:	d901      	bls.n	80122f2 <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 80122ee:	2301      	movs	r3, #1
 80122f0:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80122f2:	687b      	ldr	r3, [r7, #4]
 80122f4:	69fa      	ldr	r2, [r7, #28]
 80122f6:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80122f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80122fa:	2b00      	cmp	r3, #0
 80122fc:	d006      	beq.n	801230c <vTaskDelayUntil+0xc4>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80122fe:	69fa      	ldr	r2, [r7, #28]
 8012300:	6a3b      	ldr	r3, [r7, #32]
 8012302:	1ad3      	subs	r3, r2, r3
 8012304:	2100      	movs	r1, #0
 8012306:	4618      	mov	r0, r3
 8012308:	f000 fe08 	bl	8012f1c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 801230c:	f000 f8bc 	bl	8012488 <xTaskResumeAll>
 8012310:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012312:	69bb      	ldr	r3, [r7, #24]
 8012314:	2b00      	cmp	r3, #0
 8012316:	d107      	bne.n	8012328 <vTaskDelayUntil+0xe0>
		{
			portYIELD_WITHIN_API();
 8012318:	4b07      	ldr	r3, [pc, #28]	; (8012338 <vTaskDelayUntil+0xf0>)
 801231a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801231e:	601a      	str	r2, [r3, #0]
 8012320:	f3bf 8f4f 	dsb	sy
 8012324:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012328:	bf00      	nop
 801232a:	3728      	adds	r7, #40	; 0x28
 801232c:	46bd      	mov	sp, r7
 801232e:	bd80      	pop	{r7, pc}
 8012330:	20001034 	.word	0x20001034
 8012334:	20001010 	.word	0x20001010
 8012338:	e000ed04 	.word	0xe000ed04

0801233c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 801233c:	b580      	push	{r7, lr}
 801233e:	b084      	sub	sp, #16
 8012340:	af00      	add	r7, sp, #0
 8012342:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012344:	2300      	movs	r3, #0
 8012346:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8012348:	687b      	ldr	r3, [r7, #4]
 801234a:	2b00      	cmp	r3, #0
 801234c:	d016      	beq.n	801237c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801234e:	4b13      	ldr	r3, [pc, #76]	; (801239c <vTaskDelay+0x60>)
 8012350:	681b      	ldr	r3, [r3, #0]
 8012352:	2b00      	cmp	r3, #0
 8012354:	d009      	beq.n	801236a <vTaskDelay+0x2e>
 8012356:	f04f 0350 	mov.w	r3, #80	; 0x50
 801235a:	f383 8811 	msr	BASEPRI, r3
 801235e:	f3bf 8f6f 	isb	sy
 8012362:	f3bf 8f4f 	dsb	sy
 8012366:	60bb      	str	r3, [r7, #8]
 8012368:	e7fe      	b.n	8012368 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 801236a:	f000 f87f 	bl	801246c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801236e:	2100      	movs	r1, #0
 8012370:	6878      	ldr	r0, [r7, #4]
 8012372:	f000 fdd3 	bl	8012f1c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8012376:	f000 f887 	bl	8012488 <xTaskResumeAll>
 801237a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 801237c:	68fb      	ldr	r3, [r7, #12]
 801237e:	2b00      	cmp	r3, #0
 8012380:	d107      	bne.n	8012392 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8012382:	4b07      	ldr	r3, [pc, #28]	; (80123a0 <vTaskDelay+0x64>)
 8012384:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012388:	601a      	str	r2, [r3, #0]
 801238a:	f3bf 8f4f 	dsb	sy
 801238e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012392:	bf00      	nop
 8012394:	3710      	adds	r7, #16
 8012396:	46bd      	mov	sp, r7
 8012398:	bd80      	pop	{r7, pc}
 801239a:	bf00      	nop
 801239c:	20001034 	.word	0x20001034
 80123a0:	e000ed04 	.word	0xe000ed04

080123a4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80123a4:	b580      	push	{r7, lr}
 80123a6:	b08a      	sub	sp, #40	; 0x28
 80123a8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80123aa:	2300      	movs	r3, #0
 80123ac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80123ae:	2300      	movs	r3, #0
 80123b0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80123b2:	463a      	mov	r2, r7
 80123b4:	1d39      	adds	r1, r7, #4
 80123b6:	f107 0308 	add.w	r3, r7, #8
 80123ba:	4618      	mov	r0, r3
 80123bc:	f7fe fd5c 	bl	8010e78 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80123c0:	6839      	ldr	r1, [r7, #0]
 80123c2:	687b      	ldr	r3, [r7, #4]
 80123c4:	68ba      	ldr	r2, [r7, #8]
 80123c6:	9202      	str	r2, [sp, #8]
 80123c8:	9301      	str	r3, [sp, #4]
 80123ca:	2300      	movs	r3, #0
 80123cc:	9300      	str	r3, [sp, #0]
 80123ce:	2300      	movs	r3, #0
 80123d0:	460a      	mov	r2, r1
 80123d2:	4920      	ldr	r1, [pc, #128]	; (8012454 <vTaskStartScheduler+0xb0>)
 80123d4:	4820      	ldr	r0, [pc, #128]	; (8012458 <vTaskStartScheduler+0xb4>)
 80123d6:	f7ff fd27 	bl	8011e28 <xTaskCreateStatic>
 80123da:	4602      	mov	r2, r0
 80123dc:	4b1f      	ldr	r3, [pc, #124]	; (801245c <vTaskStartScheduler+0xb8>)
 80123de:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80123e0:	4b1e      	ldr	r3, [pc, #120]	; (801245c <vTaskStartScheduler+0xb8>)
 80123e2:	681b      	ldr	r3, [r3, #0]
 80123e4:	2b00      	cmp	r3, #0
 80123e6:	d002      	beq.n	80123ee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80123e8:	2301      	movs	r3, #1
 80123ea:	617b      	str	r3, [r7, #20]
 80123ec:	e001      	b.n	80123f2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80123ee:	2300      	movs	r3, #0
 80123f0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80123f2:	697b      	ldr	r3, [r7, #20]
 80123f4:	2b01      	cmp	r3, #1
 80123f6:	d102      	bne.n	80123fe <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80123f8:	f000 fde4 	bl	8012fc4 <xTimerCreateTimerTask>
 80123fc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80123fe:	697b      	ldr	r3, [r7, #20]
 8012400:	2b01      	cmp	r3, #1
 8012402:	d115      	bne.n	8012430 <vTaskStartScheduler+0x8c>
 8012404:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012408:	f383 8811 	msr	BASEPRI, r3
 801240c:	f3bf 8f6f 	isb	sy
 8012410:	f3bf 8f4f 	dsb	sy
 8012414:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8012416:	4b12      	ldr	r3, [pc, #72]	; (8012460 <vTaskStartScheduler+0xbc>)
 8012418:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801241c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801241e:	4b11      	ldr	r3, [pc, #68]	; (8012464 <vTaskStartScheduler+0xc0>)
 8012420:	2201      	movs	r2, #1
 8012422:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012424:	4b10      	ldr	r3, [pc, #64]	; (8012468 <vTaskStartScheduler+0xc4>)
 8012426:	2200      	movs	r2, #0
 8012428:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801242a:	f001 f999 	bl	8013760 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801242e:	e00d      	b.n	801244c <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012430:	697b      	ldr	r3, [r7, #20]
 8012432:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012436:	d109      	bne.n	801244c <vTaskStartScheduler+0xa8>
 8012438:	f04f 0350 	mov.w	r3, #80	; 0x50
 801243c:	f383 8811 	msr	BASEPRI, r3
 8012440:	f3bf 8f6f 	isb	sy
 8012444:	f3bf 8f4f 	dsb	sy
 8012448:	60fb      	str	r3, [r7, #12]
 801244a:	e7fe      	b.n	801244a <vTaskStartScheduler+0xa6>
}
 801244c:	bf00      	nop
 801244e:	3718      	adds	r7, #24
 8012450:	46bd      	mov	sp, r7
 8012452:	bd80      	pop	{r7, pc}
 8012454:	08017dbc 	.word	0x08017dbc
 8012458:	08012a6d 	.word	0x08012a6d
 801245c:	20001030 	.word	0x20001030
 8012460:	2000102c 	.word	0x2000102c
 8012464:	20001018 	.word	0x20001018
 8012468:	20001010 	.word	0x20001010

0801246c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 801246c:	b480      	push	{r7}
 801246e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8012470:	4b04      	ldr	r3, [pc, #16]	; (8012484 <vTaskSuspendAll+0x18>)
 8012472:	681b      	ldr	r3, [r3, #0]
 8012474:	3301      	adds	r3, #1
 8012476:	4a03      	ldr	r2, [pc, #12]	; (8012484 <vTaskSuspendAll+0x18>)
 8012478:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 801247a:	bf00      	nop
 801247c:	46bd      	mov	sp, r7
 801247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012482:	4770      	bx	lr
 8012484:	20001034 	.word	0x20001034

08012488 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8012488:	b580      	push	{r7, lr}
 801248a:	b084      	sub	sp, #16
 801248c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801248e:	2300      	movs	r3, #0
 8012490:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8012492:	2300      	movs	r3, #0
 8012494:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8012496:	4b41      	ldr	r3, [pc, #260]	; (801259c <xTaskResumeAll+0x114>)
 8012498:	681b      	ldr	r3, [r3, #0]
 801249a:	2b00      	cmp	r3, #0
 801249c:	d109      	bne.n	80124b2 <xTaskResumeAll+0x2a>
 801249e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124a2:	f383 8811 	msr	BASEPRI, r3
 80124a6:	f3bf 8f6f 	isb	sy
 80124aa:	f3bf 8f4f 	dsb	sy
 80124ae:	603b      	str	r3, [r7, #0]
 80124b0:	e7fe      	b.n	80124b0 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80124b2:	f001 f9f3 	bl	801389c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80124b6:	4b39      	ldr	r3, [pc, #228]	; (801259c <xTaskResumeAll+0x114>)
 80124b8:	681b      	ldr	r3, [r3, #0]
 80124ba:	3b01      	subs	r3, #1
 80124bc:	4a37      	ldr	r2, [pc, #220]	; (801259c <xTaskResumeAll+0x114>)
 80124be:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80124c0:	4b36      	ldr	r3, [pc, #216]	; (801259c <xTaskResumeAll+0x114>)
 80124c2:	681b      	ldr	r3, [r3, #0]
 80124c4:	2b00      	cmp	r3, #0
 80124c6:	d162      	bne.n	801258e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80124c8:	4b35      	ldr	r3, [pc, #212]	; (80125a0 <xTaskResumeAll+0x118>)
 80124ca:	681b      	ldr	r3, [r3, #0]
 80124cc:	2b00      	cmp	r3, #0
 80124ce:	d05e      	beq.n	801258e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80124d0:	e02f      	b.n	8012532 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80124d2:	4b34      	ldr	r3, [pc, #208]	; (80125a4 <xTaskResumeAll+0x11c>)
 80124d4:	68db      	ldr	r3, [r3, #12]
 80124d6:	68db      	ldr	r3, [r3, #12]
 80124d8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80124da:	68fb      	ldr	r3, [r7, #12]
 80124dc:	3318      	adds	r3, #24
 80124de:	4618      	mov	r0, r3
 80124e0:	f7fe fd88 	bl	8010ff4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80124e4:	68fb      	ldr	r3, [r7, #12]
 80124e6:	3304      	adds	r3, #4
 80124e8:	4618      	mov	r0, r3
 80124ea:	f7fe fd83 	bl	8010ff4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80124ee:	68fb      	ldr	r3, [r7, #12]
 80124f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80124f2:	4b2d      	ldr	r3, [pc, #180]	; (80125a8 <xTaskResumeAll+0x120>)
 80124f4:	681b      	ldr	r3, [r3, #0]
 80124f6:	429a      	cmp	r2, r3
 80124f8:	d903      	bls.n	8012502 <xTaskResumeAll+0x7a>
 80124fa:	68fb      	ldr	r3, [r7, #12]
 80124fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80124fe:	4a2a      	ldr	r2, [pc, #168]	; (80125a8 <xTaskResumeAll+0x120>)
 8012500:	6013      	str	r3, [r2, #0]
 8012502:	68fb      	ldr	r3, [r7, #12]
 8012504:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012506:	4613      	mov	r3, r2
 8012508:	009b      	lsls	r3, r3, #2
 801250a:	4413      	add	r3, r2
 801250c:	009b      	lsls	r3, r3, #2
 801250e:	4a27      	ldr	r2, [pc, #156]	; (80125ac <xTaskResumeAll+0x124>)
 8012510:	441a      	add	r2, r3
 8012512:	68fb      	ldr	r3, [r7, #12]
 8012514:	3304      	adds	r3, #4
 8012516:	4619      	mov	r1, r3
 8012518:	4610      	mov	r0, r2
 801251a:	f7fe fd0e 	bl	8010f3a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801251e:	68fb      	ldr	r3, [r7, #12]
 8012520:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012522:	4b23      	ldr	r3, [pc, #140]	; (80125b0 <xTaskResumeAll+0x128>)
 8012524:	681b      	ldr	r3, [r3, #0]
 8012526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012528:	429a      	cmp	r2, r3
 801252a:	d302      	bcc.n	8012532 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 801252c:	4b21      	ldr	r3, [pc, #132]	; (80125b4 <xTaskResumeAll+0x12c>)
 801252e:	2201      	movs	r2, #1
 8012530:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012532:	4b1c      	ldr	r3, [pc, #112]	; (80125a4 <xTaskResumeAll+0x11c>)
 8012534:	681b      	ldr	r3, [r3, #0]
 8012536:	2b00      	cmp	r3, #0
 8012538:	d1cb      	bne.n	80124d2 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801253a:	68fb      	ldr	r3, [r7, #12]
 801253c:	2b00      	cmp	r3, #0
 801253e:	d001      	beq.n	8012544 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8012540:	f000 fb46 	bl	8012bd0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8012544:	4b1c      	ldr	r3, [pc, #112]	; (80125b8 <xTaskResumeAll+0x130>)
 8012546:	681b      	ldr	r3, [r3, #0]
 8012548:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	2b00      	cmp	r3, #0
 801254e:	d010      	beq.n	8012572 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8012550:	f000 f846 	bl	80125e0 <xTaskIncrementTick>
 8012554:	4603      	mov	r3, r0
 8012556:	2b00      	cmp	r3, #0
 8012558:	d002      	beq.n	8012560 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 801255a:	4b16      	ldr	r3, [pc, #88]	; (80125b4 <xTaskResumeAll+0x12c>)
 801255c:	2201      	movs	r2, #1
 801255e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8012560:	687b      	ldr	r3, [r7, #4]
 8012562:	3b01      	subs	r3, #1
 8012564:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8012566:	687b      	ldr	r3, [r7, #4]
 8012568:	2b00      	cmp	r3, #0
 801256a:	d1f1      	bne.n	8012550 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 801256c:	4b12      	ldr	r3, [pc, #72]	; (80125b8 <xTaskResumeAll+0x130>)
 801256e:	2200      	movs	r2, #0
 8012570:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8012572:	4b10      	ldr	r3, [pc, #64]	; (80125b4 <xTaskResumeAll+0x12c>)
 8012574:	681b      	ldr	r3, [r3, #0]
 8012576:	2b00      	cmp	r3, #0
 8012578:	d009      	beq.n	801258e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801257a:	2301      	movs	r3, #1
 801257c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801257e:	4b0f      	ldr	r3, [pc, #60]	; (80125bc <xTaskResumeAll+0x134>)
 8012580:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012584:	601a      	str	r2, [r3, #0]
 8012586:	f3bf 8f4f 	dsb	sy
 801258a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801258e:	f001 f9b3 	bl	80138f8 <vPortExitCritical>

	return xAlreadyYielded;
 8012592:	68bb      	ldr	r3, [r7, #8]
}
 8012594:	4618      	mov	r0, r3
 8012596:	3710      	adds	r7, #16
 8012598:	46bd      	mov	sp, r7
 801259a:	bd80      	pop	{r7, pc}
 801259c:	20001034 	.word	0x20001034
 80125a0:	2000100c 	.word	0x2000100c
 80125a4:	20000fcc 	.word	0x20000fcc
 80125a8:	20001014 	.word	0x20001014
 80125ac:	20000b3c 	.word	0x20000b3c
 80125b0:	20000b38 	.word	0x20000b38
 80125b4:	20001020 	.word	0x20001020
 80125b8:	2000101c 	.word	0x2000101c
 80125bc:	e000ed04 	.word	0xe000ed04

080125c0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80125c0:	b480      	push	{r7}
 80125c2:	b083      	sub	sp, #12
 80125c4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80125c6:	4b05      	ldr	r3, [pc, #20]	; (80125dc <xTaskGetTickCount+0x1c>)
 80125c8:	681b      	ldr	r3, [r3, #0]
 80125ca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80125cc:	687b      	ldr	r3, [r7, #4]
}
 80125ce:	4618      	mov	r0, r3
 80125d0:	370c      	adds	r7, #12
 80125d2:	46bd      	mov	sp, r7
 80125d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125d8:	4770      	bx	lr
 80125da:	bf00      	nop
 80125dc:	20001010 	.word	0x20001010

080125e0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80125e0:	b580      	push	{r7, lr}
 80125e2:	b086      	sub	sp, #24
 80125e4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80125e6:	2300      	movs	r3, #0
 80125e8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80125ea:	4b4e      	ldr	r3, [pc, #312]	; (8012724 <xTaskIncrementTick+0x144>)
 80125ec:	681b      	ldr	r3, [r3, #0]
 80125ee:	2b00      	cmp	r3, #0
 80125f0:	f040 8088 	bne.w	8012704 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80125f4:	4b4c      	ldr	r3, [pc, #304]	; (8012728 <xTaskIncrementTick+0x148>)
 80125f6:	681b      	ldr	r3, [r3, #0]
 80125f8:	3301      	adds	r3, #1
 80125fa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80125fc:	4a4a      	ldr	r2, [pc, #296]	; (8012728 <xTaskIncrementTick+0x148>)
 80125fe:	693b      	ldr	r3, [r7, #16]
 8012600:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8012602:	693b      	ldr	r3, [r7, #16]
 8012604:	2b00      	cmp	r3, #0
 8012606:	d11f      	bne.n	8012648 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8012608:	4b48      	ldr	r3, [pc, #288]	; (801272c <xTaskIncrementTick+0x14c>)
 801260a:	681b      	ldr	r3, [r3, #0]
 801260c:	681b      	ldr	r3, [r3, #0]
 801260e:	2b00      	cmp	r3, #0
 8012610:	d009      	beq.n	8012626 <xTaskIncrementTick+0x46>
 8012612:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012616:	f383 8811 	msr	BASEPRI, r3
 801261a:	f3bf 8f6f 	isb	sy
 801261e:	f3bf 8f4f 	dsb	sy
 8012622:	603b      	str	r3, [r7, #0]
 8012624:	e7fe      	b.n	8012624 <xTaskIncrementTick+0x44>
 8012626:	4b41      	ldr	r3, [pc, #260]	; (801272c <xTaskIncrementTick+0x14c>)
 8012628:	681b      	ldr	r3, [r3, #0]
 801262a:	60fb      	str	r3, [r7, #12]
 801262c:	4b40      	ldr	r3, [pc, #256]	; (8012730 <xTaskIncrementTick+0x150>)
 801262e:	681b      	ldr	r3, [r3, #0]
 8012630:	4a3e      	ldr	r2, [pc, #248]	; (801272c <xTaskIncrementTick+0x14c>)
 8012632:	6013      	str	r3, [r2, #0]
 8012634:	4a3e      	ldr	r2, [pc, #248]	; (8012730 <xTaskIncrementTick+0x150>)
 8012636:	68fb      	ldr	r3, [r7, #12]
 8012638:	6013      	str	r3, [r2, #0]
 801263a:	4b3e      	ldr	r3, [pc, #248]	; (8012734 <xTaskIncrementTick+0x154>)
 801263c:	681b      	ldr	r3, [r3, #0]
 801263e:	3301      	adds	r3, #1
 8012640:	4a3c      	ldr	r2, [pc, #240]	; (8012734 <xTaskIncrementTick+0x154>)
 8012642:	6013      	str	r3, [r2, #0]
 8012644:	f000 fac4 	bl	8012bd0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8012648:	4b3b      	ldr	r3, [pc, #236]	; (8012738 <xTaskIncrementTick+0x158>)
 801264a:	681b      	ldr	r3, [r3, #0]
 801264c:	693a      	ldr	r2, [r7, #16]
 801264e:	429a      	cmp	r2, r3
 8012650:	d349      	bcc.n	80126e6 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012652:	4b36      	ldr	r3, [pc, #216]	; (801272c <xTaskIncrementTick+0x14c>)
 8012654:	681b      	ldr	r3, [r3, #0]
 8012656:	681b      	ldr	r3, [r3, #0]
 8012658:	2b00      	cmp	r3, #0
 801265a:	d104      	bne.n	8012666 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801265c:	4b36      	ldr	r3, [pc, #216]	; (8012738 <xTaskIncrementTick+0x158>)
 801265e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012662:	601a      	str	r2, [r3, #0]
					break;
 8012664:	e03f      	b.n	80126e6 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012666:	4b31      	ldr	r3, [pc, #196]	; (801272c <xTaskIncrementTick+0x14c>)
 8012668:	681b      	ldr	r3, [r3, #0]
 801266a:	68db      	ldr	r3, [r3, #12]
 801266c:	68db      	ldr	r3, [r3, #12]
 801266e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8012670:	68bb      	ldr	r3, [r7, #8]
 8012672:	685b      	ldr	r3, [r3, #4]
 8012674:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8012676:	693a      	ldr	r2, [r7, #16]
 8012678:	687b      	ldr	r3, [r7, #4]
 801267a:	429a      	cmp	r2, r3
 801267c:	d203      	bcs.n	8012686 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801267e:	4a2e      	ldr	r2, [pc, #184]	; (8012738 <xTaskIncrementTick+0x158>)
 8012680:	687b      	ldr	r3, [r7, #4]
 8012682:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8012684:	e02f      	b.n	80126e6 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012686:	68bb      	ldr	r3, [r7, #8]
 8012688:	3304      	adds	r3, #4
 801268a:	4618      	mov	r0, r3
 801268c:	f7fe fcb2 	bl	8010ff4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012690:	68bb      	ldr	r3, [r7, #8]
 8012692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012694:	2b00      	cmp	r3, #0
 8012696:	d004      	beq.n	80126a2 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012698:	68bb      	ldr	r3, [r7, #8]
 801269a:	3318      	adds	r3, #24
 801269c:	4618      	mov	r0, r3
 801269e:	f7fe fca9 	bl	8010ff4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80126a2:	68bb      	ldr	r3, [r7, #8]
 80126a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80126a6:	4b25      	ldr	r3, [pc, #148]	; (801273c <xTaskIncrementTick+0x15c>)
 80126a8:	681b      	ldr	r3, [r3, #0]
 80126aa:	429a      	cmp	r2, r3
 80126ac:	d903      	bls.n	80126b6 <xTaskIncrementTick+0xd6>
 80126ae:	68bb      	ldr	r3, [r7, #8]
 80126b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80126b2:	4a22      	ldr	r2, [pc, #136]	; (801273c <xTaskIncrementTick+0x15c>)
 80126b4:	6013      	str	r3, [r2, #0]
 80126b6:	68bb      	ldr	r3, [r7, #8]
 80126b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80126ba:	4613      	mov	r3, r2
 80126bc:	009b      	lsls	r3, r3, #2
 80126be:	4413      	add	r3, r2
 80126c0:	009b      	lsls	r3, r3, #2
 80126c2:	4a1f      	ldr	r2, [pc, #124]	; (8012740 <xTaskIncrementTick+0x160>)
 80126c4:	441a      	add	r2, r3
 80126c6:	68bb      	ldr	r3, [r7, #8]
 80126c8:	3304      	adds	r3, #4
 80126ca:	4619      	mov	r1, r3
 80126cc:	4610      	mov	r0, r2
 80126ce:	f7fe fc34 	bl	8010f3a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80126d2:	68bb      	ldr	r3, [r7, #8]
 80126d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80126d6:	4b1b      	ldr	r3, [pc, #108]	; (8012744 <xTaskIncrementTick+0x164>)
 80126d8:	681b      	ldr	r3, [r3, #0]
 80126da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80126dc:	429a      	cmp	r2, r3
 80126de:	d3b8      	bcc.n	8012652 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80126e0:	2301      	movs	r3, #1
 80126e2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80126e4:	e7b5      	b.n	8012652 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80126e6:	4b17      	ldr	r3, [pc, #92]	; (8012744 <xTaskIncrementTick+0x164>)
 80126e8:	681b      	ldr	r3, [r3, #0]
 80126ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80126ec:	4914      	ldr	r1, [pc, #80]	; (8012740 <xTaskIncrementTick+0x160>)
 80126ee:	4613      	mov	r3, r2
 80126f0:	009b      	lsls	r3, r3, #2
 80126f2:	4413      	add	r3, r2
 80126f4:	009b      	lsls	r3, r3, #2
 80126f6:	440b      	add	r3, r1
 80126f8:	681b      	ldr	r3, [r3, #0]
 80126fa:	2b01      	cmp	r3, #1
 80126fc:	d907      	bls.n	801270e <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 80126fe:	2301      	movs	r3, #1
 8012700:	617b      	str	r3, [r7, #20]
 8012702:	e004      	b.n	801270e <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8012704:	4b10      	ldr	r3, [pc, #64]	; (8012748 <xTaskIncrementTick+0x168>)
 8012706:	681b      	ldr	r3, [r3, #0]
 8012708:	3301      	adds	r3, #1
 801270a:	4a0f      	ldr	r2, [pc, #60]	; (8012748 <xTaskIncrementTick+0x168>)
 801270c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 801270e:	4b0f      	ldr	r3, [pc, #60]	; (801274c <xTaskIncrementTick+0x16c>)
 8012710:	681b      	ldr	r3, [r3, #0]
 8012712:	2b00      	cmp	r3, #0
 8012714:	d001      	beq.n	801271a <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8012716:	2301      	movs	r3, #1
 8012718:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 801271a:	697b      	ldr	r3, [r7, #20]
}
 801271c:	4618      	mov	r0, r3
 801271e:	3718      	adds	r7, #24
 8012720:	46bd      	mov	sp, r7
 8012722:	bd80      	pop	{r7, pc}
 8012724:	20001034 	.word	0x20001034
 8012728:	20001010 	.word	0x20001010
 801272c:	20000fc4 	.word	0x20000fc4
 8012730:	20000fc8 	.word	0x20000fc8
 8012734:	20001024 	.word	0x20001024
 8012738:	2000102c 	.word	0x2000102c
 801273c:	20001014 	.word	0x20001014
 8012740:	20000b3c 	.word	0x20000b3c
 8012744:	20000b38 	.word	0x20000b38
 8012748:	2000101c 	.word	0x2000101c
 801274c:	20001020 	.word	0x20001020

08012750 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8012750:	b480      	push	{r7}
 8012752:	b085      	sub	sp, #20
 8012754:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8012756:	4b27      	ldr	r3, [pc, #156]	; (80127f4 <vTaskSwitchContext+0xa4>)
 8012758:	681b      	ldr	r3, [r3, #0]
 801275a:	2b00      	cmp	r3, #0
 801275c:	d003      	beq.n	8012766 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801275e:	4b26      	ldr	r3, [pc, #152]	; (80127f8 <vTaskSwitchContext+0xa8>)
 8012760:	2201      	movs	r2, #1
 8012762:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8012764:	e040      	b.n	80127e8 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8012766:	4b24      	ldr	r3, [pc, #144]	; (80127f8 <vTaskSwitchContext+0xa8>)
 8012768:	2200      	movs	r2, #0
 801276a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801276c:	4b23      	ldr	r3, [pc, #140]	; (80127fc <vTaskSwitchContext+0xac>)
 801276e:	681b      	ldr	r3, [r3, #0]
 8012770:	60fb      	str	r3, [r7, #12]
 8012772:	e00f      	b.n	8012794 <vTaskSwitchContext+0x44>
 8012774:	68fb      	ldr	r3, [r7, #12]
 8012776:	2b00      	cmp	r3, #0
 8012778:	d109      	bne.n	801278e <vTaskSwitchContext+0x3e>
 801277a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801277e:	f383 8811 	msr	BASEPRI, r3
 8012782:	f3bf 8f6f 	isb	sy
 8012786:	f3bf 8f4f 	dsb	sy
 801278a:	607b      	str	r3, [r7, #4]
 801278c:	e7fe      	b.n	801278c <vTaskSwitchContext+0x3c>
 801278e:	68fb      	ldr	r3, [r7, #12]
 8012790:	3b01      	subs	r3, #1
 8012792:	60fb      	str	r3, [r7, #12]
 8012794:	491a      	ldr	r1, [pc, #104]	; (8012800 <vTaskSwitchContext+0xb0>)
 8012796:	68fa      	ldr	r2, [r7, #12]
 8012798:	4613      	mov	r3, r2
 801279a:	009b      	lsls	r3, r3, #2
 801279c:	4413      	add	r3, r2
 801279e:	009b      	lsls	r3, r3, #2
 80127a0:	440b      	add	r3, r1
 80127a2:	681b      	ldr	r3, [r3, #0]
 80127a4:	2b00      	cmp	r3, #0
 80127a6:	d0e5      	beq.n	8012774 <vTaskSwitchContext+0x24>
 80127a8:	68fa      	ldr	r2, [r7, #12]
 80127aa:	4613      	mov	r3, r2
 80127ac:	009b      	lsls	r3, r3, #2
 80127ae:	4413      	add	r3, r2
 80127b0:	009b      	lsls	r3, r3, #2
 80127b2:	4a13      	ldr	r2, [pc, #76]	; (8012800 <vTaskSwitchContext+0xb0>)
 80127b4:	4413      	add	r3, r2
 80127b6:	60bb      	str	r3, [r7, #8]
 80127b8:	68bb      	ldr	r3, [r7, #8]
 80127ba:	685b      	ldr	r3, [r3, #4]
 80127bc:	685a      	ldr	r2, [r3, #4]
 80127be:	68bb      	ldr	r3, [r7, #8]
 80127c0:	605a      	str	r2, [r3, #4]
 80127c2:	68bb      	ldr	r3, [r7, #8]
 80127c4:	685a      	ldr	r2, [r3, #4]
 80127c6:	68bb      	ldr	r3, [r7, #8]
 80127c8:	3308      	adds	r3, #8
 80127ca:	429a      	cmp	r2, r3
 80127cc:	d104      	bne.n	80127d8 <vTaskSwitchContext+0x88>
 80127ce:	68bb      	ldr	r3, [r7, #8]
 80127d0:	685b      	ldr	r3, [r3, #4]
 80127d2:	685a      	ldr	r2, [r3, #4]
 80127d4:	68bb      	ldr	r3, [r7, #8]
 80127d6:	605a      	str	r2, [r3, #4]
 80127d8:	68bb      	ldr	r3, [r7, #8]
 80127da:	685b      	ldr	r3, [r3, #4]
 80127dc:	68db      	ldr	r3, [r3, #12]
 80127de:	4a09      	ldr	r2, [pc, #36]	; (8012804 <vTaskSwitchContext+0xb4>)
 80127e0:	6013      	str	r3, [r2, #0]
 80127e2:	4a06      	ldr	r2, [pc, #24]	; (80127fc <vTaskSwitchContext+0xac>)
 80127e4:	68fb      	ldr	r3, [r7, #12]
 80127e6:	6013      	str	r3, [r2, #0]
}
 80127e8:	bf00      	nop
 80127ea:	3714      	adds	r7, #20
 80127ec:	46bd      	mov	sp, r7
 80127ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127f2:	4770      	bx	lr
 80127f4:	20001034 	.word	0x20001034
 80127f8:	20001020 	.word	0x20001020
 80127fc:	20001014 	.word	0x20001014
 8012800:	20000b3c 	.word	0x20000b3c
 8012804:	20000b38 	.word	0x20000b38

08012808 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8012808:	b580      	push	{r7, lr}
 801280a:	b084      	sub	sp, #16
 801280c:	af00      	add	r7, sp, #0
 801280e:	6078      	str	r0, [r7, #4]
 8012810:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8012812:	687b      	ldr	r3, [r7, #4]
 8012814:	2b00      	cmp	r3, #0
 8012816:	d109      	bne.n	801282c <vTaskPlaceOnEventList+0x24>
 8012818:	f04f 0350 	mov.w	r3, #80	; 0x50
 801281c:	f383 8811 	msr	BASEPRI, r3
 8012820:	f3bf 8f6f 	isb	sy
 8012824:	f3bf 8f4f 	dsb	sy
 8012828:	60fb      	str	r3, [r7, #12]
 801282a:	e7fe      	b.n	801282a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801282c:	4b07      	ldr	r3, [pc, #28]	; (801284c <vTaskPlaceOnEventList+0x44>)
 801282e:	681b      	ldr	r3, [r3, #0]
 8012830:	3318      	adds	r3, #24
 8012832:	4619      	mov	r1, r3
 8012834:	6878      	ldr	r0, [r7, #4]
 8012836:	f7fe fba4 	bl	8010f82 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801283a:	2101      	movs	r1, #1
 801283c:	6838      	ldr	r0, [r7, #0]
 801283e:	f000 fb6d 	bl	8012f1c <prvAddCurrentTaskToDelayedList>
}
 8012842:	bf00      	nop
 8012844:	3710      	adds	r7, #16
 8012846:	46bd      	mov	sp, r7
 8012848:	bd80      	pop	{r7, pc}
 801284a:	bf00      	nop
 801284c:	20000b38 	.word	0x20000b38

08012850 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012850:	b580      	push	{r7, lr}
 8012852:	b086      	sub	sp, #24
 8012854:	af00      	add	r7, sp, #0
 8012856:	60f8      	str	r0, [r7, #12]
 8012858:	60b9      	str	r1, [r7, #8]
 801285a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 801285c:	68fb      	ldr	r3, [r7, #12]
 801285e:	2b00      	cmp	r3, #0
 8012860:	d109      	bne.n	8012876 <vTaskPlaceOnEventListRestricted+0x26>
 8012862:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012866:	f383 8811 	msr	BASEPRI, r3
 801286a:	f3bf 8f6f 	isb	sy
 801286e:	f3bf 8f4f 	dsb	sy
 8012872:	617b      	str	r3, [r7, #20]
 8012874:	e7fe      	b.n	8012874 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012876:	4b0a      	ldr	r3, [pc, #40]	; (80128a0 <vTaskPlaceOnEventListRestricted+0x50>)
 8012878:	681b      	ldr	r3, [r3, #0]
 801287a:	3318      	adds	r3, #24
 801287c:	4619      	mov	r1, r3
 801287e:	68f8      	ldr	r0, [r7, #12]
 8012880:	f7fe fb5b 	bl	8010f3a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8012884:	687b      	ldr	r3, [r7, #4]
 8012886:	2b00      	cmp	r3, #0
 8012888:	d002      	beq.n	8012890 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 801288a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801288e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8012890:	6879      	ldr	r1, [r7, #4]
 8012892:	68b8      	ldr	r0, [r7, #8]
 8012894:	f000 fb42 	bl	8012f1c <prvAddCurrentTaskToDelayedList>
	}
 8012898:	bf00      	nop
 801289a:	3718      	adds	r7, #24
 801289c:	46bd      	mov	sp, r7
 801289e:	bd80      	pop	{r7, pc}
 80128a0:	20000b38 	.word	0x20000b38

080128a4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80128a4:	b580      	push	{r7, lr}
 80128a6:	b086      	sub	sp, #24
 80128a8:	af00      	add	r7, sp, #0
 80128aa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	68db      	ldr	r3, [r3, #12]
 80128b0:	68db      	ldr	r3, [r3, #12]
 80128b2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80128b4:	693b      	ldr	r3, [r7, #16]
 80128b6:	2b00      	cmp	r3, #0
 80128b8:	d109      	bne.n	80128ce <xTaskRemoveFromEventList+0x2a>
 80128ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80128be:	f383 8811 	msr	BASEPRI, r3
 80128c2:	f3bf 8f6f 	isb	sy
 80128c6:	f3bf 8f4f 	dsb	sy
 80128ca:	60fb      	str	r3, [r7, #12]
 80128cc:	e7fe      	b.n	80128cc <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80128ce:	693b      	ldr	r3, [r7, #16]
 80128d0:	3318      	adds	r3, #24
 80128d2:	4618      	mov	r0, r3
 80128d4:	f7fe fb8e 	bl	8010ff4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80128d8:	4b1d      	ldr	r3, [pc, #116]	; (8012950 <xTaskRemoveFromEventList+0xac>)
 80128da:	681b      	ldr	r3, [r3, #0]
 80128dc:	2b00      	cmp	r3, #0
 80128de:	d11d      	bne.n	801291c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80128e0:	693b      	ldr	r3, [r7, #16]
 80128e2:	3304      	adds	r3, #4
 80128e4:	4618      	mov	r0, r3
 80128e6:	f7fe fb85 	bl	8010ff4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80128ea:	693b      	ldr	r3, [r7, #16]
 80128ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80128ee:	4b19      	ldr	r3, [pc, #100]	; (8012954 <xTaskRemoveFromEventList+0xb0>)
 80128f0:	681b      	ldr	r3, [r3, #0]
 80128f2:	429a      	cmp	r2, r3
 80128f4:	d903      	bls.n	80128fe <xTaskRemoveFromEventList+0x5a>
 80128f6:	693b      	ldr	r3, [r7, #16]
 80128f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80128fa:	4a16      	ldr	r2, [pc, #88]	; (8012954 <xTaskRemoveFromEventList+0xb0>)
 80128fc:	6013      	str	r3, [r2, #0]
 80128fe:	693b      	ldr	r3, [r7, #16]
 8012900:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012902:	4613      	mov	r3, r2
 8012904:	009b      	lsls	r3, r3, #2
 8012906:	4413      	add	r3, r2
 8012908:	009b      	lsls	r3, r3, #2
 801290a:	4a13      	ldr	r2, [pc, #76]	; (8012958 <xTaskRemoveFromEventList+0xb4>)
 801290c:	441a      	add	r2, r3
 801290e:	693b      	ldr	r3, [r7, #16]
 8012910:	3304      	adds	r3, #4
 8012912:	4619      	mov	r1, r3
 8012914:	4610      	mov	r0, r2
 8012916:	f7fe fb10 	bl	8010f3a <vListInsertEnd>
 801291a:	e005      	b.n	8012928 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801291c:	693b      	ldr	r3, [r7, #16]
 801291e:	3318      	adds	r3, #24
 8012920:	4619      	mov	r1, r3
 8012922:	480e      	ldr	r0, [pc, #56]	; (801295c <xTaskRemoveFromEventList+0xb8>)
 8012924:	f7fe fb09 	bl	8010f3a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012928:	693b      	ldr	r3, [r7, #16]
 801292a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801292c:	4b0c      	ldr	r3, [pc, #48]	; (8012960 <xTaskRemoveFromEventList+0xbc>)
 801292e:	681b      	ldr	r3, [r3, #0]
 8012930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012932:	429a      	cmp	r2, r3
 8012934:	d905      	bls.n	8012942 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8012936:	2301      	movs	r3, #1
 8012938:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 801293a:	4b0a      	ldr	r3, [pc, #40]	; (8012964 <xTaskRemoveFromEventList+0xc0>)
 801293c:	2201      	movs	r2, #1
 801293e:	601a      	str	r2, [r3, #0]
 8012940:	e001      	b.n	8012946 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8012942:	2300      	movs	r3, #0
 8012944:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8012946:	697b      	ldr	r3, [r7, #20]
}
 8012948:	4618      	mov	r0, r3
 801294a:	3718      	adds	r7, #24
 801294c:	46bd      	mov	sp, r7
 801294e:	bd80      	pop	{r7, pc}
 8012950:	20001034 	.word	0x20001034
 8012954:	20001014 	.word	0x20001014
 8012958:	20000b3c 	.word	0x20000b3c
 801295c:	20000fcc 	.word	0x20000fcc
 8012960:	20000b38 	.word	0x20000b38
 8012964:	20001020 	.word	0x20001020

08012968 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8012968:	b480      	push	{r7}
 801296a:	b083      	sub	sp, #12
 801296c:	af00      	add	r7, sp, #0
 801296e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8012970:	4b06      	ldr	r3, [pc, #24]	; (801298c <vTaskInternalSetTimeOutState+0x24>)
 8012972:	681a      	ldr	r2, [r3, #0]
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8012978:	4b05      	ldr	r3, [pc, #20]	; (8012990 <vTaskInternalSetTimeOutState+0x28>)
 801297a:	681a      	ldr	r2, [r3, #0]
 801297c:	687b      	ldr	r3, [r7, #4]
 801297e:	605a      	str	r2, [r3, #4]
}
 8012980:	bf00      	nop
 8012982:	370c      	adds	r7, #12
 8012984:	46bd      	mov	sp, r7
 8012986:	f85d 7b04 	ldr.w	r7, [sp], #4
 801298a:	4770      	bx	lr
 801298c:	20001024 	.word	0x20001024
 8012990:	20001010 	.word	0x20001010

08012994 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8012994:	b580      	push	{r7, lr}
 8012996:	b088      	sub	sp, #32
 8012998:	af00      	add	r7, sp, #0
 801299a:	6078      	str	r0, [r7, #4]
 801299c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801299e:	687b      	ldr	r3, [r7, #4]
 80129a0:	2b00      	cmp	r3, #0
 80129a2:	d109      	bne.n	80129b8 <xTaskCheckForTimeOut+0x24>
 80129a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80129a8:	f383 8811 	msr	BASEPRI, r3
 80129ac:	f3bf 8f6f 	isb	sy
 80129b0:	f3bf 8f4f 	dsb	sy
 80129b4:	613b      	str	r3, [r7, #16]
 80129b6:	e7fe      	b.n	80129b6 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80129b8:	683b      	ldr	r3, [r7, #0]
 80129ba:	2b00      	cmp	r3, #0
 80129bc:	d109      	bne.n	80129d2 <xTaskCheckForTimeOut+0x3e>
 80129be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80129c2:	f383 8811 	msr	BASEPRI, r3
 80129c6:	f3bf 8f6f 	isb	sy
 80129ca:	f3bf 8f4f 	dsb	sy
 80129ce:	60fb      	str	r3, [r7, #12]
 80129d0:	e7fe      	b.n	80129d0 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80129d2:	f000 ff63 	bl	801389c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80129d6:	4b1d      	ldr	r3, [pc, #116]	; (8012a4c <xTaskCheckForTimeOut+0xb8>)
 80129d8:	681b      	ldr	r3, [r3, #0]
 80129da:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	685b      	ldr	r3, [r3, #4]
 80129e0:	69ba      	ldr	r2, [r7, #24]
 80129e2:	1ad3      	subs	r3, r2, r3
 80129e4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80129e6:	683b      	ldr	r3, [r7, #0]
 80129e8:	681b      	ldr	r3, [r3, #0]
 80129ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80129ee:	d102      	bne.n	80129f6 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80129f0:	2300      	movs	r3, #0
 80129f2:	61fb      	str	r3, [r7, #28]
 80129f4:	e023      	b.n	8012a3e <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	681a      	ldr	r2, [r3, #0]
 80129fa:	4b15      	ldr	r3, [pc, #84]	; (8012a50 <xTaskCheckForTimeOut+0xbc>)
 80129fc:	681b      	ldr	r3, [r3, #0]
 80129fe:	429a      	cmp	r2, r3
 8012a00:	d007      	beq.n	8012a12 <xTaskCheckForTimeOut+0x7e>
 8012a02:	687b      	ldr	r3, [r7, #4]
 8012a04:	685b      	ldr	r3, [r3, #4]
 8012a06:	69ba      	ldr	r2, [r7, #24]
 8012a08:	429a      	cmp	r2, r3
 8012a0a:	d302      	bcc.n	8012a12 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8012a0c:	2301      	movs	r3, #1
 8012a0e:	61fb      	str	r3, [r7, #28]
 8012a10:	e015      	b.n	8012a3e <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8012a12:	683b      	ldr	r3, [r7, #0]
 8012a14:	681b      	ldr	r3, [r3, #0]
 8012a16:	697a      	ldr	r2, [r7, #20]
 8012a18:	429a      	cmp	r2, r3
 8012a1a:	d20b      	bcs.n	8012a34 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8012a1c:	683b      	ldr	r3, [r7, #0]
 8012a1e:	681a      	ldr	r2, [r3, #0]
 8012a20:	697b      	ldr	r3, [r7, #20]
 8012a22:	1ad2      	subs	r2, r2, r3
 8012a24:	683b      	ldr	r3, [r7, #0]
 8012a26:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8012a28:	6878      	ldr	r0, [r7, #4]
 8012a2a:	f7ff ff9d 	bl	8012968 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8012a2e:	2300      	movs	r3, #0
 8012a30:	61fb      	str	r3, [r7, #28]
 8012a32:	e004      	b.n	8012a3e <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8012a34:	683b      	ldr	r3, [r7, #0]
 8012a36:	2200      	movs	r2, #0
 8012a38:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8012a3a:	2301      	movs	r3, #1
 8012a3c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8012a3e:	f000 ff5b 	bl	80138f8 <vPortExitCritical>

	return xReturn;
 8012a42:	69fb      	ldr	r3, [r7, #28]
}
 8012a44:	4618      	mov	r0, r3
 8012a46:	3720      	adds	r7, #32
 8012a48:	46bd      	mov	sp, r7
 8012a4a:	bd80      	pop	{r7, pc}
 8012a4c:	20001010 	.word	0x20001010
 8012a50:	20001024 	.word	0x20001024

08012a54 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8012a54:	b480      	push	{r7}
 8012a56:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8012a58:	4b03      	ldr	r3, [pc, #12]	; (8012a68 <vTaskMissedYield+0x14>)
 8012a5a:	2201      	movs	r2, #1
 8012a5c:	601a      	str	r2, [r3, #0]
}
 8012a5e:	bf00      	nop
 8012a60:	46bd      	mov	sp, r7
 8012a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a66:	4770      	bx	lr
 8012a68:	20001020 	.word	0x20001020

08012a6c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8012a6c:	b580      	push	{r7, lr}
 8012a6e:	b082      	sub	sp, #8
 8012a70:	af00      	add	r7, sp, #0
 8012a72:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8012a74:	f000 f852 	bl	8012b1c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8012a78:	4b06      	ldr	r3, [pc, #24]	; (8012a94 <prvIdleTask+0x28>)
 8012a7a:	681b      	ldr	r3, [r3, #0]
 8012a7c:	2b01      	cmp	r3, #1
 8012a7e:	d9f9      	bls.n	8012a74 <prvIdleTask+0x8>
			{
				taskYIELD();
 8012a80:	4b05      	ldr	r3, [pc, #20]	; (8012a98 <prvIdleTask+0x2c>)
 8012a82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012a86:	601a      	str	r2, [r3, #0]
 8012a88:	f3bf 8f4f 	dsb	sy
 8012a8c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8012a90:	e7f0      	b.n	8012a74 <prvIdleTask+0x8>
 8012a92:	bf00      	nop
 8012a94:	20000b3c 	.word	0x20000b3c
 8012a98:	e000ed04 	.word	0xe000ed04

08012a9c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8012a9c:	b580      	push	{r7, lr}
 8012a9e:	b082      	sub	sp, #8
 8012aa0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012aa2:	2300      	movs	r3, #0
 8012aa4:	607b      	str	r3, [r7, #4]
 8012aa6:	e00c      	b.n	8012ac2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8012aa8:	687a      	ldr	r2, [r7, #4]
 8012aaa:	4613      	mov	r3, r2
 8012aac:	009b      	lsls	r3, r3, #2
 8012aae:	4413      	add	r3, r2
 8012ab0:	009b      	lsls	r3, r3, #2
 8012ab2:	4a12      	ldr	r2, [pc, #72]	; (8012afc <prvInitialiseTaskLists+0x60>)
 8012ab4:	4413      	add	r3, r2
 8012ab6:	4618      	mov	r0, r3
 8012ab8:	f7fe fa12 	bl	8010ee0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	3301      	adds	r3, #1
 8012ac0:	607b      	str	r3, [r7, #4]
 8012ac2:	687b      	ldr	r3, [r7, #4]
 8012ac4:	2b37      	cmp	r3, #55	; 0x37
 8012ac6:	d9ef      	bls.n	8012aa8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8012ac8:	480d      	ldr	r0, [pc, #52]	; (8012b00 <prvInitialiseTaskLists+0x64>)
 8012aca:	f7fe fa09 	bl	8010ee0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8012ace:	480d      	ldr	r0, [pc, #52]	; (8012b04 <prvInitialiseTaskLists+0x68>)
 8012ad0:	f7fe fa06 	bl	8010ee0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8012ad4:	480c      	ldr	r0, [pc, #48]	; (8012b08 <prvInitialiseTaskLists+0x6c>)
 8012ad6:	f7fe fa03 	bl	8010ee0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8012ada:	480c      	ldr	r0, [pc, #48]	; (8012b0c <prvInitialiseTaskLists+0x70>)
 8012adc:	f7fe fa00 	bl	8010ee0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8012ae0:	480b      	ldr	r0, [pc, #44]	; (8012b10 <prvInitialiseTaskLists+0x74>)
 8012ae2:	f7fe f9fd 	bl	8010ee0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8012ae6:	4b0b      	ldr	r3, [pc, #44]	; (8012b14 <prvInitialiseTaskLists+0x78>)
 8012ae8:	4a05      	ldr	r2, [pc, #20]	; (8012b00 <prvInitialiseTaskLists+0x64>)
 8012aea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8012aec:	4b0a      	ldr	r3, [pc, #40]	; (8012b18 <prvInitialiseTaskLists+0x7c>)
 8012aee:	4a05      	ldr	r2, [pc, #20]	; (8012b04 <prvInitialiseTaskLists+0x68>)
 8012af0:	601a      	str	r2, [r3, #0]
}
 8012af2:	bf00      	nop
 8012af4:	3708      	adds	r7, #8
 8012af6:	46bd      	mov	sp, r7
 8012af8:	bd80      	pop	{r7, pc}
 8012afa:	bf00      	nop
 8012afc:	20000b3c 	.word	0x20000b3c
 8012b00:	20000f9c 	.word	0x20000f9c
 8012b04:	20000fb0 	.word	0x20000fb0
 8012b08:	20000fcc 	.word	0x20000fcc
 8012b0c:	20000fe0 	.word	0x20000fe0
 8012b10:	20000ff8 	.word	0x20000ff8
 8012b14:	20000fc4 	.word	0x20000fc4
 8012b18:	20000fc8 	.word	0x20000fc8

08012b1c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8012b1c:	b580      	push	{r7, lr}
 8012b1e:	b082      	sub	sp, #8
 8012b20:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012b22:	e019      	b.n	8012b58 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8012b24:	f000 feba 	bl	801389c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012b28:	4b0f      	ldr	r3, [pc, #60]	; (8012b68 <prvCheckTasksWaitingTermination+0x4c>)
 8012b2a:	68db      	ldr	r3, [r3, #12]
 8012b2c:	68db      	ldr	r3, [r3, #12]
 8012b2e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012b30:	687b      	ldr	r3, [r7, #4]
 8012b32:	3304      	adds	r3, #4
 8012b34:	4618      	mov	r0, r3
 8012b36:	f7fe fa5d 	bl	8010ff4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8012b3a:	4b0c      	ldr	r3, [pc, #48]	; (8012b6c <prvCheckTasksWaitingTermination+0x50>)
 8012b3c:	681b      	ldr	r3, [r3, #0]
 8012b3e:	3b01      	subs	r3, #1
 8012b40:	4a0a      	ldr	r2, [pc, #40]	; (8012b6c <prvCheckTasksWaitingTermination+0x50>)
 8012b42:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8012b44:	4b0a      	ldr	r3, [pc, #40]	; (8012b70 <prvCheckTasksWaitingTermination+0x54>)
 8012b46:	681b      	ldr	r3, [r3, #0]
 8012b48:	3b01      	subs	r3, #1
 8012b4a:	4a09      	ldr	r2, [pc, #36]	; (8012b70 <prvCheckTasksWaitingTermination+0x54>)
 8012b4c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8012b4e:	f000 fed3 	bl	80138f8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8012b52:	6878      	ldr	r0, [r7, #4]
 8012b54:	f000 f80e 	bl	8012b74 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012b58:	4b05      	ldr	r3, [pc, #20]	; (8012b70 <prvCheckTasksWaitingTermination+0x54>)
 8012b5a:	681b      	ldr	r3, [r3, #0]
 8012b5c:	2b00      	cmp	r3, #0
 8012b5e:	d1e1      	bne.n	8012b24 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8012b60:	bf00      	nop
 8012b62:	3708      	adds	r7, #8
 8012b64:	46bd      	mov	sp, r7
 8012b66:	bd80      	pop	{r7, pc}
 8012b68:	20000fe0 	.word	0x20000fe0
 8012b6c:	2000100c 	.word	0x2000100c
 8012b70:	20000ff4 	.word	0x20000ff4

08012b74 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8012b74:	b580      	push	{r7, lr}
 8012b76:	b084      	sub	sp, #16
 8012b78:	af00      	add	r7, sp, #0
 8012b7a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8012b7c:	687b      	ldr	r3, [r7, #4]
 8012b7e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8012b82:	2b00      	cmp	r3, #0
 8012b84:	d108      	bne.n	8012b98 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8012b86:	687b      	ldr	r3, [r7, #4]
 8012b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012b8a:	4618      	mov	r0, r3
 8012b8c:	f001 f862 	bl	8013c54 <vPortFree>
				vPortFree( pxTCB );
 8012b90:	6878      	ldr	r0, [r7, #4]
 8012b92:	f001 f85f 	bl	8013c54 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8012b96:	e017      	b.n	8012bc8 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8012b98:	687b      	ldr	r3, [r7, #4]
 8012b9a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8012b9e:	2b01      	cmp	r3, #1
 8012ba0:	d103      	bne.n	8012baa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8012ba2:	6878      	ldr	r0, [r7, #4]
 8012ba4:	f001 f856 	bl	8013c54 <vPortFree>
	}
 8012ba8:	e00e      	b.n	8012bc8 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8012baa:	687b      	ldr	r3, [r7, #4]
 8012bac:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8012bb0:	2b02      	cmp	r3, #2
 8012bb2:	d009      	beq.n	8012bc8 <prvDeleteTCB+0x54>
 8012bb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012bb8:	f383 8811 	msr	BASEPRI, r3
 8012bbc:	f3bf 8f6f 	isb	sy
 8012bc0:	f3bf 8f4f 	dsb	sy
 8012bc4:	60fb      	str	r3, [r7, #12]
 8012bc6:	e7fe      	b.n	8012bc6 <prvDeleteTCB+0x52>
	}
 8012bc8:	bf00      	nop
 8012bca:	3710      	adds	r7, #16
 8012bcc:	46bd      	mov	sp, r7
 8012bce:	bd80      	pop	{r7, pc}

08012bd0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8012bd0:	b480      	push	{r7}
 8012bd2:	b083      	sub	sp, #12
 8012bd4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012bd6:	4b0c      	ldr	r3, [pc, #48]	; (8012c08 <prvResetNextTaskUnblockTime+0x38>)
 8012bd8:	681b      	ldr	r3, [r3, #0]
 8012bda:	681b      	ldr	r3, [r3, #0]
 8012bdc:	2b00      	cmp	r3, #0
 8012bde:	d104      	bne.n	8012bea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8012be0:	4b0a      	ldr	r3, [pc, #40]	; (8012c0c <prvResetNextTaskUnblockTime+0x3c>)
 8012be2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012be6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8012be8:	e008      	b.n	8012bfc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012bea:	4b07      	ldr	r3, [pc, #28]	; (8012c08 <prvResetNextTaskUnblockTime+0x38>)
 8012bec:	681b      	ldr	r3, [r3, #0]
 8012bee:	68db      	ldr	r3, [r3, #12]
 8012bf0:	68db      	ldr	r3, [r3, #12]
 8012bf2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8012bf4:	687b      	ldr	r3, [r7, #4]
 8012bf6:	685b      	ldr	r3, [r3, #4]
 8012bf8:	4a04      	ldr	r2, [pc, #16]	; (8012c0c <prvResetNextTaskUnblockTime+0x3c>)
 8012bfa:	6013      	str	r3, [r2, #0]
}
 8012bfc:	bf00      	nop
 8012bfe:	370c      	adds	r7, #12
 8012c00:	46bd      	mov	sp, r7
 8012c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c06:	4770      	bx	lr
 8012c08:	20000fc4 	.word	0x20000fc4
 8012c0c:	2000102c 	.word	0x2000102c

08012c10 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8012c10:	b480      	push	{r7}
 8012c12:	b083      	sub	sp, #12
 8012c14:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8012c16:	4b0b      	ldr	r3, [pc, #44]	; (8012c44 <xTaskGetSchedulerState+0x34>)
 8012c18:	681b      	ldr	r3, [r3, #0]
 8012c1a:	2b00      	cmp	r3, #0
 8012c1c:	d102      	bne.n	8012c24 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8012c1e:	2301      	movs	r3, #1
 8012c20:	607b      	str	r3, [r7, #4]
 8012c22:	e008      	b.n	8012c36 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012c24:	4b08      	ldr	r3, [pc, #32]	; (8012c48 <xTaskGetSchedulerState+0x38>)
 8012c26:	681b      	ldr	r3, [r3, #0]
 8012c28:	2b00      	cmp	r3, #0
 8012c2a:	d102      	bne.n	8012c32 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8012c2c:	2302      	movs	r3, #2
 8012c2e:	607b      	str	r3, [r7, #4]
 8012c30:	e001      	b.n	8012c36 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8012c32:	2300      	movs	r3, #0
 8012c34:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8012c36:	687b      	ldr	r3, [r7, #4]
	}
 8012c38:	4618      	mov	r0, r3
 8012c3a:	370c      	adds	r7, #12
 8012c3c:	46bd      	mov	sp, r7
 8012c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c42:	4770      	bx	lr
 8012c44:	20001018 	.word	0x20001018
 8012c48:	20001034 	.word	0x20001034

08012c4c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8012c4c:	b580      	push	{r7, lr}
 8012c4e:	b084      	sub	sp, #16
 8012c50:	af00      	add	r7, sp, #0
 8012c52:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8012c54:	687b      	ldr	r3, [r7, #4]
 8012c56:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8012c58:	2300      	movs	r3, #0
 8012c5a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	2b00      	cmp	r3, #0
 8012c60:	d051      	beq.n	8012d06 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8012c62:	68bb      	ldr	r3, [r7, #8]
 8012c64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012c66:	4b2a      	ldr	r3, [pc, #168]	; (8012d10 <xTaskPriorityInherit+0xc4>)
 8012c68:	681b      	ldr	r3, [r3, #0]
 8012c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012c6c:	429a      	cmp	r2, r3
 8012c6e:	d241      	bcs.n	8012cf4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8012c70:	68bb      	ldr	r3, [r7, #8]
 8012c72:	699b      	ldr	r3, [r3, #24]
 8012c74:	2b00      	cmp	r3, #0
 8012c76:	db06      	blt.n	8012c86 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012c78:	4b25      	ldr	r3, [pc, #148]	; (8012d10 <xTaskPriorityInherit+0xc4>)
 8012c7a:	681b      	ldr	r3, [r3, #0]
 8012c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012c7e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8012c82:	68bb      	ldr	r3, [r7, #8]
 8012c84:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8012c86:	68bb      	ldr	r3, [r7, #8]
 8012c88:	6959      	ldr	r1, [r3, #20]
 8012c8a:	68bb      	ldr	r3, [r7, #8]
 8012c8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012c8e:	4613      	mov	r3, r2
 8012c90:	009b      	lsls	r3, r3, #2
 8012c92:	4413      	add	r3, r2
 8012c94:	009b      	lsls	r3, r3, #2
 8012c96:	4a1f      	ldr	r2, [pc, #124]	; (8012d14 <xTaskPriorityInherit+0xc8>)
 8012c98:	4413      	add	r3, r2
 8012c9a:	4299      	cmp	r1, r3
 8012c9c:	d122      	bne.n	8012ce4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012c9e:	68bb      	ldr	r3, [r7, #8]
 8012ca0:	3304      	adds	r3, #4
 8012ca2:	4618      	mov	r0, r3
 8012ca4:	f7fe f9a6 	bl	8010ff4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012ca8:	4b19      	ldr	r3, [pc, #100]	; (8012d10 <xTaskPriorityInherit+0xc4>)
 8012caa:	681b      	ldr	r3, [r3, #0]
 8012cac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012cae:	68bb      	ldr	r3, [r7, #8]
 8012cb0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8012cb2:	68bb      	ldr	r3, [r7, #8]
 8012cb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012cb6:	4b18      	ldr	r3, [pc, #96]	; (8012d18 <xTaskPriorityInherit+0xcc>)
 8012cb8:	681b      	ldr	r3, [r3, #0]
 8012cba:	429a      	cmp	r2, r3
 8012cbc:	d903      	bls.n	8012cc6 <xTaskPriorityInherit+0x7a>
 8012cbe:	68bb      	ldr	r3, [r7, #8]
 8012cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012cc2:	4a15      	ldr	r2, [pc, #84]	; (8012d18 <xTaskPriorityInherit+0xcc>)
 8012cc4:	6013      	str	r3, [r2, #0]
 8012cc6:	68bb      	ldr	r3, [r7, #8]
 8012cc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012cca:	4613      	mov	r3, r2
 8012ccc:	009b      	lsls	r3, r3, #2
 8012cce:	4413      	add	r3, r2
 8012cd0:	009b      	lsls	r3, r3, #2
 8012cd2:	4a10      	ldr	r2, [pc, #64]	; (8012d14 <xTaskPriorityInherit+0xc8>)
 8012cd4:	441a      	add	r2, r3
 8012cd6:	68bb      	ldr	r3, [r7, #8]
 8012cd8:	3304      	adds	r3, #4
 8012cda:	4619      	mov	r1, r3
 8012cdc:	4610      	mov	r0, r2
 8012cde:	f7fe f92c 	bl	8010f3a <vListInsertEnd>
 8012ce2:	e004      	b.n	8012cee <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012ce4:	4b0a      	ldr	r3, [pc, #40]	; (8012d10 <xTaskPriorityInherit+0xc4>)
 8012ce6:	681b      	ldr	r3, [r3, #0]
 8012ce8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012cea:	68bb      	ldr	r3, [r7, #8]
 8012cec:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8012cee:	2301      	movs	r3, #1
 8012cf0:	60fb      	str	r3, [r7, #12]
 8012cf2:	e008      	b.n	8012d06 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8012cf4:	68bb      	ldr	r3, [r7, #8]
 8012cf6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8012cf8:	4b05      	ldr	r3, [pc, #20]	; (8012d10 <xTaskPriorityInherit+0xc4>)
 8012cfa:	681b      	ldr	r3, [r3, #0]
 8012cfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012cfe:	429a      	cmp	r2, r3
 8012d00:	d201      	bcs.n	8012d06 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8012d02:	2301      	movs	r3, #1
 8012d04:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012d06:	68fb      	ldr	r3, [r7, #12]
	}
 8012d08:	4618      	mov	r0, r3
 8012d0a:	3710      	adds	r7, #16
 8012d0c:	46bd      	mov	sp, r7
 8012d0e:	bd80      	pop	{r7, pc}
 8012d10:	20000b38 	.word	0x20000b38
 8012d14:	20000b3c 	.word	0x20000b3c
 8012d18:	20001014 	.word	0x20001014

08012d1c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8012d1c:	b580      	push	{r7, lr}
 8012d1e:	b086      	sub	sp, #24
 8012d20:	af00      	add	r7, sp, #0
 8012d22:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8012d28:	2300      	movs	r3, #0
 8012d2a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012d2c:	687b      	ldr	r3, [r7, #4]
 8012d2e:	2b00      	cmp	r3, #0
 8012d30:	d054      	beq.n	8012ddc <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8012d32:	4b2d      	ldr	r3, [pc, #180]	; (8012de8 <xTaskPriorityDisinherit+0xcc>)
 8012d34:	681b      	ldr	r3, [r3, #0]
 8012d36:	693a      	ldr	r2, [r7, #16]
 8012d38:	429a      	cmp	r2, r3
 8012d3a:	d009      	beq.n	8012d50 <xTaskPriorityDisinherit+0x34>
 8012d3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d40:	f383 8811 	msr	BASEPRI, r3
 8012d44:	f3bf 8f6f 	isb	sy
 8012d48:	f3bf 8f4f 	dsb	sy
 8012d4c:	60fb      	str	r3, [r7, #12]
 8012d4e:	e7fe      	b.n	8012d4e <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8012d50:	693b      	ldr	r3, [r7, #16]
 8012d52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012d54:	2b00      	cmp	r3, #0
 8012d56:	d109      	bne.n	8012d6c <xTaskPriorityDisinherit+0x50>
 8012d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d5c:	f383 8811 	msr	BASEPRI, r3
 8012d60:	f3bf 8f6f 	isb	sy
 8012d64:	f3bf 8f4f 	dsb	sy
 8012d68:	60bb      	str	r3, [r7, #8]
 8012d6a:	e7fe      	b.n	8012d6a <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8012d6c:	693b      	ldr	r3, [r7, #16]
 8012d6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012d70:	1e5a      	subs	r2, r3, #1
 8012d72:	693b      	ldr	r3, [r7, #16]
 8012d74:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8012d76:	693b      	ldr	r3, [r7, #16]
 8012d78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012d7a:	693b      	ldr	r3, [r7, #16]
 8012d7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012d7e:	429a      	cmp	r2, r3
 8012d80:	d02c      	beq.n	8012ddc <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8012d82:	693b      	ldr	r3, [r7, #16]
 8012d84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012d86:	2b00      	cmp	r3, #0
 8012d88:	d128      	bne.n	8012ddc <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012d8a:	693b      	ldr	r3, [r7, #16]
 8012d8c:	3304      	adds	r3, #4
 8012d8e:	4618      	mov	r0, r3
 8012d90:	f7fe f930 	bl	8010ff4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8012d94:	693b      	ldr	r3, [r7, #16]
 8012d96:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8012d98:	693b      	ldr	r3, [r7, #16]
 8012d9a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012d9c:	693b      	ldr	r3, [r7, #16]
 8012d9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012da0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8012da4:	693b      	ldr	r3, [r7, #16]
 8012da6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8012da8:	693b      	ldr	r3, [r7, #16]
 8012daa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012dac:	4b0f      	ldr	r3, [pc, #60]	; (8012dec <xTaskPriorityDisinherit+0xd0>)
 8012dae:	681b      	ldr	r3, [r3, #0]
 8012db0:	429a      	cmp	r2, r3
 8012db2:	d903      	bls.n	8012dbc <xTaskPriorityDisinherit+0xa0>
 8012db4:	693b      	ldr	r3, [r7, #16]
 8012db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012db8:	4a0c      	ldr	r2, [pc, #48]	; (8012dec <xTaskPriorityDisinherit+0xd0>)
 8012dba:	6013      	str	r3, [r2, #0]
 8012dbc:	693b      	ldr	r3, [r7, #16]
 8012dbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012dc0:	4613      	mov	r3, r2
 8012dc2:	009b      	lsls	r3, r3, #2
 8012dc4:	4413      	add	r3, r2
 8012dc6:	009b      	lsls	r3, r3, #2
 8012dc8:	4a09      	ldr	r2, [pc, #36]	; (8012df0 <xTaskPriorityDisinherit+0xd4>)
 8012dca:	441a      	add	r2, r3
 8012dcc:	693b      	ldr	r3, [r7, #16]
 8012dce:	3304      	adds	r3, #4
 8012dd0:	4619      	mov	r1, r3
 8012dd2:	4610      	mov	r0, r2
 8012dd4:	f7fe f8b1 	bl	8010f3a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8012dd8:	2301      	movs	r3, #1
 8012dda:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012ddc:	697b      	ldr	r3, [r7, #20]
	}
 8012dde:	4618      	mov	r0, r3
 8012de0:	3718      	adds	r7, #24
 8012de2:	46bd      	mov	sp, r7
 8012de4:	bd80      	pop	{r7, pc}
 8012de6:	bf00      	nop
 8012de8:	20000b38 	.word	0x20000b38
 8012dec:	20001014 	.word	0x20001014
 8012df0:	20000b3c 	.word	0x20000b3c

08012df4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8012df4:	b580      	push	{r7, lr}
 8012df6:	b088      	sub	sp, #32
 8012df8:	af00      	add	r7, sp, #0
 8012dfa:	6078      	str	r0, [r7, #4]
 8012dfc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8012dfe:	687b      	ldr	r3, [r7, #4]
 8012e00:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8012e02:	2301      	movs	r3, #1
 8012e04:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012e06:	687b      	ldr	r3, [r7, #4]
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	d068      	beq.n	8012ede <vTaskPriorityDisinheritAfterTimeout+0xea>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8012e0c:	69bb      	ldr	r3, [r7, #24]
 8012e0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012e10:	2b00      	cmp	r3, #0
 8012e12:	d109      	bne.n	8012e28 <vTaskPriorityDisinheritAfterTimeout+0x34>
 8012e14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012e18:	f383 8811 	msr	BASEPRI, r3
 8012e1c:	f3bf 8f6f 	isb	sy
 8012e20:	f3bf 8f4f 	dsb	sy
 8012e24:	60fb      	str	r3, [r7, #12]
 8012e26:	e7fe      	b.n	8012e26 <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8012e28:	69bb      	ldr	r3, [r7, #24]
 8012e2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012e2c:	683a      	ldr	r2, [r7, #0]
 8012e2e:	429a      	cmp	r2, r3
 8012e30:	d902      	bls.n	8012e38 <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8012e32:	683b      	ldr	r3, [r7, #0]
 8012e34:	61fb      	str	r3, [r7, #28]
 8012e36:	e002      	b.n	8012e3e <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8012e38:	69bb      	ldr	r3, [r7, #24]
 8012e3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012e3c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8012e3e:	69bb      	ldr	r3, [r7, #24]
 8012e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012e42:	69fa      	ldr	r2, [r7, #28]
 8012e44:	429a      	cmp	r2, r3
 8012e46:	d04a      	beq.n	8012ede <vTaskPriorityDisinheritAfterTimeout+0xea>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8012e48:	69bb      	ldr	r3, [r7, #24]
 8012e4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012e4c:	697a      	ldr	r2, [r7, #20]
 8012e4e:	429a      	cmp	r2, r3
 8012e50:	d145      	bne.n	8012ede <vTaskPriorityDisinheritAfterTimeout+0xea>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8012e52:	4b25      	ldr	r3, [pc, #148]	; (8012ee8 <vTaskPriorityDisinheritAfterTimeout+0xf4>)
 8012e54:	681b      	ldr	r3, [r3, #0]
 8012e56:	69ba      	ldr	r2, [r7, #24]
 8012e58:	429a      	cmp	r2, r3
 8012e5a:	d109      	bne.n	8012e70 <vTaskPriorityDisinheritAfterTimeout+0x7c>
 8012e5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012e60:	f383 8811 	msr	BASEPRI, r3
 8012e64:	f3bf 8f6f 	isb	sy
 8012e68:	f3bf 8f4f 	dsb	sy
 8012e6c:	60bb      	str	r3, [r7, #8]
 8012e6e:	e7fe      	b.n	8012e6e <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8012e70:	69bb      	ldr	r3, [r7, #24]
 8012e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012e74:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8012e76:	69bb      	ldr	r3, [r7, #24]
 8012e78:	69fa      	ldr	r2, [r7, #28]
 8012e7a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8012e7c:	69bb      	ldr	r3, [r7, #24]
 8012e7e:	699b      	ldr	r3, [r3, #24]
 8012e80:	2b00      	cmp	r3, #0
 8012e82:	db04      	blt.n	8012e8e <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012e84:	69fb      	ldr	r3, [r7, #28]
 8012e86:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8012e8a:	69bb      	ldr	r3, [r7, #24]
 8012e8c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8012e8e:	69bb      	ldr	r3, [r7, #24]
 8012e90:	6959      	ldr	r1, [r3, #20]
 8012e92:	693a      	ldr	r2, [r7, #16]
 8012e94:	4613      	mov	r3, r2
 8012e96:	009b      	lsls	r3, r3, #2
 8012e98:	4413      	add	r3, r2
 8012e9a:	009b      	lsls	r3, r3, #2
 8012e9c:	4a13      	ldr	r2, [pc, #76]	; (8012eec <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8012e9e:	4413      	add	r3, r2
 8012ea0:	4299      	cmp	r1, r3
 8012ea2:	d11c      	bne.n	8012ede <vTaskPriorityDisinheritAfterTimeout+0xea>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012ea4:	69bb      	ldr	r3, [r7, #24]
 8012ea6:	3304      	adds	r3, #4
 8012ea8:	4618      	mov	r0, r3
 8012eaa:	f7fe f8a3 	bl	8010ff4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8012eae:	69bb      	ldr	r3, [r7, #24]
 8012eb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012eb2:	4b0f      	ldr	r3, [pc, #60]	; (8012ef0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8012eb4:	681b      	ldr	r3, [r3, #0]
 8012eb6:	429a      	cmp	r2, r3
 8012eb8:	d903      	bls.n	8012ec2 <vTaskPriorityDisinheritAfterTimeout+0xce>
 8012eba:	69bb      	ldr	r3, [r7, #24]
 8012ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012ebe:	4a0c      	ldr	r2, [pc, #48]	; (8012ef0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8012ec0:	6013      	str	r3, [r2, #0]
 8012ec2:	69bb      	ldr	r3, [r7, #24]
 8012ec4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012ec6:	4613      	mov	r3, r2
 8012ec8:	009b      	lsls	r3, r3, #2
 8012eca:	4413      	add	r3, r2
 8012ecc:	009b      	lsls	r3, r3, #2
 8012ece:	4a07      	ldr	r2, [pc, #28]	; (8012eec <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8012ed0:	441a      	add	r2, r3
 8012ed2:	69bb      	ldr	r3, [r7, #24]
 8012ed4:	3304      	adds	r3, #4
 8012ed6:	4619      	mov	r1, r3
 8012ed8:	4610      	mov	r0, r2
 8012eda:	f7fe f82e 	bl	8010f3a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012ede:	bf00      	nop
 8012ee0:	3720      	adds	r7, #32
 8012ee2:	46bd      	mov	sp, r7
 8012ee4:	bd80      	pop	{r7, pc}
 8012ee6:	bf00      	nop
 8012ee8:	20000b38 	.word	0x20000b38
 8012eec:	20000b3c 	.word	0x20000b3c
 8012ef0:	20001014 	.word	0x20001014

08012ef4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8012ef4:	b480      	push	{r7}
 8012ef6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8012ef8:	4b07      	ldr	r3, [pc, #28]	; (8012f18 <pvTaskIncrementMutexHeldCount+0x24>)
 8012efa:	681b      	ldr	r3, [r3, #0]
 8012efc:	2b00      	cmp	r3, #0
 8012efe:	d004      	beq.n	8012f0a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8012f00:	4b05      	ldr	r3, [pc, #20]	; (8012f18 <pvTaskIncrementMutexHeldCount+0x24>)
 8012f02:	681b      	ldr	r3, [r3, #0]
 8012f04:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012f06:	3201      	adds	r2, #1
 8012f08:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8012f0a:	4b03      	ldr	r3, [pc, #12]	; (8012f18 <pvTaskIncrementMutexHeldCount+0x24>)
 8012f0c:	681b      	ldr	r3, [r3, #0]
	}
 8012f0e:	4618      	mov	r0, r3
 8012f10:	46bd      	mov	sp, r7
 8012f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f16:	4770      	bx	lr
 8012f18:	20000b38 	.word	0x20000b38

08012f1c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8012f1c:	b580      	push	{r7, lr}
 8012f1e:	b084      	sub	sp, #16
 8012f20:	af00      	add	r7, sp, #0
 8012f22:	6078      	str	r0, [r7, #4]
 8012f24:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8012f26:	4b21      	ldr	r3, [pc, #132]	; (8012fac <prvAddCurrentTaskToDelayedList+0x90>)
 8012f28:	681b      	ldr	r3, [r3, #0]
 8012f2a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012f2c:	4b20      	ldr	r3, [pc, #128]	; (8012fb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8012f2e:	681b      	ldr	r3, [r3, #0]
 8012f30:	3304      	adds	r3, #4
 8012f32:	4618      	mov	r0, r3
 8012f34:	f7fe f85e 	bl	8010ff4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012f3e:	d10a      	bne.n	8012f56 <prvAddCurrentTaskToDelayedList+0x3a>
 8012f40:	683b      	ldr	r3, [r7, #0]
 8012f42:	2b00      	cmp	r3, #0
 8012f44:	d007      	beq.n	8012f56 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012f46:	4b1a      	ldr	r3, [pc, #104]	; (8012fb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8012f48:	681b      	ldr	r3, [r3, #0]
 8012f4a:	3304      	adds	r3, #4
 8012f4c:	4619      	mov	r1, r3
 8012f4e:	4819      	ldr	r0, [pc, #100]	; (8012fb4 <prvAddCurrentTaskToDelayedList+0x98>)
 8012f50:	f7fd fff3 	bl	8010f3a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8012f54:	e026      	b.n	8012fa4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8012f56:	68fa      	ldr	r2, [r7, #12]
 8012f58:	687b      	ldr	r3, [r7, #4]
 8012f5a:	4413      	add	r3, r2
 8012f5c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8012f5e:	4b14      	ldr	r3, [pc, #80]	; (8012fb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8012f60:	681b      	ldr	r3, [r3, #0]
 8012f62:	68ba      	ldr	r2, [r7, #8]
 8012f64:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8012f66:	68ba      	ldr	r2, [r7, #8]
 8012f68:	68fb      	ldr	r3, [r7, #12]
 8012f6a:	429a      	cmp	r2, r3
 8012f6c:	d209      	bcs.n	8012f82 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012f6e:	4b12      	ldr	r3, [pc, #72]	; (8012fb8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8012f70:	681a      	ldr	r2, [r3, #0]
 8012f72:	4b0f      	ldr	r3, [pc, #60]	; (8012fb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8012f74:	681b      	ldr	r3, [r3, #0]
 8012f76:	3304      	adds	r3, #4
 8012f78:	4619      	mov	r1, r3
 8012f7a:	4610      	mov	r0, r2
 8012f7c:	f7fe f801 	bl	8010f82 <vListInsert>
}
 8012f80:	e010      	b.n	8012fa4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012f82:	4b0e      	ldr	r3, [pc, #56]	; (8012fbc <prvAddCurrentTaskToDelayedList+0xa0>)
 8012f84:	681a      	ldr	r2, [r3, #0]
 8012f86:	4b0a      	ldr	r3, [pc, #40]	; (8012fb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8012f88:	681b      	ldr	r3, [r3, #0]
 8012f8a:	3304      	adds	r3, #4
 8012f8c:	4619      	mov	r1, r3
 8012f8e:	4610      	mov	r0, r2
 8012f90:	f7fd fff7 	bl	8010f82 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8012f94:	4b0a      	ldr	r3, [pc, #40]	; (8012fc0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8012f96:	681b      	ldr	r3, [r3, #0]
 8012f98:	68ba      	ldr	r2, [r7, #8]
 8012f9a:	429a      	cmp	r2, r3
 8012f9c:	d202      	bcs.n	8012fa4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8012f9e:	4a08      	ldr	r2, [pc, #32]	; (8012fc0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8012fa0:	68bb      	ldr	r3, [r7, #8]
 8012fa2:	6013      	str	r3, [r2, #0]
}
 8012fa4:	bf00      	nop
 8012fa6:	3710      	adds	r7, #16
 8012fa8:	46bd      	mov	sp, r7
 8012faa:	bd80      	pop	{r7, pc}
 8012fac:	20001010 	.word	0x20001010
 8012fb0:	20000b38 	.word	0x20000b38
 8012fb4:	20000ff8 	.word	0x20000ff8
 8012fb8:	20000fc8 	.word	0x20000fc8
 8012fbc:	20000fc4 	.word	0x20000fc4
 8012fc0:	2000102c 	.word	0x2000102c

08012fc4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8012fc4:	b580      	push	{r7, lr}
 8012fc6:	b08a      	sub	sp, #40	; 0x28
 8012fc8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8012fca:	2300      	movs	r3, #0
 8012fcc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8012fce:	f000 faff 	bl	80135d0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8012fd2:	4b1c      	ldr	r3, [pc, #112]	; (8013044 <xTimerCreateTimerTask+0x80>)
 8012fd4:	681b      	ldr	r3, [r3, #0]
 8012fd6:	2b00      	cmp	r3, #0
 8012fd8:	d021      	beq.n	801301e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8012fda:	2300      	movs	r3, #0
 8012fdc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8012fde:	2300      	movs	r3, #0
 8012fe0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8012fe2:	1d3a      	adds	r2, r7, #4
 8012fe4:	f107 0108 	add.w	r1, r7, #8
 8012fe8:	f107 030c 	add.w	r3, r7, #12
 8012fec:	4618      	mov	r0, r3
 8012fee:	f7fd ff5d 	bl	8010eac <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8012ff2:	6879      	ldr	r1, [r7, #4]
 8012ff4:	68bb      	ldr	r3, [r7, #8]
 8012ff6:	68fa      	ldr	r2, [r7, #12]
 8012ff8:	9202      	str	r2, [sp, #8]
 8012ffa:	9301      	str	r3, [sp, #4]
 8012ffc:	2302      	movs	r3, #2
 8012ffe:	9300      	str	r3, [sp, #0]
 8013000:	2300      	movs	r3, #0
 8013002:	460a      	mov	r2, r1
 8013004:	4910      	ldr	r1, [pc, #64]	; (8013048 <xTimerCreateTimerTask+0x84>)
 8013006:	4811      	ldr	r0, [pc, #68]	; (801304c <xTimerCreateTimerTask+0x88>)
 8013008:	f7fe ff0e 	bl	8011e28 <xTaskCreateStatic>
 801300c:	4602      	mov	r2, r0
 801300e:	4b10      	ldr	r3, [pc, #64]	; (8013050 <xTimerCreateTimerTask+0x8c>)
 8013010:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8013012:	4b0f      	ldr	r3, [pc, #60]	; (8013050 <xTimerCreateTimerTask+0x8c>)
 8013014:	681b      	ldr	r3, [r3, #0]
 8013016:	2b00      	cmp	r3, #0
 8013018:	d001      	beq.n	801301e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 801301a:	2301      	movs	r3, #1
 801301c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801301e:	697b      	ldr	r3, [r7, #20]
 8013020:	2b00      	cmp	r3, #0
 8013022:	d109      	bne.n	8013038 <xTimerCreateTimerTask+0x74>
 8013024:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013028:	f383 8811 	msr	BASEPRI, r3
 801302c:	f3bf 8f6f 	isb	sy
 8013030:	f3bf 8f4f 	dsb	sy
 8013034:	613b      	str	r3, [r7, #16]
 8013036:	e7fe      	b.n	8013036 <xTimerCreateTimerTask+0x72>
	return xReturn;
 8013038:	697b      	ldr	r3, [r7, #20]
}
 801303a:	4618      	mov	r0, r3
 801303c:	3718      	adds	r7, #24
 801303e:	46bd      	mov	sp, r7
 8013040:	bd80      	pop	{r7, pc}
 8013042:	bf00      	nop
 8013044:	20001068 	.word	0x20001068
 8013048:	08017dc4 	.word	0x08017dc4
 801304c:	08013185 	.word	0x08013185
 8013050:	2000106c 	.word	0x2000106c

08013054 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8013054:	b580      	push	{r7, lr}
 8013056:	b08a      	sub	sp, #40	; 0x28
 8013058:	af00      	add	r7, sp, #0
 801305a:	60f8      	str	r0, [r7, #12]
 801305c:	60b9      	str	r1, [r7, #8]
 801305e:	607a      	str	r2, [r7, #4]
 8013060:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8013062:	2300      	movs	r3, #0
 8013064:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8013066:	68fb      	ldr	r3, [r7, #12]
 8013068:	2b00      	cmp	r3, #0
 801306a:	d109      	bne.n	8013080 <xTimerGenericCommand+0x2c>
 801306c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013070:	f383 8811 	msr	BASEPRI, r3
 8013074:	f3bf 8f6f 	isb	sy
 8013078:	f3bf 8f4f 	dsb	sy
 801307c:	623b      	str	r3, [r7, #32]
 801307e:	e7fe      	b.n	801307e <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8013080:	4b19      	ldr	r3, [pc, #100]	; (80130e8 <xTimerGenericCommand+0x94>)
 8013082:	681b      	ldr	r3, [r3, #0]
 8013084:	2b00      	cmp	r3, #0
 8013086:	d02a      	beq.n	80130de <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8013088:	68bb      	ldr	r3, [r7, #8]
 801308a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8013090:	68fb      	ldr	r3, [r7, #12]
 8013092:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8013094:	68bb      	ldr	r3, [r7, #8]
 8013096:	2b05      	cmp	r3, #5
 8013098:	dc18      	bgt.n	80130cc <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 801309a:	f7ff fdb9 	bl	8012c10 <xTaskGetSchedulerState>
 801309e:	4603      	mov	r3, r0
 80130a0:	2b02      	cmp	r3, #2
 80130a2:	d109      	bne.n	80130b8 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80130a4:	4b10      	ldr	r3, [pc, #64]	; (80130e8 <xTimerGenericCommand+0x94>)
 80130a6:	6818      	ldr	r0, [r3, #0]
 80130a8:	f107 0110 	add.w	r1, r7, #16
 80130ac:	2300      	movs	r3, #0
 80130ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80130b0:	f7fe f93a 	bl	8011328 <xQueueGenericSend>
 80130b4:	6278      	str	r0, [r7, #36]	; 0x24
 80130b6:	e012      	b.n	80130de <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80130b8:	4b0b      	ldr	r3, [pc, #44]	; (80130e8 <xTimerGenericCommand+0x94>)
 80130ba:	6818      	ldr	r0, [r3, #0]
 80130bc:	f107 0110 	add.w	r1, r7, #16
 80130c0:	2300      	movs	r3, #0
 80130c2:	2200      	movs	r2, #0
 80130c4:	f7fe f930 	bl	8011328 <xQueueGenericSend>
 80130c8:	6278      	str	r0, [r7, #36]	; 0x24
 80130ca:	e008      	b.n	80130de <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80130cc:	4b06      	ldr	r3, [pc, #24]	; (80130e8 <xTimerGenericCommand+0x94>)
 80130ce:	6818      	ldr	r0, [r3, #0]
 80130d0:	f107 0110 	add.w	r1, r7, #16
 80130d4:	2300      	movs	r3, #0
 80130d6:	683a      	ldr	r2, [r7, #0]
 80130d8:	f7fe fa20 	bl	801151c <xQueueGenericSendFromISR>
 80130dc:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80130de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80130e0:	4618      	mov	r0, r3
 80130e2:	3728      	adds	r7, #40	; 0x28
 80130e4:	46bd      	mov	sp, r7
 80130e6:	bd80      	pop	{r7, pc}
 80130e8:	20001068 	.word	0x20001068

080130ec <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80130ec:	b580      	push	{r7, lr}
 80130ee:	b088      	sub	sp, #32
 80130f0:	af02      	add	r7, sp, #8
 80130f2:	6078      	str	r0, [r7, #4]
 80130f4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80130f6:	4b22      	ldr	r3, [pc, #136]	; (8013180 <prvProcessExpiredTimer+0x94>)
 80130f8:	681b      	ldr	r3, [r3, #0]
 80130fa:	68db      	ldr	r3, [r3, #12]
 80130fc:	68db      	ldr	r3, [r3, #12]
 80130fe:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013100:	697b      	ldr	r3, [r7, #20]
 8013102:	3304      	adds	r3, #4
 8013104:	4618      	mov	r0, r3
 8013106:	f7fd ff75 	bl	8010ff4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801310a:	697b      	ldr	r3, [r7, #20]
 801310c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013110:	f003 0304 	and.w	r3, r3, #4
 8013114:	2b00      	cmp	r3, #0
 8013116:	d021      	beq.n	801315c <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8013118:	697b      	ldr	r3, [r7, #20]
 801311a:	699a      	ldr	r2, [r3, #24]
 801311c:	687b      	ldr	r3, [r7, #4]
 801311e:	18d1      	adds	r1, r2, r3
 8013120:	687b      	ldr	r3, [r7, #4]
 8013122:	683a      	ldr	r2, [r7, #0]
 8013124:	6978      	ldr	r0, [r7, #20]
 8013126:	f000 f8d1 	bl	80132cc <prvInsertTimerInActiveList>
 801312a:	4603      	mov	r3, r0
 801312c:	2b00      	cmp	r3, #0
 801312e:	d01e      	beq.n	801316e <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013130:	2300      	movs	r3, #0
 8013132:	9300      	str	r3, [sp, #0]
 8013134:	2300      	movs	r3, #0
 8013136:	687a      	ldr	r2, [r7, #4]
 8013138:	2100      	movs	r1, #0
 801313a:	6978      	ldr	r0, [r7, #20]
 801313c:	f7ff ff8a 	bl	8013054 <xTimerGenericCommand>
 8013140:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8013142:	693b      	ldr	r3, [r7, #16]
 8013144:	2b00      	cmp	r3, #0
 8013146:	d112      	bne.n	801316e <prvProcessExpiredTimer+0x82>
 8013148:	f04f 0350 	mov.w	r3, #80	; 0x50
 801314c:	f383 8811 	msr	BASEPRI, r3
 8013150:	f3bf 8f6f 	isb	sy
 8013154:	f3bf 8f4f 	dsb	sy
 8013158:	60fb      	str	r3, [r7, #12]
 801315a:	e7fe      	b.n	801315a <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801315c:	697b      	ldr	r3, [r7, #20]
 801315e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013162:	f023 0301 	bic.w	r3, r3, #1
 8013166:	b2da      	uxtb	r2, r3
 8013168:	697b      	ldr	r3, [r7, #20]
 801316a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801316e:	697b      	ldr	r3, [r7, #20]
 8013170:	6a1b      	ldr	r3, [r3, #32]
 8013172:	6978      	ldr	r0, [r7, #20]
 8013174:	4798      	blx	r3
}
 8013176:	bf00      	nop
 8013178:	3718      	adds	r7, #24
 801317a:	46bd      	mov	sp, r7
 801317c:	bd80      	pop	{r7, pc}
 801317e:	bf00      	nop
 8013180:	20001060 	.word	0x20001060

08013184 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8013184:	b580      	push	{r7, lr}
 8013186:	b084      	sub	sp, #16
 8013188:	af00      	add	r7, sp, #0
 801318a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801318c:	f107 0308 	add.w	r3, r7, #8
 8013190:	4618      	mov	r0, r3
 8013192:	f000 f857 	bl	8013244 <prvGetNextExpireTime>
 8013196:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8013198:	68bb      	ldr	r3, [r7, #8]
 801319a:	4619      	mov	r1, r3
 801319c:	68f8      	ldr	r0, [r7, #12]
 801319e:	f000 f803 	bl	80131a8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80131a2:	f000 f8d5 	bl	8013350 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80131a6:	e7f1      	b.n	801318c <prvTimerTask+0x8>

080131a8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80131a8:	b580      	push	{r7, lr}
 80131aa:	b084      	sub	sp, #16
 80131ac:	af00      	add	r7, sp, #0
 80131ae:	6078      	str	r0, [r7, #4]
 80131b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80131b2:	f7ff f95b 	bl	801246c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80131b6:	f107 0308 	add.w	r3, r7, #8
 80131ba:	4618      	mov	r0, r3
 80131bc:	f000 f866 	bl	801328c <prvSampleTimeNow>
 80131c0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80131c2:	68bb      	ldr	r3, [r7, #8]
 80131c4:	2b00      	cmp	r3, #0
 80131c6:	d130      	bne.n	801322a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80131c8:	683b      	ldr	r3, [r7, #0]
 80131ca:	2b00      	cmp	r3, #0
 80131cc:	d10a      	bne.n	80131e4 <prvProcessTimerOrBlockTask+0x3c>
 80131ce:	687a      	ldr	r2, [r7, #4]
 80131d0:	68fb      	ldr	r3, [r7, #12]
 80131d2:	429a      	cmp	r2, r3
 80131d4:	d806      	bhi.n	80131e4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80131d6:	f7ff f957 	bl	8012488 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80131da:	68f9      	ldr	r1, [r7, #12]
 80131dc:	6878      	ldr	r0, [r7, #4]
 80131de:	f7ff ff85 	bl	80130ec <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80131e2:	e024      	b.n	801322e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80131e4:	683b      	ldr	r3, [r7, #0]
 80131e6:	2b00      	cmp	r3, #0
 80131e8:	d008      	beq.n	80131fc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80131ea:	4b13      	ldr	r3, [pc, #76]	; (8013238 <prvProcessTimerOrBlockTask+0x90>)
 80131ec:	681b      	ldr	r3, [r3, #0]
 80131ee:	681b      	ldr	r3, [r3, #0]
 80131f0:	2b00      	cmp	r3, #0
 80131f2:	d101      	bne.n	80131f8 <prvProcessTimerOrBlockTask+0x50>
 80131f4:	2301      	movs	r3, #1
 80131f6:	e000      	b.n	80131fa <prvProcessTimerOrBlockTask+0x52>
 80131f8:	2300      	movs	r3, #0
 80131fa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80131fc:	4b0f      	ldr	r3, [pc, #60]	; (801323c <prvProcessTimerOrBlockTask+0x94>)
 80131fe:	6818      	ldr	r0, [r3, #0]
 8013200:	687a      	ldr	r2, [r7, #4]
 8013202:	68fb      	ldr	r3, [r7, #12]
 8013204:	1ad3      	subs	r3, r2, r3
 8013206:	683a      	ldr	r2, [r7, #0]
 8013208:	4619      	mov	r1, r3
 801320a:	f7fe fdd9 	bl	8011dc0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801320e:	f7ff f93b 	bl	8012488 <xTaskResumeAll>
 8013212:	4603      	mov	r3, r0
 8013214:	2b00      	cmp	r3, #0
 8013216:	d10a      	bne.n	801322e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8013218:	4b09      	ldr	r3, [pc, #36]	; (8013240 <prvProcessTimerOrBlockTask+0x98>)
 801321a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801321e:	601a      	str	r2, [r3, #0]
 8013220:	f3bf 8f4f 	dsb	sy
 8013224:	f3bf 8f6f 	isb	sy
}
 8013228:	e001      	b.n	801322e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801322a:	f7ff f92d 	bl	8012488 <xTaskResumeAll>
}
 801322e:	bf00      	nop
 8013230:	3710      	adds	r7, #16
 8013232:	46bd      	mov	sp, r7
 8013234:	bd80      	pop	{r7, pc}
 8013236:	bf00      	nop
 8013238:	20001064 	.word	0x20001064
 801323c:	20001068 	.word	0x20001068
 8013240:	e000ed04 	.word	0xe000ed04

08013244 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8013244:	b480      	push	{r7}
 8013246:	b085      	sub	sp, #20
 8013248:	af00      	add	r7, sp, #0
 801324a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 801324c:	4b0e      	ldr	r3, [pc, #56]	; (8013288 <prvGetNextExpireTime+0x44>)
 801324e:	681b      	ldr	r3, [r3, #0]
 8013250:	681b      	ldr	r3, [r3, #0]
 8013252:	2b00      	cmp	r3, #0
 8013254:	d101      	bne.n	801325a <prvGetNextExpireTime+0x16>
 8013256:	2201      	movs	r2, #1
 8013258:	e000      	b.n	801325c <prvGetNextExpireTime+0x18>
 801325a:	2200      	movs	r2, #0
 801325c:	687b      	ldr	r3, [r7, #4]
 801325e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8013260:	687b      	ldr	r3, [r7, #4]
 8013262:	681b      	ldr	r3, [r3, #0]
 8013264:	2b00      	cmp	r3, #0
 8013266:	d105      	bne.n	8013274 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013268:	4b07      	ldr	r3, [pc, #28]	; (8013288 <prvGetNextExpireTime+0x44>)
 801326a:	681b      	ldr	r3, [r3, #0]
 801326c:	68db      	ldr	r3, [r3, #12]
 801326e:	681b      	ldr	r3, [r3, #0]
 8013270:	60fb      	str	r3, [r7, #12]
 8013272:	e001      	b.n	8013278 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8013274:	2300      	movs	r3, #0
 8013276:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8013278:	68fb      	ldr	r3, [r7, #12]
}
 801327a:	4618      	mov	r0, r3
 801327c:	3714      	adds	r7, #20
 801327e:	46bd      	mov	sp, r7
 8013280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013284:	4770      	bx	lr
 8013286:	bf00      	nop
 8013288:	20001060 	.word	0x20001060

0801328c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 801328c:	b580      	push	{r7, lr}
 801328e:	b084      	sub	sp, #16
 8013290:	af00      	add	r7, sp, #0
 8013292:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8013294:	f7ff f994 	bl	80125c0 <xTaskGetTickCount>
 8013298:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801329a:	4b0b      	ldr	r3, [pc, #44]	; (80132c8 <prvSampleTimeNow+0x3c>)
 801329c:	681b      	ldr	r3, [r3, #0]
 801329e:	68fa      	ldr	r2, [r7, #12]
 80132a0:	429a      	cmp	r2, r3
 80132a2:	d205      	bcs.n	80132b0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80132a4:	f000 f930 	bl	8013508 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80132a8:	687b      	ldr	r3, [r7, #4]
 80132aa:	2201      	movs	r2, #1
 80132ac:	601a      	str	r2, [r3, #0]
 80132ae:	e002      	b.n	80132b6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80132b0:	687b      	ldr	r3, [r7, #4]
 80132b2:	2200      	movs	r2, #0
 80132b4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80132b6:	4a04      	ldr	r2, [pc, #16]	; (80132c8 <prvSampleTimeNow+0x3c>)
 80132b8:	68fb      	ldr	r3, [r7, #12]
 80132ba:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80132bc:	68fb      	ldr	r3, [r7, #12]
}
 80132be:	4618      	mov	r0, r3
 80132c0:	3710      	adds	r7, #16
 80132c2:	46bd      	mov	sp, r7
 80132c4:	bd80      	pop	{r7, pc}
 80132c6:	bf00      	nop
 80132c8:	20001070 	.word	0x20001070

080132cc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80132cc:	b580      	push	{r7, lr}
 80132ce:	b086      	sub	sp, #24
 80132d0:	af00      	add	r7, sp, #0
 80132d2:	60f8      	str	r0, [r7, #12]
 80132d4:	60b9      	str	r1, [r7, #8]
 80132d6:	607a      	str	r2, [r7, #4]
 80132d8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80132da:	2300      	movs	r3, #0
 80132dc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80132de:	68fb      	ldr	r3, [r7, #12]
 80132e0:	68ba      	ldr	r2, [r7, #8]
 80132e2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80132e4:	68fb      	ldr	r3, [r7, #12]
 80132e6:	68fa      	ldr	r2, [r7, #12]
 80132e8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80132ea:	68ba      	ldr	r2, [r7, #8]
 80132ec:	687b      	ldr	r3, [r7, #4]
 80132ee:	429a      	cmp	r2, r3
 80132f0:	d812      	bhi.n	8013318 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80132f2:	687a      	ldr	r2, [r7, #4]
 80132f4:	683b      	ldr	r3, [r7, #0]
 80132f6:	1ad2      	subs	r2, r2, r3
 80132f8:	68fb      	ldr	r3, [r7, #12]
 80132fa:	699b      	ldr	r3, [r3, #24]
 80132fc:	429a      	cmp	r2, r3
 80132fe:	d302      	bcc.n	8013306 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8013300:	2301      	movs	r3, #1
 8013302:	617b      	str	r3, [r7, #20]
 8013304:	e01b      	b.n	801333e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8013306:	4b10      	ldr	r3, [pc, #64]	; (8013348 <prvInsertTimerInActiveList+0x7c>)
 8013308:	681a      	ldr	r2, [r3, #0]
 801330a:	68fb      	ldr	r3, [r7, #12]
 801330c:	3304      	adds	r3, #4
 801330e:	4619      	mov	r1, r3
 8013310:	4610      	mov	r0, r2
 8013312:	f7fd fe36 	bl	8010f82 <vListInsert>
 8013316:	e012      	b.n	801333e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8013318:	687a      	ldr	r2, [r7, #4]
 801331a:	683b      	ldr	r3, [r7, #0]
 801331c:	429a      	cmp	r2, r3
 801331e:	d206      	bcs.n	801332e <prvInsertTimerInActiveList+0x62>
 8013320:	68ba      	ldr	r2, [r7, #8]
 8013322:	683b      	ldr	r3, [r7, #0]
 8013324:	429a      	cmp	r2, r3
 8013326:	d302      	bcc.n	801332e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8013328:	2301      	movs	r3, #1
 801332a:	617b      	str	r3, [r7, #20]
 801332c:	e007      	b.n	801333e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801332e:	4b07      	ldr	r3, [pc, #28]	; (801334c <prvInsertTimerInActiveList+0x80>)
 8013330:	681a      	ldr	r2, [r3, #0]
 8013332:	68fb      	ldr	r3, [r7, #12]
 8013334:	3304      	adds	r3, #4
 8013336:	4619      	mov	r1, r3
 8013338:	4610      	mov	r0, r2
 801333a:	f7fd fe22 	bl	8010f82 <vListInsert>
		}
	}

	return xProcessTimerNow;
 801333e:	697b      	ldr	r3, [r7, #20]
}
 8013340:	4618      	mov	r0, r3
 8013342:	3718      	adds	r7, #24
 8013344:	46bd      	mov	sp, r7
 8013346:	bd80      	pop	{r7, pc}
 8013348:	20001064 	.word	0x20001064
 801334c:	20001060 	.word	0x20001060

08013350 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8013350:	b580      	push	{r7, lr}
 8013352:	b08e      	sub	sp, #56	; 0x38
 8013354:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8013356:	e0c6      	b.n	80134e6 <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8013358:	687b      	ldr	r3, [r7, #4]
 801335a:	2b00      	cmp	r3, #0
 801335c:	da17      	bge.n	801338e <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 801335e:	1d3b      	adds	r3, r7, #4
 8013360:	3304      	adds	r3, #4
 8013362:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8013364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013366:	2b00      	cmp	r3, #0
 8013368:	d109      	bne.n	801337e <prvProcessReceivedCommands+0x2e>
 801336a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801336e:	f383 8811 	msr	BASEPRI, r3
 8013372:	f3bf 8f6f 	isb	sy
 8013376:	f3bf 8f4f 	dsb	sy
 801337a:	61fb      	str	r3, [r7, #28]
 801337c:	e7fe      	b.n	801337c <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 801337e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013380:	681b      	ldr	r3, [r3, #0]
 8013382:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013384:	6850      	ldr	r0, [r2, #4]
 8013386:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013388:	6892      	ldr	r2, [r2, #8]
 801338a:	4611      	mov	r1, r2
 801338c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	2b00      	cmp	r3, #0
 8013392:	f2c0 80a7 	blt.w	80134e4 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8013396:	68fb      	ldr	r3, [r7, #12]
 8013398:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 801339a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801339c:	695b      	ldr	r3, [r3, #20]
 801339e:	2b00      	cmp	r3, #0
 80133a0:	d004      	beq.n	80133ac <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80133a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80133a4:	3304      	adds	r3, #4
 80133a6:	4618      	mov	r0, r3
 80133a8:	f7fd fe24 	bl	8010ff4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80133ac:	463b      	mov	r3, r7
 80133ae:	4618      	mov	r0, r3
 80133b0:	f7ff ff6c 	bl	801328c <prvSampleTimeNow>
 80133b4:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80133b6:	687b      	ldr	r3, [r7, #4]
 80133b8:	2b09      	cmp	r3, #9
 80133ba:	f200 8094 	bhi.w	80134e6 <prvProcessReceivedCommands+0x196>
 80133be:	a201      	add	r2, pc, #4	; (adr r2, 80133c4 <prvProcessReceivedCommands+0x74>)
 80133c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80133c4:	080133ed 	.word	0x080133ed
 80133c8:	080133ed 	.word	0x080133ed
 80133cc:	080133ed 	.word	0x080133ed
 80133d0:	0801345f 	.word	0x0801345f
 80133d4:	08013473 	.word	0x08013473
 80133d8:	080134bb 	.word	0x080134bb
 80133dc:	080133ed 	.word	0x080133ed
 80133e0:	080133ed 	.word	0x080133ed
 80133e4:	0801345f 	.word	0x0801345f
 80133e8:	08013473 	.word	0x08013473
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80133ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80133ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80133f2:	f043 0301 	orr.w	r3, r3, #1
 80133f6:	b2da      	uxtb	r2, r3
 80133f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80133fa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80133fe:	68ba      	ldr	r2, [r7, #8]
 8013400:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013402:	699b      	ldr	r3, [r3, #24]
 8013404:	18d1      	adds	r1, r2, r3
 8013406:	68bb      	ldr	r3, [r7, #8]
 8013408:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801340a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801340c:	f7ff ff5e 	bl	80132cc <prvInsertTimerInActiveList>
 8013410:	4603      	mov	r3, r0
 8013412:	2b00      	cmp	r3, #0
 8013414:	d067      	beq.n	80134e6 <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013418:	6a1b      	ldr	r3, [r3, #32]
 801341a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801341c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801341e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013420:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013424:	f003 0304 	and.w	r3, r3, #4
 8013428:	2b00      	cmp	r3, #0
 801342a:	d05c      	beq.n	80134e6 <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 801342c:	68ba      	ldr	r2, [r7, #8]
 801342e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013430:	699b      	ldr	r3, [r3, #24]
 8013432:	441a      	add	r2, r3
 8013434:	2300      	movs	r3, #0
 8013436:	9300      	str	r3, [sp, #0]
 8013438:	2300      	movs	r3, #0
 801343a:	2100      	movs	r1, #0
 801343c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801343e:	f7ff fe09 	bl	8013054 <xTimerGenericCommand>
 8013442:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8013444:	6a3b      	ldr	r3, [r7, #32]
 8013446:	2b00      	cmp	r3, #0
 8013448:	d14d      	bne.n	80134e6 <prvProcessReceivedCommands+0x196>
 801344a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801344e:	f383 8811 	msr	BASEPRI, r3
 8013452:	f3bf 8f6f 	isb	sy
 8013456:	f3bf 8f4f 	dsb	sy
 801345a:	61bb      	str	r3, [r7, #24]
 801345c:	e7fe      	b.n	801345c <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801345e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013460:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013464:	f023 0301 	bic.w	r3, r3, #1
 8013468:	b2da      	uxtb	r2, r3
 801346a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801346c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8013470:	e039      	b.n	80134e6 <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013474:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013478:	f043 0301 	orr.w	r3, r3, #1
 801347c:	b2da      	uxtb	r2, r3
 801347e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013480:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8013484:	68ba      	ldr	r2, [r7, #8]
 8013486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013488:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 801348a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801348c:	699b      	ldr	r3, [r3, #24]
 801348e:	2b00      	cmp	r3, #0
 8013490:	d109      	bne.n	80134a6 <prvProcessReceivedCommands+0x156>
 8013492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013496:	f383 8811 	msr	BASEPRI, r3
 801349a:	f3bf 8f6f 	isb	sy
 801349e:	f3bf 8f4f 	dsb	sy
 80134a2:	617b      	str	r3, [r7, #20]
 80134a4:	e7fe      	b.n	80134a4 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80134a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134a8:	699a      	ldr	r2, [r3, #24]
 80134aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134ac:	18d1      	adds	r1, r2, r3
 80134ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80134b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80134b4:	f7ff ff0a 	bl	80132cc <prvInsertTimerInActiveList>
					break;
 80134b8:	e015      	b.n	80134e6 <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80134ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134bc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80134c0:	f003 0302 	and.w	r3, r3, #2
 80134c4:	2b00      	cmp	r3, #0
 80134c6:	d103      	bne.n	80134d0 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 80134c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80134ca:	f000 fbc3 	bl	8013c54 <vPortFree>
 80134ce:	e00a      	b.n	80134e6 <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80134d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134d2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80134d6:	f023 0301 	bic.w	r3, r3, #1
 80134da:	b2da      	uxtb	r2, r3
 80134dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80134e2:	e000      	b.n	80134e6 <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80134e4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80134e6:	4b07      	ldr	r3, [pc, #28]	; (8013504 <prvProcessReceivedCommands+0x1b4>)
 80134e8:	681b      	ldr	r3, [r3, #0]
 80134ea:	1d39      	adds	r1, r7, #4
 80134ec:	2200      	movs	r2, #0
 80134ee:	4618      	mov	r0, r3
 80134f0:	f7fe f932 	bl	8011758 <xQueueReceive>
 80134f4:	4603      	mov	r3, r0
 80134f6:	2b00      	cmp	r3, #0
 80134f8:	f47f af2e 	bne.w	8013358 <prvProcessReceivedCommands+0x8>
	}
}
 80134fc:	bf00      	nop
 80134fe:	3730      	adds	r7, #48	; 0x30
 8013500:	46bd      	mov	sp, r7
 8013502:	bd80      	pop	{r7, pc}
 8013504:	20001068 	.word	0x20001068

08013508 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8013508:	b580      	push	{r7, lr}
 801350a:	b088      	sub	sp, #32
 801350c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801350e:	e047      	b.n	80135a0 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013510:	4b2d      	ldr	r3, [pc, #180]	; (80135c8 <prvSwitchTimerLists+0xc0>)
 8013512:	681b      	ldr	r3, [r3, #0]
 8013514:	68db      	ldr	r3, [r3, #12]
 8013516:	681b      	ldr	r3, [r3, #0]
 8013518:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801351a:	4b2b      	ldr	r3, [pc, #172]	; (80135c8 <prvSwitchTimerLists+0xc0>)
 801351c:	681b      	ldr	r3, [r3, #0]
 801351e:	68db      	ldr	r3, [r3, #12]
 8013520:	68db      	ldr	r3, [r3, #12]
 8013522:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013524:	68fb      	ldr	r3, [r7, #12]
 8013526:	3304      	adds	r3, #4
 8013528:	4618      	mov	r0, r3
 801352a:	f7fd fd63 	bl	8010ff4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801352e:	68fb      	ldr	r3, [r7, #12]
 8013530:	6a1b      	ldr	r3, [r3, #32]
 8013532:	68f8      	ldr	r0, [r7, #12]
 8013534:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013536:	68fb      	ldr	r3, [r7, #12]
 8013538:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801353c:	f003 0304 	and.w	r3, r3, #4
 8013540:	2b00      	cmp	r3, #0
 8013542:	d02d      	beq.n	80135a0 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8013544:	68fb      	ldr	r3, [r7, #12]
 8013546:	699b      	ldr	r3, [r3, #24]
 8013548:	693a      	ldr	r2, [r7, #16]
 801354a:	4413      	add	r3, r2
 801354c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 801354e:	68ba      	ldr	r2, [r7, #8]
 8013550:	693b      	ldr	r3, [r7, #16]
 8013552:	429a      	cmp	r2, r3
 8013554:	d90e      	bls.n	8013574 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8013556:	68fb      	ldr	r3, [r7, #12]
 8013558:	68ba      	ldr	r2, [r7, #8]
 801355a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801355c:	68fb      	ldr	r3, [r7, #12]
 801355e:	68fa      	ldr	r2, [r7, #12]
 8013560:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013562:	4b19      	ldr	r3, [pc, #100]	; (80135c8 <prvSwitchTimerLists+0xc0>)
 8013564:	681a      	ldr	r2, [r3, #0]
 8013566:	68fb      	ldr	r3, [r7, #12]
 8013568:	3304      	adds	r3, #4
 801356a:	4619      	mov	r1, r3
 801356c:	4610      	mov	r0, r2
 801356e:	f7fd fd08 	bl	8010f82 <vListInsert>
 8013572:	e015      	b.n	80135a0 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013574:	2300      	movs	r3, #0
 8013576:	9300      	str	r3, [sp, #0]
 8013578:	2300      	movs	r3, #0
 801357a:	693a      	ldr	r2, [r7, #16]
 801357c:	2100      	movs	r1, #0
 801357e:	68f8      	ldr	r0, [r7, #12]
 8013580:	f7ff fd68 	bl	8013054 <xTimerGenericCommand>
 8013584:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8013586:	687b      	ldr	r3, [r7, #4]
 8013588:	2b00      	cmp	r3, #0
 801358a:	d109      	bne.n	80135a0 <prvSwitchTimerLists+0x98>
 801358c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013590:	f383 8811 	msr	BASEPRI, r3
 8013594:	f3bf 8f6f 	isb	sy
 8013598:	f3bf 8f4f 	dsb	sy
 801359c:	603b      	str	r3, [r7, #0]
 801359e:	e7fe      	b.n	801359e <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80135a0:	4b09      	ldr	r3, [pc, #36]	; (80135c8 <prvSwitchTimerLists+0xc0>)
 80135a2:	681b      	ldr	r3, [r3, #0]
 80135a4:	681b      	ldr	r3, [r3, #0]
 80135a6:	2b00      	cmp	r3, #0
 80135a8:	d1b2      	bne.n	8013510 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80135aa:	4b07      	ldr	r3, [pc, #28]	; (80135c8 <prvSwitchTimerLists+0xc0>)
 80135ac:	681b      	ldr	r3, [r3, #0]
 80135ae:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80135b0:	4b06      	ldr	r3, [pc, #24]	; (80135cc <prvSwitchTimerLists+0xc4>)
 80135b2:	681b      	ldr	r3, [r3, #0]
 80135b4:	4a04      	ldr	r2, [pc, #16]	; (80135c8 <prvSwitchTimerLists+0xc0>)
 80135b6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80135b8:	4a04      	ldr	r2, [pc, #16]	; (80135cc <prvSwitchTimerLists+0xc4>)
 80135ba:	697b      	ldr	r3, [r7, #20]
 80135bc:	6013      	str	r3, [r2, #0]
}
 80135be:	bf00      	nop
 80135c0:	3718      	adds	r7, #24
 80135c2:	46bd      	mov	sp, r7
 80135c4:	bd80      	pop	{r7, pc}
 80135c6:	bf00      	nop
 80135c8:	20001060 	.word	0x20001060
 80135cc:	20001064 	.word	0x20001064

080135d0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80135d0:	b580      	push	{r7, lr}
 80135d2:	b082      	sub	sp, #8
 80135d4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80135d6:	f000 f961 	bl	801389c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80135da:	4b15      	ldr	r3, [pc, #84]	; (8013630 <prvCheckForValidListAndQueue+0x60>)
 80135dc:	681b      	ldr	r3, [r3, #0]
 80135de:	2b00      	cmp	r3, #0
 80135e0:	d120      	bne.n	8013624 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80135e2:	4814      	ldr	r0, [pc, #80]	; (8013634 <prvCheckForValidListAndQueue+0x64>)
 80135e4:	f7fd fc7c 	bl	8010ee0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80135e8:	4813      	ldr	r0, [pc, #76]	; (8013638 <prvCheckForValidListAndQueue+0x68>)
 80135ea:	f7fd fc79 	bl	8010ee0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80135ee:	4b13      	ldr	r3, [pc, #76]	; (801363c <prvCheckForValidListAndQueue+0x6c>)
 80135f0:	4a10      	ldr	r2, [pc, #64]	; (8013634 <prvCheckForValidListAndQueue+0x64>)
 80135f2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80135f4:	4b12      	ldr	r3, [pc, #72]	; (8013640 <prvCheckForValidListAndQueue+0x70>)
 80135f6:	4a10      	ldr	r2, [pc, #64]	; (8013638 <prvCheckForValidListAndQueue+0x68>)
 80135f8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80135fa:	2300      	movs	r3, #0
 80135fc:	9300      	str	r3, [sp, #0]
 80135fe:	4b11      	ldr	r3, [pc, #68]	; (8013644 <prvCheckForValidListAndQueue+0x74>)
 8013600:	4a11      	ldr	r2, [pc, #68]	; (8013648 <prvCheckForValidListAndQueue+0x78>)
 8013602:	2110      	movs	r1, #16
 8013604:	200a      	movs	r0, #10
 8013606:	f7fd fd87 	bl	8011118 <xQueueGenericCreateStatic>
 801360a:	4602      	mov	r2, r0
 801360c:	4b08      	ldr	r3, [pc, #32]	; (8013630 <prvCheckForValidListAndQueue+0x60>)
 801360e:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8013610:	4b07      	ldr	r3, [pc, #28]	; (8013630 <prvCheckForValidListAndQueue+0x60>)
 8013612:	681b      	ldr	r3, [r3, #0]
 8013614:	2b00      	cmp	r3, #0
 8013616:	d005      	beq.n	8013624 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8013618:	4b05      	ldr	r3, [pc, #20]	; (8013630 <prvCheckForValidListAndQueue+0x60>)
 801361a:	681b      	ldr	r3, [r3, #0]
 801361c:	490b      	ldr	r1, [pc, #44]	; (801364c <prvCheckForValidListAndQueue+0x7c>)
 801361e:	4618      	mov	r0, r3
 8013620:	f7fe fba6 	bl	8011d70 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013624:	f000 f968 	bl	80138f8 <vPortExitCritical>
}
 8013628:	bf00      	nop
 801362a:	46bd      	mov	sp, r7
 801362c:	bd80      	pop	{r7, pc}
 801362e:	bf00      	nop
 8013630:	20001068 	.word	0x20001068
 8013634:	20001038 	.word	0x20001038
 8013638:	2000104c 	.word	0x2000104c
 801363c:	20001060 	.word	0x20001060
 8013640:	20001064 	.word	0x20001064
 8013644:	20001114 	.word	0x20001114
 8013648:	20001074 	.word	0x20001074
 801364c:	08017dcc 	.word	0x08017dcc

08013650 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8013650:	b480      	push	{r7}
 8013652:	b085      	sub	sp, #20
 8013654:	af00      	add	r7, sp, #0
 8013656:	60f8      	str	r0, [r7, #12]
 8013658:	60b9      	str	r1, [r7, #8]
 801365a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 801365c:	68fb      	ldr	r3, [r7, #12]
 801365e:	3b04      	subs	r3, #4
 8013660:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8013662:	68fb      	ldr	r3, [r7, #12]
 8013664:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8013668:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801366a:	68fb      	ldr	r3, [r7, #12]
 801366c:	3b04      	subs	r3, #4
 801366e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8013670:	68bb      	ldr	r3, [r7, #8]
 8013672:	f023 0201 	bic.w	r2, r3, #1
 8013676:	68fb      	ldr	r3, [r7, #12]
 8013678:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801367a:	68fb      	ldr	r3, [r7, #12]
 801367c:	3b04      	subs	r3, #4
 801367e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8013680:	4a0c      	ldr	r2, [pc, #48]	; (80136b4 <pxPortInitialiseStack+0x64>)
 8013682:	68fb      	ldr	r3, [r7, #12]
 8013684:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8013686:	68fb      	ldr	r3, [r7, #12]
 8013688:	3b14      	subs	r3, #20
 801368a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 801368c:	687a      	ldr	r2, [r7, #4]
 801368e:	68fb      	ldr	r3, [r7, #12]
 8013690:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8013692:	68fb      	ldr	r3, [r7, #12]
 8013694:	3b04      	subs	r3, #4
 8013696:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8013698:	68fb      	ldr	r3, [r7, #12]
 801369a:	f06f 0202 	mvn.w	r2, #2
 801369e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80136a0:	68fb      	ldr	r3, [r7, #12]
 80136a2:	3b20      	subs	r3, #32
 80136a4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80136a6:	68fb      	ldr	r3, [r7, #12]
}
 80136a8:	4618      	mov	r0, r3
 80136aa:	3714      	adds	r7, #20
 80136ac:	46bd      	mov	sp, r7
 80136ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136b2:	4770      	bx	lr
 80136b4:	080136b9 	.word	0x080136b9

080136b8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80136b8:	b480      	push	{r7}
 80136ba:	b085      	sub	sp, #20
 80136bc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80136be:	2300      	movs	r3, #0
 80136c0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80136c2:	4b11      	ldr	r3, [pc, #68]	; (8013708 <prvTaskExitError+0x50>)
 80136c4:	681b      	ldr	r3, [r3, #0]
 80136c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80136ca:	d009      	beq.n	80136e0 <prvTaskExitError+0x28>
 80136cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80136d0:	f383 8811 	msr	BASEPRI, r3
 80136d4:	f3bf 8f6f 	isb	sy
 80136d8:	f3bf 8f4f 	dsb	sy
 80136dc:	60fb      	str	r3, [r7, #12]
 80136de:	e7fe      	b.n	80136de <prvTaskExitError+0x26>
 80136e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80136e4:	f383 8811 	msr	BASEPRI, r3
 80136e8:	f3bf 8f6f 	isb	sy
 80136ec:	f3bf 8f4f 	dsb	sy
 80136f0:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80136f2:	bf00      	nop
 80136f4:	687b      	ldr	r3, [r7, #4]
 80136f6:	2b00      	cmp	r3, #0
 80136f8:	d0fc      	beq.n	80136f4 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80136fa:	bf00      	nop
 80136fc:	3714      	adds	r7, #20
 80136fe:	46bd      	mov	sp, r7
 8013700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013704:	4770      	bx	lr
 8013706:	bf00      	nop
 8013708:	20000174 	.word	0x20000174
 801370c:	00000000 	.word	0x00000000

08013710 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8013710:	4b07      	ldr	r3, [pc, #28]	; (8013730 <pxCurrentTCBConst2>)
 8013712:	6819      	ldr	r1, [r3, #0]
 8013714:	6808      	ldr	r0, [r1, #0]
 8013716:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801371a:	f380 8809 	msr	PSP, r0
 801371e:	f3bf 8f6f 	isb	sy
 8013722:	f04f 0000 	mov.w	r0, #0
 8013726:	f380 8811 	msr	BASEPRI, r0
 801372a:	4770      	bx	lr
 801372c:	f3af 8000 	nop.w

08013730 <pxCurrentTCBConst2>:
 8013730:	20000b38 	.word	0x20000b38
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013734:	bf00      	nop
 8013736:	bf00      	nop

08013738 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8013738:	4808      	ldr	r0, [pc, #32]	; (801375c <prvPortStartFirstTask+0x24>)
 801373a:	6800      	ldr	r0, [r0, #0]
 801373c:	6800      	ldr	r0, [r0, #0]
 801373e:	f380 8808 	msr	MSP, r0
 8013742:	f04f 0000 	mov.w	r0, #0
 8013746:	f380 8814 	msr	CONTROL, r0
 801374a:	b662      	cpsie	i
 801374c:	b661      	cpsie	f
 801374e:	f3bf 8f4f 	dsb	sy
 8013752:	f3bf 8f6f 	isb	sy
 8013756:	df00      	svc	0
 8013758:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801375a:	bf00      	nop
 801375c:	e000ed08 	.word	0xe000ed08

08013760 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8013760:	b580      	push	{r7, lr}
 8013762:	b086      	sub	sp, #24
 8013764:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8013766:	4b44      	ldr	r3, [pc, #272]	; (8013878 <xPortStartScheduler+0x118>)
 8013768:	681b      	ldr	r3, [r3, #0]
 801376a:	4a44      	ldr	r2, [pc, #272]	; (801387c <xPortStartScheduler+0x11c>)
 801376c:	4293      	cmp	r3, r2
 801376e:	d109      	bne.n	8013784 <xPortStartScheduler+0x24>
 8013770:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013774:	f383 8811 	msr	BASEPRI, r3
 8013778:	f3bf 8f6f 	isb	sy
 801377c:	f3bf 8f4f 	dsb	sy
 8013780:	613b      	str	r3, [r7, #16]
 8013782:	e7fe      	b.n	8013782 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8013784:	4b3c      	ldr	r3, [pc, #240]	; (8013878 <xPortStartScheduler+0x118>)
 8013786:	681b      	ldr	r3, [r3, #0]
 8013788:	4a3d      	ldr	r2, [pc, #244]	; (8013880 <xPortStartScheduler+0x120>)
 801378a:	4293      	cmp	r3, r2
 801378c:	d109      	bne.n	80137a2 <xPortStartScheduler+0x42>
 801378e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013792:	f383 8811 	msr	BASEPRI, r3
 8013796:	f3bf 8f6f 	isb	sy
 801379a:	f3bf 8f4f 	dsb	sy
 801379e:	60fb      	str	r3, [r7, #12]
 80137a0:	e7fe      	b.n	80137a0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80137a2:	4b38      	ldr	r3, [pc, #224]	; (8013884 <xPortStartScheduler+0x124>)
 80137a4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80137a6:	697b      	ldr	r3, [r7, #20]
 80137a8:	781b      	ldrb	r3, [r3, #0]
 80137aa:	b2db      	uxtb	r3, r3
 80137ac:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80137ae:	697b      	ldr	r3, [r7, #20]
 80137b0:	22ff      	movs	r2, #255	; 0xff
 80137b2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80137b4:	697b      	ldr	r3, [r7, #20]
 80137b6:	781b      	ldrb	r3, [r3, #0]
 80137b8:	b2db      	uxtb	r3, r3
 80137ba:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80137bc:	78fb      	ldrb	r3, [r7, #3]
 80137be:	b2db      	uxtb	r3, r3
 80137c0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80137c4:	b2da      	uxtb	r2, r3
 80137c6:	4b30      	ldr	r3, [pc, #192]	; (8013888 <xPortStartScheduler+0x128>)
 80137c8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80137ca:	4b30      	ldr	r3, [pc, #192]	; (801388c <xPortStartScheduler+0x12c>)
 80137cc:	2207      	movs	r2, #7
 80137ce:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80137d0:	e009      	b.n	80137e6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 80137d2:	4b2e      	ldr	r3, [pc, #184]	; (801388c <xPortStartScheduler+0x12c>)
 80137d4:	681b      	ldr	r3, [r3, #0]
 80137d6:	3b01      	subs	r3, #1
 80137d8:	4a2c      	ldr	r2, [pc, #176]	; (801388c <xPortStartScheduler+0x12c>)
 80137da:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80137dc:	78fb      	ldrb	r3, [r7, #3]
 80137de:	b2db      	uxtb	r3, r3
 80137e0:	005b      	lsls	r3, r3, #1
 80137e2:	b2db      	uxtb	r3, r3
 80137e4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80137e6:	78fb      	ldrb	r3, [r7, #3]
 80137e8:	b2db      	uxtb	r3, r3
 80137ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80137ee:	2b80      	cmp	r3, #128	; 0x80
 80137f0:	d0ef      	beq.n	80137d2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80137f2:	4b26      	ldr	r3, [pc, #152]	; (801388c <xPortStartScheduler+0x12c>)
 80137f4:	681b      	ldr	r3, [r3, #0]
 80137f6:	f1c3 0307 	rsb	r3, r3, #7
 80137fa:	2b04      	cmp	r3, #4
 80137fc:	d009      	beq.n	8013812 <xPortStartScheduler+0xb2>
 80137fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013802:	f383 8811 	msr	BASEPRI, r3
 8013806:	f3bf 8f6f 	isb	sy
 801380a:	f3bf 8f4f 	dsb	sy
 801380e:	60bb      	str	r3, [r7, #8]
 8013810:	e7fe      	b.n	8013810 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8013812:	4b1e      	ldr	r3, [pc, #120]	; (801388c <xPortStartScheduler+0x12c>)
 8013814:	681b      	ldr	r3, [r3, #0]
 8013816:	021b      	lsls	r3, r3, #8
 8013818:	4a1c      	ldr	r2, [pc, #112]	; (801388c <xPortStartScheduler+0x12c>)
 801381a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 801381c:	4b1b      	ldr	r3, [pc, #108]	; (801388c <xPortStartScheduler+0x12c>)
 801381e:	681b      	ldr	r3, [r3, #0]
 8013820:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8013824:	4a19      	ldr	r2, [pc, #100]	; (801388c <xPortStartScheduler+0x12c>)
 8013826:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8013828:	687b      	ldr	r3, [r7, #4]
 801382a:	b2da      	uxtb	r2, r3
 801382c:	697b      	ldr	r3, [r7, #20]
 801382e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8013830:	4b17      	ldr	r3, [pc, #92]	; (8013890 <xPortStartScheduler+0x130>)
 8013832:	681b      	ldr	r3, [r3, #0]
 8013834:	4a16      	ldr	r2, [pc, #88]	; (8013890 <xPortStartScheduler+0x130>)
 8013836:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 801383a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 801383c:	4b14      	ldr	r3, [pc, #80]	; (8013890 <xPortStartScheduler+0x130>)
 801383e:	681b      	ldr	r3, [r3, #0]
 8013840:	4a13      	ldr	r2, [pc, #76]	; (8013890 <xPortStartScheduler+0x130>)
 8013842:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8013846:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8013848:	f000 f8d6 	bl	80139f8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 801384c:	4b11      	ldr	r3, [pc, #68]	; (8013894 <xPortStartScheduler+0x134>)
 801384e:	2200      	movs	r2, #0
 8013850:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8013852:	f000 f8f5 	bl	8013a40 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8013856:	4b10      	ldr	r3, [pc, #64]	; (8013898 <xPortStartScheduler+0x138>)
 8013858:	681b      	ldr	r3, [r3, #0]
 801385a:	4a0f      	ldr	r2, [pc, #60]	; (8013898 <xPortStartScheduler+0x138>)
 801385c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8013860:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8013862:	f7ff ff69 	bl	8013738 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8013866:	f7fe ff73 	bl	8012750 <vTaskSwitchContext>
	prvTaskExitError();
 801386a:	f7ff ff25 	bl	80136b8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801386e:	2300      	movs	r3, #0
}
 8013870:	4618      	mov	r0, r3
 8013872:	3718      	adds	r7, #24
 8013874:	46bd      	mov	sp, r7
 8013876:	bd80      	pop	{r7, pc}
 8013878:	e000ed00 	.word	0xe000ed00
 801387c:	410fc271 	.word	0x410fc271
 8013880:	410fc270 	.word	0x410fc270
 8013884:	e000e400 	.word	0xe000e400
 8013888:	20001164 	.word	0x20001164
 801388c:	20001168 	.word	0x20001168
 8013890:	e000ed20 	.word	0xe000ed20
 8013894:	20000174 	.word	0x20000174
 8013898:	e000ef34 	.word	0xe000ef34

0801389c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801389c:	b480      	push	{r7}
 801389e:	b083      	sub	sp, #12
 80138a0:	af00      	add	r7, sp, #0
 80138a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80138a6:	f383 8811 	msr	BASEPRI, r3
 80138aa:	f3bf 8f6f 	isb	sy
 80138ae:	f3bf 8f4f 	dsb	sy
 80138b2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80138b4:	4b0e      	ldr	r3, [pc, #56]	; (80138f0 <vPortEnterCritical+0x54>)
 80138b6:	681b      	ldr	r3, [r3, #0]
 80138b8:	3301      	adds	r3, #1
 80138ba:	4a0d      	ldr	r2, [pc, #52]	; (80138f0 <vPortEnterCritical+0x54>)
 80138bc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80138be:	4b0c      	ldr	r3, [pc, #48]	; (80138f0 <vPortEnterCritical+0x54>)
 80138c0:	681b      	ldr	r3, [r3, #0]
 80138c2:	2b01      	cmp	r3, #1
 80138c4:	d10e      	bne.n	80138e4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80138c6:	4b0b      	ldr	r3, [pc, #44]	; (80138f4 <vPortEnterCritical+0x58>)
 80138c8:	681b      	ldr	r3, [r3, #0]
 80138ca:	b2db      	uxtb	r3, r3
 80138cc:	2b00      	cmp	r3, #0
 80138ce:	d009      	beq.n	80138e4 <vPortEnterCritical+0x48>
 80138d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80138d4:	f383 8811 	msr	BASEPRI, r3
 80138d8:	f3bf 8f6f 	isb	sy
 80138dc:	f3bf 8f4f 	dsb	sy
 80138e0:	603b      	str	r3, [r7, #0]
 80138e2:	e7fe      	b.n	80138e2 <vPortEnterCritical+0x46>
	}
}
 80138e4:	bf00      	nop
 80138e6:	370c      	adds	r7, #12
 80138e8:	46bd      	mov	sp, r7
 80138ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138ee:	4770      	bx	lr
 80138f0:	20000174 	.word	0x20000174
 80138f4:	e000ed04 	.word	0xe000ed04

080138f8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80138f8:	b480      	push	{r7}
 80138fa:	b083      	sub	sp, #12
 80138fc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80138fe:	4b11      	ldr	r3, [pc, #68]	; (8013944 <vPortExitCritical+0x4c>)
 8013900:	681b      	ldr	r3, [r3, #0]
 8013902:	2b00      	cmp	r3, #0
 8013904:	d109      	bne.n	801391a <vPortExitCritical+0x22>
 8013906:	f04f 0350 	mov.w	r3, #80	; 0x50
 801390a:	f383 8811 	msr	BASEPRI, r3
 801390e:	f3bf 8f6f 	isb	sy
 8013912:	f3bf 8f4f 	dsb	sy
 8013916:	607b      	str	r3, [r7, #4]
 8013918:	e7fe      	b.n	8013918 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 801391a:	4b0a      	ldr	r3, [pc, #40]	; (8013944 <vPortExitCritical+0x4c>)
 801391c:	681b      	ldr	r3, [r3, #0]
 801391e:	3b01      	subs	r3, #1
 8013920:	4a08      	ldr	r2, [pc, #32]	; (8013944 <vPortExitCritical+0x4c>)
 8013922:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8013924:	4b07      	ldr	r3, [pc, #28]	; (8013944 <vPortExitCritical+0x4c>)
 8013926:	681b      	ldr	r3, [r3, #0]
 8013928:	2b00      	cmp	r3, #0
 801392a:	d104      	bne.n	8013936 <vPortExitCritical+0x3e>
 801392c:	2300      	movs	r3, #0
 801392e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013930:	683b      	ldr	r3, [r7, #0]
 8013932:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8013936:	bf00      	nop
 8013938:	370c      	adds	r7, #12
 801393a:	46bd      	mov	sp, r7
 801393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013940:	4770      	bx	lr
 8013942:	bf00      	nop
 8013944:	20000174 	.word	0x20000174
	...

08013950 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013950:	f3ef 8009 	mrs	r0, PSP
 8013954:	f3bf 8f6f 	isb	sy
 8013958:	4b15      	ldr	r3, [pc, #84]	; (80139b0 <pxCurrentTCBConst>)
 801395a:	681a      	ldr	r2, [r3, #0]
 801395c:	f01e 0f10 	tst.w	lr, #16
 8013960:	bf08      	it	eq
 8013962:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013966:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801396a:	6010      	str	r0, [r2, #0]
 801396c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013970:	f04f 0050 	mov.w	r0, #80	; 0x50
 8013974:	f380 8811 	msr	BASEPRI, r0
 8013978:	f3bf 8f4f 	dsb	sy
 801397c:	f3bf 8f6f 	isb	sy
 8013980:	f7fe fee6 	bl	8012750 <vTaskSwitchContext>
 8013984:	f04f 0000 	mov.w	r0, #0
 8013988:	f380 8811 	msr	BASEPRI, r0
 801398c:	bc09      	pop	{r0, r3}
 801398e:	6819      	ldr	r1, [r3, #0]
 8013990:	6808      	ldr	r0, [r1, #0]
 8013992:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013996:	f01e 0f10 	tst.w	lr, #16
 801399a:	bf08      	it	eq
 801399c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80139a0:	f380 8809 	msr	PSP, r0
 80139a4:	f3bf 8f6f 	isb	sy
 80139a8:	4770      	bx	lr
 80139aa:	bf00      	nop
 80139ac:	f3af 8000 	nop.w

080139b0 <pxCurrentTCBConst>:
 80139b0:	20000b38 	.word	0x20000b38
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80139b4:	bf00      	nop
 80139b6:	bf00      	nop

080139b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80139b8:	b580      	push	{r7, lr}
 80139ba:	b082      	sub	sp, #8
 80139bc:	af00      	add	r7, sp, #0
	__asm volatile
 80139be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80139c2:	f383 8811 	msr	BASEPRI, r3
 80139c6:	f3bf 8f6f 	isb	sy
 80139ca:	f3bf 8f4f 	dsb	sy
 80139ce:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80139d0:	f7fe fe06 	bl	80125e0 <xTaskIncrementTick>
 80139d4:	4603      	mov	r3, r0
 80139d6:	2b00      	cmp	r3, #0
 80139d8:	d003      	beq.n	80139e2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80139da:	4b06      	ldr	r3, [pc, #24]	; (80139f4 <SysTick_Handler+0x3c>)
 80139dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80139e0:	601a      	str	r2, [r3, #0]
 80139e2:	2300      	movs	r3, #0
 80139e4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80139e6:	683b      	ldr	r3, [r7, #0]
 80139e8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80139ec:	bf00      	nop
 80139ee:	3708      	adds	r7, #8
 80139f0:	46bd      	mov	sp, r7
 80139f2:	bd80      	pop	{r7, pc}
 80139f4:	e000ed04 	.word	0xe000ed04

080139f8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80139f8:	b480      	push	{r7}
 80139fa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80139fc:	4b0b      	ldr	r3, [pc, #44]	; (8013a2c <vPortSetupTimerInterrupt+0x34>)
 80139fe:	2200      	movs	r2, #0
 8013a00:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8013a02:	4b0b      	ldr	r3, [pc, #44]	; (8013a30 <vPortSetupTimerInterrupt+0x38>)
 8013a04:	2200      	movs	r2, #0
 8013a06:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8013a08:	4b0a      	ldr	r3, [pc, #40]	; (8013a34 <vPortSetupTimerInterrupt+0x3c>)
 8013a0a:	681b      	ldr	r3, [r3, #0]
 8013a0c:	4a0a      	ldr	r2, [pc, #40]	; (8013a38 <vPortSetupTimerInterrupt+0x40>)
 8013a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8013a12:	099b      	lsrs	r3, r3, #6
 8013a14:	4a09      	ldr	r2, [pc, #36]	; (8013a3c <vPortSetupTimerInterrupt+0x44>)
 8013a16:	3b01      	subs	r3, #1
 8013a18:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8013a1a:	4b04      	ldr	r3, [pc, #16]	; (8013a2c <vPortSetupTimerInterrupt+0x34>)
 8013a1c:	2207      	movs	r2, #7
 8013a1e:	601a      	str	r2, [r3, #0]
}
 8013a20:	bf00      	nop
 8013a22:	46bd      	mov	sp, r7
 8013a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a28:	4770      	bx	lr
 8013a2a:	bf00      	nop
 8013a2c:	e000e010 	.word	0xe000e010
 8013a30:	e000e018 	.word	0xe000e018
 8013a34:	20000058 	.word	0x20000058
 8013a38:	10624dd3 	.word	0x10624dd3
 8013a3c:	e000e014 	.word	0xe000e014

08013a40 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013a40:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8013a50 <vPortEnableVFP+0x10>
 8013a44:	6801      	ldr	r1, [r0, #0]
 8013a46:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8013a4a:	6001      	str	r1, [r0, #0]
 8013a4c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013a4e:	bf00      	nop
 8013a50:	e000ed88 	.word	0xe000ed88

08013a54 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013a54:	b480      	push	{r7}
 8013a56:	b085      	sub	sp, #20
 8013a58:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8013a5a:	f3ef 8305 	mrs	r3, IPSR
 8013a5e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013a60:	68fb      	ldr	r3, [r7, #12]
 8013a62:	2b0f      	cmp	r3, #15
 8013a64:	d913      	bls.n	8013a8e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8013a66:	4a16      	ldr	r2, [pc, #88]	; (8013ac0 <vPortValidateInterruptPriority+0x6c>)
 8013a68:	68fb      	ldr	r3, [r7, #12]
 8013a6a:	4413      	add	r3, r2
 8013a6c:	781b      	ldrb	r3, [r3, #0]
 8013a6e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013a70:	4b14      	ldr	r3, [pc, #80]	; (8013ac4 <vPortValidateInterruptPriority+0x70>)
 8013a72:	781b      	ldrb	r3, [r3, #0]
 8013a74:	7afa      	ldrb	r2, [r7, #11]
 8013a76:	429a      	cmp	r2, r3
 8013a78:	d209      	bcs.n	8013a8e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8013a7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a7e:	f383 8811 	msr	BASEPRI, r3
 8013a82:	f3bf 8f6f 	isb	sy
 8013a86:	f3bf 8f4f 	dsb	sy
 8013a8a:	607b      	str	r3, [r7, #4]
 8013a8c:	e7fe      	b.n	8013a8c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013a8e:	4b0e      	ldr	r3, [pc, #56]	; (8013ac8 <vPortValidateInterruptPriority+0x74>)
 8013a90:	681b      	ldr	r3, [r3, #0]
 8013a92:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8013a96:	4b0d      	ldr	r3, [pc, #52]	; (8013acc <vPortValidateInterruptPriority+0x78>)
 8013a98:	681b      	ldr	r3, [r3, #0]
 8013a9a:	429a      	cmp	r2, r3
 8013a9c:	d909      	bls.n	8013ab2 <vPortValidateInterruptPriority+0x5e>
 8013a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013aa2:	f383 8811 	msr	BASEPRI, r3
 8013aa6:	f3bf 8f6f 	isb	sy
 8013aaa:	f3bf 8f4f 	dsb	sy
 8013aae:	603b      	str	r3, [r7, #0]
 8013ab0:	e7fe      	b.n	8013ab0 <vPortValidateInterruptPriority+0x5c>
	}
 8013ab2:	bf00      	nop
 8013ab4:	3714      	adds	r7, #20
 8013ab6:	46bd      	mov	sp, r7
 8013ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013abc:	4770      	bx	lr
 8013abe:	bf00      	nop
 8013ac0:	e000e3f0 	.word	0xe000e3f0
 8013ac4:	20001164 	.word	0x20001164
 8013ac8:	e000ed0c 	.word	0xe000ed0c
 8013acc:	20001168 	.word	0x20001168

08013ad0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8013ad0:	b580      	push	{r7, lr}
 8013ad2:	b08a      	sub	sp, #40	; 0x28
 8013ad4:	af00      	add	r7, sp, #0
 8013ad6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013ad8:	2300      	movs	r3, #0
 8013ada:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013adc:	f7fe fcc6 	bl	801246c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8013ae0:	4b57      	ldr	r3, [pc, #348]	; (8013c40 <pvPortMalloc+0x170>)
 8013ae2:	681b      	ldr	r3, [r3, #0]
 8013ae4:	2b00      	cmp	r3, #0
 8013ae6:	d101      	bne.n	8013aec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8013ae8:	f000 f90c 	bl	8013d04 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013aec:	4b55      	ldr	r3, [pc, #340]	; (8013c44 <pvPortMalloc+0x174>)
 8013aee:	681a      	ldr	r2, [r3, #0]
 8013af0:	687b      	ldr	r3, [r7, #4]
 8013af2:	4013      	ands	r3, r2
 8013af4:	2b00      	cmp	r3, #0
 8013af6:	f040 808c 	bne.w	8013c12 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013afa:	687b      	ldr	r3, [r7, #4]
 8013afc:	2b00      	cmp	r3, #0
 8013afe:	d01c      	beq.n	8013b3a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8013b00:	2208      	movs	r2, #8
 8013b02:	687b      	ldr	r3, [r7, #4]
 8013b04:	4413      	add	r3, r2
 8013b06:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013b08:	687b      	ldr	r3, [r7, #4]
 8013b0a:	f003 0307 	and.w	r3, r3, #7
 8013b0e:	2b00      	cmp	r3, #0
 8013b10:	d013      	beq.n	8013b3a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8013b12:	687b      	ldr	r3, [r7, #4]
 8013b14:	f023 0307 	bic.w	r3, r3, #7
 8013b18:	3308      	adds	r3, #8
 8013b1a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013b1c:	687b      	ldr	r3, [r7, #4]
 8013b1e:	f003 0307 	and.w	r3, r3, #7
 8013b22:	2b00      	cmp	r3, #0
 8013b24:	d009      	beq.n	8013b3a <pvPortMalloc+0x6a>
 8013b26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b2a:	f383 8811 	msr	BASEPRI, r3
 8013b2e:	f3bf 8f6f 	isb	sy
 8013b32:	f3bf 8f4f 	dsb	sy
 8013b36:	617b      	str	r3, [r7, #20]
 8013b38:	e7fe      	b.n	8013b38 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8013b3a:	687b      	ldr	r3, [r7, #4]
 8013b3c:	2b00      	cmp	r3, #0
 8013b3e:	d068      	beq.n	8013c12 <pvPortMalloc+0x142>
 8013b40:	4b41      	ldr	r3, [pc, #260]	; (8013c48 <pvPortMalloc+0x178>)
 8013b42:	681b      	ldr	r3, [r3, #0]
 8013b44:	687a      	ldr	r2, [r7, #4]
 8013b46:	429a      	cmp	r2, r3
 8013b48:	d863      	bhi.n	8013c12 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8013b4a:	4b40      	ldr	r3, [pc, #256]	; (8013c4c <pvPortMalloc+0x17c>)
 8013b4c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8013b4e:	4b3f      	ldr	r3, [pc, #252]	; (8013c4c <pvPortMalloc+0x17c>)
 8013b50:	681b      	ldr	r3, [r3, #0]
 8013b52:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013b54:	e004      	b.n	8013b60 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8013b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b58:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8013b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b5c:	681b      	ldr	r3, [r3, #0]
 8013b5e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b62:	685b      	ldr	r3, [r3, #4]
 8013b64:	687a      	ldr	r2, [r7, #4]
 8013b66:	429a      	cmp	r2, r3
 8013b68:	d903      	bls.n	8013b72 <pvPortMalloc+0xa2>
 8013b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b6c:	681b      	ldr	r3, [r3, #0]
 8013b6e:	2b00      	cmp	r3, #0
 8013b70:	d1f1      	bne.n	8013b56 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8013b72:	4b33      	ldr	r3, [pc, #204]	; (8013c40 <pvPortMalloc+0x170>)
 8013b74:	681b      	ldr	r3, [r3, #0]
 8013b76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013b78:	429a      	cmp	r2, r3
 8013b7a:	d04a      	beq.n	8013c12 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8013b7c:	6a3b      	ldr	r3, [r7, #32]
 8013b7e:	681b      	ldr	r3, [r3, #0]
 8013b80:	2208      	movs	r2, #8
 8013b82:	4413      	add	r3, r2
 8013b84:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b88:	681a      	ldr	r2, [r3, #0]
 8013b8a:	6a3b      	ldr	r3, [r7, #32]
 8013b8c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8013b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b90:	685a      	ldr	r2, [r3, #4]
 8013b92:	687b      	ldr	r3, [r7, #4]
 8013b94:	1ad2      	subs	r2, r2, r3
 8013b96:	2308      	movs	r3, #8
 8013b98:	005b      	lsls	r3, r3, #1
 8013b9a:	429a      	cmp	r2, r3
 8013b9c:	d91e      	bls.n	8013bdc <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8013b9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013ba0:	687b      	ldr	r3, [r7, #4]
 8013ba2:	4413      	add	r3, r2
 8013ba4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013ba6:	69bb      	ldr	r3, [r7, #24]
 8013ba8:	f003 0307 	and.w	r3, r3, #7
 8013bac:	2b00      	cmp	r3, #0
 8013bae:	d009      	beq.n	8013bc4 <pvPortMalloc+0xf4>
 8013bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013bb4:	f383 8811 	msr	BASEPRI, r3
 8013bb8:	f3bf 8f6f 	isb	sy
 8013bbc:	f3bf 8f4f 	dsb	sy
 8013bc0:	613b      	str	r3, [r7, #16]
 8013bc2:	e7fe      	b.n	8013bc2 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8013bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bc6:	685a      	ldr	r2, [r3, #4]
 8013bc8:	687b      	ldr	r3, [r7, #4]
 8013bca:	1ad2      	subs	r2, r2, r3
 8013bcc:	69bb      	ldr	r3, [r7, #24]
 8013bce:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8013bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bd2:	687a      	ldr	r2, [r7, #4]
 8013bd4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8013bd6:	69b8      	ldr	r0, [r7, #24]
 8013bd8:	f000 f8f6 	bl	8013dc8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8013bdc:	4b1a      	ldr	r3, [pc, #104]	; (8013c48 <pvPortMalloc+0x178>)
 8013bde:	681a      	ldr	r2, [r3, #0]
 8013be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013be2:	685b      	ldr	r3, [r3, #4]
 8013be4:	1ad3      	subs	r3, r2, r3
 8013be6:	4a18      	ldr	r2, [pc, #96]	; (8013c48 <pvPortMalloc+0x178>)
 8013be8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013bea:	4b17      	ldr	r3, [pc, #92]	; (8013c48 <pvPortMalloc+0x178>)
 8013bec:	681a      	ldr	r2, [r3, #0]
 8013bee:	4b18      	ldr	r3, [pc, #96]	; (8013c50 <pvPortMalloc+0x180>)
 8013bf0:	681b      	ldr	r3, [r3, #0]
 8013bf2:	429a      	cmp	r2, r3
 8013bf4:	d203      	bcs.n	8013bfe <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8013bf6:	4b14      	ldr	r3, [pc, #80]	; (8013c48 <pvPortMalloc+0x178>)
 8013bf8:	681b      	ldr	r3, [r3, #0]
 8013bfa:	4a15      	ldr	r2, [pc, #84]	; (8013c50 <pvPortMalloc+0x180>)
 8013bfc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8013bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c00:	685a      	ldr	r2, [r3, #4]
 8013c02:	4b10      	ldr	r3, [pc, #64]	; (8013c44 <pvPortMalloc+0x174>)
 8013c04:	681b      	ldr	r3, [r3, #0]
 8013c06:	431a      	orrs	r2, r3
 8013c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c0a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8013c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c0e:	2200      	movs	r2, #0
 8013c10:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8013c12:	f7fe fc39 	bl	8012488 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8013c16:	69fb      	ldr	r3, [r7, #28]
 8013c18:	f003 0307 	and.w	r3, r3, #7
 8013c1c:	2b00      	cmp	r3, #0
 8013c1e:	d009      	beq.n	8013c34 <pvPortMalloc+0x164>
 8013c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013c24:	f383 8811 	msr	BASEPRI, r3
 8013c28:	f3bf 8f6f 	isb	sy
 8013c2c:	f3bf 8f4f 	dsb	sy
 8013c30:	60fb      	str	r3, [r7, #12]
 8013c32:	e7fe      	b.n	8013c32 <pvPortMalloc+0x162>
	return pvReturn;
 8013c34:	69fb      	ldr	r3, [r7, #28]
}
 8013c36:	4618      	mov	r0, r3
 8013c38:	3728      	adds	r7, #40	; 0x28
 8013c3a:	46bd      	mov	sp, r7
 8013c3c:	bd80      	pop	{r7, pc}
 8013c3e:	bf00      	nop
 8013c40:	2000d4c4 	.word	0x2000d4c4
 8013c44:	2000d4d0 	.word	0x2000d4d0
 8013c48:	2000d4c8 	.word	0x2000d4c8
 8013c4c:	2000d4bc 	.word	0x2000d4bc
 8013c50:	2000d4cc 	.word	0x2000d4cc

08013c54 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8013c54:	b580      	push	{r7, lr}
 8013c56:	b086      	sub	sp, #24
 8013c58:	af00      	add	r7, sp, #0
 8013c5a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8013c5c:	687b      	ldr	r3, [r7, #4]
 8013c5e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8013c60:	687b      	ldr	r3, [r7, #4]
 8013c62:	2b00      	cmp	r3, #0
 8013c64:	d046      	beq.n	8013cf4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8013c66:	2308      	movs	r3, #8
 8013c68:	425b      	negs	r3, r3
 8013c6a:	697a      	ldr	r2, [r7, #20]
 8013c6c:	4413      	add	r3, r2
 8013c6e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8013c70:	697b      	ldr	r3, [r7, #20]
 8013c72:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8013c74:	693b      	ldr	r3, [r7, #16]
 8013c76:	685a      	ldr	r2, [r3, #4]
 8013c78:	4b20      	ldr	r3, [pc, #128]	; (8013cfc <vPortFree+0xa8>)
 8013c7a:	681b      	ldr	r3, [r3, #0]
 8013c7c:	4013      	ands	r3, r2
 8013c7e:	2b00      	cmp	r3, #0
 8013c80:	d109      	bne.n	8013c96 <vPortFree+0x42>
 8013c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013c86:	f383 8811 	msr	BASEPRI, r3
 8013c8a:	f3bf 8f6f 	isb	sy
 8013c8e:	f3bf 8f4f 	dsb	sy
 8013c92:	60fb      	str	r3, [r7, #12]
 8013c94:	e7fe      	b.n	8013c94 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8013c96:	693b      	ldr	r3, [r7, #16]
 8013c98:	681b      	ldr	r3, [r3, #0]
 8013c9a:	2b00      	cmp	r3, #0
 8013c9c:	d009      	beq.n	8013cb2 <vPortFree+0x5e>
 8013c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013ca2:	f383 8811 	msr	BASEPRI, r3
 8013ca6:	f3bf 8f6f 	isb	sy
 8013caa:	f3bf 8f4f 	dsb	sy
 8013cae:	60bb      	str	r3, [r7, #8]
 8013cb0:	e7fe      	b.n	8013cb0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8013cb2:	693b      	ldr	r3, [r7, #16]
 8013cb4:	685a      	ldr	r2, [r3, #4]
 8013cb6:	4b11      	ldr	r3, [pc, #68]	; (8013cfc <vPortFree+0xa8>)
 8013cb8:	681b      	ldr	r3, [r3, #0]
 8013cba:	4013      	ands	r3, r2
 8013cbc:	2b00      	cmp	r3, #0
 8013cbe:	d019      	beq.n	8013cf4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8013cc0:	693b      	ldr	r3, [r7, #16]
 8013cc2:	681b      	ldr	r3, [r3, #0]
 8013cc4:	2b00      	cmp	r3, #0
 8013cc6:	d115      	bne.n	8013cf4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8013cc8:	693b      	ldr	r3, [r7, #16]
 8013cca:	685a      	ldr	r2, [r3, #4]
 8013ccc:	4b0b      	ldr	r3, [pc, #44]	; (8013cfc <vPortFree+0xa8>)
 8013cce:	681b      	ldr	r3, [r3, #0]
 8013cd0:	43db      	mvns	r3, r3
 8013cd2:	401a      	ands	r2, r3
 8013cd4:	693b      	ldr	r3, [r7, #16]
 8013cd6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8013cd8:	f7fe fbc8 	bl	801246c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8013cdc:	693b      	ldr	r3, [r7, #16]
 8013cde:	685a      	ldr	r2, [r3, #4]
 8013ce0:	4b07      	ldr	r3, [pc, #28]	; (8013d00 <vPortFree+0xac>)
 8013ce2:	681b      	ldr	r3, [r3, #0]
 8013ce4:	4413      	add	r3, r2
 8013ce6:	4a06      	ldr	r2, [pc, #24]	; (8013d00 <vPortFree+0xac>)
 8013ce8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8013cea:	6938      	ldr	r0, [r7, #16]
 8013cec:	f000 f86c 	bl	8013dc8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8013cf0:	f7fe fbca 	bl	8012488 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8013cf4:	bf00      	nop
 8013cf6:	3718      	adds	r7, #24
 8013cf8:	46bd      	mov	sp, r7
 8013cfa:	bd80      	pop	{r7, pc}
 8013cfc:	2000d4d0 	.word	0x2000d4d0
 8013d00:	2000d4c8 	.word	0x2000d4c8

08013d04 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8013d04:	b480      	push	{r7}
 8013d06:	b085      	sub	sp, #20
 8013d08:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8013d0a:	f24c 3350 	movw	r3, #50000	; 0xc350
 8013d0e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8013d10:	4b27      	ldr	r3, [pc, #156]	; (8013db0 <prvHeapInit+0xac>)
 8013d12:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8013d14:	68fb      	ldr	r3, [r7, #12]
 8013d16:	f003 0307 	and.w	r3, r3, #7
 8013d1a:	2b00      	cmp	r3, #0
 8013d1c:	d00c      	beq.n	8013d38 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8013d1e:	68fb      	ldr	r3, [r7, #12]
 8013d20:	3307      	adds	r3, #7
 8013d22:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013d24:	68fb      	ldr	r3, [r7, #12]
 8013d26:	f023 0307 	bic.w	r3, r3, #7
 8013d2a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8013d2c:	68ba      	ldr	r2, [r7, #8]
 8013d2e:	68fb      	ldr	r3, [r7, #12]
 8013d30:	1ad3      	subs	r3, r2, r3
 8013d32:	4a1f      	ldr	r2, [pc, #124]	; (8013db0 <prvHeapInit+0xac>)
 8013d34:	4413      	add	r3, r2
 8013d36:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8013d38:	68fb      	ldr	r3, [r7, #12]
 8013d3a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8013d3c:	4a1d      	ldr	r2, [pc, #116]	; (8013db4 <prvHeapInit+0xb0>)
 8013d3e:	687b      	ldr	r3, [r7, #4]
 8013d40:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8013d42:	4b1c      	ldr	r3, [pc, #112]	; (8013db4 <prvHeapInit+0xb0>)
 8013d44:	2200      	movs	r2, #0
 8013d46:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8013d48:	687b      	ldr	r3, [r7, #4]
 8013d4a:	68ba      	ldr	r2, [r7, #8]
 8013d4c:	4413      	add	r3, r2
 8013d4e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8013d50:	2208      	movs	r2, #8
 8013d52:	68fb      	ldr	r3, [r7, #12]
 8013d54:	1a9b      	subs	r3, r3, r2
 8013d56:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013d58:	68fb      	ldr	r3, [r7, #12]
 8013d5a:	f023 0307 	bic.w	r3, r3, #7
 8013d5e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8013d60:	68fb      	ldr	r3, [r7, #12]
 8013d62:	4a15      	ldr	r2, [pc, #84]	; (8013db8 <prvHeapInit+0xb4>)
 8013d64:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8013d66:	4b14      	ldr	r3, [pc, #80]	; (8013db8 <prvHeapInit+0xb4>)
 8013d68:	681b      	ldr	r3, [r3, #0]
 8013d6a:	2200      	movs	r2, #0
 8013d6c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8013d6e:	4b12      	ldr	r3, [pc, #72]	; (8013db8 <prvHeapInit+0xb4>)
 8013d70:	681b      	ldr	r3, [r3, #0]
 8013d72:	2200      	movs	r2, #0
 8013d74:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8013d76:	687b      	ldr	r3, [r7, #4]
 8013d78:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8013d7a:	683b      	ldr	r3, [r7, #0]
 8013d7c:	68fa      	ldr	r2, [r7, #12]
 8013d7e:	1ad2      	subs	r2, r2, r3
 8013d80:	683b      	ldr	r3, [r7, #0]
 8013d82:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8013d84:	4b0c      	ldr	r3, [pc, #48]	; (8013db8 <prvHeapInit+0xb4>)
 8013d86:	681a      	ldr	r2, [r3, #0]
 8013d88:	683b      	ldr	r3, [r7, #0]
 8013d8a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013d8c:	683b      	ldr	r3, [r7, #0]
 8013d8e:	685b      	ldr	r3, [r3, #4]
 8013d90:	4a0a      	ldr	r2, [pc, #40]	; (8013dbc <prvHeapInit+0xb8>)
 8013d92:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013d94:	683b      	ldr	r3, [r7, #0]
 8013d96:	685b      	ldr	r3, [r3, #4]
 8013d98:	4a09      	ldr	r2, [pc, #36]	; (8013dc0 <prvHeapInit+0xbc>)
 8013d9a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8013d9c:	4b09      	ldr	r3, [pc, #36]	; (8013dc4 <prvHeapInit+0xc0>)
 8013d9e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8013da2:	601a      	str	r2, [r3, #0]
}
 8013da4:	bf00      	nop
 8013da6:	3714      	adds	r7, #20
 8013da8:	46bd      	mov	sp, r7
 8013daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dae:	4770      	bx	lr
 8013db0:	2000116c 	.word	0x2000116c
 8013db4:	2000d4bc 	.word	0x2000d4bc
 8013db8:	2000d4c4 	.word	0x2000d4c4
 8013dbc:	2000d4cc 	.word	0x2000d4cc
 8013dc0:	2000d4c8 	.word	0x2000d4c8
 8013dc4:	2000d4d0 	.word	0x2000d4d0

08013dc8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8013dc8:	b480      	push	{r7}
 8013dca:	b085      	sub	sp, #20
 8013dcc:	af00      	add	r7, sp, #0
 8013dce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8013dd0:	4b28      	ldr	r3, [pc, #160]	; (8013e74 <prvInsertBlockIntoFreeList+0xac>)
 8013dd2:	60fb      	str	r3, [r7, #12]
 8013dd4:	e002      	b.n	8013ddc <prvInsertBlockIntoFreeList+0x14>
 8013dd6:	68fb      	ldr	r3, [r7, #12]
 8013dd8:	681b      	ldr	r3, [r3, #0]
 8013dda:	60fb      	str	r3, [r7, #12]
 8013ddc:	68fb      	ldr	r3, [r7, #12]
 8013dde:	681b      	ldr	r3, [r3, #0]
 8013de0:	687a      	ldr	r2, [r7, #4]
 8013de2:	429a      	cmp	r2, r3
 8013de4:	d8f7      	bhi.n	8013dd6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8013de6:	68fb      	ldr	r3, [r7, #12]
 8013de8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8013dea:	68fb      	ldr	r3, [r7, #12]
 8013dec:	685b      	ldr	r3, [r3, #4]
 8013dee:	68ba      	ldr	r2, [r7, #8]
 8013df0:	4413      	add	r3, r2
 8013df2:	687a      	ldr	r2, [r7, #4]
 8013df4:	429a      	cmp	r2, r3
 8013df6:	d108      	bne.n	8013e0a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8013df8:	68fb      	ldr	r3, [r7, #12]
 8013dfa:	685a      	ldr	r2, [r3, #4]
 8013dfc:	687b      	ldr	r3, [r7, #4]
 8013dfe:	685b      	ldr	r3, [r3, #4]
 8013e00:	441a      	add	r2, r3
 8013e02:	68fb      	ldr	r3, [r7, #12]
 8013e04:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8013e06:	68fb      	ldr	r3, [r7, #12]
 8013e08:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8013e0a:	687b      	ldr	r3, [r7, #4]
 8013e0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8013e0e:	687b      	ldr	r3, [r7, #4]
 8013e10:	685b      	ldr	r3, [r3, #4]
 8013e12:	68ba      	ldr	r2, [r7, #8]
 8013e14:	441a      	add	r2, r3
 8013e16:	68fb      	ldr	r3, [r7, #12]
 8013e18:	681b      	ldr	r3, [r3, #0]
 8013e1a:	429a      	cmp	r2, r3
 8013e1c:	d118      	bne.n	8013e50 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8013e1e:	68fb      	ldr	r3, [r7, #12]
 8013e20:	681a      	ldr	r2, [r3, #0]
 8013e22:	4b15      	ldr	r3, [pc, #84]	; (8013e78 <prvInsertBlockIntoFreeList+0xb0>)
 8013e24:	681b      	ldr	r3, [r3, #0]
 8013e26:	429a      	cmp	r2, r3
 8013e28:	d00d      	beq.n	8013e46 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8013e2a:	687b      	ldr	r3, [r7, #4]
 8013e2c:	685a      	ldr	r2, [r3, #4]
 8013e2e:	68fb      	ldr	r3, [r7, #12]
 8013e30:	681b      	ldr	r3, [r3, #0]
 8013e32:	685b      	ldr	r3, [r3, #4]
 8013e34:	441a      	add	r2, r3
 8013e36:	687b      	ldr	r3, [r7, #4]
 8013e38:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8013e3a:	68fb      	ldr	r3, [r7, #12]
 8013e3c:	681b      	ldr	r3, [r3, #0]
 8013e3e:	681a      	ldr	r2, [r3, #0]
 8013e40:	687b      	ldr	r3, [r7, #4]
 8013e42:	601a      	str	r2, [r3, #0]
 8013e44:	e008      	b.n	8013e58 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8013e46:	4b0c      	ldr	r3, [pc, #48]	; (8013e78 <prvInsertBlockIntoFreeList+0xb0>)
 8013e48:	681a      	ldr	r2, [r3, #0]
 8013e4a:	687b      	ldr	r3, [r7, #4]
 8013e4c:	601a      	str	r2, [r3, #0]
 8013e4e:	e003      	b.n	8013e58 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8013e50:	68fb      	ldr	r3, [r7, #12]
 8013e52:	681a      	ldr	r2, [r3, #0]
 8013e54:	687b      	ldr	r3, [r7, #4]
 8013e56:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8013e58:	68fa      	ldr	r2, [r7, #12]
 8013e5a:	687b      	ldr	r3, [r7, #4]
 8013e5c:	429a      	cmp	r2, r3
 8013e5e:	d002      	beq.n	8013e66 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8013e60:	68fb      	ldr	r3, [r7, #12]
 8013e62:	687a      	ldr	r2, [r7, #4]
 8013e64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013e66:	bf00      	nop
 8013e68:	3714      	adds	r7, #20
 8013e6a:	46bd      	mov	sp, r7
 8013e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e70:	4770      	bx	lr
 8013e72:	bf00      	nop
 8013e74:	2000d4bc 	.word	0x2000d4bc
 8013e78:	2000d4c4 	.word	0x2000d4c4

08013e7c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8013e7c:	b580      	push	{r7, lr}
 8013e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8013e80:	2200      	movs	r2, #0
 8013e82:	4912      	ldr	r1, [pc, #72]	; (8013ecc <MX_USB_DEVICE_Init+0x50>)
 8013e84:	4812      	ldr	r0, [pc, #72]	; (8013ed0 <MX_USB_DEVICE_Init+0x54>)
 8013e86:	f7fb fdb8 	bl	800f9fa <USBD_Init>
 8013e8a:	4603      	mov	r3, r0
 8013e8c:	2b00      	cmp	r3, #0
 8013e8e:	d001      	beq.n	8013e94 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8013e90:	f7ef fd46 	bl	8003920 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8013e94:	490f      	ldr	r1, [pc, #60]	; (8013ed4 <MX_USB_DEVICE_Init+0x58>)
 8013e96:	480e      	ldr	r0, [pc, #56]	; (8013ed0 <MX_USB_DEVICE_Init+0x54>)
 8013e98:	f7fb fdda 	bl	800fa50 <USBD_RegisterClass>
 8013e9c:	4603      	mov	r3, r0
 8013e9e:	2b00      	cmp	r3, #0
 8013ea0:	d001      	beq.n	8013ea6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8013ea2:	f7ef fd3d 	bl	8003920 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8013ea6:	490c      	ldr	r1, [pc, #48]	; (8013ed8 <MX_USB_DEVICE_Init+0x5c>)
 8013ea8:	4809      	ldr	r0, [pc, #36]	; (8013ed0 <MX_USB_DEVICE_Init+0x54>)
 8013eaa:	f7fb fd37 	bl	800f91c <USBD_CDC_RegisterInterface>
 8013eae:	4603      	mov	r3, r0
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	d001      	beq.n	8013eb8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8013eb4:	f7ef fd34 	bl	8003920 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8013eb8:	4805      	ldr	r0, [pc, #20]	; (8013ed0 <MX_USB_DEVICE_Init+0x54>)
 8013eba:	f7fb fde3 	bl	800fa84 <USBD_Start>
 8013ebe:	4603      	mov	r3, r0
 8013ec0:	2b00      	cmp	r3, #0
 8013ec2:	d001      	beq.n	8013ec8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8013ec4:	f7ef fd2c 	bl	8003920 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8013ec8:	bf00      	nop
 8013eca:	bd80      	pop	{r7, pc}
 8013ecc:	20000188 	.word	0x20000188
 8013ed0:	2000ec80 	.word	0x2000ec80
 8013ed4:	20000070 	.word	0x20000070
 8013ed8:	20000178 	.word	0x20000178

08013edc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8013edc:	b580      	push	{r7, lr}
 8013ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8013ee0:	2200      	movs	r2, #0
 8013ee2:	4905      	ldr	r1, [pc, #20]	; (8013ef8 <CDC_Init_FS+0x1c>)
 8013ee4:	4805      	ldr	r0, [pc, #20]	; (8013efc <CDC_Init_FS+0x20>)
 8013ee6:	f7fb fd30 	bl	800f94a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8013eea:	4905      	ldr	r1, [pc, #20]	; (8013f00 <CDC_Init_FS+0x24>)
 8013eec:	4803      	ldr	r0, [pc, #12]	; (8013efc <CDC_Init_FS+0x20>)
 8013eee:	f7fb fd46 	bl	800f97e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8013ef2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8013ef4:	4618      	mov	r0, r3
 8013ef6:	bd80      	pop	{r7, pc}
 8013ef8:	2000f744 	.word	0x2000f744
 8013efc:	2000ec80 	.word	0x2000ec80
 8013f00:	2000ef44 	.word	0x2000ef44

08013f04 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8013f04:	b480      	push	{r7}
 8013f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8013f08:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8013f0a:	4618      	mov	r0, r3
 8013f0c:	46bd      	mov	sp, r7
 8013f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f12:	4770      	bx	lr

08013f14 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8013f14:	b480      	push	{r7}
 8013f16:	b083      	sub	sp, #12
 8013f18:	af00      	add	r7, sp, #0
 8013f1a:	4603      	mov	r3, r0
 8013f1c:	6039      	str	r1, [r7, #0]
 8013f1e:	71fb      	strb	r3, [r7, #7]
 8013f20:	4613      	mov	r3, r2
 8013f22:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8013f24:	79fb      	ldrb	r3, [r7, #7]
 8013f26:	2b23      	cmp	r3, #35	; 0x23
 8013f28:	d84a      	bhi.n	8013fc0 <CDC_Control_FS+0xac>
 8013f2a:	a201      	add	r2, pc, #4	; (adr r2, 8013f30 <CDC_Control_FS+0x1c>)
 8013f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013f30:	08013fc1 	.word	0x08013fc1
 8013f34:	08013fc1 	.word	0x08013fc1
 8013f38:	08013fc1 	.word	0x08013fc1
 8013f3c:	08013fc1 	.word	0x08013fc1
 8013f40:	08013fc1 	.word	0x08013fc1
 8013f44:	08013fc1 	.word	0x08013fc1
 8013f48:	08013fc1 	.word	0x08013fc1
 8013f4c:	08013fc1 	.word	0x08013fc1
 8013f50:	08013fc1 	.word	0x08013fc1
 8013f54:	08013fc1 	.word	0x08013fc1
 8013f58:	08013fc1 	.word	0x08013fc1
 8013f5c:	08013fc1 	.word	0x08013fc1
 8013f60:	08013fc1 	.word	0x08013fc1
 8013f64:	08013fc1 	.word	0x08013fc1
 8013f68:	08013fc1 	.word	0x08013fc1
 8013f6c:	08013fc1 	.word	0x08013fc1
 8013f70:	08013fc1 	.word	0x08013fc1
 8013f74:	08013fc1 	.word	0x08013fc1
 8013f78:	08013fc1 	.word	0x08013fc1
 8013f7c:	08013fc1 	.word	0x08013fc1
 8013f80:	08013fc1 	.word	0x08013fc1
 8013f84:	08013fc1 	.word	0x08013fc1
 8013f88:	08013fc1 	.word	0x08013fc1
 8013f8c:	08013fc1 	.word	0x08013fc1
 8013f90:	08013fc1 	.word	0x08013fc1
 8013f94:	08013fc1 	.word	0x08013fc1
 8013f98:	08013fc1 	.word	0x08013fc1
 8013f9c:	08013fc1 	.word	0x08013fc1
 8013fa0:	08013fc1 	.word	0x08013fc1
 8013fa4:	08013fc1 	.word	0x08013fc1
 8013fa8:	08013fc1 	.word	0x08013fc1
 8013fac:	08013fc1 	.word	0x08013fc1
 8013fb0:	08013fc1 	.word	0x08013fc1
 8013fb4:	08013fc1 	.word	0x08013fc1
 8013fb8:	08013fc1 	.word	0x08013fc1
 8013fbc:	08013fc1 	.word	0x08013fc1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8013fc0:	bf00      	nop
  }

  return (USBD_OK);
 8013fc2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8013fc4:	4618      	mov	r0, r3
 8013fc6:	370c      	adds	r7, #12
 8013fc8:	46bd      	mov	sp, r7
 8013fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fce:	4770      	bx	lr

08013fd0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8013fd0:	b580      	push	{r7, lr}
 8013fd2:	b082      	sub	sp, #8
 8013fd4:	af00      	add	r7, sp, #0
 8013fd6:	6078      	str	r0, [r7, #4]
 8013fd8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8013fda:	6879      	ldr	r1, [r7, #4]
 8013fdc:	4805      	ldr	r0, [pc, #20]	; (8013ff4 <CDC_Receive_FS+0x24>)
 8013fde:	f7fb fcce 	bl	800f97e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8013fe2:	4804      	ldr	r0, [pc, #16]	; (8013ff4 <CDC_Receive_FS+0x24>)
 8013fe4:	f7fb fcdf 	bl	800f9a6 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8013fe8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8013fea:	4618      	mov	r0, r3
 8013fec:	3708      	adds	r7, #8
 8013fee:	46bd      	mov	sp, r7
 8013ff0:	bd80      	pop	{r7, pc}
 8013ff2:	bf00      	nop
 8013ff4:	2000ec80 	.word	0x2000ec80

08013ff8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013ff8:	b480      	push	{r7}
 8013ffa:	b083      	sub	sp, #12
 8013ffc:	af00      	add	r7, sp, #0
 8013ffe:	4603      	mov	r3, r0
 8014000:	6039      	str	r1, [r7, #0]
 8014002:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8014004:	683b      	ldr	r3, [r7, #0]
 8014006:	2212      	movs	r2, #18
 8014008:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801400a:	4b03      	ldr	r3, [pc, #12]	; (8014018 <USBD_FS_DeviceDescriptor+0x20>)
}
 801400c:	4618      	mov	r0, r3
 801400e:	370c      	adds	r7, #12
 8014010:	46bd      	mov	sp, r7
 8014012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014016:	4770      	bx	lr
 8014018:	200001a8 	.word	0x200001a8

0801401c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801401c:	b480      	push	{r7}
 801401e:	b083      	sub	sp, #12
 8014020:	af00      	add	r7, sp, #0
 8014022:	4603      	mov	r3, r0
 8014024:	6039      	str	r1, [r7, #0]
 8014026:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8014028:	683b      	ldr	r3, [r7, #0]
 801402a:	2204      	movs	r2, #4
 801402c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801402e:	4b03      	ldr	r3, [pc, #12]	; (801403c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8014030:	4618      	mov	r0, r3
 8014032:	370c      	adds	r7, #12
 8014034:	46bd      	mov	sp, r7
 8014036:	f85d 7b04 	ldr.w	r7, [sp], #4
 801403a:	4770      	bx	lr
 801403c:	200001c8 	.word	0x200001c8

08014040 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014040:	b580      	push	{r7, lr}
 8014042:	b082      	sub	sp, #8
 8014044:	af00      	add	r7, sp, #0
 8014046:	4603      	mov	r3, r0
 8014048:	6039      	str	r1, [r7, #0]
 801404a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801404c:	79fb      	ldrb	r3, [r7, #7]
 801404e:	2b00      	cmp	r3, #0
 8014050:	d105      	bne.n	801405e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8014052:	683a      	ldr	r2, [r7, #0]
 8014054:	4907      	ldr	r1, [pc, #28]	; (8014074 <USBD_FS_ProductStrDescriptor+0x34>)
 8014056:	4808      	ldr	r0, [pc, #32]	; (8014078 <USBD_FS_ProductStrDescriptor+0x38>)
 8014058:	f7fc fcea 	bl	8010a30 <USBD_GetString>
 801405c:	e004      	b.n	8014068 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801405e:	683a      	ldr	r2, [r7, #0]
 8014060:	4904      	ldr	r1, [pc, #16]	; (8014074 <USBD_FS_ProductStrDescriptor+0x34>)
 8014062:	4805      	ldr	r0, [pc, #20]	; (8014078 <USBD_FS_ProductStrDescriptor+0x38>)
 8014064:	f7fc fce4 	bl	8010a30 <USBD_GetString>
  }
  return USBD_StrDesc;
 8014068:	4b02      	ldr	r3, [pc, #8]	; (8014074 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801406a:	4618      	mov	r0, r3
 801406c:	3708      	adds	r7, #8
 801406e:	46bd      	mov	sp, r7
 8014070:	bd80      	pop	{r7, pc}
 8014072:	bf00      	nop
 8014074:	2000ff44 	.word	0x2000ff44
 8014078:	08017dd4 	.word	0x08017dd4

0801407c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801407c:	b580      	push	{r7, lr}
 801407e:	b082      	sub	sp, #8
 8014080:	af00      	add	r7, sp, #0
 8014082:	4603      	mov	r3, r0
 8014084:	6039      	str	r1, [r7, #0]
 8014086:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8014088:	683a      	ldr	r2, [r7, #0]
 801408a:	4904      	ldr	r1, [pc, #16]	; (801409c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 801408c:	4804      	ldr	r0, [pc, #16]	; (80140a0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801408e:	f7fc fccf 	bl	8010a30 <USBD_GetString>
  return USBD_StrDesc;
 8014092:	4b02      	ldr	r3, [pc, #8]	; (801409c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8014094:	4618      	mov	r0, r3
 8014096:	3708      	adds	r7, #8
 8014098:	46bd      	mov	sp, r7
 801409a:	bd80      	pop	{r7, pc}
 801409c:	2000ff44 	.word	0x2000ff44
 80140a0:	08017dec 	.word	0x08017dec

080140a4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80140a4:	b580      	push	{r7, lr}
 80140a6:	b082      	sub	sp, #8
 80140a8:	af00      	add	r7, sp, #0
 80140aa:	4603      	mov	r3, r0
 80140ac:	6039      	str	r1, [r7, #0]
 80140ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80140b0:	683b      	ldr	r3, [r7, #0]
 80140b2:	221a      	movs	r2, #26
 80140b4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80140b6:	f000 f855 	bl	8014164 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80140ba:	4b02      	ldr	r3, [pc, #8]	; (80140c4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80140bc:	4618      	mov	r0, r3
 80140be:	3708      	adds	r7, #8
 80140c0:	46bd      	mov	sp, r7
 80140c2:	bd80      	pop	{r7, pc}
 80140c4:	200001cc 	.word	0x200001cc

080140c8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80140c8:	b580      	push	{r7, lr}
 80140ca:	b082      	sub	sp, #8
 80140cc:	af00      	add	r7, sp, #0
 80140ce:	4603      	mov	r3, r0
 80140d0:	6039      	str	r1, [r7, #0]
 80140d2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80140d4:	79fb      	ldrb	r3, [r7, #7]
 80140d6:	2b00      	cmp	r3, #0
 80140d8:	d105      	bne.n	80140e6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80140da:	683a      	ldr	r2, [r7, #0]
 80140dc:	4907      	ldr	r1, [pc, #28]	; (80140fc <USBD_FS_ConfigStrDescriptor+0x34>)
 80140de:	4808      	ldr	r0, [pc, #32]	; (8014100 <USBD_FS_ConfigStrDescriptor+0x38>)
 80140e0:	f7fc fca6 	bl	8010a30 <USBD_GetString>
 80140e4:	e004      	b.n	80140f0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80140e6:	683a      	ldr	r2, [r7, #0]
 80140e8:	4904      	ldr	r1, [pc, #16]	; (80140fc <USBD_FS_ConfigStrDescriptor+0x34>)
 80140ea:	4805      	ldr	r0, [pc, #20]	; (8014100 <USBD_FS_ConfigStrDescriptor+0x38>)
 80140ec:	f7fc fca0 	bl	8010a30 <USBD_GetString>
  }
  return USBD_StrDesc;
 80140f0:	4b02      	ldr	r3, [pc, #8]	; (80140fc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80140f2:	4618      	mov	r0, r3
 80140f4:	3708      	adds	r7, #8
 80140f6:	46bd      	mov	sp, r7
 80140f8:	bd80      	pop	{r7, pc}
 80140fa:	bf00      	nop
 80140fc:	2000ff44 	.word	0x2000ff44
 8014100:	08017e00 	.word	0x08017e00

08014104 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014104:	b580      	push	{r7, lr}
 8014106:	b082      	sub	sp, #8
 8014108:	af00      	add	r7, sp, #0
 801410a:	4603      	mov	r3, r0
 801410c:	6039      	str	r1, [r7, #0]
 801410e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8014110:	79fb      	ldrb	r3, [r7, #7]
 8014112:	2b00      	cmp	r3, #0
 8014114:	d105      	bne.n	8014122 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8014116:	683a      	ldr	r2, [r7, #0]
 8014118:	4907      	ldr	r1, [pc, #28]	; (8014138 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801411a:	4808      	ldr	r0, [pc, #32]	; (801413c <USBD_FS_InterfaceStrDescriptor+0x38>)
 801411c:	f7fc fc88 	bl	8010a30 <USBD_GetString>
 8014120:	e004      	b.n	801412c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8014122:	683a      	ldr	r2, [r7, #0]
 8014124:	4904      	ldr	r1, [pc, #16]	; (8014138 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8014126:	4805      	ldr	r0, [pc, #20]	; (801413c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8014128:	f7fc fc82 	bl	8010a30 <USBD_GetString>
  }
  return USBD_StrDesc;
 801412c:	4b02      	ldr	r3, [pc, #8]	; (8014138 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801412e:	4618      	mov	r0, r3
 8014130:	3708      	adds	r7, #8
 8014132:	46bd      	mov	sp, r7
 8014134:	bd80      	pop	{r7, pc}
 8014136:	bf00      	nop
 8014138:	2000ff44 	.word	0x2000ff44
 801413c:	08017e0c 	.word	0x08017e0c

08014140 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014140:	b480      	push	{r7}
 8014142:	b083      	sub	sp, #12
 8014144:	af00      	add	r7, sp, #0
 8014146:	4603      	mov	r3, r0
 8014148:	6039      	str	r1, [r7, #0]
 801414a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 801414c:	683b      	ldr	r3, [r7, #0]
 801414e:	220c      	movs	r2, #12
 8014150:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8014152:	4b03      	ldr	r3, [pc, #12]	; (8014160 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8014154:	4618      	mov	r0, r3
 8014156:	370c      	adds	r7, #12
 8014158:	46bd      	mov	sp, r7
 801415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801415e:	4770      	bx	lr
 8014160:	200001bc 	.word	0x200001bc

08014164 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8014164:	b580      	push	{r7, lr}
 8014166:	b084      	sub	sp, #16
 8014168:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801416a:	4b0f      	ldr	r3, [pc, #60]	; (80141a8 <Get_SerialNum+0x44>)
 801416c:	681b      	ldr	r3, [r3, #0]
 801416e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8014170:	4b0e      	ldr	r3, [pc, #56]	; (80141ac <Get_SerialNum+0x48>)
 8014172:	681b      	ldr	r3, [r3, #0]
 8014174:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8014176:	4b0e      	ldr	r3, [pc, #56]	; (80141b0 <Get_SerialNum+0x4c>)
 8014178:	681b      	ldr	r3, [r3, #0]
 801417a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801417c:	68fa      	ldr	r2, [r7, #12]
 801417e:	687b      	ldr	r3, [r7, #4]
 8014180:	4413      	add	r3, r2
 8014182:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8014184:	68fb      	ldr	r3, [r7, #12]
 8014186:	2b00      	cmp	r3, #0
 8014188:	d009      	beq.n	801419e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801418a:	2208      	movs	r2, #8
 801418c:	4909      	ldr	r1, [pc, #36]	; (80141b4 <Get_SerialNum+0x50>)
 801418e:	68f8      	ldr	r0, [r7, #12]
 8014190:	f000 f814 	bl	80141bc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8014194:	2204      	movs	r2, #4
 8014196:	4908      	ldr	r1, [pc, #32]	; (80141b8 <Get_SerialNum+0x54>)
 8014198:	68b8      	ldr	r0, [r7, #8]
 801419a:	f000 f80f 	bl	80141bc <IntToUnicode>
  }
}
 801419e:	bf00      	nop
 80141a0:	3710      	adds	r7, #16
 80141a2:	46bd      	mov	sp, r7
 80141a4:	bd80      	pop	{r7, pc}
 80141a6:	bf00      	nop
 80141a8:	1fff7590 	.word	0x1fff7590
 80141ac:	1fff7594 	.word	0x1fff7594
 80141b0:	1fff7598 	.word	0x1fff7598
 80141b4:	200001ce 	.word	0x200001ce
 80141b8:	200001de 	.word	0x200001de

080141bc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80141bc:	b480      	push	{r7}
 80141be:	b087      	sub	sp, #28
 80141c0:	af00      	add	r7, sp, #0
 80141c2:	60f8      	str	r0, [r7, #12]
 80141c4:	60b9      	str	r1, [r7, #8]
 80141c6:	4613      	mov	r3, r2
 80141c8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80141ca:	2300      	movs	r3, #0
 80141cc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80141ce:	2300      	movs	r3, #0
 80141d0:	75fb      	strb	r3, [r7, #23]
 80141d2:	e027      	b.n	8014224 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80141d4:	68fb      	ldr	r3, [r7, #12]
 80141d6:	0f1b      	lsrs	r3, r3, #28
 80141d8:	2b09      	cmp	r3, #9
 80141da:	d80b      	bhi.n	80141f4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80141dc:	68fb      	ldr	r3, [r7, #12]
 80141de:	0f1b      	lsrs	r3, r3, #28
 80141e0:	b2da      	uxtb	r2, r3
 80141e2:	7dfb      	ldrb	r3, [r7, #23]
 80141e4:	005b      	lsls	r3, r3, #1
 80141e6:	4619      	mov	r1, r3
 80141e8:	68bb      	ldr	r3, [r7, #8]
 80141ea:	440b      	add	r3, r1
 80141ec:	3230      	adds	r2, #48	; 0x30
 80141ee:	b2d2      	uxtb	r2, r2
 80141f0:	701a      	strb	r2, [r3, #0]
 80141f2:	e00a      	b.n	801420a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80141f4:	68fb      	ldr	r3, [r7, #12]
 80141f6:	0f1b      	lsrs	r3, r3, #28
 80141f8:	b2da      	uxtb	r2, r3
 80141fa:	7dfb      	ldrb	r3, [r7, #23]
 80141fc:	005b      	lsls	r3, r3, #1
 80141fe:	4619      	mov	r1, r3
 8014200:	68bb      	ldr	r3, [r7, #8]
 8014202:	440b      	add	r3, r1
 8014204:	3237      	adds	r2, #55	; 0x37
 8014206:	b2d2      	uxtb	r2, r2
 8014208:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801420a:	68fb      	ldr	r3, [r7, #12]
 801420c:	011b      	lsls	r3, r3, #4
 801420e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8014210:	7dfb      	ldrb	r3, [r7, #23]
 8014212:	005b      	lsls	r3, r3, #1
 8014214:	3301      	adds	r3, #1
 8014216:	68ba      	ldr	r2, [r7, #8]
 8014218:	4413      	add	r3, r2
 801421a:	2200      	movs	r2, #0
 801421c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801421e:	7dfb      	ldrb	r3, [r7, #23]
 8014220:	3301      	adds	r3, #1
 8014222:	75fb      	strb	r3, [r7, #23]
 8014224:	7dfa      	ldrb	r2, [r7, #23]
 8014226:	79fb      	ldrb	r3, [r7, #7]
 8014228:	429a      	cmp	r2, r3
 801422a:	d3d3      	bcc.n	80141d4 <IntToUnicode+0x18>
  }
}
 801422c:	bf00      	nop
 801422e:	371c      	adds	r7, #28
 8014230:	46bd      	mov	sp, r7
 8014232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014236:	4770      	bx	lr

08014238 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8014238:	b580      	push	{r7, lr}
 801423a:	b08a      	sub	sp, #40	; 0x28
 801423c:	af00      	add	r7, sp, #0
 801423e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8014240:	f107 0314 	add.w	r3, r7, #20
 8014244:	2200      	movs	r2, #0
 8014246:	601a      	str	r2, [r3, #0]
 8014248:	605a      	str	r2, [r3, #4]
 801424a:	609a      	str	r2, [r3, #8]
 801424c:	60da      	str	r2, [r3, #12]
 801424e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8014250:	687b      	ldr	r3, [r7, #4]
 8014252:	681b      	ldr	r3, [r3, #0]
 8014254:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8014258:	d14e      	bne.n	80142f8 <HAL_PCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801425a:	4b29      	ldr	r3, [pc, #164]	; (8014300 <HAL_PCD_MspInit+0xc8>)
 801425c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801425e:	4a28      	ldr	r2, [pc, #160]	; (8014300 <HAL_PCD_MspInit+0xc8>)
 8014260:	f043 0301 	orr.w	r3, r3, #1
 8014264:	64d3      	str	r3, [r2, #76]	; 0x4c
 8014266:	4b26      	ldr	r3, [pc, #152]	; (8014300 <HAL_PCD_MspInit+0xc8>)
 8014268:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801426a:	f003 0301 	and.w	r3, r3, #1
 801426e:	613b      	str	r3, [r7, #16]
 8014270:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    PA10     ------> USB_OTG_FS_ID 
    */
    GPIO_InitStruct.Pin = USB_OTGFS_DP_Pin|USB_OTGFS_DM_Pin|USB_OTGFS_ID_Pin;
 8014272:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8014276:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014278:	2302      	movs	r3, #2
 801427a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801427c:	2300      	movs	r3, #0
 801427e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014280:	2303      	movs	r3, #3
 8014282:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8014284:	230a      	movs	r3, #10
 8014286:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8014288:	f107 0314 	add.w	r3, r7, #20
 801428c:	4619      	mov	r1, r3
 801428e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8014292:	f7f2 f9d9 	bl	8006648 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8014296:	4b1a      	ldr	r3, [pc, #104]	; (8014300 <HAL_PCD_MspInit+0xc8>)
 8014298:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801429a:	4a19      	ldr	r2, [pc, #100]	; (8014300 <HAL_PCD_MspInit+0xc8>)
 801429c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80142a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80142a2:	4b17      	ldr	r3, [pc, #92]	; (8014300 <HAL_PCD_MspInit+0xc8>)
 80142a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80142a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80142aa:	60fb      	str	r3, [r7, #12]
 80142ac:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80142ae:	4b14      	ldr	r3, [pc, #80]	; (8014300 <HAL_PCD_MspInit+0xc8>)
 80142b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80142b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80142b6:	2b00      	cmp	r3, #0
 80142b8:	d114      	bne.n	80142e4 <HAL_PCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80142ba:	4b11      	ldr	r3, [pc, #68]	; (8014300 <HAL_PCD_MspInit+0xc8>)
 80142bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80142be:	4a10      	ldr	r2, [pc, #64]	; (8014300 <HAL_PCD_MspInit+0xc8>)
 80142c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80142c4:	6593      	str	r3, [r2, #88]	; 0x58
 80142c6:	4b0e      	ldr	r3, [pc, #56]	; (8014300 <HAL_PCD_MspInit+0xc8>)
 80142c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80142ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80142ce:	60bb      	str	r3, [r7, #8]
 80142d0:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 80142d2:	f7f4 fb91 	bl	80089f8 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80142d6:	4b0a      	ldr	r3, [pc, #40]	; (8014300 <HAL_PCD_MspInit+0xc8>)
 80142d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80142da:	4a09      	ldr	r2, [pc, #36]	; (8014300 <HAL_PCD_MspInit+0xc8>)
 80142dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80142e0:	6593      	str	r3, [r2, #88]	; 0x58
 80142e2:	e001      	b.n	80142e8 <HAL_PCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 80142e4:	f7f4 fb88 	bl	80089f8 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 80142e8:	2200      	movs	r2, #0
 80142ea:	2105      	movs	r1, #5
 80142ec:	2043      	movs	r0, #67	; 0x43
 80142ee:	f7f2 f8ab 	bl	8006448 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80142f2:	2043      	movs	r0, #67	; 0x43
 80142f4:	f7f2 f8c4 	bl	8006480 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80142f8:	bf00      	nop
 80142fa:	3728      	adds	r7, #40	; 0x28
 80142fc:	46bd      	mov	sp, r7
 80142fe:	bd80      	pop	{r7, pc}
 8014300:	40021000 	.word	0x40021000

08014304 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014304:	b580      	push	{r7, lr}
 8014306:	b082      	sub	sp, #8
 8014308:	af00      	add	r7, sp, #0
 801430a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801430c:	687b      	ldr	r3, [r7, #4]
 801430e:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8014312:	687b      	ldr	r3, [r7, #4]
 8014314:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8014318:	4619      	mov	r1, r3
 801431a:	4610      	mov	r0, r2
 801431c:	f7fb fbfb 	bl	800fb16 <USBD_LL_SetupStage>
}
 8014320:	bf00      	nop
 8014322:	3708      	adds	r7, #8
 8014324:	46bd      	mov	sp, r7
 8014326:	bd80      	pop	{r7, pc}

08014328 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014328:	b580      	push	{r7, lr}
 801432a:	b082      	sub	sp, #8
 801432c:	af00      	add	r7, sp, #0
 801432e:	6078      	str	r0, [r7, #4]
 8014330:	460b      	mov	r3, r1
 8014332:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8014334:	687b      	ldr	r3, [r7, #4]
 8014336:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 801433a:	78fa      	ldrb	r2, [r7, #3]
 801433c:	6879      	ldr	r1, [r7, #4]
 801433e:	4613      	mov	r3, r2
 8014340:	00db      	lsls	r3, r3, #3
 8014342:	1a9b      	subs	r3, r3, r2
 8014344:	009b      	lsls	r3, r3, #2
 8014346:	440b      	add	r3, r1
 8014348:	f503 7302 	add.w	r3, r3, #520	; 0x208
 801434c:	681a      	ldr	r2, [r3, #0]
 801434e:	78fb      	ldrb	r3, [r7, #3]
 8014350:	4619      	mov	r1, r3
 8014352:	f7fb fc2b 	bl	800fbac <USBD_LL_DataOutStage>
}
 8014356:	bf00      	nop
 8014358:	3708      	adds	r7, #8
 801435a:	46bd      	mov	sp, r7
 801435c:	bd80      	pop	{r7, pc}

0801435e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801435e:	b580      	push	{r7, lr}
 8014360:	b082      	sub	sp, #8
 8014362:	af00      	add	r7, sp, #0
 8014364:	6078      	str	r0, [r7, #4]
 8014366:	460b      	mov	r3, r1
 8014368:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801436a:	687b      	ldr	r3, [r7, #4]
 801436c:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8014370:	78fa      	ldrb	r2, [r7, #3]
 8014372:	6879      	ldr	r1, [r7, #4]
 8014374:	4613      	mov	r3, r2
 8014376:	00db      	lsls	r3, r3, #3
 8014378:	1a9b      	subs	r3, r3, r2
 801437a:	009b      	lsls	r3, r3, #2
 801437c:	440b      	add	r3, r1
 801437e:	3348      	adds	r3, #72	; 0x48
 8014380:	681a      	ldr	r2, [r3, #0]
 8014382:	78fb      	ldrb	r3, [r7, #3]
 8014384:	4619      	mov	r1, r3
 8014386:	f7fb fc82 	bl	800fc8e <USBD_LL_DataInStage>
}
 801438a:	bf00      	nop
 801438c:	3708      	adds	r7, #8
 801438e:	46bd      	mov	sp, r7
 8014390:	bd80      	pop	{r7, pc}

08014392 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014392:	b580      	push	{r7, lr}
 8014394:	b082      	sub	sp, #8
 8014396:	af00      	add	r7, sp, #0
 8014398:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801439a:	687b      	ldr	r3, [r7, #4]
 801439c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80143a0:	4618      	mov	r0, r3
 80143a2:	f7fb fd95 	bl	800fed0 <USBD_LL_SOF>
}
 80143a6:	bf00      	nop
 80143a8:	3708      	adds	r7, #8
 80143aa:	46bd      	mov	sp, r7
 80143ac:	bd80      	pop	{r7, pc}

080143ae <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 80143ae:	b580      	push	{r7, lr}
 80143b0:	b084      	sub	sp, #16
 80143b2:	af00      	add	r7, sp, #0
 80143b4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80143b6:	2301      	movs	r3, #1
 80143b8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80143ba:	687b      	ldr	r3, [r7, #4]
 80143bc:	68db      	ldr	r3, [r3, #12]
 80143be:	2b02      	cmp	r3, #2
 80143c0:	d001      	beq.n	80143c6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80143c2:	f7ef faad 	bl	8003920 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80143c6:	687b      	ldr	r3, [r7, #4]
 80143c8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80143cc:	7bfa      	ldrb	r2, [r7, #15]
 80143ce:	4611      	mov	r1, r2
 80143d0:	4618      	mov	r0, r3
 80143d2:	f7fb fd42 	bl	800fe5a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80143d6:	687b      	ldr	r3, [r7, #4]
 80143d8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80143dc:	4618      	mov	r0, r3
 80143de:	f7fb fcfb 	bl	800fdd8 <USBD_LL_Reset>
}
 80143e2:	bf00      	nop
 80143e4:	3710      	adds	r7, #16
 80143e6:	46bd      	mov	sp, r7
 80143e8:	bd80      	pop	{r7, pc}
	...

080143ec <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80143ec:	b580      	push	{r7, lr}
 80143ee:	b082      	sub	sp, #8
 80143f0:	af00      	add	r7, sp, #0
 80143f2:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80143f4:	687b      	ldr	r3, [r7, #4]
 80143f6:	681b      	ldr	r3, [r3, #0]
 80143f8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80143fc:	681b      	ldr	r3, [r3, #0]
 80143fe:	687a      	ldr	r2, [r7, #4]
 8014400:	6812      	ldr	r2, [r2, #0]
 8014402:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8014406:	f043 0301 	orr.w	r3, r3, #1
 801440a:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801440c:	687b      	ldr	r3, [r7, #4]
 801440e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8014412:	4618      	mov	r0, r3
 8014414:	f7fb fd31 	bl	800fe7a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8014418:	687b      	ldr	r3, [r7, #4]
 801441a:	6a1b      	ldr	r3, [r3, #32]
 801441c:	2b00      	cmp	r3, #0
 801441e:	d005      	beq.n	801442c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014420:	4b04      	ldr	r3, [pc, #16]	; (8014434 <HAL_PCD_SuspendCallback+0x48>)
 8014422:	691b      	ldr	r3, [r3, #16]
 8014424:	4a03      	ldr	r2, [pc, #12]	; (8014434 <HAL_PCD_SuspendCallback+0x48>)
 8014426:	f043 0306 	orr.w	r3, r3, #6
 801442a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 801442c:	bf00      	nop
 801442e:	3708      	adds	r7, #8
 8014430:	46bd      	mov	sp, r7
 8014432:	bd80      	pop	{r7, pc}
 8014434:	e000ed00 	.word	0xe000ed00

08014438 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014438:	b580      	push	{r7, lr}
 801443a:	b082      	sub	sp, #8
 801443c:	af00      	add	r7, sp, #0
 801443e:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8014440:	687b      	ldr	r3, [r7, #4]
 8014442:	681b      	ldr	r3, [r3, #0]
 8014444:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8014448:	681b      	ldr	r3, [r3, #0]
 801444a:	687a      	ldr	r2, [r7, #4]
 801444c:	6812      	ldr	r2, [r2, #0]
 801444e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8014452:	f023 0301 	bic.w	r3, r3, #1
 8014456:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8014458:	687b      	ldr	r3, [r7, #4]
 801445a:	6a1b      	ldr	r3, [r3, #32]
 801445c:	2b00      	cmp	r3, #0
 801445e:	d007      	beq.n	8014470 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014460:	4b08      	ldr	r3, [pc, #32]	; (8014484 <HAL_PCD_ResumeCallback+0x4c>)
 8014462:	691b      	ldr	r3, [r3, #16]
 8014464:	4a07      	ldr	r2, [pc, #28]	; (8014484 <HAL_PCD_ResumeCallback+0x4c>)
 8014466:	f023 0306 	bic.w	r3, r3, #6
 801446a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 801446c:	f000 fafa 	bl	8014a64 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8014470:	687b      	ldr	r3, [r7, #4]
 8014472:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8014476:	4618      	mov	r0, r3
 8014478:	f7fb fd14 	bl	800fea4 <USBD_LL_Resume>
}
 801447c:	bf00      	nop
 801447e:	3708      	adds	r7, #8
 8014480:	46bd      	mov	sp, r7
 8014482:	bd80      	pop	{r7, pc}
 8014484:	e000ed00 	.word	0xe000ed00

08014488 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014488:	b580      	push	{r7, lr}
 801448a:	b082      	sub	sp, #8
 801448c:	af00      	add	r7, sp, #0
 801448e:	6078      	str	r0, [r7, #4]
 8014490:	460b      	mov	r3, r1
 8014492:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8014494:	687b      	ldr	r3, [r7, #4]
 8014496:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801449a:	78fa      	ldrb	r2, [r7, #3]
 801449c:	4611      	mov	r1, r2
 801449e:	4618      	mov	r0, r3
 80144a0:	f7fb fd3d 	bl	800ff1e <USBD_LL_IsoOUTIncomplete>
}
 80144a4:	bf00      	nop
 80144a6:	3708      	adds	r7, #8
 80144a8:	46bd      	mov	sp, r7
 80144aa:	bd80      	pop	{r7, pc}

080144ac <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80144ac:	b580      	push	{r7, lr}
 80144ae:	b082      	sub	sp, #8
 80144b0:	af00      	add	r7, sp, #0
 80144b2:	6078      	str	r0, [r7, #4]
 80144b4:	460b      	mov	r3, r1
 80144b6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80144b8:	687b      	ldr	r3, [r7, #4]
 80144ba:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80144be:	78fa      	ldrb	r2, [r7, #3]
 80144c0:	4611      	mov	r1, r2
 80144c2:	4618      	mov	r0, r3
 80144c4:	f7fb fd1e 	bl	800ff04 <USBD_LL_IsoINIncomplete>
}
 80144c8:	bf00      	nop
 80144ca:	3708      	adds	r7, #8
 80144cc:	46bd      	mov	sp, r7
 80144ce:	bd80      	pop	{r7, pc}

080144d0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80144d0:	b580      	push	{r7, lr}
 80144d2:	b082      	sub	sp, #8
 80144d4:	af00      	add	r7, sp, #0
 80144d6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80144d8:	687b      	ldr	r3, [r7, #4]
 80144da:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80144de:	4618      	mov	r0, r3
 80144e0:	f7fb fd2a 	bl	800ff38 <USBD_LL_DevConnected>
}
 80144e4:	bf00      	nop
 80144e6:	3708      	adds	r7, #8
 80144e8:	46bd      	mov	sp, r7
 80144ea:	bd80      	pop	{r7, pc}

080144ec <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80144ec:	b580      	push	{r7, lr}
 80144ee:	b082      	sub	sp, #8
 80144f0:	af00      	add	r7, sp, #0
 80144f2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80144f4:	687b      	ldr	r3, [r7, #4]
 80144f6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80144fa:	4618      	mov	r0, r3
 80144fc:	f7fb fd27 	bl	800ff4e <USBD_LL_DevDisconnected>
}
 8014500:	bf00      	nop
 8014502:	3708      	adds	r7, #8
 8014504:	46bd      	mov	sp, r7
 8014506:	bd80      	pop	{r7, pc}

08014508 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8014508:	b580      	push	{r7, lr}
 801450a:	b082      	sub	sp, #8
 801450c:	af00      	add	r7, sp, #0
 801450e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8014510:	687b      	ldr	r3, [r7, #4]
 8014512:	781b      	ldrb	r3, [r3, #0]
 8014514:	2b00      	cmp	r3, #0
 8014516:	d13c      	bne.n	8014592 <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8014518:	4a20      	ldr	r2, [pc, #128]	; (801459c <USBD_LL_Init+0x94>)
 801451a:	687b      	ldr	r3, [r7, #4]
 801451c:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8014520:	687b      	ldr	r3, [r7, #4]
 8014522:	4a1e      	ldr	r2, [pc, #120]	; (801459c <USBD_LL_Init+0x94>)
 8014524:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8014528:	4b1c      	ldr	r3, [pc, #112]	; (801459c <USBD_LL_Init+0x94>)
 801452a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 801452e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8014530:	4b1a      	ldr	r3, [pc, #104]	; (801459c <USBD_LL_Init+0x94>)
 8014532:	2206      	movs	r2, #6
 8014534:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8014536:	4b19      	ldr	r3, [pc, #100]	; (801459c <USBD_LL_Init+0x94>)
 8014538:	2202      	movs	r2, #2
 801453a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801453c:	4b17      	ldr	r3, [pc, #92]	; (801459c <USBD_LL_Init+0x94>)
 801453e:	2202      	movs	r2, #2
 8014540:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8014542:	4b16      	ldr	r3, [pc, #88]	; (801459c <USBD_LL_Init+0x94>)
 8014544:	2200      	movs	r2, #0
 8014546:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8014548:	4b14      	ldr	r3, [pc, #80]	; (801459c <USBD_LL_Init+0x94>)
 801454a:	2200      	movs	r2, #0
 801454c:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801454e:	4b13      	ldr	r3, [pc, #76]	; (801459c <USBD_LL_Init+0x94>)
 8014550:	2200      	movs	r2, #0
 8014552:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8014554:	4b11      	ldr	r3, [pc, #68]	; (801459c <USBD_LL_Init+0x94>)
 8014556:	2200      	movs	r2, #0
 8014558:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 801455a:	4b10      	ldr	r3, [pc, #64]	; (801459c <USBD_LL_Init+0x94>)
 801455c:	2200      	movs	r2, #0
 801455e:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8014560:	4b0e      	ldr	r3, [pc, #56]	; (801459c <USBD_LL_Init+0x94>)
 8014562:	2200      	movs	r2, #0
 8014564:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8014566:	480d      	ldr	r0, [pc, #52]	; (801459c <USBD_LL_Init+0x94>)
 8014568:	f7f3 f933 	bl	80077d2 <HAL_PCD_Init>
 801456c:	4603      	mov	r3, r0
 801456e:	2b00      	cmp	r3, #0
 8014570:	d001      	beq.n	8014576 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8014572:	f7ef f9d5 	bl	8003920 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8014576:	2180      	movs	r1, #128	; 0x80
 8014578:	4808      	ldr	r0, [pc, #32]	; (801459c <USBD_LL_Init+0x94>)
 801457a:	f7f4 f994 	bl	80088a6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801457e:	2240      	movs	r2, #64	; 0x40
 8014580:	2100      	movs	r1, #0
 8014582:	4806      	ldr	r0, [pc, #24]	; (801459c <USBD_LL_Init+0x94>)
 8014584:	f7f4 f948 	bl	8008818 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8014588:	2280      	movs	r2, #128	; 0x80
 801458a:	2101      	movs	r1, #1
 801458c:	4803      	ldr	r0, [pc, #12]	; (801459c <USBD_LL_Init+0x94>)
 801458e:	f7f4 f943 	bl	8008818 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8014592:	2300      	movs	r3, #0
}
 8014594:	4618      	mov	r0, r3
 8014596:	3708      	adds	r7, #8
 8014598:	46bd      	mov	sp, r7
 801459a:	bd80      	pop	{r7, pc}
 801459c:	20010144 	.word	0x20010144

080145a0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80145a0:	b580      	push	{r7, lr}
 80145a2:	b084      	sub	sp, #16
 80145a4:	af00      	add	r7, sp, #0
 80145a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80145a8:	2300      	movs	r3, #0
 80145aa:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80145ac:	2300      	movs	r3, #0
 80145ae:	73fb      	strb	r3, [r7, #15]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 80145b0:	687b      	ldr	r3, [r7, #4]
 80145b2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80145b6:	4618      	mov	r0, r3
 80145b8:	f7f3 fa2f 	bl	8007a1a <HAL_PCD_Start>
 80145bc:	4603      	mov	r3, r0
 80145be:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 80145c0:	7bbb      	ldrb	r3, [r7, #14]
 80145c2:	2b03      	cmp	r3, #3
 80145c4:	d816      	bhi.n	80145f4 <USBD_LL_Start+0x54>
 80145c6:	a201      	add	r2, pc, #4	; (adr r2, 80145cc <USBD_LL_Start+0x2c>)
 80145c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80145cc:	080145dd 	.word	0x080145dd
 80145d0:	080145e3 	.word	0x080145e3
 80145d4:	080145e9 	.word	0x080145e9
 80145d8:	080145ef 	.word	0x080145ef
    case HAL_OK :
      usb_status = USBD_OK;
 80145dc:	2300      	movs	r3, #0
 80145de:	73fb      	strb	r3, [r7, #15]
    break;
 80145e0:	e00b      	b.n	80145fa <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80145e2:	2302      	movs	r3, #2
 80145e4:	73fb      	strb	r3, [r7, #15]
    break;
 80145e6:	e008      	b.n	80145fa <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80145e8:	2301      	movs	r3, #1
 80145ea:	73fb      	strb	r3, [r7, #15]
    break;
 80145ec:	e005      	b.n	80145fa <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80145ee:	2302      	movs	r3, #2
 80145f0:	73fb      	strb	r3, [r7, #15]
    break;
 80145f2:	e002      	b.n	80145fa <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 80145f4:	2302      	movs	r3, #2
 80145f6:	73fb      	strb	r3, [r7, #15]
    break;
 80145f8:	bf00      	nop
  }
  return usb_status;
 80145fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80145fc:	4618      	mov	r0, r3
 80145fe:	3710      	adds	r7, #16
 8014600:	46bd      	mov	sp, r7
 8014602:	bd80      	pop	{r7, pc}

08014604 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8014604:	b580      	push	{r7, lr}
 8014606:	b084      	sub	sp, #16
 8014608:	af00      	add	r7, sp, #0
 801460a:	6078      	str	r0, [r7, #4]
 801460c:	4608      	mov	r0, r1
 801460e:	4611      	mov	r1, r2
 8014610:	461a      	mov	r2, r3
 8014612:	4603      	mov	r3, r0
 8014614:	70fb      	strb	r3, [r7, #3]
 8014616:	460b      	mov	r3, r1
 8014618:	70bb      	strb	r3, [r7, #2]
 801461a:	4613      	mov	r3, r2
 801461c:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801461e:	2300      	movs	r3, #0
 8014620:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014622:	2300      	movs	r3, #0
 8014624:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8014626:	687b      	ldr	r3, [r7, #4]
 8014628:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 801462c:	78bb      	ldrb	r3, [r7, #2]
 801462e:	883a      	ldrh	r2, [r7, #0]
 8014630:	78f9      	ldrb	r1, [r7, #3]
 8014632:	f7f3 fdea 	bl	800820a <HAL_PCD_EP_Open>
 8014636:	4603      	mov	r3, r0
 8014638:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 801463a:	7bbb      	ldrb	r3, [r7, #14]
 801463c:	2b03      	cmp	r3, #3
 801463e:	d817      	bhi.n	8014670 <USBD_LL_OpenEP+0x6c>
 8014640:	a201      	add	r2, pc, #4	; (adr r2, 8014648 <USBD_LL_OpenEP+0x44>)
 8014642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014646:	bf00      	nop
 8014648:	08014659 	.word	0x08014659
 801464c:	0801465f 	.word	0x0801465f
 8014650:	08014665 	.word	0x08014665
 8014654:	0801466b 	.word	0x0801466b
    case HAL_OK :
      usb_status = USBD_OK;
 8014658:	2300      	movs	r3, #0
 801465a:	73fb      	strb	r3, [r7, #15]
    break;
 801465c:	e00b      	b.n	8014676 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801465e:	2302      	movs	r3, #2
 8014660:	73fb      	strb	r3, [r7, #15]
    break;
 8014662:	e008      	b.n	8014676 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014664:	2301      	movs	r3, #1
 8014666:	73fb      	strb	r3, [r7, #15]
    break;
 8014668:	e005      	b.n	8014676 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801466a:	2302      	movs	r3, #2
 801466c:	73fb      	strb	r3, [r7, #15]
    break;
 801466e:	e002      	b.n	8014676 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8014670:	2302      	movs	r3, #2
 8014672:	73fb      	strb	r3, [r7, #15]
    break;
 8014674:	bf00      	nop
  }
  return usb_status;
 8014676:	7bfb      	ldrb	r3, [r7, #15]
}
 8014678:	4618      	mov	r0, r3
 801467a:	3710      	adds	r7, #16
 801467c:	46bd      	mov	sp, r7
 801467e:	bd80      	pop	{r7, pc}

08014680 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014680:	b580      	push	{r7, lr}
 8014682:	b084      	sub	sp, #16
 8014684:	af00      	add	r7, sp, #0
 8014686:	6078      	str	r0, [r7, #4]
 8014688:	460b      	mov	r3, r1
 801468a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801468c:	2300      	movs	r3, #0
 801468e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014690:	2300      	movs	r3, #0
 8014692:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8014694:	687b      	ldr	r3, [r7, #4]
 8014696:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801469a:	78fa      	ldrb	r2, [r7, #3]
 801469c:	4611      	mov	r1, r2
 801469e:	4618      	mov	r0, r3
 80146a0:	f7f3 fe1b 	bl	80082da <HAL_PCD_EP_Close>
 80146a4:	4603      	mov	r3, r0
 80146a6:	73bb      	strb	r3, [r7, #14]
      
  switch (hal_status) {
 80146a8:	7bbb      	ldrb	r3, [r7, #14]
 80146aa:	2b03      	cmp	r3, #3
 80146ac:	d816      	bhi.n	80146dc <USBD_LL_CloseEP+0x5c>
 80146ae:	a201      	add	r2, pc, #4	; (adr r2, 80146b4 <USBD_LL_CloseEP+0x34>)
 80146b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80146b4:	080146c5 	.word	0x080146c5
 80146b8:	080146cb 	.word	0x080146cb
 80146bc:	080146d1 	.word	0x080146d1
 80146c0:	080146d7 	.word	0x080146d7
    case HAL_OK :
      usb_status = USBD_OK;
 80146c4:	2300      	movs	r3, #0
 80146c6:	73fb      	strb	r3, [r7, #15]
    break;
 80146c8:	e00b      	b.n	80146e2 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80146ca:	2302      	movs	r3, #2
 80146cc:	73fb      	strb	r3, [r7, #15]
    break;
 80146ce:	e008      	b.n	80146e2 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80146d0:	2301      	movs	r3, #1
 80146d2:	73fb      	strb	r3, [r7, #15]
    break;
 80146d4:	e005      	b.n	80146e2 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80146d6:	2302      	movs	r3, #2
 80146d8:	73fb      	strb	r3, [r7, #15]
    break;
 80146da:	e002      	b.n	80146e2 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80146dc:	2302      	movs	r3, #2
 80146de:	73fb      	strb	r3, [r7, #15]
    break;
 80146e0:	bf00      	nop
  }
  return usb_status;  
 80146e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80146e4:	4618      	mov	r0, r3
 80146e6:	3710      	adds	r7, #16
 80146e8:	46bd      	mov	sp, r7
 80146ea:	bd80      	pop	{r7, pc}

080146ec <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80146ec:	b580      	push	{r7, lr}
 80146ee:	b084      	sub	sp, #16
 80146f0:	af00      	add	r7, sp, #0
 80146f2:	6078      	str	r0, [r7, #4]
 80146f4:	460b      	mov	r3, r1
 80146f6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80146f8:	2300      	movs	r3, #0
 80146fa:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80146fc:	2300      	movs	r3, #0
 80146fe:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8014700:	687b      	ldr	r3, [r7, #4]
 8014702:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8014706:	78fa      	ldrb	r2, [r7, #3]
 8014708:	4611      	mov	r1, r2
 801470a:	4618      	mov	r0, r3
 801470c:	f7f3 fec2 	bl	8008494 <HAL_PCD_EP_SetStall>
 8014710:	4603      	mov	r3, r0
 8014712:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8014714:	7bbb      	ldrb	r3, [r7, #14]
 8014716:	2b03      	cmp	r3, #3
 8014718:	d816      	bhi.n	8014748 <USBD_LL_StallEP+0x5c>
 801471a:	a201      	add	r2, pc, #4	; (adr r2, 8014720 <USBD_LL_StallEP+0x34>)
 801471c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014720:	08014731 	.word	0x08014731
 8014724:	08014737 	.word	0x08014737
 8014728:	0801473d 	.word	0x0801473d
 801472c:	08014743 	.word	0x08014743
    case HAL_OK :
      usb_status = USBD_OK;
 8014730:	2300      	movs	r3, #0
 8014732:	73fb      	strb	r3, [r7, #15]
    break;
 8014734:	e00b      	b.n	801474e <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014736:	2302      	movs	r3, #2
 8014738:	73fb      	strb	r3, [r7, #15]
    break;
 801473a:	e008      	b.n	801474e <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801473c:	2301      	movs	r3, #1
 801473e:	73fb      	strb	r3, [r7, #15]
    break;
 8014740:	e005      	b.n	801474e <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014742:	2302      	movs	r3, #2
 8014744:	73fb      	strb	r3, [r7, #15]
    break;
 8014746:	e002      	b.n	801474e <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8014748:	2302      	movs	r3, #2
 801474a:	73fb      	strb	r3, [r7, #15]
    break;
 801474c:	bf00      	nop
  }
  return usb_status;  
 801474e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014750:	4618      	mov	r0, r3
 8014752:	3710      	adds	r7, #16
 8014754:	46bd      	mov	sp, r7
 8014756:	bd80      	pop	{r7, pc}

08014758 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014758:	b580      	push	{r7, lr}
 801475a:	b084      	sub	sp, #16
 801475c:	af00      	add	r7, sp, #0
 801475e:	6078      	str	r0, [r7, #4]
 8014760:	460b      	mov	r3, r1
 8014762:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014764:	2300      	movs	r3, #0
 8014766:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014768:	2300      	movs	r3, #0
 801476a:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 801476c:	687b      	ldr	r3, [r7, #4]
 801476e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8014772:	78fa      	ldrb	r2, [r7, #3]
 8014774:	4611      	mov	r1, r2
 8014776:	4618      	mov	r0, r3
 8014778:	f7f3 feee 	bl	8008558 <HAL_PCD_EP_ClrStall>
 801477c:	4603      	mov	r3, r0
 801477e:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 8014780:	7bbb      	ldrb	r3, [r7, #14]
 8014782:	2b03      	cmp	r3, #3
 8014784:	d816      	bhi.n	80147b4 <USBD_LL_ClearStallEP+0x5c>
 8014786:	a201      	add	r2, pc, #4	; (adr r2, 801478c <USBD_LL_ClearStallEP+0x34>)
 8014788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801478c:	0801479d 	.word	0x0801479d
 8014790:	080147a3 	.word	0x080147a3
 8014794:	080147a9 	.word	0x080147a9
 8014798:	080147af 	.word	0x080147af
    case HAL_OK :
      usb_status = USBD_OK;
 801479c:	2300      	movs	r3, #0
 801479e:	73fb      	strb	r3, [r7, #15]
    break;
 80147a0:	e00b      	b.n	80147ba <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80147a2:	2302      	movs	r3, #2
 80147a4:	73fb      	strb	r3, [r7, #15]
    break;
 80147a6:	e008      	b.n	80147ba <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80147a8:	2301      	movs	r3, #1
 80147aa:	73fb      	strb	r3, [r7, #15]
    break;
 80147ac:	e005      	b.n	80147ba <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80147ae:	2302      	movs	r3, #2
 80147b0:	73fb      	strb	r3, [r7, #15]
    break;
 80147b2:	e002      	b.n	80147ba <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80147b4:	2302      	movs	r3, #2
 80147b6:	73fb      	strb	r3, [r7, #15]
    break;
 80147b8:	bf00      	nop
  }
  return usb_status; 
 80147ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80147bc:	4618      	mov	r0, r3
 80147be:	3710      	adds	r7, #16
 80147c0:	46bd      	mov	sp, r7
 80147c2:	bd80      	pop	{r7, pc}

080147c4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80147c4:	b480      	push	{r7}
 80147c6:	b085      	sub	sp, #20
 80147c8:	af00      	add	r7, sp, #0
 80147ca:	6078      	str	r0, [r7, #4]
 80147cc:	460b      	mov	r3, r1
 80147ce:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80147d0:	687b      	ldr	r3, [r7, #4]
 80147d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80147d6:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 80147d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80147dc:	2b00      	cmp	r3, #0
 80147de:	da0b      	bge.n	80147f8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 80147e0:	78fb      	ldrb	r3, [r7, #3]
 80147e2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80147e6:	68f9      	ldr	r1, [r7, #12]
 80147e8:	4613      	mov	r3, r2
 80147ea:	00db      	lsls	r3, r3, #3
 80147ec:	1a9b      	subs	r3, r3, r2
 80147ee:	009b      	lsls	r3, r3, #2
 80147f0:	440b      	add	r3, r1
 80147f2:	333e      	adds	r3, #62	; 0x3e
 80147f4:	781b      	ldrb	r3, [r3, #0]
 80147f6:	e00b      	b.n	8014810 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 80147f8:	78fb      	ldrb	r3, [r7, #3]
 80147fa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80147fe:	68f9      	ldr	r1, [r7, #12]
 8014800:	4613      	mov	r3, r2
 8014802:	00db      	lsls	r3, r3, #3
 8014804:	1a9b      	subs	r3, r3, r2
 8014806:	009b      	lsls	r3, r3, #2
 8014808:	440b      	add	r3, r1
 801480a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801480e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8014810:	4618      	mov	r0, r3
 8014812:	3714      	adds	r7, #20
 8014814:	46bd      	mov	sp, r7
 8014816:	f85d 7b04 	ldr.w	r7, [sp], #4
 801481a:	4770      	bx	lr

0801481c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801481c:	b580      	push	{r7, lr}
 801481e:	b084      	sub	sp, #16
 8014820:	af00      	add	r7, sp, #0
 8014822:	6078      	str	r0, [r7, #4]
 8014824:	460b      	mov	r3, r1
 8014826:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014828:	2300      	movs	r3, #0
 801482a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801482c:	2300      	movs	r3, #0
 801482e:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8014830:	687b      	ldr	r3, [r7, #4]
 8014832:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8014836:	78fa      	ldrb	r2, [r7, #3]
 8014838:	4611      	mov	r1, r2
 801483a:	4618      	mov	r0, r3
 801483c:	f7f3 fcc0 	bl	80081c0 <HAL_PCD_SetAddress>
 8014840:	4603      	mov	r3, r0
 8014842:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 8014844:	7bbb      	ldrb	r3, [r7, #14]
 8014846:	2b03      	cmp	r3, #3
 8014848:	d816      	bhi.n	8014878 <USBD_LL_SetUSBAddress+0x5c>
 801484a:	a201      	add	r2, pc, #4	; (adr r2, 8014850 <USBD_LL_SetUSBAddress+0x34>)
 801484c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014850:	08014861 	.word	0x08014861
 8014854:	08014867 	.word	0x08014867
 8014858:	0801486d 	.word	0x0801486d
 801485c:	08014873 	.word	0x08014873
    case HAL_OK :
      usb_status = USBD_OK;
 8014860:	2300      	movs	r3, #0
 8014862:	73fb      	strb	r3, [r7, #15]
    break;
 8014864:	e00b      	b.n	801487e <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014866:	2302      	movs	r3, #2
 8014868:	73fb      	strb	r3, [r7, #15]
    break;
 801486a:	e008      	b.n	801487e <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801486c:	2301      	movs	r3, #1
 801486e:	73fb      	strb	r3, [r7, #15]
    break;
 8014870:	e005      	b.n	801487e <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014872:	2302      	movs	r3, #2
 8014874:	73fb      	strb	r3, [r7, #15]
    break;
 8014876:	e002      	b.n	801487e <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8014878:	2302      	movs	r3, #2
 801487a:	73fb      	strb	r3, [r7, #15]
    break;
 801487c:	bf00      	nop
  }
  return usb_status;  
 801487e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014880:	4618      	mov	r0, r3
 8014882:	3710      	adds	r7, #16
 8014884:	46bd      	mov	sp, r7
 8014886:	bd80      	pop	{r7, pc}

08014888 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8014888:	b580      	push	{r7, lr}
 801488a:	b086      	sub	sp, #24
 801488c:	af00      	add	r7, sp, #0
 801488e:	60f8      	str	r0, [r7, #12]
 8014890:	607a      	str	r2, [r7, #4]
 8014892:	461a      	mov	r2, r3
 8014894:	460b      	mov	r3, r1
 8014896:	72fb      	strb	r3, [r7, #11]
 8014898:	4613      	mov	r3, r2
 801489a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801489c:	2300      	movs	r3, #0
 801489e:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80148a0:	2300      	movs	r3, #0
 80148a2:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80148a4:	68fb      	ldr	r3, [r7, #12]
 80148a6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80148aa:	893b      	ldrh	r3, [r7, #8]
 80148ac:	7af9      	ldrb	r1, [r7, #11]
 80148ae:	687a      	ldr	r2, [r7, #4]
 80148b0:	f7f3 fdb3 	bl	800841a <HAL_PCD_EP_Transmit>
 80148b4:	4603      	mov	r3, r0
 80148b6:	75bb      	strb	r3, [r7, #22]
     
  switch (hal_status) {
 80148b8:	7dbb      	ldrb	r3, [r7, #22]
 80148ba:	2b03      	cmp	r3, #3
 80148bc:	d816      	bhi.n	80148ec <USBD_LL_Transmit+0x64>
 80148be:	a201      	add	r2, pc, #4	; (adr r2, 80148c4 <USBD_LL_Transmit+0x3c>)
 80148c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80148c4:	080148d5 	.word	0x080148d5
 80148c8:	080148db 	.word	0x080148db
 80148cc:	080148e1 	.word	0x080148e1
 80148d0:	080148e7 	.word	0x080148e7
    case HAL_OK :
      usb_status = USBD_OK;
 80148d4:	2300      	movs	r3, #0
 80148d6:	75fb      	strb	r3, [r7, #23]
    break;
 80148d8:	e00b      	b.n	80148f2 <USBD_LL_Transmit+0x6a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80148da:	2302      	movs	r3, #2
 80148dc:	75fb      	strb	r3, [r7, #23]
    break;
 80148de:	e008      	b.n	80148f2 <USBD_LL_Transmit+0x6a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80148e0:	2301      	movs	r3, #1
 80148e2:	75fb      	strb	r3, [r7, #23]
    break;
 80148e4:	e005      	b.n	80148f2 <USBD_LL_Transmit+0x6a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80148e6:	2302      	movs	r3, #2
 80148e8:	75fb      	strb	r3, [r7, #23]
    break;
 80148ea:	e002      	b.n	80148f2 <USBD_LL_Transmit+0x6a>
    default :
      usb_status = USBD_FAIL;
 80148ec:	2302      	movs	r3, #2
 80148ee:	75fb      	strb	r3, [r7, #23]
    break;
 80148f0:	bf00      	nop
  }
  return usb_status;    
 80148f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80148f4:	4618      	mov	r0, r3
 80148f6:	3718      	adds	r7, #24
 80148f8:	46bd      	mov	sp, r7
 80148fa:	bd80      	pop	{r7, pc}

080148fc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80148fc:	b580      	push	{r7, lr}
 80148fe:	b086      	sub	sp, #24
 8014900:	af00      	add	r7, sp, #0
 8014902:	60f8      	str	r0, [r7, #12]
 8014904:	607a      	str	r2, [r7, #4]
 8014906:	461a      	mov	r2, r3
 8014908:	460b      	mov	r3, r1
 801490a:	72fb      	strb	r3, [r7, #11]
 801490c:	4613      	mov	r3, r2
 801490e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014910:	2300      	movs	r3, #0
 8014912:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014914:	2300      	movs	r3, #0
 8014916:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8014918:	68fb      	ldr	r3, [r7, #12]
 801491a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 801491e:	893b      	ldrh	r3, [r7, #8]
 8014920:	7af9      	ldrb	r1, [r7, #11]
 8014922:	687a      	ldr	r2, [r7, #4]
 8014924:	f7f3 fd23 	bl	800836e <HAL_PCD_EP_Receive>
 8014928:	4603      	mov	r3, r0
 801492a:	75bb      	strb	r3, [r7, #22]
     
  switch (hal_status) {
 801492c:	7dbb      	ldrb	r3, [r7, #22]
 801492e:	2b03      	cmp	r3, #3
 8014930:	d816      	bhi.n	8014960 <USBD_LL_PrepareReceive+0x64>
 8014932:	a201      	add	r2, pc, #4	; (adr r2, 8014938 <USBD_LL_PrepareReceive+0x3c>)
 8014934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014938:	08014949 	.word	0x08014949
 801493c:	0801494f 	.word	0x0801494f
 8014940:	08014955 	.word	0x08014955
 8014944:	0801495b 	.word	0x0801495b
    case HAL_OK :
      usb_status = USBD_OK;
 8014948:	2300      	movs	r3, #0
 801494a:	75fb      	strb	r3, [r7, #23]
    break;
 801494c:	e00b      	b.n	8014966 <USBD_LL_PrepareReceive+0x6a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801494e:	2302      	movs	r3, #2
 8014950:	75fb      	strb	r3, [r7, #23]
    break;
 8014952:	e008      	b.n	8014966 <USBD_LL_PrepareReceive+0x6a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014954:	2301      	movs	r3, #1
 8014956:	75fb      	strb	r3, [r7, #23]
    break;
 8014958:	e005      	b.n	8014966 <USBD_LL_PrepareReceive+0x6a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801495a:	2302      	movs	r3, #2
 801495c:	75fb      	strb	r3, [r7, #23]
    break;
 801495e:	e002      	b.n	8014966 <USBD_LL_PrepareReceive+0x6a>
    default :
      usb_status = USBD_FAIL;
 8014960:	2302      	movs	r3, #2
 8014962:	75fb      	strb	r3, [r7, #23]
    break;
 8014964:	bf00      	nop
  }
  return usb_status; 
 8014966:	7dfb      	ldrb	r3, [r7, #23]
}
 8014968:	4618      	mov	r0, r3
 801496a:	3718      	adds	r7, #24
 801496c:	46bd      	mov	sp, r7
 801496e:	bd80      	pop	{r7, pc}

08014970 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014970:	b580      	push	{r7, lr}
 8014972:	b082      	sub	sp, #8
 8014974:	af00      	add	r7, sp, #0
 8014976:	6078      	str	r0, [r7, #4]
 8014978:	460b      	mov	r3, r1
 801497a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801497c:	687b      	ldr	r3, [r7, #4]
 801497e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8014982:	78fa      	ldrb	r2, [r7, #3]
 8014984:	4611      	mov	r1, r2
 8014986:	4618      	mov	r0, r3
 8014988:	f7f3 fd2f 	bl	80083ea <HAL_PCD_EP_GetRxCount>
 801498c:	4603      	mov	r3, r0
}
 801498e:	4618      	mov	r0, r3
 8014990:	3708      	adds	r7, #8
 8014992:	46bd      	mov	sp, r7
 8014994:	bd80      	pop	{r7, pc}
	...

08014998 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8014998:	b580      	push	{r7, lr}
 801499a:	b082      	sub	sp, #8
 801499c:	af00      	add	r7, sp, #0
 801499e:	6078      	str	r0, [r7, #4]
 80149a0:	460b      	mov	r3, r1
 80149a2:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 80149a4:	78fb      	ldrb	r3, [r7, #3]
 80149a6:	2b00      	cmp	r3, #0
 80149a8:	d002      	beq.n	80149b0 <HAL_PCDEx_LPM_Callback+0x18>
 80149aa:	2b01      	cmp	r3, #1
 80149ac:	d01f      	beq.n	80149ee <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;   
  }
}
 80149ae:	e03b      	b.n	8014a28 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 80149b0:	687b      	ldr	r3, [r7, #4]
 80149b2:	6a1b      	ldr	r3, [r3, #32]
 80149b4:	2b00      	cmp	r3, #0
 80149b6:	d007      	beq.n	80149c8 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80149b8:	f000 f854 	bl	8014a64 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80149bc:	4b1c      	ldr	r3, [pc, #112]	; (8014a30 <HAL_PCDEx_LPM_Callback+0x98>)
 80149be:	691b      	ldr	r3, [r3, #16]
 80149c0:	4a1b      	ldr	r2, [pc, #108]	; (8014a30 <HAL_PCDEx_LPM_Callback+0x98>)
 80149c2:	f023 0306 	bic.w	r3, r3, #6
 80149c6:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80149c8:	687b      	ldr	r3, [r7, #4]
 80149ca:	681b      	ldr	r3, [r3, #0]
 80149cc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80149d0:	681b      	ldr	r3, [r3, #0]
 80149d2:	687a      	ldr	r2, [r7, #4]
 80149d4:	6812      	ldr	r2, [r2, #0]
 80149d6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80149da:	f023 0301 	bic.w	r3, r3, #1
 80149de:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 80149e0:	687b      	ldr	r3, [r7, #4]
 80149e2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80149e6:	4618      	mov	r0, r3
 80149e8:	f7fb fa5c 	bl	800fea4 <USBD_LL_Resume>
    break;
 80149ec:	e01c      	b.n	8014a28 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80149ee:	687b      	ldr	r3, [r7, #4]
 80149f0:	681b      	ldr	r3, [r3, #0]
 80149f2:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80149f6:	681b      	ldr	r3, [r3, #0]
 80149f8:	687a      	ldr	r2, [r7, #4]
 80149fa:	6812      	ldr	r2, [r2, #0]
 80149fc:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8014a00:	f043 0301 	orr.w	r3, r3, #1
 8014a04:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8014a06:	687b      	ldr	r3, [r7, #4]
 8014a08:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8014a0c:	4618      	mov	r0, r3
 8014a0e:	f7fb fa34 	bl	800fe7a <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8014a12:	687b      	ldr	r3, [r7, #4]
 8014a14:	6a1b      	ldr	r3, [r3, #32]
 8014a16:	2b00      	cmp	r3, #0
 8014a18:	d005      	beq.n	8014a26 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014a1a:	4b05      	ldr	r3, [pc, #20]	; (8014a30 <HAL_PCDEx_LPM_Callback+0x98>)
 8014a1c:	691b      	ldr	r3, [r3, #16]
 8014a1e:	4a04      	ldr	r2, [pc, #16]	; (8014a30 <HAL_PCDEx_LPM_Callback+0x98>)
 8014a20:	f043 0306 	orr.w	r3, r3, #6
 8014a24:	6113      	str	r3, [r2, #16]
    break;   
 8014a26:	bf00      	nop
}
 8014a28:	bf00      	nop
 8014a2a:	3708      	adds	r7, #8
 8014a2c:	46bd      	mov	sp, r7
 8014a2e:	bd80      	pop	{r7, pc}
 8014a30:	e000ed00 	.word	0xe000ed00

08014a34 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8014a34:	b480      	push	{r7}
 8014a36:	b083      	sub	sp, #12
 8014a38:	af00      	add	r7, sp, #0
 8014a3a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8014a3c:	4b03      	ldr	r3, [pc, #12]	; (8014a4c <USBD_static_malloc+0x18>)
}
 8014a3e:	4618      	mov	r0, r3
 8014a40:	370c      	adds	r7, #12
 8014a42:	46bd      	mov	sp, r7
 8014a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a48:	4770      	bx	lr
 8014a4a:	bf00      	nop
 8014a4c:	2000d4d4 	.word	0x2000d4d4

08014a50 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8014a50:	b480      	push	{r7}
 8014a52:	b083      	sub	sp, #12
 8014a54:	af00      	add	r7, sp, #0
 8014a56:	6078      	str	r0, [r7, #4]

}
 8014a58:	bf00      	nop
 8014a5a:	370c      	adds	r7, #12
 8014a5c:	46bd      	mov	sp, r7
 8014a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a62:	4770      	bx	lr

08014a64 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8014a64:	b580      	push	{r7, lr}
 8014a66:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8014a68:	f7ee f89e 	bl	8002ba8 <SystemClock_Config>
}
 8014a6c:	bf00      	nop
 8014a6e:	bd80      	pop	{r7, pc}

08014a70 <__assert_func>:
 8014a70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014a72:	461c      	mov	r4, r3
 8014a74:	4b09      	ldr	r3, [pc, #36]	; (8014a9c <__assert_func+0x2c>)
 8014a76:	681b      	ldr	r3, [r3, #0]
 8014a78:	4605      	mov	r5, r0
 8014a7a:	68d8      	ldr	r0, [r3, #12]
 8014a7c:	b152      	cbz	r2, 8014a94 <__assert_func+0x24>
 8014a7e:	4b08      	ldr	r3, [pc, #32]	; (8014aa0 <__assert_func+0x30>)
 8014a80:	9100      	str	r1, [sp, #0]
 8014a82:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8014a86:	4907      	ldr	r1, [pc, #28]	; (8014aa4 <__assert_func+0x34>)
 8014a88:	462b      	mov	r3, r5
 8014a8a:	4622      	mov	r2, r4
 8014a8c:	f000 f818 	bl	8014ac0 <fiprintf>
 8014a90:	f000 fdec 	bl	801566c <abort>
 8014a94:	4b04      	ldr	r3, [pc, #16]	; (8014aa8 <__assert_func+0x38>)
 8014a96:	461a      	mov	r2, r3
 8014a98:	e7f2      	b.n	8014a80 <__assert_func+0x10>
 8014a9a:	bf00      	nop
 8014a9c:	200001e8 	.word	0x200001e8
 8014aa0:	08017eb0 	.word	0x08017eb0
 8014aa4:	08017ebd 	.word	0x08017ebd
 8014aa8:	08017eeb 	.word	0x08017eeb

08014aac <atoi>:
 8014aac:	220a      	movs	r2, #10
 8014aae:	2100      	movs	r1, #0
 8014ab0:	f000 bd06 	b.w	80154c0 <strtol>

08014ab4 <__errno>:
 8014ab4:	4b01      	ldr	r3, [pc, #4]	; (8014abc <__errno+0x8>)
 8014ab6:	6818      	ldr	r0, [r3, #0]
 8014ab8:	4770      	bx	lr
 8014aba:	bf00      	nop
 8014abc:	200001e8 	.word	0x200001e8

08014ac0 <fiprintf>:
 8014ac0:	b40e      	push	{r1, r2, r3}
 8014ac2:	b503      	push	{r0, r1, lr}
 8014ac4:	4601      	mov	r1, r0
 8014ac6:	ab03      	add	r3, sp, #12
 8014ac8:	4805      	ldr	r0, [pc, #20]	; (8014ae0 <fiprintf+0x20>)
 8014aca:	f853 2b04 	ldr.w	r2, [r3], #4
 8014ace:	6800      	ldr	r0, [r0, #0]
 8014ad0:	9301      	str	r3, [sp, #4]
 8014ad2:	f000 f911 	bl	8014cf8 <_vfiprintf_r>
 8014ad6:	b002      	add	sp, #8
 8014ad8:	f85d eb04 	ldr.w	lr, [sp], #4
 8014adc:	b003      	add	sp, #12
 8014ade:	4770      	bx	lr
 8014ae0:	200001e8 	.word	0x200001e8

08014ae4 <__libc_init_array>:
 8014ae4:	b570      	push	{r4, r5, r6, lr}
 8014ae6:	4e0d      	ldr	r6, [pc, #52]	; (8014b1c <__libc_init_array+0x38>)
 8014ae8:	4c0d      	ldr	r4, [pc, #52]	; (8014b20 <__libc_init_array+0x3c>)
 8014aea:	1ba4      	subs	r4, r4, r6
 8014aec:	10a4      	asrs	r4, r4, #2
 8014aee:	2500      	movs	r5, #0
 8014af0:	42a5      	cmp	r5, r4
 8014af2:	d109      	bne.n	8014b08 <__libc_init_array+0x24>
 8014af4:	4e0b      	ldr	r6, [pc, #44]	; (8014b24 <__libc_init_array+0x40>)
 8014af6:	4c0c      	ldr	r4, [pc, #48]	; (8014b28 <__libc_init_array+0x44>)
 8014af8:	f002 ffda 	bl	8017ab0 <_init>
 8014afc:	1ba4      	subs	r4, r4, r6
 8014afe:	10a4      	asrs	r4, r4, #2
 8014b00:	2500      	movs	r5, #0
 8014b02:	42a5      	cmp	r5, r4
 8014b04:	d105      	bne.n	8014b12 <__libc_init_array+0x2e>
 8014b06:	bd70      	pop	{r4, r5, r6, pc}
 8014b08:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8014b0c:	4798      	blx	r3
 8014b0e:	3501      	adds	r5, #1
 8014b10:	e7ee      	b.n	8014af0 <__libc_init_array+0xc>
 8014b12:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8014b16:	4798      	blx	r3
 8014b18:	3501      	adds	r5, #1
 8014b1a:	e7f2      	b.n	8014b02 <__libc_init_array+0x1e>
 8014b1c:	08018100 	.word	0x08018100
 8014b20:	08018100 	.word	0x08018100
 8014b24:	08018100 	.word	0x08018100
 8014b28:	08018104 	.word	0x08018104

08014b2c <memcpy>:
 8014b2c:	b510      	push	{r4, lr}
 8014b2e:	1e43      	subs	r3, r0, #1
 8014b30:	440a      	add	r2, r1
 8014b32:	4291      	cmp	r1, r2
 8014b34:	d100      	bne.n	8014b38 <memcpy+0xc>
 8014b36:	bd10      	pop	{r4, pc}
 8014b38:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014b3c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014b40:	e7f7      	b.n	8014b32 <memcpy+0x6>

08014b42 <memset>:
 8014b42:	4402      	add	r2, r0
 8014b44:	4603      	mov	r3, r0
 8014b46:	4293      	cmp	r3, r2
 8014b48:	d100      	bne.n	8014b4c <memset+0xa>
 8014b4a:	4770      	bx	lr
 8014b4c:	f803 1b01 	strb.w	r1, [r3], #1
 8014b50:	e7f9      	b.n	8014b46 <memset+0x4>
	...

08014b54 <_free_r>:
 8014b54:	b538      	push	{r3, r4, r5, lr}
 8014b56:	4605      	mov	r5, r0
 8014b58:	2900      	cmp	r1, #0
 8014b5a:	d045      	beq.n	8014be8 <_free_r+0x94>
 8014b5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014b60:	1f0c      	subs	r4, r1, #4
 8014b62:	2b00      	cmp	r3, #0
 8014b64:	bfb8      	it	lt
 8014b66:	18e4      	addlt	r4, r4, r3
 8014b68:	f000 ff95 	bl	8015a96 <__malloc_lock>
 8014b6c:	4a1f      	ldr	r2, [pc, #124]	; (8014bec <_free_r+0x98>)
 8014b6e:	6813      	ldr	r3, [r2, #0]
 8014b70:	4610      	mov	r0, r2
 8014b72:	b933      	cbnz	r3, 8014b82 <_free_r+0x2e>
 8014b74:	6063      	str	r3, [r4, #4]
 8014b76:	6014      	str	r4, [r2, #0]
 8014b78:	4628      	mov	r0, r5
 8014b7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014b7e:	f000 bf8b 	b.w	8015a98 <__malloc_unlock>
 8014b82:	42a3      	cmp	r3, r4
 8014b84:	d90c      	bls.n	8014ba0 <_free_r+0x4c>
 8014b86:	6821      	ldr	r1, [r4, #0]
 8014b88:	1862      	adds	r2, r4, r1
 8014b8a:	4293      	cmp	r3, r2
 8014b8c:	bf04      	itt	eq
 8014b8e:	681a      	ldreq	r2, [r3, #0]
 8014b90:	685b      	ldreq	r3, [r3, #4]
 8014b92:	6063      	str	r3, [r4, #4]
 8014b94:	bf04      	itt	eq
 8014b96:	1852      	addeq	r2, r2, r1
 8014b98:	6022      	streq	r2, [r4, #0]
 8014b9a:	6004      	str	r4, [r0, #0]
 8014b9c:	e7ec      	b.n	8014b78 <_free_r+0x24>
 8014b9e:	4613      	mov	r3, r2
 8014ba0:	685a      	ldr	r2, [r3, #4]
 8014ba2:	b10a      	cbz	r2, 8014ba8 <_free_r+0x54>
 8014ba4:	42a2      	cmp	r2, r4
 8014ba6:	d9fa      	bls.n	8014b9e <_free_r+0x4a>
 8014ba8:	6819      	ldr	r1, [r3, #0]
 8014baa:	1858      	adds	r0, r3, r1
 8014bac:	42a0      	cmp	r0, r4
 8014bae:	d10b      	bne.n	8014bc8 <_free_r+0x74>
 8014bb0:	6820      	ldr	r0, [r4, #0]
 8014bb2:	4401      	add	r1, r0
 8014bb4:	1858      	adds	r0, r3, r1
 8014bb6:	4282      	cmp	r2, r0
 8014bb8:	6019      	str	r1, [r3, #0]
 8014bba:	d1dd      	bne.n	8014b78 <_free_r+0x24>
 8014bbc:	6810      	ldr	r0, [r2, #0]
 8014bbe:	6852      	ldr	r2, [r2, #4]
 8014bc0:	605a      	str	r2, [r3, #4]
 8014bc2:	4401      	add	r1, r0
 8014bc4:	6019      	str	r1, [r3, #0]
 8014bc6:	e7d7      	b.n	8014b78 <_free_r+0x24>
 8014bc8:	d902      	bls.n	8014bd0 <_free_r+0x7c>
 8014bca:	230c      	movs	r3, #12
 8014bcc:	602b      	str	r3, [r5, #0]
 8014bce:	e7d3      	b.n	8014b78 <_free_r+0x24>
 8014bd0:	6820      	ldr	r0, [r4, #0]
 8014bd2:	1821      	adds	r1, r4, r0
 8014bd4:	428a      	cmp	r2, r1
 8014bd6:	bf04      	itt	eq
 8014bd8:	6811      	ldreq	r1, [r2, #0]
 8014bda:	6852      	ldreq	r2, [r2, #4]
 8014bdc:	6062      	str	r2, [r4, #4]
 8014bde:	bf04      	itt	eq
 8014be0:	1809      	addeq	r1, r1, r0
 8014be2:	6021      	streq	r1, [r4, #0]
 8014be4:	605c      	str	r4, [r3, #4]
 8014be6:	e7c7      	b.n	8014b78 <_free_r+0x24>
 8014be8:	bd38      	pop	{r3, r4, r5, pc}
 8014bea:	bf00      	nop
 8014bec:	2000d6f4 	.word	0x2000d6f4

08014bf0 <_malloc_r>:
 8014bf0:	b570      	push	{r4, r5, r6, lr}
 8014bf2:	1ccd      	adds	r5, r1, #3
 8014bf4:	f025 0503 	bic.w	r5, r5, #3
 8014bf8:	3508      	adds	r5, #8
 8014bfa:	2d0c      	cmp	r5, #12
 8014bfc:	bf38      	it	cc
 8014bfe:	250c      	movcc	r5, #12
 8014c00:	2d00      	cmp	r5, #0
 8014c02:	4606      	mov	r6, r0
 8014c04:	db01      	blt.n	8014c0a <_malloc_r+0x1a>
 8014c06:	42a9      	cmp	r1, r5
 8014c08:	d903      	bls.n	8014c12 <_malloc_r+0x22>
 8014c0a:	230c      	movs	r3, #12
 8014c0c:	6033      	str	r3, [r6, #0]
 8014c0e:	2000      	movs	r0, #0
 8014c10:	bd70      	pop	{r4, r5, r6, pc}
 8014c12:	f000 ff40 	bl	8015a96 <__malloc_lock>
 8014c16:	4a21      	ldr	r2, [pc, #132]	; (8014c9c <_malloc_r+0xac>)
 8014c18:	6814      	ldr	r4, [r2, #0]
 8014c1a:	4621      	mov	r1, r4
 8014c1c:	b991      	cbnz	r1, 8014c44 <_malloc_r+0x54>
 8014c1e:	4c20      	ldr	r4, [pc, #128]	; (8014ca0 <_malloc_r+0xb0>)
 8014c20:	6823      	ldr	r3, [r4, #0]
 8014c22:	b91b      	cbnz	r3, 8014c2c <_malloc_r+0x3c>
 8014c24:	4630      	mov	r0, r6
 8014c26:	f000 fb7d 	bl	8015324 <_sbrk_r>
 8014c2a:	6020      	str	r0, [r4, #0]
 8014c2c:	4629      	mov	r1, r5
 8014c2e:	4630      	mov	r0, r6
 8014c30:	f000 fb78 	bl	8015324 <_sbrk_r>
 8014c34:	1c43      	adds	r3, r0, #1
 8014c36:	d124      	bne.n	8014c82 <_malloc_r+0x92>
 8014c38:	230c      	movs	r3, #12
 8014c3a:	6033      	str	r3, [r6, #0]
 8014c3c:	4630      	mov	r0, r6
 8014c3e:	f000 ff2b 	bl	8015a98 <__malloc_unlock>
 8014c42:	e7e4      	b.n	8014c0e <_malloc_r+0x1e>
 8014c44:	680b      	ldr	r3, [r1, #0]
 8014c46:	1b5b      	subs	r3, r3, r5
 8014c48:	d418      	bmi.n	8014c7c <_malloc_r+0x8c>
 8014c4a:	2b0b      	cmp	r3, #11
 8014c4c:	d90f      	bls.n	8014c6e <_malloc_r+0x7e>
 8014c4e:	600b      	str	r3, [r1, #0]
 8014c50:	50cd      	str	r5, [r1, r3]
 8014c52:	18cc      	adds	r4, r1, r3
 8014c54:	4630      	mov	r0, r6
 8014c56:	f000 ff1f 	bl	8015a98 <__malloc_unlock>
 8014c5a:	f104 000b 	add.w	r0, r4, #11
 8014c5e:	1d23      	adds	r3, r4, #4
 8014c60:	f020 0007 	bic.w	r0, r0, #7
 8014c64:	1ac3      	subs	r3, r0, r3
 8014c66:	d0d3      	beq.n	8014c10 <_malloc_r+0x20>
 8014c68:	425a      	negs	r2, r3
 8014c6a:	50e2      	str	r2, [r4, r3]
 8014c6c:	e7d0      	b.n	8014c10 <_malloc_r+0x20>
 8014c6e:	428c      	cmp	r4, r1
 8014c70:	684b      	ldr	r3, [r1, #4]
 8014c72:	bf16      	itet	ne
 8014c74:	6063      	strne	r3, [r4, #4]
 8014c76:	6013      	streq	r3, [r2, #0]
 8014c78:	460c      	movne	r4, r1
 8014c7a:	e7eb      	b.n	8014c54 <_malloc_r+0x64>
 8014c7c:	460c      	mov	r4, r1
 8014c7e:	6849      	ldr	r1, [r1, #4]
 8014c80:	e7cc      	b.n	8014c1c <_malloc_r+0x2c>
 8014c82:	1cc4      	adds	r4, r0, #3
 8014c84:	f024 0403 	bic.w	r4, r4, #3
 8014c88:	42a0      	cmp	r0, r4
 8014c8a:	d005      	beq.n	8014c98 <_malloc_r+0xa8>
 8014c8c:	1a21      	subs	r1, r4, r0
 8014c8e:	4630      	mov	r0, r6
 8014c90:	f000 fb48 	bl	8015324 <_sbrk_r>
 8014c94:	3001      	adds	r0, #1
 8014c96:	d0cf      	beq.n	8014c38 <_malloc_r+0x48>
 8014c98:	6025      	str	r5, [r4, #0]
 8014c9a:	e7db      	b.n	8014c54 <_malloc_r+0x64>
 8014c9c:	2000d6f4 	.word	0x2000d6f4
 8014ca0:	2000d6f8 	.word	0x2000d6f8

08014ca4 <__sfputc_r>:
 8014ca4:	6893      	ldr	r3, [r2, #8]
 8014ca6:	3b01      	subs	r3, #1
 8014ca8:	2b00      	cmp	r3, #0
 8014caa:	b410      	push	{r4}
 8014cac:	6093      	str	r3, [r2, #8]
 8014cae:	da08      	bge.n	8014cc2 <__sfputc_r+0x1e>
 8014cb0:	6994      	ldr	r4, [r2, #24]
 8014cb2:	42a3      	cmp	r3, r4
 8014cb4:	db01      	blt.n	8014cba <__sfputc_r+0x16>
 8014cb6:	290a      	cmp	r1, #10
 8014cb8:	d103      	bne.n	8014cc2 <__sfputc_r+0x1e>
 8014cba:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014cbe:	f000 bc15 	b.w	80154ec <__swbuf_r>
 8014cc2:	6813      	ldr	r3, [r2, #0]
 8014cc4:	1c58      	adds	r0, r3, #1
 8014cc6:	6010      	str	r0, [r2, #0]
 8014cc8:	7019      	strb	r1, [r3, #0]
 8014cca:	4608      	mov	r0, r1
 8014ccc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014cd0:	4770      	bx	lr

08014cd2 <__sfputs_r>:
 8014cd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014cd4:	4606      	mov	r6, r0
 8014cd6:	460f      	mov	r7, r1
 8014cd8:	4614      	mov	r4, r2
 8014cda:	18d5      	adds	r5, r2, r3
 8014cdc:	42ac      	cmp	r4, r5
 8014cde:	d101      	bne.n	8014ce4 <__sfputs_r+0x12>
 8014ce0:	2000      	movs	r0, #0
 8014ce2:	e007      	b.n	8014cf4 <__sfputs_r+0x22>
 8014ce4:	463a      	mov	r2, r7
 8014ce6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014cea:	4630      	mov	r0, r6
 8014cec:	f7ff ffda 	bl	8014ca4 <__sfputc_r>
 8014cf0:	1c43      	adds	r3, r0, #1
 8014cf2:	d1f3      	bne.n	8014cdc <__sfputs_r+0xa>
 8014cf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014cf8 <_vfiprintf_r>:
 8014cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014cfc:	460c      	mov	r4, r1
 8014cfe:	b09d      	sub	sp, #116	; 0x74
 8014d00:	4617      	mov	r7, r2
 8014d02:	461d      	mov	r5, r3
 8014d04:	4606      	mov	r6, r0
 8014d06:	b118      	cbz	r0, 8014d10 <_vfiprintf_r+0x18>
 8014d08:	6983      	ldr	r3, [r0, #24]
 8014d0a:	b90b      	cbnz	r3, 8014d10 <_vfiprintf_r+0x18>
 8014d0c:	f000 fda6 	bl	801585c <__sinit>
 8014d10:	4b7c      	ldr	r3, [pc, #496]	; (8014f04 <_vfiprintf_r+0x20c>)
 8014d12:	429c      	cmp	r4, r3
 8014d14:	d158      	bne.n	8014dc8 <_vfiprintf_r+0xd0>
 8014d16:	6874      	ldr	r4, [r6, #4]
 8014d18:	89a3      	ldrh	r3, [r4, #12]
 8014d1a:	0718      	lsls	r0, r3, #28
 8014d1c:	d55e      	bpl.n	8014ddc <_vfiprintf_r+0xe4>
 8014d1e:	6923      	ldr	r3, [r4, #16]
 8014d20:	2b00      	cmp	r3, #0
 8014d22:	d05b      	beq.n	8014ddc <_vfiprintf_r+0xe4>
 8014d24:	2300      	movs	r3, #0
 8014d26:	9309      	str	r3, [sp, #36]	; 0x24
 8014d28:	2320      	movs	r3, #32
 8014d2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014d2e:	2330      	movs	r3, #48	; 0x30
 8014d30:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014d34:	9503      	str	r5, [sp, #12]
 8014d36:	f04f 0b01 	mov.w	fp, #1
 8014d3a:	46b8      	mov	r8, r7
 8014d3c:	4645      	mov	r5, r8
 8014d3e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8014d42:	b10b      	cbz	r3, 8014d48 <_vfiprintf_r+0x50>
 8014d44:	2b25      	cmp	r3, #37	; 0x25
 8014d46:	d154      	bne.n	8014df2 <_vfiprintf_r+0xfa>
 8014d48:	ebb8 0a07 	subs.w	sl, r8, r7
 8014d4c:	d00b      	beq.n	8014d66 <_vfiprintf_r+0x6e>
 8014d4e:	4653      	mov	r3, sl
 8014d50:	463a      	mov	r2, r7
 8014d52:	4621      	mov	r1, r4
 8014d54:	4630      	mov	r0, r6
 8014d56:	f7ff ffbc 	bl	8014cd2 <__sfputs_r>
 8014d5a:	3001      	adds	r0, #1
 8014d5c:	f000 80c2 	beq.w	8014ee4 <_vfiprintf_r+0x1ec>
 8014d60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014d62:	4453      	add	r3, sl
 8014d64:	9309      	str	r3, [sp, #36]	; 0x24
 8014d66:	f898 3000 	ldrb.w	r3, [r8]
 8014d6a:	2b00      	cmp	r3, #0
 8014d6c:	f000 80ba 	beq.w	8014ee4 <_vfiprintf_r+0x1ec>
 8014d70:	2300      	movs	r3, #0
 8014d72:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014d76:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014d7a:	9304      	str	r3, [sp, #16]
 8014d7c:	9307      	str	r3, [sp, #28]
 8014d7e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014d82:	931a      	str	r3, [sp, #104]	; 0x68
 8014d84:	46a8      	mov	r8, r5
 8014d86:	2205      	movs	r2, #5
 8014d88:	f818 1b01 	ldrb.w	r1, [r8], #1
 8014d8c:	485e      	ldr	r0, [pc, #376]	; (8014f08 <_vfiprintf_r+0x210>)
 8014d8e:	f7eb fa37 	bl	8000200 <memchr>
 8014d92:	9b04      	ldr	r3, [sp, #16]
 8014d94:	bb78      	cbnz	r0, 8014df6 <_vfiprintf_r+0xfe>
 8014d96:	06d9      	lsls	r1, r3, #27
 8014d98:	bf44      	itt	mi
 8014d9a:	2220      	movmi	r2, #32
 8014d9c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8014da0:	071a      	lsls	r2, r3, #28
 8014da2:	bf44      	itt	mi
 8014da4:	222b      	movmi	r2, #43	; 0x2b
 8014da6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8014daa:	782a      	ldrb	r2, [r5, #0]
 8014dac:	2a2a      	cmp	r2, #42	; 0x2a
 8014dae:	d02a      	beq.n	8014e06 <_vfiprintf_r+0x10e>
 8014db0:	9a07      	ldr	r2, [sp, #28]
 8014db2:	46a8      	mov	r8, r5
 8014db4:	2000      	movs	r0, #0
 8014db6:	250a      	movs	r5, #10
 8014db8:	4641      	mov	r1, r8
 8014dba:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014dbe:	3b30      	subs	r3, #48	; 0x30
 8014dc0:	2b09      	cmp	r3, #9
 8014dc2:	d969      	bls.n	8014e98 <_vfiprintf_r+0x1a0>
 8014dc4:	b360      	cbz	r0, 8014e20 <_vfiprintf_r+0x128>
 8014dc6:	e024      	b.n	8014e12 <_vfiprintf_r+0x11a>
 8014dc8:	4b50      	ldr	r3, [pc, #320]	; (8014f0c <_vfiprintf_r+0x214>)
 8014dca:	429c      	cmp	r4, r3
 8014dcc:	d101      	bne.n	8014dd2 <_vfiprintf_r+0xda>
 8014dce:	68b4      	ldr	r4, [r6, #8]
 8014dd0:	e7a2      	b.n	8014d18 <_vfiprintf_r+0x20>
 8014dd2:	4b4f      	ldr	r3, [pc, #316]	; (8014f10 <_vfiprintf_r+0x218>)
 8014dd4:	429c      	cmp	r4, r3
 8014dd6:	bf08      	it	eq
 8014dd8:	68f4      	ldreq	r4, [r6, #12]
 8014dda:	e79d      	b.n	8014d18 <_vfiprintf_r+0x20>
 8014ddc:	4621      	mov	r1, r4
 8014dde:	4630      	mov	r0, r6
 8014de0:	f000 fbd6 	bl	8015590 <__swsetup_r>
 8014de4:	2800      	cmp	r0, #0
 8014de6:	d09d      	beq.n	8014d24 <_vfiprintf_r+0x2c>
 8014de8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014dec:	b01d      	add	sp, #116	; 0x74
 8014dee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014df2:	46a8      	mov	r8, r5
 8014df4:	e7a2      	b.n	8014d3c <_vfiprintf_r+0x44>
 8014df6:	4a44      	ldr	r2, [pc, #272]	; (8014f08 <_vfiprintf_r+0x210>)
 8014df8:	1a80      	subs	r0, r0, r2
 8014dfa:	fa0b f000 	lsl.w	r0, fp, r0
 8014dfe:	4318      	orrs	r0, r3
 8014e00:	9004      	str	r0, [sp, #16]
 8014e02:	4645      	mov	r5, r8
 8014e04:	e7be      	b.n	8014d84 <_vfiprintf_r+0x8c>
 8014e06:	9a03      	ldr	r2, [sp, #12]
 8014e08:	1d11      	adds	r1, r2, #4
 8014e0a:	6812      	ldr	r2, [r2, #0]
 8014e0c:	9103      	str	r1, [sp, #12]
 8014e0e:	2a00      	cmp	r2, #0
 8014e10:	db01      	blt.n	8014e16 <_vfiprintf_r+0x11e>
 8014e12:	9207      	str	r2, [sp, #28]
 8014e14:	e004      	b.n	8014e20 <_vfiprintf_r+0x128>
 8014e16:	4252      	negs	r2, r2
 8014e18:	f043 0302 	orr.w	r3, r3, #2
 8014e1c:	9207      	str	r2, [sp, #28]
 8014e1e:	9304      	str	r3, [sp, #16]
 8014e20:	f898 3000 	ldrb.w	r3, [r8]
 8014e24:	2b2e      	cmp	r3, #46	; 0x2e
 8014e26:	d10e      	bne.n	8014e46 <_vfiprintf_r+0x14e>
 8014e28:	f898 3001 	ldrb.w	r3, [r8, #1]
 8014e2c:	2b2a      	cmp	r3, #42	; 0x2a
 8014e2e:	d138      	bne.n	8014ea2 <_vfiprintf_r+0x1aa>
 8014e30:	9b03      	ldr	r3, [sp, #12]
 8014e32:	1d1a      	adds	r2, r3, #4
 8014e34:	681b      	ldr	r3, [r3, #0]
 8014e36:	9203      	str	r2, [sp, #12]
 8014e38:	2b00      	cmp	r3, #0
 8014e3a:	bfb8      	it	lt
 8014e3c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8014e40:	f108 0802 	add.w	r8, r8, #2
 8014e44:	9305      	str	r3, [sp, #20]
 8014e46:	4d33      	ldr	r5, [pc, #204]	; (8014f14 <_vfiprintf_r+0x21c>)
 8014e48:	f898 1000 	ldrb.w	r1, [r8]
 8014e4c:	2203      	movs	r2, #3
 8014e4e:	4628      	mov	r0, r5
 8014e50:	f7eb f9d6 	bl	8000200 <memchr>
 8014e54:	b140      	cbz	r0, 8014e68 <_vfiprintf_r+0x170>
 8014e56:	2340      	movs	r3, #64	; 0x40
 8014e58:	1b40      	subs	r0, r0, r5
 8014e5a:	fa03 f000 	lsl.w	r0, r3, r0
 8014e5e:	9b04      	ldr	r3, [sp, #16]
 8014e60:	4303      	orrs	r3, r0
 8014e62:	f108 0801 	add.w	r8, r8, #1
 8014e66:	9304      	str	r3, [sp, #16]
 8014e68:	f898 1000 	ldrb.w	r1, [r8]
 8014e6c:	482a      	ldr	r0, [pc, #168]	; (8014f18 <_vfiprintf_r+0x220>)
 8014e6e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014e72:	2206      	movs	r2, #6
 8014e74:	f108 0701 	add.w	r7, r8, #1
 8014e78:	f7eb f9c2 	bl	8000200 <memchr>
 8014e7c:	2800      	cmp	r0, #0
 8014e7e:	d037      	beq.n	8014ef0 <_vfiprintf_r+0x1f8>
 8014e80:	4b26      	ldr	r3, [pc, #152]	; (8014f1c <_vfiprintf_r+0x224>)
 8014e82:	bb1b      	cbnz	r3, 8014ecc <_vfiprintf_r+0x1d4>
 8014e84:	9b03      	ldr	r3, [sp, #12]
 8014e86:	3307      	adds	r3, #7
 8014e88:	f023 0307 	bic.w	r3, r3, #7
 8014e8c:	3308      	adds	r3, #8
 8014e8e:	9303      	str	r3, [sp, #12]
 8014e90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014e92:	444b      	add	r3, r9
 8014e94:	9309      	str	r3, [sp, #36]	; 0x24
 8014e96:	e750      	b.n	8014d3a <_vfiprintf_r+0x42>
 8014e98:	fb05 3202 	mla	r2, r5, r2, r3
 8014e9c:	2001      	movs	r0, #1
 8014e9e:	4688      	mov	r8, r1
 8014ea0:	e78a      	b.n	8014db8 <_vfiprintf_r+0xc0>
 8014ea2:	2300      	movs	r3, #0
 8014ea4:	f108 0801 	add.w	r8, r8, #1
 8014ea8:	9305      	str	r3, [sp, #20]
 8014eaa:	4619      	mov	r1, r3
 8014eac:	250a      	movs	r5, #10
 8014eae:	4640      	mov	r0, r8
 8014eb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014eb4:	3a30      	subs	r2, #48	; 0x30
 8014eb6:	2a09      	cmp	r2, #9
 8014eb8:	d903      	bls.n	8014ec2 <_vfiprintf_r+0x1ca>
 8014eba:	2b00      	cmp	r3, #0
 8014ebc:	d0c3      	beq.n	8014e46 <_vfiprintf_r+0x14e>
 8014ebe:	9105      	str	r1, [sp, #20]
 8014ec0:	e7c1      	b.n	8014e46 <_vfiprintf_r+0x14e>
 8014ec2:	fb05 2101 	mla	r1, r5, r1, r2
 8014ec6:	2301      	movs	r3, #1
 8014ec8:	4680      	mov	r8, r0
 8014eca:	e7f0      	b.n	8014eae <_vfiprintf_r+0x1b6>
 8014ecc:	ab03      	add	r3, sp, #12
 8014ece:	9300      	str	r3, [sp, #0]
 8014ed0:	4622      	mov	r2, r4
 8014ed2:	4b13      	ldr	r3, [pc, #76]	; (8014f20 <_vfiprintf_r+0x228>)
 8014ed4:	a904      	add	r1, sp, #16
 8014ed6:	4630      	mov	r0, r6
 8014ed8:	f3af 8000 	nop.w
 8014edc:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8014ee0:	4681      	mov	r9, r0
 8014ee2:	d1d5      	bne.n	8014e90 <_vfiprintf_r+0x198>
 8014ee4:	89a3      	ldrh	r3, [r4, #12]
 8014ee6:	065b      	lsls	r3, r3, #25
 8014ee8:	f53f af7e 	bmi.w	8014de8 <_vfiprintf_r+0xf0>
 8014eec:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014eee:	e77d      	b.n	8014dec <_vfiprintf_r+0xf4>
 8014ef0:	ab03      	add	r3, sp, #12
 8014ef2:	9300      	str	r3, [sp, #0]
 8014ef4:	4622      	mov	r2, r4
 8014ef6:	4b0a      	ldr	r3, [pc, #40]	; (8014f20 <_vfiprintf_r+0x228>)
 8014ef8:	a904      	add	r1, sp, #16
 8014efa:	4630      	mov	r0, r6
 8014efc:	f000 f888 	bl	8015010 <_printf_i>
 8014f00:	e7ec      	b.n	8014edc <_vfiprintf_r+0x1e4>
 8014f02:	bf00      	nop
 8014f04:	08017f44 	.word	0x08017f44
 8014f08:	08017ef0 	.word	0x08017ef0
 8014f0c:	08017f64 	.word	0x08017f64
 8014f10:	08017f24 	.word	0x08017f24
 8014f14:	08017ef6 	.word	0x08017ef6
 8014f18:	08017efa 	.word	0x08017efa
 8014f1c:	00000000 	.word	0x00000000
 8014f20:	08014cd3 	.word	0x08014cd3

08014f24 <_printf_common>:
 8014f24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014f28:	4691      	mov	r9, r2
 8014f2a:	461f      	mov	r7, r3
 8014f2c:	688a      	ldr	r2, [r1, #8]
 8014f2e:	690b      	ldr	r3, [r1, #16]
 8014f30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014f34:	4293      	cmp	r3, r2
 8014f36:	bfb8      	it	lt
 8014f38:	4613      	movlt	r3, r2
 8014f3a:	f8c9 3000 	str.w	r3, [r9]
 8014f3e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014f42:	4606      	mov	r6, r0
 8014f44:	460c      	mov	r4, r1
 8014f46:	b112      	cbz	r2, 8014f4e <_printf_common+0x2a>
 8014f48:	3301      	adds	r3, #1
 8014f4a:	f8c9 3000 	str.w	r3, [r9]
 8014f4e:	6823      	ldr	r3, [r4, #0]
 8014f50:	0699      	lsls	r1, r3, #26
 8014f52:	bf42      	ittt	mi
 8014f54:	f8d9 3000 	ldrmi.w	r3, [r9]
 8014f58:	3302      	addmi	r3, #2
 8014f5a:	f8c9 3000 	strmi.w	r3, [r9]
 8014f5e:	6825      	ldr	r5, [r4, #0]
 8014f60:	f015 0506 	ands.w	r5, r5, #6
 8014f64:	d107      	bne.n	8014f76 <_printf_common+0x52>
 8014f66:	f104 0a19 	add.w	sl, r4, #25
 8014f6a:	68e3      	ldr	r3, [r4, #12]
 8014f6c:	f8d9 2000 	ldr.w	r2, [r9]
 8014f70:	1a9b      	subs	r3, r3, r2
 8014f72:	42ab      	cmp	r3, r5
 8014f74:	dc28      	bgt.n	8014fc8 <_printf_common+0xa4>
 8014f76:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8014f7a:	6822      	ldr	r2, [r4, #0]
 8014f7c:	3300      	adds	r3, #0
 8014f7e:	bf18      	it	ne
 8014f80:	2301      	movne	r3, #1
 8014f82:	0692      	lsls	r2, r2, #26
 8014f84:	d42d      	bmi.n	8014fe2 <_printf_common+0xbe>
 8014f86:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014f8a:	4639      	mov	r1, r7
 8014f8c:	4630      	mov	r0, r6
 8014f8e:	47c0      	blx	r8
 8014f90:	3001      	adds	r0, #1
 8014f92:	d020      	beq.n	8014fd6 <_printf_common+0xb2>
 8014f94:	6823      	ldr	r3, [r4, #0]
 8014f96:	68e5      	ldr	r5, [r4, #12]
 8014f98:	f8d9 2000 	ldr.w	r2, [r9]
 8014f9c:	f003 0306 	and.w	r3, r3, #6
 8014fa0:	2b04      	cmp	r3, #4
 8014fa2:	bf08      	it	eq
 8014fa4:	1aad      	subeq	r5, r5, r2
 8014fa6:	68a3      	ldr	r3, [r4, #8]
 8014fa8:	6922      	ldr	r2, [r4, #16]
 8014faa:	bf0c      	ite	eq
 8014fac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014fb0:	2500      	movne	r5, #0
 8014fb2:	4293      	cmp	r3, r2
 8014fb4:	bfc4      	itt	gt
 8014fb6:	1a9b      	subgt	r3, r3, r2
 8014fb8:	18ed      	addgt	r5, r5, r3
 8014fba:	f04f 0900 	mov.w	r9, #0
 8014fbe:	341a      	adds	r4, #26
 8014fc0:	454d      	cmp	r5, r9
 8014fc2:	d11a      	bne.n	8014ffa <_printf_common+0xd6>
 8014fc4:	2000      	movs	r0, #0
 8014fc6:	e008      	b.n	8014fda <_printf_common+0xb6>
 8014fc8:	2301      	movs	r3, #1
 8014fca:	4652      	mov	r2, sl
 8014fcc:	4639      	mov	r1, r7
 8014fce:	4630      	mov	r0, r6
 8014fd0:	47c0      	blx	r8
 8014fd2:	3001      	adds	r0, #1
 8014fd4:	d103      	bne.n	8014fde <_printf_common+0xba>
 8014fd6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014fda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014fde:	3501      	adds	r5, #1
 8014fe0:	e7c3      	b.n	8014f6a <_printf_common+0x46>
 8014fe2:	18e1      	adds	r1, r4, r3
 8014fe4:	1c5a      	adds	r2, r3, #1
 8014fe6:	2030      	movs	r0, #48	; 0x30
 8014fe8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8014fec:	4422      	add	r2, r4
 8014fee:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014ff2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8014ff6:	3302      	adds	r3, #2
 8014ff8:	e7c5      	b.n	8014f86 <_printf_common+0x62>
 8014ffa:	2301      	movs	r3, #1
 8014ffc:	4622      	mov	r2, r4
 8014ffe:	4639      	mov	r1, r7
 8015000:	4630      	mov	r0, r6
 8015002:	47c0      	blx	r8
 8015004:	3001      	adds	r0, #1
 8015006:	d0e6      	beq.n	8014fd6 <_printf_common+0xb2>
 8015008:	f109 0901 	add.w	r9, r9, #1
 801500c:	e7d8      	b.n	8014fc0 <_printf_common+0x9c>
	...

08015010 <_printf_i>:
 8015010:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015014:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8015018:	460c      	mov	r4, r1
 801501a:	7e09      	ldrb	r1, [r1, #24]
 801501c:	b085      	sub	sp, #20
 801501e:	296e      	cmp	r1, #110	; 0x6e
 8015020:	4617      	mov	r7, r2
 8015022:	4606      	mov	r6, r0
 8015024:	4698      	mov	r8, r3
 8015026:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015028:	f000 80b3 	beq.w	8015192 <_printf_i+0x182>
 801502c:	d822      	bhi.n	8015074 <_printf_i+0x64>
 801502e:	2963      	cmp	r1, #99	; 0x63
 8015030:	d036      	beq.n	80150a0 <_printf_i+0x90>
 8015032:	d80a      	bhi.n	801504a <_printf_i+0x3a>
 8015034:	2900      	cmp	r1, #0
 8015036:	f000 80b9 	beq.w	80151ac <_printf_i+0x19c>
 801503a:	2958      	cmp	r1, #88	; 0x58
 801503c:	f000 8083 	beq.w	8015146 <_printf_i+0x136>
 8015040:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015044:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8015048:	e032      	b.n	80150b0 <_printf_i+0xa0>
 801504a:	2964      	cmp	r1, #100	; 0x64
 801504c:	d001      	beq.n	8015052 <_printf_i+0x42>
 801504e:	2969      	cmp	r1, #105	; 0x69
 8015050:	d1f6      	bne.n	8015040 <_printf_i+0x30>
 8015052:	6820      	ldr	r0, [r4, #0]
 8015054:	6813      	ldr	r3, [r2, #0]
 8015056:	0605      	lsls	r5, r0, #24
 8015058:	f103 0104 	add.w	r1, r3, #4
 801505c:	d52a      	bpl.n	80150b4 <_printf_i+0xa4>
 801505e:	681b      	ldr	r3, [r3, #0]
 8015060:	6011      	str	r1, [r2, #0]
 8015062:	2b00      	cmp	r3, #0
 8015064:	da03      	bge.n	801506e <_printf_i+0x5e>
 8015066:	222d      	movs	r2, #45	; 0x2d
 8015068:	425b      	negs	r3, r3
 801506a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801506e:	486f      	ldr	r0, [pc, #444]	; (801522c <_printf_i+0x21c>)
 8015070:	220a      	movs	r2, #10
 8015072:	e039      	b.n	80150e8 <_printf_i+0xd8>
 8015074:	2973      	cmp	r1, #115	; 0x73
 8015076:	f000 809d 	beq.w	80151b4 <_printf_i+0x1a4>
 801507a:	d808      	bhi.n	801508e <_printf_i+0x7e>
 801507c:	296f      	cmp	r1, #111	; 0x6f
 801507e:	d020      	beq.n	80150c2 <_printf_i+0xb2>
 8015080:	2970      	cmp	r1, #112	; 0x70
 8015082:	d1dd      	bne.n	8015040 <_printf_i+0x30>
 8015084:	6823      	ldr	r3, [r4, #0]
 8015086:	f043 0320 	orr.w	r3, r3, #32
 801508a:	6023      	str	r3, [r4, #0]
 801508c:	e003      	b.n	8015096 <_printf_i+0x86>
 801508e:	2975      	cmp	r1, #117	; 0x75
 8015090:	d017      	beq.n	80150c2 <_printf_i+0xb2>
 8015092:	2978      	cmp	r1, #120	; 0x78
 8015094:	d1d4      	bne.n	8015040 <_printf_i+0x30>
 8015096:	2378      	movs	r3, #120	; 0x78
 8015098:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801509c:	4864      	ldr	r0, [pc, #400]	; (8015230 <_printf_i+0x220>)
 801509e:	e055      	b.n	801514c <_printf_i+0x13c>
 80150a0:	6813      	ldr	r3, [r2, #0]
 80150a2:	1d19      	adds	r1, r3, #4
 80150a4:	681b      	ldr	r3, [r3, #0]
 80150a6:	6011      	str	r1, [r2, #0]
 80150a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80150ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80150b0:	2301      	movs	r3, #1
 80150b2:	e08c      	b.n	80151ce <_printf_i+0x1be>
 80150b4:	681b      	ldr	r3, [r3, #0]
 80150b6:	6011      	str	r1, [r2, #0]
 80150b8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80150bc:	bf18      	it	ne
 80150be:	b21b      	sxthne	r3, r3
 80150c0:	e7cf      	b.n	8015062 <_printf_i+0x52>
 80150c2:	6813      	ldr	r3, [r2, #0]
 80150c4:	6825      	ldr	r5, [r4, #0]
 80150c6:	1d18      	adds	r0, r3, #4
 80150c8:	6010      	str	r0, [r2, #0]
 80150ca:	0628      	lsls	r0, r5, #24
 80150cc:	d501      	bpl.n	80150d2 <_printf_i+0xc2>
 80150ce:	681b      	ldr	r3, [r3, #0]
 80150d0:	e002      	b.n	80150d8 <_printf_i+0xc8>
 80150d2:	0668      	lsls	r0, r5, #25
 80150d4:	d5fb      	bpl.n	80150ce <_printf_i+0xbe>
 80150d6:	881b      	ldrh	r3, [r3, #0]
 80150d8:	4854      	ldr	r0, [pc, #336]	; (801522c <_printf_i+0x21c>)
 80150da:	296f      	cmp	r1, #111	; 0x6f
 80150dc:	bf14      	ite	ne
 80150de:	220a      	movne	r2, #10
 80150e0:	2208      	moveq	r2, #8
 80150e2:	2100      	movs	r1, #0
 80150e4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80150e8:	6865      	ldr	r5, [r4, #4]
 80150ea:	60a5      	str	r5, [r4, #8]
 80150ec:	2d00      	cmp	r5, #0
 80150ee:	f2c0 8095 	blt.w	801521c <_printf_i+0x20c>
 80150f2:	6821      	ldr	r1, [r4, #0]
 80150f4:	f021 0104 	bic.w	r1, r1, #4
 80150f8:	6021      	str	r1, [r4, #0]
 80150fa:	2b00      	cmp	r3, #0
 80150fc:	d13d      	bne.n	801517a <_printf_i+0x16a>
 80150fe:	2d00      	cmp	r5, #0
 8015100:	f040 808e 	bne.w	8015220 <_printf_i+0x210>
 8015104:	4665      	mov	r5, ip
 8015106:	2a08      	cmp	r2, #8
 8015108:	d10b      	bne.n	8015122 <_printf_i+0x112>
 801510a:	6823      	ldr	r3, [r4, #0]
 801510c:	07db      	lsls	r3, r3, #31
 801510e:	d508      	bpl.n	8015122 <_printf_i+0x112>
 8015110:	6923      	ldr	r3, [r4, #16]
 8015112:	6862      	ldr	r2, [r4, #4]
 8015114:	429a      	cmp	r2, r3
 8015116:	bfde      	ittt	le
 8015118:	2330      	movle	r3, #48	; 0x30
 801511a:	f805 3c01 	strble.w	r3, [r5, #-1]
 801511e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8015122:	ebac 0305 	sub.w	r3, ip, r5
 8015126:	6123      	str	r3, [r4, #16]
 8015128:	f8cd 8000 	str.w	r8, [sp]
 801512c:	463b      	mov	r3, r7
 801512e:	aa03      	add	r2, sp, #12
 8015130:	4621      	mov	r1, r4
 8015132:	4630      	mov	r0, r6
 8015134:	f7ff fef6 	bl	8014f24 <_printf_common>
 8015138:	3001      	adds	r0, #1
 801513a:	d14d      	bne.n	80151d8 <_printf_i+0x1c8>
 801513c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015140:	b005      	add	sp, #20
 8015142:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015146:	4839      	ldr	r0, [pc, #228]	; (801522c <_printf_i+0x21c>)
 8015148:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 801514c:	6813      	ldr	r3, [r2, #0]
 801514e:	6821      	ldr	r1, [r4, #0]
 8015150:	1d1d      	adds	r5, r3, #4
 8015152:	681b      	ldr	r3, [r3, #0]
 8015154:	6015      	str	r5, [r2, #0]
 8015156:	060a      	lsls	r2, r1, #24
 8015158:	d50b      	bpl.n	8015172 <_printf_i+0x162>
 801515a:	07ca      	lsls	r2, r1, #31
 801515c:	bf44      	itt	mi
 801515e:	f041 0120 	orrmi.w	r1, r1, #32
 8015162:	6021      	strmi	r1, [r4, #0]
 8015164:	b91b      	cbnz	r3, 801516e <_printf_i+0x15e>
 8015166:	6822      	ldr	r2, [r4, #0]
 8015168:	f022 0220 	bic.w	r2, r2, #32
 801516c:	6022      	str	r2, [r4, #0]
 801516e:	2210      	movs	r2, #16
 8015170:	e7b7      	b.n	80150e2 <_printf_i+0xd2>
 8015172:	064d      	lsls	r5, r1, #25
 8015174:	bf48      	it	mi
 8015176:	b29b      	uxthmi	r3, r3
 8015178:	e7ef      	b.n	801515a <_printf_i+0x14a>
 801517a:	4665      	mov	r5, ip
 801517c:	fbb3 f1f2 	udiv	r1, r3, r2
 8015180:	fb02 3311 	mls	r3, r2, r1, r3
 8015184:	5cc3      	ldrb	r3, [r0, r3]
 8015186:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801518a:	460b      	mov	r3, r1
 801518c:	2900      	cmp	r1, #0
 801518e:	d1f5      	bne.n	801517c <_printf_i+0x16c>
 8015190:	e7b9      	b.n	8015106 <_printf_i+0xf6>
 8015192:	6813      	ldr	r3, [r2, #0]
 8015194:	6825      	ldr	r5, [r4, #0]
 8015196:	6961      	ldr	r1, [r4, #20]
 8015198:	1d18      	adds	r0, r3, #4
 801519a:	6010      	str	r0, [r2, #0]
 801519c:	0628      	lsls	r0, r5, #24
 801519e:	681b      	ldr	r3, [r3, #0]
 80151a0:	d501      	bpl.n	80151a6 <_printf_i+0x196>
 80151a2:	6019      	str	r1, [r3, #0]
 80151a4:	e002      	b.n	80151ac <_printf_i+0x19c>
 80151a6:	066a      	lsls	r2, r5, #25
 80151a8:	d5fb      	bpl.n	80151a2 <_printf_i+0x192>
 80151aa:	8019      	strh	r1, [r3, #0]
 80151ac:	2300      	movs	r3, #0
 80151ae:	6123      	str	r3, [r4, #16]
 80151b0:	4665      	mov	r5, ip
 80151b2:	e7b9      	b.n	8015128 <_printf_i+0x118>
 80151b4:	6813      	ldr	r3, [r2, #0]
 80151b6:	1d19      	adds	r1, r3, #4
 80151b8:	6011      	str	r1, [r2, #0]
 80151ba:	681d      	ldr	r5, [r3, #0]
 80151bc:	6862      	ldr	r2, [r4, #4]
 80151be:	2100      	movs	r1, #0
 80151c0:	4628      	mov	r0, r5
 80151c2:	f7eb f81d 	bl	8000200 <memchr>
 80151c6:	b108      	cbz	r0, 80151cc <_printf_i+0x1bc>
 80151c8:	1b40      	subs	r0, r0, r5
 80151ca:	6060      	str	r0, [r4, #4]
 80151cc:	6863      	ldr	r3, [r4, #4]
 80151ce:	6123      	str	r3, [r4, #16]
 80151d0:	2300      	movs	r3, #0
 80151d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80151d6:	e7a7      	b.n	8015128 <_printf_i+0x118>
 80151d8:	6923      	ldr	r3, [r4, #16]
 80151da:	462a      	mov	r2, r5
 80151dc:	4639      	mov	r1, r7
 80151de:	4630      	mov	r0, r6
 80151e0:	47c0      	blx	r8
 80151e2:	3001      	adds	r0, #1
 80151e4:	d0aa      	beq.n	801513c <_printf_i+0x12c>
 80151e6:	6823      	ldr	r3, [r4, #0]
 80151e8:	079b      	lsls	r3, r3, #30
 80151ea:	d413      	bmi.n	8015214 <_printf_i+0x204>
 80151ec:	68e0      	ldr	r0, [r4, #12]
 80151ee:	9b03      	ldr	r3, [sp, #12]
 80151f0:	4298      	cmp	r0, r3
 80151f2:	bfb8      	it	lt
 80151f4:	4618      	movlt	r0, r3
 80151f6:	e7a3      	b.n	8015140 <_printf_i+0x130>
 80151f8:	2301      	movs	r3, #1
 80151fa:	464a      	mov	r2, r9
 80151fc:	4639      	mov	r1, r7
 80151fe:	4630      	mov	r0, r6
 8015200:	47c0      	blx	r8
 8015202:	3001      	adds	r0, #1
 8015204:	d09a      	beq.n	801513c <_printf_i+0x12c>
 8015206:	3501      	adds	r5, #1
 8015208:	68e3      	ldr	r3, [r4, #12]
 801520a:	9a03      	ldr	r2, [sp, #12]
 801520c:	1a9b      	subs	r3, r3, r2
 801520e:	42ab      	cmp	r3, r5
 8015210:	dcf2      	bgt.n	80151f8 <_printf_i+0x1e8>
 8015212:	e7eb      	b.n	80151ec <_printf_i+0x1dc>
 8015214:	2500      	movs	r5, #0
 8015216:	f104 0919 	add.w	r9, r4, #25
 801521a:	e7f5      	b.n	8015208 <_printf_i+0x1f8>
 801521c:	2b00      	cmp	r3, #0
 801521e:	d1ac      	bne.n	801517a <_printf_i+0x16a>
 8015220:	7803      	ldrb	r3, [r0, #0]
 8015222:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8015226:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801522a:	e76c      	b.n	8015106 <_printf_i+0xf6>
 801522c:	08017f01 	.word	0x08017f01
 8015230:	08017f12 	.word	0x08017f12

08015234 <putchar>:
 8015234:	b538      	push	{r3, r4, r5, lr}
 8015236:	4b08      	ldr	r3, [pc, #32]	; (8015258 <putchar+0x24>)
 8015238:	681c      	ldr	r4, [r3, #0]
 801523a:	4605      	mov	r5, r0
 801523c:	b124      	cbz	r4, 8015248 <putchar+0x14>
 801523e:	69a3      	ldr	r3, [r4, #24]
 8015240:	b913      	cbnz	r3, 8015248 <putchar+0x14>
 8015242:	4620      	mov	r0, r4
 8015244:	f000 fb0a 	bl	801585c <__sinit>
 8015248:	68a2      	ldr	r2, [r4, #8]
 801524a:	4629      	mov	r1, r5
 801524c:	4620      	mov	r0, r4
 801524e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015252:	f000 bd9b 	b.w	8015d8c <_putc_r>
 8015256:	bf00      	nop
 8015258:	200001e8 	.word	0x200001e8

0801525c <_puts_r>:
 801525c:	b570      	push	{r4, r5, r6, lr}
 801525e:	460e      	mov	r6, r1
 8015260:	4605      	mov	r5, r0
 8015262:	b118      	cbz	r0, 801526c <_puts_r+0x10>
 8015264:	6983      	ldr	r3, [r0, #24]
 8015266:	b90b      	cbnz	r3, 801526c <_puts_r+0x10>
 8015268:	f000 faf8 	bl	801585c <__sinit>
 801526c:	69ab      	ldr	r3, [r5, #24]
 801526e:	68ac      	ldr	r4, [r5, #8]
 8015270:	b913      	cbnz	r3, 8015278 <_puts_r+0x1c>
 8015272:	4628      	mov	r0, r5
 8015274:	f000 faf2 	bl	801585c <__sinit>
 8015278:	4b23      	ldr	r3, [pc, #140]	; (8015308 <_puts_r+0xac>)
 801527a:	429c      	cmp	r4, r3
 801527c:	d117      	bne.n	80152ae <_puts_r+0x52>
 801527e:	686c      	ldr	r4, [r5, #4]
 8015280:	89a3      	ldrh	r3, [r4, #12]
 8015282:	071b      	lsls	r3, r3, #28
 8015284:	d51d      	bpl.n	80152c2 <_puts_r+0x66>
 8015286:	6923      	ldr	r3, [r4, #16]
 8015288:	b1db      	cbz	r3, 80152c2 <_puts_r+0x66>
 801528a:	3e01      	subs	r6, #1
 801528c:	68a3      	ldr	r3, [r4, #8]
 801528e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8015292:	3b01      	subs	r3, #1
 8015294:	60a3      	str	r3, [r4, #8]
 8015296:	b9e9      	cbnz	r1, 80152d4 <_puts_r+0x78>
 8015298:	2b00      	cmp	r3, #0
 801529a:	da2e      	bge.n	80152fa <_puts_r+0x9e>
 801529c:	4622      	mov	r2, r4
 801529e:	210a      	movs	r1, #10
 80152a0:	4628      	mov	r0, r5
 80152a2:	f000 f923 	bl	80154ec <__swbuf_r>
 80152a6:	3001      	adds	r0, #1
 80152a8:	d011      	beq.n	80152ce <_puts_r+0x72>
 80152aa:	200a      	movs	r0, #10
 80152ac:	e011      	b.n	80152d2 <_puts_r+0x76>
 80152ae:	4b17      	ldr	r3, [pc, #92]	; (801530c <_puts_r+0xb0>)
 80152b0:	429c      	cmp	r4, r3
 80152b2:	d101      	bne.n	80152b8 <_puts_r+0x5c>
 80152b4:	68ac      	ldr	r4, [r5, #8]
 80152b6:	e7e3      	b.n	8015280 <_puts_r+0x24>
 80152b8:	4b15      	ldr	r3, [pc, #84]	; (8015310 <_puts_r+0xb4>)
 80152ba:	429c      	cmp	r4, r3
 80152bc:	bf08      	it	eq
 80152be:	68ec      	ldreq	r4, [r5, #12]
 80152c0:	e7de      	b.n	8015280 <_puts_r+0x24>
 80152c2:	4621      	mov	r1, r4
 80152c4:	4628      	mov	r0, r5
 80152c6:	f000 f963 	bl	8015590 <__swsetup_r>
 80152ca:	2800      	cmp	r0, #0
 80152cc:	d0dd      	beq.n	801528a <_puts_r+0x2e>
 80152ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80152d2:	bd70      	pop	{r4, r5, r6, pc}
 80152d4:	2b00      	cmp	r3, #0
 80152d6:	da04      	bge.n	80152e2 <_puts_r+0x86>
 80152d8:	69a2      	ldr	r2, [r4, #24]
 80152da:	429a      	cmp	r2, r3
 80152dc:	dc06      	bgt.n	80152ec <_puts_r+0x90>
 80152de:	290a      	cmp	r1, #10
 80152e0:	d004      	beq.n	80152ec <_puts_r+0x90>
 80152e2:	6823      	ldr	r3, [r4, #0]
 80152e4:	1c5a      	adds	r2, r3, #1
 80152e6:	6022      	str	r2, [r4, #0]
 80152e8:	7019      	strb	r1, [r3, #0]
 80152ea:	e7cf      	b.n	801528c <_puts_r+0x30>
 80152ec:	4622      	mov	r2, r4
 80152ee:	4628      	mov	r0, r5
 80152f0:	f000 f8fc 	bl	80154ec <__swbuf_r>
 80152f4:	3001      	adds	r0, #1
 80152f6:	d1c9      	bne.n	801528c <_puts_r+0x30>
 80152f8:	e7e9      	b.n	80152ce <_puts_r+0x72>
 80152fa:	6823      	ldr	r3, [r4, #0]
 80152fc:	200a      	movs	r0, #10
 80152fe:	1c5a      	adds	r2, r3, #1
 8015300:	6022      	str	r2, [r4, #0]
 8015302:	7018      	strb	r0, [r3, #0]
 8015304:	e7e5      	b.n	80152d2 <_puts_r+0x76>
 8015306:	bf00      	nop
 8015308:	08017f44 	.word	0x08017f44
 801530c:	08017f64 	.word	0x08017f64
 8015310:	08017f24 	.word	0x08017f24

08015314 <puts>:
 8015314:	4b02      	ldr	r3, [pc, #8]	; (8015320 <puts+0xc>)
 8015316:	4601      	mov	r1, r0
 8015318:	6818      	ldr	r0, [r3, #0]
 801531a:	f7ff bf9f 	b.w	801525c <_puts_r>
 801531e:	bf00      	nop
 8015320:	200001e8 	.word	0x200001e8

08015324 <_sbrk_r>:
 8015324:	b538      	push	{r3, r4, r5, lr}
 8015326:	4c06      	ldr	r4, [pc, #24]	; (8015340 <_sbrk_r+0x1c>)
 8015328:	2300      	movs	r3, #0
 801532a:	4605      	mov	r5, r0
 801532c:	4608      	mov	r0, r1
 801532e:	6023      	str	r3, [r4, #0]
 8015330:	f7ef fee2 	bl	80050f8 <_sbrk>
 8015334:	1c43      	adds	r3, r0, #1
 8015336:	d102      	bne.n	801533e <_sbrk_r+0x1a>
 8015338:	6823      	ldr	r3, [r4, #0]
 801533a:	b103      	cbz	r3, 801533e <_sbrk_r+0x1a>
 801533c:	602b      	str	r3, [r5, #0]
 801533e:	bd38      	pop	{r3, r4, r5, pc}
 8015340:	2001054c 	.word	0x2001054c

08015344 <siprintf>:
 8015344:	b40e      	push	{r1, r2, r3}
 8015346:	b500      	push	{lr}
 8015348:	b09c      	sub	sp, #112	; 0x70
 801534a:	ab1d      	add	r3, sp, #116	; 0x74
 801534c:	9002      	str	r0, [sp, #8]
 801534e:	9006      	str	r0, [sp, #24]
 8015350:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8015354:	4809      	ldr	r0, [pc, #36]	; (801537c <siprintf+0x38>)
 8015356:	9107      	str	r1, [sp, #28]
 8015358:	9104      	str	r1, [sp, #16]
 801535a:	4909      	ldr	r1, [pc, #36]	; (8015380 <siprintf+0x3c>)
 801535c:	f853 2b04 	ldr.w	r2, [r3], #4
 8015360:	9105      	str	r1, [sp, #20]
 8015362:	6800      	ldr	r0, [r0, #0]
 8015364:	9301      	str	r3, [sp, #4]
 8015366:	a902      	add	r1, sp, #8
 8015368:	f000 fc18 	bl	8015b9c <_svfiprintf_r>
 801536c:	9b02      	ldr	r3, [sp, #8]
 801536e:	2200      	movs	r2, #0
 8015370:	701a      	strb	r2, [r3, #0]
 8015372:	b01c      	add	sp, #112	; 0x70
 8015374:	f85d eb04 	ldr.w	lr, [sp], #4
 8015378:	b003      	add	sp, #12
 801537a:	4770      	bx	lr
 801537c:	200001e8 	.word	0x200001e8
 8015380:	ffff0208 	.word	0xffff0208

08015384 <strcpy>:
 8015384:	4603      	mov	r3, r0
 8015386:	f811 2b01 	ldrb.w	r2, [r1], #1
 801538a:	f803 2b01 	strb.w	r2, [r3], #1
 801538e:	2a00      	cmp	r2, #0
 8015390:	d1f9      	bne.n	8015386 <strcpy+0x2>
 8015392:	4770      	bx	lr

08015394 <strstr>:
 8015394:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015396:	7803      	ldrb	r3, [r0, #0]
 8015398:	b17b      	cbz	r3, 80153ba <strstr+0x26>
 801539a:	4604      	mov	r4, r0
 801539c:	7823      	ldrb	r3, [r4, #0]
 801539e:	4620      	mov	r0, r4
 80153a0:	1c66      	adds	r6, r4, #1
 80153a2:	b17b      	cbz	r3, 80153c4 <strstr+0x30>
 80153a4:	1e4a      	subs	r2, r1, #1
 80153a6:	1e63      	subs	r3, r4, #1
 80153a8:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 80153ac:	b14d      	cbz	r5, 80153c2 <strstr+0x2e>
 80153ae:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 80153b2:	42af      	cmp	r7, r5
 80153b4:	4634      	mov	r4, r6
 80153b6:	d0f7      	beq.n	80153a8 <strstr+0x14>
 80153b8:	e7f0      	b.n	801539c <strstr+0x8>
 80153ba:	780b      	ldrb	r3, [r1, #0]
 80153bc:	2b00      	cmp	r3, #0
 80153be:	bf18      	it	ne
 80153c0:	2000      	movne	r0, #0
 80153c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80153c4:	4618      	mov	r0, r3
 80153c6:	e7fc      	b.n	80153c2 <strstr+0x2e>

080153c8 <_strtol_l.isra.0>:
 80153c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80153cc:	4680      	mov	r8, r0
 80153ce:	4689      	mov	r9, r1
 80153d0:	4692      	mov	sl, r2
 80153d2:	461e      	mov	r6, r3
 80153d4:	460f      	mov	r7, r1
 80153d6:	463d      	mov	r5, r7
 80153d8:	9808      	ldr	r0, [sp, #32]
 80153da:	f815 4b01 	ldrb.w	r4, [r5], #1
 80153de:	f000 fac7 	bl	8015970 <__locale_ctype_ptr_l>
 80153e2:	4420      	add	r0, r4
 80153e4:	7843      	ldrb	r3, [r0, #1]
 80153e6:	f013 0308 	ands.w	r3, r3, #8
 80153ea:	d132      	bne.n	8015452 <_strtol_l.isra.0+0x8a>
 80153ec:	2c2d      	cmp	r4, #45	; 0x2d
 80153ee:	d132      	bne.n	8015456 <_strtol_l.isra.0+0x8e>
 80153f0:	787c      	ldrb	r4, [r7, #1]
 80153f2:	1cbd      	adds	r5, r7, #2
 80153f4:	2201      	movs	r2, #1
 80153f6:	2e00      	cmp	r6, #0
 80153f8:	d05d      	beq.n	80154b6 <_strtol_l.isra.0+0xee>
 80153fa:	2e10      	cmp	r6, #16
 80153fc:	d109      	bne.n	8015412 <_strtol_l.isra.0+0x4a>
 80153fe:	2c30      	cmp	r4, #48	; 0x30
 8015400:	d107      	bne.n	8015412 <_strtol_l.isra.0+0x4a>
 8015402:	782b      	ldrb	r3, [r5, #0]
 8015404:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8015408:	2b58      	cmp	r3, #88	; 0x58
 801540a:	d14f      	bne.n	80154ac <_strtol_l.isra.0+0xe4>
 801540c:	786c      	ldrb	r4, [r5, #1]
 801540e:	2610      	movs	r6, #16
 8015410:	3502      	adds	r5, #2
 8015412:	2a00      	cmp	r2, #0
 8015414:	bf14      	ite	ne
 8015416:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 801541a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 801541e:	2700      	movs	r7, #0
 8015420:	fbb1 fcf6 	udiv	ip, r1, r6
 8015424:	4638      	mov	r0, r7
 8015426:	fb06 1e1c 	mls	lr, r6, ip, r1
 801542a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 801542e:	2b09      	cmp	r3, #9
 8015430:	d817      	bhi.n	8015462 <_strtol_l.isra.0+0x9a>
 8015432:	461c      	mov	r4, r3
 8015434:	42a6      	cmp	r6, r4
 8015436:	dd23      	ble.n	8015480 <_strtol_l.isra.0+0xb8>
 8015438:	1c7b      	adds	r3, r7, #1
 801543a:	d007      	beq.n	801544c <_strtol_l.isra.0+0x84>
 801543c:	4584      	cmp	ip, r0
 801543e:	d31c      	bcc.n	801547a <_strtol_l.isra.0+0xb2>
 8015440:	d101      	bne.n	8015446 <_strtol_l.isra.0+0x7e>
 8015442:	45a6      	cmp	lr, r4
 8015444:	db19      	blt.n	801547a <_strtol_l.isra.0+0xb2>
 8015446:	fb00 4006 	mla	r0, r0, r6, r4
 801544a:	2701      	movs	r7, #1
 801544c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015450:	e7eb      	b.n	801542a <_strtol_l.isra.0+0x62>
 8015452:	462f      	mov	r7, r5
 8015454:	e7bf      	b.n	80153d6 <_strtol_l.isra.0+0xe>
 8015456:	2c2b      	cmp	r4, #43	; 0x2b
 8015458:	bf04      	itt	eq
 801545a:	1cbd      	addeq	r5, r7, #2
 801545c:	787c      	ldrbeq	r4, [r7, #1]
 801545e:	461a      	mov	r2, r3
 8015460:	e7c9      	b.n	80153f6 <_strtol_l.isra.0+0x2e>
 8015462:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8015466:	2b19      	cmp	r3, #25
 8015468:	d801      	bhi.n	801546e <_strtol_l.isra.0+0xa6>
 801546a:	3c37      	subs	r4, #55	; 0x37
 801546c:	e7e2      	b.n	8015434 <_strtol_l.isra.0+0x6c>
 801546e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8015472:	2b19      	cmp	r3, #25
 8015474:	d804      	bhi.n	8015480 <_strtol_l.isra.0+0xb8>
 8015476:	3c57      	subs	r4, #87	; 0x57
 8015478:	e7dc      	b.n	8015434 <_strtol_l.isra.0+0x6c>
 801547a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801547e:	e7e5      	b.n	801544c <_strtol_l.isra.0+0x84>
 8015480:	1c7b      	adds	r3, r7, #1
 8015482:	d108      	bne.n	8015496 <_strtol_l.isra.0+0xce>
 8015484:	2322      	movs	r3, #34	; 0x22
 8015486:	f8c8 3000 	str.w	r3, [r8]
 801548a:	4608      	mov	r0, r1
 801548c:	f1ba 0f00 	cmp.w	sl, #0
 8015490:	d107      	bne.n	80154a2 <_strtol_l.isra.0+0xda>
 8015492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015496:	b102      	cbz	r2, 801549a <_strtol_l.isra.0+0xd2>
 8015498:	4240      	negs	r0, r0
 801549a:	f1ba 0f00 	cmp.w	sl, #0
 801549e:	d0f8      	beq.n	8015492 <_strtol_l.isra.0+0xca>
 80154a0:	b10f      	cbz	r7, 80154a6 <_strtol_l.isra.0+0xde>
 80154a2:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 80154a6:	f8ca 9000 	str.w	r9, [sl]
 80154aa:	e7f2      	b.n	8015492 <_strtol_l.isra.0+0xca>
 80154ac:	2430      	movs	r4, #48	; 0x30
 80154ae:	2e00      	cmp	r6, #0
 80154b0:	d1af      	bne.n	8015412 <_strtol_l.isra.0+0x4a>
 80154b2:	2608      	movs	r6, #8
 80154b4:	e7ad      	b.n	8015412 <_strtol_l.isra.0+0x4a>
 80154b6:	2c30      	cmp	r4, #48	; 0x30
 80154b8:	d0a3      	beq.n	8015402 <_strtol_l.isra.0+0x3a>
 80154ba:	260a      	movs	r6, #10
 80154bc:	e7a9      	b.n	8015412 <_strtol_l.isra.0+0x4a>
	...

080154c0 <strtol>:
 80154c0:	4b08      	ldr	r3, [pc, #32]	; (80154e4 <strtol+0x24>)
 80154c2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80154c4:	681c      	ldr	r4, [r3, #0]
 80154c6:	4d08      	ldr	r5, [pc, #32]	; (80154e8 <strtol+0x28>)
 80154c8:	6a23      	ldr	r3, [r4, #32]
 80154ca:	2b00      	cmp	r3, #0
 80154cc:	bf08      	it	eq
 80154ce:	462b      	moveq	r3, r5
 80154d0:	9300      	str	r3, [sp, #0]
 80154d2:	4613      	mov	r3, r2
 80154d4:	460a      	mov	r2, r1
 80154d6:	4601      	mov	r1, r0
 80154d8:	4620      	mov	r0, r4
 80154da:	f7ff ff75 	bl	80153c8 <_strtol_l.isra.0>
 80154de:	b003      	add	sp, #12
 80154e0:	bd30      	pop	{r4, r5, pc}
 80154e2:	bf00      	nop
 80154e4:	200001e8 	.word	0x200001e8
 80154e8:	2000024c 	.word	0x2000024c

080154ec <__swbuf_r>:
 80154ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80154ee:	460e      	mov	r6, r1
 80154f0:	4614      	mov	r4, r2
 80154f2:	4605      	mov	r5, r0
 80154f4:	b118      	cbz	r0, 80154fe <__swbuf_r+0x12>
 80154f6:	6983      	ldr	r3, [r0, #24]
 80154f8:	b90b      	cbnz	r3, 80154fe <__swbuf_r+0x12>
 80154fa:	f000 f9af 	bl	801585c <__sinit>
 80154fe:	4b21      	ldr	r3, [pc, #132]	; (8015584 <__swbuf_r+0x98>)
 8015500:	429c      	cmp	r4, r3
 8015502:	d12a      	bne.n	801555a <__swbuf_r+0x6e>
 8015504:	686c      	ldr	r4, [r5, #4]
 8015506:	69a3      	ldr	r3, [r4, #24]
 8015508:	60a3      	str	r3, [r4, #8]
 801550a:	89a3      	ldrh	r3, [r4, #12]
 801550c:	071a      	lsls	r2, r3, #28
 801550e:	d52e      	bpl.n	801556e <__swbuf_r+0x82>
 8015510:	6923      	ldr	r3, [r4, #16]
 8015512:	b363      	cbz	r3, 801556e <__swbuf_r+0x82>
 8015514:	6923      	ldr	r3, [r4, #16]
 8015516:	6820      	ldr	r0, [r4, #0]
 8015518:	1ac0      	subs	r0, r0, r3
 801551a:	6963      	ldr	r3, [r4, #20]
 801551c:	b2f6      	uxtb	r6, r6
 801551e:	4283      	cmp	r3, r0
 8015520:	4637      	mov	r7, r6
 8015522:	dc04      	bgt.n	801552e <__swbuf_r+0x42>
 8015524:	4621      	mov	r1, r4
 8015526:	4628      	mov	r0, r5
 8015528:	f000 f92e 	bl	8015788 <_fflush_r>
 801552c:	bb28      	cbnz	r0, 801557a <__swbuf_r+0x8e>
 801552e:	68a3      	ldr	r3, [r4, #8]
 8015530:	3b01      	subs	r3, #1
 8015532:	60a3      	str	r3, [r4, #8]
 8015534:	6823      	ldr	r3, [r4, #0]
 8015536:	1c5a      	adds	r2, r3, #1
 8015538:	6022      	str	r2, [r4, #0]
 801553a:	701e      	strb	r6, [r3, #0]
 801553c:	6963      	ldr	r3, [r4, #20]
 801553e:	3001      	adds	r0, #1
 8015540:	4283      	cmp	r3, r0
 8015542:	d004      	beq.n	801554e <__swbuf_r+0x62>
 8015544:	89a3      	ldrh	r3, [r4, #12]
 8015546:	07db      	lsls	r3, r3, #31
 8015548:	d519      	bpl.n	801557e <__swbuf_r+0x92>
 801554a:	2e0a      	cmp	r6, #10
 801554c:	d117      	bne.n	801557e <__swbuf_r+0x92>
 801554e:	4621      	mov	r1, r4
 8015550:	4628      	mov	r0, r5
 8015552:	f000 f919 	bl	8015788 <_fflush_r>
 8015556:	b190      	cbz	r0, 801557e <__swbuf_r+0x92>
 8015558:	e00f      	b.n	801557a <__swbuf_r+0x8e>
 801555a:	4b0b      	ldr	r3, [pc, #44]	; (8015588 <__swbuf_r+0x9c>)
 801555c:	429c      	cmp	r4, r3
 801555e:	d101      	bne.n	8015564 <__swbuf_r+0x78>
 8015560:	68ac      	ldr	r4, [r5, #8]
 8015562:	e7d0      	b.n	8015506 <__swbuf_r+0x1a>
 8015564:	4b09      	ldr	r3, [pc, #36]	; (801558c <__swbuf_r+0xa0>)
 8015566:	429c      	cmp	r4, r3
 8015568:	bf08      	it	eq
 801556a:	68ec      	ldreq	r4, [r5, #12]
 801556c:	e7cb      	b.n	8015506 <__swbuf_r+0x1a>
 801556e:	4621      	mov	r1, r4
 8015570:	4628      	mov	r0, r5
 8015572:	f000 f80d 	bl	8015590 <__swsetup_r>
 8015576:	2800      	cmp	r0, #0
 8015578:	d0cc      	beq.n	8015514 <__swbuf_r+0x28>
 801557a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801557e:	4638      	mov	r0, r7
 8015580:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015582:	bf00      	nop
 8015584:	08017f44 	.word	0x08017f44
 8015588:	08017f64 	.word	0x08017f64
 801558c:	08017f24 	.word	0x08017f24

08015590 <__swsetup_r>:
 8015590:	4b32      	ldr	r3, [pc, #200]	; (801565c <__swsetup_r+0xcc>)
 8015592:	b570      	push	{r4, r5, r6, lr}
 8015594:	681d      	ldr	r5, [r3, #0]
 8015596:	4606      	mov	r6, r0
 8015598:	460c      	mov	r4, r1
 801559a:	b125      	cbz	r5, 80155a6 <__swsetup_r+0x16>
 801559c:	69ab      	ldr	r3, [r5, #24]
 801559e:	b913      	cbnz	r3, 80155a6 <__swsetup_r+0x16>
 80155a0:	4628      	mov	r0, r5
 80155a2:	f000 f95b 	bl	801585c <__sinit>
 80155a6:	4b2e      	ldr	r3, [pc, #184]	; (8015660 <__swsetup_r+0xd0>)
 80155a8:	429c      	cmp	r4, r3
 80155aa:	d10f      	bne.n	80155cc <__swsetup_r+0x3c>
 80155ac:	686c      	ldr	r4, [r5, #4]
 80155ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80155b2:	b29a      	uxth	r2, r3
 80155b4:	0715      	lsls	r5, r2, #28
 80155b6:	d42c      	bmi.n	8015612 <__swsetup_r+0x82>
 80155b8:	06d0      	lsls	r0, r2, #27
 80155ba:	d411      	bmi.n	80155e0 <__swsetup_r+0x50>
 80155bc:	2209      	movs	r2, #9
 80155be:	6032      	str	r2, [r6, #0]
 80155c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80155c4:	81a3      	strh	r3, [r4, #12]
 80155c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80155ca:	e03e      	b.n	801564a <__swsetup_r+0xba>
 80155cc:	4b25      	ldr	r3, [pc, #148]	; (8015664 <__swsetup_r+0xd4>)
 80155ce:	429c      	cmp	r4, r3
 80155d0:	d101      	bne.n	80155d6 <__swsetup_r+0x46>
 80155d2:	68ac      	ldr	r4, [r5, #8]
 80155d4:	e7eb      	b.n	80155ae <__swsetup_r+0x1e>
 80155d6:	4b24      	ldr	r3, [pc, #144]	; (8015668 <__swsetup_r+0xd8>)
 80155d8:	429c      	cmp	r4, r3
 80155da:	bf08      	it	eq
 80155dc:	68ec      	ldreq	r4, [r5, #12]
 80155de:	e7e6      	b.n	80155ae <__swsetup_r+0x1e>
 80155e0:	0751      	lsls	r1, r2, #29
 80155e2:	d512      	bpl.n	801560a <__swsetup_r+0x7a>
 80155e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80155e6:	b141      	cbz	r1, 80155fa <__swsetup_r+0x6a>
 80155e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80155ec:	4299      	cmp	r1, r3
 80155ee:	d002      	beq.n	80155f6 <__swsetup_r+0x66>
 80155f0:	4630      	mov	r0, r6
 80155f2:	f7ff faaf 	bl	8014b54 <_free_r>
 80155f6:	2300      	movs	r3, #0
 80155f8:	6363      	str	r3, [r4, #52]	; 0x34
 80155fa:	89a3      	ldrh	r3, [r4, #12]
 80155fc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8015600:	81a3      	strh	r3, [r4, #12]
 8015602:	2300      	movs	r3, #0
 8015604:	6063      	str	r3, [r4, #4]
 8015606:	6923      	ldr	r3, [r4, #16]
 8015608:	6023      	str	r3, [r4, #0]
 801560a:	89a3      	ldrh	r3, [r4, #12]
 801560c:	f043 0308 	orr.w	r3, r3, #8
 8015610:	81a3      	strh	r3, [r4, #12]
 8015612:	6923      	ldr	r3, [r4, #16]
 8015614:	b94b      	cbnz	r3, 801562a <__swsetup_r+0x9a>
 8015616:	89a3      	ldrh	r3, [r4, #12]
 8015618:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801561c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8015620:	d003      	beq.n	801562a <__swsetup_r+0x9a>
 8015622:	4621      	mov	r1, r4
 8015624:	4630      	mov	r0, r6
 8015626:	f000 f9cb 	bl	80159c0 <__smakebuf_r>
 801562a:	89a2      	ldrh	r2, [r4, #12]
 801562c:	f012 0301 	ands.w	r3, r2, #1
 8015630:	d00c      	beq.n	801564c <__swsetup_r+0xbc>
 8015632:	2300      	movs	r3, #0
 8015634:	60a3      	str	r3, [r4, #8]
 8015636:	6963      	ldr	r3, [r4, #20]
 8015638:	425b      	negs	r3, r3
 801563a:	61a3      	str	r3, [r4, #24]
 801563c:	6923      	ldr	r3, [r4, #16]
 801563e:	b953      	cbnz	r3, 8015656 <__swsetup_r+0xc6>
 8015640:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015644:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8015648:	d1ba      	bne.n	80155c0 <__swsetup_r+0x30>
 801564a:	bd70      	pop	{r4, r5, r6, pc}
 801564c:	0792      	lsls	r2, r2, #30
 801564e:	bf58      	it	pl
 8015650:	6963      	ldrpl	r3, [r4, #20]
 8015652:	60a3      	str	r3, [r4, #8]
 8015654:	e7f2      	b.n	801563c <__swsetup_r+0xac>
 8015656:	2000      	movs	r0, #0
 8015658:	e7f7      	b.n	801564a <__swsetup_r+0xba>
 801565a:	bf00      	nop
 801565c:	200001e8 	.word	0x200001e8
 8015660:	08017f44 	.word	0x08017f44
 8015664:	08017f64 	.word	0x08017f64
 8015668:	08017f24 	.word	0x08017f24

0801566c <abort>:
 801566c:	b508      	push	{r3, lr}
 801566e:	2006      	movs	r0, #6
 8015670:	f000 fbea 	bl	8015e48 <raise>
 8015674:	2001      	movs	r0, #1
 8015676:	f7ef fce3 	bl	8005040 <_exit>
	...

0801567c <__sflush_r>:
 801567c:	898a      	ldrh	r2, [r1, #12]
 801567e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015682:	4605      	mov	r5, r0
 8015684:	0710      	lsls	r0, r2, #28
 8015686:	460c      	mov	r4, r1
 8015688:	d458      	bmi.n	801573c <__sflush_r+0xc0>
 801568a:	684b      	ldr	r3, [r1, #4]
 801568c:	2b00      	cmp	r3, #0
 801568e:	dc05      	bgt.n	801569c <__sflush_r+0x20>
 8015690:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8015692:	2b00      	cmp	r3, #0
 8015694:	dc02      	bgt.n	801569c <__sflush_r+0x20>
 8015696:	2000      	movs	r0, #0
 8015698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801569c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801569e:	2e00      	cmp	r6, #0
 80156a0:	d0f9      	beq.n	8015696 <__sflush_r+0x1a>
 80156a2:	2300      	movs	r3, #0
 80156a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80156a8:	682f      	ldr	r7, [r5, #0]
 80156aa:	6a21      	ldr	r1, [r4, #32]
 80156ac:	602b      	str	r3, [r5, #0]
 80156ae:	d032      	beq.n	8015716 <__sflush_r+0x9a>
 80156b0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80156b2:	89a3      	ldrh	r3, [r4, #12]
 80156b4:	075a      	lsls	r2, r3, #29
 80156b6:	d505      	bpl.n	80156c4 <__sflush_r+0x48>
 80156b8:	6863      	ldr	r3, [r4, #4]
 80156ba:	1ac0      	subs	r0, r0, r3
 80156bc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80156be:	b10b      	cbz	r3, 80156c4 <__sflush_r+0x48>
 80156c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80156c2:	1ac0      	subs	r0, r0, r3
 80156c4:	2300      	movs	r3, #0
 80156c6:	4602      	mov	r2, r0
 80156c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80156ca:	6a21      	ldr	r1, [r4, #32]
 80156cc:	4628      	mov	r0, r5
 80156ce:	47b0      	blx	r6
 80156d0:	1c43      	adds	r3, r0, #1
 80156d2:	89a3      	ldrh	r3, [r4, #12]
 80156d4:	d106      	bne.n	80156e4 <__sflush_r+0x68>
 80156d6:	6829      	ldr	r1, [r5, #0]
 80156d8:	291d      	cmp	r1, #29
 80156da:	d848      	bhi.n	801576e <__sflush_r+0xf2>
 80156dc:	4a29      	ldr	r2, [pc, #164]	; (8015784 <__sflush_r+0x108>)
 80156de:	40ca      	lsrs	r2, r1
 80156e0:	07d6      	lsls	r6, r2, #31
 80156e2:	d544      	bpl.n	801576e <__sflush_r+0xf2>
 80156e4:	2200      	movs	r2, #0
 80156e6:	6062      	str	r2, [r4, #4]
 80156e8:	04d9      	lsls	r1, r3, #19
 80156ea:	6922      	ldr	r2, [r4, #16]
 80156ec:	6022      	str	r2, [r4, #0]
 80156ee:	d504      	bpl.n	80156fa <__sflush_r+0x7e>
 80156f0:	1c42      	adds	r2, r0, #1
 80156f2:	d101      	bne.n	80156f8 <__sflush_r+0x7c>
 80156f4:	682b      	ldr	r3, [r5, #0]
 80156f6:	b903      	cbnz	r3, 80156fa <__sflush_r+0x7e>
 80156f8:	6560      	str	r0, [r4, #84]	; 0x54
 80156fa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80156fc:	602f      	str	r7, [r5, #0]
 80156fe:	2900      	cmp	r1, #0
 8015700:	d0c9      	beq.n	8015696 <__sflush_r+0x1a>
 8015702:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015706:	4299      	cmp	r1, r3
 8015708:	d002      	beq.n	8015710 <__sflush_r+0x94>
 801570a:	4628      	mov	r0, r5
 801570c:	f7ff fa22 	bl	8014b54 <_free_r>
 8015710:	2000      	movs	r0, #0
 8015712:	6360      	str	r0, [r4, #52]	; 0x34
 8015714:	e7c0      	b.n	8015698 <__sflush_r+0x1c>
 8015716:	2301      	movs	r3, #1
 8015718:	4628      	mov	r0, r5
 801571a:	47b0      	blx	r6
 801571c:	1c41      	adds	r1, r0, #1
 801571e:	d1c8      	bne.n	80156b2 <__sflush_r+0x36>
 8015720:	682b      	ldr	r3, [r5, #0]
 8015722:	2b00      	cmp	r3, #0
 8015724:	d0c5      	beq.n	80156b2 <__sflush_r+0x36>
 8015726:	2b1d      	cmp	r3, #29
 8015728:	d001      	beq.n	801572e <__sflush_r+0xb2>
 801572a:	2b16      	cmp	r3, #22
 801572c:	d101      	bne.n	8015732 <__sflush_r+0xb6>
 801572e:	602f      	str	r7, [r5, #0]
 8015730:	e7b1      	b.n	8015696 <__sflush_r+0x1a>
 8015732:	89a3      	ldrh	r3, [r4, #12]
 8015734:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015738:	81a3      	strh	r3, [r4, #12]
 801573a:	e7ad      	b.n	8015698 <__sflush_r+0x1c>
 801573c:	690f      	ldr	r7, [r1, #16]
 801573e:	2f00      	cmp	r7, #0
 8015740:	d0a9      	beq.n	8015696 <__sflush_r+0x1a>
 8015742:	0793      	lsls	r3, r2, #30
 8015744:	680e      	ldr	r6, [r1, #0]
 8015746:	bf08      	it	eq
 8015748:	694b      	ldreq	r3, [r1, #20]
 801574a:	600f      	str	r7, [r1, #0]
 801574c:	bf18      	it	ne
 801574e:	2300      	movne	r3, #0
 8015750:	eba6 0807 	sub.w	r8, r6, r7
 8015754:	608b      	str	r3, [r1, #8]
 8015756:	f1b8 0f00 	cmp.w	r8, #0
 801575a:	dd9c      	ble.n	8015696 <__sflush_r+0x1a>
 801575c:	4643      	mov	r3, r8
 801575e:	463a      	mov	r2, r7
 8015760:	6a21      	ldr	r1, [r4, #32]
 8015762:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8015764:	4628      	mov	r0, r5
 8015766:	47b0      	blx	r6
 8015768:	2800      	cmp	r0, #0
 801576a:	dc06      	bgt.n	801577a <__sflush_r+0xfe>
 801576c:	89a3      	ldrh	r3, [r4, #12]
 801576e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015772:	81a3      	strh	r3, [r4, #12]
 8015774:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015778:	e78e      	b.n	8015698 <__sflush_r+0x1c>
 801577a:	4407      	add	r7, r0
 801577c:	eba8 0800 	sub.w	r8, r8, r0
 8015780:	e7e9      	b.n	8015756 <__sflush_r+0xda>
 8015782:	bf00      	nop
 8015784:	20400001 	.word	0x20400001

08015788 <_fflush_r>:
 8015788:	b538      	push	{r3, r4, r5, lr}
 801578a:	690b      	ldr	r3, [r1, #16]
 801578c:	4605      	mov	r5, r0
 801578e:	460c      	mov	r4, r1
 8015790:	b1db      	cbz	r3, 80157ca <_fflush_r+0x42>
 8015792:	b118      	cbz	r0, 801579c <_fflush_r+0x14>
 8015794:	6983      	ldr	r3, [r0, #24]
 8015796:	b90b      	cbnz	r3, 801579c <_fflush_r+0x14>
 8015798:	f000 f860 	bl	801585c <__sinit>
 801579c:	4b0c      	ldr	r3, [pc, #48]	; (80157d0 <_fflush_r+0x48>)
 801579e:	429c      	cmp	r4, r3
 80157a0:	d109      	bne.n	80157b6 <_fflush_r+0x2e>
 80157a2:	686c      	ldr	r4, [r5, #4]
 80157a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80157a8:	b17b      	cbz	r3, 80157ca <_fflush_r+0x42>
 80157aa:	4621      	mov	r1, r4
 80157ac:	4628      	mov	r0, r5
 80157ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80157b2:	f7ff bf63 	b.w	801567c <__sflush_r>
 80157b6:	4b07      	ldr	r3, [pc, #28]	; (80157d4 <_fflush_r+0x4c>)
 80157b8:	429c      	cmp	r4, r3
 80157ba:	d101      	bne.n	80157c0 <_fflush_r+0x38>
 80157bc:	68ac      	ldr	r4, [r5, #8]
 80157be:	e7f1      	b.n	80157a4 <_fflush_r+0x1c>
 80157c0:	4b05      	ldr	r3, [pc, #20]	; (80157d8 <_fflush_r+0x50>)
 80157c2:	429c      	cmp	r4, r3
 80157c4:	bf08      	it	eq
 80157c6:	68ec      	ldreq	r4, [r5, #12]
 80157c8:	e7ec      	b.n	80157a4 <_fflush_r+0x1c>
 80157ca:	2000      	movs	r0, #0
 80157cc:	bd38      	pop	{r3, r4, r5, pc}
 80157ce:	bf00      	nop
 80157d0:	08017f44 	.word	0x08017f44
 80157d4:	08017f64 	.word	0x08017f64
 80157d8:	08017f24 	.word	0x08017f24

080157dc <std>:
 80157dc:	2300      	movs	r3, #0
 80157de:	b510      	push	{r4, lr}
 80157e0:	4604      	mov	r4, r0
 80157e2:	e9c0 3300 	strd	r3, r3, [r0]
 80157e6:	6083      	str	r3, [r0, #8]
 80157e8:	8181      	strh	r1, [r0, #12]
 80157ea:	6643      	str	r3, [r0, #100]	; 0x64
 80157ec:	81c2      	strh	r2, [r0, #14]
 80157ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80157f2:	6183      	str	r3, [r0, #24]
 80157f4:	4619      	mov	r1, r3
 80157f6:	2208      	movs	r2, #8
 80157f8:	305c      	adds	r0, #92	; 0x5c
 80157fa:	f7ff f9a2 	bl	8014b42 <memset>
 80157fe:	4b05      	ldr	r3, [pc, #20]	; (8015814 <std+0x38>)
 8015800:	6263      	str	r3, [r4, #36]	; 0x24
 8015802:	4b05      	ldr	r3, [pc, #20]	; (8015818 <std+0x3c>)
 8015804:	62a3      	str	r3, [r4, #40]	; 0x28
 8015806:	4b05      	ldr	r3, [pc, #20]	; (801581c <std+0x40>)
 8015808:	62e3      	str	r3, [r4, #44]	; 0x2c
 801580a:	4b05      	ldr	r3, [pc, #20]	; (8015820 <std+0x44>)
 801580c:	6224      	str	r4, [r4, #32]
 801580e:	6323      	str	r3, [r4, #48]	; 0x30
 8015810:	bd10      	pop	{r4, pc}
 8015812:	bf00      	nop
 8015814:	08015e81 	.word	0x08015e81
 8015818:	08015ea3 	.word	0x08015ea3
 801581c:	08015edb 	.word	0x08015edb
 8015820:	08015eff 	.word	0x08015eff

08015824 <_cleanup_r>:
 8015824:	4901      	ldr	r1, [pc, #4]	; (801582c <_cleanup_r+0x8>)
 8015826:	f000 b885 	b.w	8015934 <_fwalk_reent>
 801582a:	bf00      	nop
 801582c:	08015789 	.word	0x08015789

08015830 <__sfmoreglue>:
 8015830:	b570      	push	{r4, r5, r6, lr}
 8015832:	1e4a      	subs	r2, r1, #1
 8015834:	2568      	movs	r5, #104	; 0x68
 8015836:	4355      	muls	r5, r2
 8015838:	460e      	mov	r6, r1
 801583a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801583e:	f7ff f9d7 	bl	8014bf0 <_malloc_r>
 8015842:	4604      	mov	r4, r0
 8015844:	b140      	cbz	r0, 8015858 <__sfmoreglue+0x28>
 8015846:	2100      	movs	r1, #0
 8015848:	e9c0 1600 	strd	r1, r6, [r0]
 801584c:	300c      	adds	r0, #12
 801584e:	60a0      	str	r0, [r4, #8]
 8015850:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8015854:	f7ff f975 	bl	8014b42 <memset>
 8015858:	4620      	mov	r0, r4
 801585a:	bd70      	pop	{r4, r5, r6, pc}

0801585c <__sinit>:
 801585c:	6983      	ldr	r3, [r0, #24]
 801585e:	b510      	push	{r4, lr}
 8015860:	4604      	mov	r4, r0
 8015862:	bb33      	cbnz	r3, 80158b2 <__sinit+0x56>
 8015864:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8015868:	6503      	str	r3, [r0, #80]	; 0x50
 801586a:	4b12      	ldr	r3, [pc, #72]	; (80158b4 <__sinit+0x58>)
 801586c:	4a12      	ldr	r2, [pc, #72]	; (80158b8 <__sinit+0x5c>)
 801586e:	681b      	ldr	r3, [r3, #0]
 8015870:	6282      	str	r2, [r0, #40]	; 0x28
 8015872:	4298      	cmp	r0, r3
 8015874:	bf04      	itt	eq
 8015876:	2301      	moveq	r3, #1
 8015878:	6183      	streq	r3, [r0, #24]
 801587a:	f000 f81f 	bl	80158bc <__sfp>
 801587e:	6060      	str	r0, [r4, #4]
 8015880:	4620      	mov	r0, r4
 8015882:	f000 f81b 	bl	80158bc <__sfp>
 8015886:	60a0      	str	r0, [r4, #8]
 8015888:	4620      	mov	r0, r4
 801588a:	f000 f817 	bl	80158bc <__sfp>
 801588e:	2200      	movs	r2, #0
 8015890:	60e0      	str	r0, [r4, #12]
 8015892:	2104      	movs	r1, #4
 8015894:	6860      	ldr	r0, [r4, #4]
 8015896:	f7ff ffa1 	bl	80157dc <std>
 801589a:	2201      	movs	r2, #1
 801589c:	2109      	movs	r1, #9
 801589e:	68a0      	ldr	r0, [r4, #8]
 80158a0:	f7ff ff9c 	bl	80157dc <std>
 80158a4:	2202      	movs	r2, #2
 80158a6:	2112      	movs	r1, #18
 80158a8:	68e0      	ldr	r0, [r4, #12]
 80158aa:	f7ff ff97 	bl	80157dc <std>
 80158ae:	2301      	movs	r3, #1
 80158b0:	61a3      	str	r3, [r4, #24]
 80158b2:	bd10      	pop	{r4, pc}
 80158b4:	08017eec 	.word	0x08017eec
 80158b8:	08015825 	.word	0x08015825

080158bc <__sfp>:
 80158bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80158be:	4b1b      	ldr	r3, [pc, #108]	; (801592c <__sfp+0x70>)
 80158c0:	681e      	ldr	r6, [r3, #0]
 80158c2:	69b3      	ldr	r3, [r6, #24]
 80158c4:	4607      	mov	r7, r0
 80158c6:	b913      	cbnz	r3, 80158ce <__sfp+0x12>
 80158c8:	4630      	mov	r0, r6
 80158ca:	f7ff ffc7 	bl	801585c <__sinit>
 80158ce:	3648      	adds	r6, #72	; 0x48
 80158d0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80158d4:	3b01      	subs	r3, #1
 80158d6:	d503      	bpl.n	80158e0 <__sfp+0x24>
 80158d8:	6833      	ldr	r3, [r6, #0]
 80158da:	b133      	cbz	r3, 80158ea <__sfp+0x2e>
 80158dc:	6836      	ldr	r6, [r6, #0]
 80158de:	e7f7      	b.n	80158d0 <__sfp+0x14>
 80158e0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80158e4:	b16d      	cbz	r5, 8015902 <__sfp+0x46>
 80158e6:	3468      	adds	r4, #104	; 0x68
 80158e8:	e7f4      	b.n	80158d4 <__sfp+0x18>
 80158ea:	2104      	movs	r1, #4
 80158ec:	4638      	mov	r0, r7
 80158ee:	f7ff ff9f 	bl	8015830 <__sfmoreglue>
 80158f2:	6030      	str	r0, [r6, #0]
 80158f4:	2800      	cmp	r0, #0
 80158f6:	d1f1      	bne.n	80158dc <__sfp+0x20>
 80158f8:	230c      	movs	r3, #12
 80158fa:	603b      	str	r3, [r7, #0]
 80158fc:	4604      	mov	r4, r0
 80158fe:	4620      	mov	r0, r4
 8015900:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015902:	4b0b      	ldr	r3, [pc, #44]	; (8015930 <__sfp+0x74>)
 8015904:	6665      	str	r5, [r4, #100]	; 0x64
 8015906:	e9c4 5500 	strd	r5, r5, [r4]
 801590a:	60a5      	str	r5, [r4, #8]
 801590c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8015910:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8015914:	2208      	movs	r2, #8
 8015916:	4629      	mov	r1, r5
 8015918:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801591c:	f7ff f911 	bl	8014b42 <memset>
 8015920:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8015924:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8015928:	e7e9      	b.n	80158fe <__sfp+0x42>
 801592a:	bf00      	nop
 801592c:	08017eec 	.word	0x08017eec
 8015930:	ffff0001 	.word	0xffff0001

08015934 <_fwalk_reent>:
 8015934:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015938:	4680      	mov	r8, r0
 801593a:	4689      	mov	r9, r1
 801593c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8015940:	2600      	movs	r6, #0
 8015942:	b914      	cbnz	r4, 801594a <_fwalk_reent+0x16>
 8015944:	4630      	mov	r0, r6
 8015946:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801594a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801594e:	3f01      	subs	r7, #1
 8015950:	d501      	bpl.n	8015956 <_fwalk_reent+0x22>
 8015952:	6824      	ldr	r4, [r4, #0]
 8015954:	e7f5      	b.n	8015942 <_fwalk_reent+0xe>
 8015956:	89ab      	ldrh	r3, [r5, #12]
 8015958:	2b01      	cmp	r3, #1
 801595a:	d907      	bls.n	801596c <_fwalk_reent+0x38>
 801595c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015960:	3301      	adds	r3, #1
 8015962:	d003      	beq.n	801596c <_fwalk_reent+0x38>
 8015964:	4629      	mov	r1, r5
 8015966:	4640      	mov	r0, r8
 8015968:	47c8      	blx	r9
 801596a:	4306      	orrs	r6, r0
 801596c:	3568      	adds	r5, #104	; 0x68
 801596e:	e7ee      	b.n	801594e <_fwalk_reent+0x1a>

08015970 <__locale_ctype_ptr_l>:
 8015970:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8015974:	4770      	bx	lr

08015976 <__swhatbuf_r>:
 8015976:	b570      	push	{r4, r5, r6, lr}
 8015978:	460e      	mov	r6, r1
 801597a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801597e:	2900      	cmp	r1, #0
 8015980:	b096      	sub	sp, #88	; 0x58
 8015982:	4614      	mov	r4, r2
 8015984:	461d      	mov	r5, r3
 8015986:	da07      	bge.n	8015998 <__swhatbuf_r+0x22>
 8015988:	2300      	movs	r3, #0
 801598a:	602b      	str	r3, [r5, #0]
 801598c:	89b3      	ldrh	r3, [r6, #12]
 801598e:	061a      	lsls	r2, r3, #24
 8015990:	d410      	bmi.n	80159b4 <__swhatbuf_r+0x3e>
 8015992:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015996:	e00e      	b.n	80159b6 <__swhatbuf_r+0x40>
 8015998:	466a      	mov	r2, sp
 801599a:	f000 fae3 	bl	8015f64 <_fstat_r>
 801599e:	2800      	cmp	r0, #0
 80159a0:	dbf2      	blt.n	8015988 <__swhatbuf_r+0x12>
 80159a2:	9a01      	ldr	r2, [sp, #4]
 80159a4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80159a8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80159ac:	425a      	negs	r2, r3
 80159ae:	415a      	adcs	r2, r3
 80159b0:	602a      	str	r2, [r5, #0]
 80159b2:	e7ee      	b.n	8015992 <__swhatbuf_r+0x1c>
 80159b4:	2340      	movs	r3, #64	; 0x40
 80159b6:	2000      	movs	r0, #0
 80159b8:	6023      	str	r3, [r4, #0]
 80159ba:	b016      	add	sp, #88	; 0x58
 80159bc:	bd70      	pop	{r4, r5, r6, pc}
	...

080159c0 <__smakebuf_r>:
 80159c0:	898b      	ldrh	r3, [r1, #12]
 80159c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80159c4:	079d      	lsls	r5, r3, #30
 80159c6:	4606      	mov	r6, r0
 80159c8:	460c      	mov	r4, r1
 80159ca:	d507      	bpl.n	80159dc <__smakebuf_r+0x1c>
 80159cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80159d0:	6023      	str	r3, [r4, #0]
 80159d2:	6123      	str	r3, [r4, #16]
 80159d4:	2301      	movs	r3, #1
 80159d6:	6163      	str	r3, [r4, #20]
 80159d8:	b002      	add	sp, #8
 80159da:	bd70      	pop	{r4, r5, r6, pc}
 80159dc:	ab01      	add	r3, sp, #4
 80159de:	466a      	mov	r2, sp
 80159e0:	f7ff ffc9 	bl	8015976 <__swhatbuf_r>
 80159e4:	9900      	ldr	r1, [sp, #0]
 80159e6:	4605      	mov	r5, r0
 80159e8:	4630      	mov	r0, r6
 80159ea:	f7ff f901 	bl	8014bf0 <_malloc_r>
 80159ee:	b948      	cbnz	r0, 8015a04 <__smakebuf_r+0x44>
 80159f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80159f4:	059a      	lsls	r2, r3, #22
 80159f6:	d4ef      	bmi.n	80159d8 <__smakebuf_r+0x18>
 80159f8:	f023 0303 	bic.w	r3, r3, #3
 80159fc:	f043 0302 	orr.w	r3, r3, #2
 8015a00:	81a3      	strh	r3, [r4, #12]
 8015a02:	e7e3      	b.n	80159cc <__smakebuf_r+0xc>
 8015a04:	4b0d      	ldr	r3, [pc, #52]	; (8015a3c <__smakebuf_r+0x7c>)
 8015a06:	62b3      	str	r3, [r6, #40]	; 0x28
 8015a08:	89a3      	ldrh	r3, [r4, #12]
 8015a0a:	6020      	str	r0, [r4, #0]
 8015a0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015a10:	81a3      	strh	r3, [r4, #12]
 8015a12:	9b00      	ldr	r3, [sp, #0]
 8015a14:	6163      	str	r3, [r4, #20]
 8015a16:	9b01      	ldr	r3, [sp, #4]
 8015a18:	6120      	str	r0, [r4, #16]
 8015a1a:	b15b      	cbz	r3, 8015a34 <__smakebuf_r+0x74>
 8015a1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015a20:	4630      	mov	r0, r6
 8015a22:	f000 fab1 	bl	8015f88 <_isatty_r>
 8015a26:	b128      	cbz	r0, 8015a34 <__smakebuf_r+0x74>
 8015a28:	89a3      	ldrh	r3, [r4, #12]
 8015a2a:	f023 0303 	bic.w	r3, r3, #3
 8015a2e:	f043 0301 	orr.w	r3, r3, #1
 8015a32:	81a3      	strh	r3, [r4, #12]
 8015a34:	89a3      	ldrh	r3, [r4, #12]
 8015a36:	431d      	orrs	r5, r3
 8015a38:	81a5      	strh	r5, [r4, #12]
 8015a3a:	e7cd      	b.n	80159d8 <__smakebuf_r+0x18>
 8015a3c:	08015825 	.word	0x08015825

08015a40 <__ascii_mbtowc>:
 8015a40:	b082      	sub	sp, #8
 8015a42:	b901      	cbnz	r1, 8015a46 <__ascii_mbtowc+0x6>
 8015a44:	a901      	add	r1, sp, #4
 8015a46:	b142      	cbz	r2, 8015a5a <__ascii_mbtowc+0x1a>
 8015a48:	b14b      	cbz	r3, 8015a5e <__ascii_mbtowc+0x1e>
 8015a4a:	7813      	ldrb	r3, [r2, #0]
 8015a4c:	600b      	str	r3, [r1, #0]
 8015a4e:	7812      	ldrb	r2, [r2, #0]
 8015a50:	1c10      	adds	r0, r2, #0
 8015a52:	bf18      	it	ne
 8015a54:	2001      	movne	r0, #1
 8015a56:	b002      	add	sp, #8
 8015a58:	4770      	bx	lr
 8015a5a:	4610      	mov	r0, r2
 8015a5c:	e7fb      	b.n	8015a56 <__ascii_mbtowc+0x16>
 8015a5e:	f06f 0001 	mvn.w	r0, #1
 8015a62:	e7f8      	b.n	8015a56 <__ascii_mbtowc+0x16>

08015a64 <memmove>:
 8015a64:	4288      	cmp	r0, r1
 8015a66:	b510      	push	{r4, lr}
 8015a68:	eb01 0302 	add.w	r3, r1, r2
 8015a6c:	d807      	bhi.n	8015a7e <memmove+0x1a>
 8015a6e:	1e42      	subs	r2, r0, #1
 8015a70:	4299      	cmp	r1, r3
 8015a72:	d00a      	beq.n	8015a8a <memmove+0x26>
 8015a74:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015a78:	f802 4f01 	strb.w	r4, [r2, #1]!
 8015a7c:	e7f8      	b.n	8015a70 <memmove+0xc>
 8015a7e:	4283      	cmp	r3, r0
 8015a80:	d9f5      	bls.n	8015a6e <memmove+0xa>
 8015a82:	1881      	adds	r1, r0, r2
 8015a84:	1ad2      	subs	r2, r2, r3
 8015a86:	42d3      	cmn	r3, r2
 8015a88:	d100      	bne.n	8015a8c <memmove+0x28>
 8015a8a:	bd10      	pop	{r4, pc}
 8015a8c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015a90:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8015a94:	e7f7      	b.n	8015a86 <memmove+0x22>

08015a96 <__malloc_lock>:
 8015a96:	4770      	bx	lr

08015a98 <__malloc_unlock>:
 8015a98:	4770      	bx	lr

08015a9a <_realloc_r>:
 8015a9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015a9c:	4607      	mov	r7, r0
 8015a9e:	4614      	mov	r4, r2
 8015aa0:	460e      	mov	r6, r1
 8015aa2:	b921      	cbnz	r1, 8015aae <_realloc_r+0x14>
 8015aa4:	4611      	mov	r1, r2
 8015aa6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8015aaa:	f7ff b8a1 	b.w	8014bf0 <_malloc_r>
 8015aae:	b922      	cbnz	r2, 8015aba <_realloc_r+0x20>
 8015ab0:	f7ff f850 	bl	8014b54 <_free_r>
 8015ab4:	4625      	mov	r5, r4
 8015ab6:	4628      	mov	r0, r5
 8015ab8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015aba:	f000 fa87 	bl	8015fcc <_malloc_usable_size_r>
 8015abe:	42a0      	cmp	r0, r4
 8015ac0:	d20f      	bcs.n	8015ae2 <_realloc_r+0x48>
 8015ac2:	4621      	mov	r1, r4
 8015ac4:	4638      	mov	r0, r7
 8015ac6:	f7ff f893 	bl	8014bf0 <_malloc_r>
 8015aca:	4605      	mov	r5, r0
 8015acc:	2800      	cmp	r0, #0
 8015ace:	d0f2      	beq.n	8015ab6 <_realloc_r+0x1c>
 8015ad0:	4631      	mov	r1, r6
 8015ad2:	4622      	mov	r2, r4
 8015ad4:	f7ff f82a 	bl	8014b2c <memcpy>
 8015ad8:	4631      	mov	r1, r6
 8015ada:	4638      	mov	r0, r7
 8015adc:	f7ff f83a 	bl	8014b54 <_free_r>
 8015ae0:	e7e9      	b.n	8015ab6 <_realloc_r+0x1c>
 8015ae2:	4635      	mov	r5, r6
 8015ae4:	e7e7      	b.n	8015ab6 <_realloc_r+0x1c>

08015ae6 <__ssputs_r>:
 8015ae6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015aea:	688e      	ldr	r6, [r1, #8]
 8015aec:	429e      	cmp	r6, r3
 8015aee:	4682      	mov	sl, r0
 8015af0:	460c      	mov	r4, r1
 8015af2:	4690      	mov	r8, r2
 8015af4:	4699      	mov	r9, r3
 8015af6:	d837      	bhi.n	8015b68 <__ssputs_r+0x82>
 8015af8:	898a      	ldrh	r2, [r1, #12]
 8015afa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8015afe:	d031      	beq.n	8015b64 <__ssputs_r+0x7e>
 8015b00:	6825      	ldr	r5, [r4, #0]
 8015b02:	6909      	ldr	r1, [r1, #16]
 8015b04:	1a6f      	subs	r7, r5, r1
 8015b06:	6965      	ldr	r5, [r4, #20]
 8015b08:	2302      	movs	r3, #2
 8015b0a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015b0e:	fb95 f5f3 	sdiv	r5, r5, r3
 8015b12:	f109 0301 	add.w	r3, r9, #1
 8015b16:	443b      	add	r3, r7
 8015b18:	429d      	cmp	r5, r3
 8015b1a:	bf38      	it	cc
 8015b1c:	461d      	movcc	r5, r3
 8015b1e:	0553      	lsls	r3, r2, #21
 8015b20:	d530      	bpl.n	8015b84 <__ssputs_r+0x9e>
 8015b22:	4629      	mov	r1, r5
 8015b24:	f7ff f864 	bl	8014bf0 <_malloc_r>
 8015b28:	4606      	mov	r6, r0
 8015b2a:	b950      	cbnz	r0, 8015b42 <__ssputs_r+0x5c>
 8015b2c:	230c      	movs	r3, #12
 8015b2e:	f8ca 3000 	str.w	r3, [sl]
 8015b32:	89a3      	ldrh	r3, [r4, #12]
 8015b34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015b38:	81a3      	strh	r3, [r4, #12]
 8015b3a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015b3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015b42:	463a      	mov	r2, r7
 8015b44:	6921      	ldr	r1, [r4, #16]
 8015b46:	f7fe fff1 	bl	8014b2c <memcpy>
 8015b4a:	89a3      	ldrh	r3, [r4, #12]
 8015b4c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8015b50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015b54:	81a3      	strh	r3, [r4, #12]
 8015b56:	6126      	str	r6, [r4, #16]
 8015b58:	6165      	str	r5, [r4, #20]
 8015b5a:	443e      	add	r6, r7
 8015b5c:	1bed      	subs	r5, r5, r7
 8015b5e:	6026      	str	r6, [r4, #0]
 8015b60:	60a5      	str	r5, [r4, #8]
 8015b62:	464e      	mov	r6, r9
 8015b64:	454e      	cmp	r6, r9
 8015b66:	d900      	bls.n	8015b6a <__ssputs_r+0x84>
 8015b68:	464e      	mov	r6, r9
 8015b6a:	4632      	mov	r2, r6
 8015b6c:	4641      	mov	r1, r8
 8015b6e:	6820      	ldr	r0, [r4, #0]
 8015b70:	f7ff ff78 	bl	8015a64 <memmove>
 8015b74:	68a3      	ldr	r3, [r4, #8]
 8015b76:	1b9b      	subs	r3, r3, r6
 8015b78:	60a3      	str	r3, [r4, #8]
 8015b7a:	6823      	ldr	r3, [r4, #0]
 8015b7c:	441e      	add	r6, r3
 8015b7e:	6026      	str	r6, [r4, #0]
 8015b80:	2000      	movs	r0, #0
 8015b82:	e7dc      	b.n	8015b3e <__ssputs_r+0x58>
 8015b84:	462a      	mov	r2, r5
 8015b86:	f7ff ff88 	bl	8015a9a <_realloc_r>
 8015b8a:	4606      	mov	r6, r0
 8015b8c:	2800      	cmp	r0, #0
 8015b8e:	d1e2      	bne.n	8015b56 <__ssputs_r+0x70>
 8015b90:	6921      	ldr	r1, [r4, #16]
 8015b92:	4650      	mov	r0, sl
 8015b94:	f7fe ffde 	bl	8014b54 <_free_r>
 8015b98:	e7c8      	b.n	8015b2c <__ssputs_r+0x46>
	...

08015b9c <_svfiprintf_r>:
 8015b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ba0:	461d      	mov	r5, r3
 8015ba2:	898b      	ldrh	r3, [r1, #12]
 8015ba4:	061f      	lsls	r7, r3, #24
 8015ba6:	b09d      	sub	sp, #116	; 0x74
 8015ba8:	4680      	mov	r8, r0
 8015baa:	460c      	mov	r4, r1
 8015bac:	4616      	mov	r6, r2
 8015bae:	d50f      	bpl.n	8015bd0 <_svfiprintf_r+0x34>
 8015bb0:	690b      	ldr	r3, [r1, #16]
 8015bb2:	b96b      	cbnz	r3, 8015bd0 <_svfiprintf_r+0x34>
 8015bb4:	2140      	movs	r1, #64	; 0x40
 8015bb6:	f7ff f81b 	bl	8014bf0 <_malloc_r>
 8015bba:	6020      	str	r0, [r4, #0]
 8015bbc:	6120      	str	r0, [r4, #16]
 8015bbe:	b928      	cbnz	r0, 8015bcc <_svfiprintf_r+0x30>
 8015bc0:	230c      	movs	r3, #12
 8015bc2:	f8c8 3000 	str.w	r3, [r8]
 8015bc6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015bca:	e0c8      	b.n	8015d5e <_svfiprintf_r+0x1c2>
 8015bcc:	2340      	movs	r3, #64	; 0x40
 8015bce:	6163      	str	r3, [r4, #20]
 8015bd0:	2300      	movs	r3, #0
 8015bd2:	9309      	str	r3, [sp, #36]	; 0x24
 8015bd4:	2320      	movs	r3, #32
 8015bd6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015bda:	2330      	movs	r3, #48	; 0x30
 8015bdc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015be0:	9503      	str	r5, [sp, #12]
 8015be2:	f04f 0b01 	mov.w	fp, #1
 8015be6:	4637      	mov	r7, r6
 8015be8:	463d      	mov	r5, r7
 8015bea:	f815 3b01 	ldrb.w	r3, [r5], #1
 8015bee:	b10b      	cbz	r3, 8015bf4 <_svfiprintf_r+0x58>
 8015bf0:	2b25      	cmp	r3, #37	; 0x25
 8015bf2:	d13e      	bne.n	8015c72 <_svfiprintf_r+0xd6>
 8015bf4:	ebb7 0a06 	subs.w	sl, r7, r6
 8015bf8:	d00b      	beq.n	8015c12 <_svfiprintf_r+0x76>
 8015bfa:	4653      	mov	r3, sl
 8015bfc:	4632      	mov	r2, r6
 8015bfe:	4621      	mov	r1, r4
 8015c00:	4640      	mov	r0, r8
 8015c02:	f7ff ff70 	bl	8015ae6 <__ssputs_r>
 8015c06:	3001      	adds	r0, #1
 8015c08:	f000 80a4 	beq.w	8015d54 <_svfiprintf_r+0x1b8>
 8015c0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015c0e:	4453      	add	r3, sl
 8015c10:	9309      	str	r3, [sp, #36]	; 0x24
 8015c12:	783b      	ldrb	r3, [r7, #0]
 8015c14:	2b00      	cmp	r3, #0
 8015c16:	f000 809d 	beq.w	8015d54 <_svfiprintf_r+0x1b8>
 8015c1a:	2300      	movs	r3, #0
 8015c1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8015c20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015c24:	9304      	str	r3, [sp, #16]
 8015c26:	9307      	str	r3, [sp, #28]
 8015c28:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015c2c:	931a      	str	r3, [sp, #104]	; 0x68
 8015c2e:	462f      	mov	r7, r5
 8015c30:	2205      	movs	r2, #5
 8015c32:	f817 1b01 	ldrb.w	r1, [r7], #1
 8015c36:	4850      	ldr	r0, [pc, #320]	; (8015d78 <_svfiprintf_r+0x1dc>)
 8015c38:	f7ea fae2 	bl	8000200 <memchr>
 8015c3c:	9b04      	ldr	r3, [sp, #16]
 8015c3e:	b9d0      	cbnz	r0, 8015c76 <_svfiprintf_r+0xda>
 8015c40:	06d9      	lsls	r1, r3, #27
 8015c42:	bf44      	itt	mi
 8015c44:	2220      	movmi	r2, #32
 8015c46:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8015c4a:	071a      	lsls	r2, r3, #28
 8015c4c:	bf44      	itt	mi
 8015c4e:	222b      	movmi	r2, #43	; 0x2b
 8015c50:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8015c54:	782a      	ldrb	r2, [r5, #0]
 8015c56:	2a2a      	cmp	r2, #42	; 0x2a
 8015c58:	d015      	beq.n	8015c86 <_svfiprintf_r+0xea>
 8015c5a:	9a07      	ldr	r2, [sp, #28]
 8015c5c:	462f      	mov	r7, r5
 8015c5e:	2000      	movs	r0, #0
 8015c60:	250a      	movs	r5, #10
 8015c62:	4639      	mov	r1, r7
 8015c64:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015c68:	3b30      	subs	r3, #48	; 0x30
 8015c6a:	2b09      	cmp	r3, #9
 8015c6c:	d94d      	bls.n	8015d0a <_svfiprintf_r+0x16e>
 8015c6e:	b1b8      	cbz	r0, 8015ca0 <_svfiprintf_r+0x104>
 8015c70:	e00f      	b.n	8015c92 <_svfiprintf_r+0xf6>
 8015c72:	462f      	mov	r7, r5
 8015c74:	e7b8      	b.n	8015be8 <_svfiprintf_r+0x4c>
 8015c76:	4a40      	ldr	r2, [pc, #256]	; (8015d78 <_svfiprintf_r+0x1dc>)
 8015c78:	1a80      	subs	r0, r0, r2
 8015c7a:	fa0b f000 	lsl.w	r0, fp, r0
 8015c7e:	4318      	orrs	r0, r3
 8015c80:	9004      	str	r0, [sp, #16]
 8015c82:	463d      	mov	r5, r7
 8015c84:	e7d3      	b.n	8015c2e <_svfiprintf_r+0x92>
 8015c86:	9a03      	ldr	r2, [sp, #12]
 8015c88:	1d11      	adds	r1, r2, #4
 8015c8a:	6812      	ldr	r2, [r2, #0]
 8015c8c:	9103      	str	r1, [sp, #12]
 8015c8e:	2a00      	cmp	r2, #0
 8015c90:	db01      	blt.n	8015c96 <_svfiprintf_r+0xfa>
 8015c92:	9207      	str	r2, [sp, #28]
 8015c94:	e004      	b.n	8015ca0 <_svfiprintf_r+0x104>
 8015c96:	4252      	negs	r2, r2
 8015c98:	f043 0302 	orr.w	r3, r3, #2
 8015c9c:	9207      	str	r2, [sp, #28]
 8015c9e:	9304      	str	r3, [sp, #16]
 8015ca0:	783b      	ldrb	r3, [r7, #0]
 8015ca2:	2b2e      	cmp	r3, #46	; 0x2e
 8015ca4:	d10c      	bne.n	8015cc0 <_svfiprintf_r+0x124>
 8015ca6:	787b      	ldrb	r3, [r7, #1]
 8015ca8:	2b2a      	cmp	r3, #42	; 0x2a
 8015caa:	d133      	bne.n	8015d14 <_svfiprintf_r+0x178>
 8015cac:	9b03      	ldr	r3, [sp, #12]
 8015cae:	1d1a      	adds	r2, r3, #4
 8015cb0:	681b      	ldr	r3, [r3, #0]
 8015cb2:	9203      	str	r2, [sp, #12]
 8015cb4:	2b00      	cmp	r3, #0
 8015cb6:	bfb8      	it	lt
 8015cb8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8015cbc:	3702      	adds	r7, #2
 8015cbe:	9305      	str	r3, [sp, #20]
 8015cc0:	4d2e      	ldr	r5, [pc, #184]	; (8015d7c <_svfiprintf_r+0x1e0>)
 8015cc2:	7839      	ldrb	r1, [r7, #0]
 8015cc4:	2203      	movs	r2, #3
 8015cc6:	4628      	mov	r0, r5
 8015cc8:	f7ea fa9a 	bl	8000200 <memchr>
 8015ccc:	b138      	cbz	r0, 8015cde <_svfiprintf_r+0x142>
 8015cce:	2340      	movs	r3, #64	; 0x40
 8015cd0:	1b40      	subs	r0, r0, r5
 8015cd2:	fa03 f000 	lsl.w	r0, r3, r0
 8015cd6:	9b04      	ldr	r3, [sp, #16]
 8015cd8:	4303      	orrs	r3, r0
 8015cda:	3701      	adds	r7, #1
 8015cdc:	9304      	str	r3, [sp, #16]
 8015cde:	7839      	ldrb	r1, [r7, #0]
 8015ce0:	4827      	ldr	r0, [pc, #156]	; (8015d80 <_svfiprintf_r+0x1e4>)
 8015ce2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015ce6:	2206      	movs	r2, #6
 8015ce8:	1c7e      	adds	r6, r7, #1
 8015cea:	f7ea fa89 	bl	8000200 <memchr>
 8015cee:	2800      	cmp	r0, #0
 8015cf0:	d038      	beq.n	8015d64 <_svfiprintf_r+0x1c8>
 8015cf2:	4b24      	ldr	r3, [pc, #144]	; (8015d84 <_svfiprintf_r+0x1e8>)
 8015cf4:	bb13      	cbnz	r3, 8015d3c <_svfiprintf_r+0x1a0>
 8015cf6:	9b03      	ldr	r3, [sp, #12]
 8015cf8:	3307      	adds	r3, #7
 8015cfa:	f023 0307 	bic.w	r3, r3, #7
 8015cfe:	3308      	adds	r3, #8
 8015d00:	9303      	str	r3, [sp, #12]
 8015d02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015d04:	444b      	add	r3, r9
 8015d06:	9309      	str	r3, [sp, #36]	; 0x24
 8015d08:	e76d      	b.n	8015be6 <_svfiprintf_r+0x4a>
 8015d0a:	fb05 3202 	mla	r2, r5, r2, r3
 8015d0e:	2001      	movs	r0, #1
 8015d10:	460f      	mov	r7, r1
 8015d12:	e7a6      	b.n	8015c62 <_svfiprintf_r+0xc6>
 8015d14:	2300      	movs	r3, #0
 8015d16:	3701      	adds	r7, #1
 8015d18:	9305      	str	r3, [sp, #20]
 8015d1a:	4619      	mov	r1, r3
 8015d1c:	250a      	movs	r5, #10
 8015d1e:	4638      	mov	r0, r7
 8015d20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015d24:	3a30      	subs	r2, #48	; 0x30
 8015d26:	2a09      	cmp	r2, #9
 8015d28:	d903      	bls.n	8015d32 <_svfiprintf_r+0x196>
 8015d2a:	2b00      	cmp	r3, #0
 8015d2c:	d0c8      	beq.n	8015cc0 <_svfiprintf_r+0x124>
 8015d2e:	9105      	str	r1, [sp, #20]
 8015d30:	e7c6      	b.n	8015cc0 <_svfiprintf_r+0x124>
 8015d32:	fb05 2101 	mla	r1, r5, r1, r2
 8015d36:	2301      	movs	r3, #1
 8015d38:	4607      	mov	r7, r0
 8015d3a:	e7f0      	b.n	8015d1e <_svfiprintf_r+0x182>
 8015d3c:	ab03      	add	r3, sp, #12
 8015d3e:	9300      	str	r3, [sp, #0]
 8015d40:	4622      	mov	r2, r4
 8015d42:	4b11      	ldr	r3, [pc, #68]	; (8015d88 <_svfiprintf_r+0x1ec>)
 8015d44:	a904      	add	r1, sp, #16
 8015d46:	4640      	mov	r0, r8
 8015d48:	f3af 8000 	nop.w
 8015d4c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8015d50:	4681      	mov	r9, r0
 8015d52:	d1d6      	bne.n	8015d02 <_svfiprintf_r+0x166>
 8015d54:	89a3      	ldrh	r3, [r4, #12]
 8015d56:	065b      	lsls	r3, r3, #25
 8015d58:	f53f af35 	bmi.w	8015bc6 <_svfiprintf_r+0x2a>
 8015d5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015d5e:	b01d      	add	sp, #116	; 0x74
 8015d60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d64:	ab03      	add	r3, sp, #12
 8015d66:	9300      	str	r3, [sp, #0]
 8015d68:	4622      	mov	r2, r4
 8015d6a:	4b07      	ldr	r3, [pc, #28]	; (8015d88 <_svfiprintf_r+0x1ec>)
 8015d6c:	a904      	add	r1, sp, #16
 8015d6e:	4640      	mov	r0, r8
 8015d70:	f7ff f94e 	bl	8015010 <_printf_i>
 8015d74:	e7ea      	b.n	8015d4c <_svfiprintf_r+0x1b0>
 8015d76:	bf00      	nop
 8015d78:	08017ef0 	.word	0x08017ef0
 8015d7c:	08017ef6 	.word	0x08017ef6
 8015d80:	08017efa 	.word	0x08017efa
 8015d84:	00000000 	.word	0x00000000
 8015d88:	08015ae7 	.word	0x08015ae7

08015d8c <_putc_r>:
 8015d8c:	b570      	push	{r4, r5, r6, lr}
 8015d8e:	460d      	mov	r5, r1
 8015d90:	4614      	mov	r4, r2
 8015d92:	4606      	mov	r6, r0
 8015d94:	b118      	cbz	r0, 8015d9e <_putc_r+0x12>
 8015d96:	6983      	ldr	r3, [r0, #24]
 8015d98:	b90b      	cbnz	r3, 8015d9e <_putc_r+0x12>
 8015d9a:	f7ff fd5f 	bl	801585c <__sinit>
 8015d9e:	4b13      	ldr	r3, [pc, #76]	; (8015dec <_putc_r+0x60>)
 8015da0:	429c      	cmp	r4, r3
 8015da2:	d112      	bne.n	8015dca <_putc_r+0x3e>
 8015da4:	6874      	ldr	r4, [r6, #4]
 8015da6:	68a3      	ldr	r3, [r4, #8]
 8015da8:	3b01      	subs	r3, #1
 8015daa:	2b00      	cmp	r3, #0
 8015dac:	60a3      	str	r3, [r4, #8]
 8015dae:	da16      	bge.n	8015dde <_putc_r+0x52>
 8015db0:	69a2      	ldr	r2, [r4, #24]
 8015db2:	4293      	cmp	r3, r2
 8015db4:	db02      	blt.n	8015dbc <_putc_r+0x30>
 8015db6:	b2eb      	uxtb	r3, r5
 8015db8:	2b0a      	cmp	r3, #10
 8015dba:	d110      	bne.n	8015dde <_putc_r+0x52>
 8015dbc:	4622      	mov	r2, r4
 8015dbe:	4629      	mov	r1, r5
 8015dc0:	4630      	mov	r0, r6
 8015dc2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015dc6:	f7ff bb91 	b.w	80154ec <__swbuf_r>
 8015dca:	4b09      	ldr	r3, [pc, #36]	; (8015df0 <_putc_r+0x64>)
 8015dcc:	429c      	cmp	r4, r3
 8015dce:	d101      	bne.n	8015dd4 <_putc_r+0x48>
 8015dd0:	68b4      	ldr	r4, [r6, #8]
 8015dd2:	e7e8      	b.n	8015da6 <_putc_r+0x1a>
 8015dd4:	4b07      	ldr	r3, [pc, #28]	; (8015df4 <_putc_r+0x68>)
 8015dd6:	429c      	cmp	r4, r3
 8015dd8:	bf08      	it	eq
 8015dda:	68f4      	ldreq	r4, [r6, #12]
 8015ddc:	e7e3      	b.n	8015da6 <_putc_r+0x1a>
 8015dde:	6823      	ldr	r3, [r4, #0]
 8015de0:	1c5a      	adds	r2, r3, #1
 8015de2:	6022      	str	r2, [r4, #0]
 8015de4:	701d      	strb	r5, [r3, #0]
 8015de6:	b2e8      	uxtb	r0, r5
 8015de8:	bd70      	pop	{r4, r5, r6, pc}
 8015dea:	bf00      	nop
 8015dec:	08017f44 	.word	0x08017f44
 8015df0:	08017f64 	.word	0x08017f64
 8015df4:	08017f24 	.word	0x08017f24

08015df8 <_raise_r>:
 8015df8:	291f      	cmp	r1, #31
 8015dfa:	b538      	push	{r3, r4, r5, lr}
 8015dfc:	4604      	mov	r4, r0
 8015dfe:	460d      	mov	r5, r1
 8015e00:	d904      	bls.n	8015e0c <_raise_r+0x14>
 8015e02:	2316      	movs	r3, #22
 8015e04:	6003      	str	r3, [r0, #0]
 8015e06:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015e0a:	bd38      	pop	{r3, r4, r5, pc}
 8015e0c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8015e0e:	b112      	cbz	r2, 8015e16 <_raise_r+0x1e>
 8015e10:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015e14:	b94b      	cbnz	r3, 8015e2a <_raise_r+0x32>
 8015e16:	4620      	mov	r0, r4
 8015e18:	f000 f830 	bl	8015e7c <_getpid_r>
 8015e1c:	462a      	mov	r2, r5
 8015e1e:	4601      	mov	r1, r0
 8015e20:	4620      	mov	r0, r4
 8015e22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015e26:	f000 b817 	b.w	8015e58 <_kill_r>
 8015e2a:	2b01      	cmp	r3, #1
 8015e2c:	d00a      	beq.n	8015e44 <_raise_r+0x4c>
 8015e2e:	1c59      	adds	r1, r3, #1
 8015e30:	d103      	bne.n	8015e3a <_raise_r+0x42>
 8015e32:	2316      	movs	r3, #22
 8015e34:	6003      	str	r3, [r0, #0]
 8015e36:	2001      	movs	r0, #1
 8015e38:	e7e7      	b.n	8015e0a <_raise_r+0x12>
 8015e3a:	2400      	movs	r4, #0
 8015e3c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8015e40:	4628      	mov	r0, r5
 8015e42:	4798      	blx	r3
 8015e44:	2000      	movs	r0, #0
 8015e46:	e7e0      	b.n	8015e0a <_raise_r+0x12>

08015e48 <raise>:
 8015e48:	4b02      	ldr	r3, [pc, #8]	; (8015e54 <raise+0xc>)
 8015e4a:	4601      	mov	r1, r0
 8015e4c:	6818      	ldr	r0, [r3, #0]
 8015e4e:	f7ff bfd3 	b.w	8015df8 <_raise_r>
 8015e52:	bf00      	nop
 8015e54:	200001e8 	.word	0x200001e8

08015e58 <_kill_r>:
 8015e58:	b538      	push	{r3, r4, r5, lr}
 8015e5a:	4c07      	ldr	r4, [pc, #28]	; (8015e78 <_kill_r+0x20>)
 8015e5c:	2300      	movs	r3, #0
 8015e5e:	4605      	mov	r5, r0
 8015e60:	4608      	mov	r0, r1
 8015e62:	4611      	mov	r1, r2
 8015e64:	6023      	str	r3, [r4, #0]
 8015e66:	f7ef f8db 	bl	8005020 <_kill>
 8015e6a:	1c43      	adds	r3, r0, #1
 8015e6c:	d102      	bne.n	8015e74 <_kill_r+0x1c>
 8015e6e:	6823      	ldr	r3, [r4, #0]
 8015e70:	b103      	cbz	r3, 8015e74 <_kill_r+0x1c>
 8015e72:	602b      	str	r3, [r5, #0]
 8015e74:	bd38      	pop	{r3, r4, r5, pc}
 8015e76:	bf00      	nop
 8015e78:	2001054c 	.word	0x2001054c

08015e7c <_getpid_r>:
 8015e7c:	f7ef b8c8 	b.w	8005010 <_getpid>

08015e80 <__sread>:
 8015e80:	b510      	push	{r4, lr}
 8015e82:	460c      	mov	r4, r1
 8015e84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015e88:	f000 f8a8 	bl	8015fdc <_read_r>
 8015e8c:	2800      	cmp	r0, #0
 8015e8e:	bfab      	itete	ge
 8015e90:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8015e92:	89a3      	ldrhlt	r3, [r4, #12]
 8015e94:	181b      	addge	r3, r3, r0
 8015e96:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8015e9a:	bfac      	ite	ge
 8015e9c:	6563      	strge	r3, [r4, #84]	; 0x54
 8015e9e:	81a3      	strhlt	r3, [r4, #12]
 8015ea0:	bd10      	pop	{r4, pc}

08015ea2 <__swrite>:
 8015ea2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015ea6:	461f      	mov	r7, r3
 8015ea8:	898b      	ldrh	r3, [r1, #12]
 8015eaa:	05db      	lsls	r3, r3, #23
 8015eac:	4605      	mov	r5, r0
 8015eae:	460c      	mov	r4, r1
 8015eb0:	4616      	mov	r6, r2
 8015eb2:	d505      	bpl.n	8015ec0 <__swrite+0x1e>
 8015eb4:	2302      	movs	r3, #2
 8015eb6:	2200      	movs	r2, #0
 8015eb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015ebc:	f000 f874 	bl	8015fa8 <_lseek_r>
 8015ec0:	89a3      	ldrh	r3, [r4, #12]
 8015ec2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015ec6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8015eca:	81a3      	strh	r3, [r4, #12]
 8015ecc:	4632      	mov	r2, r6
 8015ece:	463b      	mov	r3, r7
 8015ed0:	4628      	mov	r0, r5
 8015ed2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015ed6:	f000 b823 	b.w	8015f20 <_write_r>

08015eda <__sseek>:
 8015eda:	b510      	push	{r4, lr}
 8015edc:	460c      	mov	r4, r1
 8015ede:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015ee2:	f000 f861 	bl	8015fa8 <_lseek_r>
 8015ee6:	1c43      	adds	r3, r0, #1
 8015ee8:	89a3      	ldrh	r3, [r4, #12]
 8015eea:	bf15      	itete	ne
 8015eec:	6560      	strne	r0, [r4, #84]	; 0x54
 8015eee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8015ef2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8015ef6:	81a3      	strheq	r3, [r4, #12]
 8015ef8:	bf18      	it	ne
 8015efa:	81a3      	strhne	r3, [r4, #12]
 8015efc:	bd10      	pop	{r4, pc}

08015efe <__sclose>:
 8015efe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015f02:	f000 b81f 	b.w	8015f44 <_close_r>

08015f06 <__ascii_wctomb>:
 8015f06:	b149      	cbz	r1, 8015f1c <__ascii_wctomb+0x16>
 8015f08:	2aff      	cmp	r2, #255	; 0xff
 8015f0a:	bf85      	ittet	hi
 8015f0c:	238a      	movhi	r3, #138	; 0x8a
 8015f0e:	6003      	strhi	r3, [r0, #0]
 8015f10:	700a      	strbls	r2, [r1, #0]
 8015f12:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8015f16:	bf98      	it	ls
 8015f18:	2001      	movls	r0, #1
 8015f1a:	4770      	bx	lr
 8015f1c:	4608      	mov	r0, r1
 8015f1e:	4770      	bx	lr

08015f20 <_write_r>:
 8015f20:	b538      	push	{r3, r4, r5, lr}
 8015f22:	4c07      	ldr	r4, [pc, #28]	; (8015f40 <_write_r+0x20>)
 8015f24:	4605      	mov	r5, r0
 8015f26:	4608      	mov	r0, r1
 8015f28:	4611      	mov	r1, r2
 8015f2a:	2200      	movs	r2, #0
 8015f2c:	6022      	str	r2, [r4, #0]
 8015f2e:	461a      	mov	r2, r3
 8015f30:	f7ec fdd9 	bl	8002ae6 <_write>
 8015f34:	1c43      	adds	r3, r0, #1
 8015f36:	d102      	bne.n	8015f3e <_write_r+0x1e>
 8015f38:	6823      	ldr	r3, [r4, #0]
 8015f3a:	b103      	cbz	r3, 8015f3e <_write_r+0x1e>
 8015f3c:	602b      	str	r3, [r5, #0]
 8015f3e:	bd38      	pop	{r3, r4, r5, pc}
 8015f40:	2001054c 	.word	0x2001054c

08015f44 <_close_r>:
 8015f44:	b538      	push	{r3, r4, r5, lr}
 8015f46:	4c06      	ldr	r4, [pc, #24]	; (8015f60 <_close_r+0x1c>)
 8015f48:	2300      	movs	r3, #0
 8015f4a:	4605      	mov	r5, r0
 8015f4c:	4608      	mov	r0, r1
 8015f4e:	6023      	str	r3, [r4, #0]
 8015f50:	f7ef f89d 	bl	800508e <_close>
 8015f54:	1c43      	adds	r3, r0, #1
 8015f56:	d102      	bne.n	8015f5e <_close_r+0x1a>
 8015f58:	6823      	ldr	r3, [r4, #0]
 8015f5a:	b103      	cbz	r3, 8015f5e <_close_r+0x1a>
 8015f5c:	602b      	str	r3, [r5, #0]
 8015f5e:	bd38      	pop	{r3, r4, r5, pc}
 8015f60:	2001054c 	.word	0x2001054c

08015f64 <_fstat_r>:
 8015f64:	b538      	push	{r3, r4, r5, lr}
 8015f66:	4c07      	ldr	r4, [pc, #28]	; (8015f84 <_fstat_r+0x20>)
 8015f68:	2300      	movs	r3, #0
 8015f6a:	4605      	mov	r5, r0
 8015f6c:	4608      	mov	r0, r1
 8015f6e:	4611      	mov	r1, r2
 8015f70:	6023      	str	r3, [r4, #0]
 8015f72:	f7ef f898 	bl	80050a6 <_fstat>
 8015f76:	1c43      	adds	r3, r0, #1
 8015f78:	d102      	bne.n	8015f80 <_fstat_r+0x1c>
 8015f7a:	6823      	ldr	r3, [r4, #0]
 8015f7c:	b103      	cbz	r3, 8015f80 <_fstat_r+0x1c>
 8015f7e:	602b      	str	r3, [r5, #0]
 8015f80:	bd38      	pop	{r3, r4, r5, pc}
 8015f82:	bf00      	nop
 8015f84:	2001054c 	.word	0x2001054c

08015f88 <_isatty_r>:
 8015f88:	b538      	push	{r3, r4, r5, lr}
 8015f8a:	4c06      	ldr	r4, [pc, #24]	; (8015fa4 <_isatty_r+0x1c>)
 8015f8c:	2300      	movs	r3, #0
 8015f8e:	4605      	mov	r5, r0
 8015f90:	4608      	mov	r0, r1
 8015f92:	6023      	str	r3, [r4, #0]
 8015f94:	f7ef f897 	bl	80050c6 <_isatty>
 8015f98:	1c43      	adds	r3, r0, #1
 8015f9a:	d102      	bne.n	8015fa2 <_isatty_r+0x1a>
 8015f9c:	6823      	ldr	r3, [r4, #0]
 8015f9e:	b103      	cbz	r3, 8015fa2 <_isatty_r+0x1a>
 8015fa0:	602b      	str	r3, [r5, #0]
 8015fa2:	bd38      	pop	{r3, r4, r5, pc}
 8015fa4:	2001054c 	.word	0x2001054c

08015fa8 <_lseek_r>:
 8015fa8:	b538      	push	{r3, r4, r5, lr}
 8015faa:	4c07      	ldr	r4, [pc, #28]	; (8015fc8 <_lseek_r+0x20>)
 8015fac:	4605      	mov	r5, r0
 8015fae:	4608      	mov	r0, r1
 8015fb0:	4611      	mov	r1, r2
 8015fb2:	2200      	movs	r2, #0
 8015fb4:	6022      	str	r2, [r4, #0]
 8015fb6:	461a      	mov	r2, r3
 8015fb8:	f7ef f890 	bl	80050dc <_lseek>
 8015fbc:	1c43      	adds	r3, r0, #1
 8015fbe:	d102      	bne.n	8015fc6 <_lseek_r+0x1e>
 8015fc0:	6823      	ldr	r3, [r4, #0]
 8015fc2:	b103      	cbz	r3, 8015fc6 <_lseek_r+0x1e>
 8015fc4:	602b      	str	r3, [r5, #0]
 8015fc6:	bd38      	pop	{r3, r4, r5, pc}
 8015fc8:	2001054c 	.word	0x2001054c

08015fcc <_malloc_usable_size_r>:
 8015fcc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015fd0:	1f18      	subs	r0, r3, #4
 8015fd2:	2b00      	cmp	r3, #0
 8015fd4:	bfbc      	itt	lt
 8015fd6:	580b      	ldrlt	r3, [r1, r0]
 8015fd8:	18c0      	addlt	r0, r0, r3
 8015fda:	4770      	bx	lr

08015fdc <_read_r>:
 8015fdc:	b538      	push	{r3, r4, r5, lr}
 8015fde:	4c07      	ldr	r4, [pc, #28]	; (8015ffc <_read_r+0x20>)
 8015fe0:	4605      	mov	r5, r0
 8015fe2:	4608      	mov	r0, r1
 8015fe4:	4611      	mov	r1, r2
 8015fe6:	2200      	movs	r2, #0
 8015fe8:	6022      	str	r2, [r4, #0]
 8015fea:	461a      	mov	r2, r3
 8015fec:	f7ef f832 	bl	8005054 <_read>
 8015ff0:	1c43      	adds	r3, r0, #1
 8015ff2:	d102      	bne.n	8015ffa <_read_r+0x1e>
 8015ff4:	6823      	ldr	r3, [r4, #0]
 8015ff6:	b103      	cbz	r3, 8015ffa <_read_r+0x1e>
 8015ff8:	602b      	str	r3, [r5, #0]
 8015ffa:	bd38      	pop	{r3, r4, r5, pc}
 8015ffc:	2001054c 	.word	0x2001054c

08016000 <pow>:
 8016000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016004:	ed2d 8b04 	vpush	{d8-d9}
 8016008:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 80162dc <pow+0x2dc>
 801600c:	b08d      	sub	sp, #52	; 0x34
 801600e:	ec57 6b10 	vmov	r6, r7, d0
 8016012:	ec55 4b11 	vmov	r4, r5, d1
 8016016:	f000 fac7 	bl	80165a8 <__ieee754_pow>
 801601a:	f999 3000 	ldrsb.w	r3, [r9]
 801601e:	9300      	str	r3, [sp, #0]
 8016020:	3301      	adds	r3, #1
 8016022:	eeb0 8a40 	vmov.f32	s16, s0
 8016026:	eef0 8a60 	vmov.f32	s17, s1
 801602a:	46c8      	mov	r8, r9
 801602c:	d05f      	beq.n	80160ee <pow+0xee>
 801602e:	4622      	mov	r2, r4
 8016030:	462b      	mov	r3, r5
 8016032:	4620      	mov	r0, r4
 8016034:	4629      	mov	r1, r5
 8016036:	f7ea fd89 	bl	8000b4c <__aeabi_dcmpun>
 801603a:	4683      	mov	fp, r0
 801603c:	2800      	cmp	r0, #0
 801603e:	d156      	bne.n	80160ee <pow+0xee>
 8016040:	4632      	mov	r2, r6
 8016042:	463b      	mov	r3, r7
 8016044:	4630      	mov	r0, r6
 8016046:	4639      	mov	r1, r7
 8016048:	f7ea fd80 	bl	8000b4c <__aeabi_dcmpun>
 801604c:	9001      	str	r0, [sp, #4]
 801604e:	b1e8      	cbz	r0, 801608c <pow+0x8c>
 8016050:	2200      	movs	r2, #0
 8016052:	2300      	movs	r3, #0
 8016054:	4620      	mov	r0, r4
 8016056:	4629      	mov	r1, r5
 8016058:	f7ea fd46 	bl	8000ae8 <__aeabi_dcmpeq>
 801605c:	2800      	cmp	r0, #0
 801605e:	d046      	beq.n	80160ee <pow+0xee>
 8016060:	2301      	movs	r3, #1
 8016062:	9302      	str	r3, [sp, #8]
 8016064:	4b96      	ldr	r3, [pc, #600]	; (80162c0 <pow+0x2c0>)
 8016066:	9303      	str	r3, [sp, #12]
 8016068:	4b96      	ldr	r3, [pc, #600]	; (80162c4 <pow+0x2c4>)
 801606a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 801606e:	2200      	movs	r2, #0
 8016070:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8016074:	9b00      	ldr	r3, [sp, #0]
 8016076:	2b02      	cmp	r3, #2
 8016078:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801607c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8016080:	d033      	beq.n	80160ea <pow+0xea>
 8016082:	a802      	add	r0, sp, #8
 8016084:	f001 fb22 	bl	80176cc <matherr>
 8016088:	bb48      	cbnz	r0, 80160de <pow+0xde>
 801608a:	e05d      	b.n	8016148 <pow+0x148>
 801608c:	f04f 0a00 	mov.w	sl, #0
 8016090:	f04f 0b00 	mov.w	fp, #0
 8016094:	4652      	mov	r2, sl
 8016096:	465b      	mov	r3, fp
 8016098:	4630      	mov	r0, r6
 801609a:	4639      	mov	r1, r7
 801609c:	f7ea fd24 	bl	8000ae8 <__aeabi_dcmpeq>
 80160a0:	ec4b ab19 	vmov	d9, sl, fp
 80160a4:	2800      	cmp	r0, #0
 80160a6:	d054      	beq.n	8016152 <pow+0x152>
 80160a8:	4652      	mov	r2, sl
 80160aa:	465b      	mov	r3, fp
 80160ac:	4620      	mov	r0, r4
 80160ae:	4629      	mov	r1, r5
 80160b0:	f7ea fd1a 	bl	8000ae8 <__aeabi_dcmpeq>
 80160b4:	4680      	mov	r8, r0
 80160b6:	b318      	cbz	r0, 8016100 <pow+0x100>
 80160b8:	2301      	movs	r3, #1
 80160ba:	9302      	str	r3, [sp, #8]
 80160bc:	4b80      	ldr	r3, [pc, #512]	; (80162c0 <pow+0x2c0>)
 80160be:	9303      	str	r3, [sp, #12]
 80160c0:	9b01      	ldr	r3, [sp, #4]
 80160c2:	930a      	str	r3, [sp, #40]	; 0x28
 80160c4:	9b00      	ldr	r3, [sp, #0]
 80160c6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80160ca:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80160ce:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80160d2:	2b00      	cmp	r3, #0
 80160d4:	d0d5      	beq.n	8016082 <pow+0x82>
 80160d6:	4b7b      	ldr	r3, [pc, #492]	; (80162c4 <pow+0x2c4>)
 80160d8:	2200      	movs	r2, #0
 80160da:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80160de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80160e0:	b11b      	cbz	r3, 80160ea <pow+0xea>
 80160e2:	f7fe fce7 	bl	8014ab4 <__errno>
 80160e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80160e8:	6003      	str	r3, [r0, #0]
 80160ea:	ed9d 8b08 	vldr	d8, [sp, #32]
 80160ee:	eeb0 0a48 	vmov.f32	s0, s16
 80160f2:	eef0 0a68 	vmov.f32	s1, s17
 80160f6:	b00d      	add	sp, #52	; 0x34
 80160f8:	ecbd 8b04 	vpop	{d8-d9}
 80160fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016100:	ec45 4b10 	vmov	d0, r4, r5
 8016104:	f001 fada 	bl	80176bc <finite>
 8016108:	2800      	cmp	r0, #0
 801610a:	d0f0      	beq.n	80160ee <pow+0xee>
 801610c:	4652      	mov	r2, sl
 801610e:	465b      	mov	r3, fp
 8016110:	4620      	mov	r0, r4
 8016112:	4629      	mov	r1, r5
 8016114:	f7ea fcf2 	bl	8000afc <__aeabi_dcmplt>
 8016118:	2800      	cmp	r0, #0
 801611a:	d0e8      	beq.n	80160ee <pow+0xee>
 801611c:	2301      	movs	r3, #1
 801611e:	9302      	str	r3, [sp, #8]
 8016120:	4b67      	ldr	r3, [pc, #412]	; (80162c0 <pow+0x2c0>)
 8016122:	9303      	str	r3, [sp, #12]
 8016124:	f999 3000 	ldrsb.w	r3, [r9]
 8016128:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 801612c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8016130:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8016134:	b913      	cbnz	r3, 801613c <pow+0x13c>
 8016136:	e9cd ab08 	strd	sl, fp, [sp, #32]
 801613a:	e7a2      	b.n	8016082 <pow+0x82>
 801613c:	4962      	ldr	r1, [pc, #392]	; (80162c8 <pow+0x2c8>)
 801613e:	2000      	movs	r0, #0
 8016140:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8016144:	2b02      	cmp	r3, #2
 8016146:	d19c      	bne.n	8016082 <pow+0x82>
 8016148:	f7fe fcb4 	bl	8014ab4 <__errno>
 801614c:	2321      	movs	r3, #33	; 0x21
 801614e:	6003      	str	r3, [r0, #0]
 8016150:	e7c5      	b.n	80160de <pow+0xde>
 8016152:	eeb0 0a48 	vmov.f32	s0, s16
 8016156:	eef0 0a68 	vmov.f32	s1, s17
 801615a:	f001 faaf 	bl	80176bc <finite>
 801615e:	9000      	str	r0, [sp, #0]
 8016160:	2800      	cmp	r0, #0
 8016162:	f040 8081 	bne.w	8016268 <pow+0x268>
 8016166:	ec47 6b10 	vmov	d0, r6, r7
 801616a:	f001 faa7 	bl	80176bc <finite>
 801616e:	2800      	cmp	r0, #0
 8016170:	d07a      	beq.n	8016268 <pow+0x268>
 8016172:	ec45 4b10 	vmov	d0, r4, r5
 8016176:	f001 faa1 	bl	80176bc <finite>
 801617a:	2800      	cmp	r0, #0
 801617c:	d074      	beq.n	8016268 <pow+0x268>
 801617e:	ec53 2b18 	vmov	r2, r3, d8
 8016182:	ee18 0a10 	vmov	r0, s16
 8016186:	4619      	mov	r1, r3
 8016188:	f7ea fce0 	bl	8000b4c <__aeabi_dcmpun>
 801618c:	f999 9000 	ldrsb.w	r9, [r9]
 8016190:	4b4b      	ldr	r3, [pc, #300]	; (80162c0 <pow+0x2c0>)
 8016192:	b1b0      	cbz	r0, 80161c2 <pow+0x1c2>
 8016194:	2201      	movs	r2, #1
 8016196:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801619a:	9b00      	ldr	r3, [sp, #0]
 801619c:	930a      	str	r3, [sp, #40]	; 0x28
 801619e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80161a2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80161a6:	f1b9 0f00 	cmp.w	r9, #0
 80161aa:	d0c4      	beq.n	8016136 <pow+0x136>
 80161ac:	4652      	mov	r2, sl
 80161ae:	465b      	mov	r3, fp
 80161b0:	4650      	mov	r0, sl
 80161b2:	4659      	mov	r1, fp
 80161b4:	f7ea fb5a 	bl	800086c <__aeabi_ddiv>
 80161b8:	f1b9 0f02 	cmp.w	r9, #2
 80161bc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80161c0:	e7c1      	b.n	8016146 <pow+0x146>
 80161c2:	2203      	movs	r2, #3
 80161c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80161c8:	900a      	str	r0, [sp, #40]	; 0x28
 80161ca:	4629      	mov	r1, r5
 80161cc:	4620      	mov	r0, r4
 80161ce:	2200      	movs	r2, #0
 80161d0:	4b3e      	ldr	r3, [pc, #248]	; (80162cc <pow+0x2cc>)
 80161d2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80161d6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80161da:	f7ea fa1d 	bl	8000618 <__aeabi_dmul>
 80161de:	4604      	mov	r4, r0
 80161e0:	460d      	mov	r5, r1
 80161e2:	f1b9 0f00 	cmp.w	r9, #0
 80161e6:	d124      	bne.n	8016232 <pow+0x232>
 80161e8:	4b39      	ldr	r3, [pc, #228]	; (80162d0 <pow+0x2d0>)
 80161ea:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80161ee:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80161f2:	4630      	mov	r0, r6
 80161f4:	4652      	mov	r2, sl
 80161f6:	465b      	mov	r3, fp
 80161f8:	4639      	mov	r1, r7
 80161fa:	f7ea fc7f 	bl	8000afc <__aeabi_dcmplt>
 80161fe:	2800      	cmp	r0, #0
 8016200:	d056      	beq.n	80162b0 <pow+0x2b0>
 8016202:	ec45 4b10 	vmov	d0, r4, r5
 8016206:	f001 fa6b 	bl	80176e0 <rint>
 801620a:	4622      	mov	r2, r4
 801620c:	462b      	mov	r3, r5
 801620e:	ec51 0b10 	vmov	r0, r1, d0
 8016212:	f7ea fc69 	bl	8000ae8 <__aeabi_dcmpeq>
 8016216:	b920      	cbnz	r0, 8016222 <pow+0x222>
 8016218:	4b2e      	ldr	r3, [pc, #184]	; (80162d4 <pow+0x2d4>)
 801621a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801621e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8016222:	f998 3000 	ldrsb.w	r3, [r8]
 8016226:	2b02      	cmp	r3, #2
 8016228:	d142      	bne.n	80162b0 <pow+0x2b0>
 801622a:	f7fe fc43 	bl	8014ab4 <__errno>
 801622e:	2322      	movs	r3, #34	; 0x22
 8016230:	e78d      	b.n	801614e <pow+0x14e>
 8016232:	4b29      	ldr	r3, [pc, #164]	; (80162d8 <pow+0x2d8>)
 8016234:	2200      	movs	r2, #0
 8016236:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801623a:	4630      	mov	r0, r6
 801623c:	4652      	mov	r2, sl
 801623e:	465b      	mov	r3, fp
 8016240:	4639      	mov	r1, r7
 8016242:	f7ea fc5b 	bl	8000afc <__aeabi_dcmplt>
 8016246:	2800      	cmp	r0, #0
 8016248:	d0eb      	beq.n	8016222 <pow+0x222>
 801624a:	ec45 4b10 	vmov	d0, r4, r5
 801624e:	f001 fa47 	bl	80176e0 <rint>
 8016252:	4622      	mov	r2, r4
 8016254:	462b      	mov	r3, r5
 8016256:	ec51 0b10 	vmov	r0, r1, d0
 801625a:	f7ea fc45 	bl	8000ae8 <__aeabi_dcmpeq>
 801625e:	2800      	cmp	r0, #0
 8016260:	d1df      	bne.n	8016222 <pow+0x222>
 8016262:	2200      	movs	r2, #0
 8016264:	4b18      	ldr	r3, [pc, #96]	; (80162c8 <pow+0x2c8>)
 8016266:	e7da      	b.n	801621e <pow+0x21e>
 8016268:	2200      	movs	r2, #0
 801626a:	2300      	movs	r3, #0
 801626c:	ec51 0b18 	vmov	r0, r1, d8
 8016270:	f7ea fc3a 	bl	8000ae8 <__aeabi_dcmpeq>
 8016274:	2800      	cmp	r0, #0
 8016276:	f43f af3a 	beq.w	80160ee <pow+0xee>
 801627a:	ec47 6b10 	vmov	d0, r6, r7
 801627e:	f001 fa1d 	bl	80176bc <finite>
 8016282:	2800      	cmp	r0, #0
 8016284:	f43f af33 	beq.w	80160ee <pow+0xee>
 8016288:	ec45 4b10 	vmov	d0, r4, r5
 801628c:	f001 fa16 	bl	80176bc <finite>
 8016290:	2800      	cmp	r0, #0
 8016292:	f43f af2c 	beq.w	80160ee <pow+0xee>
 8016296:	2304      	movs	r3, #4
 8016298:	9302      	str	r3, [sp, #8]
 801629a:	4b09      	ldr	r3, [pc, #36]	; (80162c0 <pow+0x2c0>)
 801629c:	9303      	str	r3, [sp, #12]
 801629e:	2300      	movs	r3, #0
 80162a0:	930a      	str	r3, [sp, #40]	; 0x28
 80162a2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80162a6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80162aa:	ed8d 9b08 	vstr	d9, [sp, #32]
 80162ae:	e7b8      	b.n	8016222 <pow+0x222>
 80162b0:	a802      	add	r0, sp, #8
 80162b2:	f001 fa0b 	bl	80176cc <matherr>
 80162b6:	2800      	cmp	r0, #0
 80162b8:	f47f af11 	bne.w	80160de <pow+0xde>
 80162bc:	e7b5      	b.n	801622a <pow+0x22a>
 80162be:	bf00      	nop
 80162c0:	0801808f 	.word	0x0801808f
 80162c4:	3ff00000 	.word	0x3ff00000
 80162c8:	fff00000 	.word	0xfff00000
 80162cc:	3fe00000 	.word	0x3fe00000
 80162d0:	47efffff 	.word	0x47efffff
 80162d4:	c7efffff 	.word	0xc7efffff
 80162d8:	7ff00000 	.word	0x7ff00000
 80162dc:	200003b8 	.word	0x200003b8

080162e0 <powf>:
 80162e0:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 80162e4:	ed2d 8b04 	vpush	{d8-d9}
 80162e8:	4ca7      	ldr	r4, [pc, #668]	; (8016588 <powf+0x2a8>)
 80162ea:	b08a      	sub	sp, #40	; 0x28
 80162ec:	eef0 8a40 	vmov.f32	s17, s0
 80162f0:	eeb0 8a60 	vmov.f32	s16, s1
 80162f4:	f000 ff16 	bl	8017124 <__ieee754_powf>
 80162f8:	f994 5000 	ldrsb.w	r5, [r4]
 80162fc:	1c6b      	adds	r3, r5, #1
 80162fe:	eeb0 9a40 	vmov.f32	s18, s0
 8016302:	4626      	mov	r6, r4
 8016304:	d05f      	beq.n	80163c6 <powf+0xe6>
 8016306:	eeb4 8a48 	vcmp.f32	s16, s16
 801630a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801630e:	d65a      	bvs.n	80163c6 <powf+0xe6>
 8016310:	eef4 8a68 	vcmp.f32	s17, s17
 8016314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016318:	d721      	bvc.n	801635e <powf+0x7e>
 801631a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801631e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016322:	d150      	bne.n	80163c6 <powf+0xe6>
 8016324:	2301      	movs	r3, #1
 8016326:	9300      	str	r3, [sp, #0]
 8016328:	4b98      	ldr	r3, [pc, #608]	; (801658c <powf+0x2ac>)
 801632a:	9301      	str	r3, [sp, #4]
 801632c:	ee18 0a90 	vmov	r0, s17
 8016330:	2300      	movs	r3, #0
 8016332:	9308      	str	r3, [sp, #32]
 8016334:	f7ea f918 	bl	8000568 <__aeabi_f2d>
 8016338:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801633c:	ee18 0a10 	vmov	r0, s16
 8016340:	f7ea f912 	bl	8000568 <__aeabi_f2d>
 8016344:	4b92      	ldr	r3, [pc, #584]	; (8016590 <powf+0x2b0>)
 8016346:	2200      	movs	r2, #0
 8016348:	2d02      	cmp	r5, #2
 801634a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801634e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8016352:	d032      	beq.n	80163ba <powf+0xda>
 8016354:	4668      	mov	r0, sp
 8016356:	f001 f9b9 	bl	80176cc <matherr>
 801635a:	bb40      	cbnz	r0, 80163ae <powf+0xce>
 801635c:	e065      	b.n	801642a <powf+0x14a>
 801635e:	eddf 9a8d 	vldr	s19, [pc, #564]	; 8016594 <powf+0x2b4>
 8016362:	eef4 8a69 	vcmp.f32	s17, s19
 8016366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801636a:	d163      	bne.n	8016434 <powf+0x154>
 801636c:	eeb4 8a69 	vcmp.f32	s16, s19
 8016370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016374:	d12e      	bne.n	80163d4 <powf+0xf4>
 8016376:	2301      	movs	r3, #1
 8016378:	9300      	str	r3, [sp, #0]
 801637a:	4b84      	ldr	r3, [pc, #528]	; (801658c <powf+0x2ac>)
 801637c:	9301      	str	r3, [sp, #4]
 801637e:	ee18 0a90 	vmov	r0, s17
 8016382:	2300      	movs	r3, #0
 8016384:	9308      	str	r3, [sp, #32]
 8016386:	f7ea f8ef 	bl	8000568 <__aeabi_f2d>
 801638a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801638e:	ee18 0a10 	vmov	r0, s16
 8016392:	f7ea f8e9 	bl	8000568 <__aeabi_f2d>
 8016396:	2200      	movs	r2, #0
 8016398:	2300      	movs	r3, #0
 801639a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801639e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80163a2:	2d00      	cmp	r5, #0
 80163a4:	d0d6      	beq.n	8016354 <powf+0x74>
 80163a6:	4b7a      	ldr	r3, [pc, #488]	; (8016590 <powf+0x2b0>)
 80163a8:	2200      	movs	r2, #0
 80163aa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80163ae:	9b08      	ldr	r3, [sp, #32]
 80163b0:	b11b      	cbz	r3, 80163ba <powf+0xda>
 80163b2:	f7fe fb7f 	bl	8014ab4 <__errno>
 80163b6:	9b08      	ldr	r3, [sp, #32]
 80163b8:	6003      	str	r3, [r0, #0]
 80163ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80163be:	f7ea fc03 	bl	8000bc8 <__aeabi_d2f>
 80163c2:	ee09 0a10 	vmov	s18, r0
 80163c6:	eeb0 0a49 	vmov.f32	s0, s18
 80163ca:	b00a      	add	sp, #40	; 0x28
 80163cc:	ecbd 8b04 	vpop	{d8-d9}
 80163d0:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80163d4:	eeb0 0a48 	vmov.f32	s0, s16
 80163d8:	f001 fa83 	bl	80178e2 <finitef>
 80163dc:	2800      	cmp	r0, #0
 80163de:	d0f2      	beq.n	80163c6 <powf+0xe6>
 80163e0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80163e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80163e8:	d5ed      	bpl.n	80163c6 <powf+0xe6>
 80163ea:	2301      	movs	r3, #1
 80163ec:	9300      	str	r3, [sp, #0]
 80163ee:	4b67      	ldr	r3, [pc, #412]	; (801658c <powf+0x2ac>)
 80163f0:	9301      	str	r3, [sp, #4]
 80163f2:	ee18 0a90 	vmov	r0, s17
 80163f6:	2300      	movs	r3, #0
 80163f8:	9308      	str	r3, [sp, #32]
 80163fa:	f7ea f8b5 	bl	8000568 <__aeabi_f2d>
 80163fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016402:	ee18 0a10 	vmov	r0, s16
 8016406:	f7ea f8af 	bl	8000568 <__aeabi_f2d>
 801640a:	f994 3000 	ldrsb.w	r3, [r4]
 801640e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016412:	b923      	cbnz	r3, 801641e <powf+0x13e>
 8016414:	2200      	movs	r2, #0
 8016416:	2300      	movs	r3, #0
 8016418:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801641c:	e79a      	b.n	8016354 <powf+0x74>
 801641e:	495e      	ldr	r1, [pc, #376]	; (8016598 <powf+0x2b8>)
 8016420:	2000      	movs	r0, #0
 8016422:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8016426:	2b02      	cmp	r3, #2
 8016428:	d194      	bne.n	8016354 <powf+0x74>
 801642a:	f7fe fb43 	bl	8014ab4 <__errno>
 801642e:	2321      	movs	r3, #33	; 0x21
 8016430:	6003      	str	r3, [r0, #0]
 8016432:	e7bc      	b.n	80163ae <powf+0xce>
 8016434:	f001 fa55 	bl	80178e2 <finitef>
 8016438:	4605      	mov	r5, r0
 801643a:	2800      	cmp	r0, #0
 801643c:	d173      	bne.n	8016526 <powf+0x246>
 801643e:	eeb0 0a68 	vmov.f32	s0, s17
 8016442:	f001 fa4e 	bl	80178e2 <finitef>
 8016446:	2800      	cmp	r0, #0
 8016448:	d06d      	beq.n	8016526 <powf+0x246>
 801644a:	eeb0 0a48 	vmov.f32	s0, s16
 801644e:	f001 fa48 	bl	80178e2 <finitef>
 8016452:	2800      	cmp	r0, #0
 8016454:	d067      	beq.n	8016526 <powf+0x246>
 8016456:	ee18 0a90 	vmov	r0, s17
 801645a:	f7ea f885 	bl	8000568 <__aeabi_f2d>
 801645e:	4680      	mov	r8, r0
 8016460:	ee18 0a10 	vmov	r0, s16
 8016464:	4689      	mov	r9, r1
 8016466:	f7ea f87f 	bl	8000568 <__aeabi_f2d>
 801646a:	eeb4 9a49 	vcmp.f32	s18, s18
 801646e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016472:	f994 4000 	ldrsb.w	r4, [r4]
 8016476:	4b45      	ldr	r3, [pc, #276]	; (801658c <powf+0x2ac>)
 8016478:	d713      	bvc.n	80164a2 <powf+0x1c2>
 801647a:	2201      	movs	r2, #1
 801647c:	e9cd 2300 	strd	r2, r3, [sp]
 8016480:	9508      	str	r5, [sp, #32]
 8016482:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8016486:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801648a:	2c00      	cmp	r4, #0
 801648c:	d0c2      	beq.n	8016414 <powf+0x134>
 801648e:	eec9 7aa9 	vdiv.f32	s15, s19, s19
 8016492:	ee17 0a90 	vmov	r0, s15
 8016496:	f7ea f867 	bl	8000568 <__aeabi_f2d>
 801649a:	2c02      	cmp	r4, #2
 801649c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80164a0:	e7c2      	b.n	8016428 <powf+0x148>
 80164a2:	2203      	movs	r2, #3
 80164a4:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80164a8:	e9cd 2300 	strd	r2, r3, [sp]
 80164ac:	9508      	str	r5, [sp, #32]
 80164ae:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80164b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80164b6:	ee28 8a27 	vmul.f32	s16, s16, s15
 80164ba:	b9fc      	cbnz	r4, 80164fc <powf+0x21c>
 80164bc:	4b37      	ldr	r3, [pc, #220]	; (801659c <powf+0x2bc>)
 80164be:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 80164c2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80164c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80164ca:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80164ce:	d553      	bpl.n	8016578 <powf+0x298>
 80164d0:	eeb0 0a48 	vmov.f32	s0, s16
 80164d4:	f001 fa16 	bl	8017904 <rintf>
 80164d8:	eeb4 0a48 	vcmp.f32	s0, s16
 80164dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80164e0:	d004      	beq.n	80164ec <powf+0x20c>
 80164e2:	4b2f      	ldr	r3, [pc, #188]	; (80165a0 <powf+0x2c0>)
 80164e4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80164e8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80164ec:	f996 3000 	ldrsb.w	r3, [r6]
 80164f0:	2b02      	cmp	r3, #2
 80164f2:	d141      	bne.n	8016578 <powf+0x298>
 80164f4:	f7fe fade 	bl	8014ab4 <__errno>
 80164f8:	2322      	movs	r3, #34	; 0x22
 80164fa:	e799      	b.n	8016430 <powf+0x150>
 80164fc:	4b29      	ldr	r3, [pc, #164]	; (80165a4 <powf+0x2c4>)
 80164fe:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8016502:	2200      	movs	r2, #0
 8016504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016508:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801650c:	d5ee      	bpl.n	80164ec <powf+0x20c>
 801650e:	eeb0 0a48 	vmov.f32	s0, s16
 8016512:	f001 f9f7 	bl	8017904 <rintf>
 8016516:	eeb4 0a48 	vcmp.f32	s0, s16
 801651a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801651e:	d0e5      	beq.n	80164ec <powf+0x20c>
 8016520:	2200      	movs	r2, #0
 8016522:	4b1d      	ldr	r3, [pc, #116]	; (8016598 <powf+0x2b8>)
 8016524:	e7e0      	b.n	80164e8 <powf+0x208>
 8016526:	eeb5 9a40 	vcmp.f32	s18, #0.0
 801652a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801652e:	f47f af4a 	bne.w	80163c6 <powf+0xe6>
 8016532:	eeb0 0a68 	vmov.f32	s0, s17
 8016536:	f001 f9d4 	bl	80178e2 <finitef>
 801653a:	2800      	cmp	r0, #0
 801653c:	f43f af43 	beq.w	80163c6 <powf+0xe6>
 8016540:	eeb0 0a48 	vmov.f32	s0, s16
 8016544:	f001 f9cd 	bl	80178e2 <finitef>
 8016548:	2800      	cmp	r0, #0
 801654a:	f43f af3c 	beq.w	80163c6 <powf+0xe6>
 801654e:	2304      	movs	r3, #4
 8016550:	9300      	str	r3, [sp, #0]
 8016552:	4b0e      	ldr	r3, [pc, #56]	; (801658c <powf+0x2ac>)
 8016554:	9301      	str	r3, [sp, #4]
 8016556:	ee18 0a90 	vmov	r0, s17
 801655a:	2300      	movs	r3, #0
 801655c:	9308      	str	r3, [sp, #32]
 801655e:	f7ea f803 	bl	8000568 <__aeabi_f2d>
 8016562:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016566:	ee18 0a10 	vmov	r0, s16
 801656a:	f7e9 fffd 	bl	8000568 <__aeabi_f2d>
 801656e:	2200      	movs	r2, #0
 8016570:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016574:	2300      	movs	r3, #0
 8016576:	e7b7      	b.n	80164e8 <powf+0x208>
 8016578:	4668      	mov	r0, sp
 801657a:	f001 f8a7 	bl	80176cc <matherr>
 801657e:	2800      	cmp	r0, #0
 8016580:	f47f af15 	bne.w	80163ae <powf+0xce>
 8016584:	e7b6      	b.n	80164f4 <powf+0x214>
 8016586:	bf00      	nop
 8016588:	200003b8 	.word	0x200003b8
 801658c:	08018093 	.word	0x08018093
 8016590:	3ff00000 	.word	0x3ff00000
 8016594:	00000000 	.word	0x00000000
 8016598:	fff00000 	.word	0xfff00000
 801659c:	47efffff 	.word	0x47efffff
 80165a0:	c7efffff 	.word	0xc7efffff
 80165a4:	7ff00000 	.word	0x7ff00000

080165a8 <__ieee754_pow>:
 80165a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80165ac:	b091      	sub	sp, #68	; 0x44
 80165ae:	ed8d 1b00 	vstr	d1, [sp]
 80165b2:	e9dd 2900 	ldrd	r2, r9, [sp]
 80165b6:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80165ba:	ea58 0302 	orrs.w	r3, r8, r2
 80165be:	ec57 6b10 	vmov	r6, r7, d0
 80165c2:	f000 84be 	beq.w	8016f42 <__ieee754_pow+0x99a>
 80165c6:	4b7a      	ldr	r3, [pc, #488]	; (80167b0 <__ieee754_pow+0x208>)
 80165c8:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80165cc:	429c      	cmp	r4, r3
 80165ce:	463d      	mov	r5, r7
 80165d0:	ee10 aa10 	vmov	sl, s0
 80165d4:	dc09      	bgt.n	80165ea <__ieee754_pow+0x42>
 80165d6:	d103      	bne.n	80165e0 <__ieee754_pow+0x38>
 80165d8:	b93e      	cbnz	r6, 80165ea <__ieee754_pow+0x42>
 80165da:	45a0      	cmp	r8, r4
 80165dc:	dc0d      	bgt.n	80165fa <__ieee754_pow+0x52>
 80165de:	e001      	b.n	80165e4 <__ieee754_pow+0x3c>
 80165e0:	4598      	cmp	r8, r3
 80165e2:	dc02      	bgt.n	80165ea <__ieee754_pow+0x42>
 80165e4:	4598      	cmp	r8, r3
 80165e6:	d10e      	bne.n	8016606 <__ieee754_pow+0x5e>
 80165e8:	b16a      	cbz	r2, 8016606 <__ieee754_pow+0x5e>
 80165ea:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80165ee:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80165f2:	ea54 030a 	orrs.w	r3, r4, sl
 80165f6:	f000 84a4 	beq.w	8016f42 <__ieee754_pow+0x99a>
 80165fa:	486e      	ldr	r0, [pc, #440]	; (80167b4 <__ieee754_pow+0x20c>)
 80165fc:	b011      	add	sp, #68	; 0x44
 80165fe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016602:	f001 b865 	b.w	80176d0 <nan>
 8016606:	2d00      	cmp	r5, #0
 8016608:	da53      	bge.n	80166b2 <__ieee754_pow+0x10a>
 801660a:	4b6b      	ldr	r3, [pc, #428]	; (80167b8 <__ieee754_pow+0x210>)
 801660c:	4598      	cmp	r8, r3
 801660e:	dc4d      	bgt.n	80166ac <__ieee754_pow+0x104>
 8016610:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8016614:	4598      	cmp	r8, r3
 8016616:	dd4c      	ble.n	80166b2 <__ieee754_pow+0x10a>
 8016618:	ea4f 5328 	mov.w	r3, r8, asr #20
 801661c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8016620:	2b14      	cmp	r3, #20
 8016622:	dd26      	ble.n	8016672 <__ieee754_pow+0xca>
 8016624:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8016628:	fa22 f103 	lsr.w	r1, r2, r3
 801662c:	fa01 f303 	lsl.w	r3, r1, r3
 8016630:	4293      	cmp	r3, r2
 8016632:	d13e      	bne.n	80166b2 <__ieee754_pow+0x10a>
 8016634:	f001 0101 	and.w	r1, r1, #1
 8016638:	f1c1 0b02 	rsb	fp, r1, #2
 801663c:	2a00      	cmp	r2, #0
 801663e:	d15b      	bne.n	80166f8 <__ieee754_pow+0x150>
 8016640:	4b5b      	ldr	r3, [pc, #364]	; (80167b0 <__ieee754_pow+0x208>)
 8016642:	4598      	cmp	r8, r3
 8016644:	d124      	bne.n	8016690 <__ieee754_pow+0xe8>
 8016646:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801664a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801664e:	ea53 030a 	orrs.w	r3, r3, sl
 8016652:	f000 8476 	beq.w	8016f42 <__ieee754_pow+0x99a>
 8016656:	4b59      	ldr	r3, [pc, #356]	; (80167bc <__ieee754_pow+0x214>)
 8016658:	429c      	cmp	r4, r3
 801665a:	dd2d      	ble.n	80166b8 <__ieee754_pow+0x110>
 801665c:	f1b9 0f00 	cmp.w	r9, #0
 8016660:	f280 8473 	bge.w	8016f4a <__ieee754_pow+0x9a2>
 8016664:	2000      	movs	r0, #0
 8016666:	2100      	movs	r1, #0
 8016668:	ec41 0b10 	vmov	d0, r0, r1
 801666c:	b011      	add	sp, #68	; 0x44
 801666e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016672:	2a00      	cmp	r2, #0
 8016674:	d13e      	bne.n	80166f4 <__ieee754_pow+0x14c>
 8016676:	f1c3 0314 	rsb	r3, r3, #20
 801667a:	fa48 f103 	asr.w	r1, r8, r3
 801667e:	fa01 f303 	lsl.w	r3, r1, r3
 8016682:	4543      	cmp	r3, r8
 8016684:	f040 8469 	bne.w	8016f5a <__ieee754_pow+0x9b2>
 8016688:	f001 0101 	and.w	r1, r1, #1
 801668c:	f1c1 0b02 	rsb	fp, r1, #2
 8016690:	4b4b      	ldr	r3, [pc, #300]	; (80167c0 <__ieee754_pow+0x218>)
 8016692:	4598      	cmp	r8, r3
 8016694:	d118      	bne.n	80166c8 <__ieee754_pow+0x120>
 8016696:	f1b9 0f00 	cmp.w	r9, #0
 801669a:	f280 845a 	bge.w	8016f52 <__ieee754_pow+0x9aa>
 801669e:	4948      	ldr	r1, [pc, #288]	; (80167c0 <__ieee754_pow+0x218>)
 80166a0:	4632      	mov	r2, r6
 80166a2:	463b      	mov	r3, r7
 80166a4:	2000      	movs	r0, #0
 80166a6:	f7ea f8e1 	bl	800086c <__aeabi_ddiv>
 80166aa:	e7dd      	b.n	8016668 <__ieee754_pow+0xc0>
 80166ac:	f04f 0b02 	mov.w	fp, #2
 80166b0:	e7c4      	b.n	801663c <__ieee754_pow+0x94>
 80166b2:	f04f 0b00 	mov.w	fp, #0
 80166b6:	e7c1      	b.n	801663c <__ieee754_pow+0x94>
 80166b8:	f1b9 0f00 	cmp.w	r9, #0
 80166bc:	dad2      	bge.n	8016664 <__ieee754_pow+0xbc>
 80166be:	e9dd 0300 	ldrd	r0, r3, [sp]
 80166c2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80166c6:	e7cf      	b.n	8016668 <__ieee754_pow+0xc0>
 80166c8:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80166cc:	d106      	bne.n	80166dc <__ieee754_pow+0x134>
 80166ce:	4632      	mov	r2, r6
 80166d0:	463b      	mov	r3, r7
 80166d2:	4610      	mov	r0, r2
 80166d4:	4619      	mov	r1, r3
 80166d6:	f7e9 ff9f 	bl	8000618 <__aeabi_dmul>
 80166da:	e7c5      	b.n	8016668 <__ieee754_pow+0xc0>
 80166dc:	4b39      	ldr	r3, [pc, #228]	; (80167c4 <__ieee754_pow+0x21c>)
 80166de:	4599      	cmp	r9, r3
 80166e0:	d10a      	bne.n	80166f8 <__ieee754_pow+0x150>
 80166e2:	2d00      	cmp	r5, #0
 80166e4:	db08      	blt.n	80166f8 <__ieee754_pow+0x150>
 80166e6:	ec47 6b10 	vmov	d0, r6, r7
 80166ea:	b011      	add	sp, #68	; 0x44
 80166ec:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80166f0:	f000 bc68 	b.w	8016fc4 <__ieee754_sqrt>
 80166f4:	f04f 0b00 	mov.w	fp, #0
 80166f8:	ec47 6b10 	vmov	d0, r6, r7
 80166fc:	f000 ffd5 	bl	80176aa <fabs>
 8016700:	ec51 0b10 	vmov	r0, r1, d0
 8016704:	f1ba 0f00 	cmp.w	sl, #0
 8016708:	d127      	bne.n	801675a <__ieee754_pow+0x1b2>
 801670a:	b124      	cbz	r4, 8016716 <__ieee754_pow+0x16e>
 801670c:	4b2c      	ldr	r3, [pc, #176]	; (80167c0 <__ieee754_pow+0x218>)
 801670e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8016712:	429a      	cmp	r2, r3
 8016714:	d121      	bne.n	801675a <__ieee754_pow+0x1b2>
 8016716:	f1b9 0f00 	cmp.w	r9, #0
 801671a:	da05      	bge.n	8016728 <__ieee754_pow+0x180>
 801671c:	4602      	mov	r2, r0
 801671e:	460b      	mov	r3, r1
 8016720:	2000      	movs	r0, #0
 8016722:	4927      	ldr	r1, [pc, #156]	; (80167c0 <__ieee754_pow+0x218>)
 8016724:	f7ea f8a2 	bl	800086c <__aeabi_ddiv>
 8016728:	2d00      	cmp	r5, #0
 801672a:	da9d      	bge.n	8016668 <__ieee754_pow+0xc0>
 801672c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8016730:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8016734:	ea54 030b 	orrs.w	r3, r4, fp
 8016738:	d108      	bne.n	801674c <__ieee754_pow+0x1a4>
 801673a:	4602      	mov	r2, r0
 801673c:	460b      	mov	r3, r1
 801673e:	4610      	mov	r0, r2
 8016740:	4619      	mov	r1, r3
 8016742:	f7e9 fdb1 	bl	80002a8 <__aeabi_dsub>
 8016746:	4602      	mov	r2, r0
 8016748:	460b      	mov	r3, r1
 801674a:	e7ac      	b.n	80166a6 <__ieee754_pow+0xfe>
 801674c:	f1bb 0f01 	cmp.w	fp, #1
 8016750:	d18a      	bne.n	8016668 <__ieee754_pow+0xc0>
 8016752:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016756:	4619      	mov	r1, r3
 8016758:	e786      	b.n	8016668 <__ieee754_pow+0xc0>
 801675a:	0fed      	lsrs	r5, r5, #31
 801675c:	1e6b      	subs	r3, r5, #1
 801675e:	930d      	str	r3, [sp, #52]	; 0x34
 8016760:	ea5b 0303 	orrs.w	r3, fp, r3
 8016764:	d102      	bne.n	801676c <__ieee754_pow+0x1c4>
 8016766:	4632      	mov	r2, r6
 8016768:	463b      	mov	r3, r7
 801676a:	e7e8      	b.n	801673e <__ieee754_pow+0x196>
 801676c:	4b16      	ldr	r3, [pc, #88]	; (80167c8 <__ieee754_pow+0x220>)
 801676e:	4598      	cmp	r8, r3
 8016770:	f340 80fe 	ble.w	8016970 <__ieee754_pow+0x3c8>
 8016774:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8016778:	4598      	cmp	r8, r3
 801677a:	dd0a      	ble.n	8016792 <__ieee754_pow+0x1ea>
 801677c:	4b0f      	ldr	r3, [pc, #60]	; (80167bc <__ieee754_pow+0x214>)
 801677e:	429c      	cmp	r4, r3
 8016780:	dc0d      	bgt.n	801679e <__ieee754_pow+0x1f6>
 8016782:	f1b9 0f00 	cmp.w	r9, #0
 8016786:	f6bf af6d 	bge.w	8016664 <__ieee754_pow+0xbc>
 801678a:	a307      	add	r3, pc, #28	; (adr r3, 80167a8 <__ieee754_pow+0x200>)
 801678c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016790:	e79f      	b.n	80166d2 <__ieee754_pow+0x12a>
 8016792:	4b0e      	ldr	r3, [pc, #56]	; (80167cc <__ieee754_pow+0x224>)
 8016794:	429c      	cmp	r4, r3
 8016796:	ddf4      	ble.n	8016782 <__ieee754_pow+0x1da>
 8016798:	4b09      	ldr	r3, [pc, #36]	; (80167c0 <__ieee754_pow+0x218>)
 801679a:	429c      	cmp	r4, r3
 801679c:	dd18      	ble.n	80167d0 <__ieee754_pow+0x228>
 801679e:	f1b9 0f00 	cmp.w	r9, #0
 80167a2:	dcf2      	bgt.n	801678a <__ieee754_pow+0x1e2>
 80167a4:	e75e      	b.n	8016664 <__ieee754_pow+0xbc>
 80167a6:	bf00      	nop
 80167a8:	8800759c 	.word	0x8800759c
 80167ac:	7e37e43c 	.word	0x7e37e43c
 80167b0:	7ff00000 	.word	0x7ff00000
 80167b4:	08017eeb 	.word	0x08017eeb
 80167b8:	433fffff 	.word	0x433fffff
 80167bc:	3fefffff 	.word	0x3fefffff
 80167c0:	3ff00000 	.word	0x3ff00000
 80167c4:	3fe00000 	.word	0x3fe00000
 80167c8:	41e00000 	.word	0x41e00000
 80167cc:	3feffffe 	.word	0x3feffffe
 80167d0:	2200      	movs	r2, #0
 80167d2:	4b63      	ldr	r3, [pc, #396]	; (8016960 <__ieee754_pow+0x3b8>)
 80167d4:	f7e9 fd68 	bl	80002a8 <__aeabi_dsub>
 80167d8:	a355      	add	r3, pc, #340	; (adr r3, 8016930 <__ieee754_pow+0x388>)
 80167da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80167de:	4604      	mov	r4, r0
 80167e0:	460d      	mov	r5, r1
 80167e2:	f7e9 ff19 	bl	8000618 <__aeabi_dmul>
 80167e6:	a354      	add	r3, pc, #336	; (adr r3, 8016938 <__ieee754_pow+0x390>)
 80167e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80167ec:	4606      	mov	r6, r0
 80167ee:	460f      	mov	r7, r1
 80167f0:	4620      	mov	r0, r4
 80167f2:	4629      	mov	r1, r5
 80167f4:	f7e9 ff10 	bl	8000618 <__aeabi_dmul>
 80167f8:	2200      	movs	r2, #0
 80167fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80167fe:	4b59      	ldr	r3, [pc, #356]	; (8016964 <__ieee754_pow+0x3bc>)
 8016800:	4620      	mov	r0, r4
 8016802:	4629      	mov	r1, r5
 8016804:	f7e9 ff08 	bl	8000618 <__aeabi_dmul>
 8016808:	4602      	mov	r2, r0
 801680a:	460b      	mov	r3, r1
 801680c:	a14c      	add	r1, pc, #304	; (adr r1, 8016940 <__ieee754_pow+0x398>)
 801680e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016812:	f7e9 fd49 	bl	80002a8 <__aeabi_dsub>
 8016816:	4622      	mov	r2, r4
 8016818:	462b      	mov	r3, r5
 801681a:	f7e9 fefd 	bl	8000618 <__aeabi_dmul>
 801681e:	4602      	mov	r2, r0
 8016820:	460b      	mov	r3, r1
 8016822:	2000      	movs	r0, #0
 8016824:	4950      	ldr	r1, [pc, #320]	; (8016968 <__ieee754_pow+0x3c0>)
 8016826:	f7e9 fd3f 	bl	80002a8 <__aeabi_dsub>
 801682a:	4622      	mov	r2, r4
 801682c:	462b      	mov	r3, r5
 801682e:	4680      	mov	r8, r0
 8016830:	4689      	mov	r9, r1
 8016832:	4620      	mov	r0, r4
 8016834:	4629      	mov	r1, r5
 8016836:	f7e9 feef 	bl	8000618 <__aeabi_dmul>
 801683a:	4602      	mov	r2, r0
 801683c:	460b      	mov	r3, r1
 801683e:	4640      	mov	r0, r8
 8016840:	4649      	mov	r1, r9
 8016842:	f7e9 fee9 	bl	8000618 <__aeabi_dmul>
 8016846:	a340      	add	r3, pc, #256	; (adr r3, 8016948 <__ieee754_pow+0x3a0>)
 8016848:	e9d3 2300 	ldrd	r2, r3, [r3]
 801684c:	f7e9 fee4 	bl	8000618 <__aeabi_dmul>
 8016850:	4602      	mov	r2, r0
 8016852:	460b      	mov	r3, r1
 8016854:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016858:	f7e9 fd26 	bl	80002a8 <__aeabi_dsub>
 801685c:	4602      	mov	r2, r0
 801685e:	460b      	mov	r3, r1
 8016860:	4604      	mov	r4, r0
 8016862:	460d      	mov	r5, r1
 8016864:	4630      	mov	r0, r6
 8016866:	4639      	mov	r1, r7
 8016868:	f7e9 fd20 	bl	80002ac <__adddf3>
 801686c:	2000      	movs	r0, #0
 801686e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016872:	4632      	mov	r2, r6
 8016874:	463b      	mov	r3, r7
 8016876:	f7e9 fd17 	bl	80002a8 <__aeabi_dsub>
 801687a:	4602      	mov	r2, r0
 801687c:	460b      	mov	r3, r1
 801687e:	4620      	mov	r0, r4
 8016880:	4629      	mov	r1, r5
 8016882:	f7e9 fd11 	bl	80002a8 <__aeabi_dsub>
 8016886:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8016888:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 801688c:	4313      	orrs	r3, r2
 801688e:	4606      	mov	r6, r0
 8016890:	460f      	mov	r7, r1
 8016892:	f040 81eb 	bne.w	8016c6c <__ieee754_pow+0x6c4>
 8016896:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8016950 <__ieee754_pow+0x3a8>
 801689a:	e9dd 4500 	ldrd	r4, r5, [sp]
 801689e:	2400      	movs	r4, #0
 80168a0:	4622      	mov	r2, r4
 80168a2:	462b      	mov	r3, r5
 80168a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80168a8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80168ac:	f7e9 fcfc 	bl	80002a8 <__aeabi_dsub>
 80168b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80168b4:	f7e9 feb0 	bl	8000618 <__aeabi_dmul>
 80168b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80168bc:	4680      	mov	r8, r0
 80168be:	4689      	mov	r9, r1
 80168c0:	4630      	mov	r0, r6
 80168c2:	4639      	mov	r1, r7
 80168c4:	f7e9 fea8 	bl	8000618 <__aeabi_dmul>
 80168c8:	4602      	mov	r2, r0
 80168ca:	460b      	mov	r3, r1
 80168cc:	4640      	mov	r0, r8
 80168ce:	4649      	mov	r1, r9
 80168d0:	f7e9 fcec 	bl	80002ac <__adddf3>
 80168d4:	4622      	mov	r2, r4
 80168d6:	462b      	mov	r3, r5
 80168d8:	4680      	mov	r8, r0
 80168da:	4689      	mov	r9, r1
 80168dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80168e0:	f7e9 fe9a 	bl	8000618 <__aeabi_dmul>
 80168e4:	460b      	mov	r3, r1
 80168e6:	4604      	mov	r4, r0
 80168e8:	460d      	mov	r5, r1
 80168ea:	4602      	mov	r2, r0
 80168ec:	4649      	mov	r1, r9
 80168ee:	4640      	mov	r0, r8
 80168f0:	e9cd 4500 	strd	r4, r5, [sp]
 80168f4:	f7e9 fcda 	bl	80002ac <__adddf3>
 80168f8:	4b1c      	ldr	r3, [pc, #112]	; (801696c <__ieee754_pow+0x3c4>)
 80168fa:	4299      	cmp	r1, r3
 80168fc:	4606      	mov	r6, r0
 80168fe:	460f      	mov	r7, r1
 8016900:	468b      	mov	fp, r1
 8016902:	f340 82f7 	ble.w	8016ef4 <__ieee754_pow+0x94c>
 8016906:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801690a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801690e:	4303      	orrs	r3, r0
 8016910:	f000 81ea 	beq.w	8016ce8 <__ieee754_pow+0x740>
 8016914:	a310      	add	r3, pc, #64	; (adr r3, 8016958 <__ieee754_pow+0x3b0>)
 8016916:	e9d3 2300 	ldrd	r2, r3, [r3]
 801691a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801691e:	f7e9 fe7b 	bl	8000618 <__aeabi_dmul>
 8016922:	a30d      	add	r3, pc, #52	; (adr r3, 8016958 <__ieee754_pow+0x3b0>)
 8016924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016928:	e6d5      	b.n	80166d6 <__ieee754_pow+0x12e>
 801692a:	bf00      	nop
 801692c:	f3af 8000 	nop.w
 8016930:	60000000 	.word	0x60000000
 8016934:	3ff71547 	.word	0x3ff71547
 8016938:	f85ddf44 	.word	0xf85ddf44
 801693c:	3e54ae0b 	.word	0x3e54ae0b
 8016940:	55555555 	.word	0x55555555
 8016944:	3fd55555 	.word	0x3fd55555
 8016948:	652b82fe 	.word	0x652b82fe
 801694c:	3ff71547 	.word	0x3ff71547
 8016950:	00000000 	.word	0x00000000
 8016954:	bff00000 	.word	0xbff00000
 8016958:	8800759c 	.word	0x8800759c
 801695c:	7e37e43c 	.word	0x7e37e43c
 8016960:	3ff00000 	.word	0x3ff00000
 8016964:	3fd00000 	.word	0x3fd00000
 8016968:	3fe00000 	.word	0x3fe00000
 801696c:	408fffff 	.word	0x408fffff
 8016970:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8016974:	f04f 0200 	mov.w	r2, #0
 8016978:	da05      	bge.n	8016986 <__ieee754_pow+0x3de>
 801697a:	4bd3      	ldr	r3, [pc, #844]	; (8016cc8 <__ieee754_pow+0x720>)
 801697c:	f7e9 fe4c 	bl	8000618 <__aeabi_dmul>
 8016980:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8016984:	460c      	mov	r4, r1
 8016986:	1523      	asrs	r3, r4, #20
 8016988:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801698c:	4413      	add	r3, r2
 801698e:	9309      	str	r3, [sp, #36]	; 0x24
 8016990:	4bce      	ldr	r3, [pc, #824]	; (8016ccc <__ieee754_pow+0x724>)
 8016992:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8016996:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 801699a:	429c      	cmp	r4, r3
 801699c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80169a0:	dd08      	ble.n	80169b4 <__ieee754_pow+0x40c>
 80169a2:	4bcb      	ldr	r3, [pc, #812]	; (8016cd0 <__ieee754_pow+0x728>)
 80169a4:	429c      	cmp	r4, r3
 80169a6:	f340 815e 	ble.w	8016c66 <__ieee754_pow+0x6be>
 80169aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80169ac:	3301      	adds	r3, #1
 80169ae:	9309      	str	r3, [sp, #36]	; 0x24
 80169b0:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80169b4:	f04f 0a00 	mov.w	sl, #0
 80169b8:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80169bc:	930c      	str	r3, [sp, #48]	; 0x30
 80169be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80169c0:	4bc4      	ldr	r3, [pc, #784]	; (8016cd4 <__ieee754_pow+0x72c>)
 80169c2:	4413      	add	r3, r2
 80169c4:	ed93 7b00 	vldr	d7, [r3]
 80169c8:	4629      	mov	r1, r5
 80169ca:	ec53 2b17 	vmov	r2, r3, d7
 80169ce:	ed8d 7b06 	vstr	d7, [sp, #24]
 80169d2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80169d6:	f7e9 fc67 	bl	80002a8 <__aeabi_dsub>
 80169da:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80169de:	4606      	mov	r6, r0
 80169e0:	460f      	mov	r7, r1
 80169e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80169e6:	f7e9 fc61 	bl	80002ac <__adddf3>
 80169ea:	4602      	mov	r2, r0
 80169ec:	460b      	mov	r3, r1
 80169ee:	2000      	movs	r0, #0
 80169f0:	49b9      	ldr	r1, [pc, #740]	; (8016cd8 <__ieee754_pow+0x730>)
 80169f2:	f7e9 ff3b 	bl	800086c <__aeabi_ddiv>
 80169f6:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80169fa:	4602      	mov	r2, r0
 80169fc:	460b      	mov	r3, r1
 80169fe:	4630      	mov	r0, r6
 8016a00:	4639      	mov	r1, r7
 8016a02:	f7e9 fe09 	bl	8000618 <__aeabi_dmul>
 8016a06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016a0a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8016a0e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8016a12:	2300      	movs	r3, #0
 8016a14:	9302      	str	r3, [sp, #8]
 8016a16:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8016a1a:	106d      	asrs	r5, r5, #1
 8016a1c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8016a20:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8016a24:	2200      	movs	r2, #0
 8016a26:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8016a2a:	4640      	mov	r0, r8
 8016a2c:	4649      	mov	r1, r9
 8016a2e:	4614      	mov	r4, r2
 8016a30:	461d      	mov	r5, r3
 8016a32:	f7e9 fdf1 	bl	8000618 <__aeabi_dmul>
 8016a36:	4602      	mov	r2, r0
 8016a38:	460b      	mov	r3, r1
 8016a3a:	4630      	mov	r0, r6
 8016a3c:	4639      	mov	r1, r7
 8016a3e:	f7e9 fc33 	bl	80002a8 <__aeabi_dsub>
 8016a42:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016a46:	4606      	mov	r6, r0
 8016a48:	460f      	mov	r7, r1
 8016a4a:	4620      	mov	r0, r4
 8016a4c:	4629      	mov	r1, r5
 8016a4e:	f7e9 fc2b 	bl	80002a8 <__aeabi_dsub>
 8016a52:	4602      	mov	r2, r0
 8016a54:	460b      	mov	r3, r1
 8016a56:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8016a5a:	f7e9 fc25 	bl	80002a8 <__aeabi_dsub>
 8016a5e:	4642      	mov	r2, r8
 8016a60:	464b      	mov	r3, r9
 8016a62:	f7e9 fdd9 	bl	8000618 <__aeabi_dmul>
 8016a66:	4602      	mov	r2, r0
 8016a68:	460b      	mov	r3, r1
 8016a6a:	4630      	mov	r0, r6
 8016a6c:	4639      	mov	r1, r7
 8016a6e:	f7e9 fc1b 	bl	80002a8 <__aeabi_dsub>
 8016a72:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8016a76:	f7e9 fdcf 	bl	8000618 <__aeabi_dmul>
 8016a7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016a7e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8016a82:	4610      	mov	r0, r2
 8016a84:	4619      	mov	r1, r3
 8016a86:	f7e9 fdc7 	bl	8000618 <__aeabi_dmul>
 8016a8a:	a37b      	add	r3, pc, #492	; (adr r3, 8016c78 <__ieee754_pow+0x6d0>)
 8016a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a90:	4604      	mov	r4, r0
 8016a92:	460d      	mov	r5, r1
 8016a94:	f7e9 fdc0 	bl	8000618 <__aeabi_dmul>
 8016a98:	a379      	add	r3, pc, #484	; (adr r3, 8016c80 <__ieee754_pow+0x6d8>)
 8016a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a9e:	f7e9 fc05 	bl	80002ac <__adddf3>
 8016aa2:	4622      	mov	r2, r4
 8016aa4:	462b      	mov	r3, r5
 8016aa6:	f7e9 fdb7 	bl	8000618 <__aeabi_dmul>
 8016aaa:	a377      	add	r3, pc, #476	; (adr r3, 8016c88 <__ieee754_pow+0x6e0>)
 8016aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ab0:	f7e9 fbfc 	bl	80002ac <__adddf3>
 8016ab4:	4622      	mov	r2, r4
 8016ab6:	462b      	mov	r3, r5
 8016ab8:	f7e9 fdae 	bl	8000618 <__aeabi_dmul>
 8016abc:	a374      	add	r3, pc, #464	; (adr r3, 8016c90 <__ieee754_pow+0x6e8>)
 8016abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ac2:	f7e9 fbf3 	bl	80002ac <__adddf3>
 8016ac6:	4622      	mov	r2, r4
 8016ac8:	462b      	mov	r3, r5
 8016aca:	f7e9 fda5 	bl	8000618 <__aeabi_dmul>
 8016ace:	a372      	add	r3, pc, #456	; (adr r3, 8016c98 <__ieee754_pow+0x6f0>)
 8016ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ad4:	f7e9 fbea 	bl	80002ac <__adddf3>
 8016ad8:	4622      	mov	r2, r4
 8016ada:	462b      	mov	r3, r5
 8016adc:	f7e9 fd9c 	bl	8000618 <__aeabi_dmul>
 8016ae0:	a36f      	add	r3, pc, #444	; (adr r3, 8016ca0 <__ieee754_pow+0x6f8>)
 8016ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ae6:	f7e9 fbe1 	bl	80002ac <__adddf3>
 8016aea:	4622      	mov	r2, r4
 8016aec:	4606      	mov	r6, r0
 8016aee:	460f      	mov	r7, r1
 8016af0:	462b      	mov	r3, r5
 8016af2:	4620      	mov	r0, r4
 8016af4:	4629      	mov	r1, r5
 8016af6:	f7e9 fd8f 	bl	8000618 <__aeabi_dmul>
 8016afa:	4602      	mov	r2, r0
 8016afc:	460b      	mov	r3, r1
 8016afe:	4630      	mov	r0, r6
 8016b00:	4639      	mov	r1, r7
 8016b02:	f7e9 fd89 	bl	8000618 <__aeabi_dmul>
 8016b06:	4642      	mov	r2, r8
 8016b08:	4604      	mov	r4, r0
 8016b0a:	460d      	mov	r5, r1
 8016b0c:	464b      	mov	r3, r9
 8016b0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016b12:	f7e9 fbcb 	bl	80002ac <__adddf3>
 8016b16:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016b1a:	f7e9 fd7d 	bl	8000618 <__aeabi_dmul>
 8016b1e:	4622      	mov	r2, r4
 8016b20:	462b      	mov	r3, r5
 8016b22:	f7e9 fbc3 	bl	80002ac <__adddf3>
 8016b26:	4642      	mov	r2, r8
 8016b28:	4606      	mov	r6, r0
 8016b2a:	460f      	mov	r7, r1
 8016b2c:	464b      	mov	r3, r9
 8016b2e:	4640      	mov	r0, r8
 8016b30:	4649      	mov	r1, r9
 8016b32:	f7e9 fd71 	bl	8000618 <__aeabi_dmul>
 8016b36:	2200      	movs	r2, #0
 8016b38:	4b68      	ldr	r3, [pc, #416]	; (8016cdc <__ieee754_pow+0x734>)
 8016b3a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8016b3e:	f7e9 fbb5 	bl	80002ac <__adddf3>
 8016b42:	4632      	mov	r2, r6
 8016b44:	463b      	mov	r3, r7
 8016b46:	f7e9 fbb1 	bl	80002ac <__adddf3>
 8016b4a:	9802      	ldr	r0, [sp, #8]
 8016b4c:	460d      	mov	r5, r1
 8016b4e:	4604      	mov	r4, r0
 8016b50:	4602      	mov	r2, r0
 8016b52:	460b      	mov	r3, r1
 8016b54:	4640      	mov	r0, r8
 8016b56:	4649      	mov	r1, r9
 8016b58:	f7e9 fd5e 	bl	8000618 <__aeabi_dmul>
 8016b5c:	2200      	movs	r2, #0
 8016b5e:	4680      	mov	r8, r0
 8016b60:	4689      	mov	r9, r1
 8016b62:	4b5e      	ldr	r3, [pc, #376]	; (8016cdc <__ieee754_pow+0x734>)
 8016b64:	4620      	mov	r0, r4
 8016b66:	4629      	mov	r1, r5
 8016b68:	f7e9 fb9e 	bl	80002a8 <__aeabi_dsub>
 8016b6c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8016b70:	f7e9 fb9a 	bl	80002a8 <__aeabi_dsub>
 8016b74:	4602      	mov	r2, r0
 8016b76:	460b      	mov	r3, r1
 8016b78:	4630      	mov	r0, r6
 8016b7a:	4639      	mov	r1, r7
 8016b7c:	f7e9 fb94 	bl	80002a8 <__aeabi_dsub>
 8016b80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016b84:	f7e9 fd48 	bl	8000618 <__aeabi_dmul>
 8016b88:	4622      	mov	r2, r4
 8016b8a:	4606      	mov	r6, r0
 8016b8c:	460f      	mov	r7, r1
 8016b8e:	462b      	mov	r3, r5
 8016b90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016b94:	f7e9 fd40 	bl	8000618 <__aeabi_dmul>
 8016b98:	4602      	mov	r2, r0
 8016b9a:	460b      	mov	r3, r1
 8016b9c:	4630      	mov	r0, r6
 8016b9e:	4639      	mov	r1, r7
 8016ba0:	f7e9 fb84 	bl	80002ac <__adddf3>
 8016ba4:	4606      	mov	r6, r0
 8016ba6:	460f      	mov	r7, r1
 8016ba8:	4602      	mov	r2, r0
 8016baa:	460b      	mov	r3, r1
 8016bac:	4640      	mov	r0, r8
 8016bae:	4649      	mov	r1, r9
 8016bb0:	f7e9 fb7c 	bl	80002ac <__adddf3>
 8016bb4:	9802      	ldr	r0, [sp, #8]
 8016bb6:	a33c      	add	r3, pc, #240	; (adr r3, 8016ca8 <__ieee754_pow+0x700>)
 8016bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016bbc:	4604      	mov	r4, r0
 8016bbe:	460d      	mov	r5, r1
 8016bc0:	f7e9 fd2a 	bl	8000618 <__aeabi_dmul>
 8016bc4:	4642      	mov	r2, r8
 8016bc6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8016bca:	464b      	mov	r3, r9
 8016bcc:	4620      	mov	r0, r4
 8016bce:	4629      	mov	r1, r5
 8016bd0:	f7e9 fb6a 	bl	80002a8 <__aeabi_dsub>
 8016bd4:	4602      	mov	r2, r0
 8016bd6:	460b      	mov	r3, r1
 8016bd8:	4630      	mov	r0, r6
 8016bda:	4639      	mov	r1, r7
 8016bdc:	f7e9 fb64 	bl	80002a8 <__aeabi_dsub>
 8016be0:	a333      	add	r3, pc, #204	; (adr r3, 8016cb0 <__ieee754_pow+0x708>)
 8016be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016be6:	f7e9 fd17 	bl	8000618 <__aeabi_dmul>
 8016bea:	a333      	add	r3, pc, #204	; (adr r3, 8016cb8 <__ieee754_pow+0x710>)
 8016bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016bf0:	4606      	mov	r6, r0
 8016bf2:	460f      	mov	r7, r1
 8016bf4:	4620      	mov	r0, r4
 8016bf6:	4629      	mov	r1, r5
 8016bf8:	f7e9 fd0e 	bl	8000618 <__aeabi_dmul>
 8016bfc:	4602      	mov	r2, r0
 8016bfe:	460b      	mov	r3, r1
 8016c00:	4630      	mov	r0, r6
 8016c02:	4639      	mov	r1, r7
 8016c04:	f7e9 fb52 	bl	80002ac <__adddf3>
 8016c08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8016c0a:	4b35      	ldr	r3, [pc, #212]	; (8016ce0 <__ieee754_pow+0x738>)
 8016c0c:	4413      	add	r3, r2
 8016c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c12:	f7e9 fb4b 	bl	80002ac <__adddf3>
 8016c16:	4604      	mov	r4, r0
 8016c18:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016c1a:	460d      	mov	r5, r1
 8016c1c:	f7e9 fc92 	bl	8000544 <__aeabi_i2d>
 8016c20:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8016c22:	4b30      	ldr	r3, [pc, #192]	; (8016ce4 <__ieee754_pow+0x73c>)
 8016c24:	4413      	add	r3, r2
 8016c26:	e9d3 8900 	ldrd	r8, r9, [r3]
 8016c2a:	4606      	mov	r6, r0
 8016c2c:	460f      	mov	r7, r1
 8016c2e:	4622      	mov	r2, r4
 8016c30:	462b      	mov	r3, r5
 8016c32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016c36:	f7e9 fb39 	bl	80002ac <__adddf3>
 8016c3a:	4642      	mov	r2, r8
 8016c3c:	464b      	mov	r3, r9
 8016c3e:	f7e9 fb35 	bl	80002ac <__adddf3>
 8016c42:	4632      	mov	r2, r6
 8016c44:	463b      	mov	r3, r7
 8016c46:	f7e9 fb31 	bl	80002ac <__adddf3>
 8016c4a:	9802      	ldr	r0, [sp, #8]
 8016c4c:	4632      	mov	r2, r6
 8016c4e:	463b      	mov	r3, r7
 8016c50:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016c54:	f7e9 fb28 	bl	80002a8 <__aeabi_dsub>
 8016c58:	4642      	mov	r2, r8
 8016c5a:	464b      	mov	r3, r9
 8016c5c:	f7e9 fb24 	bl	80002a8 <__aeabi_dsub>
 8016c60:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016c64:	e607      	b.n	8016876 <__ieee754_pow+0x2ce>
 8016c66:	f04f 0a01 	mov.w	sl, #1
 8016c6a:	e6a5      	b.n	80169b8 <__ieee754_pow+0x410>
 8016c6c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8016cc0 <__ieee754_pow+0x718>
 8016c70:	e613      	b.n	801689a <__ieee754_pow+0x2f2>
 8016c72:	bf00      	nop
 8016c74:	f3af 8000 	nop.w
 8016c78:	4a454eef 	.word	0x4a454eef
 8016c7c:	3fca7e28 	.word	0x3fca7e28
 8016c80:	93c9db65 	.word	0x93c9db65
 8016c84:	3fcd864a 	.word	0x3fcd864a
 8016c88:	a91d4101 	.word	0xa91d4101
 8016c8c:	3fd17460 	.word	0x3fd17460
 8016c90:	518f264d 	.word	0x518f264d
 8016c94:	3fd55555 	.word	0x3fd55555
 8016c98:	db6fabff 	.word	0xdb6fabff
 8016c9c:	3fdb6db6 	.word	0x3fdb6db6
 8016ca0:	33333303 	.word	0x33333303
 8016ca4:	3fe33333 	.word	0x3fe33333
 8016ca8:	e0000000 	.word	0xe0000000
 8016cac:	3feec709 	.word	0x3feec709
 8016cb0:	dc3a03fd 	.word	0xdc3a03fd
 8016cb4:	3feec709 	.word	0x3feec709
 8016cb8:	145b01f5 	.word	0x145b01f5
 8016cbc:	be3e2fe0 	.word	0xbe3e2fe0
 8016cc0:	00000000 	.word	0x00000000
 8016cc4:	3ff00000 	.word	0x3ff00000
 8016cc8:	43400000 	.word	0x43400000
 8016ccc:	0003988e 	.word	0x0003988e
 8016cd0:	000bb679 	.word	0x000bb679
 8016cd4:	08018098 	.word	0x08018098
 8016cd8:	3ff00000 	.word	0x3ff00000
 8016cdc:	40080000 	.word	0x40080000
 8016ce0:	080180b8 	.word	0x080180b8
 8016ce4:	080180a8 	.word	0x080180a8
 8016ce8:	a3b4      	add	r3, pc, #720	; (adr r3, 8016fbc <__ieee754_pow+0xa14>)
 8016cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016cee:	4640      	mov	r0, r8
 8016cf0:	4649      	mov	r1, r9
 8016cf2:	f7e9 fadb 	bl	80002ac <__adddf3>
 8016cf6:	4622      	mov	r2, r4
 8016cf8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016cfc:	462b      	mov	r3, r5
 8016cfe:	4630      	mov	r0, r6
 8016d00:	4639      	mov	r1, r7
 8016d02:	f7e9 fad1 	bl	80002a8 <__aeabi_dsub>
 8016d06:	4602      	mov	r2, r0
 8016d08:	460b      	mov	r3, r1
 8016d0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016d0e:	f7e9 ff13 	bl	8000b38 <__aeabi_dcmpgt>
 8016d12:	2800      	cmp	r0, #0
 8016d14:	f47f adfe 	bne.w	8016914 <__ieee754_pow+0x36c>
 8016d18:	4aa3      	ldr	r2, [pc, #652]	; (8016fa8 <__ieee754_pow+0xa00>)
 8016d1a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8016d1e:	4293      	cmp	r3, r2
 8016d20:	f340 810a 	ble.w	8016f38 <__ieee754_pow+0x990>
 8016d24:	151b      	asrs	r3, r3, #20
 8016d26:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8016d2a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8016d2e:	fa4a f303 	asr.w	r3, sl, r3
 8016d32:	445b      	add	r3, fp
 8016d34:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8016d38:	4e9c      	ldr	r6, [pc, #624]	; (8016fac <__ieee754_pow+0xa04>)
 8016d3a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8016d3e:	4116      	asrs	r6, r2
 8016d40:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8016d44:	2000      	movs	r0, #0
 8016d46:	ea23 0106 	bic.w	r1, r3, r6
 8016d4a:	f1c2 0214 	rsb	r2, r2, #20
 8016d4e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8016d52:	fa4a fa02 	asr.w	sl, sl, r2
 8016d56:	f1bb 0f00 	cmp.w	fp, #0
 8016d5a:	4602      	mov	r2, r0
 8016d5c:	460b      	mov	r3, r1
 8016d5e:	4620      	mov	r0, r4
 8016d60:	4629      	mov	r1, r5
 8016d62:	bfb8      	it	lt
 8016d64:	f1ca 0a00 	rsblt	sl, sl, #0
 8016d68:	f7e9 fa9e 	bl	80002a8 <__aeabi_dsub>
 8016d6c:	e9cd 0100 	strd	r0, r1, [sp]
 8016d70:	4642      	mov	r2, r8
 8016d72:	464b      	mov	r3, r9
 8016d74:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016d78:	f7e9 fa98 	bl	80002ac <__adddf3>
 8016d7c:	2000      	movs	r0, #0
 8016d7e:	a378      	add	r3, pc, #480	; (adr r3, 8016f60 <__ieee754_pow+0x9b8>)
 8016d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016d84:	4604      	mov	r4, r0
 8016d86:	460d      	mov	r5, r1
 8016d88:	f7e9 fc46 	bl	8000618 <__aeabi_dmul>
 8016d8c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016d90:	4606      	mov	r6, r0
 8016d92:	460f      	mov	r7, r1
 8016d94:	4620      	mov	r0, r4
 8016d96:	4629      	mov	r1, r5
 8016d98:	f7e9 fa86 	bl	80002a8 <__aeabi_dsub>
 8016d9c:	4602      	mov	r2, r0
 8016d9e:	460b      	mov	r3, r1
 8016da0:	4640      	mov	r0, r8
 8016da2:	4649      	mov	r1, r9
 8016da4:	f7e9 fa80 	bl	80002a8 <__aeabi_dsub>
 8016da8:	a36f      	add	r3, pc, #444	; (adr r3, 8016f68 <__ieee754_pow+0x9c0>)
 8016daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016dae:	f7e9 fc33 	bl	8000618 <__aeabi_dmul>
 8016db2:	a36f      	add	r3, pc, #444	; (adr r3, 8016f70 <__ieee754_pow+0x9c8>)
 8016db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016db8:	4680      	mov	r8, r0
 8016dba:	4689      	mov	r9, r1
 8016dbc:	4620      	mov	r0, r4
 8016dbe:	4629      	mov	r1, r5
 8016dc0:	f7e9 fc2a 	bl	8000618 <__aeabi_dmul>
 8016dc4:	4602      	mov	r2, r0
 8016dc6:	460b      	mov	r3, r1
 8016dc8:	4640      	mov	r0, r8
 8016dca:	4649      	mov	r1, r9
 8016dcc:	f7e9 fa6e 	bl	80002ac <__adddf3>
 8016dd0:	4604      	mov	r4, r0
 8016dd2:	460d      	mov	r5, r1
 8016dd4:	4602      	mov	r2, r0
 8016dd6:	460b      	mov	r3, r1
 8016dd8:	4630      	mov	r0, r6
 8016dda:	4639      	mov	r1, r7
 8016ddc:	f7e9 fa66 	bl	80002ac <__adddf3>
 8016de0:	4632      	mov	r2, r6
 8016de2:	463b      	mov	r3, r7
 8016de4:	4680      	mov	r8, r0
 8016de6:	4689      	mov	r9, r1
 8016de8:	f7e9 fa5e 	bl	80002a8 <__aeabi_dsub>
 8016dec:	4602      	mov	r2, r0
 8016dee:	460b      	mov	r3, r1
 8016df0:	4620      	mov	r0, r4
 8016df2:	4629      	mov	r1, r5
 8016df4:	f7e9 fa58 	bl	80002a8 <__aeabi_dsub>
 8016df8:	4642      	mov	r2, r8
 8016dfa:	4606      	mov	r6, r0
 8016dfc:	460f      	mov	r7, r1
 8016dfe:	464b      	mov	r3, r9
 8016e00:	4640      	mov	r0, r8
 8016e02:	4649      	mov	r1, r9
 8016e04:	f7e9 fc08 	bl	8000618 <__aeabi_dmul>
 8016e08:	a35b      	add	r3, pc, #364	; (adr r3, 8016f78 <__ieee754_pow+0x9d0>)
 8016e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016e0e:	4604      	mov	r4, r0
 8016e10:	460d      	mov	r5, r1
 8016e12:	f7e9 fc01 	bl	8000618 <__aeabi_dmul>
 8016e16:	a35a      	add	r3, pc, #360	; (adr r3, 8016f80 <__ieee754_pow+0x9d8>)
 8016e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016e1c:	f7e9 fa44 	bl	80002a8 <__aeabi_dsub>
 8016e20:	4622      	mov	r2, r4
 8016e22:	462b      	mov	r3, r5
 8016e24:	f7e9 fbf8 	bl	8000618 <__aeabi_dmul>
 8016e28:	a357      	add	r3, pc, #348	; (adr r3, 8016f88 <__ieee754_pow+0x9e0>)
 8016e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016e2e:	f7e9 fa3d 	bl	80002ac <__adddf3>
 8016e32:	4622      	mov	r2, r4
 8016e34:	462b      	mov	r3, r5
 8016e36:	f7e9 fbef 	bl	8000618 <__aeabi_dmul>
 8016e3a:	a355      	add	r3, pc, #340	; (adr r3, 8016f90 <__ieee754_pow+0x9e8>)
 8016e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016e40:	f7e9 fa32 	bl	80002a8 <__aeabi_dsub>
 8016e44:	4622      	mov	r2, r4
 8016e46:	462b      	mov	r3, r5
 8016e48:	f7e9 fbe6 	bl	8000618 <__aeabi_dmul>
 8016e4c:	a352      	add	r3, pc, #328	; (adr r3, 8016f98 <__ieee754_pow+0x9f0>)
 8016e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016e52:	f7e9 fa2b 	bl	80002ac <__adddf3>
 8016e56:	4622      	mov	r2, r4
 8016e58:	462b      	mov	r3, r5
 8016e5a:	f7e9 fbdd 	bl	8000618 <__aeabi_dmul>
 8016e5e:	4602      	mov	r2, r0
 8016e60:	460b      	mov	r3, r1
 8016e62:	4640      	mov	r0, r8
 8016e64:	4649      	mov	r1, r9
 8016e66:	f7e9 fa1f 	bl	80002a8 <__aeabi_dsub>
 8016e6a:	4604      	mov	r4, r0
 8016e6c:	460d      	mov	r5, r1
 8016e6e:	4602      	mov	r2, r0
 8016e70:	460b      	mov	r3, r1
 8016e72:	4640      	mov	r0, r8
 8016e74:	4649      	mov	r1, r9
 8016e76:	f7e9 fbcf 	bl	8000618 <__aeabi_dmul>
 8016e7a:	2200      	movs	r2, #0
 8016e7c:	e9cd 0100 	strd	r0, r1, [sp]
 8016e80:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8016e84:	4620      	mov	r0, r4
 8016e86:	4629      	mov	r1, r5
 8016e88:	f7e9 fa0e 	bl	80002a8 <__aeabi_dsub>
 8016e8c:	4602      	mov	r2, r0
 8016e8e:	460b      	mov	r3, r1
 8016e90:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016e94:	f7e9 fcea 	bl	800086c <__aeabi_ddiv>
 8016e98:	4632      	mov	r2, r6
 8016e9a:	4604      	mov	r4, r0
 8016e9c:	460d      	mov	r5, r1
 8016e9e:	463b      	mov	r3, r7
 8016ea0:	4640      	mov	r0, r8
 8016ea2:	4649      	mov	r1, r9
 8016ea4:	f7e9 fbb8 	bl	8000618 <__aeabi_dmul>
 8016ea8:	4632      	mov	r2, r6
 8016eaa:	463b      	mov	r3, r7
 8016eac:	f7e9 f9fe 	bl	80002ac <__adddf3>
 8016eb0:	4602      	mov	r2, r0
 8016eb2:	460b      	mov	r3, r1
 8016eb4:	4620      	mov	r0, r4
 8016eb6:	4629      	mov	r1, r5
 8016eb8:	f7e9 f9f6 	bl	80002a8 <__aeabi_dsub>
 8016ebc:	4642      	mov	r2, r8
 8016ebe:	464b      	mov	r3, r9
 8016ec0:	f7e9 f9f2 	bl	80002a8 <__aeabi_dsub>
 8016ec4:	4602      	mov	r2, r0
 8016ec6:	460b      	mov	r3, r1
 8016ec8:	2000      	movs	r0, #0
 8016eca:	4939      	ldr	r1, [pc, #228]	; (8016fb0 <__ieee754_pow+0xa08>)
 8016ecc:	f7e9 f9ec 	bl	80002a8 <__aeabi_dsub>
 8016ed0:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8016ed4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8016ed8:	4602      	mov	r2, r0
 8016eda:	460b      	mov	r3, r1
 8016edc:	da2f      	bge.n	8016f3e <__ieee754_pow+0x996>
 8016ede:	4650      	mov	r0, sl
 8016ee0:	ec43 2b10 	vmov	d0, r2, r3
 8016ee4:	f000 fc80 	bl	80177e8 <scalbn>
 8016ee8:	ec51 0b10 	vmov	r0, r1, d0
 8016eec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016ef0:	f7ff bbf1 	b.w	80166d6 <__ieee754_pow+0x12e>
 8016ef4:	4b2f      	ldr	r3, [pc, #188]	; (8016fb4 <__ieee754_pow+0xa0c>)
 8016ef6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8016efa:	429e      	cmp	r6, r3
 8016efc:	f77f af0c 	ble.w	8016d18 <__ieee754_pow+0x770>
 8016f00:	4b2d      	ldr	r3, [pc, #180]	; (8016fb8 <__ieee754_pow+0xa10>)
 8016f02:	440b      	add	r3, r1
 8016f04:	4303      	orrs	r3, r0
 8016f06:	d00b      	beq.n	8016f20 <__ieee754_pow+0x978>
 8016f08:	a325      	add	r3, pc, #148	; (adr r3, 8016fa0 <__ieee754_pow+0x9f8>)
 8016f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016f0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016f12:	f7e9 fb81 	bl	8000618 <__aeabi_dmul>
 8016f16:	a322      	add	r3, pc, #136	; (adr r3, 8016fa0 <__ieee754_pow+0x9f8>)
 8016f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016f1c:	f7ff bbdb 	b.w	80166d6 <__ieee754_pow+0x12e>
 8016f20:	4622      	mov	r2, r4
 8016f22:	462b      	mov	r3, r5
 8016f24:	f7e9 f9c0 	bl	80002a8 <__aeabi_dsub>
 8016f28:	4642      	mov	r2, r8
 8016f2a:	464b      	mov	r3, r9
 8016f2c:	f7e9 fdfa 	bl	8000b24 <__aeabi_dcmpge>
 8016f30:	2800      	cmp	r0, #0
 8016f32:	f43f aef1 	beq.w	8016d18 <__ieee754_pow+0x770>
 8016f36:	e7e7      	b.n	8016f08 <__ieee754_pow+0x960>
 8016f38:	f04f 0a00 	mov.w	sl, #0
 8016f3c:	e718      	b.n	8016d70 <__ieee754_pow+0x7c8>
 8016f3e:	4621      	mov	r1, r4
 8016f40:	e7d4      	b.n	8016eec <__ieee754_pow+0x944>
 8016f42:	2000      	movs	r0, #0
 8016f44:	491a      	ldr	r1, [pc, #104]	; (8016fb0 <__ieee754_pow+0xa08>)
 8016f46:	f7ff bb8f 	b.w	8016668 <__ieee754_pow+0xc0>
 8016f4a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016f4e:	f7ff bb8b 	b.w	8016668 <__ieee754_pow+0xc0>
 8016f52:	4630      	mov	r0, r6
 8016f54:	4639      	mov	r1, r7
 8016f56:	f7ff bb87 	b.w	8016668 <__ieee754_pow+0xc0>
 8016f5a:	4693      	mov	fp, r2
 8016f5c:	f7ff bb98 	b.w	8016690 <__ieee754_pow+0xe8>
 8016f60:	00000000 	.word	0x00000000
 8016f64:	3fe62e43 	.word	0x3fe62e43
 8016f68:	fefa39ef 	.word	0xfefa39ef
 8016f6c:	3fe62e42 	.word	0x3fe62e42
 8016f70:	0ca86c39 	.word	0x0ca86c39
 8016f74:	be205c61 	.word	0xbe205c61
 8016f78:	72bea4d0 	.word	0x72bea4d0
 8016f7c:	3e663769 	.word	0x3e663769
 8016f80:	c5d26bf1 	.word	0xc5d26bf1
 8016f84:	3ebbbd41 	.word	0x3ebbbd41
 8016f88:	af25de2c 	.word	0xaf25de2c
 8016f8c:	3f11566a 	.word	0x3f11566a
 8016f90:	16bebd93 	.word	0x16bebd93
 8016f94:	3f66c16c 	.word	0x3f66c16c
 8016f98:	5555553e 	.word	0x5555553e
 8016f9c:	3fc55555 	.word	0x3fc55555
 8016fa0:	c2f8f359 	.word	0xc2f8f359
 8016fa4:	01a56e1f 	.word	0x01a56e1f
 8016fa8:	3fe00000 	.word	0x3fe00000
 8016fac:	000fffff 	.word	0x000fffff
 8016fb0:	3ff00000 	.word	0x3ff00000
 8016fb4:	4090cbff 	.word	0x4090cbff
 8016fb8:	3f6f3400 	.word	0x3f6f3400
 8016fbc:	652b82fe 	.word	0x652b82fe
 8016fc0:	3c971547 	.word	0x3c971547

08016fc4 <__ieee754_sqrt>:
 8016fc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016fc8:	4955      	ldr	r1, [pc, #340]	; (8017120 <__ieee754_sqrt+0x15c>)
 8016fca:	ec55 4b10 	vmov	r4, r5, d0
 8016fce:	43a9      	bics	r1, r5
 8016fd0:	462b      	mov	r3, r5
 8016fd2:	462a      	mov	r2, r5
 8016fd4:	d112      	bne.n	8016ffc <__ieee754_sqrt+0x38>
 8016fd6:	ee10 2a10 	vmov	r2, s0
 8016fda:	ee10 0a10 	vmov	r0, s0
 8016fde:	4629      	mov	r1, r5
 8016fe0:	f7e9 fb1a 	bl	8000618 <__aeabi_dmul>
 8016fe4:	4602      	mov	r2, r0
 8016fe6:	460b      	mov	r3, r1
 8016fe8:	4620      	mov	r0, r4
 8016fea:	4629      	mov	r1, r5
 8016fec:	f7e9 f95e 	bl	80002ac <__adddf3>
 8016ff0:	4604      	mov	r4, r0
 8016ff2:	460d      	mov	r5, r1
 8016ff4:	ec45 4b10 	vmov	d0, r4, r5
 8016ff8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ffc:	2d00      	cmp	r5, #0
 8016ffe:	ee10 0a10 	vmov	r0, s0
 8017002:	4621      	mov	r1, r4
 8017004:	dc0f      	bgt.n	8017026 <__ieee754_sqrt+0x62>
 8017006:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801700a:	4330      	orrs	r0, r6
 801700c:	d0f2      	beq.n	8016ff4 <__ieee754_sqrt+0x30>
 801700e:	b155      	cbz	r5, 8017026 <__ieee754_sqrt+0x62>
 8017010:	ee10 2a10 	vmov	r2, s0
 8017014:	4620      	mov	r0, r4
 8017016:	4629      	mov	r1, r5
 8017018:	f7e9 f946 	bl	80002a8 <__aeabi_dsub>
 801701c:	4602      	mov	r2, r0
 801701e:	460b      	mov	r3, r1
 8017020:	f7e9 fc24 	bl	800086c <__aeabi_ddiv>
 8017024:	e7e4      	b.n	8016ff0 <__ieee754_sqrt+0x2c>
 8017026:	151b      	asrs	r3, r3, #20
 8017028:	d073      	beq.n	8017112 <__ieee754_sqrt+0x14e>
 801702a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801702e:	07dd      	lsls	r5, r3, #31
 8017030:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8017034:	bf48      	it	mi
 8017036:	0fc8      	lsrmi	r0, r1, #31
 8017038:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 801703c:	bf44      	itt	mi
 801703e:	0049      	lslmi	r1, r1, #1
 8017040:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8017044:	2500      	movs	r5, #0
 8017046:	1058      	asrs	r0, r3, #1
 8017048:	0fcb      	lsrs	r3, r1, #31
 801704a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 801704e:	0049      	lsls	r1, r1, #1
 8017050:	2316      	movs	r3, #22
 8017052:	462c      	mov	r4, r5
 8017054:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8017058:	19a7      	adds	r7, r4, r6
 801705a:	4297      	cmp	r7, r2
 801705c:	bfde      	ittt	le
 801705e:	19bc      	addle	r4, r7, r6
 8017060:	1bd2      	suble	r2, r2, r7
 8017062:	19ad      	addle	r5, r5, r6
 8017064:	0fcf      	lsrs	r7, r1, #31
 8017066:	3b01      	subs	r3, #1
 8017068:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 801706c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8017070:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8017074:	d1f0      	bne.n	8017058 <__ieee754_sqrt+0x94>
 8017076:	f04f 0c20 	mov.w	ip, #32
 801707a:	469e      	mov	lr, r3
 801707c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8017080:	42a2      	cmp	r2, r4
 8017082:	eb06 070e 	add.w	r7, r6, lr
 8017086:	dc02      	bgt.n	801708e <__ieee754_sqrt+0xca>
 8017088:	d112      	bne.n	80170b0 <__ieee754_sqrt+0xec>
 801708a:	428f      	cmp	r7, r1
 801708c:	d810      	bhi.n	80170b0 <__ieee754_sqrt+0xec>
 801708e:	2f00      	cmp	r7, #0
 8017090:	eb07 0e06 	add.w	lr, r7, r6
 8017094:	da42      	bge.n	801711c <__ieee754_sqrt+0x158>
 8017096:	f1be 0f00 	cmp.w	lr, #0
 801709a:	db3f      	blt.n	801711c <__ieee754_sqrt+0x158>
 801709c:	f104 0801 	add.w	r8, r4, #1
 80170a0:	1b12      	subs	r2, r2, r4
 80170a2:	428f      	cmp	r7, r1
 80170a4:	bf88      	it	hi
 80170a6:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 80170aa:	1bc9      	subs	r1, r1, r7
 80170ac:	4433      	add	r3, r6
 80170ae:	4644      	mov	r4, r8
 80170b0:	0052      	lsls	r2, r2, #1
 80170b2:	f1bc 0c01 	subs.w	ip, ip, #1
 80170b6:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 80170ba:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80170be:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80170c2:	d1dd      	bne.n	8017080 <__ieee754_sqrt+0xbc>
 80170c4:	430a      	orrs	r2, r1
 80170c6:	d006      	beq.n	80170d6 <__ieee754_sqrt+0x112>
 80170c8:	1c5c      	adds	r4, r3, #1
 80170ca:	bf13      	iteet	ne
 80170cc:	3301      	addne	r3, #1
 80170ce:	3501      	addeq	r5, #1
 80170d0:	4663      	moveq	r3, ip
 80170d2:	f023 0301 	bicne.w	r3, r3, #1
 80170d6:	106a      	asrs	r2, r5, #1
 80170d8:	085b      	lsrs	r3, r3, #1
 80170da:	07e9      	lsls	r1, r5, #31
 80170dc:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80170e0:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80170e4:	bf48      	it	mi
 80170e6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80170ea:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 80170ee:	461c      	mov	r4, r3
 80170f0:	e780      	b.n	8016ff4 <__ieee754_sqrt+0x30>
 80170f2:	0aca      	lsrs	r2, r1, #11
 80170f4:	3815      	subs	r0, #21
 80170f6:	0549      	lsls	r1, r1, #21
 80170f8:	2a00      	cmp	r2, #0
 80170fa:	d0fa      	beq.n	80170f2 <__ieee754_sqrt+0x12e>
 80170fc:	02d6      	lsls	r6, r2, #11
 80170fe:	d50a      	bpl.n	8017116 <__ieee754_sqrt+0x152>
 8017100:	f1c3 0420 	rsb	r4, r3, #32
 8017104:	fa21 f404 	lsr.w	r4, r1, r4
 8017108:	1e5d      	subs	r5, r3, #1
 801710a:	4099      	lsls	r1, r3
 801710c:	4322      	orrs	r2, r4
 801710e:	1b43      	subs	r3, r0, r5
 8017110:	e78b      	b.n	801702a <__ieee754_sqrt+0x66>
 8017112:	4618      	mov	r0, r3
 8017114:	e7f0      	b.n	80170f8 <__ieee754_sqrt+0x134>
 8017116:	0052      	lsls	r2, r2, #1
 8017118:	3301      	adds	r3, #1
 801711a:	e7ef      	b.n	80170fc <__ieee754_sqrt+0x138>
 801711c:	46a0      	mov	r8, r4
 801711e:	e7bf      	b.n	80170a0 <__ieee754_sqrt+0xdc>
 8017120:	7ff00000 	.word	0x7ff00000

08017124 <__ieee754_powf>:
 8017124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017128:	ee10 5a90 	vmov	r5, s1
 801712c:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 8017130:	ed2d 8b02 	vpush	{d8}
 8017134:	eeb0 8a40 	vmov.f32	s16, s0
 8017138:	eef0 8a60 	vmov.f32	s17, s1
 801713c:	f000 8293 	beq.w	8017666 <__ieee754_powf+0x542>
 8017140:	ee10 8a10 	vmov	r8, s0
 8017144:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8017148:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 801714c:	dc06      	bgt.n	801715c <__ieee754_powf+0x38>
 801714e:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8017152:	dd0a      	ble.n	801716a <__ieee754_powf+0x46>
 8017154:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8017158:	f000 8285 	beq.w	8017666 <__ieee754_powf+0x542>
 801715c:	ecbd 8b02 	vpop	{d8}
 8017160:	48d9      	ldr	r0, [pc, #868]	; (80174c8 <__ieee754_powf+0x3a4>)
 8017162:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017166:	f000 bbc7 	b.w	80178f8 <nanf>
 801716a:	f1b8 0f00 	cmp.w	r8, #0
 801716e:	da1d      	bge.n	80171ac <__ieee754_powf+0x88>
 8017170:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 8017174:	da2c      	bge.n	80171d0 <__ieee754_powf+0xac>
 8017176:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 801717a:	db30      	blt.n	80171de <__ieee754_powf+0xba>
 801717c:	15fb      	asrs	r3, r7, #23
 801717e:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8017182:	fa47 f603 	asr.w	r6, r7, r3
 8017186:	fa06 f303 	lsl.w	r3, r6, r3
 801718a:	42bb      	cmp	r3, r7
 801718c:	d127      	bne.n	80171de <__ieee754_powf+0xba>
 801718e:	f006 0601 	and.w	r6, r6, #1
 8017192:	f1c6 0602 	rsb	r6, r6, #2
 8017196:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 801719a:	d122      	bne.n	80171e2 <__ieee754_powf+0xbe>
 801719c:	2d00      	cmp	r5, #0
 801719e:	f280 8268 	bge.w	8017672 <__ieee754_powf+0x54e>
 80171a2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80171a6:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80171aa:	e00d      	b.n	80171c8 <__ieee754_powf+0xa4>
 80171ac:	2600      	movs	r6, #0
 80171ae:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 80171b2:	d1f0      	bne.n	8017196 <__ieee754_powf+0x72>
 80171b4:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 80171b8:	f000 8255 	beq.w	8017666 <__ieee754_powf+0x542>
 80171bc:	dd0a      	ble.n	80171d4 <__ieee754_powf+0xb0>
 80171be:	2d00      	cmp	r5, #0
 80171c0:	f280 8254 	bge.w	801766c <__ieee754_powf+0x548>
 80171c4:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 80174cc <__ieee754_powf+0x3a8>
 80171c8:	ecbd 8b02 	vpop	{d8}
 80171cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80171d0:	2602      	movs	r6, #2
 80171d2:	e7ec      	b.n	80171ae <__ieee754_powf+0x8a>
 80171d4:	2d00      	cmp	r5, #0
 80171d6:	daf5      	bge.n	80171c4 <__ieee754_powf+0xa0>
 80171d8:	eeb1 0a68 	vneg.f32	s0, s17
 80171dc:	e7f4      	b.n	80171c8 <__ieee754_powf+0xa4>
 80171de:	2600      	movs	r6, #0
 80171e0:	e7d9      	b.n	8017196 <__ieee754_powf+0x72>
 80171e2:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 80171e6:	d102      	bne.n	80171ee <__ieee754_powf+0xca>
 80171e8:	ee28 0a08 	vmul.f32	s0, s16, s16
 80171ec:	e7ec      	b.n	80171c8 <__ieee754_powf+0xa4>
 80171ee:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 80171f2:	eeb0 0a48 	vmov.f32	s0, s16
 80171f6:	d108      	bne.n	801720a <__ieee754_powf+0xe6>
 80171f8:	f1b8 0f00 	cmp.w	r8, #0
 80171fc:	db05      	blt.n	801720a <__ieee754_powf+0xe6>
 80171fe:	ecbd 8b02 	vpop	{d8}
 8017202:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017206:	f000 ba4d 	b.w	80176a4 <__ieee754_sqrtf>
 801720a:	f000 fb63 	bl	80178d4 <fabsf>
 801720e:	b124      	cbz	r4, 801721a <__ieee754_powf+0xf6>
 8017210:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8017214:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8017218:	d117      	bne.n	801724a <__ieee754_powf+0x126>
 801721a:	2d00      	cmp	r5, #0
 801721c:	bfbc      	itt	lt
 801721e:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8017222:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8017226:	f1b8 0f00 	cmp.w	r8, #0
 801722a:	dacd      	bge.n	80171c8 <__ieee754_powf+0xa4>
 801722c:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 8017230:	ea54 0306 	orrs.w	r3, r4, r6
 8017234:	d104      	bne.n	8017240 <__ieee754_powf+0x11c>
 8017236:	ee70 7a40 	vsub.f32	s15, s0, s0
 801723a:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 801723e:	e7c3      	b.n	80171c8 <__ieee754_powf+0xa4>
 8017240:	2e01      	cmp	r6, #1
 8017242:	d1c1      	bne.n	80171c8 <__ieee754_powf+0xa4>
 8017244:	eeb1 0a40 	vneg.f32	s0, s0
 8017248:	e7be      	b.n	80171c8 <__ieee754_powf+0xa4>
 801724a:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 801724e:	3801      	subs	r0, #1
 8017250:	ea56 0300 	orrs.w	r3, r6, r0
 8017254:	d104      	bne.n	8017260 <__ieee754_powf+0x13c>
 8017256:	ee38 8a48 	vsub.f32	s16, s16, s16
 801725a:	ee88 0a08 	vdiv.f32	s0, s16, s16
 801725e:	e7b3      	b.n	80171c8 <__ieee754_powf+0xa4>
 8017260:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 8017264:	dd6d      	ble.n	8017342 <__ieee754_powf+0x21e>
 8017266:	4b9a      	ldr	r3, [pc, #616]	; (80174d0 <__ieee754_powf+0x3ac>)
 8017268:	429c      	cmp	r4, r3
 801726a:	dc06      	bgt.n	801727a <__ieee754_powf+0x156>
 801726c:	2d00      	cmp	r5, #0
 801726e:	daa9      	bge.n	80171c4 <__ieee754_powf+0xa0>
 8017270:	ed9f 0a98 	vldr	s0, [pc, #608]	; 80174d4 <__ieee754_powf+0x3b0>
 8017274:	ee20 0a00 	vmul.f32	s0, s0, s0
 8017278:	e7a6      	b.n	80171c8 <__ieee754_powf+0xa4>
 801727a:	4b97      	ldr	r3, [pc, #604]	; (80174d8 <__ieee754_powf+0x3b4>)
 801727c:	429c      	cmp	r4, r3
 801727e:	dd02      	ble.n	8017286 <__ieee754_powf+0x162>
 8017280:	2d00      	cmp	r5, #0
 8017282:	dcf5      	bgt.n	8017270 <__ieee754_powf+0x14c>
 8017284:	e79e      	b.n	80171c4 <__ieee754_powf+0xa0>
 8017286:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801728a:	ee30 0a67 	vsub.f32	s0, s0, s15
 801728e:	ed9f 7a93 	vldr	s14, [pc, #588]	; 80174dc <__ieee754_powf+0x3b8>
 8017292:	eef1 6a40 	vneg.f32	s13, s0
 8017296:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 801729a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801729e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80172a2:	eee7 7a40 	vfms.f32	s15, s14, s0
 80172a6:	ee60 0a00 	vmul.f32	s1, s0, s0
 80172aa:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 80174e0 <__ieee754_powf+0x3bc>
 80172ae:	ee67 0aa0 	vmul.f32	s1, s15, s1
 80172b2:	eddf 7a8c 	vldr	s15, [pc, #560]	; 80174e4 <__ieee754_powf+0x3c0>
 80172b6:	ee67 7ae0 	vnmul.f32	s15, s15, s1
 80172ba:	eee0 7a07 	vfma.f32	s15, s0, s14
 80172be:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 80174e8 <__ieee754_powf+0x3c4>
 80172c2:	eeb0 6a67 	vmov.f32	s12, s15
 80172c6:	eea0 6a07 	vfma.f32	s12, s0, s14
 80172ca:	ee16 3a10 	vmov	r3, s12
 80172ce:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80172d2:	f023 030f 	bic.w	r3, r3, #15
 80172d6:	ee00 3a90 	vmov	s1, r3
 80172da:	eee6 0a87 	vfma.f32	s1, s13, s14
 80172de:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80172e2:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 80172e6:	f025 050f 	bic.w	r5, r5, #15
 80172ea:	ee07 5a10 	vmov	s14, r5
 80172ee:	ee67 0aa8 	vmul.f32	s1, s15, s17
 80172f2:	ee38 7ac7 	vsub.f32	s14, s17, s14
 80172f6:	ee07 3a90 	vmov	s15, r3
 80172fa:	eee7 0a27 	vfma.f32	s1, s14, s15
 80172fe:	3e01      	subs	r6, #1
 8017300:	ea56 0200 	orrs.w	r2, r6, r0
 8017304:	ee07 5a10 	vmov	s14, r5
 8017308:	ee67 7a87 	vmul.f32	s15, s15, s14
 801730c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8017310:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8017314:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8017318:	ee17 4a10 	vmov	r4, s14
 801731c:	bf08      	it	eq
 801731e:	eeb0 8a40 	vmoveq.f32	s16, s0
 8017322:	2c00      	cmp	r4, #0
 8017324:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8017328:	f340 8184 	ble.w	8017634 <__ieee754_powf+0x510>
 801732c:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8017330:	f340 80fc 	ble.w	801752c <__ieee754_powf+0x408>
 8017334:	eddf 7a67 	vldr	s15, [pc, #412]	; 80174d4 <__ieee754_powf+0x3b0>
 8017338:	ee28 0a27 	vmul.f32	s0, s16, s15
 801733c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8017340:	e742      	b.n	80171c8 <__ieee754_powf+0xa4>
 8017342:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 8017346:	bfbf      	itttt	lt
 8017348:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 80174ec <__ieee754_powf+0x3c8>
 801734c:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8017350:	f06f 0217 	mvnlt.w	r2, #23
 8017354:	ee17 4a90 	vmovlt	r4, s15
 8017358:	ea4f 53e4 	mov.w	r3, r4, asr #23
 801735c:	bfa8      	it	ge
 801735e:	2200      	movge	r2, #0
 8017360:	3b7f      	subs	r3, #127	; 0x7f
 8017362:	4413      	add	r3, r2
 8017364:	4a62      	ldr	r2, [pc, #392]	; (80174f0 <__ieee754_powf+0x3cc>)
 8017366:	f3c4 0416 	ubfx	r4, r4, #0, #23
 801736a:	4294      	cmp	r4, r2
 801736c:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 8017370:	dd06      	ble.n	8017380 <__ieee754_powf+0x25c>
 8017372:	4a60      	ldr	r2, [pc, #384]	; (80174f4 <__ieee754_powf+0x3d0>)
 8017374:	4294      	cmp	r4, r2
 8017376:	f340 80a5 	ble.w	80174c4 <__ieee754_powf+0x3a0>
 801737a:	3301      	adds	r3, #1
 801737c:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8017380:	2400      	movs	r4, #0
 8017382:	4a5d      	ldr	r2, [pc, #372]	; (80174f8 <__ieee754_powf+0x3d4>)
 8017384:	00a7      	lsls	r7, r4, #2
 8017386:	443a      	add	r2, r7
 8017388:	ee07 1a90 	vmov	s15, r1
 801738c:	ed92 7a00 	vldr	s14, [r2]
 8017390:	4a5a      	ldr	r2, [pc, #360]	; (80174fc <__ieee754_powf+0x3d8>)
 8017392:	ee37 6a27 	vadd.f32	s12, s14, s15
 8017396:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 801739a:	eec5 6a06 	vdiv.f32	s13, s10, s12
 801739e:	1049      	asrs	r1, r1, #1
 80173a0:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 80173a4:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 80173a8:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 80173ac:	ee77 5ac7 	vsub.f32	s11, s15, s14
 80173b0:	ee06 1a10 	vmov	s12, r1
 80173b4:	ee65 4aa6 	vmul.f32	s9, s11, s13
 80173b8:	ee14 ca90 	vmov	ip, s9
 80173bc:	ea02 0c0c 	and.w	ip, r2, ip
 80173c0:	ee05 ca10 	vmov	s10, ip
 80173c4:	eeb1 4a45 	vneg.f32	s8, s10
 80173c8:	eee4 5a06 	vfma.f32	s11, s8, s12
 80173cc:	ee36 6a47 	vsub.f32	s12, s12, s14
 80173d0:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8017500 <__ieee754_powf+0x3dc>
 80173d4:	ee37 6ac6 	vsub.f32	s12, s15, s12
 80173d8:	ee64 7aa4 	vmul.f32	s15, s9, s9
 80173dc:	eee4 5a06 	vfma.f32	s11, s8, s12
 80173e0:	ee67 3aa7 	vmul.f32	s7, s15, s15
 80173e4:	ee25 6aa6 	vmul.f32	s12, s11, s13
 80173e8:	eddf 5a46 	vldr	s11, [pc, #280]	; 8017504 <__ieee754_powf+0x3e0>
 80173ec:	eea7 7aa5 	vfma.f32	s14, s15, s11
 80173f0:	eddf 5a45 	vldr	s11, [pc, #276]	; 8017508 <__ieee754_powf+0x3e4>
 80173f4:	eee7 5a27 	vfma.f32	s11, s14, s15
 80173f8:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80174dc <__ieee754_powf+0x3b8>
 80173fc:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8017400:	eddf 5a42 	vldr	s11, [pc, #264]	; 801750c <__ieee754_powf+0x3e8>
 8017404:	eee7 5a27 	vfma.f32	s11, s14, s15
 8017408:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8017510 <__ieee754_powf+0x3ec>
 801740c:	ee75 6a24 	vadd.f32	s13, s10, s9
 8017410:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8017414:	ee66 6a86 	vmul.f32	s13, s13, s12
 8017418:	eef0 5a08 	vmov.f32	s11, #8	; 0x40400000  3.0
 801741c:	eef0 7a65 	vmov.f32	s15, s11
 8017420:	eee3 6a87 	vfma.f32	s13, s7, s14
 8017424:	eee5 7a05 	vfma.f32	s15, s10, s10
 8017428:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801742c:	ee17 1a90 	vmov	r1, s15
 8017430:	4011      	ands	r1, r2
 8017432:	ee07 1a90 	vmov	s15, r1
 8017436:	ee37 7ae5 	vsub.f32	s14, s15, s11
 801743a:	eddf 5a36 	vldr	s11, [pc, #216]	; 8017514 <__ieee754_powf+0x3f0>
 801743e:	eea4 7a05 	vfma.f32	s14, s8, s10
 8017442:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8017446:	ee27 7a24 	vmul.f32	s14, s14, s9
 801744a:	eea7 7a86 	vfma.f32	s14, s15, s12
 801744e:	eeb0 6a47 	vmov.f32	s12, s14
 8017452:	eea5 6a27 	vfma.f32	s12, s10, s15
 8017456:	ee16 1a10 	vmov	r1, s12
 801745a:	4011      	ands	r1, r2
 801745c:	ee06 1a90 	vmov	s13, r1
 8017460:	eee4 6a27 	vfma.f32	s13, s8, s15
 8017464:	eddf 7a2c 	vldr	s15, [pc, #176]	; 8017518 <__ieee754_powf+0x3f4>
 8017468:	ee37 7a66 	vsub.f32	s14, s14, s13
 801746c:	ee06 1a10 	vmov	s12, r1
 8017470:	ee27 7a27 	vmul.f32	s14, s14, s15
 8017474:	eddf 7a29 	vldr	s15, [pc, #164]	; 801751c <__ieee754_powf+0x3f8>
 8017478:	4929      	ldr	r1, [pc, #164]	; (8017520 <__ieee754_powf+0x3fc>)
 801747a:	eea6 7a27 	vfma.f32	s14, s12, s15
 801747e:	4439      	add	r1, r7
 8017480:	edd1 7a00 	vldr	s15, [r1]
 8017484:	ee37 7a27 	vadd.f32	s14, s14, s15
 8017488:	ee07 3a90 	vmov	s15, r3
 801748c:	eef0 0a47 	vmov.f32	s1, s14
 8017490:	4b24      	ldr	r3, [pc, #144]	; (8017524 <__ieee754_powf+0x400>)
 8017492:	eee6 0a25 	vfma.f32	s1, s12, s11
 8017496:	443b      	add	r3, r7
 8017498:	ed93 5a00 	vldr	s10, [r3]
 801749c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80174a0:	ee70 0a85 	vadd.f32	s1, s1, s10
 80174a4:	ee70 7aa6 	vadd.f32	s15, s1, s13
 80174a8:	ee17 3a90 	vmov	r3, s15
 80174ac:	4013      	ands	r3, r2
 80174ae:	ee07 3a90 	vmov	s15, r3
 80174b2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80174b6:	ee77 7ac5 	vsub.f32	s15, s15, s10
 80174ba:	eee6 7a65 	vfms.f32	s15, s12, s11
 80174be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80174c2:	e70e      	b.n	80172e2 <__ieee754_powf+0x1be>
 80174c4:	2401      	movs	r4, #1
 80174c6:	e75c      	b.n	8017382 <__ieee754_powf+0x25e>
 80174c8:	08017eeb 	.word	0x08017eeb
 80174cc:	00000000 	.word	0x00000000
 80174d0:	3f7ffff7 	.word	0x3f7ffff7
 80174d4:	7149f2ca 	.word	0x7149f2ca
 80174d8:	3f800007 	.word	0x3f800007
 80174dc:	3eaaaaab 	.word	0x3eaaaaab
 80174e0:	36eca570 	.word	0x36eca570
 80174e4:	3fb8aa3b 	.word	0x3fb8aa3b
 80174e8:	3fb8aa00 	.word	0x3fb8aa00
 80174ec:	4b800000 	.word	0x4b800000
 80174f0:	001cc471 	.word	0x001cc471
 80174f4:	005db3d6 	.word	0x005db3d6
 80174f8:	080180c8 	.word	0x080180c8
 80174fc:	fffff000 	.word	0xfffff000
 8017500:	3e6c3255 	.word	0x3e6c3255
 8017504:	3e53f142 	.word	0x3e53f142
 8017508:	3e8ba305 	.word	0x3e8ba305
 801750c:	3edb6db7 	.word	0x3edb6db7
 8017510:	3f19999a 	.word	0x3f19999a
 8017514:	3f763800 	.word	0x3f763800
 8017518:	3f76384f 	.word	0x3f76384f
 801751c:	369dc3a0 	.word	0x369dc3a0
 8017520:	080180d8 	.word	0x080180d8
 8017524:	080180d0 	.word	0x080180d0
 8017528:	3338aa3c 	.word	0x3338aa3c
 801752c:	f040 8092 	bne.w	8017654 <__ieee754_powf+0x530>
 8017530:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8017528 <__ieee754_powf+0x404>
 8017534:	ee37 7a67 	vsub.f32	s14, s14, s15
 8017538:	ee70 6aa6 	vadd.f32	s13, s1, s13
 801753c:	eef4 6ac7 	vcmpe.f32	s13, s14
 8017540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017544:	f73f aef6 	bgt.w	8017334 <__ieee754_powf+0x210>
 8017548:	15db      	asrs	r3, r3, #23
 801754a:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 801754e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8017552:	4103      	asrs	r3, r0
 8017554:	4423      	add	r3, r4
 8017556:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801755a:	4947      	ldr	r1, [pc, #284]	; (8017678 <__ieee754_powf+0x554>)
 801755c:	3a7f      	subs	r2, #127	; 0x7f
 801755e:	4111      	asrs	r1, r2
 8017560:	ea23 0101 	bic.w	r1, r3, r1
 8017564:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8017568:	ee07 1a10 	vmov	s14, r1
 801756c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8017570:	f1c2 0217 	rsb	r2, r2, #23
 8017574:	4110      	asrs	r0, r2
 8017576:	2c00      	cmp	r4, #0
 8017578:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801757c:	bfb8      	it	lt
 801757e:	4240      	neglt	r0, r0
 8017580:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8017584:	eddf 6a3d 	vldr	s13, [pc, #244]	; 801767c <__ieee754_powf+0x558>
 8017588:	ee17 3a10 	vmov	r3, s14
 801758c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8017590:	f023 030f 	bic.w	r3, r3, #15
 8017594:	ee07 3a10 	vmov	s14, r3
 8017598:	ee77 7a67 	vsub.f32	s15, s14, s15
 801759c:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80175a0:	eddf 7a37 	vldr	s15, [pc, #220]	; 8017680 <__ieee754_powf+0x55c>
 80175a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80175a8:	eee0 7aa6 	vfma.f32	s15, s1, s13
 80175ac:	eddf 6a35 	vldr	s13, [pc, #212]	; 8017684 <__ieee754_powf+0x560>
 80175b0:	eeb0 0a67 	vmov.f32	s0, s15
 80175b4:	eea7 0a26 	vfma.f32	s0, s14, s13
 80175b8:	eeb0 6a40 	vmov.f32	s12, s0
 80175bc:	eea7 6a66 	vfms.f32	s12, s14, s13
 80175c0:	ee20 7a00 	vmul.f32	s14, s0, s0
 80175c4:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80175c8:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8017688 <__ieee754_powf+0x564>
 80175cc:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 801768c <__ieee754_powf+0x568>
 80175d0:	eea7 6a26 	vfma.f32	s12, s14, s13
 80175d4:	eddf 6a2e 	vldr	s13, [pc, #184]	; 8017690 <__ieee754_powf+0x56c>
 80175d8:	eee6 6a07 	vfma.f32	s13, s12, s14
 80175dc:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 8017694 <__ieee754_powf+0x570>
 80175e0:	eea6 6a87 	vfma.f32	s12, s13, s14
 80175e4:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8017698 <__ieee754_powf+0x574>
 80175e8:	eee6 6a07 	vfma.f32	s13, s12, s14
 80175ec:	eeb0 6a40 	vmov.f32	s12, s0
 80175f0:	eea6 6ac7 	vfms.f32	s12, s13, s14
 80175f4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80175f8:	eeb0 7a46 	vmov.f32	s14, s12
 80175fc:	ee77 6a66 	vsub.f32	s13, s14, s13
 8017600:	ee20 6a06 	vmul.f32	s12, s0, s12
 8017604:	eee0 7a27 	vfma.f32	s15, s0, s15
 8017608:	ee86 7a26 	vdiv.f32	s14, s12, s13
 801760c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8017610:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8017614:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8017618:	ee37 0ac0 	vsub.f32	s0, s15, s0
 801761c:	ee10 3a10 	vmov	r3, s0
 8017620:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8017624:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8017628:	da1a      	bge.n	8017660 <__ieee754_powf+0x53c>
 801762a:	f000 f9c5 	bl	80179b8 <scalbnf>
 801762e:	ee20 0a08 	vmul.f32	s0, s0, s16
 8017632:	e5c9      	b.n	80171c8 <__ieee754_powf+0xa4>
 8017634:	4a19      	ldr	r2, [pc, #100]	; (801769c <__ieee754_powf+0x578>)
 8017636:	4293      	cmp	r3, r2
 8017638:	dd02      	ble.n	8017640 <__ieee754_powf+0x51c>
 801763a:	eddf 7a19 	vldr	s15, [pc, #100]	; 80176a0 <__ieee754_powf+0x57c>
 801763e:	e67b      	b.n	8017338 <__ieee754_powf+0x214>
 8017640:	d108      	bne.n	8017654 <__ieee754_powf+0x530>
 8017642:	ee37 7a67 	vsub.f32	s14, s14, s15
 8017646:	eeb4 7ae0 	vcmpe.f32	s14, s1
 801764a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801764e:	f6ff af7b 	blt.w	8017548 <__ieee754_powf+0x424>
 8017652:	e7f2      	b.n	801763a <__ieee754_powf+0x516>
 8017654:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8017658:	f73f af76 	bgt.w	8017548 <__ieee754_powf+0x424>
 801765c:	2000      	movs	r0, #0
 801765e:	e78f      	b.n	8017580 <__ieee754_powf+0x45c>
 8017660:	ee00 3a10 	vmov	s0, r3
 8017664:	e7e3      	b.n	801762e <__ieee754_powf+0x50a>
 8017666:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801766a:	e5ad      	b.n	80171c8 <__ieee754_powf+0xa4>
 801766c:	eeb0 0a68 	vmov.f32	s0, s17
 8017670:	e5aa      	b.n	80171c8 <__ieee754_powf+0xa4>
 8017672:	eeb0 0a48 	vmov.f32	s0, s16
 8017676:	e5a7      	b.n	80171c8 <__ieee754_powf+0xa4>
 8017678:	007fffff 	.word	0x007fffff
 801767c:	3f317218 	.word	0x3f317218
 8017680:	35bfbe8c 	.word	0x35bfbe8c
 8017684:	3f317200 	.word	0x3f317200
 8017688:	3331bb4c 	.word	0x3331bb4c
 801768c:	b5ddea0e 	.word	0xb5ddea0e
 8017690:	388ab355 	.word	0x388ab355
 8017694:	bb360b61 	.word	0xbb360b61
 8017698:	3e2aaaab 	.word	0x3e2aaaab
 801769c:	43160000 	.word	0x43160000
 80176a0:	0da24260 	.word	0x0da24260

080176a4 <__ieee754_sqrtf>:
 80176a4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80176a8:	4770      	bx	lr

080176aa <fabs>:
 80176aa:	ec51 0b10 	vmov	r0, r1, d0
 80176ae:	ee10 2a10 	vmov	r2, s0
 80176b2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80176b6:	ec43 2b10 	vmov	d0, r2, r3
 80176ba:	4770      	bx	lr

080176bc <finite>:
 80176bc:	ee10 3a90 	vmov	r3, s1
 80176c0:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 80176c4:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80176c8:	0fc0      	lsrs	r0, r0, #31
 80176ca:	4770      	bx	lr

080176cc <matherr>:
 80176cc:	2000      	movs	r0, #0
 80176ce:	4770      	bx	lr

080176d0 <nan>:
 80176d0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80176d8 <nan+0x8>
 80176d4:	4770      	bx	lr
 80176d6:	bf00      	nop
 80176d8:	00000000 	.word	0x00000000
 80176dc:	7ff80000 	.word	0x7ff80000

080176e0 <rint>:
 80176e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80176e2:	ec51 0b10 	vmov	r0, r1, d0
 80176e6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80176ea:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80176ee:	2e13      	cmp	r6, #19
 80176f0:	460b      	mov	r3, r1
 80176f2:	ee10 4a10 	vmov	r4, s0
 80176f6:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 80176fa:	dc56      	bgt.n	80177aa <rint+0xca>
 80176fc:	2e00      	cmp	r6, #0
 80176fe:	da2b      	bge.n	8017758 <rint+0x78>
 8017700:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8017704:	4302      	orrs	r2, r0
 8017706:	d023      	beq.n	8017750 <rint+0x70>
 8017708:	f3c1 0213 	ubfx	r2, r1, #0, #20
 801770c:	4302      	orrs	r2, r0
 801770e:	4254      	negs	r4, r2
 8017710:	4314      	orrs	r4, r2
 8017712:	0c4b      	lsrs	r3, r1, #17
 8017714:	0b24      	lsrs	r4, r4, #12
 8017716:	045b      	lsls	r3, r3, #17
 8017718:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 801771c:	ea44 0103 	orr.w	r1, r4, r3
 8017720:	460b      	mov	r3, r1
 8017722:	492f      	ldr	r1, [pc, #188]	; (80177e0 <rint+0x100>)
 8017724:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8017728:	e9d1 6700 	ldrd	r6, r7, [r1]
 801772c:	4602      	mov	r2, r0
 801772e:	4639      	mov	r1, r7
 8017730:	4630      	mov	r0, r6
 8017732:	f7e8 fdbb 	bl	80002ac <__adddf3>
 8017736:	e9cd 0100 	strd	r0, r1, [sp]
 801773a:	463b      	mov	r3, r7
 801773c:	4632      	mov	r2, r6
 801773e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017742:	f7e8 fdb1 	bl	80002a8 <__aeabi_dsub>
 8017746:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801774a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 801774e:	4639      	mov	r1, r7
 8017750:	ec41 0b10 	vmov	d0, r0, r1
 8017754:	b003      	add	sp, #12
 8017756:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017758:	4a22      	ldr	r2, [pc, #136]	; (80177e4 <rint+0x104>)
 801775a:	4132      	asrs	r2, r6
 801775c:	ea01 0702 	and.w	r7, r1, r2
 8017760:	4307      	orrs	r7, r0
 8017762:	d0f5      	beq.n	8017750 <rint+0x70>
 8017764:	0852      	lsrs	r2, r2, #1
 8017766:	4011      	ands	r1, r2
 8017768:	430c      	orrs	r4, r1
 801776a:	d00b      	beq.n	8017784 <rint+0xa4>
 801776c:	ea23 0202 	bic.w	r2, r3, r2
 8017770:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8017774:	2e13      	cmp	r6, #19
 8017776:	fa43 f306 	asr.w	r3, r3, r6
 801777a:	bf0c      	ite	eq
 801777c:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8017780:	2400      	movne	r4, #0
 8017782:	4313      	orrs	r3, r2
 8017784:	4916      	ldr	r1, [pc, #88]	; (80177e0 <rint+0x100>)
 8017786:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 801778a:	4622      	mov	r2, r4
 801778c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8017790:	4620      	mov	r0, r4
 8017792:	4629      	mov	r1, r5
 8017794:	f7e8 fd8a 	bl	80002ac <__adddf3>
 8017798:	e9cd 0100 	strd	r0, r1, [sp]
 801779c:	4622      	mov	r2, r4
 801779e:	462b      	mov	r3, r5
 80177a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80177a4:	f7e8 fd80 	bl	80002a8 <__aeabi_dsub>
 80177a8:	e7d2      	b.n	8017750 <rint+0x70>
 80177aa:	2e33      	cmp	r6, #51	; 0x33
 80177ac:	dd07      	ble.n	80177be <rint+0xde>
 80177ae:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80177b2:	d1cd      	bne.n	8017750 <rint+0x70>
 80177b4:	ee10 2a10 	vmov	r2, s0
 80177b8:	f7e8 fd78 	bl	80002ac <__adddf3>
 80177bc:	e7c8      	b.n	8017750 <rint+0x70>
 80177be:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 80177c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80177c6:	40f2      	lsrs	r2, r6
 80177c8:	4210      	tst	r0, r2
 80177ca:	d0c1      	beq.n	8017750 <rint+0x70>
 80177cc:	0852      	lsrs	r2, r2, #1
 80177ce:	4210      	tst	r0, r2
 80177d0:	bf1f      	itttt	ne
 80177d2:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 80177d6:	ea20 0202 	bicne.w	r2, r0, r2
 80177da:	4134      	asrne	r4, r6
 80177dc:	4314      	orrne	r4, r2
 80177de:	e7d1      	b.n	8017784 <rint+0xa4>
 80177e0:	080180e0 	.word	0x080180e0
 80177e4:	000fffff 	.word	0x000fffff

080177e8 <scalbn>:
 80177e8:	b570      	push	{r4, r5, r6, lr}
 80177ea:	ec55 4b10 	vmov	r4, r5, d0
 80177ee:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80177f2:	4606      	mov	r6, r0
 80177f4:	462b      	mov	r3, r5
 80177f6:	b9aa      	cbnz	r2, 8017824 <scalbn+0x3c>
 80177f8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80177fc:	4323      	orrs	r3, r4
 80177fe:	d03b      	beq.n	8017878 <scalbn+0x90>
 8017800:	4b31      	ldr	r3, [pc, #196]	; (80178c8 <scalbn+0xe0>)
 8017802:	4629      	mov	r1, r5
 8017804:	2200      	movs	r2, #0
 8017806:	ee10 0a10 	vmov	r0, s0
 801780a:	f7e8 ff05 	bl	8000618 <__aeabi_dmul>
 801780e:	4b2f      	ldr	r3, [pc, #188]	; (80178cc <scalbn+0xe4>)
 8017810:	429e      	cmp	r6, r3
 8017812:	4604      	mov	r4, r0
 8017814:	460d      	mov	r5, r1
 8017816:	da12      	bge.n	801783e <scalbn+0x56>
 8017818:	a327      	add	r3, pc, #156	; (adr r3, 80178b8 <scalbn+0xd0>)
 801781a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801781e:	f7e8 fefb 	bl	8000618 <__aeabi_dmul>
 8017822:	e009      	b.n	8017838 <scalbn+0x50>
 8017824:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8017828:	428a      	cmp	r2, r1
 801782a:	d10c      	bne.n	8017846 <scalbn+0x5e>
 801782c:	ee10 2a10 	vmov	r2, s0
 8017830:	4620      	mov	r0, r4
 8017832:	4629      	mov	r1, r5
 8017834:	f7e8 fd3a 	bl	80002ac <__adddf3>
 8017838:	4604      	mov	r4, r0
 801783a:	460d      	mov	r5, r1
 801783c:	e01c      	b.n	8017878 <scalbn+0x90>
 801783e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8017842:	460b      	mov	r3, r1
 8017844:	3a36      	subs	r2, #54	; 0x36
 8017846:	4432      	add	r2, r6
 8017848:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801784c:	428a      	cmp	r2, r1
 801784e:	dd0b      	ble.n	8017868 <scalbn+0x80>
 8017850:	ec45 4b11 	vmov	d1, r4, r5
 8017854:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80178c0 <scalbn+0xd8>
 8017858:	f000 f90e 	bl	8017a78 <copysign>
 801785c:	a318      	add	r3, pc, #96	; (adr r3, 80178c0 <scalbn+0xd8>)
 801785e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017862:	ec51 0b10 	vmov	r0, r1, d0
 8017866:	e7da      	b.n	801781e <scalbn+0x36>
 8017868:	2a00      	cmp	r2, #0
 801786a:	dd08      	ble.n	801787e <scalbn+0x96>
 801786c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8017870:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8017874:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8017878:	ec45 4b10 	vmov	d0, r4, r5
 801787c:	bd70      	pop	{r4, r5, r6, pc}
 801787e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8017882:	da0d      	bge.n	80178a0 <scalbn+0xb8>
 8017884:	f24c 3350 	movw	r3, #50000	; 0xc350
 8017888:	429e      	cmp	r6, r3
 801788a:	ec45 4b11 	vmov	d1, r4, r5
 801788e:	dce1      	bgt.n	8017854 <scalbn+0x6c>
 8017890:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80178b8 <scalbn+0xd0>
 8017894:	f000 f8f0 	bl	8017a78 <copysign>
 8017898:	a307      	add	r3, pc, #28	; (adr r3, 80178b8 <scalbn+0xd0>)
 801789a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801789e:	e7e0      	b.n	8017862 <scalbn+0x7a>
 80178a0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80178a4:	3236      	adds	r2, #54	; 0x36
 80178a6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80178aa:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80178ae:	4620      	mov	r0, r4
 80178b0:	4629      	mov	r1, r5
 80178b2:	2200      	movs	r2, #0
 80178b4:	4b06      	ldr	r3, [pc, #24]	; (80178d0 <scalbn+0xe8>)
 80178b6:	e7b2      	b.n	801781e <scalbn+0x36>
 80178b8:	c2f8f359 	.word	0xc2f8f359
 80178bc:	01a56e1f 	.word	0x01a56e1f
 80178c0:	8800759c 	.word	0x8800759c
 80178c4:	7e37e43c 	.word	0x7e37e43c
 80178c8:	43500000 	.word	0x43500000
 80178cc:	ffff3cb0 	.word	0xffff3cb0
 80178d0:	3c900000 	.word	0x3c900000

080178d4 <fabsf>:
 80178d4:	ee10 3a10 	vmov	r3, s0
 80178d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80178dc:	ee00 3a10 	vmov	s0, r3
 80178e0:	4770      	bx	lr

080178e2 <finitef>:
 80178e2:	ee10 3a10 	vmov	r3, s0
 80178e6:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 80178ea:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 80178ee:	bfac      	ite	ge
 80178f0:	2000      	movge	r0, #0
 80178f2:	2001      	movlt	r0, #1
 80178f4:	4770      	bx	lr
	...

080178f8 <nanf>:
 80178f8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8017900 <nanf+0x8>
 80178fc:	4770      	bx	lr
 80178fe:	bf00      	nop
 8017900:	7fc00000 	.word	0x7fc00000

08017904 <rintf>:
 8017904:	b513      	push	{r0, r1, r4, lr}
 8017906:	ee10 1a10 	vmov	r1, s0
 801790a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801790e:	0ddc      	lsrs	r4, r3, #23
 8017910:	3c7f      	subs	r4, #127	; 0x7f
 8017912:	2c16      	cmp	r4, #22
 8017914:	dc46      	bgt.n	80179a4 <rintf+0xa0>
 8017916:	b32b      	cbz	r3, 8017964 <rintf+0x60>
 8017918:	2c00      	cmp	r4, #0
 801791a:	ee10 2a10 	vmov	r2, s0
 801791e:	ea4f 70d1 	mov.w	r0, r1, lsr #31
 8017922:	da21      	bge.n	8017968 <rintf+0x64>
 8017924:	f3c1 0316 	ubfx	r3, r1, #0, #23
 8017928:	425b      	negs	r3, r3
 801792a:	4a21      	ldr	r2, [pc, #132]	; (80179b0 <rintf+0xac>)
 801792c:	0a5b      	lsrs	r3, r3, #9
 801792e:	0d09      	lsrs	r1, r1, #20
 8017930:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8017934:	0509      	lsls	r1, r1, #20
 8017936:	430b      	orrs	r3, r1
 8017938:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 801793c:	ee07 3a90 	vmov	s15, r3
 8017940:	edd2 6a00 	vldr	s13, [r2]
 8017944:	ee36 7aa7 	vadd.f32	s14, s13, s15
 8017948:	ed8d 7a01 	vstr	s14, [sp, #4]
 801794c:	eddd 7a01 	vldr	s15, [sp, #4]
 8017950:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8017954:	ee17 3a90 	vmov	r3, s15
 8017958:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801795c:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 8017960:	ee00 3a10 	vmov	s0, r3
 8017964:	b002      	add	sp, #8
 8017966:	bd10      	pop	{r4, pc}
 8017968:	4b12      	ldr	r3, [pc, #72]	; (80179b4 <rintf+0xb0>)
 801796a:	4123      	asrs	r3, r4
 801796c:	4219      	tst	r1, r3
 801796e:	d0f9      	beq.n	8017964 <rintf+0x60>
 8017970:	085b      	lsrs	r3, r3, #1
 8017972:	4219      	tst	r1, r3
 8017974:	d006      	beq.n	8017984 <rintf+0x80>
 8017976:	ea21 0203 	bic.w	r2, r1, r3
 801797a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801797e:	fa43 f404 	asr.w	r4, r3, r4
 8017982:	4322      	orrs	r2, r4
 8017984:	4b0a      	ldr	r3, [pc, #40]	; (80179b0 <rintf+0xac>)
 8017986:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 801798a:	ed90 7a00 	vldr	s14, [r0]
 801798e:	ee07 2a90 	vmov	s15, r2
 8017992:	ee77 7a27 	vadd.f32	s15, s14, s15
 8017996:	edcd 7a01 	vstr	s15, [sp, #4]
 801799a:	ed9d 0a01 	vldr	s0, [sp, #4]
 801799e:	ee30 0a47 	vsub.f32	s0, s0, s14
 80179a2:	e7df      	b.n	8017964 <rintf+0x60>
 80179a4:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80179a8:	d3dc      	bcc.n	8017964 <rintf+0x60>
 80179aa:	ee30 0a00 	vadd.f32	s0, s0, s0
 80179ae:	e7d9      	b.n	8017964 <rintf+0x60>
 80179b0:	080180f0 	.word	0x080180f0
 80179b4:	007fffff 	.word	0x007fffff

080179b8 <scalbnf>:
 80179b8:	b508      	push	{r3, lr}
 80179ba:	ee10 2a10 	vmov	r2, s0
 80179be:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 80179c2:	ed2d 8b02 	vpush	{d8}
 80179c6:	eef0 0a40 	vmov.f32	s1, s0
 80179ca:	d004      	beq.n	80179d6 <scalbnf+0x1e>
 80179cc:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80179d0:	d306      	bcc.n	80179e0 <scalbnf+0x28>
 80179d2:	ee70 0a00 	vadd.f32	s1, s0, s0
 80179d6:	ecbd 8b02 	vpop	{d8}
 80179da:	eeb0 0a60 	vmov.f32	s0, s1
 80179de:	bd08      	pop	{r3, pc}
 80179e0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80179e4:	d21c      	bcs.n	8017a20 <scalbnf+0x68>
 80179e6:	4b1f      	ldr	r3, [pc, #124]	; (8017a64 <scalbnf+0xac>)
 80179e8:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8017a68 <scalbnf+0xb0>
 80179ec:	4298      	cmp	r0, r3
 80179ee:	ee60 0a27 	vmul.f32	s1, s0, s15
 80179f2:	db10      	blt.n	8017a16 <scalbnf+0x5e>
 80179f4:	ee10 2a90 	vmov	r2, s1
 80179f8:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 80179fc:	3b19      	subs	r3, #25
 80179fe:	4403      	add	r3, r0
 8017a00:	2bfe      	cmp	r3, #254	; 0xfe
 8017a02:	dd0f      	ble.n	8017a24 <scalbnf+0x6c>
 8017a04:	ed9f 8a19 	vldr	s16, [pc, #100]	; 8017a6c <scalbnf+0xb4>
 8017a08:	eeb0 0a48 	vmov.f32	s0, s16
 8017a0c:	f000 f843 	bl	8017a96 <copysignf>
 8017a10:	ee60 0a08 	vmul.f32	s1, s0, s16
 8017a14:	e7df      	b.n	80179d6 <scalbnf+0x1e>
 8017a16:	eddf 7a16 	vldr	s15, [pc, #88]	; 8017a70 <scalbnf+0xb8>
 8017a1a:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8017a1e:	e7da      	b.n	80179d6 <scalbnf+0x1e>
 8017a20:	0ddb      	lsrs	r3, r3, #23
 8017a22:	e7ec      	b.n	80179fe <scalbnf+0x46>
 8017a24:	2b00      	cmp	r3, #0
 8017a26:	dd06      	ble.n	8017a36 <scalbnf+0x7e>
 8017a28:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8017a2c:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8017a30:	ee00 3a90 	vmov	s1, r3
 8017a34:	e7cf      	b.n	80179d6 <scalbnf+0x1e>
 8017a36:	f113 0f16 	cmn.w	r3, #22
 8017a3a:	da06      	bge.n	8017a4a <scalbnf+0x92>
 8017a3c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8017a40:	4298      	cmp	r0, r3
 8017a42:	dcdf      	bgt.n	8017a04 <scalbnf+0x4c>
 8017a44:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 8017a70 <scalbnf+0xb8>
 8017a48:	e7de      	b.n	8017a08 <scalbnf+0x50>
 8017a4a:	3319      	adds	r3, #25
 8017a4c:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8017a50:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8017a54:	eddf 7a07 	vldr	s15, [pc, #28]	; 8017a74 <scalbnf+0xbc>
 8017a58:	ee07 3a10 	vmov	s14, r3
 8017a5c:	ee67 0a27 	vmul.f32	s1, s14, s15
 8017a60:	e7b9      	b.n	80179d6 <scalbnf+0x1e>
 8017a62:	bf00      	nop
 8017a64:	ffff3cb0 	.word	0xffff3cb0
 8017a68:	4c000000 	.word	0x4c000000
 8017a6c:	7149f2ca 	.word	0x7149f2ca
 8017a70:	0da24260 	.word	0x0da24260
 8017a74:	33000000 	.word	0x33000000

08017a78 <copysign>:
 8017a78:	ec51 0b10 	vmov	r0, r1, d0
 8017a7c:	ee11 0a90 	vmov	r0, s3
 8017a80:	ee10 2a10 	vmov	r2, s0
 8017a84:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8017a88:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8017a8c:	ea41 0300 	orr.w	r3, r1, r0
 8017a90:	ec43 2b10 	vmov	d0, r2, r3
 8017a94:	4770      	bx	lr

08017a96 <copysignf>:
 8017a96:	ee10 3a10 	vmov	r3, s0
 8017a9a:	ee10 2a90 	vmov	r2, s1
 8017a9e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8017aa2:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8017aa6:	4313      	orrs	r3, r2
 8017aa8:	ee00 3a10 	vmov	s0, r3
 8017aac:	4770      	bx	lr
	...

08017ab0 <_init>:
 8017ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017ab2:	bf00      	nop
 8017ab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017ab6:	bc08      	pop	{r3}
 8017ab8:	469e      	mov	lr, r3
 8017aba:	4770      	bx	lr

08017abc <_fini>:
 8017abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017abe:	bf00      	nop
 8017ac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017ac2:	bc08      	pop	{r3}
 8017ac4:	469e      	mov	lr, r3
 8017ac6:	4770      	bx	lr
