

================================================================
== Vitis HLS Report for 'matrix_mul'
================================================================
* Date:           Wed Oct 19 22:51:12 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Matrix_Mul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    86034|    86034|  0.860 ms|  0.860 ms|  81936|  81936|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +----------------+-------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                |             |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |    Instance    |    Module   |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------+-------------+---------+---------+-----------+-----------+-------+-------+---------+
        |read_data_A_U0  |read_data_A  |     4098|     4098|  40.980 us|  40.980 us|   4098|   4098|       no|
        |read_data_B_U0  |read_data_B  |     4098|     4098|  40.980 us|  40.980 us|   4098|   4098|       no|
        |block_MM_U0     |block_MM     |    81935|    81935|   0.819 ms|   0.819 ms|  81935|  81935|       no|
        +----------------+-------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    178|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       32|   96|    8813|   4846|    0|
|Memory           |      128|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    378|    -|
|Register         |        -|    -|      42|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      160|   96|    8855|   5402|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       57|   43|       8|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+------+------+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------+---------------+---------+----+------+------+-----+
    |block_MM_U0      |block_MM       |       32|  96|  8745|  3488|    0|
    |control_s_axi_U  |control_s_axi  |        0|   0|    36|    40|    0|
    |read_data_A_U0   |read_data_A    |        0|   0|    16|   315|    0|
    |read_data_B_U0   |read_data_B    |        0|   0|    16|  1003|    0|
    +-----------------+---------------+---------+----+------+------+-----+
    |Total            |               |       32|  96|  8813|  4846|    0|
    +-----------------+---------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |A_U     |A_RAM_AUTO_1R1W  |        8|  0|   0|    0|  2048|   32|     1|        65536|
    |A_1_U   |A_RAM_AUTO_1R1W  |        8|  0|   0|    0|  2048|   32|     1|        65536|
    |A_2_U   |A_RAM_AUTO_1R1W  |        8|  0|   0|    0|  2048|   32|     1|        65536|
    |A_3_U   |A_RAM_AUTO_1R1W  |        8|  0|   0|    0|  2048|   32|     1|        65536|
    |A_4_U   |A_RAM_AUTO_1R1W  |        8|  0|   0|    0|  2048|   32|     1|        65536|
    |A_5_U   |A_RAM_AUTO_1R1W  |        8|  0|   0|    0|  2048|   32|     1|        65536|
    |A_6_U   |A_RAM_AUTO_1R1W  |        8|  0|   0|    0|  2048|   32|     1|        65536|
    |A_7_U   |A_RAM_AUTO_1R1W  |        8|  0|   0|    0|  2048|   32|     1|        65536|
    |B_U     |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_1_U   |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_2_U   |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_3_U   |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_4_U   |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_5_U   |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_6_U   |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_7_U   |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_8_U   |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_9_U   |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_10_U  |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_11_U  |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_12_U  |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_13_U  |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_14_U  |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_15_U  |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_16_U  |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_17_U  |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_18_U  |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_19_U  |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_20_U  |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_21_U  |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_22_U  |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_23_U  |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_24_U  |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_25_U  |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_26_U  |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_27_U  |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_28_U  |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_29_U  |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_30_U  |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |B_31_U  |B_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    +--------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                 |      128|  0|   0|    0| 32768| 1280|    40|      1048576|
    +--------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_A                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_A_1              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_A_2              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_A_3              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_A_4              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_A_5              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_A_6              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_A_7              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_1              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_10             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_11             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_12             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_13             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_14             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_15             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_16             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_17             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_18             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_19             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_2              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_20             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_21             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_22             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_23             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_24             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_25             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_26             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_27             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_28             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_29             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_3              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_30             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_31             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_4              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_5              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_6              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_7              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_8              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_B_9              |       and|   0|  0|   2|           1|           1|
    |ap_idle                          |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                    |       and|   0|  0|   2|           1|           1|
    |block_MM_U0_ap_start             |       and|   0|  0|   2|           1|           1|
    |read_data_A_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |read_data_A_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |read_data_B_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |read_data_B_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_A          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_A_1        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_A_2        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_A_3        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_A_4        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_A_5        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_A_6        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_A_7        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_1        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_10       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_11       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_12       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_13       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_14       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_15       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_16       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_17       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_18       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_19       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_2        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_20       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_21       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_22       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_23       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_24       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_25       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_26       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_27       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_28       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_29       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_3        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_30       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_31       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_4        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_5        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_6        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_7        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_8        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_B_9        |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_data_A_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_data_B_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 178|          89|          89|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_A          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_A_1        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_A_2        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_A_3        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_A_4        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_A_5        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_A_6        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_A_7        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_1        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_10       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_11       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_12       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_13       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_14       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_15       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_16       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_17       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_18       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_19       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_2        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_20       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_21       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_22       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_23       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_24       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_25       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_26       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_27       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_28       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_29       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_3        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_30       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_31       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_4        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_5        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_6        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_7        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_8        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_B_9        |   9|          2|    1|          2|
    |ap_sync_reg_read_data_A_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_read_data_B_U0_ap_ready  |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 378|         84|   42|         84|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_A          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_A_1        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_A_2        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_A_3        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_A_4        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_A_5        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_A_6        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_A_7        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_1        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_10       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_11       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_12       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_13       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_14       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_15       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_16       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_17       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_18       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_19       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_2        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_20       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_21       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_22       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_23       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_24       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_25       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_26       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_27       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_28       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_29       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_3        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_30       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_31       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_4        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_5        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_6        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_7        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_8        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_B_9        |  1|   0|    1|          0|
    |ap_sync_reg_read_data_A_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_read_data_B_U0_ap_ready  |  1|   0|    1|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                | 42|   0|   42|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|       control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|       control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    matrix_mul|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    matrix_mul|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    matrix_mul|  return value|
|As_TDATA               |   in|  128|        axis|   As_V_data_V|       pointer|
|As_TKEEP               |   in|   16|        axis|   As_V_keep_V|       pointer|
|As_TSTRB               |   in|   16|        axis|   As_V_strb_V|       pointer|
|As_TUSER               |   in|    1|        axis|   As_V_user_V|       pointer|
|As_TLAST               |   in|    1|        axis|   As_V_last_V|       pointer|
|As_TID                 |   in|    1|        axis|     As_V_id_V|       pointer|
|As_TDEST               |   in|    1|        axis|   As_V_dest_V|       pointer|
|As_TVALID              |   in|    1|        axis|   As_V_dest_V|       pointer|
|As_TREADY              |  out|    1|        axis|   As_V_dest_V|       pointer|
|Bs_TDATA               |   in|  128|        axis|   Bs_V_data_V|       pointer|
|Bs_TKEEP               |   in|   16|        axis|   Bs_V_keep_V|       pointer|
|Bs_TSTRB               |   in|   16|        axis|   Bs_V_strb_V|       pointer|
|Bs_TUSER               |   in|    1|        axis|   Bs_V_user_V|       pointer|
|Bs_TLAST               |   in|    1|        axis|   Bs_V_last_V|       pointer|
|Bs_TID                 |   in|    1|        axis|     Bs_V_id_V|       pointer|
|Bs_TDEST               |   in|    1|        axis|   Bs_V_dest_V|       pointer|
|Bs_TVALID              |   in|    1|        axis|   Bs_V_dest_V|       pointer|
|Bs_TREADY              |  out|    1|        axis|   Bs_V_dest_V|       pointer|
|Cs_TDATA               |  out|  128|        axis|   Cs_V_data_V|       pointer|
|Cs_TKEEP               |  out|   16|        axis|   Cs_V_keep_V|       pointer|
|Cs_TSTRB               |  out|   16|        axis|   Cs_V_strb_V|       pointer|
|Cs_TUSER               |  out|    1|        axis|   Cs_V_user_V|       pointer|
|Cs_TLAST               |  out|    1|        axis|   Cs_V_last_V|       pointer|
|Cs_TID                 |  out|    1|        axis|     Cs_V_id_V|       pointer|
|Cs_TDEST               |  out|    1|        axis|   Cs_V_dest_V|       pointer|
|Cs_TVALID              |  out|    1|        axis|   Cs_V_dest_V|       pointer|
|Cs_TREADY              |   in|    1|        axis|   Cs_V_dest_V|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

