;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @10
	DAT <-110, #-60
	JMP 10, 9
	SPL 20, <12
	MOV @0, @2
	MOV @0, @2
	SUB -12, @10
	SUB 20, @12
	CMP 20, @12
	SLT 20, @12
	SPL <121, 103
	ADD #270, <1
	SPL <121, 103
	SLT 20, @12
	SLT 20, @12
	SUB 700, 90
	CMP #72, @780
	SUB <0, @2
	JMP 500, 402
	SPL 400, #5
	SUB #0, -0
	DJN -1, @-20
	MOV 700, 90
	SUB @121, 103
	ADD <-518, <-90
	SUB #0, -0
	MOV @0, @2
	SUB 700, 90
	SLT 20, @12
	JMZ 130, 9
	CMP @121, 103
	DJN -1, @-20
	DJN -1, @-20
	CMP @121, 103
	DJN -1, @-20
	SUB -207, <-120
	SUB -207, <-120
	SPL <121, 103
	ADD #270, <9
	ADD 270, 66
	DAT <-127, #100
	CMP #-10, 21
	SPL 0, <-2
	JMZ @270, @1
	CMP #-10, 21
	JMZ @270, @1
	JMZ @270, @1
