INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/301_lab/mini_labs/SD_mini_lab/SD_mini_lab.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/301_lab/mini_labs/SD_mini_lab/SD_mini_lab.srcs/sim_1/new/SD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/301_lab/mini_labs/SD_mini_lab/SD_mini_lab.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
