<p><br/></p><p><br/></p><h1 id="DCEv3.0Testplan-TableofContents">Table of Contents</h1><p><br/></p><p><style type='text/css'>/*<![CDATA[*/
div.rbtoc1759724710735 {padding: 0px;}
div.rbtoc1759724710735 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759724710735 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759724710735'>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>1</span> <a href='#DCEv3.0Testplan-TableofContents'>Table of Contents</a></li>
<li><span class='TOCOutline'>2</span> <a href='#DCEv3.0Testplan-Introduction'>Introduction</a></li>
<li><span class='TOCOutline'>3</span> <a href='#DCEv3.0Testplan-TestbenchDescription'>Testbench Description</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>3.1</span> <a href='#DCEv3.0Testplan-DCElocationwithinNcore'>DCE location within Ncore</a></li>
<li><span class='TOCOutline'>3.2</span> <a href='#DCEv3.0Testplan-DCEUnit-LevelTest-BenchDiagram'>DCE Unit-Level Test-Bench Diagram</a></li>
<li><span class='TOCOutline'>3.3</span> <a href='#DCEv3.0Testplan-ListandDescriptionofTBcomponents'>List and Description of TB components</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>3.3.1</span> <a href='#DCEv3.0Testplan-ModelsusedforStimulusGeneration'>Models used for Stimulus Generation</a></li>
<li><span class='TOCOutline'>3.3.2</span> <a href='#DCEv3.0Testplan-Stimulus/Sequences'>Stimulus/Sequences</a></li>
<li><span class='TOCOutline'>3.3.3</span> <a href='#DCEv3.0Testplan-Monitors/Interfaces'>Monitors/Interfaces</a></li>
<li><span class='TOCOutline'>3.3.4</span> <a href='#DCEv3.0Testplan-Scoreboard/Checkers'>Scoreboard/Checkers</a></li>
<li><span class='TOCOutline'>3.3.5</span> <a href='#DCEv3.0Testplan-EndofTestChecks'>End of Test Checks</a></li>
</ul>
</li>
</ul>
</li>
<li><span class='TOCOutline'>4</span> <a href='#DCEv3.0Testplan-ConfigurationSpace'>Configuration Space</a></li>
<li><span class='TOCOutline'>5</span> <a href='#DCEv3.0Testplan-TransactionManager'>Transaction Manager</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>5.1</span> <a href='#DCEv3.0Testplan-ConcertoMessages'>Concerto Messages</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>5.1.1</span> <a href='#DCEv3.0Testplan-CMDrequest'>CMD request</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>5.1.1.1</span> <a href='#DCEv3.0Testplan-FunctionalCoverage/Checks'>Functional Coverage/Checks</a></li>
</ul>
</li>
<li><span class='TOCOutline'>5.1.2</span> <a href='#DCEv3.0Testplan-CMDresponse'>CMD response</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>5.1.2.1</span> <a href='#DCEv3.0Testplan-FunctionalCoverage/Checks.1'>Functional Coverage/Checks</a></li>
</ul>
</li>
<li><span class='TOCOutline'>5.1.3</span> <a href='#DCEv3.0Testplan-UPDATErequest'>UPDATE request</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>5.1.3.1</span> <a href='#DCEv3.0Testplan-FunctionalCoverage/Checks.2'>Functional Coverage/Checks</a></li>
</ul>
</li>
<li><span class='TOCOutline'>5.1.4</span> <a href='#DCEv3.0Testplan-UPDATEresponse'>UPDATE response</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>5.1.4.1</span> <a href='#DCEv3.0Testplan-FunctionalCoverage/Checks.3'>Functional Coverage/Checks</a></li>
</ul>
</li>
<li><span class='TOCOutline'>5.1.5</span> <a href='#DCEv3.0Testplan-SNPrequest'>SNP request</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>5.1.5.1</span> <a href='#DCEv3.0Testplan-FunctionalCoverageandChecks'>Functional Coverage and Checks</a></li>
</ul>
</li>
<li><span class='TOCOutline'>5.1.6</span> <a href='#DCEv3.0Testplan-SNPresponse'>SNP response</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>5.1.6.1</span> <a href='#DCEv3.0Testplan-FunctionalChecksandCoverage'>Functional Checks and Coverage</a></li>
</ul>
</li>
<li><span class='TOCOutline'>5.1.7</span> <a href='#DCEv3.0Testplan-STRrequest'>STR request</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>5.1.7.1</span> <a href='#DCEv3.0Testplan-FunctionalCoverage&amp;Checks'>Functional Coverage &amp; Checks</a></li>
</ul>
</li>
<li><span class='TOCOutline'>5.1.8</span> <a href='#DCEv3.0Testplan-STRresponse'>STR response</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>5.1.8.1</span> <a href='#DCEv3.0Testplan-FunctionalCoverageandChecks.'>Functional Coverage and Checks.</a></li>
</ul>
</li>
<li><span class='TOCOutline'>5.1.9</span> <a href='#DCEv3.0Testplan-MRDrequest'>MRD request</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>5.1.9.1</span> <a href='#DCEv3.0Testplan-Functionalcoverageandchecks.'>Functional coverage and checks.</a></li>
</ul>
</li>
<li><span class='TOCOutline'>5.1.10</span> <a href='#DCEv3.0Testplan-MRDresponse'>MRD response</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>5.1.10.1</span> <a href='#DCEv3.0Testplan-Functionalcoverageandchecks..1'>Functional coverage and checks.</a></li>
</ul>
</li>
<li><span class='TOCOutline'>5.1.11</span> <a href='#DCEv3.0Testplan-RBrequest'>RB request</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>5.1.11.1</span> <a href='#DCEv3.0Testplan-Functionalcoverageandchecks..2'>Functional coverage and checks.</a></li>
</ul>
</li>
<li><span class='TOCOutline'>5.1.12</span> <a href='#DCEv3.0Testplan-RBresponse'>RB response</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>5.1.12.1</span> <a href='#DCEv3.0Testplan-Functionalcoverageandchecks..3'>Functional coverage and checks.</a></li>
</ul>
</li>
<li><span class='TOCOutline'>5.1.13</span> <a href='#DCEv3.0Testplan-RBUserequest'>RBUse request</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>5.1.13.1</span> <a href='#DCEv3.0Testplan-Functionalcoverageandchecks..4'>Functional coverage and checks.</a></li>
</ul>
</li>
<li><span class='TOCOutline'>5.1.14</span> <a href='#DCEv3.0Testplan-RBUseresponse'>RBUse response</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>5.1.14.1</span> <a href='#DCEv3.0Testplan-FunctionalcoverageandChecks'>Functional coverage and Checks</a></li>
</ul>
</li>
</ul>
</li>
<li><span class='TOCOutline'>5.2</span> <a href='#DCEv3.0Testplan-ConcertoMessages/DMMessagesTiming'>Concerto Messages/DM Messages Timing</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>5.2.1</span> <a href='#DCEv3.0Testplan-'></a></li>
</ul>
</li>
</ul>
</li>
<li><span class='TOCOutline'>6</span> <a href='#DCEv3.0Testplan-DirectoryManager'>Directory Manager</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>6.1</span> <a href='#DCEv3.0Testplan-Interfaces'>Interfaces</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>6.1.1</span> <a href='#DCEv3.0Testplan-RequestInterface'>Request Interface</a></li>
<li><span class='TOCOutline'>6.1.2</span> <a href='#DCEv3.0Testplan-ResponseInterface'>Response Interface</a></li>
<li><span class='TOCOutline'>6.1.3</span> <a href='#DCEv3.0Testplan-RetryInterface'>Retry Interface</a></li>
<li><span class='TOCOutline'>6.1.4</span> <a href='#DCEv3.0Testplan-WriteInterface'>Write Interface</a></li>
<li><span class='TOCOutline'>6.1.5</span> <a href='#DCEv3.0Testplan-RecallInterface'>Recall Interface</a></li>
<li><span class='TOCOutline'>6.1.6</span> <a href='#DCEv3.0Testplan-UpdateInterface'>Update Interface</a></li>
<li><span class='TOCOutline'>6.1.7</span> <a href='#DCEv3.0Testplan-DMInterfaceAssertions'>DM Interface Assertions</a></li>
<li><span class='TOCOutline'>6.1.8</span> <a href='#DCEv3.0Testplan-DMInterfaceCoverproperties'>DM Interface Coverproperties</a></li>
</ul>
</li>
</ul>
</li>
<li><span class='TOCOutline'>7</span> <a href='#DCEv3.0Testplan-ArchitecturalFeatures'>Architectural Features</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>7.1</span> <a href='#DCEv3.0Testplan-ReadStashing'>Read Stashing</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>7.1.1</span> <a href='#DCEv3.0Testplan-LoadCchUnique(ARM-StashOnceUnique)'>LoadCchUnique (ARM - StashOnceUnique)</a></li>
<li><span class='TOCOutline'>7.1.2</span> <a href='#DCEv3.0Testplan-LoadCchShared(ARM-StashOnceShared)'>LoadCchShared (ARM - StashOnceShared)</a></li>
</ul>
</li>
<li><span class='TOCOutline'>7.2</span> <a href='#DCEv3.0Testplan-WriteStashing'>Write Stashing</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>7.2.1</span> <a href='#DCEv3.0Testplan-WriteStashFull(ARM-WriteUniqueFullStash)'>WriteStashFull (ARM - WriteUniqueFullStash)</a></li>
<li><span class='TOCOutline'>7.2.2</span> <a href='#DCEv3.0Testplan-WriteStashPtl(ARM-WriteUniquePtlStash)'>WriteStashPtl (ARM - WriteUniquePtlStash)</a></li>
</ul>
</li>
<li><span class='TOCOutline'>7.3</span> <a href='#DCEv3.0Testplan-ExclusiveMonitors'>Exclusive Monitors</a></li>
<li><span class='TOCOutline'>7.4</span> <a href='#DCEv3.0Testplan-CreditChecks'>Credit Checks</a></li>
<li><span class='TOCOutline'>7.5</span> <a href='#DCEv3.0Testplan-QOS(QualityofService)'>QOS (Quality of Service)</a></li>
<li><span class='TOCOutline'>7.6</span> <a href='#DCEv3.0Testplan-SharerPromotion'>Sharer Promotion</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>7.6.1</span> <a href='#DCEv3.0Testplan-Description'>Description</a></li>
<li><span class='TOCOutline'>7.6.2</span> <a href='#DCEv3.0Testplan-UPField'>UP Field</a></li>
<li><span class='TOCOutline'>7.6.3</span> <a href='#DCEv3.0Testplan-Checks'>Checks</a></li>
<li><span class='TOCOutline'>7.6.4</span> <a href='#DCEv3.0Testplan-FunctionalCoverage'>Functional Coverage</a></li>
</ul>
</li>
<li><span class='TOCOutline'>7.7</span> <a href='#DCEv3.0Testplan-SoftwareCreditManagement(SCM)MrdCredits'>Software Credit Management (SCM) Mrd Credits</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>7.7.1</span> <a href='#DCEv3.0Testplan-Description.1'>Description</a></li>
<li><span class='TOCOutline'>7.7.2</span> <a href='#DCEv3.0Testplan-Stimulus'>Stimulus</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>7.7.2.1</span> <a href='#DCEv3.0Testplan-BootupSeq'>Boot up Seq</a></li>
<li><span class='TOCOutline'>7.7.2.2</span> <a href='#DCEv3.0Testplan-RandomSCMCSRSeq'>Random SCM CSR Seq</a></li>
</ul>
</li>
<li><span class='TOCOutline'>7.7.3</span> <a href='#DCEv3.0Testplan-Scenario/Tests'>Scenario/Tests</a></li>
<li><span class='TOCOutline'>7.7.4</span> <a href='#DCEv3.0Testplan-Checks.1'>Checks</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>7.7.4.1</span> <a href='#DCEv3.0Testplan-FunctionalChecks'>Functional Checks</a></li>
<li><span class='TOCOutline'>7.7.4.2</span> <a href='#DCEv3.0Testplan-Endofsimulation'>End of simulation</a></li>
</ul>
</li>
<li><span class='TOCOutline'>7.7.5</span> <a href='#DCEv3.0Testplan-FunctionalCoverage.1'>Functional Coverage</a></li>
</ul>
</li>
</ul>
</li>
<li><span class='TOCOutline'>8</span> <a href='#DCEv3.0Testplan-SystemCoherency-SysCo(Receiver)'>System Coherency - SysCo (Receiver)</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>8.1</span> <a href='#DCEv3.0Testplan-Description.2'>Description</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>8.1.1</span> <a href='#DCEv3.0Testplan-Sys.CohReceivertransactionflow'>Sys.Coh Receiver transaction flow</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>8.1.1.1</span> <a href='#DCEv3.0Testplan-SysReq.Attach'>SysReq.Attach</a></li>
<li><span class='TOCOutline'>8.1.1.2</span> <a href='#DCEv3.0Testplan-SysReq.Detach'>SysReq.Detach</a></li>
</ul>
</li>
</ul>
</li>
<li><span class='TOCOutline'>8.2</span> <a href='#DCEv3.0Testplan-Stimulus.1'>Stimulus</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>8.2.1</span> <a href='#DCEv3.0Testplan-Tasks/Functions'>Tasks/Functions</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>8.2.1.1</span> <a href='#DCEv3.0Testplan-send_sysreq_attach(dce_mst_seq.svh)'>send_sysreq_attach (dce_mst_seq.svh)</a></li>
<li><span class='TOCOutline'>8.2.1.2</span> <a href='#DCEv3.0Testplan-send_sysreq_detach(dce_mst_seq.svh)'>send_sysreq_detach (dce_mst_seq.svh)</a></li>
</ul>
</li>
<li><span class='TOCOutline'>8.2.2</span> <a href='#DCEv3.0Testplan-Tests'>Tests</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>8.2.2.1</span> <a href='#DCEv3.0Testplan-DirectedTests'>Directed Tests</a></li>
<li><span class='TOCOutline'>8.2.2.2</span> <a href='#DCEv3.0Testplan-RandomTests'>Random Tests</a></li>
</ul>
</li>
</ul>
</li>
<li><span class='TOCOutline'>8.3</span> <a href='#DCEv3.0Testplan-Checks.2'>Checks</a></li>
<li><span class='TOCOutline'>8.4</span> <a href='#DCEv3.0Testplan-FunctionalCoverage.2'>Functional Coverage</a></li>
<li><span class='TOCOutline'>8.5</span> <a href='#DCEv3.0Testplan-References'>References</a></li>
</ul>
</li>
<li><span class='TOCOutline'>9</span> <a href='#DCEv3.0Testplan-EndofTestChecks.1'>End of Test Checks</a></li>
</ul>
</div></p><p><span style="letter-spacing: 0.0px;">   </span><strong style="margin-left: 0.0px;letter-spacing: 0.0px;"> </strong></p><h1 id="DCEv3.0Testplan-Introduction">Introduction</h1><p><span>DCE is the central block in Concerto System and is the point of serialization for all the coherent cacheline addresses assigned to it. It is responsible for maintaining memory coherence across the set memory locations mapped to it. DCE streamlines and maintains the order of various types of agent protocol transactions. The DCE directory is responsible for keeping track of cacheline owners and sharers with respect to all agents. Using directory lookup information along with the request type, DCE generates appropriate protocol snoops to be broadcast to the required snooping agents. DCE also collects all the snoop responses from various snooping agents and forwards the summary result to the requesting agent. Based on the snoop responses or directory look up, DCE may initiate memory read requests to the next level of memory through DMI.</span></p><p><span>DCE supports the following features:</span></p><ul><li><span>Multiple snoop filters per Directory as defined by number of Caching Agents assigned to each.</span></li><li><span>Ncore 3.0 supports only owner-sharer type of snoop-filter.</span></li><li><span>Victim Buffer per snoop filter for directory recalls.</span></li><li><span><span class="inline-comment-marker" data-ref="100908e8-8d49-497d-beb4-ab60db937fb1">Directory maintenance and debug operation</span>s</span></li><li><span>ECC protection for all SRAM memories</span></li><li><span><span class="inline-comment-marker" data-ref="2d9228de-5883-4c09-8f62-615c5dcf99f1">Exclusive monitors comprise Tagged monitors</span> (<span class="inline-comment-marker" data-ref="7daada78-37f5-4976-b59f-d7fab5c98148">minimum can be zero</span>) and there should be one basic monitor.</span><span><br/></span></li></ul><div><span><br/></span></div><p>For more information on DCE block and Ncore or ARM architecture in general refer to the following documents.</p><p>Arch Docs</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169712/Arch+Ncore+3.X+Docs" data-linked-resource-id="16169712" data-linked-resource-version="34" data-linked-resource-type="page">Arch Ncore 3.X Docs</a> </p><p>DCE MircoArch</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168627/Ncore+3.0+DCE+Micro-Architecture+Specification" data-linked-resource-id="16168627" data-linked-resource-version="5" data-linked-resource-type="page">Ncore 3.0 DCE Micro-Architecture Specification</a></p><p>ARM</p><p><a class="external-link" href="https://svn.arteris.com/engdocs/trunk/3rd_party/ARM/IHI0022E_amba_axi_and_ace_protocol_spec.pdf?view=log" rel="nofollow">https://svn.arteris.com/engdocs/trunk/3rd_party/ARM/IHI0022E_amba_axi_and_ace_protocol_spec.pdf?view=log</a></p><p><a class="external-link" href="https://confluence.arteris.com/download/attachments/5570709/amba_5_chi_architecture_specification_IHI0050B.pdf?api=v2" rel="nofollow">https://confluence.arteris.com/download/attachments/5570709/amba_5_chi_architecture_specification_IHI0050B.pdf?api=v2</a></p><h1 id="DCEv3.0Testplan-TestbenchDescription">Testbench Description</h1><h2 id="DCEv3.0Testplan-DCElocationwithinNcore">DCE location within Ncore</h2><p><br/></p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" width="900" src="https://arterisip.atlassian.net/wiki/download/attachments/16777324/Ncore3_System_Diagram_w_DCE.jpg?api=v2"></span></p><p>Archive the diagram in editable format --&gt; <a href="https://arterisip.atlassian.net/wiki/download/attachments/16777324/Ncore3_System_Diagram_w_DCE.pptx?version=2&amp;modificationDate=1553552442146&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16784226" data-linked-resource-version="2" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore3_System_Diagram_w_DCE.pptx" data-nice-type="Microsoft PowerPoint Presentation" data-linked-resource-content-type="application/vnd.openxmlformats-officedocument.presentationml.presentation" data-linked-resource-container-id="16777324" data-linked-resource-container-version="426">Ncore3_System_Diagram_w_DCE.pptx</a></p><h2 id="DCEv3.0Testplan-DCEUnit-LevelTest-BenchDiagram">DCE Unit-Level Test-Bench <span class="inline-comment-marker" data-ref="a1cc3e5c-d208-4895-9187-7fd5a0c8586b">Diagram</span></h2><p><span class="inline-comment-marker" data-ref="a1cc3e5c-d208-4895-9187-7fd5a0c8586b"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16777324/image2020-5-13%2022:53:24.png?api=v2"></span></span></p><p>  </p><p>Archive the diagram in editable format --&gt; <a href="https://arterisip.atlassian.net/wiki/download/attachments/16777324/Ncore3_DCE_DV_Process_Diagram.pptx?version=1&amp;modificationDate=1553562035751&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16784406" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="Ncore3_DCE_DV_Process_Diagram.pptx" data-nice-type="Microsoft PowerPoint Presentation" data-linked-resource-content-type="application/vnd.openxmlformats-officedocument.presentationml.presentation" data-linked-resource-container-id="16777324" data-linked-resource-container-version="426">Ncore3_DCE_DV_Process_Diagram.pptx</a></p><h2 id="DCEv3.0Testplan-ListandDescriptionofTBcomponents">List and Description of TB components</h2><h3 id="DCEv3.0Testplan-ModelsusedforStimulusGeneration">Models used for Stimulus Generation</h3><ul><li><u>Ncore cache_model</u><br/>It is used to track the cache-state of all the caching agents connected to DCE. This model is queried by DCE master sequence to check and control/constraint stimulus if certain requests should not be initiated from certain cache states based on spec. It is updated when snooper AIU need to be downgraded based on SNPrsp, or when initiator AIU cache-state needs to updated on a STRreq (when the op completes).</li></ul><ul><li><u>Address Manager</u><br/>Address manager has the capability of generating coherent address for a particular DCE FUNIT ID. It also has the intelligence built into it to generate addresses targeting the same set for a particular snoop-filter ID. <br/><br/></li><li><u>register_model</u><br/>Entity that encompasses and describes the hierarchical structure of class objects for each register and its individual fields. Read/Write operations on RTL registers can be performed using the register model object. </li></ul><h3 id="DCEv3.0Testplan-Stimulus/Sequences">Stimulus/Sequences</h3><p>       DCE unit level verif environment has following sequence for stimulus generation.</p><ul><li><u>DCE master sequence</u><br/>Creates master stimulus for DCE by modelling AIU agents (native protocols supported: CHI (does not differentiate between CHI-A and CHI-B), AXI-w/ and w/o proxy cache, ACE-LITE, ACE-LITE-E, ACE). Issues CMDreq via SMI Active BFM and interface, based on various randomization knobs to precisely control stimulus parameters, like CMDreq_type, CMDreq.address, CMDreq.initiatorID, delays on CMDreq interface etc. The master sequence also waits for CMDrsps, and stays alive (via objection mechanism) until the number of (CMDrsps+UPDrsps) received is equal to knob - (num_cmdreqs + num_updreqs) set for the test.  It also maintains/checks the CMD credit mechanism per AIU, and CMDreqs are not sent from that AIU if there are not credits available.<br/><br/></li><li><u>DCE aiu slave sequence </u><br/>Waits for and grabs STRreq via SMI Reactive BFM and interface, and generates appropriate STRrsps to be issued to DCE block. Once STRreq is received the messageID is freed to be used for another request. Waits for and grabs SNPreq via SMI Reactive BFM and interface, and generates appropriate SNPrsps to be issued to DCE block.  SNPrsp.CMStatus bits are randomized based on Snp Type, Snooper Initial State as referred from specification(ConcertoCProtocolArch.pdf, CHI ARM Spec, ARM ACE spec). The delays on rsps issued by the sequence are randomized via delay knobs.<br/><br/></li><li><u>DCE dmi slave sequence </u><br/>Waits for and grabs MRDreq via SMI Reactive BFM and interface, and generates appropriate MRDrsps to be issued to DCE block. Waits for and grabs RBreq via SMI Reactive BFM and generates appropriate RBrsps to be issued to DCE block. Predicts and issues RBUse reqs on write reqs or based on snoop_rsps(dt_dmi=1) and are issued to DCE block on appropriate SMI ports. The delays on requests/rsps issued by the sequence are randomized via delay knobs.</li></ul><h3 id="DCEv3.0Testplan-Monitors/Interfaces"><strong>Monitors/Interfaces</strong></h3><ul><li> smi system if , and smi monitors from smi_agent_pkg are integrated in the DV testbench.</li><li> dce_probe_interface and dce_probe monitors are instantiated to capture the directory manager interface signals, for monitoring and checking purposes.</li></ul><h3 id="DCEv3.0Testplan-Scoreboard/Checkers">Scoreboard/Checkers</h3><ul><li>dce_txn_scb.svh and dce_scoreboard.svh incorporate most of the checks in the DCE. </li><li>dce_txn_scb is a class object that tracks all information pertaining to a single <span class="inline-comment-marker" data-ref="e5cb1d2d-84a8-4496-86c7-3f302ee1f442">transaction during its lifetime through the DCE block.</span> The next SMI/DM packets are predicted and constructed here. </li><li>SMI and DM packets are all collected in the dce_scoreboard. dce_scb uvm_component class maintains a queue of dce_txn_scb packets that are inflight, that means they have not finished all operations as predicted by the scoreboard. Checks for sleep-wakeup transactions are also here. Objections are not dropped until the inflight transaction queue(dce_scb_txnq) is empty.</li><li>seq_item fields checks are done in the smi_seq_item.svh and dce_probe_seq_item.svh<br/><br/>dce_scb_txnq --&gt; it is a queue of all outstanding CMDreqs/UPDreqs that are still pending action items within the DCE block. It is constructed within the DCE scoreboard.<br/>Below picture illustrated DCE scoreboard checking mechanism.<br/><br/><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" width="1000" src="https://arterisip.atlassian.net/wiki/download/attachments/16777324/image2020-5-13%200:25:18.png?api=v2"></span><br/><br/></li></ul><h3 id="DCEv3.0Testplan-EndofTestChecks">End of Test Checks</h3><p>The following mechanism helps with end of test checking.</p><ul><li>Objection mechanism in DCE stimulus that is raised at start of test and is not dropped until number of CMDrsps+UPDrsps received == number of CMDreqs + UPDreqs set in the test using knobs.</li><li>Objection mechanism in DCE scoreboard that is raised when each transaction (CMDreq/UPDreq) is pushed into dce_scb_txnq and is dropped when the the txn is deleted from dce_scb_txnq.</li><li>When all objections are dropped, there are checks in report phase to make sure dce_scb_txnq is empty.</li></ul><h1 id="DCEv3.0Testplan-ConfigurationSpace">Configuration Space</h1><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 7.81549%;"/><col style="width: 13.0623%;"/><col style="width: 13.6088%;"/><col style="width: 13.0623%;"/><col style="width: 11.2587%;"/><col style="width: 9.23649%;"/><col style="width: 11.0401%;"/><col style="width: 9.18183%;"/><col style="width: 11.368%;"/></colgroup><tbody style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="text-align: center;" class="confluenceTd" colspan="7">Static Config</td></tr><tr style="margin-left: 0.0px;"><td class="highlight-grey confluenceTd" colspan="2" data-highlight-colour="grey"><p><strong>Parameter</strong></p></td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey"><p><strong>hw_cfg_2</strong></p><p><strong>(fsys config</strong><strong>)</strong></p></td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey"><p><strong>hw_cfg_3</strong></p><p><strong>(fsys config)</strong></p></td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey"><p><strong>hw_cfg_7</strong></p><p><strong><strong>(nxp config)</strong></strong></p></td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey"><p><strong>hw_cfg_20</strong></p><p><strong><strong>(samsung config)</strong></strong></p></td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey"><p><strong>hw_cfg_40</strong></p><p><br/></p></td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey"><strong>hw_cfg_41</strong></td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey"><strong>Remarks/Questions</strong></td></tr><tr style="margin-left: 0.0px;"><td colspan="2" class="confluenceTd">Description</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">NXP config</td><td colspan="1" class="confluenceTd">Samsung config</td><td colspan="1" class="confluenceTd"><p>ACE-only config. Similar to ncore2 product.</p><p>Single DMI</p></td><td colspan="1" class="confluenceTd">max config</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td colspan="2" class="confluenceTd">Resiliency</td><td colspan="1" class="confluenceTd"><p>useResiliency:true</p><p>ResiliencyProtectionType:PARITY</p><p>UnitDuplication:true</p><p>InterUnitDelay:4</p></td><td colspan="1" class="confluenceTd"><p>useResiliency:true</p><p>ResiliencyProtection:SECDED</p><p>unitDuplication:false</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p>useResiliency: true</p><p>ResiliencyProtectionType: SECDED</p><p>UnitDuplication: true</p><p>InterUnitDelay: 1</p></td><td colspan="1" class="confluenceTd"><p>useResiliency: false</p><p>UnitDuplication:false</p></td><td colspan="1" class="confluenceTd"><p>useResiliency:true</p><p>ResiliencyProtectionType: SECDED</p><p>UnitDuplication: true</p><p>InterUnitDelay: 1</p></td><td colspan="1" class="confluenceTd"><p>useResiliency:false</p><p>UnitDuplication:false</p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td colspan="2" class="confluenceTd">QOS Enable</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td colspan="2" class="confluenceTd">usePma</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td colspan="2" class="confluenceTd">wSysAddr</td><td colspan="1" class="confluenceTd">48</td><td colspan="1" class="confluenceTd">48</td><td colspan="1" class="confluenceTd">44</td><td colspan="1" class="confluenceTd">44</td><td colspan="1" class="confluenceTd">44</td><td colspan="1" class="confluenceTd">44</td><td colspan="1" class="confluenceTd"><p><br/></p></td></tr><tr style="margin-left: 0.0px;"><td colspan="2" class="confluenceTd"><span><span class="inline-comment-marker" data-ref="b356ed07-def5-42d2-9d91-1efdef26550b">nAius</span> </span></td><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd">17</td><td colspan="1" class="confluenceTd">14</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">48</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td class="confluenceTd">DceInfo</td><td colspan="1" class="confluenceTd">nAttCtrlEntries</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">16</td><td colspan="1" class="confluenceTd">32</td><td colspan="1" class="confluenceTd">43</td><td colspan="1" class="confluenceTd">32</td><td colspan="1" class="confluenceTd">64</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><span class="inline-comment-marker" data-ref="332930d9-42f1-4842-bd70-55778ab03019">nSnpsPerAiu</span></td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">6</td><td colspan="1" class="confluenceTd">6</td><td colspan="1" class="confluenceTd">6</td><td colspan="1" class="confluenceTd">6</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">nRbsPerDmi</td><td colspan="1" class="confluenceTd">12</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">10</td><td colspan="1" class="confluenceTd">12</td><td colspan="1" class="confluenceTd">10</td><td colspan="1" class="confluenceTd">10</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">nMrdsPerDmi</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">16</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><span class="inline-comment-marker" data-ref="3f5c5490-08a1-4aa4-9288-1af526262872">nTaggedMonitors</span></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td colspan="2" class="confluenceTd"><span class="inline-comment-marker" data-ref="bc8fe601-b9aa-4b4b-b506-303c497d1c78">nDmis</span></td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">16</td><td colspan="1" class="confluenceTd"><p><span>Ncore3SystemParams.xlsx specified max nDmis = 32 </span></p></td></tr><tr style="margin-left: 0.0px;"><td colspan="2" class="confluenceTd"><span class="inline-comment-marker" data-ref="a908b3f8-dfcc-48ac-8200-5647656eaaa1">nCachingAius</span></td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">6</td><td colspan="1" class="confluenceTd">28</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td rowspan="7" class="confluenceTd">fnNativeInterface <br/><br/><br/><br/></td><td colspan="1" class="confluenceTd"><span class="inline-comment-marker" data-ref="b0847348-7d2b-4f28-8557-20b98db7d525">CHI-A (agentid-nProcs)</span></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">8(all-1)</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><span class="inline-comment-marker" data-ref="152f5189-a688-4054-a977-1f0ca60773a7"> </span></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">CHI-B(agentid-nProcs)</td><td colspan="1" class="confluenceTd">2(all-2)</td><td colspan="1" class="confluenceTd">1(2)</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">2(all-1)</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">11</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">ACE(agentid-nProcs)</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1(2)</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">4(0-1, 1-8, 2-2, 3-4)</td><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><span><span class="inline-comment-marker" data-ref="152f5189-a688-4054-a977-1f0ca60773a7">AXI w/ useIoCache = 1</span></span></td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">12</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><span>AXI w/ useIoCache = 0</span></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">ACE-LITE-E</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">ACE-LITE</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">12</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td colspan="2" class="confluenceTd">numSF</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd"><p>range: min:1 max:8 default for Ncore3.0: 1</p><p>AddressMap sheet <span>from </span><span>Ncore3SystemParams.xlsx</span></p></td></tr><tr style="margin-left: 0.0px;"><td colspan="2" class="confluenceTd">SF.TagMem.MemType</td><td colspan="1" class="confluenceTd">NONE</td><td colspan="1" class="confluenceTd">NONE</td><td colspan="1" class="confluenceTd">NONE</td><td colspan="1" class="confluenceTd">NONE</td><td colspan="1" class="confluenceTd">NONE</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td colspan="2" class="confluenceTd"><span class="inline-comment-marker" data-ref="2d1ecabb-99d1-4ca8-bf77-f90ef8c9ca79">tagFilterErrorInfo</span></td><td colspan="1" class="confluenceTd">PARITY</td><td colspan="1" class="confluenceTd">SECDED</td><td colspan="1" class="confluenceTd">SECDED</td><td colspan="1" class="confluenceTd">SECDED</td><td colspan="1" class="confluenceTd">NONE</td><td colspan="1" class="confluenceTd">NONE</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td data-highlight-colour="#ffebe6" class="confluenceTd"><p title=""><span class="inline-comment-marker" data-ref="a60a8625-31ad-4740-b3bd-ccde3c117138">SF0</span></p></td><td colspan="1" data-highlight-colour="#ffebe6" class="confluenceTd"><p>nCachingAgents, </p><p>nSets</p><p>nWays</p><p>nVictimEntries</p></td><td colspan="1" data-highlight-colour="#ffebe6" class="confluenceTd"><p>2,</p><p>512,</p><p>20,</p><p>0</p></td><td colspan="1" data-highlight-colour="#ffebe6" class="confluenceTd"><p>2</p><p>256</p><p>8</p><p>11</p></td><td colspan="1" data-highlight-colour="#ffebe6" class="confluenceTd"><p>2</p><p>1024</p><p>10</p><p>16</p></td><td colspan="1" data-highlight-colour="#ffebe6" class="confluenceTd"><p>1</p><p>1024</p><p>10</p><p>0</p></td><td colspan="1" data-highlight-colour="#ffebe6" class="confluenceTd"><p>6</p><p>2048</p><p>7</p><p>12</p></td><td colspan="1" data-highlight-colour="#ffebe6" class="confluenceTd"><p>3</p><p>1024</p><p>10</p><p>0</p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td data-highlight-colour="#eae6ff" class="confluenceTd">SF1</td><td colspan="1" data-highlight-colour="#eae6ff" class="confluenceTd"><p><span title="">nCachingAgents</span></p><p><span title="">nSets</span></p><p><span title="">nWays</span></p><p><span title="">nVictimEntries<br/></span></p></td><td colspan="1" data-highlight-colour="#eae6ff" class="confluenceTd"><p>2</p><p>1024</p><p>20</p><p>16</p></td><td colspan="1" data-highlight-colour="#eae6ff" class="confluenceTd"><p>2</p><p>1024</p><p>10</p><p>0</p></td><td colspan="1" data-highlight-colour="#eae6ff" class="confluenceTd"><p>2</p><p>1024</p><p>10</p><p>16</p></td><td colspan="1" data-highlight-colour="#eae6ff" class="confluenceTd"><p>1</p><p>1024</p><p>10</p><p>0</p></td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" data-highlight-colour="#eae6ff" class="confluenceTd"><p>4</p><p>512</p><p>5</p><p>4</p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td data-highlight-colour="#fffae6" class="confluenceTd">SF2<br title=""/><br title=""/><br title=""/><br title=""/></td><td colspan="1" data-highlight-colour="#fffae6" class="confluenceTd"><p>nCachingAgents</p><p><span title="">nSets</span></p><p><span title="">nWays</span></p><p><span title="">nVictimEntries</span></p></td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" data-highlight-colour="#fffae6" class="confluenceTd"><p>2</p><p>1024</p><p>10</p><p>16</p></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" data-highlight-colour="#e6fcff" class="confluenceTd"><p title="">3</p><p title="">2048</p><p title="">12</p><p title="">1</p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td data-highlight-colour="#e3fcef" class="confluenceTd">SF3</td><td colspan="1" data-highlight-colour="#e3fcef" class="confluenceTd"><p><span title="">nCachingAgents</span></p><p><span title="">nSets</span></p><p><span title="">nWays</span></p><p><span title="">nVictimEntries</span></p></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" data-highlight-colour="#e3fcef" class="confluenceTd"><p>2</p><p>1024</p><p>10</p><p>16</p></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" data-highlight-colour="#e3fcef" class="confluenceTd"><p>4</p><p>64</p><p>3</p><p>15</p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">SF4</td><td colspan="1" class="confluenceTd"><p><span title="">nCachingAgents</span></p><p><span title="">nSets</span></p><p><span title="">nWays</span></p><p><span title="">nVictimEntries</span></p></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" data-highlight-colour="#fffae6" class="confluenceTd"><p title="">2</p><p title="">128</p><p title="">7</p><p title="">5</p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">SF5</td><td colspan="1" class="confluenceTd"><p><span title="">nCachingAgents</span></p><p><span title="">nSets</span></p><p><span title="">nWays</span></p><p><span title="">nVictimEntries</span></p></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" data-highlight-colour="#ffebe6" class="confluenceTd"><p title="">5</p><p title="">256</p><p title="">9</p><p title="">9</p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">SF6</td><td colspan="1" class="confluenceTd"><p><span title="">nCachingAgents</span></p><p><span title="">nSets</span></p><p><span title="">nWays</span></p><p><span title="">nVictimEntries</span></p></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" data-highlight-colour="#eae6ff" class="confluenceTd"><p title="">3</p><p title="">32</p><p title="">11</p><p title="">0</p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">SF7</td><td colspan="1" class="confluenceTd"><p><span title="">nCachingAgents</span></p><p><span title="">nSets</span></p><p><span title="">nWays</span></p><p><span title="">nVictimEntries</span></p></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" class="confluenceTd"><span title="">n/a</span></td><td colspan="1" data-highlight-colour="#fffae6" class="confluenceTd"><p title="">4</p><p title="">16</p><p title="">20</p><p title="">2</p></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><p><br/></p><h1 id="DCEv3.0Testplan-TransactionManager">Transaction Manager</h1><h2 id="DCEv3.0Testplan-ConcertoMessages">Concerto Messages</h2><h3 id="DCEv3.0Testplan-CMDrequest">CMD request</h3><p>CMDreq to DCE block are coherent requests initiated by CHI-AIUs or IO-AIUs, in response to transactions from native agents. Each unique type of native transaction invokes a unique CCMP operation, which in turn causes a unique type of CMDreq to be generated. CMDreq reach the DCE block via the SMI interface.</p><p>DCE master sequence(dce_mst_seq.svh) is responsible for constraining CMDreq (based on knobs and initiator initial cache state)  and issues the CMDreq to DCE via SMI Agent's Active BFM (smi_agent_pkg.sv)</p><h4 id="DCEv3.0Testplan-FunctionalCoverage/Checks">Functional Coverage/Checks</h4><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 5.54785%;"/><col style="width: 6.93481%;"/><col style="width: 9.8012%;"/><col style="width: 20.6195%;"/><col style="width: 9.84743%;"/><col style="width: 13.7309%;"/><col style="width: 3.8835%;"/><col style="width: 14.1008%;"/></colgroup><thead><tr><th class="confluenceTh"><p style="text-align: center;" class="tablesorter-header-inner"> Field Name</p></th><th class="confluenceTh"><div style="text-align: center;" class="tablesorter-header-inner">Description</div></th><th class="confluenceTh"><div style="text-align: center;" class="tablesorter-header-inner">Constraint(applies for block level tests) / Check(applies for fsys tests)</div></th><th class="confluenceTh"><div style="text-align: center;" class="tablesorter-header-inner">Hash Tag</div></th><th class="confluenceTh"><div style="text-align: center;" class="tablesorter-header-inner">Where Constrained/</div><div style="text-align: center;" class="tablesorter-header-inner">Checked/</div><div style="text-align: center;" class="tablesorter-header-inner">Covered</div></th><th colspan="1" class="confluenceTh"><p style="text-align: center;">Reference</p><p style="text-align: center;">Document</p></th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Remarks/Questions</th></tr><tr><td colspan="8" class="confluenceTd"><strong>CMDreq Header</strong></td></tr><tr><td colspan="1" class="confluenceTd">Target Id</td><td colspan="1" class="confluenceTd"><p>FUID of the target ncore</p><p>unit of the message</p></td><td colspan="1" class="confluenceTd">= FUNITID of DCE0</td><td colspan="1" class="confluenceTd"><p>#Cover.DCE.CmdReq.TgtFUnitId</p><p>(cover/constraint that CMDreq.smi_tgt_funit_id is DCE0 FunitID</p><p>#Check.DCE.CmdReq.TgtFUnitId</p><p>(check that the CMDreq.smi_tgt_funit_id inside {all available DCEs funit-ids}</p></td><td colspan="1" class="confluenceTd"><p>dce_mst_seq.svh</p><p>dce_scoreboard.svh</p></td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p><p>Section 4.3.2.1</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Initiator Id</td><td colspan="1" class="confluenceTd"><p>FUID of the ncore unit that is</p><p>initiating the message</p></td><td colspan="1" class="confluenceTd">= FUNITID of one of the AIUs attached to DCE</td><td colspan="1" class="confluenceTd"><p>#Cover.DCE.CmdReq.SrcId</p><p>(cover/constraint that CMDreq.smi_tgt_funit_id is DCE0 FunitID</p><p><span>#Check.DCE.CmdReq.SrcId</span></p><p><span><span>(check that the CMDreq.smi_src_funit_id inside </span><span>{all available AIUs funit-ids}</span></span></p></td><td colspan="1" class="confluenceTd"><p>dce_mst_seq.svh</p><p>dce_scoreboard.svh</p></td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p><p>Section 4.3.2.2</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">CMType</td><td colspan="1" class="confluenceTd">Type of the CCMP message</td><td colspan="1" class="confluenceTd"><p><span class="inline-comment-marker" data-ref="0414fd67-44c4-4421-baeb-fe1c5c74d9c0">All coherent CMD Types for CHI-A/CHI-B</span></p><p>non-stash reads --&gt; RdNITC, RdNITCCI, RdNITCMI, RdCln, RdVld, RdUnq, RdNotShDirty</p><p>stash reads --&gt; LdCchShared, LdCchUnique</p><p><span class="inline-comment-marker" data-ref="fd49dc2b-53e8-4a28-a12f-d78184e9c8ac">non-stash writes --&gt; WrUnqPtl, WrUnqFull, WrClnPtl, WrClnFull,</span></p><p><span class="inline-comment-marker" data-ref="fd49dc2b-53e8-4a28-a12f-d78184e9c8ac">WrBkPtl, WrBkFull, WrEvict</span></p><p>stash writes --&gt; WrStshPtl, WrStshFull</p><p>dataless --&gt; ClnUnq, ClnVld, ClnShPer, ClnInv, MkUnq, MkInv, Evict</p><p>atomics --&gt; RdAtm, WrAtm, CompAtm, SwapAtm</p><p>Only following CMDreqs are issued by proxy Cache:</p><p>eCmdRdNITC, eCmdRdVld, eCmdRdUnq, eCmdMkUnq, eCmdWrUnqPtl, eCmdWrUnqFull</p></td><td colspan="1" class="confluenceTd"><p>#Cover.DCE.DM.CmdReqType</p><p>#Stimulus.DCE.proxyCache_CmdRedType</p><p><br/></p><p>#Cover.DCE.DM.CmdReqType_iidType</p><p>(cross cmd_req_type with the iid_type)</p></td><td colspan="1" class="confluenceTd"><p>dce_coverage.svh</p><p>dce_mst_seq.svh</p></td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p><p>Section 3.1 – TABLE 1</p><p>Section 4.3.2.3</p><p><br/></p><p>//CCMP spec v 0.90 Section 9.4.1 AXI I/O AIU Tables</p><p><br/></p><p><br/></p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><p><br/></p><p><br/></p></td></tr><tr><td colspan="1" class="confluenceTd">Message Id</td><td colspan="1" class="confluenceTd">unique identifier sender of the message assigns to it.</td><td colspan="1" class="confluenceTd"><p>random</p><p>(cover upper and lower limits and some values in between)</p></td><td colspan="1" class="confluenceTd"><p>#Cover.DCE.CmdReq.MsgId</p></td><td colspan="1" class="confluenceTd"><p>dce_mst_seq.svh</p><p>dce_coverage.svh</p></td><td colspan="1" class="confluenceTd"><p><span>ConcertoCProtocolArch.pdf</span></p><p><span><span>Section 4.3.2.4</span></span></p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Priority</td><td colspan="1" class="confluenceTd">priority value based on QOS</td><td colspan="1" class="confluenceTd"><p><span class="inline-comment-marker" data-ref="52812293-3824-412c-a4e7-8461c50fc674">pri is constrainted from qos mapping table.</span></p><p><br/></p></td><td colspan="1" class="confluenceTd">#Stimulus.DCE.CmdReq.Pri</td><td colspan="1" class="confluenceTd"><span>dce_mst_seq.svh</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="8" class="confluenceTd"><strong>CMDreq Body</strong></td></tr></thead><tbody><tr><td class="confluenceTd">CMStatus</td><td class="confluenceTd">Input-only for CMDReq. Used to deliver transport encountered errors to target unit</td><td class="confluenceTd"><p>Non-Error Testing:</p><p>drive 0 on all bits.</p><p><br/></p></td><td class="confluenceTd">#Stimulus.DCE.CmdReq.Cmstatus</td><td class="confluenceTd">dce_mst_seq.svh</td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p><p>Section 4.4.2 - TABLE 4.3</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><p><span>not in seq_item.construct_cmdmsg()</span></p><p>dce_mst_seq does not drive anything for this field.</p><p>For non-Errors: Drive all 0s.</p><p>For Errors: Refer to Errors Testplan</p></td></tr><tr><td class="confluenceTd">Addr</td><td class="confluenceTd">address field of the native operation</td><td class="confluenceTd"><p>random address, (addr generated using a utility Address Manager , which has the intelligence to generate valid coherent addresses for DCE.)</p></td><td class="confluenceTd"><p>#Cover.DCE.CmdReq.Addr</p><p>(cover different address-ranges)</p><p>#Cover.DCE.CmdReq.BlockOffsetAddr</p><p>(cover all BlockOffset addresses)</p></td><td class="confluenceTd"><p>smi_coverage.svh</p></td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p><p>Section 4.4.2 - TABLE 4.3</p></td><td colspan="1" class="confluenceTd"><span class="inline-comment-marker" data-ref="894a402f-2665-4692-b163-6496bd33f08b">Y</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">VZ</td><td class="confluenceTd"><p>Visibility</p><p>(0 - Coherency Domain Visibility)</p><p>(1- System Visibility)</p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="f59643b1-1bac-43e9-be19-9465afb76f04">completely randomize</span></p></td><td class="confluenceTd"><p><span class="legacy-color-text-blue3">#Cover.DCE.CmdReq.Visibility</span></p></td><td class="confluenceTd"><p>smi_coverage.svh</p></td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p><p>Section 4.4.3.3.4</p><p><br/></p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><p><span class="inline-comment-marker" data-ref="ff696156-e282-4ac4-b684-11a3936a3970">This field is not consumed by DCE, just forwarded.</span></p></td></tr><tr><td colspan="1" class="confluenceTd">CA</td><td colspan="1" class="confluenceTd"><p>Cacheability</p><p>0 - address must not be cached</p><p>1 - address is cacheable. system caches must inspect their contents to check if there is an address match</p></td><td colspan="1" class="confluenceTd">completely randomize</td><td colspan="1" class="confluenceTd"><span>#Cover.DCE.CmdReq.Cacheability</span></td><td colspan="1" class="confluenceTd"><p>smi_coverage.svh</p></td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p><p>Section 4.4.3.3.1</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><p><span><span class="inline-comment-marker" data-ref="51473b76-9917-45b0-9170-ca8a67e785cf">This field is not consumed by DCE, just forwarded.</span></span></p></td></tr><tr><td colspan="1" class="confluenceTd">AC</td><td colspan="1" class="confluenceTd"><p>Allocation Hint</p><p>0 - cacheline need not be allocated in the system-cache</p><p>1 - Hint to allocate in system cache</p></td><td colspan="1" class="confluenceTd">completely randomize</td><td colspan="1" class="confluenceTd"><span>#Cover.DCE.CmdReq.AllocationHint</span></td><td colspan="1" class="confluenceTd"><p>smi_coverage.svh</p></td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p><p>Section 4.4.3.3.2</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><p><span><span class="inline-comment-marker" data-ref="c76dbba7-b77f-4b71-b841-bc72b634245f">This field is not consumed by DCE, just forwarded.</span></span></p></td></tr><tr><td colspan="1" class="confluenceTd">CH</td><td colspan="1" class="confluenceTd"><p>Coherency Requirement</p><p>0 - Non-coherent Access</p><p>1 - Coherent Access</p></td><td colspan="1" class="confluenceTd"><p>do not randomize</p><p>CMDreq.CH is always driven to 1</p></td><td colspan="1" class="confluenceTd"><p>#Stimulus.DCE.CmdReq.CoherencyRequirement</p><p><span>(It should never be 0 for any CmdReq that DCE receives)</span></p></td><td colspan="1" class="confluenceTd"><p>dce_mst_seq.svh</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p><p>Section 4.4.3.3.1</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">ST</td><td colspan="1" class="confluenceTd"><p>Storage Type</p><p>0 - System memory address</p><p>1 - Peripheral Storage</p></td><td colspan="1" class="confluenceTd"><p>do not randomize</p><p>CMDreq.ST is always driven to 0.</p></td><td colspan="1" class="confluenceTd"><p>#Stimulus.DCE.CmdReq.StorageType</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p>dce_mst_seq.svh</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p><p>Section 4.4.3.3.1</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><p>Refer TABLE 4-5 ST type should always be driven to 0 for coherent CMDreq</p></td></tr><tr><td colspan="1" class="confluenceTd">EN</td><td colspan="1" class="confluenceTd"><p>Endianness</p><p>0 - Little Endian Access</p><p>1 - Big Endian Access</p><p><br/></p></td><td colspan="1" class="confluenceTd">randomize (0 or 1)</td><td colspan="1" class="confluenceTd"><p>#Cover.DCE.CmdReq.Endianness</p><p><span>(No checks required)</span></p></td><td colspan="1" class="confluenceTd"><p>smi_coverage.svh</p></td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p><p>Section 4.4.3.3.1</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><p><br/></p></td></tr><tr><td colspan="1" class="confluenceTd"><p>ES</p><p>(EX and SS)</p></td><td colspan="1" class="confluenceTd"><p><span>Exclusive Access /Self-Snoop</span></p><p>0 - Not an exclusive access / No Self-snoop</p><p>1 - Is an exclusive access /Send a snoop for this operation to requestor also.</p></td><td colspan="1" class="confluenceTd"><p>For Exclusive Ops: RdCln, RdVld, RdNotShdDirty, ClnUnq randomize ES or EX bit</p><p>For Atomic Ops: randomize ES or SS bit</p><p>For others: Drive 0 only.</p></td><td colspan="1" class="confluenceTd"><p><span>#Cover.DCE.CmdReq.ExclusiveOps_ES</span></p><p><span>#Cover.DCE.CmdReq.AtomicOps_SS</span></p></td><td colspan="1" class="confluenceTd"><p>smi_coverage.svh</p></td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p><p>Section 4.4.3.3.6</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><p><br/></p></td></tr><tr><td colspan="1" class="confluenceTd">NS</td><td colspan="1" class="confluenceTd"><p><span>Non-secure Access</span></p><p><span><br/></span></p><p><span>0 - Secure Access</span></p><p>1 - Non-secure Access</p></td><td colspan="1" class="confluenceTd"><p>Depends on wSecurityAttribute in static config.</p><p>wSecurityAttribute =1 (drive only 1)</p><p>wSecurityAttribute =0 (randomize 0 or 1)</p></td><td colspan="1" class="confluenceTd"><p><span>#Cover.DCE.CmdReq.NonSecure</span></p><p><span><span>(no checks for this field)</span></span></p></td><td colspan="1" class="confluenceTd"><p>smi_coverage.svh</p></td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p><p>Section 4.4.3.3.5</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">PR</td><td colspan="1" class="confluenceTd"><p>Privileged Access</p><p>0 - Application Access</p><p>1 - Privileged Access (OS or Hypervisor)</p></td><td colspan="1" class="confluenceTd">randomize (0 or 1)</td><td colspan="1" class="confluenceTd"><p><span>#Cover.DCE.CmdReq.PrivilegedAccess</span></p><p><span><span>(no checks for this field)</span></span></p></td><td colspan="1" class="confluenceTd"><p>smi_coverage.svh</p></td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p><p>Section 4.4.3.3.5</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span><span class="inline-comment-marker" data-ref="10fb7476-2293-4ef4-b40d-43d24eb1b635">This field is not consumed by DCE, just forwarded. </span></span></td></tr><tr><td colspan="1" class="confluenceTd">OR</td><td colspan="1" class="confluenceTd"><p><span class="inline-comment-marker" data-ref="f6f7f081-ab40-40c5-8573-6bddb7de9e83">Ordering</span></p></td><td colspan="1" class="confluenceTd"><span>randomize (all 4 values)</span></td><td colspan="1" class="confluenceTd"><p><span>#Cover.DCE.CmdReq.Order</span></p><p><span><span>(no checks for this field)</span></span></p></td><td colspan="1" class="confluenceTd"><p>smi_coverage.svh</p></td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p><p>Section 4.4.3.3.4</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><p>This field is not consumed by DCE, just forwarded.</p></td></tr><tr><td colspan="1" class="confluenceTd">LK</td><td colspan="1" class="confluenceTd"><p>Line-Locking</p></td><td colspan="1" class="confluenceTd"><span>randomize (all 4 values)</span></td><td colspan="1" class="confluenceTd"><p><span>#Cover.DCE.CmdReq.Linelocking</span></p><p><span><span>(no checks for this field)</span></span></p></td><td colspan="1" class="confluenceTd"><p>smi_coverage.svh</p></td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p><p>Section 4.4.3.3.2</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">This field is not consumed by DCE, just forwarded.</td></tr><tr><td colspan="1" class="confluenceTd">RL</td><td colspan="1" class="confluenceTd"><p>Response Level</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p><span>CMDreq is issued with RL='b01</span></p><p><span><br/></span></p><p><br/></p></td><td colspan="1" class="confluenceTd"><p><span>#Stimulus.DCE.CmdReq.ResponseLevel</span></p><p><br/></p></td><td colspan="1" class="confluenceTd"><p>dce_mst_seq.svh</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p><p>Section 4.4.3.3.8</p><p>TABLE 4-15. RL[] settings for various CCMP messages.</p><p>v 0.85 of CCMP spec.</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">TM</td><td colspan="1" class="confluenceTd"><p>Trace Me</p><p>0 - No-op</p><p>1 - Trace this access</p></td><td colspan="1" class="confluenceTd"><span>randomize (0 or 1)</span></td><td colspan="1" class="confluenceTd"><p><span>#Cover.DCE.CmdReq.TraceMe</span></p><p><span><span>(no checks for this field)</span></span></p></td><td colspan="1" class="confluenceTd"><p>smi_coverage.svh</p></td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p><p>Section 4.4.3.3.7</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">This field is not consumed by DCE, just forwarded.</td></tr><tr><td colspan="1" class="confluenceTd">MPF1</td><td colspan="1" class="confluenceTd"><p>Stashing ops - (Valid | StashTarget)</p><p>Atomics ops - ArgV[5:0]</p></td><td colspan="1" class="confluenceTd"><p><strong><u>For stashing ops </u></strong></p><p>randomize valid 1:80% 0:20%</p><p>if Valid=1, randomize StashTarget = Stashable Target 80%</p><p>StashTarget = Non-Stashable Target 20%</p><p>If Valid = 0, randomize StashTarget = Any Target</p><p><strong><u>For Atomics ops</u> </strong></p><p>completely randomize</p><p><u><strong>For Wr Unq ops</strong></u></p><p>Used by only ACE agent to specify AWUNIQUE signal as the LSB bit. This is used by DCE to maintain the DCE snoop filter</p><p><strong><u>For all other ops</u> </strong></p><p>completely randomize (since don't care)</p></td><td colspan="1" class="confluenceTd"><p><span>#Stimulus.DCE.CmdReq.Mpf1</span></p><p><span>(no checks for this field)</span></p><p><br/></p><p><span>#Stimulus.DCE.CmdReq.Mpf1_awunq</span></p></td><td colspan="1" class="confluenceTd"><p>dce_mst_seq.svh</p></td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p><p>Section 4.4.3.4 TABLE 4-16</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><p>Description in Section 4.4.3.3.6 TABLE 4-11</p><p><span>ArgV is just a pass-through in DCE. No checks needed for this.</span></p></td></tr><tr><td colspan="1" class="confluenceTd">MPF2</td><td colspan="1" class="confluenceTd"><p>All exclusive ops -</p><p>(Valid | FlowId)</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p>For exclusive ops</p><p><span>Valid = 1 </span></p><p><span><span>if Valid==1 </span></span></p><p><span><span>FlowId &lt; AiuInfo.nProcs</span></span></p></td><td colspan="1" class="confluenceTd"><p>#Stimulus.DCE.CmdReq.Mpf2</p><p>(no checks for this field)</p></td><td colspan="1" class="confluenceTd"><p>dce_mst_seq.svh</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p><p>Section 4.4.3.4 TABLE 4-17</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><p><br/></p></td></tr><tr><td colspan="1" class="confluenceTd">Size</td><td colspan="1" class="confluenceTd">Access size in bytes. Number of bytes accessed is 2^Size. Size=3'b111 is reserved.</td><td colspan="1" class="confluenceTd"><p>randomize with constraint </p><p>Size !== 7</p></td><td colspan="1" class="confluenceTd"><p>#Stimulus.DCE.CmdReq.Size</p><p>#Cover.DCE.CmdReq.Size</p><p>(no checks for this field)</p></td><td colspan="1" class="confluenceTd"><p>dce_mst_seq.svh</p><p>smi_coverage.svh</p></td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p><p>Section 4.4.3.6</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">IntfSize</td><td colspan="1" class="confluenceTd">Intfsize in double-words at the receiver of data. </td><td colspan="1" class="confluenceTd"><p> randomize (0 to 7)</p><p><br/></p></td><td colspan="1" class="confluenceTd"> #Cover.DCE.CmdReq.IntfSize<p>(no checks for this field)</p></td><td colspan="1" class="confluenceTd"><p>smi_coverage.svh</p></td><td colspan="1" class="confluenceTd"> ConcertoCProtocolArch.pdf<p>Section 4.4.3.7</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><p> <span class="inline-comment-marker" data-ref="dca8ee7e-bba6-45a1-908d-9518713d0836">spec says 5 to 7 is reserved but that should not break anything.</span></p><p>Completely randomize. Any value should not affect DCE block.</p></td></tr><tr><td colspan="1" class="confluenceTd">DId</td><td colspan="1" class="confluenceTd"> target DMIId</td><td colspan="1" class="confluenceTd"> = DMIId for that coherent address</td><td colspan="1" class="confluenceTd"><p>#Stimulus.DCE.CmdReq.DId</p><p>(Constraint the DId driven with CMDReq for coherent address with information from address map)</p><p><span>#Cover.DCE.CmdReq.DId</span></p><p><span>(cover that addresses-space covers all the DMIIds attached to the DCE) </span></p><p><br/></p></td><td colspan="1" class="confluenceTd"><p> <span>dce_mst_seq.svh</span></p><p><span> </span>smi_coverage.svh</p></td><td colspan="1" class="confluenceTd"> <span>ConcertoCProtocolArch.pdf</span><p>Section 4.4.3.8</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">TOF</td><td colspan="1" class="confluenceTd"> Transaction Ordering Framework to apply to the current</td><td colspan="1" class="confluenceTd"><p>1- CHI master</p><p><span class="inline-comment-marker" data-ref="fab0866f-401f-4d0d-beaf-4c95387bb5d9">2- ACE master</span></p><p><span class="inline-comment-marker" data-ref="fab0866f-401f-4d0d-beaf-4c95387bb5d9">3 - AXI master </span></p></td><td colspan="1" class="confluenceTd"><p>#Stimulus.DCE.CmdReq.Tof</p><p><br/></p></td><td colspan="1" class="confluenceTd">dce_mst_seq.svh<p><br/></p></td><td colspan="1" class="confluenceTd"> <span>ConcertoCProtocolArch.pdf</span><p>Section 4.4.3.9</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">QOS</td><td colspan="1" class="confluenceTd"> Quality of Service label field</td><td colspan="1" class="confluenceTd"> randomize based on QOS mapping from json</td><td colspan="1" class="confluenceTd"> #Cover.DCE.CmdReq.Qos<p><br/></p></td><td colspan="1" class="confluenceTd"><p><span> </span>smi_coverage.svh</p></td><td colspan="1" class="confluenceTd"> <span> </span><span>ConcertoCProtocolArch.pdf</span><p>Section 4.4.3.10</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"> Can it be completely <span class="inline-comment-marker" data-ref="f6d504de-97a5-4b74-b76d-29094205d389">randomizable</span>? Yes based on QOS mapping table from json.</td></tr><tr><td colspan="1" class="confluenceTd">NDPROT</td><td colspan="1" class="confluenceTd"> protection bits for non-data payload</td><td colspan="1" class="confluenceTd"> randomize</td><td colspan="1" class="confluenceTd"> <span>#Cover.DCE.CmdReq.NDProt</span></td><td colspan="1" class="confluenceTd"><p>smi_coverage.svh</p></td><td colspan="1" class="confluenceTd"> <span>ConcertoCProtocolArch.pdf</span><p>Section 4.4.3.12</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"> <span> Can it be completely <span class="inline-comment-marker" data-ref="69195b07-92ef-4b15-b292-7a5cbcf45d32">randomizable</span>? Yes</span></td></tr></tbody></table></div><h3 id="DCEv3.0Testplan-CMDresponse">CMD response</h3><p>CMDrsp message implies that a CMDreq message has been accepted by DCE. It is sent by DCE and returns the flow-control credit to the issuer of the original CMDreq initiator. </p><p>Refer to Section 4.5.6 TABLE 4-20 for description about each of the message fields </p><p><br/></p><h4 id="DCEv3.0Testplan-FunctionalCoverage/Checks.1">Functional <span class="inline-comment-marker" data-ref="29d277ab-ec47-4f0e-a324-94802a7aea30">Coverage/Checks</span></h4><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>HashTag</p></th><th class="confluenceTh"><p>Where Checked/Covered</p></th><th class="confluenceTh"><p>Reference Document</p></th><th colspan="1" class="confluenceTh">Done</th><th class="confluenceTh"><p>Remarks</p></th></tr><tr><td colspan="1" class="confluenceTd"><p>RMessageId, TargetId of CMDrsp is matching SrcId, MessageId of one CMDreq in flight</p></td><td colspan="1" class="confluenceTd"><p>#Check.DCE.CmdRsp.RmsgId</p></td><td colspan="1" class="confluenceTd"><p>dce_scoreboard.svh</p></td><td colspan="1" class="confluenceTd"><p>ConcertoCprotocolArch.pdf</p><p>Section 4.5.6 TABLE 4-20</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>Initiator Id of CMDrsp matches DCE's FUNIT Id i.e the CMDreq's TargId</p></td><td colspan="1" class="confluenceTd"><p>#Check.DCE.CmdRsp.InitiatorId</p></td><td colspan="1" class="confluenceTd"><p>dce_scb_txn.svh</p></td><td colspan="1" class="confluenceTd"><p>ConcertoCprotocolArch.pdf</p><p>Section 4.5.6 TABLE 4-20</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Check that CMStatus for CMDrsp is always 0</td><td colspan="1" class="confluenceTd"><span>#Check.DCE.CMDRsp.Cmstatus</span></td><td colspan="1" class="confluenceTd"><p><span>dce_scb_txn.svh</span></p><p><span>smi_seq_item.svh</span></p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><h3 id="DCEv3.0Testplan-UPDATErequest">UPDATE request</h3><p>Stands for Directory Update. Sent by ACE-AIU or IOAIU w/ proxy Cache to DCE to update the directory. UpdInv is the only type of UPDmsg defined. </p><p>Please refer to ConcertoCProtocolSpec.pdf Section 4.13.1 to Section 4.13.3  for complete details.</p><p><br/></p><h4 id="DCEv3.0Testplan-FunctionalCoverage/Checks.2">Functional Coverage/Checks</h4><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>HashTag</p></th><th class="confluenceTh"><p>Where Checked/Covered</p></th><th colspan="1" class="confluenceTh">Done</th><th class="confluenceTh"><p>Remarks/Comments</p></th></tr><tr><td colspan="1" class="confluenceTd">Every UPDreq should do a Directory Lookup</td><td colspan="1" class="confluenceTd">#Check.DCE.UpdReq.DMUpdReq</td><td colspan="1" class="confluenceTd">dce_scb_txn.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>random UPDreq address, (addr generated using a utility Address Manager , which has the intelligence to generate valid coherent addresses for DCE.)</p></td><td colspan="1" class="confluenceTd"><p>#Cover.DCE.UpdReq_Addr</p></td><td colspan="1" class="confluenceTd"><p>smi_coverage.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Cover the NS bit on the UpdReq</td><td colspan="1" class="confluenceTd">#Cover.DCE.UpdReq.NonSecure</td><td colspan="1" class="confluenceTd">smi_coverage.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><p><br/></p><h3 id="DCEv3.0Testplan-UPDATEresponse">UPDATE response</h3><p>After receiving the UPDreq message, the DCE issues an UPDrsp message back to the AIU to acknowledge the receipt of the request message</p><p>Please refer to ConcertoCProtocolSpec.pdf Section 4.13.4 to Section 4.13.6  for complete details.</p><h4 id="DCEv3.0Testplan-FunctionalCoverage/Checks.3">Functional Coverage/Checks</h4><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>HashTag</p></th><th class="confluenceTh"><p>Where Checked/Covered</p></th><th colspan="1" class="confluenceTh">Done</th><th class="confluenceTh"><p>Remarks/Comments</p></th></tr><tr><td colspan="1" class="confluenceTd">Every UPDreq should conclude with an UPDrsp</td><td colspan="1" class="confluenceTd"><span>#Check.DCE.CmdUpdRsp</span></td><td colspan="1" class="confluenceTd"><span>dce_scb_txn.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>RMsgId of UPDrsp is matches MsgId of a unique UPDreq in flight</p></td><td colspan="1" class="confluenceTd"><p>#Check.DCE.CmdUpdRsp.rmsgid</p></td><td colspan="1" class="confluenceTd"><p>dce_scb_txn.svh</p><p>dce_scoreboard.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><span>TargetId of UPDrsp is matches SrcId of UPDreq</span></td><td colspan="1" class="confluenceTd"><span>#Check.DCE.CmdUpdRsp.TargId</span></td><td colspan="1" class="confluenceTd"><span>dce_scb_txn.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>InitiatorId of UPDrsp matches DCE's FUNIT Id.</p></td><td colspan="1" class="confluenceTd"><p>#Check.DCE.CmdUpdRsp.SrcId</p></td><td colspan="1" class="confluenceTd"><p>dce_scb_txn.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><p><br/></p><h3 id="DCEv3.0Testplan-SNPrequest">SNP request</h3><p>Refer to description of SNP request message from Section 4.5.1 of ConcertoCProtocol Spec.</p><h4 id="DCEv3.0Testplan-FunctionalCoverageandChecks"><strong>Functional Coverage and Checks</strong></h4><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Hash-Tag</p></th><th class="confluenceTh"><p>Where Covered/Checked</p></th><th class="confluenceTh"><p>Reference Document</p><p>(ConcertoCProtocolArch.pdf)</p></th><th colspan="1" class="confluenceTh">Done</th><th class="confluenceTh"><p>Remarks/Questions</p></th></tr><tr><td colspan="1" class="confluenceTd"><p>Set expects for an SNP request messsage based on CMDType, DM lookup response. There could be multiple snoops issued.</p><p>Test fails on hb timeout if Request was expected and not Seen</p><p>Test fails on Unexpected Pkt Seen if SNP request was not expected but seen.</p></td><td colspan="1" class="confluenceTd"><span>#Check.DCE.SnpReq</span></td><td colspan="1" class="confluenceTd">dce_scoreboard.svh</td><td colspan="1" class="confluenceTd"><span>Section 4.5.1</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p>Check that Src Id of the snoop request matches DCE FUNIT Id</p></td><td class="confluenceTd"><p>#Check.DCE.SnpReq.SrcId</p></td><td class="confluenceTd"><p>dce_scb_txn.svh</p><p>dce_scoreboard.svh</p></td><td class="confluenceTd"><p>Section 4.5.1</p></td><td colspan="1" class="confluenceTd">Y</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p>Check that Target Id of the snoop request matches the snooper AIU FUNIT Id</p><p>as determined by directory lkp_rsp and snoop_type</p></td><td class="confluenceTd"><p>#Check.DCE..SnpReq.TargId</p></td><td class="confluenceTd"><p>dce_scb_txn.svh</p><p>dce_scoreboard.svh</p></td><td class="confluenceTd"><p>Section 4.5.1</p></td><td colspan="1" class="confluenceTd">Y</td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>Check that correct SnpType is generated for the CmdType</p></td><td colspan="1" class="confluenceTd"><span>#Check.DCE.SnpReq.SnpType</span></td><td colspan="1" class="confluenceTd"><p>dce_scb_txn.svh</p><p>dce_scoreboard.svh</p></td><td colspan="1" class="confluenceTd"><p>Section 4.5.2 TABLE 4-21</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p><span>Cover that every CMDType issues a SNPreq as per ConcertoCProtocol</span></p><p><span>cross CMDreqType x IssuesSnp</span></p></td><td colspan="1" class="confluenceTd"><span>#Cover.DCE.SnpReq</span></td><td colspan="1" class="confluenceTd">dce_coverage.svh</td><td colspan="1" class="confluenceTd"><span>Section 4.5.2 TABLE 4-21</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>Check that fields addr, vz, ac, ca, ns, pr, rl, tm, intfsize, dest_id, tof, qos, err, aux are match incoming CMDreq</p></td><td colspan="1" class="confluenceTd"><span>#Check.DCE.SnpReq.Attributes</span></td><td colspan="1" class="confluenceTd">dce_scb_txn.svh</td><td colspan="1" class="confluenceTd"><p>Section 4.5.5</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>Check UP field (00-Unique Presence 01- Unique Provider 11-Unique Permission)</p></td><td colspan="1" class="confluenceTd"><p><span>#Check.DCE.SnpReq.UP</span></p><p><span>#Cover.DCE.SnpReq.UP<br/></span></p></td><td colspan="1" class="confluenceTd"><p><span>dce_scb_txn.svh</span></p><p><span>smi_coverage.svh</span></p></td><td colspan="1" class="confluenceTd"><p>Section 4.5.5.4 TABLE 4-28</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>Check MPF1 fields, If Stash: = CMDreq.MPF1 If non-Stash: = CMDreq.InitiatorId</p></td><td colspan="1" class="confluenceTd"><span>#Check.DCE.SnpReq.MPF1</span></td><td colspan="1" class="confluenceTd"><span>dce_scb_txn.svh</span></td><td colspan="1" class="confluenceTd"><p><span>Section 4.5.5.7</span></p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>Check MPF2 fields, If Stash: = CMDreq.MPF2 If non-Stash: = CMDreq.MessageId</p></td><td colspan="1" class="confluenceTd"><span>#Check.DCE.SnpReq.MPF2</span></td><td colspan="1" class="confluenceTd"><span>dce_scb_txn.svh</span></td><td colspan="1" class="confluenceTd"><p>Section 4.5.5.8</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p><span class="inline-comment-marker" data-ref="b3cd5863-f617-445f-8e3c-1d246fb90154">Check MPF3 fields</span>, If UP=11, FUNIT Id of AIU that is given permission to transfer data to requesting AIU.</p><p>if UP != 11 Dont care</p><p>For ncore3.0 DV expects the owner FUnit ID, on this field for SnpType:SNP_INV_DTR</p></td><td colspan="1" class="confluenceTd"><span>#Check.DCE.SnpReq.MPF3</span></td><td colspan="1" class="confluenceTd"><span>dce_scb_txn.svh</span></td><td colspan="1" class="confluenceTd"><p>Section 4.5.5.9 TABLE 4-32</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span class="inline-comment-marker" data-ref="e5dee9a6-93fd-4ab7-9560-e0d1a7f4e12e">UP=11 is not applicable to ncore 3.0</span></td></tr><tr><td colspan="1" class="confluenceTd"><p>Chec<span class="inline-comment-marker" data-ref="6c02c4d0-6f8d-468a-a957-849259209d0c">k RL field</span></p></td><td colspan="1" class="confluenceTd"><span>#Check.DCE..SnpReq.RL</span></td><td colspan="1" class="confluenceTd"><span>dce_scb_txn.svh</span></td><td colspan="1" class="confluenceTd"><p>Section 4.5.5.5</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>DV maintains a pool of RBID per DMI with status (UNRESERVED, RESERVED)</p><p>Check to make sure the RBID picked is with status UNRESERVED</p></td><td colspan="1" class="confluenceTd"><span>#Check.DCE.SnpReq.RBID</span></td><td colspan="1" class="confluenceTd">dce_scoreboard.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><h3 id="DCEv3.0Testplan-SNPresponse">SNP response  </h3><p>After processing the SNP transactions, the agents caches or proxy caches issue snoop responses of which data transfers to requesting AIU or DMI, if necessary may be a part. Each snooped AIU summarizes these responses in a message called SNPrsp, back to DCE.</p><p>Refer to description of SNP response message from <span class="inline-comment-marker" data-ref="efc39943-3894-4ff2-98a4-55dd9418b9b1">Section 4.5.6 of ConcertoCProtocol Spec</span> for more details.</p><p>DCE aiu slave sequence drives the SNPrsp message in response to the SNPreq it receives from DCE block. SNPrsp.CMStatus bits convey information about what the snooper AIU plans to do in response to SNPreq. slave sequence picks a random value among the legal possible values that could be driven. CMStatus bits are a function of SnpType and Snooper Initial State, and the legal values are specified in the ConcertoCProtocolSpec.</p><h4 id="DCEv3.0Testplan-FunctionalChecksandCoverage">Functional Checks and Coverage</h4><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Where Coverered/Checked</th><th class="confluenceTh"><p>Reference Document</p><p>(ConcertoCProtocolArch.pdf)</p></th><th colspan="1" class="confluenceTh">Done</th><th class="confluenceTh">Remarks/Questions</th></tr><tr><td colspan="1" class="confluenceTd"><span>Every SNP request should be acknowledge by a subsequent SNP response message</span></td><td colspan="1" class="confluenceTd"><span>#Check.DCE.SnpRsp</span></td><td colspan="1" class="confluenceTd"><span>dce_scb_txn.svh</span></td><td colspan="1" class="confluenceTd">Section 4.5.6</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">Check that initiatorId field matches the snooper AIU FUNIT Id</td><td class="confluenceTd"><span>#Check.DCE.SnpRsp.SrcId</span></td><td class="confluenceTd"><span>dce_scb_txn.svh</span></td><td class="confluenceTd">TABLE 4-33 CCMP SNPrsp Message Fields</td><td colspan="1" class="confluenceTd">Y</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">Check that targetId field matches DCE FUNIT Id</td><td class="confluenceTd"><span>#Check.DCE.SnpRsp.TargId</span></td><td class="confluenceTd"><span>dce_scb_txn.svh</span></td><td class="confluenceTd"><span>TABLE 4-33 CCMP SNPrsp Message Fields</span></td><td colspan="1" class="confluenceTd">Y</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">Check that RMessageId field matches SNPreq MessageId</td><td class="confluenceTd"><span>#Check.DCE..SnpRsp.RMsgId</span></td><td class="confluenceTd"><span>dce_scb_txn.svh</span></td><td class="confluenceTd"><span>TABLE 4-33 CCMP SNPrsp Message Fields</span></td><td colspan="1" class="confluenceTd">Y</td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Check that the CMStatus bits are among the legal possible values.</td><td colspan="1" class="confluenceTd"><span>#Check.DCE.SnpRsp.CMStatus</span></td><td colspan="1" class="confluenceTd"><span>dce_scb_txn.svh</span></td><td colspan="1" class="confluenceTd"><p>Section 5.6 to Section 5.9</p><p>Coherency Protocol Tables for various ops.</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>Cover that all possible legal values of CMStatus bits for a SNPtype</p><p>cross:</p><p>SNPtype x SNPrsp.CMStatus</p></td><td colspan="1" class="confluenceTd"><p><span>#Cover.DCE.RdVld.SnpRsp_CMStatus<br/></span></p><p><span>#Cover.DCE.RdCln.SnpRsp_CMstatus<br/></span></p><p><span>#Cover.DCE.RdNotShdDirty.SnpRsp_CMStatus<br/></span></p><p><span>#Cover.DCE.RdNITC.SnpRsp_CMStatus<br/></span></p><p><span>#Cover.DCE.RdNITCClnInv.SnpRsp_CMStatus<br/></span></p><p><span>#Cover.DCE.RdNITCMkInv.SnpRsp_CMStatus<br/></span></p><p><span>#Cover.DCE.MkInv.SnpRsp_CMStatus<br/></span></p><p><span>#Cover.DCE.MkUnq.SnpRsp_CMStatus</span></p><p><span>#Cover.DCE.WrUnqFull.SnpRsp_CMStatus<br/></span></p><p><span>#Cover.DCE.WrUnqPtl.SnpRsp_CMStatus<br/></span></p><p><span>#Cover.DCE.ClnInv.SnpRsp_CMStatus<br/></span></p><p><span>#Cover.DCE.ClnUnq.SnpRsp_CMStatus<br/></span></p><p><span>#Cover.DCE.RdAtm.SnpRsp_CMStatus<br/></span></p><p><span>#Cover.DCE.WrAtm.SnpRsp_CMStatus<br/></span></p><p><span>#Cover.DCE.CmpAtm.SnpRsp_CMStatus<br/></span></p><p><span>#Cover.DCE.SwpAtm.SnpRsp_CMStatus<br/></span></p><p><span>#Cover.DCE.ClnVld.SnpRsp_CMStatus<br/></span></p><p><span>#Cover.DCE.ClnShPer.SnpRsp_CMStatus</span></p></td><td colspan="1" class="confluenceTd"><span>dce_coverage.svh</span></td><td colspan="1" class="confluenceTd"><p>Section 5.6 to Section 5.9</p><p>Coherency Protocol Tables for various ops.</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><h3 id="DCEv3.0Testplan-STRrequest">STR request</h3><p>STRreq is sent by DCE to requestor AIU, to mark a key event in the processing of the CMDreq from the requestor AIU. It indicates the achievement of global ordering and visibility and forward progress of the operation.</p><p>Refer to description of STR request message from Section 4.10.1 to 4.10.3 of ConcertoCProtocol Spec for more details.</p><div><h4 id="DCEv3.0Testplan-FunctionalCoverage&amp;Checks">Functional Coverage &amp; Checks</h4><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col style="width: 582.0px;"/><col style="width: 195.0px;"/><col style="width: 183.0px;"/><col style="width: 276.0px;"/><col style="width: 56.0px;"/><col style="width: 62.0px;"/><col style="width: 91.0px;"/><col style="width: 149.0px;"/></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Where Covered/Checked</th><th class="confluenceTh"><p>Reference Document</p><p>(ConcertoCProtocolArch.pdf</p></th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Run_Cmd</th><th class="confluenceTh">Remarks/Questions</th></tr><tr><td colspan="1" class="confluenceTd"><p>Every transaction starts with a CMDreq and STRreq is expected to be issued by DCE.</p><p>Test fails on hb timeout if STRreq was not seen</p></td><td colspan="1" class="confluenceTd"> <span>#Check.DCE.StrReq</span></td><td colspan="1" class="confluenceTd"> <span>dce_scoreboard.svh</span></td><td colspan="1" class="confluenceTd"> Section 4.10</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">+single_txn</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">Check that targetID field matches requestor aiu FUnitID</td><td class="confluenceTd">#Check.DCE.StrReq_TargetId</td><td class="confluenceTd">dce_scoreboard.svh</td><td class="confluenceTd">TABLE 4-52 CCMP STRreq Message Fields</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+single_txn</span></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Check that MsgId field matches the ATTID allocated to the transaction</td><td colspan="1" class="confluenceTd"><span>#Check.DCE.StrReq_MsgId</span></td><td colspan="1" class="confluenceTd">dce_scb_txn.svh</td><td colspan="1" class="confluenceTd">TABLE 4-52 CCMP STRreq Message Fields</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+single_txn</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">Check that RMsgId field matches CMDreq.MsgId</td><td class="confluenceTd"><span>#Check.DCE.StrReq_RMsgId</span></td><td class="confluenceTd">dce_scoreboard.svh</td><td class="confluenceTd">TABLE 4-52 CCMP STRreq Message Fields</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+single_txn</span></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>Check that RBId if RESERVED already matches the RBID of the transaction. </p><p>RBID Availability checks are done on RBRsv request. </p></td><td colspan="1" class="confluenceTd"><span>#Check.DCE.StrReq_RBID</span></td><td colspan="1" class="confluenceTd">dce_scb_txn.svh</td><td colspan="1" class="confluenceTd">TABLE 4-52 CCMP STRreq Message Fields</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Check MPF1 stash_nid for Stashing requests. For other requests, it is a don't care</td><td colspan="1" class="confluenceTd"><span>#Check.DCE.StrReq_MPF1</span></td><td colspan="1" class="confluenceTd">dce_scb_txn.svh</td><td colspan="1" class="confluenceTd">TABLE 4-52 CCMP STRreq Message Fields</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+single_txn</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Check MPF2 dtr_msg_id. It should match CMDreq msg_id.</td><td colspan="1" class="confluenceTd"><span>#Check.DCE.StrReq_MPF2</span></td><td colspan="1" class="confluenceTd">dce_scb_txn.svh</td><td colspan="1" class="confluenceTd">TABLE 4-52 CCMP STRreq Message Fields</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+single_txn</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Check IntfSize = SNprsp.IntfSize for snooper with SNPrsp.CMStatus.Snarf=1, else don't care</td><td colspan="1" class="confluenceTd"><span>#Check.DCE.StrReq_IntfSize</span></td><td colspan="1" class="confluenceTd">dce_scb_txn.svh</td><td colspan="1" class="confluenceTd">TABLE 4-52 CCMP STRreq Message Fields</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+single_txn</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Cover STRReq smi_cmstatus_state</td><td colspan="1" class="confluenceTd">#Cover.DCE.StrReq_finalstate</td><td colspan="1" class="confluenceTd">dce_coverage.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><h3 id="DCEv3.0Testplan-STRresponse">STR response</h3><p>After receiving an STRreq message, AIU issues an STRrsp message back to DCE to acknowledge the receipt of the former message. </p><p>DCE aiu slave sequence generates and issues an STR response on receipt of an STR request from DCE.</p><p>Refer to description of STR response message from Section 4.10.4 of ConcertoCProtocol Spec for more details.</p><h4 id="DCEv3.0Testplan-FunctionalCoverageandChecks.">Functional Coverage and Checks.</h4><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Where Covered/Checked</th><th class="confluenceTh"><p>Reference Document</p><p>(ConcertoCProtocolArch.pdf)</p></th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" class="confluenceTh">Run_Cmd</th><th class="confluenceTh">Remarks/Questions</th></tr><tr><td colspan="1" class="confluenceTd">Every STR request should be acknowledge by a subsequent STR response message</td><td colspan="1" class="confluenceTd">#Check.DCE.StrRspCheck</td><td colspan="1" class="confluenceTd">dce_scoreboard.svh, dce_scb_txn.svh</td><td colspan="1" class="confluenceTd">Section 4.10.4</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">+single_txn</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">Check that initiatorID field matches STRreq Targ FUNIT Id</td><td class="confluenceTd">#Check.DCE.StrRsp.InitiatorId</td><td class="confluenceTd">dce_scoreboard.svh</td><td class="confluenceTd">TABLE 4-54 CCMP STRrsp Message Fields</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>+single_txn</span></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><span>Check that targetID field matches DCE FUNIT Id</span></td><td class="confluenceTd">#Check.DCE.StrRsp.TargetId</td><td class="confluenceTd"><span>dce_scoreboard.svh</span></td><td class="confluenceTd">TABLE 4-54 CCMP STRrsp Message Fields</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>+single_txn</span></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><span>Check that RMsgId field matches STRreq.MsgId</span></td><td colspan="1" class="confluenceTd">#Check.DCE.StrRsp.MsgId</td><td colspan="1" class="confluenceTd">dce_scb_txn.svh</td><td colspan="1" class="confluenceTd">TABLE 4-54 CCMP STRrsp Message Fields</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>+single_txn</span></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><h3 id="DCEv3.0Testplan-MRDrequest">MRD request</h3><p>This type of message is sent by DCE to DMI for two reasons: </p><ol><li>In response to a Read command after DCE has concluded that data will not be provided to the requestor by a snooper. This determination may be based on the SNPrsp messages received from a snoopers or may be based on the inspection of the states of the cacheline in various potential snoopers as reflected in the directory.</li><li>In order to enforce a CMO at the SMC. After having enforced the semantics of the CMO among systems agents via snoops, the CMOs must also be enforced at the system memory cache to fully perform the CMO</li></ol><h4 id="DCEv3.0Testplan-Functionalcoverageandchecks.">Functional coverage and checks.</h4></div><div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col style="width: 545.0px;"/><col style="width: 263.0px;"/><col style="width: 246.0px;"/><col style="width: 281.0px;"/><col style="width: 56.0px;"/><col style="width: 63.0px;"/><col style="width: 133.0px;"/><col style="width: 150.0px;"/></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Where Covered/Checked</th><th class="confluenceTh">Reference Document</th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Run_Cmd</th><th class="confluenceTh">Remarks/Questions</th></tr><tr><td class="confluenceTd"><span>Check that addr,ns of the MRDreq matches the addr,ns of the outstanding TXN waiting on MRDreq</span></td><td class="confluenceTd"> <span>#Check.DCE.MrdReq_AddrNS</span></td><td class="confluenceTd">dce_scb_txn.svh</td><td class="confluenceTd">TABLE 4-48 CCMP MRDreq message fields</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">+no_addr_conflict</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><span>Check that MsgId field matches the attid of the outstanding TXN waiting on MRDreq</span></td><td class="confluenceTd"> <span>#Check.DCE.MrdReq_ATTId</span></td><td class="confluenceTd">dce_scb_txn.svh</td><td class="confluenceTd">TABLE 4-48 CCMP MRDreq message fields</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+no_addr_conflict</span></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">Check MRDreq.Type match DV prediction</td><td class="confluenceTd"> <span>#Check.DCE.MrdReq_Type</span></td><td class="confluenceTd">dce_scb_txn.svh</td><td class="confluenceTd"><p>TABLE 4-47 MRDreq Messages</p><p>Stashing Transaction Flows.ppt</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+no_addr_conflict</span></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>Check MRDreq Attributes are a pass-through from the CMDreq</p><p>(Addr, NS, VZ, AC, PR, <span class="inline-comment-marker" data-ref="618cb637-48a7-4bfc-8009-75158e74c55f">RL</span>, LK, TM, Size, IntfSixe QOS, AUX)</p></td><td colspan="1" class="confluenceTd"> <span>#Check.DCE.MrdReq_Attr_PassThru</span></td><td colspan="1" class="confluenceTd">dce_scb_txn.svh</td><td colspan="1" class="confluenceTd">TABLE 4-48 CCMP MRDreq message fields</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+no_addr_conflict</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>Check MRDreq.RL</p><p>MrdRdCln* caused due to stashing: RL = 'b11</p><p>MrdCln, MrdFlush, MrdInvalid: RL = 'b10</p><p>All others: RL = 'b01</p></td><td colspan="1" class="confluenceTd">#Check.DCE.MrdReq_RL</td><td colspan="1" class="confluenceTd"><span>dce_scb_txn.svh</span></td><td colspan="1" class="confluenceTd">CCMP spec</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd"><span>any reads test</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Check MRDreq.MPF1 matches CMDreq.smi_src_id(non-stash cmds or stash cmds with snarf=0) and matches CMDreq.mpf1_stash_nid(stash cmds with snarf=1)</td><td colspan="1" class="confluenceTd"> <span>#Check.DCE.MrdReq_mpf1</span></td><td colspan="1" class="confluenceTd">dce_scb_txn.svh</td><td colspan="1" class="confluenceTd">TABLE 4-48 CCMP MRDreq message fields</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+no_addr_conflict</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><span>Check MRDreq.MPF2 matches CMDreq.MsgId(non-stash cmds or stash cmds with snarf=0) and matches stash_target.smi_mpf1_dtr_msg_id(stash cmds with starf=1)</span></td><td colspan="1" class="confluenceTd"> <span>#Check.DCE.<span>MrdReq_mpf2</span></span></td><td colspan="1" class="confluenceTd">dce_scb_txn.svh</td><td colspan="1" class="confluenceTd">TABLE 4-48 CCMP MRDreq message fields</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+no_addr_conflict</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Check that no MRDreq is issued by DCE when it is out of credits</td><td colspan="1" class="confluenceTd">#Check.DCE.MrdReq_CreditCheck</td><td colspan="1" class="confluenceTd"><span>dce_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">CCMP spec</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd"><span>+no_addr_conflict</span></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 42.5104%;"><colgroup><col style="width: 30.9804%;"/><col style="width: 12.6797%;"/><col style="width: 56.0784%;"/></colgroup><tbody><tr><th colspan="3" class="confluenceTh">dm_lkp_rsp = (Hash-Tag: #Cover.DCE.MrdReq.dm_miss)</th></tr><tr><th class="confluenceTh">CMDreq</th><th class="confluenceTh">iid_type</th><th class="confluenceTh">MRDreq</th></tr><tr><td class="confluenceTd">RdVld</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdClnWU</td></tr><tr><td class="confluenceTd">RdCln</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdClnWU</td></tr><tr><td class="confluenceTd">RdNotShdDirty</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdClnWU</td></tr><tr><td class="confluenceTd">RdUnq</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdWU</td></tr><tr><td class="confluenceTd">RdNITC</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdWINV</td></tr></tbody></table></div><div class="table-wrap"><table class="relative-table wrapped confluenceTable"><colgroup><col style="width: 30.9804%;"/><col style="width: 12.6797%;"/><col style="width: 56.0784%;"/></colgroup><tbody><tr><th colspan="3" class="confluenceTh">dm_lkp_rsp = (Hash-Tag: #Cover.DCE.MrdReq.dm_hit_iid_inv_owner_absent_other_sharers_present)</th></tr><tr><th class="confluenceTh">CMDreq</th><th class="confluenceTh">iid_type</th><th class="confluenceTh">MRDreq</th></tr><tr><td class="confluenceTd">RdVld</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdClnWS</td></tr><tr><td class="confluenceTd">RdCln</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdClnWS</td></tr><tr><td class="confluenceTd">RdNotShdDirty</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdClnWS</td></tr><tr><td class="confluenceTd">RdUnq</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdWU</td></tr><tr><td class="confluenceTd">RdNITC</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdWINV</td></tr></tbody></table></div><div class="table-wrap"><table class="relative-table wrapped confluenceTable"><colgroup><col style="width: 30.9804%;"/><col style="width: 12.6797%;"/><col style="width: 56.0784%;"/></colgroup><tbody><tr><th colspan="3" class="confluenceTh">dm_lkp_rsp = (Hash-Tag: #Cover.DCE.MrdReq.dm_hit_iid_inv_owner_present_other_sharers_absent)</th></tr><tr><th class="confluenceTh">CMDreq</th><th class="confluenceTh">iid_type</th><th class="confluenceTh">MRDreq</th></tr><tr><td class="confluenceTd">RdVld</td><td class="confluenceTd">any</td><td class="confluenceTd"><p>MrdRdClnWU ($onehot(cmt_req.sharer_vec) = 1)</p><p><span>MrdRdClnWS ($onehot(cmt_req.sharer_vec) = 0)</span></p></td></tr><tr><td class="confluenceTd">RdCln</td><td class="confluenceTd">any</td><td class="confluenceTd"><p>MrdRdClnWU ($onehot(cmt_req.sharer_vec) = 1)</p><p><span>MrdRdClnWS ($onehot(cmt_req.sharer_vec) = 0)</span></p></td></tr><tr><td class="confluenceTd">RdNotShdDirty</td><td class="confluenceTd">any</td><td class="confluenceTd"><p>MrdRdClnWU ($onehot(cmt_req.sharer_vec) = 1)</p><p><span>MrdRdClnWS ($onehot(cmt_req.sharer_vec) = 0)</span></p></td></tr><tr><td class="confluenceTd">RdUnq</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdWU</td></tr><tr><td class="confluenceTd">RdNITC</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdWINV</td></tr></tbody></table></div><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 701.0px;"><colgroup><col style="width: 30.9804%;"/><col style="width: 12.6797%;"/><col style="width: 56.0784%;"/></colgroup><tbody><tr><th style="width: 701.0px;" class="confluenceTh" colspan="3">dm_lkp_rsp = (Hash-Tag: #Cover.DCE.MrdReq.dm_hit_iid_inv_owner_present_other_sharers_present)</th></tr><tr><th style="width: 217.0px;" class="confluenceTh">CMDreq</th><th style="width: 89.0px;" class="confluenceTh">iid_type</th><th style="width: 395.0px;" class="confluenceTh">MRDreq</th></tr><tr><td style="width: 217.0px;" class="confluenceTd">RdVld</td><td style="width: 89.0px;" class="confluenceTd">any</td><td style="width: 395.0px;" class="confluenceTd"><p><span>MrdRdClnWS </span></p></td></tr><tr><td style="width: 217.0px;" class="confluenceTd">RdCln</td><td style="width: 89.0px;" class="confluenceTd">any</td><td style="width: 395.0px;" class="confluenceTd"><p><span>MrdRdClnWS </span></p></td></tr><tr><td style="width: 217.0px;" class="confluenceTd">RdNotShdDirty</td><td style="width: 89.0px;" class="confluenceTd">any</td><td style="width: 395.0px;" class="confluenceTd"><p><span>MrdRdClnWS </span></p></td></tr><tr><td style="width: 217.0px;" class="confluenceTd">RdUnq</td><td style="width: 89.0px;" class="confluenceTd">any</td><td style="width: 395.0px;" class="confluenceTd">MrdRdWU</td></tr><tr><td style="width: 217.0px;" class="confluenceTd">RdNITC</td><td style="width: 89.0px;" class="confluenceTd">any</td><td style="width: 395.0px;" class="confluenceTd">MrdRdWINV</td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 52.0022%;"><colgroup><col style="width: 23.6536%;"/><col style="width: 20.9081%;"/><col style="width: 55.4382%;"/></colgroup><tbody><tr><th colspan="3" class="confluenceTh">dm_lkp_rsp = (Hash-Tag: #Cover.DCE.MrdReq.dm_hit_iid_sharer_owner_absent_sharers_absent)</th></tr><tr><th class="confluenceTh">CMDreq</th><th class="confluenceTh">iid_type</th><th class="confluenceTh">MRDreq</th></tr><tr><td class="confluenceTd">RdVld</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdClnWU</td></tr><tr><td class="confluenceTd">RdCln</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdClnWU</td></tr><tr><td class="confluenceTd">RdNotShdDirty</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdClnWU</td></tr><tr><td class="confluenceTd">RdUnq</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdWU</td></tr><tr><td class="confluenceTd">RdNITC</td><td class="confluenceTd"><p>all others except ace_aiu</p><p>ace_aiu </p></td><td class="confluenceTd"><p>MrdRdWINV</p><p>MrdRdClnWU</p></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/></colgroup><tbody><tr><th colspan="3" class="confluenceTh">dm_lkp_rsp = (Hash-Tag: #Cover.DCE.MrdReq.dm_hit_iid_sharer_owner_absent_sharers_present)</th></tr><tr><th class="confluenceTh">CMDreq</th><th class="confluenceTh">iid_type</th><th class="confluenceTh">MRDreq</th></tr><tr><td class="confluenceTd">RdVld</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdClnWS</td></tr><tr><td class="confluenceTd">RdCln</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdClnWS</td></tr><tr><td class="confluenceTd">RdNotShdDirty</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdClnWS</td></tr><tr><td class="confluenceTd">RdUnq</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdWU</td></tr><tr><td class="confluenceTd">RdNITC</td><td class="confluenceTd"><p>all except ace_aiu</p><p>ace_aiu</p></td><td class="confluenceTd"><p>MrdRdWINV</p><p>MrdRdClnWS</p></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 36.4235%;"><colgroup><col style="width: 19.7587%;"/><col style="width: 22.3228%;"/><col style="width: 57.9186%;"/></colgroup><tbody><tr><th colspan="3" class="confluenceTh"><p>dm_lkp_rsp = (Hash-Tag: #Cover.DCE.MrdReq.dm_hit_iid_sharer_owner_present_sharers_absent)</p></th></tr><tr><th class="confluenceTh">CMDreq</th><th class="confluenceTh">iid_type</th><th class="confluenceTh">MRDreq</th></tr><tr><td rowspan="2" class="confluenceTd">RdVld</td><td rowspan="2" class="confluenceTd">any</td><td class="confluenceTd">MrdRdClnWU <span class="inline-comment-marker" data-ref="0da41d22-5f4d-4236-a839-eea32959d194">($onehot(cmt_req.sharer_vec) = 1)</span></td></tr><tr><td colspan="1" class="confluenceTd"><span>MrdRdClnWS ($onehot(cmt_req.sharer_vec) = 0)</span></td></tr><tr><td rowspan="2" class="confluenceTd">RdCln</td><td rowspan="2" class="confluenceTd">any</td><td class="confluenceTd"><span>MrdRdClnWU ($onehot(cmt_req.sharer_vec) = 1)</span></td></tr><tr><td colspan="1" class="confluenceTd"><span>MrdRdClnWS ($onehot(cmt_req.sharer_vec) = 0)</span></td></tr><tr><td rowspan="2" class="confluenceTd">RdNotShdDirty</td><td rowspan="2" class="confluenceTd">any</td><td class="confluenceTd"><span>MrdRdClnWU ($onehot(cmt_req.sharer_vec) = 1)</span></td></tr><tr><td colspan="1" class="confluenceTd"><span>MrdRdClnWS ($onehot(cmt_req.sharer_vec) = 0)</span></td></tr><tr><td class="confluenceTd">RdUnq</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdWU</td></tr><tr><td rowspan="2" class="confluenceTd">RdNITC</td><td class="confluenceTd">all except ace_aiu</td><td class="confluenceTd">MrdRdWINV</td></tr><tr><td class="confluenceTd">ace_aiu</td><td class="confluenceTd"><p><span>MrdRdClnWU ($onehot(cmt_req.sharer_vec) = 1)</span></p><p><span>MrdRdClnWS ($onehot(cmt_req.sharer_vec) = 0)</span></p></td></tr></tbody></table></div><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 52.9896%;"><colgroup><col style="width: 38.6528%;"/><col style="width: 33.886%;"/><col style="width: 27.4611%;"/></colgroup><tbody><tr><th colspan="3" class="confluenceTh"><p>dm_lkp_rsp = (Hash-Tag: #Cover.DCE.MrdReq.dm_hit_iid_sharer_owner_present_sharers_present)</p></th></tr><tr><th class="confluenceTh">CMDreq</th><th class="confluenceTh">iid_type</th><th class="confluenceTh">MRDreq</th></tr><tr><td class="confluenceTd">RdVld</td><td class="confluenceTd">any</td><td class="confluenceTd"><span>MrdRdClnWS</span></td></tr><tr><td class="confluenceTd">RdCln</td><td class="confluenceTd">any</td><td class="confluenceTd"><span>MrdRdClnWS </span></td></tr><tr><td class="confluenceTd">RdNotShdDirty</td><td class="confluenceTd">any</td><td class="confluenceTd"><span>MrdRdClnWS</span></td></tr><tr><td class="confluenceTd">RdUnq</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdWU</td></tr><tr><td rowspan="2" class="confluenceTd">RdNITC</td><td class="confluenceTd">all except ace_aiu</td><td class="confluenceTd">MrdRdWINV</td></tr><tr><td class="confluenceTd">ace_aiu</td><td class="confluenceTd"><span>MrdRdClnWS</span></td></tr></tbody></table></div><p><br/></p><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 52.9896%;"><colgroup><col style="width: 18.1347%;"/><col style="width: 21.0363%;"/><col style="width: 22.3834%;"/><col style="width: 38.4456%;"/></colgroup><tbody><tr><th colspan="4" class="confluenceTh"><p>dm_lkp_rsp = (Hash-Tag: #Cover.DCE.MrdReq.dm_hit_iid_owner_other_sharers_absent)</p></th></tr><tr><th class="confluenceTh">CMDreq</th><th class="confluenceTh">iid_type</th><th class="confluenceTh">MRDreq</th><th colspan="1" class="confluenceTh">Reference Document</th></tr><tr><td class="confluenceTd">RdVld</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdClnWU</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">RdCln</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdClnWU</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">RdNotShdDirty</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdClnWU</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td rowspan="2" class="confluenceTd">RdUnq</td><td class="confluenceTd">all except ace_aiu</td><td class="confluenceTd">MrdRdWU</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">ace_aiu</td><td class="confluenceTd">MrdRdClnWU</td><td colspan="1" class="confluenceTd">CONC-6456</td></tr><tr><td rowspan="2" class="confluenceTd">RdNITC</td><td class="confluenceTd">all except ace_aiu</td><td class="confluenceTd">MrdRdWINV</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">ace_aiu</td><td class="confluenceTd">MrdRdClnWU</td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/></colgroup><tbody><tr><th colspan="4" class="confluenceTh">dm_lkp_rsp = (Hash-Tag: #Cover.DCE.MrdReq.dm_hit_iid_owner_other_sharers_present)</th></tr><tr><th class="confluenceTh">CMDreq</th><th class="confluenceTh">iid_type</th><th class="confluenceTh">MRDreq</th><th colspan="1" class="confluenceTh">Reference </th></tr><tr><td class="confluenceTd">RdVld</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdClnWS</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">RdCln</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdClnWS</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">RdNotShdDirty</td><td class="confluenceTd">any</td><td class="confluenceTd">MrdRdClnWS</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td rowspan="2" class="confluenceTd">RdUnq</td><td class="confluenceTd">all except ace_aiu</td><td class="confluenceTd">MrdRdWU</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">ace_aiu</td><td class="confluenceTd">MrdRdClnWU <span class="inline-comment-marker" data-ref="9caf32ae-ee45-4e1d-9516-5a8bc551332f">(since it is not unique</span>)</td><td colspan="1" class="confluenceTd">CONC-6711 ACE master in owner state should always issue MrdRdClnWU </td></tr><tr><td rowspan="2" class="confluenceTd">RdNITC</td><td class="confluenceTd">all except ace_aiu</td><td class="confluenceTd">MrdRdWINV</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">ace_aiu</td><td class="confluenceTd">MrdRdClnWS</td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 53.2639%;"><colgroup><col style="width: 36.3918%;"/><col style="width: 10.9278%;"/><col style="width: 8.24742%;"/><col style="width: 44.433%;"/></colgroup><tbody><tr><th style="text-align: center;width: 707.0px;" class="confluenceTh" colspan="4"><p>Stash Reads</p><p>Hash-Tag: #Cover.DCE.MrdReq.stash.iid</p></th></tr><tr><th style="text-align: center;width: 328.0px;" class="confluenceTh">dm_lkp_rsp</th><th style="text-align: center;width: 85.0px;" class="confluenceTh">CMDreq</th><th colspan="1" class="confluenceTh">iid_type</th><th style="text-align: center;width: 294.0px;" class="confluenceTh">MRDreq</th></tr><tr><td style="text-align: center;width: 328.0px;" class="confluenceTd" rowspan="2"><p><br/></p><p><br/></p><p>dm_miss</p></td><td style="width: 85.0px;" class="confluenceTd"><p>LdCchUnq</p></td><td colspan="1" class="confluenceTd"><p>chi_aiu</p><p>ace_lite_e</p></td><td style="width: 294.0px;" class="confluenceTd"><p>MrdPrefetch (target not identified)</p><p>MrdRdClnWU (target identified, snarf = 1)</p></td></tr><tr><td style="width: 85.0px;" class="confluenceTd">LdCchShd</td><td colspan="1" class="confluenceTd"><p>chi_aiu</p><p>ace_lite_e</p></td><td style="width: 294.0px;" class="confluenceTd"><p>MrdPrefetch (target not identified)</p><p>MrdRdClnWS (target identified, snarf = 1)</p></td></tr><tr><td style="width: 328.0px;" class="confluenceTd" rowspan="2"><p><br/></p><p>dm_hit_trgt_inv_owner_absent_other_shares_present</p></td><td style="width: 85.0px;" class="confluenceTd"><p>LdCchUnq</p></td><td colspan="1" class="confluenceTd"><p>chi_aiu</p><p>ace_lite_e</p></td><td style="width: 294.0px;" class="confluenceTd"><p>MrdPrefetch (target not identified)</p><p>MrdRdClnWU (target identified, snarf = 1)</p></td></tr><tr><td style="width: 85.0px;" class="confluenceTd">LdCchShd</td><td colspan="1" class="confluenceTd"><p>chi_aiu</p><p>ace_lite_e</p></td><td style="width: 294.0px;" class="confluenceTd"><p>MrdPrefetch (target not identified)</p><p>MrdRdClnWS (target identified, snarf = 1)</p></td></tr><tr><td style="width: 328.0px;" class="confluenceTd" rowspan="2"><p><br/></p><p><span class="legacy-color-text-blue3">dm_hit_trgt_inv_owner_present_other_sharers_absent</span></p></td><td style="width: 85.0px;" class="confluenceTd">LdCchUnq</td><td colspan="1" class="confluenceTd"><p>chi_aiu</p><p>ace_lite_e</p></td><td style="width: 294.0px;" class="confluenceTd"><p><span class="legacy-color-text-blue3">No Mrd Issued (target not identified and requester is not owner)</span></p><p><span class="legacy-color-text-blue3">MrdPrefetch (target not identified and requester is owner)</span></p><p><span class="legacy-color-text-blue3">MrdRdClnWU (target identified, snarf=1)</span></p></td></tr><tr><td style="width: 85.0px;" class="confluenceTd"><p><br/></p><p>LdCchShd</p></td><td colspan="1" class="confluenceTd"><p>chi_aiu</p><p>ace_lite_e</p></td><td style="width: 294.0px;" class="confluenceTd"><p><span class="legacy-color-text-blue3">No Mrd Issued (target not identified and requester is not owner)</span></p><p><span class="legacy-color-text-blue3">MrdPrefetch (target not identified and requester is owner)</span></p><p><span class="legacy-color-text-blue3">MrdRdClnWS (target identified, snarf=1)</span></p></td></tr><tr><td rowspan="2" class="confluenceTd"><p><br/></p><p><span class="legacy-color-text-blue3">dm_hit_trgt_inv_owner_present_other_sharers_present</span></p></td><td colspan="1" class="confluenceTd">LdCchUnq</td><td colspan="1" class="confluenceTd"><p>chi_aiu</p><p>ace_lite_e</p></td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-blue3">No Mrd Issued (target not identified and requester is not owner)</span></p><p><span class="legacy-color-text-blue3">MrdPrefetch (target not identified and requester is owner)</span></p><p>MrdRdClnWU (target identified, snarf=1)</p></td></tr><tr><td colspan="1" class="confluenceTd">LdCchShd</td><td colspan="1" class="confluenceTd"><p>chi_aiu</p><p>ace_lite_e</p></td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-blue3">No Mrd Issued (target not identified and requester is not owner)</span></p><p><span class="legacy-color-text-blue3">MrdPrefetch (target not identified and requester is owner)</span></p><p>MrdRdClnWS (target identified, snarf=1)</p></td></tr><tr><td rowspan="2" class="confluenceTd"><p><br/></p><p><span class="legacy-color-text-blue3">dm_hit_trgt_sharer_owner_absent_sharers_absent</span></p></td><td colspan="1" class="confluenceTd">LdCchUnq</td><td colspan="1" class="confluenceTd"><p>chi_aiu</p><p>ace_lite_e</p></td><td colspan="1" class="confluenceTd"><p style="text-align: left;">MrdPrefetch (target not identified)</p><p style="text-align: left;">MrdRdClnWU (target identified, snarf=1)</p></td></tr><tr><td colspan="1" class="confluenceTd">LdCchShd</td><td colspan="1" class="confluenceTd"><p>chi_aiu</p><p>ace_lite_e</p></td><td colspan="1" class="confluenceTd"><p style="text-align: left;">MrdPrefetch (target not identified)</p><p style="text-align: left;">MrdRdClnWS (target identified, snarf=1)</p></td></tr><tr><td rowspan="2" class="confluenceTd"><p><br/></p><p><span class="legacy-color-text-blue3">dm_hit_trgt_sharer_owner_absent_sharers_present</span></p></td><td colspan="1" class="confluenceTd">LdCchUnq</td><td colspan="1" class="confluenceTd"><p>chi_aiu</p><p>ace_lite_e</p></td><td colspan="1" class="confluenceTd"><p style="text-align: left;">MrdPrefetch (target not identified)</p><p style="text-align: left;">MrdRdClnWU (target identified, snarf=1)</p></td></tr><tr><td colspan="1" class="confluenceTd">LdCchShd</td><td colspan="1" class="confluenceTd"><p>chi_aiu</p><p>ace_lite_e</p></td><td colspan="1" class="confluenceTd"><p style="text-align: left;">MrdPrefetch (target not identified)</p><p style="text-align: left;">MrdRdClnWS (target identified, snarf=1)</p></td></tr><tr><td rowspan="2" class="confluenceTd"><p><br/></p><p><span class="legacy-color-text-blue3">dm_hit_trgt_sharer_owner_present_sharers_absent</span></p></td><td colspan="1" class="confluenceTd">LdCchUnq</td><td colspan="1" class="confluenceTd"><p>chi_aiu</p><p>ace_lite_e</p></td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-blue3">No Mrd Issued (target not identified and requester is not owner)</span></p><p><span class="legacy-color-text-blue3">MrdPrefetch (target not identified and requester is owner)</span></p><p style="text-align: left;">MrdRdClnWU (target identified, snarf=1)</p></td></tr><tr><td colspan="1" class="confluenceTd">LdCchShd</td><td colspan="1" class="confluenceTd"><p>chi_aiu</p><p>ace_lite_e</p></td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-blue3">No Mrd Issued (target not identified and requester is not owner)</span></p><p><span class="legacy-color-text-blue3">MrdPrefetch (target not identified and requester is owner)</span></p><p style="text-align: left;">MrdRdClnWS (target identified, snarf=1)</p></td></tr><tr><td rowspan="2" class="confluenceTd"><p><br/></p><p><span class="legacy-color-text-blue3">dm_hit_trgt_sharer_owner_present_sharers_present</span></p></td><td colspan="1" class="confluenceTd">LdCchUnq</td><td colspan="1" class="confluenceTd"><p>chi_aiu</p><p>ace_lite_e</p></td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-blue3">No Mrd Issued (target not identified and requester is not owner)</span></p><p><span class="legacy-color-text-blue3">MrdPrefetch (target not identified and requester is owner)</span></p><p style="text-align: left;">MrdRdClnWU (target identified, snarf=1)</p></td></tr><tr><td colspan="1" class="confluenceTd">LdCchShd</td><td colspan="1" class="confluenceTd"><p>chi_aiu</p><p>ace_lite_e</p></td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-blue3">No Mrd Issued (target not identified and requester is not owner)</span></p><p><span class="legacy-color-text-blue3">MrdPrefetch (target not identified and requester is owner)</span></p><p style="text-align: left;">MrdRdClnWS (target identified, snarf=1)</p></td></tr><tr><td rowspan="2" class="confluenceTd"><p><br/></p><p><span class="legacy-color-text-blue3">dm_hit_trgt_owner_other_sharers_absent</span></p></td><td colspan="1" class="confluenceTd">LdCchUnq</td><td colspan="1" class="confluenceTd"><p>chi_aiu</p><p>ace_lite_e</p></td><td colspan="1" class="confluenceTd"><p style="text-align: left;">MrdPrefetch (target not identified)</p><p style="text-align: left;">MrdRdClnWU (target identified, snarf=1)</p></td></tr><tr><td colspan="1" class="confluenceTd">LdCchShd</td><td colspan="1" class="confluenceTd"><p>chi_aiu</p><p>ace_lite_e</p></td><td colspan="1" class="confluenceTd"><p style="text-align: left;">MrdPrefetch (target not identified)</p><p style="text-align: left;">MrdRdClnWU (target identified, snarf=1)</p></td></tr><tr><td rowspan="2" class="confluenceTd"><p><br/></p><p><span class="legacy-color-text-blue3">dm_hit_trgt_owner_other_sharers_present</span></p></td><td colspan="1" class="confluenceTd">LdCchUnq</td><td colspan="1" class="confluenceTd"><p>chi_aiu</p><p>ace_lite_e</p></td><td colspan="1" class="confluenceTd"><p style="text-align: left;">MrdPrefetch (target not identified)</p><p style="text-align: left;">MrdRdClnWU (target identified, snarf=1)</p></td></tr><tr><td colspan="1" class="confluenceTd">LdCchShd</td><td colspan="1" class="confluenceTd"><p>chi_aiu</p><p>ace_lite_e</p></td><td colspan="1" class="confluenceTd"><p>MrdPrefetch (target not identified)</p><p>MrdRdClnWS (target identified, snarf=1)</p></td></tr></tbody></table></div><h3 id="DCEv3.0Testplan-MRDresponse">MRD response</h3><p>After receiving an MRDreq message, DMI issues an MRDrsp message back to DCE to acknowledge the receipt of the former message. It re</p><p>DCE dmi slave sequence generates and issues an MRD response on receipt of an MRD request from DCE.</p><p>Refer to description of MRD response message from Section 4.8.5 of ConcertoCProtocol Spec for more details.</p><h4 id="DCEv3.0Testplan-Functionalcoverageandchecks..1">Functional coverage and checks.</h4><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Where Covered/Checked</th><th class="confluenceTh"><p>Reference Document</p><p>(ConcertoCProtocolArch.pdf)</p></th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" class="confluenceTh">Run_Cmd</th><th class="confluenceTh">Remarks/Questions</th></tr><tr><td colspan="1" class="confluenceTd">Every MRD request should be acknowledge by a subsequent MRD response message</td><td colspan="1" class="confluenceTd">#Check.DCE.Concerto.v3.0.MrdRsp</td><td colspan="1" class="confluenceTd">dce_scoreboard.svh, dce_scb_txn.svh</td><td colspan="1" class="confluenceTd">Section 4.8.5</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">+single_step_all_ops, +no_addr_conflict</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">Check that initiatorID field matches MRDreq.Target FUNIT Id</td><td class="confluenceTd">#Check.DCE.Concerto.v3.0.MrdRsp.InitiatorId</td><td class="confluenceTd">dce_scoreboard.svh</td><td class="confluenceTd">TABLE 4-49 CCMP MRDrsp Message Fields</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>+single_step_all_ops, +no_addr_conflict</span></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">Check that targetID field matches DCE FUNIT Id</td><td class="confluenceTd">#Check.DCE.Concerto.v3.0.MrdRsp.TargetId</td><td class="confluenceTd">dce_scoreboard.svh</td><td class="confluenceTd">TABLE 4-49 CCMP MRDrsp Message Fields</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>+single_step_all_ops, +no_addr_conflict</span></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Check that RMsgId field matches MRDreq.MsgId</td><td colspan="1" class="confluenceTd">#Check.DCE.Concerto.v3.0.MrdRsp.RMsgId</td><td colspan="1" class="confluenceTd"><span>dce_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">TABLE 4-49 CCMP MRDrsp Message Fields</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>+single_step_all_ops, +no_addr_conflict</span></td></tr></tbody></table></div><h3 id="DCEv3.0Testplan-RBrequest">RB request</h3><p>Request Buffer (RB) is a hardware data structure used to hold control information from the coherent CMDreq that is needed to process an intervention data transfer to DMI that might result from an SNPreq corresponding to the said CMDreq. They are also utilized to mediate data transfers from requesting AIUs such as in the case of Write CMDreqs.</p><p>The control information held in the Request Buffer is delivered via the RBreq (with RType =1 Reserve) message, sent to the DMI via the DCE. The same RBID field is supplied to snoopers on SNPreq and to requestor AIU on STRreq, so RBID is copied into the data transfer meesage DTWreq from snooper or requestor(in case of writes).</p><p>DCE keeps track of the RBs it has been allocated on a per DMI basis, and does not issue an RBRreq unless it has an unreserved RB available. </p><p>A reserved RB may not get utilized if the snoops for CMDreq do not generate any DTWs. In this case DCE may unreserve or release the RB to be able to reuse it for another CMDreq. releasing the <span class="inline-comment-marker" data-ref="03fffa93-f59e-434d-a49f-75facc5a54ff">RB invokes another RB request</span> (with RType=0 or Release) to DMI.</p><p>An RBID is marked RESERVED (in DV)  when a RB Reserve Request is issued by DCE.</p><h4 id="DCEv3.0Testplan-Functionalcoverageandchecks..2">Functional coverage and checks.</h4><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col style="width: 590.0px;"/><col style="width: 288.0px;"/><col style="width: 185.0px;"/><col style="width: 275.0px;"/><col style="width: 56.0px;"/><col style="width: 63.0px;"/><col style="width: 148.0px;"/><col style="width: 150.0px;"/></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Where Covered/Checked</th><th class="confluenceTh"><p>Reference Document</p><p>(ConcertoCProtocolArch.pdf)</p></th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Run_Cmd</th><th class="confluenceTh">Remarks/Questions</th></tr><tr><td colspan="1" class="confluenceTd"><p>Set expects for an RB request Reserve and Release based on CMDType, DM lookup, and aggregate of all SnpResps</p><p>Test fails on hb timeout if Request was expected and not Seen</p><p>Test fails on Unexpected Pkt Seen if RB request was not expected but seen.</p></td><td colspan="1" class="confluenceTd"><p><span>#Check.DCE.RBReq_Rsv</span></p><p><span>#Check.DCE.RBReq_Rls</span></p></td><td colspan="1" class="confluenceTd">dce_scoreboard.svh</td><td colspan="1" class="confluenceTd">Section 4-11</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">+single_step_all_ops</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">Check that TargetId field matches the DMI FUNIT Id (DId) for that address.</td><td class="confluenceTd"><span>#Check.DCE.RBReq_TargetId</span></td><td class="confluenceTd"><p><span>dce_scoreboard.svh</span></p><p>dce_scb_txn.svh</p></td><td class="confluenceTd"><span>TABLE 4-55 CCMP RBRreq message fields</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+single_step_all_ops</span></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Check that RBreq MessageId field match the ATTID of the transaction,</td><td colspan="1" class="confluenceTd">#Check.DCE.RBReq_MsgId</td><td colspan="1" class="confluenceTd"> <span>dce_scb_txn.svh</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+single_step_all_ops</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>Check that Attributes are pass-through from CMDreq</p><p>(Addr, NS, Size,IntfSize, VZ, AC, NS, PR, LK, TOF, QOS,</p></td><td colspan="1" class="confluenceTd"><span>#Check.DCE.RBReqAttr_PassThr</span></td><td colspan="1" class="confluenceTd"><p>dce_scoreboard.svh</p><p>dce_scb_txn.svh</p></td><td colspan="1" class="confluenceTd">TABLE 4-55 CCMP RBRreq message fields</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+single_step_all_ops</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Check that MW(Merging Write) is only set for WrUnqPtl op</td><td colspan="1" class="confluenceTd"><span>#Check.DCE.<span>RBReqAttr_MW</span></span></td><td colspan="1" class="confluenceTd"><p>dce_scoreboard.svh</p><p>dce_scb_txn.svh</p></td><td colspan="1" class="confluenceTd"><span>Section 4.11.4.5.1</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+single_step_all_ops</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>Check that RL field in RBRreq message</p><p>For Reserve: Set to 'b01 or 'b10</p><p>For Release: Set to 'b10</p></td><td colspan="1" class="confluenceTd"><p><span>#Check.DCE.RBReq_Rsv_Attr_RL</span></p><p><span>#Check.DCE.<span>RBReq_Rls_Attr_RL</span></span></p></td><td colspan="1" class="confluenceTd"><p>dce_scoreboard.svh</p><p>dce_scb_txn.svh</p></td><td colspan="1" class="confluenceTd">Section 4.11.4.5.2</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+single_step_all_ops</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Check RBID field is not already in Use and not released.</td><td colspan="1" class="confluenceTd">#Check.DCE.RBReq.RBIDAvailabilityCheck</td><td colspan="1" class="confluenceTd">dce_scoreboard.svh</td><td colspan="1" class="confluenceTd">CCMP spec</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd"><span>+single_step_all_ops</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>Check that RBID is within the RBID_RANGE for that DCE_ID</p><p>example: nDceRbCredits=12</p><p>RBIDs for DCE0 : 0 - 11</p><p>RBIDs for DCE1: 12 - 23 </p><p>...</p></td><td colspan="1" class="confluenceTd"><span>#Check.DCE.</span><span>RBReqRBID_Range</span></td><td colspan="1" class="confluenceTd">dce_scoreboard.svh</td><td colspan="1" class="confluenceTd">CCMP spec</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd"><span>+single_step_all_ops</span></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><h3 id="DCEv3.0Testplan-RBresponse">RB response </h3><p>After receiving the RBRreq message, DMI issues an RBRrsp message back to the DCE to acknowledge the receipt of the former message. An RB response for an RB Release Request needs to seen by DCE rtl to mark an RBID as UNRESERVED.</p><p>DCE dmi slv sequence generates and issues a RB response on receipt of a RB request.</p><h4 id="DCEv3.0Testplan-Functionalcoverageandchecks..3">Functional coverage and checks.</h4><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Where Covered/Checked</th><th class="confluenceTh"><p>Reference Document</p><p>(ConcertoCProtocolArch.pdf)</p></th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Run_Cmd</th><th colspan="1" class="confluenceTh">Remarks/Questions</th></tr><tr><td colspan="1" class="confluenceTd"><span>Every RB request should be acknowledge by a subsequent RB response message</span></td><td colspan="1" class="confluenceTd">#Check.DCE.RBRsp</td><td colspan="1" class="confluenceTd">dce_scb_txn.svh</td><td colspan="1" class="confluenceTd">Section 4.11.5</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">+single_step_all_ops</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><span>Check that initiatorID field matches DMI FunitID</span></td><td colspan="1" class="confluenceTd">#Check.DCE.RBRsp_InitiatorId</td><td colspan="1" class="confluenceTd"><span>dce_scb_txn.svh</span></td><td colspan="1" class="confluenceTd">TABLE 4-56 CCMP RBRrsp message fields</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+single_step_all_ops</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Check that RMsgId field matches RBreq.MsgId or TXN's attid</td><td colspan="1" class="confluenceTd">#Check.DCE.RBRsp_RMsgId</td><td colspan="1" class="confluenceTd"><span>dce_scb_txn.svh</span></td><td colspan="1" class="confluenceTd"><span>TABLE 4-56 CCMP RBRrsp message fields</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+single_step_all_ops</span></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><h3 id="DCEv3.0Testplan-RBUserequest"><span class="inline-comment-marker" data-ref="7f83f51e-2db1-4c34-8f9d-27eada403a99">RBUse request</span></h3><p> The message is sent by the DMI to DCE after a reserved RB allocated to <span class="inline-comment-marker" data-ref="87d6b4e6-6765-4a1b-a28f-bfd917d6265d">the DCE</span> has been utilized to handle all DTWs generated by AIUs for a CMDreq. After receiving the RBUreq, the DCE marks the RB as unreserved in its own data structures, so it can be reused for another CMDreq.</p><p>DCE dmi slv sequence has the capability of peeking through snp_rsps (for non-writes) and determine if RBUsed req needs to be issued. RBUsed requests are always issued for write requests. RBUsed requests are only issued once RB Reserve Requests are seen by the slave sequence. </p><h4 id="DCEv3.0Testplan-Functionalcoverageandchecks..4">Functional coverage and checks.</h4><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Where Covered/Checked</th><th class="confluenceTh"><p>Reference Document</p><p>(ConcertoCProtocolArch.pdf)</p></th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Run_Cmd</th><th class="confluenceTh">Remarks/Questions</th></tr><tr><td colspan="1" class="confluenceTd"><p>Set expects for an RBUsed Req based on SnpRsps and CmdType</p><p>Test fails on hb timeout if Request was expected and not Seen</p><p>Test fails on Unexpected Pkt Seen if RBUse request was not expected but seen.</p></td><td colspan="1" class="confluenceTd">#Check.DCE.RBUseReq</td><td colspan="1" class="confluenceTd">dce_scb_txn.svh</td><td colspan="1" class="confluenceTd">Section 4-12</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">+single_step_all<em>_</em>ops</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">Check that InitiatorId field matches the <span>DMI FUNIT Id (DId).</span></td><td class="confluenceTd">#Check.DCE.RBUseReq_InitiatorId</td><td class="confluenceTd"><p>dce_scoreboard.svh</p><p>dce_scb_txn.svh</p></td><td class="confluenceTd">TABLE 4-57 CCMP RBUreq message fields</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+single_step_all</span><em>_</em><span>ops</span></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Randomize RBUse req MessageId field</td><td colspan="1" class="confluenceTd">#Cover.DCE.RBUseReq_MsgID</td><td colspan="1" class="confluenceTd"> dce_slv_seq.svh</td><td colspan="1" class="confluenceTd">CCMP spec</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd"><span>+single_step_all</span><em>_</em><span>ops</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Check that RBID matches the RB Reserve Request RBID</td><td colspan="1" class="confluenceTd"><span>#Check.DCE.RBUseReq_RBID</span></td><td colspan="1" class="confluenceTd">dce_scoreboard.svh</td><td colspan="1" class="confluenceTd">Section 4.11.4.1</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+single_step_all</span><em>_</em><span>ops</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>Check that RL field in RBUreq message</p><p>is always set to 'b01 (merely requests for an acknowledgement of recepit of RBUreq message</p></td><td colspan="1" class="confluenceTd">#Check.DCE.RBUseReq_RL</td><td colspan="1" class="confluenceTd"><p>dce_scoreboard.svh</p><p>dce_scb_txn.svh</p></td><td colspan="1" class="confluenceTd">Section 4.12.3.3.1</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+single_step_all</span><em>_</em><span>ops</span></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><h3 id="DCEv3.0Testplan-RBUseresponse">RBUse response</h3><p>After receiving RBU req message, DCE issues a RBUrsp message back to DMI to acknowledge the receipt of the former message.</p><h4 id="DCEv3.0Testplan-FunctionalcoverageandChecks">Functional coverage and Checks</h4><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Where Covered/Checked</th><th class="confluenceTh"><p>Reference Document</p><p>(ConcertoCProtocolArch.pdf)</p></th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Run_Cmd</th><th colspan="1" class="confluenceTh">Remarks/Questions</th></tr><tr><td colspan="1" class="confluenceTd">Every RBU request should be acknowledge by a subsequent RBU response message</td><td colspan="1" class="confluenceTd">#Check.DCE.RBURsp</td><td colspan="1" class="confluenceTd">dce_scb_txn.svh</td><td colspan="1" class="confluenceTd">Section 4.14.4</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">+single_step_all_ops</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Check that targetID field matches RBUreq.Src FUNIT Id or DMI FUNIT Id</td><td colspan="1" class="confluenceTd">#Check.DCE.RBURspTargetId</td><td colspan="1" class="confluenceTd">dce_scoreboard.svh</td><td colspan="1" class="confluenceTd">TABLE 4-58 CCMP RBUrsp message fields</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+single_step_all_ops</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Check that RMsgId field matches RBUreq.MsgId</td><td colspan="1" class="confluenceTd">#Check.DCE.RBURspRMsgId</td><td colspan="1" class="confluenceTd">dce_scoreboard.svh</td><td colspan="1" class="confluenceTd">TABLE 4-58 CCMP RBUrsp message fields</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+single_step_all_ops</span></td></tr></tbody></table></div><p><br/></p><p>RBs Functional Coverage</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col style="width: 545.0px;"/><col style="width: 208.0px;"/><col style="width: 142.0px;"/><col style="width: 159.0px;"/><col style="width: 56.0px;"/><col style="width: 62.0px;"/><col style="width: 71.0px;"/><col style="width: 84.0px;"/><col style="width: 149.0px;"/></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Where Covered</th><th class="confluenceTh">Reference Document</th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" class="confluenceTh">Run_Cmd</th><th class="confluenceTh">Remarks/Questions</th></tr><tr><td class="confluenceTd"><p>Cover that <span class="inline-comment-marker" data-ref="f6782b49-ff47-4ec2-86d0-1e83ee2e8065">every CMDreq</span> issues an RB Reserve Request, followed by RBUsed Request</p><p>cross: CMDreq.Type x RB Reserve_and_RBUsed</p></td><td class="confluenceTd">#Cover.DCE.RBRsrv_RBUsed</td><td class="confluenceTd">dce_scoreboard.svh</td><td class="confluenceTd">CCMP spec</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">cmdreq_addrconflict</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p>Cover that every CMDreq issues an RB Reserve Request followed RB Release request.</p><p>(Obviously Write CMDreqs are excluded)</p><p>cross: CMDreq.Type x RB Reserve_and_Release.</p></td><td class="confluenceTd">#Cover.DCE.<span>RBRsrv_RBRelease</span></td><td class="confluenceTd">dce_scoreboard.svh</td><td class="confluenceTd">CCMP spec</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">cmdreq_addrconflict</td><td class="confluenceTd"><br/></td></tr></tbody></table></div></div><h2 id="DCEv3.0Testplan-ConcertoMessages/DMMessagesTiming"><strong>Concerto Messages/DM Messages Timing</strong></h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/></colgroup><thead><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Where Covered</th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Run_Cmd</th><th class="confluenceTh">Remarks/Questions</th></tr></thead><tbody><tr><td class="confluenceTd"><p>Cover that every CMDreq issue the following order of SMI messages.</p><p>SMI messages Order (RB release is always issued after SNPrsp is received)</p><p>SNPreq --&gt; SNPrsp --&gt; RB Reserve req --&gt; RB Release req</p><p><span>SNPreq --&gt; RB Reserve req --&gt; SNPrsp --&gt; RB Release req</span></p><p>RB Reserve req --&gt; SNPreq --&gt; SNPrsp --&gt; RB Release req</p><p>SNPreq --&gt; SNPrsp --&gt; RB Reserve req --&gt; RBUsed req</p><p>SNPreq --&gt; RB Reserve req --&gt; SNPrsp --&gt; RBUsed req</p><p>SNPreq --&gt; RB Reserve req --&gt; RBUsed req → SNPrsp</p><p>RB Reserve req --&gt; SNPreq --&gt; SNPrsp --&gt; RBUsed req</p><p>RB Reserve req --&gt; SNPreq --&gt; RBUsed req --&gt; SNPrsp</p></td><td class="confluenceTd">#Cover.DCE.SMIMsgsTiming</td><td class="confluenceTd">dce_coverage.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>Cover STRreq issue wrt DM_write</p><p>DM_write --&gt;STRreq</p><p>STRreq --&gt; DM_write</p></td><td colspan="1" class="confluenceTd">#Cover.DCE.STRreqDMwriteTiming</td><td colspan="1" class="confluenceTd"><span>dce_coverage.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><h3 id="DCEv3.0Testplan-"><strong><br/></strong></h3><h1 id="DCEv3.0Testplan-DirectoryManager"><br/>Directory Manager</h1><p>The <span class="inline-comment-marker" data-ref="6503c085-c68b-41f1-a567-c1573bb88245">directory manager</span> (DM) is responsible for maintaining the cache-states of all the agents it is tracking. It consists of top-level pipeline stages that control multiple directory blocks that are individually configured in size and features.</p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16777324/image2019-3-30%2016:43:44.png?api=v2"></span></p><p>Picture pasted from <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168627/Ncore+3.0+DCE+Micro-Architecture+Specification" data-linked-resource-id="16168627" data-linked-resource-version="5" data-linked-resource-type="page">Ncore 3.0 DCE Micro-Architecture Specification</a>. For more details on directory manager refer to  5.5 Directory Manager (DM) from DCE Micro-Architecture Specification.</p><h2 id="DCEv3.0Testplan-Interfaces"><strong>Interfaces</strong></h2><p>The DM communicates with the Transaction Manager (TM) using full handshake ready/valid interfaces:</p><h3 id="DCEv3.0Testplan-RequestInterface"><strong>Request Interface</strong></h3><p>Directory lookup requests arrive on this interface.</p><p><strong>Checks and Functional Coverage </strong></p><p><strong>(</strong>Note: The following checks are active only if the DM  cmd_req is made when the ATTID is ACTIVE state or WAKEUP state(and not in SLEEP state)</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col style="width: 732.0px;"/><col style="width: 244.0px;"/><col style="width: 184.0px;"/><col style="width: 248.0px;"/><col style="width: 56.0px;"/><col style="width: 62.0px;"/><col style="width: 71.0px;"/><col style="width: 92.0px;"/><col style="width: 149.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Hash-Tag</p></th><th class="confluenceTh"><p>Where Covered/Checked</p></th><th class="confluenceTh"><p>Reference Document</p></th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" class="confluenceTh">Run_Cmd</th><th class="confluenceTh"><p>Remarks/Questions</p></th></tr><tr><td class="confluenceTd"><p>dm_cmdreq_ns_i, dm_cmdreq_addr_i match the incoming CMDreq addr, ns</p></td><td class="confluenceTd"><p>#Check.DCE.DM.CmdReqAddrNS</p></td><td class="confluenceTd"><p>dce_scb_txn.svh</p><p>dce_probe_seq_item.svh</p></td><td class="confluenceTd"><p>DCE micro-Architecture Specification</p><p>Section 5.4.1 Request Interface Table</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">+single_txn</td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>dm_cmdreq_iid_i matches the incoming CMDreq initiator src_id</p></td><td colspan="1" class="confluenceTd"><p><span>#Check.DCE.DM.CmdReqIID</span></p></td><td colspan="1" class="confluenceTd"><p>dce_scb_txn.svh</p><p>dce_probe_seq_item.svh</p></td><td colspan="1" class="confluenceTd"><p>DCE micro-Architecture Specification</p><p>Section 5.4.1 Request Interface Table</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>+single_</span><span>txn</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>dm_cmdreq_type_i matches the incoming CMDreq type</p></td><td colspan="1" class="confluenceTd"><p><span>#Check.DCE.DM.CmdReqType</span></p></td><td colspan="1" class="confluenceTd"><p>dce_scb_txn.svh</p><p>dce_probe_seq_item.svh</p></td><td colspan="1" class="confluenceTd"><p>DCE micro-Architecture Specification</p><p>Section 5.4.1 Request Interface Table</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>+single_</span><span>txn</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>dm_cmdreq_att_vec_i (attid) does not match any previously allocated and still valid attid</p><p><br/></p><p>dm_cmdreq_att_vec_i(attid) is less than DceInfo.AttCtrlEntries from dv json</p></td><td colspan="1" class="confluenceTd"><p>#Check.DCE.DM.CmdReqATTIDChk1</p><p><br/></p><p><span>#Check.DCE.DM.CmdReqATTIDChk2</span></p><p><br/></p></td><td colspan="1" class="confluenceTd"><p>dce_scb_txn.svh</p><p>dce_probe_seq_item.svh</p></td><td colspan="1" class="confluenceTd"><p>DCE micro-Architecture Specification</p><p>Section 5.4.1 Request Interface Table</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">+single_txn</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>dm_cmdreq1_filter_num_o matches dv prediction (from caching AIU FUNIT --&gt; SnoopFilterId mapping in dv json)</p></td><td colspan="1" class="confluenceTd"><p>#Check.DCE.DM.CmdReqFilterNum</p></td><td colspan="1" class="confluenceTd"><p>dce_scb_txn.svh</p><p>dce_probe_seq_item.svh</p></td><td colspan="1" class="confluenceTd"><p>DCE micro-Architecture Specification</p><p>Section 5.4.1 Request Interface Table</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">+single_txn</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>dm_cmdreq1_alloc_i matches dv prediction</p><p>(currently dv predicts alloc bit should be set for only RdCln, RdVld, RdUnq, RdNotShdDirty, ClnUnq, MkUnq ops)</p></td><td colspan="1" class="confluenceTd"><p><span>#Check.DCE.DM.CmdReqAlloc</span></p></td><td colspan="1" class="confluenceTd"><p>dce_scb_txn.svh</p><p>dce_probe_seq_item.svh</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">+single_txn</td><td colspan="1" class="confluenceTd"><p><br/></p></td></tr><tr><td colspan="1" class="confluenceTd">dm_cmdreq_cancel(SLEEP) matches DV's expectation due to addr conflict with previous outstanding ops</td><td colspan="1" class="confluenceTd"><span>#Check.DCE.DM.CmdReqCancel</span></td><td colspan="1" class="confluenceTd"><p>dce_scb_txn.svh</p><p>dce_probe_seq_item.svh</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>+single_txn</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">dm_cmdreq_wakeup(WAKEUP) matches DV's expectation due to addr conflict with previous outstanding ops</td><td colspan="1" class="confluenceTd"><span>#Check.DCE.DM.CmdReqWakeup</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">cover that every command type is put into SLEEP state (cancel=1) at least once.</td><td colspan="1" class="confluenceTd"><span>#Check.DCE.DM.CmdReqSleep</span></td><td colspan="1" class="confluenceTd"><p>dce_scb_txn.svh</p><p>dce_probe_seq_item.svh</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><span>cover that every command type is WAKEUP state (wakeup=1) by a previous request at least once.</span></td><td colspan="1" class="confluenceTd"><span>#Check.DCE.DM.CmdReqWakeup</span></td><td colspan="1" class="confluenceTd"><p>dce_scb_txn.svh</p><p>dce_probe_seq_item.svh</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><span>cover that every command type is in ACTIVE state (wakeup=0) i.e not encountering any address conflict.</span></td><td colspan="1" class="confluenceTd"><span>#Check.DCE.DM.CmdReqActive</span></td><td colspan="1" class="confluenceTd"><p>dce_scb_txn.svh</p><p>dce_probe_seq_item.svh</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>Cover that every attid (based on DceInfo.AttCtrlEntries) is allocated at some point.</p></td><td colspan="1" class="confluenceTd"><span>#Check.DCE.DM.CmdReqAttAllocate</span></td><td colspan="1" class="confluenceTd">dce_coverage.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">add a test to warm up every entry in the snoop filter, to check address aliasing issue.</td><td colspan="1" class="confluenceTd">#Check.DCE.dm_aliasing_test</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><h3 id="DCEv3.0Testplan-ResponseInterface"><strong style="font-size: 16.0px;"><br/>Response Interface</strong></h3><p>Directory lookup results are driven out on this interface. </p><p>DCE DV Scoreboard instantiates a DIRM Model(Directory Manager Model) that maintains a model of all the snoop filters information. So it basically tracks the contents of all snoop filters, and thus used to predict dm_cmd_rsp (DM lookup) information, and predicts <span class="inline-comment-marker" data-ref="9816c613-ac62-409f-a18a-5d8968bfc6fa">recalls</span> from snoop filter. Allocated way is not predicted since way allocation tends to be random.</p><p><strong>Checks and Functional Coverage </strong></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col style="width: 629.0px;"/><col style="width: 363.0px;"/><col style="width: 183.0px;"/><col style="width: 256.0px;"/><col style="width: 57.0px;"/><col style="width: 62.0px;"/><col style="width: 110.0px;"/><col style="width: 150.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Hash-Tag</p></th><th class="confluenceTh"><p>Where Covered/Checked</p></th><th class="confluenceTh"><p>Reference Document</p></th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Run_Cmd</th><th class="confluenceTh"><p>Remarks/Questions</p></th></tr><tr><td class="confluenceTd"><p>dm_cmd_rsp_att_vec_o</p><p>(check whether attid matches attid of any inflight txns which are waiting on cmdrsp)</p></td><td class="confluenceTd"><p><span>#Check.DCE.dm_CmdRsp_attid</span></p></td><td class="confluenceTd"><p>dce_scoreboard.svh</p></td><td class="confluenceTd"><p>DCE micro-Architecture Specification</p><p>Section 5.4.1 Response Interface Table</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">+single_txn</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p>dm_cmd_rsp_way_vec_o</p><p>(check whether way_vec per sf is always onehot for alloc request)</p><p><span>(check whether way_vec per sf is never more than one way indicated $countones &lt;= 1)</span></p><p><span>(check that way_num should be &lt; number of ways in the configuration)</span></p></td><td class="confluenceTd"><p><span>#Check.DCE.dm_CmdRspWayVecAllocReq</span></p><p><span><span>#Check.DCE.dm_CmdRspWayVecOneHotOrZeroAnyReq</span></span></p><p><span><span>#Check.DCE.dm_CmdRspWayNumLegal</span></span></p></td><td class="confluenceTd"><p><span>dce_dirm_model.svh</span></p></td><td class="confluenceTd"><p>DCE micro-Architecture Specification</p><p>Section 5.4.1 Response Interface Table</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">+single_txn</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p>If non-alloc request misses in directory, way_vec should be 0.</p></td><td class="confluenceTd"><p><span>#Check.DCE.dm_CmdRspNonAllocReqMissWayVec</span></p></td><td class="confluenceTd"><p>dirm_model.sch</p></td><td class="confluenceTd"><p>DCE micro-Architecture Specification</p><p>Section 5.4.1 Response Interface Table</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd"><span>+single_txn</span></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>dm_cmd_rsp_owner_val, <span>dm_cmd_rsp_owner_num, dm_cmd_rsp_sharer_vec</span> match dv prediction from dirm_model</p></td><td colspan="1" class="confluenceTd"><p><span>#Check.DCE.dm_cmdrsp</span></p></td><td colspan="1" class="confluenceTd"><p><span>dce_scb_txn.svh</span></p><p>dce_probe_seq_item.svh</p></td><td colspan="1" class="confluenceTd"><p>DCE micro-Architecture Specification</p><p>Section 5.4.1 Response Interface Table</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd"><span>+single_txn</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">On vb hit, there should be a swap way indicated on lkprsp</td><td colspan="1" class="confluenceTd">#Check.DCE.dm_CmdRsp_VBSwapWay</td><td colspan="1" class="confluenceTd">dce_coverage.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd">any test</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>cover that every way of every tag_filter is picked for allocation on a dm_miss</p><p>(to make sure all ways are getting allocated at some point)</p></td><td colspan="1" class="confluenceTd"><p><span>#Cover.DCE.dm_alloc_way</span></p></td><td colspan="1" class="confluenceTd"><p>dce_coverage.svh</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd">any test</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>cover that every way of every tag_filter is picked for swap on a dm vb hit</p><p>(to make sure all ways are getting swapped into vb at some point)</p></td><td colspan="1" class="confluenceTd"><span>#Cover.DCE.dm_vbhit_swap_way</span></td><td colspan="1" class="confluenceTd">dce_coverage.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd">any test</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>cover that <span class="inline-comment-marker" data-ref="d56cb399-d988-439b-a223-70e12d819ff2">every CMDreq</span> gets every type of dm_cmd_rsp</p><p>cross dm cmdrsp_type x cmdtype (RdCln, RdVld....etc)</p><p>dm_cmdrsp_type bins:</p><p>dm_miss,<br/>dm_hit_as_owner_and_other_sharers_absent (requestor in UC, UD)<br/>dm_hit_as_owner_and_other_sharers_present (requestor in SD, and others in SC)<br/>dm_hit_as_sharer_and_owner_absent_other_sharers_absent (requestor in SC, no others valid)<br/>dm_hit_as_sharer_and_owner_absent_other_sharers_present, (requestor in SC and others SC)<br/>dm_hit_as_sharer_and_owner_present_other_sharers_absent, (requestor in SC and other SD)<br/>dm_hit_as_sharer_and_owner_present_other_sharers_present, (requestor in SC and others SD, SC)<br/>dm_hit_as_neither_and_owner_absent_other_sharers_present, (requestor is invalid, others in SC)<br/>dm_hit_as_neither_and_owner_present_other_sharers_absent, (requestor is invalid, other in SD)<br/>dm_hit_as_neither_and_owner_present_other_sharers_present (requestor is invalid, others in SD, SC)</p></td><td colspan="1" class="confluenceTd"><p><span>#Cover.DCE.dm_nonstash_cmdtype_lkprsp</span></p><p><span>#Cover.DCE.dm_stash_cmdtype_lkprsp_tgt_identified<br/></span></p><p><span>#Cover.DCE.dm_stash_cmdtype_lkprsp_tgt_not_identified</span></p></td><td colspan="1" class="confluenceTd"><p>dce_coverage.svh</p></td><td colspan="1" class="confluenceTd"><p>DCE micro-Architecture Specification</p><p>Section 5.4.1 Response Interface Table</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd">+addr_conflict</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>cover that WrUnqFull, WrUnqPtl from ACE with awunique asserted/deasserted, see every lkprsp</p></td><td colspan="1" class="confluenceTd">#Cover.DCE.dm_lkprsp_wrunqs_ace_awunq</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><span>+addr_conflict</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>cover hits in victim_buffer (causing a vb - tag_filter swap).</p></td><td colspan="1" class="confluenceTd">#Cover.DCE.dm_vbhit</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>DONE</span></td><td colspan="1" class="confluenceTd"><span>+addr_conflict</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">check that there is a dm_wr if lkprsp indicates vbhit</td><td colspan="1" class="confluenceTd">#Check.DCE.dm_vbhit_dm_write</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><span>+addr_conflict</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">check that lkprsp (owner_val, owner_num, sharer_vec) indicate a hit if lkprsp indicates vbhit</td><td colspan="1" class="confluenceTd">#Check.DCE.dm_vbhit_sfhit</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><span>+addr_conflict</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">cover that a CMDreq hits in multiple tagf (more than 1)</td><td colspan="1" class="confluenceTd">#Cover.DCE.dm_lkprsp.mutiple_tag_hit</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><span>cover that a CMDreq hits in multiple VB. (more than 1)</span></td><td colspan="1" class="confluenceTd">#Cover.DCE.dm_lkprsp.mutiple_vb_hit</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">cover that a CMDreq is alloc miss in one filter and VBhit in one or more filters</td><td colspan="1" class="confluenceTd">#Cover.DCE.dm_lkprsp.vb_hit_tag_hit</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">cover that a CMDreq hits in at least one tagf and at least one VB.</td><td colspan="1" class="confluenceTd">#Cover.DCE.dm_lkprsp.alloc_miss_vb_hit</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">cover 3 back-back allocating requests to the different SF.</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">cover 3 back-back allocating requests to same SF, same set-addr, different tag-addr</td><td colspan="1" class="confluenceTd">#Cover.DCE.dm_lkprsp.back_back_3_allocs_diff_tag_addr</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><span>cover 3 back-back allocating requests to same SF , same set-addr and all are tag-filter hits </span></td><td colspan="1" class="confluenceTd">#Cover.DCE.dm_lkprsp.back_back_3_allocs_tags_hit</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><span>cover 3 back-back allocating requests to same SF , same set-addr and all are vb hits </span></td><td colspan="1" class="confluenceTd">#Cover.DCE.dm_lkprsp.back_back_3_allocs_vb_hit</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><span>cover 3 back-back allocating requests to same SF, same set-addr and all are misses</span></td><td colspan="1" class="confluenceTd">#Cover.DCE.dm_lkprsp.back_back_3_allocs_misses</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><span>cover 3 back-back allocating requests to same address</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><p><strong><br/></strong></p><h3 id="DCEv3.0Testplan-RetryInterface"><strong>Retry Interface </strong></h3><p><span>Directory lookup requests that could not be completed will be sent back to TM on this interface, so they can be recirculated and sent in again on the Request Interface. A request cannot be completed, for example, if it needs to allocate a way but all ways are currently busy.</span></p><p><span><span>The Retry Buffer is currently implemented as a FIFO whose depth is controlled by RetryDepth. Minimum value must be 3. </span></span></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col style="width: 865.0px;"/><col style="width: 303.0px;"/><col style="width: 142.0px;"/><col style="width: 161.0px;"/><col style="width: 56.0px;"/><col style="width: 62.0px;"/><col style="width: 84.0px;"/><col style="width: 149.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Hash-Tag</p></th><th class="confluenceTh"><p>Where Covered/Checked</p></th><th class="confluenceTh"><p>Reference Document</p></th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Run_Cmd</th><th class="confluenceTh"><p>Remarks/Questions</p></th></tr><tr><td colspan="1" class="confluenceTd"><p>dm_rtr_att_vec_o(ATTID) matches only one in-flight transactions to DCE with matching ATTID and has already issued a dm_cmdreq but not received a dm_cmdrsp</p></td><td colspan="1" class="confluenceTd"><p><span>#Check.DCE.dm_rtyreq_attid_match</span></p></td><td colspan="1" class="confluenceTd"><p>dce_scoreboard.svh</p></td><td colspan="1" class="confluenceTd"><p>DCE micro-Architecture Specification</p><p>Section 5.4.1</p><p>3- Retry Interface</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">any test</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">if dm_rty occurs, set_expect for dm_cmd_req</td><td colspan="1" class="confluenceTd"><span>#Check.DCE.dm_rtyreq_dm_cmdreq_expected</span></td><td colspan="1" class="confluenceTd">dce_scb_txn.svh</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">&quot;same as above&quot;</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p>A CMDreq incurs a retry response for every possible retry_reason</p><p>cover all retry causes.</p><p>causes for a retry can be one or more of the following.</p><ol><li><p>pipelined request: a dm cohreq is marked pipelined_req if it is presented &amp; accepted by dm exactly in the next cycle after a matching (on filter_num, set_index) previous req is accepted by dm.</p></li><li><p>all ways in the tag_filter are busy</p></li><li><p>the address is out of VB (if it exists) or out of tag_filter(if VB does not exists) and on its way(in a pipe stage) to be presented on recall_interface</p></li><li>VB is full</li><li><span class="inline-comment-marker" data-ref="e12fbf30-63a4-46f6-925a-825153dcd88f">Recall Interface has a valid request that is not accepted by the TM.</span></li></ol><p>(Update: cannot test this cover-point since DM model cannot precisely track TF and VB contents with VB recovery enabled)</p></td><td class="confluenceTd"><p><br/></p><p>N/A</p></td><td class="confluenceTd"><p>dce_coverage.svh</p></td><td class="confluenceTd"><p>DCE micro-Architecture Specification</p><p>Section 5.4.1</p><p>3- Retry Interface</p></td><td colspan="1" class="confluenceTd">N</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">VB hit in home-filter and all ways busy causing retry (refer to conc-5050 for details)</td><td colspan="1" class="confluenceTd">#Cover.DCE.dm_vbhit_hf_all_ways_busy</td><td colspan="1" class="confluenceTd">dce_coverage.svh</td><td colspan="1" class="confluenceTd">&quot;same as above&quot;</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">&quot;same as above&quot;</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">VB hit in non home-filter and all ways busy causing retry (refer to conc-5050 for details)</td><td colspan="1" class="confluenceTd">#Cover.DCE.dm_vbhit_nonhf_all_ways_busy</td><td colspan="1" class="confluenceTd">dce_coverage.svh</td><td colspan="1" class="confluenceTd">&quot;same as above&quot;</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">&quot;same as above&quot;</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">allocting miss and all ways busy causing retry</td><td colspan="1" class="confluenceTd">#Cover.DCE.dm_alloc_miss_all_ways_busy</td><td colspan="1" class="confluenceTd">dce_coverage.svh</td><td colspan="1" class="confluenceTd">&quot;same as above&quot;</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">&quot;same as above&quot;</td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><h3 id="DCEv3.0Testplan-WriteInterface"><strong>Write Interface</strong></h3><p><span>The TM examines the results from the Response Interface and updates the DM state on this interface.</span></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Hash-Tag</p></th><th class="confluenceTh"><p>Where Covered/Checked</p></th><th class="confluenceTh"><p>Reference Document</p></th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Run_Cmd</th><th class="confluenceTh"><p>Remarks/Questions</p></th></tr><tr><td class="confluenceTd"><p><span>dm_wrreq_ns_i, dm_wrreq_addr_i match (addr, ns) of in-flight txns waiting to see a dir write request</span></p></td><td class="confluenceTd"><span>#Check.DCE.DM.WrAddrNS</span></td><td class="confluenceTd"><p>dce_scoreboard.svh</p></td><td class="confluenceTd"><p>DCE micro-Architecture Specification Section 5.4.1</p><p>4- Write Interface</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><p>PASS</p><p><br/></p></td><td colspan="1" class="confluenceTd">+addr_conflicts</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p>dm_wrreq_way_vec_i should always match the way_vec from the cmd lkp_rsp</p></td><td class="confluenceTd"><span>#Check.DCE.DM.WrWayVec</span></td><td class="confluenceTd"><p>dce_scb_txn.svh</p><p>dce_probe_seq_item.svh</p></td><td class="confluenceTd"><p>DCE micro-Architecture Specification Section 5.4.1</p><p>4- Write Interface</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">+addr_conflicts</td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>dm_wrreq_owner_val_i, dm_wrreq_owner_num_i, dm_wrreq_owner_val_i, should match values predicted by DV</p></td><td colspan="1" class="confluenceTd"><span>#Check.DCE.DM.<span>WrInfo</span></span></td><td colspan="1" class="confluenceTd"><p>dce_scb_txn.svh</p><p>dce_probe_seq_item.svh</p></td><td colspan="1" class="confluenceTd"><p>Behavior Implied/Derived from ARM CHI spec,</p><p>ConcertoCProtocolArch.pdf, email conversations with Sanjay/Khaleel, based on cache-state transitions (in requestor and snoopers) after every op completes.</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>PASS</p></div></td><td colspan="1" class="confluenceTd">+addr_conflicts</td><td colspan="1" class="confluenceTd"><p><span class="inline-comment-marker" data-ref="40537bd6-dec1-4d61-bf0d-08a4b4a48c3e">There is not one spec</span> that documents how SF is supposed to be updated for each op.</p><p>sf update is determined by general understanding of the op-behavior as derieved from the concertoCprotocol spec, and ARM specs</p></td></tr><tr><td colspan="1" class="confluenceTd"><p>dm_wrreq_change_vec_i should match DV prediction.</p><p>if dm_cmd_rsp.wr_required=1, then change_vec = 'hfffff (all bits asserted)</p><p>if wr_required=0, change_vec is a bit-vector indicating which cache_ids information needs to be updated.</p><p><br/></p></td><td colspan="1" class="confluenceTd"><span>#Check.DCE.DM.</span><span>WrChangeVec</span></td><td colspan="1" class="confluenceTd"><p>dce_scb_txn.svh</p><p>dce_probe_seq_item.svh</p></td><td colspan="1" class="confluenceTd"><p>DCE micro-Architecture Specification Section 5.4.1</p><p>4- Write Interface</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">+addr_conflicts</td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><h3 id="DCEv3.0Testplan-RecallInterface"><strong><span class="inline-comment-marker" data-ref="ee9030d4-c17b-47a6-993b-003f0492689d">Recall Interface</span> </strong></h3><p>A directory entry may need to be evicted in order to make room for the new incoming request. The TM will be notified on this interface so the evicted line can be recalled from its caching agent.</p><p>TM only accepts one recall request to process at a time. If DM issues another recall request while there is an attid working on an older RECALL_REQ., this new RECALL_REQ is stalled on DM interface, irrespective of address match. (CONC-6467)</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Hash-Tag</p></th><th class="confluenceTh"><p>Where Covered/Checked</p></th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Run_Cmd</th><th class="confluenceTh"><p>Remarks/Questions</p></th></tr><tr><td class="confluenceTd"><p><span>check that the recall_request's dm_recreq_ns_o, dm_recreq_addr_o match (addr, ns) match an entry in dm model, (though cannot precisely track tf or vb since vb recovery is enabled by default) </span></p></td><td class="confluenceTd">#Check.DCE.dm_recall_req_addr_ns</td><td class="confluenceTd"><p>dce_scoreboard.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">+no_addr_conflict, +alloc_ops, +single_sfset</td><td class="confluenceTd"><p><br/></p></td></tr><tr><td class="confluenceTd"><p>check that dm_recreq_owner_num_o, owner_val_o, sharer_vec_o match the contents of the recall entry that matches from the dirm model</p></td><td class="confluenceTd"><span>#Check.DCE.dm_recall_req_attributes</span></td><td class="confluenceTd"><p>dce_scoreboard.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+no_addr_conflict, config4</span></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>On a recall request, check that recall address is removed from dirm model's tag_filter.</p></td><td colspan="1" class="confluenceTd">#Check.DCE.dm_recall_addr_del_from_filter</td><td colspan="1" class="confluenceTd"><span>dce_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd"><span>+no_addr_conflict, config4</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">There is recall from every snoop-filter. </td><td colspan="1" class="confluenceTd"><p>#Cover.DCE.dm_recall_req_from_each_sf</p></td><td colspan="1" class="confluenceTd">dce_coverage.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">+stress_recalls</td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><p><strong><br/></strong></p><h3 id="DCEv3.0Testplan-UpdateInterface"><strong>Update Interface </strong></h3><p>Every UPDreq will conclude with a directory update if the UPDreq sees a hit in the directory and issues upd_status=UPD_COMP</p><p>upd_status = UPD_FAIL if the request is a miss in associated snoop-filter or if hit is suppressed (for example due to collision with a ongoing REC_REQ see CONC-6467 for details)</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col style="width: 878.0px;"/><col style="width: 337.0px;"/><col style="width: 184.0px;"/><col style="width: 57.0px;"/><col style="width: 62.0px;"/><col style="width: 214.0px;"/><col style="width: 150.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh"><p>Hash-Tag</p></th><th class="confluenceTh"><p>Where Covered/Checked</p></th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Run_Cmd</th><th class="confluenceTh"><p>Remarks/Questions</p></th></tr><tr><td class="confluenceTd"><p>upd_req.addr, upd_req.ns, upd_req.iid &gt;&gt; WSMINCOREPORTID should match corresponding SMI UPDreq (addr, ns, srcid &gt;&gt; WSMIPORTID)</p></td><td class="confluenceTd"><p>#Check.DCE.DM.UPDReq_attributes</p></td><td class="confluenceTd"><p>dce_scoreboard.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">+cmdreq_updreq_addr_conflict</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p>dm_upd_req should make dm_model update if RTL indicates upd_status = UPD_COMP</p></td><td class="confluenceTd"> <span>#Check.DCE.DM.UPDreq_COMP_DMmodelupdate</span></td><td class="confluenceTd"><p> dce_scb_txn.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd"><span>+single_upd_txn</span></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>dm_upd_req should not make dm_model update if RTL indicates upd_status = UPD_FAIL</p></td><td colspan="1" class="confluenceTd"> <span>#Check.DCE.DM.UPDreq_FAIL_NoDMmodelupdate</span></td><td colspan="1" class="confluenceTd"> dce_scb_txn.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">+cmdreq_updreq_addr_conflict</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>cover that an dm_upd_req hits the snoop-filter with requestor in all possible states. (upd_status=UPD_COMP)</p><ol><li>requestor as owner (SD, UC, UD)</li><li>requestor as sharer (SC)</li></ol></td><td colspan="1" class="confluenceTd"><p>#Cover.DCE.DM.UPDreq_COMP_RequestorOwner</p><p>#Cover.DCE.DM.UPDreq_COMP_RequestorSharer</p></td><td colspan="1" class="confluenceTd">dce_coverage.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">+cmdreq_updreq_addr_conflict</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>cover that an dm_upd_req hits in the snoop-filter but hit is suppressed.(upd_status=UPD_FAIL)</p><p>Hit supression could be due to various reasons like hit on busy-way, hit on an entry on recall interface etc.</p></td><td colspan="1" class="confluenceTd"><span>#Check.DCE.DM.UPDreq_FAIL_SFHit</span></td><td colspan="1" class="confluenceTd">dce_coverage.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">+cmdreq_updreq_addr_conflict</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">cover that an dm_upd_req misses in the snoop-filter(upd_status=UPD_FAIL)</td><td colspan="1" class="confluenceTd"> <span>#Check.DCE.DM.UPDreq_FAIL_SFMiss</span></td><td colspan="1" class="confluenceTd">dce_coverage.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">+cmdreq_updreq_addr_conflict</td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><h3 id="DCEv3.0Testplan-DMInterfaceAssertions"><strong>DM Interface Assertions</strong></h3><p><strong><br/></strong></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Done</th></tr><tr><td class="confluenceTd">A DM write request should be immediately accepted by DM in the same cycle, unless it is in the middle of a 3-cycle DM upd_req window.</td><td class="confluenceTd">#Check.DCE.dm_wrreq_accept</td><td class="confluenceTd">Y</td></tr><tr><td colspan="1" class="confluenceTd">A DM update request should be immediately accepted if there is no DM write request the same cycle, or in the middle if a 3-cycle previous DM upd_req window </td><td colspan="1" class="confluenceTd">#Check.DCE.dm_updreq_accept</td><td colspan="1" class="confluenceTd">Y</td></tr><tr><td colspan="1" class="confluenceTd"><span>A DM command request should be immediately accepted if there is no DM write request or DM update request the same cycle, or in the middle of a 3-cycle previous updreq window</span></td><td colspan="1" class="confluenceTd">#Check.DCE.dm_cmdreq_accept</td><td colspan="1" class="confluenceTd">Y</td></tr><tr><td colspan="1" class="confluenceTd">A retry request from DM should be immediately accepted by TM in the same cycle</td><td colspan="1" class="confluenceTd">#Check.DCE.dm_rtyreq_accept</td><td colspan="1" class="confluenceTd">Y</td></tr><tr><td colspan="1" class="confluenceTd"><p><span>A recall request from DM should be immediately accepted by TM in the same cycle. Note: we cannot add this assertion since TM can serve only one outstanding recall at a time regardless of address. </span></p><p><span>So if is an outstanding recall in any attid, this new recall will not be accepted by TM.</span></p></td><td colspan="1" class="confluenceTd"><p><br/></p><p>N/A</p></td><td colspan="1" class="confluenceTd">N</td></tr><tr><td colspan="1" class="confluenceTd"><span>A command response from DM should be immediately accepted by TM in the same cycle</span></td><td colspan="1" class="confluenceTd">#Check.DCE.dm_cmdrsp_accept</td><td colspan="1" class="confluenceTd">Y</td></tr><tr><td colspan="1" class="confluenceTd">Valid on every DM interface should remain stable and asserted until ready is asserted.</td><td colspan="1" class="confluenceTd">#Check.DCE.dm_validStableUntilReady</td><td colspan="1" class="confluenceTd">Y</td></tr></tbody></table></div><h3 id="DCEv3.0Testplan-DMInterfaceCoverproperties"><strong>DM Interface Coverproperties</strong></h3><div class="table-wrap"><table class="relative-table wrapped confluenceTable"><colgroup><col style="width: 746.0px;"/><col style="width: 243.0px;"/><col style="width: 56.0px;"/></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Done</th></tr><tr><td colspan="1" class="confluenceTd">dm_write_valid and dm_upd_valid asserted same cycle , dm_write is accepted before upd_req</td><td colspan="1" class="confluenceTd">#Cover.DCE.dm_wrreq_updreq_priority</td><td colspan="1" class="confluenceTd">Y</td></tr><tr><td colspan="1" class="confluenceTd">dm_write_valid and dm_cmd req_valid asserted same cycle , dm_write is accepted before dm_cmd_req</td><td colspan="1" class="confluenceTd">#Cover.DCE.dm_wrreq_cmdreq_priority</td><td colspan="1" class="confluenceTd">Y</td></tr><tr><td colspan="1" class="confluenceTd">dm_upd_valid and dm_cmd req_valid asserted same cycle , dm_upd is accepted before dm_cmd_req</td><td colspan="1" class="confluenceTd">#Cover.DCE.dm_updreq_cmdreq_priority</td><td colspan="1" class="confluenceTd">Y</td></tr><tr><td colspan="1" class="confluenceTd">dm_cmdreq backpressure for 2,3,4 cycles.</td><td colspan="1" class="confluenceTd">#Cover.DCE.dm_cmdreq_backpressure</td><td colspan="1" class="confluenceTd">Y</td></tr><tr><td colspan="1" class="confluenceTd">dm_updreq backpressure for 2,3,4 cycles.</td><td colspan="1" class="confluenceTd">#Cover.DCE.dm_updreq_backpressure</td><td colspan="1" class="confluenceTd">Y</td></tr><tr><td colspan="1" class="confluenceTd">dm_writereq backpressure for 2,3,4 cycles.</td><td colspan="1" class="confluenceTd">#Cover.DCE.dm_writereq_backpressure</td><td colspan="1" class="confluenceTd">Y</td></tr></tbody></table></div><p><br/></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col style="width: 582.0px;"/><col style="width: 260.0px;"/><col style="width: 56.0px;"/><col/></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario</p></th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Remarks</th></tr><tr><td colspan="1" class="confluenceTd">DM Update Request is on same cycle as DM Command Request to same address</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">DM_UPD Req will block DM for 3 cycles so DM_CMD Req can not be accepted. DM_UPD has more priority than DM_CMD</td></tr><tr><td class="confluenceTd">DM Update Request is followed by DM Command Request by one cycle to same address</td><td class="confluenceTd">#Cover.DCE.dm_cmd_upd_one_cycle</td><td class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">dce_coverage.svh</td></tr><tr><td class="confluenceTd">DM Update Request is followed by DM Command Request by two cycles to same address</td><td class="confluenceTd">#Cover.DCE.dm_cmd_upd_two_cycles</td><td class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">dce_coverage.svh</td></tr><tr><td colspan="1" class="confluenceTd">DM Update Request is followed by DM Command Request by three cycles to same address</td><td colspan="1" class="confluenceTd">#Cover.DCE.dm_cmd_upd_three_cycles</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">dce_coverage.svh</td></tr><tr><td colspan="1" class="confluenceTd">DM Update Request is followed by DM Command Request by four cycle to same address</td><td colspan="1" class="confluenceTd">#Cover.DCE.dm_cmd_upd_four_cycles</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">dce_coverage.svh</td></tr></tbody></table></div><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 69.6317%;"><colgroup><col style="width: 43.0769%;"/><col style="width: 25.0949%;"/><col style="width: 5.59441%;"/><col style="width: 26.2138%;"/></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Remarks</th></tr><tr><td class="confluenceTd">DM Update Request is on same cycle as DM write to same address</td><td class="confluenceTd">N/A</td><td class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">Update Req will block DM for 3 cycles so DM_CMT Req can not be accepted on the same cycle. CMT have more priority than DM_UPD.</td></tr><tr><td class="confluenceTd">DM Update Request is one cycle before DM write to same address</td><td class="confluenceTd">N/A</td><td class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">Update Req will block DM for 3 cycles so DM_CMT Req can not be accepted next cycle of DM_UPD Req.</td></tr><tr><td class="confluenceTd">DM Update Request is one cycle after DM write to same address</td><td class="confluenceTd">#Cover.DCE.dm_upd_after_write</td><td class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">dce_scoreboard.svh</td></tr></tbody></table></div><h1 id="DCEv3.0Testplan-ArchitecturalFeatures">Architectural Features</h1><h2 id="DCEv3.0Testplan-ReadStashing">Read Stashing</h2><p>Refer to Transaction Flows ppt and ConcertoCProtocol spec for detailed description.</p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-content-image-border" height="150" width="656" src="https://arterisip.atlassian.net/wiki/download/attachments/16777324/image2019-6-28%2022:41:29.png?api=v2"></span></p><p><br/></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col style="width: 710.0px;"/><col style="width: 189.0px;"/><col style="width: 184.0px;"/><col style="width: 56.0px;"/><col style="width: 152.0px;"/><col style="width: 238.0px;"/><col style="width: 149.0px;"/></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Where Covered/Checked</th><th class="confluenceTh">Done</th><th class="confluenceTh">Status</th><th class="confluenceTh">Run_Cmd</th><th class="confluenceTh">Remarks/Questions</th></tr><tr><td class="confluenceTd"><p>check on dm_cmd_req.m_alloc. It should be asserted only if</p><ol><li>stash target specified is a stash enabled target. (CHI-B)</li><li>stash valid is asserted on the request.</li></ol></td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Check.DCE.StashReq.Alloc</span></td><td class="confluenceTd"><p>dce_scb_txn.svh</p><p>dce_probe_seq_item.svh</p></td><td class="confluenceTd">Y</td><td class="confluenceTd"><p>PASS</p><p><span>(both test and check)</span></p></td><td class="confluenceTd">+ldcchshd_stashaccepted_dm_miss</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">check on dm_cmd_req.m_sid. It should correctly indicate the Stash Target LPId if cmd_req.stash_valid is asserted.</td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Check.DCE.StashReq.Sid</span></td><td class="confluenceTd"><p>dce_scb_txn.svh</p><p>dce_probe_seq_item.svh</p></td><td class="confluenceTd">Y</td><td class="confluenceTd"><p>PASS</p><p><span>(both test and check)</span></p></td><td class="confluenceTd"><span>+ldcchshd_stashaccepted_dm_miss</span></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p>check on correct SnpType is issued to stash target</p><p>and correct SnpType are issued to peer (as applicable)</p></td><td class="confluenceTd"><span class="legacy-color-text-blue3">#Check.DCE.StashReq.SnoopType</span></td><td class="confluenceTd"><p>dce_scb_txn.svh</p><p>dce_golden_ref_model.svh</p></td><td class="confluenceTd">Y</td><td class="confluenceTd"><p>PASS</p><p><span>(both test and check)</span></p></td><td class="confluenceTd"><span>+ldcchshd_stashaccepted_dm_miss</span></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">check on correct MrdType is issued</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">#Check.DCE.StashReq.MrdReq</span></td><td colspan="1" class="confluenceTd"><p>dce_scb_txn.svh</p><p>dce_golden_ref_model.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><p>PASS</p><p>(both check and test)</p></td><td colspan="1" class="confluenceTd"><span>+ldcchshd_stashaccepted_dm_miss</span></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><h3 id="DCEv3.0Testplan-LoadCchUnique(ARM-StashOnceUnique)"><span>LoadCchUnique (ARM - StashOnceUnique) </span></h3><div class="table-wrap"><table class="wrapped confluenceTable" style="width: 1822.0px;"><colgroup><col style="width: 41.0px;"/><col style="width: 91.0px;"/><col style="width: 139.0px;"/><col style="width: 132.0px;"/><col style="width: 124.0px;"/><col style="width: 207.0px;"/><col style="width: 61.0px;"/><col style="width: 131.0px;"/><col style="width: 260.0px;"/><col style="width: 137.0px;"/><col style="width: 56.0px;"/><col style="width: 62.0px;"/><col style="width: 232.0px;"/><col style="width: 149.0px;"/></colgroup><tbody><tr><th style="width: 1186.0px;" class="confluenceTh" colspan="9"><p><span>Scenarios/</span><span>Hash-Tags</span></p><p><span>#Cover.DCE.LdCchUnq.StshTgt.SnpRsps_CMStatus</span></p><p><span>#Cover.DCE.LdCchUnq.Peer.SnpRsps_CMStatus</span></p></th><th style="width: 137.0px;" class="confluenceTh" rowspan="3">Where Covered/Checked</th><th style="width: 56.0px;" class="confluenceTh" rowspan="3">Done</th><th style="width: 62.0px;" class="confluenceTh" rowspan="3">Status</th><th style="width: 232.0px;" class="confluenceTh" rowspan="3">Run_Cmd</th><th style="width: 149.0px;" class="confluenceTh" rowspan="3">Remarks/Questions</th></tr><tr><th style="width: 41.0px;" class="confluenceTh" rowspan="2">No</th><th style="width: 91.0px;" class="confluenceTh" rowspan="2">snarf</th><th style="width: 395.0px;" class="confluenceTh" colspan="3">stash-target</th><th style="width: 399.0px;" class="confluenceTh" colspan="3">peer non-stash target</th><th style="width: 260.0px;" class="confluenceTh" rowspan="2"><p>reference</p><p><span>ConcertoCprotocol Spec TABLE 3-1. CCMP Operations</span></p></th></tr><tr><th style="width: 139.0px;" class="confluenceTh">initial state</th><th style="width: 132.0px;" class="confluenceTh">final state</th><th style="width: 124.0px;" class="confluenceTh"><p>snp_type: SnpStshUnq</p><p>snp_rsp</p><p>(rv, rs,dc, dt_aiu, dt_dmi)</p></th><th style="width: 207.0px;" class="confluenceTh">initial state</th><th style="width: 61.0px;" class="confluenceTh">final state</th><th style="width: 131.0px;" class="confluenceTh"><p>snp_type:</p><p>SnpStshUnq</p><p>(AIU–&gt; Proc:</p><p>SnpUnique)</p><p>snp_rsp</p><p>(rv, rs,dc, dt_aiu, dt_dmi)</p></th></tr><tr><td style="width: 41.0px;" class="confluenceTd">1</td><td style="width: 91.0px;" class="confluenceTd">1</td><td style="width: 139.0px;" class="confluenceTd">IX</td><td style="width: 132.0px;" class="confluenceTd">UC</td><td style="width: 124.0px;" class="confluenceTd">0,0,0,0,0</td><td style="width: 207.0px;" class="confluenceTd">IX</td><td style="width: 61.0px;" class="confluenceTd">IX</td><td style="width: 131.0px;" class="confluenceTd">n/a</td><td style="width: 260.0px;" class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 26)</p><p>TABLE 5-30. SnpStshUnq protocol on target CHI-B.</p><p>TABLE 5-31. SnpStshUnq protocol on non-target CHI-B or CHI-A.</p></td><td style="width: 137.0px;" class="confluenceTd"><p>dce_coverage.sv</p><p>dce_scb_txn.sv</p></td><td style="width: 56.0px;" class="confluenceTd">Y</td><td style="width: 62.0px;" class="confluenceTd"><p>PASS</p></td><td style="width: 232.0px;" class="confluenceTd"><p>single_step_allocops_w_stashops</p></td><td style="width: 149.0px;" class="confluenceTd"><p><br/></p></td></tr><tr><td style="width: 41.0px;" class="confluenceTd"> 2</td><td style="width: 91.0px;" class="confluenceTd"> 1</td><td style="width: 139.0px;" class="confluenceTd">IX</td><td style="width: 132.0px;" class="confluenceTd">UC</td><td style="width: 124.0px;" class="confluenceTd"> <span>0,0,0,0,0</span></td><td style="width: 207.0px;" class="confluenceTd">UC/UD</td><td style="width: 61.0px;" class="confluenceTd"> IX</td><td style="width: 131.0px;" class="confluenceTd"><p><span>0,0,0,0,0</span></p><p>0,0,0,0,1</p></td><td style="width: 260.0px;" class="confluenceTd"><p><span>transactionflows.ppt v-0.49 (slide 26)</span></p><p>TABLE 5-30. SnpStshUnq protocol on target CHI-B.</p><p>TABLE 5-31. SnpStshUnq protocol on non-target CHI-B or CHI-A.</p></td><td style="width: 137.0px;" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv" rel="nofollow">dce_scb_txn.sv</a></p></td><td style="width: 56.0px;" class="confluenceTd">Y</td><td style="width: 62.0px;" class="confluenceTd"><p>PASS</p></td><td style="width: 232.0px;" class="confluenceTd"><span>+<span>single_step_allocops_w_stashops</span></span></td><td style="width: 149.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 41.0px;" class="confluenceTd">3 </td><td style="width: 91.0px;" class="confluenceTd">1 </td><td style="width: 139.0px;" class="confluenceTd">IX</td><td style="width: 132.0px;" class="confluenceTd">UC</td><td style="width: 124.0px;" class="confluenceTd"> <span>0,0,0,0,0</span></td><td style="width: 207.0px;" class="confluenceTd">SC(one or more sharer only present)</td><td style="width: 61.0px;" class="confluenceTd"> IX</td><td style="width: 131.0px;" class="confluenceTd">0,0,0,0,0</td><td style="width: 260.0px;" class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 26)</p><p>TABLE 5-30. SnpStshUnq protocol on target CHI-B.</p><p>TABLE 5-31. SnpStshUnq protocol on non-target CHI-B or CHI-A.</p></td><td style="width: 137.0px;" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv" rel="nofollow">dce_scb_txn.sv</a></p></td><td style="width: 56.0px;" class="confluenceTd">Y</td><td style="width: 62.0px;" class="confluenceTd"><p>PASS</p></td><td style="width: 232.0px;" class="confluenceTd"><span>single_step_allocops_w_stashops</span></td><td style="width: 149.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 41.0px;" class="confluenceTd"> 4</td><td style="width: 91.0px;" class="confluenceTd"> 1</td><td style="width: 139.0px;" class="confluenceTd">IX</td><td style="width: 132.0px;" class="confluenceTd"> UC</td><td style="width: 124.0px;" class="confluenceTd"> <span>0,0,0,0,0</span></td><td style="width: 207.0px;" class="confluenceTd">SD, SC (one or more sharer and an owner present)</td><td style="width: 61.0px;" class="confluenceTd"> IX</td><td style="width: 131.0px;" class="confluenceTd"><p>0,0,0,0,1(SD)</p><p>0,0,0,0,0(SC)</p></td><td style="width: 260.0px;" class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 26)</p><p>TABLE 5-30. SnpStshUnq protocol on target CHI-B.</p><p>TABLE 5-31. SnpStshUnq protocol on non-target CHI-B or CHI-A.</p></td><td style="width: 137.0px;" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv" rel="nofollow">dce_scb_txn.sv</a></p></td><td style="width: 56.0px;" class="confluenceTd">Y</td><td style="width: 62.0px;" class="confluenceTd"><span>PASS</span></td><td style="width: 232.0px;" class="confluenceTd"><span>single_step_allocops_w_stashops</span></td><td style="width: 149.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 41.0px;" class="confluenceTd">5</td><td style="width: 91.0px;" class="confluenceTd">1</td><td style="width: 139.0px;" class="confluenceTd"><p>Only for UCE (snarf=1 possible)</p><p>For UC/UD/UDP</p><p>(snarf=0 is only possible)</p></td><td style="width: 132.0px;" class="confluenceTd">UC</td><td style="width: 124.0px;" class="confluenceTd"><p>1,0,0,0,0</p></td><td style="width: 207.0px;" class="confluenceTd">IX</td><td style="width: 61.0px;" class="confluenceTd">IX</td><td style="width: 131.0px;" class="confluenceTd">n/a</td><td style="width: 260.0px;" class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 28)</p><p><br/></p><p><br/></p><p><br/></p></td><td style="width: 137.0px;" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv" rel="nofollow">dce_scb_txn.sv</a></p></td><td style="width: 56.0px;" class="confluenceTd">Y</td><td style="width: 62.0px;" class="confluenceTd"><p><span>PASS</span></p></td><td style="width: 232.0px;" class="confluenceTd"><span>single_step_allocops_w_stashops</span></td><td style="width: 149.0px;" class="confluenceTd"><p><br/></p></td></tr><tr><td style="width: 41.0px;" class="confluenceTd">6</td><td style="width: 91.0px;" class="confluenceTd">1</td><td style="width: 139.0px;" class="confluenceTd">SC</td><td style="width: 132.0px;" class="confluenceTd">UC</td><td style="width: 124.0px;" class="confluenceTd">1,1,0,0,0</td><td style="width: 207.0px;" class="confluenceTd">IX</td><td style="width: 61.0px;" class="confluenceTd">IX</td><td style="width: 131.0px;" class="confluenceTd">n/a</td><td style="width: 260.0px;" class="confluenceTd"><span>transactionflows.ppt v-0.49 (slide 28)</span></td><td style="width: 137.0px;" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv" rel="nofollow">dce_scb_txn.sv</a></p></td><td style="width: 56.0px;" class="confluenceTd">Y</td><td style="width: 62.0px;" class="confluenceTd"><p><span>PASS</span></p></td><td style="width: 232.0px;" class="confluenceTd"><span>single_step_allocops_w_stashops</span></td><td style="width: 149.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 41.0px;" class="confluenceTd">7</td><td style="width: 91.0px;" class="confluenceTd">1</td><td style="width: 139.0px;" class="confluenceTd">SC</td><td style="width: 132.0px;" class="confluenceTd">UC</td><td style="width: 124.0px;" class="confluenceTd">1,1,0,0,0</td><td style="width: 207.0px;" class="confluenceTd">SC(peer one or more sharer only present)</td><td style="width: 61.0px;" class="confluenceTd">IX</td><td style="width: 131.0px;" class="confluenceTd"><span>0,0,0,0,0</span></td><td style="width: 260.0px;" class="confluenceTd"><span>transactionflows.ppt v-0.49 (slide 35)</span></td><td style="width: 137.0px;" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv" rel="nofollow">dce_scb_txn.sv</a></p></td><td style="width: 56.0px;" class="confluenceTd">Y</td><td style="width: 62.0px;" class="confluenceTd"><p><span>PASS</span></p></td><td style="width: 232.0px;" class="confluenceTd"><span>single_step_allocops_w_stashops</span></td><td style="width: 149.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 41.0px;" class="confluenceTd">8</td><td style="width: 91.0px;" class="confluenceTd">1</td><td style="width: 139.0px;" class="confluenceTd">SC</td><td style="width: 132.0px;" class="confluenceTd">UC</td><td style="width: 124.0px;" class="confluenceTd"><span>1,1,0,0,0</span></td><td style="width: 207.0px;" class="confluenceTd"><span>SD (peer owner only present)</span></td><td style="width: 61.0px;" class="confluenceTd">IX</td><td style="width: 131.0px;" class="confluenceTd">0,0,0,0,1</td><td style="width: 260.0px;" class="confluenceTd"><span>transactionflows.ppt v-0.49 (slide 30)</span></td><td style="width: 137.0px;" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv" rel="nofollow">dce_scb_txn.sv</a></p></td><td style="width: 56.0px;" class="confluenceTd">Y</td><td style="width: 62.0px;" class="confluenceTd"><p>PASS</p></td><td style="width: 232.0px;" class="confluenceTd"><span>single_step_allocops_w_stashops</span></td><td style="width: 149.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 41.0px;" class="confluenceTd">9</td><td style="width: 91.0px;" class="confluenceTd">1</td><td style="width: 139.0px;" class="confluenceTd">SC</td><td style="width: 132.0px;" class="confluenceTd">UC</td><td style="width: 124.0px;" class="confluenceTd">1,1,0,0,0</td><td style="width: 207.0px;" class="confluenceTd"><span>SD, SC (peer owner and one/more sharers present)</span></td><td style="width: 61.0px;" class="confluenceTd">IX</td><td style="width: 131.0px;" class="confluenceTd"><p>0,0,0,0,1(SD)</p><p>0,0,0,0,0(SC)</p></td><td style="width: 260.0px;" class="confluenceTd"><span>transactionflows.ppt v-0.49 (slide 30, 35)</span></td><td style="width: 137.0px;" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv" rel="nofollow">dce_scb_txn.sv</a></p></td><td style="width: 56.0px;" class="confluenceTd">Y</td><td style="width: 62.0px;" class="confluenceTd"><p><span>PASS</span></p></td><td style="width: 232.0px;" class="confluenceTd"><span>single_step_allocops_w_stashops</span><span> </span></td><td style="width: 149.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 41.0px;" class="confluenceTd">10</td><td style="width: 91.0px;" class="confluenceTd">1</td><td style="width: 139.0px;" class="confluenceTd">SD</td><td style="width: 132.0px;" class="confluenceTd">UD</td><td style="width: 124.0px;" class="confluenceTd">1,0,0,0,0</td><td style="width: 207.0px;" class="confluenceTd"><span>SC (peer one or more sharer only present)</span></td><td style="width: 61.0px;" class="confluenceTd">IX</td><td style="width: 131.0px;" class="confluenceTd"><span>0,0,0,0,0</span></td><td style="width: 260.0px;" class="confluenceTd"><span>transactionflows.ppt v-0.49 (slide 28)</span></td><td style="width: 137.0px;" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv" rel="nofollow">dce_scb_txn.sv</a></p></td><td style="width: 56.0px;" class="confluenceTd">Y</td><td style="width: 62.0px;" class="confluenceTd"><p>PASS</p></td><td style="width: 232.0px;" class="confluenceTd"><span>single_step_allocops_w_stashops</span></td><td style="width: 149.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 41.0px;" class="confluenceTd">11</td><td style="width: 91.0px;" class="confluenceTd">0</td><td style="width: 139.0px;" class="confluenceTd">IX</td><td style="width: 132.0px;" class="confluenceTd">IX(no state change)</td><td style="width: 124.0px;" class="confluenceTd"><p>0,0,0,0,0</p><p><br/></p></td><td style="width: 207.0px;" class="confluenceTd"><p>all states except IX</p><p><br/></p></td><td style="width: 61.0px;" class="confluenceTd">IX</td><td style="width: 131.0px;" class="confluenceTd"><p>0,0,0,0,0 (SC,UC,UCE)</p><p>0,0,0,0,1</p><p>(UC,UD,UDP,SD)</p></td><td style="width: 260.0px;" class="confluenceTd">ARM specs</td><td style="width: 137.0px;" class="confluenceTd"><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></td><td style="width: 56.0px;" class="confluenceTd">Y</td><td style="width: 62.0px;" class="confluenceTd">PASS</td><td style="width: 232.0px;" class="confluenceTd"><span>single_step_allocops_w_stashops</span></td><td style="width: 149.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 41.0px;" class="confluenceTd">12</td><td style="width: 91.0px;" class="confluenceTd">0</td><td style="width: 139.0px;" class="confluenceTd">UC/UD/SD</td><td style="width: 132.0px;" class="confluenceTd"><span>UC/UD/SD(no state change)</span></td><td style="width: 124.0px;" class="confluenceTd">1,0,0,0,0</td><td style="width: 207.0px;" class="confluenceTd"><span>SC (peer one or more sharer only present)</span></td><td style="width: 61.0px;" class="confluenceTd">SC</td><td style="width: 131.0px;" class="confluenceTd"><span>Will not be snooped (snarf=0)</span></td><td style="width: 260.0px;" class="confluenceTd">ARM specs</td><td style="width: 137.0px;" class="confluenceTd"><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></td><td style="width: 56.0px;" class="confluenceTd">Y</td><td style="width: 62.0px;" class="confluenceTd">PASS</td><td style="width: 232.0px;" class="confluenceTd"><span>single_step_allocops_w_stashops</span></td><td style="width: 149.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 41.0px;" class="confluenceTd">13</td><td style="width: 91.0px;" class="confluenceTd">0</td><td style="width: 139.0px;" class="confluenceTd">SC</td><td style="width: 132.0px;" class="confluenceTd"><span>SC(no state change)</span></td><td style="width: 124.0px;" class="confluenceTd">1,1,0,0,0</td><td style="width: 207.0px;" class="confluenceTd">SD</td><td style="width: 61.0px;" class="confluenceTd">SD</td><td style="width: 131.0px;" class="confluenceTd">Will not be snooped (snarf=0)</td><td style="width: 260.0px;" class="confluenceTd">ARM specs</td><td style="width: 137.0px;" class="confluenceTd"><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></td><td style="width: 56.0px;" class="confluenceTd">Y</td><td style="width: 62.0px;" class="confluenceTd">PASS</td><td style="width: 232.0px;" class="confluenceTd"><span>single_step_allocops_w_stashops</span></td><td style="width: 149.0px;" class="confluenceTd"><br/></td></tr><tr><td style="width: 41.0px;" class="confluenceTd">14</td><td style="width: 91.0px;" class="confluenceTd">tgt not identified </td><td style="width: 139.0px;" class="confluenceTd">n/a</td><td style="width: 132.0px;" class="confluenceTd">n/a</td><td style="width: 124.0px;" class="confluenceTd">n/a</td><td style="width: 399.0px;" class="confluenceTd" colspan="3">no snoops are issued if target is not identified. </td><td style="width: 260.0px;" class="confluenceTd">ARM specs</td><td style="width: 137.0px;" class="confluenceTd"><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></td><td style="width: 56.0px;" class="confluenceTd">Y</td><td style="width: 62.0px;" class="confluenceTd">PASS</td><td style="width: 232.0px;" class="confluenceTd"><span>single_step_allocops_w_stashops</span></td><td style="width: 149.0px;" class="confluenceTd"><br/></td></tr></tbody></table></div><h3 id="DCEv3.0Testplan-LoadCchShared(ARM-StashOnceShared)"><span>LoadCchShared (ARM - StashOnceShared)</span></h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col style="width: 41.0px;"/><col style="width: 55.0px;"/><col style="width: 67.0px;"/><col style="width: 63.0px;"/><col style="width: 120.0px;"/><col style="width: 136.0px;"/><col style="width: 81.0px;"/><col style="width: 181.0px;"/><col style="width: 225.0px;"/><col style="width: 150.0px;"/><col style="width: 56.0px;"/><col style="width: 212.0px;"/><col style="width: 239.0px;"/><col style="width: 196.0px;"/></colgroup><tbody><tr><th colspan="9" class="confluenceTh"><p>Scenarios/Hash-Tags</p><p><span>#Cover.DCE.LdCchShd.StshTgt.SnpRsps_CMStatus</span></p><p><span>#Cover.DCE.LdCchShd.Peer.SnpRsps_CMStatus</span></p></th><th rowspan="3" class="confluenceTh">Where Covered/Checked</th><th rowspan="3" class="confluenceTh">Done</th><th rowspan="3" class="confluenceTh">Status</th><th rowspan="3" class="confluenceTh">Run_Cmd</th><th rowspan="3" class="confluenceTh">Remarks/Questions</th></tr><tr><th rowspan="2" class="confluenceTh">No</th><th rowspan="2" class="confluenceTh">snarf</th><th colspan="3" class="confluenceTh">stash-target</th><th colspan="3" class="confluenceTh">peer non-stash target</th><th rowspan="2" class="confluenceTh"><p>reference</p><p>ConcertoCprotocol Spec TABLE 3-1. CCMP Operations</p><p>TABLE 5-27. SnpStshUnq protocol on target CHI-B.</p><p>TABLE 5-28. SnpStshUnq protocol on non-target CHI-B or CHI-A.</p></th></tr><tr><th colspan="1" class="confluenceTh">initial state</th><th colspan="1" class="confluenceTh">final state</th><th colspan="1" class="confluenceTh"><p>snp_type: SnpStshShd</p><p>snp_rsp</p><p>(rv, rs,dc, dt_aiu, dt_dmi)</p></th><th colspan="1" class="confluenceTh">initial state</th><th colspan="1" class="confluenceTh">final state</th><th colspan="1" class="confluenceTh"><p>snp_type:</p><p>SnpStshShd</p><p>(AIU–&gt; Proc:</p><p>SnpShared)</p><p>CCMP snp_rsp</p><p>(TABLE 5-28)</p><p>(rv, rs,dc, dt_aiu, dt_dmi)</p></th></tr><tr><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">SC</td><td colspan="1" class="confluenceTd">0,0,0,0,0</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 38)</p><p><br/></p></td><td class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv" rel="nofollow">dce_scb_txn.sv</a></p></td><td class="confluenceTd">Y</td><td class="confluenceTd">PASS</td><td class="confluenceTd"><p>+ldcchshd_stashaccepted_dm_miss</p><p><br/></p></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">SC</td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd"><span>SC (one or more sharer only present)</span></td><td colspan="1" class="confluenceTd">SC/IX</td><td colspan="1" class="confluenceTd"><p>SC --&gt;SC 1,1,0,0,0</p><p>(SnpRsp_SC)</p><p>SC --&gt;IX 0,0,0,0,0</p><p>(SnpRsp_I)</p></td><td colspan="1" class="confluenceTd">ARM specs &amp; CCMP spec</td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p><br/></p></div></td><td colspan="1" class="confluenceTd"><span>+ldcchshd_stashaccepted_dm_hit</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">SC</td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd"><span>SC, SD (one or more sharer, and owner present)</span></td><td colspan="1" class="confluenceTd">SD/SC/IX</td><td colspan="1" class="confluenceTd"><p>SC --&gt; SC/IX</p><p>(refer above row)</p><p>SD --&gt; SD 1,0,0,0,1</p><p>(SnpRspData_SD)</p><p>SD --&gt; SC 1,1,0,0,1</p><p><span>(SnpRspData_SC_PD)</span></p><p>SD --&gt; IX 0,0,0,0,1</p><p><span>(SnpRspData_I_PD)</span></p></td><td colspan="1" class="confluenceTd">ARM specs &amp; CCMP spec</td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>PASS</p></div></td><td colspan="1" class="confluenceTd"><span>+ldcchshd_stashaccepted_dm_hit</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td rowspan="6" class="confluenceTd">5</td><td rowspan="6" class="confluenceTd">1</td><td rowspan="6" class="confluenceTd">IX</td><td rowspan="6" class="confluenceTd">SC</td><td rowspan="6" class="confluenceTd">0,0,0,0,0</td><td colspan="1" class="confluenceTd">UC</td><td colspan="1" class="confluenceTd">SC</td><td colspan="1" class="confluenceTd"><p><span>1,1,0,0,0 </span><span>(SnpResp_SC)</span></p><p><span>1,1,0,0,1 (SnpRespData_SC)</span></p></td><td rowspan="6" class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 43)</p><p>TABLE 5-27. SnpStshUnq protocol on target CHI-B.</p><p>TABLE 5-28. SnpStshUnq protocol on non-target CHI-B or CHI-A.</p><p><br/></p><p><br/></p><p>ARM specs &amp; CCMP spec</p></td><td rowspan="6" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td rowspan="6" class="confluenceTd">Y</td><td rowspan="6" class="confluenceTd">PASS</td><td rowspan="6" class="confluenceTd">+ldcchshd_stashaccepted_dm_hit</td><td rowspan="6" class="confluenceTd"><p><br/></p></td></tr><tr><td colspan="1" class="confluenceTd">UC</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd"><p><span>0,0,0,0,1</span></p><p><span>(SnpRespData_I)</span></p></td></tr><tr><td colspan="1" class="confluenceTd">UC/UCE</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd"><p>0,0,0,0,0</p><p>(SnpResp_I)</p></td></tr><tr><td colspan="1" class="confluenceTd">UD</td><td colspan="1" class="confluenceTd">SD</td><td colspan="1" class="confluenceTd"><p>1,0,0,0,1</p><p>(SnpRespData_SD)</p></td></tr><tr><td colspan="1" class="confluenceTd">UD</td><td colspan="1" class="confluenceTd">SC</td><td colspan="1" class="confluenceTd">1,1,0,0,1 (SnpRspData_SC_PD)</td></tr><tr><td colspan="1" class="confluenceTd">UD/UDP</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd"><p>0,0,0,0,1</p><p>(SnpRspData_I_PD, SnpRspDataPtl_I_PD)</p></td></tr></tbody></table></div><p class="auto-cursor-target">continuation to above table...</p><div class="table-wrap"><table class="relative-table wrapped confluenceTable"><colgroup><col style="width: 41.0px;"/><col style="width: 84.0px;"/><col style="width: 66.0px;"/><col style="width: 72.0px;"/><col style="width: 169.0px;"/><col style="width: 85.0px;"/><col style="width: 81.0px;"/><col style="width: 157.0px;"/></colgroup><tbody><tr><th colspan="1" class="confluenceTh">No</th><th colspan="1" class="confluenceTh">snarf</th><th colspan="2" class="confluenceTh">stash-target</th><th colspan="1" class="confluenceTh"><br/></th><th colspan="1" class="confluenceTh">peer non-stash target</th><th colspan="1" class="confluenceTh"><br/></th><th colspan="1" class="confluenceTh"><br/></th></tr><tr><th colspan="1" class="confluenceTh"><br/></th><th colspan="1" class="confluenceTh"><br/></th><th colspan="1" class="confluenceTh">Initial-state</th><th colspan="1" class="confluenceTh">Final-state</th><th colspan="1" class="confluenceTh"><p>snp_type: SnpStshShd</p><p>snp_rsp</p><p>(rv, rs,dc, dt_aiu, dt_dmi)</p></th><th colspan="1" class="confluenceTh">Initial-state</th><th colspan="1" class="confluenceTh">Final-state</th><th colspan="1" class="confluenceTh"><p>snp_type:</p><p>SnpStshShd</p><p>(AIU–&gt; Proc:</p><p>SnpShared)</p><p>CCMP snp_rsp</p><p>(TABLE 5-28)</p><p>(rv, rs,dc, dt_aiu, dt_dmi)</p></th></tr><tr><td class="confluenceTd">6</td><td class="confluenceTd">1</td><td class="confluenceTd">UCE</td><td class="confluenceTd">UC</td><td class="confluenceTd">1,0,0,0,0</td><td class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">n/a</td></tr><tr><td colspan="1" class="confluenceTd">7</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">UC, UCE, UD, UDP, SD</td><td colspan="1" class="confluenceTd">UC, UCE, UD, UDP, SD</td><td colspan="1" class="confluenceTd"><p>0,0,0,0,0 (SnpResp_IX is possible for all)</p><p>1,0,0,0,0 (UC, UCE, UD, UDP, SD SnpResp_UC, SnpResp_SD, SnpResp_UD)</p><p><br/></p></td><td colspan="1" class="confluenceTd">n/a (owner is only snooped)</td><td colspan="1" class="confluenceTd">n/a (owner is only snooped)</td><td colspan="1" class="confluenceTd">n/a (owner is only snooped)</td></tr><tr><td rowspan="3" class="confluenceTd">8<br/><br/></td><td rowspan="3" class="confluenceTd">0<br/><br/></td><td rowspan="3" class="confluenceTd"> SC<br/><br/></td><td rowspan="3" class="confluenceTd"><p>SC</p><p>(no state change)</p><br/><br/></td><td rowspan="3" class="confluenceTd"><p>0,0,0,0,0 (SnpResp_IX is possible for all)</p><p>1,1,0,0,0 (SnpResp_SC)</p><p><br/></p><br/><br/></td><td class="confluenceTd">SD  </td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">0,0,0,0,1 (SnpRespData_IX</td></tr><tr><td class="confluenceTd">SD</td><td colspan="1" class="confluenceTd">SC</td><td colspan="1" class="confluenceTd"><p>1,1,0,0,1</p><p>(SnpRespData_SC_PD)</p></td></tr><tr><td class="confluenceTd">SD</td><td colspan="1" class="confluenceTd">SD</td><td colspan="1" class="confluenceTd"><p>1,0,0,0,0 (ACE snooper)</p><p>1,0,0,0,1(CHI/proxy cache snooper)</p><p>SnpRespData_SD)</p></td></tr><tr><td colspan="1" class="confluenceTd">9</td><td colspan="1" class="confluenceTd">tgt not identified </td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="3" class="confluenceTd">no snoops are issued if target is not identified. </td></tr></tbody></table></div><h2 id="DCEv3.0Testplan-WriteStashing">Write Stashing</h2><p>Refer to Transaction Flows ppt and ConcertoCProtocol spec for detailed description</p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-content-image-border" height="150" src="https://arterisip.atlassian.net/wiki/download/attachments/16777324/image2019-6-28%2022:36:6.png?api=v2"></span></p><p><br/></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Where Covered/Checked</th><th class="confluenceTh">Done</th><th class="confluenceTh">Status</th><th class="confluenceTh">Run_Cmd</th><th class="confluenceTh">Remarks/Questions</th></tr><tr><td class="confluenceTd"><span>check on dm_cmd_req.m_alloc. It should be asserted only if stash_valid is asserted on incoming cmd request and associated stash target is valid (CHI processor)</span></td><td class="confluenceTd"><p>#Check.DCE.StashReq.Alloc</p></td><td class="confluenceTd"><p>dce_scb_txn.svh</p><p>dce_probe_seq_item.svh</p></td><td class="confluenceTd">Y</td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd">+wrstshfull_stashaccepted_dm_miss</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><span>check on dm_cmd_req.m_sid. It should correctly indicate the cmdreq.stash_target_LPId if cmd_req.stash_valid is asserted.</span></td><td class="confluenceTd">#Check.DCE.StashReq.Sid</td><td class="confluenceTd"><p>dce_scb_txn.svh</p><p>dce_probe_seq_item.svh</p></td><td class="confluenceTd">Y</td><td class="confluenceTd"><p>PASS</p><p><br/></p></td><td class="confluenceTd"><span>+wrstshfull_stashaccepted_dm_miss</span></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><span>check on correct SnpType is issued to stash target and to peer snoopers(as deemed necessary)</span></td><td class="confluenceTd">#Check.DCE.StashReq.SnoopType</td><td class="confluenceTd"><p>dce_scb_txn.svh</p><p>dce_goldenref_model.sv</p></td><td class="confluenceTd">Y</td><td class="confluenceTd"><p>PASS</p><p><br/></p></td><td class="confluenceTd"><span>+wrstshfull_stashaccepted_dm_miss</span></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><span class="inline-comment-marker" data-ref="3f57b96a-cffa-4a90-802d-2964cf2b3ca5">check that DM CMT_REQ occurs if stash is accepted by stash target</span></td><td class="confluenceTd">#Check.DCE.StashReq.DMWrite</td><td class="confluenceTd">dce_scb_txn.svh</td><td class="confluenceTd">Y</td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><span>+wrstshfull_stashaccepted_dm_miss</span></td><td class="confluenceTd"><br/></td></tr></tbody></table></div><h3 id="DCEv3.0Testplan-WriteStashFull(ARM-WriteUniqueFullStash)">WriteStashFull (ARM - WriteUniqueFullStash)</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col style="width: 41.0px;"/><col style="width: 82.0px;"/><col style="width: 66.0px;"/><col style="width: 56.0px;"/><col style="width: 170.0px;"/><col style="width: 196.0px;"/><col style="width: 57.0px;"/><col style="width: 172.0px;"/><col style="width: 185.0px;"/><col style="width: 133.0px;"/><col style="width: 107.0px;"/><col style="width: 82.0px;"/><col style="width: 255.0px;"/><col style="width: 149.0px;"/></colgroup><tbody><tr><th colspan="9" class="confluenceTh"><p>Scenario</p><p>Hash-Tags:</p><p>#Cover.DCE.WrStshFull.StshTgt.SnpRsp_CMStatus</p><p>#Cover.DCE.WrStshFull.Peer.SnpRsp_CMStatus</p></th><th rowspan="3" class="confluenceTh">where covered/checked<br/><br/></th><th rowspan="3" class="confluenceTh">Done<br/><br/></th><th rowspan="3" class="confluenceTh">Status<br/><br/></th><th rowspan="3" class="confluenceTh">run_cmd<br/><br/></th><th rowspan="3" class="confluenceTh">Remarks/Questions<br/><br/></th></tr><tr><th colspan="1" class="confluenceTh">No</th><th rowspan="2" class="confluenceTh">snarf</th><th colspan="3" class="confluenceTh">stash_target</th><th colspan="3" class="confluenceTh">peer non_stash target</th><th rowspan="2" class="confluenceTh">reference</th></tr><tr><th class="confluenceTh"><br/></th><th colspan="1" class="confluenceTh">initial state</th><th colspan="1" class="confluenceTh">final state</th><th colspan="1" class="confluenceTh"><p>CCMP snp_type:</p><p>SnpInvStsh</p><p>(AIU-&gt;Proc: SnpMakeInvalidStash)</p><p>snp_rsp</p><p>(rv, rs,dc, dt_aiu, dt_dmi)</p></th><th colspan="1" class="confluenceTh">initial state</th><th colspan="1" class="confluenceTh">final state</th><th colspan="1" class="confluenceTh"><p>CCMP snp_type: SnpInvStsh</p><p>(AIU-&gt;Proc: SnpInv)</p><p>snp_rsp (rv,rs,dc,dt_aiu,dt_dmi)</p></th></tr><tr><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">UD</td><td colspan="1" class="confluenceTd">0,0,0,0,0</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">N/A</td><td class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 15)</p><p>ConcertoCprotocol Spec TABLE 3-1. CCMP Operations</p></td><td class="confluenceTd"><p>dce_coverage.sv</p><p>dce_scb_txn.sv</p></td><td class="confluenceTd"><p>Y</p><p><br/></p></td><td class="confluenceTd"><p>PASS</p><p><br/></p></td><td class="confluenceTd"><p>+wrstashfull_stash_accepted_dm_miss</p><p><span>single_step_allocops_w_stashops</span></p></td><td class="confluenceTd"><p><br/></p></td></tr><tr><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">UD</td><td colspan="1" class="confluenceTd">0,0,0,0,0</td><td colspan="1" class="confluenceTd">UC/UD</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">0,0,0,0,0</td><td colspan="1" class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 15)</p><p>ConcertoCprotocol Spec TABLE 3-1. CCMP Operations</p></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv" rel="nofollow">dce_scb_txn.sv</a></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p>PASS</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p>+wrstashfull_stash_accepted_dm_hit</p><p><span>single_step_allocops_w_stashops</span></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">UD</td><td colspan="1" class="confluenceTd">0,0,0,0,0</td><td colspan="1" class="confluenceTd">SC (one or more sharer only present)</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">0,0,0,0,0</td><td colspan="1" class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 15)</p><p>ConcertoCprotocol Spec TABLE 3-1. CCMP Operations</p></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv" rel="nofollow">dce_scb_txn.sv</a></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p>PASS</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p>+wrstashfull_stash_accepted_dm_hit</p><p><span>single_step_allocops_w_stashops</span></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">UD</td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd">SC, SD (one or more sharer, and owner present)</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 15)</p><p>ConcertoCprotocol Spec TABLE 3-1. CCMP Operations</p></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv" rel="nofollow">dce_scb_txn.sv</a></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p>PASS</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p>+wrstashfull_stash_accepted_dm_hit</p><p><span>single_step_allocops_w_stashops</span></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">UD/UC</td><td colspan="1" class="confluenceTd">UD</td><td colspan="1" class="confluenceTd">0,0,0,0,0</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">N/A</td><td class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 15)</p><p>ConcertoCprotocol Spec TABLE 3-1. CCMP Operations</p></td><td class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv" rel="nofollow">dce_scb_txn.sv</a></p></td><td class="confluenceTd"><p>Y</p><p><br/></p></td><td class="confluenceTd"><p>PASS</p><p><br/></p></td><td class="confluenceTd"><p><span>+wrstashfull_stash_accepted_dm_hit</span></p><p><span><span>single_step_allocops_w_stashops</span></span></p></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">6</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">SC</td><td colspan="1" class="confluenceTd">UD</td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">N/A</td><td class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 15)</p><p>ConcertoCprotocol Spec TABLE 3-1. CCMP Operations</p></td><td class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv" rel="nofollow">dce_scb_txn.sv</a></p></td><td class="confluenceTd"><p>Y</p><p><br/></p></td><td class="confluenceTd"><p>PASS</p><p><br/></p></td><td class="confluenceTd"><p><span>+wrstashfull_stash_accepted_dm_hit</span></p><p><span><span>single_step_allocops_w_stashops</span></span></p></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">7</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">SC</td><td colspan="1" class="confluenceTd">UD</td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd">SC (peer one or more sharer only present)</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 15)</p><p>ConcertoCprotocol Spec TABLE 3-1. CCMP Operations</p></td><td class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv" rel="nofollow">dce_scb_txn.sv</a></p></td><td class="confluenceTd"><p>Y</p><p><br/></p></td><td class="confluenceTd"><p>PASS</p><p><br/></p></td><td class="confluenceTd"><p><span>+wrstashfull_stash_accepted_dm_hit</span></p><p><span><span>single_step_allocops_w_stashops</span></span></p></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">SC</td><td colspan="1" class="confluenceTd">UD</td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd">SD (peer owner only present)</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 15)</p><p>ConcertoCprotocol Spec TABLE 3-1. CCMP Operations</p></td><td class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv" rel="nofollow">dce_scb_txn.sv</a></p></td><td class="confluenceTd"><p>Y</p><p><br/></p></td><td class="confluenceTd"><p>PASS</p><p><br/></p></td><td class="confluenceTd"><p><span>+wrstashfull_stash_accepted_dm_hit</span></p><p><span><span>single_step_allocops_w_stashops</span></span></p></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">9</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">SC</td><td colspan="1" class="confluenceTd">UD</td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd">SD, SC (peer owner and one/more sharers present)</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 15)</p><p>ConcertoCprotocol Spec TABLE 3-1. CCMP Operations</p></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv" rel="nofollow">dce_scb_txn.sv</a></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p>PASS</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p><span>+wrstashfull_stash_accepted_dm_hit</span></p><p><span><span>single_step_allocops_w_stashops</span></span></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">10</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">SD</td><td colspan="1" class="confluenceTd">UD</td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd">SC (peer one or more sharer only present)</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 15)</p><p>ConcertoCprotocol Spec TABLE 3-1. CCMP Operations</p></td><td class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv" rel="nofollow">dce_scb_txn.sv</a></p></td><td class="confluenceTd"><p>Y</p><p><br/></p></td><td class="confluenceTd"><p>PASS</p><p><br/></p></td><td class="confluenceTd"><p><span>+wrstashfull_stash_accepted_dm_hit</span></p><p><span><span>single_step_allocops_w_stashops</span></span></p></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">11</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 16)</p><p>ConcertoCprotocol Spec TABLE 3-1. CCMP Operations</p></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p><br/></p></td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd"><p><span>+wrstashfull_stash_accepted_dm_miss</span></p><p><span><span>single_step_allocops_w_stashops</span></span></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">12</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd"><span>UC/UD</span></td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 16)</p><p>ConcertoCprotocol Spec TABLE 3-1. CCMP Operations</p></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p><br/></p></td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><p><span>+wrstashfull_stash_accepted_dm_hit</span></p><p><span><span>single_step_allocops_w_stashops</span></span></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">13</td><td colspan="1" class="confluenceTd"><span>0</span></td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd"><span>SC (one or more sharer only present)</span></td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 16)</p><p>ConcertoCprotocol Spec TABLE 3-1. CCMP Operations</p></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p><br/></p></td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><p><span>+wrstashfull_stash_accepted_dm_hit</span></p><p><span><span>single_step_allocops_w_stashops</span></span></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">14</td><td colspan="1" class="confluenceTd"><span>0</span></td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd"><span>SC, SD (one or more sharer, and owner present)</span></td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 16)</p><p>ConcertoCprotocol Spec TABLE 3-1. CCMP Operations</p></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p><br/></p></td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><p><span>+wrstashfull_stash_accepted_dm_hit</span></p><p><span><span>single_step_allocops_w_stashops</span></span></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">15</td><td colspan="1" class="confluenceTd"><span>0</span></td><td colspan="1" class="confluenceTd"><span>UD/UC</span></td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 16)</p><p>ConcertoCprotocol Spec TABLE 3-1. CCMP Operations</p></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p><br/></p></td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><p><span>+wrstashfull_stash_accepted_dm_hit</span></p><p><span><span>single_step_allocops_w_stashops</span></span></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">16</td><td colspan="1" class="confluenceTd"><span>0</span></td><td colspan="1" class="confluenceTd"><span>SC</span></td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 16)</p><p>ConcertoCprotocol Spec TABLE 3-1. CCMP Operations</p></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p><br/></p></td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><p><span>+wrstashfull_stash_accepted_dm_hit</span></p><p><span><span>single_step_allocops_w_stashops</span></span></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">17</td><td colspan="1" class="confluenceTd"><span>0</span></td><td colspan="1" class="confluenceTd"><span>SC</span></td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd"><span>SC (peer one or more sharer only present)</span></td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 16)</p><p>ConcertoCprotocol Spec TABLE 3-1. CCMP Operations</p></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p><br/></p></td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><p><span>+wrstashfull_stash_accepted_dm_hit</span></p><p><span><span>single_step_allocops_w_stashops</span></span></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">18</td><td colspan="1" class="confluenceTd"><span>0</span></td><td colspan="1" class="confluenceTd"><span>SC</span></td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd"><span>SD (peer owner only present)</span></td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 16)</p><p>ConcertoCprotocol Spec TABLE 3-1. CCMP Operations</p></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p><br/></p></td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><p><span>+wrstashfull_stash_accepted_dm_hit</span></p><p><span><span>single_step_allocops_w_stashops</span></span></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">19</td><td colspan="1" class="confluenceTd"><span>0</span></td><td colspan="1" class="confluenceTd"><span>SC</span></td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd"><span>SD, SC (peer owner and one/more sharers present)</span></td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 16)</p><p>ConcertoCprotocol Spec TABLE 3-1. CCMP Operations</p></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p><br/></p></td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><p><span>+wrstashfull_stash_accepted_dm_hit</span></p><p><span><span>single_step_allocops_w_stashops</span></span></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">20</td><td colspan="1" class="confluenceTd"><span>0</span></td><td colspan="1" class="confluenceTd"><span>SD</span></td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd"><span>SC (peer one or more sharer only present)</span></td><td colspan="1" class="confluenceTd"><span>IX</span></td><td colspan="1" class="confluenceTd"><span>0,0,0,0,0</span></td><td colspan="1" class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 16)</p><p>ConcertoCprotocol Spec TABLE 3-1. CCMP Operations</p></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p><br/></p></td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><p><span>+wrstashfull_stash_accepted_dm_hit</span></p><p><span><span>single_step_allocops_w_stashops</span></span></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">21</td><td colspan="1" class="confluenceTd">tgt not identified</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">22</td><td colspan="1" class="confluenceTd"><span>tgt not identified</span></td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">UC/UCE/UD/UDP/SC/SD</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd"><p>0,0,0,0,0 (SnpRsp_I)</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><h3 id="DCEv3.0Testplan-WriteStashPtl(ARM-WriteUniquePtlStash)">WriteStashPtl (ARM - WriteUniquePtlStash)</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th colspan="9" class="confluenceTh"><p>Scenarios</p><p>Hash-Tags:</p><p>#Cover.DCE.WrStshPtl.StshTgt.SnpRsp_CMStatus</p><p>#Cover.DCE.WrStshPtl.Peer.SnpRsp_CMStatus</p></th><th rowspan="3" class="confluenceTh">where covered/checked<br/><br/></th><th rowspan="3" class="confluenceTh">Done<br/><br/></th><th rowspan="3" class="confluenceTh">Status<br/><br/></th><th rowspan="3" class="confluenceTh">run_cmd<br/><br/></th><th rowspan="3" class="confluenceTh">Remarks/Questions<br/><br/></th></tr><tr><th colspan="1" class="confluenceTh">No</th><th rowspan="2" class="confluenceTh">snarf</th><th colspan="3" class="confluenceTh">stash_target</th><th colspan="3" class="confluenceTh">peer non_stash target</th><th rowspan="2" class="confluenceTh"><p>reference</p><p><span>ConcertoCprotocol Spec TABLE 3-1. CCMP Operations</span></p><p><span><span>TABLE 5-26. SnpUnqStsh protocol on non-target CHI-B and CHI-A.</span></span></p><p><span><span><span>Table 4-18 Cache state transitions, RetToSrc value, and valid completion responses in CHI-B spec</span></span></span></p><p><span><span><span>Table 4-20 Snoop response to SnpUniqueStash </span></span></span></p></th></tr><tr><th class="confluenceTh"><br/></th><th colspan="1" class="confluenceTh">initial state</th><th colspan="1" class="confluenceTh">final state</th><th colspan="1" class="confluenceTh"><p>CCMP snp_type:</p><p>SnpUnqStsh</p><p><span>(AIU-&gt;Proc: SnpUniqueStash)</span></p><p>snp_rsp</p><p>(rv, rs,dc, dt_aiu, dt_dmi)</p></th><th colspan="1" class="confluenceTh">initial state</th><th colspan="1" class="confluenceTh">final state</th><th colspan="1" class="confluenceTh"><p>CCMP snp_type: SnpUnqStsh</p><p>(AIU-&gt;Proc: SnpUnique)</p><p>snp_rsp (rv,rs,dc,dt_aiu,dt_dmi)</p><p><br/></p><p><br/></p></th></tr><tr><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">UD</td><td colspan="1" class="confluenceTd"> 0,0,0,0,0</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd"> n/a</td><td class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 17)</p></td><td class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv" rel="nofollow">dce_scb_txn.sv</a></p></td><td class="confluenceTd"><p>Y</p><p><br/></p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>+wrstashptl_stash_accepted_dm_miss</p><p><span>single_step_allocops_w_stashops</span></p></td><td class="confluenceTd"><p><br/></p></td></tr><tr><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">UD</td><td colspan="1" class="confluenceTd">0,0,0,0,0</td><td colspan="1" class="confluenceTd">UC/UD</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd"><p>UC/UCE --&gt; 0,0,0,0,0 <span>(SnpRsp_I)</span></p><p>UD/UDP --&gt; 0,0,0,0,1</p><p>(SnpRspData_I_PD,</p><p>SnpRspDataPtl_I_PD)</p></td><td colspan="1" class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 17)</p><p><br/></p><p><br/></p></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p><span>PASS</span></p></td><td colspan="1" class="confluenceTd">+wrstashptl_stash_accepted_dm_hit</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">UD</td><td colspan="1" class="confluenceTd">0,0,0,0,0</td><td colspan="1" class="confluenceTd">SC (one or more sharer only present)</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd"><p>0,0,0,0,0</p><p><span>(SnpRsp_I)</span></p></td><td colspan="1" class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 17)</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>(test done, coverage pending)</p></td><td colspan="1" class="confluenceTd"><p><span>PASS</span></p></td><td colspan="1" class="confluenceTd">+wrstashptl_stash_accepted_dm_hit</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">UD</td><td colspan="1" class="confluenceTd">0,0,0,0,0</td><td colspan="1" class="confluenceTd">SC, SD (one or more sharer, and owner present)</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd"><p>SC –&gt; 0,0,0,0,0 (SnpRsp_I)</p><p>SD --&gt; 0,0,0,0,1</p><p>(SnpRspData_I_PD)</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 17)</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>(test done, coverage pending)</p></td><td colspan="1" class="confluenceTd"><p><span>PASS</span></p></td><td colspan="1" class="confluenceTd">+wrstashptl_stash_accepted_dm_hit</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">UC/UCE</td><td colspan="1" class="confluenceTd">UD</td><td colspan="1" class="confluenceTd"><p>(UCE/UC) 0,0,0,0,0</p><p>(UC) 0,0,0,0,1</p><p>(SnpRsp_I_Read,</p><p>SnpRspData_I_Read)</p></td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">n/a</td><td class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 17)</p><p><br/></p></td><td class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td class="confluenceTd"><p>Y</p><p>(test done, coverage pending)</p></td><td class="confluenceTd"><p><span>PASS</span></p></td><td class="confluenceTd">+wrstashptl_stash_accepted_dm_hit</td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">6</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">UD/UDP</td><td colspan="1" class="confluenceTd">UD</td><td colspan="1" class="confluenceTd"><p>0,0,0,0,1</p><p>(SnpRspData_I_PD,</p><p>SnpRspDataPtl_I_PD)</p></td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>(test done, coverage pending)</p></td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+wrstashptl_stash_accepted_dm_hit</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">7</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">SC</td><td colspan="1" class="confluenceTd">UD</td><td colspan="1" class="confluenceTd"><p>0,0,0,0,0</p><p>(SnpRsp_I only since UP=1)</p><p><br/></p></td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">n/a</td><td class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 17)</p><p><br/></p></td><td class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td class="confluenceTd"><p>Y</p><p>(test done, coverage pending)</p></td><td class="confluenceTd"><p><span>PASS</span></p></td><td class="confluenceTd">+wrstashptl_stash_accepted_dm_hit</td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">SC</td><td colspan="1" class="confluenceTd">UD</td><td colspan="1" class="confluenceTd"><p>0,0,0,0,0</p><p>(SnpRsp_I,</p><p>SnpRspData_I)</p></td><td colspan="1" class="confluenceTd">SC (peer one or more sharer only present)</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd"><p>0,0,0,0,0</p><p>(SnpRsp_I)</p></td><td class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 17)</p><p><br/></p></td><td class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td class="confluenceTd"><p>Y</p><p>(test done, coverage pending)</p></td><td class="confluenceTd"><p><span>PASS</span></p></td><td class="confluenceTd">+wrstashptl_stash_accepted_dm_hit</td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">9</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">SC</td><td colspan="1" class="confluenceTd">UD</td><td colspan="1" class="confluenceTd"><p>0,0,0,0,0</p><p>(SnpRsp_I,</p><p>SnpRspData_I)</p></td><td colspan="1" class="confluenceTd">SD (peer owner only present)</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd"><p>0,0,0,0,1</p><p>(SnpRspData_I_PD)</p></td><td class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 17)</p><p><br/></p></td><td class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td class="confluenceTd"><p>Y</p><p>(test done, coverage pending)</p></td><td class="confluenceTd"><p><span>PASS</span></p></td><td class="confluenceTd">+wrstashptl_stash_accepted_dm_hit</td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">10</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">SC</td><td colspan="1" class="confluenceTd">UD</td><td colspan="1" class="confluenceTd"><p>0,0,0,0,0</p><p>(SnpRsp_I,</p><p>SnpRspData_I)</p></td><td colspan="1" class="confluenceTd">SD, SC (peer owner and one/more sharers present)</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd"><p>SC –&gt; 0,0,0,0,0 (SnpRsp_I)</p><p>SD --&gt; 0,0,0,0,1</p><p>(SnpRspData_I_PD)</p></td><td colspan="1" class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 17)</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>(test done, coverage pending)</p></td><td colspan="1" class="confluenceTd"><p><span>PASS</span></p></td><td colspan="1" class="confluenceTd">+wrstashptl_stash_accepted_dm_hit</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">11</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">SD</td><td colspan="1" class="confluenceTd">UD</td><td colspan="1" class="confluenceTd"><p>0,0,0,0,1</p><p>(SnpRspData_I_PD)</p></td><td colspan="1" class="confluenceTd">SC (peer one or more sharer only present)</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd"><p>0,0,0,0,0</p><p>(SnpRsp_I)</p></td><td class="confluenceTd"><p>transactionflows.ppt v-0.49 (slide 17)</p><p><br/></p></td><td class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td class="confluenceTd"><p>Y</p><p>(test done, coverage pending)</p></td><td class="confluenceTd"><p><span>PASS</span></p></td><td class="confluenceTd">+wrstashptl_stash_accepted_dm_hit</td></tr><tr><td colspan="1" class="confluenceTd">12</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd"><p>0,0,0,0,0</p><p>(SnpRsp_I)</p></td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>(test done, coverage pending)</p></td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+wrstashptl_stash_rejected_dm_miss</span></td></tr><tr><td colspan="1" class="confluenceTd">13</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd"><p>0,0,0,0,0</p><p>(SnpRsp_I)</p></td><td colspan="1" class="confluenceTd">UC/UD/SC/SD</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd"><p>UC/UCE --&gt; 0,0,0,0,0 (SnpRsp_I)</p><p>UD/UDP --&gt; 0,0,0,0,1</p><p>(SnpRspData_I_PD,</p><p>SnpRspDataPtl_I_PD)</p><p>SC –&gt; 0,0,0,0,0 (SnpRsp_I)</p><p>SD --&gt; 0,0,0,0,1</p><p>(SnpRspData_I_PD)</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td colspan="1" class="confluenceTd"><p>Y</p><p>(test done, coverage pending)</p></td><td colspan="1" class="confluenceTd"><span>PASS</span></td><td colspan="1" class="confluenceTd"><span>+wrstashptl_stash_rejected_dm_hit</span></td></tr><tr><td colspan="1" class="confluenceTd">14</td><td colspan="1" class="confluenceTd">tgt not identified</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td colspan="1" class="confluenceTd">N</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><span>+wrstashptl_tgt_not_identified_dm_miss</span></td></tr><tr><td colspan="1" class="confluenceTd">15</td><td colspan="1" class="confluenceTd"><span>tgt not identified</span></td><td colspan="1" class="confluenceTd"><span>n/a</span></td><td colspan="1" class="confluenceTd"><span>n/a</span></td><td colspan="1" class="confluenceTd"><span>n/a</span></td><td colspan="1" class="confluenceTd"><span>UC/UD/SC/SD</span></td><td colspan="1" class="confluenceTd">IX</td><td colspan="1" class="confluenceTd"><p>UC/UCE --&gt; 0,0,0,0,0 (SnpRsp_I)</p><p>UD/UDP --&gt; 0,0,0,0,1</p><p>(SnpRspData_I_PD,</p><p>SnpRspDataPtl_I_PD)</p><p>SC –&gt; 0,0,0,0,0 (SnpRsp_I)</p><p>SD --&gt; 0,0,0,0,1</p><p>(SnpRspData_I_PD)</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://dce_coverage.sv/" rel="nofollow">dce_coverage.sv</a></p><p><a class="external-link" href="http://dce_scb_txn.sv/" rel="nofollow">dce_scb_txn.sv</a></p></td><td colspan="1" class="confluenceTd">N</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><span>+wrstashptl_tgt_not_identified_dm_hit</span></td></tr></tbody></table></div><h2 id="DCEv3.0Testplan-ExclusiveMonitors"><br/>Exclusive Monitors</h2><p>Refer to-

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-4940"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_16777324_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-4940" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-4940</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 for implementation details. </p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh"><p>EXMON</p><p>Cmd</p></th><th colspan="1" class="confluenceTh">Hash-Tag</th><th class="confluenceTh"><p>Match</p><p>TM</p><p>Addr</p></th><th class="confluenceTh"><p>Match</p><p>TM</p><p>Valid</p></th><th class="confluenceTh"><p>BM</p><p>Valid</p></th><th class="confluenceTh"><p>New</p><p>TM</p><p>Avail</p></th><th class="confluenceTh"><br/></th><th class="confluenceTh"><p>Match</p><p>TM</p><p>proc_id</p><p>Valid</p></th><th colspan="1" class="confluenceTh"><p>Match</p><p>TM</p><p>other proc_id</p><p>Valid</p></th><th class="confluenceTh"><p>Other</p><p>TM</p><p>Valid</p></th><th class="confluenceTh"><p>BM</p><p>proc_id</p><p>Valid</p></th><th class="confluenceTh"><p>BM</p><p>other</p><p>proc_id</p><p>Valid</p></th><th class="confluenceTh"><p>New TM</p><p>Valid/</p><p>Addr</p></th><th colspan="1" class="confluenceTh"><p>EXMON</p><p>Result</p></th></tr><tr><td class="confluenceTd">exld_nomatch_tmaddr_other_tm_not_available</td><td rowspan="3" class="confluenceTd"><p>RdCln,</p><p>RdVld,</p><p>RdNotShdDirty</p></td><td rowspan="3" class="confluenceTd">#Cover.DCE.ExMon.ExLdScenario</td><td class="confluenceTd">No</td><td class="confluenceTd">x</td><td class="confluenceTd">x</td><td class="confluenceTd">No</td><td class="confluenceTd"><br/></td><td class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">n/a</td><td class="confluenceTd">Clear</td><td class="confluenceTd">Set</td><td class="confluenceTd">n/a</td><td class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">----</td></tr><tr><td class="confluenceTd">exld_nomatch_tmaddr_other_tm_available</td><td class="confluenceTd">No</td><td class="confluenceTd">x</td><td class="confluenceTd">x</td><td class="confluenceTd">Yes</td><td class="confluenceTd"><br/></td><td class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">n/a</td><td class="confluenceTd">Clear</td><td class="confluenceTd">Clear</td><td class="confluenceTd">n/a</td><td class="confluenceTd">Set/Tag</td><td colspan="1" class="confluenceTd">----</td></tr><tr><td class="confluenceTd">exld_match_tmaddr</td><td class="confluenceTd">Yes</td><td class="confluenceTd">x</td><td class="confluenceTd">x</td><td class="confluenceTd">x</td><td class="confluenceTd"><br/></td><td class="confluenceTd">Set</td><td colspan="1" class="confluenceTd">n/a</td><td class="confluenceTd">Clear</td><td class="confluenceTd">Clear</td><td class="confluenceTd">n/a</td><td class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">----</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">exst_nomatch_tmaddr_no_bmvld_other_tm_not_available</td><td rowspan="5" class="confluenceTd">ClnUnq<br/><br/><br/><br/></td><td rowspan="5" class="confluenceTd">#Cover.DCE.ExMon.ExStScenario</td><td class="confluenceTd">No</td><td class="confluenceTd">x</td><td class="confluenceTd">No</td><td class="confluenceTd">No</td><td class="confluenceTd"><br/></td><td class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">n/a</td><td class="confluenceTd">Clear</td><td class="confluenceTd">Set</td><td class="confluenceTd">n/a</td><td class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">Fail</td></tr><tr><td class="confluenceTd">exst_nomatch_tmaddr_no_bmvld_other_tm_available</td><td class="confluenceTd">No</td><td class="confluenceTd">x</td><td class="confluenceTd">No</td><td class="confluenceTd">Yes</td><td class="confluenceTd"><br/></td><td class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">n/a</td><td class="confluenceTd">Clear</td><td class="confluenceTd">Clear</td><td class="confluenceTd">n/a</td><td class="confluenceTd">Set/Tag</td><td colspan="1" class="confluenceTd">Fail</td></tr><tr><td class="confluenceTd">exst_nomatch_tmaddr_bmvld</td><td class="confluenceTd">No</td><td class="confluenceTd">x</td><td class="confluenceTd">Yes</td><td class="confluenceTd">x</td><td class="confluenceTd"><br/></td><td class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">n/a</td><td class="confluenceTd">n/a</td><td class="confluenceTd">Set</td><td class="confluenceTd">Clear</td><td class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">Pass</td></tr><tr><td class="confluenceTd">exst_match_tmaddr_no_tmvld</td><td class="confluenceTd">Yes</td><td class="confluenceTd">No</td><td class="confluenceTd">x</td><td class="confluenceTd">x</td><td class="confluenceTd"><br/></td><td class="confluenceTd">Set</td><td colspan="1" class="confluenceTd">n/a</td><td class="confluenceTd">Clear</td><td class="confluenceTd">Clear</td><td class="confluenceTd">n/a</td><td class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">Fail</td></tr><tr><td class="confluenceTd">exst_match_tmaddr_tmvld</td><td class="confluenceTd">Yes</td><td class="confluenceTd">Yes</td><td class="confluenceTd">x</td><td class="confluenceTd">x</td><td class="confluenceTd"><br/></td><td class="confluenceTd">Clear</td><td colspan="1" class="confluenceTd">Clear</td><td class="confluenceTd">n/a</td><td class="confluenceTd">Set</td><td class="confluenceTd">n/a</td><td class="confluenceTd">n/a</td><td colspan="1" class="confluenceTd">Pass</td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Where Covered/Checked</th><th class="confluenceTh">Done</th><th class="confluenceTh">Status</th><th class="confluenceTh">Run_Cmd</th><th class="confluenceTh">Remarks/Questions</th></tr><tr><td colspan="1" class="confluenceTd">Cover all LPIds behind every AIU Id ie. aiuid_lpid pair</td><td colspan="1" class="confluenceTd">#Cover.DCE.ExMon.AiuidProcidPair</td><td colspan="1" class="confluenceTd"><span>dce_coverage.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd"><p>+k_max_num_addr=6,</p><p>+k_num_coh_cmds=200,</p><p>+k_no_addr_conflicts=0,</p><p>+exc_ops_only</p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">exclusive ops should update tagged monitors information based on table above at dm_cmd_rsp</td><td colspan="1" class="confluenceTd"><span>#Check.DCE.ExMon.MonUpdOnLkpRsp</span></td><td colspan="1" class="confluenceTd">dce_scoreboard.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><p>PASS</p><p><br/></p></td><td colspan="1" class="confluenceTd"><p><span>&quot;same as above&quot;</span></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">ex_load always returns an EXMON_PASS status on STRreq</td><td class="confluenceTd"><span>#Check.DCE.ExMon.ExLdStrExOkay</span></td><td class="confluenceTd">dce_scb_txn.svh</td><td class="confluenceTd">Y</td><td class="confluenceTd">PASS</td><td class="confluenceTd"><p><span>&quot;same as above&quot;</span></p></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p><span>Successful ex_store should return an <span>EXMON_PASS </span>status on STRreq</span></p><p><span><span>Unsuccessful ex_store should return an </span><span>EXMON_FAIL</span><span> status on STRreq</span></span></p></td><td class="confluenceTd"><span>#Check.DCE.ExMon.ExStStrExOkay</span></td><td class="confluenceTd"><span>dce_scb_txn.svh</span></td><td class="confluenceTd">Y</td><td class="confluenceTd"><p>PASS</p><p><br/></p></td><td class="confluenceTd"><p><span>&quot;same as above&quot;</span></p></td><td class="confluenceTd"><br/></td></tr></tbody></table></div><p><br/></p><h2 id="DCEv3.0Testplan-CreditChecks">Credit Checks</h2><p><span class="TextRun SCXW152132701 BCX0 legacy-color-text-default"><span class="NormalTextRun SCXW152132701 BCX0">The credit manager is responsible for maintaining snoop and </span></span><span class="TextRun SCXW152132701 BCX0 legacy-color-text-default"><span class="SpellingError SCXW152132701 BCX0">M</span></span><span class="TextRun SCXW152132701 BCX0 legacy-color-text-default"><span class="SpellingError SCXW152132701 BCX0">rd</span></span><span class="TextRun SCXW152132701 BCX0 legacy-color-text-default"><span class="NormalTextRun SCXW152132701 BCX0"> credits. The credits are checked and allocated </span></span><span class="TextRun SCXW152132701 BCX0 legacy-color-text-default"><span class="NormalTextRun SCXW152132701 BCX0">after it is determined that a snoop or </span></span><span class="TextRun SCXW152132701 BCX0 legacy-color-text-default"><span class="SpellingError SCXW152132701 BCX0">Mrd</span></span><span class="TextRun SCXW152132701 BCX0 legacy-color-text-default"><span class="NormalTextRun SCXW152132701 BCX0"> </span></span><span class="TextRun SCXW152132701 BCX0 legacy-color-text-default"><span class="NormalTextRun SCXW152132701 BCX0">must</span></span><span class="TextRun SCXW152132701 BCX0 legacy-color-text-default"><span class="NormalTextRun SCXW152132701 BCX0"> be sent for the transaction. The credits are </span></span><span class="TextRun SCXW152132701 BCX0 legacy-color-text-default"><span class="NormalTextRun SCXW152132701 BCX0">returned</span></span><span class="TextRun SCXW152132701 BCX0 legacy-color-text-default"><span class="NormalTextRun SCXW152132701 BCX0"> to the credit manager once the </span></span><span class="TextRun SCXW152132701 BCX0 legacy-color-text-default"><span class="SpellingError SCXW152132701 BCX0">SnpRsp</span></span><span class="TextRun SCXW152132701 BCX0 legacy-color-text-default"><span class="NormalTextRun SCXW152132701 BCX0"> / </span></span><span class="TextRun SCXW152132701 BCX0 legacy-color-text-default"><span class="SpellingError SCXW152132701 BCX0">MrdRsp</span></span><span class="TextRun SCXW152132701 BCX0 legacy-color-text-default"><span class="NormalTextRun SCXW152132701 BCX0"> is received.</span></span><span class="TextRun SCXW152132701 BCX0 legacy-color-text-default"><span class="NormalTextRun SCXW152132701 BCX0"> A credit counter is maintained per</span></span><span class="TextRun SCXW152132701 BCX0 legacy-color-text-default"><span class="NormalTextRun SCXW152132701 BCX0"> </span></span><span class="TextRun SCXW152132701 BCX0 legacy-color-text-default"><span class="NormalTextRun SCXW152132701 BCX0">target i.e. AIU / DMI. </span></span><span class="TextRun SCXW152132701 BCX0 legacy-color-text-default"><span class="NormalTextRun SCXW152132701 BCX0"> </span></span><span class="EOP SCXW152132701 BCX0 legacy-color-text-default"> </span></p><p><br/></p><div><span style="font-size: 16.0px;font-weight: bold;"> </span><span style="font-size: 16.0px;">RB Reserve request is sent out only when an RBID is available for that DMI. RBID is released if one of the two conditions happen.</span></div><div><p><span style="font-size: 16.0px;font-weight: bold;"> </span></p></div><div><ol><li>RB Release request is sent out to that DMI</li><li>RBUsed request is received from that DMI </li></ol><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col style="width: 450.0px;"/><col style="width: 304.0px;"/><col style="width: 56.0px;"/><col style="width: 172.0px;"/></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Done</th><th class="confluenceTh">Status</th></tr><tr><td class="confluenceTd">Check Mrd Request is not issued if Mrd Credit is not available for DMI target</td><td class="confluenceTd">#Check.DCE.MrdReq.CreditCheck</td><td class="confluenceTd">Y</td><td class="confluenceTd">PASS</td></tr><tr><td colspan="1" class="confluenceTd">Check Snp Request is not issued if Snp Credit is not available for AIU target</td><td colspan="1" class="confluenceTd"><span>#Check.DCE.SnpReq.CreditCheck</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td></tr><tr><td colspan="1" class="confluenceTd">Check RB Request is not issued if RBID is not available for that DMI target</td><td colspan="1" class="confluenceTd"><span>#Check.DCE.RBReq.RBIDAvailabilityCheck</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td></tr><tr><td colspan="1" class="confluenceTd">Cover all Mrd Credits are used up for a particular DMI target.</td><td colspan="1" class="confluenceTd"><span>#Cover.DCE.MrdReq.CreditCounterEqualsZero</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><div class="content-wrapper">PASS</div></td></tr><tr><td colspan="1" class="confluenceTd"><span>Cover all Snp Credits are used up for a particular AIU target. </span></td><td colspan="1" class="confluenceTd"><span>#Cover.DCE.SnpReq.CreditCounterEqualsZero</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><div class="content-wrapper">PASS</div></td></tr><tr><td colspan="1" class="confluenceTd">Cover all RBIDs are in use for a particular DMI target</td><td colspan="1" class="confluenceTd"><span>#Cover.DCE.RBReq.RBIDNotAvailable</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">PASS</td></tr></tbody></table></div><p><br/></p><h2 id="DCEv3.0Testplan-QOS(QualityofService)">QOS (Quality of Service)</h2><p><span class="legacy-color-text-blue3">The QOS value on native interface / concerto command is mapped to QOS bucket (priority) mapping function. The mapping is provided through predetermined design time parameters. Ncore units AIUs, DCEs &amp; DMIs participate in QOS and implement following (for DCE)</span></p><ol><li><span>Incoming commands are stored in a skid buffer and QOS in age order is used to pick commands form the buffer</span></li><li><span>All outgoing associated messages will have the calculated priority value on SMI.</span></li><li><span>Recall transaction uses fixed QOS value that can be specified at design time or via CSR.</span></li></ol><p><u>QOS Starvation</u></p><p>DCE maintains a request pool (CMDReq) and arbitrating based on priority and age.</p><p>There’s an event counter increments when every request is issued (popped out) from the buffer, and when this counter value reaches a threshold:</p><ol><li>A starvOverflowEvent is raised</li><li>All active requests (not deallocating) are marked as stavOverflow.</li><li>Counter resets to zero.</li><li>Threshold is from CSR field XQOSCR.EventThreshold</li></ol><p>Later, when another starvOverflowEvent is raised, any active request with starvOverflow flag set is marked as a starved request.</p><p>The buffer enters starvation mode if any staved request exists.</p><p>When the buffer enters starvation mode, starved request is getting higher priority over non-starved request and among all starved requests, the arbitration is a simple find first.</p><p>At the time of purging starved requests, the counter stops to increment until back to normal mode.</p><p>For more details please refer to : <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166830/Ncore+3.0+System+Specification#Ncore3.0SystemSpecification-_Toc43139298" data-linked-resource-id="16166830" data-linked-resource-version="7" data-linked-resource-type="page">Ncore 3.0 System Specification#_Toc43139298</a> QOS section.</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col style="width: 660.0px;"/><col style="width: 175.0px;"/><col style="width: 56.0px;"/><col style="width: 63.0px;"/></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Done</th><th class="confluenceTh">Status</th></tr><tr><td class="confluenceTd">when dm_cmdreq is issued, check to make sure sb_cmdrsp was already issued or is issued in same cycle</td><td class="confluenceTd">#Check.DCE.QOS.dm_cmdreq_after_sb_cmdrsp</td><td class="confluenceTd">Y</td><td class="confluenceTd">DONE</td></tr><tr><td class="confluenceTd">smaller the value of smi_msg_pri, higher the priority. when a sb_cmdrsp is issued, check to make sure there are no pending transactions with higher priority in the skid buffer.</td><td class="confluenceTd">#Check.DCE.QOS.sb_cmdrsp.Check1</td><td class="confluenceTd">Y</td><td class="confluenceTd">DONE</td></tr><tr><td class="confluenceTd">when sb_cmdrsp is issued , if there are multiple pending requests with same priority, the sb_cmdrsp issued should be the oldest request </td><td class="confluenceTd">#Check.DCE.QOS.sb_cmdrsp.Check2</td><td class="confluenceTd">Y</td><td class="confluenceTd">DONE</td></tr><tr><td colspan="1" class="confluenceTd">randomize different values of qoscr_event_threshold.  currently randomized 0 to 16</td><td colspan="1" class="confluenceTd">#Cover.DCE.QOS.qoscr_event_threshold</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">DONE</td></tr><tr><td colspan="1" class="confluenceTd"><p>DV models when the blcok is in starvation mode vs normal mode.</p><p>Check to make sure that when in StarvationMode(predicted by DV) only a starved request is issued (indicated by sb_cmdrsp.starve_mode = 1))</p></td><td colspan="1" class="confluenceTd">#Check.DCE.QOS.StarvationMode</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">DONE</td></tr><tr><td colspan="1" class="confluenceTd">Check to make sure that when in NormalMode(predicted by DV) only a non-starved request is issued (indicated by sb_cmdrsp.starve_mode = 0)</td><td colspan="1" class="confluenceTd">#Check.DCE.QOS.NormalMode</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">DONE</td></tr></tbody></table></div><h2 class="auto-cursor-target" id="DCEv3.0Testplan-SharerPromotion">Sharer Promotion</h2><h3 id="DCEv3.0Testplan-Description">Description</h3><p>Sharer promotion feature is introduced to avoid reads from DMI when a copy of cacheline is available in the cache upstream. This is achieved by promoting one of the sharers as an owner for snooping and data retrieval.</p><h3 id="DCEv3.0Testplan-UPField">UP Field</h3><div class="table-wrap"><table class="relative-table confluenceTable" style="width: 30.7186%;"><colgroup><col style="width: 7.23669%;"/><col style="width: 24.8519%;"/><col style="width: 67.9114%;"/></colgroup><tbody><tr><th class="confluenceTh">UP</th><th class="confluenceTh">Name</th><th class="confluenceTh">Description</th></tr><tr><td class="confluenceTd">00</td><td class="confluenceTd">Reserved</td><td class="confluenceTd">Null filter (Future Use)</td></tr><tr><td class="confluenceTd">01</td><td class="confluenceTd">Unique Presence</td><td class="confluenceTd"><div style="text-align: left;">This is the only copy in the system as per the Snoop filter.</div><div style="text-align: left;">The snooping AIU maybe able to upgrade the Dtr type</div><div style="text-align: left;">being issued to the requesting AIU</div></td></tr><tr><td class="confluenceTd">10</td><td class="confluenceTd">Reserved</td><td class="confluenceTd">Reserved</td></tr><tr><td class="confluenceTd">11</td><td class="confluenceTd">Unique Permission</td><td class="confluenceTd"><div style="text-align: left;">The AIU identified in the MPF3 field</div><div style="text-align: left;">is authorized to send</div><div style="text-align: left;">DtrReq to the requesting AIU</div></td></tr></tbody></table></div><h3 class="auto-cursor-target" id="DCEv3.0Testplan-Checks">Checks</h3><div class="table-wrap"><table class="relative-table confluenceTable" style="width: 35.8749%;"><colgroup><col style="width: 46.0949%;"/><col style="width: 14.242%;"/><col style="width: 8.5758%;"/><col style="width: 31.0873%;"/></colgroup><tbody><tr><th class="confluenceTh">Scenario/Checks</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Done</th><th class="confluenceTh">Comments</th></tr><tr><td class="confluenceTd">Check if UP is set to 2'b01 When there is Unique Owner/Sharer in the system</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">Check if UP is set to 2'b11 When there are Multiple Sharers in the system</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">Check if MPF3 is set to owner target ID when UP is 2'b11 and Owner identified</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">Check if MPF3 is set to promoted sharer target ID when UP is 2'b11 and Owner not identified</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Check if promoted sharer is find first sharer</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Check if Snoop Req is issued to Promoted Sharer for SnpClnDtr, SnpNoSDInt, SnpVldDtr and SnpNitc</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Before this feature DCE never issued these SnpReq's when owner_val is 0</td></tr><tr><td colspan="1" class="confluenceTd"><p>Check only one sharer is promoted</p><p>(Includes Only one SnpReq generated for Non-Inv type)</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Check if SnpRsp DT_AIU !=1 when DT_DMI == 0 for SnpInvDtr and UP == 2'b11</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div></div><h3 id="DCEv3.0Testplan-FunctionalCoverage">Functional Coverage</h3><div class="table-wrap"><table class="confluenceTable"><colgroup><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Done</th><th class="confluenceTh">Comments</th></tr><tr><td class="confluenceTd">Cover all legal UP Values</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">Cover all possible MPF3 Values</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">Cross SnpReq X UP X MPF3 </td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr></tbody></table></div><h2 id="DCEv3.0Testplan-SoftwareCreditManagement(SCM)MrdCredits">Software Credit Management (SCM) Mrd Credits</h2><h3 id="DCEv3.0Testplan-Description.1">Description</h3><p>Software Credit Management allows number of credits per DMI to be configured dynamically, which allows few DCEs to issue more MrdReqs to DMIs. </p><h3 id="DCEv3.0Testplan-Stimulus">Stimulus</h3><h4 id="DCEv3.0Testplan-BootupSeq">Boot up Seq</h4><p>In Boot up sequence DCEUCCR.DMICreditLimit is programmed to (MrdSkidBufferSize in DMI) / (Number of DCE's).</p><h4 id="DCEv3.0Testplan-RandomSCMCSRSeq">Random SCM CSR Seq</h4><p>Random SCM CSR seq randomizes DMI FunitId, CreditLimit value from 0 to DmiInfo[0].nMrdSkidBufSize and program it to corresponding DCEUCCR.DMICreditLimit.</p><h3 id="DCEv3.0Testplan-Scenario/Tests">Scenario/Tests</h3><div class="table-wrap"><table class="confluenceTable"><colgroup><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Tests</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Status</th><th class="confluenceTh">Comments</th></tr><tr><td class="confluenceTd"><p>Directed test to hit Full → Normal op → Empty → Negative → Empty → Normal op → Full</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">Random Test that randomizes Credit Limit using Random SCM CSR Seq</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr></tbody></table></div><h3 id="DCEv3.0Testplan-Checks.1">Checks</h3><h4 id="DCEv3.0Testplan-FunctionalChecks">Functional Checks</h4><p>dce_credits_check.sv keeps track of max credits per DMI and available credits and compares with MrdReqs InFlight.</p><h4 id="DCEv3.0Testplan-Endofsimulation">End of simulation </h4><p>At End of simulation all the credits must be returned from all the DMIs</p><h3 id="DCEv3.0Testplan-FunctionalCoverage.1">Functional Coverage</h3><div class="table-wrap"><table class="confluenceTable"><colgroup><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Coverage</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Status</th><th class="confluenceTh">Comments</th></tr><tr><td class="confluenceTd"><p>Cover all possible counter States </p><p>CCR.DMICounterState</p><ol><li>000: Normal Operation</li><li>001: Empty</li><li>010: Negative</li><li>100: Full</li><li>111: No Connection</li></ol></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p>Cover the sequence of counter states</p><p>Full → Normal op → Empty → Negative → Empty → Normal op → Full</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr></tbody></table></div><h1 id="DCEv3.0Testplan-SystemCoherency-SysCo(Receiver)">System Coherency - SysCo (Receiver)</h1><h2 id="DCEv3.0Testplan-Description.2">Description</h2><p>DCE has a SysCo Receiver interface which receives and process the SysReq.Attach and SysReq.Detach</p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-external-resource" height="250" src="https://confluence.arteris.com/download/attachments/30510025/SysCohReceiver.png?version=1&amp;modificationDate=1624925967884&amp;api=v2" data-image-src="https://confluence.arteris.com/download/attachments/30510025/SysCohReceiver.png?version=1&amp;modificationDate=1624925967884&amp;api=v2" loading="lazy"></span></p><h3 id="DCEv3.0Testplan-Sys.CohReceivertransactionflow"><strong>Sys.Coh Receiver transaction flow</strong></h3><h4 id="DCEv3.0Testplan-SysReq.Attach"><span class="legacy-color-text-blue3">SysReq.Attach</span></h4><p><span class="legacy-color-text-blue3"> * Map the SourceID of the arriving SysReq to the associated T[i] and set the bit.</span><br/><span class="legacy-color-text-blue3"> * Issue a SysRsp.Ok if the CMStatus of SysReq is OK and SER is set successfully.</span><br/><span class="legacy-color-text-blue3"> * Issue a SysRsp.Error if</span><br/><span class="legacy-color-text-blue3"> i. CMSatus of SysReq indicates an error</span><br/><span class="legacy-color-text-blue3"> ii. target does not exist within the T-vector</span><br/><span class="legacy-color-text-blue3"> iii. target is already set</span></p><h4 id="DCEv3.0Testplan-SysReq.Detach"><span class="legacy-color-text-blue3">SysReq.Detach</span></h4><p><span class="legacy-color-text-blue3"> * Map the SourceID of the arriving SysReq to the associated T[i] and clear the bit<br/> * Issue a SysRsp.Ok if the CMStatus of SysReq is OK and SER is cleared successfully.<br/> * Issue a SysRsp.Error if<br/>i. CMStatus of SysReq indicates an error<br/>ii. Target does not exist within the T-vector<br/>iii. Target is already clear</span></p><h2 id="DCEv3.0Testplan-Stimulus.1">Stimulus</h2><h3 id="DCEv3.0Testplan-Tasks/Functions">Tasks/Functions</h3><h4 id="DCEv3.0Testplan-send_sysreq_attach(dce_mst_seq.svh)">send_sysreq_attach (dce_mst_seq.svh)</h4><p>This task sends SysReq.Attach from all the caching agents in the config before sending coherent command requests to DCE and this task can also send SysReq.Attach from any cacheable agent during the run to bring detached agent to attach.</p><h4 id="DCEv3.0Testplan-send_sysreq_detach(dce_mst_seq.svh)">send_sysreq_detach (dce_mst_seq.svh)</h4><p>This task sends CmdReqs to invalidate all cache lines in the DCE cache model for the agent to be detached to update directory. CmdReqs are not send for the address which can go to IX with a valid silent cache state transition. After all the cache lines are invalidated for the agent, it send SysReq.Detach to the DCE.</p><h3 id="DCEv3.0Testplan-Tests">Tests</h3><h4 id="DCEv3.0Testplan-DirectedTests">Directed Tests</h4><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Tests/Stimulus</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Status</th><th class="confluenceTh">Comments</th></tr><tr><td class="confluenceTd"><p>Directed test to test a scenario where Directory tracks the detached agent as owner or sharer</p><p>and verify if DCE is suppressing the snoop requests and events to the detached agent</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd">DONE</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p>Directed test to test a scenario where Directory tracks the detached agent as owner or sharer</p><p>and other agent as sharer or owner and verify if DCE is suppressing snoops to detached agent</p><p>but issue snoop request to the attached agent.</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd">DONE</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p>Directed test to test a scenario where stash target is a detached agent and</p><p>verify if DCE sees it as a stash target not identified scenario.</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd">DONE</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p>Directed test to test a scenario where 2 or more agents are in detached state and verify if DCE </p><p>is suppressing snoops to the detached agents.</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd">DONE</td><td class="confluenceTd"><br/></td></tr></tbody></table></div><h4 class="auto-cursor-target" id="DCEv3.0Testplan-RandomTests">Random Tests</h4><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Tests/Stimulus</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Status</th><th class="confluenceTh">Comments</th></tr><tr><td class="confluenceTd"><p>Allow the random traffic to flow for some time and randomly send Detach</p><p>from one of the agents and continue the traffic from other agents.</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd">DONE</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p>Allow the random traffic to flow for some time and randomly send Detach</p><p>from one of the agents and continue the traffic from other agents and</p><p>send attach from the detached agent and continue the traffic</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd">DONE</td><td class="confluenceTd"><br/></td></tr></tbody></table></div><h2 id="DCEv3.0Testplan-Checks.2">Checks</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh"><p>Scenario/Checks</p></th><th class="confluenceTh"><p>Hash-Tag</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks/Comments</p></th></tr><tr><td style="text-align: left;" class="confluenceTd"><p>Check if smi_sysreq_op is 1 for attach and 2 for detach</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd">DONE</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p>Check if the src_id of SysReq.Attach/SysReq.Detach is a cachable agent</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd">DONE</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p>Check if the SER (Snoop Enable Register) for the AIU is set to 1 after SysRsp.OK (SysReq.Attach)</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd">DONE</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p>Check if the agent was already attached before it sends out a SysReq.Detach</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd">DONE</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p>Check if DCE is suppressing the snoops to the AIU when processing Detach Req</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd">DONE</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p>Check if the Sysrsp for the SysReq.Detach is issued only after snoop count to AIU is 0</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd">DONE</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p>Check if the SER for the AIU is set to 0 after SysRsp.OK (SysReq.Detach)</p></td><td class="confluenceTd"><br/></td><td class="confluenceTd">DONE</td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Check r_msg_id of SysRsp is same as SysReq</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>Check that DCE is not issuing snoops/SysReq.Event to the AIU which is detached</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>Check that DCE is not receiving any coherent requests from the AIU which is detached</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Check that smi_msg_err is asserted when there is an error</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Check that smi_tm is &quot;0&quot; for SysReq.Attach/SysReq.Dettach and SysRsp</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><h2 id="DCEv3.0Testplan-FunctionalCoverage.2">Functional Coverage</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Scenario</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks/Comments</th></tr><tr><td class="confluenceTd">Cover that all cacheable agents send SysReq.Attach</td><td class="confluenceTd"><br/></td><td class="confluenceTd">DONE</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">Cover that all cacheable agents send SysReq.Detach</td><td class="confluenceTd"><br/></td><td class="confluenceTd">DONE</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><p>Cover that Coherency Reciever generates all possible SysRsp CM Status</p><p>  1. Status - Success(No Error) CMStatus[7:6] = 2'b00</p><p>         1. 6'b000_xx0 - No Operation performed</p><p>         2. 6'b000_001 - Completion (Execution state machine is still running)</p><p>         3. 6'b000_011 - Final (Execution state machine went to IDLE</p><p>  2. Status - Error CMStatus[7:6] = 2'b01</p><p>         1. 6'b000_xx0 - No Operation performed - unit signals error</p><p>         2. 6'b000_001 - Completion (with unknown error)</p><p>         3. 6'b000_111 - Unit is busy and cannot perform operation </p></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Cover snoops are being suppressed to owner agent</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Cover snoops are being suppressed to sharer agent</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Cover every eSnpReq type is suppressed to Owner/Sharer</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Cover that snoops sent out after DCE see a SysReq.Detach for DMReq (Active)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Cover that snoops sent out after DCE see a SysReq.Detach for DMReq (Wakeup)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Cover that snoops sent out after DCE see a SysReq.Detach for RecallReq</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><h2 id="DCEv3.0Testplan-References">References</h2><ol><li><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159850/Arch+Ncore+3.2+Docs" data-linked-resource-id="16159850" data-linked-resource-version="57" data-linked-resource-type="page">Arch Ncore 3.2 Docs</a></p></li><li><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160443/Outstanding+Issues+for+System+Event+and+Coherency+Messaging" data-linked-resource-id="16160443" data-linked-resource-version="30" data-linked-resource-type="page">Outstanding Issues for System Event and Coherency Messaging</a></p></li><li><p><a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?spaceKey=ENGR&amp;title=System+Event+and+Coherency+Wrapper" rel="nofollow">System Event and Coherency Wrapper - Engineering - Confluence (arteris.com)</a></p></li></ol><p><br/></p><div><h1 id="DCEv3.0Testplan-EndofTestChecks.1">End of Test Checks</h1><p>Following checks are done at EOT,</p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 37.0686%;"><colgroup><col style="width: 74.3421%;"/><col style="width: 19.2982%;"/><col style="width: 3.17982%;"/><col style="width: 3.17982%;"/></colgroup><tbody><tr><th class="confluenceTh">Check</th><th class="confluenceTh">Hash-Tag</th><th class="confluenceTh">Status</th><th class="confluenceTh">Remarks/Comments</th></tr><tr><td colspan="1" class="confluenceTd">dce_scb_txnq keeps track of every transaction (CMD_REQ, UPD_REQ, REC_REQ), If test hits hb_timeout and dce_scb_txnq is not empty, error is thrown.</td><td colspan="1" class="confluenceTd">#Check.DCE.HBTimeout_PendingTxns</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">at every attid deallocation, check to make sure all events that have to be completed while attid is allocated are done (cmdrsp, rbureq, rbursp can be excluded), else attid premature deallocation error is thrown</td><td colspan="1" class="confluenceTd">#Check.DCE.PrematureAttidDeallocation</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">a scrub_routine sequence accesses all the addresses that were once used by the test, so that dm lookup_responses are checked to make sure we did not lose any lines in the directory and the content was not unknowingly altered.</td><td colspan="1" class="confluenceTd">#Check.DCE.ScrubRoutine</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><p>Objection mechanism in DCE stimulus that is raised at start of test and is not dropped until number of CMDrsps+UPDrsps received == number of CMDreqs + UPDreqs set in the test using knobs.</p></td><td colspan="1" class="confluenceTd">#Check.DCE.CmdUpdRspsReceived</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">Check that DCEUTAR.TransActv is high in middle of test and then drops when simulation ends. </td><td colspan="1" class="confluenceTd">#Check.DCE.TransActvSeq</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div></div><div><span style="font-size: 16.0px;font-weight: bold;"><br/></span></div>