# Exams/m2014 q4h
### Solution
```Verilog
module top_module (
    input in,
    output out);
    
    assign out = in;

endmodule
```
[code](./44.v)
