$date
	Wed Dec 11 21:07:30 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DMux8Way_test $end
$scope module dmux8way $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$var wire 1 $ d $end
$var wire 1 % e $end
$var wire 1 & f $end
$var wire 1 ' g $end
$var wire 1 ( g0_out0 $end
$var wire 1 ) g0_out1 $end
$var wire 1 * h $end
$var wire 1 + in $end
$var wire 3 , sel [2:0] $end
$scope module g0 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 + in $end
$var wire 1 - sel $end
$var wire 1 . w1 $end
$scope module not0 $end
$var wire 1 - in $end
$var wire 1 . out $end
$upscope $end
$scope module and0 $end
$var wire 1 + a $end
$var wire 1 . b $end
$var wire 1 ( out $end
$var wire 1 / w $end
$scope module not0 $end
$var wire 1 / in $end
$var wire 1 ( out $end
$upscope $end
$upscope $end
$scope module and1 $end
$var wire 1 + a $end
$var wire 1 - b $end
$var wire 1 ) out $end
$var wire 1 0 w $end
$scope module not0 $end
$var wire 1 0 in $end
$var wire 1 ) out $end
$upscope $end
$upscope $end
$upscope $end
$scope module g1 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$var wire 1 $ d $end
$var wire 1 ( in $end
$var wire 2 1 sel [1:0] $end
$var wire 1 2 w0 $end
$var wire 1 3 w1 $end
$scope module g0 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 ( in $end
$var wire 1 4 sel $end
$var wire 1 5 w1 $end
$scope module not0 $end
$var wire 1 4 in $end
$var wire 1 5 out $end
$upscope $end
$scope module and0 $end
$var wire 1 ( a $end
$var wire 1 5 b $end
$var wire 1 2 out $end
$var wire 1 6 w $end
$scope module not0 $end
$var wire 1 6 in $end
$var wire 1 2 out $end
$upscope $end
$upscope $end
$scope module and1 $end
$var wire 1 ( a $end
$var wire 1 4 b $end
$var wire 1 3 out $end
$var wire 1 7 w $end
$scope module not0 $end
$var wire 1 7 in $end
$var wire 1 3 out $end
$upscope $end
$upscope $end
$upscope $end
$scope module g1 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 2 in $end
$var wire 1 8 sel $end
$var wire 1 9 w1 $end
$scope module not0 $end
$var wire 1 8 in $end
$var wire 1 9 out $end
$upscope $end
$scope module and0 $end
$var wire 1 2 a $end
$var wire 1 9 b $end
$var wire 1 ! out $end
$var wire 1 : w $end
$scope module not0 $end
$var wire 1 : in $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$scope module and1 $end
$var wire 1 2 a $end
$var wire 1 8 b $end
$var wire 1 " out $end
$var wire 1 ; w $end
$scope module not0 $end
$var wire 1 ; in $end
$var wire 1 " out $end
$upscope $end
$upscope $end
$upscope $end
$scope module g2 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 3 in $end
$var wire 1 < sel $end
$var wire 1 = w1 $end
$scope module not0 $end
$var wire 1 < in $end
$var wire 1 = out $end
$upscope $end
$scope module and0 $end
$var wire 1 3 a $end
$var wire 1 = b $end
$var wire 1 # out $end
$var wire 1 > w $end
$scope module not0 $end
$var wire 1 > in $end
$var wire 1 # out $end
$upscope $end
$upscope $end
$scope module and1 $end
$var wire 1 3 a $end
$var wire 1 < b $end
$var wire 1 $ out $end
$var wire 1 ? w $end
$scope module not0 $end
$var wire 1 ? in $end
$var wire 1 $ out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module g2 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 * d $end
$var wire 1 ) in $end
$var wire 2 @ sel [1:0] $end
$var wire 1 A w0 $end
$var wire 1 B w1 $end
$scope module g0 $end
$var wire 1 A a $end
$var wire 1 B b $end
$var wire 1 ) in $end
$var wire 1 C sel $end
$var wire 1 D w1 $end
$scope module not0 $end
$var wire 1 C in $end
$var wire 1 D out $end
$upscope $end
$scope module and0 $end
$var wire 1 ) a $end
$var wire 1 D b $end
$var wire 1 A out $end
$var wire 1 E w $end
$scope module not0 $end
$var wire 1 E in $end
$var wire 1 A out $end
$upscope $end
$upscope $end
$scope module and1 $end
$var wire 1 ) a $end
$var wire 1 C b $end
$var wire 1 B out $end
$var wire 1 F w $end
$scope module not0 $end
$var wire 1 F in $end
$var wire 1 B out $end
$upscope $end
$upscope $end
$upscope $end
$scope module g1 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 A in $end
$var wire 1 G sel $end
$var wire 1 H w1 $end
$scope module not0 $end
$var wire 1 G in $end
$var wire 1 H out $end
$upscope $end
$scope module and0 $end
$var wire 1 A a $end
$var wire 1 H b $end
$var wire 1 % out $end
$var wire 1 I w $end
$scope module not0 $end
$var wire 1 I in $end
$var wire 1 % out $end
$upscope $end
$upscope $end
$scope module and1 $end
$var wire 1 A a $end
$var wire 1 G b $end
$var wire 1 & out $end
$var wire 1 J w $end
$scope module not0 $end
$var wire 1 J in $end
$var wire 1 & out $end
$upscope $end
$upscope $end
$upscope $end
$scope module g2 $end
$var wire 1 ' a $end
$var wire 1 * b $end
$var wire 1 B in $end
$var wire 1 K sel $end
$var wire 1 L w1 $end
$scope module not0 $end
$var wire 1 K in $end
$var wire 1 L out $end
$upscope $end
$scope module and0 $end
$var wire 1 B a $end
$var wire 1 L b $end
$var wire 1 ' out $end
$var wire 1 M w $end
$scope module not0 $end
$var wire 1 M in $end
$var wire 1 ' out $end
$upscope $end
$upscope $end
$scope module and1 $end
$var wire 1 B a $end
$var wire 1 K b $end
$var wire 1 * out $end
$var wire 1 N w $end
$scope module not0 $end
$var wire 1 N in $end
$var wire 1 * out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
bx @
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
bx 1
x0
x/
x.
x-
bx ,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#1
0!
0#
0%
0'
1:
0"
1>
0$
1I
0&
1M
0*
02
03
0A
0B
15
19
1;
1=
1?
1D
1H
1J
1L
1N
16
17
1E
1F
1.
04
08
0<
0C
0G
0K
0(
0)
0-
b0 1
b0 @
1/
10
b0 ,
0+
#2
09
0=
0H
0L
18
1<
1G
1K
b1 1
b1 @
b1 ,
#3
05
19
1=
0D
1H
1L
14
08
0<
1C
0G
0K
b10 1
b10 @
b10 ,
#4
09
0=
0H
0L
18
1<
1G
1K
b11 1
b11 @
b11 ,
#5
15
19
1=
1D
1H
1L
0.
04
08
0<
0C
0G
0K
1-
b0 1
b0 @
b100 ,
#6
09
0=
0H
0L
18
1<
1G
1K
b1 1
b1 @
b101 ,
#7
05
19
1=
0D
1H
1L
14
08
0<
1C
0G
0K
b10 1
b10 @
b110 ,
#8
09
0=
0H
0L
18
1<
1G
1K
b11 1
b11 @
b111 ,
#9
1!
0:
12
06
1(
0/
15
19
1=
1D
1H
1L
1.
04
08
0<
0C
0G
0K
0)
0-
b0 1
b0 @
10
b0 ,
1+
#10
0!
1:
1"
09
0;
0=
0H
0L
18
1<
1G
1K
b1 1
b1 @
b1 ,
#11
1#
02
0>
0!
16
13
1:
0"
05
07
19
1;
1=
0D
1H
1L
14
08
0<
1C
0G
0K
b10 1
b10 @
b10 ,
#12
0#
1>
1$
09
0=
0?
0H
0L
18
1<
1G
1K
b11 1
b11 @
b11 ,
#13
0!
1%
1:
0I
02
0#
1A
0(
16
03
1>
0$
0E
1/
1)
15
17
19
1=
1?
1D
1H
1L
0.
00
04
08
0<
0C
0G
0K
1-
b0 1
b0 @
b100 ,
#14
0%
1I
1&
09
0=
0H
0J
0L
18
1<
1G
1K
b1 1
b1 @
b101 ,
#15
1'
0A
0M
0%
1E
1B
1I
0&
05
19
1=
0D
0F
1H
1J
1L
14
08
0<
1C
0G
0K
b10 1
b10 @
b110 ,
#16
0'
1M
1*
09
0=
0H
0L
0N
18
1<
1G
1K
b11 1
b11 @
b111 ,
#17
