============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.16-s062_1
  Generated on:           Sep 29 2024  02:31:47 pm
  Module:                 top
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (7614 ps) Setup Check with Pin q_control_inst_c_reg[8]/CK->SI
          Group: clk
     Startpoint: (R) q_control_inst_a_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) q_control_inst_c_reg[8]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     238                  
       Uncertainty:-      10                  
     Required Time:=    9752                  
      Launch Clock:-       0                  
         Data Path:-    2138                  
             Slack:=    7614                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  q_control_inst_a_reg[0]/CK -       -      R     (arrival)    114    -   100     0       0    (-,-) 
  q_control_inst_a_reg[0]/Q  -       CK->Q  R     SDFFRHQX1      2  0.6    26   285     285    (-,-) 
  g3552__1666/Y              -       B->Y   R     AND2XL         1  0.6    34   108     393    (-,-) 
  g3421__1617/CO             -       CI->CO R     ADDFX1         1  0.6    39   184     577    (-,-) 
  g3391__7098/CO             -       CI->CO R     ADDFX1         1  0.6    39   186     763    (-,-) 
  g3361__6783/CO             -       CI->CO R     ADDFX1         1  0.6    39   186     949    (-,-) 
  g3352__2398/CO             -       CI->CO R     ADDFX1         1  0.6    39   186    1135    (-,-) 
  g3343__2883/CO             -       CI->CO R     ADDFX1         1  0.6    39   186    1321    (-,-) 
  g3334__5115/CO             -       CI->CO R     ADDFX1         1  0.6    39   186    1507    (-,-) 
  g3326__8246/CO             -       CI->CO R     ADDFX1         1  0.6    39   186    1693    (-,-) 
  g3322__2802/CO             -       CI->CO R     ADDFX1         1  0.6    39   186    1879    (-,-) 
  g3318__6783/S              -       CI->S  R     ADDFX1         3  0.6    42   259    2138    (-,-) 
  q_control_inst_c_reg[8]/SI <<<     -      R     SDFFSRX1       3    -     -     0    2138    (-,-) 
#----------------------------------------------------------------------------------------------------

