Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar  4 16:33:44 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fnd_controller_timing_summary_routed.rpt -pb fnd_controller_timing_summary_routed.pb -rpx fnd_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : fnd_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: u_clk_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.141        0.000                      0                   21        0.320        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.141        0.000                      0                   21        0.320        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 u_clk_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 1.151ns (29.511%)  route 2.749ns (70.489%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.629     5.150    u_clk_div/r_clk_reg_0
    SLICE_X60Y16         FDCE                                         r  u_clk_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.478     5.628 f  u_clk_div/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.824     6.452    u_clk_div/r_counter[17]
    SLICE_X60Y17         LUT4 (Prop_lut4_I0_O)        0.301     6.753 r  u_clk_div/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.312     7.065    u_clk_div/r_counter[19]_i_5_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.189 r  u_clk_div/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.568     7.758    u_clk_div/r_counter[19]_i_3_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  u_clk_div/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.045     8.926    u_clk_div/r_clk
    SLICE_X60Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.050 r  u_clk_div/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.050    u_clk_div/r_counter_0[10]
    SLICE_X60Y16         FDCE                                         r  u_clk_div/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.511    14.852    u_clk_div/r_clk_reg_0
    SLICE_X60Y16         FDCE                                         r  u_clk_div/r_counter_reg[10]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X60Y16         FDCE (Setup_fdce_C_D)        0.077    15.192    u_clk_div/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 u_clk_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 1.151ns (29.587%)  route 2.739ns (70.413%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.629     5.150    u_clk_div/r_clk_reg_0
    SLICE_X60Y16         FDCE                                         r  u_clk_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.478     5.628 f  u_clk_div/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.824     6.452    u_clk_div/r_counter[17]
    SLICE_X60Y17         LUT4 (Prop_lut4_I0_O)        0.301     6.753 r  u_clk_div/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.312     7.065    u_clk_div/r_counter[19]_i_5_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.189 r  u_clk_div/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.568     7.758    u_clk_div/r_counter[19]_i_3_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  u_clk_div/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.035     8.916    u_clk_div/r_clk
    SLICE_X60Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.040 r  u_clk_div/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.040    u_clk_div/r_counter_0[14]
    SLICE_X60Y16         FDCE                                         r  u_clk_div/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.511    14.852    u_clk_div/r_clk_reg_0
    SLICE_X60Y16         FDCE                                         r  u_clk_div/r_counter_reg[14]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X60Y16         FDCE (Setup_fdce_C_D)        0.081    15.196    u_clk_div/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 u_clk_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.177ns (29.978%)  route 2.749ns (70.022%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.629     5.150    u_clk_div/r_clk_reg_0
    SLICE_X60Y16         FDCE                                         r  u_clk_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.478     5.628 f  u_clk_div/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.824     6.452    u_clk_div/r_counter[17]
    SLICE_X60Y17         LUT4 (Prop_lut4_I0_O)        0.301     6.753 r  u_clk_div/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.312     7.065    u_clk_div/r_counter[19]_i_5_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.189 r  u_clk_div/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.568     7.758    u_clk_div/r_counter[19]_i_3_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  u_clk_div/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.045     8.926    u_clk_div/r_clk
    SLICE_X60Y16         LUT2 (Prop_lut2_I0_O)        0.150     9.076 r  u_clk_div/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.076    u_clk_div/r_counter_0[13]
    SLICE_X60Y16         FDCE                                         r  u_clk_div/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.511    14.852    u_clk_div/r_clk_reg_0
    SLICE_X60Y16         FDCE                                         r  u_clk_div/r_counter_reg[13]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X60Y16         FDCE (Setup_fdce_C_D)        0.118    15.233    u_clk_div/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 u_clk_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 1.179ns (30.090%)  route 2.739ns (69.910%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.629     5.150    u_clk_div/r_clk_reg_0
    SLICE_X60Y16         FDCE                                         r  u_clk_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.478     5.628 f  u_clk_div/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.824     6.452    u_clk_div/r_counter[17]
    SLICE_X60Y17         LUT4 (Prop_lut4_I0_O)        0.301     6.753 r  u_clk_div/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.312     7.065    u_clk_div/r_counter[19]_i_5_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.189 r  u_clk_div/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.568     7.758    u_clk_div/r_counter[19]_i_3_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  u_clk_div/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.035     8.916    u_clk_div/r_clk
    SLICE_X60Y16         LUT2 (Prop_lut2_I0_O)        0.152     9.068 r  u_clk_div/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.068    u_clk_div/r_counter_0[17]
    SLICE_X60Y16         FDCE                                         r  u_clk_div/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.511    14.852    u_clk_div/r_clk_reg_0
    SLICE_X60Y16         FDCE                                         r  u_clk_div/r_counter_reg[17]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X60Y16         FDCE (Setup_fdce_C_D)        0.118    15.233    u_clk_div/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  6.164    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 u_clk_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.151ns (30.114%)  route 2.671ns (69.886%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.629     5.150    u_clk_div/r_clk_reg_0
    SLICE_X60Y16         FDCE                                         r  u_clk_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.478     5.628 f  u_clk_div/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.824     6.452    u_clk_div/r_counter[17]
    SLICE_X60Y17         LUT4 (Prop_lut4_I0_O)        0.301     6.753 r  u_clk_div/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.312     7.065    u_clk_div/r_counter[19]_i_5_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.189 r  u_clk_div/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.568     7.758    u_clk_div/r_counter[19]_i_3_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  u_clk_div/r_counter[19]_i_2/O
                         net (fo=20, routed)          0.967     8.848    u_clk_div/r_clk
    SLICE_X60Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.972 r  u_clk_div/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     8.972    u_clk_div/r_counter_0[18]
    SLICE_X60Y17         FDCE                                         r  u_clk_div/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.510    14.851    u_clk_div/r_clk_reg_0
    SLICE_X60Y17         FDCE                                         r  u_clk_div/r_counter_reg[18]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y17         FDCE (Setup_fdce_C_D)        0.077    15.167    u_clk_div/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 u_clk_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 1.177ns (30.586%)  route 2.671ns (69.414%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.629     5.150    u_clk_div/r_clk_reg_0
    SLICE_X60Y16         FDCE                                         r  u_clk_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.478     5.628 f  u_clk_div/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.824     6.452    u_clk_div/r_counter[17]
    SLICE_X60Y17         LUT4 (Prop_lut4_I0_O)        0.301     6.753 r  u_clk_div/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.312     7.065    u_clk_div/r_counter[19]_i_5_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.189 r  u_clk_div/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.568     7.758    u_clk_div/r_counter[19]_i_3_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  u_clk_div/r_counter[19]_i_2/O
                         net (fo=20, routed)          0.967     8.848    u_clk_div/r_clk
    SLICE_X60Y17         LUT2 (Prop_lut2_I0_O)        0.150     8.998 r  u_clk_div/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     8.998    u_clk_div/r_counter_0[19]
    SLICE_X60Y17         FDCE                                         r  u_clk_div/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.510    14.851    u_clk_div/r_clk_reg_0
    SLICE_X60Y17         FDCE                                         r  u_clk_div/r_counter_reg[19]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y17         FDCE (Setup_fdce_C_D)        0.118    15.208    u_clk_div/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 u_clk_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 1.151ns (30.862%)  route 2.578ns (69.138%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.629     5.150    u_clk_div/r_clk_reg_0
    SLICE_X60Y16         FDCE                                         r  u_clk_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.478     5.628 f  u_clk_div/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.824     6.452    u_clk_div/r_counter[17]
    SLICE_X60Y17         LUT4 (Prop_lut4_I0_O)        0.301     6.753 r  u_clk_div/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.312     7.065    u_clk_div/r_counter[19]_i_5_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.189 r  u_clk_div/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.568     7.758    u_clk_div/r_counter[19]_i_3_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  u_clk_div/r_counter[19]_i_2/O
                         net (fo=20, routed)          0.874     8.756    u_clk_div/r_clk
    SLICE_X60Y14         LUT2 (Prop_lut2_I0_O)        0.124     8.880 r  u_clk_div/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     8.880    u_clk_div/r_counter_0[4]
    SLICE_X60Y14         FDCE                                         r  u_clk_div/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.513    14.854    u_clk_div/r_clk_reg_0
    SLICE_X60Y14         FDCE                                         r  u_clk_div/r_counter_reg[4]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y14         FDCE (Setup_fdce_C_D)        0.077    15.170    u_clk_div/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.297ns  (required time - arrival time)
  Source:                 u_clk_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 1.151ns (30.925%)  route 2.571ns (69.075%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.629     5.150    u_clk_div/r_clk_reg_0
    SLICE_X60Y16         FDCE                                         r  u_clk_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.478     5.628 f  u_clk_div/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.824     6.452    u_clk_div/r_counter[17]
    SLICE_X60Y17         LUT4 (Prop_lut4_I0_O)        0.301     6.753 r  u_clk_div/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.312     7.065    u_clk_div/r_counter[19]_i_5_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.189 r  u_clk_div/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.568     7.758    u_clk_div/r_counter[19]_i_3_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  u_clk_div/r_counter[19]_i_2/O
                         net (fo=20, routed)          0.867     8.748    u_clk_div/r_clk
    SLICE_X60Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.872 r  u_clk_div/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.872    u_clk_div/r_counter_0[11]
    SLICE_X60Y15         FDCE                                         r  u_clk_div/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.512    14.853    u_clk_div/r_clk_reg_0
    SLICE_X60Y15         FDCE                                         r  u_clk_div/r_counter_reg[11]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X60Y15         FDCE (Setup_fdce_C_D)        0.077    15.169    u_clk_div/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                  6.297    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 u_clk_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 1.151ns (30.945%)  route 2.568ns (69.055%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.629     5.150    u_clk_div/r_clk_reg_0
    SLICE_X60Y16         FDCE                                         r  u_clk_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.478     5.628 f  u_clk_div/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.824     6.452    u_clk_div/r_counter[17]
    SLICE_X60Y17         LUT4 (Prop_lut4_I0_O)        0.301     6.753 r  u_clk_div/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.312     7.065    u_clk_div/r_counter[19]_i_5_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.189 r  u_clk_div/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.568     7.758    u_clk_div/r_counter[19]_i_3_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  u_clk_div/r_counter[19]_i_2/O
                         net (fo=20, routed)          0.864     8.746    u_clk_div/r_clk
    SLICE_X60Y14         LUT2 (Prop_lut2_I0_O)        0.124     8.870 r  u_clk_div/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.870    u_clk_div/r_counter_0[7]
    SLICE_X60Y14         FDCE                                         r  u_clk_div/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.513    14.854    u_clk_div/r_clk_reg_0
    SLICE_X60Y14         FDCE                                         r  u_clk_div/r_counter_reg[7]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y14         FDCE (Setup_fdce_C_D)        0.081    15.174    u_clk_div/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 u_clk_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 1.177ns (31.341%)  route 2.578ns (68.659%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.629     5.150    u_clk_div/r_clk_reg_0
    SLICE_X60Y16         FDCE                                         r  u_clk_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.478     5.628 f  u_clk_div/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.824     6.452    u_clk_div/r_counter[17]
    SLICE_X60Y17         LUT4 (Prop_lut4_I0_O)        0.301     6.753 r  u_clk_div/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.312     7.065    u_clk_div/r_counter[19]_i_5_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.189 r  u_clk_div/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.568     7.758    u_clk_div/r_counter[19]_i_3_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  u_clk_div/r_counter[19]_i_2/O
                         net (fo=20, routed)          0.874     8.756    u_clk_div/r_clk
    SLICE_X60Y14         LUT2 (Prop_lut2_I0_O)        0.150     8.906 r  u_clk_div/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     8.906    u_clk_div/r_counter_0[5]
    SLICE_X60Y14         FDCE                                         r  u_clk_div/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.513    14.854    u_clk_div/r_clk_reg_0
    SLICE_X60Y14         FDCE                                         r  u_clk_div/r_counter_reg[5]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y14         FDCE (Setup_fdce_C_D)        0.118    15.211    u_clk_div/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                  6.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 u_clk_div/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.590     1.473    u_clk_div/r_clk_reg_0
    SLICE_X60Y13         FDCE                                         r  u_clk_div/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.164     1.637 f  u_clk_div/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.232     1.869    u_clk_div/r_counter[0]
    SLICE_X60Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.914 r  u_clk_div/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.914    u_clk_div/r_counter_0[0]
    SLICE_X60Y13         FDCE                                         r  u_clk_div/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.859     1.986    u_clk_div/r_clk_reg_0
    SLICE_X60Y13         FDCE                                         r  u_clk_div/r_counter_reg[0]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y13         FDCE (Hold_fdce_C_D)         0.121     1.594    u_clk_div/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 u_clk_div/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.291ns (52.484%)  route 0.263ns (47.516%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.590     1.473    u_clk_div/r_clk_reg_0
    SLICE_X60Y13         FDCE                                         r  u_clk_div/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.148     1.621 f  u_clk_div/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.139     1.760    u_clk_div/r_counter[3]
    SLICE_X60Y13         LUT6 (Prop_lut6_I2_O)        0.098     1.858 f  u_clk_div/r_counter[19]_i_2/O
                         net (fo=20, routed)          0.124     1.983    u_clk_div/r_clk
    SLICE_X60Y13         LUT2 (Prop_lut2_I0_O)        0.045     2.028 r  u_clk_div/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.028    u_clk_div/r_counter_0[1]
    SLICE_X60Y13         FDCE                                         r  u_clk_div/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.859     1.986    u_clk_div/r_clk_reg_0
    SLICE_X60Y13         FDCE                                         r  u_clk_div/r_counter_reg[1]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y13         FDCE (Hold_fdce_C_D)         0.121     1.594    u_clk_div/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 u_clk_div/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.590     1.473    u_clk_div/r_clk_reg_0
    SLICE_X60Y14         FDCE                                         r  u_clk_div/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  u_clk_div/r_counter_reg[7]/Q
                         net (fo=2, routed)           0.060     1.697    u_clk_div/r_counter[7]
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.808 r  u_clk_div/r_counter0_carry__0/O[2]
                         net (fo=1, routed)           0.166     1.974    u_clk_div/data0[7]
    SLICE_X60Y14         LUT2 (Prop_lut2_I1_O)        0.108     2.082 r  u_clk_div/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.082    u_clk_div/r_counter_0[7]
    SLICE_X60Y14         FDCE                                         r  u_clk_div/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.859     1.986    u_clk_div/r_clk_reg_0
    SLICE_X60Y14         FDCE                                         r  u_clk_div/r_counter_reg[7]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y14         FDCE (Hold_fdce_C_D)         0.121     1.594    u_clk_div/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 u_clk_div/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.290ns (41.820%)  route 0.403ns (58.180%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.590     1.473    u_clk_div/r_clk_reg_0
    SLICE_X60Y13         FDCE                                         r  u_clk_div/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.148     1.621 f  u_clk_div/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.139     1.760    u_clk_div/r_counter[3]
    SLICE_X60Y13         LUT6 (Prop_lut6_I2_O)        0.098     1.858 f  u_clk_div/r_counter[19]_i_2/O
                         net (fo=20, routed)          0.264     2.123    u_clk_div/r_clk
    SLICE_X60Y13         LUT2 (Prop_lut2_I0_O)        0.044     2.167 r  u_clk_div/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.167    u_clk_div/r_counter_0[3]
    SLICE_X60Y13         FDCE                                         r  u_clk_div/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.859     1.986    u_clk_div/r_clk_reg_0
    SLICE_X60Y13         FDCE                                         r  u_clk_div/r_counter_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y13         FDCE (Hold_fdce_C_D)         0.131     1.604    u_clk_div/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 u_clk_div/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.417ns (59.469%)  route 0.284ns (40.531%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.590     1.473    u_clk_div/r_clk_reg_0
    SLICE_X60Y14         FDCE                                         r  u_clk_div/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  u_clk_div/r_counter_reg[7]/Q
                         net (fo=2, routed)           0.060     1.697    u_clk_div/r_counter[7]
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.841 r  u_clk_div/r_counter0_carry__0/O[3]
                         net (fo=1, routed)           0.224     2.065    u_clk_div/data0[8]
    SLICE_X60Y14         LUT2 (Prop_lut2_I1_O)        0.109     2.174 r  u_clk_div/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.174    u_clk_div/r_counter_0[8]
    SLICE_X60Y14         FDCE                                         r  u_clk_div/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.859     1.986    u_clk_div/r_clk_reg_0
    SLICE_X60Y14         FDCE                                         r  u_clk_div/r_counter_reg[8]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y14         FDCE (Hold_fdce_C_D)         0.131     1.604    u_clk_div/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 u_clk_div/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.291ns (41.903%)  route 0.403ns (58.097%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.590     1.473    u_clk_div/r_clk_reg_0
    SLICE_X60Y13         FDCE                                         r  u_clk_div/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.148     1.621 f  u_clk_div/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.139     1.760    u_clk_div/r_counter[3]
    SLICE_X60Y13         LUT6 (Prop_lut6_I2_O)        0.098     1.858 f  u_clk_div/r_counter[19]_i_2/O
                         net (fo=20, routed)          0.264     2.123    u_clk_div/r_clk
    SLICE_X60Y13         LUT2 (Prop_lut2_I0_O)        0.045     2.168 r  u_clk_div/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.168    u_clk_div/r_counter_0[2]
    SLICE_X60Y13         FDCE                                         r  u_clk_div/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.859     1.986    u_clk_div/r_clk_reg_0
    SLICE_X60Y13         FDCE                                         r  u_clk_div/r_counter_reg[2]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y13         FDCE (Hold_fdce_C_D)         0.120     1.593    u_clk_div/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 u_clk_div/r_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.418ns (58.796%)  route 0.293ns (41.204%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.588     1.471    u_clk_div/r_clk_reg_0
    SLICE_X60Y17         FDCE                                         r  u_clk_div/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDCE (Prop_fdce_C_Q)         0.148     1.619 r  u_clk_div/r_counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.746    u_clk_div/r_counter[19]
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     1.910 r  u_clk_div/r_counter0_carry__3/O[2]
                         net (fo=1, routed)           0.166     2.076    u_clk_div/data0[19]
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.106     2.182 r  u_clk_div/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.182    u_clk_div/r_counter_0[19]
    SLICE_X60Y17         FDCE                                         r  u_clk_div/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.856     1.983    u_clk_div/r_clk_reg_0
    SLICE_X60Y17         FDCE                                         r  u_clk_div/r_counter_reg[19]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y17         FDCE (Hold_fdce_C_D)         0.131     1.602    u_clk_div/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 u_clk_div/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.497ns (68.722%)  route 0.226ns (31.278%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.590     1.473    u_clk_div/r_clk_reg_0
    SLICE_X60Y14         FDCE                                         r  u_clk_div/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  u_clk_div/r_counter_reg[7]/Q
                         net (fo=2, routed)           0.060     1.697    u_clk_div/r_counter[7]
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.857 r  u_clk_div/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.857    u_clk_div/r_counter0_carry__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.922 r  u_clk_div/r_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.166     2.088    u_clk_div/data0[11]
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.108     2.196 r  u_clk_div/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.196    u_clk_div/r_counter_0[11]
    SLICE_X60Y15         FDCE                                         r  u_clk_div/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.858     1.985    u_clk_div/r_clk_reg_0
    SLICE_X60Y15         FDCE                                         r  u_clk_div/r_counter_reg[11]/C
                         clock pessimism             -0.498     1.487    
    SLICE_X60Y15         FDCE (Hold_fdce_C_D)         0.120     1.607    u_clk_div/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 u_clk_div/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.527ns (71.722%)  route 0.208ns (28.278%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.590     1.473    u_clk_div/r_clk_reg_0
    SLICE_X60Y14         FDCE                                         r  u_clk_div/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  u_clk_div/r_counter_reg[7]/Q
                         net (fo=2, routed)           0.060     1.697    u_clk_div/r_counter[7]
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.857 r  u_clk_div/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.857    u_clk_div/r_counter0_carry__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.896 r  u_clk_div/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.896    u_clk_div/r_counter0_carry__1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.950 r  u_clk_div/r_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.148     2.098    u_clk_div/data0[13]
    SLICE_X60Y16         LUT2 (Prop_lut2_I1_O)        0.110     2.208 r  u_clk_div/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     2.208    u_clk_div/r_counter_0[13]
    SLICE_X60Y16         FDCE                                         r  u_clk_div/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.857     1.984    u_clk_div/r_clk_reg_0
    SLICE_X60Y16         FDCE                                         r  u_clk_div/r_counter_reg[13]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X60Y16         FDCE (Hold_fdce_C_D)         0.131     1.617    u_clk_div/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 u_clk_div/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.381ns (51.951%)  route 0.352ns (48.049%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.590     1.473    u_clk_div/r_clk_reg_0
    SLICE_X60Y15         FDCE                                         r  u_clk_div/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  u_clk_div/r_counter_reg[6]/Q
                         net (fo=2, routed)           0.119     1.756    u_clk_div/r_counter[6]
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.866 r  u_clk_div/r_counter0_carry__0/O[1]
                         net (fo=1, routed)           0.233     2.100    u_clk_div/data0[6]
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.107     2.207 r  u_clk_div/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.207    u_clk_div/r_counter_0[6]
    SLICE_X60Y15         FDCE                                         r  u_clk_div/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.858     1.985    u_clk_div/r_clk_reg_0
    SLICE_X60Y15         FDCE                                         r  u_clk_div/r_counter_reg[6]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X60Y15         FDCE (Hold_fdce_C_D)         0.121     1.594    u_clk_div/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.612    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y13   u_clk_div/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y16   u_clk_div/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   u_clk_div/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y14   u_clk_div/r_counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   u_clk_div/r_counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y14   u_clk_div/r_counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y14   u_clk_div/r_counter_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   u_clk_div/r_counter_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   u_clk_div/r_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y13   u_clk_div/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   u_clk_div/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   u_clk_div/r_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y14   u_clk_div/r_counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   u_clk_div/r_counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y14   u_clk_div/r_counter_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y14   u_clk_div/r_counter_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   u_clk_div/r_counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   u_clk_div/r_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   u_clk_div/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   u_clk_div/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   u_clk_div/r_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   u_clk_div/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   u_clk_div/r_counter_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   u_clk_div/r_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   u_clk_div/r_counter_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   u_clk_div/r_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   u_clk_div/r_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   u_clk_div/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   u_clk_div/r_counter_reg[13]/C



