
G474RE_DMA_Sine_Ver_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004468  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e8  08004640  08004640  00005640  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004828  08004828  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004828  08004828  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004828  08004828  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004828  08004828  00005828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800482c  0800482c  0000582c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004830  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a8  2000000c  0800483c  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001b4  0800483c  000061b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d145  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000202f  00000000  00000000  00013181  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e20  00000000  00000000  000151b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000adf  00000000  00000000  00015fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025c2f  00000000  00000000  00016aaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ecef  00000000  00000000  0003c6de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f7ede  00000000  00000000  0004b3cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001432ab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f44  00000000  00000000  001432f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  00147234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08004628 	.word	0x08004628

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	08004628 	.word	0x08004628

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2iz>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d215      	bcs.n	8000afa <__aeabi_d2iz+0x36>
 8000ace:	d511      	bpl.n	8000af4 <__aeabi_d2iz+0x30>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d912      	bls.n	8000b00 <__aeabi_d2iz+0x3c>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aea:	fa23 f002 	lsr.w	r0, r3, r2
 8000aee:	bf18      	it	ne
 8000af0:	4240      	negne	r0, r0
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d105      	bne.n	8000b0c <__aeabi_d2iz+0x48>
 8000b00:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b04:	bf08      	it	eq
 8000b06:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_d2uiz>:
 8000b14:	004a      	lsls	r2, r1, #1
 8000b16:	d211      	bcs.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b18:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b1c:	d211      	bcs.n	8000b42 <__aeabi_d2uiz+0x2e>
 8000b1e:	d50d      	bpl.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b20:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b28:	d40e      	bmi.n	8000b48 <__aeabi_d2uiz+0x34>
 8000b2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	4770      	bx	lr
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b46:	d102      	bne.n	8000b4e <__aeabi_d2uiz+0x3a>
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4c:	4770      	bx	lr
 8000b4e:	f04f 0000 	mov.w	r0, #0
 8000b52:	4770      	bx	lr
 8000b54:	0000      	movs	r0, r0
	...

08000b58 <SineTable_Init>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void SineTable_Init(void) {
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b084      	sub	sp, #16
 8000b5c:	af00      	add	r7, sp, #0
	for (int i = 0; i < SAMPLES; i++) {
 8000b5e:	2300      	movs	r3, #0
 8000b60:	60fb      	str	r3, [r7, #12]
 8000b62:	e037      	b.n	8000bd4 <SineTable_Init+0x7c>
		double theta = 2.0 * M_PI * i / SAMPLES;
 8000b64:	68f8      	ldr	r0, [r7, #12]
 8000b66:	f7ff fca9 	bl	80004bc <__aeabi_i2d>
 8000b6a:	a324      	add	r3, pc, #144	@ (adr r3, 8000bfc <SineTable_Init+0xa4>)
 8000b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b70:	f7ff fd0e 	bl	8000590 <__aeabi_dmul>
 8000b74:	4602      	mov	r2, r0
 8000b76:	460b      	mov	r3, r1
 8000b78:	4610      	mov	r0, r2
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	f04f 0200 	mov.w	r2, #0
 8000b80:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf0 <SineTable_Init+0x98>)
 8000b82:	f7ff fe2f 	bl	80007e4 <__aeabi_ddiv>
 8000b86:	4602      	mov	r2, r0
 8000b88:	460b      	mov	r3, r1
 8000b8a:	e9c7 2300 	strd	r2, r3, [r7]
		sine_table[i] = (uint16_t) ((sin(theta) + 1.0) * (DAC_MAX / 2));
 8000b8e:	ed97 0b00 	vldr	d0, [r7]
 8000b92:	f002 fd25 	bl	80035e0 <sin>
 8000b96:	ec51 0b10 	vmov	r0, r1, d0
 8000b9a:	f04f 0200 	mov.w	r2, #0
 8000b9e:	4b15      	ldr	r3, [pc, #84]	@ (8000bf4 <SineTable_Init+0x9c>)
 8000ba0:	f7ff fb40 	bl	8000224 <__adddf3>
 8000ba4:	4602      	mov	r2, r0
 8000ba6:	460b      	mov	r3, r1
 8000ba8:	4610      	mov	r0, r2
 8000baa:	4619      	mov	r1, r3
 8000bac:	a30e      	add	r3, pc, #56	@ (adr r3, 8000be8 <SineTable_Init+0x90>)
 8000bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bb2:	f7ff fced 	bl	8000590 <__aeabi_dmul>
 8000bb6:	4602      	mov	r2, r0
 8000bb8:	460b      	mov	r3, r1
 8000bba:	4610      	mov	r0, r2
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	f7ff ffa9 	bl	8000b14 <__aeabi_d2uiz>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	b299      	uxth	r1, r3
 8000bc6:	4a0c      	ldr	r2, [pc, #48]	@ (8000bf8 <SineTable_Init+0xa0>)
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < SAMPLES; i++) {
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	3301      	adds	r3, #1
 8000bd2:	60fb      	str	r3, [r7, #12]
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	2b63      	cmp	r3, #99	@ 0x63
 8000bd8:	ddc4      	ble.n	8000b64 <SineTable_Init+0xc>
	}
}
 8000bda:	bf00      	nop
 8000bdc:	bf00      	nop
 8000bde:	3710      	adds	r7, #16
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	f3af 8000 	nop.w
 8000be8:	00000000 	.word	0x00000000
 8000bec:	409ffc00 	.word	0x409ffc00
 8000bf0:	40590000 	.word	0x40590000
 8000bf4:	3ff00000 	.word	0x3ff00000
 8000bf8:	20000028 	.word	0x20000028
 8000bfc:	54442d18 	.word	0x54442d18
 8000c00:	401921fb 	.word	0x401921fb

08000c04 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000c0a:	f000 fa76 	bl	80010fa <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000c0e:	f000 f81d 	bl	8000c4c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000c12:	f000 f917 	bl	8000e44 <MX_GPIO_Init>
	MX_DMA_Init();
 8000c16:	f000 f8eb 	bl	8000df0 <MX_DMA_Init>
	MX_DAC2_Init();
 8000c1a:	f000 f863 	bl	8000ce4 <MX_DAC2_Init>
	MX_TIM2_Init();
 8000c1e:	f000 f89b 	bl	8000d58 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	SineTable_Init();
 8000c22:	f7ff ff99 	bl	8000b58 <SineTable_Init>

	HAL_TIM_Base_Start(&htim2);  // triggers DAC
 8000c26:	4806      	ldr	r0, [pc, #24]	@ (8000c40 <main+0x3c>)
 8000c28:	f002 f942 	bl	8002eb0 <HAL_TIM_Base_Start>
	HAL_DAC_Start_DMA(&hdac2,
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	9300      	str	r3, [sp, #0]
 8000c30:	2364      	movs	r3, #100	@ 0x64
 8000c32:	4a04      	ldr	r2, [pc, #16]	@ (8000c44 <main+0x40>)
 8000c34:	2100      	movs	r1, #0
 8000c36:	4804      	ldr	r0, [pc, #16]	@ (8000c48 <main+0x44>)
 8000c38:	f000 fc02 	bl	8001440 <HAL_DAC_Start_DMA>
	DAC_ALIGN_12B_R);
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8000c3c:	bf00      	nop
 8000c3e:	e7fd      	b.n	8000c3c <main+0x38>
 8000c40:	20000164 	.word	0x20000164
 8000c44:	20000028 	.word	0x20000028
 8000c48:	200000f0 	.word	0x200000f0

08000c4c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b094      	sub	sp, #80	@ 0x50
 8000c50:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000c52:	f107 0318 	add.w	r3, r7, #24
 8000c56:	2238      	movs	r2, #56	@ 0x38
 8000c58:	2100      	movs	r1, #0
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f002 fc94 	bl	8003588 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000c60:	1d3b      	adds	r3, r7, #4
 8000c62:	2200      	movs	r2, #0
 8000c64:	601a      	str	r2, [r3, #0]
 8000c66:	605a      	str	r2, [r3, #4]
 8000c68:	609a      	str	r2, [r3, #8]
 8000c6a:	60da      	str	r2, [r3, #12]
 8000c6c:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000c6e:	2000      	movs	r0, #0
 8000c70:	f001 fb10 	bl	8002294 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c74:	2302      	movs	r3, #2
 8000c76:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c78:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c7c:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c7e:	2340      	movs	r3, #64	@ 0x40
 8000c80:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c82:	2302      	movs	r3, #2
 8000c84:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c86:	2302      	movs	r3, #2
 8000c88:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000c8a:	2304      	movs	r3, #4
 8000c8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8000c8e:	2355      	movs	r3, #85	@ 0x55
 8000c90:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c92:	2302      	movs	r3, #2
 8000c94:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c96:	2302      	movs	r3, #2
 8000c98:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c9a:	2302      	movs	r3, #2
 8000c9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000c9e:	f107 0318 	add.w	r3, r7, #24
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f001 fbaa 	bl	80023fc <HAL_RCC_OscConfig>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d001      	beq.n	8000cb2 <SystemClock_Config+0x66>
		Error_Handler();
 8000cae:	f000 f8f9 	bl	8000ea4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000cb2:	230f      	movs	r3, #15
 8000cb4:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cb6:	2303      	movs	r3, #3
 8000cb8:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8000cc6:	1d3b      	adds	r3, r7, #4
 8000cc8:	2104      	movs	r1, #4
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f001 fea8 	bl	8002a20 <HAL_RCC_ClockConfig>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d001      	beq.n	8000cda <SystemClock_Config+0x8e>
		Error_Handler();
 8000cd6:	f000 f8e5 	bl	8000ea4 <Error_Handler>
	}
}
 8000cda:	bf00      	nop
 8000cdc:	3750      	adds	r7, #80	@ 0x50
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
	...

08000ce4 <MX_DAC2_Init>:
/**
 * @brief DAC2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_DAC2_Init(void) {
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b08c      	sub	sp, #48	@ 0x30
 8000ce8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN DAC2_Init 0 */

	/* USER CODE END DAC2_Init 0 */

	DAC_ChannelConfTypeDef sConfig = { 0 };
 8000cea:	463b      	mov	r3, r7
 8000cec:	2230      	movs	r2, #48	@ 0x30
 8000cee:	2100      	movs	r1, #0
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f002 fc49 	bl	8003588 <memset>

	/* USER CODE END DAC2_Init 1 */

	/** DAC Initialization
	 */
	hdac2.Instance = DAC2;
 8000cf6:	4b16      	ldr	r3, [pc, #88]	@ (8000d50 <MX_DAC2_Init+0x6c>)
 8000cf8:	4a16      	ldr	r2, [pc, #88]	@ (8000d54 <MX_DAC2_Init+0x70>)
 8000cfa:	601a      	str	r2, [r3, #0]
	if (HAL_DAC_Init(&hdac2) != HAL_OK) {
 8000cfc:	4814      	ldr	r0, [pc, #80]	@ (8000d50 <MX_DAC2_Init+0x6c>)
 8000cfe:	f000 fb7c 	bl	80013fa <HAL_DAC_Init>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d001      	beq.n	8000d0c <MX_DAC2_Init+0x28>
		Error_Handler();
 8000d08:	f000 f8cc 	bl	8000ea4 <Error_Handler>
	}

	/** DAC channel OUT1 config
	 */
	sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000d0c:	2302      	movs	r3, #2
 8000d0e:	603b      	str	r3, [r7, #0]
	sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000d10:	2300      	movs	r3, #0
 8000d12:	713b      	strb	r3, [r7, #4]
	sConfig.DAC_SignedFormat = DISABLE;
 8000d14:	2300      	movs	r3, #0
 8000d16:	717b      	strb	r3, [r7, #5]
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	60bb      	str	r3, [r7, #8]
	sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8000d1c:	2312      	movs	r3, #18
 8000d1e:	60fb      	str	r3, [r7, #12]
	sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000d20:	2300      	movs	r3, #0
 8000d22:	613b      	str	r3, [r7, #16]
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000d24:	2300      	movs	r3, #0
 8000d26:	617b      	str	r3, [r7, #20]
	sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_BOTH;
 8000d28:	2304      	movs	r3, #4
 8000d2a:	61bb      	str	r3, [r7, #24]
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	61fb      	str	r3, [r7, #28]
	if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK) {
 8000d30:	463b      	mov	r3, r7
 8000d32:	2200      	movs	r2, #0
 8000d34:	4619      	mov	r1, r3
 8000d36:	4806      	ldr	r0, [pc, #24]	@ (8000d50 <MX_DAC2_Init+0x6c>)
 8000d38:	f000 fc74 	bl	8001624 <HAL_DAC_ConfigChannel>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <MX_DAC2_Init+0x62>
		Error_Handler();
 8000d42:	f000 f8af 	bl	8000ea4 <Error_Handler>
	}
	/* USER CODE BEGIN DAC2_Init 2 */

	/* USER CODE END DAC2_Init 2 */

}
 8000d46:	bf00      	nop
 8000d48:	3730      	adds	r7, #48	@ 0x30
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	200000f0 	.word	0x200000f0
 8000d54:	50000c00 	.word	0x50000c00

08000d58 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b088      	sub	sp, #32
 8000d5c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000d5e:	f107 0310 	add.w	r3, r7, #16
 8000d62:	2200      	movs	r2, #0
 8000d64:	601a      	str	r2, [r3, #0]
 8000d66:	605a      	str	r2, [r3, #4]
 8000d68:	609a      	str	r2, [r3, #8]
 8000d6a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000d6c:	1d3b      	adds	r3, r7, #4
 8000d6e:	2200      	movs	r2, #0
 8000d70:	601a      	str	r2, [r3, #0]
 8000d72:	605a      	str	r2, [r3, #4]
 8000d74:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000d76:	4b1d      	ldr	r3, [pc, #116]	@ (8000dec <MX_TIM2_Init+0x94>)
 8000d78:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d7c:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 15;
 8000d7e:	4b1b      	ldr	r3, [pc, #108]	@ (8000dec <MX_TIM2_Init+0x94>)
 8000d80:	220f      	movs	r2, #15
 8000d82:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d84:	4b19      	ldr	r3, [pc, #100]	@ (8000dec <MX_TIM2_Init+0x94>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 105;
 8000d8a:	4b18      	ldr	r3, [pc, #96]	@ (8000dec <MX_TIM2_Init+0x94>)
 8000d8c:	2269      	movs	r2, #105	@ 0x69
 8000d8e:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d90:	4b16      	ldr	r3, [pc, #88]	@ (8000dec <MX_TIM2_Init+0x94>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d96:	4b15      	ldr	r3, [pc, #84]	@ (8000dec <MX_TIM2_Init+0x94>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8000d9c:	4813      	ldr	r0, [pc, #76]	@ (8000dec <MX_TIM2_Init+0x94>)
 8000d9e:	f002 f82f 	bl	8002e00 <HAL_TIM_Base_Init>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <MX_TIM2_Init+0x54>
		Error_Handler();
 8000da8:	f000 f87c 	bl	8000ea4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000db0:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8000db2:	f107 0310 	add.w	r3, r7, #16
 8000db6:	4619      	mov	r1, r3
 8000db8:	480c      	ldr	r0, [pc, #48]	@ (8000dec <MX_TIM2_Init+0x94>)
 8000dba:	f002 f8e9 	bl	8002f90 <HAL_TIM_ConfigClockSource>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <MX_TIM2_Init+0x70>
		Error_Handler();
 8000dc4:	f000 f86e 	bl	8000ea4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000dc8:	2320      	movs	r3, #32
 8000dca:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8000dd0:	1d3b      	adds	r3, r7, #4
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	4805      	ldr	r0, [pc, #20]	@ (8000dec <MX_TIM2_Init+0x94>)
 8000dd6:	f002 fb41 	bl	800345c <HAL_TIMEx_MasterConfigSynchronization>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d001      	beq.n	8000de4 <MX_TIM2_Init+0x8c>
			!= HAL_OK) {
		Error_Handler();
 8000de0:	f000 f860 	bl	8000ea4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8000de4:	bf00      	nop
 8000de6:	3720      	adds	r7, #32
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	20000164 	.word	0x20000164

08000df0 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000df6:	4b12      	ldr	r3, [pc, #72]	@ (8000e40 <MX_DMA_Init+0x50>)
 8000df8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000dfa:	4a11      	ldr	r2, [pc, #68]	@ (8000e40 <MX_DMA_Init+0x50>)
 8000dfc:	f043 0304 	orr.w	r3, r3, #4
 8000e00:	6493      	str	r3, [r2, #72]	@ 0x48
 8000e02:	4b0f      	ldr	r3, [pc, #60]	@ (8000e40 <MX_DMA_Init+0x50>)
 8000e04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e06:	f003 0304 	and.w	r3, r3, #4
 8000e0a:	607b      	str	r3, [r7, #4]
 8000e0c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8000e0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000e40 <MX_DMA_Init+0x50>)
 8000e10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e12:	4a0b      	ldr	r2, [pc, #44]	@ (8000e40 <MX_DMA_Init+0x50>)
 8000e14:	f043 0301 	orr.w	r3, r3, #1
 8000e18:	6493      	str	r3, [r2, #72]	@ 0x48
 8000e1a:	4b09      	ldr	r3, [pc, #36]	@ (8000e40 <MX_DMA_Init+0x50>)
 8000e1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e1e:	f003 0301 	and.w	r3, r3, #1
 8000e22:	603b      	str	r3, [r7, #0]
 8000e24:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000e26:	2200      	movs	r2, #0
 8000e28:	2100      	movs	r1, #0
 8000e2a:	200b      	movs	r0, #11
 8000e2c:	f000 fab1 	bl	8001392 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000e30:	200b      	movs	r0, #11
 8000e32:	f000 fac8 	bl	80013c6 <HAL_NVIC_EnableIRQ>

}
 8000e36:	bf00      	nop
 8000e38:	3708      	adds	r7, #8
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	40021000 	.word	0x40021000

08000e44 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000e44:	b480      	push	{r7}
 8000e46:	b085      	sub	sp, #20
 8000e48:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000e4a:	4b15      	ldr	r3, [pc, #84]	@ (8000ea0 <MX_GPIO_Init+0x5c>)
 8000e4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e4e:	4a14      	ldr	r2, [pc, #80]	@ (8000ea0 <MX_GPIO_Init+0x5c>)
 8000e50:	f043 0304 	orr.w	r3, r3, #4
 8000e54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e56:	4b12      	ldr	r3, [pc, #72]	@ (8000ea0 <MX_GPIO_Init+0x5c>)
 8000e58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e5a:	f003 0304 	and.w	r3, r3, #4
 8000e5e:	60fb      	str	r3, [r7, #12]
 8000e60:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000e62:	4b0f      	ldr	r3, [pc, #60]	@ (8000ea0 <MX_GPIO_Init+0x5c>)
 8000e64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e66:	4a0e      	ldr	r2, [pc, #56]	@ (8000ea0 <MX_GPIO_Init+0x5c>)
 8000e68:	f043 0320 	orr.w	r3, r3, #32
 8000e6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ea0 <MX_GPIO_Init+0x5c>)
 8000e70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e72:	f003 0320 	and.w	r3, r3, #32
 8000e76:	60bb      	str	r3, [r7, #8]
 8000e78:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000e7a:	4b09      	ldr	r3, [pc, #36]	@ (8000ea0 <MX_GPIO_Init+0x5c>)
 8000e7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e7e:	4a08      	ldr	r2, [pc, #32]	@ (8000ea0 <MX_GPIO_Init+0x5c>)
 8000e80:	f043 0301 	orr.w	r3, r3, #1
 8000e84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e86:	4b06      	ldr	r3, [pc, #24]	@ (8000ea0 <MX_GPIO_Init+0x5c>)
 8000e88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e8a:	f003 0301 	and.w	r3, r3, #1
 8000e8e:	607b      	str	r3, [r7, #4]
 8000e90:	687b      	ldr	r3, [r7, #4]

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000e92:	bf00      	nop
 8000e94:	3714      	adds	r7, #20
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	40021000 	.word	0x40021000

08000ea4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ea8:	b672      	cpsid	i
}
 8000eaa:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000eac:	bf00      	nop
 8000eae:	e7fd      	b.n	8000eac <Error_Handler+0x8>

08000eb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eb6:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef4 <HAL_MspInit+0x44>)
 8000eb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000eba:	4a0e      	ldr	r2, [pc, #56]	@ (8000ef4 <HAL_MspInit+0x44>)
 8000ebc:	f043 0301 	orr.w	r3, r3, #1
 8000ec0:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ec2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef4 <HAL_MspInit+0x44>)
 8000ec4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ec6:	f003 0301 	and.w	r3, r3, #1
 8000eca:	607b      	str	r3, [r7, #4]
 8000ecc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ece:	4b09      	ldr	r3, [pc, #36]	@ (8000ef4 <HAL_MspInit+0x44>)
 8000ed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ed2:	4a08      	ldr	r2, [pc, #32]	@ (8000ef4 <HAL_MspInit+0x44>)
 8000ed4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ed8:	6593      	str	r3, [r2, #88]	@ 0x58
 8000eda:	4b06      	ldr	r3, [pc, #24]	@ (8000ef4 <HAL_MspInit+0x44>)
 8000edc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ede:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ee2:	603b      	str	r3, [r7, #0]
 8000ee4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000ee6:	f001 fa79 	bl	80023dc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eea:	bf00      	nop
 8000eec:	3708      	adds	r7, #8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	40021000 	.word	0x40021000

08000ef8 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b08a      	sub	sp, #40	@ 0x28
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f00:	f107 0314 	add.w	r3, r7, #20
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	605a      	str	r2, [r3, #4]
 8000f0a:	609a      	str	r2, [r3, #8]
 8000f0c:	60da      	str	r2, [r3, #12]
 8000f0e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC2)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a2b      	ldr	r2, [pc, #172]	@ (8000fc4 <HAL_DAC_MspInit+0xcc>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d150      	bne.n	8000fbc <HAL_DAC_MspInit+0xc4>
  {
    /* USER CODE BEGIN DAC2_MspInit 0 */

    /* USER CODE END DAC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC2_CLK_ENABLE();
 8000f1a:	4b2b      	ldr	r3, [pc, #172]	@ (8000fc8 <HAL_DAC_MspInit+0xd0>)
 8000f1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f1e:	4a2a      	ldr	r2, [pc, #168]	@ (8000fc8 <HAL_DAC_MspInit+0xd0>)
 8000f20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f26:	4b28      	ldr	r3, [pc, #160]	@ (8000fc8 <HAL_DAC_MspInit+0xd0>)
 8000f28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f2e:	613b      	str	r3, [r7, #16]
 8000f30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f32:	4b25      	ldr	r3, [pc, #148]	@ (8000fc8 <HAL_DAC_MspInit+0xd0>)
 8000f34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f36:	4a24      	ldr	r2, [pc, #144]	@ (8000fc8 <HAL_DAC_MspInit+0xd0>)
 8000f38:	f043 0301 	orr.w	r3, r3, #1
 8000f3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f3e:	4b22      	ldr	r3, [pc, #136]	@ (8000fc8 <HAL_DAC_MspInit+0xd0>)
 8000f40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f42:	f003 0301 	and.w	r3, r3, #1
 8000f46:	60fb      	str	r3, [r7, #12]
 8000f48:	68fb      	ldr	r3, [r7, #12]
    /**DAC2 GPIO Configuration
    PA6     ------> DAC2_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000f4a:	2340      	movs	r3, #64	@ 0x40
 8000f4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f4e:	2303      	movs	r3, #3
 8000f50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f52:	2300      	movs	r3, #0
 8000f54:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f56:	f107 0314 	add.w	r3, r7, #20
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f60:	f001 f816 	bl	8001f90 <HAL_GPIO_Init>

    /* DAC2 DMA Init */
    /* DAC2_CH1 Init */
    hdma_dac2_ch1.Instance = DMA1_Channel1;
 8000f64:	4b19      	ldr	r3, [pc, #100]	@ (8000fcc <HAL_DAC_MspInit+0xd4>)
 8000f66:	4a1a      	ldr	r2, [pc, #104]	@ (8000fd0 <HAL_DAC_MspInit+0xd8>)
 8000f68:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 8000f6a:	4b18      	ldr	r3, [pc, #96]	@ (8000fcc <HAL_DAC_MspInit+0xd4>)
 8000f6c:	2229      	movs	r2, #41	@ 0x29
 8000f6e:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f70:	4b16      	ldr	r3, [pc, #88]	@ (8000fcc <HAL_DAC_MspInit+0xd4>)
 8000f72:	2210      	movs	r2, #16
 8000f74:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f76:	4b15      	ldr	r3, [pc, #84]	@ (8000fcc <HAL_DAC_MspInit+0xd4>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000f7c:	4b13      	ldr	r3, [pc, #76]	@ (8000fcc <HAL_DAC_MspInit+0xd4>)
 8000f7e:	2280      	movs	r2, #128	@ 0x80
 8000f80:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000f82:	4b12      	ldr	r3, [pc, #72]	@ (8000fcc <HAL_DAC_MspInit+0xd4>)
 8000f84:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f88:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f8a:	4b10      	ldr	r3, [pc, #64]	@ (8000fcc <HAL_DAC_MspInit+0xd4>)
 8000f8c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f90:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 8000f92:	4b0e      	ldr	r3, [pc, #56]	@ (8000fcc <HAL_DAC_MspInit+0xd4>)
 8000f94:	2220      	movs	r2, #32
 8000f96:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000f98:	4b0c      	ldr	r3, [pc, #48]	@ (8000fcc <HAL_DAC_MspInit+0xd4>)
 8000f9a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000f9e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 8000fa0:	480a      	ldr	r0, [pc, #40]	@ (8000fcc <HAL_DAC_MspInit+0xd4>)
 8000fa2:	f000 fd83 	bl	8001aac <HAL_DMA_Init>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <HAL_DAC_MspInit+0xb8>
    {
      Error_Handler();
 8000fac:	f7ff ff7a 	bl	8000ea4 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac2_ch1);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	4a06      	ldr	r2, [pc, #24]	@ (8000fcc <HAL_DAC_MspInit+0xd4>)
 8000fb4:	609a      	str	r2, [r3, #8]
 8000fb6:	4a05      	ldr	r2, [pc, #20]	@ (8000fcc <HAL_DAC_MspInit+0xd4>)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC2_MspInit 1 */

  }

}
 8000fbc:	bf00      	nop
 8000fbe:	3728      	adds	r7, #40	@ 0x28
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	50000c00 	.word	0x50000c00
 8000fc8:	40021000 	.word	0x40021000
 8000fcc:	20000104 	.word	0x20000104
 8000fd0:	40020008 	.word	0x40020008

08000fd4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b085      	sub	sp, #20
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000fe4:	d10b      	bne.n	8000ffe <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000fe6:	4b09      	ldr	r3, [pc, #36]	@ (800100c <HAL_TIM_Base_MspInit+0x38>)
 8000fe8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fea:	4a08      	ldr	r2, [pc, #32]	@ (800100c <HAL_TIM_Base_MspInit+0x38>)
 8000fec:	f043 0301 	orr.w	r3, r3, #1
 8000ff0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ff2:	4b06      	ldr	r3, [pc, #24]	@ (800100c <HAL_TIM_Base_MspInit+0x38>)
 8000ff4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ff6:	f003 0301 	and.w	r3, r3, #1
 8000ffa:	60fb      	str	r3, [r7, #12]
 8000ffc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000ffe:	bf00      	nop
 8001000:	3714      	adds	r7, #20
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	40021000 	.word	0x40021000

08001010 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001014:	bf00      	nop
 8001016:	e7fd      	b.n	8001014 <NMI_Handler+0x4>

08001018 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800101c:	bf00      	nop
 800101e:	e7fd      	b.n	800101c <HardFault_Handler+0x4>

08001020 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001024:	bf00      	nop
 8001026:	e7fd      	b.n	8001024 <MemManage_Handler+0x4>

08001028 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800102c:	bf00      	nop
 800102e:	e7fd      	b.n	800102c <BusFault_Handler+0x4>

08001030 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001034:	bf00      	nop
 8001036:	e7fd      	b.n	8001034 <UsageFault_Handler+0x4>

08001038 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800103c:	bf00      	nop
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr

08001046 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001046:	b480      	push	{r7}
 8001048:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800104a:	bf00      	nop
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr

08001054 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001058:	bf00      	nop
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr

08001062 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001062:	b580      	push	{r7, lr}
 8001064:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001066:	f000 f89b 	bl	80011a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800106a:	bf00      	nop
 800106c:	bd80      	pop	{r7, pc}
	...

08001070 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 8001074:	4802      	ldr	r0, [pc, #8]	@ (8001080 <DMA1_Channel1_IRQHandler+0x10>)
 8001076:	f000 fe3c 	bl	8001cf2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800107a:	bf00      	nop
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	20000104 	.word	0x20000104

08001084 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001088:	4b06      	ldr	r3, [pc, #24]	@ (80010a4 <SystemInit+0x20>)
 800108a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800108e:	4a05      	ldr	r2, [pc, #20]	@ (80010a4 <SystemInit+0x20>)
 8001090:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001094:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001098:	bf00      	nop
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	e000ed00 	.word	0xe000ed00

080010a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80010a8:	480d      	ldr	r0, [pc, #52]	@ (80010e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80010aa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80010ac:	f7ff ffea 	bl	8001084 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010b0:	480c      	ldr	r0, [pc, #48]	@ (80010e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80010b2:	490d      	ldr	r1, [pc, #52]	@ (80010e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80010b4:	4a0d      	ldr	r2, [pc, #52]	@ (80010ec <LoopForever+0xe>)
  movs r3, #0
 80010b6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80010b8:	e002      	b.n	80010c0 <LoopCopyDataInit>

080010ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010be:	3304      	adds	r3, #4

080010c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010c4:	d3f9      	bcc.n	80010ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010c6:	4a0a      	ldr	r2, [pc, #40]	@ (80010f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80010c8:	4c0a      	ldr	r4, [pc, #40]	@ (80010f4 <LoopForever+0x16>)
  movs r3, #0
 80010ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010cc:	e001      	b.n	80010d2 <LoopFillZerobss>

080010ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010d0:	3204      	adds	r2, #4

080010d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010d4:	d3fb      	bcc.n	80010ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010d6:	f002 fa5f 	bl	8003598 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80010da:	f7ff fd93 	bl	8000c04 <main>

080010de <LoopForever>:

LoopForever:
    b LoopForever
 80010de:	e7fe      	b.n	80010de <LoopForever>
  ldr   r0, =_estack
 80010e0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80010e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010e8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80010ec:	08004830 	.word	0x08004830
  ldr r2, =_sbss
 80010f0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80010f4:	200001b4 	.word	0x200001b4

080010f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80010f8:	e7fe      	b.n	80010f8 <ADC1_2_IRQHandler>

080010fa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	b082      	sub	sp, #8
 80010fe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001100:	2300      	movs	r3, #0
 8001102:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001104:	2003      	movs	r0, #3
 8001106:	f000 f939 	bl	800137c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800110a:	200f      	movs	r0, #15
 800110c:	f000 f80e 	bl	800112c <HAL_InitTick>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d002      	beq.n	800111c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001116:	2301      	movs	r3, #1
 8001118:	71fb      	strb	r3, [r7, #7]
 800111a:	e001      	b.n	8001120 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800111c:	f7ff fec8 	bl	8000eb0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001120:	79fb      	ldrb	r3, [r7, #7]

}
 8001122:	4618      	mov	r0, r3
 8001124:	3708      	adds	r7, #8
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
	...

0800112c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001134:	2300      	movs	r3, #0
 8001136:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001138:	4b16      	ldr	r3, [pc, #88]	@ (8001194 <HAL_InitTick+0x68>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d022      	beq.n	8001186 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001140:	4b15      	ldr	r3, [pc, #84]	@ (8001198 <HAL_InitTick+0x6c>)
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	4b13      	ldr	r3, [pc, #76]	@ (8001194 <HAL_InitTick+0x68>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800114c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001150:	fbb2 f3f3 	udiv	r3, r2, r3
 8001154:	4618      	mov	r0, r3
 8001156:	f000 f944 	bl	80013e2 <HAL_SYSTICK_Config>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d10f      	bne.n	8001180 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2b0f      	cmp	r3, #15
 8001164:	d809      	bhi.n	800117a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001166:	2200      	movs	r2, #0
 8001168:	6879      	ldr	r1, [r7, #4]
 800116a:	f04f 30ff 	mov.w	r0, #4294967295
 800116e:	f000 f910 	bl	8001392 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001172:	4a0a      	ldr	r2, [pc, #40]	@ (800119c <HAL_InitTick+0x70>)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	6013      	str	r3, [r2, #0]
 8001178:	e007      	b.n	800118a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800117a:	2301      	movs	r3, #1
 800117c:	73fb      	strb	r3, [r7, #15]
 800117e:	e004      	b.n	800118a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001180:	2301      	movs	r3, #1
 8001182:	73fb      	strb	r3, [r7, #15]
 8001184:	e001      	b.n	800118a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800118a:	7bfb      	ldrb	r3, [r7, #15]
}
 800118c:	4618      	mov	r0, r3
 800118e:	3710      	adds	r7, #16
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	20000008 	.word	0x20000008
 8001198:	20000000 	.word	0x20000000
 800119c:	20000004 	.word	0x20000004

080011a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011a4:	4b05      	ldr	r3, [pc, #20]	@ (80011bc <HAL_IncTick+0x1c>)
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	4b05      	ldr	r3, [pc, #20]	@ (80011c0 <HAL_IncTick+0x20>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4413      	add	r3, r2
 80011ae:	4a03      	ldr	r2, [pc, #12]	@ (80011bc <HAL_IncTick+0x1c>)
 80011b0:	6013      	str	r3, [r2, #0]
}
 80011b2:	bf00      	nop
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr
 80011bc:	200001b0 	.word	0x200001b0
 80011c0:	20000008 	.word	0x20000008

080011c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  return uwTick;
 80011c8:	4b03      	ldr	r3, [pc, #12]	@ (80011d8 <HAL_GetTick+0x14>)
 80011ca:	681b      	ldr	r3, [r3, #0]
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	200001b0 	.word	0x200001b0

080011dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011dc:	b480      	push	{r7}
 80011de:	b085      	sub	sp, #20
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	f003 0307 	and.w	r3, r3, #7
 80011ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001220 <__NVIC_SetPriorityGrouping+0x44>)
 80011ee:	68db      	ldr	r3, [r3, #12]
 80011f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011f2:	68ba      	ldr	r2, [r7, #8]
 80011f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011f8:	4013      	ands	r3, r2
 80011fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001200:	68bb      	ldr	r3, [r7, #8]
 8001202:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001204:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001208:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800120c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800120e:	4a04      	ldr	r2, [pc, #16]	@ (8001220 <__NVIC_SetPriorityGrouping+0x44>)
 8001210:	68bb      	ldr	r3, [r7, #8]
 8001212:	60d3      	str	r3, [r2, #12]
}
 8001214:	bf00      	nop
 8001216:	3714      	adds	r7, #20
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr
 8001220:	e000ed00 	.word	0xe000ed00

08001224 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001228:	4b04      	ldr	r3, [pc, #16]	@ (800123c <__NVIC_GetPriorityGrouping+0x18>)
 800122a:	68db      	ldr	r3, [r3, #12]
 800122c:	0a1b      	lsrs	r3, r3, #8
 800122e:	f003 0307 	and.w	r3, r3, #7
}
 8001232:	4618      	mov	r0, r3
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr
 800123c:	e000ed00 	.word	0xe000ed00

08001240 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	4603      	mov	r3, r0
 8001248:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800124a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800124e:	2b00      	cmp	r3, #0
 8001250:	db0b      	blt.n	800126a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001252:	79fb      	ldrb	r3, [r7, #7]
 8001254:	f003 021f 	and.w	r2, r3, #31
 8001258:	4907      	ldr	r1, [pc, #28]	@ (8001278 <__NVIC_EnableIRQ+0x38>)
 800125a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800125e:	095b      	lsrs	r3, r3, #5
 8001260:	2001      	movs	r0, #1
 8001262:	fa00 f202 	lsl.w	r2, r0, r2
 8001266:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800126a:	bf00      	nop
 800126c:	370c      	adds	r7, #12
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop
 8001278:	e000e100 	.word	0xe000e100

0800127c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	4603      	mov	r3, r0
 8001284:	6039      	str	r1, [r7, #0]
 8001286:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001288:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800128c:	2b00      	cmp	r3, #0
 800128e:	db0a      	blt.n	80012a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	b2da      	uxtb	r2, r3
 8001294:	490c      	ldr	r1, [pc, #48]	@ (80012c8 <__NVIC_SetPriority+0x4c>)
 8001296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800129a:	0112      	lsls	r2, r2, #4
 800129c:	b2d2      	uxtb	r2, r2
 800129e:	440b      	add	r3, r1
 80012a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012a4:	e00a      	b.n	80012bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	b2da      	uxtb	r2, r3
 80012aa:	4908      	ldr	r1, [pc, #32]	@ (80012cc <__NVIC_SetPriority+0x50>)
 80012ac:	79fb      	ldrb	r3, [r7, #7]
 80012ae:	f003 030f 	and.w	r3, r3, #15
 80012b2:	3b04      	subs	r3, #4
 80012b4:	0112      	lsls	r2, r2, #4
 80012b6:	b2d2      	uxtb	r2, r2
 80012b8:	440b      	add	r3, r1
 80012ba:	761a      	strb	r2, [r3, #24]
}
 80012bc:	bf00      	nop
 80012be:	370c      	adds	r7, #12
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr
 80012c8:	e000e100 	.word	0xe000e100
 80012cc:	e000ed00 	.word	0xe000ed00

080012d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b089      	sub	sp, #36	@ 0x24
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	60b9      	str	r1, [r7, #8]
 80012da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	f003 0307 	and.w	r3, r3, #7
 80012e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012e4:	69fb      	ldr	r3, [r7, #28]
 80012e6:	f1c3 0307 	rsb	r3, r3, #7
 80012ea:	2b04      	cmp	r3, #4
 80012ec:	bf28      	it	cs
 80012ee:	2304      	movcs	r3, #4
 80012f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012f2:	69fb      	ldr	r3, [r7, #28]
 80012f4:	3304      	adds	r3, #4
 80012f6:	2b06      	cmp	r3, #6
 80012f8:	d902      	bls.n	8001300 <NVIC_EncodePriority+0x30>
 80012fa:	69fb      	ldr	r3, [r7, #28]
 80012fc:	3b03      	subs	r3, #3
 80012fe:	e000      	b.n	8001302 <NVIC_EncodePriority+0x32>
 8001300:	2300      	movs	r3, #0
 8001302:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001304:	f04f 32ff 	mov.w	r2, #4294967295
 8001308:	69bb      	ldr	r3, [r7, #24]
 800130a:	fa02 f303 	lsl.w	r3, r2, r3
 800130e:	43da      	mvns	r2, r3
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	401a      	ands	r2, r3
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001318:	f04f 31ff 	mov.w	r1, #4294967295
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	fa01 f303 	lsl.w	r3, r1, r3
 8001322:	43d9      	mvns	r1, r3
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001328:	4313      	orrs	r3, r2
         );
}
 800132a:	4618      	mov	r0, r3
 800132c:	3724      	adds	r7, #36	@ 0x24
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
	...

08001338 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	3b01      	subs	r3, #1
 8001344:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001348:	d301      	bcc.n	800134e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800134a:	2301      	movs	r3, #1
 800134c:	e00f      	b.n	800136e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800134e:	4a0a      	ldr	r2, [pc, #40]	@ (8001378 <SysTick_Config+0x40>)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	3b01      	subs	r3, #1
 8001354:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001356:	210f      	movs	r1, #15
 8001358:	f04f 30ff 	mov.w	r0, #4294967295
 800135c:	f7ff ff8e 	bl	800127c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001360:	4b05      	ldr	r3, [pc, #20]	@ (8001378 <SysTick_Config+0x40>)
 8001362:	2200      	movs	r2, #0
 8001364:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001366:	4b04      	ldr	r3, [pc, #16]	@ (8001378 <SysTick_Config+0x40>)
 8001368:	2207      	movs	r2, #7
 800136a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800136c:	2300      	movs	r3, #0
}
 800136e:	4618      	mov	r0, r3
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	e000e010 	.word	0xe000e010

0800137c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f7ff ff29 	bl	80011dc <__NVIC_SetPriorityGrouping>
}
 800138a:	bf00      	nop
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001392:	b580      	push	{r7, lr}
 8001394:	b086      	sub	sp, #24
 8001396:	af00      	add	r7, sp, #0
 8001398:	4603      	mov	r3, r0
 800139a:	60b9      	str	r1, [r7, #8]
 800139c:	607a      	str	r2, [r7, #4]
 800139e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80013a0:	f7ff ff40 	bl	8001224 <__NVIC_GetPriorityGrouping>
 80013a4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013a6:	687a      	ldr	r2, [r7, #4]
 80013a8:	68b9      	ldr	r1, [r7, #8]
 80013aa:	6978      	ldr	r0, [r7, #20]
 80013ac:	f7ff ff90 	bl	80012d0 <NVIC_EncodePriority>
 80013b0:	4602      	mov	r2, r0
 80013b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013b6:	4611      	mov	r1, r2
 80013b8:	4618      	mov	r0, r3
 80013ba:	f7ff ff5f 	bl	800127c <__NVIC_SetPriority>
}
 80013be:	bf00      	nop
 80013c0:	3718      	adds	r7, #24
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}

080013c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013c6:	b580      	push	{r7, lr}
 80013c8:	b082      	sub	sp, #8
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	4603      	mov	r3, r0
 80013ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7ff ff33 	bl	8001240 <__NVIC_EnableIRQ>
}
 80013da:	bf00      	nop
 80013dc:	3708      	adds	r7, #8
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}

080013e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013e2:	b580      	push	{r7, lr}
 80013e4:	b082      	sub	sp, #8
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f7ff ffa4 	bl	8001338 <SysTick_Config>
 80013f0:	4603      	mov	r3, r0
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}

080013fa <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80013fa:	b580      	push	{r7, lr}
 80013fc:	b082      	sub	sp, #8
 80013fe:	af00      	add	r7, sp, #0
 8001400:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d101      	bne.n	800140c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8001408:	2301      	movs	r3, #1
 800140a:	e014      	b.n	8001436 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	791b      	ldrb	r3, [r3, #4]
 8001410:	b2db      	uxtb	r3, r3
 8001412:	2b00      	cmp	r3, #0
 8001414:	d105      	bne.n	8001422 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2200      	movs	r2, #0
 800141a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800141c:	6878      	ldr	r0, [r7, #4]
 800141e:	f7ff fd6b 	bl	8000ef8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2202      	movs	r2, #2
 8001426:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2200      	movs	r2, #0
 800142c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2201      	movs	r2, #1
 8001432:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001434:	2300      	movs	r3, #0
}
 8001436:	4618      	mov	r0, r3
 8001438:	3708      	adds	r7, #8
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
	...

08001440 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b088      	sub	sp, #32
 8001444:	af00      	add	r7, sp, #0
 8001446:	60f8      	str	r0, [r7, #12]
 8001448:	60b9      	str	r1, [r7, #8]
 800144a:	607a      	str	r2, [r7, #4]
 800144c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d101      	bne.n	8001458 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8001454:	2301      	movs	r3, #1
 8001456:	e0b2      	b.n	80015be <HAL_DAC_Start_DMA+0x17e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	795b      	ldrb	r3, [r3, #5]
 800145c:	2b01      	cmp	r3, #1
 800145e:	d101      	bne.n	8001464 <HAL_DAC_Start_DMA+0x24>
 8001460:	2302      	movs	r3, #2
 8001462:	e0ac      	b.n	80015be <HAL_DAC_Start_DMA+0x17e>
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	2201      	movs	r2, #1
 8001468:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	2202      	movs	r2, #2
 800146e:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d129      	bne.n	80014ca <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	689b      	ldr	r3, [r3, #8]
 800147a:	4a53      	ldr	r2, [pc, #332]	@ (80015c8 <HAL_DAC_Start_DMA+0x188>)
 800147c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	4a52      	ldr	r2, [pc, #328]	@ (80015cc <HAL_DAC_Start_DMA+0x18c>)
 8001484:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	4a51      	ldr	r2, [pc, #324]	@ (80015d0 <HAL_DAC_Start_DMA+0x190>)
 800148c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800149c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 800149e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d003      	beq.n	80014ac <HAL_DAC_Start_DMA+0x6c>
 80014a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014a6:	2b04      	cmp	r3, #4
 80014a8:	d005      	beq.n	80014b6 <HAL_DAC_Start_DMA+0x76>
 80014aa:	e009      	b.n	80014c0 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	3308      	adds	r3, #8
 80014b2:	61bb      	str	r3, [r7, #24]
        break;
 80014b4:	e033      	b.n	800151e <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	330c      	adds	r3, #12
 80014bc:	61bb      	str	r3, [r7, #24]
        break;
 80014be:	e02e      	b.n	800151e <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	3310      	adds	r3, #16
 80014c6:	61bb      	str	r3, [r7, #24]
        break;
 80014c8:	e029      	b.n	800151e <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	68db      	ldr	r3, [r3, #12]
 80014ce:	4a41      	ldr	r2, [pc, #260]	@ (80015d4 <HAL_DAC_Start_DMA+0x194>)
 80014d0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	68db      	ldr	r3, [r3, #12]
 80014d6:	4a40      	ldr	r2, [pc, #256]	@ (80015d8 <HAL_DAC_Start_DMA+0x198>)
 80014d8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	68db      	ldr	r3, [r3, #12]
 80014de:	4a3f      	ldr	r2, [pc, #252]	@ (80015dc <HAL_DAC_Start_DMA+0x19c>)
 80014e0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80014f0:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80014f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d003      	beq.n	8001500 <HAL_DAC_Start_DMA+0xc0>
 80014f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014fa:	2b04      	cmp	r3, #4
 80014fc:	d005      	beq.n	800150a <HAL_DAC_Start_DMA+0xca>
 80014fe:	e009      	b.n	8001514 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	3314      	adds	r3, #20
 8001506:	61bb      	str	r3, [r7, #24]
        break;
 8001508:	e009      	b.n	800151e <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	3318      	adds	r3, #24
 8001510:	61bb      	str	r3, [r7, #24]
        break;
 8001512:	e004      	b.n	800151e <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	331c      	adds	r3, #28
 800151a:	61bb      	str	r3, [r7, #24]
        break;
 800151c:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 800151e:	68bb      	ldr	r3, [r7, #8]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d111      	bne.n	8001548 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001532:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	6898      	ldr	r0, [r3, #8]
 8001538:	6879      	ldr	r1, [r7, #4]
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	69ba      	ldr	r2, [r7, #24]
 800153e:	f000 fb5d 	bl	8001bfc <HAL_DMA_Start_IT>
 8001542:	4603      	mov	r3, r0
 8001544:	77fb      	strb	r3, [r7, #31]
 8001546:	e010      	b.n	800156a <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8001556:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	68d8      	ldr	r0, [r3, #12]
 800155c:	6879      	ldr	r1, [r7, #4]
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	69ba      	ldr	r2, [r7, #24]
 8001562:	f000 fb4b 	bl	8001bfc <HAL_DMA_Start_IT>
 8001566:	4603      	mov	r3, r0
 8001568:	77fb      	strb	r3, [r7, #31]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	2200      	movs	r2, #0
 800156e:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8001570:	7ffb      	ldrb	r3, [r7, #31]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d11c      	bne.n	80015b0 <HAL_DAC_Start_DMA+0x170>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	6819      	ldr	r1, [r3, #0]
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	f003 0310 	and.w	r3, r3, #16
 8001582:	2201      	movs	r2, #1
 8001584:	409a      	lsls	r2, r3
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	430a      	orrs	r2, r1
 800158c:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800158e:	4b14      	ldr	r3, [pc, #80]	@ (80015e0 <HAL_DAC_Start_DMA+0x1a0>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	099b      	lsrs	r3, r3, #6
 8001594:	4a13      	ldr	r2, [pc, #76]	@ (80015e4 <HAL_DAC_Start_DMA+0x1a4>)
 8001596:	fba2 2303 	umull	r2, r3, r2, r3
 800159a:	099b      	lsrs	r3, r3, #6
 800159c:	3301      	adds	r3, #1
 800159e:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 80015a0:	e002      	b.n	80015a8 <HAL_DAC_Start_DMA+0x168>
    {
      wait_loop_index--;
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	3b01      	subs	r3, #1
 80015a6:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d1f9      	bne.n	80015a2 <HAL_DAC_Start_DMA+0x162>
 80015ae:	e005      	b.n	80015bc <HAL_DAC_Start_DMA+0x17c>
    }
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	691b      	ldr	r3, [r3, #16]
 80015b4:	f043 0204 	orr.w	r2, r3, #4
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80015bc:	7ffb      	ldrb	r3, [r7, #31]
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3720      	adds	r7, #32
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	08001999 	.word	0x08001999
 80015cc:	080019bb 	.word	0x080019bb
 80015d0:	080019d7 	.word	0x080019d7
 80015d4:	08001a41 	.word	0x08001a41
 80015d8:	08001a63 	.word	0x08001a63
 80015dc:	08001a7f 	.word	0x08001a7f
 80015e0:	20000000 	.word	0x20000000
 80015e4:	053e2d63 	.word	0x053e2d63

080015e8 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 80015f0:	bf00      	nop
 80015f2:	370c      	adds	r7, #12
 80015f4:	46bd      	mov	sp, r7
 80015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fa:	4770      	bx	lr

080015fc <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b083      	sub	sp, #12
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8001604:	bf00      	nop
 8001606:	370c      	adds	r7, #12
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr

08001610 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8001618:	bf00      	nop
 800161a:	370c      	adds	r7, #12
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr

08001624 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b08a      	sub	sp, #40	@ 0x28
 8001628:	af00      	add	r7, sp, #0
 800162a:	60f8      	str	r0, [r7, #12]
 800162c:	60b9      	str	r1, [r7, #8]
 800162e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001630:	2300      	movs	r3, #0
 8001632:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d002      	beq.n	8001640 <HAL_DAC_ConfigChannel+0x1c>
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d101      	bne.n	8001644 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e1a1      	b.n	8001988 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	689b      	ldr	r3, [r3, #8]
 8001648:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	795b      	ldrb	r3, [r3, #5]
 800164e:	2b01      	cmp	r3, #1
 8001650:	d101      	bne.n	8001656 <HAL_DAC_ConfigChannel+0x32>
 8001652:	2302      	movs	r3, #2
 8001654:	e198      	b.n	8001988 <HAL_DAC_ConfigChannel+0x364>
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	2201      	movs	r2, #1
 800165a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	2202      	movs	r2, #2
 8001660:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8001662:	68bb      	ldr	r3, [r7, #8]
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	2b04      	cmp	r3, #4
 8001668:	d17a      	bne.n	8001760 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800166a:	f7ff fdab 	bl	80011c4 <HAL_GetTick>
 800166e:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d13d      	bne.n	80016f2 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001676:	e018      	b.n	80016aa <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001678:	f7ff fda4 	bl	80011c4 <HAL_GetTick>
 800167c:	4602      	mov	r2, r0
 800167e:	69bb      	ldr	r3, [r7, #24]
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	2b01      	cmp	r3, #1
 8001684:	d911      	bls.n	80016aa <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800168c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001690:	2b00      	cmp	r3, #0
 8001692:	d00a      	beq.n	80016aa <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	691b      	ldr	r3, [r3, #16]
 8001698:	f043 0208 	orr.w	r2, r3, #8
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	2203      	movs	r2, #3
 80016a4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80016a6:	2303      	movs	r3, #3
 80016a8:	e16e      	b.n	8001988 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d1df      	bne.n	8001678 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	68ba      	ldr	r2, [r7, #8]
 80016be:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80016c0:	641a      	str	r2, [r3, #64]	@ 0x40
 80016c2:	e020      	b.n	8001706 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80016c4:	f7ff fd7e 	bl	80011c4 <HAL_GetTick>
 80016c8:	4602      	mov	r2, r0
 80016ca:	69bb      	ldr	r3, [r7, #24]
 80016cc:	1ad3      	subs	r3, r2, r3
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	d90f      	bls.n	80016f2 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016d8:	2b00      	cmp	r3, #0
 80016da:	da0a      	bge.n	80016f2 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	691b      	ldr	r3, [r3, #16]
 80016e0:	f043 0208 	orr.w	r2, r3, #8
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	2203      	movs	r2, #3
 80016ec:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80016ee:	2303      	movs	r3, #3
 80016f0:	e14a      	b.n	8001988 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	dbe3      	blt.n	80016c4 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	68ba      	ldr	r2, [r7, #8]
 8001702:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001704:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	f003 0310 	and.w	r3, r3, #16
 8001712:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8001716:	fa01 f303 	lsl.w	r3, r1, r3
 800171a:	43db      	mvns	r3, r3
 800171c:	ea02 0103 	and.w	r1, r2, r3
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	f003 0310 	and.w	r3, r3, #16
 800172a:	409a      	lsls	r2, r3
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	430a      	orrs	r2, r1
 8001732:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	f003 0310 	and.w	r3, r3, #16
 8001740:	21ff      	movs	r1, #255	@ 0xff
 8001742:	fa01 f303 	lsl.w	r3, r1, r3
 8001746:	43db      	mvns	r3, r3
 8001748:	ea02 0103 	and.w	r1, r2, r3
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	f003 0310 	and.w	r3, r3, #16
 8001756:	409a      	lsls	r2, r3
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	430a      	orrs	r2, r1
 800175e:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	69db      	ldr	r3, [r3, #28]
 8001764:	2b01      	cmp	r3, #1
 8001766:	d11d      	bne.n	80017a4 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800176e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	f003 0310 	and.w	r3, r3, #16
 8001776:	221f      	movs	r2, #31
 8001778:	fa02 f303 	lsl.w	r3, r2, r3
 800177c:	43db      	mvns	r3, r3
 800177e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001780:	4013      	ands	r3, r2
 8001782:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8001784:	68bb      	ldr	r3, [r7, #8]
 8001786:	6a1b      	ldr	r3, [r3, #32]
 8001788:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	f003 0310 	and.w	r3, r3, #16
 8001790:	697a      	ldr	r2, [r7, #20]
 8001792:	fa02 f303 	lsl.w	r3, r2, r3
 8001796:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001798:	4313      	orrs	r3, r2
 800179a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017a2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017aa:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	f003 0310 	and.w	r3, r3, #16
 80017b2:	2207      	movs	r2, #7
 80017b4:	fa02 f303 	lsl.w	r3, r2, r3
 80017b8:	43db      	mvns	r3, r3
 80017ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017bc:	4013      	ands	r3, r2
 80017be:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	699b      	ldr	r3, [r3, #24]
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d102      	bne.n	80017ce <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 80017c8:	2300      	movs	r3, #0
 80017ca:	623b      	str	r3, [r7, #32]
 80017cc:	e00f      	b.n	80017ee <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80017ce:	68bb      	ldr	r3, [r7, #8]
 80017d0:	699b      	ldr	r3, [r3, #24]
 80017d2:	2b02      	cmp	r3, #2
 80017d4:	d102      	bne.n	80017dc <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80017d6:	2301      	movs	r3, #1
 80017d8:	623b      	str	r3, [r7, #32]
 80017da:	e008      	b.n	80017ee <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	695b      	ldr	r3, [r3, #20]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d102      	bne.n	80017ea <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80017e4:	2301      	movs	r3, #1
 80017e6:	623b      	str	r3, [r7, #32]
 80017e8:	e001      	b.n	80017ee <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80017ea:	2300      	movs	r3, #0
 80017ec:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80017ee:	68bb      	ldr	r3, [r7, #8]
 80017f0:	689a      	ldr	r2, [r3, #8]
 80017f2:	68bb      	ldr	r3, [r7, #8]
 80017f4:	695b      	ldr	r3, [r3, #20]
 80017f6:	4313      	orrs	r3, r2
 80017f8:	6a3a      	ldr	r2, [r7, #32]
 80017fa:	4313      	orrs	r3, r2
 80017fc:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	f003 0310 	and.w	r3, r3, #16
 8001804:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001808:	fa02 f303 	lsl.w	r3, r2, r3
 800180c:	43db      	mvns	r3, r3
 800180e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001810:	4013      	ands	r3, r2
 8001812:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	791b      	ldrb	r3, [r3, #4]
 8001818:	2b01      	cmp	r3, #1
 800181a:	d102      	bne.n	8001822 <HAL_DAC_ConfigChannel+0x1fe>
 800181c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001820:	e000      	b.n	8001824 <HAL_DAC_ConfigChannel+0x200>
 8001822:	2300      	movs	r3, #0
 8001824:	697a      	ldr	r2, [r7, #20]
 8001826:	4313      	orrs	r3, r2
 8001828:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	f003 0310 	and.w	r3, r3, #16
 8001830:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001834:	fa02 f303 	lsl.w	r3, r2, r3
 8001838:	43db      	mvns	r3, r3
 800183a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800183c:	4013      	ands	r3, r2
 800183e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	795b      	ldrb	r3, [r3, #5]
 8001844:	2b01      	cmp	r3, #1
 8001846:	d102      	bne.n	800184e <HAL_DAC_ConfigChannel+0x22a>
 8001848:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800184c:	e000      	b.n	8001850 <HAL_DAC_ConfigChannel+0x22c>
 800184e:	2300      	movs	r3, #0
 8001850:	697a      	ldr	r2, [r7, #20]
 8001852:	4313      	orrs	r3, r2
 8001854:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8001856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001858:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800185c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	2b02      	cmp	r3, #2
 8001864:	d114      	bne.n	8001890 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8001866:	f001 fa79 	bl	8002d5c <HAL_RCC_GetHCLKFreq>
 800186a:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	4a48      	ldr	r2, [pc, #288]	@ (8001990 <HAL_DAC_ConfigChannel+0x36c>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d904      	bls.n	800187e <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8001874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001876:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800187a:	627b      	str	r3, [r7, #36]	@ 0x24
 800187c:	e00f      	b.n	800189e <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	4a44      	ldr	r2, [pc, #272]	@ (8001994 <HAL_DAC_ConfigChannel+0x370>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d90a      	bls.n	800189c <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8001886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001888:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800188c:	627b      	str	r3, [r7, #36]	@ 0x24
 800188e:	e006      	b.n	800189e <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001896:	4313      	orrs	r3, r2
 8001898:	627b      	str	r3, [r7, #36]	@ 0x24
 800189a:	e000      	b.n	800189e <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800189c:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	f003 0310 	and.w	r3, r3, #16
 80018a4:	697a      	ldr	r2, [r7, #20]
 80018a6:	fa02 f303 	lsl.w	r3, r2, r3
 80018aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018ac:	4313      	orrs	r3, r2
 80018ae:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018b6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	6819      	ldr	r1, [r3, #0]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	f003 0310 	and.w	r3, r3, #16
 80018c4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80018c8:	fa02 f303 	lsl.w	r3, r2, r3
 80018cc:	43da      	mvns	r2, r3
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	400a      	ands	r2, r1
 80018d4:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	f003 0310 	and.w	r3, r3, #16
 80018e4:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80018e8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ec:	43db      	mvns	r3, r3
 80018ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018f0:	4013      	ands	r3, r2
 80018f2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	f003 0310 	and.w	r3, r3, #16
 8001900:	697a      	ldr	r2, [r7, #20]
 8001902:	fa02 f303 	lsl.w	r3, r2, r3
 8001906:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001908:	4313      	orrs	r3, r2
 800190a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001912:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	6819      	ldr	r1, [r3, #0]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	f003 0310 	and.w	r3, r3, #16
 8001920:	22c0      	movs	r2, #192	@ 0xc0
 8001922:	fa02 f303 	lsl.w	r3, r2, r3
 8001926:	43da      	mvns	r2, r3
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	400a      	ands	r2, r1
 800192e:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	68db      	ldr	r3, [r3, #12]
 8001934:	089b      	lsrs	r3, r3, #2
 8001936:	f003 030f 	and.w	r3, r3, #15
 800193a:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800193c:	68bb      	ldr	r3, [r7, #8]
 800193e:	691b      	ldr	r3, [r3, #16]
 8001940:	089b      	lsrs	r3, r3, #2
 8001942:	021b      	lsls	r3, r3, #8
 8001944:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8001948:	697a      	ldr	r2, [r7, #20]
 800194a:	4313      	orrs	r3, r2
 800194c:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	f003 0310 	and.w	r3, r3, #16
 800195a:	f640 710f 	movw	r1, #3855	@ 0xf0f
 800195e:	fa01 f303 	lsl.w	r3, r1, r3
 8001962:	43db      	mvns	r3, r3
 8001964:	ea02 0103 	and.w	r1, r2, r3
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	f003 0310 	and.w	r3, r3, #16
 800196e:	697a      	ldr	r2, [r7, #20]
 8001970:	409a      	lsls	r2, r3
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	430a      	orrs	r2, r1
 8001978:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	2201      	movs	r2, #1
 800197e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	2200      	movs	r2, #0
 8001984:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8001986:	7ffb      	ldrb	r3, [r7, #31]
}
 8001988:	4618      	mov	r0, r3
 800198a:	3728      	adds	r7, #40	@ 0x28
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	09896800 	.word	0x09896800
 8001994:	04c4b400 	.word	0x04c4b400

08001998 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019a4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80019a6:	68f8      	ldr	r0, [r7, #12]
 80019a8:	f7ff fe1e 	bl	80015e8 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	2201      	movs	r2, #1
 80019b0:	711a      	strb	r2, [r3, #4]
}
 80019b2:	bf00      	nop
 80019b4:	3710      	adds	r7, #16
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b084      	sub	sp, #16
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019c6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80019c8:	68f8      	ldr	r0, [r7, #12]
 80019ca:	f7ff fe17 	bl	80015fc <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80019ce:	bf00      	nop
 80019d0:	3710      	adds	r7, #16
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}

080019d6 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80019d6:	b580      	push	{r7, lr}
 80019d8:	b084      	sub	sp, #16
 80019da:	af00      	add	r7, sp, #0
 80019dc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019e2:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	691b      	ldr	r3, [r3, #16]
 80019e8:	f043 0204 	orr.w	r2, r3, #4
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80019f0:	68f8      	ldr	r0, [r7, #12]
 80019f2:	f7ff fe0d 	bl	8001610 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	2201      	movs	r2, #1
 80019fa:	711a      	strb	r2, [r3, #4]
}
 80019fc:	bf00      	nop
 80019fe:	3710      	adds	r7, #16
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}

08001a04 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8001a0c:	bf00      	nop
 8001a0e:	370c      	adds	r7, #12
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr

08001a18 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8001a20:	bf00      	nop
 8001a22:	370c      	adds	r7, #12
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8001a34:	bf00      	nop
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr

08001a40 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a4c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8001a4e:	68f8      	ldr	r0, [r7, #12]
 8001a50:	f7ff ffd8 	bl	8001a04 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	2201      	movs	r2, #1
 8001a58:	711a      	strb	r2, [r3, #4]
}
 8001a5a:	bf00      	nop
 8001a5c:	3710      	adds	r7, #16
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}

08001a62 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001a62:	b580      	push	{r7, lr}
 8001a64:	b084      	sub	sp, #16
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a6e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8001a70:	68f8      	ldr	r0, [r7, #12]
 8001a72:	f7ff ffd1 	bl	8001a18 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001a76:	bf00      	nop
 8001a78:	3710      	adds	r7, #16
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}

08001a7e <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	b084      	sub	sp, #16
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a8a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	691b      	ldr	r3, [r3, #16]
 8001a90:	f043 0204 	orr.w	r2, r3, #4
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8001a98:	68f8      	ldr	r0, [r7, #12]
 8001a9a:	f7ff ffc7 	bl	8001a2c <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	711a      	strb	r2, [r3, #4]
}
 8001aa4:	bf00      	nop
 8001aa6:	3710      	adds	r7, #16
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}

08001aac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b084      	sub	sp, #16
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d101      	bne.n	8001abe <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e08d      	b.n	8001bda <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	4b47      	ldr	r3, [pc, #284]	@ (8001be4 <HAL_DMA_Init+0x138>)
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	d80f      	bhi.n	8001aea <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	461a      	mov	r2, r3
 8001ad0:	4b45      	ldr	r3, [pc, #276]	@ (8001be8 <HAL_DMA_Init+0x13c>)
 8001ad2:	4413      	add	r3, r2
 8001ad4:	4a45      	ldr	r2, [pc, #276]	@ (8001bec <HAL_DMA_Init+0x140>)
 8001ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8001ada:	091b      	lsrs	r3, r3, #4
 8001adc:	009a      	lsls	r2, r3, #2
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4a42      	ldr	r2, [pc, #264]	@ (8001bf0 <HAL_DMA_Init+0x144>)
 8001ae6:	641a      	str	r2, [r3, #64]	@ 0x40
 8001ae8:	e00e      	b.n	8001b08 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	461a      	mov	r2, r3
 8001af0:	4b40      	ldr	r3, [pc, #256]	@ (8001bf4 <HAL_DMA_Init+0x148>)
 8001af2:	4413      	add	r3, r2
 8001af4:	4a3d      	ldr	r2, [pc, #244]	@ (8001bec <HAL_DMA_Init+0x140>)
 8001af6:	fba2 2303 	umull	r2, r3, r2, r3
 8001afa:	091b      	lsrs	r3, r3, #4
 8001afc:	009a      	lsls	r2, r3, #2
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4a3c      	ldr	r2, [pc, #240]	@ (8001bf8 <HAL_DMA_Init+0x14c>)
 8001b06:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2202      	movs	r2, #2
 8001b0c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001b1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001b22:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001b2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	691b      	ldr	r3, [r3, #16]
 8001b32:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b38:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	699b      	ldr	r3, [r3, #24]
 8001b3e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b44:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6a1b      	ldr	r3, [r3, #32]
 8001b4a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001b4c:	68fa      	ldr	r2, [r7, #12]
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	68fa      	ldr	r2, [r7, #12]
 8001b58:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001b5a:	6878      	ldr	r0, [r7, #4]
 8001b5c:	f000 f9b6 	bl	8001ecc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001b68:	d102      	bne.n	8001b70 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	685a      	ldr	r2, [r3, #4]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b78:	b2d2      	uxtb	r2, r2
 8001b7a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b80:	687a      	ldr	r2, [r7, #4]
 8001b82:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001b84:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d010      	beq.n	8001bb0 <HAL_DMA_Init+0x104>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	2b04      	cmp	r3, #4
 8001b94:	d80c      	bhi.n	8001bb0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f000 f9d6 	bl	8001f48 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ba8:	687a      	ldr	r2, [r7, #4]
 8001baa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001bac:	605a      	str	r2, [r3, #4]
 8001bae:	e008      	b.n	8001bc2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2201      	movs	r2, #1
 8001bcc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001bd8:	2300      	movs	r3, #0
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3710      	adds	r7, #16
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	40020407 	.word	0x40020407
 8001be8:	bffdfff8 	.word	0xbffdfff8
 8001bec:	cccccccd 	.word	0xcccccccd
 8001bf0:	40020000 	.word	0x40020000
 8001bf4:	bffdfbf8 	.word	0xbffdfbf8
 8001bf8:	40020400 	.word	0x40020400

08001bfc <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b086      	sub	sp, #24
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	60f8      	str	r0, [r7, #12]
 8001c04:	60b9      	str	r1, [r7, #8]
 8001c06:	607a      	str	r2, [r7, #4]
 8001c08:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d101      	bne.n	8001c1c <HAL_DMA_Start_IT+0x20>
 8001c18:	2302      	movs	r3, #2
 8001c1a:	e066      	b.n	8001cea <HAL_DMA_Start_IT+0xee>
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	2201      	movs	r2, #1
 8001c20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001c2a:	b2db      	uxtb	r3, r3
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d155      	bne.n	8001cdc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	2202      	movs	r2, #2
 8001c34:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f022 0201 	bic.w	r2, r2, #1
 8001c4c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	687a      	ldr	r2, [r7, #4]
 8001c52:	68b9      	ldr	r1, [r7, #8]
 8001c54:	68f8      	ldr	r0, [r7, #12]
 8001c56:	f000 f8fb 	bl	8001e50 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d008      	beq.n	8001c74 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f042 020e 	orr.w	r2, r2, #14
 8001c70:	601a      	str	r2, [r3, #0]
 8001c72:	e00f      	b.n	8001c94 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f022 0204 	bic.w	r2, r2, #4
 8001c82:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f042 020a 	orr.w	r2, r2, #10
 8001c92:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d007      	beq.n	8001cb2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001cb0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d007      	beq.n	8001cca <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cc4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001cc8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f042 0201 	orr.w	r2, r2, #1
 8001cd8:	601a      	str	r2, [r3, #0]
 8001cda:	e005      	b.n	8001ce8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001ce8:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3718      	adds	r7, #24
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}

08001cf2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001cf2:	b580      	push	{r7, lr}
 8001cf4:	b084      	sub	sp, #16
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d0e:	f003 031f 	and.w	r3, r3, #31
 8001d12:	2204      	movs	r2, #4
 8001d14:	409a      	lsls	r2, r3
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	4013      	ands	r3, r2
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d026      	beq.n	8001d6c <HAL_DMA_IRQHandler+0x7a>
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	f003 0304 	and.w	r3, r3, #4
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d021      	beq.n	8001d6c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 0320 	and.w	r3, r3, #32
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d107      	bne.n	8001d46 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f022 0204 	bic.w	r2, r2, #4
 8001d44:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d4a:	f003 021f 	and.w	r2, r3, #31
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d52:	2104      	movs	r1, #4
 8001d54:	fa01 f202 	lsl.w	r2, r1, r2
 8001d58:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d071      	beq.n	8001e46 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001d6a:	e06c      	b.n	8001e46 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d70:	f003 031f 	and.w	r3, r3, #31
 8001d74:	2202      	movs	r2, #2
 8001d76:	409a      	lsls	r2, r3
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d02e      	beq.n	8001dde <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8001d80:	68bb      	ldr	r3, [r7, #8]
 8001d82:	f003 0302 	and.w	r3, r3, #2
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d029      	beq.n	8001dde <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f003 0320 	and.w	r3, r3, #32
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d10b      	bne.n	8001db0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f022 020a 	bic.w	r2, r2, #10
 8001da6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2201      	movs	r2, #1
 8001dac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001db4:	f003 021f 	and.w	r2, r3, #31
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dbc:	2102      	movs	r1, #2
 8001dbe:	fa01 f202 	lsl.w	r2, r1, r2
 8001dc2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d038      	beq.n	8001e46 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dd8:	6878      	ldr	r0, [r7, #4]
 8001dda:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001ddc:	e033      	b.n	8001e46 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001de2:	f003 031f 	and.w	r3, r3, #31
 8001de6:	2208      	movs	r2, #8
 8001de8:	409a      	lsls	r2, r3
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	4013      	ands	r3, r2
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d02a      	beq.n	8001e48 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	f003 0308 	and.w	r3, r3, #8
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d025      	beq.n	8001e48 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f022 020e 	bic.w	r2, r2, #14
 8001e0a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e10:	f003 021f 	and.w	r2, r3, #31
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e18:	2101      	movs	r1, #1
 8001e1a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e1e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2201      	movs	r2, #1
 8001e24:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2201      	movs	r2, #1
 8001e2a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2200      	movs	r2, #0
 8001e32:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d004      	beq.n	8001e48 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001e46:	bf00      	nop
 8001e48:	bf00      	nop
}
 8001e4a:	3710      	adds	r7, #16
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b085      	sub	sp, #20
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	60f8      	str	r0, [r7, #12]
 8001e58:	60b9      	str	r1, [r7, #8]
 8001e5a:	607a      	str	r2, [r7, #4]
 8001e5c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e62:	68fa      	ldr	r2, [r7, #12]
 8001e64:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001e66:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d004      	beq.n	8001e7a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e74:	68fa      	ldr	r2, [r7, #12]
 8001e76:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001e78:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e7e:	f003 021f 	and.w	r2, r3, #31
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e86:	2101      	movs	r1, #1
 8001e88:	fa01 f202 	lsl.w	r2, r1, r2
 8001e8c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	683a      	ldr	r2, [r7, #0]
 8001e94:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	2b10      	cmp	r3, #16
 8001e9c:	d108      	bne.n	8001eb0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	687a      	ldr	r2, [r7, #4]
 8001ea4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	68ba      	ldr	r2, [r7, #8]
 8001eac:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001eae:	e007      	b.n	8001ec0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	68ba      	ldr	r2, [r7, #8]
 8001eb6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	687a      	ldr	r2, [r7, #4]
 8001ebe:	60da      	str	r2, [r3, #12]
}
 8001ec0:	bf00      	nop
 8001ec2:	3714      	adds	r7, #20
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr

08001ecc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b087      	sub	sp, #28
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	461a      	mov	r2, r3
 8001eda:	4b16      	ldr	r3, [pc, #88]	@ (8001f34 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d802      	bhi.n	8001ee6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8001ee0:	4b15      	ldr	r3, [pc, #84]	@ (8001f38 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001ee2:	617b      	str	r3, [r7, #20]
 8001ee4:	e001      	b.n	8001eea <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8001ee6:	4b15      	ldr	r3, [pc, #84]	@ (8001f3c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001ee8:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	b2db      	uxtb	r3, r3
 8001ef4:	3b08      	subs	r3, #8
 8001ef6:	4a12      	ldr	r2, [pc, #72]	@ (8001f40 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8001efc:	091b      	lsrs	r3, r3, #4
 8001efe:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f04:	089b      	lsrs	r3, r3, #2
 8001f06:	009a      	lsls	r2, r3, #2
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	4413      	add	r3, r2
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a0b      	ldr	r2, [pc, #44]	@ (8001f44 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001f16:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	f003 031f 	and.w	r3, r3, #31
 8001f1e:	2201      	movs	r2, #1
 8001f20:	409a      	lsls	r2, r3
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001f26:	bf00      	nop
 8001f28:	371c      	adds	r7, #28
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	40020407 	.word	0x40020407
 8001f38:	40020800 	.word	0x40020800
 8001f3c:	40020820 	.word	0x40020820
 8001f40:	cccccccd 	.word	0xcccccccd
 8001f44:	40020880 	.word	0x40020880

08001f48 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001f58:	68fa      	ldr	r2, [r7, #12]
 8001f5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001f5c:	4413      	add	r3, r2
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	461a      	mov	r2, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	4a08      	ldr	r2, [pc, #32]	@ (8001f8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001f6a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	3b01      	subs	r3, #1
 8001f70:	f003 031f 	and.w	r3, r3, #31
 8001f74:	2201      	movs	r2, #1
 8001f76:	409a      	lsls	r2, r3
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001f7c:	bf00      	nop
 8001f7e:	3714      	adds	r7, #20
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr
 8001f88:	1000823f 	.word	0x1000823f
 8001f8c:	40020940 	.word	0x40020940

08001f90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b087      	sub	sp, #28
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001f9e:	e15a      	b.n	8002256 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	2101      	movs	r1, #1
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	fa01 f303 	lsl.w	r3, r1, r3
 8001fac:	4013      	ands	r3, r2
 8001fae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	f000 814c 	beq.w	8002250 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f003 0303 	and.w	r3, r3, #3
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d005      	beq.n	8001fd0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	d130      	bne.n	8002032 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	005b      	lsls	r3, r3, #1
 8001fda:	2203      	movs	r2, #3
 8001fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe0:	43db      	mvns	r3, r3
 8001fe2:	693a      	ldr	r2, [r7, #16]
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	68da      	ldr	r2, [r3, #12]
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	005b      	lsls	r3, r3, #1
 8001ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff4:	693a      	ldr	r2, [r7, #16]
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	693a      	ldr	r2, [r7, #16]
 8001ffe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002006:	2201      	movs	r2, #1
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	fa02 f303 	lsl.w	r3, r2, r3
 800200e:	43db      	mvns	r3, r3
 8002010:	693a      	ldr	r2, [r7, #16]
 8002012:	4013      	ands	r3, r2
 8002014:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	091b      	lsrs	r3, r3, #4
 800201c:	f003 0201 	and.w	r2, r3, #1
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	fa02 f303 	lsl.w	r3, r2, r3
 8002026:	693a      	ldr	r2, [r7, #16]
 8002028:	4313      	orrs	r3, r2
 800202a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	693a      	ldr	r2, [r7, #16]
 8002030:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	f003 0303 	and.w	r3, r3, #3
 800203a:	2b03      	cmp	r3, #3
 800203c:	d017      	beq.n	800206e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	68db      	ldr	r3, [r3, #12]
 8002042:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	005b      	lsls	r3, r3, #1
 8002048:	2203      	movs	r2, #3
 800204a:	fa02 f303 	lsl.w	r3, r2, r3
 800204e:	43db      	mvns	r3, r3
 8002050:	693a      	ldr	r2, [r7, #16]
 8002052:	4013      	ands	r3, r2
 8002054:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	689a      	ldr	r2, [r3, #8]
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	005b      	lsls	r3, r3, #1
 800205e:	fa02 f303 	lsl.w	r3, r2, r3
 8002062:	693a      	ldr	r2, [r7, #16]
 8002064:	4313      	orrs	r3, r2
 8002066:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	693a      	ldr	r2, [r7, #16]
 800206c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	f003 0303 	and.w	r3, r3, #3
 8002076:	2b02      	cmp	r3, #2
 8002078:	d123      	bne.n	80020c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	08da      	lsrs	r2, r3, #3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	3208      	adds	r2, #8
 8002082:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002086:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	f003 0307 	and.w	r3, r3, #7
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	220f      	movs	r2, #15
 8002092:	fa02 f303 	lsl.w	r3, r2, r3
 8002096:	43db      	mvns	r3, r3
 8002098:	693a      	ldr	r2, [r7, #16]
 800209a:	4013      	ands	r3, r2
 800209c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	691a      	ldr	r2, [r3, #16]
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	f003 0307 	and.w	r3, r3, #7
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	fa02 f303 	lsl.w	r3, r2, r3
 80020ae:	693a      	ldr	r2, [r7, #16]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	08da      	lsrs	r2, r3, #3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	3208      	adds	r2, #8
 80020bc:	6939      	ldr	r1, [r7, #16]
 80020be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	005b      	lsls	r3, r3, #1
 80020cc:	2203      	movs	r2, #3
 80020ce:	fa02 f303 	lsl.w	r3, r2, r3
 80020d2:	43db      	mvns	r3, r3
 80020d4:	693a      	ldr	r2, [r7, #16]
 80020d6:	4013      	ands	r3, r2
 80020d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f003 0203 	and.w	r2, r3, #3
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	005b      	lsls	r3, r3, #1
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	693a      	ldr	r2, [r7, #16]
 80020f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	f000 80a6 	beq.w	8002250 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002104:	4b5b      	ldr	r3, [pc, #364]	@ (8002274 <HAL_GPIO_Init+0x2e4>)
 8002106:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002108:	4a5a      	ldr	r2, [pc, #360]	@ (8002274 <HAL_GPIO_Init+0x2e4>)
 800210a:	f043 0301 	orr.w	r3, r3, #1
 800210e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002110:	4b58      	ldr	r3, [pc, #352]	@ (8002274 <HAL_GPIO_Init+0x2e4>)
 8002112:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002114:	f003 0301 	and.w	r3, r3, #1
 8002118:	60bb      	str	r3, [r7, #8]
 800211a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800211c:	4a56      	ldr	r2, [pc, #344]	@ (8002278 <HAL_GPIO_Init+0x2e8>)
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	089b      	lsrs	r3, r3, #2
 8002122:	3302      	adds	r3, #2
 8002124:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002128:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	f003 0303 	and.w	r3, r3, #3
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	220f      	movs	r2, #15
 8002134:	fa02 f303 	lsl.w	r3, r2, r3
 8002138:	43db      	mvns	r3, r3
 800213a:	693a      	ldr	r2, [r7, #16]
 800213c:	4013      	ands	r3, r2
 800213e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002146:	d01f      	beq.n	8002188 <HAL_GPIO_Init+0x1f8>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	4a4c      	ldr	r2, [pc, #304]	@ (800227c <HAL_GPIO_Init+0x2ec>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d019      	beq.n	8002184 <HAL_GPIO_Init+0x1f4>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	4a4b      	ldr	r2, [pc, #300]	@ (8002280 <HAL_GPIO_Init+0x2f0>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d013      	beq.n	8002180 <HAL_GPIO_Init+0x1f0>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	4a4a      	ldr	r2, [pc, #296]	@ (8002284 <HAL_GPIO_Init+0x2f4>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d00d      	beq.n	800217c <HAL_GPIO_Init+0x1ec>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	4a49      	ldr	r2, [pc, #292]	@ (8002288 <HAL_GPIO_Init+0x2f8>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d007      	beq.n	8002178 <HAL_GPIO_Init+0x1e8>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	4a48      	ldr	r2, [pc, #288]	@ (800228c <HAL_GPIO_Init+0x2fc>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d101      	bne.n	8002174 <HAL_GPIO_Init+0x1e4>
 8002170:	2305      	movs	r3, #5
 8002172:	e00a      	b.n	800218a <HAL_GPIO_Init+0x1fa>
 8002174:	2306      	movs	r3, #6
 8002176:	e008      	b.n	800218a <HAL_GPIO_Init+0x1fa>
 8002178:	2304      	movs	r3, #4
 800217a:	e006      	b.n	800218a <HAL_GPIO_Init+0x1fa>
 800217c:	2303      	movs	r3, #3
 800217e:	e004      	b.n	800218a <HAL_GPIO_Init+0x1fa>
 8002180:	2302      	movs	r3, #2
 8002182:	e002      	b.n	800218a <HAL_GPIO_Init+0x1fa>
 8002184:	2301      	movs	r3, #1
 8002186:	e000      	b.n	800218a <HAL_GPIO_Init+0x1fa>
 8002188:	2300      	movs	r3, #0
 800218a:	697a      	ldr	r2, [r7, #20]
 800218c:	f002 0203 	and.w	r2, r2, #3
 8002190:	0092      	lsls	r2, r2, #2
 8002192:	4093      	lsls	r3, r2
 8002194:	693a      	ldr	r2, [r7, #16]
 8002196:	4313      	orrs	r3, r2
 8002198:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800219a:	4937      	ldr	r1, [pc, #220]	@ (8002278 <HAL_GPIO_Init+0x2e8>)
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	089b      	lsrs	r3, r3, #2
 80021a0:	3302      	adds	r3, #2
 80021a2:	693a      	ldr	r2, [r7, #16]
 80021a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80021a8:	4b39      	ldr	r3, [pc, #228]	@ (8002290 <HAL_GPIO_Init+0x300>)
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	43db      	mvns	r3, r3
 80021b2:	693a      	ldr	r2, [r7, #16]
 80021b4:	4013      	ands	r3, r2
 80021b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d003      	beq.n	80021cc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80021c4:	693a      	ldr	r2, [r7, #16]
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	4313      	orrs	r3, r2
 80021ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80021cc:	4a30      	ldr	r2, [pc, #192]	@ (8002290 <HAL_GPIO_Init+0x300>)
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80021d2:	4b2f      	ldr	r3, [pc, #188]	@ (8002290 <HAL_GPIO_Init+0x300>)
 80021d4:	68db      	ldr	r3, [r3, #12]
 80021d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	43db      	mvns	r3, r3
 80021dc:	693a      	ldr	r2, [r7, #16]
 80021de:	4013      	ands	r3, r2
 80021e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d003      	beq.n	80021f6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80021ee:	693a      	ldr	r2, [r7, #16]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	4313      	orrs	r3, r2
 80021f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80021f6:	4a26      	ldr	r2, [pc, #152]	@ (8002290 <HAL_GPIO_Init+0x300>)
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80021fc:	4b24      	ldr	r3, [pc, #144]	@ (8002290 <HAL_GPIO_Init+0x300>)
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	43db      	mvns	r3, r3
 8002206:	693a      	ldr	r2, [r7, #16]
 8002208:	4013      	ands	r3, r2
 800220a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002214:	2b00      	cmp	r3, #0
 8002216:	d003      	beq.n	8002220 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002218:	693a      	ldr	r2, [r7, #16]
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	4313      	orrs	r3, r2
 800221e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002220:	4a1b      	ldr	r2, [pc, #108]	@ (8002290 <HAL_GPIO_Init+0x300>)
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002226:	4b1a      	ldr	r3, [pc, #104]	@ (8002290 <HAL_GPIO_Init+0x300>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	43db      	mvns	r3, r3
 8002230:	693a      	ldr	r2, [r7, #16]
 8002232:	4013      	ands	r3, r2
 8002234:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d003      	beq.n	800224a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002242:	693a      	ldr	r2, [r7, #16]
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	4313      	orrs	r3, r2
 8002248:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800224a:	4a11      	ldr	r2, [pc, #68]	@ (8002290 <HAL_GPIO_Init+0x300>)
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	3301      	adds	r3, #1
 8002254:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	fa22 f303 	lsr.w	r3, r2, r3
 8002260:	2b00      	cmp	r3, #0
 8002262:	f47f ae9d 	bne.w	8001fa0 <HAL_GPIO_Init+0x10>
  }
}
 8002266:	bf00      	nop
 8002268:	bf00      	nop
 800226a:	371c      	adds	r7, #28
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr
 8002274:	40021000 	.word	0x40021000
 8002278:	40010000 	.word	0x40010000
 800227c:	48000400 	.word	0x48000400
 8002280:	48000800 	.word	0x48000800
 8002284:	48000c00 	.word	0x48000c00
 8002288:	48001000 	.word	0x48001000
 800228c:	48001400 	.word	0x48001400
 8002290:	40010400 	.word	0x40010400

08002294 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002294:	b480      	push	{r7}
 8002296:	b085      	sub	sp, #20
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d141      	bne.n	8002326 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80022a2:	4b4b      	ldr	r3, [pc, #300]	@ (80023d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80022aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022ae:	d131      	bne.n	8002314 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80022b0:	4b47      	ldr	r3, [pc, #284]	@ (80023d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80022b6:	4a46      	ldr	r2, [pc, #280]	@ (80023d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80022bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80022c0:	4b43      	ldr	r3, [pc, #268]	@ (80023d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80022c8:	4a41      	ldr	r2, [pc, #260]	@ (80023d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022ce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80022d0:	4b40      	ldr	r3, [pc, #256]	@ (80023d4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	2232      	movs	r2, #50	@ 0x32
 80022d6:	fb02 f303 	mul.w	r3, r2, r3
 80022da:	4a3f      	ldr	r2, [pc, #252]	@ (80023d8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80022dc:	fba2 2303 	umull	r2, r3, r2, r3
 80022e0:	0c9b      	lsrs	r3, r3, #18
 80022e2:	3301      	adds	r3, #1
 80022e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022e6:	e002      	b.n	80022ee <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	3b01      	subs	r3, #1
 80022ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022ee:	4b38      	ldr	r3, [pc, #224]	@ (80023d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022f0:	695b      	ldr	r3, [r3, #20]
 80022f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022fa:	d102      	bne.n	8002302 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d1f2      	bne.n	80022e8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002302:	4b33      	ldr	r3, [pc, #204]	@ (80023d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002304:	695b      	ldr	r3, [r3, #20]
 8002306:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800230a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800230e:	d158      	bne.n	80023c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002310:	2303      	movs	r3, #3
 8002312:	e057      	b.n	80023c4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002314:	4b2e      	ldr	r3, [pc, #184]	@ (80023d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002316:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800231a:	4a2d      	ldr	r2, [pc, #180]	@ (80023d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800231c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002320:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002324:	e04d      	b.n	80023c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800232c:	d141      	bne.n	80023b2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800232e:	4b28      	ldr	r3, [pc, #160]	@ (80023d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002336:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800233a:	d131      	bne.n	80023a0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800233c:	4b24      	ldr	r3, [pc, #144]	@ (80023d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800233e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002342:	4a23      	ldr	r2, [pc, #140]	@ (80023d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002344:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002348:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800234c:	4b20      	ldr	r3, [pc, #128]	@ (80023d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002354:	4a1e      	ldr	r2, [pc, #120]	@ (80023d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002356:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800235a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800235c:	4b1d      	ldr	r3, [pc, #116]	@ (80023d4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	2232      	movs	r2, #50	@ 0x32
 8002362:	fb02 f303 	mul.w	r3, r2, r3
 8002366:	4a1c      	ldr	r2, [pc, #112]	@ (80023d8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002368:	fba2 2303 	umull	r2, r3, r2, r3
 800236c:	0c9b      	lsrs	r3, r3, #18
 800236e:	3301      	adds	r3, #1
 8002370:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002372:	e002      	b.n	800237a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	3b01      	subs	r3, #1
 8002378:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800237a:	4b15      	ldr	r3, [pc, #84]	@ (80023d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800237c:	695b      	ldr	r3, [r3, #20]
 800237e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002382:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002386:	d102      	bne.n	800238e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d1f2      	bne.n	8002374 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800238e:	4b10      	ldr	r3, [pc, #64]	@ (80023d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002390:	695b      	ldr	r3, [r3, #20]
 8002392:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002396:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800239a:	d112      	bne.n	80023c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800239c:	2303      	movs	r3, #3
 800239e:	e011      	b.n	80023c4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80023a0:	4b0b      	ldr	r3, [pc, #44]	@ (80023d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80023a6:	4a0a      	ldr	r2, [pc, #40]	@ (80023d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023ac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80023b0:	e007      	b.n	80023c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80023b2:	4b07      	ldr	r3, [pc, #28]	@ (80023d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80023ba:	4a05      	ldr	r2, [pc, #20]	@ (80023d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023bc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023c0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80023c2:	2300      	movs	r3, #0
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3714      	adds	r7, #20
 80023c8:	46bd      	mov	sp, r7
 80023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ce:	4770      	bx	lr
 80023d0:	40007000 	.word	0x40007000
 80023d4:	20000000 	.word	0x20000000
 80023d8:	431bde83 	.word	0x431bde83

080023dc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80023e0:	4b05      	ldr	r3, [pc, #20]	@ (80023f8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	4a04      	ldr	r2, [pc, #16]	@ (80023f8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80023e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023ea:	6093      	str	r3, [r2, #8]
}
 80023ec:	bf00      	nop
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	40007000 	.word	0x40007000

080023fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b088      	sub	sp, #32
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d101      	bne.n	800240e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	e2fe      	b.n	8002a0c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f003 0301 	and.w	r3, r3, #1
 8002416:	2b00      	cmp	r3, #0
 8002418:	d075      	beq.n	8002506 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800241a:	4b97      	ldr	r3, [pc, #604]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	f003 030c 	and.w	r3, r3, #12
 8002422:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002424:	4b94      	ldr	r3, [pc, #592]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	f003 0303 	and.w	r3, r3, #3
 800242c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800242e:	69bb      	ldr	r3, [r7, #24]
 8002430:	2b0c      	cmp	r3, #12
 8002432:	d102      	bne.n	800243a <HAL_RCC_OscConfig+0x3e>
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	2b03      	cmp	r3, #3
 8002438:	d002      	beq.n	8002440 <HAL_RCC_OscConfig+0x44>
 800243a:	69bb      	ldr	r3, [r7, #24]
 800243c:	2b08      	cmp	r3, #8
 800243e:	d10b      	bne.n	8002458 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002440:	4b8d      	ldr	r3, [pc, #564]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002448:	2b00      	cmp	r3, #0
 800244a:	d05b      	beq.n	8002504 <HAL_RCC_OscConfig+0x108>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d157      	bne.n	8002504 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	e2d9      	b.n	8002a0c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002460:	d106      	bne.n	8002470 <HAL_RCC_OscConfig+0x74>
 8002462:	4b85      	ldr	r3, [pc, #532]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a84      	ldr	r2, [pc, #528]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 8002468:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800246c:	6013      	str	r3, [r2, #0]
 800246e:	e01d      	b.n	80024ac <HAL_RCC_OscConfig+0xb0>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002478:	d10c      	bne.n	8002494 <HAL_RCC_OscConfig+0x98>
 800247a:	4b7f      	ldr	r3, [pc, #508]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a7e      	ldr	r2, [pc, #504]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 8002480:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002484:	6013      	str	r3, [r2, #0]
 8002486:	4b7c      	ldr	r3, [pc, #496]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a7b      	ldr	r2, [pc, #492]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 800248c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002490:	6013      	str	r3, [r2, #0]
 8002492:	e00b      	b.n	80024ac <HAL_RCC_OscConfig+0xb0>
 8002494:	4b78      	ldr	r3, [pc, #480]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a77      	ldr	r2, [pc, #476]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 800249a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800249e:	6013      	str	r3, [r2, #0]
 80024a0:	4b75      	ldr	r3, [pc, #468]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a74      	ldr	r2, [pc, #464]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 80024a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d013      	beq.n	80024dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024b4:	f7fe fe86 	bl	80011c4 <HAL_GetTick>
 80024b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024ba:	e008      	b.n	80024ce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024bc:	f7fe fe82 	bl	80011c4 <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	2b64      	cmp	r3, #100	@ 0x64
 80024c8:	d901      	bls.n	80024ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80024ca:	2303      	movs	r3, #3
 80024cc:	e29e      	b.n	8002a0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024ce:	4b6a      	ldr	r3, [pc, #424]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d0f0      	beq.n	80024bc <HAL_RCC_OscConfig+0xc0>
 80024da:	e014      	b.n	8002506 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024dc:	f7fe fe72 	bl	80011c4 <HAL_GetTick>
 80024e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024e2:	e008      	b.n	80024f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024e4:	f7fe fe6e 	bl	80011c4 <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	2b64      	cmp	r3, #100	@ 0x64
 80024f0:	d901      	bls.n	80024f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80024f2:	2303      	movs	r3, #3
 80024f4:	e28a      	b.n	8002a0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024f6:	4b60      	ldr	r3, [pc, #384]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d1f0      	bne.n	80024e4 <HAL_RCC_OscConfig+0xe8>
 8002502:	e000      	b.n	8002506 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002504:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 0302 	and.w	r3, r3, #2
 800250e:	2b00      	cmp	r3, #0
 8002510:	d075      	beq.n	80025fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002512:	4b59      	ldr	r3, [pc, #356]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	f003 030c 	and.w	r3, r3, #12
 800251a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800251c:	4b56      	ldr	r3, [pc, #344]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	f003 0303 	and.w	r3, r3, #3
 8002524:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002526:	69bb      	ldr	r3, [r7, #24]
 8002528:	2b0c      	cmp	r3, #12
 800252a:	d102      	bne.n	8002532 <HAL_RCC_OscConfig+0x136>
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	2b02      	cmp	r3, #2
 8002530:	d002      	beq.n	8002538 <HAL_RCC_OscConfig+0x13c>
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	2b04      	cmp	r3, #4
 8002536:	d11f      	bne.n	8002578 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002538:	4b4f      	ldr	r3, [pc, #316]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002540:	2b00      	cmp	r3, #0
 8002542:	d005      	beq.n	8002550 <HAL_RCC_OscConfig+0x154>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d101      	bne.n	8002550 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	e25d      	b.n	8002a0c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002550:	4b49      	ldr	r3, [pc, #292]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	691b      	ldr	r3, [r3, #16]
 800255c:	061b      	lsls	r3, r3, #24
 800255e:	4946      	ldr	r1, [pc, #280]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 8002560:	4313      	orrs	r3, r2
 8002562:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002564:	4b45      	ldr	r3, [pc, #276]	@ (800267c <HAL_RCC_OscConfig+0x280>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4618      	mov	r0, r3
 800256a:	f7fe fddf 	bl	800112c <HAL_InitTick>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d043      	beq.n	80025fc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	e249      	b.n	8002a0c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d023      	beq.n	80025c8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002580:	4b3d      	ldr	r3, [pc, #244]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a3c      	ldr	r2, [pc, #240]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 8002586:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800258a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800258c:	f7fe fe1a 	bl	80011c4 <HAL_GetTick>
 8002590:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002592:	e008      	b.n	80025a6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002594:	f7fe fe16 	bl	80011c4 <HAL_GetTick>
 8002598:	4602      	mov	r2, r0
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	2b02      	cmp	r3, #2
 80025a0:	d901      	bls.n	80025a6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80025a2:	2303      	movs	r3, #3
 80025a4:	e232      	b.n	8002a0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025a6:	4b34      	ldr	r3, [pc, #208]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d0f0      	beq.n	8002594 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025b2:	4b31      	ldr	r3, [pc, #196]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	691b      	ldr	r3, [r3, #16]
 80025be:	061b      	lsls	r3, r3, #24
 80025c0:	492d      	ldr	r1, [pc, #180]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 80025c2:	4313      	orrs	r3, r2
 80025c4:	604b      	str	r3, [r1, #4]
 80025c6:	e01a      	b.n	80025fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025c8:	4b2b      	ldr	r3, [pc, #172]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a2a      	ldr	r2, [pc, #168]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 80025ce:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80025d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025d4:	f7fe fdf6 	bl	80011c4 <HAL_GetTick>
 80025d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025da:	e008      	b.n	80025ee <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025dc:	f7fe fdf2 	bl	80011c4 <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d901      	bls.n	80025ee <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80025ea:	2303      	movs	r3, #3
 80025ec:	e20e      	b.n	8002a0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025ee:	4b22      	ldr	r3, [pc, #136]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d1f0      	bne.n	80025dc <HAL_RCC_OscConfig+0x1e0>
 80025fa:	e000      	b.n	80025fe <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025fc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0308 	and.w	r3, r3, #8
 8002606:	2b00      	cmp	r3, #0
 8002608:	d041      	beq.n	800268e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	695b      	ldr	r3, [r3, #20]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d01c      	beq.n	800264c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002612:	4b19      	ldr	r3, [pc, #100]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 8002614:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002618:	4a17      	ldr	r2, [pc, #92]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 800261a:	f043 0301 	orr.w	r3, r3, #1
 800261e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002622:	f7fe fdcf 	bl	80011c4 <HAL_GetTick>
 8002626:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002628:	e008      	b.n	800263c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800262a:	f7fe fdcb 	bl	80011c4 <HAL_GetTick>
 800262e:	4602      	mov	r2, r0
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	2b02      	cmp	r3, #2
 8002636:	d901      	bls.n	800263c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002638:	2303      	movs	r3, #3
 800263a:	e1e7      	b.n	8002a0c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800263c:	4b0e      	ldr	r3, [pc, #56]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 800263e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002642:	f003 0302 	and.w	r3, r3, #2
 8002646:	2b00      	cmp	r3, #0
 8002648:	d0ef      	beq.n	800262a <HAL_RCC_OscConfig+0x22e>
 800264a:	e020      	b.n	800268e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800264c:	4b0a      	ldr	r3, [pc, #40]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 800264e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002652:	4a09      	ldr	r2, [pc, #36]	@ (8002678 <HAL_RCC_OscConfig+0x27c>)
 8002654:	f023 0301 	bic.w	r3, r3, #1
 8002658:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800265c:	f7fe fdb2 	bl	80011c4 <HAL_GetTick>
 8002660:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002662:	e00d      	b.n	8002680 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002664:	f7fe fdae 	bl	80011c4 <HAL_GetTick>
 8002668:	4602      	mov	r2, r0
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	2b02      	cmp	r3, #2
 8002670:	d906      	bls.n	8002680 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	e1ca      	b.n	8002a0c <HAL_RCC_OscConfig+0x610>
 8002676:	bf00      	nop
 8002678:	40021000 	.word	0x40021000
 800267c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002680:	4b8c      	ldr	r3, [pc, #560]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 8002682:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002686:	f003 0302 	and.w	r3, r3, #2
 800268a:	2b00      	cmp	r3, #0
 800268c:	d1ea      	bne.n	8002664 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 0304 	and.w	r3, r3, #4
 8002696:	2b00      	cmp	r3, #0
 8002698:	f000 80a6 	beq.w	80027e8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800269c:	2300      	movs	r3, #0
 800269e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80026a0:	4b84      	ldr	r3, [pc, #528]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 80026a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d101      	bne.n	80026b0 <HAL_RCC_OscConfig+0x2b4>
 80026ac:	2301      	movs	r3, #1
 80026ae:	e000      	b.n	80026b2 <HAL_RCC_OscConfig+0x2b6>
 80026b0:	2300      	movs	r3, #0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d00d      	beq.n	80026d2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026b6:	4b7f      	ldr	r3, [pc, #508]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 80026b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ba:	4a7e      	ldr	r2, [pc, #504]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 80026bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80026c2:	4b7c      	ldr	r3, [pc, #496]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 80026c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026ca:	60fb      	str	r3, [r7, #12]
 80026cc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80026ce:	2301      	movs	r3, #1
 80026d0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026d2:	4b79      	ldr	r3, [pc, #484]	@ (80028b8 <HAL_RCC_OscConfig+0x4bc>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d118      	bne.n	8002710 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80026de:	4b76      	ldr	r3, [pc, #472]	@ (80028b8 <HAL_RCC_OscConfig+0x4bc>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a75      	ldr	r2, [pc, #468]	@ (80028b8 <HAL_RCC_OscConfig+0x4bc>)
 80026e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026ea:	f7fe fd6b 	bl	80011c4 <HAL_GetTick>
 80026ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026f0:	e008      	b.n	8002704 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026f2:	f7fe fd67 	bl	80011c4 <HAL_GetTick>
 80026f6:	4602      	mov	r2, r0
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	d901      	bls.n	8002704 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002700:	2303      	movs	r3, #3
 8002702:	e183      	b.n	8002a0c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002704:	4b6c      	ldr	r3, [pc, #432]	@ (80028b8 <HAL_RCC_OscConfig+0x4bc>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800270c:	2b00      	cmp	r3, #0
 800270e:	d0f0      	beq.n	80026f2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	2b01      	cmp	r3, #1
 8002716:	d108      	bne.n	800272a <HAL_RCC_OscConfig+0x32e>
 8002718:	4b66      	ldr	r3, [pc, #408]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 800271a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800271e:	4a65      	ldr	r2, [pc, #404]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 8002720:	f043 0301 	orr.w	r3, r3, #1
 8002724:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002728:	e024      	b.n	8002774 <HAL_RCC_OscConfig+0x378>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	2b05      	cmp	r3, #5
 8002730:	d110      	bne.n	8002754 <HAL_RCC_OscConfig+0x358>
 8002732:	4b60      	ldr	r3, [pc, #384]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 8002734:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002738:	4a5e      	ldr	r2, [pc, #376]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 800273a:	f043 0304 	orr.w	r3, r3, #4
 800273e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002742:	4b5c      	ldr	r3, [pc, #368]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 8002744:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002748:	4a5a      	ldr	r2, [pc, #360]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 800274a:	f043 0301 	orr.w	r3, r3, #1
 800274e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002752:	e00f      	b.n	8002774 <HAL_RCC_OscConfig+0x378>
 8002754:	4b57      	ldr	r3, [pc, #348]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 8002756:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800275a:	4a56      	ldr	r2, [pc, #344]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 800275c:	f023 0301 	bic.w	r3, r3, #1
 8002760:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002764:	4b53      	ldr	r3, [pc, #332]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 8002766:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800276a:	4a52      	ldr	r2, [pc, #328]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 800276c:	f023 0304 	bic.w	r3, r3, #4
 8002770:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d016      	beq.n	80027aa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800277c:	f7fe fd22 	bl	80011c4 <HAL_GetTick>
 8002780:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002782:	e00a      	b.n	800279a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002784:	f7fe fd1e 	bl	80011c4 <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002792:	4293      	cmp	r3, r2
 8002794:	d901      	bls.n	800279a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002796:	2303      	movs	r3, #3
 8002798:	e138      	b.n	8002a0c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800279a:	4b46      	ldr	r3, [pc, #280]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 800279c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027a0:	f003 0302 	and.w	r3, r3, #2
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d0ed      	beq.n	8002784 <HAL_RCC_OscConfig+0x388>
 80027a8:	e015      	b.n	80027d6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027aa:	f7fe fd0b 	bl	80011c4 <HAL_GetTick>
 80027ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027b0:	e00a      	b.n	80027c8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027b2:	f7fe fd07 	bl	80011c4 <HAL_GetTick>
 80027b6:	4602      	mov	r2, r0
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d901      	bls.n	80027c8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80027c4:	2303      	movs	r3, #3
 80027c6:	e121      	b.n	8002a0c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027c8:	4b3a      	ldr	r3, [pc, #232]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 80027ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027ce:	f003 0302 	and.w	r3, r3, #2
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d1ed      	bne.n	80027b2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80027d6:	7ffb      	ldrb	r3, [r7, #31]
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d105      	bne.n	80027e8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027dc:	4b35      	ldr	r3, [pc, #212]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 80027de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027e0:	4a34      	ldr	r2, [pc, #208]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 80027e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027e6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 0320 	and.w	r3, r3, #32
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d03c      	beq.n	800286e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	699b      	ldr	r3, [r3, #24]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d01c      	beq.n	8002836 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80027fc:	4b2d      	ldr	r3, [pc, #180]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 80027fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002802:	4a2c      	ldr	r2, [pc, #176]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 8002804:	f043 0301 	orr.w	r3, r3, #1
 8002808:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800280c:	f7fe fcda 	bl	80011c4 <HAL_GetTick>
 8002810:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002812:	e008      	b.n	8002826 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002814:	f7fe fcd6 	bl	80011c4 <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	2b02      	cmp	r3, #2
 8002820:	d901      	bls.n	8002826 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	e0f2      	b.n	8002a0c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002826:	4b23      	ldr	r3, [pc, #140]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 8002828:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800282c:	f003 0302 	and.w	r3, r3, #2
 8002830:	2b00      	cmp	r3, #0
 8002832:	d0ef      	beq.n	8002814 <HAL_RCC_OscConfig+0x418>
 8002834:	e01b      	b.n	800286e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002836:	4b1f      	ldr	r3, [pc, #124]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 8002838:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800283c:	4a1d      	ldr	r2, [pc, #116]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 800283e:	f023 0301 	bic.w	r3, r3, #1
 8002842:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002846:	f7fe fcbd 	bl	80011c4 <HAL_GetTick>
 800284a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800284c:	e008      	b.n	8002860 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800284e:	f7fe fcb9 	bl	80011c4 <HAL_GetTick>
 8002852:	4602      	mov	r2, r0
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	1ad3      	subs	r3, r2, r3
 8002858:	2b02      	cmp	r3, #2
 800285a:	d901      	bls.n	8002860 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800285c:	2303      	movs	r3, #3
 800285e:	e0d5      	b.n	8002a0c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002860:	4b14      	ldr	r3, [pc, #80]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 8002862:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002866:	f003 0302 	and.w	r3, r3, #2
 800286a:	2b00      	cmp	r3, #0
 800286c:	d1ef      	bne.n	800284e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	69db      	ldr	r3, [r3, #28]
 8002872:	2b00      	cmp	r3, #0
 8002874:	f000 80c9 	beq.w	8002a0a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002878:	4b0e      	ldr	r3, [pc, #56]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	f003 030c 	and.w	r3, r3, #12
 8002880:	2b0c      	cmp	r3, #12
 8002882:	f000 8083 	beq.w	800298c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	69db      	ldr	r3, [r3, #28]
 800288a:	2b02      	cmp	r3, #2
 800288c:	d15e      	bne.n	800294c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800288e:	4b09      	ldr	r3, [pc, #36]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a08      	ldr	r2, [pc, #32]	@ (80028b4 <HAL_RCC_OscConfig+0x4b8>)
 8002894:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002898:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800289a:	f7fe fc93 	bl	80011c4 <HAL_GetTick>
 800289e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028a0:	e00c      	b.n	80028bc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028a2:	f7fe fc8f 	bl	80011c4 <HAL_GetTick>
 80028a6:	4602      	mov	r2, r0
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	2b02      	cmp	r3, #2
 80028ae:	d905      	bls.n	80028bc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80028b0:	2303      	movs	r3, #3
 80028b2:	e0ab      	b.n	8002a0c <HAL_RCC_OscConfig+0x610>
 80028b4:	40021000 	.word	0x40021000
 80028b8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028bc:	4b55      	ldr	r3, [pc, #340]	@ (8002a14 <HAL_RCC_OscConfig+0x618>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d1ec      	bne.n	80028a2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028c8:	4b52      	ldr	r3, [pc, #328]	@ (8002a14 <HAL_RCC_OscConfig+0x618>)
 80028ca:	68da      	ldr	r2, [r3, #12]
 80028cc:	4b52      	ldr	r3, [pc, #328]	@ (8002a18 <HAL_RCC_OscConfig+0x61c>)
 80028ce:	4013      	ands	r3, r2
 80028d0:	687a      	ldr	r2, [r7, #4]
 80028d2:	6a11      	ldr	r1, [r2, #32]
 80028d4:	687a      	ldr	r2, [r7, #4]
 80028d6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80028d8:	3a01      	subs	r2, #1
 80028da:	0112      	lsls	r2, r2, #4
 80028dc:	4311      	orrs	r1, r2
 80028de:	687a      	ldr	r2, [r7, #4]
 80028e0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80028e2:	0212      	lsls	r2, r2, #8
 80028e4:	4311      	orrs	r1, r2
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80028ea:	0852      	lsrs	r2, r2, #1
 80028ec:	3a01      	subs	r2, #1
 80028ee:	0552      	lsls	r2, r2, #21
 80028f0:	4311      	orrs	r1, r2
 80028f2:	687a      	ldr	r2, [r7, #4]
 80028f4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80028f6:	0852      	lsrs	r2, r2, #1
 80028f8:	3a01      	subs	r2, #1
 80028fa:	0652      	lsls	r2, r2, #25
 80028fc:	4311      	orrs	r1, r2
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002902:	06d2      	lsls	r2, r2, #27
 8002904:	430a      	orrs	r2, r1
 8002906:	4943      	ldr	r1, [pc, #268]	@ (8002a14 <HAL_RCC_OscConfig+0x618>)
 8002908:	4313      	orrs	r3, r2
 800290a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800290c:	4b41      	ldr	r3, [pc, #260]	@ (8002a14 <HAL_RCC_OscConfig+0x618>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a40      	ldr	r2, [pc, #256]	@ (8002a14 <HAL_RCC_OscConfig+0x618>)
 8002912:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002916:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002918:	4b3e      	ldr	r3, [pc, #248]	@ (8002a14 <HAL_RCC_OscConfig+0x618>)
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	4a3d      	ldr	r2, [pc, #244]	@ (8002a14 <HAL_RCC_OscConfig+0x618>)
 800291e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002922:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002924:	f7fe fc4e 	bl	80011c4 <HAL_GetTick>
 8002928:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800292a:	e008      	b.n	800293e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800292c:	f7fe fc4a 	bl	80011c4 <HAL_GetTick>
 8002930:	4602      	mov	r2, r0
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	2b02      	cmp	r3, #2
 8002938:	d901      	bls.n	800293e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800293a:	2303      	movs	r3, #3
 800293c:	e066      	b.n	8002a0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800293e:	4b35      	ldr	r3, [pc, #212]	@ (8002a14 <HAL_RCC_OscConfig+0x618>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d0f0      	beq.n	800292c <HAL_RCC_OscConfig+0x530>
 800294a:	e05e      	b.n	8002a0a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800294c:	4b31      	ldr	r3, [pc, #196]	@ (8002a14 <HAL_RCC_OscConfig+0x618>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a30      	ldr	r2, [pc, #192]	@ (8002a14 <HAL_RCC_OscConfig+0x618>)
 8002952:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002956:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002958:	f7fe fc34 	bl	80011c4 <HAL_GetTick>
 800295c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800295e:	e008      	b.n	8002972 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002960:	f7fe fc30 	bl	80011c4 <HAL_GetTick>
 8002964:	4602      	mov	r2, r0
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	2b02      	cmp	r3, #2
 800296c:	d901      	bls.n	8002972 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e04c      	b.n	8002a0c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002972:	4b28      	ldr	r3, [pc, #160]	@ (8002a14 <HAL_RCC_OscConfig+0x618>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800297a:	2b00      	cmp	r3, #0
 800297c:	d1f0      	bne.n	8002960 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800297e:	4b25      	ldr	r3, [pc, #148]	@ (8002a14 <HAL_RCC_OscConfig+0x618>)
 8002980:	68da      	ldr	r2, [r3, #12]
 8002982:	4924      	ldr	r1, [pc, #144]	@ (8002a14 <HAL_RCC_OscConfig+0x618>)
 8002984:	4b25      	ldr	r3, [pc, #148]	@ (8002a1c <HAL_RCC_OscConfig+0x620>)
 8002986:	4013      	ands	r3, r2
 8002988:	60cb      	str	r3, [r1, #12]
 800298a:	e03e      	b.n	8002a0a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	69db      	ldr	r3, [r3, #28]
 8002990:	2b01      	cmp	r3, #1
 8002992:	d101      	bne.n	8002998 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	e039      	b.n	8002a0c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002998:	4b1e      	ldr	r3, [pc, #120]	@ (8002a14 <HAL_RCC_OscConfig+0x618>)
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	f003 0203 	and.w	r2, r3, #3
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6a1b      	ldr	r3, [r3, #32]
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d12c      	bne.n	8002a06 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029b6:	3b01      	subs	r3, #1
 80029b8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029ba:	429a      	cmp	r2, r3
 80029bc:	d123      	bne.n	8002a06 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029c8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80029ca:	429a      	cmp	r2, r3
 80029cc:	d11b      	bne.n	8002a06 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029d8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80029da:	429a      	cmp	r2, r3
 80029dc:	d113      	bne.n	8002a06 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e8:	085b      	lsrs	r3, r3, #1
 80029ea:	3b01      	subs	r3, #1
 80029ec:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80029ee:	429a      	cmp	r2, r3
 80029f0:	d109      	bne.n	8002a06 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029fc:	085b      	lsrs	r3, r3, #1
 80029fe:	3b01      	subs	r3, #1
 8002a00:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a02:	429a      	cmp	r2, r3
 8002a04:	d001      	beq.n	8002a0a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	e000      	b.n	8002a0c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002a0a:	2300      	movs	r3, #0
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	3720      	adds	r7, #32
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	40021000 	.word	0x40021000
 8002a18:	019f800c 	.word	0x019f800c
 8002a1c:	feeefffc 	.word	0xfeeefffc

08002a20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b086      	sub	sp, #24
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d101      	bne.n	8002a38 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e11e      	b.n	8002c76 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a38:	4b91      	ldr	r3, [pc, #580]	@ (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 030f 	and.w	r3, r3, #15
 8002a40:	683a      	ldr	r2, [r7, #0]
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d910      	bls.n	8002a68 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a46:	4b8e      	ldr	r3, [pc, #568]	@ (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f023 020f 	bic.w	r2, r3, #15
 8002a4e:	498c      	ldr	r1, [pc, #560]	@ (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a56:	4b8a      	ldr	r3, [pc, #552]	@ (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 030f 	and.w	r3, r3, #15
 8002a5e:	683a      	ldr	r2, [r7, #0]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d001      	beq.n	8002a68 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e106      	b.n	8002c76 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 0301 	and.w	r3, r3, #1
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d073      	beq.n	8002b5c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	2b03      	cmp	r3, #3
 8002a7a:	d129      	bne.n	8002ad0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a7c:	4b81      	ldr	r3, [pc, #516]	@ (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d101      	bne.n	8002a8c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e0f4      	b.n	8002c76 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002a8c:	f000 f972 	bl	8002d74 <RCC_GetSysClockFreqFromPLLSource>
 8002a90:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	4a7c      	ldr	r2, [pc, #496]	@ (8002c88 <HAL_RCC_ClockConfig+0x268>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d93f      	bls.n	8002b1a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002a9a:	4b7a      	ldr	r3, [pc, #488]	@ (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d009      	beq.n	8002aba <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d033      	beq.n	8002b1a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d12f      	bne.n	8002b1a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002aba:	4b72      	ldr	r3, [pc, #456]	@ (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002ac2:	4a70      	ldr	r2, [pc, #448]	@ (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002ac4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ac8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002aca:	2380      	movs	r3, #128	@ 0x80
 8002acc:	617b      	str	r3, [r7, #20]
 8002ace:	e024      	b.n	8002b1a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	2b02      	cmp	r3, #2
 8002ad6:	d107      	bne.n	8002ae8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ad8:	4b6a      	ldr	r3, [pc, #424]	@ (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d109      	bne.n	8002af8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	e0c6      	b.n	8002c76 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ae8:	4b66      	ldr	r3, [pc, #408]	@ (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d101      	bne.n	8002af8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	e0be      	b.n	8002c76 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002af8:	f000 f8ce 	bl	8002c98 <HAL_RCC_GetSysClockFreq>
 8002afc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	4a61      	ldr	r2, [pc, #388]	@ (8002c88 <HAL_RCC_ClockConfig+0x268>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d909      	bls.n	8002b1a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002b06:	4b5f      	ldr	r3, [pc, #380]	@ (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002b0e:	4a5d      	ldr	r2, [pc, #372]	@ (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002b10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b14:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002b16:	2380      	movs	r3, #128	@ 0x80
 8002b18:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002b1a:	4b5a      	ldr	r3, [pc, #360]	@ (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	f023 0203 	bic.w	r2, r3, #3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	4957      	ldr	r1, [pc, #348]	@ (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b2c:	f7fe fb4a 	bl	80011c4 <HAL_GetTick>
 8002b30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b32:	e00a      	b.n	8002b4a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b34:	f7fe fb46 	bl	80011c4 <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d901      	bls.n	8002b4a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002b46:	2303      	movs	r3, #3
 8002b48:	e095      	b.n	8002c76 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b4a:	4b4e      	ldr	r3, [pc, #312]	@ (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	f003 020c 	and.w	r2, r3, #12
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d1eb      	bne.n	8002b34 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0302 	and.w	r3, r3, #2
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d023      	beq.n	8002bb0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0304 	and.w	r3, r3, #4
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d005      	beq.n	8002b80 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b74:	4b43      	ldr	r3, [pc, #268]	@ (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	4a42      	ldr	r2, [pc, #264]	@ (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002b7a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002b7e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f003 0308 	and.w	r3, r3, #8
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d007      	beq.n	8002b9c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002b8c:	4b3d      	ldr	r3, [pc, #244]	@ (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002b94:	4a3b      	ldr	r2, [pc, #236]	@ (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002b96:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002b9a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b9c:	4b39      	ldr	r3, [pc, #228]	@ (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	4936      	ldr	r1, [pc, #216]	@ (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002baa:	4313      	orrs	r3, r2
 8002bac:	608b      	str	r3, [r1, #8]
 8002bae:	e008      	b.n	8002bc2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	2b80      	cmp	r3, #128	@ 0x80
 8002bb4:	d105      	bne.n	8002bc2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002bb6:	4b33      	ldr	r3, [pc, #204]	@ (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	4a32      	ldr	r2, [pc, #200]	@ (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002bbc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002bc0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002bc2:	4b2f      	ldr	r3, [pc, #188]	@ (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 030f 	and.w	r3, r3, #15
 8002bca:	683a      	ldr	r2, [r7, #0]
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d21d      	bcs.n	8002c0c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bd0:	4b2b      	ldr	r3, [pc, #172]	@ (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f023 020f 	bic.w	r2, r3, #15
 8002bd8:	4929      	ldr	r1, [pc, #164]	@ (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002be0:	f7fe faf0 	bl	80011c4 <HAL_GetTick>
 8002be4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002be6:	e00a      	b.n	8002bfe <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002be8:	f7fe faec 	bl	80011c4 <HAL_GetTick>
 8002bec:	4602      	mov	r2, r0
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d901      	bls.n	8002bfe <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e03b      	b.n	8002c76 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bfe:	4b20      	ldr	r3, [pc, #128]	@ (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 030f 	and.w	r3, r3, #15
 8002c06:	683a      	ldr	r2, [r7, #0]
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d1ed      	bne.n	8002be8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0304 	and.w	r3, r3, #4
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d008      	beq.n	8002c2a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c18:	4b1a      	ldr	r3, [pc, #104]	@ (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	4917      	ldr	r1, [pc, #92]	@ (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002c26:	4313      	orrs	r3, r2
 8002c28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 0308 	and.w	r3, r3, #8
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d009      	beq.n	8002c4a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c36:	4b13      	ldr	r3, [pc, #76]	@ (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	691b      	ldr	r3, [r3, #16]
 8002c42:	00db      	lsls	r3, r3, #3
 8002c44:	490f      	ldr	r1, [pc, #60]	@ (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002c46:	4313      	orrs	r3, r2
 8002c48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c4a:	f000 f825 	bl	8002c98 <HAL_RCC_GetSysClockFreq>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	4b0c      	ldr	r3, [pc, #48]	@ (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	091b      	lsrs	r3, r3, #4
 8002c56:	f003 030f 	and.w	r3, r3, #15
 8002c5a:	490c      	ldr	r1, [pc, #48]	@ (8002c8c <HAL_RCC_ClockConfig+0x26c>)
 8002c5c:	5ccb      	ldrb	r3, [r1, r3]
 8002c5e:	f003 031f 	and.w	r3, r3, #31
 8002c62:	fa22 f303 	lsr.w	r3, r2, r3
 8002c66:	4a0a      	ldr	r2, [pc, #40]	@ (8002c90 <HAL_RCC_ClockConfig+0x270>)
 8002c68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002c6a:	4b0a      	ldr	r3, [pc, #40]	@ (8002c94 <HAL_RCC_ClockConfig+0x274>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f7fe fa5c 	bl	800112c <HAL_InitTick>
 8002c74:	4603      	mov	r3, r0
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	3718      	adds	r7, #24
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	40022000 	.word	0x40022000
 8002c84:	40021000 	.word	0x40021000
 8002c88:	04c4b400 	.word	0x04c4b400
 8002c8c:	08004640 	.word	0x08004640
 8002c90:	20000000 	.word	0x20000000
 8002c94:	20000004 	.word	0x20000004

08002c98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b087      	sub	sp, #28
 8002c9c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002c9e:	4b2c      	ldr	r3, [pc, #176]	@ (8002d50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	f003 030c 	and.w	r3, r3, #12
 8002ca6:	2b04      	cmp	r3, #4
 8002ca8:	d102      	bne.n	8002cb0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002caa:	4b2a      	ldr	r3, [pc, #168]	@ (8002d54 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002cac:	613b      	str	r3, [r7, #16]
 8002cae:	e047      	b.n	8002d40 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002cb0:	4b27      	ldr	r3, [pc, #156]	@ (8002d50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f003 030c 	and.w	r3, r3, #12
 8002cb8:	2b08      	cmp	r3, #8
 8002cba:	d102      	bne.n	8002cc2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002cbc:	4b26      	ldr	r3, [pc, #152]	@ (8002d58 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002cbe:	613b      	str	r3, [r7, #16]
 8002cc0:	e03e      	b.n	8002d40 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002cc2:	4b23      	ldr	r3, [pc, #140]	@ (8002d50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	f003 030c 	and.w	r3, r3, #12
 8002cca:	2b0c      	cmp	r3, #12
 8002ccc:	d136      	bne.n	8002d3c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002cce:	4b20      	ldr	r3, [pc, #128]	@ (8002d50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	f003 0303 	and.w	r3, r3, #3
 8002cd6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002cd8:	4b1d      	ldr	r3, [pc, #116]	@ (8002d50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	091b      	lsrs	r3, r3, #4
 8002cde:	f003 030f 	and.w	r3, r3, #15
 8002ce2:	3301      	adds	r3, #1
 8002ce4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2b03      	cmp	r3, #3
 8002cea:	d10c      	bne.n	8002d06 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002cec:	4a1a      	ldr	r2, [pc, #104]	@ (8002d58 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cf4:	4a16      	ldr	r2, [pc, #88]	@ (8002d50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002cf6:	68d2      	ldr	r2, [r2, #12]
 8002cf8:	0a12      	lsrs	r2, r2, #8
 8002cfa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002cfe:	fb02 f303 	mul.w	r3, r2, r3
 8002d02:	617b      	str	r3, [r7, #20]
      break;
 8002d04:	e00c      	b.n	8002d20 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002d06:	4a13      	ldr	r2, [pc, #76]	@ (8002d54 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d0e:	4a10      	ldr	r2, [pc, #64]	@ (8002d50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d10:	68d2      	ldr	r2, [r2, #12]
 8002d12:	0a12      	lsrs	r2, r2, #8
 8002d14:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002d18:	fb02 f303 	mul.w	r3, r2, r3
 8002d1c:	617b      	str	r3, [r7, #20]
      break;
 8002d1e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002d20:	4b0b      	ldr	r3, [pc, #44]	@ (8002d50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	0e5b      	lsrs	r3, r3, #25
 8002d26:	f003 0303 	and.w	r3, r3, #3
 8002d2a:	3301      	adds	r3, #1
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002d30:	697a      	ldr	r2, [r7, #20]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d38:	613b      	str	r3, [r7, #16]
 8002d3a:	e001      	b.n	8002d40 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002d40:	693b      	ldr	r3, [r7, #16]
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	371c      	adds	r7, #28
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr
 8002d4e:	bf00      	nop
 8002d50:	40021000 	.word	0x40021000
 8002d54:	00f42400 	.word	0x00f42400
 8002d58:	007a1200 	.word	0x007a1200

08002d5c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d60:	4b03      	ldr	r3, [pc, #12]	@ (8002d70 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d62:	681b      	ldr	r3, [r3, #0]
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr
 8002d6e:	bf00      	nop
 8002d70:	20000000 	.word	0x20000000

08002d74 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b087      	sub	sp, #28
 8002d78:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d7a:	4b1e      	ldr	r3, [pc, #120]	@ (8002df4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002d7c:	68db      	ldr	r3, [r3, #12]
 8002d7e:	f003 0303 	and.w	r3, r3, #3
 8002d82:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d84:	4b1b      	ldr	r3, [pc, #108]	@ (8002df4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002d86:	68db      	ldr	r3, [r3, #12]
 8002d88:	091b      	lsrs	r3, r3, #4
 8002d8a:	f003 030f 	and.w	r3, r3, #15
 8002d8e:	3301      	adds	r3, #1
 8002d90:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	2b03      	cmp	r3, #3
 8002d96:	d10c      	bne.n	8002db2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002d98:	4a17      	ldr	r2, [pc, #92]	@ (8002df8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002da0:	4a14      	ldr	r2, [pc, #80]	@ (8002df4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002da2:	68d2      	ldr	r2, [r2, #12]
 8002da4:	0a12      	lsrs	r2, r2, #8
 8002da6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002daa:	fb02 f303 	mul.w	r3, r2, r3
 8002dae:	617b      	str	r3, [r7, #20]
    break;
 8002db0:	e00c      	b.n	8002dcc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002db2:	4a12      	ldr	r2, [pc, #72]	@ (8002dfc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dba:	4a0e      	ldr	r2, [pc, #56]	@ (8002df4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002dbc:	68d2      	ldr	r2, [r2, #12]
 8002dbe:	0a12      	lsrs	r2, r2, #8
 8002dc0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002dc4:	fb02 f303 	mul.w	r3, r2, r3
 8002dc8:	617b      	str	r3, [r7, #20]
    break;
 8002dca:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002dcc:	4b09      	ldr	r3, [pc, #36]	@ (8002df4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	0e5b      	lsrs	r3, r3, #25
 8002dd2:	f003 0303 	and.w	r3, r3, #3
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	005b      	lsls	r3, r3, #1
 8002dda:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002ddc:	697a      	ldr	r2, [r7, #20]
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002de6:	687b      	ldr	r3, [r7, #4]
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	371c      	adds	r7, #28
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr
 8002df4:	40021000 	.word	0x40021000
 8002df8:	007a1200 	.word	0x007a1200
 8002dfc:	00f42400 	.word	0x00f42400

08002e00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b082      	sub	sp, #8
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d101      	bne.n	8002e12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e049      	b.n	8002ea6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d106      	bne.n	8002e2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f7fe f8d4 	bl	8000fd4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2202      	movs	r2, #2
 8002e30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	3304      	adds	r3, #4
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	4610      	mov	r0, r2
 8002e40:	f000 f9bc 	bl	80031bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2201      	movs	r2, #1
 8002e48:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2201      	movs	r2, #1
 8002e50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2201      	movs	r2, #1
 8002e58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2201      	movs	r2, #1
 8002e60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2201      	movs	r2, #1
 8002e68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2201      	movs	r2, #1
 8002e78:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2201      	movs	r2, #1
 8002e80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2201      	movs	r2, #1
 8002e88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2201      	movs	r2, #1
 8002e90:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2201      	movs	r2, #1
 8002e98:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002ea4:	2300      	movs	r3, #0
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	3708      	adds	r7, #8
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
	...

08002eb0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b085      	sub	sp, #20
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ebe:	b2db      	uxtb	r3, r3
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	d001      	beq.n	8002ec8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e04c      	b.n	8002f62 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2202      	movs	r2, #2
 8002ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a26      	ldr	r2, [pc, #152]	@ (8002f70 <HAL_TIM_Base_Start+0xc0>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d022      	beq.n	8002f20 <HAL_TIM_Base_Start+0x70>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ee2:	d01d      	beq.n	8002f20 <HAL_TIM_Base_Start+0x70>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a22      	ldr	r2, [pc, #136]	@ (8002f74 <HAL_TIM_Base_Start+0xc4>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d018      	beq.n	8002f20 <HAL_TIM_Base_Start+0x70>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a21      	ldr	r2, [pc, #132]	@ (8002f78 <HAL_TIM_Base_Start+0xc8>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d013      	beq.n	8002f20 <HAL_TIM_Base_Start+0x70>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a1f      	ldr	r2, [pc, #124]	@ (8002f7c <HAL_TIM_Base_Start+0xcc>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d00e      	beq.n	8002f20 <HAL_TIM_Base_Start+0x70>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a1e      	ldr	r2, [pc, #120]	@ (8002f80 <HAL_TIM_Base_Start+0xd0>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d009      	beq.n	8002f20 <HAL_TIM_Base_Start+0x70>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a1c      	ldr	r2, [pc, #112]	@ (8002f84 <HAL_TIM_Base_Start+0xd4>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d004      	beq.n	8002f20 <HAL_TIM_Base_Start+0x70>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a1b      	ldr	r2, [pc, #108]	@ (8002f88 <HAL_TIM_Base_Start+0xd8>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d115      	bne.n	8002f4c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	689a      	ldr	r2, [r3, #8]
 8002f26:	4b19      	ldr	r3, [pc, #100]	@ (8002f8c <HAL_TIM_Base_Start+0xdc>)
 8002f28:	4013      	ands	r3, r2
 8002f2a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	2b06      	cmp	r3, #6
 8002f30:	d015      	beq.n	8002f5e <HAL_TIM_Base_Start+0xae>
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f38:	d011      	beq.n	8002f5e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f042 0201 	orr.w	r2, r2, #1
 8002f48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f4a:	e008      	b.n	8002f5e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f042 0201 	orr.w	r2, r2, #1
 8002f5a:	601a      	str	r2, [r3, #0]
 8002f5c:	e000      	b.n	8002f60 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f5e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002f60:	2300      	movs	r3, #0
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3714      	adds	r7, #20
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr
 8002f6e:	bf00      	nop
 8002f70:	40012c00 	.word	0x40012c00
 8002f74:	40000400 	.word	0x40000400
 8002f78:	40000800 	.word	0x40000800
 8002f7c:	40000c00 	.word	0x40000c00
 8002f80:	40013400 	.word	0x40013400
 8002f84:	40014000 	.word	0x40014000
 8002f88:	40015000 	.word	0x40015000
 8002f8c:	00010007 	.word	0x00010007

08002f90 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b084      	sub	sp, #16
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d101      	bne.n	8002fac <HAL_TIM_ConfigClockSource+0x1c>
 8002fa8:	2302      	movs	r3, #2
 8002faa:	e0f6      	b.n	800319a <HAL_TIM_ConfigClockSource+0x20a>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2201      	movs	r2, #1
 8002fb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2202      	movs	r2, #2
 8002fb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8002fca:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002fce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002fd6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	68ba      	ldr	r2, [r7, #8]
 8002fde:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a6f      	ldr	r2, [pc, #444]	@ (80031a4 <HAL_TIM_ConfigClockSource+0x214>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	f000 80c1 	beq.w	800316e <HAL_TIM_ConfigClockSource+0x1de>
 8002fec:	4a6d      	ldr	r2, [pc, #436]	@ (80031a4 <HAL_TIM_ConfigClockSource+0x214>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	f200 80c6 	bhi.w	8003180 <HAL_TIM_ConfigClockSource+0x1f0>
 8002ff4:	4a6c      	ldr	r2, [pc, #432]	@ (80031a8 <HAL_TIM_ConfigClockSource+0x218>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	f000 80b9 	beq.w	800316e <HAL_TIM_ConfigClockSource+0x1de>
 8002ffc:	4a6a      	ldr	r2, [pc, #424]	@ (80031a8 <HAL_TIM_ConfigClockSource+0x218>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	f200 80be 	bhi.w	8003180 <HAL_TIM_ConfigClockSource+0x1f0>
 8003004:	4a69      	ldr	r2, [pc, #420]	@ (80031ac <HAL_TIM_ConfigClockSource+0x21c>)
 8003006:	4293      	cmp	r3, r2
 8003008:	f000 80b1 	beq.w	800316e <HAL_TIM_ConfigClockSource+0x1de>
 800300c:	4a67      	ldr	r2, [pc, #412]	@ (80031ac <HAL_TIM_ConfigClockSource+0x21c>)
 800300e:	4293      	cmp	r3, r2
 8003010:	f200 80b6 	bhi.w	8003180 <HAL_TIM_ConfigClockSource+0x1f0>
 8003014:	4a66      	ldr	r2, [pc, #408]	@ (80031b0 <HAL_TIM_ConfigClockSource+0x220>)
 8003016:	4293      	cmp	r3, r2
 8003018:	f000 80a9 	beq.w	800316e <HAL_TIM_ConfigClockSource+0x1de>
 800301c:	4a64      	ldr	r2, [pc, #400]	@ (80031b0 <HAL_TIM_ConfigClockSource+0x220>)
 800301e:	4293      	cmp	r3, r2
 8003020:	f200 80ae 	bhi.w	8003180 <HAL_TIM_ConfigClockSource+0x1f0>
 8003024:	4a63      	ldr	r2, [pc, #396]	@ (80031b4 <HAL_TIM_ConfigClockSource+0x224>)
 8003026:	4293      	cmp	r3, r2
 8003028:	f000 80a1 	beq.w	800316e <HAL_TIM_ConfigClockSource+0x1de>
 800302c:	4a61      	ldr	r2, [pc, #388]	@ (80031b4 <HAL_TIM_ConfigClockSource+0x224>)
 800302e:	4293      	cmp	r3, r2
 8003030:	f200 80a6 	bhi.w	8003180 <HAL_TIM_ConfigClockSource+0x1f0>
 8003034:	4a60      	ldr	r2, [pc, #384]	@ (80031b8 <HAL_TIM_ConfigClockSource+0x228>)
 8003036:	4293      	cmp	r3, r2
 8003038:	f000 8099 	beq.w	800316e <HAL_TIM_ConfigClockSource+0x1de>
 800303c:	4a5e      	ldr	r2, [pc, #376]	@ (80031b8 <HAL_TIM_ConfigClockSource+0x228>)
 800303e:	4293      	cmp	r3, r2
 8003040:	f200 809e 	bhi.w	8003180 <HAL_TIM_ConfigClockSource+0x1f0>
 8003044:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8003048:	f000 8091 	beq.w	800316e <HAL_TIM_ConfigClockSource+0x1de>
 800304c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8003050:	f200 8096 	bhi.w	8003180 <HAL_TIM_ConfigClockSource+0x1f0>
 8003054:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003058:	f000 8089 	beq.w	800316e <HAL_TIM_ConfigClockSource+0x1de>
 800305c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003060:	f200 808e 	bhi.w	8003180 <HAL_TIM_ConfigClockSource+0x1f0>
 8003064:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003068:	d03e      	beq.n	80030e8 <HAL_TIM_ConfigClockSource+0x158>
 800306a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800306e:	f200 8087 	bhi.w	8003180 <HAL_TIM_ConfigClockSource+0x1f0>
 8003072:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003076:	f000 8086 	beq.w	8003186 <HAL_TIM_ConfigClockSource+0x1f6>
 800307a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800307e:	d87f      	bhi.n	8003180 <HAL_TIM_ConfigClockSource+0x1f0>
 8003080:	2b70      	cmp	r3, #112	@ 0x70
 8003082:	d01a      	beq.n	80030ba <HAL_TIM_ConfigClockSource+0x12a>
 8003084:	2b70      	cmp	r3, #112	@ 0x70
 8003086:	d87b      	bhi.n	8003180 <HAL_TIM_ConfigClockSource+0x1f0>
 8003088:	2b60      	cmp	r3, #96	@ 0x60
 800308a:	d050      	beq.n	800312e <HAL_TIM_ConfigClockSource+0x19e>
 800308c:	2b60      	cmp	r3, #96	@ 0x60
 800308e:	d877      	bhi.n	8003180 <HAL_TIM_ConfigClockSource+0x1f0>
 8003090:	2b50      	cmp	r3, #80	@ 0x50
 8003092:	d03c      	beq.n	800310e <HAL_TIM_ConfigClockSource+0x17e>
 8003094:	2b50      	cmp	r3, #80	@ 0x50
 8003096:	d873      	bhi.n	8003180 <HAL_TIM_ConfigClockSource+0x1f0>
 8003098:	2b40      	cmp	r3, #64	@ 0x40
 800309a:	d058      	beq.n	800314e <HAL_TIM_ConfigClockSource+0x1be>
 800309c:	2b40      	cmp	r3, #64	@ 0x40
 800309e:	d86f      	bhi.n	8003180 <HAL_TIM_ConfigClockSource+0x1f0>
 80030a0:	2b30      	cmp	r3, #48	@ 0x30
 80030a2:	d064      	beq.n	800316e <HAL_TIM_ConfigClockSource+0x1de>
 80030a4:	2b30      	cmp	r3, #48	@ 0x30
 80030a6:	d86b      	bhi.n	8003180 <HAL_TIM_ConfigClockSource+0x1f0>
 80030a8:	2b20      	cmp	r3, #32
 80030aa:	d060      	beq.n	800316e <HAL_TIM_ConfigClockSource+0x1de>
 80030ac:	2b20      	cmp	r3, #32
 80030ae:	d867      	bhi.n	8003180 <HAL_TIM_ConfigClockSource+0x1f0>
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d05c      	beq.n	800316e <HAL_TIM_ConfigClockSource+0x1de>
 80030b4:	2b10      	cmp	r3, #16
 80030b6:	d05a      	beq.n	800316e <HAL_TIM_ConfigClockSource+0x1de>
 80030b8:	e062      	b.n	8003180 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80030ca:	f000 f9a7 	bl	800341c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80030dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	68ba      	ldr	r2, [r7, #8]
 80030e4:	609a      	str	r2, [r3, #8]
      break;
 80030e6:	e04f      	b.n	8003188 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80030f8:	f000 f990 	bl	800341c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	689a      	ldr	r2, [r3, #8]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800310a:	609a      	str	r2, [r3, #8]
      break;
 800310c:	e03c      	b.n	8003188 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800311a:	461a      	mov	r2, r3
 800311c:	f000 f902 	bl	8003324 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2150      	movs	r1, #80	@ 0x50
 8003126:	4618      	mov	r0, r3
 8003128:	f000 f95b 	bl	80033e2 <TIM_ITRx_SetConfig>
      break;
 800312c:	e02c      	b.n	8003188 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800313a:	461a      	mov	r2, r3
 800313c:	f000 f921 	bl	8003382 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2160      	movs	r1, #96	@ 0x60
 8003146:	4618      	mov	r0, r3
 8003148:	f000 f94b 	bl	80033e2 <TIM_ITRx_SetConfig>
      break;
 800314c:	e01c      	b.n	8003188 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800315a:	461a      	mov	r2, r3
 800315c:	f000 f8e2 	bl	8003324 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2140      	movs	r1, #64	@ 0x40
 8003166:	4618      	mov	r0, r3
 8003168:	f000 f93b 	bl	80033e2 <TIM_ITRx_SetConfig>
      break;
 800316c:	e00c      	b.n	8003188 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4619      	mov	r1, r3
 8003178:	4610      	mov	r0, r2
 800317a:	f000 f932 	bl	80033e2 <TIM_ITRx_SetConfig>
      break;
 800317e:	e003      	b.n	8003188 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	73fb      	strb	r3, [r7, #15]
      break;
 8003184:	e000      	b.n	8003188 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8003186:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2200      	movs	r2, #0
 8003194:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003198:	7bfb      	ldrb	r3, [r7, #15]
}
 800319a:	4618      	mov	r0, r3
 800319c:	3710      	adds	r7, #16
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	00100070 	.word	0x00100070
 80031a8:	00100060 	.word	0x00100060
 80031ac:	00100050 	.word	0x00100050
 80031b0:	00100040 	.word	0x00100040
 80031b4:	00100030 	.word	0x00100030
 80031b8:	00100020 	.word	0x00100020

080031bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80031bc:	b480      	push	{r7}
 80031be:	b085      	sub	sp, #20
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	4a4c      	ldr	r2, [pc, #304]	@ (8003300 <TIM_Base_SetConfig+0x144>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d017      	beq.n	8003204 <TIM_Base_SetConfig+0x48>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031da:	d013      	beq.n	8003204 <TIM_Base_SetConfig+0x48>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	4a49      	ldr	r2, [pc, #292]	@ (8003304 <TIM_Base_SetConfig+0x148>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d00f      	beq.n	8003204 <TIM_Base_SetConfig+0x48>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	4a48      	ldr	r2, [pc, #288]	@ (8003308 <TIM_Base_SetConfig+0x14c>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d00b      	beq.n	8003204 <TIM_Base_SetConfig+0x48>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	4a47      	ldr	r2, [pc, #284]	@ (800330c <TIM_Base_SetConfig+0x150>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d007      	beq.n	8003204 <TIM_Base_SetConfig+0x48>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	4a46      	ldr	r2, [pc, #280]	@ (8003310 <TIM_Base_SetConfig+0x154>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d003      	beq.n	8003204 <TIM_Base_SetConfig+0x48>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	4a45      	ldr	r2, [pc, #276]	@ (8003314 <TIM_Base_SetConfig+0x158>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d108      	bne.n	8003216 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800320a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	68fa      	ldr	r2, [r7, #12]
 8003212:	4313      	orrs	r3, r2
 8003214:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4a39      	ldr	r2, [pc, #228]	@ (8003300 <TIM_Base_SetConfig+0x144>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d023      	beq.n	8003266 <TIM_Base_SetConfig+0xaa>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003224:	d01f      	beq.n	8003266 <TIM_Base_SetConfig+0xaa>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	4a36      	ldr	r2, [pc, #216]	@ (8003304 <TIM_Base_SetConfig+0x148>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d01b      	beq.n	8003266 <TIM_Base_SetConfig+0xaa>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	4a35      	ldr	r2, [pc, #212]	@ (8003308 <TIM_Base_SetConfig+0x14c>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d017      	beq.n	8003266 <TIM_Base_SetConfig+0xaa>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a34      	ldr	r2, [pc, #208]	@ (800330c <TIM_Base_SetConfig+0x150>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d013      	beq.n	8003266 <TIM_Base_SetConfig+0xaa>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4a33      	ldr	r2, [pc, #204]	@ (8003310 <TIM_Base_SetConfig+0x154>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d00f      	beq.n	8003266 <TIM_Base_SetConfig+0xaa>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4a33      	ldr	r2, [pc, #204]	@ (8003318 <TIM_Base_SetConfig+0x15c>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d00b      	beq.n	8003266 <TIM_Base_SetConfig+0xaa>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a32      	ldr	r2, [pc, #200]	@ (800331c <TIM_Base_SetConfig+0x160>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d007      	beq.n	8003266 <TIM_Base_SetConfig+0xaa>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4a31      	ldr	r2, [pc, #196]	@ (8003320 <TIM_Base_SetConfig+0x164>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d003      	beq.n	8003266 <TIM_Base_SetConfig+0xaa>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4a2c      	ldr	r2, [pc, #176]	@ (8003314 <TIM_Base_SetConfig+0x158>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d108      	bne.n	8003278 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800326c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	68db      	ldr	r3, [r3, #12]
 8003272:	68fa      	ldr	r2, [r7, #12]
 8003274:	4313      	orrs	r3, r2
 8003276:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	695b      	ldr	r3, [r3, #20]
 8003282:	4313      	orrs	r3, r2
 8003284:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	68fa      	ldr	r2, [r7, #12]
 800328a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	689a      	ldr	r2, [r3, #8]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	4a18      	ldr	r2, [pc, #96]	@ (8003300 <TIM_Base_SetConfig+0x144>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d013      	beq.n	80032cc <TIM_Base_SetConfig+0x110>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	4a1a      	ldr	r2, [pc, #104]	@ (8003310 <TIM_Base_SetConfig+0x154>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d00f      	beq.n	80032cc <TIM_Base_SetConfig+0x110>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	4a1a      	ldr	r2, [pc, #104]	@ (8003318 <TIM_Base_SetConfig+0x15c>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d00b      	beq.n	80032cc <TIM_Base_SetConfig+0x110>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	4a19      	ldr	r2, [pc, #100]	@ (800331c <TIM_Base_SetConfig+0x160>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d007      	beq.n	80032cc <TIM_Base_SetConfig+0x110>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	4a18      	ldr	r2, [pc, #96]	@ (8003320 <TIM_Base_SetConfig+0x164>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d003      	beq.n	80032cc <TIM_Base_SetConfig+0x110>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	4a13      	ldr	r2, [pc, #76]	@ (8003314 <TIM_Base_SetConfig+0x158>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d103      	bne.n	80032d4 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	691a      	ldr	r2, [r3, #16]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2201      	movs	r2, #1
 80032d8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	691b      	ldr	r3, [r3, #16]
 80032de:	f003 0301 	and.w	r3, r3, #1
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d105      	bne.n	80032f2 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	691b      	ldr	r3, [r3, #16]
 80032ea:	f023 0201 	bic.w	r2, r3, #1
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	611a      	str	r2, [r3, #16]
  }
}
 80032f2:	bf00      	nop
 80032f4:	3714      	adds	r7, #20
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	40012c00 	.word	0x40012c00
 8003304:	40000400 	.word	0x40000400
 8003308:	40000800 	.word	0x40000800
 800330c:	40000c00 	.word	0x40000c00
 8003310:	40013400 	.word	0x40013400
 8003314:	40015000 	.word	0x40015000
 8003318:	40014000 	.word	0x40014000
 800331c:	40014400 	.word	0x40014400
 8003320:	40014800 	.word	0x40014800

08003324 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003324:	b480      	push	{r7}
 8003326:	b087      	sub	sp, #28
 8003328:	af00      	add	r7, sp, #0
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	60b9      	str	r1, [r7, #8]
 800332e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6a1b      	ldr	r3, [r3, #32]
 8003334:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	6a1b      	ldr	r3, [r3, #32]
 800333a:	f023 0201 	bic.w	r2, r3, #1
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	699b      	ldr	r3, [r3, #24]
 8003346:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800334e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	011b      	lsls	r3, r3, #4
 8003354:	693a      	ldr	r2, [r7, #16]
 8003356:	4313      	orrs	r3, r2
 8003358:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	f023 030a 	bic.w	r3, r3, #10
 8003360:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003362:	697a      	ldr	r2, [r7, #20]
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	4313      	orrs	r3, r2
 8003368:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	693a      	ldr	r2, [r7, #16]
 800336e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	697a      	ldr	r2, [r7, #20]
 8003374:	621a      	str	r2, [r3, #32]
}
 8003376:	bf00      	nop
 8003378:	371c      	adds	r7, #28
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr

08003382 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003382:	b480      	push	{r7}
 8003384:	b087      	sub	sp, #28
 8003386:	af00      	add	r7, sp, #0
 8003388:	60f8      	str	r0, [r7, #12]
 800338a:	60b9      	str	r1, [r7, #8]
 800338c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	6a1b      	ldr	r3, [r3, #32]
 8003392:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	6a1b      	ldr	r3, [r3, #32]
 8003398:	f023 0210 	bic.w	r2, r3, #16
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	699b      	ldr	r3, [r3, #24]
 80033a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80033ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	031b      	lsls	r3, r3, #12
 80033b2:	693a      	ldr	r2, [r7, #16]
 80033b4:	4313      	orrs	r3, r2
 80033b6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80033be:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	011b      	lsls	r3, r3, #4
 80033c4:	697a      	ldr	r2, [r7, #20]
 80033c6:	4313      	orrs	r3, r2
 80033c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	693a      	ldr	r2, [r7, #16]
 80033ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	697a      	ldr	r2, [r7, #20]
 80033d4:	621a      	str	r2, [r3, #32]
}
 80033d6:	bf00      	nop
 80033d8:	371c      	adds	r7, #28
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr

080033e2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80033e2:	b480      	push	{r7}
 80033e4:	b085      	sub	sp, #20
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	6078      	str	r0, [r7, #4]
 80033ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80033f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033fe:	683a      	ldr	r2, [r7, #0]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	4313      	orrs	r3, r2
 8003404:	f043 0307 	orr.w	r3, r3, #7
 8003408:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	68fa      	ldr	r2, [r7, #12]
 800340e:	609a      	str	r2, [r3, #8]
}
 8003410:	bf00      	nop
 8003412:	3714      	adds	r7, #20
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr

0800341c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800341c:	b480      	push	{r7}
 800341e:	b087      	sub	sp, #28
 8003420:	af00      	add	r7, sp, #0
 8003422:	60f8      	str	r0, [r7, #12]
 8003424:	60b9      	str	r1, [r7, #8]
 8003426:	607a      	str	r2, [r7, #4]
 8003428:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003436:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	021a      	lsls	r2, r3, #8
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	431a      	orrs	r2, r3
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	4313      	orrs	r3, r2
 8003444:	697a      	ldr	r2, [r7, #20]
 8003446:	4313      	orrs	r3, r2
 8003448:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	697a      	ldr	r2, [r7, #20]
 800344e:	609a      	str	r2, [r3, #8]
}
 8003450:	bf00      	nop
 8003452:	371c      	adds	r7, #28
 8003454:	46bd      	mov	sp, r7
 8003456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345a:	4770      	bx	lr

0800345c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800345c:	b480      	push	{r7}
 800345e:	b085      	sub	sp, #20
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800346c:	2b01      	cmp	r3, #1
 800346e:	d101      	bne.n	8003474 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003470:	2302      	movs	r3, #2
 8003472:	e074      	b.n	800355e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2201      	movs	r2, #1
 8003478:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2202      	movs	r2, #2
 8003480:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a34      	ldr	r2, [pc, #208]	@ (800356c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d009      	beq.n	80034b2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a33      	ldr	r2, [pc, #204]	@ (8003570 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d004      	beq.n	80034b2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a31      	ldr	r2, [pc, #196]	@ (8003574 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d108      	bne.n	80034c4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80034b8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	68fa      	ldr	r2, [r7, #12]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80034ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	68fa      	ldr	r2, [r7, #12]
 80034d6:	4313      	orrs	r3, r2
 80034d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	68fa      	ldr	r2, [r7, #12]
 80034e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a21      	ldr	r2, [pc, #132]	@ (800356c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d022      	beq.n	8003532 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034f4:	d01d      	beq.n	8003532 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a1f      	ldr	r2, [pc, #124]	@ (8003578 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d018      	beq.n	8003532 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a1d      	ldr	r2, [pc, #116]	@ (800357c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d013      	beq.n	8003532 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a1c      	ldr	r2, [pc, #112]	@ (8003580 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d00e      	beq.n	8003532 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a15      	ldr	r2, [pc, #84]	@ (8003570 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d009      	beq.n	8003532 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a18      	ldr	r2, [pc, #96]	@ (8003584 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d004      	beq.n	8003532 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a11      	ldr	r2, [pc, #68]	@ (8003574 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d10c      	bne.n	800354c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003538:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	68ba      	ldr	r2, [r7, #8]
 8003540:	4313      	orrs	r3, r2
 8003542:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	68ba      	ldr	r2, [r7, #8]
 800354a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2201      	movs	r2, #1
 8003550:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800355c:	2300      	movs	r3, #0
}
 800355e:	4618      	mov	r0, r3
 8003560:	3714      	adds	r7, #20
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	40012c00 	.word	0x40012c00
 8003570:	40013400 	.word	0x40013400
 8003574:	40015000 	.word	0x40015000
 8003578:	40000400 	.word	0x40000400
 800357c:	40000800 	.word	0x40000800
 8003580:	40000c00 	.word	0x40000c00
 8003584:	40014000 	.word	0x40014000

08003588 <memset>:
 8003588:	4402      	add	r2, r0
 800358a:	4603      	mov	r3, r0
 800358c:	4293      	cmp	r3, r2
 800358e:	d100      	bne.n	8003592 <memset+0xa>
 8003590:	4770      	bx	lr
 8003592:	f803 1b01 	strb.w	r1, [r3], #1
 8003596:	e7f9      	b.n	800358c <memset+0x4>

08003598 <__libc_init_array>:
 8003598:	b570      	push	{r4, r5, r6, lr}
 800359a:	4d0d      	ldr	r5, [pc, #52]	@ (80035d0 <__libc_init_array+0x38>)
 800359c:	4c0d      	ldr	r4, [pc, #52]	@ (80035d4 <__libc_init_array+0x3c>)
 800359e:	1b64      	subs	r4, r4, r5
 80035a0:	10a4      	asrs	r4, r4, #2
 80035a2:	2600      	movs	r6, #0
 80035a4:	42a6      	cmp	r6, r4
 80035a6:	d109      	bne.n	80035bc <__libc_init_array+0x24>
 80035a8:	4d0b      	ldr	r5, [pc, #44]	@ (80035d8 <__libc_init_array+0x40>)
 80035aa:	4c0c      	ldr	r4, [pc, #48]	@ (80035dc <__libc_init_array+0x44>)
 80035ac:	f001 f83c 	bl	8004628 <_init>
 80035b0:	1b64      	subs	r4, r4, r5
 80035b2:	10a4      	asrs	r4, r4, #2
 80035b4:	2600      	movs	r6, #0
 80035b6:	42a6      	cmp	r6, r4
 80035b8:	d105      	bne.n	80035c6 <__libc_init_array+0x2e>
 80035ba:	bd70      	pop	{r4, r5, r6, pc}
 80035bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80035c0:	4798      	blx	r3
 80035c2:	3601      	adds	r6, #1
 80035c4:	e7ee      	b.n	80035a4 <__libc_init_array+0xc>
 80035c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80035ca:	4798      	blx	r3
 80035cc:	3601      	adds	r6, #1
 80035ce:	e7f2      	b.n	80035b6 <__libc_init_array+0x1e>
 80035d0:	08004828 	.word	0x08004828
 80035d4:	08004828 	.word	0x08004828
 80035d8:	08004828 	.word	0x08004828
 80035dc:	0800482c 	.word	0x0800482c

080035e0 <sin>:
 80035e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80035e2:	ec53 2b10 	vmov	r2, r3, d0
 80035e6:	4826      	ldr	r0, [pc, #152]	@ (8003680 <sin+0xa0>)
 80035e8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80035ec:	4281      	cmp	r1, r0
 80035ee:	d807      	bhi.n	8003600 <sin+0x20>
 80035f0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8003678 <sin+0x98>
 80035f4:	2000      	movs	r0, #0
 80035f6:	b005      	add	sp, #20
 80035f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80035fc:	f000 b90c 	b.w	8003818 <__kernel_sin>
 8003600:	4820      	ldr	r0, [pc, #128]	@ (8003684 <sin+0xa4>)
 8003602:	4281      	cmp	r1, r0
 8003604:	d908      	bls.n	8003618 <sin+0x38>
 8003606:	4610      	mov	r0, r2
 8003608:	4619      	mov	r1, r3
 800360a:	f7fc fe09 	bl	8000220 <__aeabi_dsub>
 800360e:	ec41 0b10 	vmov	d0, r0, r1
 8003612:	b005      	add	sp, #20
 8003614:	f85d fb04 	ldr.w	pc, [sp], #4
 8003618:	4668      	mov	r0, sp
 800361a:	f000 f9b9 	bl	8003990 <__ieee754_rem_pio2>
 800361e:	f000 0003 	and.w	r0, r0, #3
 8003622:	2801      	cmp	r0, #1
 8003624:	d00c      	beq.n	8003640 <sin+0x60>
 8003626:	2802      	cmp	r0, #2
 8003628:	d011      	beq.n	800364e <sin+0x6e>
 800362a:	b9e8      	cbnz	r0, 8003668 <sin+0x88>
 800362c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003630:	ed9d 0b00 	vldr	d0, [sp]
 8003634:	2001      	movs	r0, #1
 8003636:	f000 f8ef 	bl	8003818 <__kernel_sin>
 800363a:	ec51 0b10 	vmov	r0, r1, d0
 800363e:	e7e6      	b.n	800360e <sin+0x2e>
 8003640:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003644:	ed9d 0b00 	vldr	d0, [sp]
 8003648:	f000 f81e 	bl	8003688 <__kernel_cos>
 800364c:	e7f5      	b.n	800363a <sin+0x5a>
 800364e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003652:	ed9d 0b00 	vldr	d0, [sp]
 8003656:	2001      	movs	r0, #1
 8003658:	f000 f8de 	bl	8003818 <__kernel_sin>
 800365c:	ec53 2b10 	vmov	r2, r3, d0
 8003660:	4610      	mov	r0, r2
 8003662:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8003666:	e7d2      	b.n	800360e <sin+0x2e>
 8003668:	ed9d 1b02 	vldr	d1, [sp, #8]
 800366c:	ed9d 0b00 	vldr	d0, [sp]
 8003670:	f000 f80a 	bl	8003688 <__kernel_cos>
 8003674:	e7f2      	b.n	800365c <sin+0x7c>
 8003676:	bf00      	nop
	...
 8003680:	3fe921fb 	.word	0x3fe921fb
 8003684:	7fefffff 	.word	0x7fefffff

08003688 <__kernel_cos>:
 8003688:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800368c:	ec57 6b10 	vmov	r6, r7, d0
 8003690:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8003694:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8003698:	ed8d 1b00 	vstr	d1, [sp]
 800369c:	d206      	bcs.n	80036ac <__kernel_cos+0x24>
 800369e:	4630      	mov	r0, r6
 80036a0:	4639      	mov	r1, r7
 80036a2:	f7fd fa0f 	bl	8000ac4 <__aeabi_d2iz>
 80036a6:	2800      	cmp	r0, #0
 80036a8:	f000 8088 	beq.w	80037bc <__kernel_cos+0x134>
 80036ac:	4632      	mov	r2, r6
 80036ae:	463b      	mov	r3, r7
 80036b0:	4630      	mov	r0, r6
 80036b2:	4639      	mov	r1, r7
 80036b4:	f7fc ff6c 	bl	8000590 <__aeabi_dmul>
 80036b8:	4b51      	ldr	r3, [pc, #324]	@ (8003800 <__kernel_cos+0x178>)
 80036ba:	2200      	movs	r2, #0
 80036bc:	4604      	mov	r4, r0
 80036be:	460d      	mov	r5, r1
 80036c0:	f7fc ff66 	bl	8000590 <__aeabi_dmul>
 80036c4:	a340      	add	r3, pc, #256	@ (adr r3, 80037c8 <__kernel_cos+0x140>)
 80036c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ca:	4682      	mov	sl, r0
 80036cc:	468b      	mov	fp, r1
 80036ce:	4620      	mov	r0, r4
 80036d0:	4629      	mov	r1, r5
 80036d2:	f7fc ff5d 	bl	8000590 <__aeabi_dmul>
 80036d6:	a33e      	add	r3, pc, #248	@ (adr r3, 80037d0 <__kernel_cos+0x148>)
 80036d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036dc:	f7fc fda2 	bl	8000224 <__adddf3>
 80036e0:	4622      	mov	r2, r4
 80036e2:	462b      	mov	r3, r5
 80036e4:	f7fc ff54 	bl	8000590 <__aeabi_dmul>
 80036e8:	a33b      	add	r3, pc, #236	@ (adr r3, 80037d8 <__kernel_cos+0x150>)
 80036ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ee:	f7fc fd97 	bl	8000220 <__aeabi_dsub>
 80036f2:	4622      	mov	r2, r4
 80036f4:	462b      	mov	r3, r5
 80036f6:	f7fc ff4b 	bl	8000590 <__aeabi_dmul>
 80036fa:	a339      	add	r3, pc, #228	@ (adr r3, 80037e0 <__kernel_cos+0x158>)
 80036fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003700:	f7fc fd90 	bl	8000224 <__adddf3>
 8003704:	4622      	mov	r2, r4
 8003706:	462b      	mov	r3, r5
 8003708:	f7fc ff42 	bl	8000590 <__aeabi_dmul>
 800370c:	a336      	add	r3, pc, #216	@ (adr r3, 80037e8 <__kernel_cos+0x160>)
 800370e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003712:	f7fc fd85 	bl	8000220 <__aeabi_dsub>
 8003716:	4622      	mov	r2, r4
 8003718:	462b      	mov	r3, r5
 800371a:	f7fc ff39 	bl	8000590 <__aeabi_dmul>
 800371e:	a334      	add	r3, pc, #208	@ (adr r3, 80037f0 <__kernel_cos+0x168>)
 8003720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003724:	f7fc fd7e 	bl	8000224 <__adddf3>
 8003728:	4622      	mov	r2, r4
 800372a:	462b      	mov	r3, r5
 800372c:	f7fc ff30 	bl	8000590 <__aeabi_dmul>
 8003730:	4622      	mov	r2, r4
 8003732:	462b      	mov	r3, r5
 8003734:	f7fc ff2c 	bl	8000590 <__aeabi_dmul>
 8003738:	e9dd 2300 	ldrd	r2, r3, [sp]
 800373c:	4604      	mov	r4, r0
 800373e:	460d      	mov	r5, r1
 8003740:	4630      	mov	r0, r6
 8003742:	4639      	mov	r1, r7
 8003744:	f7fc ff24 	bl	8000590 <__aeabi_dmul>
 8003748:	460b      	mov	r3, r1
 800374a:	4602      	mov	r2, r0
 800374c:	4629      	mov	r1, r5
 800374e:	4620      	mov	r0, r4
 8003750:	f7fc fd66 	bl	8000220 <__aeabi_dsub>
 8003754:	4b2b      	ldr	r3, [pc, #172]	@ (8003804 <__kernel_cos+0x17c>)
 8003756:	4598      	cmp	r8, r3
 8003758:	4606      	mov	r6, r0
 800375a:	460f      	mov	r7, r1
 800375c:	d810      	bhi.n	8003780 <__kernel_cos+0xf8>
 800375e:	4602      	mov	r2, r0
 8003760:	460b      	mov	r3, r1
 8003762:	4650      	mov	r0, sl
 8003764:	4659      	mov	r1, fp
 8003766:	f7fc fd5b 	bl	8000220 <__aeabi_dsub>
 800376a:	460b      	mov	r3, r1
 800376c:	4926      	ldr	r1, [pc, #152]	@ (8003808 <__kernel_cos+0x180>)
 800376e:	4602      	mov	r2, r0
 8003770:	2000      	movs	r0, #0
 8003772:	f7fc fd55 	bl	8000220 <__aeabi_dsub>
 8003776:	ec41 0b10 	vmov	d0, r0, r1
 800377a:	b003      	add	sp, #12
 800377c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003780:	4b22      	ldr	r3, [pc, #136]	@ (800380c <__kernel_cos+0x184>)
 8003782:	4921      	ldr	r1, [pc, #132]	@ (8003808 <__kernel_cos+0x180>)
 8003784:	4598      	cmp	r8, r3
 8003786:	bf8c      	ite	hi
 8003788:	4d21      	ldrhi	r5, [pc, #132]	@ (8003810 <__kernel_cos+0x188>)
 800378a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800378e:	2400      	movs	r4, #0
 8003790:	4622      	mov	r2, r4
 8003792:	462b      	mov	r3, r5
 8003794:	2000      	movs	r0, #0
 8003796:	f7fc fd43 	bl	8000220 <__aeabi_dsub>
 800379a:	4622      	mov	r2, r4
 800379c:	4680      	mov	r8, r0
 800379e:	4689      	mov	r9, r1
 80037a0:	462b      	mov	r3, r5
 80037a2:	4650      	mov	r0, sl
 80037a4:	4659      	mov	r1, fp
 80037a6:	f7fc fd3b 	bl	8000220 <__aeabi_dsub>
 80037aa:	4632      	mov	r2, r6
 80037ac:	463b      	mov	r3, r7
 80037ae:	f7fc fd37 	bl	8000220 <__aeabi_dsub>
 80037b2:	4602      	mov	r2, r0
 80037b4:	460b      	mov	r3, r1
 80037b6:	4640      	mov	r0, r8
 80037b8:	4649      	mov	r1, r9
 80037ba:	e7da      	b.n	8003772 <__kernel_cos+0xea>
 80037bc:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 80037f8 <__kernel_cos+0x170>
 80037c0:	e7db      	b.n	800377a <__kernel_cos+0xf2>
 80037c2:	bf00      	nop
 80037c4:	f3af 8000 	nop.w
 80037c8:	be8838d4 	.word	0xbe8838d4
 80037cc:	bda8fae9 	.word	0xbda8fae9
 80037d0:	bdb4b1c4 	.word	0xbdb4b1c4
 80037d4:	3e21ee9e 	.word	0x3e21ee9e
 80037d8:	809c52ad 	.word	0x809c52ad
 80037dc:	3e927e4f 	.word	0x3e927e4f
 80037e0:	19cb1590 	.word	0x19cb1590
 80037e4:	3efa01a0 	.word	0x3efa01a0
 80037e8:	16c15177 	.word	0x16c15177
 80037ec:	3f56c16c 	.word	0x3f56c16c
 80037f0:	5555554c 	.word	0x5555554c
 80037f4:	3fa55555 	.word	0x3fa55555
 80037f8:	00000000 	.word	0x00000000
 80037fc:	3ff00000 	.word	0x3ff00000
 8003800:	3fe00000 	.word	0x3fe00000
 8003804:	3fd33332 	.word	0x3fd33332
 8003808:	3ff00000 	.word	0x3ff00000
 800380c:	3fe90000 	.word	0x3fe90000
 8003810:	3fd20000 	.word	0x3fd20000
 8003814:	00000000 	.word	0x00000000

08003818 <__kernel_sin>:
 8003818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800381c:	ec55 4b10 	vmov	r4, r5, d0
 8003820:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8003824:	b085      	sub	sp, #20
 8003826:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800382a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800382e:	4680      	mov	r8, r0
 8003830:	d205      	bcs.n	800383e <__kernel_sin+0x26>
 8003832:	4620      	mov	r0, r4
 8003834:	4629      	mov	r1, r5
 8003836:	f7fd f945 	bl	8000ac4 <__aeabi_d2iz>
 800383a:	2800      	cmp	r0, #0
 800383c:	d052      	beq.n	80038e4 <__kernel_sin+0xcc>
 800383e:	4622      	mov	r2, r4
 8003840:	462b      	mov	r3, r5
 8003842:	4620      	mov	r0, r4
 8003844:	4629      	mov	r1, r5
 8003846:	f7fc fea3 	bl	8000590 <__aeabi_dmul>
 800384a:	4682      	mov	sl, r0
 800384c:	468b      	mov	fp, r1
 800384e:	4602      	mov	r2, r0
 8003850:	460b      	mov	r3, r1
 8003852:	4620      	mov	r0, r4
 8003854:	4629      	mov	r1, r5
 8003856:	f7fc fe9b 	bl	8000590 <__aeabi_dmul>
 800385a:	a342      	add	r3, pc, #264	@ (adr r3, 8003964 <__kernel_sin+0x14c>)
 800385c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003860:	e9cd 0100 	strd	r0, r1, [sp]
 8003864:	4650      	mov	r0, sl
 8003866:	4659      	mov	r1, fp
 8003868:	f7fc fe92 	bl	8000590 <__aeabi_dmul>
 800386c:	a33f      	add	r3, pc, #252	@ (adr r3, 800396c <__kernel_sin+0x154>)
 800386e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003872:	f7fc fcd5 	bl	8000220 <__aeabi_dsub>
 8003876:	4652      	mov	r2, sl
 8003878:	465b      	mov	r3, fp
 800387a:	f7fc fe89 	bl	8000590 <__aeabi_dmul>
 800387e:	a33d      	add	r3, pc, #244	@ (adr r3, 8003974 <__kernel_sin+0x15c>)
 8003880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003884:	f7fc fcce 	bl	8000224 <__adddf3>
 8003888:	4652      	mov	r2, sl
 800388a:	465b      	mov	r3, fp
 800388c:	f7fc fe80 	bl	8000590 <__aeabi_dmul>
 8003890:	a33a      	add	r3, pc, #232	@ (adr r3, 800397c <__kernel_sin+0x164>)
 8003892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003896:	f7fc fcc3 	bl	8000220 <__aeabi_dsub>
 800389a:	4652      	mov	r2, sl
 800389c:	465b      	mov	r3, fp
 800389e:	f7fc fe77 	bl	8000590 <__aeabi_dmul>
 80038a2:	a338      	add	r3, pc, #224	@ (adr r3, 8003984 <__kernel_sin+0x16c>)
 80038a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038a8:	f7fc fcbc 	bl	8000224 <__adddf3>
 80038ac:	4606      	mov	r6, r0
 80038ae:	460f      	mov	r7, r1
 80038b0:	f1b8 0f00 	cmp.w	r8, #0
 80038b4:	d11b      	bne.n	80038ee <__kernel_sin+0xd6>
 80038b6:	4602      	mov	r2, r0
 80038b8:	460b      	mov	r3, r1
 80038ba:	4650      	mov	r0, sl
 80038bc:	4659      	mov	r1, fp
 80038be:	f7fc fe67 	bl	8000590 <__aeabi_dmul>
 80038c2:	a325      	add	r3, pc, #148	@ (adr r3, 8003958 <__kernel_sin+0x140>)
 80038c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c8:	f7fc fcaa 	bl	8000220 <__aeabi_dsub>
 80038cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80038d0:	f7fc fe5e 	bl	8000590 <__aeabi_dmul>
 80038d4:	4602      	mov	r2, r0
 80038d6:	460b      	mov	r3, r1
 80038d8:	4620      	mov	r0, r4
 80038da:	4629      	mov	r1, r5
 80038dc:	f7fc fca2 	bl	8000224 <__adddf3>
 80038e0:	4604      	mov	r4, r0
 80038e2:	460d      	mov	r5, r1
 80038e4:	ec45 4b10 	vmov	d0, r4, r5
 80038e8:	b005      	add	sp, #20
 80038ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80038f2:	4b1b      	ldr	r3, [pc, #108]	@ (8003960 <__kernel_sin+0x148>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	f7fc fe4b 	bl	8000590 <__aeabi_dmul>
 80038fa:	4632      	mov	r2, r6
 80038fc:	4680      	mov	r8, r0
 80038fe:	4689      	mov	r9, r1
 8003900:	463b      	mov	r3, r7
 8003902:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003906:	f7fc fe43 	bl	8000590 <__aeabi_dmul>
 800390a:	4602      	mov	r2, r0
 800390c:	460b      	mov	r3, r1
 800390e:	4640      	mov	r0, r8
 8003910:	4649      	mov	r1, r9
 8003912:	f7fc fc85 	bl	8000220 <__aeabi_dsub>
 8003916:	4652      	mov	r2, sl
 8003918:	465b      	mov	r3, fp
 800391a:	f7fc fe39 	bl	8000590 <__aeabi_dmul>
 800391e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003922:	f7fc fc7d 	bl	8000220 <__aeabi_dsub>
 8003926:	a30c      	add	r3, pc, #48	@ (adr r3, 8003958 <__kernel_sin+0x140>)
 8003928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800392c:	4606      	mov	r6, r0
 800392e:	460f      	mov	r7, r1
 8003930:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003934:	f7fc fe2c 	bl	8000590 <__aeabi_dmul>
 8003938:	4602      	mov	r2, r0
 800393a:	460b      	mov	r3, r1
 800393c:	4630      	mov	r0, r6
 800393e:	4639      	mov	r1, r7
 8003940:	f7fc fc70 	bl	8000224 <__adddf3>
 8003944:	4602      	mov	r2, r0
 8003946:	460b      	mov	r3, r1
 8003948:	4620      	mov	r0, r4
 800394a:	4629      	mov	r1, r5
 800394c:	f7fc fc68 	bl	8000220 <__aeabi_dsub>
 8003950:	e7c6      	b.n	80038e0 <__kernel_sin+0xc8>
 8003952:	bf00      	nop
 8003954:	f3af 8000 	nop.w
 8003958:	55555549 	.word	0x55555549
 800395c:	3fc55555 	.word	0x3fc55555
 8003960:	3fe00000 	.word	0x3fe00000
 8003964:	5acfd57c 	.word	0x5acfd57c
 8003968:	3de5d93a 	.word	0x3de5d93a
 800396c:	8a2b9ceb 	.word	0x8a2b9ceb
 8003970:	3e5ae5e6 	.word	0x3e5ae5e6
 8003974:	57b1fe7d 	.word	0x57b1fe7d
 8003978:	3ec71de3 	.word	0x3ec71de3
 800397c:	19c161d5 	.word	0x19c161d5
 8003980:	3f2a01a0 	.word	0x3f2a01a0
 8003984:	1110f8a6 	.word	0x1110f8a6
 8003988:	3f811111 	.word	0x3f811111
 800398c:	00000000 	.word	0x00000000

08003990 <__ieee754_rem_pio2>:
 8003990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003994:	ec57 6b10 	vmov	r6, r7, d0
 8003998:	4bc5      	ldr	r3, [pc, #788]	@ (8003cb0 <__ieee754_rem_pio2+0x320>)
 800399a:	b08d      	sub	sp, #52	@ 0x34
 800399c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80039a0:	4598      	cmp	r8, r3
 80039a2:	4604      	mov	r4, r0
 80039a4:	9704      	str	r7, [sp, #16]
 80039a6:	d807      	bhi.n	80039b8 <__ieee754_rem_pio2+0x28>
 80039a8:	2200      	movs	r2, #0
 80039aa:	2300      	movs	r3, #0
 80039ac:	ed80 0b00 	vstr	d0, [r0]
 80039b0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80039b4:	2500      	movs	r5, #0
 80039b6:	e028      	b.n	8003a0a <__ieee754_rem_pio2+0x7a>
 80039b8:	4bbe      	ldr	r3, [pc, #760]	@ (8003cb4 <__ieee754_rem_pio2+0x324>)
 80039ba:	4598      	cmp	r8, r3
 80039bc:	d878      	bhi.n	8003ab0 <__ieee754_rem_pio2+0x120>
 80039be:	9b04      	ldr	r3, [sp, #16]
 80039c0:	4dbd      	ldr	r5, [pc, #756]	@ (8003cb8 <__ieee754_rem_pio2+0x328>)
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	4630      	mov	r0, r6
 80039c6:	a3ac      	add	r3, pc, #688	@ (adr r3, 8003c78 <__ieee754_rem_pio2+0x2e8>)
 80039c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039cc:	4639      	mov	r1, r7
 80039ce:	dd38      	ble.n	8003a42 <__ieee754_rem_pio2+0xb2>
 80039d0:	f7fc fc26 	bl	8000220 <__aeabi_dsub>
 80039d4:	45a8      	cmp	r8, r5
 80039d6:	4606      	mov	r6, r0
 80039d8:	460f      	mov	r7, r1
 80039da:	d01a      	beq.n	8003a12 <__ieee754_rem_pio2+0x82>
 80039dc:	a3a8      	add	r3, pc, #672	@ (adr r3, 8003c80 <__ieee754_rem_pio2+0x2f0>)
 80039de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039e2:	f7fc fc1d 	bl	8000220 <__aeabi_dsub>
 80039e6:	4602      	mov	r2, r0
 80039e8:	460b      	mov	r3, r1
 80039ea:	4680      	mov	r8, r0
 80039ec:	4689      	mov	r9, r1
 80039ee:	4630      	mov	r0, r6
 80039f0:	4639      	mov	r1, r7
 80039f2:	f7fc fc15 	bl	8000220 <__aeabi_dsub>
 80039f6:	a3a2      	add	r3, pc, #648	@ (adr r3, 8003c80 <__ieee754_rem_pio2+0x2f0>)
 80039f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039fc:	f7fc fc10 	bl	8000220 <__aeabi_dsub>
 8003a00:	e9c4 8900 	strd	r8, r9, [r4]
 8003a04:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003a08:	2501      	movs	r5, #1
 8003a0a:	4628      	mov	r0, r5
 8003a0c:	b00d      	add	sp, #52	@ 0x34
 8003a0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a12:	a39d      	add	r3, pc, #628	@ (adr r3, 8003c88 <__ieee754_rem_pio2+0x2f8>)
 8003a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a18:	f7fc fc02 	bl	8000220 <__aeabi_dsub>
 8003a1c:	a39c      	add	r3, pc, #624	@ (adr r3, 8003c90 <__ieee754_rem_pio2+0x300>)
 8003a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a22:	4606      	mov	r6, r0
 8003a24:	460f      	mov	r7, r1
 8003a26:	f7fc fbfb 	bl	8000220 <__aeabi_dsub>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	460b      	mov	r3, r1
 8003a2e:	4680      	mov	r8, r0
 8003a30:	4689      	mov	r9, r1
 8003a32:	4630      	mov	r0, r6
 8003a34:	4639      	mov	r1, r7
 8003a36:	f7fc fbf3 	bl	8000220 <__aeabi_dsub>
 8003a3a:	a395      	add	r3, pc, #596	@ (adr r3, 8003c90 <__ieee754_rem_pio2+0x300>)
 8003a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a40:	e7dc      	b.n	80039fc <__ieee754_rem_pio2+0x6c>
 8003a42:	f7fc fbef 	bl	8000224 <__adddf3>
 8003a46:	45a8      	cmp	r8, r5
 8003a48:	4606      	mov	r6, r0
 8003a4a:	460f      	mov	r7, r1
 8003a4c:	d018      	beq.n	8003a80 <__ieee754_rem_pio2+0xf0>
 8003a4e:	a38c      	add	r3, pc, #560	@ (adr r3, 8003c80 <__ieee754_rem_pio2+0x2f0>)
 8003a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a54:	f7fc fbe6 	bl	8000224 <__adddf3>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	460b      	mov	r3, r1
 8003a5c:	4680      	mov	r8, r0
 8003a5e:	4689      	mov	r9, r1
 8003a60:	4630      	mov	r0, r6
 8003a62:	4639      	mov	r1, r7
 8003a64:	f7fc fbdc 	bl	8000220 <__aeabi_dsub>
 8003a68:	a385      	add	r3, pc, #532	@ (adr r3, 8003c80 <__ieee754_rem_pio2+0x2f0>)
 8003a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a6e:	f7fc fbd9 	bl	8000224 <__adddf3>
 8003a72:	f04f 35ff 	mov.w	r5, #4294967295
 8003a76:	e9c4 8900 	strd	r8, r9, [r4]
 8003a7a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003a7e:	e7c4      	b.n	8003a0a <__ieee754_rem_pio2+0x7a>
 8003a80:	a381      	add	r3, pc, #516	@ (adr r3, 8003c88 <__ieee754_rem_pio2+0x2f8>)
 8003a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a86:	f7fc fbcd 	bl	8000224 <__adddf3>
 8003a8a:	a381      	add	r3, pc, #516	@ (adr r3, 8003c90 <__ieee754_rem_pio2+0x300>)
 8003a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a90:	4606      	mov	r6, r0
 8003a92:	460f      	mov	r7, r1
 8003a94:	f7fc fbc6 	bl	8000224 <__adddf3>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	460b      	mov	r3, r1
 8003a9c:	4680      	mov	r8, r0
 8003a9e:	4689      	mov	r9, r1
 8003aa0:	4630      	mov	r0, r6
 8003aa2:	4639      	mov	r1, r7
 8003aa4:	f7fc fbbc 	bl	8000220 <__aeabi_dsub>
 8003aa8:	a379      	add	r3, pc, #484	@ (adr r3, 8003c90 <__ieee754_rem_pio2+0x300>)
 8003aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aae:	e7de      	b.n	8003a6e <__ieee754_rem_pio2+0xde>
 8003ab0:	4b82      	ldr	r3, [pc, #520]	@ (8003cbc <__ieee754_rem_pio2+0x32c>)
 8003ab2:	4598      	cmp	r8, r3
 8003ab4:	f200 80d1 	bhi.w	8003c5a <__ieee754_rem_pio2+0x2ca>
 8003ab8:	f000 f966 	bl	8003d88 <fabs>
 8003abc:	ec57 6b10 	vmov	r6, r7, d0
 8003ac0:	a375      	add	r3, pc, #468	@ (adr r3, 8003c98 <__ieee754_rem_pio2+0x308>)
 8003ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ac6:	4630      	mov	r0, r6
 8003ac8:	4639      	mov	r1, r7
 8003aca:	f7fc fd61 	bl	8000590 <__aeabi_dmul>
 8003ace:	4b7c      	ldr	r3, [pc, #496]	@ (8003cc0 <__ieee754_rem_pio2+0x330>)
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f7fc fba7 	bl	8000224 <__adddf3>
 8003ad6:	f7fc fff5 	bl	8000ac4 <__aeabi_d2iz>
 8003ada:	4605      	mov	r5, r0
 8003adc:	f7fc fcee 	bl	80004bc <__aeabi_i2d>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	460b      	mov	r3, r1
 8003ae4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003ae8:	a363      	add	r3, pc, #396	@ (adr r3, 8003c78 <__ieee754_rem_pio2+0x2e8>)
 8003aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aee:	f7fc fd4f 	bl	8000590 <__aeabi_dmul>
 8003af2:	4602      	mov	r2, r0
 8003af4:	460b      	mov	r3, r1
 8003af6:	4630      	mov	r0, r6
 8003af8:	4639      	mov	r1, r7
 8003afa:	f7fc fb91 	bl	8000220 <__aeabi_dsub>
 8003afe:	a360      	add	r3, pc, #384	@ (adr r3, 8003c80 <__ieee754_rem_pio2+0x2f0>)
 8003b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b04:	4682      	mov	sl, r0
 8003b06:	468b      	mov	fp, r1
 8003b08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b0c:	f7fc fd40 	bl	8000590 <__aeabi_dmul>
 8003b10:	2d1f      	cmp	r5, #31
 8003b12:	4606      	mov	r6, r0
 8003b14:	460f      	mov	r7, r1
 8003b16:	dc0c      	bgt.n	8003b32 <__ieee754_rem_pio2+0x1a2>
 8003b18:	4b6a      	ldr	r3, [pc, #424]	@ (8003cc4 <__ieee754_rem_pio2+0x334>)
 8003b1a:	1e6a      	subs	r2, r5, #1
 8003b1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b20:	4543      	cmp	r3, r8
 8003b22:	d006      	beq.n	8003b32 <__ieee754_rem_pio2+0x1a2>
 8003b24:	4632      	mov	r2, r6
 8003b26:	463b      	mov	r3, r7
 8003b28:	4650      	mov	r0, sl
 8003b2a:	4659      	mov	r1, fp
 8003b2c:	f7fc fb78 	bl	8000220 <__aeabi_dsub>
 8003b30:	e00e      	b.n	8003b50 <__ieee754_rem_pio2+0x1c0>
 8003b32:	463b      	mov	r3, r7
 8003b34:	4632      	mov	r2, r6
 8003b36:	4650      	mov	r0, sl
 8003b38:	4659      	mov	r1, fp
 8003b3a:	f7fc fb71 	bl	8000220 <__aeabi_dsub>
 8003b3e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8003b42:	9305      	str	r3, [sp, #20]
 8003b44:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003b48:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8003b4c:	2b10      	cmp	r3, #16
 8003b4e:	dc02      	bgt.n	8003b56 <__ieee754_rem_pio2+0x1c6>
 8003b50:	e9c4 0100 	strd	r0, r1, [r4]
 8003b54:	e039      	b.n	8003bca <__ieee754_rem_pio2+0x23a>
 8003b56:	a34c      	add	r3, pc, #304	@ (adr r3, 8003c88 <__ieee754_rem_pio2+0x2f8>)
 8003b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b60:	f7fc fd16 	bl	8000590 <__aeabi_dmul>
 8003b64:	4606      	mov	r6, r0
 8003b66:	460f      	mov	r7, r1
 8003b68:	4602      	mov	r2, r0
 8003b6a:	460b      	mov	r3, r1
 8003b6c:	4650      	mov	r0, sl
 8003b6e:	4659      	mov	r1, fp
 8003b70:	f7fc fb56 	bl	8000220 <__aeabi_dsub>
 8003b74:	4602      	mov	r2, r0
 8003b76:	460b      	mov	r3, r1
 8003b78:	4680      	mov	r8, r0
 8003b7a:	4689      	mov	r9, r1
 8003b7c:	4650      	mov	r0, sl
 8003b7e:	4659      	mov	r1, fp
 8003b80:	f7fc fb4e 	bl	8000220 <__aeabi_dsub>
 8003b84:	4632      	mov	r2, r6
 8003b86:	463b      	mov	r3, r7
 8003b88:	f7fc fb4a 	bl	8000220 <__aeabi_dsub>
 8003b8c:	a340      	add	r3, pc, #256	@ (adr r3, 8003c90 <__ieee754_rem_pio2+0x300>)
 8003b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b92:	4606      	mov	r6, r0
 8003b94:	460f      	mov	r7, r1
 8003b96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b9a:	f7fc fcf9 	bl	8000590 <__aeabi_dmul>
 8003b9e:	4632      	mov	r2, r6
 8003ba0:	463b      	mov	r3, r7
 8003ba2:	f7fc fb3d 	bl	8000220 <__aeabi_dsub>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	460b      	mov	r3, r1
 8003baa:	4606      	mov	r6, r0
 8003bac:	460f      	mov	r7, r1
 8003bae:	4640      	mov	r0, r8
 8003bb0:	4649      	mov	r1, r9
 8003bb2:	f7fc fb35 	bl	8000220 <__aeabi_dsub>
 8003bb6:	9a05      	ldr	r2, [sp, #20]
 8003bb8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003bbc:	1ad3      	subs	r3, r2, r3
 8003bbe:	2b31      	cmp	r3, #49	@ 0x31
 8003bc0:	dc20      	bgt.n	8003c04 <__ieee754_rem_pio2+0x274>
 8003bc2:	e9c4 0100 	strd	r0, r1, [r4]
 8003bc6:	46c2      	mov	sl, r8
 8003bc8:	46cb      	mov	fp, r9
 8003bca:	e9d4 8900 	ldrd	r8, r9, [r4]
 8003bce:	4650      	mov	r0, sl
 8003bd0:	4642      	mov	r2, r8
 8003bd2:	464b      	mov	r3, r9
 8003bd4:	4659      	mov	r1, fp
 8003bd6:	f7fc fb23 	bl	8000220 <__aeabi_dsub>
 8003bda:	463b      	mov	r3, r7
 8003bdc:	4632      	mov	r2, r6
 8003bde:	f7fc fb1f 	bl	8000220 <__aeabi_dsub>
 8003be2:	9b04      	ldr	r3, [sp, #16]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003bea:	f6bf af0e 	bge.w	8003a0a <__ieee754_rem_pio2+0x7a>
 8003bee:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8003bf2:	6063      	str	r3, [r4, #4]
 8003bf4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003bf8:	f8c4 8000 	str.w	r8, [r4]
 8003bfc:	60a0      	str	r0, [r4, #8]
 8003bfe:	60e3      	str	r3, [r4, #12]
 8003c00:	426d      	negs	r5, r5
 8003c02:	e702      	b.n	8003a0a <__ieee754_rem_pio2+0x7a>
 8003c04:	a326      	add	r3, pc, #152	@ (adr r3, 8003ca0 <__ieee754_rem_pio2+0x310>)
 8003c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c0e:	f7fc fcbf 	bl	8000590 <__aeabi_dmul>
 8003c12:	4606      	mov	r6, r0
 8003c14:	460f      	mov	r7, r1
 8003c16:	4602      	mov	r2, r0
 8003c18:	460b      	mov	r3, r1
 8003c1a:	4640      	mov	r0, r8
 8003c1c:	4649      	mov	r1, r9
 8003c1e:	f7fc faff 	bl	8000220 <__aeabi_dsub>
 8003c22:	4602      	mov	r2, r0
 8003c24:	460b      	mov	r3, r1
 8003c26:	4682      	mov	sl, r0
 8003c28:	468b      	mov	fp, r1
 8003c2a:	4640      	mov	r0, r8
 8003c2c:	4649      	mov	r1, r9
 8003c2e:	f7fc faf7 	bl	8000220 <__aeabi_dsub>
 8003c32:	4632      	mov	r2, r6
 8003c34:	463b      	mov	r3, r7
 8003c36:	f7fc faf3 	bl	8000220 <__aeabi_dsub>
 8003c3a:	a31b      	add	r3, pc, #108	@ (adr r3, 8003ca8 <__ieee754_rem_pio2+0x318>)
 8003c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c40:	4606      	mov	r6, r0
 8003c42:	460f      	mov	r7, r1
 8003c44:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c48:	f7fc fca2 	bl	8000590 <__aeabi_dmul>
 8003c4c:	4632      	mov	r2, r6
 8003c4e:	463b      	mov	r3, r7
 8003c50:	f7fc fae6 	bl	8000220 <__aeabi_dsub>
 8003c54:	4606      	mov	r6, r0
 8003c56:	460f      	mov	r7, r1
 8003c58:	e764      	b.n	8003b24 <__ieee754_rem_pio2+0x194>
 8003c5a:	4b1b      	ldr	r3, [pc, #108]	@ (8003cc8 <__ieee754_rem_pio2+0x338>)
 8003c5c:	4598      	cmp	r8, r3
 8003c5e:	d935      	bls.n	8003ccc <__ieee754_rem_pio2+0x33c>
 8003c60:	4632      	mov	r2, r6
 8003c62:	463b      	mov	r3, r7
 8003c64:	4630      	mov	r0, r6
 8003c66:	4639      	mov	r1, r7
 8003c68:	f7fc fada 	bl	8000220 <__aeabi_dsub>
 8003c6c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003c70:	e9c4 0100 	strd	r0, r1, [r4]
 8003c74:	e69e      	b.n	80039b4 <__ieee754_rem_pio2+0x24>
 8003c76:	bf00      	nop
 8003c78:	54400000 	.word	0x54400000
 8003c7c:	3ff921fb 	.word	0x3ff921fb
 8003c80:	1a626331 	.word	0x1a626331
 8003c84:	3dd0b461 	.word	0x3dd0b461
 8003c88:	1a600000 	.word	0x1a600000
 8003c8c:	3dd0b461 	.word	0x3dd0b461
 8003c90:	2e037073 	.word	0x2e037073
 8003c94:	3ba3198a 	.word	0x3ba3198a
 8003c98:	6dc9c883 	.word	0x6dc9c883
 8003c9c:	3fe45f30 	.word	0x3fe45f30
 8003ca0:	2e000000 	.word	0x2e000000
 8003ca4:	3ba3198a 	.word	0x3ba3198a
 8003ca8:	252049c1 	.word	0x252049c1
 8003cac:	397b839a 	.word	0x397b839a
 8003cb0:	3fe921fb 	.word	0x3fe921fb
 8003cb4:	4002d97b 	.word	0x4002d97b
 8003cb8:	3ff921fb 	.word	0x3ff921fb
 8003cbc:	413921fb 	.word	0x413921fb
 8003cc0:	3fe00000 	.word	0x3fe00000
 8003cc4:	08004650 	.word	0x08004650
 8003cc8:	7fefffff 	.word	0x7fefffff
 8003ccc:	ea4f 5528 	mov.w	r5, r8, asr #20
 8003cd0:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8003cd4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8003cd8:	4630      	mov	r0, r6
 8003cda:	460f      	mov	r7, r1
 8003cdc:	f7fc fef2 	bl	8000ac4 <__aeabi_d2iz>
 8003ce0:	f7fc fbec 	bl	80004bc <__aeabi_i2d>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	460b      	mov	r3, r1
 8003ce8:	4630      	mov	r0, r6
 8003cea:	4639      	mov	r1, r7
 8003cec:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003cf0:	f7fc fa96 	bl	8000220 <__aeabi_dsub>
 8003cf4:	4b22      	ldr	r3, [pc, #136]	@ (8003d80 <__ieee754_rem_pio2+0x3f0>)
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f7fc fc4a 	bl	8000590 <__aeabi_dmul>
 8003cfc:	460f      	mov	r7, r1
 8003cfe:	4606      	mov	r6, r0
 8003d00:	f7fc fee0 	bl	8000ac4 <__aeabi_d2iz>
 8003d04:	f7fc fbda 	bl	80004bc <__aeabi_i2d>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	460b      	mov	r3, r1
 8003d0c:	4630      	mov	r0, r6
 8003d0e:	4639      	mov	r1, r7
 8003d10:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003d14:	f7fc fa84 	bl	8000220 <__aeabi_dsub>
 8003d18:	4b19      	ldr	r3, [pc, #100]	@ (8003d80 <__ieee754_rem_pio2+0x3f0>)
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	f7fc fc38 	bl	8000590 <__aeabi_dmul>
 8003d20:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8003d24:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8003d28:	f04f 0803 	mov.w	r8, #3
 8003d2c:	2600      	movs	r6, #0
 8003d2e:	2700      	movs	r7, #0
 8003d30:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8003d34:	4632      	mov	r2, r6
 8003d36:	463b      	mov	r3, r7
 8003d38:	46c2      	mov	sl, r8
 8003d3a:	f108 38ff 	add.w	r8, r8, #4294967295
 8003d3e:	f7fc fe8f 	bl	8000a60 <__aeabi_dcmpeq>
 8003d42:	2800      	cmp	r0, #0
 8003d44:	d1f4      	bne.n	8003d30 <__ieee754_rem_pio2+0x3a0>
 8003d46:	4b0f      	ldr	r3, [pc, #60]	@ (8003d84 <__ieee754_rem_pio2+0x3f4>)
 8003d48:	9301      	str	r3, [sp, #4]
 8003d4a:	2302      	movs	r3, #2
 8003d4c:	9300      	str	r3, [sp, #0]
 8003d4e:	462a      	mov	r2, r5
 8003d50:	4653      	mov	r3, sl
 8003d52:	4621      	mov	r1, r4
 8003d54:	a806      	add	r0, sp, #24
 8003d56:	f000 f81f 	bl	8003d98 <__kernel_rem_pio2>
 8003d5a:	9b04      	ldr	r3, [sp, #16]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	4605      	mov	r5, r0
 8003d60:	f6bf ae53 	bge.w	8003a0a <__ieee754_rem_pio2+0x7a>
 8003d64:	e9d4 2100 	ldrd	r2, r1, [r4]
 8003d68:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003d6c:	e9c4 2300 	strd	r2, r3, [r4]
 8003d70:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8003d74:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003d78:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8003d7c:	e740      	b.n	8003c00 <__ieee754_rem_pio2+0x270>
 8003d7e:	bf00      	nop
 8003d80:	41700000 	.word	0x41700000
 8003d84:	080046d0 	.word	0x080046d0

08003d88 <fabs>:
 8003d88:	ec51 0b10 	vmov	r0, r1, d0
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003d92:	ec43 2b10 	vmov	d0, r2, r3
 8003d96:	4770      	bx	lr

08003d98 <__kernel_rem_pio2>:
 8003d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d9c:	ed2d 8b02 	vpush	{d8}
 8003da0:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8003da4:	f112 0f14 	cmn.w	r2, #20
 8003da8:	9306      	str	r3, [sp, #24]
 8003daa:	9104      	str	r1, [sp, #16]
 8003dac:	4bc2      	ldr	r3, [pc, #776]	@ (80040b8 <__kernel_rem_pio2+0x320>)
 8003dae:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8003db0:	9008      	str	r0, [sp, #32]
 8003db2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003db6:	9300      	str	r3, [sp, #0]
 8003db8:	9b06      	ldr	r3, [sp, #24]
 8003dba:	f103 33ff 	add.w	r3, r3, #4294967295
 8003dbe:	bfa8      	it	ge
 8003dc0:	1ed4      	subge	r4, r2, #3
 8003dc2:	9305      	str	r3, [sp, #20]
 8003dc4:	bfb2      	itee	lt
 8003dc6:	2400      	movlt	r4, #0
 8003dc8:	2318      	movge	r3, #24
 8003dca:	fb94 f4f3 	sdivge	r4, r4, r3
 8003dce:	f06f 0317 	mvn.w	r3, #23
 8003dd2:	fb04 3303 	mla	r3, r4, r3, r3
 8003dd6:	eb03 0b02 	add.w	fp, r3, r2
 8003dda:	9b00      	ldr	r3, [sp, #0]
 8003ddc:	9a05      	ldr	r2, [sp, #20]
 8003dde:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 80040a8 <__kernel_rem_pio2+0x310>
 8003de2:	eb03 0802 	add.w	r8, r3, r2
 8003de6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8003de8:	1aa7      	subs	r7, r4, r2
 8003dea:	ae20      	add	r6, sp, #128	@ 0x80
 8003dec:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8003df0:	2500      	movs	r5, #0
 8003df2:	4545      	cmp	r5, r8
 8003df4:	dd12      	ble.n	8003e1c <__kernel_rem_pio2+0x84>
 8003df6:	9b06      	ldr	r3, [sp, #24]
 8003df8:	aa20      	add	r2, sp, #128	@ 0x80
 8003dfa:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8003dfe:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8003e02:	2700      	movs	r7, #0
 8003e04:	9b00      	ldr	r3, [sp, #0]
 8003e06:	429f      	cmp	r7, r3
 8003e08:	dc2e      	bgt.n	8003e68 <__kernel_rem_pio2+0xd0>
 8003e0a:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 80040a8 <__kernel_rem_pio2+0x310>
 8003e0e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003e12:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003e16:	46a8      	mov	r8, r5
 8003e18:	2600      	movs	r6, #0
 8003e1a:	e01b      	b.n	8003e54 <__kernel_rem_pio2+0xbc>
 8003e1c:	42ef      	cmn	r7, r5
 8003e1e:	d407      	bmi.n	8003e30 <__kernel_rem_pio2+0x98>
 8003e20:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8003e24:	f7fc fb4a 	bl	80004bc <__aeabi_i2d>
 8003e28:	e8e6 0102 	strd	r0, r1, [r6], #8
 8003e2c:	3501      	adds	r5, #1
 8003e2e:	e7e0      	b.n	8003df2 <__kernel_rem_pio2+0x5a>
 8003e30:	ec51 0b18 	vmov	r0, r1, d8
 8003e34:	e7f8      	b.n	8003e28 <__kernel_rem_pio2+0x90>
 8003e36:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 8003e3a:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8003e3e:	f7fc fba7 	bl	8000590 <__aeabi_dmul>
 8003e42:	4602      	mov	r2, r0
 8003e44:	460b      	mov	r3, r1
 8003e46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003e4a:	f7fc f9eb 	bl	8000224 <__adddf3>
 8003e4e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003e52:	3601      	adds	r6, #1
 8003e54:	9b05      	ldr	r3, [sp, #20]
 8003e56:	429e      	cmp	r6, r3
 8003e58:	dded      	ble.n	8003e36 <__kernel_rem_pio2+0x9e>
 8003e5a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003e5e:	3701      	adds	r7, #1
 8003e60:	ecaa 7b02 	vstmia	sl!, {d7}
 8003e64:	3508      	adds	r5, #8
 8003e66:	e7cd      	b.n	8003e04 <__kernel_rem_pio2+0x6c>
 8003e68:	9b00      	ldr	r3, [sp, #0]
 8003e6a:	f8dd 8000 	ldr.w	r8, [sp]
 8003e6e:	aa0c      	add	r2, sp, #48	@ 0x30
 8003e70:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003e74:	930a      	str	r3, [sp, #40]	@ 0x28
 8003e76:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8003e78:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003e7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003e7e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8003e82:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003e84:	ab98      	add	r3, sp, #608	@ 0x260
 8003e86:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8003e8a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8003e8e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003e92:	ac0c      	add	r4, sp, #48	@ 0x30
 8003e94:	ab70      	add	r3, sp, #448	@ 0x1c0
 8003e96:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8003e9a:	46a1      	mov	r9, r4
 8003e9c:	46c2      	mov	sl, r8
 8003e9e:	f1ba 0f00 	cmp.w	sl, #0
 8003ea2:	dc77      	bgt.n	8003f94 <__kernel_rem_pio2+0x1fc>
 8003ea4:	4658      	mov	r0, fp
 8003ea6:	ed9d 0b02 	vldr	d0, [sp, #8]
 8003eaa:	f000 fac5 	bl	8004438 <scalbn>
 8003eae:	ec57 6b10 	vmov	r6, r7, d0
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8003eb8:	4630      	mov	r0, r6
 8003eba:	4639      	mov	r1, r7
 8003ebc:	f7fc fb68 	bl	8000590 <__aeabi_dmul>
 8003ec0:	ec41 0b10 	vmov	d0, r0, r1
 8003ec4:	f000 fb34 	bl	8004530 <floor>
 8003ec8:	4b7c      	ldr	r3, [pc, #496]	@ (80040bc <__kernel_rem_pio2+0x324>)
 8003eca:	ec51 0b10 	vmov	r0, r1, d0
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f7fc fb5e 	bl	8000590 <__aeabi_dmul>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	460b      	mov	r3, r1
 8003ed8:	4630      	mov	r0, r6
 8003eda:	4639      	mov	r1, r7
 8003edc:	f7fc f9a0 	bl	8000220 <__aeabi_dsub>
 8003ee0:	460f      	mov	r7, r1
 8003ee2:	4606      	mov	r6, r0
 8003ee4:	f7fc fdee 	bl	8000ac4 <__aeabi_d2iz>
 8003ee8:	9002      	str	r0, [sp, #8]
 8003eea:	f7fc fae7 	bl	80004bc <__aeabi_i2d>
 8003eee:	4602      	mov	r2, r0
 8003ef0:	460b      	mov	r3, r1
 8003ef2:	4630      	mov	r0, r6
 8003ef4:	4639      	mov	r1, r7
 8003ef6:	f7fc f993 	bl	8000220 <__aeabi_dsub>
 8003efa:	f1bb 0f00 	cmp.w	fp, #0
 8003efe:	4606      	mov	r6, r0
 8003f00:	460f      	mov	r7, r1
 8003f02:	dd6c      	ble.n	8003fde <__kernel_rem_pio2+0x246>
 8003f04:	f108 31ff 	add.w	r1, r8, #4294967295
 8003f08:	ab0c      	add	r3, sp, #48	@ 0x30
 8003f0a:	9d02      	ldr	r5, [sp, #8]
 8003f0c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003f10:	f1cb 0018 	rsb	r0, fp, #24
 8003f14:	fa43 f200 	asr.w	r2, r3, r0
 8003f18:	4415      	add	r5, r2
 8003f1a:	4082      	lsls	r2, r0
 8003f1c:	1a9b      	subs	r3, r3, r2
 8003f1e:	aa0c      	add	r2, sp, #48	@ 0x30
 8003f20:	9502      	str	r5, [sp, #8]
 8003f22:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8003f26:	f1cb 0217 	rsb	r2, fp, #23
 8003f2a:	fa43 f902 	asr.w	r9, r3, r2
 8003f2e:	f1b9 0f00 	cmp.w	r9, #0
 8003f32:	dd64      	ble.n	8003ffe <__kernel_rem_pio2+0x266>
 8003f34:	9b02      	ldr	r3, [sp, #8]
 8003f36:	2200      	movs	r2, #0
 8003f38:	3301      	adds	r3, #1
 8003f3a:	9302      	str	r3, [sp, #8]
 8003f3c:	4615      	mov	r5, r2
 8003f3e:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8003f42:	4590      	cmp	r8, r2
 8003f44:	f300 80a1 	bgt.w	800408a <__kernel_rem_pio2+0x2f2>
 8003f48:	f1bb 0f00 	cmp.w	fp, #0
 8003f4c:	dd07      	ble.n	8003f5e <__kernel_rem_pio2+0x1c6>
 8003f4e:	f1bb 0f01 	cmp.w	fp, #1
 8003f52:	f000 80c1 	beq.w	80040d8 <__kernel_rem_pio2+0x340>
 8003f56:	f1bb 0f02 	cmp.w	fp, #2
 8003f5a:	f000 80c8 	beq.w	80040ee <__kernel_rem_pio2+0x356>
 8003f5e:	f1b9 0f02 	cmp.w	r9, #2
 8003f62:	d14c      	bne.n	8003ffe <__kernel_rem_pio2+0x266>
 8003f64:	4632      	mov	r2, r6
 8003f66:	463b      	mov	r3, r7
 8003f68:	4955      	ldr	r1, [pc, #340]	@ (80040c0 <__kernel_rem_pio2+0x328>)
 8003f6a:	2000      	movs	r0, #0
 8003f6c:	f7fc f958 	bl	8000220 <__aeabi_dsub>
 8003f70:	4606      	mov	r6, r0
 8003f72:	460f      	mov	r7, r1
 8003f74:	2d00      	cmp	r5, #0
 8003f76:	d042      	beq.n	8003ffe <__kernel_rem_pio2+0x266>
 8003f78:	4658      	mov	r0, fp
 8003f7a:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 80040b0 <__kernel_rem_pio2+0x318>
 8003f7e:	f000 fa5b 	bl	8004438 <scalbn>
 8003f82:	4630      	mov	r0, r6
 8003f84:	4639      	mov	r1, r7
 8003f86:	ec53 2b10 	vmov	r2, r3, d0
 8003f8a:	f7fc f949 	bl	8000220 <__aeabi_dsub>
 8003f8e:	4606      	mov	r6, r0
 8003f90:	460f      	mov	r7, r1
 8003f92:	e034      	b.n	8003ffe <__kernel_rem_pio2+0x266>
 8003f94:	4b4b      	ldr	r3, [pc, #300]	@ (80040c4 <__kernel_rem_pio2+0x32c>)
 8003f96:	2200      	movs	r2, #0
 8003f98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003f9c:	f7fc faf8 	bl	8000590 <__aeabi_dmul>
 8003fa0:	f7fc fd90 	bl	8000ac4 <__aeabi_d2iz>
 8003fa4:	f7fc fa8a 	bl	80004bc <__aeabi_i2d>
 8003fa8:	4b47      	ldr	r3, [pc, #284]	@ (80040c8 <__kernel_rem_pio2+0x330>)
 8003faa:	2200      	movs	r2, #0
 8003fac:	4606      	mov	r6, r0
 8003fae:	460f      	mov	r7, r1
 8003fb0:	f7fc faee 	bl	8000590 <__aeabi_dmul>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	460b      	mov	r3, r1
 8003fb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003fbc:	f7fc f930 	bl	8000220 <__aeabi_dsub>
 8003fc0:	f7fc fd80 	bl	8000ac4 <__aeabi_d2iz>
 8003fc4:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8003fc8:	f849 0b04 	str.w	r0, [r9], #4
 8003fcc:	4639      	mov	r1, r7
 8003fce:	4630      	mov	r0, r6
 8003fd0:	f7fc f928 	bl	8000224 <__adddf3>
 8003fd4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003fd8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003fdc:	e75f      	b.n	8003e9e <__kernel_rem_pio2+0x106>
 8003fde:	d107      	bne.n	8003ff0 <__kernel_rem_pio2+0x258>
 8003fe0:	f108 33ff 	add.w	r3, r8, #4294967295
 8003fe4:	aa0c      	add	r2, sp, #48	@ 0x30
 8003fe6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fea:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8003fee:	e79e      	b.n	8003f2e <__kernel_rem_pio2+0x196>
 8003ff0:	4b36      	ldr	r3, [pc, #216]	@ (80040cc <__kernel_rem_pio2+0x334>)
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	f7fc fd52 	bl	8000a9c <__aeabi_dcmpge>
 8003ff8:	2800      	cmp	r0, #0
 8003ffa:	d143      	bne.n	8004084 <__kernel_rem_pio2+0x2ec>
 8003ffc:	4681      	mov	r9, r0
 8003ffe:	2200      	movs	r2, #0
 8004000:	2300      	movs	r3, #0
 8004002:	4630      	mov	r0, r6
 8004004:	4639      	mov	r1, r7
 8004006:	f7fc fd2b 	bl	8000a60 <__aeabi_dcmpeq>
 800400a:	2800      	cmp	r0, #0
 800400c:	f000 80c1 	beq.w	8004192 <__kernel_rem_pio2+0x3fa>
 8004010:	f108 33ff 	add.w	r3, r8, #4294967295
 8004014:	2200      	movs	r2, #0
 8004016:	9900      	ldr	r1, [sp, #0]
 8004018:	428b      	cmp	r3, r1
 800401a:	da70      	bge.n	80040fe <__kernel_rem_pio2+0x366>
 800401c:	2a00      	cmp	r2, #0
 800401e:	f000 808b 	beq.w	8004138 <__kernel_rem_pio2+0x3a0>
 8004022:	f108 38ff 	add.w	r8, r8, #4294967295
 8004026:	ab0c      	add	r3, sp, #48	@ 0x30
 8004028:	f1ab 0b18 	sub.w	fp, fp, #24
 800402c:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d0f6      	beq.n	8004022 <__kernel_rem_pio2+0x28a>
 8004034:	4658      	mov	r0, fp
 8004036:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 80040b0 <__kernel_rem_pio2+0x318>
 800403a:	f000 f9fd 	bl	8004438 <scalbn>
 800403e:	f108 0301 	add.w	r3, r8, #1
 8004042:	00da      	lsls	r2, r3, #3
 8004044:	9205      	str	r2, [sp, #20]
 8004046:	ec55 4b10 	vmov	r4, r5, d0
 800404a:	aa70      	add	r2, sp, #448	@ 0x1c0
 800404c:	f8df b074 	ldr.w	fp, [pc, #116]	@ 80040c4 <__kernel_rem_pio2+0x32c>
 8004050:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8004054:	4646      	mov	r6, r8
 8004056:	f04f 0a00 	mov.w	sl, #0
 800405a:	2e00      	cmp	r6, #0
 800405c:	f280 80d1 	bge.w	8004202 <__kernel_rem_pio2+0x46a>
 8004060:	4644      	mov	r4, r8
 8004062:	2c00      	cmp	r4, #0
 8004064:	f2c0 80ff 	blt.w	8004266 <__kernel_rem_pio2+0x4ce>
 8004068:	4b19      	ldr	r3, [pc, #100]	@ (80040d0 <__kernel_rem_pio2+0x338>)
 800406a:	461f      	mov	r7, r3
 800406c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800406e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004072:	9306      	str	r3, [sp, #24]
 8004074:	f04f 0a00 	mov.w	sl, #0
 8004078:	f04f 0b00 	mov.w	fp, #0
 800407c:	2600      	movs	r6, #0
 800407e:	eba8 0504 	sub.w	r5, r8, r4
 8004082:	e0e4      	b.n	800424e <__kernel_rem_pio2+0x4b6>
 8004084:	f04f 0902 	mov.w	r9, #2
 8004088:	e754      	b.n	8003f34 <__kernel_rem_pio2+0x19c>
 800408a:	f854 3b04 	ldr.w	r3, [r4], #4
 800408e:	bb0d      	cbnz	r5, 80040d4 <__kernel_rem_pio2+0x33c>
 8004090:	b123      	cbz	r3, 800409c <__kernel_rem_pio2+0x304>
 8004092:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8004096:	f844 3c04 	str.w	r3, [r4, #-4]
 800409a:	2301      	movs	r3, #1
 800409c:	3201      	adds	r2, #1
 800409e:	461d      	mov	r5, r3
 80040a0:	e74f      	b.n	8003f42 <__kernel_rem_pio2+0x1aa>
 80040a2:	bf00      	nop
 80040a4:	f3af 8000 	nop.w
	...
 80040b4:	3ff00000 	.word	0x3ff00000
 80040b8:	08004818 	.word	0x08004818
 80040bc:	40200000 	.word	0x40200000
 80040c0:	3ff00000 	.word	0x3ff00000
 80040c4:	3e700000 	.word	0x3e700000
 80040c8:	41700000 	.word	0x41700000
 80040cc:	3fe00000 	.word	0x3fe00000
 80040d0:	080047d8 	.word	0x080047d8
 80040d4:	1acb      	subs	r3, r1, r3
 80040d6:	e7de      	b.n	8004096 <__kernel_rem_pio2+0x2fe>
 80040d8:	f108 32ff 	add.w	r2, r8, #4294967295
 80040dc:	ab0c      	add	r3, sp, #48	@ 0x30
 80040de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040e2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80040e6:	a90c      	add	r1, sp, #48	@ 0x30
 80040e8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80040ec:	e737      	b.n	8003f5e <__kernel_rem_pio2+0x1c6>
 80040ee:	f108 32ff 	add.w	r2, r8, #4294967295
 80040f2:	ab0c      	add	r3, sp, #48	@ 0x30
 80040f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040f8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80040fc:	e7f3      	b.n	80040e6 <__kernel_rem_pio2+0x34e>
 80040fe:	a90c      	add	r1, sp, #48	@ 0x30
 8004100:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8004104:	3b01      	subs	r3, #1
 8004106:	430a      	orrs	r2, r1
 8004108:	e785      	b.n	8004016 <__kernel_rem_pio2+0x27e>
 800410a:	3401      	adds	r4, #1
 800410c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8004110:	2a00      	cmp	r2, #0
 8004112:	d0fa      	beq.n	800410a <__kernel_rem_pio2+0x372>
 8004114:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004116:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800411a:	eb0d 0503 	add.w	r5, sp, r3
 800411e:	9b06      	ldr	r3, [sp, #24]
 8004120:	aa20      	add	r2, sp, #128	@ 0x80
 8004122:	4443      	add	r3, r8
 8004124:	f108 0701 	add.w	r7, r8, #1
 8004128:	3d98      	subs	r5, #152	@ 0x98
 800412a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800412e:	4444      	add	r4, r8
 8004130:	42bc      	cmp	r4, r7
 8004132:	da04      	bge.n	800413e <__kernel_rem_pio2+0x3a6>
 8004134:	46a0      	mov	r8, r4
 8004136:	e6a2      	b.n	8003e7e <__kernel_rem_pio2+0xe6>
 8004138:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800413a:	2401      	movs	r4, #1
 800413c:	e7e6      	b.n	800410c <__kernel_rem_pio2+0x374>
 800413e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004140:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8004144:	f7fc f9ba 	bl	80004bc <__aeabi_i2d>
 8004148:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8004408 <__kernel_rem_pio2+0x670>
 800414c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8004150:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004154:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004158:	46b2      	mov	sl, r6
 800415a:	f04f 0800 	mov.w	r8, #0
 800415e:	9b05      	ldr	r3, [sp, #20]
 8004160:	4598      	cmp	r8, r3
 8004162:	dd05      	ble.n	8004170 <__kernel_rem_pio2+0x3d8>
 8004164:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004168:	3701      	adds	r7, #1
 800416a:	eca5 7b02 	vstmia	r5!, {d7}
 800416e:	e7df      	b.n	8004130 <__kernel_rem_pio2+0x398>
 8004170:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8004174:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8004178:	f7fc fa0a 	bl	8000590 <__aeabi_dmul>
 800417c:	4602      	mov	r2, r0
 800417e:	460b      	mov	r3, r1
 8004180:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004184:	f7fc f84e 	bl	8000224 <__adddf3>
 8004188:	f108 0801 	add.w	r8, r8, #1
 800418c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004190:	e7e5      	b.n	800415e <__kernel_rem_pio2+0x3c6>
 8004192:	f1cb 0000 	rsb	r0, fp, #0
 8004196:	ec47 6b10 	vmov	d0, r6, r7
 800419a:	f000 f94d 	bl	8004438 <scalbn>
 800419e:	ec55 4b10 	vmov	r4, r5, d0
 80041a2:	4b9b      	ldr	r3, [pc, #620]	@ (8004410 <__kernel_rem_pio2+0x678>)
 80041a4:	2200      	movs	r2, #0
 80041a6:	4620      	mov	r0, r4
 80041a8:	4629      	mov	r1, r5
 80041aa:	f7fc fc77 	bl	8000a9c <__aeabi_dcmpge>
 80041ae:	b300      	cbz	r0, 80041f2 <__kernel_rem_pio2+0x45a>
 80041b0:	4b98      	ldr	r3, [pc, #608]	@ (8004414 <__kernel_rem_pio2+0x67c>)
 80041b2:	2200      	movs	r2, #0
 80041b4:	4620      	mov	r0, r4
 80041b6:	4629      	mov	r1, r5
 80041b8:	f7fc f9ea 	bl	8000590 <__aeabi_dmul>
 80041bc:	f7fc fc82 	bl	8000ac4 <__aeabi_d2iz>
 80041c0:	4606      	mov	r6, r0
 80041c2:	f7fc f97b 	bl	80004bc <__aeabi_i2d>
 80041c6:	4b92      	ldr	r3, [pc, #584]	@ (8004410 <__kernel_rem_pio2+0x678>)
 80041c8:	2200      	movs	r2, #0
 80041ca:	f7fc f9e1 	bl	8000590 <__aeabi_dmul>
 80041ce:	460b      	mov	r3, r1
 80041d0:	4602      	mov	r2, r0
 80041d2:	4629      	mov	r1, r5
 80041d4:	4620      	mov	r0, r4
 80041d6:	f7fc f823 	bl	8000220 <__aeabi_dsub>
 80041da:	f7fc fc73 	bl	8000ac4 <__aeabi_d2iz>
 80041de:	ab0c      	add	r3, sp, #48	@ 0x30
 80041e0:	f10b 0b18 	add.w	fp, fp, #24
 80041e4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80041e8:	f108 0801 	add.w	r8, r8, #1
 80041ec:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 80041f0:	e720      	b.n	8004034 <__kernel_rem_pio2+0x29c>
 80041f2:	4620      	mov	r0, r4
 80041f4:	4629      	mov	r1, r5
 80041f6:	f7fc fc65 	bl	8000ac4 <__aeabi_d2iz>
 80041fa:	ab0c      	add	r3, sp, #48	@ 0x30
 80041fc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8004200:	e718      	b.n	8004034 <__kernel_rem_pio2+0x29c>
 8004202:	ab0c      	add	r3, sp, #48	@ 0x30
 8004204:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004208:	f7fc f958 	bl	80004bc <__aeabi_i2d>
 800420c:	4622      	mov	r2, r4
 800420e:	462b      	mov	r3, r5
 8004210:	f7fc f9be 	bl	8000590 <__aeabi_dmul>
 8004214:	4652      	mov	r2, sl
 8004216:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800421a:	465b      	mov	r3, fp
 800421c:	4620      	mov	r0, r4
 800421e:	4629      	mov	r1, r5
 8004220:	f7fc f9b6 	bl	8000590 <__aeabi_dmul>
 8004224:	3e01      	subs	r6, #1
 8004226:	4604      	mov	r4, r0
 8004228:	460d      	mov	r5, r1
 800422a:	e716      	b.n	800405a <__kernel_rem_pio2+0x2c2>
 800422c:	9906      	ldr	r1, [sp, #24]
 800422e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8004232:	9106      	str	r1, [sp, #24]
 8004234:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8004238:	f7fc f9aa 	bl	8000590 <__aeabi_dmul>
 800423c:	4602      	mov	r2, r0
 800423e:	460b      	mov	r3, r1
 8004240:	4650      	mov	r0, sl
 8004242:	4659      	mov	r1, fp
 8004244:	f7fb ffee 	bl	8000224 <__adddf3>
 8004248:	3601      	adds	r6, #1
 800424a:	4682      	mov	sl, r0
 800424c:	468b      	mov	fp, r1
 800424e:	9b00      	ldr	r3, [sp, #0]
 8004250:	429e      	cmp	r6, r3
 8004252:	dc01      	bgt.n	8004258 <__kernel_rem_pio2+0x4c0>
 8004254:	42ae      	cmp	r6, r5
 8004256:	dde9      	ble.n	800422c <__kernel_rem_pio2+0x494>
 8004258:	ab48      	add	r3, sp, #288	@ 0x120
 800425a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800425e:	e9c5 ab00 	strd	sl, fp, [r5]
 8004262:	3c01      	subs	r4, #1
 8004264:	e6fd      	b.n	8004062 <__kernel_rem_pio2+0x2ca>
 8004266:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8004268:	2b02      	cmp	r3, #2
 800426a:	dc0b      	bgt.n	8004284 <__kernel_rem_pio2+0x4ec>
 800426c:	2b00      	cmp	r3, #0
 800426e:	dc35      	bgt.n	80042dc <__kernel_rem_pio2+0x544>
 8004270:	d059      	beq.n	8004326 <__kernel_rem_pio2+0x58e>
 8004272:	9b02      	ldr	r3, [sp, #8]
 8004274:	f003 0007 	and.w	r0, r3, #7
 8004278:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800427c:	ecbd 8b02 	vpop	{d8}
 8004280:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004284:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8004286:	2b03      	cmp	r3, #3
 8004288:	d1f3      	bne.n	8004272 <__kernel_rem_pio2+0x4da>
 800428a:	9b05      	ldr	r3, [sp, #20]
 800428c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004290:	eb0d 0403 	add.w	r4, sp, r3
 8004294:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8004298:	4625      	mov	r5, r4
 800429a:	46c2      	mov	sl, r8
 800429c:	f1ba 0f00 	cmp.w	sl, #0
 80042a0:	dc69      	bgt.n	8004376 <__kernel_rem_pio2+0x5de>
 80042a2:	4645      	mov	r5, r8
 80042a4:	2d01      	cmp	r5, #1
 80042a6:	f300 8087 	bgt.w	80043b8 <__kernel_rem_pio2+0x620>
 80042aa:	9c05      	ldr	r4, [sp, #20]
 80042ac:	ab48      	add	r3, sp, #288	@ 0x120
 80042ae:	441c      	add	r4, r3
 80042b0:	2000      	movs	r0, #0
 80042b2:	2100      	movs	r1, #0
 80042b4:	f1b8 0f01 	cmp.w	r8, #1
 80042b8:	f300 809c 	bgt.w	80043f4 <__kernel_rem_pio2+0x65c>
 80042bc:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 80042c0:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 80042c4:	f1b9 0f00 	cmp.w	r9, #0
 80042c8:	f040 80a6 	bne.w	8004418 <__kernel_rem_pio2+0x680>
 80042cc:	9b04      	ldr	r3, [sp, #16]
 80042ce:	e9c3 5600 	strd	r5, r6, [r3]
 80042d2:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80042d6:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80042da:	e7ca      	b.n	8004272 <__kernel_rem_pio2+0x4da>
 80042dc:	9d05      	ldr	r5, [sp, #20]
 80042de:	ab48      	add	r3, sp, #288	@ 0x120
 80042e0:	441d      	add	r5, r3
 80042e2:	4644      	mov	r4, r8
 80042e4:	2000      	movs	r0, #0
 80042e6:	2100      	movs	r1, #0
 80042e8:	2c00      	cmp	r4, #0
 80042ea:	da35      	bge.n	8004358 <__kernel_rem_pio2+0x5c0>
 80042ec:	f1b9 0f00 	cmp.w	r9, #0
 80042f0:	d038      	beq.n	8004364 <__kernel_rem_pio2+0x5cc>
 80042f2:	4602      	mov	r2, r0
 80042f4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80042f8:	9c04      	ldr	r4, [sp, #16]
 80042fa:	e9c4 2300 	strd	r2, r3, [r4]
 80042fe:	4602      	mov	r2, r0
 8004300:	460b      	mov	r3, r1
 8004302:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8004306:	f7fb ff8b 	bl	8000220 <__aeabi_dsub>
 800430a:	ad4a      	add	r5, sp, #296	@ 0x128
 800430c:	2401      	movs	r4, #1
 800430e:	45a0      	cmp	r8, r4
 8004310:	da2b      	bge.n	800436a <__kernel_rem_pio2+0x5d2>
 8004312:	f1b9 0f00 	cmp.w	r9, #0
 8004316:	d002      	beq.n	800431e <__kernel_rem_pio2+0x586>
 8004318:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800431c:	4619      	mov	r1, r3
 800431e:	9b04      	ldr	r3, [sp, #16]
 8004320:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8004324:	e7a5      	b.n	8004272 <__kernel_rem_pio2+0x4da>
 8004326:	9c05      	ldr	r4, [sp, #20]
 8004328:	ab48      	add	r3, sp, #288	@ 0x120
 800432a:	441c      	add	r4, r3
 800432c:	2000      	movs	r0, #0
 800432e:	2100      	movs	r1, #0
 8004330:	f1b8 0f00 	cmp.w	r8, #0
 8004334:	da09      	bge.n	800434a <__kernel_rem_pio2+0x5b2>
 8004336:	f1b9 0f00 	cmp.w	r9, #0
 800433a:	d002      	beq.n	8004342 <__kernel_rem_pio2+0x5aa>
 800433c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004340:	4619      	mov	r1, r3
 8004342:	9b04      	ldr	r3, [sp, #16]
 8004344:	e9c3 0100 	strd	r0, r1, [r3]
 8004348:	e793      	b.n	8004272 <__kernel_rem_pio2+0x4da>
 800434a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800434e:	f7fb ff69 	bl	8000224 <__adddf3>
 8004352:	f108 38ff 	add.w	r8, r8, #4294967295
 8004356:	e7eb      	b.n	8004330 <__kernel_rem_pio2+0x598>
 8004358:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800435c:	f7fb ff62 	bl	8000224 <__adddf3>
 8004360:	3c01      	subs	r4, #1
 8004362:	e7c1      	b.n	80042e8 <__kernel_rem_pio2+0x550>
 8004364:	4602      	mov	r2, r0
 8004366:	460b      	mov	r3, r1
 8004368:	e7c6      	b.n	80042f8 <__kernel_rem_pio2+0x560>
 800436a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800436e:	f7fb ff59 	bl	8000224 <__adddf3>
 8004372:	3401      	adds	r4, #1
 8004374:	e7cb      	b.n	800430e <__kernel_rem_pio2+0x576>
 8004376:	ed35 7b02 	vldmdb	r5!, {d7}
 800437a:	ed8d 7b00 	vstr	d7, [sp]
 800437e:	ed95 7b02 	vldr	d7, [r5, #8]
 8004382:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004386:	ec53 2b17 	vmov	r2, r3, d7
 800438a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800438e:	f7fb ff49 	bl	8000224 <__adddf3>
 8004392:	4602      	mov	r2, r0
 8004394:	460b      	mov	r3, r1
 8004396:	4606      	mov	r6, r0
 8004398:	460f      	mov	r7, r1
 800439a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800439e:	f7fb ff3f 	bl	8000220 <__aeabi_dsub>
 80043a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80043a6:	f7fb ff3d 	bl	8000224 <__adddf3>
 80043aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80043ae:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80043b2:	e9c5 6700 	strd	r6, r7, [r5]
 80043b6:	e771      	b.n	800429c <__kernel_rem_pio2+0x504>
 80043b8:	ed34 7b02 	vldmdb	r4!, {d7}
 80043bc:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 80043c0:	ec51 0b17 	vmov	r0, r1, d7
 80043c4:	4652      	mov	r2, sl
 80043c6:	465b      	mov	r3, fp
 80043c8:	ed8d 7b00 	vstr	d7, [sp]
 80043cc:	f7fb ff2a 	bl	8000224 <__adddf3>
 80043d0:	4602      	mov	r2, r0
 80043d2:	460b      	mov	r3, r1
 80043d4:	4606      	mov	r6, r0
 80043d6:	460f      	mov	r7, r1
 80043d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80043dc:	f7fb ff20 	bl	8000220 <__aeabi_dsub>
 80043e0:	4652      	mov	r2, sl
 80043e2:	465b      	mov	r3, fp
 80043e4:	f7fb ff1e 	bl	8000224 <__adddf3>
 80043e8:	3d01      	subs	r5, #1
 80043ea:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80043ee:	e9c4 6700 	strd	r6, r7, [r4]
 80043f2:	e757      	b.n	80042a4 <__kernel_rem_pio2+0x50c>
 80043f4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80043f8:	f7fb ff14 	bl	8000224 <__adddf3>
 80043fc:	f108 38ff 	add.w	r8, r8, #4294967295
 8004400:	e758      	b.n	80042b4 <__kernel_rem_pio2+0x51c>
 8004402:	bf00      	nop
 8004404:	f3af 8000 	nop.w
	...
 8004410:	41700000 	.word	0x41700000
 8004414:	3e700000 	.word	0x3e700000
 8004418:	9b04      	ldr	r3, [sp, #16]
 800441a:	9a04      	ldr	r2, [sp, #16]
 800441c:	601d      	str	r5, [r3, #0]
 800441e:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 8004422:	605c      	str	r4, [r3, #4]
 8004424:	609f      	str	r7, [r3, #8]
 8004426:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800442a:	60d3      	str	r3, [r2, #12]
 800442c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004430:	6110      	str	r0, [r2, #16]
 8004432:	6153      	str	r3, [r2, #20]
 8004434:	e71d      	b.n	8004272 <__kernel_rem_pio2+0x4da>
 8004436:	bf00      	nop

08004438 <scalbn>:
 8004438:	b570      	push	{r4, r5, r6, lr}
 800443a:	ec55 4b10 	vmov	r4, r5, d0
 800443e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8004442:	4606      	mov	r6, r0
 8004444:	462b      	mov	r3, r5
 8004446:	b991      	cbnz	r1, 800446e <scalbn+0x36>
 8004448:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800444c:	4323      	orrs	r3, r4
 800444e:	d03b      	beq.n	80044c8 <scalbn+0x90>
 8004450:	4b33      	ldr	r3, [pc, #204]	@ (8004520 <scalbn+0xe8>)
 8004452:	4620      	mov	r0, r4
 8004454:	4629      	mov	r1, r5
 8004456:	2200      	movs	r2, #0
 8004458:	f7fc f89a 	bl	8000590 <__aeabi_dmul>
 800445c:	4b31      	ldr	r3, [pc, #196]	@ (8004524 <scalbn+0xec>)
 800445e:	429e      	cmp	r6, r3
 8004460:	4604      	mov	r4, r0
 8004462:	460d      	mov	r5, r1
 8004464:	da0f      	bge.n	8004486 <scalbn+0x4e>
 8004466:	a326      	add	r3, pc, #152	@ (adr r3, 8004500 <scalbn+0xc8>)
 8004468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800446c:	e01e      	b.n	80044ac <scalbn+0x74>
 800446e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8004472:	4291      	cmp	r1, r2
 8004474:	d10b      	bne.n	800448e <scalbn+0x56>
 8004476:	4622      	mov	r2, r4
 8004478:	4620      	mov	r0, r4
 800447a:	4629      	mov	r1, r5
 800447c:	f7fb fed2 	bl	8000224 <__adddf3>
 8004480:	4604      	mov	r4, r0
 8004482:	460d      	mov	r5, r1
 8004484:	e020      	b.n	80044c8 <scalbn+0x90>
 8004486:	460b      	mov	r3, r1
 8004488:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800448c:	3936      	subs	r1, #54	@ 0x36
 800448e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8004492:	4296      	cmp	r6, r2
 8004494:	dd0d      	ble.n	80044b2 <scalbn+0x7a>
 8004496:	2d00      	cmp	r5, #0
 8004498:	a11b      	add	r1, pc, #108	@ (adr r1, 8004508 <scalbn+0xd0>)
 800449a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800449e:	da02      	bge.n	80044a6 <scalbn+0x6e>
 80044a0:	a11b      	add	r1, pc, #108	@ (adr r1, 8004510 <scalbn+0xd8>)
 80044a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80044a6:	a318      	add	r3, pc, #96	@ (adr r3, 8004508 <scalbn+0xd0>)
 80044a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ac:	f7fc f870 	bl	8000590 <__aeabi_dmul>
 80044b0:	e7e6      	b.n	8004480 <scalbn+0x48>
 80044b2:	1872      	adds	r2, r6, r1
 80044b4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80044b8:	428a      	cmp	r2, r1
 80044ba:	dcec      	bgt.n	8004496 <scalbn+0x5e>
 80044bc:	2a00      	cmp	r2, #0
 80044be:	dd06      	ble.n	80044ce <scalbn+0x96>
 80044c0:	f36f 531e 	bfc	r3, #20, #11
 80044c4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80044c8:	ec45 4b10 	vmov	d0, r4, r5
 80044cc:	bd70      	pop	{r4, r5, r6, pc}
 80044ce:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80044d2:	da08      	bge.n	80044e6 <scalbn+0xae>
 80044d4:	2d00      	cmp	r5, #0
 80044d6:	a10a      	add	r1, pc, #40	@ (adr r1, 8004500 <scalbn+0xc8>)
 80044d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80044dc:	dac3      	bge.n	8004466 <scalbn+0x2e>
 80044de:	a10e      	add	r1, pc, #56	@ (adr r1, 8004518 <scalbn+0xe0>)
 80044e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80044e4:	e7bf      	b.n	8004466 <scalbn+0x2e>
 80044e6:	3236      	adds	r2, #54	@ 0x36
 80044e8:	f36f 531e 	bfc	r3, #20, #11
 80044ec:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80044f0:	4620      	mov	r0, r4
 80044f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004528 <scalbn+0xf0>)
 80044f4:	4629      	mov	r1, r5
 80044f6:	2200      	movs	r2, #0
 80044f8:	e7d8      	b.n	80044ac <scalbn+0x74>
 80044fa:	bf00      	nop
 80044fc:	f3af 8000 	nop.w
 8004500:	c2f8f359 	.word	0xc2f8f359
 8004504:	01a56e1f 	.word	0x01a56e1f
 8004508:	8800759c 	.word	0x8800759c
 800450c:	7e37e43c 	.word	0x7e37e43c
 8004510:	8800759c 	.word	0x8800759c
 8004514:	fe37e43c 	.word	0xfe37e43c
 8004518:	c2f8f359 	.word	0xc2f8f359
 800451c:	81a56e1f 	.word	0x81a56e1f
 8004520:	43500000 	.word	0x43500000
 8004524:	ffff3cb0 	.word	0xffff3cb0
 8004528:	3c900000 	.word	0x3c900000
 800452c:	00000000 	.word	0x00000000

08004530 <floor>:
 8004530:	ec51 0b10 	vmov	r0, r1, d0
 8004534:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800453c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8004540:	2e13      	cmp	r6, #19
 8004542:	460c      	mov	r4, r1
 8004544:	4605      	mov	r5, r0
 8004546:	4680      	mov	r8, r0
 8004548:	dc34      	bgt.n	80045b4 <floor+0x84>
 800454a:	2e00      	cmp	r6, #0
 800454c:	da17      	bge.n	800457e <floor+0x4e>
 800454e:	a332      	add	r3, pc, #200	@ (adr r3, 8004618 <floor+0xe8>)
 8004550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004554:	f7fb fe66 	bl	8000224 <__adddf3>
 8004558:	2200      	movs	r2, #0
 800455a:	2300      	movs	r3, #0
 800455c:	f7fc faa8 	bl	8000ab0 <__aeabi_dcmpgt>
 8004560:	b150      	cbz	r0, 8004578 <floor+0x48>
 8004562:	2c00      	cmp	r4, #0
 8004564:	da55      	bge.n	8004612 <floor+0xe2>
 8004566:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800456a:	432c      	orrs	r4, r5
 800456c:	2500      	movs	r5, #0
 800456e:	42ac      	cmp	r4, r5
 8004570:	4c2b      	ldr	r4, [pc, #172]	@ (8004620 <floor+0xf0>)
 8004572:	bf08      	it	eq
 8004574:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8004578:	4621      	mov	r1, r4
 800457a:	4628      	mov	r0, r5
 800457c:	e023      	b.n	80045c6 <floor+0x96>
 800457e:	4f29      	ldr	r7, [pc, #164]	@ (8004624 <floor+0xf4>)
 8004580:	4137      	asrs	r7, r6
 8004582:	ea01 0307 	and.w	r3, r1, r7
 8004586:	4303      	orrs	r3, r0
 8004588:	d01d      	beq.n	80045c6 <floor+0x96>
 800458a:	a323      	add	r3, pc, #140	@ (adr r3, 8004618 <floor+0xe8>)
 800458c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004590:	f7fb fe48 	bl	8000224 <__adddf3>
 8004594:	2200      	movs	r2, #0
 8004596:	2300      	movs	r3, #0
 8004598:	f7fc fa8a 	bl	8000ab0 <__aeabi_dcmpgt>
 800459c:	2800      	cmp	r0, #0
 800459e:	d0eb      	beq.n	8004578 <floor+0x48>
 80045a0:	2c00      	cmp	r4, #0
 80045a2:	bfbe      	ittt	lt
 80045a4:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 80045a8:	4133      	asrlt	r3, r6
 80045aa:	18e4      	addlt	r4, r4, r3
 80045ac:	ea24 0407 	bic.w	r4, r4, r7
 80045b0:	2500      	movs	r5, #0
 80045b2:	e7e1      	b.n	8004578 <floor+0x48>
 80045b4:	2e33      	cmp	r6, #51	@ 0x33
 80045b6:	dd0a      	ble.n	80045ce <floor+0x9e>
 80045b8:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80045bc:	d103      	bne.n	80045c6 <floor+0x96>
 80045be:	4602      	mov	r2, r0
 80045c0:	460b      	mov	r3, r1
 80045c2:	f7fb fe2f 	bl	8000224 <__adddf3>
 80045c6:	ec41 0b10 	vmov	d0, r0, r1
 80045ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045ce:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80045d2:	f04f 37ff 	mov.w	r7, #4294967295
 80045d6:	40df      	lsrs	r7, r3
 80045d8:	4207      	tst	r7, r0
 80045da:	d0f4      	beq.n	80045c6 <floor+0x96>
 80045dc:	a30e      	add	r3, pc, #56	@ (adr r3, 8004618 <floor+0xe8>)
 80045de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045e2:	f7fb fe1f 	bl	8000224 <__adddf3>
 80045e6:	2200      	movs	r2, #0
 80045e8:	2300      	movs	r3, #0
 80045ea:	f7fc fa61 	bl	8000ab0 <__aeabi_dcmpgt>
 80045ee:	2800      	cmp	r0, #0
 80045f0:	d0c2      	beq.n	8004578 <floor+0x48>
 80045f2:	2c00      	cmp	r4, #0
 80045f4:	da0a      	bge.n	800460c <floor+0xdc>
 80045f6:	2e14      	cmp	r6, #20
 80045f8:	d101      	bne.n	80045fe <floor+0xce>
 80045fa:	3401      	adds	r4, #1
 80045fc:	e006      	b.n	800460c <floor+0xdc>
 80045fe:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8004602:	2301      	movs	r3, #1
 8004604:	40b3      	lsls	r3, r6
 8004606:	441d      	add	r5, r3
 8004608:	4545      	cmp	r5, r8
 800460a:	d3f6      	bcc.n	80045fa <floor+0xca>
 800460c:	ea25 0507 	bic.w	r5, r5, r7
 8004610:	e7b2      	b.n	8004578 <floor+0x48>
 8004612:	2500      	movs	r5, #0
 8004614:	462c      	mov	r4, r5
 8004616:	e7af      	b.n	8004578 <floor+0x48>
 8004618:	8800759c 	.word	0x8800759c
 800461c:	7e37e43c 	.word	0x7e37e43c
 8004620:	bff00000 	.word	0xbff00000
 8004624:	000fffff 	.word	0x000fffff

08004628 <_init>:
 8004628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800462a:	bf00      	nop
 800462c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800462e:	bc08      	pop	{r3}
 8004630:	469e      	mov	lr, r3
 8004632:	4770      	bx	lr

08004634 <_fini>:
 8004634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004636:	bf00      	nop
 8004638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800463a:	bc08      	pop	{r3}
 800463c:	469e      	mov	lr, r3
 800463e:	4770      	bx	lr
