// Seed: 1520415751
module module_0 ();
  initial begin
    if (1 || id_1) id_1 <= 1'b0;
    else id_1 <= #1 1'b0;
  end
  assign id_2 = id_2;
endmodule
module module_1 (
    output wire  id_0,
    output tri1  id_1,
    output uwire id_2
);
  wand id_5;
  tri1 id_6;
  module_0();
  tri1 id_7 = 1'b0;
  wire id_8;
  supply1 id_9;
  wire id_10;
  tri id_11;
  assign id_4  = id_4;
  assign id_11 = id_7;
  assign id_1  = id_9 & id_7 | id_9;
  wire id_12;
  assign id_6 = 1 == 1;
  wire id_13;
  wire id_14;
  assign id_4 = id_10;
  assign id_5 = 1 || id_11;
  wire id_15;
endmodule
