{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 15:47:17 2018 " "Info: Processing started: Wed Jan 24 15:47:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vhdl -c vhdl " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vhdl -c vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_flipflop-a_rs_flipflop " "Info: Found design unit 1: rs_flipflop-a_rs_flipflop" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 my_counter-ar_my_counter " "Info: Found design unit 2: my_counter-ar_my_counter" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_counter " "Info: Found entity 1: my_counter" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 rs_flipflop " "Info: Found entity 2: rs_flipflop" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "my_counter " "Info: Elaborating entity \"my_counter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "segm_o1 vhdl.vhd(12) " "Warning (10541): VHDL Signal Declaration warning at vhdl.vhd(12): used implicit default value for signal \"segm_o1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "segm_o2 vhdl.vhd(13) " "Warning (10541): VHDL Signal Declaration warning at vhdl.vhd(13): used implicit default value for signal \"segm_o2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "segm1 vhdl.vhd(53) " "Warning (10036): Verilog HDL or VHDL warning at vhdl.vhd(53): object \"segm1\" assigned a value but never read" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "segm2 vhdl.vhd(54) " "Warning (10036): Verilog HDL or VHDL warning at vhdl.vhd(54): object \"segm2\" assigned a value but never read" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_INCOMPLETE_CASE" "vhdl.vhd(45) " "Error (10313): VHDL Case Statement error at vhdl.vhd(45): Case Statement choices must cover all possible values of expression" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 45 0 0 } }  } 0 10313 "VHDL Case Statement error at %1!s!: Case Statement choices must cover all possible values of expression" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_CALL_FAILED" "display vhdl.vhd(77) " "Error (10657): VHDL Subprogram error at vhdl.vhd(77):  failed to elaborate call to subprogram \"display\"" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 77 0 0 } }  } 0 10657 "VHDL Subprogram error at %2!s!:  failed to elaborate call to subprogram \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "292 " "Error: Peak virtual memory: 292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 24 15:47:18 2018 " "Error: Processing ended: Wed Jan 24 15:47:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 4 s " "Error: Quartus II Full Compilation was unsuccessful. 5 errors, 4 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
