# Reading C:/altera/11.1/modelsim_ase/tcl/vsim/pref.tcl 
# do useClkDiv_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/quartus_workspace/clkDiv_top {E:/quartus_workspace/clkDiv_top/useClkDiv.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module useClkDiv
# 
# Top level modules:
# 	useClkDiv
# vlog -vlog01compat -work work +incdir+E:/quartus_workspace/clkDiv_top {E:/quartus_workspace/clkDiv_top/clkDiv.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module clkDiv
# 
# Top level modules:
# 	clkDiv
# 
#  
vlog -reportprogress 300 -work work E:/quartus_workspace/clkDiv_top/simulation/modelsim/useClkDiv_TestBench.v
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module useClkDive_TestBench
# 
# Top level modules:
# 	useClkDive_TestBench
vsim -voptargs=+acc work.useClkDive_TestBench
# vsim -voptargs=+acc work.useClkDive_TestBench 
# Loading work.useClkDive_TestBench
# Loading work.useClkDiv
# Loading work.clkDiv
add wave -r /*
run
