Maya B. Gokhale , Janice M. Stone, Automatic Allocation of Arrays to Memories in FPGA Processors with Multiple Memory Banks, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.63, April 21-23, 1999
Jeonghun Cho , Yunheung Paek , David Whalley, Fast memory bank assignment for fixed-point digital signal processors, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.1, p.52-74, January 2004
Jeonghun Cho , Yunheung Paek , David Whalley, Efficient register and memory assignment for non-orthogonal architectures via graph coloring and MST algorithms, ACM SIGPLAN Notices, v.37 n.7, July 2002
Minwook Ahn , Yunheung Paek, Register coalescing techniques for heterogeneous register architecture with copy sifting, ACM Transactions on Embedded Computing Systems (TECS), v.8 n.2, p.1-37, January 2009
Alain Pegatoquet , Emmanuel Gresset , Michel Auguin , Luc Bianco, Rapid development of optimized DSP code from a high level description through software estimations, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.823-826, June 21-25, 1999, New Orleans, Louisiana, USA
Minwook Ahn , Yunheung Paek, Fast Code Generation for Embedded Processors with Aliased Heterogeneous Registers, Transactions on High-Performance Embedded Architectures and Compilers II, Springer-Verlag, Berlin, Heidelberg, 2009
Shuvra S. Bhattacharyya , Praveen K. Murthy, The CBP Parameter: A Module Characterization Approach for DSP Software Optimization, Journal of VLSI Signal Processing Systems, v.38 n.2, p.131-146, September 2004
Minwook Ahn , Jooyeon Lee , Yunheung Paek, Optimistic coalescing for heterogeneous register architectures, ACM SIGPLAN Notices, v.42 n.7, July 2007
