\documentclass[12pt]{article}
\usepackage[margin=1in]{geometry}
\usepackage[backend=biber, style=numeric-comp, sorting=none]{biblatex}
\usepackage{graphicx}
\usepackage{hyperref}
\usepackage{float}
\usepackage{color}
\usepackage{enumitem}

\addbibresource{references.bib}

\hypersetup{
    colorlinks,
    citecolor=black,
    filecolor=black,
    linkcolor=black,
    urlcolor=black
}

\title{RISC-V: A Didactic Platform \\
\large Documentation}

\author{Jules PERRIN, Professor: Theo Kluter}
\date{\today}

\begin{document}
\maketitle
\tableofcontents

\section{Introduction}
This document describes the RV32IM processor and its architecture. I've tried to make it as clear 
as possible such that everyone with a basic knowledge of computer architecture can understand it.
It will describe each significant module of the processor, what it does and what are the different
inputs and outputs with an image of the module. To avoid repeating too much the signal, I will only list 
the signals directly linked to the module, that's why most of the stages don't have any signals listed because 
it's their inside modules that are using them and will be listed here instead. \\

It is recommended to follow this document with the source code of the processor, which is available
in the Verilog folder of the project.
Don't hesitate to use the table of contents to navigate through the different parts of the document.
If you see any mistake or are confused by something don't hesitate to contact me at the mail address
\href{mailto:jules.perrin@epfl.ch}{jules.perrin@epfl.ch}.

\section{Parameters}
\input{parameters/parameters.tex}

\section{Fetch}
\input{fetch/if_stage.tex}
\input{fetch/br_predictor.tex}
\input{fetch/pc.tex}

\section{Decode}
\input{decode/id_stage.tex}
\input{decode/controller.tex}
\input{decode/stall_unit.tex}
\input{decode/forward_controller.tex}
\input{decode/mux.tex}

\section{Execute}
\input{execute/ex_stage.tex}
\input{execute/alu.tex}
\input{execute/br_unit.tex}

\section{Memory}
\input{memory/mem_stage.tex}
\input{memory/lsu.tex}

\section{Write Back}
\input{writeback/wb_stage.tex}
\input{writeback/mux.tex}

\section{Pipeline Registers}
\input{pipeline/pipeline.tex}

\section{ROM, RAM and Register File}
\input{rom_ram_reg/rom.tex}
\input{rom_ram_reg/ram.tex}
\input{rom_ram_reg/register_file.tex}

\section{Toolchain}
\input{toolchain/toolchain.tex}

\section{Running Tests}
\input{test/test.tex}


\printbibliography[heading=bibintoc]
\end{document}
