<stg><name>DCT_MAT_Multiply_Loop_Row_proc458</name>


<trans_list>

<trans id="358" from="1" to="2">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="2" to="48">
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="2" to="3">
<condition id="120">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="3" to="4">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="4" to="5">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="5" to="6">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="6" to="7">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="7" to="8">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="8" to="9">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="9" to="10">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="10" to="11">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="11" to="12">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="12" to="13">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="13" to="14">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="14" to="15">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="15" to="16">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="16" to="17">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="17" to="18">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="18" to="19">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="19" to="20">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="20" to="21">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="21" to="22">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="22" to="23">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="23" to="24">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="24" to="25">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="25" to="26">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="26" to="27">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="27" to="28">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="28" to="29">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="29" to="30">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="30" to="31">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="31" to="32">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="32" to="33">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="33" to="34">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="34" to="35">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="35" to="36">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="36" to="37">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="37" to="38">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="38" to="39">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="39" to="40">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="40" to="41">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="41" to="42">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="42" to="43">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="43" to="44">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="44" to="45">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="45" to="46">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="46" to="47">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="47" to="2">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0  %p_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %p_read63)

]]></node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1  %p_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %p_read62)

]]></node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2  %p_read_3 = call float @_ssdm_op_Read.ap_auto.float(float %p_read61)

]]></node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3  %p_read_4 = call float @_ssdm_op_Read.ap_auto.float(float %p_read60)

]]></node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4  %p_read_5 = call float @_ssdm_op_Read.ap_auto.float(float %p_read59)

]]></node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5  %p_read_6 = call float @_ssdm_op_Read.ap_auto.float(float %p_read58)

]]></node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6  %p_read_7 = call float @_ssdm_op_Read.ap_auto.float(float %p_read57)

]]></node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7  %p_read_8 = call float @_ssdm_op_Read.ap_auto.float(float %p_read56)

]]></node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8  %p_read_9 = call float @_ssdm_op_Read.ap_auto.float(float %p_read55)

]]></node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9  %p_read_10 = call float @_ssdm_op_Read.ap_auto.float(float %p_read54)

]]></node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10  %p_read_11 = call float @_ssdm_op_Read.ap_auto.float(float %p_read53)

]]></node>
<StgValue><ssdm name="p_read_11"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11  %p_read_12 = call float @_ssdm_op_Read.ap_auto.float(float %p_read52)

]]></node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12  %p_read_13 = call float @_ssdm_op_Read.ap_auto.float(float %p_read51)

]]></node>
<StgValue><ssdm name="p_read_13"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13  %p_read_14 = call float @_ssdm_op_Read.ap_auto.float(float %p_read50)

]]></node>
<StgValue><ssdm name="p_read_14"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14  %p_read_15 = call float @_ssdm_op_Read.ap_auto.float(float %p_read49)

]]></node>
<StgValue><ssdm name="p_read_15"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:15  %p_read_16 = call float @_ssdm_op_Read.ap_auto.float(float %p_read48)

]]></node>
<StgValue><ssdm name="p_read_16"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16  %p_read_17 = call float @_ssdm_op_Read.ap_auto.float(float %p_read47)

]]></node>
<StgValue><ssdm name="p_read_17"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17  %p_read_18 = call float @_ssdm_op_Read.ap_auto.float(float %p_read46)

]]></node>
<StgValue><ssdm name="p_read_18"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18  %p_read_19 = call float @_ssdm_op_Read.ap_auto.float(float %p_read45)

]]></node>
<StgValue><ssdm name="p_read_19"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19  %p_read_20 = call float @_ssdm_op_Read.ap_auto.float(float %p_read44)

]]></node>
<StgValue><ssdm name="p_read_20"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20  %p_read_21 = call float @_ssdm_op_Read.ap_auto.float(float %p_read43)

]]></node>
<StgValue><ssdm name="p_read_21"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21  %p_read_22 = call float @_ssdm_op_Read.ap_auto.float(float %p_read42)

]]></node>
<StgValue><ssdm name="p_read_22"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22  %p_read_23 = call float @_ssdm_op_Read.ap_auto.float(float %p_read41)

]]></node>
<StgValue><ssdm name="p_read_23"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23  %p_read_24 = call float @_ssdm_op_Read.ap_auto.float(float %p_read40)

]]></node>
<StgValue><ssdm name="p_read_24"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:24  %p_read_25 = call float @_ssdm_op_Read.ap_auto.float(float %p_read39)

]]></node>
<StgValue><ssdm name="p_read_25"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:25  %p_read_26 = call float @_ssdm_op_Read.ap_auto.float(float %p_read38)

]]></node>
<StgValue><ssdm name="p_read_26"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:26  %p_read_27 = call float @_ssdm_op_Read.ap_auto.float(float %p_read37)

]]></node>
<StgValue><ssdm name="p_read_27"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:27  %p_read_28 = call float @_ssdm_op_Read.ap_auto.float(float %p_read36)

]]></node>
<StgValue><ssdm name="p_read_28"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:28  %p_read_29 = call float @_ssdm_op_Read.ap_auto.float(float %p_read35)

]]></node>
<StgValue><ssdm name="p_read_29"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29  %p_read_30 = call float @_ssdm_op_Read.ap_auto.float(float %p_read34)

]]></node>
<StgValue><ssdm name="p_read_30"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:30  %p_read_31 = call float @_ssdm_op_Read.ap_auto.float(float %p_read33)

]]></node>
<StgValue><ssdm name="p_read_31"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:31  %p_read_32 = call float @_ssdm_op_Read.ap_auto.float(float %p_read32)

]]></node>
<StgValue><ssdm name="p_read_32"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:32  %p_read_33 = call float @_ssdm_op_Read.ap_auto.float(float %p_read31)

]]></node>
<StgValue><ssdm name="p_read_33"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:33  %p_read_34 = call float @_ssdm_op_Read.ap_auto.float(float %p_read30)

]]></node>
<StgValue><ssdm name="p_read_34"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:34  %p_read_35 = call float @_ssdm_op_Read.ap_auto.float(float %p_read29)

]]></node>
<StgValue><ssdm name="p_read_35"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35  %p_read_36 = call float @_ssdm_op_Read.ap_auto.float(float %p_read28)

]]></node>
<StgValue><ssdm name="p_read_36"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36  %p_read_37 = call float @_ssdm_op_Read.ap_auto.float(float %p_read27)

]]></node>
<StgValue><ssdm name="p_read_37"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:37  %p_read_38 = call float @_ssdm_op_Read.ap_auto.float(float %p_read26)

]]></node>
<StgValue><ssdm name="p_read_38"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:38  %p_read_39 = call float @_ssdm_op_Read.ap_auto.float(float %p_read25)

]]></node>
<StgValue><ssdm name="p_read_39"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39  %p_read_40 = call float @_ssdm_op_Read.ap_auto.float(float %p_read24)

]]></node>
<StgValue><ssdm name="p_read_40"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:40  %p_read_41 = call float @_ssdm_op_Read.ap_auto.float(float %p_read23)

]]></node>
<StgValue><ssdm name="p_read_41"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41  %p_read_42 = call float @_ssdm_op_Read.ap_auto.float(float %p_read22)

]]></node>
<StgValue><ssdm name="p_read_42"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:42  %p_read_43 = call float @_ssdm_op_Read.ap_auto.float(float %p_read21)

]]></node>
<StgValue><ssdm name="p_read_43"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:43  %p_read_44 = call float @_ssdm_op_Read.ap_auto.float(float %p_read20)

]]></node>
<StgValue><ssdm name="p_read_44"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:44  %p_read_45 = call float @_ssdm_op_Read.ap_auto.float(float %p_read19)

]]></node>
<StgValue><ssdm name="p_read_45"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45  %p_read_46 = call float @_ssdm_op_Read.ap_auto.float(float %p_read18)

]]></node>
<StgValue><ssdm name="p_read_46"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46  %p_read_47 = call float @_ssdm_op_Read.ap_auto.float(float %p_read17)

]]></node>
<StgValue><ssdm name="p_read_47"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:47  %p_read_48 = call float @_ssdm_op_Read.ap_auto.float(float %p_read16)

]]></node>
<StgValue><ssdm name="p_read_48"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48  %p_read_49 = call float @_ssdm_op_Read.ap_auto.float(float %p_read15)

]]></node>
<StgValue><ssdm name="p_read_49"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:49  %p_read_50 = call float @_ssdm_op_Read.ap_auto.float(float %p_read14)

]]></node>
<StgValue><ssdm name="p_read_50"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:50  %p_read_51 = call float @_ssdm_op_Read.ap_auto.float(float %p_read13)

]]></node>
<StgValue><ssdm name="p_read_51"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:51  %p_read_52 = call float @_ssdm_op_Read.ap_auto.float(float %p_read12)

]]></node>
<StgValue><ssdm name="p_read_52"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52  %p_read_53 = call float @_ssdm_op_Read.ap_auto.float(float %p_read11)

]]></node>
<StgValue><ssdm name="p_read_53"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:53  %p_read_54 = call float @_ssdm_op_Read.ap_auto.float(float %p_read10)

]]></node>
<StgValue><ssdm name="p_read_54"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:54  %p_read_55 = call float @_ssdm_op_Read.ap_auto.float(float %p_read9)

]]></node>
<StgValue><ssdm name="p_read_55"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:55  %p_read_56 = call float @_ssdm_op_Read.ap_auto.float(float %p_read8)

]]></node>
<StgValue><ssdm name="p_read_56"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:56  %p_read_57 = call float @_ssdm_op_Read.ap_auto.float(float %p_read7)

]]></node>
<StgValue><ssdm name="p_read_57"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:57  %p_read_58 = call float @_ssdm_op_Read.ap_auto.float(float %p_read6)

]]></node>
<StgValue><ssdm name="p_read_58"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:58  %p_read_59 = call float @_ssdm_op_Read.ap_auto.float(float %p_read5)

]]></node>
<StgValue><ssdm name="p_read_59"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:59  %p_read_60 = call float @_ssdm_op_Read.ap_auto.float(float %p_read4)

]]></node>
<StgValue><ssdm name="p_read_60"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:60  %p_read_61 = call float @_ssdm_op_Read.ap_auto.float(float %p_read3)

]]></node>
<StgValue><ssdm name="p_read_61"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:61  %p_read_62 = call float @_ssdm_op_Read.ap_auto.float(float %p_read2)

]]></node>
<StgValue><ssdm name="p_read_62"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:62  %p_read_63 = call float @_ssdm_op_Read.ap_auto.float(float %p_read1)

]]></node>
<StgValue><ssdm name="p_read_63"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:63  %p_read64 = call float @_ssdm_op_Read.ap_auto.float(float %p_read)

]]></node>
<StgValue><ssdm name="p_read64"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:64  %A_0_0_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_0_0)

]]></node>
<StgValue><ssdm name="A_0_0_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:65  call void (...)* @_ssdm_op_SpecInterface(float* %A_0_0, [8 x i8]* @str459, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str459, [8 x i8]* @str459, [8 x i8]* @str459)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:66  %A_1_0_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_1_0)

]]></node>
<StgValue><ssdm name="A_1_0_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:67  call void (...)* @_ssdm_op_SpecInterface(float* %A_1_0, [8 x i8]* @str460, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str460, [8 x i8]* @str460, [8 x i8]* @str460)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68  %A_2_0_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_2_0)

]]></node>
<StgValue><ssdm name="A_2_0_read"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:69  call void (...)* @_ssdm_op_SpecInterface(float* %A_2_0, [8 x i8]* @str461, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str461, [8 x i8]* @str461, [8 x i8]* @str461)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:70  %A_3_0_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_3_0)

]]></node>
<StgValue><ssdm name="A_3_0_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:71  call void (...)* @_ssdm_op_SpecInterface(float* %A_3_0, [8 x i8]* @str462, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str462, [8 x i8]* @str462, [8 x i8]* @str462)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:72  %A_4_0_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_4_0)

]]></node>
<StgValue><ssdm name="A_4_0_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:73  call void (...)* @_ssdm_op_SpecInterface(float* %A_4_0, [8 x i8]* @str463, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str463, [8 x i8]* @str463, [8 x i8]* @str463)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:74  %A_5_0_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_5_0)

]]></node>
<StgValue><ssdm name="A_5_0_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:75  call void (...)* @_ssdm_op_SpecInterface(float* %A_5_0, [8 x i8]* @str464, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str464, [8 x i8]* @str464, [8 x i8]* @str464)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:76  %A_6_0_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_6_0)

]]></node>
<StgValue><ssdm name="A_6_0_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:77  call void (...)* @_ssdm_op_SpecInterface(float* %A_6_0, [8 x i8]* @str465, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str465, [8 x i8]* @str465, [8 x i8]* @str465)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:78  %A_7_0_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_7_0)

]]></node>
<StgValue><ssdm name="A_7_0_read"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:79  call void (...)* @_ssdm_op_SpecInterface(float* %A_7_0, [8 x i8]* @str466, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str466, [8 x i8]* @str466, [8 x i8]* @str466)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:80  %A_0_1_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_0_1)

]]></node>
<StgValue><ssdm name="A_0_1_read"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:81  call void (...)* @_ssdm_op_SpecInterface(float* %A_0_1, [8 x i8]* @str467, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str467, [8 x i8]* @str467, [8 x i8]* @str467)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:82  %A_1_1_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_1_1)

]]></node>
<StgValue><ssdm name="A_1_1_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:83  call void (...)* @_ssdm_op_SpecInterface(float* %A_1_1, [8 x i8]* @str468, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str468, [8 x i8]* @str468, [8 x i8]* @str468)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84  %A_2_1_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_2_1)

]]></node>
<StgValue><ssdm name="A_2_1_read"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:85  call void (...)* @_ssdm_op_SpecInterface(float* %A_2_1, [8 x i8]* @str469, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str469, [8 x i8]* @str469, [8 x i8]* @str469)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:86  %A_3_1_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_3_1)

]]></node>
<StgValue><ssdm name="A_3_1_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:87  call void (...)* @_ssdm_op_SpecInterface(float* %A_3_1, [8 x i8]* @str470, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str470, [8 x i8]* @str470, [8 x i8]* @str470)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:88  %A_4_1_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_4_1)

]]></node>
<StgValue><ssdm name="A_4_1_read"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:89  call void (...)* @_ssdm_op_SpecInterface(float* %A_4_1, [8 x i8]* @str471, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str471, [8 x i8]* @str471, [8 x i8]* @str471)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:90  %A_5_1_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_5_1)

]]></node>
<StgValue><ssdm name="A_5_1_read"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:91  call void (...)* @_ssdm_op_SpecInterface(float* %A_5_1, [8 x i8]* @str472, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str472, [8 x i8]* @str472, [8 x i8]* @str472)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:92  %A_6_1_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_6_1)

]]></node>
<StgValue><ssdm name="A_6_1_read"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:93  call void (...)* @_ssdm_op_SpecInterface(float* %A_6_1, [8 x i8]* @str473, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str473, [8 x i8]* @str473, [8 x i8]* @str473)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:94  %A_7_1_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_7_1)

]]></node>
<StgValue><ssdm name="A_7_1_read"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:95  call void (...)* @_ssdm_op_SpecInterface(float* %A_7_1, [8 x i8]* @str474, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str474, [8 x i8]* @str474, [8 x i8]* @str474)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:96  %A_0_2_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_0_2)

]]></node>
<StgValue><ssdm name="A_0_2_read"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:97  call void (...)* @_ssdm_op_SpecInterface(float* %A_0_2, [8 x i8]* @str475, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str475, [8 x i8]* @str475, [8 x i8]* @str475)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:98  %A_1_2_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_1_2)

]]></node>
<StgValue><ssdm name="A_1_2_read"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:99  call void (...)* @_ssdm_op_SpecInterface(float* %A_1_2, [8 x i8]* @str476, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str476, [8 x i8]* @str476, [8 x i8]* @str476)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:100  %A_2_2_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_2_2)

]]></node>
<StgValue><ssdm name="A_2_2_read"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:101  call void (...)* @_ssdm_op_SpecInterface(float* %A_2_2, [8 x i8]* @str477, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str477, [8 x i8]* @str477, [8 x i8]* @str477)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:102  %A_3_2_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_3_2)

]]></node>
<StgValue><ssdm name="A_3_2_read"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:103  call void (...)* @_ssdm_op_SpecInterface(float* %A_3_2, [8 x i8]* @str478, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str478, [8 x i8]* @str478, [8 x i8]* @str478)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:104  %A_4_2_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_4_2)

]]></node>
<StgValue><ssdm name="A_4_2_read"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:105  call void (...)* @_ssdm_op_SpecInterface(float* %A_4_2, [8 x i8]* @str479, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str479, [8 x i8]* @str479, [8 x i8]* @str479)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:106  %A_5_2_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_5_2)

]]></node>
<StgValue><ssdm name="A_5_2_read"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:107  call void (...)* @_ssdm_op_SpecInterface(float* %A_5_2, [8 x i8]* @str480, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str480, [8 x i8]* @str480, [8 x i8]* @str480)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:108  %A_6_2_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_6_2)

]]></node>
<StgValue><ssdm name="A_6_2_read"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:109  call void (...)* @_ssdm_op_SpecInterface(float* %A_6_2, [8 x i8]* @str481, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str481, [8 x i8]* @str481, [8 x i8]* @str481)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:110  %A_7_2_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_7_2)

]]></node>
<StgValue><ssdm name="A_7_2_read"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:111  call void (...)* @_ssdm_op_SpecInterface(float* %A_7_2, [8 x i8]* @str482, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str482, [8 x i8]* @str482, [8 x i8]* @str482)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:112  %A_0_3_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_0_3)

]]></node>
<StgValue><ssdm name="A_0_3_read"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:113  call void (...)* @_ssdm_op_SpecInterface(float* %A_0_3, [8 x i8]* @str483, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str483, [8 x i8]* @str483, [8 x i8]* @str483)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:114  %A_1_3_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_1_3)

]]></node>
<StgValue><ssdm name="A_1_3_read"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:115  call void (...)* @_ssdm_op_SpecInterface(float* %A_1_3, [8 x i8]* @str484, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str484, [8 x i8]* @str484, [8 x i8]* @str484)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:116  %A_2_3_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_2_3)

]]></node>
<StgValue><ssdm name="A_2_3_read"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:117  call void (...)* @_ssdm_op_SpecInterface(float* %A_2_3, [8 x i8]* @str485, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str485, [8 x i8]* @str485, [8 x i8]* @str485)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:118  %A_3_3_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_3_3)

]]></node>
<StgValue><ssdm name="A_3_3_read"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:119  call void (...)* @_ssdm_op_SpecInterface(float* %A_3_3, [8 x i8]* @str486, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str486, [8 x i8]* @str486, [8 x i8]* @str486)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:120  %A_4_3_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_4_3)

]]></node>
<StgValue><ssdm name="A_4_3_read"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:121  call void (...)* @_ssdm_op_SpecInterface(float* %A_4_3, [8 x i8]* @str487, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str487, [8 x i8]* @str487, [8 x i8]* @str487)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:122  %A_5_3_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_5_3)

]]></node>
<StgValue><ssdm name="A_5_3_read"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:123  call void (...)* @_ssdm_op_SpecInterface(float* %A_5_3, [8 x i8]* @str488, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str488, [8 x i8]* @str488, [8 x i8]* @str488)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:124  %A_6_3_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_6_3)

]]></node>
<StgValue><ssdm name="A_6_3_read"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:125  call void (...)* @_ssdm_op_SpecInterface(float* %A_6_3, [8 x i8]* @str489, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str489, [8 x i8]* @str489, [8 x i8]* @str489)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:126  %A_7_3_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_7_3)

]]></node>
<StgValue><ssdm name="A_7_3_read"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:127  call void (...)* @_ssdm_op_SpecInterface(float* %A_7_3, [8 x i8]* @str490, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str490, [8 x i8]* @str490, [8 x i8]* @str490)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:128  %A_0_4_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_0_4)

]]></node>
<StgValue><ssdm name="A_0_4_read"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:129  call void (...)* @_ssdm_op_SpecInterface(float* %A_0_4, [8 x i8]* @str491, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str491, [8 x i8]* @str491, [8 x i8]* @str491)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:130  %A_1_4_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_1_4)

]]></node>
<StgValue><ssdm name="A_1_4_read"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:131  call void (...)* @_ssdm_op_SpecInterface(float* %A_1_4, [8 x i8]* @str492, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str492, [8 x i8]* @str492, [8 x i8]* @str492)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:132  %A_2_4_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_2_4)

]]></node>
<StgValue><ssdm name="A_2_4_read"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:133  call void (...)* @_ssdm_op_SpecInterface(float* %A_2_4, [8 x i8]* @str493, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str493, [8 x i8]* @str493, [8 x i8]* @str493)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:134  %A_3_4_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_3_4)

]]></node>
<StgValue><ssdm name="A_3_4_read"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:135  call void (...)* @_ssdm_op_SpecInterface(float* %A_3_4, [8 x i8]* @str494, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str494, [8 x i8]* @str494, [8 x i8]* @str494)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:136  %A_4_4_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_4_4)

]]></node>
<StgValue><ssdm name="A_4_4_read"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:137  call void (...)* @_ssdm_op_SpecInterface(float* %A_4_4, [8 x i8]* @str495, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str495, [8 x i8]* @str495, [8 x i8]* @str495)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:138  %A_5_4_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_5_4)

]]></node>
<StgValue><ssdm name="A_5_4_read"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:139  call void (...)* @_ssdm_op_SpecInterface(float* %A_5_4, [8 x i8]* @str496, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str496, [8 x i8]* @str496, [8 x i8]* @str496)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:140  %A_6_4_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_6_4)

]]></node>
<StgValue><ssdm name="A_6_4_read"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:141  call void (...)* @_ssdm_op_SpecInterface(float* %A_6_4, [8 x i8]* @str497, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str497, [8 x i8]* @str497, [8 x i8]* @str497)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:142  %A_7_4_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_7_4)

]]></node>
<StgValue><ssdm name="A_7_4_read"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:143  call void (...)* @_ssdm_op_SpecInterface(float* %A_7_4, [8 x i8]* @str498, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str498, [8 x i8]* @str498, [8 x i8]* @str498)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:144  %A_0_5_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_0_5)

]]></node>
<StgValue><ssdm name="A_0_5_read"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:145  call void (...)* @_ssdm_op_SpecInterface(float* %A_0_5, [8 x i8]* @str499, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str499, [8 x i8]* @str499, [8 x i8]* @str499)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:146  %A_1_5_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_1_5)

]]></node>
<StgValue><ssdm name="A_1_5_read"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:147  call void (...)* @_ssdm_op_SpecInterface(float* %A_1_5, [8 x i8]* @str500, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str500, [8 x i8]* @str500, [8 x i8]* @str500)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:148  %A_2_5_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_2_5)

]]></node>
<StgValue><ssdm name="A_2_5_read"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:149  call void (...)* @_ssdm_op_SpecInterface(float* %A_2_5, [8 x i8]* @str501, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str501, [8 x i8]* @str501, [8 x i8]* @str501)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:150  %A_3_5_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_3_5)

]]></node>
<StgValue><ssdm name="A_3_5_read"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:151  call void (...)* @_ssdm_op_SpecInterface(float* %A_3_5, [8 x i8]* @str502, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str502, [8 x i8]* @str502, [8 x i8]* @str502)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:152  %A_4_5_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_4_5)

]]></node>
<StgValue><ssdm name="A_4_5_read"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:153  call void (...)* @_ssdm_op_SpecInterface(float* %A_4_5, [8 x i8]* @str503, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str503, [8 x i8]* @str503, [8 x i8]* @str503)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:154  %A_5_5_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_5_5)

]]></node>
<StgValue><ssdm name="A_5_5_read"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:155  call void (...)* @_ssdm_op_SpecInterface(float* %A_5_5, [8 x i8]* @str504, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str504, [8 x i8]* @str504, [8 x i8]* @str504)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:156  %A_6_5_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_6_5)

]]></node>
<StgValue><ssdm name="A_6_5_read"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:157  call void (...)* @_ssdm_op_SpecInterface(float* %A_6_5, [8 x i8]* @str505, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str505, [8 x i8]* @str505, [8 x i8]* @str505)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:158  %A_7_5_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_7_5)

]]></node>
<StgValue><ssdm name="A_7_5_read"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:159  call void (...)* @_ssdm_op_SpecInterface(float* %A_7_5, [8 x i8]* @str506, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str506, [8 x i8]* @str506, [8 x i8]* @str506)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:160  %A_0_6_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_0_6)

]]></node>
<StgValue><ssdm name="A_0_6_read"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:161  call void (...)* @_ssdm_op_SpecInterface(float* %A_0_6, [8 x i8]* @str507, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str507, [8 x i8]* @str507, [8 x i8]* @str507)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:162  %A_1_6_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_1_6)

]]></node>
<StgValue><ssdm name="A_1_6_read"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:163  call void (...)* @_ssdm_op_SpecInterface(float* %A_1_6, [8 x i8]* @str508, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str508, [8 x i8]* @str508, [8 x i8]* @str508)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:164  %A_2_6_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_2_6)

]]></node>
<StgValue><ssdm name="A_2_6_read"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:165  call void (...)* @_ssdm_op_SpecInterface(float* %A_2_6, [8 x i8]* @str509, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str509, [8 x i8]* @str509, [8 x i8]* @str509)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:166  %A_3_6_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_3_6)

]]></node>
<StgValue><ssdm name="A_3_6_read"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:167  call void (...)* @_ssdm_op_SpecInterface(float* %A_3_6, [8 x i8]* @str510, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str510, [8 x i8]* @str510, [8 x i8]* @str510)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:168  %A_4_6_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_4_6)

]]></node>
<StgValue><ssdm name="A_4_6_read"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:169  call void (...)* @_ssdm_op_SpecInterface(float* %A_4_6, [8 x i8]* @str511, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str511, [8 x i8]* @str511, [8 x i8]* @str511)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:170  %A_5_6_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_5_6)

]]></node>
<StgValue><ssdm name="A_5_6_read"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:171  call void (...)* @_ssdm_op_SpecInterface(float* %A_5_6, [8 x i8]* @str512, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str512, [8 x i8]* @str512, [8 x i8]* @str512)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:172  %A_6_6_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_6_6)

]]></node>
<StgValue><ssdm name="A_6_6_read"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:173  call void (...)* @_ssdm_op_SpecInterface(float* %A_6_6, [8 x i8]* @str513, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str513, [8 x i8]* @str513, [8 x i8]* @str513)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:174  %A_7_6_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_7_6)

]]></node>
<StgValue><ssdm name="A_7_6_read"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:175  call void (...)* @_ssdm_op_SpecInterface(float* %A_7_6, [8 x i8]* @str514, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str514, [8 x i8]* @str514, [8 x i8]* @str514)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:176  %A_0_7_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_0_7)

]]></node>
<StgValue><ssdm name="A_0_7_read"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:177  call void (...)* @_ssdm_op_SpecInterface(float* %A_0_7, [8 x i8]* @str515, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str515, [8 x i8]* @str515, [8 x i8]* @str515)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:178  %A_1_7_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_1_7)

]]></node>
<StgValue><ssdm name="A_1_7_read"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:179  call void (...)* @_ssdm_op_SpecInterface(float* %A_1_7, [8 x i8]* @str516, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str516, [8 x i8]* @str516, [8 x i8]* @str516)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:180  %A_2_7_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_2_7)

]]></node>
<StgValue><ssdm name="A_2_7_read"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:181  call void (...)* @_ssdm_op_SpecInterface(float* %A_2_7, [8 x i8]* @str517, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str517, [8 x i8]* @str517, [8 x i8]* @str517)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:182  %A_3_7_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_3_7)

]]></node>
<StgValue><ssdm name="A_3_7_read"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:183  call void (...)* @_ssdm_op_SpecInterface(float* %A_3_7, [8 x i8]* @str518, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str518, [8 x i8]* @str518, [8 x i8]* @str518)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:184  %A_4_7_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_4_7)

]]></node>
<StgValue><ssdm name="A_4_7_read"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:185  call void (...)* @_ssdm_op_SpecInterface(float* %A_4_7, [8 x i8]* @str519, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str519, [8 x i8]* @str519, [8 x i8]* @str519)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:186  %A_5_7_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_5_7)

]]></node>
<StgValue><ssdm name="A_5_7_read"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:187  call void (...)* @_ssdm_op_SpecInterface(float* %A_5_7, [8 x i8]* @str520, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str520, [8 x i8]* @str520, [8 x i8]* @str520)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:188  %A_6_7_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_6_7)

]]></node>
<StgValue><ssdm name="A_6_7_read"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:189  call void (...)* @_ssdm_op_SpecInterface(float* %A_6_7, [8 x i8]* @str521, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str521, [8 x i8]* @str521, [8 x i8]* @str521)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:190  %A_7_7_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %A_7_7)

]]></node>
<StgValue><ssdm name="A_7_7_read"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:191  call void (...)* @_ssdm_op_SpecInterface(float* %A_7_7, [8 x i8]* @str522, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str522, [8 x i8]* @str522, [8 x i8]* @str522)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="322" bw="0" op_0_bw="0">
<![CDATA[
entry:192  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i7 [ 0, %entry ], [ %indvar_flatten_next, %.preheader.i ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %i_1_i = phi i4 [ 0, %entry ], [ %i_1_i_mid2, %.preheader.i ]

]]></node>
<StgValue><ssdm name="i_1_i"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2  %j_1_i = phi i4 [ 0, %entry ], [ %j, %.preheader.i ]

]]></node>
<StgValue><ssdm name="j_1_i"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_flatten, label %MAT_Multiply_Loop_Row_proc.exit, label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:2  %exitcond1_i6 = icmp eq i4 %j_1_i, -8

]]></node>
<StgValue><ssdm name="exitcond1_i6"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.i:3  %j_1_i_mid2 = select i1 %exitcond1_i6, i4 0, i4 %j_1_i

]]></node>
<StgValue><ssdm name="j_1_i_mid2"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:4  %i4 = add i4 1, %i_1_i

]]></node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.i:5  %i_1_i_mid2 = select i1 %exitcond1_i6, i4 %i4, i4 %i_1_i

]]></node>
<StgValue><ssdm name="i_1_i_mid2"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="3" op_0_bw="4">
<![CDATA[
.preheader.i:6  %tmp_17 = trunc i4 %i_1_i_mid2 to i3

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="3" op_0_bw="4">
<![CDATA[
.preheader.i:11  %tmp_18 = trunc i4 %j_1_i_mid2 to i3

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:51  %j = add i4 1, %j_1_i_mid2

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="255" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader.i:10  %tmp = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %A_0_0_read, float %A_1_0_read, float %A_2_0_read, float %A_3_0_read, float %A_4_0_read, float %A_5_0_read, float %A_6_0_read, float %A_7_0_read, i3 %tmp_17)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader.i:12  %tmp_1 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %p_read64, float %p_read_63, float %p_read_62, float %p_read_61, float %p_read_60, float %p_read_59, float %p_read_58, float %p_read_57, i3 %tmp_18)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:13  %tmp_9_i = fmul float %tmp, %tmp_1

]]></node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="258" st_id="4" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:13  %tmp_9_i = fmul float %tmp, %tmp_1

]]></node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="259" st_id="5" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:13  %tmp_9_i = fmul float %tmp, %tmp_1

]]></node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="260" st_id="6" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:13  %tmp_9_i = fmul float %tmp, %tmp_1

]]></node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="261" st_id="7" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:14  %temp_1_i = fadd float %tmp_9_i, 0.000000e+00

]]></node>
<StgValue><ssdm name="temp_1_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="262" st_id="8" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:14  %temp_1_i = fadd float %tmp_9_i, 0.000000e+00

]]></node>
<StgValue><ssdm name="temp_1_i"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader.i:15  %tmp_2 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %A_0_1_read, float %A_1_1_read, float %A_2_1_read, float %A_3_1_read, float %A_4_1_read, float %A_5_1_read, float %A_6_1_read, float %A_7_1_read, i3 %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader.i:16  %tmp_3 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %p_read_56, float %p_read_55, float %p_read_54, float %p_read_53, float %p_read_52, float %p_read_51, float %p_read_50, float %p_read_49, i3 %tmp_18)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:17  %tmp_9_1_i = fmul float %tmp_2, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_9_1_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="266" st_id="9" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:14  %temp_1_i = fadd float %tmp_9_i, 0.000000e+00

]]></node>
<StgValue><ssdm name="temp_1_i"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:17  %tmp_9_1_i = fmul float %tmp_2, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_9_1_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="268" st_id="10" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:14  %temp_1_i = fadd float %tmp_9_i, 0.000000e+00

]]></node>
<StgValue><ssdm name="temp_1_i"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:17  %tmp_9_1_i = fmul float %tmp_2, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_9_1_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="270" st_id="11" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:14  %temp_1_i = fadd float %tmp_9_i, 0.000000e+00

]]></node>
<StgValue><ssdm name="temp_1_i"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:17  %tmp_9_1_i = fmul float %tmp_2, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_9_1_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="272" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:18  %temp_1_1_i = fadd float %temp_1_i, %tmp_9_1_i

]]></node>
<StgValue><ssdm name="temp_1_1_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="273" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:18  %temp_1_1_i = fadd float %temp_1_i, %tmp_9_1_i

]]></node>
<StgValue><ssdm name="temp_1_1_i"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader.i:19  %tmp_4 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %A_0_2_read, float %A_1_2_read, float %A_2_2_read, float %A_3_2_read, float %A_4_2_read, float %A_5_2_read, float %A_6_2_read, float %A_7_2_read, i3 %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader.i:20  %tmp_5 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %p_read_48, float %p_read_47, float %p_read_46, float %p_read_45, float %p_read_44, float %p_read_43, float %p_read_42, float %p_read_41, i3 %tmp_18)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:21  %tmp_9_2_i = fmul float %tmp_4, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_9_2_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="277" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:18  %temp_1_1_i = fadd float %temp_1_i, %tmp_9_1_i

]]></node>
<StgValue><ssdm name="temp_1_1_i"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:21  %tmp_9_2_i = fmul float %tmp_4, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_9_2_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="279" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:18  %temp_1_1_i = fadd float %temp_1_i, %tmp_9_1_i

]]></node>
<StgValue><ssdm name="temp_1_1_i"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:21  %tmp_9_2_i = fmul float %tmp_4, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_9_2_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="281" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:18  %temp_1_1_i = fadd float %temp_1_i, %tmp_9_1_i

]]></node>
<StgValue><ssdm name="temp_1_1_i"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:21  %tmp_9_2_i = fmul float %tmp_4, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_9_2_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="283" st_id="17" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:22  %temp_1_2_i = fadd float %temp_1_1_i, %tmp_9_2_i

]]></node>
<StgValue><ssdm name="temp_1_2_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="284" st_id="18" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:22  %temp_1_2_i = fadd float %temp_1_1_i, %tmp_9_2_i

]]></node>
<StgValue><ssdm name="temp_1_2_i"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader.i:23  %tmp_6 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %A_0_3_read, float %A_1_3_read, float %A_2_3_read, float %A_3_3_read, float %A_4_3_read, float %A_5_3_read, float %A_6_3_read, float %A_7_3_read, i3 %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader.i:24  %tmp_7 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %p_read_40, float %p_read_39, float %p_read_38, float %p_read_37, float %p_read_36, float %p_read_35, float %p_read_34, float %p_read_33, i3 %tmp_18)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:25  %tmp_9_3_i = fmul float %tmp_6, %tmp_7

]]></node>
<StgValue><ssdm name="tmp_9_3_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="288" st_id="19" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:22  %temp_1_2_i = fadd float %temp_1_1_i, %tmp_9_2_i

]]></node>
<StgValue><ssdm name="temp_1_2_i"/></StgValue>
</operation>

<operation id="289" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:25  %tmp_9_3_i = fmul float %tmp_6, %tmp_7

]]></node>
<StgValue><ssdm name="tmp_9_3_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="290" st_id="20" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:22  %temp_1_2_i = fadd float %temp_1_1_i, %tmp_9_2_i

]]></node>
<StgValue><ssdm name="temp_1_2_i"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:25  %tmp_9_3_i = fmul float %tmp_6, %tmp_7

]]></node>
<StgValue><ssdm name="tmp_9_3_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="292" st_id="21" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:22  %temp_1_2_i = fadd float %temp_1_1_i, %tmp_9_2_i

]]></node>
<StgValue><ssdm name="temp_1_2_i"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:25  %tmp_9_3_i = fmul float %tmp_6, %tmp_7

]]></node>
<StgValue><ssdm name="tmp_9_3_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="294" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:26  %temp_1_3_i = fadd float %temp_1_2_i, %tmp_9_3_i

]]></node>
<StgValue><ssdm name="temp_1_3_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="295" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:26  %temp_1_3_i = fadd float %temp_1_2_i, %tmp_9_3_i

]]></node>
<StgValue><ssdm name="temp_1_3_i"/></StgValue>
</operation>

<operation id="296" st_id="23" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader.i:27  %tmp_8 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %A_0_4_read, float %A_1_4_read, float %A_2_4_read, float %A_3_4_read, float %A_4_4_read, float %A_5_4_read, float %A_6_4_read, float %A_7_4_read, i3 %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="297" st_id="23" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader.i:28  %tmp_9 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %p_read_32, float %p_read_31, float %p_read_30, float %p_read_29, float %p_read_28, float %p_read_27, float %p_read_26, float %p_read_25, i3 %tmp_18)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="298" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:29  %tmp_9_4_i = fmul float %tmp_8, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_9_4_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="299" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:26  %temp_1_3_i = fadd float %temp_1_2_i, %tmp_9_3_i

]]></node>
<StgValue><ssdm name="temp_1_3_i"/></StgValue>
</operation>

<operation id="300" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:29  %tmp_9_4_i = fmul float %tmp_8, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_9_4_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="301" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:26  %temp_1_3_i = fadd float %temp_1_2_i, %tmp_9_3_i

]]></node>
<StgValue><ssdm name="temp_1_3_i"/></StgValue>
</operation>

<operation id="302" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:29  %tmp_9_4_i = fmul float %tmp_8, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_9_4_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="303" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:26  %temp_1_3_i = fadd float %temp_1_2_i, %tmp_9_3_i

]]></node>
<StgValue><ssdm name="temp_1_3_i"/></StgValue>
</operation>

<operation id="304" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:29  %tmp_9_4_i = fmul float %tmp_8, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_9_4_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="305" st_id="27" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:30  %temp_1_4_i = fadd float %temp_1_3_i, %tmp_9_4_i

]]></node>
<StgValue><ssdm name="temp_1_4_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="306" st_id="28" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:30  %temp_1_4_i = fadd float %temp_1_3_i, %tmp_9_4_i

]]></node>
<StgValue><ssdm name="temp_1_4_i"/></StgValue>
</operation>

<operation id="307" st_id="28" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader.i:31  %tmp_s = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %A_0_5_read, float %A_1_5_read, float %A_2_5_read, float %A_3_5_read, float %A_4_5_read, float %A_5_5_read, float %A_6_5_read, float %A_7_5_read, i3 %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="308" st_id="28" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader.i:32  %tmp_10 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %p_read_24, float %p_read_23, float %p_read_22, float %p_read_21, float %p_read_20, float %p_read_19, float %p_read_18, float %p_read_17, i3 %tmp_18)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="309" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:33  %tmp_9_5_i = fmul float %tmp_s, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_9_5_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="310" st_id="29" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:30  %temp_1_4_i = fadd float %temp_1_3_i, %tmp_9_4_i

]]></node>
<StgValue><ssdm name="temp_1_4_i"/></StgValue>
</operation>

<operation id="311" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:33  %tmp_9_5_i = fmul float %tmp_s, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_9_5_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="312" st_id="30" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:30  %temp_1_4_i = fadd float %temp_1_3_i, %tmp_9_4_i

]]></node>
<StgValue><ssdm name="temp_1_4_i"/></StgValue>
</operation>

<operation id="313" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:33  %tmp_9_5_i = fmul float %tmp_s, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_9_5_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="314" st_id="31" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:30  %temp_1_4_i = fadd float %temp_1_3_i, %tmp_9_4_i

]]></node>
<StgValue><ssdm name="temp_1_4_i"/></StgValue>
</operation>

<operation id="315" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:33  %tmp_9_5_i = fmul float %tmp_s, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_9_5_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="316" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:34  %temp_1_5_i = fadd float %temp_1_4_i, %tmp_9_5_i

]]></node>
<StgValue><ssdm name="temp_1_5_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="317" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:34  %temp_1_5_i = fadd float %temp_1_4_i, %tmp_9_5_i

]]></node>
<StgValue><ssdm name="temp_1_5_i"/></StgValue>
</operation>

<operation id="318" st_id="33" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader.i:35  %tmp_11 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %A_0_6_read, float %A_1_6_read, float %A_2_6_read, float %A_3_6_read, float %A_4_6_read, float %A_5_6_read, float %A_6_6_read, float %A_7_6_read, i3 %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="319" st_id="33" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader.i:36  %tmp_12 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %p_read_16, float %p_read_15, float %p_read_14, float %p_read_13, float %p_read_12, float %p_read_11, float %p_read_10, float %p_read_9, i3 %tmp_18)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="320" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:37  %tmp_9_6_i = fmul float %tmp_11, %tmp_12

]]></node>
<StgValue><ssdm name="tmp_9_6_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="321" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:34  %temp_1_5_i = fadd float %temp_1_4_i, %tmp_9_5_i

]]></node>
<StgValue><ssdm name="temp_1_5_i"/></StgValue>
</operation>

<operation id="322" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:37  %tmp_9_6_i = fmul float %tmp_11, %tmp_12

]]></node>
<StgValue><ssdm name="tmp_9_6_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="323" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:34  %temp_1_5_i = fadd float %temp_1_4_i, %tmp_9_5_i

]]></node>
<StgValue><ssdm name="temp_1_5_i"/></StgValue>
</operation>

<operation id="324" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:37  %tmp_9_6_i = fmul float %tmp_11, %tmp_12

]]></node>
<StgValue><ssdm name="tmp_9_6_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="325" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:34  %temp_1_5_i = fadd float %temp_1_4_i, %tmp_9_5_i

]]></node>
<StgValue><ssdm name="temp_1_5_i"/></StgValue>
</operation>

<operation id="326" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:37  %tmp_9_6_i = fmul float %tmp_11, %tmp_12

]]></node>
<StgValue><ssdm name="tmp_9_6_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="327" st_id="37" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:38  %temp_1_6_i = fadd float %temp_1_5_i, %tmp_9_6_i

]]></node>
<StgValue><ssdm name="temp_1_6_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="328" st_id="38" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:38  %temp_1_6_i = fadd float %temp_1_5_i, %tmp_9_6_i

]]></node>
<StgValue><ssdm name="temp_1_6_i"/></StgValue>
</operation>

<operation id="329" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader.i:39  %tmp_13 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %A_0_7_read, float %A_1_7_read, float %A_2_7_read, float %A_3_7_read, float %A_4_7_read, float %A_5_7_read, float %A_6_7_read, float %A_7_7_read, i3 %tmp_17)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="330" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
.preheader.i:40  %tmp_14 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %p_read_8, float %p_read_7, float %p_read_6, float %p_read_5, float %p_read_4, float %p_read_3, float %p_read_2, float %p_read_1, i3 %tmp_18)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="331" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:41  %tmp_9_7_i = fmul float %tmp_13, %tmp_14

]]></node>
<StgValue><ssdm name="tmp_9_7_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="332" st_id="39" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:38  %temp_1_6_i = fadd float %temp_1_5_i, %tmp_9_6_i

]]></node>
<StgValue><ssdm name="temp_1_6_i"/></StgValue>
</operation>

<operation id="333" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:41  %tmp_9_7_i = fmul float %tmp_13, %tmp_14

]]></node>
<StgValue><ssdm name="tmp_9_7_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="334" st_id="40" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:38  %temp_1_6_i = fadd float %temp_1_5_i, %tmp_9_6_i

]]></node>
<StgValue><ssdm name="temp_1_6_i"/></StgValue>
</operation>

<operation id="335" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:41  %tmp_9_7_i = fmul float %tmp_13, %tmp_14

]]></node>
<StgValue><ssdm name="tmp_9_7_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="336" st_id="41" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:38  %temp_1_6_i = fadd float %temp_1_5_i, %tmp_9_6_i

]]></node>
<StgValue><ssdm name="temp_1_6_i"/></StgValue>
</operation>

<operation id="337" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:41  %tmp_9_7_i = fmul float %tmp_13, %tmp_14

]]></node>
<StgValue><ssdm name="tmp_9_7_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="338" st_id="42" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:42  %temp_1_7_i = fadd float %temp_1_6_i, %tmp_9_7_i

]]></node>
<StgValue><ssdm name="temp_1_7_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="339" st_id="43" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:42  %temp_1_7_i = fadd float %temp_1_6_i, %tmp_9_7_i

]]></node>
<StgValue><ssdm name="temp_1_7_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="340" st_id="44" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:42  %temp_1_7_i = fadd float %temp_1_6_i, %tmp_9_7_i

]]></node>
<StgValue><ssdm name="temp_1_7_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="341" st_id="45" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:42  %temp_1_7_i = fadd float %temp_1_6_i, %tmp_9_7_i

]]></node>
<StgValue><ssdm name="temp_1_7_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="342" st_id="46" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:42  %temp_1_7_i = fadd float %temp_1_6_i, %tmp_9_7_i

]]></node>
<StgValue><ssdm name="temp_1_7_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="343" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader.i:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="345" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader.i:7  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.i:8  %tmp_22_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5)

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>

<operation id="347" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader.i:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="8" op_0_bw="4">
<![CDATA[
.preheader.i:43  %tmp_6_i_trn_cast = zext i4 %j_1_i_mid2 to i8

]]></node>
<StgValue><ssdm name="tmp_6_i_trn_cast"/></StgValue>
</operation>

<operation id="349" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader.i:44  %tmp_15 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1_i_mid2, i3 0)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="350" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="8" op_0_bw="7">
<![CDATA[
.preheader.i:45  %p_addr_cast = zext i7 %tmp_15 to i8

]]></node>
<StgValue><ssdm name="p_addr_cast"/></StgValue>
</operation>

<operation id="351" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.i:46  %p_addr1 = add i8 %p_addr_cast, %tmp_6_i_trn_cast

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="352" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="64" op_0_bw="8">
<![CDATA[
.preheader.i:47  %tmp_16 = zext i8 %p_addr1 to i64

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="353" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.i:48  %C_addr = getelementptr [64 x float]* %C, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="354" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.i:49  store float %temp_1_7_i, float* %C_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.i:50  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_22_i)

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="356" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i:52  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="357" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="0">
<![CDATA[
MAT_Multiply_Loop_Row_proc.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
