# frozen_string_literal: true

module RgGen
  module Verilog
    module RTL
      Component = SystemVerilog::Common::Component
    end
  end
end
