0 < n) ? 1 : 0 -> umin(1, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
00000000 !&'l
0000011122334455667789
00123456
0123456789
0123456789:998
0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz
040904E4
060916010447Z
06JSTX
070822223102Z
080725190217Z
091207224029Z
09A0w2H
0< t.H
0@8|$0t
0A9A0u9I
0A9F0vlH
0A^A]A
0A_A]A
0A_A^A
0A_A^A]A
0D;A0ukH
0Hcl$pI
0Ic@8I
0PERFt
0PwTtE
0Ru4I9Y
0SDBGt
0SDTLt
0SMIDt
0STATt
0WEIGHTS
0fwQtC
0x%08x
1 / sqrt(x) -> rsq(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
1 / x -> rcp(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
1.#QNAN
1.#SNAN
100522003051Z0
110307224029Z0
120825070000Z0y1
1234567
130725191217Z0
14578:<=>?@ABDEFHIJMNOPQRUWXYZ[\]^_b
190915070000Z0y1
1WEIGHTS
1darray
1type_info@@UEAA@XZ
20s %20u
23456789
234C)*9:C
27s %4u
2@3@1@0
2@YAPEAX_K@Z
2L;c8v
2WEIGHTS
2d/%mwe
2darray
2u %9u
30s %-18s
30s %10s %6s%d %11s %4u %8u
30s %10s %7s %11s %4u %8u
30s %4u %9u %7u %7u
32-bit floating-point operations flush denorm float literals to zero, %g is losing precision (this warning will only be shown once per compile
3456789
38]7t/H
3@YAXPEAX@Z
3WEIGHTS
3http://crl.microsoft.com/pki/crl/products/CSPCA.crl0H
3http://crl.microsoft.com/pki/crl/products/tspca.crl0H
4 component with no swizzle expected for operand #%d of opcode #%d (counts are 1-based
456789
4BDQRSC6
7D9s,t%H
899::;;<=>?@ABBBCBBBBBDDEEEEEFEEEEPGGGGHHHHIJKLMNO
8A^A]A
8A_A^A
8A_A^A]A
8I9@0t
8I9A8u/I
8ISGNt
8OSGNt
8PERFt
8RDEFt
8SDTLt
8\$Pt&H
8l$ tuL
8t$1t#H
8t$Pt.H
9.29.952.3111
9D$|uWH
9X8v;fff
9YLvzffff
9\$<vDf
9j8u,H9j@t&H9jHu I
9k$vS;k$s
9kTv$ff
9|$(tM2
9|$pvUL
A * (1/A) = 1 <| Explicit
A * B for boolean A & B -> AND A, B <| MR.GenSimplifyInstructionsOpt1_NoExcl
A * B/A with negative variations on A <| MR.GenSimplifyInstructionsOpt1_NoExcl
A + A) * 0.5 -> no-op mov of A <| MR.GenSimplifyInstructionsOpt1_NoExcl
A + B for boolean A & B -> OR A, B <| MR.GenSimplifyInstructionsOpt1_NoExcl
A + L2) - (A + L1) = L2 - L1 if A non-NaN/Inf <| Explicit
A*(L2<0) REL L (double) <| MR.GenSimplifyInstructionsOpt1_NoExcl
A*(L2<0) REL L <| MR.GenSimplifyInstructionsOpt1_NoExcl
A*(L2>0) REL L (double) <| MR.GenSimplifyInstructionsOpt1_NoExcl
A*(L2>0) REL L <| MR.GenSimplifyInstructionsOpt1_NoExcl
A*L2 REL L where L2 < 0 divides L as an INT <| MR.GenSimplifyInstructionsOpt1_NoExcl
A*L2 REL L where L2 > 0 divides L as an INT <| MR.GenSimplifyInstructionsOpt1_NoExcl
A*L2 REL L where L2 divides L as a UINT <| MR.GenSimplifyInstructionsOpt1_NoExcl
A+A REL L (double) <| MR.GenSimplifyInstructionsOpt1_NoExcl
A+A REL L <| MR.GenSimplifyInstructionsOpt1_NoExcl
A0H;B0u
A4D;B4wuE3
A8A9C0u
A8H9A0u>H
A8H;B8u
A8HcD$4
A8L9C8
A8pHt9M
A9H v03
A9Q4v'3
A9QLv%I
A9S vtM
A9T$8u>I9T$@t7I9T$Hu0L
A9V v)I
A9[ vGH
A9[ vML
A9p v H
A9pPt*D
A9w$u$A9w<u
A9x v\H
A9|$ v1D
A;B4r7H
A;GLrcD
A;GLvm
A;\$4uoD
ABCDEFGGGHIIHIIJKLMNNNONNNNNNPQRSTUVWXYZ[\]^_`abcdefghijklmnop
ABCDEFGHIJ
ABCDEFGHIJK
AB_BlendFactor
AB_SampleMask
ADAPTIVETESS_W
ADAPTIVETESS_X
ADAPTIVETESS_Y
ADAPTIVETESS_Z
ADDRESSU
ADDRESSV
ADDRESSW
ADDSIGNED
ADDSIGNED2X
ADDSMOOTH
ALPHAARG0
ALPHAARG1
ALPHAARG2
ALPHABLENDENABLE
ALPHAFUNC
ALPHAOP
ALPHAREF
ALPHAREPLICATE
ALPHATESTENABLE
AMBIENT
AMBIENTMATERIALSOURCE
ANISOTROPIC
ANTIALIASEDLINEENABLE
APD;B r
ATAUAV3
ATAUAVAW3
ATAUAVAWA
ATAUAVAWE3
ATAUAVAWH
ATAUAVE
ATAUAVH
ATAUE3
AUAVAWH
AXA9@Xv
A_A^A]A
Abs modifier not allowed for operand #%d of opcode #%d (counts are 1-based
Addition of same argument is same as multiply by 2 <| Explicit
AddressU
AddressV
AddressW
Affffff
All DS input control point vcp[][] registers must have control point count (first dimension) declared with size equal to the number of input control points declared in the hs decls phase (%d control points in this case). Input %d has %d control points declared
All GS input v[][] registers must have vertex count (first dimension) declared with size equal to the number of vertices in the declared input primitive (%d vertices in this case). Input %d has %d vertices declared
All HS control point phase input v[][] registers must have control point count (first dimension) declared with size less than or equal to the number of input control points declared in the hs decls phase (%d control points in this case). Input %d has %d control points declared
All HS fork phase input vcp[][] registers must have control point count (first dimension) declared with size less than or equal to the number of input control points declared in the hs decls phase (%d control points in this case). Input %d has %d control points declared
All HS fork phase input vocp[][] registers must have control point count (first dimension) declared with size less than or equal to the number of output control points declared in the hs decls phase (%d control points in this case). Input %d has %d control points declared
All HS join phase input vcp[][] registers must have control point count (first dimension) declared with size equal to the number of input control points declared in the hs decls phase (%d control points in this case). Input %d has %d control points declared
All HS join phase input vocp[][] registers must have control point count (first dimension) declared with size equal to the number of output control points declared in the hs decls phase (%d control points in this case). Input %d has %d control points declared
AllMemoryBarrier
AllMemoryBarrierWithGroupSync
AlphaToCoverageEnable
Alternately, fxc's /LD option allows use of the old compiler DLL
Annotation
AntialiasedLineEnable
ApXNAPD
Append/Consume not compatible with buffer type
AppendStructuredBuffer
Approximately %i instruction slots used
Assignment %s: Attempting to assign an incompatible inline shader
Assignment %s: Dimensionality mismatch (LHS expects %d, RHS has %d
Assignment %s: Expressions cannot be evaluated to produce objects, though they may be used to index into arrays of objects
Assignment %s: Inline shader missing interface parameter bindings
Assignment %s: Left-hand side type does not match right-hand side type
Assignment %s: Non-array right-hand type expected
Assignment %s: Objects left-hand sides cannot be assigned to expressions
Assignment %s: Only 0 and NULL are valid constants for an object assignment
Assignment %s: Only literal right-hand side values are allowed in state blocks in Effects performance mode
Assignment %s: Reference to shader variable '%s' not valid for %s techniques because it is missing interface parameter bindings
Assignment %s: Reference to shader variable '%s' not valid for %s techniques because it uses an uninitialized shader
Assignment %s: Reference to shader variable '%s' not valid for %s techniques because it uses an unsupported shader model
AttrParams
Attributes
Available Class Instances
Available Class Types
B 9A t
B(9A(u:H
B(I3@(H
B*!(A * -B + B) -> A * B <| MR.GenSimplifyInstructionsOpt1_NoExcl
B09A0uCH
B0H9A0u
B4A9C4wh3
B8I9B0t
B;T @uP
B@9A@ul
B@9C@uaL
BD9ADudH
BINORMAL
BLENDCURRENTALPHA
BLENDDIFFUSEALPHA
BLENDFACTOR
BLENDFACTORALPHA
BLENDINDICES
BLENDOP
BLENDOPALPHA
BLENDTEXTUREALPHA
BLENDTEXTUREALPHAPM
BLENDWEIGHT
BLEND_FACTOR
BORDERCOLOR
BOTHINVSRCALPHA
BOTHSRCALPHA
BREAK_EQ i2,-iv1 where iv1 is literal and has to be negated <| MR.Gen_PreModTarget_Both
BREAK_EQ i2,-iv1 where iv1 is literal and has to be negated, CMP form <| MR.Gen_PreModTarget_Both
BREAK_EQ i2,i1 <| MR.Gen_PreModTarget_Both
BREAK_EQ i2,i1 matches when CMP is used <| MR.Gen_PreModTarget_Both
BREAK_GE i2,-iv1 where iv1 is literal and needs to be negated before using <| MR.Gen_PreModTarget_Both
BREAK_GE i2,i1 for targets that use CMP <| MR.Gen_PreModTarget_Both
BREAK_GE i2,i1 short form <| MR.Gen_PreModTarget_Both
BREAK_LT i2,-iv1 where iv1 is literal and needs to be negated before using <| MR.Gen_PreModTarget_Both
BREAK_LT i2,i1 for targets that use CMP <| MR.Gen_PreModTarget_Both
BREAK_LT i2,i1 short form <| MR.Gen_PreModTarget_Both
BREAK_NE i2,-iv1 where iv1 is literal and has to be negated <| MR.Gen_PreModTarget_Both
BREAK_NE i2,-iv1 where iv1 is literal and has to be negated, CMP form <| MR.Gen_PreModTarget_Both
BREAK_NE i2,i1 <| MR.Gen_PreModTarget_Both
BREAK_NE i2,i1 with CMP <| MR.Gen_PreModTarget_Both
BUMPENVLOFFSET
BUMPENVLSCALE
BUMPENVMAP
BUMPENVMAPLUMINANCE
BUMPENVMAT00
BUMPENVMAT01
BUMPENVMAT10
BUMPENVMAT11
BackFaceStencilDepthFail
BackFaceStencilFail
BackFaceStencilFunc
BackFaceStencilPass
BindInterfaces
BindInterfaces used with a shader that does not have interface parameters
Binormal
Bitwise operations not supported on legacy targets
BlendEnable
BlendIndices
BlendOp
BlendOpAlpha
BlendState
BlendWeight
BorderColor
Buffer Definitions
Buffers can only be bound to one slot in this version of Effects
Buffers may only be bound to one constant offset
Buffers may only be bound to one slot
ByteAddressBuffer
Bytecode appears corrupt - integrity check failed
C09A0v6H
C0A9E0w
C0A;BTs
C0D;l$x
C0H;nht
C0L9s@u
C<H9O@t
C@9{LvmI
C@H9C0s
C@H9G@u
CAMERASPACENORMAL
CAMERASPACEPOSITION
CAMERASPACEREFLECTIONVECTOR
CB[%d] already declared, repeated declaration on opcode #%d (count is 1-based
CCW_STENCILFAIL
CCW_STENCILFUNC
CCW_STENCILPASS
CCW_STENCILZFAIL
CGVcdwxyz
CH9GHu"L
CLIPDST
CLIPPING
CLIPPLANE0
CLIPPLANE1
CLIPPLANE2
CLIPPLANE3
CLIPPLANE4
CLIPPLANE5
CLIPPLANEENABLE
CMP(c,d=1+CMP(c,a,b),f) -> CMP(c,1+a,f) <| MR.GenSimplifyInstructionsOpt1_NoExcl
COLOR outputs must be contiguous from COLOR0 to COLORn
COLOR%d must be a four-component vector
COLORARG0
COLORARG1
COLORARG2
COLOROP
COLORVERTEX
COLORWRITEENABLE
COLORWRITEENABLE1
COLORWRITEENABLE2
COLORWRITEENABLE3
COMPARISON_ANISOTROPIC
COMPARISON_MIN_LINEAR_MAG_MIP_POINT
COMPARISON_MIN_LINEAR_MAG_POINT_MIP_LINEAR
COMPARISON_MIN_MAG_LINEAR_MIP_POINT
COMPARISON_MIN_MAG_MIP_LINEAR
COMPARISON_MIN_MAG_MIP_POINT
COMPARISON_MIN_MAG_POINT_MIP_LINEAR
COMPARISON_MIN_POINT_MAG_LINEAR_MIP_POINT
COMPARISON_MIN_POINT_MAG_MIP_LINEAR
COMPLEMENT
CONSTANT
CONTINUOUS
COVERAGE
CULLDST
CULLMODE
CURRENT
CXH9O0t9H
C_specific_handler
C`H9O@t
C`I9B`u
CalculateLevelOfDetail
CalculateLevelOfDetailUnclamped
Can't continue validation - aborting
Can't create/set an invalid shader. Make sure your shader is valid, and make sure you're not using asm shaders in SM4.0
Can't fall through case/default unless case/default has no code. Opcode #%d (count 1-based). Aborting validation
Cannot declare streams as an input for geometry shader primitives, it must be its own parameter
Cannot use %s attribute without specifying a 4-component SV_Position output
Cannot use texture arrays on DX9 targets with multiple samplers
CaseStmts
Change swizzle of parameters to dot <| Explicit
Child effect (requires effect pool): %s
Clip plane attribute parameters must be non-literal constants
Clip planes cannot be addressed in %s
Clip planes must be non-literal constants with identity swizzles in %s
Clockwise Triangles
CloseHandle
CombineInstructions can create dots <| Explicit
Compact Registers - Compress <| Explicit
Compact Registers - Paint  <| Explicit
Compact Registers - Press Loop Ins <| Explicit
Compact Registers - Press Moves <| Explicit
CompanyName
ComparisonFunc
CompileShader
Components of input declaration for register %d overlap with previous declaration for same register.  Opcode #%d (count is 1-based
Components of input declaration for register v%d overlap with previous declaration for same register.  Opcode #%d (count is 1-based
Components of output declaration for register %d overlap with previous declaration for same register.  Opcode #%d (count is 1-based
Components of output declaration for register o%d overlap with previous declaration for same register.  Opcode #%d (count is 1-based
Compute Shader input Thread Group ID already declared.  Opcode #%d (count is 1-based
Compute Shader input Thread Group ID declaration must have a non-empty mask and allows only components x, y, and z in mask.  Opcode #%d (count is 1-based
Compute Shader input Thread ID In Group Flattened already declared.  Opcode #%d (count is 1-based
Compute Shader input Thread ID In Group Flattened declaration must have an empty writemask.  Opcode #%d (count is 1-based
Compute Shader input Thread ID In Group already declared.  Opcode #%d (count is 1-based
Compute Shader input Thread ID In Group declaration must have a non-empty mask and allows only components x, y, and z in mask.  Opcode #%d (count is 1-based
Compute Shader input Thread ID already declared.  Opcode #%d (count is 1-based
Compute Shader input Thread ID declaration must have a non-empty mask and allows only components x, y, and z in mask.  Opcode #%d (count is 1-based
Compute Shader must declare a thread group size (X,Y,Z
ComputeShader
Conflicting register semantics: '%s' and '%s
Constant buffer to DX9 shader constant mappings
Constant buffers, functions, and techniques cannot be nested inside of constant buffers
Constant variable '%s' bound to register greater than 8191 (%d requested
ConstructGSWithSO
Consume
ConsumeStructuredBuffer
Copyright
Copyright (c) 1997 Microsoft Corp.1
Counter-Clockwise Triangles
Cube/CubeArray
CullMode
CxxFrameHandler
CxxThrowException
Cycle Counter already declared.  Opcode #%d (count is 1-based
Cycle Counter declaration must have mask of .x or .xy.  Opcode #%d (count is 1-based
D$ 9D$(u
D$ ;L$h
D$ H9D$(ugHc
D$ z*u(I
D$(9D$ u
D$(H9D$0u5
D$(H9D$0udHc
D$09D$tuU
D$0D;D
D$0H90t{H
D$0H9D
D$0H9x8uXH9x
D$0ffff
D$4L9#uG
D$4L9#uH
D$4LcD$0L
D$8I9D$0t
D$@9L$0r
D$@9]8vx3
D$@;B4u
D$@H9hHt
D$@H9x8
D$@SHEX
D$@fffffff
D$DSHDR
D$HH#D$X
D$HH3D$X
D$HH9D$8r
D$P9D$Xv
D$PH9D$Xu
D$PH;H0
D$PSDBG
D$Pffff
D$TA;G(u
D$X+D$4
D$XH9D$P
D$XH9D$Pu
D$Xfffffff
D$`9D$hu
D$`9G@r
D$`DBUGH
D$h8D$`tu
D$l;D$h
D$lD8|$tt%A
D$pD9D
D$pD;L
D$pHcH 3
D$tD; t
D$tHc\$t
D$x;FLs
D$xffff
D0x%I64x
D3D10_COMPILER
D3D10_SHADER_AVOID_FLOW_CONTROL
D3D10_SHADER_DEBUG
D3D10_SHADER_ENABLE_BACKWARDS_COMPATIBILITY
D3D10_SHADER_IEEE_STRICTNESS
D3D10_SHADER_NO_PRESHADER
D3D10_SHADER_PARTIAL_PRECISION
D3D10_SHADER_PREFER_FLOW_CONTROL
D3D10_SHADER_SKIP_OPTIMIZATION
D3D11 Assembler Error: Invalid Bytecode: %s
D3D11 Internal Compiler Error: Invalid Bytecode: %s
D3DAssemble
D3DCOLORtoUBYTE4
D3DCOMPILER_43.dll
D3DCOMPILER_DISASSEMBLY_FORCE_HEX_LITERALS
D3DCOMPILER_FORCE_PREFER_FLOW
D3DCompile
D3DCompile: Invalid flags specified
D3DCompiler_43.dl
D3DCompiler_43.pdb
D3DCompressShaders
D3DCompressedData
D3DCreateBlob
D3DDecompressShaders
D3DDisassemble
D3DDisassemble10Effect
D3DEffectCompiler
D3DGetBlobPart
D3DGetDebugInfo
D3DGetInputAndOutputSignatureBlob
D3DGetInputSignatureBlob
D3DGetOutputSignatureBlob
D3DPreprocess
D3DReflect
D3DReturnFailure1
D3DStripShader
D3DX: (WARN) An allocation of zero bytes should return a unique non-null pointer to at
D3DX: (WARN) D3DX11 relies upon this behavior
D3DX: (WARN) Overloaded ::new and ::delete operators do not conform to C++ standards
D3DX: (WARN) least zero bytes. Deletion of a null pointer should quietly do nothing
D3DX_VERSION
D8l$pu>H
D8u t0H
D9A v$E
D9B v-E3
D9BLv%I
D9Bxv-M
D9D$xue
D9F v$3
D9F v&3
D9K v+A
D9L$<u^L
D9N v)A
D9O v>E3
D9T$(v*H
D9T$huYE
D9X8v;E3
D9b v.M
D9b v4A
D9b vZM
D9c8vSH
D9cLv'I
D9cxv/I
D9fTv-3
D9s,t%H
D9s4t,H
D9t$pv;H
D9z8u0L9z@t*L9zHu$H
D9{ v+A
D9{ vnI
D9|$pu
D9} v$I
D9} vYM
D;D$Dsl
D;k sPH
D;m rSH
DEBUGMONITORTOKEN
DECRSAT
DECR_SAT
DEPTH must be a scalar
DEPTHBIAS
DEPTHGE
DEPTHLE
DESTALPHA
DESTBLEND
DESTBLENDALPHA
DESTCOLOR
DEST_ALPHA
DEST_COLOR
DIFFUSE
DIFFUSEMATERIALSOURCE
DIRECT3D
DIRECTIONAL
DISABLE
DISCRETE
DITHERENABLE
DMAPOFFSET
DOTPRODUCT3
DS_StencilRef
DX9 state '%s' is not supported in %s; convert to '%s' or use compatibility mode to ignore
DX9 state '%s' is not supported in %s; use compatibility mode to ignore
DX9-style '= sampler_state' syntax is deprecated in strict mode
DX9-style 'LHS = <RHS>' syntax is deprecated in strict mode
DX9-style 'compile' syntax is deprecated in strict mode
DX9-style assignment syntax is deprecated in technique10 pass blocks in favor of new function call syntax
DX9-style intrinsics are disabled when not in dx9 compatibility mode
DebugSetMute
Declaration statements in HS Control Point phase must appear before other instructions
Declaration statements in HS Fork phase must appear before other instructions
Declaration statements in HS Join phase must appear before other instructions
Declaration statements must appear before other instructions
Declared Thread Group Count %d (X*Y*Z) is beyond the valid maximum of %d for Compute Shader version < 5_0.  Opcode #%d (count is 1-based
Declared Thread Group Count %d (X*Y*Z) is beyond the valid maximum of %d.  Opcode #%d (count is 1-based
Declared Thread Group X size %d outside valid range [%d..%d] for Compute Shader version < 5_0.  Opcode #%d (count is 1-based
Declared Thread Group X size %d outside valid range [%d..%d].  Opcode #%d (count is 1-based
Declared Thread Group Y size %d outside valid range [%d..%d] for Compute Shader version < 5_0.  Opcode #%d (count is 1-based
Declared Thread Group Y size %d outside valid range [%d..%d].  Opcode #%d (count is 1-based
Declared Thread Group Z size %d outside valid range [%d..%d].  Opcode #%d (count is 1-based
Declared output vertex count (%d) multiplied by the total number of declared scalar components of output data (%d) equals %d.  This value cannot be greater than %d
DecrementCounter
Default values
DeleteCriticalSection
DeleteObject
Deprecated DX9 state '%s' is being ignored for %s
Deprecated DX9 state '%s' is being ignored for %s; use state '%s' instead
DepthBias
DepthBiasClamp
DepthClipEnable
DepthEnable
DepthFunc
DepthStencil
DepthStencilState
DepthStencilView
DepthWriteMask
Derivative being used before it was defined. If you used the assignment syntax, consider moving it earlier in the program
Derivative is not defined in this branch of flow-control. If you used the assignment syntax, consider moving the assignment before any flow control statements
Derivatives of indexed variables are not yet implemented
Derivatives of known values are unimplemented
Dest register relative index indexable-temp register component %d in x[%d][%d] uninitialized. Opcode #%d (count is 1-based
Dest register relative index temp register component %d in r%d uninitialized. Opcode #%d (count is 1-based
DestBlend
DestBlendAlpha
DeviceMemoryBarrier
DeviceMemoryBarrierWithGroupSync
Diffuse
Direct3D HLSL Compiler
Direct3DShaderValidatorCreate9
DirectX for Windows
DisableThreadLibraryCalls
Domain Shader input control point count already declared. Aborting.  Opcode #%d (count is 1-based
Domain Shader input vDomain must be declared with at most a .xy mask when the domain is ISOLINE
Domain Shader input vDomain must be declared with at most a .xy mask when the domain is QUAD
Domain Shader input vDomain must be declared with at most a .xyz mask when the domain is TRI
Domain Shader must declare a tessellator domain
Domain Shader must declare an input control point count
DomainShader
Don't flush denorm values to zero <| Explicit
Don't truncate double values to floats <| Explicit
Don't use marker values for clamped literal conversions <| Explicit
Double operations not supported unless globalFlags includes enableDoublePrecisionFloatOps
Duplicate non-system value semantic definition: %s and %s
Duplicate system value semantic definition: %s and %s
Duplicated input semantics can't change type, size, or layout ('%s
E ffffff
E(H;Ehr
E,8E0t'H
E0A9D$0
E9B v%3
E9B v\3
E9G v'3
E9H v$E3
E9H0w5A
E9\$ vkE
E9a vaM
E9eLvfM
E;uHrpE;uLwjH
EH    u
ELEMENTINDEX
EMISSIVEMATERIALSOURCE
ENABLEADAPTIVETESSELLATION
ERROR: Semantic %s is not supported in fx_4_1
EXfffffff
Effect file is too large, try reducing the number of techniques or compiling without debug info
Element
Emit output arrays <| Explicit
Emit return instructions <| Explicit
End of program reached with incomplete flow control structure
Error creating error string
Error: Effects expression assembly in invalid format
Error: Effects expression assembly not found
Error: Error getting Effects expression constant table
Error: Error getting Effects expression literal block
Error: Error getting texture shader literal block
Error: Texture shader assembly not found
Error: constant buffer %s has both user-defined offset and compiler-assigned offsets
Error: unexpected end of buffer
Eval range add NaN flag if integer mask says it's possible <| Explicit
Eval range add inf flag if range not bound <| Explicit
EvaluateAttributeAtSample
EvaluateAttributeCentroid
EvaluateAttributeSnapped
Even Fractional
ExA9D$x
Expected a component mask which picks any one or 2 components for operand #%d of opcode #%d (counts are 1-based
Expected component count of 0 for operand #%d of opcode #%d (counts are 1-based
Expected component count of 1 (or 4 component with select-1 mode) for operand #%d of opcode #%d (counts are 1-based
Expected component count of 4 (or 1 component immediate32, or in certain cases NULL or scalar operand allowed) for operand #%d of opcode #%d (counts are 1-based
Expected contiguous component mask starting at x (.x, .xy, .xyz, or .xyzw) for operand #%d of opcode #%d (counts are 1-based
Expected double-compatible component mask (xy, zw, or xyzw) for operand #%d of opcode #%d (counts are 1-based
Expected double-compatible swizzle for operand #%d of opcode #%d (counts are 1-based
Expected nonzero component mask (or in certain cases also NULL or single component output operand allowed) for operand #%d of opcode #%d (counts are 1-based
Expected sample count > 0 but encountered %d for resource t%d.  Opcode #%d (count is 1-based
Expected sample count of 0 but encountered %d for resource t%d.  Opcode #%d (count is 1-based
Expected single component mask (or in certain cases also NULL or single component output operand allowed) for operand #%d of opcode #%d (counts are 1-based
F8I9F0t
F8t,Tt@H
FCIAddFile
FCICreate
FCIDestroy
FCIFlushCabinet
FDICopy
FDICreate
FDIDestroy
FILLMODE
FOG must be a scalar
FOGCOLOR
FOGDENSITY
FOGENABLE
FOGSTART
FOGTABLEMODE
FOGVERTEXMODE
FRC of add with integer can bypass add <| Explicit
FX Version: %s
Failed to extract driver shader code
Failed to extract input signature
Failed to extract output signature
Failed to extract patch constant signature
Failed to log error, redirecting to debug output
Failed to parse shader using reference shader parser: 0x%x
Fall-throughs in switch statements are not allowed
Fd3d10.dll
FhH9E8u
FhI9E8u-M
FileDescription
FileVersion
FillMode
Flag specified was exclusively a parse flag and not a compile flag
Flags parameter is invalid
Flags specified both compatibility and strict mode. These are mutually exclusive
Floating-point Value out of integer range for conversion: %f
Floating-point Value out of unsigned range for conversion: %f
For Compute Shader versions < 5_0, the element count for all Structured Thread Group Shared Memory declarations
For Compute Shader versions < 5_0, with %d threads in a group, at most %d bytes per thread of Thread Group Shared Memory
FreeLibrary
FrontCounterClockwise
FrontFaceStencilDepthFail
FrontFaceStencilFail
FrontFaceStencilFunc
FrontFaceStencilPass
G09A(u E
G09A0s
GAUSSIANQUAD
GDI32.dll
GOURAUD
GREATER
GREATEREQUAL
GREATER_EQUAL
GS Input
GS has no input primitive, so no input regisers may be declared.  Input v[][%d] was declared
GS input primID already declared.  Opcode #%d (count is 1-based
GS input primitive already declared.  Opcode #%d (count is 1-based
GS input primitive can be a patch only if the GS version is gs_5_0 and greater.  Opcode #%d (count is 1-based
GS input primitive not declared
GS input primitive unrecognized.  Opcode #%d (count is 1-based
GS instance ID already declared.  Opcode #%d (count is 1-based
GS instance count already declared.  Opcode #%d (count is 1-based
GS instance count declaration cannot be greater than %d (%d specified).  Opcode #%d (count is 1-based
GS instance count must be at least 1
GS instance count must be at least 1 (%d specified).  Opcode #%d (count is 1-based
GS output primitive topology unrecognized.  Opcode #%d (count is 1-based
GS output topology already declared.  Opcode #%d (count is 1-based
GS output topology in stream m%d already declared.  Opcode #%d (count is 1-based
GS output topology not declared
GS output topology not declared for stream m%d
GS output vertex count declaration can't be more than %d vertices (%d specified).  Opcode #%d (count is 1-based
GatherAlpha
GatherBlue
GatherCmp
GatherCmpAlpha
GatherCmpBlue
GatherCmpGreen
GatherCmpRed
GatherGreen
GatherRed
GenerateMips
GenerateMips is not supported in %s
Generated by
GeometryShader
GetCurrentProcess
GetCurrentProcessId
GetCurrentThreadId
GetDimensions
GetFullPathNameA
GetLastError
GetModuleHandleA
GetProcAddress
GetProcessHeap
GetRenderTargetSampleCount
GetRenderTargetSamplePosition
GetSamplePosition
GetSystemInfo
GetSystemTimeAsFileTime
GetTickCount
Global flags already declared once.  Opcode #%d (count is 1-based
Globals
Group shared data for %s must be an array of elements
Group shared data for %s must have a count of elements (%u) equal to the number of threads in the thread group (%u
Group shared data for %s must have an element size (%u) of at most %u bytes when compiling for %u theads
GroupMemoryBarrier
GroupMemoryBarrierWithGroupSync
H SVWATAUAVAWH
H UVWATAUAVAWH
H3E H3E
H9D$ uP
H9D$8sDf
H9D$@t
H9G(uqH
H9L$0tO
H9S8u H
H9SLv.H
H9Y0t2H
H9Z(u>H
H9\$ uRA
H9p@t!H
H9q0t#H
H9q0t-H
H9qXt-f
H9qht}H
H9y8t!H
H9y8tnH
H9}xt&H
H;G@vhL
H;S8~eH
HA_A^A
HA_A^A]A
HH9(u&H
HLSL_VERSION
H`H9Nhu
HcT$dE3
Hc\$tLcD$pHcL$xL
HeapAlloc
HeapCreate
HeapDestroy
HeapFree
Hoist predicated code into outermost predicate <| Explicit
Hull Shader Fork Phase Instance Count already declared in this phase. Aborting.  Opcode #%d (count is 1-based
Hull Shader Fork Phase Instance Count must be [%d..%d].  %d specified.  Opcode #%d (count is 1-based
Hull Shader Fork Phase reads component(s) of output control point [%d] which were not output by the Control Point Phase
Hull Shader Join Phase Instance Count already declared in this phase. Aborting.  Opcode #%d (count is 1-based
Hull Shader Join Phase Instance Count must be [%d..%d].  %d specified.  Opcode #%d (count is 1-based
Hull Shader Join Phase reads component(s) of output control point [%d] which were not output by the Control Point Phase
Hull Shader MaxTessFactor must be [%f..%f].  %f specified.  Opcode #%d (count is 1-based
Hull Shader declared with IsoLine Domain must specify output primitive point or line. triangle_cw or triangle_ccw output are not compatible with the IsoLine Domain
Hull Shader declared with Quad Domain must specify output primitive point, triangle_cw or triangle_ccw. line output is not compatible with the Quad domain
Hull Shader declared with Tri Domain must specify output primitive point, triangle_cw or triangle_ccw. line output is not compatible with the Tri domain
Hull Shader declsphase must declare a tessellator domain
Hull Shader declsphase must declare a tessellator output primitive
Hull Shader declsphase must declare a tessellator partitioning
Hull Shader declsphase must declare an input control point count
Hull Shader declsphase must declare an output control point count
Hull Shader fork phase instance ID already declared.  Opcode #%d (count is 1-based
Hull Shader input control point count already declared. Aborting.  Opcode #%d (count is 1-based
Hull Shader join phase instance ID already declared.  Opcode #%d (count is 1-based
Hull Shader must start with HSDecls phase
Hull Shader output control point ID already declared.  Opcode #%d (count is 1-based
Hull Shader output control point count already declared. Aborting.  Opcode #%d (count is 1-based
Hull Shader output max tessfactor already declared. Aborting.  Opcode #%d (count is 1-based
HullShader
HxE8t$qtkH
Hz4u2fD
I9(uKA
I9L$@u.I
I9U@u6I
I9Y0t-I
I9k(umI
ID3D10Effect::ParseSODecl - Invalid output slot
ID3D10Effect::ParseSODecl - Non-digit '%c' in output slot
ID3D10Effect::ParseSODecl - invalid mask declaration '%s
ID3DXEffectCompiler: Arrays must be either numeric, structure, string or shader
ID3DXEffectCompiler: Assignment cannot be a structure
ID3DXEffectCompiler: Can't set shader
ID3DXEffectCompiler: Compilation failed
ID3DXEffectCompiler: DMAPOFFSET sampler state can only be used with D3DDMAPSAMPLER (i.e. sampler index 256
ID3DXEffectCompiler: Dword expressions for state '%s' must evaluate to NULL
ID3DXEffectCompiler: Error in type checking
ID3DXEffectCompiler: Error initializing annotation type
ID3DXEffectCompiler: Error initializing assignment type
ID3DXEffectCompiler: Error initializing variable type
ID3DXEffectCompiler: FVFs must not evaluate to NULL
ID3DXEffectCompiler: Geometry shader can only be set in fx_4_0 or higher
ID3DXEffectCompiler: Index is required for state '%s
ID3DXEffectCompiler: Initializer list elements cannot be complex expressions or variables
ID3DXEffectCompiler: Initializers must be numeric scalars
ID3DXEffectCompiler: Internal Error: Unexpected state
ID3DXEffectCompiler: Internal error initializing assignment - missing type case
ID3DXEffectCompiler: Invalid integer expression assignment
ID3DXEffectCompiler: Invalid sampler index %d
ID3DXEffectCompiler: Max index for effect state '%s' is %d
ID3DXEffectCompiler: Only numeric types and strings are allowed as annotations
ID3DXEffectCompiler: Only numeric types are allowed inside structures
ID3DXEffectCompiler: Only pass allowed within a technique
ID3DXEffectCompiler: State '%s' accepts only dwords and ids
ID3DXEffectCompiler: State '%s' cannot be assigned an array or structure
ID3DXEffectCompiler: State '%s' does not accept '%s' as a value
ID3DXEffectCompiler: State '%s' is not indexed
ID3DXEffectCompiler: State '%s' must be assigned a 3-vector or a 4-vector or a uint scalar
ID3DXEffectCompiler: State '%s' must be assigned a numeric scalar or a 4-float vector
ID3DXEffectCompiler: State '%s' must be assigned a numeric value
ID3DXEffectCompiler: State '%s' must be assigned a scalar
ID3DXEffectCompiler: State '%s' was assigned an incompatible type
ID3DXEffectCompiler: State '%s' was assigned an unsupported value
ID3DXEffectCompiler: State '%s' was not assigned a sampler type
ID3DXEffectCompiler: State '%s' was not assigned a stateblock type
ID3DXEffectCompiler: State '%s' was not assigned a texture type
ID3DXEffectCompiler: There was a problem getting annotations
ID3DXEffectCompiler: There was a problem getting variable type
ID3DXEffectCompiler: There was a problem in the parse tree
ID3DXEffectCompiler: There was an error initializing parameter annotation handles
ID3DXEffectCompiler: There was an error initializing parameter handles
ID3DXEffectCompiler: There was an error initializing pass annotation handles
ID3DXEffectCompiler: There was an error initializing technique annotation handles
ID3DXEffectCompiler: There was an error initializing the compiler
ID3DXEffectCompiler: There were no techniques
ID3DXEffectCompiler: This sampler is used with a DX10-style texture intrinsic. This is not implemented in this version of the compiler
ID3DXEffectCompiler: Unexpected component type
ID3DXEffectCompiler: Unexpected error
ID3DXEffectCompiler: Unexpected node encountered when trying to determine type
ID3DXEffectCompiler: Unexpected template type
ID3DXEffectCompiler: Unexpected value type of state '%s' (internal error
ID3DXEffectCompiler: Unrecognized state '%s
ID3DXEffectCompiler: Unsupported sampler or stateblock expression (static usage not supported
ID3DXEffectCompiler::CompileEffect: Could not compile expression containing shader array
ID3DXEffectCompiler::CompileEffect: Only 1-d shader arrays allowed
ID3DXEffectCompiler::CompileEffect: Shader arrays index %d out of bounds [0, %d
ID3DXEffectCompiler::CompileEffect: Shader arrays index was not float or int
ID3DXEffectCompiler::CompileEffect: Shader arrays must be a previously defined parameter
ID3DXEffectCompiler::CompileEffect: There was an error compiling HLL shader parameter
ID3DXEffectCompiler::CompileEffect: There was an error compiling expression
ID3DXEffectCompiler::CompileEffect: Unrecognized value type
IEEE-safe mode clamps float literals to 32-bit values, %g is losing precision (this warning will only be shown once per compile
IGE a,a -> true <| MR.GenSimplifyInstructionsOpt1_NoExcl
ILT a,a -> false <| MR.GenSimplifyInstructionsOpt1_NoExcl
INCRSAT
INCR_SAT
INDEXEDVERTEXBLENDENABLE
INVBLENDFACTOR
INVDESTALPHA
INVDESTCOLOR
INVSRCALPHA
INVSRCCOLOR
INV_BLEND_FACTOR
INV_DEST_ALPHA
INV_DEST_COLOR
INV_SRC1_ALPHA
INV_SRC1_COLOR
INV_SRC_ALPHA
INV_SRC_COLOR
ISOLINE
IXA9IXs
Identifier invalid or not found (were you attempting a forward reference
Illegal character in shader file
Illegal initializer
Illegal initializer for a numeric variable
Immediate constant buffer already declared, repeated declaration on opcode #%d (count is 1-based
Immediate constant buffer size must be a multiple (not incl. 0) of 32bit*4-tuples in size, but no larger than %d 32bit*4-tuples (%d bytes declared).  Opcode #%d (count is 1-based
Inconsistent semantic definition: %s and %s
Incorrect number of operands for opcode #%d (count is 1-based).  Expecting %d, encountered %d
Incorrect number of parameters for BindInterfaces
Incorrect number of rows or columns
IncrementCounter
IncrementCounter/DecrementCounter are only valid on RWStructuredBuffer objects
Index Dimension %d out of range (%d specified, max allowed is %d) for operand #%d of opcode #%d (counts are 1-based). Aborting
Index Dimension %d's relative address indexable temp is out of range (%d specified, max allowed is %d) for operand #%d of opcode #%d (counts are 1-based). Aborting
Index Dimension %d's relative address indexable temp's dimension %d index is out of range (%d specified, max allowed is %d) for operand #%d of opcode #%d (counts are 1-based). Aborting
Index Dimension %d's relative address temp is out of range (%d specified, max allowed based on temp declaration is %d) for operand #%d of opcode #%d (counts are 1-based). Aborting
Index Dimension %d's relative address temp is out of range (%d specified, max allowed is %d) for operand #%d of opcode #%d (counts are 1-based). Aborting
Index is required for state '%s
Index ranges declared on Patch Constant Data cannot cross over related blocks of hardware TessFactors. An index range is declared from register [%d] to [%d], which crosses over a block of TessFactors that starts with %s in register [%d] and ends in %s in register [%d
Indexable temp register index, [%d], too high.  Opcode #%d (count is 1-based). Aborting
Indexable temp x%d already declared.  Opcode #%d (count is 1-based
Indexed expressions are illegal as attribute parameters
Indexing of t# resources with current instruction requires opcode to specify resource dimension and return type. Operand #%d of opcode #%d (counts are 1-based). Aborting
InitializeCriticalSection
Initializer used on a global 'const' variable. This requires setting an external constant. If a literal is desired, use 'static const' instead
Input control point count must be [%d..%d].  %d specified.  Opcode #%d (count is 1-based
Input control point count must be [0..%d].  %d specified.  Opcode #%d (count is 1-based
Input domain point already declared.  Opcode #%d (count is 1-based
Input domain point declaration can't have an empty mask.  Opcode #%d (count is 1-based
Input index range declaration out of range.  Opcode #%d (count is 1-based
Input index range defined from %d to %d includes input register %s[%d] that was not declared
Input primitive ID already declared in this HS phase.  Opcode #%d (count is 1-based
Input primitive ID already declared.  Opcode #%d (count is 1-based
Input signature does not specify component %d of register %d which is declared in the shader code
Input signature name mismatch with declaration in shader code for component %d in register %d
Input signature parameter #%d (1-based) specifies out of range register %d
Input signature parameter #%d (1-based) specifies register %d (or components in the register) that have already been defined
InputPatch
InsideScale
Instance ID
Instructions calculating derivatives across pixels, and using temp storage or indexed values for input coordinates, are not permitted within flow control that has a branch condition that could vary across pixels. Opcode %d (count is 1-based
Integer
Integer Power of 2
Integer addition negative identities <| MR.GenSimplifyInstructionsOpt1_NoExcl
Integer divide by zero
Interface
Interface metadata expects interface %d to be declared, but it was not
Interface metadata expects interface %d to be of size %d, but it was declared as size %d
Interface metadata instance %d refers to undeclared constant buffer %d
Interface metadata instance %d refers to undeclared constant buffer offset [%d,%d
Interface metadata instance %d refers to undeclared sampler %d
Interface metadata instance %d refers to undeclared texture %d
Interface parameter %u bound to: %s
Interface slots, %u total
Interface-reachable members containing UAVs or group shared variables are not yet implemented
InterlockedAdd
InterlockedAnd
InterlockedCompareExchange
InterlockedCompareStore
InterlockedExchange
InterlockedMax
InterlockedMin
InterlockedOr
InterlockedXor
Internal Error - there was a problem getting a type size
Internal error
Internal error in compiler
Internal error: invalid read of more specific predicate
Internal error: unpredicated endif input
Internal error: unread predicate
Internal error: unrecognized SB API Call
Internal error: unrecognized assignment type
InternalName
Interpolation mode cannot vary for different components of a single input register (v%d).  Opcode #%d (count is 1-based
Interpolation mode for PS SGV must be constant (register v%d).  Opcode #%d (count is 1-based
Interpolation mode for PS clip or cull distance must be linear or linear centroid, or in 4.1, linear_sample  (register v%d).  Opcode #%d (count is 1-based
Interpolation mode for PS input position must be linear_noperspective or linear_noperspective_centroid (shader model 4.1+ allows linear_noperspective_sample as well
Interpolation mode for PS input position must be linear_noperspective_centroid or linear_noperspective_sample when outputting oDepthGE or oDepthLE and not running at sample frequency (which is forced by inputting SV_SampleIndex or declaring an input linear_sample or linear_noperspective_sample
Interpolation mode for PS renderTargetArrayIndex or viewportArrayIndex must be constant (register v%d).  Opcode #%d (count is 1-based
Interpolation mode on input v# register used with eval_* instruction must be linear, linear_centroid, linear_noperspective, linear_noperspective_centroid, linear_sample or linear_noperspective_sample. Opcode #%d (count is 1-based
Invalid
Invalid %s input semantic '%s
Invalid %s semantics - POSITIONT0
Invalid StreamOut decl
Invalid StreamOut decl: %s
Invalid Tessellator Domain specified. Must be isoline, tri or quad. Aborting. Opcode #%d (count is 1-based
Invalid Tessellator Output Primitive specified. Must be point, line, triangleCW or triangleCCW. Aborting. Opcode #%d (count is 1-based
Invalid Tessellator Partitioning specified. Must be integer, pow2, fractional_odd or fractional_even. Aborting. Opcode #%d (count is 1-based
Invalid assignment index (%u). Maximum allowed is %u
Invalid component mask in indexable temp decl: 0x%x.  Opcode #%d (count is 1-based). Aborting
Invalid component selection mode for vCycleCounter.  Opcode #%d, operand #%d (counts are 1-based
Invalid component selection mode for vInputThreadGroupID.  Opcode #%d, operand #%d (counts are 1-based
Invalid component selection mode for vInputThreadID.  Opcode #%d, operand #%d (counts are 1-based
Invalid component selection mode for vInputThreadIDInGroup.  Opcode #%d, operand #%d (counts are 1-based
Invalid index dimension %d for relative address temp register within dimension 1 of operand.  Opcode #%d, operand #%d (counts are 1-based
Invalid index dimension for relative address indexable temp register within dimension %d of operand.  Opcode #%d, operand #%d (counts are 1-based
Invalid indexing mode for first dimension.  Opcode #%d, operand #%d (counts are 1-based
Invalid input register '%s' specified
Invalid instruction for Hull Shader Control Point phase
Invalid instruction for Hull Shader Decls phase
Invalid instruction for Hull Shader Fork phase
Invalid instruction for Hull Shader Join phase
Invalid instruction for Hull Shader postamble section (subroutines and function bodies
Invalid interface metadata: duplicated type in interface %d's type list
Invalid interface metadata: instance buffer overrun
Invalid interface metadata: instance name buffer overrun
Invalid interface metadata: instance type buffer overrun
Invalid interface metadata: interface %u unimplemented
Invalid interface metadata: interface buffer overrun
Invalid interface metadata: interface count mismatch
Invalid interface metadata: no types defined
Invalid interface metadata: too many instances
Invalid interface metadata: too many interface slots
Invalid interface metadata: too many types
Invalid interface metadata: type %d violates type stride limits
Invalid interface metadata: type buffer overrun
Invalid interface metadata: type name buffer overrun
Invalid interface metadata: unterminated instance name
Invalid interface metadata: unterminated type name
Invalid interface metadata: variable %d violates limits on member offsets
Invalid interpolation mode for register v%d.  Opcode #%d (count is 1-based
Invalid name or shader for SGV dcl.  Opcode #%d (count is 1-based
Invalid name or shader for SIV dcl.  Opcode #%d (count is 1-based
Invalid operand type for operand #%d of opcode #%d (counts are 1-based
Invalid output register '%s' specified
Invalid pixel shader input register '%s' specified
Invalid relative indexing register type for dimension %d.  Operand #%d of opcode #%d (counts are 1-based). Aborting
Invalid representation for index dimension %d.  Opcode #%d, operand #%d (counts are 1-based
Invalid resource dimension on resource t%d.  Opcode #%d (count is 1-based
Invalid resource dimension on resource u%d.  Opcode #%d (count is 1-based
Invalid resource return type on component %d of resource t%d.  Opcode #%d (count is 1-based
Invalid resource return type on component %d of resource u%d.  Opcode #%d (count is 1-based
Invalid sampler mode on sampler s%d.  Opcode #%d (count is 1-based
Invalid shader type used with %s
Invalid stream index s%d.  Index must be between 0 and %d Opcode #%d (count is 1-based
IsAnyDeriv(x)/dz -> $IsAnyDeriv(dx/dz) <| SR.GenDerivatives_Unary
IsAnyShift(x, and(31, y)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
IsAnyShift(x, and(y, 31)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
IsAtomicAllocConsume(a, res) -> append_arg(all_sources(o, a)) <| SMR.DataFlagAnalysis_NoPlaceHolder
IsAtomicAllocConsume(a, res) -> append_arg(all_sources(o, a)) <| SMR.DataFlagAnalysis_PlaceHolder
IsBasicOrImmAtomic(a, res, addr, op) -> append_arg(all_sources(o, a), a, addr, op) <| SMR.DataFlagAnalysis_PlaceHolder
IsBasicOrImmAtomic(a, res, addr, op) -> append_arg(all_sources(o, a), addr, op) <| SMR.DataFlagAnalysis_NoPlaceHolder
IsLoop(a) -> append_sources() (loop predicate linkage) <| SMR.DataFlagAnalysis_PlaceHolder
IsMultiWriteOut(a, chain) -> append_sources(a) <| SMR.DataFlagAnalysis_NoPlaceHolder
IsMultiWriteOut(a, chain) -> append_sources(a) <| SMR.DataFlagAnalysis_PlaceHolder
IsMultiWriteOut(a, chain) -> append_sources(a) <| SMR.RangeDataAnalysis
IsResLoad(uav, a, addr, offs, mask) -> append_arg(all_sources(o, a), addr, offs) <| SMR.DataFlagAnalysis_NoPlaceHolder
IsResLoad(uav, a, addr, offs, mask) -> append_arg(all_sources(o, a), uav, a, addr, offs, mask) <| SMR.DataFlagAnalysis_PlaceHolder
IsResLoad(uav, a, addr, offs, mask) -> append_arg(sources(o, a)) <| SMR.RangeDataAnalysis
IsResStore(uav, a, addr, offs, mask, val) -> append_param(a) (chain) <| SMR.DataFlagAnalysis_NoPlaceHolder
IsResStore(uav, a, addr, offs, mask, val) -> append_param(a) <| SMR.DataFlagAnalysis_PlaceHolder
IsRound(fp int) = mov(fp int) <| MR.GenSimplifyInstructionsOpt1_NoExcl
IsStandardLoad(a, chain) -> append_addressed(o, chain) (range/flag prop) <| SMR.RangeDataAnalysis
IsStandardLoad(a, chain) -> append_addressed(o, chain), append_arg(a, chain) <| SMR.DataFlagAnalysis_PlaceHolder
IsStandardStore(addr, val, chain) -> append_param(chain) <| SMR.DataFlagAnalysis_NoPlaceHolder
IsStandardStore(addr, val, chain) -> append_param(chain) <| SMR.DataFlagAnalysis_PlaceHolder
IsSync() -> append_all_visible+inputs(UAV chain args) <| SMR.DataFlagAnalysis_PlaceHolder
IsTwoValueAtomic(chain, res, addr, op1, op2) -> append_arg(all_sources(o, chain), chain, addr, op1, op2) <| SMR.DataFlagAnalysis_PlaceHolder
IsTwoValueAtomic(chain, res, addr, op1, op2) -> append_arg(chain, addr, op1, op2) <| SMR.DataFlagAnalysis_NoPlaceHolder
Isoline
It is invalid to use eval_* on position input due to hardware limitation.  Opcode #%d (count is 1-based
Join phase declared the same component(s) of output patch constant register o[#d] as already declared for output by a previous fork phase or other joint phase
Join phase declaring component(s) of input patch constant register vpc[%d] which have not been output by previous fork phase(s) or other join phase(s
K8]Ot*H
KERNEL32.dll
KLMNAFWQY
KOik"%?QRST@hjb&'mn%UB%CVDN[EFWGH\Yde^KJcfPqrsY^gl%ovY^wxy.~z
KPH9O(t9H
KPH;K@s
K`H9O0t9H
KhH9O@t9H
Known literals reduced to mov <| Explicit
L REL A*(L2<0) (double) <| MR.GenSimplifyInstructionsOpt1_NoExcl
L REL A*(L2<0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
L REL A*(L2>0) (double) <| MR.GenSimplifyInstructionsOpt1_NoExcl
L REL A*(L2>0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
L REL A*L2 where L2 < 0 divides L as an INT <| MR.GenSimplifyInstructionsOpt1_NoExcl
L REL A*L2 where L2 > 0 divides L as an INT <| MR.GenSimplifyInstructionsOpt1_NoExcl
L REL A*L2 where L2 divides L as a UINT <| MR.GenSimplifyInstructionsOpt1_NoExcl
L REL A+A (double) <| MR.GenSimplifyInstructionsOpt1_NoExcl
L REL A+A <| MR.GenSimplifyInstructionsOpt1_NoExcl
L$ A9Hx
L$ SATAVAWH
L$ SAUAVAWH
L$ SUVATAVAWH
L$ SUVWAUH
L$ SVATAVH
L$ SVWAUAWH
L$ SVWAVAWH
L$ USVWATAUAVAWH
L$ USWH
L$ UVWATAUAVAWH
L$ UVWAUAVAWH
L$ UVWH
L$ WATAUAVAWH
L$(fffff
L$@9J@u
L$@E9J
L$DA9N
L$PH;A0
L$\9L$D
L$`H;L$ht
L$hIcA8
L$hffff
L9D$Xt3H
L9R(u>H
L9\$0u
L9e(t!H
L9i0t-H
L9j(usL
L9q0t-H
L9y0t-H
L9|$Xt(I
LASTBETA_D3DCOLOR
LASTBETA_UBYTE4
LASTPIXEL
LERP(!A,B,C) -> LERP(A, C, B) <| MR.GenSimplifyInstructionsOpt1_NoExcl
LESSEQUAL
LESS_EQUAL
LIGHTAMBIENT
LIGHTATTENUATION0
LIGHTATTENUATION1
LIGHTATTENUATION2
LIGHTDIFFUSE
LIGHTDIRECTION
LIGHTENABLE
LIGHTFALLOFF
LIGHTING
LIGHTPHI
LIGHTPOSITION
LIGHTRANGE
LIGHTSPECULAR
LIGHTTHETA
LIGHTTYPE
LINEDEN
LINEDET
LMNOPQR
LOCALVIEWER
LcT$ A
Legacy !A * (A + B) => !A * B <| MR.GenSimplifyInstructionsOpt1_NoExcl
Legacy !A + (A + B) => 1 + B <| MR.GenSimplifyInstructionsOpt1_NoExcl
Legacy (!A * A) => 0 <| MR.GenSimplifyInstructionsOpt1_NoExcl
Legacy (!A + A) => 1 + B <| MR.GenSimplifyInstructionsOpt1_NoExcl
Legacy (A || A) => A <| MR.GenSimplifyInstructionsOpt1_NoExcl
Legacy -BOOL < BOOL => BOOL <| MR.GenSimplifyInstructionsOpt1_NoExcl
Legacy A * !(A * B) => A * !B <| MR.GenSimplifyInstructionsOpt1_NoExcl
Legacy C + (A * B) + (A * !B) => C + A <| MR.GenSimplifyInstructionsOpt1_NoExcl
Legacy NOT (A || A) => NOT A <| MR.GenSimplifyInstructionsOpt1_NoExcl
Legacy NOT GE => LT <| MR.GenSimplifyInstructionsOpt1_NoExcl
Legacy NOT LT => GE <| MR.GenSimplifyInstructionsOpt1_NoExcl
LegalCopyright
LineStream
Literal float out of integer range for conversion: %f
Literal float out of unsigned range for conversion: %f
Literal in Log * Mul * Exp pattern <| Explicit
LoadLibraryA
M9P(u$I
MAGFILTER
MATERIAL
MATERIALAMBIENT
MATERIALDIFFUSE
MATERIALEMISSIVE
MATERIALPOWER
MATERIALSPECULAR
MAXANISOTROPY
MAXMIPLEVEL
MAXTESSELLATIONLEVEL
MINFILTER
MINTESSELLATIONLEVEL
MIN_LINEAR_MAG_MIP_POINT
MIN_LINEAR_MAG_POINT_MIP_LINEAR
MIN_MAG_LINEAR_MIP_POINT
MIN_MAG_MIP_LINEAR
MIN_MAG_MIP_POINT
MIN_MAG_POINT_MIP_LINEAR
MIN_POINT_MAG_LINEAR_MIP_POINT
MIN_POINT_MAG_MIP_LINEAR
MIPFILTER
MIPLODBIAS
MIPMAPLODBIAS
MIRRORONCE
MIRROR_ONCE
MODULATE
MODULATE2X
MODULATE4X
MODULATEALPHA_ADDCOLOR
MODULATECOLOR_ADDALPHA
MODULATEINVALPHA_ADDCOLOR
MODULATEINVCOLOR_ADDALPHA
MOPR1'0
MSAA Sample Index must be a literal
MSAA Sample Index must be in the range 0 to 127
MULTIPLYADD
MULTISAMPLEANTIALIAS
MULTISAMPLEMASK
Masks (and if pixel shader, also interpolation mode) on all input registers in an index range must be identical. Input register %s[%d] does not match with others in the index range from %d to %d
Matrices cannot be specified in temp registers with the fragment linker
Max index for effect state '%s' is %d
MaxAnisotropy
MaxVertexCount
Maximum %s control point count (%u) exceeded (%u
Maximum semantic index (%d) exceeded: %d
Method and Parameters
Microsoft
Microsoft (R) D3D Shader Disassembler
Microsoft (R) D3DX9 Shader Assembler 9.29.952.3111
Microsoft (R) D3DX9 Shader Disassembler
Microsoft (R) HLSL Shader Compiler 9.29.952.3111
Microsoft Code Signing PCA
Microsoft Code Signing PCA0
Microsoft Corp. 1994-2007
Microsoft Corporation
Microsoft Corporation0
Microsoft Corporation1
Microsoft Corporation1!0
Microsoft Corporation1#0
Microsoft Root Authority
Microsoft Root Authority0
Microsoft Time-Stamp Service0
Microsoft Timestamping PCA
Microsoft Timestamping PCA0
MipLODBias
Mismatch between shader declaration of double precision floats and accompanying Shader Feature Info blob (or lack thereof). Both the shader must declare double precision float use and a Shader Feature Info blob must specify the same thing as well, or neither should request it
Mismatch between shader declaration of raw and structured buffers for shader 4_x and accompanying Shader Feature Info blob (or lack thereof). Both the shader must declare raw and structured buffer use and a Shader Feature Info blob must specify the same thing as well, or neither should request it
Mulitply by 1 reduces to no-op move <| Explicit
MultiByteToWideChar
Multiple Hull Shader phases cannot call the same interface body. If this is an important feature, support could be considered in the future. Opcode #%d (count is 1-based
Multiple Hull Shader phases cannot call the same subroutine. If this is an important feature, support could be considered in the future. Opcode #%d (count is 1-based
Multiple fork phase programs cannot declare partially overlapping index ranges for output Patch Constant Data. One index range is from register [%d] to [%d], while the another is from [%d] to [%d
Multiple fork phase programs declared the same component(s) of output patch constant register o[#d
Multiple fork/join phase programs cannot declare partially overlapping index ranges for output Patch Constant Data. One index range is from register [%d] to [%d], while the another is from [%d] to [%d
Multiply by -1 reduces to NEG operation <| Explicit
Multiply by 0 reduces to literal 0 <| Explicit
Multiply by 2, 4, or 8 <| Explicit
MultisampleEnable
NORMALDEGREE
NORMALIZENORMALS
NOT BEQ => BNE <| MR.GenSimplifyInstructionsOpt1_Excl
NOT BGE => BLT (safe) <| MR.GenSimplifyInstructionsOpt1_Excl
NOT BGE => BLT <| MR.GenSimplifyInstructionsOpt1_Excl
NOT BIEQ => BINE <| MR.GenSimplifyInstructionsOpt1_Excl
NOT BIGE => BILT <| MR.GenSimplifyInstructionsOpt1_Excl
NOT BILT => BIGE <| MR.GenSimplifyInstructionsOpt1_Excl
NOT BINE => BIEQ <| MR.GenSimplifyInstructionsOpt1_Excl
NOT BLT => BGE (safe) <| MR.GenSimplifyInstructionsOpt1_Excl
NOT BLT => BGE <| MR.GenSimplifyInstructionsOpt1_Excl
NOT BNE => BEQ <| MR.GenSimplifyInstructionsOpt1_Excl
NOT BUGE => BULT <| MR.GenSimplifyInstructionsOpt1_Excl
NOT BULT => BUGE <| MR.GenSimplifyInstructionsOpt1_Excl
NOTEQUAL
NOT_EQUAL
NaN and infinity literals not allowed by shader model
Name                                 Type  Format         Dim Slot Elements
Name                             ID CB Stride Texture Sampler
Name                        Type CB CB Offset Texture Sampler
Name                 Index   Mask Register SysValue Format   Used
Named register components cannot appear to the left (xyzw order) of components that are not named in a given register. TessFactors are an exception. Affected register is input %d
Named register components cannot appear to the left (xyzw order) of components that are not named in a given register. TessFactors are an exception. Affected register is output %d
Named register components cannot appear to the left (xyzw order) of components that are not named in a given register. TessFactors are an exception. Affected register is output %d in stream m%d
Needs to be replaced with a real rule
Negate modifier not allowed for operand #%d of opcode #%d (counts are 1-based
Negative value compared with zero <| Explicit
Negative values for cmp and clip can be rordered <| Explicit
No embedded %s
No include handler specified, can't perform a #include. Use D3DX APIs or provide your own include handler
Non system-generated input signature parameter (%s) cannot appear after a system generated value
Not all elements of SV_Position were written
Note: SHADER WILL ONLY WORK WITH THE DEBUG SDK LAYER ENABLED
Numeric variables ('%s') can't be shared; share the containing cbuffer instead
OSGNu5H
Objects not allowed in structures
Obsolete
Odd Fractional
Offset:  N/A Size:   N/A [unused
Offset: %4u
Offset: %4u Size: %5u%s
Offset: %4u, size: %4u
Only 3_x and earlier targets are supported on this compiler
Only 4_x targets supported on this compiler
Only immediate32 indexing permitted for operand #%d of opcode #%d (counts are 1-based). Aborting
Only numeric types and strings are allowed as annotations
Only numeric variables ('%s') can be added to a cbuffer
Only single-dimensional object arrays are allowed
OriginalFilename
Output control point count must be [0..%d].  %d specified.  Opcode #%d (count is 1-based
Output index range declaration out of range.  Opcode #%d (count is 1-based
Output index range defined from %d to %d includes output register %d that was not declared
Output signature does not specify component %d of register %d which is declared in the shader code
Output signature name mismatch with declaration in shader code for component %d in register %d
Output signature parameter #%d (1-based) specifies out of range register %d
Output signature parameter #%d (1-based) specifies register %d (or components in the register) that have already been defined
Output value '%s' is not completely initialized
Output variable
OutputDebugStringA
OutputPatch
Outputs
Overlapping input index range decl encountered.  Opcode #%d (count is 1-based
Overlapping output index range decl encountered.  Opcode #%d (count is 1-based
P A9D$x
PASSTHRU
PATCHEDGESTYLE
PATCHSEGMENTS
PA_A^A
PA_A^A]A
PD;q$s
PERFu<A
PIXELSHADER
PIXELSHADERCONSTANT
PIXELSHADERCONSTANT1
PIXELSHADERCONSTANT2
PIXELSHADERCONSTANT3
PIXELSHADERCONSTANT4
PIXELSHADERCONSTANTB
PIXELSHADERCONSTANTF
PIXELSHADERCONSTANTI
PL9\$@u
POINTSCALEENABLE
POINTSCALE_A
POINTSCALE_B
POINTSCALE_C
POINTSIZE
POINTSIZE_MAX
POINTSIZE_MIN
POINTSPRITEENABLE
POSITION
POSITIONDEGREE
POSITIONT
PPPPP///01
PREMODULATE
PRESHADER_PS
PRESHADER_VS
PROJECTED
PROJECTIONTRANSFORM
PS input vCoverage already declared.  Opcode #%d (count is 1-based
PS ouputs must be declared in slots less than UAVs.  Output declared in slot %d while UAV declared in slot %d.  Opcode #%d (count is 1-based
PS output coverage mask already declared.  Opcode #%d (count is 1-based
PS output depth already declared.  Opcode #%d (count is 1-based
PS output depth already declared.  The previous declaration was of a different type.  Opcode #%d (count is 1-based
PSIZE must be a scalar
PXH9q(H
PXL9I(H
PYRAMIDALQUAD
Parameters
Params
Partials
Patch Constant
Patch constant signature name mismatch with declaration in shader code for component %d in register %d
Patch constant signature parameter #%d (1-based) specifies out of range register %d
Patch constant signature parameter #%d (1-based) specifies register %d (or components in the register) that have already been defined
Patch constant signature signature does not specify component %d of register %d which is declared in the shader code
Patch semantics must live in the enclosed type, outer semantic ignored
Pffffff
Pgw)tC
Pixel Shader allows output semantics to be SV_Target, SV_Depth, SV_DepthGreaterEqual, SV_DepthLessEqual or SV_Coverage only.  Output signature parameter #%d (1-based) specifies semantic %s
Pixel Shader runs at sample frequency
PixelShader
PointStream
Position
PositionT
Possible %ss are
Possible integer divide by zero
Precise mask not permitted for opcode #%d (counts are 1-based
Process2DQuadTessFactorsAvg
Process2DQuadTessFactorsMax
Process2DQuadTessFactorsMin
ProcessIsolineTessFactors
ProcessQuadTessFactorsAvg
ProcessQuadTessFactorsMax
ProcessQuadTessFactorsMin
ProcessTriTessFactorsAvg
ProcessTriTessFactorsMax
ProcessTriTessFactorsMin
ProductName
ProductVersion
PwdtxE
PwftzE
Pwht|E
Pwit}E
Pz4u2fD
Q@fffffff
QUADEDGE
QUADINT
QUADRATIC
QUINTIC
Qpfffff
Quadrilateral
QueryPerformanceCounter
RANGEFOGENABLE
REPLACE
RESULTARG
REVSUBTRACT
REV_SUBTRACT
RTINDEX
RWBuffer
RWByteAddressBuffer
RWStructuredBuffer
RWStructuredBuffer(Decrementable
RWStructuredBuffer(Incrementable
RWStructuredBuffers may increment or decrement their counters, but not both
RWTexture1D
RWTexture1DArray
RWTexture2D
RWTexture2DArray
RWTexture3D
Rasterizer
RasterizerState
Raw or Structured buffers can't be declared in shader model 4_* VS/GS/PS without enabling them via a global flags declaration
RawDensityFactor
RawDetailFactor
RawEdgeFactors
Reading from texture buffers is unsupported on %s
Reading uninitialized value
Redefinition of derivative, derivatives may only be assigned once
Redefinition of pass "%s
Redmond1
Reference of register oDepth does mot match declaration (dcl_oDepthGE or dcl_oDepthLE).  Opcode #%d, operand #%d (counts are 1-based
Reference of register oDepthGE does mot match declaration (dcl_oDepth or dcl_oDepthLE).  Opcode #%d, operand #%d (counts are 1-based
Reference of register oDepthLE does mot match declaration (dcl_oDepth or dcl_oDepthGE).  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared UAV u%d.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared components of indexable temp x%d[] within relative index of an operand.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared components of indexable temp x%d[].  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared components of input vCycleCounter.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared components of input vInputThreadGroupID.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared components of input vInputThreadID.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared components of input vInputThreadIDInGroup.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared constant buffer cb%d[].  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared immediate constant buffer.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared indexable temp x%d[].  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared input or undeclared components of index range input starting at base v%s[%d].  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared input or undeclared components of index range input starting at base vcp[][%d].  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared input or undeclared components of index range input starting at base vocp[][%d].  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared input or undeclared components of index range input starting at base vpc[%d].  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared input or undeclared components of input v%s[%d].  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared input or undeclared components of input vcp[][%d].  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared input or undeclared components of input vocp[][%d].  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared input or undeclared components of input vpc[%d].  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared input vInputThreadIDInGroupFlattened.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared output or undeclared components of index range output starting at base o[%d].  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared output or undeclared components of output o%d.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared register oDepth.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared register oDepthGE.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared register oDepthLE.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared register oMask.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared register vCoverage.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared register vForkPhaseInstanceID.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared register vGSInstanceID.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared register vJoinPhaseInstanceID.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared register vOutputControlPointID.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared register vPrimitiveID.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared resource t%d.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared sampler s%d.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared stream m%d.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared temp r%d.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared thread group shared memory g%d[].  Opcode #%d, operand #%d (counts are 1-based
Reference out of bounds, [%d], on cb%d[size==%d] (if size is listed as 0, it means default size is used, which is %d.  Opcode #%d, operand #%d (counts are 1-based
Reference out of bounds, [%d], on g%d[size==%d].  Opcode #%d, operand #%d (counts are 1-based
Reference out of bounds, [%d], on immediate constant buffer [size==%d].  Opcode #%d, operand #%d (counts are 1-based
Reference out of bounds, [%d], on x%d[size==%d].  Opcode #%d, operand #%d (counts are 1-based
Reference out of bounds, cb%d.  Opcode #%d, operand #%d (counts are 1-based
Reference out of range of indexable temp x%d[] within relative index of an operand.  Index [%d] specified, but based on the indexable temp declaration, the max index allowed is [%d].  Operand #%d of opcode #%d (counts are 1-based). Aborting
Reference out of range on vertex axis for input v[%d][].  Input control point has %d vertices.  Opcode #%d, operand #%d (counts are 1-based
Reference out of range on vertex axis for input v[%d][].  Input primitive type has %d vertices.  Opcode #%d, operand #%d (counts are 1-based
Reference out of range on vertex axis for input vcp[%d][].  Input control point has %d vertices.  Opcode #%d, operand #%d (counts are 1-based
Reference out of range on vertex axis for input vocp[%d][].  Output control points has %d vertices.  Opcode #%d, operand #%d (counts are 1-based
Reg   Size
Registers
Registers in an input index range cannot have system names associated with them (TessFactors are an exception).  Input register %s[%d] has a name and is in an index range from %d to %d
Registers in an output index range cannot have system names associated with them (TessFactors are an exception).  Output register o%d has a name and is in an index range from o%d to o%d
Related TessFactor names (such as edges) must be declared in the same component of consecutive Patch Constant registers, in the correct order. %s expected in %s[%d].%s since %s is in %s[%d].%s
Related TessFactor names (such as edges) must be declared in the same component of consecutive Patch Constant registers, in the correct order. %s is in %s[%d].%s, which would put %s past the end of the available registers, since it is %d name after %s in the order
Relative indexing input register from base %s[%d] not allowed when register %d has not been declared in an index range.  Opcode #%d, operand #%d (counts are 1-based
Relative indexing input register from base %s[0] not allowed when register 0 has not been declared in an index range.  Opcode #%d, operand #%d (counts are 1-based
Relative indexing input register from base vcp[0] not allowed when register 0 has not been declared in an index range.  Opcode #%d, operand #%d (counts are 1-based
Relative indexing input register from base vcp[][%d] not allowed when register %d has not been declared in an index range.  Opcode #%d, operand #%d (counts are 1-based
Relative indexing input register from base vocp[][%d] not allowed when register %d has not been declared in an index range.  Opcode #%d, operand #%d (counts are 1-based
Relative indexing input register from base vpc[%d] not allowed when register %d has not been declared in an index range.  Opcode #%d, operand #%d (counts are 1-based
Relative indexing input register from base vpc[0] not allowed when register 0 has not been declared in an index range.  Opcode #%d, operand #%d (counts are 1-based
Relative indexing not allowed for cb%d since it was not declared for dynamic indexing..  Opcode #%d, operand #%d (counts are 1-based
Relative indexing output register from base o[%d] not allowed when register %d has not been declared in an index range.  Opcode #%d, operand #%d (counts are 1-based
Relative indexing output register from base o[0] not allowed when register 0 has not been declared in an index range.  Opcode #%d, operand #%d (counts are 1-based
Remove args for CBuffers that are never read <| Explicit
Remove temp array stores that are immediately overwritten <| Explicit
RenderTargetView
RenderTargetWriteMask
Required TessFactor name %s for %s domain not found declared anywhere in Patch Constant data
Resource Bindings
Resource being indexed is uninitialized
Resource bind info for
Resource dimension and return type extended opcodes not expected on opcode #%d (counts are 1-based
Resource t%d already declared.  Opcode #%d (count is 1-based
Resources being indexed cannot come from conditional expressions, they must come from literal expressions
RestartStrip
RoundedDensityFactor
RoundedDetailFactorr
RoundedEdgeFactors
RoundedInsideFactor
RoundedInsideFactors
RtlCaptureContext
RtlLookupFunctionEntry
RtlVirtualUnwind
Ru0fffff
Runtime generated constant mappings
SAMPLER
SATAUAVH
SATAUAWH
SATAUH
SAUAVAWH
SAUAVAWL
SCISSORTESTENABLE
SELECTARG1
SELECTARG2
SELECTMASK
SEPARATEALPHABLENDENABLE
SGV must have scalar mask in declaration.  Opcode #%d (count is 1-based
SHADEMODE
SLOPESCALEDEPTHBIAS
SPECULAR
SPECULARENABLE
SPECULARMATERIALSOURCE
SPHEREMAP
SRC1_ALPHA
SRC1_COLOR
SRCALPHA
SRCALPHASAT
SRCBLEND
SRCBLENDALPHA
SRCCOLOR
SRC_ALPHA
SRC_ALPHA_SAT
SRC_COLOR
SRGBTEXTURE
SRGBWRITEENABLE
SRV reference t%d must have a structure byte stride that is a multiple of 4 that is greater than 0 but no greater than %d when declared as structured (%d specified).  Opcode #%d (count is 1-based
STATEBLOCK
STENCILENABLE
STENCILFAIL
STENCILFUNC
STENCILMASK
STENCILPASS
STENCILREF
STENCILWRITEMASK
STENCILZFAIL
SUATAUAVAWH
SUATAUAVH
SUATAUH
SUAUAVAWH
SUAUAWH
SUAVAWH
SUBTRACT
SUVATAU
SUVATAUAVAWH
SUVATAUH
SUVATAWH
SUVATH
SUVAUAVH
SUVAVAWH
SUVAVH
SUVWATAUAVAWH
SUVWATAUAVH
SUVWATAUAWH
SUVWATAUH
SUVWATAVAWH
SUVWATAWH
SUVWATH
SUVWAUAVAWH
SUVWAUAWH
SUVWAUH
SUVWAVAWH
SUVWAVH
SUVWAWH
SUWATAUAVAWH
SUWATAUH
SUWATAVH
SUWAUAVAWH
SUWAUH
SVATAUH
SVATAWH
SVAUAVAWH
SVAUAVH
SVAUAWH
SVWATAVH
SVWATAWH
SVWATH
SVWAUAVH
SVWAUH
SVWAVAWH
SV_COVERAGE
SV_ClipDistance
SV_ClipDistance semantics cannot be used when using the clipplanes attribute
SV_Color
SV_Coverage
SV_Coverage input not supported on %s
SV_Coverage not supported on %s
SV_CullDistance
SV_DEPTH
SV_DEPTHGREATEREQUAL
SV_DEPTHLESSEQUAL
SV_Depth
SV_DepthGreaterEqual
SV_DepthLessEqual
SV_DispatchThreadID
SV_DomainLocation
SV_GSInstanceID
SV_GSInstanceID is an invalid input semantic for geometry shader primitives, it must be its own parameter
SV_GroupID
SV_GroupIndex
SV_GroupThreadID
SV_InsideTessFactor
SV_InstanceID
SV_InstanceId
SV_IsFrontFace
SV_OutputControlPointID
SV_Position
SV_Position cannot be constinterp
SV_PrimitiveID
SV_PrimitiveId
SV_PrimitiveId is an invalid input semantic for geometry shader primitives, it must be its own parameter
SV_RenderTargetArrayIndex
SV_SampleIndex
SV_SampleIndex isn't supported on %s
SV_TARGET
SV_Target
SV_Target outputs must be contiguous from SV_Target0 to SV_TargetN
SV_Target0
SV_TessFactor
SV_VertexID
SV_ViewportArrayIndex
SWATAUAVAWH
SWATAUAWH
SWATAVAWH
SWAUAVH
SWAUAWH
SWAVAWH
Sample Bias value is limited to the range [-16.00, 15.99], using %f instead of %f
Sample interpolation usage unsupported on %s
SampleBias
SampleCmp
SampleCmpLevelZero
SampleGrad
SampleLevel
Sampler
Sampler parameter must come from a literal expression
Sampler s%d already declared.  Opcode #%d (count is 1-based
Sampler variable '%s' does not specify the sampler type.  Explicit sampler types required for asm fragments
Sampler/Resource to DX9 shader sampler mappings
Sampler: s%u
SamplerComparisonState
SamplerState
Samplers: s%u-s%u
Saturate modifier not permitted for opcode #%d (counts are 1-based
ScissorEnable
SdHcD$$L
Semantic length is limited to %d characters
Sequence of compares <| Explicit
SetBlendState
SetComputeShader
SetDepthStencilState
SetDomainShader
SetGeometryShader
SetHullShader
SetPixelShader
SetRasterizerState
SetRenderTargets
SetUnhandledExceptionFilter
SetVertexShader
Shader Model 5+ requires that subroutine definitions appear after any call(s) to the subroutine. This also implies recursion is not allowed, although that may or may not be the case here.  Aborting. Opcode #%d (count 1-based
Shader exceeds maximum supported number of interface call sites (%d).  Opcode #%d (count 1-based
Shader model %s doesn't allow reading from position semantics
Shader model %s is not allowed in D3D10 techniques
Shader uses texture addressing operations in a dependency chain that is too complex for the target shader model (%s) to handle
Shader@0x%p
ShaderFeatureInfo blob must not specify 4x raw and structured buffers for Compute Shaders, or for any shader 5_0
Shaders compiled for %s can only have a single group shared data item
Simplify cmp sequences on possibly NaN/Inf values <| Explicit
Simplify conditions on instructions which only care about sign on possibly NaN/Inf values <| Explicit
Simplify fractional add on possibly NaN/Inf values <| Explicit
Simplify pow on possibly NaN/Inf values <| Explicit
SlopeScaledDepthBias
Specular
Spfffff
SrcBlend
SrcBlendAlpha
StH9w@t!H
Stage linkage warning: Semantic %s has been inconsistently defined in the two stages
Stage linkage warning: Semantic %s has been placed in different registers in the two stages
Stage linkage warning: Semantic %s is read from, but it's never written to
State '%s' belongs in %s blocks, not %s blocks
State '%s' is not indexed
State Block
StateBlock
StencilEnable
StencilReadMask
StencilWriteMask
Stream %u out decl: "%s
Stream %u to rasterizer
Stream index (%u) must between 0 and %u
Stream out decl: "%s
Stream output geometry shaders can only be created from valid 4.0+ vertex and geometry shaders
Stream s%d already declared.  Opcode #%d (count is 1-based
StreamOut declarations must be a literal string
StreamOut rasterization stream index must be a literal
StringFileInfo
StructuredBuffer
Sub index list
Sum of temp registers and indexable temp registers exceeds limit of %d..  Opcode #%d (count is 1-based
Sum of temp registers and indexable temp registers exceeds limit of %d..  Opcode #%d (count is 1-based). Aborting
Sum of temp registers and indexable temp registers exceeds limit of %u
Swizzle
T$ ;T$0
T$ fffff
T$(A;Hx
T$0D9h<t
T$0D;A
T$0Hc_X
T$@fffff
T$P9t$Tt
T$PA;N8
T$XE;o0
T$Xffffff
T$`E;n u;E
T$`E;w u:A
T$`ffff
T$pffffff
TANGENT
TESSFACTOR
TEXCOORD
TEXCOORDINDEX
TEXCOORDSIZE1_0
TEXCOORDSIZE1_1
TEXCOORDSIZE1_2
TEXCOORDSIZE1_3
TEXCOORDSIZE1_4
TEXCOORDSIZE1_5
TEXCOORDSIZE1_6
TEXCOORDSIZE1_7
TEXCOORDSIZE2_0
TEXCOORDSIZE2_1
TEXCOORDSIZE2_2
TEXCOORDSIZE2_3
TEXCOORDSIZE2_4
TEXCOORDSIZE2_5
TEXCOORDSIZE2_6
TEXCOORDSIZE2_7
TEXCOORDSIZE3_0
TEXCOORDSIZE3_1
TEXCOORDSIZE3_2
TEXCOORDSIZE3_3
TEXCOORDSIZE3_4
TEXCOORDSIZE3_5
TEXCOORDSIZE3_6
TEXCOORDSIZE3_7
TEXCOORDSIZE4_0
TEXCOORDSIZE4_1
TEXCOORDSIZE4_2
TEXCOORDSIZE4_3
TEXCOORDSIZE4_4
TEXCOORDSIZE4_5
TEXCOORDSIZE4_6
TEXCOORDSIZE4_7
TEXTURE
TEXTURE assignments inside of samplers cannot be expression indexed
TEXTURE assignments inside of samplers cannot be variable indexed
TEXTUREFACTOR
TEXTURETRANSFORM
TEXTURETRANSFORMFLAGS
TEXT_1BIT
TEXTugA
TFACTOR
TRIEDGE
TWEENFACTOR
TWEENING
TWOSIDEDSTENCILMODE
Table ID
Tangent
Target Reg                               Constant Description
Target Reg Buffer  Source Reg Component
Target Reg Buffer  Start Reg # of Regs        Data Conversion
Target Sampler Source Sampler  Source Resource
Temp decl already encountered.  Repeated declaration on opcode #%d (count is 1-based
TerminateProcess
Tess factor processing functions only available on shader model 4
TessFactors must each be declared with a single component.  Opcode #%d (count is 1-based
Tessellation Domain   # of control points
Tessellation Output Primitive  Partitioning Type
Tessellation factor scale will be clamped to the range [0, 1
Tessellator Output Primitive already declared. Aborting. Opcode #%d (count is 1-based
Tessellator Partitioning already declared. Aborting. Opcode #%d (count is 1-based
Tessellator domain already declared. Aborting. Opcode #%d (count is 1-based
Tessfactor
Texcoord
Texture
Texture sample will be considered dependent since texcoord was not declared as at least float%d
Texture1D
Texture1D types are unsupported on %s
Texture1DArray
Texture2D
Texture2DArray
Texture2DArrayMS
Texture2DMS
Texture2DMS resources are only available for input to Pixel Shaders. Opcode #%d (count is 1-based
Texture2DMSArray
Texture2DMS[Array] or TextureCube[Array] resources are not supported with UAVs (Unordered Access Views). Opcode #%d (count is 1-based
Texture3D
Texture:   t%u
TextureCube
TextureCubeArray
TextureCubeArray textures aren't supported on this target
Textures:  t%u-t%u
The array element count of GetDimensions on TextureCubeArray objects is unavailable on %s
The first stream declaration cannot appear after any output or output topology declarations.  Opcode #%d (count is 1-based
The intersection of all masks on output registers in an index range cannot be empty. Index range from o%d to o%d has empty mask intersecion
The total amount of group shared memory (%u bytes) exceeds the %s limit of %d bytes
There was a problem getting annotations
There was an error compiling HLSL shader variable
There was an error compiling expression
There was an unexpected error in the parse tree
This object can only be bound to one slot in this version of Effects
This program cannot be run in DOS mode
ThisPointer
Thread Group Shared Memory reference g%d already declared.  Opcode #%d (count is 1-based
Thread Group Shared Memory reference g%d byteCount (%d specified) must be a nonzero multiple of 4.  Opcode #%d (count is 1-based
Thread Group Shared Memory reference g%d must have a structure byte stride that is a nonzero multiple of 4 when declared as structured (%d specified).  Opcode #%d (count is 1-based
Thread local temp register storage in Compute Shader (per thread) %d. The shader declares too much temp storage (%d registers
TlsAlloc
TlsFree
TlsGetValue
TlsSetValue
Too many %s signature parameters of type SV_ClipDistance or SV_CullDistance.  Maximum number of registers usable is %i
Too many nested flow control constructs
Too many temp registers declared (%d).  Max allowed is %d.  Opcode #%d (count is 1-based
Too many total clip/cull distance values.  At most %d allowed (clip+cull total).  Opcode #%d (count is 1-based
Too many unique registers contain clip/cull distance values.  At most %d unique registers can have clip/cull distance in components.  Opcode #%d (count is 1-based
Total Thread Group Shared Memory storage exceeded by g# declarations so far up to g%d.  Opcode #%d (count is 1-based
Total number of scalars across all DS input control points must not exceed %d. Current input control point declaration specifies %d scalars of output per control point with %d output control points, resulting in %d total scalars of input control point data
Total number of scalars across all HS output control points must not exceed %d. Current output control point declaration specifies %d scalars of output per control point with %d output control points, resulting in %d total scalars of output control point data
Translation
Triangle
TriangleStream
Try reducing number of constant branches, take bools out of structs/arrays or move them to the start of the struct
Try reducing number of constants referenced
Try reducing number of loops, take loop counters out of structs/arrays or move them to the start of the struct
Try swizzling literal arrays to fit them together <| Explicit
Try to combine like instructions <| Explicit
Try to match temp array loads to their original store <| Explicit
Try to reduce known values to movs <| Explicit
Tunnel through temp arrays on load <| Explicit
Type ID
Type ID  |%4u
Type ID  |%4u-%-4u
U fffff
U@;D$Xs
UATAUAVA
UATAUAVAWH
UATAUAWH
UATAUH
UATAVAWH
UATAVH
UATAWH
UAV reference u%d has invalid flag.  Opcode #%d (count is 1-based
UAV reference u%d must be specified with invalid coherency flag.  Opcode #%d (count is 1-based
UAV reference u%d must have a structure byte stride that is a multiple of 4 that is greater than 0 but no greater than %d when declared as structured (%d specified).  Opcode #%d (count is 1-based
UAV u%d already declared.  Opcode #%d (count is 1-based
UAVs must be declared in slots greater than PS outputs.  UAV declared in slot %d while output declared in slot %d.  Opcode #%d (count is 1-based
UGE a,a -> true <| MR.GenSimplifyInstructionsOpt1_NoExcl
ULT a,a -> false <| MR.GenSimplifyInstructionsOpt1_NoExcl
UNKNOWN
USATAUAWH
USATAUI
USATAVH
USATAWH
USVATAUAVAWH
USVATAUH
USVATAVAWH
USVATAVH
USVATAWH
USVATH
USVAUAVAWH
USVAUH
USVAVH
USVWATAUAVAWH
USVWATAUAVH
USVWATAUAWH
USVWATAVAWH
USVWATH
USVWAUAVAWH
USVWAUAWH
USVWAUI
USVWAVAWH
USVWAWH
USWATAUAVAWH
USWATAUH
USWATAVAWH
USWATAVH
USWATH
USWAUAWH
USWAVAWH
USWAVH
USWAWH
UUUUUUU
UVATAUAVAWH
UVATAUAVH
UVATAUAWH
UVATAUH
UVATAVAWH
UVAUAVAWH
UVAUAWH
UVAVAWH
UVWATAUAVAWD
UVWATAUAVAWH
UVWATAUAVH
UVWATAUH
UVWATAVAWH
UVWATAVH
UVWATAWH
UVWATH
UVWAUAVH
UVWAUAWH
UVWAVAWH
UVWXYZ
UWATAUAVAWH
UWATAUAVH
UWATAUAWH
UWATAUH
UWATAVAWH
UWATAVH
UWAUAVH
UXL9T$Xt7H
Unable to calculate derivative of this operation. Consider using the assignment syntax to calculate it yourself (e.g.: x`(y) = z
Unable to create warning string
Undefined
Undefined shader variable '%s
Unexpected component type
Unexpected indexing dimension for operand #%d of opcode #%d (counts are 1-based). Aborting
Unexpected node encountered when trying to determine type
Unexpected template type
UnhandledExceptionFilter
Unknown Value
UnmapViewOfFile
Unnamed objects are not allowed
Unrecognized FX function call (%s
Unrecognized RHS value in assignment: '%s
Unrecognized global flags.  Opcode #%d (count is 1-based
Unrecognized instruction or instruction not valid in Compute Shader
Unrecognized instruction or instruction not valid in Domain Shader
Unrecognized instruction or instruction not valid in Hull Shader
Unrecognized instruction or instruction not valid in geometry shader
Unrecognized instruction or instruction not valid in pixel shader
Unrecognized instruction or instruction not valid in vertex shader
Unrecognized shader type
Unrecognized state '%s
Unrecognized token %s
UnroundedInsideFactor
UnroundedInsideFactors
Unsigned integer divide by zero
Unsized MSAA textures aren't supported on this target
Unsupported texture type for %s
Use of potentially uninitialized variable (%s
Use replicate swizzles to squish literal arrays <| Explicit
User defined %s buffer slots cannot be target specific
Using sampler arrays with texture objects on DX9 targets is not yet implemented
V < n) ? (V+1) : n -> dmin(V+1, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
V < n) ? (V+1) : n -> imin(V+1, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
V < n) ? (V+1) : n -> min(V+1, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
V < n) ? (V+1) : n -> umin(V+1, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
V < n) ? V : n -> dmin(V, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
V < n) ? V : n -> imin(V, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
V < n) ? V : n -> min(V, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
V < n) ? V : n -> umin(V, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
V D;d$p
V$A;V r
VATAUAVAWH
VATAUH
VERTEXBLEND
VERTEXSHADER
VERTEXSHADERCONSTANT
VERTEXSHADERCONSTANT1
VERTEXSHADERCONSTANT2
VERTEXSHADERCONSTANT3
VERTEXSHADERCONSTANT4
VERTEXSHADERCONSTANTB
VERTEXSHADERCONSTANTF
VERTEXSHADERCONSTANTI
VIEWTRANSFORM
VPINDEX
VS_VERSION_INFO
VWATAUAVAWH
VWATAUAVH
VWATAUAWH
VWATAVAWH
VWAUAVAWH
Validation Error: %s
VarFileInfo
Variable has an invalid type; is the structure definition empty
Vertex Shader position offset
VertexShader
VirtualAlloc
VirtualFree
VirtualProtect
WATAUAVAWD
WATAUAVAWH
WATAUAVH
WATAUH
WAUAVAWH
WAUAWH
WIREFRAME
WORLDTRANSFORM
Washington1
When code ends in subroutine definition, it must end with ret
When streams are declared, you must use emit_stream, cut_stream, and emitthencut_stream instead of emit, cut, and emitthencut.  Opcode #%d (count is 1-based
When the Hull Shader doesn't have a Control Point Phase, the declared Input Control Point Count (%d) must match the declared Output Control Point Count (%d), indicating the control points will pass through, or the Output Control Point Count can be set 0
When there is no Control Point phase in the HS, the control points are pass-through to the DS, but the Fork/Join phases in the HS cannot use 'output control points' (vocp[][] registers).  Instead just use vcp[][] input control points (which are the same anyway in the passthrough case). Opcode #%d (count is 1-based
WideCharToMultiByte
X AND Y : if( and_is_identity(x,y) => X <| MR.GenSimplifyInstructionsOpt1_NoExcl
X AND Y : if( and_is_identity(y,x) => Y <| MR.GenSimplifyInstructionsOpt1_NoExcl
X AND ~X => 0 <| MR.GenSimplifyInstructionsOpt1_NoExcl
X OR Y : if( or_is_identity(x,y) => X <| MR.GenSimplifyInstructionsOpt1_NoExcl
X OR Y : if( or_is_identity(y,x) => Y <| MR.GenSimplifyInstructionsOpt1_NoExcl
X OR ~X => btrue <| MR.GenSimplifyInstructionsOpt1_NoExcl
XA9@Xs
XA9CXs
XA_A^A]A
XNA Prepass
XcptFilter
Xz4u2fD
Y(D;Z(ut
ZENABLE
ZWRITEENABLE
Zero character semantics aren't allowed
a != b) ? a : b -> a <| MR.GenSimplifyInstructionsOpt1_NoExcl
a != b) ? b : a -> b <| MR.GenSimplifyInstructionsOpt1_NoExcl
a & ((iv_pow2 << n) - 1)) -> bfi(iv_pow2 + n, 0, a, 0i) <| MR.GenD3D10_OptimizeEarlyTranslate
a & b) | (a & c) -> and(a, b | c) <| MR.GenSimplifyInstructionsOpt1_Excl
a & n) << m : if( known_bfi_bitmask(a,n,m) ) -> bfi(bfi_bitwidth(a,n,m), m, n, 0i) <| MR.GenD3D10_OptimizeEarlyTranslate
a & n) << m : if( known_bfi_bitmask(n,a,m) ) -> bfi(bfi_bitwidth(n,a,m), m, a, 0i) <| MR.GenD3D10_OptimizeEarlyTranslate
a & n) >> m : if( known_ubfe_bitmask(a,n,m) ) -> ubfe(ubfe_bitwidth(a,n,m), m, n) <| MR.GenD3D10_OptimizeEarlyTranslate
a & n) >> m : if( known_ubfe_bitmask(n,a,m) ) -> ubfe(bitwidth(n,a,m), m, a) <| MR.GenD3D10_OptimizeEarlyTranslate
a & n) | i << m : if( known_bfi_bitmask_ignore(a,n,i,m) ) -> bfi(bfi_bitwidth_ignore(a,n,i,m), m, n | i, 0i) <| MR.GenD3D10_OptimizeEarlyTranslate
a & n) | r : if( known_bfi_bitmask_noshift(n,a,r) && and_is_zero(n,r) ) -> bfi(bfi_bitwidth_noshift(n,a,r), 0i, a, r) <| MR.GenD3D10_OptimizeEarlyTranslate_Excl
a & ~(((iv_pow2 << n) - 1) << o) -> bfi(iv_pow2 + n, o, 0, a) <| MR.GenD3D10_OptimizeEarlyTranslate
a & ~(((iv_pow2 << n) << ov) + (-1 << ov))) -> bfi(iv_pow2 + n, ov, 0, a) <| MR.GenD3D10_OptimizeEarlyTranslate
a & ~((iv_pow2 << n) - 1)) -> bfi(iv_pow2 + n, 0, 0, a) <| MR.GenD3D10_OptimizeEarlyTranslate
a + (F - a) -> append_arg(F) <| SMR.RangeDataAnalysis
a + -a -> append_arg(0) <| SMR.RangeDataAnalysis
a + F) - a -> append_arg(F) <| SMR.RangeDataAnalysis
a + F1) - (a + F2) -> append_arg(F1-F2) <| SMR.RangeDataAnalysis
a << L | b (bfi(w=32-L, o=L, a, b) if( mask_is_zero(w, o, b) && allbutwidth_is_zero(w, a) -> imad (a, 1 << L, B) <| MR.GenMad
a << m) & n : if( known_bfi_bitmask_postshift(n,a,m) ) -> bfi(bfi_bitwidth_postshift(n,a,m), m, a, 0i) <| MR.GenD3D10_OptimizeEarlyTranslate
a << m) & n) | i : if( known_bfi_bitmask_postshift_ignore(n,a,m,i) ) -> bfi(bfi_bitwidth_postshift_ignore(n,a,m,i), m, a, 0i) <| MR.GenD3D10_OptimizeEarlyTranslate_Excl
a << n) >> (m) -> ibfe(32-m, m-n, a) <| MR.GenD3D10_OptimizeEarlyTranslate
a << n) >> (m) -> ubfe(32-m, m-n, a) <| MR.GenD3D10_OptimizeEarlyTranslate
a = bfi(w, o, and(m, v), r) : if( masked_is_one(w,o,m) ) -> bfi(w, o, v, r) <| MR.GenSimplifyInstructionsOpt1_NoExcl
a = bfi(w, o, and(v, m), r) : if( masked_is_one(w,o,m) ) -> bfi(w, o, v, r) <| MR.GenSimplifyInstructionsOpt1_NoExcl
a = bfi(w, o, v, 0i) | r : if( mask_is_zero(w,o,r) ) -> bfi(w, o, v, r) <| MR.GenSimplifyInstructionsOpt1_Excl
a = bfi(w, o, v, 0i) | r : if( mask_is_zero(w,o,r) ) -> bfi(w, o, v, r) <| MR.GenSimplifyInstructionsOpt1_NoExcl
a = bfi(w, o, v, and(m, r)) : if( unmasked_is_one_or_val_is_zero(w,o,v,m) ) -> bfi(w, o, v, r) <| MR.GenSimplifyInstructionsOpt1_NoExcl
a = bfi(w, o, v, and(r, m)) : if( unmasked_is_one_or_val_is_zero(w,o,v,m) ) -> bfi(w, o, v, r) <| MR.GenSimplifyInstructionsOpt1_NoExcl
a == (b ? a : c)) : if (c != a) -> b != 0 <| MR.GenSimplifyInstructionsOpt1_NoExcl
a == (b ? c : a)) : if (c != a) -> b == 0 <| MR.GenSimplifyInstructionsOpt1_NoExcl
a == b
a == b) ? b : a -> a <| MR.GenSimplifyInstructionsOpt1_NoExcl
a >> m) & n : if( high_bit_clear(a & n) && known_ubfe_bitmask_nomaskshift(a,n,m) ) -> ubfe(ubfe_bitwidth_nomaskshift(a,n,m), m, n) <| MR.GenD3D10_OptimizeEarlyTranslate
a >> m) & n : if( known_ubfe_bitmask_nomaskshift(a,n,m) ) -> ubfe(ubfe_bitwidth_nomaskshift(a,n,m), m, n) <| MR.GenD3D10_OptimizeEarlyTranslate
a >> o1) << o2) : if( o1 == o2 ) -> bfi(o, 0, 0, a) <| MR.GenD3D10_OptimizeEarlyTranslate
a >> ov1) << o2) : if( ov1 == o2 ) -> and(a, ~((1 << ov1)-1)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
a uint specifying the number of iterations to unroll
a | (((iv_pow2 << n) - 1) << o)) -> bfi(iv_pow2 + n, o, -1, a) <| MR.GenD3D10_OptimizeEarlyTranslate
a | (((iv_pow2 << n) << ov) + (-1 << ov))) -> bfi(iv_pow2 + n, ov, -1, a) <| MR.GenD3D10_OptimizeEarlyTranslate
a | ((iv_pow2 << n) - 1)) -> bfi(iv_pow2 + n, 0, -1, a) <| MR.GenD3D10_OptimizeEarlyTranslate
a | (b << n)) : if(known_bfi_bitwidth_impmask(a, b, n)) -> bfi(get_bfi_bitwidth_impmask(a, b, n), n, b, a) <| MR.GenD3D10_OptimizeEarlyTranslate
a | r : if( known_bfi_bitmask_noshift_impmask(a,r) && and_is_zero(a,r) ) -> bfi(bfi_bitwidth_noshift_impmask(a,r), 0i, a, r) <| MR.GenD3D10_OptimizeEarlyTranslate_Excl
a*(1/(b*a)) -> 1 / b <| MR.GenSimplifyInstructionsOpt1_Excl
abs float_literal <| SFPS
abs fp_flags <| SFPS
abs fp_range <| SFPS
abs fp_specials <| SFPS
abs instruction to abs modifier match <| Explicit
abs on unsigned values is not meaningful, ignoring
abs(a), a negative -> neg(a) <| MR.GenSimplifyInstructionsOpt1_NoExcl
abs(a), a positive -> a <| MR.GenSimplifyInstructionsOpt1_NoExcl
abstract interfaces not supported on %s
acos float_literal <| SFPS
acos fp_flags <| SFPS
acos fp_range <| SFPS
acos fp_specials <| SFPS
add float_literal <| SFPS
add fp_flags <| SFPS
add fp_range <| SFPS
add fp_specials <| SFPS
add of negative of itself identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
add of zero identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
add(0f,a) -> append_arg(a) <| SMR.RangeDataAnalysis
addressing operations are not allowed on input registers '%s
addressing operations are not allowed on output registers '%s
addressing operations not allowed on temporary registers '%s
all template type components must have the same type
allow_uav_condition
alternate cases for 'Texture1D' are deprecated in strict mode
alternate cases for 'Texture2D' are deprecated in strict mode
alternate cases for 'Texture3D' are deprecated in strict mode
alternate cases for 'TextureCube' are deprecated in strict mode
alternate cases for 'asm' are deprecated in strict mode
alternate cases for 'decl' are deprecated in strict mode
alternate cases for 'pass' are deprecated in strict mode
alternate cases for 'technique' are deprecated in strict mode
amsg_exit
and bits_known <| SFPS
and fp_flags <| SFPS
and int_flags <| SFPS
and int_literal <| SFPS
and(a, iv2) : if( can_reduce_and(a, iv2) ) -> and(a, get_reduced_and(a, iv2)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
and(and(a, b), c) : if( and_is_identity(c, b) ) -> and(a, c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
and(and(b, a), c) : if( and_is_identity(c, b) ) -> and(a, c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
and(btrue,a) -> append_arg(a) <| SMR.RangeDataAnalysis
and(false,a) -> append_arg(0,a) <| SMR.RangeDataAnalysis
and(or(a, iv1), iv2) -> or(and(a, iv2), and(iv1, iv2)) <| MR.GenSimplifyInstructionsOpt1_Excl
and, binary_compute on values -> binary_compute, and <| MR.GenShuffleCompute_NoExcl
and, quat arg1 on values -> quat, movc <| MR.GenShuffleCompute_NoExcl
and, quat arg2 on values -> quat, movc <| MR.GenShuffleCompute_NoExcl
and, quat arg3 on values -> quat, movc <| MR.GenShuffleCompute_NoExcl
and, quat arg4 on values -> quat, movc <| MR.GenShuffleCompute_NoExcl
and, ternary arg1 on values -> ternary, movc <| MR.GenShuffleCompute_NoExcl
and, ternary arg2 on values -> ternary, movc <| MR.GenShuffleCompute_NoExcl
and, ternary arg3 on values -> ternary, movc <| MR.GenShuffleCompute_NoExcl
and, unary_compute on values -> unary_compute, and <| MR.GenShuffleCompute_NoExcl
annotation
annotation members
anonymous
approximately %u instruction slot%s used
approximately %u instruction%s used
array dimension for %s must be %i
array dimension must be between 1 and 65536
array dimensions must be literal scalar expressions
array dimensions of type must be explicit
array index out of bounds
array reference cannot be used as an l-value; not natively addressable
array, matrix, vector, or indexable object type expected in index expression
array_index
array_merge(chain_merge() || chain) -> append_arg(chain) <| SMR.DataFlagAnalysis_NoPlaceHolder
arrayload fp_flags <| SFPS
arraystore fp_flags <| SFPS
asdouble
asdouble can only be used on uint values on %s
asfloat
asfloat can only be used on floating point values on %s
asin float_literal <| SFPS
asin fp_flags <| SFPS
asin fp_range <| SFPS
asin fp_specials <| SFPS
asint cannot be used on %s
asm blocks have not yet been implemented
asm_fragment
asuint can only be used on double values on %s
asuint cannot be used on %s
atan float_literal <| SFPS
atan fp_flags <| SFPS
atan fp_range <| SFPS
atan fp_specials <| SFPS
atan of known 0 or 1 identity <| Explicit
atan2 float_literal <| SFPS
atan2 fp_flags <| SFPS
atan2 fp_range <| SFPS
atan2 fp_specials <| SFPS
atomic_and
atomic_and fp_flags <| SFPS
atomic_cmp_store
atomic_cmp_store fp_flags <| SFPS
atomic_iadd
atomic_iadd fp_flags <| SFPS
atomic_imax
atomic_imax fp_flags <| SFPS
atomic_imin
atomic_imin fp_flags <| SFPS
atomic_or
atomic_or fp_flags <| SFPS
atomic_umax
atomic_umax fp_flags <| SFPS
atomic_umin
atomic_umin fp_flags <| SFPS
atomic_xor
atomic_xor fp_flags <| SFPS
attempt to group scalar values read by similar instructions <| Explicit
attribute %s expects the %s parameter to be a %s
attribute evaluation can only be done on values taken directly from inputs
automatic unrolling has been disabled for this loop, consider using [unroll] or manual unrolling
b = ubfe(w, o, a); movc(b & (1 << (w - 1 + o)), b | ~((1 << w + o)-1), b) -> ibfe(w, o, a) <| MR.GenSimplifyInstructionsOpt1_NoExcl
b = ubfe/ushr(a,o), movc((a >> o) & iv_pow2, b | -iv_pow2) -> ibfe(get_first_bit(iv_pow2), 0, a) <| MR.GenD3D10_OptimizeEarlyTranslate
b = ubfe/ushr(a,o), movc((b >> o) & iv_pow2, bfi(w, 0, b, -iv_pow2)) -> ibfe(get_first_bit(iv_pow2), 0, a) <| MR.GenD3D10_OptimizeEarlyTranslate
b | (a & c) | (a & d) -> or(b, and(a, or(c,d)) <| MR.GenSimplifyInstructionsOpt1_Excl
b%-9d cb%-5d %10d %9d
b) ? a : b -> b <| MR.GenSimplifyInstructionsOpt1_NoExcl
back-propagate negate through iadd <| MR.GenSimplifyInstructionsOpt1_Excl
back-propagate negate through imul <| MR.GenSimplifyInstructionsOpt1_Excl
base type is not a struct, class or interface
bdeq fp_flags <| SFPS
bdeq int_literal <| SFPS
bdeq int_range <| SFPS
bdge fp_flags <| SFPS
bdge int_literal <| SFPS
bdge int_range <| SFPS
bdlt fp_flags <| SFPS
bdlt int_literal <| SFPS
bdlt int_range <| SFPS
bdne fp_flags <| SFPS
bdne int_literal <| SFPS
bdne int_range <| SFPS
beq fp_flags <| SFPS
beq int_literal <| SFPS
beq int_range <| SFPS
bfi bits_known <| SFPS
bfi fp_flags <| SFPS
bfi int_literal <| SFPS
bfi(and(31,w), o, v, r) : if( lower_5_bits_are_set(31) ) -> bfi(w, o, v, r) <| MR.GenSimplifyInstructionsOpt1_NoExcl
bfi(and(w,31), o, v, r) : if( lower_5_bits_are_set(31) ) -> bfi(w, o, v, r) <| MR.GenSimplifyInstructionsOpt1_NoExcl
bfi(i) -> insertion sequence <| MR.Gen_RequiredTranslate
bfi(w, 0, v, n << w) : if( w != 0 ) -> bfi(32-w, w, n, v) <| MR.GenSimplifyInstructionsOpt1_NoExcl
bfi(w, 0i, 0, n) | ubfe(w, 0i, v)) -> bfi(w, 0i, v, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
bfi(w, 0i, a, 0i) -> ubfe(w, 0i, a) <| MR.GenSimplifyInstructionsOpt1_NoExcl
bfi(w, 0i, n, n) -> mov(n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
bfi(w, 0i, v, r) : if( width_is_zero(w,r) && allbutwidth_is_zero(w, v) -> iadd(v, r) <| MR.GenD3D10PostMod_Both
bfi(w, and(31,o), v, r) : if( lower_5_bits_are_set(31) ) -> bfi(w, o, v, r) <| MR.GenSimplifyInstructionsOpt1_NoExcl
bfi(w, and(o,31), v, r) : if( lower_5_bits_are_set(31) ) -> bfi(w, o, v, r) <| MR.GenSimplifyInstructionsOpt1_NoExcl
bfi(w, o, 0, n) | bfi(w, o, v, 0)) -> bfi(w, o, v, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
bfi(w, o, v, bfi(w, o, 0, n)) -> bfi(w, o, v, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
bfi(w, o, v, n) << s -> bfi(w, o+s, v, n) <| MR.GenSimplifyInstructionsOpt1_Excl
bfi(w, o, v, n) << s -> bfi(w, o+s, v, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
bge fp_flags <| SFPS
bge int_literal <| SFPS
bge int_range <| SFPS
bge(mul(x,x),neg(mul(x,x))) -> true <| MR.GenSimplifyInstructionsOpt1_NoExcl
bias amount for sample_b must be in the range [%f,%f], but %f was specified as an immediate. Opcode #%d, operand #%d (counts are 1-based
bieq bits_known <| SFPS
bieq fp_flags <| SFPS
bieq int_literal <| SFPS
bieq int_range <| SFPS
bige bits_known <| SFPS
bige fp_flags <| SFPS
bige int_literal <| SFPS
bige int_range <| SFPS
bilt bits_known <| SFPS
bilt fp_flags <| SFPS
bilt int_literal <| SFPS
bilt int_range <| SFPS
binary expression with negative symmetry reduction <| MR.GenSimplifyInstructionsOpt1_NoExcl
bind_load fp_flags <| SFPS
bind_load(chain, value) -> o->append_sources(chain) <| SMR.DataflowAnalysis
bine bits_known <| SFPS
bine fp_flags <| SFPS
bine int_literal <| SFPS
bine int_range <| SFPS
bine(b,0) -> b <| MR.GenSimplifyInstructionsOpt2_NoExcl
bine(i/ushr(a, n),0) : if(lower_n_bits_are_zero(a, n)) -> bine (a, 0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
bine(ishl(a, n),0) : if(upper_n_bits_are_zero(a, n)) -> bine (a, 0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
binormal
blendindices
blendweight
blt fp_flags <| SFPS
blt int_literal <| SFPS
blt int_range <| SFPS
bne fp_flags <| SFPS
bne int_literal <| SFPS
bne int_range <| SFPS
body bgcolor="#000000
bool ? a + 1 : a -> a - bool <| MR.GenSimplifyInstructionsOpt1_NoExcl
bool ? a - 1 : a -> a + bool <| MR.GenSimplifyInstructionsOpt1_NoExcl
bool multiply chain reduction <| Explicit
bool1x1
bool1x2
bool1x3
bool1x4
bool2x1
bool2x2
bool2x3
bool2x4
bool3x1
bool3x2
bool3x3
bool3x4
bool4x1
bool4x2
bool4x3
bool4x4
boolean
boolean constant register '%s' must be defined as a variable of type bool only
both sides of the && operator are always evaluated, side effect on '%s' will not be conditional
both sides of the ?: operator are always evaluated, side effect on '%s' will not be conditional
both sides of the || operator are always evaluated, side effect on '%s' will not be conditional
break fp_flags <| SFPS
break must be inside loop
break never match (to NOP) <| MR.GenSimplifyInstructionsAlways_Both
break(a,bieq(x,0)) -> breakn(a,x) <| MR.Gen_PreModTarget_Both
break(a,bine(x)) -> break(a,x) <| MR.Gen_PreModTarget_Both
break(a,not(x)) -> breakn(a,x) <| MR.Gen_PreModTarget_Both
break(ge(neg(fbool), fbool)) -> break_eq(fbool, 0) <| MR.Gen_PreModTarget_Both
break/breakc statement not inside loop or switch.  Opcode #%d (count 1-based
break/continue can only be followed by case/default/endswitch/endloop/else/endif. Opcode #%d (count 1-based). Aborting validation
break_c
break_consume fp_flags <| SFPS
breaka match <| MR.GenD3D10PostMod_Both
btof -> movc <| MR.GenSimplifyInstructionsOpt1_NoExcl
btof fp_flags <| SFPS
btoi -> movc <| MR.GenSimplifyInstructionsOpt1_NoExcl
btoi bits_known <| SFPS
btoi fp_flags <| SFPS
btoi int_literal <| SFPS
btoi int_range <| SFPS
bufinfo
bufinfo fp_flags <| SFPS
bufinfo requires resource declared as Buffer, Raw Buffer or Structured Buffer.  Opcode #%d, operand #%d (counts are 1-based
buge bits_known <| SFPS
buge fp_flags <| SFPS
buge int_literal <| SFPS
buge int_range <| SFPS
bult bits_known <| SFPS
bult fp_flags <| SFPS
bult int_literal <| SFPS
bult int_range <| SFPS
byteOffset
c%-10d %49s
c%-9d cb%-5d %9d %9d
c%c%c%c
c1, c2, c3, c4, c5, c6
cabinet.dll
calclod1d fp_flags <| SFPS
calclod1d_a fp_flags <| SFPS
calclod1d_u fp_flags <| SFPS
calclod1d_u_a fp_flags <| SFPS
calclod2d fp_flags <| SFPS
calclod2d_a fp_flags <| SFPS
calclod2d_u fp_flags <| SFPS
calclod2d_u_a fp_flags <| SFPS
calclod3d fp_flags <| SFPS
calclod3d_u fp_flags <| SFPS
calclodcube fp_flags <| SFPS
calclodcube_a fp_flags <| SFPS
calclodcube_u fp_flags <| SFPS
calclodcube_u_a fp_flags <| SFPS
call, callnz, label, and ret instructions are not allowed in assembly fragments
call/callc statement not referencing a label.  Opcode #%d (count 1-based
can be declared (the amount is a function of how many threads there are).  This shader exceeds the limit at %d bytes per thread
can't emit if statement with both gradients and program flow control
can't flatten if statements that contain out of bounds array accesses
can't flatten if statements that contain side effects
can't flatten with flow control when variable is bound to b register
can't force branch with gradients on non-inputs
can't match attribute %s, %d or 0 parameters expected, found %d
can't match attribute %s, %d parameter(s) expected, found %d
can't unroll loops marked with loop attribute
can't use branch and flatten attributes together
can't use branch, flatten, call  or case attributes together
can't use call or forcecase attributes on switches in %s programs
can't use fastopt and unroll attributes together
can't use flow control on this profile
can't use gradient instructions in loops with break
can't use loop and unroll attributes together
cannot %sconvert %sfrom '%s' to '%s
cannot bind interfaces to classes in tbuffers
cannot bind the same variable to multiple constants in the same constant bank
cannot cast the LHS of an assignment to an indexable object, consider using asuint, asfloat, or asdouble on the RHS
cannot clip from a swizzled vector
cannot convert from 'object type' to 'numeric type
cannot have divergent gradient operations inside flow control
cannot have gradient operations inside loops with divergent flow control
cannot map expression to %s instruction set
cannot map expression to pixel shader instruction set
cannot map expression to vertex shader instruction set
cannot map loop to shader target, target does not support breaks
cannot match attribute %s, non-uint parameters found
cannot match attribute %s, parameter %i is expected to be of type %s%c
cannot match lerp because lerp factor is not _sat'd
cannot mix packoffset elements with nonpackoffset elements in a cbuffer
cannot sample from non-floating point texture formats
cannot unroll loop with an out-of-bounds array reference in the condition
cannot use casts on l-values
case %d (or if bits to be interpreted as float: %f) already seen. Opcode #%d (count 1-based
case fp_flags <| SFPS
case ordinal too large for floating point representation
case statement doesn't match to the scope of a switch statement. Opcode #%d (count 1-based). Aborting validation
cb%d[%d
cbuffer
cbuffer bank %u used more than once
cdefghijklmnopqrstuv
ceil float_literal <| SFPS
ceil fp_flags <| SFPS
ceil fp_range <| SFPS
ceil fp_specials <| SFPS
centroid
cf = $IsReturn(a, ci) -> append_arg(a, ci) <| SMR.DataFlagAnalysis
chain_end fp_flags <| SFPS
chain_merge($IsSync() || chain) -> append_arg(chain) <| SMR.DataFlagAnalysis_NoPlaceHolder
chain_merge($IsSync() || chain) -> append_arg(sync) <| SMR.DataFlagAnalysis_ConstInterp
chain_merge(chain_merge() || chain) -> append_arg(chain) <| SMR.DataFlagAnalysis_NoPlaceHolder
character continues past end of file
cinstanceid
cl = $IsBreak(a, ci) -> append_arg(a, ci) <| SMR.DataFlagAnalysis
cl = $IsConsume(a, b, ci) -> append_arg(ci) <| SMR.DataFlagAnalysis
cl = $IsContinue(a, ci) -> append_arg(a, ci) <| SMR.DataFlagAnalysis
cl = casecond(ci, c) -> append_arg(ci) <| SMR.DataFlagAnalysis_NoPlaceHolder
cl = emit(ci, stream) -> append_arg(ci) <| SMR.DataFlagAnalysis_NoPlaceHolder
cl = emitarg(a, b, ci) -> append_arg(ci) <| SMR.DataFlagAnalysis_NoPlaceHolder
cl = endcase(ci, ch) -> append_arg(ci) <| SMR.DataFlagAnalysis_NoPlaceHolder
cl = endcase(ci, ch) -> append_arg(ci, ci_p, ch) <| SMR.DataFlagAnalysis_PlaceHolder
cl = fcbody(ci, c) -> append_arg(ci, c) <| SMR.DataFlagAnalysis_NoPlaceHolder
cl = fcbody_end(ci, ch) -> append_arg(ci, ci_p, ch) <| SMR.DataFlagAnalysis_NoPlaceHolder
cl = fcbody_end(ci, ch) -> append_arg(ci, ci_p, ch) <| SMR.DataFlagAnalysis_PlaceHolder
clearfp
clip cannot be performed from a constant or literal
clip must be performed from a float3 vector for ps_1_x models
clip must be performed from a float4 vector for ps_2_0 models
clip not supported in texture shaders
clip%-6d cb%-5d %9d %9d
clip(+d * a,b) -> clip(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
clip(a+a,b) -> clip(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
clip_distance
clip_outputs
clipplanes
cmp (a, a, -a) -> abs <| MR.Gen_OptimizeEarlyTranslate_SAT_NoExcl
cmp diff to basic logic identity <| Explicit
cmp float_literal <| SFPS
cmp fp_flags <| SFPS
cmp fp_range <| SFPS
cmp fp_specials <| SFPS
cmp of known negative identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
cmp of known positive identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
cmp of negated bool identity <| Explicit
cmp sequence 1 -> sat <| MR.Gen_OptimizeEarlyTranslate_SAT_NoExcl
cmp sequence 2 -> sat <| MR.Gen_OptimizeEarlyTranslate_SAT_NoExcl
cmp(+d * a,b,c) -> cmp(a,b,c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
cmp(-b,0,b) -> cmp(b,b,0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
cmp(-cmp(a, <=0, >0), b, c) -> cmp(a,b,c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
cmp(-cmp(a, >0, <=0), b, c) -> cmp(a,c,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
cmp(-d * a,b,c) -> cmp(-a,b,c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
cmp(a+a,b,c) -> cmp(a,b,c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
cmp(a,b,c) -> append_arg(b, c) <| SMR.RangeDataAnalysis
cmp(c,d=cmp(c,a,b),f) -> cmp(c,a,f) <| MR.GenSimplifyInstructionsOpt1_NoExcl
cmp(c,f,d=cmp(c,a,b)) -> cmp(c,f,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
cmp(cmp(a, <0, >=0), b, c) -> cmp(a,c,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
cmp(cmp(a, >=0, <0), b, c) -> cmp(a,b,c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
cmp, binary_compute on same value -> binary_compute, cmp <| MR.GenShuffleCompute_NoExcl
cmp, binary_compute on values -> binary_compute, cmp <| MR.GenShuffleCompute_NoExcl
cmp, binary_compute on values lhs -> binary_compute, cmp <| MR.GenShuffleCompute_Excl
cmp, binary_compute on values rhs -> binary_compute, cmp <| MR.GenShuffleCompute_Excl
cmp, unary_compute on values -> unary_compute, cmp <| MR.GenShuffleCompute_NoExcl
cmp, unary_compute on values lhs -> unary_compute, cmp <| MR.GenShuffleCompute_Excl
cmp, unary_compute on values rhs -> unary_compute, cmp <| MR.GenShuffleCompute_Excl
cnorm can not be used with type
column_major
combine AND of two equal unknown left shifts <| MR.GenSimplifyInstructionsOpt1_Excl
combine AND of two equal unknown right shifts <| MR.GenSimplifyInstructionsOpt1_Excl
combine AND of two equal unknown unsigned right shifts <| MR.GenSimplifyInstructionsOpt1_Excl
combine OR of two equal shifts <| MR.GenSimplifyInstructionsOpt1_NoExcl
combine XOR of two equal shifts <| MR.GenSimplifyInstructionsOpt1_NoExcl
combine of commutative literals <| Explicit
combine simple instructions to reduce instruction count <| Explicit
comma expression used where a vector constructor may have been intended
comma expression used where an initializer list may have been intended
comment continues past end of file
compare
comparison
compile
compile expression does not refer to a compilable function.  API calls such as ConstructGSWithSO and BindInterfaces can not be used in arguments to CompileShader
compile expression must specify a valid shader model
compile_fragment
complement cannot be used with other modifiers
complement is not supported in this shader version
compound
conditional must be numeric
conflicting geometry types
conflicting quad/tri/isoline tessfactor semantic
const_cast
constant
constant register '%s' must be defined as a variable '%s
constant register address out of bounds on constant '%s', size %d, offset %d
constant table info exceeds maximum comment size
constinterp usage cannot be used with linear, noperspective, or centroid usage
constructors only defined for numeric base types
consume
container
continue
continue fp_flags <| SFPS
continue must be inside loop
continue never match (to NOP) <| MR.GenSimplifyInstructionsAlways_Both
continue(a,bieq(x,0)) -> continuen(a,x) <| MR.Gen_PreModTarget_Both
continue(a,bine(x)) -> continue(a,x) <| MR.Gen_PreModTarget_Both
continue(a,not(x)) -> continuen(a,x) <| MR.Gen_PreModTarget_Both
continue/continuec statement not inside loop.  Opcode #%d (count 1-based
continue_consume fp_flags <| SFPS
continuea match <| MR.GenD3D10PostMod_Both
continuec
continued
controlfp
conversion from larger type to smaller, possible loss of data
convert mod by power-of-2 to bitwise AND <| MR.GenSimplifyInstructionsOpt1_NoExcl
cos float_literal <| SFPS
cos fp_flags <| SFPS
cos fp_range <| SFPS
cos fp_specials <| SFPS
could not cast condition to boolean
could not cast condition to uint
couldn't cast expression to boolean for logical not operator
couldn't cast expression to boolean for logical operator
couldn't cast expression to integer
countbits
countbits bits_known <| SFPS
countbits fp_flags <| SFPS
countbits int_literal <| SFPS
countbits(i) -> and/shift/add sequence <| MR.Gen_RequiredTranslate
cubearray
cull_distance
cut_stream
d$ UAUAVH
d$,D8d$0t
d$0A9E0
d$0ffff
d$89Sxv=L
d$<D8d$@t2H
d$@fffff
d$Pfffff
d$hD;gLs
d$hffffff
d$tD8d$xt,H
d((double)-x)/dz -> -(double)dx/dz <| SR.GenDerivatives_Unary
d((double)x * x)/dz -> 2*dx/dz * x <| SR.GenDerivatives_Binary
d((double)x * y)/dz -> dx/dz * y + x * dy/dz <| SR.GenDerivatives_Binary
d((double)x + (double)y)/dz -> dx/dz + dy/dz <| SR.GenDerivatives_Binary
d((double)x)/dz -> (double)dx/dz <| SR.GenDerivatives_Unary
d(-x)/dz -> -dx/dz <| SR.GenDerivatives_Unary
d(1/x)/dz -> -dx/dz/x^2 <| SR.GenDerivatives_Unary
d(2^x)/dz -> ln(2) * 2^x * dx/dz <| SR.GenDerivatives_Unary
d(a ? b : c)/dz -> a ? db/dz : dc/dz <| SR.GenDerivatives_Ternary
d(acos(x))/dz -> -1/sqrt(1-x^2) * dx/dz <| SR.GenDerivatives_Unary
d(asin(x))/dz -> 1/sqrt(1-x^2) * dx/dz <| SR.GenDerivatives_Unary
d(atan(x))/dz -> 1/(1+x^2) * dx/dz <| SR.GenDerivatives_Unary
d(atan2(x,y))/dz -> 1 / (1 + (y/x)^2) * d(y/x)/dz <| SR.GenDerivatives_Binary
d(cos(x))/dz -> -sin(x) * dx/dz <| SR.GenDerivatives_Unary
d(dmax(x,y))/dz -> (x > y) ? dx/dz : ((y > x) ? dy/dz : dmax(dx/dz, dy/dz) <| SR.GenDerivatives_Binary
d(dmin(x,y))/dz -> (x < y) ? dx/dz : ((y < x) ? dy/dz : dmin(dx/dz, dy/dz) <| SR.GenDerivatives_Binary
d(log_2(x))/dz -> 1/(x * ln(2)) * dx/dz <| SR.GenDerivatives_Unary
d(max(x,y))/dz -> (x > y) ? dx/dz : ((y > x) ? dy/dz : max(dx/dz, dy/dz) <| SR.GenDerivatives_Binary
d(min(x,y))/dz -> (x < y) ? dx/dz : ((y < x) ? dy/dz : min(dx/dz, dy/dz) <| SR.GenDerivatives_Binary
d(sin(x))/dz -> cos(x) * dx/dz <| SR.GenDerivatives_Unary
d(x * x)/dz -> 2*dx/dz * x <| SR.GenDerivatives_Binary
d(x * y)/dz -> dx/dz * y + x * dy/dz <| SR.GenDerivatives_Binary
d(x + y)/dz -> dx/dz + dy/dz <| SR.GenDerivatives_Binary
d(x / y)/dz -> dx/dz / y + x * -dy/dz / y^2 <| SR.GenDerivatives_Binary
d(x)/dz -> dx/dz <| SR.GenDerivatives_Unary
d(x+eps)/dz -> dx/dz <| SR.GenDerivatives_Unary
d(x^-0.5)/dz -> -0.5*x^-1.5 * dx/dz <| SR.GenDerivatives_Unary
d3d10_1.dll
d3d9.dll
d3dcompiler_43.dll
d3ds_dotswiz
d3ds_noiseswiz
d9S`v.H
dabs float_literal <| SFPS
dabs fp_flags <| SFPS
dabs fp_range <| SFPS
dabs fp_specials <| SFPS
dadd float_literal <| SFPS
dadd fp_flags <| SFPS
dadd fp_range <| SFPS
dadd fp_specials <| SFPS
data member
dcl_constantbuffer
dcl_func_output(a) -> o->append_dataflow() <| SMR.DataflowAnalysis
dcl_function_body
dcl_function_table
dcl_globalFlags
dcl_gsinstances
dcl_hs_fork_phase_instance_count
dcl_hs_join_phase_instance_count
dcl_hs_max_tessfactor
dcl_immediateConstantBuffer
dcl_indexableTemp
dcl_indexrange
dcl_input
dcl_input_control_point_count
dcl_input_ps
dcl_input_ps_sgv
dcl_input_ps_siv
dcl_input_sgv
dcl_input_siv
dcl_inputprimitive
dcl_interface
dcl_maxout
dcl_output
dcl_output_control_point_count
dcl_output_sgv
dcl_output_siv
dcl_outputtopology
dcl_resource
dcl_resource_raw
dcl_resource_structured
dcl_sampler
dcl_stream
dcl_temps
dcl_tessellator_domain
dcl_tessellator_output_primitive
dcl_tessellator_partitioning
dcl_tgsm_raw
dcl_tgsm_structured
dcl_thread_group
dcl_uav_raw
dcl_uav_structured
dcl_uav_typed
ddx_coarse
ddx_fine
ddy_coarse
ddy_fine
debug info exceeds maximum comment size; no debug info emitted
debug_break
decimal value truncated to 64 bits
default
default statement doesn't match to the scope of a switch statement. Opcode #%d (count 1-based). Aborting validation
default statement seen already.  Opcode #%d (count 1-based
default value
defined
degrees
deriv_rtx
deriv_rtx_coarse
deriv_rtx_fine
deriv_rty
deriv_rty_coarse
deriv_rty_fine
detect errors induced by race conditions <| Explicit
determinant
dfuse float_literal <| SFPS
dfuse fp_flags <| SFPS
dfuse fp_specials <| SFPS
dimension of conditional does not match value
disable
disassembly only available for VS and PS targets
discard
discard_endif(a,b) -> append_arg(a,b,p_a) <| SMR.DataFlagAnalysis_PlaceHolder
discardif fp_flags <| SFPS
distance
div float_literal <| SFPS
div fp_flags <| SFPS
div fp_range <| SFPS
div fp_specials <| SFPS
div(a,b)->mul(a, rcp(b)) <| MR.Gen_RequiredTranslate
division by a literal becomes multiplication by reciprocal <| MR.GenSimplifyInstructionsOpt1_NoExcl
division by zero in preprocessor expression
dllonexit
dmad -> dmul, dadd <| MR.Gen_RequiredTranslate
dmad float_literal <| SFPS
dmad fp_flags <| SFPS
dmad fp_range <| SFPS
dmad fp_specials <| SFPS
dmax 0/dmin 1 -> dsat <| MR.Gen_OptimizeEarlyTranslate_SAT_Excl
dmax float_literal <| SFPS
dmax fp_flags <| SFPS
dmax fp_range <| SFPS
dmax fp_specials <| SFPS
dmax(dmax(i0, l1), l2) -> dmax(i0, dmax(l1, l2)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmax(i, dneg(i)) -> dabs <| MR.Gen_OptimizeEarlyTranslate_SAT_NoExcl
dmax(i0, i1): if (i0 >= i1) -> mov(i0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmax(i0, i1): if (i1 >= i0) -> mov(i1) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmin 1/dmax 0 -> dsat <| MR.Gen_OptimizeEarlyTranslate_SAT_Excl
dmin float_literal <| SFPS
dmin fp_flags <| SFPS
dmin fp_range <| SFPS
dmin fp_specials <| SFPS
dmin(dmin(i0, l1), l2) -> dmin(i0, dmin(l1, l2)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmin(i0, i1): if (i0 >= i1) -> mov(i1) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmin(i0, i1): if (i1 >= i0) -> mov(i0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmov fp_flags <| SFPS
dmov mov <| SFPS
dmovc float_literal <| SFPS
dmovc fp_flags <| SFPS
dmovc fp_specials <| SFPS
dmovc(!a,b,c) -> dmovc(a,c,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmovc((a<b),a,b) -> dmin(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmovc((a<b),b,a) -> dmax(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmovc((a>=b),a,b) -> dmax(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmovc((a>=b),b,a) -> dmin(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmovc(a,b,b) -> dmov(b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmovc(bdlt(a, 0), |a|, a) -> dabs(a) <| MR.GenD3D10PreMod_NoExcl
dmovc(c,a,ignore) -> dmov(a) <| MR.GenSimplifyInstructionsAlways_Both
dmovc(c,ignore,a) -> dmov(a) <| MR.GenSimplifyInstructionsAlways_Both
dmovc(c,ignore,ignore) -> ignore(0) <| MR.GenSimplifyInstructionsAlways_Both
dmovc(false,b,c) -> dmov(c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmovc(true,b,c) -> dmov(b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmul float_literal <| SFPS
dmul fp_flags <| SFPS
dmul fp_range <| SFPS
dmul fp_specials <| SFPS
dneg float_literal <| SFPS
dneg fp_flags <| SFPS
dneg fp_range <| SFPS
dneg fp_specials <| SFPS
domain type
domain_isoline
domain_quad
domain_tri
dot of partial nullity reduction <| Explicit
dot(normalized_v, normalized_v) == 1.0 when v has length <| MR.GenSimplifyInstructionsOpt1_NoExcl
double add of zero identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
double negative to original <| MR.GenSimplifyInstructionsOpt1_NoExcl
double rcp identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
doubles cannot be used as shader inputs or outputs. If you need to pass a double between shader stages you must pass it as two uints and use asuint and asdouble to convert between forms
dsat float_literal <| SFPS
dsat fp_flags <| SFPS
dsat fp_range <| SFPS
dsplit fp_flags <| SFPS
dsplit fp_specials <| SFPS
dsplit int_literal <| SFPS
dsx float_literal <| SFPS
dsx fp_flags <| SFPS
dsx fp_range <| SFPS
dsx fp_specials <| SFPS
dsx_coarse float_literal <| SFPS
dsx_coarse fp_flags <| SFPS
dsx_coarse fp_range <| SFPS
dsx_coarse fp_specials <| SFPS
dsx_fine float_literal <| SFPS
dsx_fine fp_flags <| SFPS
dsx_fine fp_range <| SFPS
dsx_fine fp_specials <| SFPS
dsy float_literal <| SFPS
dsy fp_flags <| SFPS
dsy fp_range <| SFPS
dsy fp_specials <| SFPS
dsy(x)/dz -> dsy(dx/dz) <| SR.GenDerivatives_Unary
dsy_coarse float_literal <| SFPS
dsy_coarse fp_flags <| SFPS
dsy_coarse fp_range <| SFPS
dsy_coarse fp_specials <| SFPS
dsy_fine float_literal <| SFPS
dsy_fine fp_flags <| SFPS
dsy_fine fp_range <| SFPS
dsy_fine fp_specials <| SFPS
dtof float_literal <| SFPS
dtof fp_flags <| SFPS
dtof fp_range <| SFPS
dtof fp_specials <| SFPS
dtof(ftod(x)) -> mov(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dtof(x) -> dtof(-x) <| MR.GenSimplifyInstructionsOpt1_Excl
dtof(x)/dz -> dtof(dx/dz) <| SR.GenDerivatives_Unary
duplicate attribute %s
duplicate macro parameter '%s
duplicate usage semantic ignored
duplicate usages specified
dynamicIndexed
dynamic_cast
dynamicindexed
eDD8eHt>H
earlydepthstencil
element type of texture too large. Cannot exceed 4 components
elements
elements of typed buffers and textures cannot be arrays
elements of typed buffers and textures must fit in four 32-bit quantities
else statement doesn't match to an if statement. Opcode #%d (count 1-based). Aborting validation
else statement seen already.  Opcode #%d (count 1-based). Aborting validation
emit write masks on sample instructions <| Explicit
emit_stream
emit_then_cut
emit_then_cut_stream
emitting a system-interpreted value which is not written in every execution path of the shader <| A%u (B%u
emitting a system-interpreted value which may not be written in every execution path of the shader <| A%u (B%u
enable instancing searches for programs with multiple outputs <| Explicit
enableDoublePrecisionFloatOps
enableRawAndStructuredBuffers
enableRawAndStructuredBuffers global flag can't be used (not needed) with Compute Shaders.  Opcode #%d (count is 1-based
end of file
end of line
endif statement doesn't match to an if statement. Opcode #%d (count 1-based). Aborting validation
endif(a,b) -> append_arg(a,b) <| SMR.RangeDataAnalysis
endif(a,b) -> append_arg(a,b,p_a) <| SMR.DataFlagAnalysis
endloop
endloop statement doesn't match to a loop statement. Opcode #%d (count 1-based). Aborting validation
endswitch
endswitch statement doesn't match to a switch statement. Opcode #%d (count 1-based). Aborting validation
entrypoint
error - out of memory
error, duplicate case %u
error, duplicate default in switch statement
error: %s
errorf
eval bne on non-nan value <| MR.GenSimplifyInstructionsOpt1_NoExcl
eval eq <| MR.GenSimplifyInstructionsOpt1_NoExcl
eval ge <| MR.GenSimplifyInstructionsOpt1_NoExcl
eval lt <| MR.GenSimplifyInstructionsOpt1_NoExcl
eval mul <| Explicit
eval_centroid
eval_centroid fp_flags <| SFPS
eval_sample fp_flags <| SFPS
eval_sample_index
eval_snapped
eval_snapped fp_flags <| SFPS
exp float_literal <| SFPS
exp fp_flags <| SFPS
exp fp_range <| SFPS
exp fp_specials <| SFPS
exp(a*log(0)) = 0 identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
exp(log(x)) identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
expected %s parameter to be %s, got '%s
explicit
expressions returning objects in an array or struct not yet implemented
expressions with side effects are illegal as attribute parameters
f16tof32
f16tof32 bits_known <| SFPS
f16tof32 float_literal <| SFPS
f16tof32 fp_flags <| SFPS
f16tof32(i) -> conversion sequence <| MR.Gen_RequiredTranslate
f32tof16
f32tof16 fp_flags <| SFPS
f32tof16 int_literal <| SFPS
f32tof16 int_range <| SFPS
f32tof16(i) -> conversion sequence <| MR.Gen_RequiredTranslate
fD9c|tP
fD9c~tP
fD9k|tP
fD9k~tP
fD9n|tS
fD9n~tS
fD9o|tP
fD9o~tP
fD9{|tO
fD9{~tO
fD9{~tP
fD;f sIL
faceforward
failed to open source file: '%s
fastopt
fcall fp_flags <| SFPS
fcall statement not referencing an interface.  Opcode #%d (count 1-based
fcall statement referencing an out of bounds function index (%d).  Opcode #%d (count 1-based
fcall statement referencing an undeclared interface (%d).  Opcode #%d (count 1-based
fcbody fp_flags <| SFPS
ffffff
fffffff
fgTTTTjg
finalLine*TessFactor requires ISOLINE tessellator domain.  Opcode #%d (count is 1-based
finalLineDensityTessFactor
finalLineDensityTessFactor already declared for input.  Opcode #%d (count is 1-based
finalLineDensityTessFactor already declared for output.  Opcode #%d (count is 1-based
finalLineDetailTessFactor
finalLineDetailTessFactor already declared for input.  Opcode #%d (count is 1-based
finalLineDetailTessFactor already declared for output.  Opcode #%d (count is 1-based
finalQuad*TessFactor requires QUAD tessellator domain.  Opcode #%d (count is 1-based
finalQuadUInsideTessFactor
finalQuadUInsideTessFactor already declared for input.  Opcode #%d (count is 1-based
finalQuadUInsideTessFactor already declared for output.  Opcode #%d (count is 1-based
finalQuadUeq0EdgeTessFactor
finalQuadUeq0EdgeTessFactor already declared for input.  Opcode #%d (count is 1-based
finalQuadUeq0EdgeTessFactor already declared for output.  Opcode #%d (count is 1-based
finalQuadUeq1EdgeTessFactor
finalQuadUeq1EdgeTessFactor already declared for input.  Opcode #%d (count is 1-based
finalQuadUeq1EdgeTessFactor already declared for output.  Opcode #%d (count is 1-based
finalQuadVInsideTessFactor
finalQuadVInsideTessFactor already declared for input.  Opcode #%d (count is 1-based
finalQuadVInsideTessFactor already declared for output.  Opcode #%d (count is 1-based
finalQuadVeq0EdgeTessFactor
finalQuadVeq0EdgeTessFactor already declared for input.  Opcode #%d (count is 1-based
finalQuadVeq0EdgeTessFactor already declared for output.  Opcode #%d (count is 1-based
finalQuadVeq1EdgeTessFactor
finalQuadVeq1EdgeTessFactor already declared for input.  Opcode #%d (count is 1-based
finalQuadVeq1EdgeTessFactor already declared for output.  Opcode #%d (count is 1-based
finalTri*TessFactor requires TRI tessellator domain.  Opcode #%d (count is 1-based
finalTriInsideTessFactor
finalTriInsideTessFactor already declared for input.  Opcode #%d (count is 1-based
finalTriInsideTessFactor already declared for output.  Opcode #%d (count is 1-based
finalTriUEdgeTessFactor
finalTriUeq0EdgeTessFactor
finalTriUeq0EdgeTessFactor already declared for input.  Opcode #%d (count is 1-based
finalTriUeq0EdgeTessFactor already declared for output.  Opcode #%d (count is 1-based
finalTriVEdgeTessFactor
finalTriVeq0EdgeTessFactor
finalTriVeq0EdgeTessFactor already declared for input.  Opcode #%d (count is 1-based
finalTriVeq0EdgeTessFactor already declared for output.  Opcode #%d (count is 1-based
finalTriWEdgeTessFactor
finalTriWeq0EdgeTessFactor
finalTriWeq0EdgeTessFactor already declared for input.  Opcode #%d (count is 1-based
finalTriWeq0EdgeTessFactor already declared for output.  Opcode #%d (count is 1-based
finite
finite a + -a -> append_arg(0) <| SMR.RangeDataAnalysis
firstbit*(x) != -1 -> x != 0 <| MR.GenSimplifyInstructionsOpt1_NoExcl
firstbit*(x) == -1 -> x == 0 <| MR.GenSimplifyInstructionsOpt1_NoExcl
firstbit_hi
firstbit_hi bits_known <| SFPS
firstbit_hi fp_flags <| SFPS
firstbit_hi int_literal <| SFPS
firstbit_hi(i) -> shift/bine/add sequence <| MR.Gen_RequiredTranslate
firstbit_lo
firstbit_shi
firstbit_shi bits_known <| SFPS
firstbit_shi fp_flags <| SFPS
firstbit_shi int_literal <| SFPS
firstbit_shi(i) -> shift/bine/add sequence <| MR.Gen_RequiredTranslate
firstbithigh
firstbitlow
firstbitlow bits_known <| SFPS
firstbitlow fp_flags <| SFPS
firstbitlow int_literal <| SFPS
firstbitlow(i) -> shift/bine/add sequence <| MR.Gen_RequiredTranslate
flatten
float '%g
float '%gf
float '%gh
float '%gl
float constant
float1x1
float1x2
float1x3
float1x4
float2x1
float2x2
float2x3
float2x4
float32pp
float3x1
float3x2
float3x3
float3x4
float4x1
float4x2
float4x3
float4x4
floating point division by zero
floor float_literal <| SFPS
floor fp_flags <| SFPS
floor fp_range <| SFPS
floor fp_specials <| SFPS
flow control depth too deep to emit function call
flow control depth too deep to honor call or forcecase attribute
font color
font color = "#%s
for better compilation results, consider re-enabling rule "%s
for better compilation results, consider re-enabling rule 0x%08x
for loop
forceEarlyDepthStencil
forcecase
forced to unroll loop, but unrolling failed
forcing loop to unroll
fpclass
fractional_even
fractional_odd
fragment info exceeds maximum comment size
frc float_literal <| SFPS
frc fp_flags <| SFPS
frc fp_range <| SFPS
frc fp_specials <| SFPS
frc(a + int) = frc(a) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ftob fp_flags <| SFPS
ftob int_literal <| SFPS
ftob int_range <| SFPS
ftob(trunc(btof(x))) -> mov(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ftod float_literal <| SFPS
ftod fp_flags <| SFPS
ftod fp_range <| SFPS
ftod fp_specials <| SFPS
ftod(x) -> ftod(-x) <| MR.GenSimplifyInstructionsOpt1_Excl
ftod(x)/dz -> ftod(dx/dz) <| SR.GenDerivatives_Unary
ftoi fp_flags <| SFPS
ftoi int_literal <| SFPS
ftoi int_range <| SFPS
ftoi(itof(x)) -> mov(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ftoi(trunc(itof(x))) -> mov(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ftou fp_flags <| SFPS
ftou int_literal <| SFPS
ftou int_range <| SFPS
ftou(trunc(utof(x))) -> mov(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ftou(utof(x)) -> mov(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
function
function '%s' missing implementation
function body (%d) already declared. Opcode #%d (count 1-based
function body (%d) defined without being declared. Opcode #%d (count 1-based
function body (%d) referenced without being defined. Opcode #%d (count 1-based
function body (%d) was never defined
function body (%d) was never referenced
function name
function parameters
function table (%d) already declared. Opcode #%d (count 1-based
function table (%d) was declared, but never referenced
function_endif(a) -> append_arg(a, pred_a) <| SMR.DataFlagAnalysis
function_endif(a,b) -> append_arg(a,b,p_a) <| SMR.DataFlagAnalysis
functional defines in preprocessor expressions not yet implemented
functionif fp_flags <| SFPS
fx_2_0
fxgroup
fxl_2_0
fxl_4_0
gather2d fp_flags <| SFPS
gather2d_a fp_flags <| SFPS
gather2d_a_o fp_flags <| SFPS
gather2d_o fp_flags <| SFPS
gather4
gather4_c
gather4_po
gather4_po_c
gathercube fp_flags <| SFPS
gathercube_a fp_flags <| SFPS
gathercube_c fp_flags <| SFPS
gathercube_c_a fp_flags <| SFPS
ge float_literal <| SFPS
ge fp_flags <| SFPS
ge fp_range <| SFPS
ge of known range reduction <| Explicit
ge(a, b) -> cmp(a - b, 1f, 0f) <| MR.Gen_RequiredTranslate
geometry shader didn't emit anything
global variables
global variables are implicitly constant, enable compatibility mode to allow modification
global variables are implicitly constant, variables of classes with interface inheritance can never be modified
globallycoherent
globallycoherent can only be used with Unordered Access View buffers
globallycoherent cannot be used with append/consume buffers
gradient instruction used in a loop with varying iteration, forcing loop to unroll
gradient operation uses a value that may not be defined for all pixels (in %s UAV loads can not participate in gradient operations
gradient-based operations must be moved out of flow control to prevent divergence. Performance may improve by using a non-gradient operation
groupshared
groupshared variables cannot contain resources such as textures, samplers or UAVs
hA_A^A
hA_A^A]A
hXH9i0t
hXH9i8t
hex value truncated to 64 bits
hs_5_0 control point
hs_5_0 patch constant
hs_control_point_phase
hs_decls
hs_fork_phase
hs_join_phase
http://www.microsoft.com/directx0
http://www.microsoft.com/pki/certs/CSPCA.crt0
http://www.microsoft.com/pki/certs/tspca.crt0
hw"tCA
hw"tDA
hw"tEA
hz)u'Ic
i + (I - i) -> append_arg(I) <| SMR.RangeDataAnalysis
i + -i -> append_arg(0) <| SMR.RangeDataAnalysis
i + I) - i -> append_arg(I) <| SMR.RangeDataAnalysis
i + I1) - (i + I2) -> append_arg(I1-I2) <| SMR.RangeDataAnalysis
i%-9d cb%-5d %10d %9d
iadd bits_known <| SFPS
iadd fp_flags <| SFPS
iadd int_literal <| SFPS
iadd int_range <| SFPS
iadd zero reduces to no-op mov <| MR.GenSimplifyInstructionsOpt1_NoExcl
iadd(a, b) : if( and_is_zero(a, b) ) -> or(a, b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ibfe bits_known <| SFPS
ibfe fp_flags <| SFPS
ibfe int_literal <| SFPS
ibfe(i) -> extraction sequence <| MR.Gen_RequiredTranslate
ibfe(w, o, ((uint)a >> s) & m) : if( w + o + s < 32 ) -> ibfe(w, o + s, a & (m << s)) <| MR.GenSimplifyInstructionsOpt1_Excl
ibfe(w, o, (a >> s) & m) : if( o + s < 32 ) -> ibfe(w, o + s, a & (m << s)) <| MR.GenSimplifyInstructionsOpt1_Excl
ibfe(w, o, (uint)a >> s) : if( o + s + w < 32 ) -> ibfe(w, o + s, a) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ibfe(w, o, a >> s) : if( o + s < 32 ) -> ibfe(w, o + s, a) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ibfe(w, o, a) >> s : if( o + s < 32 && w >= s ) -> ibfe(w - s, o + s, a) <| MR.GenSimplifyInstructionsOpt1_NoExcl
idiv bits_known <| SFPS
idiv currently not supported (instruction deprecated). For now, try using unsigned int types for div instead
idiv fp_flags <| SFPS
idiv int_literal <| SFPS
idiv int_range <| SFPS
if statement conditional expressions must evaluate to a scalar
if(!a) -> ifn(a) <| MR.GenD3D10PostMod_Both
if(bieq(x,0)) -> ifn(x) <| MR.GenD3D10PostMod_Both
if(bilt(0,x)) -> if(x) <| MR.GenD3D10PostMod_Both
if(bine(x,0)) -> if(x) <| MR.GenD3D10PostMod_Both
if(bine(x,0)) -> if(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
if(bult(0,x)) -> if(x) <| MR.GenD3D10PostMod_Both
if(x){...} else {} -> if(x) {...} <| Explicit
if+cmp_ge -> if_ge <| MR.Gen_PreModTarget_Both
if+cmp_ge0 -> if_ge0 <| MR.Gen_PreModTarget_Both
if+cmp_lt -> if_lt <| MR.Gen_PreModTarget_Both
if+cmp_lt0 -> if_lt0 <| MR.Gen_PreModTarget_Both
if+ge -> if_ge <| MR.Gen_PreModTarget_Both
if+lt -> if_lt <| MR.Gen_PreModTarget_Both
if_eq(x + y, 0) -> if_eq(x, -y) <| MR.Gen_PreModTarget_Both
if_ge(-a^2,a^2) -> if_eq(a,0) <| MR.Gen_PreModTarget_Both
if_ge(neg(abs(x)), 0) -> if_eq0 <| MR.Gen_PreModTarget_Both
if_ge(x + y, 0) -> if_ge(x, -y) <| MR.Gen_PreModTarget_Both
if_lt(-a^2,a^2) -> if_ne(a,0) <| MR.Gen_PreModTarget_Both
if_lt(neg(abs(x)), 0) -> if_ne0 <| MR.Gen_PreModTarget_Both
if_lt(x + y, 0) -> if_lt(x, -y) <| MR.Gen_PreModTarget_Both
if_ne(x + y, 0) -> if_ne(x, -y) <| MR.Gen_PreModTarget_Both
if_ne(x, 0) -> if_ne(x, -x) <| MR.Gen_PreModTarget_Both
ignore double move(a) -> append_arg(a) <| SMR.RangeDataAnalysis
ignore move(a) -> append_arg(a) <| SMR.RangeDataAnalysis
imad bits_known <| SFPS
imad fp_flags <| SFPS
imad int_literal <| SFPS
imad int_range <| SFPS
imad match 1 (a + b*c) <| MR.GenMad
imad match 2 (a + b+b) <| MR.GenMad
imaginary square root
imax bits_known <| SFPS
imax fp_flags <| SFPS
imax int_literal <| SFPS
imax int_range <| SFPS
imax(i0, i1): if (i0 >= i1) -> mov(i0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
imax(i0, i1): if (i1 >= i0) -> mov(i1) <| MR.GenSimplifyInstructionsOpt1_NoExcl
imax(imax(i0, l1), l2) -> imax(i0, imax(l1, l2)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
imax(x,y) where one is >= the other <| Explicit
imin bits_known <| SFPS
imin fp_flags <| SFPS
imin int_literal <| SFPS
imin int_range <| SFPS
imin(i0, i1): if (i0 >= i1) -> mov(i1) <| MR.GenSimplifyInstructionsOpt1_NoExcl
imin(i0, i1): if (i1 >= i0) -> mov(i0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
imin(imin(i0, l1), l2) -> imin(i0, imin(l1, l2)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
imin(x,y) where one is <= the other <| Explicit
imm_atomic_alloc
imm_atomic_alloc and imm_atomic_consume can't be combined with other atomic operations on an Append UAV (%d). Opcode #%d (counts are 1-based
imm_atomic_alloc and imm_atomic_consume on a given UAV (%d) cannot both be in the same shader. Opcode #%d (counts are 1-based
imm_atomic_alloc and imm_atomic_consume require as Structured Buffer UAV (slot %d). Opcode #%d (counts are 1-based
imm_atomic_alloc fp_flags <| SFPS
imm_atomic_and
imm_atomic_and fp_flags <| SFPS
imm_atomic_cmp_exch
imm_atomic_cmp_exch fp_flags <| SFPS
imm_atomic_consume
imm_atomic_consume fp_flags <| SFPS
imm_atomic_exch
imm_atomic_exch fp_flags <| SFPS
imm_atomic_iadd
imm_atomic_iadd fp_flags <| SFPS
imm_atomic_imax
imm_atomic_imax fp_flags <| SFPS
imm_atomic_imin
imm_atomic_imin fp_flags <| SFPS
imm_atomic_or
imm_atomic_or fp_flags <| SFPS
imm_atomic_umax
imm_atomic_umax fp_flags <| SFPS
imm_atomic_umin
imm_atomic_umin fp_flags <| SFPS
imm_atomic_xor
imm_atomic_xor fp_flags <| SFPS
immediateIndexed
imod bits_known <| SFPS
imod fp_flags <| SFPS
imod int_literal <| SFPS
imod int_range <| SFPS
implicit truncation of vector type
implicitly
imul bits_known <| SFPS
imul fp_flags <| SFPS
imul int_literal <| SFPS
imul int_range <| SFPS
imul one reduces to no-op mov <| MR.GenSimplifyInstructionsOpt1_NoExcl
imul(a, iv_pow2) -> ishl(a, get_lowest_bit(iv_pow2)) <| MR.GenD3D10_OptimizeEarlyTranslate
imul(ishl(iv1, a), iv2) -> ishl(imul(iv1, iv2), a) <| MR.GenSimplifyInstructionsOpt1_NoExcl
in %s uints can only be used with known-positive values, use int if possible
include
include interface required to support #include from resource or memory
incorrect file offset in debug info
incorrect instruction offset in debug info
incorrect number of arguments to numeric-type constructor
incorrect scalar offset in debug info
incorrect token offset in debug info
incorrect variable offset in debug info
indefinite arccosine
indefinite arcsine
indefinite derivative calculation
indefinite logarithm
index for an array of complex types containing doubles must be a literal expression
indexable
ineg bits_known <| SFPS
ineg fp_flags <| SFPS
ineg int_literal <| SFPS
ineg int_range <| SFPS
ineg(and(ne(x,0),1)) -> ne(x,0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ineg(ineg(x)) -> mov(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
infinite loop detected - loop never exits
infinite loop detected - loop writes no values
initial value
initialize arrays to void <| Explicit
initializer
initterm
inner array index within group shared element must be a literal expression for %s
input types for geometry shader must be arrays
instance
instanceID already declared for input.  Opcode #%d (count is 1-based
instance_id
instruction coissue is not supported in this shader version
instruction predication is not supported in this shader version
int or unsigned int type required
int)(a & n) >> m : if( high_bit_clear(a & n) && known_ubfe_bitmask(a,n,m) ) -> ubfe(bitwidth(a,n,m), m, n) <| MR.GenD3D10_OptimizeEarlyTranslate
int)(a & n) >> m : if( high_bit_clear(a & n) && known_ubfe_bitmask(n,a,m) ) -> ubfe(ubfe_bitwidth(n,a,m), m, a) <| MR.GenD3D10_OptimizeEarlyTranslate
integer
integer '%I64
integer '%dl
integer '%u
integer '%u64u64
integer '%uul
integer add sequence simplification <| Explicit
integer constant
integer constant register '%s' must be defined as a variable of type int3 or int4 only
integer divides may be much slower, try using uints if possible
integer inputs unsupported on %s
integer literal %u64 too large, truncated
integer modulus may be much slower, try using uints if possible
integer movc((a<b),a,b) -> min(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
integer movc((a<b),b,a) -> max(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
integer movc((a>=b),a,b) -> max(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
integer movc((a>=b),b,a) -> min(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
integer multiply by literal identity <| Explicit
integer multiply by negative one identity <| Explicit
integer multiply by one identity <| Explicit
integer multiply by zero identity <| Explicit
integer negate modifier match <| Explicit
integral
interface
interface arrays cannot be multi-dimensional
interface calls cannot be indexed with varying values
interface decl declares an interface index %d that is not a base register in the interface metadata.  Opcode #%d (count 1-based
interface decl declares an interface index %d that is not the interface metadata.  Opcode #%d (count 1-based
interface decl declares an interface index (%d) that has already been declared.  Opcode #%d (count 1-based
interface decl declares an invalid interface index %d.  Opcode #%d (count 1-based
interface decl expects a table of size %d, but table %d has %d elements.  Opcode #%d (count 1-based
interface decl for interface index %d has different function table data than the interface metadata.  Opcode #%d (count 1-based
interface decl references undefined function table (%d).  Opcode #%d (count 1-based
interface pointer (%d) was declared, but never referenced
interface references must resolve to non-varying objects
interface variables can only be initialized with concrete classes
interfaces
interfaces cannot be embedded in other types
interfaces cannot inherit from other types
interlocked targets must be groupshared or UAV elements
internal error
internal error gathering debug file information
internal error gathering debug input information
internal error gathering debug scope information
internal error gathering debug variable information
internal error: 64-bit arg component %u not aligned <| A%u (B%u
internal error: AND operator inputs not bool
internal error: Constant buffer used as address
internal error: DST test failure
internal error: IF with size greater then 1 found
internal error: OR operater inputs not bool
internal error: Rule class id invalid
internal error: addressing inconsistent pool
internal error: argument missing context <| A%u (B%u
internal error: argument pulled into unrelated predicate
internal error: argument used without having been initialized <| A%u (B%u), I%u (B%u
internal error: argument was never used <| (A%u (B%u
internal error: argument was never used <| (A%u (B%u), I%u (B%u
internal error: binary instruction expected
internal error: blob content mismatch between level9 and d3d10 shader
internal error: blob mismatch between level9 and d3d10 shader
internal error: blob size mismatch between level9 and d3d10 shader
internal error: cannot read from argument pool <| (A%u (B%u
internal error: cannot write to argument pool <| (A%u (B%u), I%u (B%u
internal error: chain register invalid
internal error: compilation aborted unexpectedly
internal error: component out of range
internal error: debug info append failed, byte count (%d) too large
internal error: emitting a denorm
internal error: expected binary instruction for scalar RHS
internal error: expected scalar RHS for instruction
internal error: expression expected
internal error: failed generating debug info
internal error: failed to devirtualize a contained interface call
internal error: failed to emit instruction
internal error: flattened side effect
internal error: gradient instruction sent to preshader
internal error: inconsistent addressing
internal error: inconsistent derivative writer
internal error: input register missing semantic
internal error: instruction list and count mismatch
internal error: instruction list too long
internal error: instruction missing outputs
internal error: instruction size mismatch
internal error: invalid access of unbound variable
internal error: invalid register
internal error: invalid sequence/cast expression
internal error: invalid swizzle found
internal error: l-value expected
internal error: modifier used on address
internal error: multiple write to same output
internal error: no profile exists for this pixel shader version
internal error: no profile exists for this shader version
internal error: no profile exists for this vertex shader version
internal error: no semantic found on i/o argument
internal error: no storage type for block output
internal error: non ordinal input/output found
internal error: non-vectorized pool violated port constraints
internal error: not all rules initialized
internal error: operand type mismatch
internal error: out of memory
internal error: output argument was never initialized <| (A%u (B%u
internal error: output found with no semantic
internal error: output register missing semantic
internal error: overlapping output writes
internal error: production failed
internal error: reading from value known not to be read <| (A%u (B%u
internal error: result register invalid
internal error: result violated port constraints
internal error: scalar instruction with too many inputs
internal error: stack underflow
internal error: statistics append failed, byte count (%d) too large
internal error: this-relative %s '%s' found outsideof function scope
internal error: unable to add non-conflicting symbol
internal error: unable to process intrinsic
internal error: unassociated return
internal error: unexpected Alias on texture declaration
internal error: unexpected input register type
internal error: unexpected output register type
internal error: unknown node
internal error: unpredicated incomplete
internal error: unpredicated loop_in
internal error: unrecognized expression
internal error: unrecognized geometry shader input primitive type
internal error: unrecognized statement
internal error: unrecognized value
internal error: vectorized instruction too large
internal warning: loop values did not converge
internal warning: optimization did not converge
internal warning: values did not converge
intrinsic function
intrinsic function '%s' is not yet implemented
intrinsic method
invalid
invalid %s %s
invalid %s semantic '%s': Legal indices are in [%d,%d
invalid compiler flag %s
invalid complement expression
invalid constant table
invalid default value offset
invalid instruction modifiers '%s
invalid interface binding parameter
invalid mask '%s
invalid member offset
invalid or unsupported integer constant expression
invalid packoffset location '%s
invalid preprocessor command '%s
invalid reference to input semantic '%s%d
invalid reference to output semantic '%s%d
invalid register '%s
invalid register '%s[%u
invalid register semantic '%s', or variable must be bound to multiple register banks (%c register binding required
invalid register specification, expected 'b' or 'c' binding
invalid register specification, expected 't' binding
invalid register, input, or constant name '%s
invalid semantic '%s' on pixel shader output
invalid subscript '%s
invalid swizzle '%s
invalid type for index - index must be a scalar, or a vector with the correct number of dimensions
invalid type offset
invalid type used for '%s' %s semantics
invalid type used for '%s' %s semantics, must be %s
invalid usage modifier applied to %cbuffer
invalid variable reference in static variable initializer.  Locals cannot be used to initialize static variables
isFrontFace already declared for input.  Opcode #%d (count is 1-based
isFrontFace already declared for output.  Opcode #%d (count is 1-based
is_front_face
isalnum
isalpha
isdigit
isfinite
ishl bits_known <| SFPS
ishl fp_flags <| SFPS
ishl int_literal <| SFPS
ishl(and(a, m), n) : if( and_is_identity_ignore_upper_n_bits(a, m, n) -> ishl(a, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ishl(and(m, a), n) : if( and_is_identity_ignore_upper_n_bits(a, m, n) -> ishl(a, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ishl(iadd(a, iv1), iv2) -> iadd(ishl(a, iv2), ishl(iv1, iv2)) <| MR.GenSimplifyInstructionsOpt1_Excl
ishl(imul(a, iv1), iv2) : if(low_bit_clear(iv2)) -> imul(ishl(a, iv2/2), ishl(iv1, iv2/2)) <| MR.GenSimplifyInstructionsOpt1_Excl
ishl(ineg(a), iv1) -> ineg(ishl(a, iv1)) <| MR.GenSimplifyInstructionsOpt1_Excl
ishl(ishl(a, b), c) : if( nooverflow_mod_32(b, c) ) -> ishl(a, iadd(b, c)) <| MR.GenSimplifyInstructionsOpt1_Excl
ishl(or(a, m), n) : if( or_is_identity_ignore_upper_n_bits(a, m, n) -> ishl(a, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ishl(or(m, a), n) : if( or_is_identity_ignore_upper_n_bits(a, m, n) -> ishl(a, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ishr bits_known <| SFPS
ishr fp_flags <| SFPS
ishr int_literal <| SFPS
ishr(ishr(a, b), c) : if( nooverflow_mod_32(b, c) ) -> ishr(a, iadd(b, c)) <| MR.GenSimplifyInstructionsOpt1_Excl
isoline
isspace
isxdigit
iterator
itob bits_known <| SFPS
itob fp_flags <| SFPS
itob int_literal <| SFPS
itob int_range <| SFPS
itob(x) -> bine(x,0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
itof fp_flags <| SFPS
itof(ftoi(x)) -> trunc(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
k D8k(t
k VWATH
k@D8kHt
klmnorstuv
l$ ATAUAVI
l$ VATAU
l$ VATAUH
l$ VATAVH
l$ VAUAVH
l$ VWATAUAVAWE3
l$ VWATAVAWH
l$ VWATH
l$ VWAUAVAWH
l$ VWAVH
l$ WATAVH
l$ WAUAVH
l$0L9+uG
l$8A]A
l$8fffff
l$@t-fffff
l$PD;qLs
l$pfffff
l-value specifies const object
label (%d) already defined. Opcode #%d (count 1-based
label (%d) being defined without any callers. Shader Model 5+ requires all callers to a subroutine to appear before the subroutine definition. Aborting.Opcode #%d (count 1-based
label (%d) called but not defined
label (%d) defined but never called
label (%d) must be preceded by a ret. Opcode #%d (count 1-based). Aborting validation
label (%d) must not be nested inside flow control. Opcode #%d (count 1-based). Aborting validation
label (%d) was never used in the shader
late-resolve interface calls nested too deeply
ld does not support raw or structured buffers.  Opcode #%d, operand #%d (counts are 1-based
ld requires resource declared as texture1D/2D/3D/1DArray/2DArray.  Opcode #%d, operand #%d (counts are 1-based
ld2dms requires resource declared as texture2DMS/texture2DMSArray.  Opcode #%d, operand #%d (counts are 1-based
ld_raw cannot be used on a resource that is not declared as raw (resource index [%d]). Opcode #%d (counts are 1-based
ld_raw requires resource declared as Raw Buffer.  Opcode #%d, operand #%d (counts are 1-based
ld_structured
ld_structured cannot be used on a resource that is not declared as structured (resource index [%d]). Opcode #%d (counts are 1-based
ld_structured requires resource declared as Structured Buffer.  Opcode #%d, operand #%d (counts are 1-based
ld_uav_typed
ld_uav_typed cannot be used on a UAV that is not declared as typed (u%d). Opcode #%d (counts are 1-based
lerp(fbool, a, 0) -> append_arg(a,0) <| SMR.RangeDataAnalysis
lerp(fbool, a, b) -> append_arg(a,b) <| SMR.RangeDataAnalysis
lerp(fbool, finite a, 0) -> append_arg(a,0) <| SMR.RangeDataAnalysis
lerp(fbool, finite a, finite b) -> append_arg(a,b) <| SMR.RangeDataAnalysis
line %u
line %u %.*s
lineadj
linear
linear centroid
linear noperspective
linear noperspective centroid
linear noperspective sample
linear sample
linestrip
literal loop terminated early due to out of bounds array access
load fp_flags <| SFPS
load2d_msaa fp_flags <| SFPS
load2d_msaa_o fp_flags <| SFPS
load2darray_msaa fp_flags <| SFPS
load2darray_msaa_o fp_flags <| SFPS
load_o fp_flags <| SFPS
local variables
location semantics cannot be specified on members
location semantics do not apply to %ss
lod instruction requires sampler declared in default mode.  Opcode #%d, operand #%d (counts are 1-based
lod requires resource declared as texture1D/2D/3D/Cube/CubeArray/1DArray/2DArray.  Opcode #%d, operand #%d (counts are 1-based
log float_literal <| SFPS
log fp_flags <| SFPS
log fp_range <| SFPS
log fp_specials <| SFPS
log(exp(x)) identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
loop doesn't seem to do anything, consider removing [loop
loop doesn't seem to do anything, forcing loop to unroll
loop executes for more than %d iterations (maximum for this shader target), forcing loop to unroll
loop only executes for %d iteration(s), consider removing [loop
loop only executes for %d iteration(s), forcing loop to unroll
loop simulation finished early, use /O1 or above for potentially better codegen
loop termination conditions in varying flow control cannot depend on data read from a UAV
loop variables
loop will not exit early, try to make sure the loop condition as tight as possible
loop(a) -> append_sources() (loop predicate linkage) <| SMR.DataFlagAnalysis_NoPlaceHolder
loop_endif(a) -> append_arg(a, pred_a) <| SMR.DataFlagAnalysis
loop_endif(a,b) -> append_arg(a,b,p_a) <| SMR.DataFlagAnalysis
loop_in(completed a) -> o->append_inloop() <| SMR.DataFlagAnalysis
loop_in(completed a) -> o->append_inloop() <| SMR.RangeDataAnalysis
loopif fp_flags <| SFPS
loopif_consume fp_flags <| SFPS
lstrcmpiA
lt float_literal <| SFPS
lt fp_flags <| SFPS
lt fp_range <| SFPS
lt of known range reduction <| Explicit
lt(a, b) -> cmp(a - b, 0f, 1f) <| MR.Gen_RequiredTranslate
mHI;,$t}H
mad float_literal <| SFPS
mad fp_flags <| SFPS
mad fp_range <| SFPS
mad fp_specials <| SFPS
mad match 1 (a + b*c) <| MR.GenMad
mad match 2 (a - b*c) <| MR.GenMad
mad match 3 (a + b+b) <| MR.GenMad
mad match 4 (a - b+b) <| MR.GenMad
matrix dimensions must be between 1 and %u
matrix dimensions must be literal scalar expressions
matrix element type must be a scalar type
matrix types cannot be both column_major and row_major
max 0/min 1 -> sat <| MR.Gen_OptimizeEarlyTranslate_SAT_Excl
max float_literal <| SFPS
max fp_flags <| SFPS
max fp_range <| SFPS
max fp_specials <| SFPS
max of known positive identity <| Explicit
max of neg idenity to abs instruction match <| Explicit
max(a, -a) -> abs <| MR.Gen_RequiredTranslate
max(a, b) -> cmp(a - b, a, b) <| MR.Gen_RequiredTranslate
max(i, neg(i)) -> abs <| MR.Gen_OptimizeEarlyTranslate_SAT_NoExcl
max(i0, i1): if (i0 >= i1) -> mov(i0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
max(i0, i1): if (i1 >= i0) -> mov(i1) <| MR.GenSimplifyInstructionsOpt1_NoExcl
max(max(i0, l1), l2) -> max(i0, max(l1, l2)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
max(x,y) where range of one is >= the other (ieee safe version) <| Explicit
max(x,y) where range of one is >= the other <| Explicit
maximum %s %s register index (%u) exceeded - note that the minimum index is %u%s
maximum %s %s register index (%u) exceeded%s
maximum %s register index exceeded, target has %d slots, manual bind to slot %s failed
maximum address register index exceeded
maximum bool register index exceeded
maximum cbuffer exceeded. target has %u slots
maximum cbuffer exceeded. target has %u slots, manual bind to slot %u failed
maximum constant register index exceeded - Try reducing number of constants referenced
maximum input register index exceeded
maximum loop register index exceeded
maximum number of inputs exceeded
maximum number of interface pointers exceeded (%s max is %u
maximum number of samplers exceeded. %s target can have a maximum of %u samplers
maximum predicate register index exceeded
maximum sampler register index exceeded
maximum temp register index exceeded
maxtessfactor
maxvertexcount
mbstrlen
members
memmove
memory exhausted
message
method
methods
min 1/max 0 -> sat <| MR.Gen_OptimizeEarlyTranslate_SAT_Excl
min float_literal <| SFPS
min fp_flags <| SFPS
min fp_range <| SFPS
min fp_specials <| SFPS
min of known positive identity <| Explicit
min(a, b) -> cmp(a - b, b, a) <| MR.Gen_RequiredTranslate
min(i0, i1): if (i0 >= i1) -> mov(i1) <| MR.GenSimplifyInstructionsOpt1_NoExcl
min(i0, i1): if (i1 >= i0) -> mov(i0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
min(min(i0, l1), l2) -> min(i0, min(l1, l2)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
min(x,y) where range of one is <= the other (ieee safe version) <| Explicit
min(x,y) where range of one is <= the other <| Explicit
mips can only be used in a two-element indexing expression such as .mips[mip][element
mode_comparison
mode_default
mode_mono
mov fp_flags <| SFPS
mov mov <| SFPS
mov of sampler register reduction <| Explicit
movc and comparison sequence reductions <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc float_literal <| SFPS
movc fp_flags <| SFPS
movc fp_specials <| SFPS
movc(!a,b,c) -> movc(a,c,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc((a<b),a,b) -> min(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc((a<b),b,a) -> max(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc((a>=b),a,b) -> max(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc((a>=b),b,a) -> min(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(a, and(b, c), 0) -> and(and(a, b), c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(a, b, and(c, b)) -> and(or(a, c), b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(a, b, i/ushr/l(a, n)) -> movc(a, b, 0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(a, b, movc(c, b, d)) -> movc(or(a, c), b, d) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(a, i/ushr/l(a, n), 0) -> i/ushr/l(a, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(a, true, b) -> or(a, b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(a,b,b) -> mov(b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(a,b,c) -> append_arg(b, c) <| SMR.RangeDataAnalysis
movc(a,false,true) -> bieq(a, 0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(a,true,false) -> bine(a, 0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(b & iv_pow2, (b & m) | -iv_pow2, b) -> ibfe(get_first_bit(iv_pow2), 0, (b&m)) <| MR.GenD3D10_OptimizeEarlyTranslate
movc(b & iv_pow2, b | -iv_pow2, b) -> ibfe(get_first_bit(iv_pow2), 0, b) <| MR.GenD3D10_OptimizeEarlyTranslate
movc(b & iv_pow2, bfi(w, 0, (b & m), -iv_pow2)) -> ibfe(get_first_bit(iv_pow2), 0, (b&m)) <| MR.GenD3D10_OptimizeEarlyTranslate
movc(b & iv_pow2, bfi(w, 0, b, -iv_pow2), b) -> ibfe(get_first_bit(iv_pow2), 0, b) <| MR.GenD3D10_OptimizeEarlyTranslate
movc(b, a, b) -> movc (b, a, 0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(blt(a, 0), |a|, a) -> abs(a) <| MR.GenD3D10PreMod_NoExcl
movc(bool b, FALSE, TRUE) -> not b <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(bool b, TRUE, FALSE) -> mov b <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(bool b, TRUE, bool c) -> or(b,c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(bool b, bool b, false) -> mov b <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(bool,x,0) -> and(bool,x) <| MR.GenSimplifyInstructionsOpt2_NoExcl
movc(c,a,ignore) -> mov(a) <| MR.GenSimplifyInstructionsAlways_Both
movc(c,d=movc(c,a,b),f) -> movc(c,a,f) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(c,f,d=movc(c,a,b)) -> movc(c,f,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(c,ignore,a) -> mov(a) <| MR.GenSimplifyInstructionsAlways_Both
movc(c,ignore,ignore) -> ignore(0) <| MR.GenSimplifyInstructionsAlways_Both
movc(false,b,c) -> append_arg(b) <| SMR.RangeDataAnalysis
movc(false,b,c) -> mov(c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(i/ushr(a, n),v1, v2) : if(lower_n_bits_are_zero(a, n)) -> movc (a, v1, v2) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(ishl(a, n),v1, v2) : if(upper_n_bits_are_zero(a, n)) -> movc (a, v1, v2) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(movc(a,FALSE,TRUE),b,c) -> movc(a,c,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(movc(a,TRUE,FALSE),b,c) -> movc(a,b,c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(true,b,c) -> append_arg(b) <| SMR.RangeDataAnalysis
movc(true,b,c) -> mov(b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(u/ishr/l(a, n), movc(a, b, c), d) -> movc(u/ishr/l(a, n), b, d) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc, binary_compute on same value -> binary_compute, movc <| MR.GenShuffleCompute_NoExcl
movc, binary_compute on values -> binary_compute, movc <| MR.GenShuffleCompute_NoExcl
movc, binary_compute on values lhs -> binary_compute, movc <| MR.GenShuffleCompute_Excl
movc, binary_compute on values rhs -> binary_compute, movc <| MR.GenShuffleCompute_Excl
movc, quat arg1 on values -> quat, movc <| MR.GenShuffleCompute_NoExcl
movc, quat arg1 on values lhs -> quat, movc <| MR.GenShuffleCompute_Excl
movc, quat arg1 on values rhs -> quat, movc <| MR.GenShuffleCompute_Excl
movc, quat arg2 on values -> quat, movc <| MR.GenShuffleCompute_NoExcl
movc, quat arg2 on values lhs -> quat, movc <| MR.GenShuffleCompute_Excl
movc, quat arg2 on values rhs -> quat, movc <| MR.GenShuffleCompute_Excl
movc, quat arg3 on values -> quat, movc <| MR.GenShuffleCompute_NoExcl
movc, quat arg3 on values lhs -> quat, movc <| MR.GenShuffleCompute_Excl
movc, quat arg3 on values rhs -> quat, movc <| MR.GenShuffleCompute_Excl
movc, quat arg4 on values -> quat, movc <| MR.GenShuffleCompute_NoExcl
movc, quat arg4 on values lhs -> quat, movc <| MR.GenShuffleCompute_Excl
movc, quat arg4 on values rhs -> quat, movc <| MR.GenShuffleCompute_Excl
movc, ternary arg1 on values -> ternary, movc <| MR.GenShuffleCompute_NoExcl
movc, ternary arg1 on values lhs -> ternary, movc <| MR.GenShuffleCompute_Excl
movc, ternary arg1 on values rhs -> ternary, movc <| MR.GenShuffleCompute_Excl
movc, ternary arg2 on values -> ternary, movc <| MR.GenShuffleCompute_NoExcl
movc, ternary arg2 on values lhs -> ternary, movc <| MR.GenShuffleCompute_Excl
movc, ternary arg2 on values rhs -> ternary, movc <| MR.GenShuffleCompute_Excl
movc, ternary arg3 on values -> ternary, movc <| MR.GenShuffleCompute_NoExcl
movc, ternary arg3 on values lhs -> ternary, movc <| MR.GenShuffleCompute_Excl
movc, ternary arg3 on values rhs -> ternary, movc <| MR.GenShuffleCompute_Excl
movc, unary_compute on values -> unary_compute, movc <| MR.GenShuffleCompute_NoExcl
movc, unary_compute on values lhs -> unary_compute, movc <| MR.GenShuffleCompute_Excl
movc, unary_compute on values rhs -> unary_compute, movc <| MR.GenShuffleCompute_Excl
msvcrt.dll
mul float_literal <| SFPS
mul fp_flags <| SFPS
mul fp_range <| SFPS
mul fp_specials <| SFPS
mul of a half times add of same value identity <| Explicit
mul of a number times its inverse identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
mul of double one identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
mul of one identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
mul(1f,a) -> append_arg(a) <| SMR.RangeDataAnalysis
mul(fbool,a) -> append_arg(0f,a) <| SMR.RangeDataAnalysis
mul(fbool,finite a) -> append_arg(0f,a) <| SMR.RangeDataAnalysis
multiple concrete base types specified
multiple variables found with the same user-specified location
multiply
must be equal to the number of threads in the group (%d in this case).  %d elements were specified for g%d
mutable
n & a) | r : if( known_bfi_bitmask_noshift(n,a,r) && and_is_zero(n,r) ) -> bfi(bfi_bitwidth_noshift(n,a,r), 0i, a, r) <| MR.GenD3D10_OptimizeEarlyTranslate_Excl
n > i) ? X : dmin(n, i) -> (i > n) ? X: i <| MR.GenSimplifyInstructionsOpt1_NoExcl
n > i) ? X : imin(n, i) -> (i > n) ? X: i <| MR.GenSimplifyInstructionsOpt1_NoExcl
n > i) ? X : min(n, i) -> (i > n) ? X: i <| MR.GenSimplifyInstructionsOpt1_NoExcl
n > i) ? X : umin(n, i) -> (i > n) ? X: i <| MR.GenSimplifyInstructionsOpt1_NoExcl
n >= V) ? V : n -> dmin(V, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
n >= V) ? V : n -> imin(V, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
n >= V) ? V : n -> min(V, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
n >= V) ? V : n -> umin(V, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
nCipher DSE ESN:7A82-688A-9F921%0
namespace
neg float_literal <| SFPS
neg fp_flags <| SFPS
neg fp_range <| SFPS
neg fp_specials <| SFPS
negate and divide modifiers cannot be combined
negate modifier match <| Explicit
negative bool less then another bool identity <| Explicit
no classes implement '%s
nocast
nointerpolation
nointerpolation usage unsupported on %s
non-empty case statements must have break or return
non-literal parameter(s) found for attribute %s
non-matrix types cannot be declared 'row_major' or 'column_major
non-numeric case expression
non-numeric sample count
non-numeric vertex count
non-scalar case expression
non-trivial object expressions not yet implemented
noperspective
noperspective usage unsupported on %s
normal
normalize
normalize(normalize(v)) -> normalize(v) <| MR.GenSimplifyInstructionsOpt1_NoExcl
not bits_known <| SFPS
not cannot be used with other modifiers
not enough actual parameters for macro '%s
not fp_flags <| SFPS
not int_literal <| SFPS
note that the target doesn't support UAVs
note that the target doesn't support texture sampling intrinsics
note that the target doesn't support textures
nullify clip ops on known positive values <| MR.GenSimplifyInstructionsOpt1_NoExcl
nullify discard ops on known false values <| MR.GenSimplifyInstructionsOpt1_NoExcl
numthreads
nx1^_`abc
o = $IsStandardLoad(a, chain) -> append_addressed(o, chain) (all sources) <| SMR.DataFlagAnalysis_NoPlaceHolder
o = dfuse(ab) -> o->append_dfuse() <| SMR.DataFlagAnalysis
o D8o(t
o@D8oHt
oDepth
oDepthGE
oDepthLE
object element type cannot be an object type
object literals are not allowed inside functions
object's templated type must have at least one element
octal value truncated to 64 bits
offset texture instructions must take offset which can resolve to integer literal in the range -8 to 7
one of "integer", "pow2", "fractional_even", or "fractional_odd
one of "point", "line", "triangle_cw", or "triangle_ccw
one of "tri", "quad", or "isoline
one of '%s
onexit
only a0.x is allowed as a relative address register in vs_1_1
only one address register reference allowed in a relative address expression
only one address register reference is allowed in a relative address expression
only vs_1_1, vs_2_0, vs_2_x, vs_2_sw, ps_2_0, ps_2_x, and ps_2_sw are supported for assembly fragments
operator
operator cannot be used with a bool lvalue
or '%s
or bits_known <| SFPS
or fp_flags <| SFPS
or int_flags <| SFPS
or int_literal <| SFPS
or(a, b) : if( and_is_zero(a, b) ) -> iadd(a, b) <| MR.GenD3D10PostMod_Both
or(a, iv2) : if( can_reduce_or(a, iv2) ) -> or(a, get_reduced_or(a, iv2)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
or(and(a, iv1), iv2) if(and_ne_zero(iv1, iv2) -> or(and(a, iv1 & ~iv2), iv2) <| MR.GenSimplifyInstructionsOpt1_Excl
or(bfalse,a) -> append_arg(a) <| SMR.RangeDataAnalysis
or(ine(x,0),ine(y,0)) -> ine(or(x,y),0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
or(or(a, b), c) : if( or_is_identity(c, b) ) -> or(a, c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
or(or(b, a), c) : if( or_is_identity(c, b) ) -> or(a, c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
or(true,a) -> append_arg(true,a) <| SMR.RangeDataAnalysis
original
out of memory
out of memory while parsing
out parameters require l-value arguments
out parameters require l-value arguments (given argument is implicitly const, such as a global
output %s%u used more than once
output parameter
output_consume fp_flags <| SFPS
output_line
output_point
output_triangle_ccw
output_triangle_cw
outputcontrolpoints
outputtopology
overlapping output semantics
overlapping register semantics not yet implemented '%c%u
overlapping register semantics not yet implemented 'c%u
overloaded function not found
p WATAUAVAWH
pA^A]A
pA_A]A
pA_A^A]A
pEntrypoint pointer is invalid
pPw[tS
pPw_tW
pack_matrix
packoffset
packoffset cannot have a target qualifier
packoffset is only allowed in a constant buffer
packoffset(c%u.%c
parameter count mismatch (%s
parameter list
parse error
partitioning
partitioning mode
partitioning_fractional_even
partitioning_fractional_odd
partitioning_integer
partitioning_pow2
patch1
patch10
patch11
patch12
patch13
patch14
patch15
patch16
patch17
patch18
patch19
patch2
patch20
patch21
patch22
patch23
patch24
patch25
patch26
patch27
patch28
patch29
patch3
patch30
patch31
patch32
patch4
patch5
patch6
patch7
patch8
patch9
patchconstantfunc
paw!t1
pdr_robj
pixel shader must minimally write all four components of %s
pixel shader must minimally write all four components of COLOR0
pixelfragment
pixelshader
placement_mov fp_flags <| SFPS
placement_mov mov <| SFPS
pointer
pointlist
pos cmp sequence -> sat <| MR.Gen_OptimizeEarlyTranslate_SAT_NoExcl
position
position already declared for input.  Opcode #%d (count is 1-based
position already declared for output.  Opcode #%d (count is 1-based
position declaration must have xyzw mask.  Opcode #%d (count is 1-based
positiont
positive sqrt(x*x) identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
potentially unintended use of a comma expression in a return statement
potentially unintended use of a comma expression in a variable initializer
pow(f, e) will not work for negative f, use abs(f) or conditionally handle negative values if you expect them
ppShader pointer is invalid
pragma def (%s, %s, %g, %g, %g, %g
pragma pack_matrix
pragma pack_matrix(column_major
pragma pack_matrix(row_major
pragma ruledisable 0x%08x
pragma warning (disable:%d
pragma warning (error:%d
pragma warning (once:%d
precise
pred move(a) -> append_arg(a) <| SMR.RangeDataAnalysis
predicates are not supported in this shader version
preshader
preshader abs -> max(i, neg(i)) <| MR.Gen_RequiredTranslate_Preshader
preshader sat -> min(max(i, 0), 1) <| MR.Gen_RequiredTranslate_Preshader
primID
primitiveID already declared for input.  Opcode #%d (count is 1-based
primitiveID already declared for output.  Opcode #%d (count is 1-based
primitive_id
printf
private
propagate range info through mov <| Explicit
propagate special floating point values through asin <| Explicit
propagate special floating point values through atan2 <| Explicit
propagate special floating point values through div <| Explicit
propagate special floating point values through log <| Explicit
propagate special floating point values through mul <| Explicit
propagate special floating point values through rcp <| Explicit
propagate special floating point values through rsq <| Explicit
propagate special floating point values through sqrt <| Explicit
propogate swizzles <| Explicit
protected
ps.2.sw
ps.3.sw
ps_1_0 is no longer supported; using ps_1_1
ps_1_x is no longer supported; use /Gec in fxc to automatically upgrade to ps_2_0
ps_1_x is no longer supported; using ps_2_0
ps_2_sw
ps_2_x
ps_3_sw
ps_4_0_level_9_0
ps_4_0_level_9_1
ps_4_0_level_9_3
purecall
pz)u'Ic
q@@8qHt
r | (a & n) : if( known_bfi_bitmask_noshift(n,a,r) && and_is_zero(n,r) ) -> bfi(bfi_bitwidth_noshift(n,a,r), 0i, a, r) <| MR.GenD3D10_OptimizeEarlyTranslate_Excl
r | (a = bfi(w, o, v, 0i)) : if( mask_is_zero(w,o,r) ) -> bfi(w, o, v, r) <| MR.GenSimplifyInstructionsOpt1_Excl
r | (n & a) : if( known_bfi_bitmask_noshift(n,a,r) && and_is_zero(n,r) ) -> bfi(bfi_bitwidth_noshift(n,a,r), 0i, a, r) <| MR.GenD3D10_OptimizeEarlyTranslate_Excl
r | a : if( known_bfi_bitmask_noshift_impmask(a,r) && and_is_zero(a,r) ) -> bfi(bfi_bitwidth_noshift_impmask(a,r), 0i, a, r) <| MR.GenD3D10_OptimizeEarlyTranslate_Excl
r/w+cnt
r0p1+0
race condition may make sync dependent on this potentially varying variable: %s
race condition writing to shared memory detected, consider making this write conditional
race condition writing to shared memory detected, note that threads will be writing the same value, but performance may be diminished due to contention
race condition writing to shared resource detected, consider making this write conditional
race condition writing to shared resource detected, note that threads will be writing the same value, but performance may be diminished due to contention
radians
range sequence reduction <| Explicit
rasterizer
raw_buffer
rcp float_literal <| SFPS
rcp fp_flags <| SFPS
rcp fp_range <| SFPS
rcp fp_specials <| SFPS
rcp(mul(x, rsq(x)) = rsq(x) identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
rcp_approx float_literal <| SFPS
rcp_approx fp_flags <| SFPS
rcp_approx fp_range <| SFPS
rcp_approx fp_specials <| SFPS
rcpfloat
redefinition of '%s
redefinition of formal parameter '%s
redefinition of type with interface
redefinition of type with struct/class
reduce literal lit instruction <| Explicit
reduce mov instruction <| Explicit
refactoringAllowed
reflect
refract
register
register %s not valid
register offset must be a literal scalar expression
register or offset bind %s not valid
register or offset bind %s.%s not valid
register(%c%u
reinterpret_cast
relative address references too deep
relative addressing not allowed for pixel shaders
relative addressing not supported in vs_1_0 instruction set
relative addressing of destination parameters is not supported in this shader version
relative addressing of predicates is not supported in this shader version
remove clip chains that are merged with known-success clips <| MR.GenSimplifyInstructionsOpt1_NoExcl
remove clips that are merged with known-success clips <| MR.GenSimplifyInstructionsOpt1_NoExcl
remove discard chains that are merged with known-success discards <| MR.GenSimplifyInstructionsOpt1_NoExcl
remove discards that are merged with known-success discards <| MR.GenSimplifyInstructionsOpt1_NoExcl
renderTargetArrayIndex already declared for input.  Opcode #%d (count is 1-based
renderTargetArrayIndex already declared for output.  Opcode #%d (count is 1-based
renderTargetArrayIndex or viewportArrayIndex must have scalar mask in declaration.  Opcode #%d (count is 1-based
rendertarget_array_index
reorder instructions to minimize register load <| Explicit
replace bitwise double-complement with move <| MR.GenSimplifyInstructionsOpt1_NoExcl
reserved0
resinfo
resinfo fp_flags <| SFPS
resinfo requires resource declared as texture1D/2D/3D/Cube/1DArray/2DArray/2DMS/2DMSArray.  Opcode #%d, operand #%d (counts are 1-based
resinfo_uint fp_flags <| SFPS
resources such as textures, samplers or UAVs cannot contain other resources
ret can only be followed by case/default/endswitch/endloop/else/endif/label. Opcode #%d (count 1-based). Aborting validation
return fp_flags <| SFPS
return never match (to NOP) <| MR.GenSimplifyInstructionsAlways_Both
return type of texture too large. Cannot exceed 4 components
return(a,bieq(x,0)) -> returnn(a,x) <| MR.Gen_PreModTarget_Both
return(a,bine(x)) -> return(a,x) <| MR.Gen_PreModTarget_Both
return(a,not(x)) -> returnn(a,x) <| MR.Gen_PreModTarget_Both
return_consume fp_flags <| SFPS
returna match <| MR.GenD3D10PostMod_Both
reversebits
reversebits bits_known <| SFPS
reversebits fp_flags <| SFPS
reversebits int_literal <| SFPS
reversebits(i) -> and/shift/or sequence <| MR.Gen_RequiredTranslate
rjH;L$`scH
round float_literal <| SFPS
round fp_flags <| SFPS
round fp_range <| SFPS
round fp_specials <| SFPS
round_ne
round_ni
round_pi
round_z
row_major
row_major %s%ux%u
rrrr swizzle expected for operand #%d of opcode #%d (counts are 1-based
rsq float_literal <| SFPS
rsq fp_flags <| SFPS
rsq fp_range <| SFPS
rsq fp_specials <| SFPS
rsq result can be assumed positive <| Explicit
rsq(x) * rsq(x) -> rcp(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
rsq(x) * rsq(x) -> rcp(x) for positive x <| MR.GenSimplifyInstructionsOpt1_NoExcl
ruledisable
s %s[%d
s = %s
s = %s[%d
s = NULL
s = asm
s @8s(t
s WATAUAVAWH
s array index must be a literal expression
s array signature parameter %s cannot be indexed dynamically
s can only be used with non-NULL shaders
s can only emit to 1 stream
s can only emit to streams 0-%u
s can't operate on array references
s cannot be redeclared
s cannot be used with doubles, cast to float first
s did not match any prototype in the class
s does not allow instancing
s does not allow textures or samplers to be members of compound types
s does not allow writable textures, samplers or UAVs to be members of compound types with interface inheritance
s does not have method '%s
s does not support 8-bit or 16-bit integers
s does not support Append/Consume buffers
s does not support UAVs
s does not support aborts
s does not support doubles
s does not support groupshared, groupshared ignored
s does not support interface bindings
s does not support interlocked operations
s does not support messages
s does not support multi-output stream out
s does not support pull-model attribute evaluation
s does not support pull-model evaluation of position
s does not support stream out
s does not support structs without members
s does not support structured buffers
s does not support synchronization operations
s does not support thread synchronization operations
s does not support typed UAVs
s input limit (%d) exceeded, shader uses %d inputs
s instruction requires sampler declared in %s mode.  Opcode #%d, operand #%d (counts are 1-based
s is not supported on %s
s not supported on the given type
s object does not have method '%s
s object does not have methods
s only allows up to %u instances
s only supports interlocked operations on scalar int or uint data
s output limit (%d) exceeded, shader uses %d outputs
s registers live in the same name space as outputs, so they must be bound to at least %c%u, manual bind to slot %s failed
s requires resource declared as texture2D/2DArray%s.  Opcode #%d, operand #%d (counts are 1-based
s semantic '%s
s semantic '%s' cannot be centroid
s semantic '%s' has been deprecated; use '%s%d' instead
s shader bytecode
s shader fragments are not supported
s signature
s signature parameter %s (1-based Entry %d) has an unrecognized system name
s signature parameter %s (1-based Entry %d) specifies invalid interpolation mode for integer component type
s signature parameter %s (1-based Entry %d) specifies unrecognized or invalid component type
s signature parameter %s (1-based Entry %d) type must be a scalar float
s signature parameter %s (1-based Entry %d) type must be a scalar uint
s signature parameter %s (1-based Entry %d) type must be float32
s signature parameter %s (1-based Entry %d) type must be float32 and mask must be xyzw
s signature parameter %s (1-based Entry %d) type must be uint32
s snap offset must be in the range -8 to 7
s target does not support texture lookups
s%-13d s%-14d t%-16d
s%d must be a four-component vector
s%s contains a system-interpreted value (%s) which must be written in every execution path of the shader <| A%u (B%u
s%s contains a system-interpreted value (%s) which should be written in every execution path of the shader <| A%u (B%u
s%s%c%s%s
s%s%cx%c%s%s
s%s%s%s
s%ux%u
s' : macro redefinition
s' : unknown pragma ignored
s' already defined as a %s
s' is not a valid instruction in this shader version
s' is not a valid register name.  Registers must start with v_, r_, c_, b_, or i_ depending on the register type. (o_ for vs_3_0 only
s' max tesselation factor must be in the range [1,64
s' must have a max vertex count
s' must have a max vertex count greater then 0
s' used but not defined
s': %s cannot be declared 'const
s': %s cannot be declared 'extern
s': %s cannot be declared 'groupshared
s': %s cannot be declared 'inline
s': %s cannot be declared 'shared
s': %s cannot be declared 'single
s': %s cannot be declared 'static
s': %s cannot be declared 'uniform
s': %s cannot be declared 'uniform out
s': %s cannot be declared 'volatile
s': %s cannot be target specific
s': %s cannot be void
s': %s cannot have %ss
s': %s cannot have annotations
s': %s cannot have semantics
s': %s does not support 64-bit integers
s': %s does not support 8-bit or 16-bit integers
s': %s does not support doubles as a storage type
s': %s does not take %u parameter%s
s': %s must be a literal expression
s': %s only allows one depth output
s': %ss are limited to no more than %u parameters (%u given
s': 'static' mismatch between declaration and definition
s': Compute shaders can't return values, outputs must be written in writable resources (UAVs
s': Geometry shaders can't return values, outputs must be written to streams
s': InputPatch inputs can only be used in hull and geometry (5_0+) shaders
s': Not all control paths return a value
s': OutputPatch inputs can only be used in the domain shaders and a hull shader's patch constant function
s': Patch constant function must use the same input control point type declared in the control point phase
s': Patch constant function must use the same output control point type returned from the control point phase
s': Patch constant function's output patch input should have %d elements, but has %d
s': Top-level output parameter '%s' not completely initialized
s': Top-level return value is not completely initialized
s': When defining a pass-through control-point shader, the number of output control points must be zero or must match the input patch size
s': When defining a pass-through control-point shader,you must declare an InputPatch object
s': ambiguous function call
s': array dimension must be between 1 and 65536
s': array dimensions of %s must be explicit
s': cannot %sconvert %sfrom '%s' to '%s
s': class does not implement method %s
s': conversion from larger type to smaller, possible loss of data
s': declaration type differs from definition type
s': default parameters can only be provided in the first prototype
s': entrypoint not found
s': extern %s cannot be declared 'groupshared
s': extern %s cannot be declared 'static
s': function must return a value
s': function return value cannot contain Effects objects
s': function return value differs from prototype
s': function return value missing semantics
s': functions cannot be declared 'extern
s': functions cannot be declared 'uniform
s': functions cannot have a target
s': global structs and classes cannot be changed
s': global variables cannot use the 'half' type in %s. To treat this variable as a float, use the backwards compatibility flag
s': identifier represents a %s, not a function
s': identifier represents a %s, not a variable
s': implicit array missing %s
s': implicit array type does not match %s
s': implicit truncation of vector type
s': initializer does not match type
s': input parameter '%s' cannot have a geometry specifier
s': input parameter '%s' conflicts with geometry specifier of previous input parameters
s': input parameter '%s' missing semantics
s': input parameter '%s' missing semantics, expected %s
s': input parameter '%s' must have a geometry specifier
s': input parameter '%s' patch size must be in the range [1,32
s': interface input parameters not yet implemented for hull shaders, use a global interface instead
s': interface methods cannot be declared outside of an interface
s': interface methods cannot be static
s': interface methods cannot have bodies
s': interfaces can only be inputs
s': interfaces cannot be declared in buffers
s': interfaces cannot be members
s': interfaces cannot contain data
s': interfaces cannot have semantics
s': invalid shader target/usage
s': line output topologies are only available with isoline domains
s': loop control variable conflicts with a previous declaration in the outer scope; most recent declaration will be used
s': may only have one InputPatch parameter
s': may only have one OutputPatch parameter
s': member not a static variable
s': method not found in class
s': methods cannot have a target or usage
s': missing %s
s': missing default value for parameter '%s
s': no input primitive specified, if your shader doesn't require inputs, then define an empty struct and give it the proper primitive type
s': non-numeric uniform %s cannot have %ss
s': out parameters cannot have default values
s': output only %s cannot have %ss
s': output parameter '%s' missing semantics
s': output parameter '%s' not completely initialized
s': output parameters cannot be declared 'const
s': output parameters not yet implemented for control point shaders
s': recursive functions not allowed in %s
s': return type does not match overridden method
s': samplers can only be used with declared textures or texture assignments
s': static member not found in class
s': static members can only be defined in global scopes
s': static methods cannot be called on objects
s': stream input parameter '%s' can only be used in geometry shaders
s': stream input parameter '%s' must be an inout parameter
s': stream output parameter '%s' can only be used in geometry shaders
s': stream output parameter '%s' must be an inout parameter
s': too many target specifiers given
s': top-level interface arguments cannot be 'out
s': triangle output topologies are not available with isoline domains
s': types cannot contain members of their own type
s': undefined variable
s': uniform %s cannot be declared 'groupshared
s': uniform %s cannot be declared 'static
s': variable declared but not defined
s': void function cannot have a semantic
s': void functions cannot return a value
s(%s)' attribute expected, where '%s' are %s
s(%s)' attribute expected, where '%s' is %s
s4;t$Hv
s: ERROR: If either a HullShader or DomainShader is set then both must be set. Technique %s, Pass %s
s: ERROR: No valid %s-%s combination could be found in Technique %s, Pass %s
s: WARNING: There exist invalid %s-%s combinations in Technique %s, Pass %s, depending on which elements of the specified shader array(s) are chosen
s[eval
sample
sample can only be used in a two-element indexing expression such as .sample[sample][element
sample count must be non-zero
sample interpolation usage unsupported on %s
sample/_l/_d instructions require sampler declared in default mode.  Opcode #%d, operand #%d (counts are 1-based
sample/_l/_d requires resource declared as texture1D/2D/3D/Cube/1DArray/2DArray.  Opcode #%d, operand #%d (counts are 1-based
sample1d fp_flags <| SFPS
sample1d_a fp_flags <| SFPS
sample1d_a_o fp_flags <| SFPS
sample1d_bias fp_flags <| SFPS
sample1d_bias_a fp_flags <| SFPS
sample1d_bias_a_o fp_flags <| SFPS
sample1d_bias_l fp_flags <| SFPS
sample1d_bias_o fp_flags <| SFPS
sample1d_c fp_flags <| SFPS
sample1d_c_a fp_flags <| SFPS
sample1d_c_a_o fp_flags <| SFPS
sample1d_c_lz fp_flags <| SFPS
sample1d_c_lz_a fp_flags <| SFPS
sample1d_c_lz_a_o fp_flags <| SFPS
sample1d_c_lz_o fp_flags <| SFPS
sample1d_c_o fp_flags <| SFPS
sample1d_dd fp_flags <| SFPS
sample1d_dd_a fp_flags <| SFPS
sample1d_dd_a_o fp_flags <| SFPS
sample1d_dd_o fp_flags <| SFPS
sample1d_lod fp_flags <| SFPS
sample1d_lod_a fp_flags <| SFPS
sample1d_lod_a_o fp_flags <| SFPS
sample1d_lod_l fp_flags <| SFPS
sample1d_lod_o fp_flags <| SFPS
sample1d_o fp_flags <| SFPS
sample2d fp_flags <| SFPS
sample2d_a fp_flags <| SFPS
sample2d_a_o fp_flags <| SFPS
sample2d_bias fp_flags <| SFPS
sample2d_bias_a fp_flags <| SFPS
sample2d_bias_a_o fp_flags <| SFPS
sample2d_bias_l fp_flags <| SFPS
sample2d_bias_o fp_flags <| SFPS
sample2d_c fp_flags <| SFPS
sample2d_c_a fp_flags <| SFPS
sample2d_c_a_o fp_flags <| SFPS
sample2d_c_lz fp_flags <| SFPS
sample2d_c_lz_a fp_flags <| SFPS
sample2d_c_lz_a_o fp_flags <| SFPS
sample2d_c_lz_o fp_flags <| SFPS
sample2d_c_o fp_flags <| SFPS
sample2d_dd fp_flags <| SFPS
sample2d_dd_a fp_flags <| SFPS
sample2d_dd_a_o fp_flags <| SFPS
sample2d_dd_o fp_flags <| SFPS
sample2d_lod fp_flags <| SFPS
sample2d_lod_a fp_flags <| SFPS
sample2d_lod_a_o fp_flags <| SFPS
sample2d_lod_l fp_flags <| SFPS
sample2d_lod_o fp_flags <| SFPS
sample2d_o fp_flags <| SFPS
sample3d fp_flags <| SFPS
sample3d_bias fp_flags <| SFPS
sample3d_bias_l fp_flags <| SFPS
sample3d_bias_o fp_flags <| SFPS
sample3d_dd fp_flags <| SFPS
sample3d_dd_o fp_flags <| SFPS
sample3d_lod fp_flags <| SFPS
sample3d_lod_l fp_flags <| SFPS
sample3d_lod_o fp_flags <| SFPS
sample3d_o fp_flags <| SFPS
sampleIndex
sampleIndex already declared for input.  Opcode #%d (count is 1-based
sample_* instructions require resource to be declared to return UNORM, SNORM or FLOAT.  Opcode #%d, operand #%d (counts are 1-based
sample_b
sample_b requires resource declared as texture1D/2D/3D/Cube/1DArray/2DArray.  Opcode #%d, operand #%d (counts are 1-based
sample_b requires sampler declared in default mode.  Opcode #%d, operand #%d (counts are 1-based
sample_c
sample_c_* instructions require resource declared as texture1D/2D/Cube, but arrays not allowed.  Opcode #%d, operand #%d (counts are 1-based
sample_c_* instructions require resource declared as texture1D/2D/Cube/1DArray/2DArray/CubeArray.  Opcode #%d, operand #%d (counts are 1-based
sample_c_* instructions require sampler declared in comparison mode.  Opcode #%d, operand #%d (counts are 1-based
sample_c_lz
sample_d
sample_l
samplecube fp_flags <| SFPS
samplecube_a fp_flags <| SFPS
samplecube_bias fp_flags <| SFPS
samplecube_bias_a fp_flags <| SFPS
samplecube_bias_l fp_flags <| SFPS
samplecube_c fp_flags <| SFPS
samplecube_c_a fp_flags <| SFPS
samplecube_c_lz fp_flags <| SFPS
samplecube_c_lz_a fp_flags <| SFPS
samplecube_dd fp_flags <| SFPS
samplecube_dd_a fp_flags <| SFPS
samplecube_lod fp_flags <| SFPS
samplecube_lod_a fp_flags <| SFPS
samplecube_lod_l fp_flags <| SFPS
sampleinfo
sampleinfo fp_flags <| SFPS
sampleinfo_rt fp_flags <| SFPS
sampleinfo_uint fp_flags <| SFPS
sampleinfo_uint_rt fp_flags <| SFPS
samplepos
samplepos fp_flags <| SFPS
samplepos_rt fp_flags <| SFPS
sampler
sampler mismatch: sampler used inconsistently
sampler1D
sampler2D
sampler3D
samplerCUBE
sampler_c
sampler_state
samples
sat float_literal <| SFPS
sat fp_flags <| SFPS
sat fp_range <| SFPS
sat instruction to sat modifier match <| Explicit
saturate
scalar registers cannot be masked
scalar registers cannot be swizzled
scalar value expected
scalar, vector, or matrix expected
search for instancing opportunities in hull shaders <| Explicit
secondary array dimensions must be explicit
semantic '%s' unsupported on %s
semantics in type overridden by variable/function or enclosing type
setlocale
shader version expected
shift of commutative inputs <| Explicit
shift of commutative literals <| Explicit
signed/unsigned mismatch between destination and value, unsigned assumed
signed/unsigned mismatch, unsigned assumed
simplify chain merges that bring in chain input <| MR.GenSimplifyInstructionsOpt1_NoExcl
simplify chain merges that bring in chain input via mov left <| MR.GenSimplifyInstructionsOpt1_NoExcl
simplify chain merges that bring in chain input via mov right <| MR.GenSimplifyInstructionsOpt1_NoExcl
sin float_literal <| SFPS
sin fp_flags <| SFPS
sin fp_range <| SFPS
sin fp_specials <| SFPS
sin(x) -> sin(-x) <| MR.GenSimplifyInstructionsOpt1_Excl
sincos float_literal <| SFPS
sincos fp_flags <| SFPS
sincos fp_range <| SFPS
sincos fp_specials <| SFPS
single
smoothstep
source component %d in temp r%d not initialized. Opcode #%d (count is 1-based
source indexable temp register component %d in x%d[*] never initialized anywhere.Opcode #%d (count is 1-based
source modifiers are not allowed on destination parameters
source modifiers are not allowed on predicates
source modifiers incompatible with SUB instruction
source register relative index indexable-temp register component %d in x[%d][%d] uninitialized. Opcode #%d (count is 1-based
source register relative index temp register component %d in r%d uninitialized. Opcode #%d (count is 1-based
special
split literal sum ishl to allow literalization <| MR.GenSimplifyInstructionsOpt1_Excl
split literal sum ishr to allow literalization <| MR.GenSimplifyInstructionsOpt1_Excl
split literal sum ushr to allow literalization <| MR.GenSimplifyInstructionsOpt1_Excl
sqrt float_literal <| SFPS
sqrt fp_flags <| SFPS
sqrt fp_range <| SFPS
sqrt fp_specials <| SFPS
sqrt times sqrt of positive value equals the original value identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
sqrt(x)/dz -> 0.5 / sqrt(x) * (dx/dz) <| SR.GenDerivatives_Unary
ss !"# $%&'$%&'$()*+(,-./,-./,0123ss4456789:ss;<=>;?@AB?@AB?CDEFCGHIJGHIJGKLMNssOPQRssSTUsssVsWsXsYsssZ[\]Zsssss^_`a^sssssbcdsssesfsgshsssijklisssssmnopmsssssqr
stE<ttA<ut=H
stS<ttO<utKH
state block
stateblock
stateblock_state
static interfaces cannot have initializers
static method %s cannot refer to instance members
static_cast
store_raw
store_raw cannot be used on a resource that is not declared as raw (resource index [%d]). Opcode #%d (counts are 1-based
store_structured
store_structured cannot be used on a resource that is not declared as structured (resource index [%d]). Opcode #%d (counts are 1-based
store_structured writing to Thread Group Shared Memory for shader models less than 5_0 must use
store_uav_typed
store_uav_typed cannot be used on a UAV that is not declared as typed (u%d). Opcode #%d (counts are 1-based
store_uav_typed must write to all four components of the UAV. Opcode #%d (counts are 1-based
stores to group shared memory for %s targets must be indexed by an SV_GroupIndex only
strdup
stream object '%s' cannot be declared in the global scope
stream parameter must come from a literal expression
stream parameters can only be single-element types
stricmp
stride=%u
string constant
string continues past end of file
string continues past end of line
strncmp
strnicmp
strrchr
strtoui64
struct %s
struct/class
struct/class members
structure being emitted has elements with no semantic defined
structured buffer element size must be a multiple of %u bytes in %s (actual size %u bytes
structured buffer elements cannot be larger than %u bytes in %s (actual size %u bytes
structured_buffer
sum of %g and %g cannot be represented accurately in double precision
sum of temp registers and indexable temp registers times %u threads exceeds the recommended total %u.  Performance may be reduced
swapc requires destination registers to be different.  Opcode #%d, operand #1 and operand #2 (counts are 1-based
switch fp_flags <| SFPS
switch must be followed by case or default. Opcode #%d (count 1-based). Aborting validation
symmetric cmp <| Explicit
symmetric cmp <| MR.GenSimplifyInstructionsOpt1_NoExcl
symobj
sync can't specify both _ugroup and _uglobal. If both are needed, just specify _uglobal. Opcode #%d (counts are 1-based
sync in Pixel Shader must only sync UAV (sync_uglobal).Opcode #%d (counts are 1-based
sync must include some form of memory barrier - _u (UAV) and/or _g (Thread Group Shared Memory).  Only _t (thread group sync) is optional. Opcode #%d (counts are 1-based
sync_g fp_flags <| SFPS
sync_g_t fp_flags <| SFPS
sync_g_ug fp_flags <| SFPS
sync_g_ug_t fp_flags <| SFPS
sync_g_up fp_flags <| SFPS
sync_g_up_t fp_flags <| SFPS
sync_ug fp_flags <| SFPS
sync_ug_t fp_flags <| SFPS
sync_up fp_flags <| SFPS
sync_up_t fp_flags <| SFPS
synchronization operations cannot be used in varying flow control
syntax error
syntax error : unexpected %s
syntax error: unexpected %s
t E8hqt
t!D9r v
t"9r0t!H
t"ffffff
t#ffffff
t$ ATAUAVH
t$ WATAUAVAWH
t$ WATAUH
t$ WAUAVH
t$8A]A
t$8v D8t$Au
t$H9D$P
t$HD9D$ uqL
t$HD9O vlE3
t$HD;d$P
t$Hffff
t$HszA
t$L@8t$Pt2H
t$fffff
t$hfD9f
t%M9rpt<E3
t(fffff
t*ffffff
t-ffffff
t0D8:t+H
t1fffffff
t2A8t$-t+A
t2A8t$.t+A
t3fffff
t5ffffff
t8fffff
t:ffffff
t;ffffff
t=fffff
t=ffffff
tBfffffff
tCffffff
tDD8c"u
tFfffff
tFfffffff
tHL9|$Pu
tLHcT$xD
tMH!C@8CHt
tMfffff
tPfffff
tSL9i(u.H
tY9p(uTH
tYHcC(;G(uP
tZfffff
t[ffffff
t^fffff
t^ffffff
tangent
target does not support relative addressing
tbuffer
tcL9R(u:H
technique
technique10
technique11
teffffff
template
temporary and constant registers are not allowed in assembly fragments
temporary, constant, and output registers are not allowed in vs_3_0 assembly fragments
terminate@@YAXXZ
tessfactor
tessfactor inputs missing
tessfactor semantic out of order
tessfactor semantics must be in the same component
test_intrin1
test_intrin2
test_intrin3
test_intrin4
tex1D will be considered dependent since texcoord was not declared as at least float2
tex1Dbias
tex1Dgrad
tex1Dlod
tex1Dproj
tex1d fp_flags <| SFPS
tex1d_bias fp_flags <| SFPS
tex1d_dd fp_flags <| SFPS
tex1d_lod fp_flags <| SFPS
tex1d_proj fp_flags <| SFPS
tex2Dbias
tex2Dgrad
tex2Dlod
tex2Dproj
tex2d fp_flags <| SFPS
tex2d_bias fp_flags <| SFPS
tex2d_dd fp_flags <| SFPS
tex2d_lod fp_flags <| SFPS
tex2d_proj fp_flags <| SFPS
tex3Dbias
tex3Dgrad
tex3Dlod
tex3Dproj
tex3d fp_flags <| SFPS
tex3d_bias fp_flags <| SFPS
tex3d_dd fp_flags <| SFPS
tex3d_lod fp_flags <| SFPS
tex3d_proj fp_flags <| SFPS
texCUBE
texCUBEbias
texCUBEgrad
texCUBElod
texCUBEproj
texbeml
texcoord
texcube fp_flags <| SFPS
texcube_bias fp_flags <| SFPS
texcube_dd fp_flags <| SFPS
texcube_lod fp_flags <| SFPS
texcube_proj fp_flags <| SFPS
texdepth
texdp3tex
texkill
texlod not supported on this target
texm3x2depth
texm3x2pad
texm3x2tex
texm3x3
texm3x3pad
texm3x3spec
texm3x3tex
texm3x3vspec
texreg2ar
texreg2gb
texreg2rgb
texture
texture access must have literal offset and multisample index
texture mismatch: texture used inconsistently, can only use one DX9-style texture intrinsic on individual samplers or sampler arrays
texture1D
texture1d
texture1darray
texture2D
texture2DMS cannot be more than 127 samples
texture2d
texture2darray
texture2dms
texture2dmsarray
texture3D
texture3d
textureCUBE
texturecube
texturecubearray
textures
the 'pixelshader' keyword is deprecated and reserved in strict mode
the 'sampler1D' keyword is deprecated in strict mode; use 'SamplerState' instead
the 'sampler2D' keyword is deprecated in strict mode; use 'SamplerState' instead
the 'sampler3D' keyword is deprecated in strict mode; use 'SamplerState' instead
the 'samplerCUBE' keyword is deprecated in strict mode; use 'SamplerState' instead
the 'stateblock' keyword is deprecated in strict mode
the 'vertexshader' keyword is deprecated and reserved in strict mode
the clip planes (up to 6) to use
the debug info flag can only be set globally
the dimensions of the thread group
the final dimension specified (%u) for %s must be less than or equal to %u
the maximum number of vertices emitted by this shader
the maximum tessellation factor to allow
the name of the patch constant value evaluation function
the number of control points to emit
the number of instances of this shader to execute simultaneously
the product of the arguments of %s(%u,%u,%u) must be at least %u
the product of the arguments of %s(%u,%u,%u) must be less than or equal to %u
this FX API is not available in this part your program (%s
this operation cannot be used directly on resources containing doubles
thread sync operation must be in non-varying flow control, due to a potential race condition this sync is illegal, consider adding a sync after the value used to control the flow at this location is calculated
thread synchronization operations cannot be used in varying flow control
tjE9x<t\I
tjfffff
tjffffff
tload fp_flags <| SFPS
tnA8t$,tgI
token '%s
tolower
too many arguments to target TX
too many instruction outputs in debug info
too many nested #includes
too many outputs to target TX
topology type
toupper
transpose
triangle
triangle_ccw
triangle_cw
triangleadj
trianglestrip
trunc float_literal <| SFPS
trunc fp_flags <| SFPS
trunc fp_range <| SFPS
trunc fp_specials <| SFPS
tunnelable move(a) -> append_arg(a) <| SMR.RangeDataAnalysis
twL9{`tqE
twfffffff
type mismatch
type mismatch between conditional values
typed UAV loads are only allowed for single-component 32-bit element types
typed UAV stores must write all declared components
typedef
typename
u %s buffer(s
u %s interface(s
u %s object(s
u groups(s
u technique(s
u texture, %u arithmetic
u!8T$Qu
u$fffffff
u%;PHu
u(A9r<t"I
u*D93u%A
u+Ic@`H
u, %u, %u
u/A9t$4
u/ishl/r(a, 0) -> mov(a) <| MR.GenSimplifyInstructionsOpt1_NoExcl
u/ishr(and(a, m), n) : if( and_is_identity_ignore_lower_n_bits(a, m, n) -> u/ishr(a, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
u/ishr(and(m, a), n) : if( and_is_identity_ignore_lower_n_bits(a, m, n) -> u/ishr(a, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
u/ishr(or(a, m), n) : if( or_is_identity_ignore_lower_n_bits(a, m, n) -> u/ishr(a, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
u/ishr(or(m, a), n) : if( or_is_identity_ignore_lower_n_bits(a, m, n) -> u/ishr(a, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
u/ishr/l(and(a, iv1), iv2) -> and(u/ishr/l(a, iv2), u/ishr/l(iv1, iv2)) <| MR.GenSimplifyInstructionsOpt1_Excl
u/ishr/l(or(a, iv1), iv2) -> or(u/ishr/l(a, iv2), u/ishr/l(iv1, iv2)) <| MR.GenSimplifyInstructionsOpt1_Excl
u/ishr/l(xor(a, iv1), iv2) -> xor(u/ishr/l(a, iv2), u/ishr/l(iv1, iv2)) <| MR.GenSimplifyInstructionsOpt1_Excl
u4D9c0u.H
u5D9cLt
u8D9@8uaH
u:@8uPt
u<8\$ t6E3
uBD8}Pt
uBD9L$`u;D
uBH9X0w<D
uCD9L$`u<A
uFD8c"u
uFD9cLu
uVIc@`H
uX8D$`t
uaddc bits_known <| SFPS
uaddc fp_flags <| SFPS
uaddc int_literal <| SFPS
uaddc int_range <| SFPS
ubfe bits_known <| SFPS
ubfe fp_flags <| SFPS
ubfe int_literal <| SFPS
ubfe(i) -> extraction sequence <| MR.Gen_RequiredTranslate
ubfe(w, 0i, a >> s) -> ubfe(w, s, a) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ubfe(w, 0i, a) << o -> bfi(w, o, a, 0i) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ubfe(w, o, (a >> s) & m) : if( o + s < 32 ) -> ubfe(w, o + s, a & (m << s)) <| MR.GenSimplifyInstructionsOpt1_Excl
ubfe(w, o, a >> s) : if( o + s < 32 ) -> ubfe(w, o + s, a) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ubfe(w, o, a) >> s -> ubfe(w, o + s, a) <| MR.GenSimplifyInstructionsOpt1_Excl
ubfe(w, o, a) >> s : if( o + s < 32 && w >= s ) -> ubfe(w - s, o + s, a) <| MR.GenSimplifyInstructionsOpt1_NoExcl
udiv bits_known <| SFPS
udiv fp_flags <| SFPS
udiv int_literal <| SFPS
udiv int_range <| SFPS
udiv(a, iv_pow2) -> ushr(a, get_lowest_bit(iv_pow2)) <| MR.GenD3D10_OptimizeEarlyTranslate
uglobal
ugroup
uint1x1
uint1x2
uint1x3
uint1x4
uint2x1
uint2x2
uint2x3
uint2x4
uint3x1
uint3x2
uint3x3
uint3x4
uint4x1
uint4x2
uint4x3
uint4x4
umax bits_known <| SFPS
umax fp_flags <| SFPS
umax int_literal <| SFPS
umax int_range <| SFPS
umax(i0, i1): if (i0 >= i1) -> mov(i0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
umax(i0, i1): if (i1 >= i0) -> mov(i1) <| MR.GenSimplifyInstructionsOpt1_NoExcl
umax(umax(i0, l1), l2) -> umax(i0, umax(l1, l2)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
umax(x,y) where one is >= the other <| Explicit
umin bits_known <| SFPS
umin fp_flags <| SFPS
umin int_literal <| SFPS
umin int_range <| SFPS
umin(i0, i1): if (i0 >= i1) -> mov(i1) <| MR.GenSimplifyInstructionsOpt1_NoExcl
umin(i0, i1): if (i1 >= i0) -> mov(i0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
umin(umin(i0, l1), l2) -> umin(i0, umin(l1, l2)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
umin(x,y) where one is <= the other <| Explicit
umod bits_known <| SFPS
umod fp_flags <| SFPS
umod int_literal <| SFPS
umod int_range <| SFPS
umod(x,y) where x < y <| Explicit
umul bits_known <| SFPS
umul fp_flags <| SFPS
umul int_literal <| SFPS
umul int_range <| SFPS
unable to unroll loop, loop does not appear to terminate in a timely manner (%d iterations
unable to unroll loop, loop does not appear to terminate in a timely manner (%d iterations), use the [unroll(n)] attribute to force an exact higher number
unary negate of unsigned value is still unsigned
undecipherable custom data
undeclared identifier '%s
undefined
unexpected #elif
unexpected #elif following #else
unexpected #else
unexpected #else following #else
unexpected #endif
unexpected end of file
unexpected end of file in macro expansion
unexpected error in GetTypeArgFlags
unexpected tokens following preprocessor directive
uniform
unknown
unknown attribute %s, or attribute invalid for this statement
unknown attribute %s, or attribute invalid for this statement, valid attributes are: %s
unknown buffer type
unknown dimension
unknown qual
unknown register type %u
unknown resource return type
unknown scope entry kind
unknown scope value kind
unknown shader model
unlock
unnamed
unrecognized compiler target '%s
unrecognized identifier '%s
unrecognized shader version
unsigned
unsigned can not be used with type
unsigned integer movc((a<b),a,b) -> min(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
unsigned integer movc((a<b),b,a) -> max(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
unsigned integer movc((a>=b),a,b) -> max(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
unsigned integer movc((a>=b),b,a) -> min(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
unsupported compiler target '%s
untyped textures are deprecated in strict mode
unused
urLcT$PH
usage semantics do not apply to %ss
ushr bits_known <| SFPS
ushr fp_flags <| SFPS
ushr int_literal <| SFPS
ushr(ishl(a, bv), cv) : if( ge_mod_32(cv, bv) ) -> and(ushr(a, cv - bv), (1 << (32-cv))-1) <| MR.GenSimplifyInstructionsOpt1_Excl
ushr(ushr(a, b), c) : if( nooverflow_mod_32(b, c) ) -> ushr(a, iadd(b, c)) <| MR.GenSimplifyInstructionsOpt1_Excl
usubb bits_known <| SFPS
usubb fp_flags <| SFPS
usubb int_literal <| SFPS
usubb int_range <| SFPS
utD8fXunH
utof fp_flags <| SFPS
utof(sampleinfo_uint(x)) -> sampleinfo(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
utof(sampleinfo_uint_rt(x)) -> sampleinfo_rt(x) <| MR.GenSimplifyInstructionsSampleMask_Both
uwffffff
v+@8q!u
vCoverage
vCycleCounter
vCycleCounter can only be used with the mov instruction.  Opcode #%d, operand #%d (counts are 1-based
vCycleCounter is only supported on 5_0+ shaders.  Opcode #%d (count is 1-based
vDomain
vForkInstanceID
vGSInstanceID
vJoinInstanceID
vOD8l$huHH
vOutputControlPointID
vPSize
vThreadGroupID
vThreadID
vThreadIDInGroup
vThreadIDInGroupFlattened
vThreadIDInGroupFlattened as the structure index (second) parameter. Opcode #%d (counts are 1-based
value cannot be NaN, isnan() may not be necessary.  /Gis may force isnan() to be performed
value cannot be infinity, isfinite() may not be necessary.  /Gis may force isfinite() to be performed
value cannot be infinity, isinf() may not be necessary.  /Gis may force isinf() to be performed
variable
variable '%s' used without having been completely initialized <| A%u (B%u), I%u (B%u
vector dimension must be a literal scalar expression
vector dimension must be between 1 and %u
vector element type must be a scalar type
vectorize tunnel through add <| Explicit
vectorize tunnel through mul <| Explicit
vectorize tunnel through neg <| Explicit
veffffff
version token
vertex count must be non-zero
vertex shader must minimally write all four components of POSITION
vertex shader must minimally write all four components of SV_Position
vertexID already declared for input.  Opcode #%d (count is 1-based
vertex_id
vertexfragment
vertexshader
viewportArrayIndex already declared for input.  Opcode #%d (count is 1-based
viewportArrayIndex already declared for output.  Opcode #%d (count is 1-based
viewport_array_index
virtual
volatile
volume
vs.2.sw
vs.3.sw
vs_1_0 is no longer supported; using vs_1_1
vs_2_sw
vs_2_x
vs_3_sw
vs_4_0_level_9_0
vs_4_0_level_9_1
vs_4_0_level_9_3
vsnprintf
wHH9wPt
wHH9wXt1ff
warning
warning treated as error
when multiple GS output streams are used they must be pointlists
x ? firstbit*(x) : -1 -> firstbit*(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
x ATAUAVH
x UATAUAVAWH
x&fffffff
x,D9t$Dv%H
x>9\$<v8H
xA_A^A]A
xK;|$Ls
xor bits_known <| SFPS
xor fp_flags <| SFPS
xor int_flags <| SFPS
xor int_literal <| SFPS
xor(xor(a, iv1), iv2) -> xor(a, xor(iv1, iv2)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
xsM9>uG
xz)u'Ic
x}D9d$tu
y(9Q$v
yTH9\$`HcD$pD
