-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLTx/full_tx_raw_src_Compare_To_Zero1.vhd
-- Created: 2024-08-31 20:20:58
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_tx_raw_src_Compare_To_Zero1
-- Source Path: HDLTx/full_tx/store_frame_in_ram/read_frame_from_ram/valid_frame/Compare To Zero1
-- Hierarchy Level: 4
-- Model version: 4.99
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_tx_raw_src_Compare_To_Zero1 IS
  PORT( u                                 :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
        y                                 :   OUT   std_logic
        );
END full_tx_raw_src_Compare_To_Zero1;


ARCHITECTURE rtl OF full_tx_raw_src_Compare_To_Zero1 IS

  -- Signals
  SIGNAL u_unsigned                       : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_out1                     : std_logic;

BEGIN
  u_unsigned <= unsigned(u);

  Constant_out1 <= to_unsigned(16#00#, 8);

  
  Compare_out1 <= '1' WHEN u_unsigned = Constant_out1 ELSE
      '0';

  y <= Compare_out1;

END rtl;

