// Seed: 2293998631
module module_0;
  wire [-1 : 1] id_1;
  logic [7:0] id_2 = id_2;
  assign id_2[(1)] = 1'b0;
  wire id_3;
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input supply1 id_2,
    output tri id_3,
    input supply0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri1 id_7
);
  assign id_1 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    input wor  id_1,
    input tri  id_2
);
  wire [-1 : 1] id_4;
  module_0 modCall_1 ();
  wire id_5;
endmodule
