# NMOS 6510 - Absolute Y Indexed (R-M-W) timing: DCP/ISC/RRA/RLA/SLO/SRE on abs,Y with per-cycle diagram (opcode fetch, absolute address low/high, dummy read <AAH,AAL+Y> prior to high-byte correction, old data reads, unmodified write-back, final write). Includes visual6502 simulation link and notes.


ROR zp, x

Read/Write

1

PC

Opcode fetch

R

2

PC + 1

Direct offset

R

3 (*1) DO

Byte at direct offset before index was added

R

4

DO + X

Old Data

R

5 (*2) DO + X

Old Data

W

6

New Data

W

DO + X

(*1) Dummy fetch from direct offset before the index was added
(*2) Unmodified data is written back to the target address

- 92 -

Zeropage Indirect Y Indexed (R-M-W)
DCP (zp), y

ISC (zp), y

Cycle

RLA (zp), y

RRA (zp), y

SLO (zp), y

Address-Bus

SRE (zp), y

Data-Bus

Read/Write


---
Additional information can be found by searching:
- "unintended_addressing_modes_absolute_y_rmw" which expands on unintended abs,Y opcodes and timing
