/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.38
Hash     : fbfb312
Date     : Oct  7 2023
Type     : Engineering
Log Time   : Sat Oct  7 20:16:11 2023 GMT
#Timing report of worst 13 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 6

#Path 1
Startpoint: $abc$681$lo3.Q[0] (dffre at (69,2) clocked by i_clk)
Endpoint  : out:o_done.outpad[0] (.output at (69,1) clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                 0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing)                                          0.000     0.054
| (intra 'clb' routing)                                          0.000     0.054
$abc$681$lo3.C[0] (dffre at (69,2))                              0.000     0.054
| (primitive 'dffre' Tcq_max)                                    0.154     0.208
$abc$681$lo3.Q[0] (dffre at (69,2)) [clock-to-output]            0.000     0.208
| (intra 'clb' routing)                                          0.000     0.208
| (inter-block routing)                                          0.162     0.370
| (intra 'clb' routing)                                          0.085     0.455
o_done.in[0] (.names at (69,2))                                  0.000     0.455
| (primitive '.names' combinational delay)                       0.148     0.603
o_done.out[0] (.names at (69,2))                                 0.000     0.603
| (intra 'clb' routing)                                          0.000     0.603
| (inter-block routing)                                          0.284     0.887
| (intra 'io' routing)                                           0.023     0.909
out:o_done.outpad[0] (.output at (69,1))                         0.000     0.909
data arrival time                                                          0.909

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.909
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.909


#Path 2
Startpoint: $abc$681$lo2.Q[0] (dffre at (69,2) clocked by i_clk)
Endpoint  : $abc$681$lo2.D[0] (dffre at (69,2) clocked by i_clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock i_clk (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                          0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing)                                                   0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
$abc$681$lo2.C[0] (dffre at (69,2))                                       0.000     0.054
| (primitive 'dffre' Tcq_max)                                             0.154     0.208
$abc$681$lo2.Q[0] (dffre at (69,2)) [clock-to-output]                     0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (inter-block routing)                                                   0.162     0.370
| (intra 'clb' routing)                                                   0.085     0.455
$abc$1119$abc$735$li2_li2.in[0] (.names at (69,2))                        0.000     0.455
| (primitive '.names' combinational delay)                                0.197     0.652
$abc$1119$abc$735$li2_li2.out[0] (.names at (69,2))                       0.000     0.652
| (intra 'clb' routing)                                                   0.000     0.652
$abc$681$lo2.D[0] (dffre at (69,2))                                       0.000     0.652
data arrival time                                                                   0.652

clock i_clk (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                          0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing)                                                   0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
$abc$681$lo2.C[0] (dffre at (69,2))                                       0.000     0.054
clock uncertainty                                                         0.000     0.054
cell setup time                                                          -0.032     0.023
data required time                                                                  0.023
-----------------------------------------------------------------------------------------
data required time                                                                  0.023
data arrival time                                                                  -0.652
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.629


#Path 3
Startpoint: $abc$681$lo2.Q[0] (dffre at (69,2) clocked by i_clk)
Endpoint  : $abc$681$lo3.D[0] (dffre at (69,2) clocked by i_clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock i_clk (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                          0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing)                                                   0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
$abc$681$lo2.C[0] (dffre at (69,2))                                       0.000     0.054
| (primitive 'dffre' Tcq_max)                                             0.154     0.208
$abc$681$lo2.Q[0] (dffre at (69,2)) [clock-to-output]                     0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (inter-block routing)                                                   0.162     0.370
| (intra 'clb' routing)                                                   0.085     0.455
$abc$1119$abc$735$li3_li3.in[1] (.names at (69,2))                        0.000     0.455
| (primitive '.names' combinational delay)                                0.197     0.652
$abc$1119$abc$735$li3_li3.out[0] (.names at (69,2))                       0.000     0.652
| (intra 'clb' routing)                                                   0.000     0.652
$abc$681$lo3.D[0] (dffre at (69,2))                                       0.000     0.652
data arrival time                                                                   0.652

clock i_clk (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                          0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing)                                                   0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
$abc$681$lo3.C[0] (dffre at (69,2))                                       0.000     0.054
clock uncertainty                                                         0.000     0.054
cell setup time                                                          -0.032     0.023
data required time                                                                  0.023
-----------------------------------------------------------------------------------------
data required time                                                                  0.023
data arrival time                                                                  -0.652
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.629


#Path 4
Startpoint: $abc$681$lo3.Q[0] (dffre at (69,2) clocked by i_clk)
Endpoint  : $abc$681$lo0.D[0] (dffre at (69,2) clocked by i_clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock i_clk (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                          0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing)                                                   0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
$abc$681$lo3.C[0] (dffre at (69,2))                                       0.000     0.054
| (primitive 'dffre' Tcq_max)                                             0.154     0.208
$abc$681$lo3.Q[0] (dffre at (69,2)) [clock-to-output]                     0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (inter-block routing)                                                   0.162     0.370
| (intra 'clb' routing)                                                   0.085     0.455
$abc$1119$abc$735$li0_li0.in[0] (.names at (69,2))                        0.000     0.455
| (primitive '.names' combinational delay)                                0.148     0.603
$abc$1119$abc$735$li0_li0.out[0] (.names at (69,2))                       0.000     0.603
| (intra 'clb' routing)                                                   0.000     0.603
$abc$681$lo0.D[0] (dffre at (69,2))                                       0.000     0.603
data arrival time                                                                   0.603

clock i_clk (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                          0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing)                                                   0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
$abc$681$lo0.C[0] (dffre at (69,2))                                       0.000     0.054
clock uncertainty                                                         0.000     0.054
cell setup time                                                          -0.032     0.023
data required time                                                                  0.023
-----------------------------------------------------------------------------------------
data required time                                                                  0.023
data arrival time                                                                  -0.603
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.580


#Path 5
Startpoint: $abc$681$lo0.Q[0] (dffre at (69,2) clocked by i_clk)
Endpoint  : $abc$681$lo1.D[0] (dffre at (69,2) clocked by i_clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock i_clk (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                          0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing)                                                   0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
$abc$681$lo0.C[0] (dffre at (69,2))                                       0.000     0.054
| (primitive 'dffre' Tcq_max)                                             0.154     0.208
$abc$681$lo0.Q[0] (dffre at (69,2)) [clock-to-output]                     0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (inter-block routing)                                                   0.162     0.370
| (intra 'clb' routing)                                                   0.085     0.455
$abc$1119$abc$735$li1_li1.in[1] (.names at (69,2))                        0.000     0.455
| (primitive '.names' combinational delay)                                0.135     0.591
$abc$1119$abc$735$li1_li1.out[0] (.names at (69,2))                       0.000     0.591
| (intra 'clb' routing)                                                   0.000     0.591
$abc$681$lo1.D[0] (dffre at (69,2))                                       0.000     0.591
data arrival time                                                                   0.591

clock i_clk (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                          0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing)                                                   0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
$abc$681$lo1.C[0] (dffre at (69,2))                                       0.000     0.054
clock uncertainty                                                         0.000     0.054
cell setup time                                                          -0.032     0.023
data required time                                                                  0.023
-----------------------------------------------------------------------------------------
data required time                                                                  0.023
data arrival time                                                                  -0.591
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.568


#Path 6
Startpoint: i_ena.inpad[0] (.input at (69,1) clocked by i_clk)
Endpoint  : $abc$681$lo0.E[0] (dffre at (69,2) clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
i_ena.inpad[0] (.input at (69,1))                                0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing)                                          0.284     0.338
| (intra 'clb' routing)                                          0.085     0.423
$abc$681$lo0.E[0] (dffre at (69,2))                              0.000     0.423
data arrival time                                                          0.423

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                 0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing)                                          0.000     0.054
| (intra 'clb' routing)                                          0.000     0.054
$abc$681$lo0.C[0] (dffre at (69,2))                              0.000     0.054
clock uncertainty                                                0.000     0.054
cell setup time                                                 -0.032     0.023
data required time                                                         0.023
--------------------------------------------------------------------------------
data required time                                                         0.023
data arrival time                                                         -0.423
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.400


#Path 7
Startpoint: i_rst_an.inpad[0] (.input at (69,1) clocked by i_clk)
Endpoint  : $abc$681$lo0.R[0] (dffre at (69,2) clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
i_rst_an.inpad[0] (.input at (69,1))                             0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing)                                          0.284     0.338
| (intra 'clb' routing)                                          0.085     0.423
$abc$681$lo0.R[0] (dffre at (69,2))                              0.000     0.423
data arrival time                                                          0.423

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                 0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing)                                          0.000     0.054
| (intra 'clb' routing)                                          0.000     0.054
$abc$681$lo0.C[0] (dffre at (69,2))                              0.000     0.054
clock uncertainty                                                0.000     0.054
cell setup time                                                 -0.032     0.023
data required time                                                         0.023
--------------------------------------------------------------------------------
data required time                                                         0.023
data arrival time                                                         -0.423
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.400


#Path 8
Startpoint: i_ena.inpad[0] (.input at (69,1) clocked by i_clk)
Endpoint  : $abc$681$lo1.E[0] (dffre at (69,2) clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
i_ena.inpad[0] (.input at (69,1))                                0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing)                                          0.284     0.338
| (intra 'clb' routing)                                          0.085     0.423
$abc$681$lo1.E[0] (dffre at (69,2))                              0.000     0.423
data arrival time                                                          0.423

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                 0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing)                                          0.000     0.054
| (intra 'clb' routing)                                          0.000     0.054
$abc$681$lo1.C[0] (dffre at (69,2))                              0.000     0.054
clock uncertainty                                                0.000     0.054
cell setup time                                                 -0.032     0.023
data required time                                                         0.023
--------------------------------------------------------------------------------
data required time                                                         0.023
data arrival time                                                         -0.423
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.400


#Path 9
Startpoint: i_rst_an.inpad[0] (.input at (69,1) clocked by i_clk)
Endpoint  : $abc$681$lo1.R[0] (dffre at (69,2) clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
i_rst_an.inpad[0] (.input at (69,1))                             0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing)                                          0.284     0.338
| (intra 'clb' routing)                                          0.085     0.423
$abc$681$lo1.R[0] (dffre at (69,2))                              0.000     0.423
data arrival time                                                          0.423

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                 0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing)                                          0.000     0.054
| (intra 'clb' routing)                                          0.000     0.054
$abc$681$lo1.C[0] (dffre at (69,2))                              0.000     0.054
clock uncertainty                                                0.000     0.054
cell setup time                                                 -0.032     0.023
data required time                                                         0.023
--------------------------------------------------------------------------------
data required time                                                         0.023
data arrival time                                                         -0.423
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.400


#Path 10
Startpoint: i_ena.inpad[0] (.input at (69,1) clocked by i_clk)
Endpoint  : $abc$681$lo2.E[0] (dffre at (69,2) clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
i_ena.inpad[0] (.input at (69,1))                                0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing)                                          0.284     0.338
| (intra 'clb' routing)                                          0.085     0.423
$abc$681$lo2.E[0] (dffre at (69,2))                              0.000     0.423
data arrival time                                                          0.423

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                 0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing)                                          0.000     0.054
| (intra 'clb' routing)                                          0.000     0.054
$abc$681$lo2.C[0] (dffre at (69,2))                              0.000     0.054
clock uncertainty                                                0.000     0.054
cell setup time                                                 -0.032     0.023
data required time                                                         0.023
--------------------------------------------------------------------------------
data required time                                                         0.023
data arrival time                                                         -0.423
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.400


#Path 11
Startpoint: i_rst_an.inpad[0] (.input at (69,1) clocked by i_clk)
Endpoint  : $abc$681$lo2.R[0] (dffre at (69,2) clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
i_rst_an.inpad[0] (.input at (69,1))                             0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing)                                          0.284     0.338
| (intra 'clb' routing)                                          0.085     0.423
$abc$681$lo2.R[0] (dffre at (69,2))                              0.000     0.423
data arrival time                                                          0.423

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                 0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing)                                          0.000     0.054
| (intra 'clb' routing)                                          0.000     0.054
$abc$681$lo2.C[0] (dffre at (69,2))                              0.000     0.054
clock uncertainty                                                0.000     0.054
cell setup time                                                 -0.032     0.023
data required time                                                         0.023
--------------------------------------------------------------------------------
data required time                                                         0.023
data arrival time                                                         -0.423
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.400


#Path 12
Startpoint: i_ena.inpad[0] (.input at (69,1) clocked by i_clk)
Endpoint  : $abc$681$lo3.E[0] (dffre at (69,2) clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
i_ena.inpad[0] (.input at (69,1))                                0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing)                                          0.284     0.338
| (intra 'clb' routing)                                          0.085     0.423
$abc$681$lo3.E[0] (dffre at (69,2))                              0.000     0.423
data arrival time                                                          0.423

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                 0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing)                                          0.000     0.054
| (intra 'clb' routing)                                          0.000     0.054
$abc$681$lo3.C[0] (dffre at (69,2))                              0.000     0.054
clock uncertainty                                                0.000     0.054
cell setup time                                                 -0.032     0.023
data required time                                                         0.023
--------------------------------------------------------------------------------
data required time                                                         0.023
data arrival time                                                         -0.423
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.400


#Path 13
Startpoint: i_rst_an.inpad[0] (.input at (69,1) clocked by i_clk)
Endpoint  : $abc$681$lo3.R[0] (dffre at (69,2) clocked by i_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
i_rst_an.inpad[0] (.input at (69,1))                             0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing)                                          0.284     0.338
| (intra 'clb' routing)                                          0.085     0.423
$abc$681$lo3.R[0] (dffre at (69,2))                              0.000     0.423
data arrival time                                                          0.423

clock i_clk (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
i_clk.inpad[0] (.input at (1,2))                                 0.000     0.000
| (intra 'io' routing)                                           0.054     0.054
| (inter-block routing)                                          0.000     0.054
| (intra 'clb' routing)                                          0.000     0.054
$abc$681$lo3.C[0] (dffre at (69,2))                              0.000     0.054
clock uncertainty                                                0.000     0.054
cell setup time                                                 -0.032     0.023
data required time                                                         0.023
--------------------------------------------------------------------------------
data required time                                                         0.023
data arrival time                                                         -0.423
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.400


#End of timing report
