{
  "name": "core::core_arch::arm_shared::neon::generated::vsubhn_u16",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/arm_shared/neon/generated.rs:71780:1: 71780:61",
  "mir": "fn core::core_arch::arm_shared::neon::generated::vsubhn_u16(_1: core_arch::arm_shared::neon::uint16x8_t, _2: core_arch::arm_shared::neon::uint16x8_t) -> core_arch::arm_shared::neon::uint8x8_t {\n    let mut _0: core_arch::arm_shared::neon::uint8x8_t;\n    let  _3: core_arch::simd::u16x8;\n    let mut _4: core_arch::arm_shared::neon::uint16x8_t;\n    let mut _5: core_arch::arm_shared::neon::uint16x8_t;\n    let mut _6: core_arch::arm_shared::neon::uint16x8_t;\n    debug a => _1;\n    debug b => _2;\n    debug c => _3;\n    bb0: {\n        _3 = core_arch::simd::u16x8::new(8_u16, 8_u16, 8_u16, 8_u16, 8_u16, 8_u16, 8_u16, 8_u16) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = intrinsics::simd::simd_sub::<core_arch::arm_shared::neon::uint16x8_t>(_1, _2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_6);\n        _6 = _3 as core_arch::arm_shared::neon::uint16x8_t;\n        _4 = intrinsics::simd::simd_shr::<core_arch::arm_shared::neon::uint16x8_t>(move _5, move _6) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_6);\n        StorageDead(_5);\n        _0 = intrinsics::simd::simd_cast::<core_arch::arm_shared::neon::uint16x8_t, core_arch::arm_shared::neon::uint8x8_t>(move _4) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_4);\n        return;\n    }\n}\n"
}