Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar  3 09:32:17 2022
| Host         : varuns5600x running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
| Design       : toplevel
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   122 |
|    Minimum number of control sets                        |   122 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   253 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   122 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |    17 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     0 |
| >= 16              |    82 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1212 |          471 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2243 |          806 |
| Yes          | No                    | No                     |            3290 |         1355 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1954 |          773 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+--------------+
|        Clock Signal       |                           Enable Signal                           |                          Set/Reset Signal                          | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+--------------+
|  ext_clk_IBUF             |                                                                   |                                                                    |                1 |              2 |         2.00 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/icache_0/r[store_row][2]_i_1_n_0                   |                                                                    |                1 |              3 |         3.00 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode2_0/neg_result                               |                                                                    |                2 |              4 |         2.00 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode2_0/r_reg[intr_pending]_inv                  | soc0/processor/rst_fetch1                                          |                3 |              4 |         1.33 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/execute1_0/flush                                   | soc0/processor/rst_fetch1                                          |                3 |              4 |         1.33 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/loadstore1_0/r2[req][load]                         | soc0/processor/loadstore1_0/r2[use_second][7]_i_1_n_0              |                3 |              4 |         1.33 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/loadstore1_0/r2[req][load]                         | soc0/processor/loadstore1_0/r2[use_second][3]_i_1_n_0              |                4 |              4 |         1.00 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/with_fpu.fpu_0/p_9_in                              | soc0/processor/loadstore1_0/r3[srr1][14]_i_1_n_0                   |                1 |              4 |         4.00 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/with_fpu.fpu_0/r[old_exc]                          |                                                                    |                1 |              5 |         5.00 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/execute1_0/writeback_to_cr_file[write_xerc_enable] |                                                                    |                2 |              5 |         2.50 |
|  ext_clk_IBUF             | reset_controller/E[0]                                             | reset_controller/clear                                             |                1 |              6 |         6.00 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/icache_0/r[store_index][5]_i_1_n_0                 | soc0/processor/icache_0/r[store_row][8]_i_1_n_0                    |                1 |              6 |         6.00 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/execute1_0/r_reg[intr_pending]_inv_0               | soc0/processor/rst_fetch1                                          |                4 |              6 |         1.50 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/mmu_0/p_12_in                                      |                                                                    |                4 |              6 |         1.50 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/mmu_0/r[shift]                                     |                                                                    |                4 |              6 |         1.50 |
|  clkgen/pll/inst/clk_out1 | reset_controller/soc_rst                                          | reset_controller/soc_rst_cnt[4]_i_1_n_0                            |                1 |              6 |         6.00 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/dcache_0/soc_rst_cnt_reg[5]_inv_1                  |                                                                    |                4 |              6 |         1.50 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/dcache_0/r1[wb][adr][11]_i_1_n_0                   | soc0/processor/rst_fetch1                                          |                2 |              6 |         3.00 |
|  clkgen/pll/inst/clk_out1 |                                                                   | soc0/processor/writeback_0/r[trace_next]                           |                4 |              6 |         1.50 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/execute1_0/divider_0/dend[128]                     | soc0/processor/decode2_0/rst_fetch1_reg_3                          |                2 |              7 |         3.50 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode2_0/control_0/tag_regs_reg[2][wr_gpr]0       |                                                                    |                2 |              7 |         3.50 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode2_0/control_0/tag_regs_reg[1][wr_gpr]0       |                                                                    |                2 |              7 |         3.50 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode2_0/control_0/tag_regs[3][reg][6]_i_1_n_0    |                                                                    |                4 |              7 |         1.75 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode2_0/control_0/tag_regs[0][reg]               |                                                                    |                2 |              7 |         3.50 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/execute1_0/divider_0/E[0]                          | soc0/processor/execute1_0/divider_0/quot[7]_i_1_n_0                |                4 |              7 |         1.75 |
|  clkgen/pll/inst/clk_out1 |                                                                   | soc0/rst_core                                                      |                6 |              7 |         1.17 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/with_fpu.fpu_0/p_9_in                              | soc0/processor/with_fpu.fpu_0/i___116_n_0                          |                7 |              7 |         1.00 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/debug_0/log_dmi_trigger[1]                         | soc0/processor/rst_fetch1                                          |                3 |              8 |         2.67 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/dcache_0/r0[req][data][55]_i_1_n_0                 | soc0/processor/dcache_0/r0[req][data][63]_i_1_n_0                  |                3 |              8 |         2.67 |
|  clkgen/pll/inst/clk_out1 |                                                                   | soc0/processor/dcache_0/r1[forward_sel][7]_i_1_n_0                 |                2 |              8 |         4.00 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode2_0/r_reg[e][insn_type][2]_4                 | soc0/processor/writeback_0/r[trace_next]                           |                3 |              8 |         2.67 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/execute1_0/WEBWE[0]                                | soc0/processor/rst_fetch1                                          |                2 |              9 |         4.50 |
|  clkgen/pll/inst/clk_out1 |                                                                   | reset_controller/soc_rst                                           |                4 |              9 |         2.25 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode2_0/r_reg[e][insn_type][2]_6                 | soc0/processor/rst_fetch1                                          |                3 |             10 |         3.33 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode2_0/r_reg[e][insn_type][2]_5                 | soc0/processor/rst_fetch1                                          |                6 |             10 |         1.67 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/dcache_0/r0[req][dcbz]_i_2_n_0                     | soc0/processor/dcache_0/r0[req][dcbz]_i_1_n_0                      |                4 |             13 |         3.25 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/with_fpu.fpu_0/i___177_n_0                         |                                                                    |                4 |             13 |         3.25 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/with_fpu.fpu_0/i___55_n_0                          |                                                                    |                4 |             13 |         3.25 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/with_fpu.fpu_0/i___74_n_0                          |                                                                    |                4 |             13 |         3.25 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/with_fpu.fpu_0/i___76_n_0                          |                                                                    |               11 |             13 |         1.18 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/dcache_0/r1[wb][adr][31]_i_1_n_0                   | soc0/processor/rst_fetch1                                          |                8 |             20 |         2.50 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/icache_0/wb_sio_out[we]                            | soc0/processor/icache_0/FSM_sequential_slave_io_latch.state_reg[0] |                8 |             24 |         3.00 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode2_0/rst_fetch1_reg_2                         | soc0/processor/decode2_0/rst_fetch1_reg_10                         |               10 |             25 |         2.50 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/dcache_0/soc_rst_cnt_reg[5]_inv_1                  | soc0/processor/dcache_0/soc_rst_cnt_reg[5]_inv_0                   |               13 |             26 |         2.00 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/icache_0/r[store_index][5]_i_1_n_0                 | soc0/processor/rst_fetch1                                          |               11 |             26 |         2.36 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode2_0/r_reg[e][is_32bit]_rep_2                 | soc0/processor/rst_fetch1                                          |               14 |             30 |         2.14 |
|  clkgen/pll/inst/clk_out1 | soc0/gpio/reg_data                                                | soc0/rst_gpio                                                      |               11 |             32 |         2.91 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/execute1_0/pmu_0/pmcs[2][31]_i_1_n_0               |                                                                    |               15 |             32 |         2.13 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/execute1_0/pmu_0/pmcs[3][31]_i_1_n_0               |                                                                    |               11 |             32 |         2.91 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/execute1_0/pmu_0/pmcs[4][31]_i_1_n_0               |                                                                    |               14 |             32 |         2.29 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/execute1_0/pmu_0/pmcs[5][31]_i_1_n_0               |                                                                    |               13 |             32 |         2.46 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/execute1_0/pmu_0/pmcs[6][31]_i_1_n_0               |                                                                    |               11 |             32 |         2.91 |
|  clkgen/pll/inst/clk_out1 |                                                                   | soc0/gpio/wb_out[dat][31]_i_1_n_0                                  |               13 |             32 |         2.46 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode2_0/r1[req][addr0]                           | soc0/processor/decode2_0/r_reg[e][is_32bit]_rep_1                  |               10 |             32 |         3.20 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/execute1_0/r_reg[e][write_enable]_0[8]             |                                                                    |                9 |             32 |         3.56 |
|  clkgen/pll/inst/clk_out1 | soc0/gpio/reg_dirn                                                | soc0/rst_gpio                                                      |                5 |             32 |         6.40 |
|  clkgen/pll/inst/clk_out1 | soc0/syscon0/soc_rst_cnt_reg[5]_inv                               |                                                                    |               14 |             32 |         2.29 |
|  clkgen/pll/inst/clk_out1 | soc0/syscon0/soc_rst_cnt_reg[5]_inv_0                             |                                                                    |               13 |             32 |         2.46 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/loadstore1_0/r3[dsisr][31]_i_1_n_0                 | soc0/processor/rst_fetch1                                          |                9 |             32 |         3.56 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode2_0/rst_fetch1_reg_1[0]                      |                                                                    |               11 |             32 |         2.91 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/mmu_0/v[pid]                                       | soc0/rst_core                                                      |                9 |             32 |         3.56 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode2_0/r_reg[e][insn][11]_0[0]                  | soc0/processor/rst_fetch1                                          |                9 |             32 |         3.56 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/mmu_0/r[prtbl]                                     |                                                                    |               17 |             49 |         2.88 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/dcache_0/rams[1].way/E[0]                          |                                                                    |               30 |             53 |         1.77 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/with_fpu.fpu_0/i___77_n_0                          |                                                                    |               25 |             56 |         2.24 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/dcache_0/r0[req][data][55]_i_1_n_0                 |                                                                    |               18 |             56 |         3.11 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/mmu_0/r[pde][55]_i_1_n_0                           |                                                                    |               24 |             56 |         2.33 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/execute1_0/divider_0/E[0]                          | soc0/processor/decode2_0/SR[0]                                     |               11 |             57 |         5.18 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/execute1_0/divider_0/dend[128]                     | soc0/processor/decode2_0/rst_fetch1_reg_9                          |               27 |             57 |         2.11 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/mmu_0/r[pgtbl3]                                    |                                                                    |               22 |             58 |         2.64 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/mmu_0/r[pgtbl0]                                    |                                                                    |               23 |             58 |         2.52 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/dcache_0/reservation[addr]                         |                                                                    |               13 |             58 |         4.46 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/loadstore1_0/E[0]                                  | soc0/processor/rst_fetch1                                          |               40 |             62 |         1.55 |
|  clkgen/pll/inst/clk_out1 |                                                                   | soc0/processor/icache_0/rams[1].way/SR[0]                          |               17 |             62 |         3.65 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode2_0/rst_fetch1_reg_0                         | soc0/processor/decode2_0/rst_fetch1_reg_6                          |               23 |             62 |         2.70 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode2_0/r_reg[e][insn][18]_1[0]                  |                                                                    |               22 |             63 |         2.86 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/execute1_0/r[e][write_data][63]_i_1_n_0            | soc0/processor/rst_fetch1                                          |               52 |             63 |         1.21 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/dcache_0/r1[reload_tag]                            |                                                                    |               21 |             63 |         3.00 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode2_0/ctrl[cfar]                               |                                                                    |               34 |             63 |         1.85 |
|  clkgen/pll/inst/clk_out1 |                                                                   | soc0/processor/mmu_0/itlb_valids0                                  |               24 |             64 |         2.67 |
|  clkgen/pll/inst/clk_out1 |                                                                   | soc0/processor/execute1_0/divider_0/did_ovf                        |               23 |             64 |         2.78 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/mmu_0/r[iside]                                     |                                                                    |               21 |             64 |         3.05 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/icache_0/r[store_index][5]_i_1_n_0                 |                                                                    |               25 |             64 |         2.56 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/loadstore1_0/r3[dar][63]_i_1_n_0                   | soc0/processor/rst_fetch1                                          |               18 |             64 |         3.56 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/loadstore1_0/r3[load_data]                         |                                                                    |               26 |             64 |         2.46 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode2_0/E[0]                                     |                                                                    |               27 |             64 |         2.37 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/with_fpu.fpu_0/r[y]                                |                                                                    |               46 |             64 |         1.39 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/execute1_0/divider_0/dend[128]                     | soc0/processor/rst_fetch1                                          |               35 |             64 |         1.83 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode2_0/r_reg[e][insn][18]_0[0]                  |                                                                    |               23 |             64 |         2.78 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode2_0/v[div_in_progress]                       | soc0/processor/rst_fetch1                                          |               22 |             64 |         2.91 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/mmu_0/r[ptcr][63]_i_1_n_0                          | soc0/rst_core                                                      |               19 |             64 |         3.37 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode2_0/rst_fetch1_reg                           | soc0/processor/decode2_0/r_reg[e][insn][16]_rep_1                  |               27 |             64 |         2.37 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/with_fpu.fpu_0/fpu_multiply_0/E[0]                 |                                                                    |               30 |             64 |         2.13 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode2_0/r_reg[e][insn][18]_2[0]                  |                                                                    |               20 |             64 |         3.20 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode1_0/s_reg[valid]_inv_0[0]                    |                                                                    |               18 |             65 |         3.61 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/loadstore1_0/r3[intr_vec]                          |                                                                    |               26 |             67 |         2.58 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/loadstore1_0/r1[req][addr]                         |                                                                    |               31 |             69 |         2.23 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/dcache_0/r0[req][dcbz]_i_2_n_0                     |                                                                    |               25 |             71 |         2.84 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/dcache_0/r1[wb][dat]                               |                                                                    |               25 |             72 |         2.88 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/icache_0/advance_nia                               |                                                                    |               44 |             95 |         2.16 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode2_0/r[is_sqrt]                               |                                                                    |               74 |            118 |         1.59 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/mmu_0/rst_fetch1_reg                               |                                                                    |               32 |            126 |         3.94 |
|  clkgen/pll/inst/clk_out1 |                                                                   | soc0/processor/dcache_0/dtlb_valids_reg[0]0                        |               66 |            128 |         1.94 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/dcache_0/r1[req][op]                               |                                                                    |               50 |            132 |         2.64 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/execute1_0/p_74_in                                 | soc0/processor/rst_fetch1                                          |               48 |            154 |         3.21 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/execute1_0/E[0]                                    | soc0/processor/rst_fetch1                                          |               50 |            161 |         3.22 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode1_0/r[stop_mark]                             | soc0/processor/rst_fetch1                                          |               52 |            161 |         3.10 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/dcache_0/maybe_plrus.plrus[43].plru/p_0_in2_out[1] |                                                                    |               44 |            176 |         4.00 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/dcache_0/maybe_plrus.plrus[43].plru/p_0_in2_out[0] |                                                                    |               45 |            176 |         3.91 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/icache_0/maybe_plrus.plrus[51].plru/p_0_in2_out[1] |                                                                    |               45 |            178 |         3.96 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/icache_0/maybe_plrus.plrus[51].plru/p_0_in2_out[0] |                                                                    |               45 |            178 |         3.96 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/dcache_0/r0_full0                                  |                                                                    |               69 |            205 |         2.97 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode2_0/r1[req][addr0]                           |                                                                    |               85 |            207 |         2.44 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/writeback_0/r_reg[e][write_enable]                 |                                                                    |               65 |            258 |         3.97 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/writeback_0/r_reg[e][write_enable]_0               |                                                                    |               65 |            258 |         3.97 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/dcache_0/dtlb_tags_reg_0_63_0_2_i_4_n_0            |                                                                    |               68 |            272 |         4.00 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/with_fpu.fpu_0/p_9_in                              |                                                                    |              154 |            320 |         2.08 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/loadstore1_0/r2[req][load]                         |                                                                    |              125 |            321 |         2.57 |
|  clkgen/pll/inst/clk_out1 | soc0/processor/decode2_0/r_reg[e][valid]0                         | soc0/processor/execute1_0/r[e][valid]                              |              172 |            377 |         2.19 |
|  clkgen/pll/inst/clk_out1 |                                                                   | soc0/processor/rst_fetch1                                          |              357 |            839 |         2.35 |
|  clkgen/pll/inst/clk_out1 |                                                                   | soc0/processor/mmu_0/p_3_out                                       |              290 |           1024 |         3.53 |
|  clkgen/pll/inst/clk_out1 |                                                                   |                                                                    |              470 |           1210 |         2.57 |
+---------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+--------------+


