# 3DIntegrationWithChisel

This repository has been made in order to generate RTL from modified RISCV cores.
The first one used is the RISC-MINI in which an ALU was added.
The second one concerns BOOM core for which we generated a 4ALU core and a smallBoomConfig that has 1ALU.
