# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/ec67/hdl" --include "../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/2fd3/hdl" --include "../../../../ddr_write_read.gen/sources_1/ip/clk_wiz_0" --include "D:/xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../ddr_write_read.srcs/sources_1/imports/hdl/SIM_PS_AXI_S_v1_0_S00_AXI.v" \
"../../../../ddr_write_read.srcs/sources_1/imports/hdl/SIM_PS_AXI_S_v1_0.v" \
"../../../../ddr_write_read.srcs/sources_1/imports/new/PL_DDR_v1_0_AXI_M.v" \
"../../../../ddr_write_read.srcs/sources_1/imports/new/PL_DDR_v1_0.v" \
"../../../../ddr_write_read.ip_user_files/bd/verify_write_read/ip/verify_write_read_SIM_PS_AXI_S_v1_0_0_0/sim/verify_write_read_SIM_PS_AXI_S_v1_0_0_0.v" \
"../../../../ddr_write_read.ip_user_files/bd/verify_write_read/ip/verify_write_read_PL_DDR_v1_0_0_0/sim/verify_write_read_PL_DDR_v1_0_0_0.v" \
"../../../../ddr_write_read.ip_user_files/bd/verify_write_read/sim/verify_write_read.v" \
"../../../../ddr_write_read.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../ddr_write_read.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../ddr_write_read.gen/sources_1/ip/vio_0/sim/vio_0.v" \
"../../../../ddr_write_read.srcs/sources_1/new/top.v" \
"../../../../ddr_write_read.gen/sources_1/bd/verify_write_read/hdl/verify_write_read_wrapper.v" \
"../../../../ddr_write_read.srcs/sim_1/new/sim_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
