

================================================================
== Vitis HLS Report for 'sendoutstream'
================================================================
* Date:           Sat May 11 22:35:41 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        UserDMA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.201 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sendoutstream_Pipeline_VITIS_LOOP_149_2_fu_99  |sendoutstream_Pipeline_VITIS_LOOP_149_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_147_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      39|    121|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     83|    -|
|Register         |        -|    -|      43|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      82|    206|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |grp_sendoutstream_Pipeline_VITIS_LOOP_149_2_fu_99  |sendoutstream_Pipeline_VITIS_LOOP_149_2  |        0|   0|  39|  121|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |Total                                              |                                         |        0|   0|  39|  121|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                             Variable Name                             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_sendoutstream_Pipeline_VITIS_LOOP_149_2_fu_99_outStreamTop_TREADY  |       and|   0|  0|   1|           1|           1|
    |ap_block_state1                                                        |        or|   0|  0|   1|           1|           1|
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                  |          |   0|  0|   2|           2|           2|
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  25|          6|    1|          6|
    |ap_done             |   9|          2|    1|          2|
    |in_en_clrsts_blk_n  |   9|          2|    1|          2|
    |m2s_buf_sts         |  13|          3|    1|          3|
    |outbuf_read         |   9|          2|    1|          2|
    |outcount48_blk_n    |   9|          2|    1|          2|
    |sts_clear_blk_n     |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  83|         19|    7|         19|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |   5|   0|    5|          0|
    |ap_done_reg                                                     |   1|   0|    1|          0|
    |grp_sendoutstream_Pipeline_VITIS_LOOP_149_2_fu_99_ap_start_reg  |   1|   0|    1|          0|
    |in_en_clrsts_read_reg_136                                       |   1|   0|    1|          0|
    |m2s_buf_sts_preg                                                |   1|   0|    1|          0|
    |out_val_last_V_fu_68                                            |   1|   0|    1|          0|
    |p_phi_loc_fu_64                                                 |   1|   0|    1|          0|
    |tmp_reg_149                                                     |  32|   0|   32|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           |  43|   0|   43|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+----------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|          sendoutstream|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|          sendoutstream|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|          sendoutstream|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|          sendoutstream|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|          sendoutstream|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|          sendoutstream|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|          sendoutstream|  return value|
|outbuf_dout           |   in|   40|     ap_fifo|                 outbuf|       pointer|
|outbuf_empty_n        |   in|    1|     ap_fifo|                 outbuf|       pointer|
|outbuf_read           |  out|    1|     ap_fifo|                 outbuf|       pointer|
|outcount48_dout       |   in|   32|     ap_fifo|             outcount48|       pointer|
|outcount48_empty_n    |   in|    1|     ap_fifo|             outcount48|       pointer|
|outcount48_read       |  out|    1|     ap_fifo|             outcount48|       pointer|
|in_en_clrsts_dout     |   in|    1|     ap_fifo|           in_en_clrsts|       pointer|
|in_en_clrsts_empty_n  |   in|    1|     ap_fifo|           in_en_clrsts|       pointer|
|in_en_clrsts_read     |  out|    1|     ap_fifo|           in_en_clrsts|       pointer|
|m2s_buf_sts           |  out|    1|      ap_vld|            m2s_buf_sts|       pointer|
|m2s_buf_sts_ap_vld    |  out|    1|      ap_vld|            m2s_buf_sts|       pointer|
|sts_clear_dout        |   in|    1|     ap_fifo|              sts_clear|       pointer|
|sts_clear_empty_n     |   in|    1|     ap_fifo|              sts_clear|       pointer|
|sts_clear_read        |  out|    1|     ap_fifo|              sts_clear|       pointer|
|outStreamTop_TDATA    |  out|   32|        axis|  outStreamTop_V_data_V|       pointer|
|outStreamTop_TVALID   |  out|    1|        axis|  outStreamTop_V_last_V|       pointer|
|outStreamTop_TREADY   |   in|    1|        axis|  outStreamTop_V_last_V|       pointer|
|outStreamTop_TLAST    |  out|    1|        axis|  outStreamTop_V_last_V|       pointer|
|outStreamTop_TKEEP    |  out|    4|        axis|  outStreamTop_V_keep_V|       pointer|
|outStreamTop_TSTRB    |  out|    4|        axis|  outStreamTop_V_strb_V|       pointer|
|outStreamTop_TUSER    |  out|    7|        axis|  outStreamTop_V_user_V|       pointer|
+----------------------+-----+-----+------------+-----------------------+--------------+

