<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_DB3C1AAB-E8E3-498A-88B6-F326FA9585E0"><title>I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology</title><body><section id="SECTION_BC9F3A1C-154E-4FB7-A012-1E5906A5F30E"><fig id="FIG_i2s_host_mode__4-load_daisy_chain_cable_and_add-in_card_topology_diagram_1"><title>I2S Host Mode: 4-load Daisy Chain (Cable and Add-In Card) Topology Diagram</title><image href="FIG_i2s host mode_ 4-load daisy chain (cable and add-in card) topology diagram_1.png" scalefit="yes" id="IMG_i2s_host_mode__4-load_daisy_chain_cable_and_add-in_card_topology_diagram_1_png" /></fig><table id="TABLE_BC9F3A1C-154E-4FB7-A012-1E5906A5F30E_1"><title>I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>R1</p></entry><entry><p>[1] GPP_D (I2S0): 56 Ω ± 10%.</p><p>[2] GPP_S (I2S1/ I2S2): 0 Ω placeholder.</p><p>Recommended to be placed 25.4 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</p></entry></row><row><entry><p>R2</p></entry><entry><p>27 Ω ± 10%.</p><p>Recommended to be placed 12.7 mm from the device.</p></entry></row><row><entry><p>Max frequency</p></entry><entry><p>6.144 MHz</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>[1] Continuous GND is recommended.</p><p>[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).</p><p>[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</p></entry></row><row><entry><p>Device AC timing characteristics </p></entry><entry><p>Data input setup time &lt; 10 ns. </p><p>Data input hold time &lt; 10 ns.</p><p>0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</p></entry></row><row><entry><p>Length matching between CLK and DATA signals</p></entry><entry><p>12.7 mm</p></entry></row><row><entry><p>Trace spacing between DATA and DATA signals</p></entry><entry><p>0.125 mm</p></entry></row><row><entry><p>Trace spacing between CLK and DATA/ other signals</p></entry><entry><p>0.375 mm</p></entry></row><row><entry><p>Trace spacing between port to port</p></entry><entry><p>0.375 mm</p></entry></row><row><entry><p>CPU buffer driver strength</p></entry><entry><p>[1] GPP_D (I2S0): 50 Ω.</p><p>[2] GPP_S (I2S1/ I2S2): 50 Ω, slew 11. </p></entry></row><row><entry><p>Signal name/ list</p></entry><entry><p>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</p></entry></row></tbody></tgroup></table><table id="TABLE_BC9F3A1C-154E-4FB7-A012-1E5906A5F30E_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>7</p></entry><entry><p>Total Channel</p></entry></row><row><entry><p>Tx</p></entry><entry><p>7</p></entry><entry><p>Total Channel</p></entry></row><row><entry><p>Rx</p></entry><entry><p>7</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_B31FD5C7-ED80-4E4F-9EBF-5D86D9839DDB"><title>Segment Lengths</title><table id="TABLE_B31FD5C7-ED80-4E4F-9EBF-5D86D9839DDB_1"><title>I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology Segment Lengths Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL</p></entry><entry><p>25.4</p></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL</p></entry><entry><p>279.4</p></entry></row><row><entry><p>M2</p></entry><entry><p>MS, DSL</p></entry><entry><p>38.1</p></entry></row><row><entry><p>M3</p></entry><entry><p>MS, DSL</p></entry><entry><p>25.4</p></entry></row><row><entry><p>M4</p></entry><entry><p>MS, DSL</p></entry><entry><p>50.8</p></entry></row><row><entry><p>M5</p></entry><entry><p>MS, DSL</p></entry><entry><p>25.4</p></entry></row><row><entry><p>BI</p></entry><entry><p>MS, DSL</p></entry><entry><p>25.4</p></entry></row><row><entry><p>M_Cable</p></entry><entry><p>Cable</p></entry><entry><p>25.4</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 495.3</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 495.3 mm; 2) Total topology length = 571.5 mm. </p></section></body></topic>