[11/02 17:20:03      0s] 
[11/02 17:20:03      0s] Cadence Innovus(TM) Implementation System.
[11/02 17:20:03      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/02 17:20:03      0s] 
[11/02 17:20:03      0s] Version:	v19.10-p002_1, built Fri Apr 19 15:18:11 PDT 2019
[11/02 17:20:03      0s] Options:	-no_gui -files par_main.tcl 
[11/02 17:20:03      0s] Date:		Sat Nov  2 17:20:03 2019
[11/02 17:20:03      0s] Host:		M66-080-2 (x86_64 w/Linux 3.13.0-170-generic) (4cores*4cpus*Intel(R) Core(TM) i5-4690S CPU @ 3.20GHz 6144KB)
[11/02 17:20:03      0s] OS:		Unsupported OS as /etc does not have release info
[11/02 17:20:03      0s] 
[11/02 17:20:03      0s] License:
[11/02 17:20:03      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[11/02 17:20:03      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/02 17:20:12      9s] @(#)CDS: Innovus v19.10-p002_1 (64bit) 04/19/2019 15:18 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/02 17:20:12      9s] @(#)CDS: NanoRoute 19.10-p002_1 NR190418-1643/19_10-UB (database version 18.20, 458.7.1) {superthreading v1.51}
[11/02 17:20:12      9s] @(#)CDS: AAE 19.10-b002 (64bit) 04/19/2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/02 17:20:12      9s] @(#)CDS: CTE 19.10-p002_1 () Apr 19 2019 06:39:48 ( )
[11/02 17:20:12      9s] @(#)CDS: SYNTECH 19.10-b001_1 () Apr  4 2019 03:00:51 ( )
[11/02 17:20:12      9s] @(#)CDS: CPE v19.10-p002
[11/02 17:20:12      9s] @(#)CDS: IQuantus/TQuantus 19.1.0-e101 (64bit) Thu Feb 28 10:29:46 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/02 17:20:12      9s] @(#)CDS: OA 22.60-p012 Thu Dec 20 13:36:08 2018
[11/02 17:20:12      9s] @(#)CDS: SGN 18.10-d003 (18-Jul-2018) (64 bit executable, Qt5.9.1)
[11/02 17:20:12      9s] @(#)CDS: RCDB 11.14.18
[11/02 17:20:12      9s] @(#)CDS: STYLUS 19.10-b001_1 (03/15/2019 08:18 PDT)
[11/02 17:20:12      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt.

[11/02 17:20:12      9s] The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.
[11/02 17:20:13      9s] 
[11/02 17:20:13      9s] **INFO:  MMMC transition support version v31-84 
[11/02 17:20:13      9s] 
[11/02 17:20:13      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/02 17:20:13      9s] <CMD> suppressMessage ENCEXT-2799
[11/02 17:20:13      9s] <CMD> getVersion
[11/02 17:20:14      9s] [INFO] Loading PVS 16.15 fill procedures
[11/02 17:20:14      9s] **WARN: Tk package not loaded. The PVS fill DRC monitor is disabled.
[11/02 17:20:14      9s] Sourcing file "par_main.tcl" ...
[11/02 17:20:14      9s] <CMD> read_activity_file -format VCD -scope mpadd_tb/u_DUT mpadd.vcd
[11/02 17:20:14      9s] <CMD> setCheckMode -netlist true -library true
[11/02 17:20:14      9s] <CMD> setImportMode -treatUndefinedCellAsBbox 0 -keepEmptyModule 1
[11/02 17:20:14      9s] <CMD> set init_import_mode {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1}
[11/02 17:20:14      9s] <CMD> set init_top_cell mpadd32_shift
[11/02 17:20:14      9s] <CMD> set init_verilog { ../../../build/rc-synth/current/synthesized.v }
[11/02 17:20:14      9s] <CMD> set init_design_netlisttype Verilog
[11/02 17:20:14      9s] <CMD> set init_design_settop 1
[11/02 17:20:14      9s] <CMD> set init_lef_file { /mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef }
[11/02 17:20:14      9s] <CMD> set init_gnd_net VSS
[11/02 17:20:14      9s] <CMD> set init_pwr_net VDD
[11/02 17:20:14      9s] <CMD> set init_mmmc_file par_mmmc.tcl
[11/02 17:20:14      9s] <CMD> set init_design_uniquify 1
[11/02 17:20:14      9s] <CMD> init_design
[11/02 17:20:14      9s] #% Begin Load MMMC data ... (date=11/02 17:20:14, mem=448.0M)
[11/02 17:20:14      9s] #% End Load MMMC data ... (date=11/02 17:20:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=448.2M, current mem=448.2M)
[11/02 17:20:14      9s] 
[11/02 17:20:14      9s] Loading LEF file /mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[11/02 17:20:14      9s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[11/02 17:20:14      9s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[11/02 17:20:14      9s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[11/02 17:20:14      9s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[11/02 17:20:14      9s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[11/02 17:20:14      9s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[11/02 17:20:14      9s] 
[11/02 17:20:14      9s] Loading LEF file /mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[11/02 17:20:14      9s] Set DBUPerIGU to M2 pitch 400.
[11/02 17:20:15      9s] 
[11/02 17:20:15      9s] Loading LEF file /mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef ...
[11/02 17:20:15      9s] **WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/02 17:20:15      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/02 17:20:15      9s] Type 'man IMPLF-58' for more detail.
[11/02 17:20:15      9s] **WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/02 17:20:15      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/02 17:20:15      9s] Type 'man IMPLF-58' for more detail.
[11/02 17:20:15      9s] **WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/02 17:20:15      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/02 17:20:15      9s] Type 'man IMPLF-58' for more detail.
[11/02 17:20:15      9s] **WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/02 17:20:15      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/02 17:20:15      9s] Type 'man IMPLF-58' for more detail.
[11/02 17:20:15      9s] **WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/02 17:20:15      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/02 17:20:15      9s] Type 'man IMPLF-58' for more detail.
[11/02 17:20:15      9s] **WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/02 17:20:15      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/02 17:20:15      9s] Type 'man IMPLF-58' for more detail.
[11/02 17:20:15      9s] **WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/02 17:20:15      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/02 17:20:15      9s] Type 'man IMPLF-58' for more detail.
[11/02 17:20:15      9s] **WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/02 17:20:15      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/02 17:20:15      9s] Type 'man IMPLF-58' for more detail.
[11/02 17:20:15      9s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/02 17:20:15      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/02 17:20:15      9s] Type 'man IMPLF-58' for more detail.
[11/02 17:20:15      9s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/02 17:20:15      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/02 17:20:15      9s] Type 'man IMPLF-58' for more detail.
[11/02 17:20:15      9s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/02 17:20:15      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/02 17:20:15      9s] Type 'man IMPLF-58' for more detail.
[11/02 17:20:15      9s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/02 17:20:15      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/02 17:20:15      9s] Type 'man IMPLF-58' for more detail.
[11/02 17:20:15      9s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/02 17:20:15      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/02 17:20:15      9s] Type 'man IMPLF-58' for more detail.
[11/02 17:20:15      9s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/02 17:20:15      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/02 17:20:15      9s] Type 'man IMPLF-58' for more detail.
[11/02 17:20:15      9s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/02 17:20:15      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/02 17:20:15      9s] Type 'man IMPLF-58' for more detail.
[11/02 17:20:15      9s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[11/02 17:20:15      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/02 17:20:15      9s] Type 'man IMPLF-58' for more detail.
[11/02 17:20:15      9s] **WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
[11/02 17:20:15      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/02 17:20:15      9s] Type 'man IMPLF-61' for more detail.
[11/02 17:20:15      9s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/02 17:20:15      9s] Type 'man IMPLF-200' for more detail.
[11/02 17:20:15      9s] 
[11/02 17:20:15      9s] viaInitial starts at Sat Nov  2 17:20:15 2019
viaInitial ends at Sat Nov  2 17:20:15 2019

##  Check design process and node:  
##  Both design process and tech node are not set.

[11/02 17:20:15      9s] Loading view definition file from par_mmmc.tcl
[11/02 17:20:15      9s] Reading libs_wc timing library '/afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib' ...
[11/02 17:20:15      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXL' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXL' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXL' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXL' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15      9s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/02 17:20:15     10s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15     10s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15     10s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15     10s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15     10s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15     10s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15     10s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15     10s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15     10s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15     10s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[11/02 17:20:15     10s] Read 489 cells in library 'slow_vdd1v2' 
[11/02 17:20:15     10s] Reading libs_bc timing library '/afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
[11/02 17:20:15     10s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[11/02 17:20:15     10s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[11/02 17:20:15     10s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[11/02 17:20:15     10s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[11/02 17:20:15     10s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[11/02 17:20:15     10s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[11/02 17:20:15     10s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[11/02 17:20:15     10s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[11/02 17:20:15     10s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[11/02 17:20:15     10s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[11/02 17:20:15     10s] Read 489 cells in library 'fast_vdd1v2' 
[11/02 17:20:15     10s] *** End library_loading (cpu=0.01min, real=0.00min, mem=21.9M, fe_cpu=0.18min, fe_real=0.20min, fe_mem=542.5M) ***
[11/02 17:20:15     10s] #% Begin Load netlist data ... (date=11/02 17:20:15, mem=471.2M)
[11/02 17:20:15     10s] *** Begin netlist parsing (mem=542.5M) ***
[11/02 17:20:15     10s] Created 489 new cells from 2 timing libraries.
[11/02 17:20:15     10s] Reading netlist ...
[11/02 17:20:15     10s] Backslashed names will retain backslash and a trailing blank character.
[11/02 17:20:15     10s] Reading verilog netlist '../../../build/rc-synth/current/synthesized.v'
[11/02 17:20:15     10s] 
[11/02 17:20:15     10s] *** Memory Usage v#1 (Current mem = 542.480M, initial mem = 231.383M) ***
[11/02 17:20:15     10s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=542.5M) ***
[11/02 17:20:15     10s] #% End Load netlist data ... (date=11/02 17:20:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=481.4M, current mem=481.4M)
[11/02 17:20:15     10s] Set top cell to mpadd32_shift.
[11/02 17:20:16     10s] Hooked 978 DB cells to tlib cells.
[11/02 17:20:16     10s] Starting recursive module instantiation check.
[11/02 17:20:16     10s] No recursion found.
[11/02 17:20:16     10s] Building hierarchical netlist for Cell mpadd32_shift ...
[11/02 17:20:16     10s] *** Netlist is unique.
[11/02 17:20:16     10s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[11/02 17:20:16     10s] ** info: there are 1073 modules.
[11/02 17:20:16     10s] ** info: there are 2194 stdCell insts.
[11/02 17:20:16     10s] 
[11/02 17:20:16     10s] *** Memory Usage v#1 (Current mem = 564.906M, initial mem = 231.383M) ***
[11/02 17:20:16     10s] Creating directory checkNetlist.
[11/02 17:20:16     10s] ############################################################################
[11/02 17:20:16     10s] # Innovus Netlist Design Rule Check
[11/02 17:20:16     10s] # Sat Nov  2 17:20:16 2019

[11/02 17:20:16     10s] ############################################################################
[11/02 17:20:16     10s] Design: mpadd32_shift
[11/02 17:20:16     10s] 
[11/02 17:20:16     10s] ------ Design Summary:
[11/02 17:20:16     10s] Total Standard Cell Number   (cells) : 2194
[11/02 17:20:16     10s] Total Block Cell Number      (cells) : 0
[11/02 17:20:16     10s] Total I/O Pad Cell Number    (cells) : 0
[11/02 17:20:16     10s] Total Standard Cell Area     ( um^2) : 7141.64
[11/02 17:20:16     10s] Total Block Cell Area        ( um^2) : 0.00
[11/02 17:20:16     10s] Total I/O Pad Cell Area      ( um^2) : 0.00
[11/02 17:20:16     10s] 
[11/02 17:20:16     10s] ------ Design Statistics:
[11/02 17:20:16     10s] 
[11/02 17:20:16     10s] Number of Instances            : 2194
[11/02 17:20:16     10s] Number of Non-uniquified Insts : 2183
[11/02 17:20:16     10s] Number of Nets                 : 2745
[11/02 17:20:16     10s] Average number of Pins per Net : 3.32
[11/02 17:20:16     10s] Maximum number of Pins in Net  : 775
[11/02 17:20:16     10s] 
[11/02 17:20:16     10s] ------ I/O Port summary
[11/02 17:20:16     10s] 
[11/02 17:20:16     10s] Number of Primary I/O Ports    : 774
[11/02 17:20:16     10s] Number of Input Ports          : 516
[11/02 17:20:16     10s] Number of Output Ports         : 258
[11/02 17:20:16     10s] Number of Bidirectional Ports  : 0
[11/02 17:20:16     10s] Number of Power/Ground Ports   : 0
[11/02 17:20:16     10s] Number of Floating Ports                     *: 0
[11/02 17:20:16     10s] Number of Ports Connected to Multiple Pads   *: 0
[11/02 17:20:16     10s] Number of Ports Connected to Core Instances   : 774
[11/02 17:20:16     10s] **WARN: (IMPREPO-202):	There are 774 Ports connected to core instances.
[11/02 17:20:16     10s] 
[11/02 17:20:16     10s] ------ Design Rule Checking:
[11/02 17:20:16     10s] 
[11/02 17:20:16     10s] Number of Output Pins connect to Power/Ground *: 0
[11/02 17:20:16     10s] Number of Insts with Input Pins tied together ?: 0
[11/02 17:20:16     10s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[11/02 17:20:16     10s] Number of Input/InOut Floating Pins            : 0
[11/02 17:20:16     10s] Number of Output Floating Pins                 : 0
[11/02 17:20:16     10s] Number of Output Term Marked TieHi/Lo         *: 0
[11/02 17:20:16     10s] 
[11/02 17:20:16     10s] Number of nets with tri-state drivers          : 0
[11/02 17:20:16     10s] Number of nets with parallel drivers           : 0
[11/02 17:20:16     10s] Number of nets with multiple drivers           : 0
[11/02 17:20:16     10s] Number of nets with no driver (No FanIn)       : 0
[11/02 17:20:16     10s] Number of Output Floating nets (No FanOut)     : 0
[11/02 17:20:16     10s] Number of High Fanout nets (>50)               : 1
[11/02 17:20:16     10s] **WARN: (IMPREPO-227):	There are 1 High Fanout nets (>50).
[11/02 17:20:16     10s] Report saved in file checkNetlist/mpadd32_shift.main.htm.ascii.
[11/02 17:20:16     10s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/02 17:20:16     10s] Type 'man IMPFP-3961' for more detail.
[11/02 17:20:16     10s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/02 17:20:16     10s] Type 'man IMPFP-3961' for more detail.
[11/02 17:20:16     10s] Set Default Net Delay as 1000 ps.
[11/02 17:20:16     10s] Set Default Net Load as 0.5 pF. 
[11/02 17:20:16     10s] Set Default Input Pin Transition as 0.1 ps.
[11/02 17:20:16     11s] Extraction setup Started 
[11/02 17:20:16     11s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/02 17:20:16     11s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[11/02 17:20:17     11s] Generating auto layer map file.
[11/02 17:20:17     11s] Importing multi-corner technology file(s) for preRoute extraction...
[11/02 17:20:17     11s] /mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[11/02 17:20:17     12s] Generating auto layer map file.
[11/02 17:20:20     14s] Completed (cpu: 0:00:03.6 real: 0:00:04.0)
[11/02 17:20:20     14s] Set Shrink Factor to 1.00000
[11/02 17:20:20     14s] Summary of Active RC-Corners : 
[11/02 17:20:20     14s]  
[11/02 17:20:20     14s]  Analysis View: av_wc
[11/02 17:20:20     14s]     RC-Corner Name        : typ_rc
[11/02 17:20:20     14s]     RC-Corner Index       : 0
[11/02 17:20:20     14s]     RC-Corner Temperature : 25 Celsius
[11/02 17:20:20     14s]     RC-Corner Cap Table   : ''
[11/02 17:20:20     14s]     RC-Corner PreRoute Res Factor         : 1
[11/02 17:20:20     14s]     RC-Corner PreRoute Cap Factor         : 1
[11/02 17:20:20     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/02 17:20:20     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/02 17:20:20     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/02 17:20:20     14s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/02 17:20:20     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/02 17:20:20     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/02 17:20:20     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/02 17:20:20     14s]     RC-Corner Technology file: '/mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[11/02 17:20:20     14s]  
[11/02 17:20:20     14s]  Analysis View: av_bc
[11/02 17:20:20     14s]     RC-Corner Name        : typ_rc
[11/02 17:20:20     14s]     RC-Corner Index       : 0
[11/02 17:20:20     14s]     RC-Corner Temperature : 25 Celsius
[11/02 17:20:20     14s]     RC-Corner Cap Table   : ''
[11/02 17:20:20     14s]     RC-Corner PreRoute Res Factor         : 1
[11/02 17:20:20     14s]     RC-Corner PreRoute Cap Factor         : 1
[11/02 17:20:20     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/02 17:20:20     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/02 17:20:20     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/02 17:20:20     14s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/02 17:20:20     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/02 17:20:20     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/02 17:20:20     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/02 17:20:20     14s]     RC-Corner Technology file: '/mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[11/02 17:20:20     14s] LayerId::1 widthSet size::1
[11/02 17:20:20     14s] LayerId::2 widthSet size::1
[11/02 17:20:20     14s] LayerId::3 widthSet size::1
[11/02 17:20:20     14s] LayerId::4 widthSet size::1
[11/02 17:20:20     14s] LayerId::5 widthSet size::1
[11/02 17:20:20     14s] LayerId::6 widthSet size::1
[11/02 17:20:20     14s] LayerId::7 widthSet size::1
[11/02 17:20:20     14s] LayerId::8 widthSet size::1
[11/02 17:20:20     14s] LayerId::9 widthSet size::1
[11/02 17:20:20     14s] LayerId::10 widthSet size::1
[11/02 17:20:20     14s] LayerId::11 widthSet size::1
[11/02 17:20:20     14s] Updating RC grid for preRoute extraction ...
[11/02 17:20:20     14s] Initializing multi-corner resistance tables ...
[11/02 17:20:20     14s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[11/02 17:20:20     14s] *Info: initialize multi-corner CTS.
[11/02 17:20:20     14s] Reading timing constraints file 'par.sdc' ...
[11/02 17:20:20     14s] Current (total cpu=0:00:14.8, real=0:00:17.0, peak res=704.1M, current mem=704.1M)
[11/02 17:20:20     14s] INFO (CTE): Constraints read successfully.
[11/02 17:20:20     14s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=722.2M, current mem=722.2M)
[11/02 17:20:20     14s] Current (total cpu=0:00:14.8, real=0:00:17.0, peak res=722.2M, current mem=722.2M)
[11/02 17:20:20     14s] Creating Cell Server ...(0, 1, 1, 1)
[11/02 17:20:20     14s] Summary for sequential cells identification: 
[11/02 17:20:20     14s]   Identified SBFF number: 104
[11/02 17:20:20     14s]   Identified MBFF number: 0
[11/02 17:20:20     14s]   Identified SB Latch number: 0
[11/02 17:20:20     14s]   Identified MB Latch number: 0
[11/02 17:20:20     14s]   Not identified SBFF number: 16
[11/02 17:20:20     14s]   Not identified MBFF number: 0
[11/02 17:20:20     14s]   Not identified SB Latch number: 0
[11/02 17:20:20     14s]   Not identified MB Latch number: 0
[11/02 17:20:20     14s]   Number of sequential cells which are not FFs: 32
[11/02 17:20:20     14s] Total number of combinational cells: 327
[11/02 17:20:20     14s] Total number of sequential cells: 152
[11/02 17:20:20     14s] Total number of tristate cells: 10
[11/02 17:20:20     14s] Total number of level shifter cells: 0
[11/02 17:20:20     14s] Total number of power gating cells: 0
[11/02 17:20:20     14s] Total number of isolation cells: 0
[11/02 17:20:20     14s] Total number of power switch cells: 0
[11/02 17:20:20     14s] Total number of pulse generator cells: 0
[11/02 17:20:20     14s] Total number of always on buffers: 0
[11/02 17:20:20     14s] Total number of retention cells: 0
[11/02 17:20:20     14s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[11/02 17:20:20     14s] Total number of usable buffers: 16
[11/02 17:20:20     14s] List of unusable buffers:
[11/02 17:20:20     14s] Total number of unusable buffers: 0
[11/02 17:20:20     14s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[11/02 17:20:20     14s] Total number of usable inverters: 19
[11/02 17:20:20     14s] List of unusable inverters:
[11/02 17:20:20     14s] Total number of unusable inverters: 0
[11/02 17:20:20     14s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[11/02 17:20:20     14s] Total number of identified usable delay cells: 8
[11/02 17:20:20     14s] List of identified unusable delay cells:
[11/02 17:20:20     14s] Total number of identified unusable delay cells: 0
[11/02 17:20:20     14s] Creating Cell Server, finished. 
[11/02 17:20:20     14s] 
[11/02 17:20:20     14s] Deleting Cell Server ...
[11/02 17:20:20     14s] 
[11/02 17:20:20     14s] *** Summary of all messages that are not suppressed in this session:
[11/02 17:20:20     14s] Severity  ID               Count  Summary                                  
[11/02 17:20:20     14s] WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
[11/02 17:20:20     14s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[11/02 17:20:20     14s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/02 17:20:20     14s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/02 17:20:20     14s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[11/02 17:20:20     14s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[11/02 17:20:20     14s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[11/02 17:20:20     14s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[11/02 17:20:20     14s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[11/02 17:20:20     14s] *** Message Summary: 68 warning(s), 0 error(s)
[11/02 17:20:20     14s] 
[11/02 17:20:20     14s] <CMD> setDesignMode -process 45 -addPhysicalCell hier
[11/02 17:20:20     14s] ##  Process: 45            (User Set)               
[11/02 17:20:20     14s] ##     Node: (not set)                           
[11/02 17:20:20     14s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/02 17:20:20     14s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[11/02 17:20:20     14s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/02 17:20:20     14s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[11/02 17:20:20     14s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[11/02 17:20:20     14s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[11/02 17:20:20     14s] <CMD> setDrawView fplan
[11/02 17:20:20     14s] <CMD> floorPlan -r 1 0.7 7.2 6.84 7.2 6.84
[11/02 17:20:20     14s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/02 17:20:20     14s] Type 'man IMPFP-3961' for more detail.
[11/02 17:20:20     14s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/02 17:20:20     14s] Type 'man IMPFP-3961' for more detail.
[11/02 17:20:20     14s] <CMD> addRing -type core_rings -layer {top M10 bottom M10 left M9 right M9} -width 2.0 -spacing 1.0 -center 1 -nets {VDD VSS}
[11/02 17:20:20     14s] #% Begin addRing (date=11/02 17:20:20, mem=744.1M)
[11/02 17:20:20     14s] 
[11/02 17:20:20     14s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.5M)
[11/02 17:20:20     14s] Ring generation is complete.
[11/02 17:20:20     14s] vias are now being generated.
[11/02 17:20:20     14s] addRing created 8 wires.
[11/02 17:20:20     14s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/02 17:20:20     14s] +--------+----------------+----------------+
[11/02 17:20:20     14s] |  Layer |     Created    |     Deleted    |
[11/02 17:20:20     14s] +--------+----------------+----------------+
[11/02 17:20:20     14s] | Metal9 |        4       |       NA       |
[11/02 17:20:20     14s] |  Via9  |        8       |        0       |
[11/02 17:20:20     14s] | Metal10|        4       |       NA       |
[11/02 17:20:20     14s] +--------+----------------+----------------+
[11/02 17:20:20     14s] #% End addRing (date=11/02 17:20:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=745.7M, current mem=744.7M)
[11/02 17:20:20     14s] <CMD> createPGPin VSS! -net VSS -geom M9 1.1 8 3.1 10
[11/02 17:20:20     14s] **WARN: (IMPDB-2074):	Escape fterm name for cell (mpadd32_shift) from (VSS!) to (\VSS! ).
[11/02 17:20:20     14s] <CMD> createPGPin VDD! -net VDD -geom M9 4.1 8 6.1 10
[11/02 17:20:20     14s] **WARN: (IMPDB-2074):	Escape fterm name for cell (mpadd32_shift) from (VDD!) to (\VDD! ).
[11/02 17:20:20     14s] <CMD> addStripe -direction horizontal -layer M10 -width 1.0 -spacing 10.0 -set_to_set_distance 22.0 -nets {VDD VSS}
[11/02 17:20:20     14s] #% Begin addStripe (date=11/02 17:20:20, mem=744.8M)
[11/02 17:20:20     14s] 
[11/02 17:20:20     14s] Initialize fgc environment(mem: 816.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.5M)
[11/02 17:20:20     14s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.5M)
[11/02 17:20:20     14s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.5M)
[11/02 17:20:20     14s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.5M)
[11/02 17:20:20     14s] Starting stripe generation ...
[11/02 17:20:20     14s] Non-Default Mode Option Settings :
[11/02 17:20:20     14s]   NONE
[11/02 17:20:20     14s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 4.100000 7.340000 109.500000 7.340000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[11/02 17:20:20     14s] Stripe generation is complete.
[11/02 17:20:20     14s] vias are now being generated.
[11/02 17:20:20     14s] addStripe created 9 wires.
[11/02 17:20:20     14s] ViaGen created 18 vias, deleted 0 via to avoid violation.
[11/02 17:20:20     14s] +--------+----------------+----------------+
[11/02 17:20:20     14s] |  Layer |     Created    |     Deleted    |
[11/02 17:20:20     14s] +--------+----------------+----------------+
[11/02 17:20:20     14s] |  Via9  |       18       |        0       |
[11/02 17:20:20     14s] | Metal10|        9       |       NA       |
[11/02 17:20:20     14s] +--------+----------------+----------------+
[11/02 17:20:20     14s] #% End addStripe (date=11/02 17:20:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=745.6M, current mem=745.6M)
[11/02 17:20:20     14s] <CMD> addStripe -direction vertical -layer M9 -width 1.0 -spacing 10.0 -set_to_set_distance 22.0 -nets {VDD VSS}
[11/02 17:20:20     14s] #% Begin addStripe (date=11/02 17:20:20, mem=745.6M)
[11/02 17:20:20     14s] 
[11/02 17:20:20     14s] Initialize fgc environment(mem: 816.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.5M)
[11/02 17:20:20     14s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.5M)
[11/02 17:20:20     14s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.5M)
[11/02 17:20:20     14s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.5M)
[11/02 17:20:20     14s] Starting stripe generation ...
[11/02 17:20:20     14s] Non-Default Mode Option Settings :
[11/02 17:20:20     14s]   -trim_antenna_max_distance  0.00
[11/02 17:20:20     14s] Stripe generation is complete.
[11/02 17:20:20     14s] vias are now being generated.
[11/02 17:20:20     14s] addStripe created 10 wires.
[11/02 17:20:20     14s] ViaGen created 65 vias, deleted 0 via to avoid violation.
[11/02 17:20:20     14s] +--------+----------------+----------------+
[11/02 17:20:20     14s] |  Layer |     Created    |     Deleted    |
[11/02 17:20:20     14s] +--------+----------------+----------------+
[11/02 17:20:20     14s] | Metal9 |       10       |       NA       |
[11/02 17:20:20     14s] |  Via9  |       65       |        0       |
[11/02 17:20:20     14s] +--------+----------------+----------------+
[11/02 17:20:20     14s] #% End addStripe (date=11/02 17:20:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=745.6M, current mem=745.6M)
[11/02 17:20:20     14s] <CMD> sroute -connect corePin -nets {VDD VSS}
[11/02 17:20:20     15s] #% Begin sroute (date=11/02 17:20:20, mem=745.6M)
[11/02 17:20:20     15s] *** Begin SPECIAL ROUTE on Sat Nov  2 17:20:20 2019 ***
[11/02 17:20:20     15s] SPECIAL ROUTE ran on directory: /afs/athena.mit.edu/user/a/s/asludds/6374/pset5/mp_add/build/enc-par/build-2019-11-02_17-20
[11/02 17:20:20     15s] SPECIAL ROUTE ran on machine: M66-080-2 (Linux 3.13.0-170-generic x86_64 3.20Ghz)
[11/02 17:20:20     15s] 
[11/02 17:20:20     15s] Begin option processing ...
[11/02 17:20:20     15s] srouteConnectPowerBump set to false
[11/02 17:20:20     15s] routeSelectNet set to "VDD VSS"
[11/02 17:20:20     15s] routeSpecial set to true
[11/02 17:20:20     15s] srouteConnectBlockPin set to false
[11/02 17:20:20     15s] srouteConnectConverterPin set to false
[11/02 17:20:20     15s] srouteConnectPadPin set to false
[11/02 17:20:20     15s] srouteConnectStripe set to false
[11/02 17:20:20     15s] srouteFollowCorePinEnd set to 3
[11/02 17:20:20     15s] srouteFollowPadPin set to false
[11/02 17:20:20     15s] srouteJogControl set to "preferWithChanges differentLayer"
[11/02 17:20:20     15s] sroutePadPinAllPorts set to true
[11/02 17:20:20     15s] sroutePreserveExistingRoutes set to true
[11/02 17:20:20     15s] srouteRoutePowerBarPortOnBothDir set to true
[11/02 17:20:20     15s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1670.00 megs.
[11/02 17:20:20     15s] 
[11/02 17:20:20     15s] Reading DB technology information...
[11/02 17:20:20     15s] Finished reading DB technology information.
[11/02 17:20:20     15s] Reading floorplan and netlist information...
[11/02 17:20:20     15s] Finished reading floorplan and netlist information.
[11/02 17:20:20     15s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[11/02 17:20:20     15s] Read in 24 layers, 11 routing layers, 1 overlap layer
[11/02 17:20:20     15s] Read in 2 nondefault rules, 0 used
[11/02 17:20:20     15s] Read in 583 macros, 33 used
[11/02 17:20:20     15s] Read in 33 components
[11/02 17:20:20     15s]   33 core components: 33 unplaced, 0 placed, 0 fixed
[11/02 17:20:20     15s] Read in 2 physical pins
[11/02 17:20:20     15s]   2 physical pins: 0 unplaced, 0 placed, 2 fixed
[11/02 17:20:20     15s] Read in 774 logical pins
[11/02 17:20:20     15s] Read in 774 nets
[11/02 17:20:20     15s] Read in 2 special nets, 2 routed
[11/02 17:20:20     15s] Read in 2 terminals
[11/02 17:20:20     15s] 2 nets selected.
[11/02 17:20:20     15s] 
[11/02 17:20:20     15s] Begin power routing ...
[11/02 17:20:20     15s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
[11/02 17:20:20     15s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/02 17:20:20     15s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
[11/02 17:20:20     15s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/02 17:20:20     15s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/02 17:20:20     15s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/02 17:20:20     15s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/02 17:20:20     15s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/02 17:20:20     15s] CPU time for FollowPin 0 seconds
[11/02 17:20:20     15s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/02 17:20:20     15s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/02 17:20:20     15s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/02 17:20:20     15s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/02 17:20:20     15s] CPU time for FollowPin 0 seconds
[11/02 17:20:20     15s]   Number of Core ports routed: 120
[11/02 17:20:20     15s]   Number of Followpin connections: 60
[11/02 17:20:20     15s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1676.00 megs.
[11/02 17:20:20     15s] 
[11/02 17:20:20     15s] 
[11/02 17:20:20     15s] 
[11/02 17:20:20     15s]  Begin updating DB with routing results ...
[11/02 17:20:20     15s]  Updating DB with 2 io pins ...
[11/02 17:20:20     15s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/02 17:20:20     15s] Pin and blockage extraction finished
[11/02 17:20:20     15s] 
[11/02 17:20:20     15s] sroute created 180 wires.
[11/02 17:20:20     15s] ViaGen created 3360 vias, deleted 0 via to avoid violation.
[11/02 17:20:20     15s] +--------+----------------+----------------+
[11/02 17:20:20     15s] |  Layer |     Created    |     Deleted    |
[11/02 17:20:20     15s] +--------+----------------+----------------+
[11/02 17:20:20     15s] | Metal1 |       180      |       NA       |
[11/02 17:20:20     15s] |  Via1  |       420      |        0       |
[11/02 17:20:20     15s] |  Via2  |       420      |        0       |
[11/02 17:20:20     15s] |  Via3  |       420      |        0       |
[11/02 17:20:20     15s] |  Via4  |       420      |        0       |
[11/02 17:20:20     15s] |  Via5  |       420      |        0       |
[11/02 17:20:20     15s] |  Via6  |       420      |        0       |
[11/02 17:20:20     15s] |  Via7  |       420      |        0       |
[11/02 17:20:20     15s] |  Via8  |       420      |        0       |
[11/02 17:20:20     15s] +--------+----------------+----------------+
[11/02 17:20:20     15s] #% End sroute (date=11/02 17:20:20, total cpu=0:00:00.4, real=0:00:00.0, peak res=772.4M, current mem=757.4M)
[11/02 17:20:20     15s] <CMD> globalNetConnect VSS -type pgpin -inst * -pin VSS -module {}
[11/02 17:20:20     15s] <CMD> globalNetConnect VDD -type pgpin -inst * -pin VDD -module {}
[11/02 17:20:20     15s] <CMD> globalNetConnect VDD -type tiehi -inst * -module {}
[11/02 17:20:20     15s] <CMD> globalNetConnect VSS -type tielo -inst * -module {}
[11/02 17:20:20     15s] <CMD> setDrawView place
[11/02 17:20:20     15s] <CMD> setPlaceMode -place_global_place_io_pins true
[11/02 17:20:20     15s] <CMD> place_opt_design
[11/02 17:20:20     15s] *** Starting GigaPlace ***
[11/02 17:20:20     15s] **INFO: user set placement options
[11/02 17:20:20     15s] setPlaceMode -place_global_place_io_pins true
[11/02 17:20:20     15s] **INFO: user set opt options
[11/02 17:20:20     15s] #optDebug: fT-E <X 2 3 1 0>
[11/02 17:20:20     15s] OPERPROF: Starting DPlace-Init at level 1, MEM:820.8M
[11/02 17:20:21     15s] #spOpts: N=45 
[11/02 17:20:21     15s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:820.8M
[11/02 17:20:21     15s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:820.8M
[11/02 17:20:21     15s] Core basic site is CoreSite
[11/02 17:20:21     15s] Use non-trimmed site array because memory saving is not enough.
[11/02 17:20:21     15s] SiteArray: non-trimmed site array dimensions = 59 x 506
[11/02 17:20:21     15s] SiteArray: use 122,880 bytes
[11/02 17:20:21     15s] SiteArray: current memory after site array memory allocation 820.9M
[11/02 17:20:21     15s] SiteArray: FP blocked sites are writable
[11/02 17:20:21     15s] Estimated cell power/ground rail width = 0.160 um
[11/02 17:20:21     15s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/02 17:20:21     15s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:820.9M
[11/02 17:20:21     15s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:820.9M
[11/02 17:20:21     15s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.049, REAL:0.049, MEM:820.9M
[11/02 17:20:21     15s] OPERPROF:     Starting CMU at level 3, MEM:820.9M
[11/02 17:20:21     15s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:820.9M
[11/02 17:20:21     15s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.050, MEM:820.9M
[11/02 17:20:21     15s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=820.9MB).
[11/02 17:20:21     15s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.151, REAL:0.151, MEM:820.9M
[11/02 17:20:21     15s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/02 17:20:21     15s] -place_design_floorplan_mode false         # bool, default=false
[11/02 17:20:21     15s] [check_scan_connected]: number of scan connected with missing definition = 129, number of scan = 257, number of sequential = 774, percentage of missing scan cell = 16.67% (129 / 774)
[11/02 17:20:21     15s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 16.67% flops. Placement and timing QoR can be severely impacted in this case!
[11/02 17:20:21     15s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/02 17:20:21     15s] 
[11/02 17:20:21     15s] pdi colorize_geometry "" ""
[11/02 17:20:21     15s] 
[11/02 17:20:21     15s] #Start colorize_geometry on Sat Nov  2 17:20:21 2019
[11/02 17:20:21     15s] #
[11/02 17:20:21     15s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/02 17:20:21     15s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/02 17:20:21     15s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/02 17:20:21     15s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/02 17:20:21     15s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/02 17:20:21     15s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/02 17:20:21     15s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/02 17:20:21     15s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/02 17:20:21     15s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/02 17:20:21     15s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/02 17:20:21     15s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/02 17:20:21     15s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/02 17:20:21     15s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/02 17:20:21     15s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/02 17:20:21     15s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/02 17:20:21     15s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/02 17:20:21     16s] #Cpu time = 00:00:01
[11/02 17:20:21     16s] #Elapsed time = 00:00:01
[11/02 17:20:21     16s] #Increased memory = 31.88 (MB)
[11/02 17:20:21     16s] #Total memory = 795.92 (MB)
[11/02 17:20:21     16s] #Peak memory = 796.41 (MB)
[11/02 17:20:21     16s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Sat Nov  2 17:20:21 2019
[11/02 17:20:21     16s] #
[11/02 17:20:21     16s] ### 
[11/02 17:20:21     16s] ###   Scalability Statistics
[11/02 17:20:21     16s] ### 
[11/02 17:20:21     16s] ### ------------------------+----------------+----------------+----------------+
[11/02 17:20:21     16s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/02 17:20:21     16s] ### ------------------------+----------------+----------------+----------------+
[11/02 17:20:21     16s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/02 17:20:21     16s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/02 17:20:21     16s] ###   DB Import             |        00:00:01|        00:00:00|             1.0|
[11/02 17:20:21     16s] ###   Entire Command        |        00:00:01|        00:00:01|             1.1|
[11/02 17:20:21     16s] ### ------------------------+----------------+----------------+----------------+
[11/02 17:20:21     16s] ### 
[11/02 17:20:21     16s] ### Creating LA Mngr. totSessionCpu=0:00:16.4 mem=837.8M
[11/02 17:20:21     16s] ### Creating LA Mngr, finished. totSessionCpu=0:00:16.4 mem=837.8M
[11/02 17:20:21     16s] *** Start deleteBufferTree ***
[11/02 17:20:21     16s] Info: Detect buffers to remove automatically.
[11/02 17:20:21     16s] Analyzing netlist ...
[11/02 17:20:21     16s] Updating netlist
[11/02 17:20:22     16s] AAE DB initialization (MEM=882.551 CPU=0:00:00.2 REAL=0:00:00.0) 
[11/02 17:20:22     17s] Start AAE Lib Loading. (MEM=882.551)
[11/02 17:20:22     17s] End AAE Lib Loading. (MEM=902.629 CPU=0:00:00.0 Real=0:00:00.0)
[11/02 17:20:22     17s] 
[11/02 17:20:22     17s] *summary: 259 instances (buffers/inverters) removed
[11/02 17:20:22     17s] *** Finish deleteBufferTree (0:00:00.7) ***
[11/02 17:20:22     17s] 
[11/02 17:20:22     17s] Inside New SAV Test Harness
[11/02 17:20:22     17s] 
[11/02 17:20:22     17s] Power view not specified thru set_power_analysis_mode. TestHarness NO-OP
[11/02 17:20:22     17s] **INFO: No dynamic/leakage power view specified, setting up the setup view "av_wc" as power view
[11/02 17:20:22     17s] 
[11/02 17:20:22     17s] Power Net Detected:
[11/02 17:20:22     17s]     Voltage	    Name
[11/02 17:20:22     17s]     0.00V	    VSS
[11/02 17:20:22     17s]     1.08V	    VDD
[11/02 17:20:22     17s] #################################################################################
[11/02 17:20:22     17s] # Design Stage: PreRoute
[11/02 17:20:22     17s] # Design Name: mpadd32_shift
[11/02 17:20:22     17s] # Design Mode: 45nm
[11/02 17:20:22     17s] # Analysis Mode: MMMC Non-OCV 
[11/02 17:20:22     17s] # Parasitics Mode: No SPEF/RCDB
[11/02 17:20:22     17s] # Signoff Settings: SI Off 
[11/02 17:20:22     17s] #################################################################################
[11/02 17:20:22     17s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 905.4M) ***
[11/02 17:20:22     17s]     0.00V	    VSS
[11/02 17:20:22     17s]     1.08V	    VDD
[11/02 17:20:22     17s] clk_input(10MHz) Processing average sequential pin duty cycle 
[11/02 17:20:23     17s] Creating Cell Server ...(0, 0, 0, 0)
[11/02 17:20:23     17s] Summary for sequential cells identification: 
[11/02 17:20:23     17s]   Identified SBFF number: 104
[11/02 17:20:23     17s]   Identified MBFF number: 0
[11/02 17:20:23     17s]   Identified SB Latch number: 0
[11/02 17:20:23     17s]   Identified MB Latch number: 0
[11/02 17:20:23     17s]   Not identified SBFF number: 16
[11/02 17:20:23     17s]   Not identified MBFF number: 0
[11/02 17:20:23     17s]   Not identified SB Latch number: 0
[11/02 17:20:23     17s]   Not identified MB Latch number: 0
[11/02 17:20:23     17s]   Number of sequential cells which are not FFs: 32
[11/02 17:20:23     17s]  Visiting view : av_wc
[11/02 17:20:23     17s]    : PowerDomain = none : Weighted F : unweighted  = 22.00 (1.000) with rcCorner = 0
[11/02 17:20:23     17s]    : PowerDomain = none : Weighted F : unweighted  = 8.60 (1.000) with rcCorner = -1
[11/02 17:20:23     17s]  Visiting view : av_bc
[11/02 17:20:23     17s]    : PowerDomain = none : Weighted F : unweighted  = 9.60 (1.000) with rcCorner = 0
[11/02 17:20:23     17s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[11/02 17:20:23     17s]  Setting StdDelay to 22.00
[11/02 17:20:23     17s] Creating Cell Server, finished. 
[11/02 17:20:23     17s] 
[11/02 17:20:23     17s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1177.4M
[11/02 17:20:23     17s] Deleted 0 physical inst  (cell - / prefix -).
[11/02 17:20:23     17s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1177.4M
[11/02 17:20:23     17s] INFO: #ExclusiveGroups=0
[11/02 17:20:23     17s] INFO: There are no Exclusive Groups.
[11/02 17:20:23     17s] No user-set net weight.
[11/02 17:20:23     17s] Net fanout histogram:
[11/02 17:20:23     17s] 2		: 1581 (63.6%) nets
[11/02 17:20:23     17s] 3		: 797 (32.0%) nets
[11/02 17:20:23     17s] 4     -	14	: 97 (3.9%) nets
[11/02 17:20:23     17s] 15    -	39	: 8 (0.3%) nets
[11/02 17:20:23     17s] 40    -	79	: 0 (0.0%) nets
[11/02 17:20:23     17s] 80    -	159	: 0 (0.0%) nets
[11/02 17:20:23     17s] 160   -	319	: 0 (0.0%) nets
[11/02 17:20:23     17s] 320   -	639	: 3 (0.1%) nets
[11/02 17:20:23     17s] 640   -	1279	: 1 (0.0%) nets
[11/02 17:20:23     17s] 1280  -	2559	: 0 (0.0%) nets
[11/02 17:20:23     17s] 2560  -	5119	: 0 (0.0%) nets
[11/02 17:20:23     17s] 5120+		: 0 (0.0%) nets
[11/02 17:20:23     17s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/02 17:20:23     17s] Scan chains were not defined.
[11/02 17:20:23     17s] #spOpts: N=45 minPadR=1.1 
[11/02 17:20:23     17s] #std cell=1936 (0 fixed + 1936 movable) #buf cell=0 #inv cell=9 #block=0 (0 floating + 0 preplaced)
[11/02 17:20:23     17s] #ioInst=0 #net=2487 #term=8600 #term/net=3.46, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=774
[11/02 17:20:23     17s] stdCell: 1936 single + 0 double + 0 multi
[11/02 17:20:23     17s] Total standard cell length = 4.0724 (mm), area = 0.0070 (mm^2)
[11/02 17:20:23     17s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1177.4M
[11/02 17:20:23     17s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1177.4M
[11/02 17:20:23     17s] Core basic site is CoreSite
[11/02 17:20:23     17s] SiteArray: non-trimmed site array dimensions = 59 x 506
[11/02 17:20:23     17s] SiteArray: use 122,880 bytes
[11/02 17:20:23     17s] SiteArray: current memory after site array memory allocation 1177.5M
[11/02 17:20:23     17s] SiteArray: FP blocked sites are writable
[11/02 17:20:23     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/02 17:20:23     17s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1177.5M
[11/02 17:20:23     17s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:1177.5M
[11/02 17:20:23     17s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.049, REAL:0.050, MEM:1177.5M
[11/02 17:20:23     17s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.052, REAL:0.052, MEM:1177.5M
[11/02 17:20:23     17s] OPERPROF: Starting pre-place ADS at level 1, MEM:1177.5M
[11/02 17:20:23     17s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1177.5M
[11/02 17:20:23     17s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1177.5M
[11/02 17:20:23     17s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1177.5M
[11/02 17:20:23     17s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1177.5M
[11/02 17:20:23     17s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1177.5M
[11/02 17:20:23     17s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1177.5M
[11/02 17:20:23     17s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1177.5M
[11/02 17:20:23     17s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1177.5M
[11/02 17:20:23     17s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.001, MEM:1177.5M
[11/02 17:20:23     17s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:1177.5M
[11/02 17:20:23     17s] ADSU 0.682 -> 0.684
[11/02 17:20:23     17s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.003, REAL:0.003, MEM:1177.5M
[11/02 17:20:23     17s] Average module density = 0.684.
[11/02 17:20:23     17s] Density for the design = 0.684.
[11/02 17:20:23     17s]        = stdcell_area 20362 sites (6964 um^2) / alloc_area 29760 sites (10178 um^2).
[11/02 17:20:23     17s] Pin Density = 0.2881.
[11/02 17:20:23     17s]             = total # of pins 8600 / total area 29854.
[11/02 17:20:23     17s] OPERPROF: Starting spMPad at level 1, MEM:1177.5M
[11/02 17:20:23     17s] OPERPROF:   Starting spContextMPad at level 2, MEM:1177.5M
[11/02 17:20:23     17s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1177.5M
[11/02 17:20:23     17s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1177.5M
[11/02 17:20:23     17s] Initial padding reaches pin density 0.500 for top
[11/02 17:20:23     17s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.190
[11/02 17:20:23     17s] InitPadU 0.684 -> 0.817 for top
[11/02 17:20:23     17s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1177.5M
[11/02 17:20:23     17s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1177.5M
[11/02 17:20:23     17s] === lastAutoLevel = 7 
[11/02 17:20:23     17s] OPERPROF: Starting spInitNetWt at level 1, MEM:1177.5M
[11/02 17:20:23     17s] 0 delay mode for cte enabled initNetWt.
[11/02 17:20:23     17s] [spp] 0
[11/02 17:20:23     17s] [adp] 0:1:1:3
[11/02 17:20:23     18s] 0 delay mode for cte disabled initNetWt.
[11/02 17:20:23     18s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.123, REAL:0.124, MEM:1177.5M
[11/02 17:20:23     18s] Clock gating cells determined by native netlist tracing.
[11/02 17:20:23     18s] OPERPROF: Starting npMain at level 1, MEM:1177.5M
[11/02 17:20:24     18s] OPERPROF:   Starting npPlace at level 2, MEM:1177.5M
[11/02 17:20:24     18s] Iteration  1: Total net bbox = 3.163e-10 (8.00e-11 2.36e-10)
[11/02 17:20:24     18s]               Est.  stn bbox = 3.357e-10 (9.07e-11 2.45e-10)
[11/02 17:20:24     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 914.5M
[11/02 17:20:24     18s] Iteration  2: Total net bbox = 3.163e-10 (8.00e-11 2.36e-10)
[11/02 17:20:24     18s]               Est.  stn bbox = 3.357e-10 (9.07e-11 2.45e-10)
[11/02 17:20:24     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 914.5M
[11/02 17:20:24     18s] OPERPROF:     Starting InitSKP at level 3, MEM:916.1M
[11/02 17:20:25     19s] *** Finished SKP initialization (cpu=0:00:01.0, real=0:00:01.0)***
[11/02 17:20:25     19s] OPERPROF:     Finished InitSKP at level 3, CPU:0.955, REAL:0.956, MEM:961.9M
[11/02 17:20:25     19s] exp_mt_sequential is set from setPlaceMode option to 1
[11/02 17:20:25     19s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/02 17:20:25     19s] place_exp_mt_interval set to default 32
[11/02 17:20:25     19s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/02 17:20:25     19s] Iteration  3: Total net bbox = 1.278e+03 (6.37e+02 6.42e+02)
[11/02 17:20:25     19s]               Est.  stn bbox = 1.582e+03 (7.95e+02 7.87e+02)
[11/02 17:20:25     19s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 948.9M
[11/02 17:20:26     20s] Iteration  4: Total net bbox = 4.893e+03 (2.15e+03 2.75e+03)
[11/02 17:20:26     20s]               Est.  stn bbox = 7.834e+03 (3.78e+03 4.06e+03)
[11/02 17:20:26     20s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 953.4M
[11/02 17:20:26     20s] Iteration  5: Total net bbox = 4.893e+03 (2.15e+03 2.75e+03)
[11/02 17:20:26     20s]               Est.  stn bbox = 7.834e+03 (3.78e+03 4.06e+03)
[11/02 17:20:26     20s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 953.4M
[11/02 17:20:26     20s] OPERPROF:   Finished npPlace at level 2, CPU:1.929, REAL:1.919, MEM:953.4M
[11/02 17:20:26     20s] OPERPROF: Finished npMain at level 1, CPU:1.944, REAL:2.933, MEM:953.4M
[11/02 17:20:26     20s] OPERPROF: Starting npMain at level 1, MEM:953.4M
[11/02 17:20:26     20s] OPERPROF:   Starting npPlace at level 2, MEM:953.4M
[11/02 17:20:27     20s] Iteration  6: Total net bbox = 5.706e+03 (2.49e+03 3.21e+03)
[11/02 17:20:27     20s]               Est.  stn bbox = 8.926e+03 (4.16e+03 4.76e+03)
[11/02 17:20:27     20s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 949.4M
[11/02 17:20:27     20s] OPERPROF:   Finished npPlace at level 2, CPU:0.566, REAL:0.563, MEM:949.4M
[11/02 17:20:27     20s] OPERPROF: Finished npMain at level 1, CPU:0.593, REAL:0.590, MEM:949.4M
[11/02 17:20:27     20s] OPERPROF: Starting npCallHUMEst at level 1, MEM:949.4M
[11/02 17:20:27     20s] Starting Early Global Route rough congestion estimation: mem = 949.4M
[11/02 17:20:27     20s] (I)       Started Loading and Dumping File ( Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Reading DB...
[11/02 17:20:27     20s] (I)       Read data from FE... (mem=949.4M)
[11/02 17:20:27     20s] (I)       Read nodes and places... (mem=949.4M)
[11/02 17:20:27     20s] (I)       Done Read nodes and places (cpu=0.002s, mem=949.4M)
[11/02 17:20:27     20s] (I)       Read nets... (mem=949.4M)
[11/02 17:20:27     20s] (I)       Done Read nets (cpu=0.003s, mem=949.4M)
[11/02 17:20:27     20s] (I)       Done Read data from FE (cpu=0.005s, mem=949.4M)
[11/02 17:20:27     20s] (I)       before initializing RouteDB syMemory usage = 949.4 MB
[11/02 17:20:27     20s] (I)                              : 2
[11/02 17:20:27     20s] (I)                              : false
[11/02 17:20:27     20s] (I)       Honor MSV route constraint: false
[11/02 17:20:27     20s] (I)       Maximum routing layer  : 127
[11/02 17:20:27     20s] (I)       Minimum routing layer  : 2
[11/02 17:20:27     20s] (I)       Supply scale factor H  : 1.00
[11/02 17:20:27     20s] (I)       Supply scale factor V  : 1.00
[11/02 17:20:27     20s] (I)       Number of tracks used by clock wire: 0
[11/02 17:20:27     20s] (I)       Reverse direction      : 
[11/02 17:20:27     20s] (I)       Honor partition pin guides: true
[11/02 17:20:27     20s] (I)       Only route the nets which are selected in the DB: false
[11/02 17:20:27     20s] (I)       Route secondary PG pins: false
[11/02 17:20:27     20s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[11/02 17:20:27     20s] (I)                              : false
[11/02 17:20:27     20s] (I)                              : true
[11/02 17:20:27     20s] (I)       Number of rows per GCell: 4
[11/02 17:20:27     20s] (I)       Max number of rows per GCell: 32
[11/02 17:20:27     20s] (I)                              : true
[11/02 17:20:27     20s] (I)                              : true
[11/02 17:20:27     20s] (I)                              : true
[11/02 17:20:27     20s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[11/02 17:20:27     20s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[11/02 17:20:27     20s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[11/02 17:20:27     20s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[11/02 17:20:27     20s] (I)       Counted 3658 PG shapes. We will not process PG shapes layer by layer.
[11/02 17:20:27     20s] (I)       build grid graph
[11/02 17:20:27     20s] (I)       build grid graph start
[11/02 17:20:27     20s] [NR-eGR] Track table information for default rule: 
[11/02 17:20:27     20s] [NR-eGR] Metal1 has no routable track
[11/02 17:20:27     20s] [NR-eGR] Metal2 has single uniform track structure
[11/02 17:20:27     20s] [NR-eGR] Metal3 has single uniform track structure
[11/02 17:20:27     20s] [NR-eGR] Metal4 has single uniform track structure
[11/02 17:20:27     20s] [NR-eGR] Metal5 has single uniform track structure
[11/02 17:20:27     20s] [NR-eGR] Metal6 has single uniform track structure
[11/02 17:20:27     20s] [NR-eGR] Metal7 has single uniform track structure
[11/02 17:20:27     20s] [NR-eGR] Metal8 has single uniform track structure
[11/02 17:20:27     20s] [NR-eGR] Metal9 has single uniform track structure
[11/02 17:20:27     20s] [NR-eGR] Metal10 has single uniform track structure
[11/02 17:20:27     20s] [NR-eGR] Metal11 has single uniform track structure
[11/02 17:20:27     20s] (I)       build grid graph end
[11/02 17:20:27     20s] (I)       ===========================================================================
[11/02 17:20:27     20s] (I)       == Report All Rule Vias ==
[11/02 17:20:27     20s] (I)       ===========================================================================
[11/02 17:20:27     20s] (I)        Via Rule : (Default)
[11/02 17:20:27     20s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:27     20s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:27     20s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[11/02 17:20:27     20s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[11/02 17:20:27     20s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[11/02 17:20:27     20s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[11/02 17:20:27     20s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[11/02 17:20:27     20s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[11/02 17:20:27     20s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[11/02 17:20:27     20s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[11/02 17:20:27     20s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[11/02 17:20:27     20s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[11/02 17:20:27     20s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:27     20s] (I)       ===========================================================================
[11/02 17:20:27     20s] (I)        Via Rule : LEFSpecialRouteSpec
[11/02 17:20:27     20s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:27     20s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:27     20s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:20:27     20s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:20:27     20s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:20:27     20s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:20:27     20s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:20:27     20s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:20:27     20s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:20:27     20s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:20:27     20s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:20:27     20s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:20:27     20s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:27     20s] (I)       ===========================================================================
[11/02 17:20:27     20s] (I)        Via Rule : VLMDefaultSetup
[11/02 17:20:27     20s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:27     20s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:27     20s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:20:27     20s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:20:27     20s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:20:27     20s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:20:27     20s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:20:27     20s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:20:27     20s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:20:27     20s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:20:27     20s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:20:27     20s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:20:27     20s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:27     20s] (I)       ===========================================================================
[11/02 17:20:27     20s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Num PG vias on layer 1 : 0
[11/02 17:20:27     20s] (I)       Num PG vias on layer 2 : 0
[11/02 17:20:27     20s] (I)       Num PG vias on layer 3 : 0
[11/02 17:20:27     20s] (I)       Num PG vias on layer 4 : 0
[11/02 17:20:27     20s] (I)       Num PG vias on layer 5 : 0
[11/02 17:20:27     20s] (I)       Num PG vias on layer 6 : 0
[11/02 17:20:27     20s] (I)       Num PG vias on layer 7 : 0
[11/02 17:20:27     20s] (I)       Num PG vias on layer 8 : 0
[11/02 17:20:27     20s] (I)       Num PG vias on layer 9 : 0
[11/02 17:20:27     20s] (I)       Num PG vias on layer 10 : 0
[11/02 17:20:27     20s] (I)       Num PG vias on layer 11 : 0
[11/02 17:20:27     20s] [NR-eGR] Read 6509 PG shapes
[11/02 17:20:27     20s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] [NR-eGR] #Routing Blockages  : 0
[11/02 17:20:27     20s] [NR-eGR] #Instance Blockages : 0
[11/02 17:20:27     20s] [NR-eGR] #PG Blockages       : 6509
[11/02 17:20:27     20s] [NR-eGR] #Bump Blockages     : 0
[11/02 17:20:27     20s] [NR-eGR] #Boundary Blockages : 0
[11/02 17:20:27     20s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[11/02 17:20:27     20s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/02 17:20:27     20s] (I)       readDataFromPlaceDB
[11/02 17:20:27     20s] (I)       Read net information..
[11/02 17:20:27     20s] [NR-eGR] Read numTotalNets=1975  numIgnoredNets=0
[11/02 17:20:27     20s] (I)       Read testcase time = 0.000 seconds
[11/02 17:20:27     20s] 
[11/02 17:20:27     20s] (I)       early_global_route_priority property id does not exist.
[11/02 17:20:27     20s] (I)       Start initializing grid graph
[11/02 17:20:27     20s] (I)       End initializing grid graph
[11/02 17:20:27     20s] (I)       Model blockages into capacity
[11/02 17:20:27     20s] (I)       Read Num Blocks=6509  Num Prerouted Wires=0  Num CS=0
[11/02 17:20:27     20s] (I)       Started Modeling ( Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Started Modeling Layer 1 ( Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Started Modeling Layer 2 ( Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Layer 1 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:27     20s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Started Modeling Layer 3 ( Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Layer 2 (H) : #blockages 840 : #preroutes 0
[11/02 17:20:27     20s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Started Modeling Layer 4 ( Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Layer 3 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:27     20s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Started Modeling Layer 5 ( Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Layer 4 (H) : #blockages 840 : #preroutes 0
[11/02 17:20:27     20s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Started Modeling Layer 6 ( Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Layer 5 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:27     20s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Started Modeling Layer 7 ( Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Layer 6 (H) : #blockages 840 : #preroutes 0
[11/02 17:20:27     20s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Started Modeling Layer 8 ( Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Layer 7 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:27     20s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Started Modeling Layer 9 ( Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Layer 8 (H) : #blockages 525 : #preroutes 0
[11/02 17:20:27     20s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Started Modeling Layer 10 ( Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Layer 9 (V) : #blockages 104 : #preroutes 0
[11/02 17:20:27     20s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Started Modeling Layer 11 ( Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[11/02 17:20:27     20s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Number of ignored nets = 0
[11/02 17:20:27     20s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/02 17:20:27     20s] (I)       Number of clock nets = 1.  Ignored: No
[11/02 17:20:27     20s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/02 17:20:27     20s] (I)       Number of special nets = 0.  Ignored: Yes
[11/02 17:20:27     20s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/02 17:20:27     20s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/02 17:20:27     20s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/02 17:20:27     20s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/02 17:20:27     20s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/02 17:20:27     20s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/02 17:20:27     20s] (I)       Before initializing earlyGlobalRoute syMemory usage = 949.4 MB
[11/02 17:20:27     20s] (I)       Ndr track 0 does not exist
[11/02 17:20:27     20s] (I)       Layer1  viaCost=200.00
[11/02 17:20:27     20s] (I)       Layer2  viaCost=200.00
[11/02 17:20:27     20s] (I)       Layer3  viaCost=200.00
[11/02 17:20:27     20s] (I)       Layer4  viaCost=200.00
[11/02 17:20:27     20s] (I)       Layer5  viaCost=200.00
[11/02 17:20:27     20s] (I)       Layer6  viaCost=200.00
[11/02 17:20:27     20s] (I)       Layer7  viaCost=200.00
[11/02 17:20:27     20s] (I)       Layer8  viaCost=200.00
[11/02 17:20:27     20s] (I)       Layer9  viaCost=200.00
[11/02 17:20:27     20s] (I)       Layer10  viaCost=200.00
[11/02 17:20:27     20s] (I)       ---------------------Grid Graph Info--------------------
[11/02 17:20:27     20s] (I)       Routing area        : (0, 0) - (231200, 229140)
[11/02 17:20:27     20s] (I)       Core area           : (14400, 13680) - (216800, 215460)
[11/02 17:20:27     20s] (I)       Site width          :   400  (dbu)
[11/02 17:20:27     20s] (I)       Row height          :  3420  (dbu)
[11/02 17:20:27     20s] (I)       GCell width         : 13680  (dbu)
[11/02 17:20:27     20s] (I)       GCell height        : 13680  (dbu)
[11/02 17:20:27     20s] (I)       Grid                :    17    17    11
[11/02 17:20:27     20s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/02 17:20:27     20s] (I)       Vertical capacity   :     0 13680     0 13680     0 13680     0 13680     0 13680     0
[11/02 17:20:27     20s] (I)       Horizontal capacity :     0     0 13680     0 13680     0 13680     0 13680     0 13680
[11/02 17:20:27     20s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/02 17:20:27     20s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/02 17:20:27     20s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/02 17:20:27     20s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/02 17:20:27     20s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190   600   570
[11/02 17:20:27     20s] (I)       Num tracks per GCell: 57.00 34.20 36.00 34.20 36.00 34.20 36.00 34.20 36.00 13.68 14.40
[11/02 17:20:27     20s] (I)       Total num of tracks :     0   578   603   578   603   578   603   578   603   231   241
[11/02 17:20:27     20s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/02 17:20:27     20s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/02 17:20:27     20s] (I)       --------------------------------------------------------
[11/02 17:20:27     20s] 
[11/02 17:20:27     20s] [NR-eGR] ============ Routing rule table ============
[11/02 17:20:27     20s] [NR-eGR] Rule id: 0  Nets: 1975 
[11/02 17:20:27     20s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/02 17:20:27     20s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[11/02 17:20:27     20s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:27     20s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:27     20s] [NR-eGR] ========================================
[11/02 17:20:27     20s] [NR-eGR] 
[11/02 17:20:27     20s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/02 17:20:27     20s] (I)       blocked tracks on layer2 : = 1767 / 9826 (17.98%)
[11/02 17:20:27     20s] (I)       blocked tracks on layer3 : = 960 / 10251 (9.36%)
[11/02 17:20:27     20s] (I)       blocked tracks on layer4 : = 1767 / 9826 (17.98%)
[11/02 17:20:27     20s] (I)       blocked tracks on layer5 : = 960 / 10251 (9.36%)
[11/02 17:20:27     20s] (I)       blocked tracks on layer6 : = 1767 / 9826 (17.98%)
[11/02 17:20:27     20s] (I)       blocked tracks on layer7 : = 960 / 10251 (9.36%)
[11/02 17:20:27     20s] (I)       blocked tracks on layer8 : = 1783 / 9826 (18.15%)
[11/02 17:20:27     20s] (I)       blocked tracks on layer9 : = 7573 / 10251 (73.88%)
[11/02 17:20:27     20s] (I)       blocked tracks on layer10 : = 2718 / 3927 (69.21%)
[11/02 17:20:27     20s] (I)       blocked tracks on layer11 : = 0 / 4097 (0.00%)
[11/02 17:20:27     20s] (I)       After initializing earlyGlobalRoute syMemory usage = 949.4 MB
[11/02 17:20:27     20s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       ============= Initialization =============
[11/02 17:20:27     20s] (I)       numLocalWires=7130  numGlobalNetBranches=2109  numLocalNetBranches=1460
[11/02 17:20:27     20s] (I)       totalPins=7314  totalGlobalPin=2562 (35.03%)
[11/02 17:20:27     20s] (I)       Started Build MST ( Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Generate topology with single threads
[11/02 17:20:27     20s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       total 2D Cap : 82970 = (41817 H, 41153 V)
[11/02 17:20:27     20s] (I)       ============  Phase 1a Route ============
[11/02 17:20:27     20s] (I)       Started Phase 1a ( Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/02 17:20:27     20s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 949.38 MB )
[11/02 17:20:27     20s] (I)       Usage: 1890 = (1058 H, 832 V) = (2.53% H, 2.02% V) = (7.237e+03um H, 5.691e+03um V)
[11/02 17:20:27     20s] (I)       
[11/02 17:20:27     20s] (I)       ============  Phase 1b Route ============
[11/02 17:20:27     20s] (I)       Usage: 1890 = (1058 H, 832 V) = (2.53% H, 2.02% V) = (7.237e+03um H, 5.691e+03um V)
[11/02 17:20:27     20s] (I)       
[11/02 17:20:27     20s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[11/02 17:20:27     20s] 
[11/02 17:20:27     20s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/02 17:20:27     20s] Finished Early Global Route rough congestion estimation: mem = 949.4M
[11/02 17:20:27     20s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.022, REAL:0.022, MEM:949.4M
[11/02 17:20:27     20s] earlyGlobalRoute rough estimation gcell size 4 row height
[11/02 17:20:27     20s] OPERPROF: Starting CDPad at level 1, MEM:949.4M
[11/02 17:20:27     20s] CDPadU 0.817 -> 0.823. R=0.684, N=1936
[11/02 17:20:27     20s] OPERPROF: Finished CDPad at level 1, CPU:0.009, REAL:0.009, MEM:949.4M
[11/02 17:20:27     20s] OPERPROF: Starting npMain at level 1, MEM:949.4M
[11/02 17:20:27     20s] OPERPROF:   Starting npPlace at level 2, MEM:949.4M
[11/02 17:20:27     20s] OPERPROF:   Finished npPlace at level 2, CPU:0.019, REAL:0.019, MEM:951.0M
[11/02 17:20:27     20s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.040, MEM:951.0M
[11/02 17:20:27     20s] Global placement CDP skipped at cutLevel 7.
[11/02 17:20:27     20s] Iteration  7: Total net bbox = 2.745e+04 (1.41e+04 1.34e+04)
[11/02 17:20:27     20s]               Est.  stn bbox = 3.070e+04 (1.58e+04 1.49e+04)
[11/02 17:20:27     20s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 951.0M
[11/02 17:20:27     20s] Iteration  8: Total net bbox = 2.745e+04 (1.41e+04 1.34e+04)
[11/02 17:20:27     20s]               Est.  stn bbox = 3.070e+04 (1.58e+04 1.49e+04)
[11/02 17:20:27     20s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 951.0M
[11/02 17:20:27     20s] OPERPROF: Starting npMain at level 1, MEM:951.0M
[11/02 17:20:27     20s] OPERPROF:   Starting npPlace at level 2, MEM:951.0M
[11/02 17:20:29     22s] Iteration  9: Total net bbox = 2.711e+04 (1.34e+04 1.37e+04)
[11/02 17:20:29     22s]               Est.  stn bbox = 3.058e+04 (1.52e+04 1.54e+04)
[11/02 17:20:29     22s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 949.0M
[11/02 17:20:29     22s] OPERPROF:   Finished npPlace at level 2, CPU:2.005, REAL:1.999, MEM:949.0M
[11/02 17:20:29     22s] OPERPROF: Finished npMain at level 1, CPU:2.030, REAL:2.024, MEM:949.0M
[11/02 17:20:29     22s] Iteration 10: Total net bbox = 2.759e+04 (1.42e+04 1.34e+04)
[11/02 17:20:29     22s]               Est.  stn bbox = 3.108e+04 (1.60e+04 1.51e+04)
[11/02 17:20:29     22s]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 949.0M
[11/02 17:20:29     22s] [adp] clock
[11/02 17:20:29     22s] [adp] weight, nr nets, wire length
[11/02 17:20:29     22s] [adp]      0        1  212.745000
[11/02 17:20:29     22s] [adp] data
[11/02 17:20:29     22s] [adp] weight, nr nets, wire length
[11/02 17:20:29     22s] [adp]      0     2486  27809.401000
[11/02 17:20:29     22s] [adp] 0.000000|0.000000|0.000000
[11/02 17:20:29     22s] Iteration 11: Total net bbox = 2.759e+04 (1.42e+04 1.34e+04)
[11/02 17:20:29     22s]               Est.  stn bbox = 3.108e+04 (1.60e+04 1.51e+04)
[11/02 17:20:29     22s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 949.0M
[11/02 17:20:29     22s] Finished Global Placement (cpu=0:00:04.7, real=0:00:06.0, mem=949.0M)
[11/02 17:20:29     22s] 0 delay mode for cte disabled.
[11/02 17:20:29     22s] SKP cleared!
[11/02 17:20:29     22s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[11/02 17:20:29     22s] net ignore based on current view = 0
[11/02 17:20:29     22s] Solver runtime cpu: 0:00:03.3 real: 0:00:03.3
[11/02 17:20:29     22s] Core Placement runtime cpu: 0:00:04.6 real: 0:00:06.0
[11/02 17:20:29     22s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/02 17:20:29     22s] Type 'man IMPSP-9025' for more detail.
[11/02 17:20:29     22s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:948.9M
[11/02 17:20:29     22s] OPERPROF:   Starting DPlace-Init at level 2, MEM:948.9M
[11/02 17:20:29     22s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[11/02 17:20:29     22s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:948.9M
[11/02 17:20:29     22s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:948.9M
[11/02 17:20:29     22s] Core basic site is CoreSite
[11/02 17:20:29     22s] SiteArray: non-trimmed site array dimensions = 59 x 506
[11/02 17:20:29     22s] SiteArray: use 122,880 bytes
[11/02 17:20:29     22s] SiteArray: current memory after site array memory allocation 949.0M
[11/02 17:20:29     22s] SiteArray: FP blocked sites are writable
[11/02 17:20:29     22s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/02 17:20:29     22s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:949.0M
[11/02 17:20:29     22s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.003, REAL:0.003, MEM:949.0M
[11/02 17:20:29     22s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.051, REAL:0.051, MEM:949.0M
[11/02 17:20:29     22s] OPERPROF:       Starting CMU at level 4, MEM:949.0M
[11/02 17:20:29     22s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:949.0M
[11/02 17:20:29     22s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.053, REAL:0.053, MEM:949.0M
[11/02 17:20:29     22s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=949.0MB).
[11/02 17:20:29     22s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.060, MEM:949.0M
[11/02 17:20:29     22s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.060, MEM:949.0M
[11/02 17:20:29     22s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14382.1
[11/02 17:20:29     22s] OPERPROF: Starting RefinePlace at level 1, MEM:949.0M
[11/02 17:20:29     22s] *** Starting refinePlace (0:00:22.8 mem=949.0M) ***
[11/02 17:20:29     22s] Total net bbox length = 2.801e+04 (1.423e+04 1.379e+04) (ext = 1.726e+04)
[11/02 17:20:29     22s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/02 17:20:29     22s] OPERPROF:   Starting CellHaloInit at level 2, MEM:949.0M
[11/02 17:20:29     22s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:949.0M
[11/02 17:20:29     22s] OPERPROF:   Starting CellHaloInit at level 2, MEM:949.0M
[11/02 17:20:29     22s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:949.0M
[11/02 17:20:29     22s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:949.0M
[11/02 17:20:29     22s] Starting refinePlace ...
[11/02 17:20:29     22s] ** Cut row section cpu time 0:00:00.0.
[11/02 17:20:29     22s]    Spread Effort: high, standalone mode, useDDP on.
[11/02 17:20:29     22s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=949.0MB) @(0:00:22.8 - 0:00:22.9).
[11/02 17:20:29     22s] Move report: preRPlace moves 1936 insts, mean move: 0.50 um, max move: 3.81 um
[11/02 17:20:29     22s] 	Max move on inst (s6_reg[3]): (83.86, 67.64) --> (81.00, 66.69)
[11/02 17:20:29     22s] 	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: SDFFQX1
[11/02 17:20:29     22s] wireLenOptFixPriorityInst 0 inst fixed
[11/02 17:20:29     22s] Placement tweakage begins.
[11/02 17:20:29     22s] wire length = 3.609e+04
[11/02 17:20:29     23s] wire length = 3.600e+04
[11/02 17:20:29     23s] Placement tweakage ends.
[11/02 17:20:29     23s] Move report: tweak moves 222 insts, mean move: 2.35 um, max move: 7.11 um
[11/02 17:20:29     23s] 	Max move on inst (s2_reg[8]): (69.20, 59.85) --> (74.60, 58.14)
[11/02 17:20:29     23s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=949.0MB) @(0:00:22.9 - 0:00:23.0).
[11/02 17:20:29     23s] 
[11/02 17:20:29     23s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/02 17:20:29     23s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/02 17:20:29     23s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=949.0MB) @(0:00:23.0 - 0:00:23.1).
[11/02 17:20:29     23s] Move report: Detail placement moves 1936 insts, mean move: 0.71 um, max move: 8.21 um
[11/02 17:20:29     23s] 	Max move on inst (s6_reg[3]): (83.86, 67.64) --> (76.40, 68.40)
[11/02 17:20:29     23s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 949.0MB
[11/02 17:20:29     23s] Statistics of distance of Instance movement in refine placement:
[11/02 17:20:29     23s]   maximum (X+Y) =         8.21 um
[11/02 17:20:29     23s]   inst (s6_reg[3]) with max move: (83.857, 67.6435) -> (76.4, 68.4)
[11/02 17:20:29     23s]   mean    (X+Y) =         0.71 um
[11/02 17:20:29     23s] Summary Report:
[11/02 17:20:29     23s] Instances move: 1936 (out of 1936 movable)
[11/02 17:20:29     23s] Instances flipped: 0
[11/02 17:20:29     23s] Mean displacement: 0.71 um
[11/02 17:20:29     23s] Max displacement: 8.21 um (Instance: s6_reg[3]) (83.857, 67.6435) -> (76.4, 68.4)
[11/02 17:20:29     23s] 	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: SDFFQX1
[11/02 17:20:29     23s] Total instances moved : 1936
[11/02 17:20:29     23s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.210, REAL:0.210, MEM:949.0M
[11/02 17:20:29     23s] Total net bbox length = 2.801e+04 (1.419e+04 1.382e+04) (ext = 1.726e+04)
[11/02 17:20:29     23s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 949.0MB
[11/02 17:20:29     23s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=949.0MB) @(0:00:22.8 - 0:00:23.1).
[11/02 17:20:29     23s] *** Finished refinePlace (0:00:23.1 mem=949.0M) ***
[11/02 17:20:29     23s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14382.1
[11/02 17:20:29     23s] OPERPROF: Finished RefinePlace at level 1, CPU:0.218, REAL:0.218, MEM:949.0M
[11/02 17:20:29     23s] *** Finished Initial Placement (cpu=0:00:05.1, real=0:00:06.0, mem=948.9M) ***
[11/02 17:20:29     23s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[11/02 17:20:29     23s] OPERPROF: Starting spInitSiteArr at level 1, MEM:948.9M
[11/02 17:20:29     23s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:948.9M
[11/02 17:20:29     23s] Core basic site is CoreSite
[11/02 17:20:29     23s] SiteArray: non-trimmed site array dimensions = 59 x 506
[11/02 17:20:29     23s] SiteArray: use 122,880 bytes
[11/02 17:20:29     23s] SiteArray: current memory after site array memory allocation 949.0M
[11/02 17:20:29     23s] SiteArray: FP blocked sites are writable
[11/02 17:20:29     23s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/02 17:20:29     23s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:949.0M
[11/02 17:20:29     23s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:949.0M
[11/02 17:20:29     23s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.049, REAL:0.049, MEM:949.0M
[11/02 17:20:29     23s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.050, MEM:949.0M
[11/02 17:20:29     23s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:949.0M
[11/02 17:20:29     23s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.001, REAL:0.001, MEM:949.0M
[11/02 17:20:29     23s] default core: bins with density > 0.750 = 27.78 % ( 10 / 36 )
[11/02 17:20:29     23s] Density distribution unevenness ratio = 5.495%
[11/02 17:20:29     23s] Starting IO pin assignment...
[11/02 17:20:29     23s] The design is not routed. Using placement based method for pin assignment.
[11/02 17:20:29     23s] Completed IO pin assignment.
[11/02 17:20:29     23s] 
[11/02 17:20:29     23s] *** Start incrementalPlace ***
[11/02 17:20:29     23s] User Input Parameters:
[11/02 17:20:29     23s] - Congestion Driven    : On
[11/02 17:20:29     23s] - Timing Driven        : On
[11/02 17:20:29     23s] - Area-Violation Based : On
[11/02 17:20:29     23s] - Start Rollback Level : -5
[11/02 17:20:29     23s] - Legalized            : On
[11/02 17:20:29     23s] - Window Based         : Off
[11/02 17:20:29     23s] - eDen incr mode       : Off
[11/02 17:20:29     23s] 
[11/02 17:20:29     23s] No Views given, use default active views for adaptive view pruning
[11/02 17:20:29     23s] SKP will enable view:
[11/02 17:20:29     23s]   av_wc
[11/02 17:20:29     23s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:948.9M
[11/02 17:20:29     23s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:948.9M
[11/02 17:20:29     23s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:948.9M
[11/02 17:20:29     23s] Starting Early Global Route congestion estimation: mem = 948.9M
[11/02 17:20:29     23s] (I)       Started Loading and Dumping File ( Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Reading DB...
[11/02 17:20:29     23s] (I)       Read data from FE... (mem=948.9M)
[11/02 17:20:29     23s] (I)       Read nodes and places... (mem=948.9M)
[11/02 17:20:29     23s] (I)       Done Read nodes and places (cpu=0.002s, mem=948.9M)
[11/02 17:20:29     23s] (I)       Read nets... (mem=948.9M)
[11/02 17:20:29     23s] (I)       Done Read nets (cpu=0.003s, mem=948.9M)
[11/02 17:20:29     23s] (I)       Done Read data from FE (cpu=0.005s, mem=948.9M)
[11/02 17:20:29     23s] (I)       before initializing RouteDB syMemory usage = 948.9 MB
[11/02 17:20:29     23s] (I)       Honor MSV route constraint: false
[11/02 17:20:29     23s] (I)       Maximum routing layer  : 127
[11/02 17:20:29     23s] (I)       Minimum routing layer  : 2
[11/02 17:20:29     23s] (I)       Supply scale factor H  : 1.00
[11/02 17:20:29     23s] (I)       Supply scale factor V  : 1.00
[11/02 17:20:29     23s] (I)       Number of tracks used by clock wire: 0
[11/02 17:20:29     23s] (I)       Reverse direction      : 
[11/02 17:20:29     23s] (I)       Honor partition pin guides: true
[11/02 17:20:29     23s] (I)       Only route the nets which are selected in the DB: false
[11/02 17:20:29     23s] (I)       Route secondary PG pins: false
[11/02 17:20:29     23s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[11/02 17:20:29     23s] (I)                              : true
[11/02 17:20:29     23s] (I)                              : true
[11/02 17:20:29     23s] (I)                              : true
[11/02 17:20:29     23s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[11/02 17:20:29     23s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[11/02 17:20:29     23s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[11/02 17:20:29     23s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[11/02 17:20:29     23s] (I)       Counted 3658 PG shapes. We will not process PG shapes layer by layer.
[11/02 17:20:29     23s] (I)       build grid graph
[11/02 17:20:29     23s] (I)       build grid graph start
[11/02 17:20:29     23s] [NR-eGR] Track table information for default rule: 
[11/02 17:20:29     23s] [NR-eGR] Metal1 has no routable track
[11/02 17:20:29     23s] [NR-eGR] Metal2 has single uniform track structure
[11/02 17:20:29     23s] [NR-eGR] Metal3 has single uniform track structure
[11/02 17:20:29     23s] [NR-eGR] Metal4 has single uniform track structure
[11/02 17:20:29     23s] [NR-eGR] Metal5 has single uniform track structure
[11/02 17:20:29     23s] [NR-eGR] Metal6 has single uniform track structure
[11/02 17:20:29     23s] [NR-eGR] Metal7 has single uniform track structure
[11/02 17:20:29     23s] [NR-eGR] Metal8 has single uniform track structure
[11/02 17:20:29     23s] [NR-eGR] Metal9 has single uniform track structure
[11/02 17:20:29     23s] [NR-eGR] Metal10 has single uniform track structure
[11/02 17:20:29     23s] [NR-eGR] Metal11 has single uniform track structure
[11/02 17:20:29     23s] (I)       build grid graph end
[11/02 17:20:29     23s] (I)       ===========================================================================
[11/02 17:20:29     23s] (I)       == Report All Rule Vias ==
[11/02 17:20:29     23s] (I)       ===========================================================================
[11/02 17:20:29     23s] (I)        Via Rule : (Default)
[11/02 17:20:29     23s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:29     23s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:29     23s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[11/02 17:20:29     23s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[11/02 17:20:29     23s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[11/02 17:20:29     23s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[11/02 17:20:29     23s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[11/02 17:20:29     23s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[11/02 17:20:29     23s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[11/02 17:20:29     23s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[11/02 17:20:29     23s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[11/02 17:20:29     23s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[11/02 17:20:29     23s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:29     23s] (I)       ===========================================================================
[11/02 17:20:29     23s] (I)        Via Rule : LEFSpecialRouteSpec
[11/02 17:20:29     23s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:29     23s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:29     23s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:20:29     23s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:20:29     23s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:20:29     23s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:20:29     23s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:20:29     23s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:20:29     23s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:20:29     23s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:20:29     23s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:20:29     23s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:20:29     23s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:29     23s] (I)       ===========================================================================
[11/02 17:20:29     23s] (I)        Via Rule : VLMDefaultSetup
[11/02 17:20:29     23s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:29     23s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:29     23s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:20:29     23s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:20:29     23s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:20:29     23s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:20:29     23s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:20:29     23s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:20:29     23s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:20:29     23s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:20:29     23s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:20:29     23s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:20:29     23s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:29     23s] (I)       ===========================================================================
[11/02 17:20:29     23s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Num PG vias on layer 1 : 0
[11/02 17:20:29     23s] (I)       Num PG vias on layer 2 : 0
[11/02 17:20:29     23s] (I)       Num PG vias on layer 3 : 0
[11/02 17:20:29     23s] (I)       Num PG vias on layer 4 : 0
[11/02 17:20:29     23s] (I)       Num PG vias on layer 5 : 0
[11/02 17:20:29     23s] (I)       Num PG vias on layer 6 : 0
[11/02 17:20:29     23s] (I)       Num PG vias on layer 7 : 0
[11/02 17:20:29     23s] (I)       Num PG vias on layer 8 : 0
[11/02 17:20:29     23s] (I)       Num PG vias on layer 9 : 0
[11/02 17:20:29     23s] (I)       Num PG vias on layer 10 : 0
[11/02 17:20:29     23s] (I)       Num PG vias on layer 11 : 0
[11/02 17:20:29     23s] [NR-eGR] Read 6509 PG shapes
[11/02 17:20:29     23s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] [NR-eGR] #Routing Blockages  : 0
[11/02 17:20:29     23s] [NR-eGR] #Instance Blockages : 0
[11/02 17:20:29     23s] [NR-eGR] #PG Blockages       : 6509
[11/02 17:20:29     23s] [NR-eGR] #Bump Blockages     : 0
[11/02 17:20:29     23s] [NR-eGR] #Boundary Blockages : 0
[11/02 17:20:29     23s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[11/02 17:20:29     23s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/02 17:20:29     23s] (I)       readDataFromPlaceDB
[11/02 17:20:29     23s] (I)       Read net information..
[11/02 17:20:29     23s] [NR-eGR] Read numTotalNets=2487  numIgnoredNets=0
[11/02 17:20:29     23s] (I)       Read testcase time = 0.001 seconds
[11/02 17:20:29     23s] 
[11/02 17:20:29     23s] (I)       early_global_route_priority property id does not exist.
[11/02 17:20:29     23s] (I)       Start initializing grid graph
[11/02 17:20:29     23s] (I)       End initializing grid graph
[11/02 17:20:29     23s] (I)       Model blockages into capacity
[11/02 17:20:29     23s] (I)       Read Num Blocks=6509  Num Prerouted Wires=0  Num CS=0
[11/02 17:20:29     23s] (I)       Started Modeling ( Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Started Modeling Layer 1 ( Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Started Modeling Layer 2 ( Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Layer 1 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:29     23s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Started Modeling Layer 3 ( Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Layer 2 (H) : #blockages 840 : #preroutes 0
[11/02 17:20:29     23s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Started Modeling Layer 4 ( Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Layer 3 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:29     23s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Started Modeling Layer 5 ( Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Layer 4 (H) : #blockages 840 : #preroutes 0
[11/02 17:20:29     23s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Started Modeling Layer 6 ( Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Layer 5 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:29     23s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Started Modeling Layer 7 ( Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Layer 6 (H) : #blockages 840 : #preroutes 0
[11/02 17:20:29     23s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Started Modeling Layer 8 ( Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Layer 7 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:29     23s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Started Modeling Layer 9 ( Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Layer 8 (H) : #blockages 525 : #preroutes 0
[11/02 17:20:29     23s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Started Modeling Layer 10 ( Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Layer 9 (V) : #blockages 104 : #preroutes 0
[11/02 17:20:29     23s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Started Modeling Layer 11 ( Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[11/02 17:20:29     23s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Number of ignored nets = 0
[11/02 17:20:29     23s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/02 17:20:29     23s] (I)       Number of clock nets = 1.  Ignored: No
[11/02 17:20:29     23s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/02 17:20:29     23s] (I)       Number of special nets = 0.  Ignored: Yes
[11/02 17:20:29     23s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/02 17:20:29     23s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/02 17:20:29     23s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/02 17:20:29     23s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/02 17:20:29     23s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/02 17:20:29     23s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/02 17:20:29     23s] (I)       Before initializing earlyGlobalRoute syMemory usage = 948.9 MB
[11/02 17:20:29     23s] (I)       Ndr track 0 does not exist
[11/02 17:20:29     23s] (I)       Layer1  viaCost=200.00
[11/02 17:20:29     23s] (I)       Layer2  viaCost=200.00
[11/02 17:20:29     23s] (I)       Layer3  viaCost=200.00
[11/02 17:20:29     23s] (I)       Layer4  viaCost=200.00
[11/02 17:20:29     23s] (I)       Layer5  viaCost=200.00
[11/02 17:20:29     23s] (I)       Layer6  viaCost=200.00
[11/02 17:20:29     23s] (I)       Layer7  viaCost=200.00
[11/02 17:20:29     23s] (I)       Layer8  viaCost=200.00
[11/02 17:20:29     23s] (I)       Layer9  viaCost=200.00
[11/02 17:20:29     23s] (I)       Layer10  viaCost=200.00
[11/02 17:20:29     23s] (I)       ---------------------Grid Graph Info--------------------
[11/02 17:20:29     23s] (I)       Routing area        : (0, 0) - (231200, 229140)
[11/02 17:20:29     23s] (I)       Core area           : (14400, 13680) - (216800, 215460)
[11/02 17:20:29     23s] (I)       Site width          :   400  (dbu)
[11/02 17:20:29     23s] (I)       Row height          :  3420  (dbu)
[11/02 17:20:29     23s] (I)       GCell width         :  3420  (dbu)
[11/02 17:20:29     23s] (I)       GCell height        :  3420  (dbu)
[11/02 17:20:29     23s] (I)       Grid                :    68    67    11
[11/02 17:20:29     23s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/02 17:20:29     23s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/02 17:20:29     23s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/02 17:20:29     23s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/02 17:20:29     23s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/02 17:20:29     23s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/02 17:20:29     23s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/02 17:20:29     23s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190   600   570
[11/02 17:20:29     23s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/02 17:20:29     23s] (I)       Total num of tracks :     0   578   603   578   603   578   603   578   603   231   241
[11/02 17:20:29     23s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/02 17:20:29     23s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/02 17:20:29     23s] (I)       --------------------------------------------------------
[11/02 17:20:29     23s] 
[11/02 17:20:29     23s] [NR-eGR] ============ Routing rule table ============
[11/02 17:20:29     23s] [NR-eGR] Rule id: 0  Nets: 2487 
[11/02 17:20:29     23s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/02 17:20:29     23s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[11/02 17:20:29     23s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:29     23s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:29     23s] [NR-eGR] ========================================
[11/02 17:20:29     23s] [NR-eGR] 
[11/02 17:20:29     23s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/02 17:20:29     23s] (I)       blocked tracks on layer2 : = 6840 / 38726 (17.66%)
[11/02 17:20:29     23s] (I)       blocked tracks on layer3 : = 1560 / 41004 (3.80%)
[11/02 17:20:29     23s] (I)       blocked tracks on layer4 : = 6840 / 38726 (17.66%)
[11/02 17:20:29     23s] (I)       blocked tracks on layer5 : = 1560 / 41004 (3.80%)
[11/02 17:20:29     23s] (I)       blocked tracks on layer6 : = 6840 / 38726 (17.66%)
[11/02 17:20:29     23s] (I)       blocked tracks on layer7 : = 1560 / 41004 (3.80%)
[11/02 17:20:29     23s] (I)       blocked tracks on layer8 : = 6900 / 38726 (17.82%)
[11/02 17:20:29     23s] (I)       blocked tracks on layer9 : = 14525 / 41004 (35.42%)
[11/02 17:20:29     23s] (I)       blocked tracks on layer10 : = 5400 / 15477 (34.89%)
[11/02 17:20:29     23s] (I)       blocked tracks on layer11 : = 0 / 16388 (0.00%)
[11/02 17:20:29     23s] (I)       After initializing earlyGlobalRoute syMemory usage = 948.9 MB
[11/02 17:20:29     23s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Started Global Routing ( Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       ============= Initialization =============
[11/02 17:20:29     23s] (I)       totalPins=8600  totalGlobalPin=8462 (98.40%)
[11/02 17:20:29     23s] (I)       Started Build MST ( Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Generate topology with single threads
[11/02 17:20:29     23s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       total 2D Cap : 326141 = (167878 H, 158263 V)
[11/02 17:20:29     23s] [NR-eGR] Layer group 1: route 2487 net(s) in layer range [2, 11]
[11/02 17:20:29     23s] (I)       ============  Phase 1a Route ============
[11/02 17:20:29     23s] (I)       Started Phase 1a ( Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Usage: 19811 = (10091 H, 9720 V) = (6.01% H, 6.14% V) = (1.726e+04um H, 1.662e+04um V)
[11/02 17:20:29     23s] (I)       
[11/02 17:20:29     23s] (I)       ============  Phase 1b Route ============
[11/02 17:20:29     23s] (I)       Usage: 19811 = (10091 H, 9720 V) = (6.01% H, 6.14% V) = (1.726e+04um H, 1.662e+04um V)
[11/02 17:20:29     23s] (I)       
[11/02 17:20:29     23s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.387681e+04um
[11/02 17:20:29     23s] (I)       ============  Phase 1c Route ============
[11/02 17:20:29     23s] (I)       Usage: 19811 = (10091 H, 9720 V) = (6.01% H, 6.14% V) = (1.726e+04um H, 1.662e+04um V)
[11/02 17:20:29     23s] (I)       
[11/02 17:20:29     23s] (I)       ============  Phase 1d Route ============
[11/02 17:20:29     23s] (I)       Usage: 19811 = (10091 H, 9720 V) = (6.01% H, 6.14% V) = (1.726e+04um H, 1.662e+04um V)
[11/02 17:20:29     23s] (I)       
[11/02 17:20:29     23s] (I)       ============  Phase 1e Route ============
[11/02 17:20:29     23s] (I)       Started Phase 1e ( Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Usage: 19811 = (10091 H, 9720 V) = (6.01% H, 6.14% V) = (1.726e+04um H, 1.662e+04um V)
[11/02 17:20:29     23s] (I)       
[11/02 17:20:29     23s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.387681e+04um
[11/02 17:20:29     23s] [NR-eGR] 
[11/02 17:20:29     23s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Run Multi-thread layer assignment with 1 threads
[11/02 17:20:29     23s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       ============  Phase 1l Route ============
[11/02 17:20:29     23s] (I)       
[11/02 17:20:29     23s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/02 17:20:29     23s] [NR-eGR]                        OverCon            
[11/02 17:20:29     23s] [NR-eGR]                         #Gcell     %Gcell
[11/02 17:20:29     23s] [NR-eGR]       Layer                (1)    OverCon 
[11/02 17:20:29     23s] [NR-eGR] ----------------------------------------------
[11/02 17:20:29     23s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:29     23s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:29     23s] [NR-eGR]  Metal3  (3)         3( 0.07%)   ( 0.07%) 
[11/02 17:20:29     23s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:29     23s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:29     23s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:29     23s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:29     23s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:29     23s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:29     23s] [NR-eGR] Metal10 (10)         1( 0.02%)   ( 0.02%) 
[11/02 17:20:29     23s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:29     23s] [NR-eGR] ----------------------------------------------
[11/02 17:20:29     23s] [NR-eGR] Total                4( 0.01%)   ( 0.01%) 
[11/02 17:20:29     23s] [NR-eGR] 
[11/02 17:20:29     23s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       total 2D Cap : 328653 = (168702 H, 159951 V)
[11/02 17:20:29     23s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/02 17:20:29     23s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/02 17:20:29     23s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 948.9M
[11/02 17:20:29     23s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.038, REAL:0.038, MEM:948.9M
[11/02 17:20:29     23s] OPERPROF: Starting HotSpotCal at level 1, MEM:948.9M
[11/02 17:20:29     23s] [hotspot] +------------+---------------+---------------+
[11/02 17:20:29     23s] [hotspot] |            |   max hotspot | total hotspot |
[11/02 17:20:29     23s] [hotspot] +------------+---------------+---------------+
[11/02 17:20:29     23s] [hotspot] | normalized |          0.00 |          0.00 |
[11/02 17:20:29     23s] [hotspot] +------------+---------------+---------------+
[11/02 17:20:29     23s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/02 17:20:29     23s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/02 17:20:29     23s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:948.9M
[11/02 17:20:29     23s] 
[11/02 17:20:29     23s] === incrementalPlace Internal Loop 1 ===
[11/02 17:20:29     23s] Skipped repairing congestion.
[11/02 17:20:29     23s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:948.9M
[11/02 17:20:29     23s] Starting Early Global Route wiring: mem = 948.9M
[11/02 17:20:29     23s] (I)       ============= track Assignment ============
[11/02 17:20:29     23s] (I)       Started Extract Global 3D Wires ( Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Started Greedy Track Assignment ( Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[11/02 17:20:29     23s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] (I)       Run Multi-thread track assignment
[11/02 17:20:29     23s] (I)       Finished Greedy Track Assignment ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 948.86 MB )
[11/02 17:20:29     23s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:29     23s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 7826
[11/02 17:20:29     23s] [NR-eGR] Metal2  (2V) length: 1.210931e+04um, number of vias: 11825
[11/02 17:20:29     23s] [NR-eGR] Metal3  (3H) length: 1.441718e+04um, number of vias: 900
[11/02 17:20:29     23s] [NR-eGR] Metal4  (4V) length: 3.918665e+03um, number of vias: 413
[11/02 17:20:29     23s] [NR-eGR] Metal5  (5H) length: 2.464890e+03um, number of vias: 281
[11/02 17:20:29     23s] [NR-eGR] Metal6  (6V) length: 1.571570e+03um, number of vias: 218
[11/02 17:20:29     23s] [NR-eGR] Metal7  (7H) length: 1.326870e+03um, number of vias: 118
[11/02 17:20:29     23s] [NR-eGR] Metal8  (8V) length: 6.969950e+02um, number of vias: 96
[11/02 17:20:29     23s] [NR-eGR] Metal9  (9H) length: 5.000000e+00um, number of vias: 34
[11/02 17:20:29     23s] [NR-eGR] Metal10 (10V) length: 3.895000e+00um, number of vias: 29
[11/02 17:20:29     23s] [NR-eGR] Metal11 (11H) length: 4.761000e+01um, number of vias: 0
[11/02 17:20:29     23s] [NR-eGR] Total length: 3.656199e+04um, number of vias: 21740
[11/02 17:20:29     23s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:29     23s] [NR-eGR] Total eGR-routed clock nets wire length: 2.469375e+03um 
[11/02 17:20:29     23s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:29     23s] Early Global Route wiring runtime: 0.04 seconds, mem = 948.9M
[11/02 17:20:29     23s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.042, REAL:0.042, MEM:948.9M
[11/02 17:20:29     23s] Tdgp not successfully inited but do clear!
[11/02 17:20:29     23s] 0 delay mode for cte disabled.
[11/02 17:20:29     23s] SKP cleared!
[11/02 17:20:29     23s] 
[11/02 17:20:29     23s] *** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
[11/02 17:20:29     23s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 16.67% flops. Placement and timing QoR can be severely impacted in this case!
[11/02 17:20:29     23s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/02 17:20:29     23s] **placeDesign ... cpu = 0: 0: 8, real = 0: 0: 8, mem = 948.9M **
[11/02 17:20:29     23s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/02 17:20:29     23s] VSMManager cleared!
[11/02 17:20:29     23s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 855.5M, totSessionCpu=0:00:23 **
[11/02 17:20:29     23s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/02 17:20:29     23s] GigaOpt running with 1 threads.
[11/02 17:20:29     23s] Info: 1 threads available for lower-level modules during optimization.
[11/02 17:20:29     23s] OPERPROF: Starting DPlace-Init at level 1, MEM:948.9M
[11/02 17:20:29     23s] #spOpts: N=45 minPadR=1.1 
[11/02 17:20:29     23s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:948.9M
[11/02 17:20:29     23s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:948.9M
[11/02 17:20:29     23s] Core basic site is CoreSite
[11/02 17:20:29     23s] SiteArray: non-trimmed site array dimensions = 59 x 506
[11/02 17:20:29     23s] SiteArray: use 122,880 bytes
[11/02 17:20:29     23s] SiteArray: current memory after site array memory allocation 949.0M
[11/02 17:20:29     23s] SiteArray: FP blocked sites are writable
[11/02 17:20:29     23s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/02 17:20:29     23s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:949.0M
[11/02 17:20:29     23s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:949.0M
[11/02 17:20:29     23s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.048, REAL:0.048, MEM:949.0M
[11/02 17:20:29     23s] OPERPROF:     Starting CMU at level 3, MEM:949.0M
[11/02 17:20:29     23s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:949.0M
[11/02 17:20:29     23s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.050, MEM:949.0M
[11/02 17:20:29     23s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=949.0MB).
[11/02 17:20:29     23s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.056, REAL:0.056, MEM:949.0M
[11/02 17:20:29     23s] LayerId::1 widthSet size::1
[11/02 17:20:29     23s] LayerId::2 widthSet size::1
[11/02 17:20:29     23s] LayerId::3 widthSet size::1
[11/02 17:20:29     23s] LayerId::4 widthSet size::1
[11/02 17:20:29     23s] LayerId::5 widthSet size::1
[11/02 17:20:29     23s] LayerId::6 widthSet size::1
[11/02 17:20:29     23s] LayerId::7 widthSet size::1
[11/02 17:20:29     23s] LayerId::8 widthSet size::1
[11/02 17:20:29     23s] LayerId::9 widthSet size::1
[11/02 17:20:29     23s] LayerId::10 widthSet size::1
[11/02 17:20:29     23s] LayerId::11 widthSet size::1
[11/02 17:20:29     23s] Updating RC grid for preRoute extraction ...
[11/02 17:20:29     23s] Initializing multi-corner resistance tables ...
[11/02 17:20:29     23s] 
[11/02 17:20:29     23s] Creating Lib Analyzer ...
[11/02 17:20:30     23s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/02 17:20:30     23s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/02 17:20:30     23s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/02 17:20:30     23s] 
[11/02 17:20:30     24s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:24.1 mem=973.0M
[11/02 17:20:30     24s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:24.1 mem=973.0M
[11/02 17:20:30     24s] Creating Lib Analyzer, finished. 
[11/02 17:20:30     24s] #optDebug: fT-S <1 2 3 1 0>
[11/02 17:20:30     24s] Setting timing_disable_library_data_to_data_checks to 'true'.
[11/02 17:20:30     24s] Setting timing_disable_user_data_to_data_checks to 'true'.
[11/02 17:20:30     24s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 865.1M, totSessionCpu=0:00:24 **
[11/02 17:20:30     24s] *** optDesign -preCTS ***
[11/02 17:20:30     24s] DRC Margin: user margin 0.0; extra margin 0.2
[11/02 17:20:30     24s] Setup Target Slack: user slack 0; extra slack 0.0
[11/02 17:20:30     24s] Hold Target Slack: user slack 0
[11/02 17:20:30     24s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/02 17:20:30     24s] Type 'man IMPOPT-3195' for more detail.
[11/02 17:20:30     24s] OPERPROF: Starting spInitSiteArr at level 1, MEM:973.0M
[11/02 17:20:30     24s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.047, REAL:0.047, MEM:973.0M
[11/02 17:20:30     24s] Deleting Cell Server ...
[11/02 17:20:30     24s] Deleting Lib Analyzer.
[11/02 17:20:30     24s] Multi-VT timing optimization disabled based on library information.
[11/02 17:20:30     24s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/02 17:20:30     24s] Creating Cell Server ...(0, 0, 0, 0)
[11/02 17:20:30     24s] Summary for sequential cells identification: 
[11/02 17:20:30     24s]   Identified SBFF number: 104
[11/02 17:20:30     24s]   Identified MBFF number: 0
[11/02 17:20:30     24s]   Identified SB Latch number: 0
[11/02 17:20:30     24s]   Identified MB Latch number: 0
[11/02 17:20:30     24s]   Not identified SBFF number: 16
[11/02 17:20:30     24s]   Not identified MBFF number: 0
[11/02 17:20:30     24s]   Not identified SB Latch number: 0
[11/02 17:20:30     24s]   Not identified MB Latch number: 0
[11/02 17:20:30     24s]   Number of sequential cells which are not FFs: 32
[11/02 17:20:30     24s]  Visiting view : av_wc
[11/02 17:20:30     24s]    : PowerDomain = none : Weighted F : unweighted  = 22.00 (1.000) with rcCorner = 0
[11/02 17:20:30     24s]    : PowerDomain = none : Weighted F : unweighted  = 8.60 (1.000) with rcCorner = -1
[11/02 17:20:30     24s]  Visiting view : av_bc
[11/02 17:20:30     24s]    : PowerDomain = none : Weighted F : unweighted  = 9.60 (1.000) with rcCorner = 0
[11/02 17:20:30     24s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[11/02 17:20:30     24s]  Setting StdDelay to 22.00
[11/02 17:20:30     24s] Creating Cell Server, finished. 
[11/02 17:20:30     24s] 
[11/02 17:20:30     24s] Deleting Cell Server ...
[11/02 17:20:30     24s] 
[11/02 17:20:30     24s] Creating Lib Analyzer ...
[11/02 17:20:30     24s] Creating Cell Server ...(0, 0, 0, 0)
[11/02 17:20:30     24s] Summary for sequential cells identification: 
[11/02 17:20:30     24s]   Identified SBFF number: 104
[11/02 17:20:30     24s]   Identified MBFF number: 0
[11/02 17:20:30     24s]   Identified SB Latch number: 0
[11/02 17:20:30     24s]   Identified MB Latch number: 0
[11/02 17:20:30     24s]   Not identified SBFF number: 16
[11/02 17:20:30     24s]   Not identified MBFF number: 0
[11/02 17:20:30     24s]   Not identified SB Latch number: 0
[11/02 17:20:30     24s]   Not identified MB Latch number: 0
[11/02 17:20:30     24s]   Number of sequential cells which are not FFs: 32
[11/02 17:20:30     24s]  Visiting view : av_wc
[11/02 17:20:30     24s]    : PowerDomain = none : Weighted F : unweighted  = 22.00 (1.000) with rcCorner = 0
[11/02 17:20:30     24s]    : PowerDomain = none : Weighted F : unweighted  = 8.60 (1.000) with rcCorner = -1
[11/02 17:20:30     24s]  Visiting view : av_bc
[11/02 17:20:30     24s]    : PowerDomain = none : Weighted F : unweighted  = 9.60 (1.000) with rcCorner = 0
[11/02 17:20:30     24s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[11/02 17:20:30     24s]  Setting StdDelay to 22.00
[11/02 17:20:30     24s] Creating Cell Server, finished. 
[11/02 17:20:30     24s] 
[11/02 17:20:30     24s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20)
[11/02 17:20:30     24s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[11/02 17:20:30     24s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/02 17:20:30     24s] 
[11/02 17:20:31     24s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:24.8 mem=973.0M
[11/02 17:20:31     24s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:24.8 mem=973.0M
[11/02 17:20:31     24s] Creating Lib Analyzer, finished. 
[11/02 17:20:31     24s] ### Creating LA Mngr. totSessionCpu=0:00:24.8 mem=972.9M
[11/02 17:20:31     24s] ### Creating LA Mngr, finished. totSessionCpu=0:00:24.8 mem=972.9M
[11/02 17:20:31     24s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Started Loading and Dumping File ( Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Reading DB...
[11/02 17:20:31     24s] (I)       Read data from FE... (mem=972.9M)
[11/02 17:20:31     24s] (I)       Read nodes and places... (mem=972.9M)
[11/02 17:20:31     24s] (I)       Number of ignored instance 0
[11/02 17:20:31     24s] (I)       Number of inbound cells 0
[11/02 17:20:31     24s] (I)       numMoveCells=1936, numMacros=0  numPads=774  numMultiRowHeightInsts=0
[11/02 17:20:31     24s] (I)       Done Read nodes and places (cpu=0.002s, mem=972.9M)
[11/02 17:20:31     24s] (I)       Read nets... (mem=972.9M)
[11/02 17:20:31     24s] (I)       numNets=2487  ignoredNets=0
[11/02 17:20:31     24s] (I)       Done Read nets (cpu=0.003s, mem=972.9M)
[11/02 17:20:31     24s] (I)       Read rows... (mem=972.9M)
[11/02 17:20:31     24s] (I)       Done Read rows (cpu=0.000s, mem=972.9M)
[11/02 17:20:31     24s] (I)       Identified Clock instances: Flop 774, Clock buffer/inverter 0, Gate 0, Logic 0
[11/02 17:20:31     24s] (I)       Read module constraints... (mem=972.9M)
[11/02 17:20:31     24s] (I)       Done Read module constraints (cpu=0.000s, mem=972.9M)
[11/02 17:20:31     24s] (I)       Done Read data from FE (cpu=0.006s, mem=972.9M)
[11/02 17:20:31     24s] (I)       before initializing RouteDB syMemory usage = 972.9 MB
[11/02 17:20:31     24s] (I)       Honor MSV route constraint: false
[11/02 17:20:31     24s] (I)       Maximum routing layer  : 127
[11/02 17:20:31     24s] (I)       Minimum routing layer  : 2
[11/02 17:20:31     24s] (I)       Supply scale factor H  : 1.00
[11/02 17:20:31     24s] (I)       Supply scale factor V  : 1.00
[11/02 17:20:31     24s] (I)       Number of tracks used by clock wire: 0
[11/02 17:20:31     24s] (I)       Reverse direction      : 
[11/02 17:20:31     24s] (I)       Honor partition pin guides: true
[11/02 17:20:31     24s] (I)       Only route the nets which are selected in the DB: false
[11/02 17:20:31     24s] (I)       Route secondary PG pins: false
[11/02 17:20:31     24s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[11/02 17:20:31     24s] (I)                              : true
[11/02 17:20:31     24s] (I)                              : true
[11/02 17:20:31     24s] (I)                              : 10
[11/02 17:20:31     24s] (I)       punchThroughDistance   : 937.53
[11/02 17:20:31     24s] (I)       source-to-sink ratio   : 0.30
[11/02 17:20:31     24s] (I)                              : true
[11/02 17:20:31     24s] (I)                              : true
[11/02 17:20:31     24s] (I)                              : true
[11/02 17:20:31     24s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[11/02 17:20:31     24s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[11/02 17:20:31     24s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[11/02 17:20:31     24s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[11/02 17:20:31     24s] (I)       Counted 3658 PG shapes. We will not process PG shapes layer by layer.
[11/02 17:20:31     24s] (I)       build grid graph
[11/02 17:20:31     24s] (I)       build grid graph start
[11/02 17:20:31     24s] [NR-eGR] Track table information for default rule: 
[11/02 17:20:31     24s] [NR-eGR] Metal1 has no routable track
[11/02 17:20:31     24s] [NR-eGR] Metal2 has single uniform track structure
[11/02 17:20:31     24s] [NR-eGR] Metal3 has single uniform track structure
[11/02 17:20:31     24s] [NR-eGR] Metal4 has single uniform track structure
[11/02 17:20:31     24s] [NR-eGR] Metal5 has single uniform track structure
[11/02 17:20:31     24s] [NR-eGR] Metal6 has single uniform track structure
[11/02 17:20:31     24s] [NR-eGR] Metal7 has single uniform track structure
[11/02 17:20:31     24s] [NR-eGR] Metal8 has single uniform track structure
[11/02 17:20:31     24s] [NR-eGR] Metal9 has single uniform track structure
[11/02 17:20:31     24s] [NR-eGR] Metal10 has single uniform track structure
[11/02 17:20:31     24s] [NR-eGR] Metal11 has single uniform track structure
[11/02 17:20:31     24s] (I)       build grid graph end
[11/02 17:20:31     24s] (I)       ===========================================================================
[11/02 17:20:31     24s] (I)       == Report All Rule Vias ==
[11/02 17:20:31     24s] (I)       ===========================================================================
[11/02 17:20:31     24s] (I)        Via Rule : (Default)
[11/02 17:20:31     24s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:31     24s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:31     24s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[11/02 17:20:31     24s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[11/02 17:20:31     24s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[11/02 17:20:31     24s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[11/02 17:20:31     24s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[11/02 17:20:31     24s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[11/02 17:20:31     24s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[11/02 17:20:31     24s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[11/02 17:20:31     24s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[11/02 17:20:31     24s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[11/02 17:20:31     24s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:31     24s] (I)       ===========================================================================
[11/02 17:20:31     24s] (I)        Via Rule : LEFSpecialRouteSpec
[11/02 17:20:31     24s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:31     24s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:31     24s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:20:31     24s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:20:31     24s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:20:31     24s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:20:31     24s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:20:31     24s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:20:31     24s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:20:31     24s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:20:31     24s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:20:31     24s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:20:31     24s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:31     24s] (I)       ===========================================================================
[11/02 17:20:31     24s] (I)        Via Rule : VLMDefaultSetup
[11/02 17:20:31     24s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:31     24s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:31     24s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:20:31     24s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:20:31     24s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:20:31     24s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:20:31     24s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:20:31     24s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:20:31     24s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:20:31     24s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:20:31     24s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:20:31     24s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:20:31     24s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:31     24s] (I)       ===========================================================================
[11/02 17:20:31     24s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Num PG vias on layer 1 : 0
[11/02 17:20:31     24s] (I)       Num PG vias on layer 2 : 0
[11/02 17:20:31     24s] (I)       Num PG vias on layer 3 : 0
[11/02 17:20:31     24s] (I)       Num PG vias on layer 4 : 0
[11/02 17:20:31     24s] (I)       Num PG vias on layer 5 : 0
[11/02 17:20:31     24s] (I)       Num PG vias on layer 6 : 0
[11/02 17:20:31     24s] (I)       Num PG vias on layer 7 : 0
[11/02 17:20:31     24s] (I)       Num PG vias on layer 8 : 0
[11/02 17:20:31     24s] (I)       Num PG vias on layer 9 : 0
[11/02 17:20:31     24s] (I)       Num PG vias on layer 10 : 0
[11/02 17:20:31     24s] (I)       Num PG vias on layer 11 : 0
[11/02 17:20:31     24s] [NR-eGR] Read 6509 PG shapes
[11/02 17:20:31     24s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] [NR-eGR] #Routing Blockages  : 0
[11/02 17:20:31     24s] [NR-eGR] #Instance Blockages : 0
[11/02 17:20:31     24s] [NR-eGR] #PG Blockages       : 6509
[11/02 17:20:31     24s] [NR-eGR] #Bump Blockages     : 0
[11/02 17:20:31     24s] [NR-eGR] #Boundary Blockages : 0
[11/02 17:20:31     24s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[11/02 17:20:31     24s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/02 17:20:31     24s] (I)       readDataFromPlaceDB
[11/02 17:20:31     24s] (I)       Read net information..
[11/02 17:20:31     24s] [NR-eGR] Read numTotalNets=2487  numIgnoredNets=0
[11/02 17:20:31     24s] (I)       Read testcase time = 0.001 seconds
[11/02 17:20:31     24s] 
[11/02 17:20:31     24s] (I)       early_global_route_priority property id does not exist.
[11/02 17:20:31     24s] (I)       Start initializing grid graph
[11/02 17:20:31     24s] (I)       End initializing grid graph
[11/02 17:20:31     24s] (I)       Model blockages into capacity
[11/02 17:20:31     24s] (I)       Read Num Blocks=6509  Num Prerouted Wires=0  Num CS=0
[11/02 17:20:31     24s] (I)       Started Modeling ( Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Started Modeling Layer 1 ( Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Started Modeling Layer 2 ( Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Layer 1 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:31     24s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Started Modeling Layer 3 ( Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Layer 2 (H) : #blockages 840 : #preroutes 0
[11/02 17:20:31     24s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Started Modeling Layer 4 ( Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Layer 3 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:31     24s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Started Modeling Layer 5 ( Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Layer 4 (H) : #blockages 840 : #preroutes 0
[11/02 17:20:31     24s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Started Modeling Layer 6 ( Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Layer 5 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:31     24s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Started Modeling Layer 7 ( Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Layer 6 (H) : #blockages 840 : #preroutes 0
[11/02 17:20:31     24s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Started Modeling Layer 8 ( Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Layer 7 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:31     24s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Started Modeling Layer 9 ( Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Layer 8 (H) : #blockages 525 : #preroutes 0
[11/02 17:20:31     24s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Started Modeling Layer 10 ( Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Layer 9 (V) : #blockages 104 : #preroutes 0
[11/02 17:20:31     24s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Started Modeling Layer 11 ( Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[11/02 17:20:31     24s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Number of ignored nets = 0
[11/02 17:20:31     24s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/02 17:20:31     24s] (I)       Number of clock nets = 1.  Ignored: No
[11/02 17:20:31     24s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/02 17:20:31     24s] (I)       Number of special nets = 0.  Ignored: Yes
[11/02 17:20:31     24s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/02 17:20:31     24s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/02 17:20:31     24s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/02 17:20:31     24s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/02 17:20:31     24s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/02 17:20:31     24s] (I)       Constructing bin map
[11/02 17:20:31     24s] (I)       Initialize bin information with width=6840 height=6840
[11/02 17:20:31     24s] (I)       Done constructing bin map
[11/02 17:20:31     24s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/02 17:20:31     24s] (I)       Before initializing earlyGlobalRoute syMemory usage = 972.9 MB
[11/02 17:20:31     24s] (I)       Ndr track 0 does not exist
[11/02 17:20:31     24s] (I)       Layer1  viaCost=200.00
[11/02 17:20:31     24s] (I)       Layer2  viaCost=200.00
[11/02 17:20:31     24s] (I)       Layer3  viaCost=200.00
[11/02 17:20:31     24s] (I)       Layer4  viaCost=200.00
[11/02 17:20:31     24s] (I)       Layer5  viaCost=200.00
[11/02 17:20:31     24s] (I)       Layer6  viaCost=200.00
[11/02 17:20:31     24s] (I)       Layer7  viaCost=200.00
[11/02 17:20:31     24s] (I)       Layer8  viaCost=200.00
[11/02 17:20:31     24s] (I)       Layer9  viaCost=200.00
[11/02 17:20:31     24s] (I)       Layer10  viaCost=200.00
[11/02 17:20:31     24s] (I)       ---------------------Grid Graph Info--------------------
[11/02 17:20:31     24s] (I)       Routing area        : (0, 0) - (231200, 229140)
[11/02 17:20:31     24s] (I)       Core area           : (14400, 13680) - (216800, 215460)
[11/02 17:20:31     24s] (I)       Site width          :   400  (dbu)
[11/02 17:20:31     24s] (I)       Row height          :  3420  (dbu)
[11/02 17:20:31     24s] (I)       GCell width         :  3420  (dbu)
[11/02 17:20:31     24s] (I)       GCell height        :  3420  (dbu)
[11/02 17:20:31     24s] (I)       Grid                :    68    67    11
[11/02 17:20:31     24s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/02 17:20:31     24s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/02 17:20:31     24s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/02 17:20:31     24s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/02 17:20:31     24s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/02 17:20:31     24s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/02 17:20:31     24s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/02 17:20:31     24s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190   600   570
[11/02 17:20:31     24s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/02 17:20:31     24s] (I)       Total num of tracks :     0   578   603   578   603   578   603   578   603   231   241
[11/02 17:20:31     24s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/02 17:20:31     24s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/02 17:20:31     24s] (I)       --------------------------------------------------------
[11/02 17:20:31     24s] 
[11/02 17:20:31     24s] [NR-eGR] ============ Routing rule table ============
[11/02 17:20:31     24s] [NR-eGR] Rule id: 0  Nets: 2487 
[11/02 17:20:31     24s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/02 17:20:31     24s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[11/02 17:20:31     24s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:31     24s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:31     24s] [NR-eGR] ========================================
[11/02 17:20:31     24s] [NR-eGR] 
[11/02 17:20:31     24s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/02 17:20:31     24s] (I)       blocked tracks on layer2 : = 6840 / 38726 (17.66%)
[11/02 17:20:31     24s] (I)       blocked tracks on layer3 : = 1560 / 41004 (3.80%)
[11/02 17:20:31     24s] (I)       blocked tracks on layer4 : = 6840 / 38726 (17.66%)
[11/02 17:20:31     24s] (I)       blocked tracks on layer5 : = 1560 / 41004 (3.80%)
[11/02 17:20:31     24s] (I)       blocked tracks on layer6 : = 6840 / 38726 (17.66%)
[11/02 17:20:31     24s] (I)       blocked tracks on layer7 : = 1560 / 41004 (3.80%)
[11/02 17:20:31     24s] (I)       blocked tracks on layer8 : = 6900 / 38726 (17.82%)
[11/02 17:20:31     24s] (I)       blocked tracks on layer9 : = 14525 / 41004 (35.42%)
[11/02 17:20:31     24s] (I)       blocked tracks on layer10 : = 5400 / 15477 (34.89%)
[11/02 17:20:31     24s] (I)       blocked tracks on layer11 : = 0 / 16388 (0.00%)
[11/02 17:20:31     24s] (I)       After initializing earlyGlobalRoute syMemory usage = 972.9 MB
[11/02 17:20:31     24s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Started Global Routing ( Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       ============= Initialization =============
[11/02 17:20:31     24s] (I)       totalPins=8600  totalGlobalPin=8462 (98.40%)
[11/02 17:20:31     24s] (I)       Started Build MST ( Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Generate topology with single threads
[11/02 17:20:31     24s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       total 2D Cap : 326141 = (167878 H, 158263 V)
[11/02 17:20:31     24s] (I)       #blocked areas for congestion spreading : 0
[11/02 17:20:31     24s] [NR-eGR] Layer group 1: route 2487 net(s) in layer range [2, 11]
[11/02 17:20:31     24s] (I)       ============  Phase 1a Route ============
[11/02 17:20:31     24s] (I)       Started Phase 1a ( Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Usage: 20152 = (10431 H, 9721 V) = (6.21% H, 6.14% V) = (1.784e+04um H, 1.662e+04um V)
[11/02 17:20:31     24s] (I)       
[11/02 17:20:31     24s] (I)       ============  Phase 1b Route ============
[11/02 17:20:31     24s] (I)       Usage: 20152 = (10431 H, 9721 V) = (6.21% H, 6.14% V) = (1.784e+04um H, 1.662e+04um V)
[11/02 17:20:31     24s] (I)       
[11/02 17:20:31     24s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.445992e+04um
[11/02 17:20:31     24s] (I)       ============  Phase 1c Route ============
[11/02 17:20:31     24s] (I)       Usage: 20152 = (10431 H, 9721 V) = (6.21% H, 6.14% V) = (1.784e+04um H, 1.662e+04um V)
[11/02 17:20:31     24s] (I)       
[11/02 17:20:31     24s] (I)       ============  Phase 1d Route ============
[11/02 17:20:31     24s] (I)       Usage: 20152 = (10431 H, 9721 V) = (6.21% H, 6.14% V) = (1.784e+04um H, 1.662e+04um V)
[11/02 17:20:31     24s] (I)       
[11/02 17:20:31     24s] (I)       ============  Phase 1e Route ============
[11/02 17:20:31     24s] (I)       Started Phase 1e ( Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Usage: 20152 = (10431 H, 9721 V) = (6.21% H, 6.14% V) = (1.784e+04um H, 1.662e+04um V)
[11/02 17:20:31     24s] (I)       
[11/02 17:20:31     24s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.445992e+04um
[11/02 17:20:31     24s] [NR-eGR] 
[11/02 17:20:31     24s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Run Multi-thread layer assignment with 1 threads
[11/02 17:20:31     24s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       ============  Phase 1l Route ============
[11/02 17:20:31     24s] (I)       
[11/02 17:20:31     24s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/02 17:20:31     24s] [NR-eGR]                        OverCon            
[11/02 17:20:31     24s] [NR-eGR]                         #Gcell     %Gcell
[11/02 17:20:31     24s] [NR-eGR]       Layer                (1)    OverCon 
[11/02 17:20:31     24s] [NR-eGR] ----------------------------------------------
[11/02 17:20:31     24s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:31     24s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:31     24s] [NR-eGR]  Metal3  (3)         3( 0.07%)   ( 0.07%) 
[11/02 17:20:31     24s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:31     24s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:31     24s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:31     24s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:31     24s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:31     24s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:31     24s] [NR-eGR] Metal10 (10)         1( 0.02%)   ( 0.02%) 
[11/02 17:20:31     24s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:31     24s] [NR-eGR] ----------------------------------------------
[11/02 17:20:31     24s] [NR-eGR] Total                4( 0.01%)   ( 0.01%) 
[11/02 17:20:31     24s] [NR-eGR] 
[11/02 17:20:31     24s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       total 2D Cap : 328653 = (168702 H, 159951 V)
[11/02 17:20:31     24s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/02 17:20:31     24s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/02 17:20:31     24s] (I)       ============= track Assignment ============
[11/02 17:20:31     24s] (I)       Started Extract Global 3D Wires ( Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Started Greedy Track Assignment ( Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[11/02 17:20:31     24s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] (I)       Run Multi-thread track assignment
[11/02 17:20:31     24s] (I)       Finished Greedy Track Assignment ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 972.89 MB )
[11/02 17:20:31     24s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:31     24s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 7826
[11/02 17:20:31     24s] [NR-eGR] Metal2  (2V) length: 1.215892e+04um, number of vias: 11882
[11/02 17:20:31     24s] [NR-eGR] Metal3  (3H) length: 1.497160e+04um, number of vias: 905
[11/02 17:20:31     24s] [NR-eGR] Metal4  (4V) length: 3.903150e+03um, number of vias: 422
[11/02 17:20:31     24s] [NR-eGR] Metal5  (5H) length: 2.498540e+03um, number of vias: 281
[11/02 17:20:31     24s] [NR-eGR] Metal6  (6V) length: 1.571095e+03um, number of vias: 216
[11/02 17:20:31     24s] [NR-eGR] Metal7  (7H) length: 1.326950e+03um, number of vias: 118
[11/02 17:20:31     24s] [NR-eGR] Metal8  (8V) length: 6.958550e+02um, number of vias: 96
[11/02 17:20:31     24s] [NR-eGR] Metal9  (9H) length: 4.900000e+00um, number of vias: 34
[11/02 17:20:31     24s] [NR-eGR] Metal10 (10V) length: 4.085000e+00um, number of vias: 29
[11/02 17:20:31     24s] [NR-eGR] Metal11 (11H) length: 4.761000e+01um, number of vias: 0
[11/02 17:20:31     24s] [NR-eGR] Total length: 3.718271e+04um, number of vias: 21809
[11/02 17:20:31     24s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:31     24s] [NR-eGR] Total eGR-routed clock nets wire length: 2.586085e+03um 
[11/02 17:20:31     24s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:31     24s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 970.89 MB )
[11/02 17:20:31     24s] Extraction called for design 'mpadd32_shift' of instances=1936 and nets=2489 using extraction engine 'preRoute' .
[11/02 17:20:31     24s] PreRoute RC Extraction called for design mpadd32_shift.
[11/02 17:20:31     24s] RC Extraction called in multi-corner(1) mode.
[11/02 17:20:31     24s] RCMode: PreRoute
[11/02 17:20:31     24s]       RC Corner Indexes            0   
[11/02 17:20:31     24s] Capacitance Scaling Factor   : 1.00000 
[11/02 17:20:31     24s] Resistance Scaling Factor    : 1.00000 
[11/02 17:20:31     24s] Clock Cap. Scaling Factor    : 1.00000 
[11/02 17:20:31     24s] Clock Res. Scaling Factor    : 1.00000 
[11/02 17:20:31     24s] Shrink Factor                : 1.00000
[11/02 17:20:31     24s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/02 17:20:31     24s] Using Quantus QRC technology file ...
[11/02 17:20:31     24s] LayerId::1 widthSet size::1
[11/02 17:20:31     24s] LayerId::2 widthSet size::1
[11/02 17:20:31     24s] LayerId::3 widthSet size::1
[11/02 17:20:31     24s] LayerId::4 widthSet size::1
[11/02 17:20:31     24s] LayerId::5 widthSet size::1
[11/02 17:20:31     24s] LayerId::6 widthSet size::1
[11/02 17:20:31     24s] LayerId::7 widthSet size::1
[11/02 17:20:31     24s] LayerId::8 widthSet size::1
[11/02 17:20:31     24s] LayerId::9 widthSet size::1
[11/02 17:20:31     24s] LayerId::10 widthSet size::1
[11/02 17:20:31     24s] LayerId::11 widthSet size::1
[11/02 17:20:31     24s] Updating RC grid for preRoute extraction ...
[11/02 17:20:31     24s] Initializing multi-corner resistance tables ...
[11/02 17:20:31     24s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 970.891M)
[11/02 17:20:31     24s] OPERPROF: Starting spInitSiteArr at level 1, MEM:970.9M
[11/02 17:20:31     24s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:970.9M
[11/02 17:20:31     25s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:971.0M
[11/02 17:20:31     25s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:971.0M
[11/02 17:20:31     25s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.050, MEM:971.0M
[11/02 17:20:31     25s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.051, REAL:0.051, MEM:971.0M
[11/02 17:20:31     25s] Starting delay calculation for Setup views
[11/02 17:20:31     25s] #################################################################################
[11/02 17:20:31     25s] # Design Stage: PreRoute
[11/02 17:20:31     25s] # Design Name: mpadd32_shift
[11/02 17:20:31     25s] # Design Mode: 45nm
[11/02 17:20:31     25s] # Analysis Mode: MMMC Non-OCV 
[11/02 17:20:31     25s] # Parasitics Mode: No SPEF/RCDB
[11/02 17:20:31     25s] # Signoff Settings: SI Off 
[11/02 17:20:31     25s] #################################################################################
[11/02 17:20:31     25s] Calculate delays in BcWc mode...
[11/02 17:20:31     25s] Topological Sorting (REAL = 0:00:00.0, MEM = 981.3M, InitMEM = 981.3M)
[11/02 17:20:31     25s] Start delay calculation (fullDC) (1 T). (MEM=981.305)
[11/02 17:20:31     25s] End AAE Lib Interpolated Model. (MEM=997.508 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:20:31     25s] First Iteration Infinite Tw... 
[11/02 17:20:31     25s] Total number of fetched objects 2487
[11/02 17:20:31     25s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:20:31     25s] End delay calculation. (MEM=1063.75 CPU=0:00:00.2 REAL=0:00:00.0)
[11/02 17:20:32     25s] End delay calculation (fullDC). (MEM=1046.21 CPU=0:00:00.5 REAL=0:00:01.0)
[11/02 17:20:32     25s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1046.2M) ***
[11/02 17:20:32     25s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:25.6 mem=1046.2M)
[11/02 17:20:32     25s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 96.088  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1546   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |    11 (1746)     |   -1.479   |    11 (1746)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.205%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 899.5M, totSessionCpu=0:00:26 **
[11/02 17:20:32     25s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/02 17:20:32     25s] PhyDesignGrid: maxLocalDensity 0.98
[11/02 17:20:32     25s] ### Creating PhyDesignMc. totSessionCpu=0:00:25.7 mem=1002.2M
[11/02 17:20:32     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:1002.2M
[11/02 17:20:32     25s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[11/02 17:20:32     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1002.2M
[11/02 17:20:32     25s] OPERPROF:     Starting CMU at level 3, MEM:1002.2M
[11/02 17:20:32     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1002.2M
[11/02 17:20:32     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.047, MEM:1002.2M
[11/02 17:20:32     25s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1002.2MB).
[11/02 17:20:32     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.053, REAL:0.053, MEM:1002.2M
[11/02 17:20:32     25s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:25.8 mem=1002.2M
[11/02 17:20:32     25s] PhyDesignGrid: maxLocalDensity 0.98
[11/02 17:20:32     25s] ### Creating PhyDesignMc. totSessionCpu=0:00:25.8 mem=1002.2M
[11/02 17:20:32     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:1002.2M
[11/02 17:20:32     25s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[11/02 17:20:32     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1002.2M
[11/02 17:20:32     25s] OPERPROF:     Starting CMU at level 3, MEM:1002.2M
[11/02 17:20:32     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1002.2M
[11/02 17:20:32     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.046, REAL:0.046, MEM:1002.2M
[11/02 17:20:32     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1002.2MB).
[11/02 17:20:32     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:1002.2M
[11/02 17:20:32     25s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:25.8 mem=1002.2M
[11/02 17:20:32     25s] *** Starting optimizing excluded clock nets MEM= 1002.2M) ***
[11/02 17:20:32     25s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1002.2M) ***
[11/02 17:20:32     25s] The useful skew maximum allowed delay is: 0.3
[11/02 17:20:32     25s] Deleting Lib Analyzer.
[11/02 17:20:32     25s] Info: 1 clock net  excluded from IPO operation.
[11/02 17:20:32     25s] ### Creating LA Mngr. totSessionCpu=0:00:25.9 mem=1002.2M
[11/02 17:20:32     25s] ### Creating LA Mngr, finished. totSessionCpu=0:00:25.9 mem=1002.2M
[11/02 17:20:32     25s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/02 17:20:32     25s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:26.0/0:00:28.4 (0.9), mem = 1002.2M
[11/02 17:20:32     25s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14382.1
[11/02 17:20:32     25s]     0.00V	    VSS
[11/02 17:20:32     25s]     1.08V	    VDD
[11/02 17:20:32     26s] The following 1290 nets have been defined in previous VCD files
[11/02 17:20:32     26s] The transition density and duty cycle have been overriden with current file:
[11/02 17:20:32     26s] b7[31]
[11/02 17:20:32     26s] b7[30]
[11/02 17:20:32     26s] b7[29]
[11/02 17:20:32     26s] b7[28]
[11/02 17:20:32     26s] b7[27]
[11/02 17:20:32     26s] b7[26]
[11/02 17:20:32     26s] b7[25]
[11/02 17:20:32     26s] b7[24]
[11/02 17:20:32     26s] b7[23]
[11/02 17:20:32     26s] b7[22]
[11/02 17:20:32     26s] b7[21]
[11/02 17:20:32     26s] b7[20]
[11/02 17:20:32     26s] b7[19]
[11/02 17:20:32     26s] b7[18]
[11/02 17:20:32     26s] b7[17]
[11/02 17:20:32     26s] b7[16]
[11/02 17:20:32     26s] b7[15]
[11/02 17:20:32     26s] b7[14]
[11/02 17:20:32     26s] b7[13]
[11/02 17:20:32     26s] b7[12]
[11/02 17:20:32     26s] b7[11]
[11/02 17:20:32     26s] b7[10]
[11/02 17:20:32     26s] b7[9]
[11/02 17:20:32     26s] b7[8]
[11/02 17:20:32     26s] b7[7]
[11/02 17:20:32     26s] b7[6]
[11/02 17:20:32     26s] b7[5]
[11/02 17:20:32     26s] b7[4]
[11/02 17:20:32     26s] b7[3]
[11/02 17:20:32     26s] b7[2]
[11/02 17:20:32     26s] b7[1]
[11/02 17:20:32     26s] b7[0]
[11/02 17:20:32     26s] b6[31]
[11/02 17:20:32     26s] b6[30]
[11/02 17:20:32     26s] b6[29]
[11/02 17:20:32     26s] b6[28]
[11/02 17:20:32     26s] b6[27]
[11/02 17:20:32     26s] b6[26]
[11/02 17:20:32     26s] b6[25]
[11/02 17:20:32     26s] b6[24]
[11/02 17:20:32     26s] b6[23]
[11/02 17:20:32     26s] b6[22]
[11/02 17:20:32     26s] b6[21]
[11/02 17:20:32     26s] b6[20]
[11/02 17:20:32     26s] b6[19]
[11/02 17:20:32     26s] b6[18]
[11/02 17:20:32     26s] b6[17]
[11/02 17:20:32     26s] b6[16]
[11/02 17:20:32     26s] b6[15]
[11/02 17:20:32     26s] b6[14]
[11/02 17:20:32     26s] b6[13]
[11/02 17:20:32     26s] b6[12]
[11/02 17:20:32     26s] b6[11]
[11/02 17:20:32     26s] b6[10]
[11/02 17:20:32     26s] b6[9]
[11/02 17:20:32     26s] b6[8]
[11/02 17:20:32     26s] b6[7]
[11/02 17:20:32     26s] b6[6]
[11/02 17:20:32     26s] b6[5]
[11/02 17:20:32     26s] b6[4]
[11/02 17:20:32     26s] b6[3]
[11/02 17:20:32     26s] b6[2]
[11/02 17:20:32     26s] b6[1]
[11/02 17:20:32     26s] b6[0]
[11/02 17:20:32     26s] b5[31]
[11/02 17:20:32     26s] b5[30]
[11/02 17:20:32     26s] b5[29]
[11/02 17:20:32     26s] b5[28]
[11/02 17:20:32     26s] b5[27]
[11/02 17:20:32     26s] b5[26]
[11/02 17:20:32     26s] b5[25]
[11/02 17:20:32     26s] b5[24]
[11/02 17:20:32     26s] b5[23]
[11/02 17:20:32     26s] b5[22]
[11/02 17:20:32     26s] b5[21]
[11/02 17:20:32     26s] b5[20]
[11/02 17:20:32     26s] b5[19]
[11/02 17:20:32     26s] b5[18]
[11/02 17:20:32     26s] b5[17]
[11/02 17:20:32     26s] b5[16]
[11/02 17:20:32     26s] b5[15]
[11/02 17:20:32     26s] b5[14]
[11/02 17:20:32     26s] b5[13]
[11/02 17:20:32     26s] b5[12]
[11/02 17:20:32     26s] b5[11]
[11/02 17:20:32     26s] b5[10]
[11/02 17:20:32     26s] b5[9]
[11/02 17:20:32     26s] b5[8]
[11/02 17:20:32     26s] b5[7]
[11/02 17:20:32     26s] b5[6]
[11/02 17:20:32     26s] b5[5]
[11/02 17:20:32     26s] b5[4]
[11/02 17:20:32     26s] b5[3]
[11/02 17:20:32     26s] b5[2]
[11/02 17:20:32     26s] b5[1]
[11/02 17:20:32     26s] b5[0]
[11/02 17:20:32     26s] b4[31]
[11/02 17:20:32     26s] b4[30]
[11/02 17:20:32     26s] b4[29]
[11/02 17:20:32     26s] b4[28]
[11/02 17:20:32     26s] b4[27]
[11/02 17:20:32     26s] b4[26]
[11/02 17:20:32     26s] b4[25]
[11/02 17:20:32     26s] b4[24]
[11/02 17:20:32     26s] b4[23]
[11/02 17:20:32     26s] b4[22]
[11/02 17:20:32     26s] b4[21]
[11/02 17:20:32     26s] b4[20]
[11/02 17:20:32     26s] b4[19]
[11/02 17:20:32     26s] b4[18]
[11/02 17:20:32     26s] b4[17]
[11/02 17:20:32     26s] b4[16]
[11/02 17:20:32     26s] b4[15]
[11/02 17:20:32     26s] b4[14]
[11/02 17:20:32     26s] b4[13]
[11/02 17:20:32     26s] b4[12]
[11/02 17:20:32     26s] b4[11]
[11/02 17:20:32     26s] b4[10]
[11/02 17:20:32     26s] b4[9]
[11/02 17:20:32     26s] b4[8]
[11/02 17:20:32     26s] b4[7]
[11/02 17:20:32     26s] b4[6]
[11/02 17:20:32     26s] b4[5]
[11/02 17:20:32     26s] b4[4]
[11/02 17:20:32     26s] b4[3]
[11/02 17:20:32     26s] b4[2]
[11/02 17:20:32     26s] b4[1]
[11/02 17:20:32     26s] b4[0]
[11/02 17:20:32     26s] b3[31]
[11/02 17:20:32     26s] b3[30]
[11/02 17:20:32     26s] b3[29]
[11/02 17:20:32     26s] b3[28]
[11/02 17:20:32     26s] b3[27]
[11/02 17:20:32     26s] b3[26]
[11/02 17:20:32     26s] b3[25]
[11/02 17:20:32     26s] b3[24]
[11/02 17:20:32     26s] b3[23]
[11/02 17:20:32     26s] b3[22]
[11/02 17:20:32     26s] b3[21]
[11/02 17:20:32     26s] b3[20]
[11/02 17:20:32     26s] b3[19]
[11/02 17:20:32     26s] b3[18]
[11/02 17:20:32     26s] b3[17]
[11/02 17:20:32     26s] b3[16]
[11/02 17:20:32     26s] b3[15]
[11/02 17:20:32     26s] b3[14]
[11/02 17:20:32     26s] b3[13]
[11/02 17:20:32     26s] b3[12]
[11/02 17:20:32     26s] b3[11]
[11/02 17:20:32     26s] b3[10]
[11/02 17:20:32     26s] b3[9]
[11/02 17:20:32     26s] b3[8]
[11/02 17:20:32     26s] b3[7]
[11/02 17:20:32     26s] b3[6]
[11/02 17:20:32     26s] b3[5]
[11/02 17:20:32     26s] b3[4]
[11/02 17:20:32     26s] b3[3]
[11/02 17:20:32     26s] b3[2]
[11/02 17:20:32     26s] b3[1]
[11/02 17:20:32     26s] b3[0]
[11/02 17:20:32     26s] b2[31]
[11/02 17:20:32     26s] b2[30]
[11/02 17:20:32     26s] b2[29]
[11/02 17:20:32     26s] b2[28]
[11/02 17:20:32     26s] b2[27]
[11/02 17:20:32     26s] b2[26]
[11/02 17:20:32     26s] b2[25]
[11/02 17:20:32     26s] b2[24]
[11/02 17:20:32     26s] b2[23]
[11/02 17:20:32     26s] b2[22]
[11/02 17:20:32     26s] b2[21]
[11/02 17:20:32     26s] b2[20]
[11/02 17:20:32     26s] b2[19]
[11/02 17:20:32     26s] b2[18]
[11/02 17:20:32     26s] b2[17]
[11/02 17:20:32     26s] b2[16]
[11/02 17:20:32     26s] b2[15]
[11/02 17:20:32     26s] b2[14]
[11/02 17:20:32     26s] b2[13]
[11/02 17:20:32     26s] b2[12]
[11/02 17:20:32     26s] b2[11]
[11/02 17:20:32     26s] b2[10]
[11/02 17:20:32     26s] b2[9]
[11/02 17:20:32     26s] b2[8]
[11/02 17:20:32     26s] b2[7]
[11/02 17:20:32     26s] b2[6]
[11/02 17:20:32     26s] b2[5]
[11/02 17:20:32     26s] b2[4]
[11/02 17:20:32     26s] b2[3]
[11/02 17:20:32     26s] b2[2]
[11/02 17:20:32     26s] b2[1]
[11/02 17:20:32     26s] b2[0]
[11/02 17:20:32     26s] b1[31]
[11/02 17:20:32     26s] b1[30]
[11/02 17:20:32     26s] b1[29]
[11/02 17:20:32     26s] b1[28]
[11/02 17:20:32     26s] b1[27]
[11/02 17:20:32     26s] b1[26]
[11/02 17:20:32     26s] b1[25]
[11/02 17:20:32     26s] b1[24]
[11/02 17:20:32     26s] b1[23]
[11/02 17:20:32     26s] b1[22]
[11/02 17:20:32     26s] b1[21]
[11/02 17:20:32     26s] b1[20]
[11/02 17:20:32     26s] b1[19]
[11/02 17:20:32     26s] b1[18]
[11/02 17:20:32     26s] b1[17]
[11/02 17:20:32     26s] b1[16]
[11/02 17:20:32     26s] b1[15]
[11/02 17:20:32     26s] b1[14]
[11/02 17:20:32     26s] b1[13]
[11/02 17:20:32     26s] b1[12]
[11/02 17:20:32     26s] b1[11]
[11/02 17:20:32     26s] b1[10]
[11/02 17:20:32     26s] b1[9]
[11/02 17:20:32     26s] b1[8]
[11/02 17:20:32     26s] b1[7]
[11/02 17:20:32     26s] b1[6]
[11/02 17:20:32     26s] b1[5]
[11/02 17:20:32     26s] b1[4]
[11/02 17:20:32     26s] b1[3]
[11/02 17:20:32     26s] b1[2]
[11/02 17:20:32     26s] b1[1]
[11/02 17:20:32     26s] b1[0]
[11/02 17:20:32     26s] b0[31]
[11/02 17:20:32     26s] b0[30]
[11/02 17:20:32     26s] b0[29]
[11/02 17:20:32     26s] b0[28]
[11/02 17:20:32     26s] b0[27]
[11/02 17:20:32     26s] b0[26]
[11/02 17:20:32     26s] b0[25]
[11/02 17:20:32     26s] b0[24]
[11/02 17:20:32     26s] b0[23]
[11/02 17:20:32     26s] b0[22]
[11/02 17:20:32     26s] b0[21]
[11/02 17:20:32     26s] b0[20]
[11/02 17:20:32     26s] b0[19]
[11/02 17:20:32     26s] b0[18]
[11/02 17:20:32     26s] b0[17]
[11/02 17:20:32     26s] b0[16]
[11/02 17:20:32     26s] b0[15]
[11/02 17:20:32     26s] b0[14]
[11/02 17:20:32     26s] b0[13]
[11/02 17:20:32     26s] b0[12]
[11/02 17:20:32     26s] b0[11]
[11/02 17:20:32     26s] b0[10]
[11/02 17:20:32     26s] b0[9]
[11/02 17:20:32     26s] b0[8]
[11/02 17:20:32     26s] b0[7]
[11/02 17:20:32     26s] b0[6]
[11/02 17:20:32     26s] b0[5]
[11/02 17:20:32     26s] b0[4]
[11/02 17:20:32     26s] b0[3]
[11/02 17:20:32     26s] b0[2]
[11/02 17:20:32     26s] b0[1]
[11/02 17:20:32     26s] b0[0]
[11/02 17:20:32     26s] a7[31]
[11/02 17:20:32     26s] a7[30]
[11/02 17:20:32     26s] a7[29]
[11/02 17:20:32     26s] a7[28]
[11/02 17:20:32     26s] a7[27]
[11/02 17:20:32     26s] a7[26]
[11/02 17:20:32     26s] a7[25]
[11/02 17:20:32     26s] a7[24]
[11/02 17:20:32     26s] a7[23]
[11/02 17:20:32     26s] a7[22]
[11/02 17:20:32     26s] a7[21]
[11/02 17:20:32     26s] a7[20]
[11/02 17:20:32     26s] a7[19]
[11/02 17:20:32     26s] a7[18]
[11/02 17:20:32     26s] a7[17]
[11/02 17:20:32     26s] a7[16]
[11/02 17:20:32     26s] a7[15]
[11/02 17:20:32     26s] a7[14]
[11/02 17:20:32     26s] a7[13]
[11/02 17:20:32     26s] a7[12]
[11/02 17:20:32     26s] a7[11]
[11/02 17:20:32     26s] a7[10]
[11/02 17:20:32     26s] a7[9]
[11/02 17:20:32     26s] a7[8]
[11/02 17:20:32     26s] a7[7]
[11/02 17:20:32     26s] a7[6]
[11/02 17:20:32     26s] a7[5]
[11/02 17:20:32     26s] a7[4]
[11/02 17:20:32     26s] a7[3]
[11/02 17:20:32     26s] a7[2]
[11/02 17:20:32     26s] a7[1]
[11/02 17:20:32     26s] a7[0]
[11/02 17:20:32     26s] a3[31]
[11/02 17:20:32     26s] a3[30]
[11/02 17:20:32     26s] a3[29]
[11/02 17:20:32     26s] a3[28]
[11/02 17:20:32     26s] a3[27]
[11/02 17:20:32     26s] a3[26]
[11/02 17:20:32     26s] a3[25]
[11/02 17:20:32     26s] a3[24]
[11/02 17:20:32     26s] a3[23]
[11/02 17:20:32     26s] a3[22]
[11/02 17:20:32     26s] a3[21]
[11/02 17:20:32     26s] a3[20]
[11/02 17:20:32     26s] a3[19]
[11/02 17:20:32     26s] a3[18]
[11/02 17:20:32     26s] a3[17]
[11/02 17:20:32     26s] a3[16]
[11/02 17:20:32     26s] a3[15]
[11/02 17:20:32     26s] a3[14]
[11/02 17:20:32     26s] a3[13]
[11/02 17:20:32     26s] a3[12]
[11/02 17:20:32     26s] a3[11]
[11/02 17:20:32     26s] a3[10]
[11/02 17:20:32     26s] a3[9]
[11/02 17:20:32     26s] a3[8]
[11/02 17:20:32     26s] a3[7]
[11/02 17:20:32     26s] a3[6]
[11/02 17:20:32     26s] a3[5]
[11/02 17:20:32     26s] a3[4]
[11/02 17:20:32     26s] a3[3]
[11/02 17:20:32     26s] a3[2]
[11/02 17:20:32     26s] a3[1]
[11/02 17:20:32     26s] a3[0]
[11/02 17:20:32     26s] a2[31]
[11/02 17:20:32     26s] a2[30]
[11/02 17:20:32     26s] a2[29]
[11/02 17:20:32     26s] a2[28]
[11/02 17:20:32     26s] a2[27]
[11/02 17:20:32     26s] a2[26]
[11/02 17:20:32     26s] a2[25]
[11/02 17:20:32     26s] a2[24]
[11/02 17:20:32     26s] a2[23]
[11/02 17:20:32     26s] a2[22]
[11/02 17:20:32     26s] a2[21]
[11/02 17:20:32     26s] a2[20]
[11/02 17:20:32     26s] a2[19]
[11/02 17:20:32     26s] a2[18]
[11/02 17:20:32     26s] a2[17]
[11/02 17:20:32     26s] a2[16]
[11/02 17:20:32     26s] a2[15]
[11/02 17:20:32     26s] a2[14]
[11/02 17:20:32     26s] a2[13]
[11/02 17:20:32     26s] a2[12]
[11/02 17:20:32     26s] a2[11]
[11/02 17:20:32     26s] a2[10]
[11/02 17:20:32     26s] a2[9]
[11/02 17:20:32     26s] a2[8]
[11/02 17:20:32     26s] a2[7]
[11/02 17:20:32     26s] a2[6]
[11/02 17:20:32     26s] a2[5]
[11/02 17:20:32     26s] a2[4]
[11/02 17:20:32     26s] a2[3]
[11/02 17:20:32     26s] a2[2]
[11/02 17:20:32     26s] a2[1]
[11/02 17:20:32     26s] a2[0]
[11/02 17:20:32     26s] a1[31]
[11/02 17:20:32     26s] a1[30]
[11/02 17:20:32     26s] a1[29]
[11/02 17:20:32     26s] a1[28]
[11/02 17:20:32     26s] a1[27]
[11/02 17:20:32     26s] a1[26]
[11/02 17:20:32     26s] a1[25]
[11/02 17:20:32     26s] a1[24]
[11/02 17:20:32     26s] a1[23]
[11/02 17:20:32     26s] a1[22]
[11/02 17:20:32     26s] a1[21]
[11/02 17:20:32     26s] a1[20]
[11/02 17:20:32     26s] a1[19]
[11/02 17:20:32     26s] a1[18]
[11/02 17:20:32     26s] a1[17]
[11/02 17:20:32     26s] a1[16]
[11/02 17:20:32     26s] a1[15]
[11/02 17:20:32     26s] a1[14]
[11/02 17:20:32     26s] a1[13]
[11/02 17:20:32     26s] a1[12]
[11/02 17:20:32     26s] a1[11]
[11/02 17:20:32     26s] a1[10]
[11/02 17:20:32     26s] a1[9]
[11/02 17:20:32     26s] a1[8]
[11/02 17:20:32     26s] a1[7]
[11/02 17:20:32     26s] a1[6]
[11/02 17:20:32     26s] a1[5]
[11/02 17:20:32     26s] a1[4]
[11/02 17:20:32     26s] a1[3]
[11/02 17:20:32     26s] a1[2]
[11/02 17:20:32     26s] a1[1]
[11/02 17:20:32     26s] a1[0]
[11/02 17:20:32     26s] a0[31]
[11/02 17:20:32     26s] a0[30]
[11/02 17:20:32     26s] a0[29]
[11/02 17:20:32     26s] a0[28]
[11/02 17:20:32     26s] a0[27]
[11/02 17:20:32     26s] a0[26]
[11/02 17:20:32     26s] a0[25]
[11/02 17:20:32     26s] a0[24]
[11/02 17:20:32     26s] a0[23]
[11/02 17:20:32     26s] a0[22]
[11/02 17:20:32     26s] a0[21]
[11/02 17:20:32     26s] a0[20]
[11/02 17:20:32     26s] a0[19]
[11/02 17:20:32     26s] a0[18]
[11/02 17:20:32     26s] a0[17]
[11/02 17:20:32     26s] a0[16]
[11/02 17:20:32     26s] a0[15]
[11/02 17:20:32     26s] a0[14]
[11/02 17:20:32     26s] a0[13]
[11/02 17:20:32     26s] a0[12]
[11/02 17:20:32     26s] a0[11]
[11/02 17:20:32     26s] a0[10]
[11/02 17:20:32     26s] a0[9]
[11/02 17:20:32     26s] a0[8]
[11/02 17:20:32     26s] a0[7]
[11/02 17:20:32     26s] a0[6]
[11/02 17:20:32     26s] a0[5]
[11/02 17:20:32     26s] a0[4]
[11/02 17:20:32     26s] a0[3]
[11/02 17:20:32     26s] a0[2]
[11/02 17:20:32     26s] a0[1]
[11/02 17:20:32     26s] a0[0]
[11/02 17:20:32     26s] carry
[11/02 17:20:32     26s] counter[2]
[11/02 17:20:32     26s] counter[1]
[11/02 17:20:32     26s] counter[0]
[11/02 17:20:32     26s] ready
[11/02 17:20:32     26s] s_out[256]
[11/02 17:20:32     26s] s_out[255]
[11/02 17:20:32     26s] s_out[254]
[11/02 17:20:32     26s] s_out[253]
[11/02 17:20:32     26s] s_out[252]
[11/02 17:20:32     26s] s_out[251]
[11/02 17:20:32     26s] s_out[250]
[11/02 17:20:32     26s] s_out[249]
[11/02 17:20:32     26s] s_out[248]
[11/02 17:20:32     26s] s_out[247]
[11/02 17:20:32     26s] s_out[246]
[11/02 17:20:32     26s] s_out[245]
[11/02 17:20:32     26s] s_out[244]
[11/02 17:20:32     26s] s_out[243]
[11/02 17:20:32     26s] s_out[242]
[11/02 17:20:32     26s] s_out[241]
[11/02 17:20:32     26s] s_out[240]
[11/02 17:20:32     26s] s_out[239]
[11/02 17:20:32     26s] s_out[238]
[11/02 17:20:32     26s] s_out[237]
[11/02 17:20:32     26s] s_out[236]
[11/02 17:20:32     26s] s_out[235]
[11/02 17:20:32     26s] s_out[234]
[11/02 17:20:32     26s] s_out[233]
[11/02 17:20:32     26s] s_out[232]
[11/02 17:20:32     26s] s_out[231]
[11/02 17:20:32     26s] s_out[230]
[11/02 17:20:32     26s] s_out[229]
[11/02 17:20:32     26s] s_out[228]
[11/02 17:20:32     26s] s_out[227]
[11/02 17:20:32     26s] s_out[226]
[11/02 17:20:32     26s] s_out[225]
[11/02 17:20:32     26s] s_out[224]
[11/02 17:20:32     26s] s_out[223]
[11/02 17:20:32     26s] s_out[222]
[11/02 17:20:32     26s] s_out[221]
[11/02 17:20:32     26s] s_out[220]
[11/02 17:20:32     26s] s_out[219]
[11/02 17:20:32     26s] s_out[218]
[11/02 17:20:32     26s] s_out[217]
[11/02 17:20:32     26s] s_out[216]
[11/02 17:20:32     26s] s_out[215]
[11/02 17:20:32     26s] s_out[214]
[11/02 17:20:32     26s] s_out[213]
[11/02 17:20:32     26s] s_out[212]
[11/02 17:20:32     26s] s_out[211]
[11/02 17:20:32     26s] s_out[210]
[11/02 17:20:32     26s] s_out[209]
[11/02 17:20:32     26s] s_out[208]
[11/02 17:20:32     26s] s_out[207]
[11/02 17:20:32     26s] s_out[206]
[11/02 17:20:32     26s] s_out[205]
[11/02 17:20:32     26s] s_out[204]
[11/02 17:20:32     26s] s_out[203]
[11/02 17:20:32     26s] s_out[202]
[11/02 17:20:32     26s] s_out[201]
[11/02 17:20:32     26s] s_out[200]
[11/02 17:20:32     26s] s_out[199]
[11/02 17:20:32     26s] s_out[198]
[11/02 17:20:32     26s] s_out[197]
[11/02 17:20:32     26s] s_out[196]
[11/02 17:20:32     26s] s_out[195]
[11/02 17:20:32     26s] s_out[194]
[11/02 17:20:32     26s] s_out[193]
[11/02 17:20:32     26s] s_out[192]
[11/02 17:20:32     26s] s_out[191]
[11/02 17:20:32     26s] s_out[190]
[11/02 17:20:32     26s] s_out[189]
[11/02 17:20:32     26s] s_out[188]
[11/02 17:20:32     26s] s_out[187]
[11/02 17:20:32     26s] s_out[186]
[11/02 17:20:32     26s] s_out[185]
[11/02 17:20:32     26s] s_out[184]
[11/02 17:20:32     26s] s_out[183]
[11/02 17:20:32     26s] s_out[182]
[11/02 17:20:32     26s] s_out[181]
[11/02 17:20:32     26s] s_out[180]
[11/02 17:20:32     26s] s_out[179]
[11/02 17:20:32     26s] s_out[178]
[11/02 17:20:32     26s] s_out[177]
[11/02 17:20:32     26s] s_out[176]
[11/02 17:20:32     26s] s_out[175]
[11/02 17:20:32     26s] s_out[174]
[11/02 17:20:32     26s] s_out[173]
[11/02 17:20:32     26s] s_out[172]
[11/02 17:20:32     26s] s_out[171]
[11/02 17:20:32     26s] s_out[170]
[11/02 17:20:32     26s] s_out[169]
[11/02 17:20:32     26s] s_out[168]
[11/02 17:20:32     26s] s_out[167]
[11/02 17:20:32     26s] s_out[166]
[11/02 17:20:32     26s] s_out[165]
[11/02 17:20:32     26s] s_out[164]
[11/02 17:20:32     26s] s_out[163]
[11/02 17:20:32     26s] s_out[162]
[11/02 17:20:32     26s] s_out[161]
[11/02 17:20:32     26s] s_out[160]
[11/02 17:20:32     26s] s_out[159]
[11/02 17:20:32     26s] s_out[158]
[11/02 17:20:32     26s] s_out[157]
[11/02 17:20:32     26s] s_out[156]
[11/02 17:20:32     26s] s_out[155]
[11/02 17:20:32     26s] s_out[154]
[11/02 17:20:32     26s] s_out[153]
[11/02 17:20:32     26s] s_out[152]
[11/02 17:20:32     26s] s_out[151]
[11/02 17:20:32     26s] s_out[150]
[11/02 17:20:32     26s] s_out[149]
[11/02 17:20:32     26s] s_out[148]
[11/02 17:20:32     26s] s_out[147]
[11/02 17:20:32     26s] s_out[146]
[11/02 17:20:32     26s] s_out[145]
[11/02 17:20:32     26s] s_out[144]
[11/02 17:20:32     26s] s_out[143]
[11/02 17:20:32     26s] s_out[142]
[11/02 17:20:32     26s] s_out[141]
[11/02 17:20:32     26s] s_out[140]
[11/02 17:20:32     26s] s_out[139]
[11/02 17:20:32     26s] s_out[138]
[11/02 17:20:32     26s] s_out[137]
[11/02 17:20:32     26s] s_out[136]
[11/02 17:20:32     26s] s_out[135]
[11/02 17:20:32     26s] s_out[134]
[11/02 17:20:32     26s] s_out[133]
[11/02 17:20:32     26s] s_out[132]
[11/02 17:20:32     26s] s_out[131]
[11/02 17:20:32     26s] s_out[130]
[11/02 17:20:32     26s] s_out[129]
[11/02 17:20:32     26s] s_out[128]
[11/02 17:20:32     26s] s_out[127]
[11/02 17:20:32     26s] s_out[126]
[11/02 17:20:32     26s] s_out[125]
[11/02 17:20:32     26s] s_out[124]
[11/02 17:20:32     26s] s_out[123]
[11/02 17:20:32     26s] s_out[122]
[11/02 17:20:32     26s] s_out[121]
[11/02 17:20:32     26s] s_out[120]
[11/02 17:20:32     26s] s_out[119]
[11/02 17:20:32     26s] s_out[118]
[11/02 17:20:32     26s] s_out[117]
[11/02 17:20:32     26s] s_out[116]
[11/02 17:20:32     26s] s_out[115]
[11/02 17:20:32     26s] s_out[114]
[11/02 17:20:32     26s] s_out[113]
[11/02 17:20:32     26s] s_out[112]
[11/02 17:20:32     26s] s_out[111]
[11/02 17:20:32     26s] s_out[110]
[11/02 17:20:32     26s] s_out[109]
[11/02 17:20:32     26s] s_out[108]
[11/02 17:20:32     26s] s_out[107]
[11/02 17:20:32     26s] s_out[106]
[11/02 17:20:32     26s] s_out[105]
[11/02 17:20:32     26s] s_out[104]
[11/02 17:20:32     26s] s_out[103]
[11/02 17:20:32     26s] s_out[102]
[11/02 17:20:32     26s] s_out[101]
[11/02 17:20:32     26s] s_out[100]
[11/02 17:20:32     26s] s_out[99]
[11/02 17:20:32     26s] s_out[98]
[11/02 17:20:32     26s] s_out[97]
[11/02 17:20:32     26s] s_out[96]
[11/02 17:20:32     26s] s_out[95]
[11/02 17:20:32     26s] s_out[94]
[11/02 17:20:32     26s] s_out[93]
[11/02 17:20:32     26s] s_out[92]
[11/02 17:20:32     26s] s_out[91]
[11/02 17:20:32     26s] s_out[90]
[11/02 17:20:32     26s] s_out[89]
[11/02 17:20:32     26s] s_out[88]
[11/02 17:20:32     26s] s_out[87]
[11/02 17:20:32     26s] s_out[86]
[11/02 17:20:32     26s] s_out[85]
[11/02 17:20:32     26s] s_out[84]
[11/02 17:20:32     26s] s_out[83]
[11/02 17:20:32     26s] s_out[82]
[11/02 17:20:32     26s] s_out[81]
[11/02 17:20:32     26s] s_out[80]
[11/02 17:20:32     26s] s_out[79]
[11/02 17:20:32     26s] s_out[78]
[11/02 17:20:32     26s] s_out[77]
[11/02 17:20:32     26s] s_out[76]
[11/02 17:20:32     26s] s_out[75]
[11/02 17:20:32     26s] s_out[74]
[11/02 17:20:32     26s] s_out[73]
[11/02 17:20:32     26s] s_out[72]
[11/02 17:20:32     26s] s_out[71]
[11/02 17:20:32     26s] s_out[70]
[11/02 17:20:32     26s] s_out[69]
[11/02 17:20:32     26s] s_out[68]
[11/02 17:20:32     26s] s_out[67]
[11/02 17:20:32     26s] s_out[66]
[11/02 17:20:32     26s] s_out[65]
[11/02 17:20:32     26s] s_out[64]
[11/02 17:20:32     26s] s_out[63]
[11/02 17:20:32     26s] s_out[62]
[11/02 17:20:32     26s] s_out[61]
[11/02 17:20:32     26s] s_out[60]
[11/02 17:20:32     26s] s_out[59]
[11/02 17:20:32     26s] s_out[58]
[11/02 17:20:32     26s] s_out[57]
[11/02 17:20:32     26s] s_out[56]
[11/02 17:20:32     26s] s_out[55]
[11/02 17:20:32     26s] s_out[54]
[11/02 17:20:32     26s] s_out[53]
[11/02 17:20:32     26s] s_out[52]
[11/02 17:20:32     26s] s_out[51]
[11/02 17:20:32     26s] s_out[50]
[11/02 17:20:32     26s] s_out[49]
[11/02 17:20:32     26s] s_out[48]
[11/02 17:20:32     26s] s_out[47]
[11/02 17:20:32     26s] s_out[46]
[11/02 17:20:32     26s] s_out[45]
[11/02 17:20:32     26s] s_out[44]
[11/02 17:20:32     26s] s_out[43]
[11/02 17:20:32     26s] s_out[42]
[11/02 17:20:32     26s] s_out[41]
[11/02 17:20:32     26s] s_out[40]
[11/02 17:20:32     26s] s_out[39]
[11/02 17:20:32     26s] s_out[38]
[11/02 17:20:32     26s] s_out[37]
[11/02 17:20:32     26s] s_out[36]
[11/02 17:20:32     26s] s_out[35]
[11/02 17:20:32     26s] s_out[34]
[11/02 17:20:32     26s] s_out[33]
[11/02 17:20:32     26s] s_out[32]
[11/02 17:20:32     26s] s_out[31]
[11/02 17:20:32     26s] s_out[30]
[11/02 17:20:32     26s] s_out[29]
[11/02 17:20:32     26s] s_out[28]
[11/02 17:20:32     26s] s_out[27]
[11/02 17:20:32     26s] s_out[26]
[11/02 17:20:32     26s] s_out[25]
[11/02 17:20:32     26s] s_out[24]
[11/02 17:20:32     26s] s_out[23]
[11/02 17:20:32     26s] s_out[22]
[11/02 17:20:32     26s] s_out[21]
[11/02 17:20:32     26s] s_out[20]
[11/02 17:20:32     26s] s_out[19]
[11/02 17:20:32     26s] s_out[18]
[11/02 17:20:32     26s] s_out[17]
[11/02 17:20:32     26s] s_out[16]
[11/02 17:20:32     26s] s_out[15]
[11/02 17:20:32     26s] s_out[14]
[11/02 17:20:32     26s] s_out[13]
[11/02 17:20:32     26s] s_out[12]
[11/02 17:20:32     26s] s_out[11]
[11/02 17:20:32     26s] s_out[10]
[11/02 17:20:32     26s] s_out[9]
[11/02 17:20:32     26s] s_out[8]
[11/02 17:20:32     26s] s_out[7]
[11/02 17:20:32     26s] s_out[6]
[11/02 17:20:32     26s] s_out[5]
[11/02 17:20:32     26s] s_out[4]
[11/02 17:20:32     26s] s_out[3]
[11/02 17:20:32     26s] s_out[2]
[11/02 17:20:32     26s] s_out[1]
[11/02 17:20:32     26s] s_out[0]
[11/02 17:20:32     26s] start
[11/02 17:20:32     26s] write
[11/02 17:20:32     26s] b_in[255]
[11/02 17:20:32     26s] b_in[254]
[11/02 17:20:32     26s] b_in[253]
[11/02 17:20:32     26s] b_in[252]
[11/02 17:20:32     26s] b_in[251]
[11/02 17:20:32     26s] b_in[250]
[11/02 17:20:32     26s] b_in[249]
[11/02 17:20:32     26s] b_in[248]
[11/02 17:20:32     26s] b_in[247]
[11/02 17:20:32     26s] b_in[246]
[11/02 17:20:32     26s] b_in[245]
[11/02 17:20:32     26s] b_in[244]
[11/02 17:20:32     26s] b_in[243]
[11/02 17:20:32     26s] b_in[242]
[11/02 17:20:32     26s] b_in[241]
[11/02 17:20:32     26s] b_in[240]
[11/02 17:20:32     26s] b_in[239]
[11/02 17:20:32     26s] b_in[238]
[11/02 17:20:32     26s] b_in[237]
[11/02 17:20:32     26s] b_in[236]
[11/02 17:20:32     26s] b_in[235]
[11/02 17:20:32     26s] b_in[234]
[11/02 17:20:32     26s] b_in[233]
[11/02 17:20:32     26s] b_in[232]
[11/02 17:20:32     26s] b_in[231]
[11/02 17:20:32     26s] b_in[230]
[11/02 17:20:32     26s] b_in[229]
[11/02 17:20:32     26s] b_in[228]
[11/02 17:20:32     26s] b_in[227]
[11/02 17:20:32     26s] b_in[226]
[11/02 17:20:32     26s] b_in[225]
[11/02 17:20:32     26s] b_in[224]
[11/02 17:20:32     26s] b_in[223]
[11/02 17:20:32     26s] b_in[222]
[11/02 17:20:32     26s] b_in[221]
[11/02 17:20:32     26s] b_in[220]
[11/02 17:20:32     26s] b_in[219]
[11/02 17:20:32     26s] b_in[218]
[11/02 17:20:32     26s] b_in[217]
[11/02 17:20:32     26s] b_in[216]
[11/02 17:20:32     26s] b_in[215]
[11/02 17:20:32     26s] b_in[214]
[11/02 17:20:32     26s] b_in[213]
[11/02 17:20:32     26s] b_in[212]
[11/02 17:20:32     26s] b_in[211]
[11/02 17:20:32     26s] b_in[210]
[11/02 17:20:32     26s] b_in[209]
[11/02 17:20:32     26s] b_in[208]
[11/02 17:20:32     26s] b_in[207]
[11/02 17:20:32     26s] b_in[206]
[11/02 17:20:32     26s] b_in[205]
[11/02 17:20:32     26s] b_in[204]
[11/02 17:20:32     26s] b_in[203]
[11/02 17:20:32     26s] b_in[202]
[11/02 17:20:32     26s] b_in[201]
[11/02 17:20:32     26s] b_in[200]
[11/02 17:20:32     26s] b_in[199]
[11/02 17:20:32     26s] b_in[198]
[11/02 17:20:32     26s] b_in[197]
[11/02 17:20:32     26s] b_in[196]
[11/02 17:20:32     26s] b_in[195]
[11/02 17:20:32     26s] b_in[194]
[11/02 17:20:32     26s] b_in[193]
[11/02 17:20:32     26s] b_in[192]
[11/02 17:20:32     26s] b_in[191]
[11/02 17:20:32     26s] b_in[190]
[11/02 17:20:32     26s] b_in[189]
[11/02 17:20:32     26s] b_in[188]
[11/02 17:20:32     26s] b_in[187]
[11/02 17:20:32     26s] b_in[186]
[11/02 17:20:32     26s] b_in[185]
[11/02 17:20:32     26s] b_in[184]
[11/02 17:20:32     26s] b_in[183]
[11/02 17:20:32     26s] b_in[182]
[11/02 17:20:32     26s] b_in[181]
[11/02 17:20:32     26s] b_in[180]
[11/02 17:20:32     26s] b_in[179]
[11/02 17:20:32     26s] b_in[178]
[11/02 17:20:32     26s] b_in[177]
[11/02 17:20:32     26s] b_in[176]
[11/02 17:20:32     26s] b_in[175]
[11/02 17:20:32     26s] b_in[174]
[11/02 17:20:32     26s] b_in[173]
[11/02 17:20:32     26s] b_in[172]
[11/02 17:20:32     26s] b_in[171]
[11/02 17:20:32     26s] b_in[170]
[11/02 17:20:32     26s] b_in[169]
[11/02 17:20:32     26s] b_in[168]
[11/02 17:20:32     26s] b_in[167]
[11/02 17:20:32     26s] b_in[166]
[11/02 17:20:32     26s] b_in[165]
[11/02 17:20:32     26s] b_in[164]
[11/02 17:20:32     26s] b_in[163]
[11/02 17:20:32     26s] b_in[162]
[11/02 17:20:32     26s] b_in[161]
[11/02 17:20:32     26s] b_in[160]
[11/02 17:20:32     26s] b_in[159]
[11/02 17:20:32     26s] b_in[158]
[11/02 17:20:32     26s] b_in[157]
[11/02 17:20:32     26s] b_in[156]
[11/02 17:20:32     26s] b_in[155]
[11/02 17:20:32     26s] b_in[154]
[11/02 17:20:32     26s] b_in[153]
[11/02 17:20:32     26s] b_in[152]
[11/02 17:20:32     26s] b_in[151]
[11/02 17:20:32     26s] b_in[150]
[11/02 17:20:32     26s] b_in[149]
[11/02 17:20:32     26s] b_in[148]
[11/02 17:20:32     26s] b_in[147]
[11/02 17:20:32     26s] b_in[146]
[11/02 17:20:32     26s] b_in[145]
[11/02 17:20:32     26s] b_in[144]
[11/02 17:20:32     26s] b_in[143]
[11/02 17:20:32     26s] b_in[142]
[11/02 17:20:32     26s] b_in[141]
[11/02 17:20:32     26s] b_in[140]
[11/02 17:20:32     26s] b_in[139]
[11/02 17:20:32     26s] b_in[138]
[11/02 17:20:32     26s] b_in[137]
[11/02 17:20:32     26s] b_in[136]
[11/02 17:20:32     26s] b_in[135]
[11/02 17:20:32     26s] b_in[134]
[11/02 17:20:32     26s] b_in[133]
[11/02 17:20:32     26s] b_in[132]
[11/02 17:20:32     26s] b_in[131]
[11/02 17:20:32     26s] b_in[130]
[11/02 17:20:32     26s] b_in[129]
[11/02 17:20:32     26s] b_in[128]
[11/02 17:20:32     26s] b_in[127]
[11/02 17:20:32     26s] b_in[126]
[11/02 17:20:32     26s] b_in[125]
[11/02 17:20:32     26s] b_in[124]
[11/02 17:20:32     26s] b_in[123]
[11/02 17:20:32     26s] b_in[122]
[11/02 17:20:32     26s] b_in[121]
[11/02 17:20:32     26s] b_in[120]
[11/02 17:20:32     26s] b_in[119]
[11/02 17:20:32     26s] b_in[118]
[11/02 17:20:32     26s] b_in[117]
[11/02 17:20:32     26s] b_in[116]
[11/02 17:20:32     26s] b_in[115]
[11/02 17:20:32     26s] b_in[114]
[11/02 17:20:32     26s] b_in[113]
[11/02 17:20:32     26s] b_in[112]
[11/02 17:20:32     26s] b_in[111]
[11/02 17:20:32     26s] b_in[110]
[11/02 17:20:32     26s] b_in[109]
[11/02 17:20:32     26s] b_in[108]
[11/02 17:20:32     26s] b_in[107]
[11/02 17:20:32     26s] b_in[106]
[11/02 17:20:32     26s] b_in[105]
[11/02 17:20:32     26s] b_in[104]
[11/02 17:20:32     26s] b_in[103]
[11/02 17:20:32     26s] b_in[102]
[11/02 17:20:32     26s] b_in[101]
[11/02 17:20:32     26s] b_in[100]
[11/02 17:20:32     26s] b_in[99]
[11/02 17:20:32     26s] b_in[98]
[11/02 17:20:32     26s] b_in[97]
[11/02 17:20:32     26s] b_in[96]
[11/02 17:20:32     26s] b_in[95]
[11/02 17:20:32     26s] b_in[94]
[11/02 17:20:32     26s] b_in[93]
[11/02 17:20:32     26s] b_in[92]
[11/02 17:20:32     26s] b_in[91]
[11/02 17:20:32     26s] b_in[90]
[11/02 17:20:32     26s] b_in[89]
[11/02 17:20:32     26s] b_in[88]
[11/02 17:20:32     26s] b_in[87]
[11/02 17:20:32     26s] b_in[86]
[11/02 17:20:32     26s] b_in[85]
[11/02 17:20:32     26s] b_in[84]
[11/02 17:20:32     26s] b_in[83]
[11/02 17:20:32     26s] b_in[82]
[11/02 17:20:32     26s] b_in[81]
[11/02 17:20:32     26s] b_in[80]
[11/02 17:20:32     26s] b_in[79]
[11/02 17:20:32     26s] b_in[78]
[11/02 17:20:32     26s] b_in[77]
[11/02 17:20:32     26s] b_in[76]
[11/02 17:20:32     26s] b_in[75]
[11/02 17:20:32     26s] b_in[74]
[11/02 17:20:32     26s] b_in[73]
[11/02 17:20:32     26s] b_in[72]
[11/02 17:20:32     26s] b_in[71]
[11/02 17:20:32     26s] b_in[70]
[11/02 17:20:32     26s] b_in[69]
[11/02 17:20:32     26s] b_in[68]
[11/02 17:20:32     26s] b_in[67]
[11/02 17:20:32     26s] b_in[66]
[11/02 17:20:32     26s] b_in[65]
[11/02 17:20:32     26s] b_in[64]
[11/02 17:20:32     26s] b_in[63]
[11/02 17:20:32     26s] b_in[62]
[11/02 17:20:32     26s] b_in[61]
[11/02 17:20:32     26s] b_in[60]
[11/02 17:20:32     26s] b_in[59]
[11/02 17:20:32     26s] b_in[58]
[11/02 17:20:32     26s] b_in[57]
[11/02 17:20:32     26s] b_in[56]
[11/02 17:20:32     26s] b_in[55]
[11/02 17:20:32     26s] b_in[54]
[11/02 17:20:32     26s] b_in[53]
[11/02 17:20:32     26s] b_in[52]
[11/02 17:20:32     26s] b_in[51]
[11/02 17:20:32     26s] b_in[50]
[11/02 17:20:32     26s] b_in[49]
[11/02 17:20:32     26s] b_in[48]
[11/02 17:20:32     26s] b_in[47]
[11/02 17:20:32     26s] b_in[46]
[11/02 17:20:32     26s] b_in[45]
[11/02 17:20:32     26s] b_in[44]
[11/02 17:20:32     26s] b_in[43]
[11/02 17:20:32     26s] b_in[42]
[11/02 17:20:32     26s] b_in[41]
[11/02 17:20:32     26s] b_in[40]
[11/02 17:20:32     26s] b_in[39]
[11/02 17:20:32     26s] b_in[38]
[11/02 17:20:32     26s] b_in[37]
[11/02 17:20:32     26s] b_in[36]
[11/02 17:20:32     26s] b_in[35]
[11/02 17:20:32     26s] b_in[34]
[11/02 17:20:32     26s] b_in[33]
[11/02 17:20:32     26s] b_in[32]
[11/02 17:20:32     26s] b_in[31]
[11/02 17:20:32     26s] b_in[30]
[11/02 17:20:32     26s] b_in[29]
[11/02 17:20:32     26s] b_in[28]
[11/02 17:20:32     26s] b_in[27]
[11/02 17:20:32     26s] b_in[26]
[11/02 17:20:32     26s] b_in[25]
[11/02 17:20:32     26s] b_in[24]
[11/02 17:20:32     26s] b_in[23]
[11/02 17:20:32     26s] b_in[22]
[11/02 17:20:32     26s] b_in[21]
[11/02 17:20:32     26s] b_in[20]
[11/02 17:20:32     26s] b_in[19]
[11/02 17:20:32     26s] b_in[18]
[11/02 17:20:32     26s] b_in[17]
[11/02 17:20:32     26s] b_in[16]
[11/02 17:20:32     26s] b_in[15]
[11/02 17:20:32     26s] b_in[14]
[11/02 17:20:32     26s] b_in[13]
[11/02 17:20:32     26s] b_in[12]
[11/02 17:20:32     26s] b_in[11]
[11/02 17:20:32     26s] b_in[10]
[11/02 17:20:32     26s] b_in[9]
[11/02 17:20:32     26s] b_in[8]
[11/02 17:20:32     26s] b_in[7]
[11/02 17:20:32     26s] b_in[6]
[11/02 17:20:32     26s] b_in[5]
[11/02 17:20:32     26s] b_in[4]
[11/02 17:20:32     26s] b_in[3]
[11/02 17:20:32     26s] b_in[2]
[11/02 17:20:32     26s] b_in[1]
[11/02 17:20:32     26s] b_in[0]
[11/02 17:20:32     26s] a6[31]
[11/02 17:20:32     26s] a6[30]
[11/02 17:20:32     26s] a6[29]
[11/02 17:20:32     26s] a6[28]
[11/02 17:20:32     26s] a6[27]
[11/02 17:20:32     26s] a6[26]
[11/02 17:20:32     26s] a6[25]
[11/02 17:20:32     26s] a6[24]
[11/02 17:20:32     26s] a6[23]
[11/02 17:20:32     26s] a6[22]
[11/02 17:20:32     26s] a6[21]
[11/02 17:20:32     26s] a6[20]
[11/02 17:20:32     26s] a6[19]
[11/02 17:20:32     26s] a6[18]
[11/02 17:20:32     26s] a6[17]
[11/02 17:20:32     26s] a6[16]
[11/02 17:20:32     26s] a6[15]
[11/02 17:20:32     26s] a6[14]
[11/02 17:20:32     26s] a6[13]
[11/02 17:20:32     26s] a6[12]
[11/02 17:20:32     26s] a6[11]
[11/02 17:20:32     26s] a6[10]
[11/02 17:20:32     26s] a6[9]
[11/02 17:20:32     26s] a6[8]
[11/02 17:20:32     26s] a6[7]
[11/02 17:20:32     26s] a6[6]
[11/02 17:20:32     26s] a6[5]
[11/02 17:20:32     26s] a6[4]
[11/02 17:20:32     26s] a6[3]
[11/02 17:20:32     26s] a6[2]
[11/02 17:20:32     26s] a6[1]
[11/02 17:20:32     26s] a6[0]
[11/02 17:20:32     26s] a_in[255]
[11/02 17:20:32     26s] a_in[254]
[11/02 17:20:32     26s] a_in[253]
[11/02 17:20:32     26s] a_in[252]
[11/02 17:20:32     26s] a_in[251]
[11/02 17:20:32     26s] a_in[250]
[11/02 17:20:32     26s] a_in[249]
[11/02 17:20:32     26s] a_in[248]
[11/02 17:20:32     26s] a_in[247]
[11/02 17:20:32     26s] a_in[246]
[11/02 17:20:32     26s] a_in[245]
[11/02 17:20:32     26s] a_in[244]
[11/02 17:20:32     26s] a_in[243]
[11/02 17:20:32     26s] a_in[242]
[11/02 17:20:32     26s] a_in[241]
[11/02 17:20:32     26s] a_in[240]
[11/02 17:20:32     26s] a_in[239]
[11/02 17:20:32     26s] a_in[238]
[11/02 17:20:32     26s] a_in[237]
[11/02 17:20:32     26s] a_in[236]
[11/02 17:20:32     26s] a_in[235]
[11/02 17:20:32     26s] a_in[234]
[11/02 17:20:32     26s] a_in[233]
[11/02 17:20:32     26s] a_in[232]
[11/02 17:20:32     26s] a_in[231]
[11/02 17:20:32     26s] a_in[230]
[11/02 17:20:32     26s] a_in[229]
[11/02 17:20:32     26s] a_in[228]
[11/02 17:20:32     26s] a_in[227]
[11/02 17:20:32     26s] a_in[226]
[11/02 17:20:32     26s] a_in[225]
[11/02 17:20:32     26s] a_in[224]
[11/02 17:20:32     26s] a_in[223]
[11/02 17:20:32     26s] a_in[222]
[11/02 17:20:32     26s] a_in[221]
[11/02 17:20:32     26s] a_in[220]
[11/02 17:20:32     26s] a_in[219]
[11/02 17:20:32     26s] a_in[218]
[11/02 17:20:32     26s] a_in[217]
[11/02 17:20:32     26s] a_in[216]
[11/02 17:20:32     26s] a_in[215]
[11/02 17:20:32     26s] a_in[214]
[11/02 17:20:32     26s] a_in[213]
[11/02 17:20:32     26s] a_in[212]
[11/02 17:20:32     26s] a_in[211]
[11/02 17:20:32     26s] a_in[210]
[11/02 17:20:32     26s] a_in[209]
[11/02 17:20:32     26s] a_in[208]
[11/02 17:20:32     26s] a_in[207]
[11/02 17:20:32     26s] a_in[206]
[11/02 17:20:32     26s] a_in[205]
[11/02 17:20:32     26s] a_in[204]
[11/02 17:20:32     26s] a_in[203]
[11/02 17:20:32     26s] a_in[202]
[11/02 17:20:32     26s] a_in[201]
[11/02 17:20:32     26s] a_in[200]
[11/02 17:20:32     26s] a_in[199]
[11/02 17:20:32     26s] a_in[198]
[11/02 17:20:32     26s] a_in[197]
[11/02 17:20:32     26s] a_in[196]
[11/02 17:20:32     26s] a_in[195]
[11/02 17:20:32     26s] a_in[194]
[11/02 17:20:32     26s] a_in[193]
[11/02 17:20:32     26s] a_in[192]
[11/02 17:20:32     26s] a_in[191]
[11/02 17:20:32     26s] a_in[190]
[11/02 17:20:32     26s] a_in[189]
[11/02 17:20:32     26s] a_in[188]
[11/02 17:20:32     26s] a_in[187]
[11/02 17:20:32     26s] a_in[186]
[11/02 17:20:32     26s] a_in[185]
[11/02 17:20:32     26s] a_in[184]
[11/02 17:20:32     26s] a_in[183]
[11/02 17:20:32     26s] a_in[182]
[11/02 17:20:32     26s] a_in[181]
[11/02 17:20:32     26s] a_in[180]
[11/02 17:20:32     26s] a_in[179]
[11/02 17:20:32     26s] a_in[178]
[11/02 17:20:32     26s] a_in[177]
[11/02 17:20:32     26s] a_in[176]
[11/02 17:20:32     26s] a_in[175]
[11/02 17:20:32     26s] a_in[174]
[11/02 17:20:32     26s] a_in[173]
[11/02 17:20:32     26s] a_in[172]
[11/02 17:20:32     26s] a_in[171]
[11/02 17:20:32     26s] a_in[170]
[11/02 17:20:32     26s] a_in[169]
[11/02 17:20:32     26s] a_in[168]
[11/02 17:20:32     26s] a_in[167]
[11/02 17:20:32     26s] a_in[166]
[11/02 17:20:32     26s] a_in[165]
[11/02 17:20:32     26s] a_in[164]
[11/02 17:20:32     26s] a_in[163]
[11/02 17:20:32     26s] a_in[162]
[11/02 17:20:32     26s] a_in[161]
[11/02 17:20:32     26s] a_in[160]
[11/02 17:20:32     26s] a_in[159]
[11/02 17:20:32     26s] a_in[158]
[11/02 17:20:32     26s] a_in[157]
[11/02 17:20:32     26s] a_in[156]
[11/02 17:20:32     26s] a_in[155]
[11/02 17:20:32     26s] a_in[154]
[11/02 17:20:32     26s] a_in[153]
[11/02 17:20:32     26s] a_in[152]
[11/02 17:20:32     26s] a_in[151]
[11/02 17:20:32     26s] a_in[150]
[11/02 17:20:32     26s] a_in[149]
[11/02 17:20:32     26s] a_in[148]
[11/02 17:20:32     26s] a_in[147]
[11/02 17:20:32     26s] a_in[146]
[11/02 17:20:32     26s] a_in[145]
[11/02 17:20:32     26s] a_in[144]
[11/02 17:20:32     26s] a_in[143]
[11/02 17:20:32     26s] a_in[142]
[11/02 17:20:32     26s] a_in[141]
[11/02 17:20:32     26s] a_in[140]
[11/02 17:20:32     26s] a_in[139]
[11/02 17:20:32     26s] a_in[138]
[11/02 17:20:32     26s] a_in[137]
[11/02 17:20:32     26s] a_in[136]
[11/02 17:20:32     26s] a_in[135]
[11/02 17:20:32     26s] a_in[134]
[11/02 17:20:32     26s] a_in[133]
[11/02 17:20:32     26s] a_in[132]
[11/02 17:20:32     26s] a_in[131]
[11/02 17:20:32     26s] a_in[130]
[11/02 17:20:32     26s] a_in[129]
[11/02 17:20:32     26s] a_in[128]
[11/02 17:20:32     26s] a_in[127]
[11/02 17:20:32     26s] a_in[126]
[11/02 17:20:32     26s] a_in[125]
[11/02 17:20:32     26s] a_in[124]
[11/02 17:20:32     26s] a_in[123]
[11/02 17:20:32     26s] a_in[122]
[11/02 17:20:32     26s] a_in[121]
[11/02 17:20:32     26s] a_in[120]
[11/02 17:20:32     26s] a_in[119]
[11/02 17:20:32     26s] a_in[118]
[11/02 17:20:32     26s] a_in[117]
[11/02 17:20:32     26s] a_in[116]
[11/02 17:20:32     26s] a_in[115]
[11/02 17:20:32     26s] a_in[114]
[11/02 17:20:32     26s] a_in[113]
[11/02 17:20:32     26s] a_in[112]
[11/02 17:20:32     26s] a_in[111]
[11/02 17:20:32     26s] a_in[110]
[11/02 17:20:32     26s] a_in[109]
[11/02 17:20:32     26s] a_in[108]
[11/02 17:20:32     26s] a_in[107]
[11/02 17:20:32     26s] a_in[106]
[11/02 17:20:32     26s] a_in[105]
[11/02 17:20:32     26s] a_in[104]
[11/02 17:20:32     26s] a_in[103]
[11/02 17:20:32     26s] a_in[102]
[11/02 17:20:32     26s] a_in[101]
[11/02 17:20:32     26s] a_in[100]
[11/02 17:20:32     26s] a_in[99]
[11/02 17:20:32     26s] a_in[98]
[11/02 17:20:32     26s] a_in[97]
[11/02 17:20:32     26s] a_in[96]
[11/02 17:20:32     26s] a_in[95]
[11/02 17:20:32     26s] a_in[94]
[11/02 17:20:32     26s] a_in[93]
[11/02 17:20:32     26s] a_in[92]
[11/02 17:20:32     26s] a_in[91]
[11/02 17:20:32     26s] a_in[90]
[11/02 17:20:32     26s] a_in[89]
[11/02 17:20:32     26s] a_in[88]
[11/02 17:20:32     26s] a_in[87]
[11/02 17:20:32     26s] a_in[86]
[11/02 17:20:32     26s] a_in[85]
[11/02 17:20:32     26s] a_in[84]
[11/02 17:20:32     26s] a_in[83]
[11/02 17:20:32     26s] a_in[82]
[11/02 17:20:32     26s] a_in[81]
[11/02 17:20:32     26s] a_in[80]
[11/02 17:20:32     26s] a_in[79]
[11/02 17:20:32     26s] a_in[78]
[11/02 17:20:32     26s] a_in[77]
[11/02 17:20:32     26s] a_in[76]
[11/02 17:20:32     26s] a_in[75]
[11/02 17:20:32     26s] a_in[74]
[11/02 17:20:32     26s] a_in[73]
[11/02 17:20:32     26s] a_in[72]
[11/02 17:20:32     26s] a_in[71]
[11/02 17:20:32     26s] a_in[70]
[11/02 17:20:32     26s] a_in[69]
[11/02 17:20:32     26s] a_in[68]
[11/02 17:20:32     26s] a_in[67]
[11/02 17:20:32     26s] a_in[66]
[11/02 17:20:32     26s] a_in[65]
[11/02 17:20:32     26s] a_in[64]
[11/02 17:20:32     26s] a_in[63]
[11/02 17:20:32     26s] a_in[62]
[11/02 17:20:32     26s] a_in[61]
[11/02 17:20:32     26s] a_in[60]
[11/02 17:20:32     26s] a_in[59]
[11/02 17:20:32     26s] a_in[58]
[11/02 17:20:32     26s] a_in[57]
[11/02 17:20:32     26s] a_in[56]
[11/02 17:20:32     26s] a_in[55]
[11/02 17:20:32     26s] a_in[54]
[11/02 17:20:32     26s] a_in[53]
[11/02 17:20:32     26s] a_in[52]
[11/02 17:20:32     26s] a_in[51]
[11/02 17:20:32     26s] a_in[50]
[11/02 17:20:32     26s] a_in[49]
[11/02 17:20:32     26s] a_in[48]
[11/02 17:20:32     26s] a_in[47]
[11/02 17:20:32     26s] a_in[46]
[11/02 17:20:32     26s] a_in[45]
[11/02 17:20:32     26s] a_in[44]
[11/02 17:20:32     26s] a_in[43]
[11/02 17:20:32     26s] a_in[42]
[11/02 17:20:32     26s] a_in[41]
[11/02 17:20:32     26s] a_in[40]
[11/02 17:20:32     26s] a_in[39]
[11/02 17:20:32     26s] a_in[38]
[11/02 17:20:32     26s] a_in[37]
[11/02 17:20:32     26s] a_in[36]
[11/02 17:20:32     26s] a_in[35]
[11/02 17:20:32     26s] a_in[34]
[11/02 17:20:32     26s] a_in[33]
[11/02 17:20:32     26s] a_in[32]
[11/02 17:20:32     26s] a_in[31]
[11/02 17:20:32     26s] a_in[30]
[11/02 17:20:32     26s] a_in[29]
[11/02 17:20:32     26s] a_in[28]
[11/02 17:20:32     26s] a_in[27]
[11/02 17:20:32     26s] a_in[26]
[11/02 17:20:32     26s] a_in[25]
[11/02 17:20:32     26s] a_in[24]
[11/02 17:20:32     26s] a_in[23]
[11/02 17:20:32     26s] a_in[22]
[11/02 17:20:32     26s] a_in[21]
[11/02 17:20:32     26s] a_in[20]
[11/02 17:20:32     26s] a_in[19]
[11/02 17:20:32     26s] a_in[18]
[11/02 17:20:32     26s] a_in[17]
[11/02 17:20:32     26s] a_in[16]
[11/02 17:20:32     26s] a_in[15]
[11/02 17:20:32     26s] a_in[14]
[11/02 17:20:32     26s] a_in[13]
[11/02 17:20:32     26s] a_in[12]
[11/02 17:20:32     26s] a_in[11]
[11/02 17:20:32     26s] a_in[10]
[11/02 17:20:32     26s] a_in[9]
[11/02 17:20:32     26s] a_in[8]
[11/02 17:20:32     26s] a_in[7]
[11/02 17:20:32     26s] a_in[6]
[11/02 17:20:32     26s] a_in[5]
[11/02 17:20:32     26s] a_in[4]
[11/02 17:20:32     26s] a_in[3]
[11/02 17:20:32     26s] a_in[2]
[11/02 17:20:32     26s] a_in[1]
[11/02 17:20:32     26s] a_in[0]
[11/02 17:20:32     26s] a5[31]
[11/02 17:20:32     26s] a5[30]
[11/02 17:20:32     26s] a5[29]
[11/02 17:20:32     26s] a5[28]
[11/02 17:20:32     26s] a5[27]
[11/02 17:20:32     26s] a5[26]
[11/02 17:20:32     26s] a5[25]
[11/02 17:20:32     26s] a5[24]
[11/02 17:20:32     26s] a5[23]
[11/02 17:20:32     26s] a5[22]
[11/02 17:20:32     26s] a5[21]
[11/02 17:20:32     26s] a5[20]
[11/02 17:20:32     26s] a5[19]
[11/02 17:20:32     26s] a5[18]
[11/02 17:20:32     26s] a5[17]
[11/02 17:20:32     26s] a5[16]
[11/02 17:20:32     26s] a5[15]
[11/02 17:20:32     26s] a5[14]
[11/02 17:20:32     26s] a5[13]
[11/02 17:20:32     26s] a5[12]
[11/02 17:20:32     26s] a5[11]
[11/02 17:20:32     26s] a5[10]
[11/02 17:20:32     26s] a5[9]
[11/02 17:20:32     26s] a5[8]
[11/02 17:20:32     26s] a5[7]
[11/02 17:20:32     26s] a5[6]
[11/02 17:20:32     26s] a5[5]
[11/02 17:20:32     26s] a5[4]
[11/02 17:20:32     26s] a5[3]
[11/02 17:20:32     26s] a5[2]
[11/02 17:20:32     26s] a5[1]
[11/02 17:20:32     26s] a5[0]
[11/02 17:20:32     26s] RST_N
[11/02 17:20:32     26s] a4[31]
[11/02 17:20:32     26s] a4[30]
[11/02 17:20:32     26s] a4[29]
[11/02 17:20:32     26s] a4[28]
[11/02 17:20:32     26s] a4[27]
[11/02 17:20:32     26s] a4[26]
[11/02 17:20:32     26s] a4[25]
[11/02 17:20:32     26s] a4[24]
[11/02 17:20:32     26s] a4[23]
[11/02 17:20:32     26s] a4[22]
[11/02 17:20:32     26s] a4[21]
[11/02 17:20:32     26s] a4[20]
[11/02 17:20:32     26s] a4[19]
[11/02 17:20:32     26s] a4[18]
[11/02 17:20:32     26s] a4[17]
[11/02 17:20:32     26s] a4[16]
[11/02 17:20:32     26s] a4[15]
[11/02 17:20:32     26s] a4[14]
[11/02 17:20:32     26s] a4[13]
[11/02 17:20:32     26s] a4[12]
[11/02 17:20:32     26s] a4[11]
[11/02 17:20:32     26s] a4[10]
[11/02 17:20:32     26s] a4[9]
[11/02 17:20:32     26s] a4[8]
[11/02 17:20:32     26s] a4[7]
[11/02 17:20:32     26s] a4[6]
[11/02 17:20:32     26s] a4[5]
[11/02 17:20:32     26s] a4[4]
[11/02 17:20:32     26s] a4[3]
[11/02 17:20:32     26s] a4[2]
[11/02 17:20:32     26s] a4[1]
[11/02 17:20:32     26s] a4[0]
[11/02 17:20:32     26s] CLK
[11/02 17:20:32     26s] Processing average sequential pin duty cycle 
[11/02 17:20:32     26s] PhyDesignGrid: maxLocalDensity 0.98
[11/02 17:20:32     26s] ### Creating PhyDesignMc. totSessionCpu=0:00:26.5 mem=1214.2M
[11/02 17:20:32     26s] OPERPROF: Starting DPlace-Init at level 1, MEM:1214.2M
[11/02 17:20:32     26s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[11/02 17:20:32     26s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1214.2M
[11/02 17:20:32     26s] OPERPROF:     Starting CMU at level 3, MEM:1214.2M
[11/02 17:20:32     26s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1214.2M
[11/02 17:20:32     26s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.045, REAL:0.045, MEM:1214.2M
[11/02 17:20:32     26s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1214.2MB).
[11/02 17:20:32     26s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:1214.2M
[11/02 17:20:33     26s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:26.6 mem=1214.2M
[11/02 17:20:33     26s] 
[11/02 17:20:33     26s] Footprint cell information for calculating maxBufDist
[11/02 17:20:33     26s] *info: There are 13 candidate Buffer cells
[11/02 17:20:33     26s] *info: There are 14 candidate Inverter cells
[11/02 17:20:33     26s] 
[11/02 17:20:33     26s] 
[11/02 17:20:33     26s] Creating Lib Analyzer ...
[11/02 17:20:33     26s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20)
[11/02 17:20:33     26s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[11/02 17:20:33     26s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/02 17:20:33     26s] 
[11/02 17:20:33     27s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:27.5 mem=1214.6M
[11/02 17:20:33     27s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:27.5 mem=1214.6M
[11/02 17:20:33     27s] Creating Lib Analyzer, finished. 
[11/02 17:20:33     27s] 
[11/02 17:20:33     27s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/02 17:20:34     27s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1233.7M
[11/02 17:20:34     27s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1233.7M
[11/02 17:20:34     27s] 
[11/02 17:20:34     27s] Netlist preparation processing... 
[11/02 17:20:34     27s] Removed 0 instance
[11/02 17:20:34     27s] *info: Marking 0 isolation instances dont touch
[11/02 17:20:34     27s] *info: Marking 0 level shifter instances dont touch
[11/02 17:20:34     27s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14382.1
[11/02 17:20:34     27s] *** AreaOpt [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:00:27.9/0:00:30.3 (0.9), mem = 1229.8M
[11/02 17:20:34     27s] Deleting Lib Analyzer.
[11/02 17:20:34     27s] Begin: GigaOpt high fanout net optimization
[11/02 17:20:34     27s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 0.98 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/02 17:20:34     27s] Info: 1 clock net  excluded from IPO operation.
[11/02 17:20:34     27s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:28.0/0:00:30.4 (0.9), mem = 1144.8M
[11/02 17:20:34     27s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14382.2
[11/02 17:20:34     27s] PhyDesignGrid: maxLocalDensity 0.98
[11/02 17:20:34     27s] ### Creating PhyDesignMc. totSessionCpu=0:00:28.0 mem=1144.8M
[11/02 17:20:34     27s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/02 17:20:34     27s] OPERPROF: Starting DPlace-Init at level 1, MEM:1144.8M
[11/02 17:20:34     27s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[11/02 17:20:34     27s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1144.8M
[11/02 17:20:34     28s] OPERPROF:     Starting CMU at level 3, MEM:1144.8M
[11/02 17:20:34     28s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1144.8M
[11/02 17:20:34     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.047, MEM:1144.8M
[11/02 17:20:34     28s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1144.8MB).
[11/02 17:20:34     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.053, REAL:0.053, MEM:1144.8M
[11/02 17:20:34     28s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:28.0 mem=1144.8M
[11/02 17:20:34     28s] 
[11/02 17:20:34     28s] Creating Lib Analyzer ...
[11/02 17:20:34     28s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20)
[11/02 17:20:34     28s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[11/02 17:20:34     28s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/02 17:20:34     28s] 
[11/02 17:20:34     28s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:28.6 mem=1144.8M
[11/02 17:20:34     28s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:28.6 mem=1144.8M
[11/02 17:20:34     28s] Creating Lib Analyzer, finished. 
[11/02 17:20:34     28s] 
[11/02 17:20:34     28s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[11/02 17:20:35     29s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/02 17:20:35     29s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1163.9M
[11/02 17:20:35     29s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1163.9M
[11/02 17:20:35     29s] +----------+---------+--------+--------+------------+--------+
[11/02 17:20:35     29s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/02 17:20:35     29s] +----------+---------+--------+--------+------------+--------+
[11/02 17:20:35     29s] |    68.21%|        -|   0.000|   0.000|   0:00:00.0| 1163.9M|
[11/02 17:20:35     29s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/02 17:20:36     29s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/02 17:20:36     29s] |    68.75%|       18|   0.000|   0.000|   0:00:01.0| 1213.1M|
[11/02 17:20:36     29s] +----------+---------+--------+--------+------------+--------+
[11/02 17:20:36     29s] 
[11/02 17:20:36     29s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1213.1M) ***
[11/02 17:20:36     29s] **** Begin NDR-Layer Usage Statistics ****
[11/02 17:20:36     29s] 0 Ndr or Layer constraints added by optimization 
[11/02 17:20:36     29s] **** End NDR-Layer Usage Statistics ****
[11/02 17:20:36     29s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14382.2
[11/02 17:20:36     29s] *** DrvOpt [finish] : cpu/real = 0:00:01.6/0:00:01.7 (1.0), totSession cpu/real = 0:00:29.6/0:00:32.1 (0.9), mem = 1194.0M
[11/02 17:20:36     29s] End: GigaOpt high fanout net optimization
[11/02 17:20:36     29s] Begin: GigaOpt DRV Optimization
[11/02 17:20:36     29s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/02 17:20:36     29s] Info: 1 clock net  excluded from IPO operation.
[11/02 17:20:36     29s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:29.6/0:00:32.1 (0.9), mem = 1194.0M
[11/02 17:20:36     29s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14382.3
[11/02 17:20:36     29s] PhyDesignGrid: maxLocalDensity 3.00
[11/02 17:20:36     29s] ### Creating PhyDesignMc. totSessionCpu=0:00:29.6 mem=1194.0M
[11/02 17:20:36     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1194.0M
[11/02 17:20:36     29s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[11/02 17:20:36     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1194.0M
[11/02 17:20:36     29s] OPERPROF:     Starting CMU at level 3, MEM:1194.0M
[11/02 17:20:36     29s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1194.0M
[11/02 17:20:36     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.047, MEM:1194.0M
[11/02 17:20:36     29s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1194.0MB).
[11/02 17:20:36     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.053, REAL:0.053, MEM:1194.0M
[11/02 17:20:36     29s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:29.6 mem=1194.0M
[11/02 17:20:36     29s] 
[11/02 17:20:36     29s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[11/02 17:20:36     30s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1213.1M
[11/02 17:20:36     30s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1213.1M
[11/02 17:20:36     30s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/02 17:20:36     30s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/02 17:20:36     30s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/02 17:20:36     30s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/02 17:20:36     30s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/02 17:20:36     30s] Info: violation cost 1855.327637 (cap = 0.000000, tran = 1851.327637, len = 0.000000, fanout load = 0.000000, fanout count = 4.000000, glitch 0.000000)
[11/02 17:20:36     30s] |    10|   788|    -0.78|     0|     0|     0.00|     0|     0|     0|     0|    96.09|     0.00|       0|       0|       0|  68.75|          |         |
[11/02 17:20:37     30s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/02 17:20:37     30s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    96.09|     0.00|       7|       3|       9|  69.02| 0:00:01.0|  1232.2M|
[11/02 17:20:37     30s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/02 17:20:37     30s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    96.09|     0.00|       0|       0|       0|  69.02| 0:00:00.0|  1232.2M|
[11/02 17:20:37     30s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/02 17:20:37     30s] **** Begin NDR-Layer Usage Statistics ****
[11/02 17:20:37     30s] 0 Ndr or Layer constraints added by optimization 
[11/02 17:20:37     30s] **** End NDR-Layer Usage Statistics ****
[11/02 17:20:37     30s] 
[11/02 17:20:37     30s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=1232.2M) ***
[11/02 17:20:37     30s] 
[11/02 17:20:37     30s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14382.3
[11/02 17:20:37     30s] *** DrvOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:30.7/0:00:33.2 (0.9), mem = 1213.1M
[11/02 17:20:37     30s] End: GigaOpt DRV Optimization
[11/02 17:20:37     30s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/02 17:20:37     30s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1056.1M, totSessionCpu=0:00:31 **
[11/02 17:20:37     30s] 
[11/02 17:20:37     30s] Active setup views:
[11/02 17:20:37     30s]  av_wc
[11/02 17:20:37     30s]   Dominating endpoints: 0
[11/02 17:20:37     30s]   Dominating TNS: -0.000
[11/02 17:20:37     30s] 
[11/02 17:20:37     30s] Deleting Lib Analyzer.
[11/02 17:20:37     30s] Begin: GigaOpt Global Optimization
[11/02 17:20:37     30s] *info: use new DP (enabled)
[11/02 17:20:37     30s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/02 17:20:37     30s] Info: 1 clock net  excluded from IPO operation.
[11/02 17:20:37     30s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:30.7/0:00:33.2 (0.9), mem = 1161.1M
[11/02 17:20:37     30s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14382.4
[11/02 17:20:37     30s] PhyDesignGrid: maxLocalDensity 1.20
[11/02 17:20:37     30s] ### Creating PhyDesignMc. totSessionCpu=0:00:30.7 mem=1161.1M
[11/02 17:20:37     30s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/02 17:20:37     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:1161.1M
[11/02 17:20:37     30s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[11/02 17:20:37     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1161.1M
[11/02 17:20:37     30s] OPERPROF:     Starting CMU at level 3, MEM:1161.1M
[11/02 17:20:37     30s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1161.1M
[11/02 17:20:37     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.047, MEM:1161.1M
[11/02 17:20:37     30s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1161.1MB).
[11/02 17:20:37     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.052, REAL:0.052, MEM:1161.1M
[11/02 17:20:37     30s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:30.8 mem=1161.1M
[11/02 17:20:37     30s] 
[11/02 17:20:37     30s] Creating Lib Analyzer ...
[11/02 17:20:37     30s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20)
[11/02 17:20:37     30s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[11/02 17:20:37     30s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/02 17:20:37     30s] 
[11/02 17:20:37     31s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:31.3 mem=1161.1M
[11/02 17:20:37     31s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:31.3 mem=1161.1M
[11/02 17:20:37     31s] Creating Lib Analyzer, finished. 
[11/02 17:20:37     31s] 
[11/02 17:20:37     31s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/02 17:20:39     33s] *info: 1 clock net excluded
[11/02 17:20:39     33s] *info: 2 special nets excluded.
[11/02 17:20:39     33s] *info: 2 no-driver nets excluded.
[11/02 17:20:40     33s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1180.2M
[11/02 17:20:40     33s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1180.2M
[11/02 17:20:40     33s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/02 17:20:40     33s] +--------+--------+----------+------------+--------+----------+---------+------------------+
[11/02 17:20:40     33s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|    End Point     |
[11/02 17:20:40     33s] +--------+--------+----------+------------+--------+----------+---------+------------------+
[11/02 17:20:40     33s] |   0.000|   0.000|    69.02%|   0:00:00.0| 1180.2M|     av_wc|       NA| NA               |
[11/02 17:20:40     33s] +--------+--------+----------+------------+--------+----------+---------+------------------+
[11/02 17:20:40     33s] 
[11/02 17:20:40     33s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1180.2M) ***
[11/02 17:20:40     33s] 
[11/02 17:20:40     33s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1180.2M) ***
[11/02 17:20:40     33s] **** Begin NDR-Layer Usage Statistics ****
[11/02 17:20:40     33s] 0 Ndr or Layer constraints added by optimization 
[11/02 17:20:40     33s] **** End NDR-Layer Usage Statistics ****
[11/02 17:20:40     33s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/02 17:20:40     33s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14382.4
[11/02 17:20:40     33s] *** SetupOpt [finish] : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:00:33.9/0:00:36.5 (0.9), mem = 1161.1M
[11/02 17:20:40     33s] End: GigaOpt Global Optimization
[11/02 17:20:40     33s] *** Timing Is met
[11/02 17:20:40     33s] *** Check timing (0:00:00.0)
[11/02 17:20:40     33s] Deleting Lib Analyzer.
[11/02 17:20:40     33s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/02 17:20:40     33s] Info: 1 clock net  excluded from IPO operation.
[11/02 17:20:40     33s] ### Creating LA Mngr. totSessionCpu=0:00:34.0 mem=1159.1M
[11/02 17:20:40     33s] ### Creating LA Mngr, finished. totSessionCpu=0:00:34.0 mem=1159.1M
[11/02 17:20:40     33s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/02 17:20:40     33s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1159.1M
[11/02 17:20:40     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.049, REAL:0.049, MEM:1159.1M
[11/02 17:20:40     34s] PhyDesignGrid: maxLocalDensity 0.98
[11/02 17:20:40     34s] ### Creating PhyDesignMc. totSessionCpu=0:00:34.0 mem=1178.2M
[11/02 17:20:40     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:1178.2M
[11/02 17:20:40     34s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[11/02 17:20:40     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1178.2M
[11/02 17:20:40     34s] OPERPROF:     Starting CMU at level 3, MEM:1178.2M
[11/02 17:20:40     34s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1178.2M
[11/02 17:20:40     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.047, MEM:1178.2M
[11/02 17:20:40     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1178.2MB).
[11/02 17:20:40     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.051, REAL:0.051, MEM:1178.2M
[11/02 17:20:40     34s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:34.1 mem=1178.2M
[11/02 17:20:40     34s] Begin: Area Reclaim Optimization
[11/02 17:20:40     34s] 
[11/02 17:20:40     34s] Creating Lib Analyzer ...
[11/02 17:20:40     34s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20)
[11/02 17:20:40     34s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[11/02 17:20:40     34s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/02 17:20:40     34s] 
[11/02 17:20:41     34s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:34.6 mem=1180.2M
[11/02 17:20:41     34s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:34.6 mem=1180.2M
[11/02 17:20:41     34s] Creating Lib Analyzer, finished. 
[11/02 17:20:41     34s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:34.6/0:00:37.1 (0.9), mem = 1180.2M
[11/02 17:20:41     34s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14382.5
[11/02 17:20:41     34s] 
[11/02 17:20:41     34s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/02 17:20:41     34s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1180.2M
[11/02 17:20:41     34s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1180.2M
[11/02 17:20:41     34s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.02
[11/02 17:20:41     34s] +----------+---------+--------+--------+------------+--------+
[11/02 17:20:41     34s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/02 17:20:41     34s] +----------+---------+--------+--------+------------+--------+
[11/02 17:20:41     34s] |    69.02%|        -|   0.000|   0.000|   0:00:00.0| 1180.2M|
[11/02 17:20:41     34s] #optDebug: <stH: 1.7100 MiSeL: 52.5995>
[11/02 17:20:41     34s] |    69.02%|        0|   0.000|   0.000|   0:00:00.0| 1181.2M|
[11/02 17:20:41     34s] |    69.02%|        0|   0.000|   0.000|   0:00:00.0| 1200.2M|
[11/02 17:20:41     35s] |    68.72%|       29|   0.000|   0.000|   0:00:00.0| 1219.3M|
[11/02 17:20:41     35s] |    68.71%|        2|   0.000|   0.000|   0:00:00.0| 1219.3M|
[11/02 17:20:41     35s] |    68.71%|        0|   0.000|   0.000|   0:00:00.0| 1219.3M|
[11/02 17:20:41     35s] #optDebug: <stH: 1.7100 MiSeL: 52.5995>
[11/02 17:20:41     35s] |    68.71%|        0|   0.000|   0.000|   0:00:00.0| 1219.3M|
[11/02 17:20:41     35s] +----------+---------+--------+--------+------------+--------+
[11/02 17:20:41     35s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.71
[11/02 17:20:41     35s] 
[11/02 17:20:41     35s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 31 **
[11/02 17:20:41     35s] --------------------------------------------------------------
[11/02 17:20:41     35s] |                                   | Total     | Sequential |
[11/02 17:20:41     35s] --------------------------------------------------------------
[11/02 17:20:41     35s] | Num insts resized                 |      30  |       0    |
[11/02 17:20:41     35s] | Num insts undone                  |       0  |       0    |
[11/02 17:20:41     35s] | Num insts Downsized               |      30  |       0    |
[11/02 17:20:41     35s] | Num insts Samesized               |       0  |       0    |
[11/02 17:20:41     35s] | Num insts Upsized                 |       0  |       0    |
[11/02 17:20:41     35s] | Num multiple commits+uncommits    |       1  |       -    |
[11/02 17:20:41     35s] --------------------------------------------------------------
[11/02 17:20:41     35s] **** Begin NDR-Layer Usage Statistics ****
[11/02 17:20:41     35s] 0 Ndr or Layer constraints added by optimization 
[11/02 17:20:41     35s] **** End NDR-Layer Usage Statistics ****
[11/02 17:20:41     35s] End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
[11/02 17:20:41     35s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14382.5
[11/02 17:20:41     35s] *** AreaOpt [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:35.4/0:00:37.9 (0.9), mem = 1219.3M
[11/02 17:20:41     35s] Executing incremental physical updates
[11/02 17:20:41     35s] Executing incremental physical updates
[11/02 17:20:41     35s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1162.25M, totSessionCpu=0:00:35).
[11/02 17:20:41     35s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1162.2M
[11/02 17:20:41     35s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.046, REAL:0.046, MEM:1162.2M
[11/02 17:20:41     35s] **INFO: Flow update: Design is easy to close.
[11/02 17:20:42     35s] 
[11/02 17:20:42     35s] *** Start incrementalPlace ***
[11/02 17:20:42     35s] User Input Parameters:
[11/02 17:20:42     35s] - Congestion Driven    : On
[11/02 17:20:42     35s] - Timing Driven        : On
[11/02 17:20:42     35s] - Area-Violation Based : On
[11/02 17:20:42     35s] - Start Rollback Level : -5
[11/02 17:20:42     35s] - Legalized            : On
[11/02 17:20:42     35s] - Window Based         : Off
[11/02 17:20:42     35s] - eDen incr mode       : Off
[11/02 17:20:42     35s] 
[11/02 17:20:42     35s] Effort level <high> specified for reg2reg path_group
[11/02 17:20:42     35s] No Views given, use default active views for adaptive view pruning
[11/02 17:20:42     35s] SKP will enable view:
[11/02 17:20:42     35s]   av_wc
[11/02 17:20:42     35s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1164.2M
[11/02 17:20:42     35s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:1164.2M
[11/02 17:20:42     35s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1164.2M
[11/02 17:20:42     35s] Starting Early Global Route congestion estimation: mem = 1164.2M
[11/02 17:20:42     35s] (I)       Started Loading and Dumping File ( Curr Mem: 1164.25 MB )
[11/02 17:20:42     35s] (I)       Reading DB...
[11/02 17:20:42     35s] (I)       Read data from FE... (mem=1164.2M)
[11/02 17:20:42     35s] (I)       Read nodes and places... (mem=1164.2M)
[11/02 17:20:42     35s] (I)       Done Read nodes and places (cpu=0.002s, mem=1165.2M)
[11/02 17:20:42     35s] (I)       Read nets... (mem=1165.2M)
[11/02 17:20:42     35s] (I)       Done Read nets (cpu=0.004s, mem=1166.2M)
[11/02 17:20:42     35s] (I)       Done Read data from FE (cpu=0.006s, mem=1166.2M)
[11/02 17:20:42     35s] (I)       before initializing RouteDB syMemory usage = 1166.2 MB
[11/02 17:20:42     35s] (I)       Honor MSV route constraint: false
[11/02 17:20:42     35s] (I)       Maximum routing layer  : 127
[11/02 17:20:42     35s] (I)       Minimum routing layer  : 2
[11/02 17:20:42     35s] (I)       Supply scale factor H  : 1.00
[11/02 17:20:42     35s] (I)       Supply scale factor V  : 1.00
[11/02 17:20:42     35s] (I)       Number of tracks used by clock wire: 0
[11/02 17:20:42     35s] (I)       Reverse direction      : 
[11/02 17:20:42     35s] (I)       Honor partition pin guides: true
[11/02 17:20:42     35s] (I)       Only route the nets which are selected in the DB: false
[11/02 17:20:42     35s] (I)       Route secondary PG pins: false
[11/02 17:20:42     35s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[11/02 17:20:42     35s] (I)                              : true
[11/02 17:20:42     35s] (I)                              : true
[11/02 17:20:42     35s] (I)                              : true
[11/02 17:20:42     35s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[11/02 17:20:42     35s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[11/02 17:20:42     35s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[11/02 17:20:42     35s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[11/02 17:20:42     35s] (I)       Counted 3658 PG shapes. We will not process PG shapes layer by layer.
[11/02 17:20:42     35s] (I)       build grid graph
[11/02 17:20:42     35s] (I)       build grid graph start
[11/02 17:20:42     35s] [NR-eGR] Track table information for default rule: 
[11/02 17:20:42     35s] [NR-eGR] Metal1 has no routable track
[11/02 17:20:42     35s] [NR-eGR] Metal2 has single uniform track structure
[11/02 17:20:42     35s] [NR-eGR] Metal3 has single uniform track structure
[11/02 17:20:42     35s] [NR-eGR] Metal4 has single uniform track structure
[11/02 17:20:42     35s] [NR-eGR] Metal5 has single uniform track structure
[11/02 17:20:42     35s] [NR-eGR] Metal6 has single uniform track structure
[11/02 17:20:42     35s] [NR-eGR] Metal7 has single uniform track structure
[11/02 17:20:42     35s] [NR-eGR] Metal8 has single uniform track structure
[11/02 17:20:42     35s] [NR-eGR] Metal9 has single uniform track structure
[11/02 17:20:42     35s] [NR-eGR] Metal10 has single uniform track structure
[11/02 17:20:42     35s] [NR-eGR] Metal11 has single uniform track structure
[11/02 17:20:42     35s] (I)       build grid graph end
[11/02 17:20:42     35s] (I)       ===========================================================================
[11/02 17:20:42     35s] (I)       == Report All Rule Vias ==
[11/02 17:20:42     35s] (I)       ===========================================================================
[11/02 17:20:42     35s] (I)        Via Rule : (Default)
[11/02 17:20:42     35s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:42     35s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:42     35s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[11/02 17:20:42     35s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[11/02 17:20:42     35s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[11/02 17:20:42     35s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[11/02 17:20:42     35s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[11/02 17:20:42     35s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[11/02 17:20:42     35s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[11/02 17:20:42     35s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[11/02 17:20:42     35s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[11/02 17:20:42     35s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[11/02 17:20:42     35s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:42     35s] (I)       ===========================================================================
[11/02 17:20:42     35s] (I)        Via Rule : LEFSpecialRouteSpec
[11/02 17:20:42     35s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:42     35s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:42     35s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:20:42     35s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:20:42     35s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:20:42     35s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:20:42     35s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:20:42     35s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:20:42     35s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:20:42     35s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:20:42     35s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:20:42     35s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:20:42     35s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:42     35s] (I)       ===========================================================================
[11/02 17:20:42     35s] (I)        Via Rule : VLMDefaultSetup
[11/02 17:20:42     35s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:42     35s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:42     35s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:20:42     35s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:20:42     35s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:20:42     35s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:20:42     35s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:20:42     35s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:20:42     35s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:20:42     35s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:20:42     35s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:20:42     35s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:20:42     35s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:42     35s] (I)       ===========================================================================
[11/02 17:20:42     35s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Num PG vias on layer 1 : 0
[11/02 17:20:42     35s] (I)       Num PG vias on layer 2 : 0
[11/02 17:20:42     35s] (I)       Num PG vias on layer 3 : 0
[11/02 17:20:42     35s] (I)       Num PG vias on layer 4 : 0
[11/02 17:20:42     35s] (I)       Num PG vias on layer 5 : 0
[11/02 17:20:42     35s] (I)       Num PG vias on layer 6 : 0
[11/02 17:20:42     35s] (I)       Num PG vias on layer 7 : 0
[11/02 17:20:42     35s] (I)       Num PG vias on layer 8 : 0
[11/02 17:20:42     35s] (I)       Num PG vias on layer 9 : 0
[11/02 17:20:42     35s] (I)       Num PG vias on layer 10 : 0
[11/02 17:20:42     35s] (I)       Num PG vias on layer 11 : 0
[11/02 17:20:42     35s] [NR-eGR] Read 6509 PG shapes
[11/02 17:20:42     35s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] [NR-eGR] #Routing Blockages  : 0
[11/02 17:20:42     35s] [NR-eGR] #Instance Blockages : 0
[11/02 17:20:42     35s] [NR-eGR] #PG Blockages       : 6509
[11/02 17:20:42     35s] [NR-eGR] #Bump Blockages     : 0
[11/02 17:20:42     35s] [NR-eGR] #Boundary Blockages : 0
[11/02 17:20:42     35s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[11/02 17:20:42     35s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/02 17:20:42     35s] (I)       readDataFromPlaceDB
[11/02 17:20:42     35s] (I)       Read net information..
[11/02 17:20:42     35s] [NR-eGR] Read numTotalNets=2515  numIgnoredNets=0
[11/02 17:20:42     35s] (I)       Read testcase time = 0.001 seconds
[11/02 17:20:42     35s] 
[11/02 17:20:42     35s] (I)       early_global_route_priority property id does not exist.
[11/02 17:20:42     35s] (I)       Start initializing grid graph
[11/02 17:20:42     35s] (I)       End initializing grid graph
[11/02 17:20:42     35s] (I)       Model blockages into capacity
[11/02 17:20:42     35s] (I)       Read Num Blocks=6509  Num Prerouted Wires=0  Num CS=0
[11/02 17:20:42     35s] (I)       Started Modeling ( Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Started Modeling Layer 1 ( Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Started Modeling Layer 2 ( Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Layer 1 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:42     35s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Started Modeling Layer 3 ( Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Layer 2 (H) : #blockages 840 : #preroutes 0
[11/02 17:20:42     35s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Started Modeling Layer 4 ( Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Layer 3 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:42     35s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Started Modeling Layer 5 ( Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Layer 4 (H) : #blockages 840 : #preroutes 0
[11/02 17:20:42     35s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Started Modeling Layer 6 ( Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Layer 5 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:42     35s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Started Modeling Layer 7 ( Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Layer 6 (H) : #blockages 840 : #preroutes 0
[11/02 17:20:42     35s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Started Modeling Layer 8 ( Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Layer 7 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:42     35s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Started Modeling Layer 9 ( Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Layer 8 (H) : #blockages 525 : #preroutes 0
[11/02 17:20:42     35s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Started Modeling Layer 10 ( Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Layer 9 (V) : #blockages 104 : #preroutes 0
[11/02 17:20:42     35s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Started Modeling Layer 11 ( Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[11/02 17:20:42     35s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Number of ignored nets = 0
[11/02 17:20:42     35s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/02 17:20:42     35s] (I)       Number of clock nets = 1.  Ignored: No
[11/02 17:20:42     35s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/02 17:20:42     35s] (I)       Number of special nets = 0.  Ignored: Yes
[11/02 17:20:42     35s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/02 17:20:42     35s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/02 17:20:42     35s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/02 17:20:42     35s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/02 17:20:42     35s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/02 17:20:42     35s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/02 17:20:42     35s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1166.2 MB
[11/02 17:20:42     35s] (I)       Ndr track 0 does not exist
[11/02 17:20:42     35s] (I)       Layer1  viaCost=200.00
[11/02 17:20:42     35s] (I)       Layer2  viaCost=200.00
[11/02 17:20:42     35s] (I)       Layer3  viaCost=200.00
[11/02 17:20:42     35s] (I)       Layer4  viaCost=200.00
[11/02 17:20:42     35s] (I)       Layer5  viaCost=200.00
[11/02 17:20:42     35s] (I)       Layer6  viaCost=200.00
[11/02 17:20:42     35s] (I)       Layer7  viaCost=200.00
[11/02 17:20:42     35s] (I)       Layer8  viaCost=200.00
[11/02 17:20:42     35s] (I)       Layer9  viaCost=200.00
[11/02 17:20:42     35s] (I)       Layer10  viaCost=200.00
[11/02 17:20:42     35s] (I)       ---------------------Grid Graph Info--------------------
[11/02 17:20:42     35s] (I)       Routing area        : (0, 0) - (231200, 229140)
[11/02 17:20:42     35s] (I)       Core area           : (14400, 13680) - (216800, 215460)
[11/02 17:20:42     35s] (I)       Site width          :   400  (dbu)
[11/02 17:20:42     35s] (I)       Row height          :  3420  (dbu)
[11/02 17:20:42     35s] (I)       GCell width         :  3420  (dbu)
[11/02 17:20:42     35s] (I)       GCell height        :  3420  (dbu)
[11/02 17:20:42     35s] (I)       Grid                :    68    67    11
[11/02 17:20:42     35s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/02 17:20:42     35s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/02 17:20:42     35s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/02 17:20:42     35s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/02 17:20:42     35s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/02 17:20:42     35s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/02 17:20:42     35s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/02 17:20:42     35s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190   600   570
[11/02 17:20:42     35s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/02 17:20:42     35s] (I)       Total num of tracks :     0   578   603   578   603   578   603   578   603   231   241
[11/02 17:20:42     35s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/02 17:20:42     35s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/02 17:20:42     35s] (I)       --------------------------------------------------------
[11/02 17:20:42     35s] 
[11/02 17:20:42     35s] [NR-eGR] ============ Routing rule table ============
[11/02 17:20:42     35s] [NR-eGR] Rule id: 0  Nets: 2515 
[11/02 17:20:42     35s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/02 17:20:42     35s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[11/02 17:20:42     35s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:42     35s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:42     35s] [NR-eGR] ========================================
[11/02 17:20:42     35s] [NR-eGR] 
[11/02 17:20:42     35s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/02 17:20:42     35s] (I)       blocked tracks on layer2 : = 6840 / 38726 (17.66%)
[11/02 17:20:42     35s] (I)       blocked tracks on layer3 : = 1560 / 41004 (3.80%)
[11/02 17:20:42     35s] (I)       blocked tracks on layer4 : = 6840 / 38726 (17.66%)
[11/02 17:20:42     35s] (I)       blocked tracks on layer5 : = 1560 / 41004 (3.80%)
[11/02 17:20:42     35s] (I)       blocked tracks on layer6 : = 6840 / 38726 (17.66%)
[11/02 17:20:42     35s] (I)       blocked tracks on layer7 : = 1560 / 41004 (3.80%)
[11/02 17:20:42     35s] (I)       blocked tracks on layer8 : = 6900 / 38726 (17.82%)
[11/02 17:20:42     35s] (I)       blocked tracks on layer9 : = 14525 / 41004 (35.42%)
[11/02 17:20:42     35s] (I)       blocked tracks on layer10 : = 5400 / 15477 (34.89%)
[11/02 17:20:42     35s] (I)       blocked tracks on layer11 : = 0 / 16388 (0.00%)
[11/02 17:20:42     35s] (I)       After initializing earlyGlobalRoute syMemory usage = 1166.2 MB
[11/02 17:20:42     35s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Started Global Routing ( Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       ============= Initialization =============
[11/02 17:20:42     35s] (I)       totalPins=8656  totalGlobalPin=8504 (98.24%)
[11/02 17:20:42     35s] (I)       Started Build MST ( Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Generate topology with single threads
[11/02 17:20:42     35s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       total 2D Cap : 326141 = (167878 H, 158263 V)
[11/02 17:20:42     35s] [NR-eGR] Layer group 1: route 2515 net(s) in layer range [2, 11]
[11/02 17:20:42     35s] (I)       ============  Phase 1a Route ============
[11/02 17:20:42     35s] (I)       Started Phase 1a ( Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Usage: 20122 = (10251 H, 9871 V) = (6.11% H, 6.24% V) = (1.753e+04um H, 1.688e+04um V)
[11/02 17:20:42     35s] (I)       
[11/02 17:20:42     35s] (I)       ============  Phase 1b Route ============
[11/02 17:20:42     35s] (I)       Usage: 20122 = (10251 H, 9871 V) = (6.11% H, 6.24% V) = (1.753e+04um H, 1.688e+04um V)
[11/02 17:20:42     35s] (I)       
[11/02 17:20:42     35s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.440862e+04um
[11/02 17:20:42     35s] (I)       ============  Phase 1c Route ============
[11/02 17:20:42     35s] (I)       Usage: 20122 = (10251 H, 9871 V) = (6.11% H, 6.24% V) = (1.753e+04um H, 1.688e+04um V)
[11/02 17:20:42     35s] (I)       
[11/02 17:20:42     35s] (I)       ============  Phase 1d Route ============
[11/02 17:20:42     35s] (I)       Usage: 20122 = (10251 H, 9871 V) = (6.11% H, 6.24% V) = (1.753e+04um H, 1.688e+04um V)
[11/02 17:20:42     35s] (I)       
[11/02 17:20:42     35s] (I)       ============  Phase 1e Route ============
[11/02 17:20:42     35s] (I)       Started Phase 1e ( Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Usage: 20122 = (10251 H, 9871 V) = (6.11% H, 6.24% V) = (1.753e+04um H, 1.688e+04um V)
[11/02 17:20:42     35s] (I)       
[11/02 17:20:42     35s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.440862e+04um
[11/02 17:20:42     35s] [NR-eGR] 
[11/02 17:20:42     35s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       Run Multi-thread layer assignment with 1 threads
[11/02 17:20:42     35s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       ============  Phase 1l Route ============
[11/02 17:20:42     35s] (I)       
[11/02 17:20:42     35s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/02 17:20:42     35s] [NR-eGR]                        OverCon            
[11/02 17:20:42     35s] [NR-eGR]                         #Gcell     %Gcell
[11/02 17:20:42     35s] [NR-eGR]       Layer                (1)    OverCon 
[11/02 17:20:42     35s] [NR-eGR] ----------------------------------------------
[11/02 17:20:42     35s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:42     35s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:42     35s] [NR-eGR]  Metal3  (3)         3( 0.07%)   ( 0.07%) 
[11/02 17:20:42     35s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:42     35s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:42     35s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:42     35s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:42     35s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:42     35s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:42     35s] [NR-eGR] Metal10 (10)         1( 0.02%)   ( 0.02%) 
[11/02 17:20:42     35s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:42     35s] [NR-eGR] ----------------------------------------------
[11/02 17:20:42     35s] [NR-eGR] Total                4( 0.01%)   ( 0.01%) 
[11/02 17:20:42     35s] [NR-eGR] 
[11/02 17:20:42     35s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1166.25 MB )
[11/02 17:20:42     35s] (I)       total 2D Cap : 328653 = (168702 H, 159951 V)
[11/02 17:20:42     35s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/02 17:20:42     35s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/02 17:20:42     35s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1166.2M
[11/02 17:20:42     35s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.039, REAL:0.039, MEM:1166.2M
[11/02 17:20:42     35s] OPERPROF: Starting HotSpotCal at level 1, MEM:1166.2M
[11/02 17:20:42     35s] [hotspot] +------------+---------------+---------------+
[11/02 17:20:42     35s] [hotspot] |            |   max hotspot | total hotspot |
[11/02 17:20:42     35s] [hotspot] +------------+---------------+---------------+
[11/02 17:20:42     35s] [hotspot] | normalized |          0.00 |          0.00 |
[11/02 17:20:42     35s] [hotspot] +------------+---------------+---------------+
[11/02 17:20:42     35s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/02 17:20:42     35s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/02 17:20:42     35s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1166.2M
[11/02 17:20:42     35s] 
[11/02 17:20:42     35s] === incrementalPlace Internal Loop 1 ===
[11/02 17:20:42     35s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=0 pMaxM=-1
[11/02 17:20:42     35s] OPERPROF: Starting IPInitSPData at level 1, MEM:1166.2M
[11/02 17:20:42     35s] #spOpts: N=45 minPadR=1.1 
[11/02 17:20:42     35s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1166.2M
[11/02 17:20:42     35s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.048, MEM:1166.2M
[11/02 17:20:42     35s] OPERPROF:   Starting post-place ADS at level 2, MEM:1166.2M
[11/02 17:20:42     35s] ADSU 0.687 -> 0.687
[11/02 17:20:42     35s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.003, REAL:0.003, MEM:1166.2M
[11/02 17:20:42     35s] OPERPROF:   Starting spMPad at level 2, MEM:1166.2M
[11/02 17:20:42     35s] OPERPROF:     Starting spContextMPad at level 3, MEM:1166.2M
[11/02 17:20:42     35s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1166.2M
[11/02 17:20:42     35s] OPERPROF:   Finished spMPad at level 2, CPU:0.001, REAL:0.001, MEM:1166.2M
[11/02 17:20:42     35s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1166.2M
[11/02 17:20:42     35s] [spp] 0
[11/02 17:20:42     35s] [adp] 0:1:1:3
[11/02 17:20:42     35s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.001, REAL:0.001, MEM:1166.2M
[11/02 17:20:42     35s] SP #FI/SF FL/PI 0/0 1964/0
[11/02 17:20:42     35s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.060, REAL:0.060, MEM:1166.2M
[11/02 17:20:42     35s] PP off. flexM 0
[11/02 17:20:42     35s] OPERPROF: Starting CDPad at level 1, MEM:1166.2M
[11/02 17:20:42     35s] 3DP is on.
[11/02 17:20:42     35s] 3DP OF M2 0.000, M4 0.000. Diff 0
[11/02 17:20:42     35s] design sh 0.132.
[11/02 17:20:42     35s] CDPadU 0.888 -> 0.763. R=0.687, N=1964
[11/02 17:20:42     35s] OPERPROF: Finished CDPad at level 1, CPU:0.046, REAL:0.046, MEM:1166.2M
[11/02 17:20:42     35s] OPERPROF: Starting InitSKP at level 1, MEM:1166.2M
[11/02 17:20:42     35s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[11/02 17:20:42     35s] OPERPROF: Finished InitSKP at level 1, CPU:0.176, REAL:0.176, MEM:1168.2M
[11/02 17:20:42     35s] NP #FI/FS/SF FL/PI: 0/0/0 1964/0
[11/02 17:20:42     35s] 
[11/02 17:20:42     35s] AB Est...
[11/02 17:20:42     35s] OPERPROF: Starting npPlace at level 1, MEM:1170.2M
[11/02 17:20:42     35s] OPERPROF: Finished npPlace at level 1, CPU:0.004, REAL:0.004, MEM:1179.1M
[11/02 17:20:42     36s] Iteration  4: Skipped, with CDP Off
[11/02 17:20:42     36s] OPERPROF: Starting npPlace at level 1, MEM:1179.1M
[11/02 17:20:42     36s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[11/02 17:20:42     36s] No instances found in the vector
[11/02 17:20:42     36s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1179.1M, DRC: 0)
[11/02 17:20:42     36s] 0 (out of 0) MH cells were successfully legalized.
[11/02 17:20:42     36s] Iteration  5: Total net bbox = 2.593e+04 (1.28e+04 1.31e+04)
[11/02 17:20:42     36s]               Est.  stn bbox = 3.004e+04 (1.50e+04 1.51e+04)
[11/02 17:20:42     36s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1160.9M
[11/02 17:20:42     36s] OPERPROF: Finished npPlace at level 1, CPU:0.276, REAL:0.273, MEM:1160.9M
[11/02 17:20:42     36s] NP #FI/FS/SF FL/PI: 0/0/0 1964/0
[11/02 17:20:42     36s] OPERPROF: Starting npPlace at level 1, MEM:1160.9M
[11/02 17:20:42     36s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[11/02 17:20:42     36s] No instances found in the vector
[11/02 17:20:42     36s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1160.9M, DRC: 0)
[11/02 17:20:42     36s] 0 (out of 0) MH cells were successfully legalized.
[11/02 17:20:43     36s] Iteration  6: Total net bbox = 2.626e+04 (1.30e+04 1.32e+04)
[11/02 17:20:43     36s]               Est.  stn bbox = 3.044e+04 (1.53e+04 1.51e+04)
[11/02 17:20:43     36s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1160.9M
[11/02 17:20:43     36s] OPERPROF: Finished npPlace at level 1, CPU:0.329, REAL:0.328, MEM:1160.9M
[11/02 17:20:43     36s] NP #FI/FS/SF FL/PI: 0/0/0 1964/0
[11/02 17:20:43     36s] OPERPROF: Starting npPlace at level 1, MEM:1160.9M
[11/02 17:20:43     36s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[11/02 17:20:43     36s] No instances found in the vector
[11/02 17:20:43     36s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1160.9M, DRC: 0)
[11/02 17:20:43     36s] 0 (out of 0) MH cells were successfully legalized.
[11/02 17:20:43     37s] Iteration  7: Total net bbox = 2.640e+04 (1.32e+04 1.32e+04)
[11/02 17:20:43     37s]               Est.  stn bbox = 3.063e+04 (1.55e+04 1.52e+04)
[11/02 17:20:43     37s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1158.9M
[11/02 17:20:43     37s] OPERPROF: Finished npPlace at level 1, CPU:0.556, REAL:0.551, MEM:1158.9M
[11/02 17:20:43     37s] NP #FI/FS/SF FL/PI: 0/0/0 1964/0
[11/02 17:20:43     37s] OPERPROF: Starting npPlace at level 1, MEM:1158.9M
[11/02 17:20:43     37s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[11/02 17:20:43     37s] No instances found in the vector
[11/02 17:20:43     37s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1158.9M, DRC: 0)
[11/02 17:20:43     37s] 0 (out of 0) MH cells were successfully legalized.
[11/02 17:20:44     38s] Iteration  8: Total net bbox = 2.758e+04 (1.39e+04 1.37e+04)
[11/02 17:20:44     38s]               Est.  stn bbox = 3.188e+04 (1.62e+04 1.57e+04)
[11/02 17:20:44     38s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1158.9M
[11/02 17:20:44     38s] OPERPROF: Finished npPlace at level 1, CPU:0.846, REAL:0.843, MEM:1158.9M
[11/02 17:20:44     38s] NP #FI/FS/SF FL/PI: 0/0/0 1964/0
[11/02 17:20:44     38s] OPERPROF: Starting npPlace at level 1, MEM:1158.9M
[11/02 17:20:44     38s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[11/02 17:20:44     38s] No instances found in the vector
[11/02 17:20:44     38s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1158.9M, DRC: 0)
[11/02 17:20:44     38s] 0 (out of 0) MH cells were successfully legalized.
[11/02 17:20:45     38s] Iteration  9: Total net bbox = 2.754e+04 (1.40e+04 1.35e+04)
[11/02 17:20:45     38s]               Est.  stn bbox = 3.187e+04 (1.63e+04 1.55e+04)
[11/02 17:20:45     38s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1158.9M
[11/02 17:20:45     38s] OPERPROF: Finished npPlace at level 1, CPU:0.762, REAL:0.760, MEM:1158.9M
[11/02 17:20:45     38s] Move report: Timing Driven Placement moves 1964 insts, mean move: 3.74 um, max move: 30.33 um
[11/02 17:20:45     38s] 	Max move on inst (FE_OFC11_n_281): (92.60, 53.01) --> (80.24, 35.04)
[11/02 17:20:45     38s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1158.9M
[11/02 17:20:45     38s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1158.9M
[11/02 17:20:45     38s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.001, REAL:0.001, MEM:1158.9M
[11/02 17:20:45     38s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.004, REAL:0.004, MEM:1158.8M
[11/02 17:20:45     38s] 
[11/02 17:20:45     38s] Finished Incremental Placement (cpu=0:00:03.2, real=0:00:03.0, mem=1158.8M)
[11/02 17:20:45     38s] CongRepair sets shifter mode to gplace
[11/02 17:20:45     38s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1158.8M
[11/02 17:20:45     38s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1158.8M
[11/02 17:20:45     38s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1158.8M
[11/02 17:20:45     38s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[11/02 17:20:45     38s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1158.8M
[11/02 17:20:45     38s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1158.8M
[11/02 17:20:45     38s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[11/02 17:20:45     38s] Type 'man IMPSP-365' for more detail.
[11/02 17:20:45     38s] Core basic site is CoreSite
[11/02 17:20:45     38s] SiteArray: non-trimmed site array dimensions = 59 x 506
[11/02 17:20:45     38s] SiteArray: use 122,880 bytes
[11/02 17:20:45     38s] SiteArray: current memory after site array memory allocation 1158.9M
[11/02 17:20:45     38s] SiteArray: FP blocked sites are writable
[11/02 17:20:45     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/02 17:20:45     38s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1158.9M
[11/02 17:20:45     38s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.003, REAL:0.003, MEM:1158.9M
[11/02 17:20:45     38s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.050, REAL:0.050, MEM:1158.9M
[11/02 17:20:45     38s] OPERPROF:         Starting CMU at level 5, MEM:1158.9M
[11/02 17:20:45     38s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1158.9M
[11/02 17:20:45     38s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.052, REAL:0.052, MEM:1158.9M
[11/02 17:20:45     38s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1158.9MB).
[11/02 17:20:45     38s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.057, REAL:0.057, MEM:1158.9M
[11/02 17:20:45     38s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.058, REAL:0.058, MEM:1158.9M
[11/02 17:20:45     38s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14382.2
[11/02 17:20:45     38s] OPERPROF:   Starting RefinePlace at level 2, MEM:1158.9M
[11/02 17:20:45     38s] *** Starting refinePlace (0:00:39.0 mem=1158.9M) ***
[11/02 17:20:45     38s] Total net bbox length = 2.865e+04 (1.495e+04 1.370e+04) (ext = 1.653e+04)
[11/02 17:20:45     38s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/02 17:20:45     38s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1158.9M
[11/02 17:20:45     38s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1158.9M
[11/02 17:20:45     38s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1158.9M
[11/02 17:20:45     38s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1158.9M
[11/02 17:20:45     38s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1158.9M
[11/02 17:20:45     38s] Starting refinePlace ...
[11/02 17:20:45     38s] ** Cut row section cpu time 0:00:00.0.
[11/02 17:20:45     38s]    Spread Effort: high, pre-route mode, useDDP on.
[11/02 17:20:45     38s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1158.9MB) @(0:00:39.0 - 0:00:39.0).
[11/02 17:20:45     38s] Move report: preRPlace moves 1947 insts, mean move: 0.41 um, max move: 2.00 um
[11/02 17:20:45     38s] 	Max move on inst (a2_reg[27]): (28.03, 21.46) --> (26.80, 22.23)
[11/02 17:20:45     38s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
[11/02 17:20:45     38s] wireLenOptFixPriorityInst 0 inst fixed
[11/02 17:20:45     38s] Placement tweakage begins.
[11/02 17:20:45     38s] wire length = 3.567e+04
[11/02 17:20:45     39s] wire length = 3.558e+04
[11/02 17:20:45     39s] Placement tweakage ends.
[11/02 17:20:45     39s] Move report: tweak moves 206 insts, mean move: 1.85 um, max move: 5.40 um
[11/02 17:20:45     39s] 	Max move on inst (s1_reg[3]): (78.20, 70.11) --> (83.60, 70.11)
[11/02 17:20:45     39s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=1158.9MB) @(0:00:39.0 - 0:00:39.1).
[11/02 17:20:45     39s] 
[11/02 17:20:45     39s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/02 17:20:45     39s] Move report: legalization moves 17 insts, mean move: 1.02 um, max move: 3.09 um
[11/02 17:20:45     39s] 	Max move on inst (FE_OFC22_n_338): (22.48, 73.12) --> (22.40, 70.11)
[11/02 17:20:45     39s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1162.0MB) @(0:00:39.1 - 0:00:39.1).
[11/02 17:20:45     39s] Move report: Detail placement moves 1964 insts, mean move: 0.60 um, max move: 5.97 um
[11/02 17:20:45     39s] 	Max move on inst (g34133__2683): (106.87, 82.58) --> (101.40, 82.08)
[11/02 17:20:45     39s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1162.0MB
[11/02 17:20:45     39s] Statistics of distance of Instance movement in refine placement:
[11/02 17:20:45     39s]   maximum (X+Y) =         5.97 um
[11/02 17:20:45     39s]   inst (g34133__2683) with max move: (106.871, 82.581) -> (101.4, 82.08)
[11/02 17:20:45     39s]   mean    (X+Y) =         0.60 um
[11/02 17:20:45     39s] Summary Report:
[11/02 17:20:45     39s] Instances move: 1964 (out of 1964 movable)
[11/02 17:20:45     39s] Instances flipped: 0
[11/02 17:20:45     39s] Mean displacement: 0.60 um
[11/02 17:20:45     39s] Max displacement: 5.97 um (Instance: g34133__2683) (106.871, 82.581) -> (101.4, 82.08)
[11/02 17:20:45     39s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22XL
[11/02 17:20:45     39s] Total instances moved : 1964
[11/02 17:20:45     39s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.170, REAL:0.170, MEM:1162.0M
[11/02 17:20:45     39s] Total net bbox length = 2.866e+04 (1.486e+04 1.380e+04) (ext = 1.657e+04)
[11/02 17:20:45     39s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1162.0MB
[11/02 17:20:45     39s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1162.0MB) @(0:00:39.0 - 0:00:39.1).
[11/02 17:20:45     39s] *** Finished refinePlace (0:00:39.1 mem=1162.0M) ***
[11/02 17:20:45     39s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14382.2
[11/02 17:20:45     39s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.178, REAL:0.178, MEM:1162.0M
[11/02 17:20:45     39s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.241, REAL:0.241, MEM:1162.0M
[11/02 17:20:45     39s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1162.0M
[11/02 17:20:45     39s] Starting Early Global Route congestion estimation: mem = 1162.0M
[11/02 17:20:45     39s] (I)       Started Loading and Dumping File ( Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Reading DB...
[11/02 17:20:45     39s] (I)       Read data from FE... (mem=1162.0M)
[11/02 17:20:45     39s] (I)       Read nodes and places... (mem=1162.0M)
[11/02 17:20:45     39s] (I)       Done Read nodes and places (cpu=0.001s, mem=1162.0M)
[11/02 17:20:45     39s] (I)       Read nets... (mem=1162.0M)
[11/02 17:20:45     39s] (I)       Done Read nets (cpu=0.004s, mem=1162.0M)
[11/02 17:20:45     39s] (I)       Done Read data from FE (cpu=0.005s, mem=1162.0M)
[11/02 17:20:45     39s] (I)       before initializing RouteDB syMemory usage = 1162.0 MB
[11/02 17:20:45     39s] (I)       Honor MSV route constraint: false
[11/02 17:20:45     39s] (I)       Maximum routing layer  : 127
[11/02 17:20:45     39s] (I)       Minimum routing layer  : 2
[11/02 17:20:45     39s] (I)       Supply scale factor H  : 1.00
[11/02 17:20:45     39s] (I)       Supply scale factor V  : 1.00
[11/02 17:20:45     39s] (I)       Number of tracks used by clock wire: 0
[11/02 17:20:45     39s] (I)       Reverse direction      : 
[11/02 17:20:45     39s] (I)       Honor partition pin guides: true
[11/02 17:20:45     39s] (I)       Only route the nets which are selected in the DB: false
[11/02 17:20:45     39s] (I)       Route secondary PG pins: false
[11/02 17:20:45     39s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[11/02 17:20:45     39s] (I)                              : true
[11/02 17:20:45     39s] (I)                              : true
[11/02 17:20:45     39s] (I)                              : true
[11/02 17:20:45     39s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[11/02 17:20:45     39s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[11/02 17:20:45     39s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[11/02 17:20:45     39s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[11/02 17:20:45     39s] (I)       Counted 3658 PG shapes. We will not process PG shapes layer by layer.
[11/02 17:20:45     39s] (I)       build grid graph
[11/02 17:20:45     39s] (I)       build grid graph start
[11/02 17:20:45     39s] [NR-eGR] Track table information for default rule: 
[11/02 17:20:45     39s] [NR-eGR] Metal1 has no routable track
[11/02 17:20:45     39s] [NR-eGR] Metal2 has single uniform track structure
[11/02 17:20:45     39s] [NR-eGR] Metal3 has single uniform track structure
[11/02 17:20:45     39s] [NR-eGR] Metal4 has single uniform track structure
[11/02 17:20:45     39s] [NR-eGR] Metal5 has single uniform track structure
[11/02 17:20:45     39s] [NR-eGR] Metal6 has single uniform track structure
[11/02 17:20:45     39s] [NR-eGR] Metal7 has single uniform track structure
[11/02 17:20:45     39s] [NR-eGR] Metal8 has single uniform track structure
[11/02 17:20:45     39s] [NR-eGR] Metal9 has single uniform track structure
[11/02 17:20:45     39s] [NR-eGR] Metal10 has single uniform track structure
[11/02 17:20:45     39s] [NR-eGR] Metal11 has single uniform track structure
[11/02 17:20:45     39s] (I)       build grid graph end
[11/02 17:20:45     39s] (I)       ===========================================================================
[11/02 17:20:45     39s] (I)       == Report All Rule Vias ==
[11/02 17:20:45     39s] (I)       ===========================================================================
[11/02 17:20:45     39s] (I)        Via Rule : (Default)
[11/02 17:20:45     39s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:45     39s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:45     39s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[11/02 17:20:45     39s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[11/02 17:20:45     39s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[11/02 17:20:45     39s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[11/02 17:20:45     39s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[11/02 17:20:45     39s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[11/02 17:20:45     39s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[11/02 17:20:45     39s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[11/02 17:20:45     39s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[11/02 17:20:45     39s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[11/02 17:20:45     39s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:45     39s] (I)       ===========================================================================
[11/02 17:20:45     39s] (I)        Via Rule : LEFSpecialRouteSpec
[11/02 17:20:45     39s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:45     39s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:45     39s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:20:45     39s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:20:45     39s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:20:45     39s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:20:45     39s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:20:45     39s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:20:45     39s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:20:45     39s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:20:45     39s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:20:45     39s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:20:45     39s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:45     39s] (I)       ===========================================================================
[11/02 17:20:45     39s] (I)        Via Rule : VLMDefaultSetup
[11/02 17:20:45     39s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:45     39s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:45     39s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:20:45     39s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:20:45     39s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:20:45     39s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:20:45     39s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:20:45     39s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:20:45     39s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:20:45     39s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:20:45     39s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:20:45     39s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:20:45     39s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:45     39s] (I)       ===========================================================================
[11/02 17:20:45     39s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Num PG vias on layer 1 : 0
[11/02 17:20:45     39s] (I)       Num PG vias on layer 2 : 0
[11/02 17:20:45     39s] (I)       Num PG vias on layer 3 : 0
[11/02 17:20:45     39s] (I)       Num PG vias on layer 4 : 0
[11/02 17:20:45     39s] (I)       Num PG vias on layer 5 : 0
[11/02 17:20:45     39s] (I)       Num PG vias on layer 6 : 0
[11/02 17:20:45     39s] (I)       Num PG vias on layer 7 : 0
[11/02 17:20:45     39s] (I)       Num PG vias on layer 8 : 0
[11/02 17:20:45     39s] (I)       Num PG vias on layer 9 : 0
[11/02 17:20:45     39s] (I)       Num PG vias on layer 10 : 0
[11/02 17:20:45     39s] (I)       Num PG vias on layer 11 : 0
[11/02 17:20:45     39s] [NR-eGR] Read 6509 PG shapes
[11/02 17:20:45     39s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] [NR-eGR] #Routing Blockages  : 0
[11/02 17:20:45     39s] [NR-eGR] #Instance Blockages : 0
[11/02 17:20:45     39s] [NR-eGR] #PG Blockages       : 6509
[11/02 17:20:45     39s] [NR-eGR] #Bump Blockages     : 0
[11/02 17:20:45     39s] [NR-eGR] #Boundary Blockages : 0
[11/02 17:20:45     39s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[11/02 17:20:45     39s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/02 17:20:45     39s] (I)       readDataFromPlaceDB
[11/02 17:20:45     39s] (I)       Read net information..
[11/02 17:20:45     39s] [NR-eGR] Read numTotalNets=2515  numIgnoredNets=0
[11/02 17:20:45     39s] (I)       Read testcase time = 0.001 seconds
[11/02 17:20:45     39s] 
[11/02 17:20:45     39s] (I)       early_global_route_priority property id does not exist.
[11/02 17:20:45     39s] (I)       Start initializing grid graph
[11/02 17:20:45     39s] (I)       End initializing grid graph
[11/02 17:20:45     39s] (I)       Model blockages into capacity
[11/02 17:20:45     39s] (I)       Read Num Blocks=6509  Num Prerouted Wires=0  Num CS=0
[11/02 17:20:45     39s] (I)       Started Modeling ( Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Started Modeling Layer 1 ( Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Started Modeling Layer 2 ( Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Layer 1 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:45     39s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Started Modeling Layer 3 ( Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Layer 2 (H) : #blockages 840 : #preroutes 0
[11/02 17:20:45     39s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Started Modeling Layer 4 ( Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Layer 3 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:45     39s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Started Modeling Layer 5 ( Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Layer 4 (H) : #blockages 840 : #preroutes 0
[11/02 17:20:45     39s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Started Modeling Layer 6 ( Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Layer 5 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:45     39s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Started Modeling Layer 7 ( Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Layer 6 (H) : #blockages 840 : #preroutes 0
[11/02 17:20:45     39s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Started Modeling Layer 8 ( Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Layer 7 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:45     39s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Started Modeling Layer 9 ( Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Layer 8 (H) : #blockages 525 : #preroutes 0
[11/02 17:20:45     39s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Started Modeling Layer 10 ( Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Layer 9 (V) : #blockages 104 : #preroutes 0
[11/02 17:20:45     39s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Started Modeling Layer 11 ( Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[11/02 17:20:45     39s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Number of ignored nets = 0
[11/02 17:20:45     39s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/02 17:20:45     39s] (I)       Number of clock nets = 1.  Ignored: No
[11/02 17:20:45     39s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/02 17:20:45     39s] (I)       Number of special nets = 0.  Ignored: Yes
[11/02 17:20:45     39s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/02 17:20:45     39s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/02 17:20:45     39s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/02 17:20:45     39s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/02 17:20:45     39s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/02 17:20:45     39s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/02 17:20:45     39s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1162.0 MB
[11/02 17:20:45     39s] (I)       Ndr track 0 does not exist
[11/02 17:20:45     39s] (I)       Layer1  viaCost=200.00
[11/02 17:20:45     39s] (I)       Layer2  viaCost=200.00
[11/02 17:20:45     39s] (I)       Layer3  viaCost=200.00
[11/02 17:20:45     39s] (I)       Layer4  viaCost=200.00
[11/02 17:20:45     39s] (I)       Layer5  viaCost=200.00
[11/02 17:20:45     39s] (I)       Layer6  viaCost=200.00
[11/02 17:20:45     39s] (I)       Layer7  viaCost=200.00
[11/02 17:20:45     39s] (I)       Layer8  viaCost=200.00
[11/02 17:20:45     39s] (I)       Layer9  viaCost=200.00
[11/02 17:20:45     39s] (I)       Layer10  viaCost=200.00
[11/02 17:20:45     39s] (I)       ---------------------Grid Graph Info--------------------
[11/02 17:20:45     39s] (I)       Routing area        : (0, 0) - (231200, 229140)
[11/02 17:20:45     39s] (I)       Core area           : (14400, 13680) - (216800, 215460)
[11/02 17:20:45     39s] (I)       Site width          :   400  (dbu)
[11/02 17:20:45     39s] (I)       Row height          :  3420  (dbu)
[11/02 17:20:45     39s] (I)       GCell width         :  3420  (dbu)
[11/02 17:20:45     39s] (I)       GCell height        :  3420  (dbu)
[11/02 17:20:45     39s] (I)       Grid                :    68    67    11
[11/02 17:20:45     39s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/02 17:20:45     39s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/02 17:20:45     39s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/02 17:20:45     39s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/02 17:20:45     39s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/02 17:20:45     39s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/02 17:20:45     39s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/02 17:20:45     39s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190   600   570
[11/02 17:20:45     39s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/02 17:20:45     39s] (I)       Total num of tracks :     0   578   603   578   603   578   603   578   603   231   241
[11/02 17:20:45     39s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/02 17:20:45     39s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/02 17:20:45     39s] (I)       --------------------------------------------------------
[11/02 17:20:45     39s] 
[11/02 17:20:45     39s] [NR-eGR] ============ Routing rule table ============
[11/02 17:20:45     39s] [NR-eGR] Rule id: 0  Nets: 2515 
[11/02 17:20:45     39s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/02 17:20:45     39s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[11/02 17:20:45     39s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:45     39s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:45     39s] [NR-eGR] ========================================
[11/02 17:20:45     39s] [NR-eGR] 
[11/02 17:20:45     39s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/02 17:20:45     39s] (I)       blocked tracks on layer2 : = 6840 / 38726 (17.66%)
[11/02 17:20:45     39s] (I)       blocked tracks on layer3 : = 1560 / 41004 (3.80%)
[11/02 17:20:45     39s] (I)       blocked tracks on layer4 : = 6840 / 38726 (17.66%)
[11/02 17:20:45     39s] (I)       blocked tracks on layer5 : = 1560 / 41004 (3.80%)
[11/02 17:20:45     39s] (I)       blocked tracks on layer6 : = 6840 / 38726 (17.66%)
[11/02 17:20:45     39s] (I)       blocked tracks on layer7 : = 1560 / 41004 (3.80%)
[11/02 17:20:45     39s] (I)       blocked tracks on layer8 : = 6900 / 38726 (17.82%)
[11/02 17:20:45     39s] (I)       blocked tracks on layer9 : = 14525 / 41004 (35.42%)
[11/02 17:20:45     39s] (I)       blocked tracks on layer10 : = 5400 / 15477 (34.89%)
[11/02 17:20:45     39s] (I)       blocked tracks on layer11 : = 0 / 16388 (0.00%)
[11/02 17:20:45     39s] (I)       After initializing earlyGlobalRoute syMemory usage = 1162.0 MB
[11/02 17:20:45     39s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Started Global Routing ( Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       ============= Initialization =============
[11/02 17:20:45     39s] (I)       totalPins=8656  totalGlobalPin=8452 (97.64%)
[11/02 17:20:45     39s] (I)       Started Build MST ( Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Generate topology with single threads
[11/02 17:20:45     39s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       total 2D Cap : 326141 = (167878 H, 158263 V)
[11/02 17:20:45     39s] [NR-eGR] Layer group 1: route 2515 net(s) in layer range [2, 11]
[11/02 17:20:45     39s] (I)       ============  Phase 1a Route ============
[11/02 17:20:45     39s] (I)       Started Phase 1a ( Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Usage: 19786 = (10185 H, 9601 V) = (6.07% H, 6.07% V) = (1.742e+04um H, 1.642e+04um V)
[11/02 17:20:45     39s] (I)       
[11/02 17:20:45     39s] (I)       ============  Phase 1b Route ============
[11/02 17:20:45     39s] (I)       Usage: 19786 = (10185 H, 9601 V) = (6.07% H, 6.07% V) = (1.742e+04um H, 1.642e+04um V)
[11/02 17:20:45     39s] (I)       
[11/02 17:20:45     39s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.383406e+04um
[11/02 17:20:45     39s] (I)       ============  Phase 1c Route ============
[11/02 17:20:45     39s] (I)       Usage: 19786 = (10185 H, 9601 V) = (6.07% H, 6.07% V) = (1.742e+04um H, 1.642e+04um V)
[11/02 17:20:45     39s] (I)       
[11/02 17:20:45     39s] (I)       ============  Phase 1d Route ============
[11/02 17:20:45     39s] (I)       Usage: 19786 = (10185 H, 9601 V) = (6.07% H, 6.07% V) = (1.742e+04um H, 1.642e+04um V)
[11/02 17:20:45     39s] (I)       
[11/02 17:20:45     39s] (I)       ============  Phase 1e Route ============
[11/02 17:20:45     39s] (I)       Started Phase 1e ( Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Usage: 19786 = (10185 H, 9601 V) = (6.07% H, 6.07% V) = (1.742e+04um H, 1.642e+04um V)
[11/02 17:20:45     39s] (I)       
[11/02 17:20:45     39s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.383406e+04um
[11/02 17:20:45     39s] [NR-eGR] 
[11/02 17:20:45     39s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Run Multi-thread layer assignment with 1 threads
[11/02 17:20:45     39s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       ============  Phase 1l Route ============
[11/02 17:20:45     39s] (I)       
[11/02 17:20:45     39s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/02 17:20:45     39s] [NR-eGR]                        OverCon            
[11/02 17:20:45     39s] [NR-eGR]                         #Gcell     %Gcell
[11/02 17:20:45     39s] [NR-eGR]       Layer                (1)    OverCon 
[11/02 17:20:45     39s] [NR-eGR] ----------------------------------------------
[11/02 17:20:45     39s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:45     39s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:45     39s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:45     39s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:45     39s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:45     39s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:45     39s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:45     39s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:45     39s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:45     39s] [NR-eGR] Metal10 (10)         1( 0.02%)   ( 0.02%) 
[11/02 17:20:45     39s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:45     39s] [NR-eGR] ----------------------------------------------
[11/02 17:20:45     39s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[11/02 17:20:45     39s] [NR-eGR] 
[11/02 17:20:45     39s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       total 2D Cap : 328653 = (168702 H, 159951 V)
[11/02 17:20:45     39s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/02 17:20:45     39s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/02 17:20:45     39s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1162.0M
[11/02 17:20:45     39s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.039, REAL:0.039, MEM:1162.0M
[11/02 17:20:45     39s] OPERPROF: Starting HotSpotCal at level 1, MEM:1162.0M
[11/02 17:20:45     39s] [hotspot] +------------+---------------+---------------+
[11/02 17:20:45     39s] [hotspot] |            |   max hotspot | total hotspot |
[11/02 17:20:45     39s] [hotspot] +------------+---------------+---------------+
[11/02 17:20:45     39s] [hotspot] | normalized |          0.00 |          0.00 |
[11/02 17:20:45     39s] [hotspot] +------------+---------------+---------------+
[11/02 17:20:45     39s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/02 17:20:45     39s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/02 17:20:45     39s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1162.0M
[11/02 17:20:45     39s] 
[11/02 17:20:45     39s] === incrementalPlace Internal Loop 2 ===
[11/02 17:20:45     39s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1162.0M
[11/02 17:20:45     39s] Starting Early Global Route wiring: mem = 1162.0M
[11/02 17:20:45     39s] (I)       ============= track Assignment ============
[11/02 17:20:45     39s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Started Greedy Track Assignment ( Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[11/02 17:20:45     39s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] (I)       Run Multi-thread track assignment
[11/02 17:20:45     39s] (I)       Finished Greedy Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1161.98 MB )
[11/02 17:20:45     39s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:45     39s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 7882
[11/02 17:20:45     39s] [NR-eGR] Metal2  (2V) length: 1.251966e+04um, number of vias: 12254
[11/02 17:20:45     39s] [NR-eGR] Metal3  (3H) length: 1.527559e+04um, number of vias: 900
[11/02 17:20:45     39s] [NR-eGR] Metal4  (4V) length: 4.115065e+03um, number of vias: 436
[11/02 17:20:45     39s] [NR-eGR] Metal5  (5H) length: 2.081280e+03um, number of vias: 251
[11/02 17:20:45     39s] [NR-eGR] Metal6  (6V) length: 9.486200e+02um, number of vias: 216
[11/02 17:20:45     39s] [NR-eGR] Metal7  (7H) length: 1.127900e+03um, number of vias: 109
[11/02 17:20:45     39s] [NR-eGR] Metal8  (8V) length: 5.640150e+02um, number of vias: 95
[11/02 17:20:45     39s] [NR-eGR] Metal9  (9H) length: 1.730000e+01um, number of vias: 33
[11/02 17:20:45     39s] [NR-eGR] Metal10 (10V) length: 1.995000e+00um, number of vias: 28
[11/02 17:20:45     39s] [NR-eGR] Metal11 (11H) length: 1.721000e+01um, number of vias: 0
[11/02 17:20:45     39s] [NR-eGR] Total length: 3.666863e+04um, number of vias: 22204
[11/02 17:20:45     39s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:45     39s] [NR-eGR] Total eGR-routed clock nets wire length: 2.469135e+03um 
[11/02 17:20:45     39s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:45     39s] Early Global Route wiring runtime: 0.05 seconds, mem = 1156.0M
[11/02 17:20:45     39s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.047, REAL:0.047, MEM:1156.0M
[11/02 17:20:45     39s] 0 delay mode for cte disabled.
[11/02 17:20:45     39s] SKP cleared!
[11/02 17:20:45     39s] 
[11/02 17:20:45     39s] *** Finished incrementalPlace (cpu=0:00:03.7, real=0:00:04.0)***
[11/02 17:20:45     39s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/02 17:20:45     39s] Type 'man IMPSP-9025' for more detail.
[11/02 17:20:45     39s] Start to check current routing status for nets...
[11/02 17:20:45     39s] All nets are already routed correctly.
[11/02 17:20:45     39s] End to check current routing status for nets (mem=1155.9M)
[11/02 17:20:45     39s] Extraction called for design 'mpadd32_shift' of instances=1964 and nets=2517 using extraction engine 'preRoute' .
[11/02 17:20:45     39s] PreRoute RC Extraction called for design mpadd32_shift.
[11/02 17:20:45     39s] RC Extraction called in multi-corner(1) mode.
[11/02 17:20:45     39s] RCMode: PreRoute
[11/02 17:20:45     39s]       RC Corner Indexes            0   
[11/02 17:20:45     39s] Capacitance Scaling Factor   : 1.00000 
[11/02 17:20:45     39s] Resistance Scaling Factor    : 1.00000 
[11/02 17:20:45     39s] Clock Cap. Scaling Factor    : 1.00000 
[11/02 17:20:45     39s] Clock Res. Scaling Factor    : 1.00000 
[11/02 17:20:45     39s] Shrink Factor                : 1.00000
[11/02 17:20:45     39s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/02 17:20:45     39s] Using Quantus QRC technology file ...
[11/02 17:20:45     39s] LayerId::1 widthSet size::1
[11/02 17:20:45     39s] LayerId::2 widthSet size::1
[11/02 17:20:45     39s] LayerId::3 widthSet size::1
[11/02 17:20:45     39s] LayerId::4 widthSet size::1
[11/02 17:20:45     39s] LayerId::5 widthSet size::1
[11/02 17:20:45     39s] LayerId::6 widthSet size::1
[11/02 17:20:45     39s] LayerId::7 widthSet size::1
[11/02 17:20:45     39s] LayerId::8 widthSet size::1
[11/02 17:20:45     39s] LayerId::9 widthSet size::1
[11/02 17:20:45     39s] LayerId::10 widthSet size::1
[11/02 17:20:45     39s] LayerId::11 widthSet size::1
[11/02 17:20:45     39s] Updating RC grid for preRoute extraction ...
[11/02 17:20:45     39s] Initializing multi-corner resistance tables ...
[11/02 17:20:45     39s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1155.863M)
[11/02 17:20:45     39s] Compute RC Scale Done ...
[11/02 17:20:45     39s] **optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1027.8M, totSessionCpu=0:00:39 **
[11/02 17:20:45     39s] #################################################################################
[11/02 17:20:45     39s] # Design Stage: PreRoute
[11/02 17:20:45     39s] # Design Name: mpadd32_shift
[11/02 17:20:45     39s] # Design Mode: 45nm
[11/02 17:20:45     39s] # Analysis Mode: MMMC Non-OCV 
[11/02 17:20:45     39s] # Parasitics Mode: No SPEF/RCDB
[11/02 17:20:45     39s] # Signoff Settings: SI Off 
[11/02 17:20:45     39s] #################################################################################
[11/02 17:20:45     39s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:20:45     39s] Calculate delays in BcWc mode...
[11/02 17:20:45     39s] Topological Sorting (REAL = 0:00:00.0, MEM = 1149.9M, InitMEM = 1149.9M)
[11/02 17:20:45     39s] Start delay calculation (fullDC) (1 T). (MEM=1149.88)
[11/02 17:20:46     39s] End AAE Lib Interpolated Model. (MEM=1166.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:20:46     39s] Total number of fetched objects 2515
[11/02 17:20:46     39s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:20:46     39s] End delay calculation. (MEM=1213.78 CPU=0:00:00.2 REAL=0:00:00.0)
[11/02 17:20:46     39s] End delay calculation (fullDC). (MEM=1213.78 CPU=0:00:00.5 REAL=0:00:01.0)
[11/02 17:20:46     39s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1213.8M) ***
[11/02 17:20:46     40s] *** Timing Is met
[11/02 17:20:46     40s] *** Check timing (0:00:00.0)
[11/02 17:20:46     40s] *** Timing Is met
[11/02 17:20:46     40s] *** Check timing (0:00:00.0)
[11/02 17:20:46     40s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/02 17:20:46     40s] Info: 1 clock net  excluded from IPO operation.
[11/02 17:20:46     40s] ### Creating LA Mngr. totSessionCpu=0:00:40.1 mem=1213.8M
[11/02 17:20:46     40s] ### Creating LA Mngr, finished. totSessionCpu=0:00:40.1 mem=1213.8M
[11/02 17:20:46     40s] PhyDesignGrid: maxLocalDensity 0.98
[11/02 17:20:46     40s] ### Creating PhyDesignMc. totSessionCpu=0:00:40.1 mem=1232.9M
[11/02 17:20:46     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:1232.9M
[11/02 17:20:46     40s] #spOpts: N=45 minPadR=1.1 
[11/02 17:20:46     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1232.9M
[11/02 17:20:46     40s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1232.9M
[11/02 17:20:46     40s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[11/02 17:20:46     40s] Type 'man IMPSP-365' for more detail.
[11/02 17:20:46     40s] Core basic site is CoreSite
[11/02 17:20:46     40s] SiteArray: non-trimmed site array dimensions = 59 x 506
[11/02 17:20:46     40s] SiteArray: use 122,880 bytes
[11/02 17:20:46     40s] SiteArray: current memory after site array memory allocation 1233.0M
[11/02 17:20:46     40s] SiteArray: FP blocked sites are writable
[11/02 17:20:46     40s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/02 17:20:46     40s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1233.0M
[11/02 17:20:46     40s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:1233.0M
[11/02 17:20:46     40s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.049, REAL:0.049, MEM:1233.0M
[11/02 17:20:46     40s] OPERPROF:     Starting CMU at level 3, MEM:1233.0M
[11/02 17:20:46     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1233.0M
[11/02 17:20:46     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.051, MEM:1233.0M
[11/02 17:20:46     40s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1233.0MB).
[11/02 17:20:46     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.056, REAL:0.056, MEM:1233.0M
[11/02 17:20:46     40s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:40.2 mem=1233.0M
[11/02 17:20:46     40s] Begin: Area Reclaim Optimization
[11/02 17:20:46     40s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:40.2/0:00:42.7 (0.9), mem = 1233.0M
[11/02 17:20:46     40s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14382.6
[11/02 17:20:46     40s] 
[11/02 17:20:46     40s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/02 17:20:46     40s] ### Creating LA Mngr. totSessionCpu=0:00:40.2 mem=1233.0M
[11/02 17:20:46     40s] ### Creating LA Mngr, finished. totSessionCpu=0:00:40.2 mem=1233.0M
[11/02 17:20:47     40s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1233.0M
[11/02 17:20:47     40s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1233.0M
[11/02 17:20:47     40s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 68.71
[11/02 17:20:47     40s] +----------+---------+--------+--------+------------+--------+
[11/02 17:20:47     40s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/02 17:20:47     40s] +----------+---------+--------+--------+------------+--------+
[11/02 17:20:47     40s] |    68.71%|        -|   0.000|   0.000|   0:00:00.0| 1233.0M|
[11/02 17:20:47     40s] #optDebug: <stH: 1.7100 MiSeL: 52.5995>
[11/02 17:20:47     40s] |    68.71%|        0|   0.000|   0.000|   0:00:00.0| 1233.0M|
[11/02 17:20:47     40s] |    68.71%|        0|   0.000|   0.000|   0:00:00.0| 1233.0M|
[11/02 17:20:47     40s] |    68.71%|        0|   0.000|   0.000|   0:00:00.0| 1233.0M|
[11/02 17:20:47     40s] #optDebug: <stH: 1.7100 MiSeL: 52.5995>
[11/02 17:20:47     40s] |    68.71%|        0|   0.000|   0.000|   0:00:00.0| 1233.0M|
[11/02 17:20:47     40s] +----------+---------+--------+--------+------------+--------+
[11/02 17:20:47     40s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.71
[11/02 17:20:47     40s] 
[11/02 17:20:47     40s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/02 17:20:47     40s] --------------------------------------------------------------
[11/02 17:20:47     40s] |                                   | Total     | Sequential |
[11/02 17:20:47     40s] --------------------------------------------------------------
[11/02 17:20:47     40s] | Num insts resized                 |       0  |       0    |
[11/02 17:20:47     40s] | Num insts undone                  |       0  |       0    |
[11/02 17:20:47     40s] | Num insts Downsized               |       0  |       0    |
[11/02 17:20:47     40s] | Num insts Samesized               |       0  |       0    |
[11/02 17:20:47     40s] | Num insts Upsized                 |       0  |       0    |
[11/02 17:20:47     40s] | Num multiple commits+uncommits    |       0  |       -    |
[11/02 17:20:47     40s] --------------------------------------------------------------
[11/02 17:20:47     40s] **** Begin NDR-Layer Usage Statistics ****
[11/02 17:20:47     40s] 0 Ndr or Layer constraints added by optimization 
[11/02 17:20:47     40s] **** End NDR-Layer Usage Statistics ****
[11/02 17:20:47     40s] End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:01.0) **
[11/02 17:20:47     40s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1233.0M
[11/02 17:20:47     40s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1233.0M
[11/02 17:20:47     40s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1233.0M
[11/02 17:20:47     40s] OPERPROF:       Starting CMU at level 4, MEM:1233.0M
[11/02 17:20:47     40s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1233.0M
[11/02 17:20:47     40s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.047, REAL:0.047, MEM:1233.0M
[11/02 17:20:47     40s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1233.0M
[11/02 17:20:47     40s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1233.0M
[11/02 17:20:47     40s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.051, REAL:0.051, MEM:1233.0M
[11/02 17:20:47     40s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.051, REAL:0.051, MEM:1233.0M
[11/02 17:20:47     40s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14382.3
[11/02 17:20:47     40s] OPERPROF: Starting RefinePlace at level 1, MEM:1233.0M
[11/02 17:20:47     40s] *** Starting refinePlace (0:00:40.8 mem=1233.0M) ***
[11/02 17:20:47     40s] Total net bbox length = 2.866e+04 (1.486e+04 1.380e+04) (ext = 1.657e+04)
[11/02 17:20:47     40s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/02 17:20:47     40s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1233.0M
[11/02 17:20:47     40s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1233.0M
[11/02 17:20:47     40s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1233.0M
[11/02 17:20:47     40s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1233.0M
[11/02 17:20:47     40s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1233.0M
[11/02 17:20:47     40s] Starting refinePlace ...
[11/02 17:20:47     40s] 
[11/02 17:20:47     40s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/02 17:20:47     40s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/02 17:20:47     40s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1233.0MB) @(0:00:40.8 - 0:00:40.8).
[11/02 17:20:47     40s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/02 17:20:47     40s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1233.0MB
[11/02 17:20:47     40s] Statistics of distance of Instance movement in refine placement:
[11/02 17:20:47     40s]   maximum (X+Y) =         0.00 um
[11/02 17:20:47     40s]   mean    (X+Y) =         0.00 um
[11/02 17:20:47     40s] Summary Report:
[11/02 17:20:47     40s] Instances move: 0 (out of 1964 movable)
[11/02 17:20:47     40s] Instances flipped: 0
[11/02 17:20:47     40s] Mean displacement: 0.00 um
[11/02 17:20:47     40s] Max displacement: 0.00 um 
[11/02 17:20:47     40s] Total instances moved : 0
[11/02 17:20:47     40s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.031, REAL:0.031, MEM:1233.0M
[11/02 17:20:47     40s] Total net bbox length = 2.866e+04 (1.486e+04 1.380e+04) (ext = 1.657e+04)
[11/02 17:20:47     40s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1233.0MB
[11/02 17:20:47     40s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1233.0MB) @(0:00:40.8 - 0:00:40.8).
[11/02 17:20:47     40s] *** Finished refinePlace (0:00:40.8 mem=1233.0M) ***
[11/02 17:20:47     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14382.3
[11/02 17:20:47     40s] OPERPROF: Finished RefinePlace at level 1, CPU:0.038, REAL:0.038, MEM:1233.0M
[11/02 17:20:47     40s] *** maximum move = 0.00 um ***
[11/02 17:20:47     40s] *** Finished re-routing un-routed nets (1233.0M) ***
[11/02 17:20:47     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:1233.0M
[11/02 17:20:47     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1233.0M
[11/02 17:20:47     40s] OPERPROF:     Starting CMU at level 3, MEM:1233.0M
[11/02 17:20:47     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1233.0M
[11/02 17:20:47     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.048, MEM:1233.0M
[11/02 17:20:47     40s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1233.0M
[11/02 17:20:47     40s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1233.0M
[11/02 17:20:47     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.052, REAL:0.053, MEM:1233.0M
[11/02 17:20:47     40s] 
[11/02 17:20:47     40s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1233.0M) ***
[11/02 17:20:47     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14382.6
[11/02 17:20:47     40s] *** AreaOpt [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:40.9/0:00:43.4 (0.9), mem = 1233.0M
[11/02 17:20:47     40s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1168.89M, totSessionCpu=0:00:41).
[11/02 17:20:47     40s] 
[11/02 17:20:47     40s] Active setup views:
[11/02 17:20:47     40s]  av_wc
[11/02 17:20:47     40s]   Dominating endpoints: 0
[11/02 17:20:47     40s]   Dominating TNS: -0.000
[11/02 17:20:47     40s] 
[11/02 17:20:47     40s] Extraction called for design 'mpadd32_shift' of instances=1964 and nets=2517 using extraction engine 'preRoute' .
[11/02 17:20:47     40s] PreRoute RC Extraction called for design mpadd32_shift.
[11/02 17:20:47     40s] RC Extraction called in multi-corner(1) mode.
[11/02 17:20:47     40s] RCMode: PreRoute
[11/02 17:20:47     40s]       RC Corner Indexes            0   
[11/02 17:20:47     40s] Capacitance Scaling Factor   : 1.00000 
[11/02 17:20:47     40s] Resistance Scaling Factor    : 1.00000 
[11/02 17:20:47     40s] Clock Cap. Scaling Factor    : 1.00000 
[11/02 17:20:47     40s] Clock Res. Scaling Factor    : 1.00000 
[11/02 17:20:47     40s] Shrink Factor                : 1.00000
[11/02 17:20:47     40s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/02 17:20:47     40s] Using Quantus QRC technology file ...
[11/02 17:20:47     40s] LayerId::1 widthSet size::1
[11/02 17:20:47     40s] LayerId::2 widthSet size::1
[11/02 17:20:47     40s] LayerId::3 widthSet size::1
[11/02 17:20:47     40s] LayerId::4 widthSet size::1
[11/02 17:20:47     40s] LayerId::5 widthSet size::1
[11/02 17:20:47     40s] LayerId::6 widthSet size::1
[11/02 17:20:47     40s] LayerId::7 widthSet size::1
[11/02 17:20:47     40s] LayerId::8 widthSet size::1
[11/02 17:20:47     40s] LayerId::9 widthSet size::1
[11/02 17:20:47     40s] LayerId::10 widthSet size::1
[11/02 17:20:47     40s] LayerId::11 widthSet size::1
[11/02 17:20:47     40s] Initializing multi-corner resistance tables ...
[11/02 17:20:47     40s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1143.691M)
[11/02 17:20:47     40s] Skewing Data Summary (End_of_FINAL)
[11/02 17:20:47     41s] --------------------------------------------------
[11/02 17:20:47     41s]  Total skewed count:0
[11/02 17:20:47     41s] --------------------------------------------------
[11/02 17:20:47     41s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Started Loading and Dumping File ( Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Reading DB...
[11/02 17:20:47     41s] (I)       Read data from FE... (mem=1151.2M)
[11/02 17:20:47     41s] (I)       Read nodes and places... (mem=1151.2M)
[11/02 17:20:47     41s] (I)       Done Read nodes and places (cpu=0.002s, mem=1151.2M)
[11/02 17:20:47     41s] (I)       Read nets... (mem=1151.2M)
[11/02 17:20:47     41s] (I)       Done Read nets (cpu=0.003s, mem=1151.2M)
[11/02 17:20:47     41s] (I)       Done Read data from FE (cpu=0.005s, mem=1151.2M)
[11/02 17:20:47     41s] (I)       before initializing RouteDB syMemory usage = 1151.2 MB
[11/02 17:20:47     41s] (I)                              : false
[11/02 17:20:47     41s] (I)       Honor MSV route constraint: false
[11/02 17:20:47     41s] (I)       Maximum routing layer  : 127
[11/02 17:20:47     41s] (I)       Minimum routing layer  : 2
[11/02 17:20:47     41s] (I)       Supply scale factor H  : 1.00
[11/02 17:20:47     41s] (I)       Supply scale factor V  : 1.00
[11/02 17:20:47     41s] (I)       Number of tracks used by clock wire: 0
[11/02 17:20:47     41s] (I)       Reverse direction      : 
[11/02 17:20:47     41s] (I)       Honor partition pin guides: true
[11/02 17:20:47     41s] (I)       Only route the nets which are selected in the DB: false
[11/02 17:20:47     41s] (I)       Route secondary PG pins: false
[11/02 17:20:47     41s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[11/02 17:20:47     41s] (I)                              : true
[11/02 17:20:47     41s] (I)                              : true
[11/02 17:20:47     41s] (I)                              : true
[11/02 17:20:47     41s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[11/02 17:20:47     41s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[11/02 17:20:47     41s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[11/02 17:20:47     41s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[11/02 17:20:47     41s] (I)       Counted 3658 PG shapes. We will not process PG shapes layer by layer.
[11/02 17:20:47     41s] (I)       build grid graph
[11/02 17:20:47     41s] (I)       build grid graph start
[11/02 17:20:47     41s] [NR-eGR] Track table information for default rule: 
[11/02 17:20:47     41s] [NR-eGR] Metal1 has no routable track
[11/02 17:20:47     41s] [NR-eGR] Metal2 has single uniform track structure
[11/02 17:20:47     41s] [NR-eGR] Metal3 has single uniform track structure
[11/02 17:20:47     41s] [NR-eGR] Metal4 has single uniform track structure
[11/02 17:20:47     41s] [NR-eGR] Metal5 has single uniform track structure
[11/02 17:20:47     41s] [NR-eGR] Metal6 has single uniform track structure
[11/02 17:20:47     41s] [NR-eGR] Metal7 has single uniform track structure
[11/02 17:20:47     41s] [NR-eGR] Metal8 has single uniform track structure
[11/02 17:20:47     41s] [NR-eGR] Metal9 has single uniform track structure
[11/02 17:20:47     41s] [NR-eGR] Metal10 has single uniform track structure
[11/02 17:20:47     41s] [NR-eGR] Metal11 has single uniform track structure
[11/02 17:20:47     41s] (I)       build grid graph end
[11/02 17:20:47     41s] (I)       ===========================================================================
[11/02 17:20:47     41s] (I)       == Report All Rule Vias ==
[11/02 17:20:47     41s] (I)       ===========================================================================
[11/02 17:20:47     41s] (I)        Via Rule : (Default)
[11/02 17:20:47     41s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:47     41s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:47     41s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[11/02 17:20:47     41s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[11/02 17:20:47     41s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[11/02 17:20:47     41s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[11/02 17:20:47     41s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[11/02 17:20:47     41s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[11/02 17:20:47     41s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[11/02 17:20:47     41s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[11/02 17:20:47     41s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[11/02 17:20:47     41s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[11/02 17:20:47     41s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:47     41s] (I)       ===========================================================================
[11/02 17:20:47     41s] (I)        Via Rule : LEFSpecialRouteSpec
[11/02 17:20:47     41s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:47     41s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:47     41s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:20:47     41s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:20:47     41s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:20:47     41s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:20:47     41s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:20:47     41s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:20:47     41s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:20:47     41s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:20:47     41s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:20:47     41s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:20:47     41s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:47     41s] (I)       ===========================================================================
[11/02 17:20:47     41s] (I)        Via Rule : VLMDefaultSetup
[11/02 17:20:47     41s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:47     41s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:47     41s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:20:47     41s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:20:47     41s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:20:47     41s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:20:47     41s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:20:47     41s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:20:47     41s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:20:47     41s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:20:47     41s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:20:47     41s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:20:47     41s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:47     41s] (I)       ===========================================================================
[11/02 17:20:47     41s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Num PG vias on layer 1 : 0
[11/02 17:20:47     41s] (I)       Num PG vias on layer 2 : 0
[11/02 17:20:47     41s] (I)       Num PG vias on layer 3 : 0
[11/02 17:20:47     41s] (I)       Num PG vias on layer 4 : 0
[11/02 17:20:47     41s] (I)       Num PG vias on layer 5 : 0
[11/02 17:20:47     41s] (I)       Num PG vias on layer 6 : 0
[11/02 17:20:47     41s] (I)       Num PG vias on layer 7 : 0
[11/02 17:20:47     41s] (I)       Num PG vias on layer 8 : 0
[11/02 17:20:47     41s] (I)       Num PG vias on layer 9 : 0
[11/02 17:20:47     41s] (I)       Num PG vias on layer 10 : 0
[11/02 17:20:47     41s] (I)       Num PG vias on layer 11 : 0
[11/02 17:20:47     41s] [NR-eGR] Read 6509 PG shapes
[11/02 17:20:47     41s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] [NR-eGR] #Routing Blockages  : 0
[11/02 17:20:47     41s] [NR-eGR] #Instance Blockages : 0
[11/02 17:20:47     41s] [NR-eGR] #PG Blockages       : 6509
[11/02 17:20:47     41s] [NR-eGR] #Bump Blockages     : 0
[11/02 17:20:47     41s] [NR-eGR] #Boundary Blockages : 0
[11/02 17:20:47     41s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[11/02 17:20:47     41s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/02 17:20:47     41s] (I)       readDataFromPlaceDB
[11/02 17:20:47     41s] (I)       Read net information..
[11/02 17:20:47     41s] [NR-eGR] Read numTotalNets=2515  numIgnoredNets=0
[11/02 17:20:47     41s] (I)       Read testcase time = 0.001 seconds
[11/02 17:20:47     41s] 
[11/02 17:20:47     41s] (I)       early_global_route_priority property id does not exist.
[11/02 17:20:47     41s] (I)       Start initializing grid graph
[11/02 17:20:47     41s] (I)       End initializing grid graph
[11/02 17:20:47     41s] (I)       Model blockages into capacity
[11/02 17:20:47     41s] (I)       Read Num Blocks=6509  Num Prerouted Wires=0  Num CS=0
[11/02 17:20:47     41s] (I)       Started Modeling ( Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Started Modeling Layer 1 ( Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Started Modeling Layer 2 ( Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Layer 1 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:47     41s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Started Modeling Layer 3 ( Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Layer 2 (H) : #blockages 840 : #preroutes 0
[11/02 17:20:47     41s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Started Modeling Layer 4 ( Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Layer 3 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:47     41s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Started Modeling Layer 5 ( Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Layer 4 (H) : #blockages 840 : #preroutes 0
[11/02 17:20:47     41s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Started Modeling Layer 6 ( Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Layer 5 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:47     41s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Started Modeling Layer 7 ( Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Layer 6 (H) : #blockages 840 : #preroutes 0
[11/02 17:20:47     41s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Started Modeling Layer 8 ( Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Layer 7 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:47     41s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Started Modeling Layer 9 ( Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Layer 8 (H) : #blockages 525 : #preroutes 0
[11/02 17:20:47     41s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Started Modeling Layer 10 ( Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Layer 9 (V) : #blockages 104 : #preroutes 0
[11/02 17:20:47     41s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Started Modeling Layer 11 ( Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[11/02 17:20:47     41s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Number of ignored nets = 0
[11/02 17:20:47     41s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/02 17:20:47     41s] (I)       Number of clock nets = 1.  Ignored: No
[11/02 17:20:47     41s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/02 17:20:47     41s] (I)       Number of special nets = 0.  Ignored: Yes
[11/02 17:20:47     41s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/02 17:20:47     41s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/02 17:20:47     41s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/02 17:20:47     41s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/02 17:20:47     41s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/02 17:20:47     41s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/02 17:20:47     41s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1151.2 MB
[11/02 17:20:47     41s] (I)       Ndr track 0 does not exist
[11/02 17:20:47     41s] (I)       Layer1  viaCost=200.00
[11/02 17:20:47     41s] (I)       Layer2  viaCost=200.00
[11/02 17:20:47     41s] (I)       Layer3  viaCost=200.00
[11/02 17:20:47     41s] (I)       Layer4  viaCost=200.00
[11/02 17:20:47     41s] (I)       Layer5  viaCost=200.00
[11/02 17:20:47     41s] (I)       Layer6  viaCost=200.00
[11/02 17:20:47     41s] (I)       Layer7  viaCost=200.00
[11/02 17:20:47     41s] (I)       Layer8  viaCost=200.00
[11/02 17:20:47     41s] (I)       Layer9  viaCost=200.00
[11/02 17:20:47     41s] (I)       Layer10  viaCost=200.00
[11/02 17:20:47     41s] (I)       ---------------------Grid Graph Info--------------------
[11/02 17:20:47     41s] (I)       Routing area        : (0, 0) - (231200, 229140)
[11/02 17:20:47     41s] (I)       Core area           : (14400, 13680) - (216800, 215460)
[11/02 17:20:47     41s] (I)       Site width          :   400  (dbu)
[11/02 17:20:47     41s] (I)       Row height          :  3420  (dbu)
[11/02 17:20:47     41s] (I)       GCell width         :  3420  (dbu)
[11/02 17:20:47     41s] (I)       GCell height        :  3420  (dbu)
[11/02 17:20:47     41s] (I)       Grid                :    68    67    11
[11/02 17:20:47     41s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/02 17:20:47     41s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/02 17:20:47     41s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/02 17:20:47     41s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/02 17:20:47     41s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/02 17:20:47     41s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/02 17:20:47     41s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/02 17:20:47     41s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190   600   570
[11/02 17:20:47     41s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/02 17:20:47     41s] (I)       Total num of tracks :     0   578   603   578   603   578   603   578   603   231   241
[11/02 17:20:47     41s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/02 17:20:47     41s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/02 17:20:47     41s] (I)       --------------------------------------------------------
[11/02 17:20:47     41s] 
[11/02 17:20:47     41s] [NR-eGR] ============ Routing rule table ============
[11/02 17:20:47     41s] [NR-eGR] Rule id: 0  Nets: 2515 
[11/02 17:20:47     41s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/02 17:20:47     41s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[11/02 17:20:47     41s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:47     41s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:47     41s] [NR-eGR] ========================================
[11/02 17:20:47     41s] [NR-eGR] 
[11/02 17:20:47     41s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/02 17:20:47     41s] (I)       blocked tracks on layer2 : = 6840 / 38726 (17.66%)
[11/02 17:20:47     41s] (I)       blocked tracks on layer3 : = 1560 / 41004 (3.80%)
[11/02 17:20:47     41s] (I)       blocked tracks on layer4 : = 6840 / 38726 (17.66%)
[11/02 17:20:47     41s] (I)       blocked tracks on layer5 : = 1560 / 41004 (3.80%)
[11/02 17:20:47     41s] (I)       blocked tracks on layer6 : = 6840 / 38726 (17.66%)
[11/02 17:20:47     41s] (I)       blocked tracks on layer7 : = 1560 / 41004 (3.80%)
[11/02 17:20:47     41s] (I)       blocked tracks on layer8 : = 6900 / 38726 (17.82%)
[11/02 17:20:47     41s] (I)       blocked tracks on layer9 : = 14525 / 41004 (35.42%)
[11/02 17:20:47     41s] (I)       blocked tracks on layer10 : = 5400 / 15477 (34.89%)
[11/02 17:20:47     41s] (I)       blocked tracks on layer11 : = 0 / 16388 (0.00%)
[11/02 17:20:47     41s] (I)       After initializing earlyGlobalRoute syMemory usage = 1151.2 MB
[11/02 17:20:47     41s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Started Global Routing ( Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       ============= Initialization =============
[11/02 17:20:47     41s] (I)       totalPins=8656  totalGlobalPin=8452 (97.64%)
[11/02 17:20:47     41s] (I)       Started Build MST ( Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Generate topology with single threads
[11/02 17:20:47     41s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       total 2D Cap : 326141 = (167878 H, 158263 V)
[11/02 17:20:47     41s] [NR-eGR] Layer group 1: route 2515 net(s) in layer range [2, 11]
[11/02 17:20:47     41s] (I)       ============  Phase 1a Route ============
[11/02 17:20:47     41s] (I)       Started Phase 1a ( Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Usage: 19786 = (10185 H, 9601 V) = (6.07% H, 6.07% V) = (1.742e+04um H, 1.642e+04um V)
[11/02 17:20:47     41s] (I)       
[11/02 17:20:47     41s] (I)       ============  Phase 1b Route ============
[11/02 17:20:47     41s] (I)       Usage: 19786 = (10185 H, 9601 V) = (6.07% H, 6.07% V) = (1.742e+04um H, 1.642e+04um V)
[11/02 17:20:47     41s] (I)       
[11/02 17:20:47     41s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.383406e+04um
[11/02 17:20:47     41s] (I)       ============  Phase 1c Route ============
[11/02 17:20:47     41s] (I)       Usage: 19786 = (10185 H, 9601 V) = (6.07% H, 6.07% V) = (1.742e+04um H, 1.642e+04um V)
[11/02 17:20:47     41s] (I)       
[11/02 17:20:47     41s] (I)       ============  Phase 1d Route ============
[11/02 17:20:47     41s] (I)       Usage: 19786 = (10185 H, 9601 V) = (6.07% H, 6.07% V) = (1.742e+04um H, 1.642e+04um V)
[11/02 17:20:47     41s] (I)       
[11/02 17:20:47     41s] (I)       ============  Phase 1e Route ============
[11/02 17:20:47     41s] (I)       Started Phase 1e ( Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Usage: 19786 = (10185 H, 9601 V) = (6.07% H, 6.07% V) = (1.742e+04um H, 1.642e+04um V)
[11/02 17:20:47     41s] (I)       
[11/02 17:20:47     41s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.383406e+04um
[11/02 17:20:47     41s] [NR-eGR] 
[11/02 17:20:47     41s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       Run Multi-thread layer assignment with 1 threads
[11/02 17:20:47     41s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       ============  Phase 1l Route ============
[11/02 17:20:47     41s] (I)       
[11/02 17:20:47     41s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/02 17:20:47     41s] [NR-eGR]                        OverCon            
[11/02 17:20:47     41s] [NR-eGR]                         #Gcell     %Gcell
[11/02 17:20:47     41s] [NR-eGR]       Layer                (1)    OverCon 
[11/02 17:20:47     41s] [NR-eGR] ----------------------------------------------
[11/02 17:20:47     41s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:47     41s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:47     41s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:47     41s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:47     41s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:47     41s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:47     41s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:47     41s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:47     41s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:47     41s] [NR-eGR] Metal10 (10)         1( 0.02%)   ( 0.02%) 
[11/02 17:20:47     41s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:47     41s] [NR-eGR] ----------------------------------------------
[11/02 17:20:47     41s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[11/02 17:20:47     41s] [NR-eGR] 
[11/02 17:20:47     41s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] (I)       total 2D Cap : 328653 = (168702 H, 159951 V)
[11/02 17:20:47     41s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/02 17:20:47     41s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/02 17:20:47     41s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1151.22 MB )
[11/02 17:20:47     41s] OPERPROF: Starting HotSpotCal at level 1, MEM:1151.2M
[11/02 17:20:47     41s] [hotspot] +------------+---------------+---------------+
[11/02 17:20:47     41s] [hotspot] |            |   max hotspot | total hotspot |
[11/02 17:20:47     41s] [hotspot] +------------+---------------+---------------+
[11/02 17:20:47     41s] [hotspot] | normalized |          0.00 |          0.00 |
[11/02 17:20:47     41s] [hotspot] +------------+---------------+---------------+
[11/02 17:20:47     41s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/02 17:20:47     41s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/02 17:20:47     41s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1151.2M
[11/02 17:20:47     41s] Starting delay calculation for Setup views
[11/02 17:20:47     41s] #################################################################################
[11/02 17:20:47     41s] # Design Stage: PreRoute
[11/02 17:20:47     41s] # Design Name: mpadd32_shift
[11/02 17:20:47     41s] # Design Mode: 45nm
[11/02 17:20:47     41s] # Analysis Mode: MMMC Non-OCV 
[11/02 17:20:47     41s] # Parasitics Mode: No SPEF/RCDB
[11/02 17:20:47     41s] # Signoff Settings: SI Off 
[11/02 17:20:47     41s] #################################################################################
[11/02 17:20:47     41s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:20:47     41s] Calculate delays in BcWc mode...
[11/02 17:20:47     41s] Topological Sorting (REAL = 0:00:00.0, MEM = 1149.2M, InitMEM = 1149.2M)
[11/02 17:20:47     41s] Start delay calculation (fullDC) (1 T). (MEM=1149.22)
[11/02 17:20:47     41s] End AAE Lib Interpolated Model. (MEM=1165.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:20:48     41s] Total number of fetched objects 2515
[11/02 17:20:48     41s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:20:48     41s] End delay calculation. (MEM=1213.12 CPU=0:00:00.2 REAL=0:00:01.0)
[11/02 17:20:48     41s] End delay calculation (fullDC). (MEM=1213.12 CPU=0:00:00.5 REAL=0:00:01.0)
[11/02 17:20:48     41s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1213.1M) ***
[11/02 17:20:48     41s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:41.7 mem=1213.1M)
[11/02 17:20:48     41s] Reported timing to dir ./timingReports
[11/02 17:20:48     41s] **optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1062.0M, totSessionCpu=0:00:42 **
[11/02 17:20:48     41s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1167.1M
[11/02 17:20:48     41s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.050, MEM:1167.1M
[11/02 17:20:49     42s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.077  | 96.077  | 98.884  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.714%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1063.4M, totSessionCpu=0:00:42 **
[11/02 17:20:49     42s] Deleting Cell Server ...
[11/02 17:20:49     42s] Deleting Lib Analyzer.
[11/02 17:20:49     42s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/02 17:20:49     42s] Type 'man IMPOPT-3195' for more detail.
[11/02 17:20:49     42s] *** Finished optDesign ***
[11/02 17:20:49     42s] 
[11/02 17:20:49     42s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:20.3 real=0:00:21.2)
[11/02 17:20:49     42s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.9 real=0:00:01.9)
[11/02 17:20:49     42s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:03.2 real=0:00:03.2)
[11/02 17:20:49     42s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.2 real=0:00:02.2)
[11/02 17:20:49     42s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:03.9 real=0:00:03.9)
[11/02 17:20:49     42s] #optDebug: fT-R <0 2 3 1 0>
[11/02 17:20:49     42s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/02 17:20:49     42s] Info: pop threads available for lower-level modules during optimization.
[11/02 17:20:49     42s] clean pInstBBox. size 0
[11/02 17:20:49     42s] #optDebug: fT-D <X 1 0 0 0>
[11/02 17:20:49     42s] VSMManager cleared!
[11/02 17:20:49     42s] **place_opt_design ... cpu = 0:00:27, real = 0:00:29, mem = 1077.0M **
[11/02 17:20:49     42s] *** Finished GigaPlace ***
[11/02 17:20:49     42s] 
[11/02 17:20:49     42s] *** Summary of all messages that are not suppressed in this session:
[11/02 17:20:49     42s] Severity  ID               Count  Summary                                  
[11/02 17:20:49     42s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[11/02 17:20:49     42s] WARNING   IMPSP-365            2  Design has inst(s) with SITE '%s', but t...
[11/02 17:20:49     42s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[11/02 17:20:49     42s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[11/02 17:20:49     42s] *** Message Summary: 6 warning(s), 2 error(s)
[11/02 17:20:49     42s] 
[11/02 17:20:49     42s] <CMD> checkPlace
[11/02 17:20:49     42s] OPERPROF: Starting checkPlace at level 1, MEM:1077.0M
[11/02 17:20:49     42s] #spOpts: N=45 
[11/02 17:20:49     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1077.0M
[11/02 17:20:49     42s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1077.0M
[11/02 17:20:49     42s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[11/02 17:20:49     42s] Type 'man IMPSP-365' for more detail.
[11/02 17:20:49     42s] Core basic site is CoreSite
[11/02 17:20:49     42s] SiteArray: non-trimmed site array dimensions = 59 x 506
[11/02 17:20:49     42s] SiteArray: use 122,880 bytes
[11/02 17:20:49     42s] SiteArray: current memory after site array memory allocation 1077.1M
[11/02 17:20:49     42s] SiteArray: FP blocked sites are writable
[11/02 17:20:49     42s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/02 17:20:49     42s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1077.1M
[11/02 17:20:49     42s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:1077.1M
[11/02 17:20:49     42s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.050, MEM:1077.1M
[11/02 17:20:49     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.051, MEM:1077.1M
[11/02 17:20:49     42s] Begin checking placement ... (start mem=1077.0M, init mem=1077.1M)
[11/02 17:20:49     42s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1077.1M
[11/02 17:20:49     42s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1077.1M
[11/02 17:20:49     42s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1077.1M
[11/02 17:20:49     42s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1077.1M
[11/02 17:20:49     42s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1077.1M
[11/02 17:20:49     42s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.009, REAL:0.009, MEM:1077.1M
[11/02 17:20:49     42s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1077.1M
[11/02 17:20:49     42s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:1077.1M
[11/02 17:20:49     42s] TechSite Violation:	17
[11/02 17:20:49     42s] *info: Placed = 1964          
[11/02 17:20:49     42s] *info: Unplaced = 0           
[11/02 17:20:49     42s] Placement Density:68.71%(7016/10210)
[11/02 17:20:49     42s] Placement Density (including fixed std cells):68.71%(7016/10210)
[11/02 17:20:49     42s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1077.0M)
[11/02 17:20:49     42s] OPERPROF: Finished checkPlace at level 1, CPU:0.075, REAL:0.075, MEM:1077.0M
[11/02 17:20:49     42s] <CMD> setTieHiLoMode -cell {TIEHI TIELO} -maxFanout 20
[11/02 17:20:49     42s] <CMD> addTieHiLo -prefix TIE
[11/02 17:20:49     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:1077.0M
[11/02 17:20:49     42s] #spOpts: N=45 
[11/02 17:20:49     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1077.0M
[11/02 17:20:49     42s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1077.0M
[11/02 17:20:49     42s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[11/02 17:20:49     42s] Type 'man IMPSP-365' for more detail.
[11/02 17:20:49     42s] Core basic site is CoreSite
[11/02 17:20:49     42s] SiteArray: non-trimmed site array dimensions = 59 x 506
[11/02 17:20:49     42s] SiteArray: use 122,880 bytes
[11/02 17:20:49     42s] SiteArray: current memory after site array memory allocation 1077.1M
[11/02 17:20:49     42s] SiteArray: FP blocked sites are writable
[11/02 17:20:49     42s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/02 17:20:49     42s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1077.1M
[11/02 17:20:49     42s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:1077.1M
[11/02 17:20:49     42s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.050, MEM:1077.1M
[11/02 17:20:49     42s] OPERPROF:     Starting CMU at level 3, MEM:1077.1M
[11/02 17:20:49     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1077.1M
[11/02 17:20:49     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.052, REAL:0.052, MEM:1077.1M
[11/02 17:20:49     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1077.1MB).
[11/02 17:20:49     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.057, REAL:0.057, MEM:1077.1M
[11/02 17:20:49     42s] Options: No distance constraint, Max Fan-out = 20.
[11/02 17:20:49     42s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1077.1M
[11/02 17:20:49     42s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1077.1M
[11/02 17:20:49     42s] INFO: Total Number of Tie Cells (TIEHI) placed: 0  
[11/02 17:20:49     42s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1077.1M
[11/02 17:20:49     42s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1077.1M
[11/02 17:20:49     42s] INFO: Total Number of Tie Cells (TIELO) placed: 0  
[11/02 17:20:49     42s] <CMD> set_ccopt_property buffer_cells { CLKBUFX* }
[11/02 17:20:49     42s] <CMD> set_ccopt_property inverter_cells { CLKINVX* }
[11/02 17:20:49     42s] <CMD> set_ccopt_property target_max_trans 100ps
[11/02 17:20:49     42s] <CMD> set_ccopt_property target_skew 50ps
[11/02 17:20:49     42s] <CMD> create_ccopt_clock_tree_spec
[11/02 17:20:49     42s] Creating clock tree spec for modes (timing configs): sys_con
[11/02 17:20:49     42s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/02 17:20:49     42s] Creating Cell Server ...(0, 0, 0, 0)
[11/02 17:20:49     42s] Summary for sequential cells identification: 
[11/02 17:20:49     42s]   Identified SBFF number: 104
[11/02 17:20:49     42s]   Identified MBFF number: 0
[11/02 17:20:49     42s]   Identified SB Latch number: 0
[11/02 17:20:49     42s]   Identified MB Latch number: 0
[11/02 17:20:49     42s]   Not identified SBFF number: 16
[11/02 17:20:49     42s]   Not identified MBFF number: 0
[11/02 17:20:49     42s]   Not identified SB Latch number: 0
[11/02 17:20:49     42s]   Not identified MB Latch number: 0
[11/02 17:20:49     42s]   Number of sequential cells which are not FFs: 32
[11/02 17:20:49     42s]  Visiting view : av_wc
[11/02 17:20:49     42s]    : PowerDomain = none : Weighted F : unweighted  = 22.00 (1.000) with rcCorner = 0
[11/02 17:20:49     42s]    : PowerDomain = none : Weighted F : unweighted  = 8.60 (1.000) with rcCorner = -1
[11/02 17:20:49     42s]  Visiting view : av_bc
[11/02 17:20:49     42s]    : PowerDomain = none : Weighted F : unweighted  = 9.60 (1.000) with rcCorner = 0
[11/02 17:20:49     42s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[11/02 17:20:49     42s]  Setting StdDelay to 22.00
[11/02 17:20:49     42s] Creating Cell Server, finished. 
[11/02 17:20:49     42s] 
[11/02 17:20:49     42s] Reset timing graph...
[11/02 17:20:49     42s] Ignoring AAE DB Resetting ...
[11/02 17:20:49     42s] Reset timing graph done.
[11/02 17:20:49     42s] Ignoring AAE DB Resetting ...
[11/02 17:20:49     42s] Analyzing clock structure...
[11/02 17:20:49     42s] Analyzing clock structure done.
[11/02 17:20:49     42s] Reset timing graph...
[11/02 17:20:49     42s] Ignoring AAE DB Resetting ...
[11/02 17:20:49     42s] Reset timing graph done.
[11/02 17:20:49     42s] Extracting original clock gating for clk_input...
[11/02 17:20:49     42s]   clock_tree clk_input contains 774 sinks and 0 clock gates.
[11/02 17:20:49     42s]   Extraction for clk_input complete.
[11/02 17:20:49     42s] Extracting original clock gating for clk_input done.
[11/02 17:20:49     42s] The skew group clk_input/sys_con was created. It contains 774 sinks and 1 sources.
[11/02 17:20:49     42s] Checking clock tree convergence...
[11/02 17:20:49     42s] Checking clock tree convergence done.
[11/02 17:20:49     42s] <CMD> ccopt_design
[11/02 17:20:49     42s] #% Begin ccopt_design (date=11/02 17:20:49, mem=934.8M)
[11/02 17:20:49     42s] Runtime...
[11/02 17:20:49     42s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/02 17:20:49     42s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[11/02 17:20:49     42s] Set place::cacheFPlanSiteMark to 1
[11/02 17:20:49     42s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[11/02 17:20:49     42s] Using CCOpt effort standard.
[11/02 17:20:49     42s] CCOpt::Phase::Initialization...
[11/02 17:20:49     42s] Check Prerequisites...
[11/02 17:20:49     42s] Leaving CCOpt scope - CheckPlace...
[11/02 17:20:49     42s] OPERPROF: Starting checkPlace at level 1, MEM:1050.8M
[11/02 17:20:49     42s] #spOpts: N=45 
[11/02 17:20:49     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1050.8M
[11/02 17:20:49     42s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1050.8M
[11/02 17:20:49     42s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[11/02 17:20:49     42s] Type 'man IMPSP-365' for more detail.
[11/02 17:20:49     42s] Core basic site is CoreSite
[11/02 17:20:49     42s] SiteArray: non-trimmed site array dimensions = 59 x 506
[11/02 17:20:49     42s] SiteArray: use 122,880 bytes
[11/02 17:20:49     42s] SiteArray: current memory after site array memory allocation 1050.9M
[11/02 17:20:49     42s] SiteArray: FP blocked sites are writable
[11/02 17:20:49     42s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.001, REAL:0.001, MEM:1050.9M
[11/02 17:20:49     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:1050.9M
[11/02 17:20:49     42s] Begin checking placement ... (start mem=1050.8M, init mem=1050.9M)
[11/02 17:20:49     42s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1050.9M
[11/02 17:20:49     42s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1050.9M
[11/02 17:20:49     42s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1050.9M
[11/02 17:20:49     42s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1050.9M
[11/02 17:20:49     42s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1050.9M
[11/02 17:20:49     42s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.004, REAL:0.004, MEM:1050.9M
[11/02 17:20:49     42s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1050.9M
[11/02 17:20:49     42s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:1050.9M
[11/02 17:20:49     42s] TechSite Violation:	17
[11/02 17:20:49     42s] *info: Placed = 1964          
[11/02 17:20:49     42s] *info: Unplaced = 0           
[11/02 17:20:49     42s] Placement Density:68.71%(7016/10210)
[11/02 17:20:49     42s] Placement Density (including fixed std cells):68.71%(7016/10210)
[11/02 17:20:49     42s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1050.8M)
[11/02 17:20:49     42s] OPERPROF: Finished checkPlace at level 1, CPU:0.017, REAL:0.017, MEM:1050.8M
[11/02 17:20:49     42s] **WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
[11/02 17:20:49     42s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:49     42s] Validating CTS configuration...
[11/02 17:20:49     42s] Checking module port directions...
[11/02 17:20:49     42s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:49     42s] Non-default CCOpt properties:
[11/02 17:20:49     42s] buffer_cells is set for at least one key
[11/02 17:20:49     42s] inverter_cells is set for at least one key
[11/02 17:20:49     42s] route_type is set for at least one key
[11/02 17:20:49     42s] source_driver is set for at least one key
[11/02 17:20:49     42s] target_max_trans is set for at least one key
[11/02 17:20:49     42s] target_skew is set for at least one key
[11/02 17:20:49     42s] Using cell based legalization.
[11/02 17:20:49     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:1050.8M
[11/02 17:20:49     42s] #spOpts: N=45 
[11/02 17:20:49     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1050.8M
[11/02 17:20:49     42s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1050.8M
[11/02 17:20:49     42s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[11/02 17:20:49     42s] Type 'man IMPSP-365' for more detail.
[11/02 17:20:49     42s] Core basic site is CoreSite
[11/02 17:20:49     42s] SiteArray: non-trimmed site array dimensions = 59 x 506
[11/02 17:20:49     42s] SiteArray: use 122,880 bytes
[11/02 17:20:49     42s] SiteArray: current memory after site array memory allocation 1050.9M
[11/02 17:20:49     42s] SiteArray: FP blocked sites are writable
[11/02 17:20:49     42s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/02 17:20:49     42s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1050.9M
[11/02 17:20:49     42s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:1050.9M
[11/02 17:20:49     42s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.050, MEM:1050.9M
[11/02 17:20:49     42s] OPERPROF:     Starting CMU at level 3, MEM:1050.9M
[11/02 17:20:49     42s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
[11/02 17:20:49     42s] Type 'man IMPSP-270' for more detail.
[11/02 17:20:49     42s] OPERPROF:     Finished CMU at level 3, CPU:0.011, REAL:0.011, MEM:1054.0M
[11/02 17:20:49     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.062, REAL:0.062, MEM:1054.0M
[11/02 17:20:49     42s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1054.0MB).
[11/02 17:20:49     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.067, REAL:0.067, MEM:1054.0M
[11/02 17:20:49     42s] (I)       Load db... (mem=1054.0M)
[11/02 17:20:49     42s] (I)       Read data from FE... (mem=1054.0M)
[11/02 17:20:49     42s] (I)       Read nodes and places... (mem=1054.0M)
[11/02 17:20:49     42s] (I)       Number of ignored instance 0
[11/02 17:20:49     42s] (I)       Number of inbound cells 0
[11/02 17:20:49     42s] (I)       numMoveCells=1964, numMacros=0  numPads=774  numMultiRowHeightInsts=0
[11/02 17:20:49     42s] (I)       Done Read nodes and places (cpu=0.003s, mem=1054.0M)
[11/02 17:20:49     42s] (I)       Read rows... (mem=1054.0M)
[11/02 17:20:49     42s] (I)       Done Read rows (cpu=0.000s, mem=1054.0M)
[11/02 17:20:49     42s] (I)       Done Read data from FE (cpu=0.003s, mem=1054.0M)
[11/02 17:20:49     42s] (I)       Done Load db (cpu=0.003s, mem=1054.0M)
[11/02 17:20:49     42s] (I)       Constructing placeable region... (mem=1054.0M)
[11/02 17:20:49     42s] (I)       Constructing bin map
[11/02 17:20:49     42s] (I)       Initialize bin information with width=34200 height=34200
[11/02 17:20:49     42s] (I)       Done constructing bin map
[11/02 17:20:49     42s] (I)       Removing 0 blocked bin with high fixed inst density
[11/02 17:20:49     42s] (I)       Compute region effective width... (mem=1054.0M)
[11/02 17:20:49     42s] (I)       Done Compute region effective width (cpu=0.000s, mem=1054.0M)
[11/02 17:20:49     42s] (I)       Done Constructing placeable region (cpu=0.001s, mem=1054.0M)
[11/02 17:20:49     42s] Route type trimming info:
[11/02 17:20:49     42s]   No route type modifications were made.
[11/02 17:20:49     42s] Accumulated time to calculate placeable region: 5e-06
[11/02 17:20:49     42s] (I)       Initializing Steiner engine. 
[11/02 17:20:49     42s] Rebuilding timing graph...
[11/02 17:20:49     42s] Rebuilding timing graph done.
[11/02 17:20:50     42s] End AAE Lib Interpolated Model. (MEM=1061.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:20:50     42s] Library trimming buffers in power domain auto-default and half-corner typ_rc_wc:setup.late removed 0 of 8 cells
[11/02 17:20:50     42s] Original list had 8 cells:
[11/02 17:20:50     42s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[11/02 17:20:50     42s] Library trimming was not able to trim any cells:
[11/02 17:20:50     42s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[11/02 17:20:50     42s] Accumulated time to calculate placeable region: 8e-06
[11/02 17:20:50     42s] Library trimming inverters in power domain auto-default and half-corner typ_rc_wc:setup.late removed 1 of 9 cells
[11/02 17:20:50     42s] Original list had 9 cells:
[11/02 17:20:50     42s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 
[11/02 17:20:50     42s] New trimmed list has 8 cells:
[11/02 17:20:50     42s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1 
[11/02 17:20:50     42s] Accumulated time to calculate placeable region: 1e-05
[11/02 17:20:50     42s] Accumulated time to calculate placeable region: 1.1e-05
[11/02 17:20:51     43s] Clock tree balancer configuration for clock_tree clk_input:
[11/02 17:20:51     43s] Non-default CCOpt properties:
[11/02 17:20:51     43s]   route_type (leaf): default_route_type_leaf (default: default)
[11/02 17:20:51     43s]   route_type (trunk): default_route_type_nonleaf (default: default)
[11/02 17:20:51     43s]   route_type (top): default_route_type_nonleaf (default: default)
[11/02 17:20:51     43s]   source_driver: INVX1/A INVX1/Y (default: )
[11/02 17:20:51     43s] For power domain auto-default:
[11/02 17:20:51     43s]   Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[11/02 17:20:51     43s]   Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1}
[11/02 17:20:51     43s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[11/02 17:20:51     43s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[11/02 17:20:51     43s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 10210.068um^2
[11/02 17:20:51     43s] Top Routing info:
[11/02 17:20:51     43s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/02 17:20:51     43s]   Unshielded; Mask Constraint: 0; Source: route_type.
[11/02 17:20:51     43s] Trunk Routing info:
[11/02 17:20:51     43s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/02 17:20:51     43s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/02 17:20:51     43s] Leaf Routing info:
[11/02 17:20:51     43s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/02 17:20:51     43s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/02 17:20:51     43s] For timing_corner typ_rc_wc:setup, late and power domain auto-default:
[11/02 17:20:51     43s]   Slew time target (leaf):    0.100ns
[11/02 17:20:51     43s]   Slew time target (trunk):   0.100ns
[11/02 17:20:51     43s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[11/02 17:20:51     43s]   Buffer unit delay: 0.070ns
[11/02 17:20:51     43s]   Buffer max distance: 741.754um
[11/02 17:20:51     43s] Fastest wire driving cells and distances:
[11/02 17:20:51     43s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=741.754um, saturatedSlew=0.084ns, speed=6622.803um per ns, cellArea=11.066um^2 per 1000um}
[11/02 17:20:51     43s]   Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=607.273um, saturatedSlew=0.083ns, speed=8228.631um per ns, cellArea=10.700um^2 per 1000um}
[11/02 17:20:51     43s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=769.286um, saturatedSlew=0.084ns, speed=3362.264um per ns, cellArea=19.561um^2 per 1000um}
[11/02 17:20:51     43s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=770.000um, saturatedSlew=0.084ns, speed=3365.385um per ns, cellArea=17.766um^2 per 1000um}
[11/02 17:20:51     43s] 
[11/02 17:20:51     43s] 
[11/02 17:20:51     43s] Logic Sizing Table:
[11/02 17:20:51     43s] 
[11/02 17:20:51     43s] ----------------------------------------------------------
[11/02 17:20:51     43s] Cell    Instance count    Source    Eligible library cells
[11/02 17:20:51     43s] ----------------------------------------------------------
[11/02 17:20:51     43s]   (empty table)
[11/02 17:20:51     43s] ----------------------------------------------------------
[11/02 17:20:51     43s] 
[11/02 17:20:51     43s] 
[11/02 17:20:51     43s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:20:51     43s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:20:51     43s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:20:51     43s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:20:51     43s] Clock tree balancer configuration for skew_group clk_input/sys_con:
[11/02 17:20:51     43s]   Sources:                     pin CLK
[11/02 17:20:51     43s]   Total number of sinks:       774
[11/02 17:20:51     43s]   Delay constrained sinks:     774
[11/02 17:20:51     43s]   Non-leaf sinks:              0
[11/02 17:20:51     43s]   Ignore pins:                 0
[11/02 17:20:51     43s]  Timing corner typ_rc_wc:setup.late:
[11/02 17:20:51     43s]   Skew target:                 0.070ns
[11/02 17:20:51     43s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/02 17:20:51     43s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/02 17:20:51     43s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/02 17:20:51     43s] Primary reporting skew groups are:
[11/02 17:20:51     43s] skew_group clk_input/sys_con with 774 clock sinks
[11/02 17:20:51     43s] 
[11/02 17:20:51     43s] Via Selection for Estimated Routes (rule default):
[11/02 17:20:51     43s] 
[11/02 17:20:51     43s] ------------------------------------------------------------------------
[11/02 17:20:51     43s] Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[11/02 17:20:51     43s] Range                            (Ohm)    (fF)     (fs)     Only
[11/02 17:20:51     43s] ------------------------------------------------------------------------
[11/02 17:20:51     43s] Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
[11/02 17:20:51     43s] Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
[11/02 17:20:51     43s] Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
[11/02 17:20:51     43s] Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
[11/02 17:20:51     43s] Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
[11/02 17:20:51     43s] Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
[11/02 17:20:51     43s] Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
[11/02 17:20:51     43s] Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
[11/02 17:20:51     43s] Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
[11/02 17:20:51     43s] Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
[11/02 17:20:51     43s] ------------------------------------------------------------------------
[11/02 17:20:51     43s] 
[11/02 17:20:51     43s] No ideal or dont_touch nets found in the clock tree
[11/02 17:20:51     43s] No dont_touch hnets found in the clock tree
[11/02 17:20:51     43s] 
[11/02 17:20:51     43s] Filtering reasons for cell type: inverter
[11/02 17:20:51     43s] =========================================
[11/02 17:20:51     43s] 
[11/02 17:20:51     43s] ----------------------------------------------------------------
[11/02 17:20:51     43s] Clock trees    Power domain    Reason              Library cells
[11/02 17:20:51     43s] ----------------------------------------------------------------
[11/02 17:20:51     43s] all            auto-default    Library trimming    { CLKINVX3 }
[11/02 17:20:51     43s] ----------------------------------------------------------------
[11/02 17:20:51     43s] 
[11/02 17:20:51     43s] 
[11/02 17:20:51     43s] Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.3)
[11/02 17:20:51     43s] CCOpt configuration status: all checks passed.
[11/02 17:20:51     43s] External - Set all clocks to propagated mode...
[11/02 17:20:51     43s] Innovus will update I/O latencies
[11/02 17:20:51     43s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:51     43s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[11/02 17:20:51     43s] 
[11/02 17:20:51     43s] 
[11/02 17:20:51     43s] 
[11/02 17:20:51     43s] Check Prerequisites done. (took cpu=0:00:01.3 real=0:00:01.3)
[11/02 17:20:51     43s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.3 real=0:00:01.3)
[11/02 17:20:51     43s] Executing ccopt post-processing.
[11/02 17:20:51     43s] Synthesizing clock trees with CCOpt...
[11/02 17:20:51     43s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/02 17:20:51     43s] CCOpt::Phase::PreparingToBalance...
[11/02 17:20:51     43s] 
[11/02 17:20:51     43s] Positive (advancing) pin insertion delays
[11/02 17:20:51     43s] =========================================
[11/02 17:20:51     43s] 
[11/02 17:20:51     43s] Found 0 pin insertion delay advances (0 of 774 clock tree sinks)
[11/02 17:20:51     43s] 
[11/02 17:20:51     43s] Negative (delaying) pin insertion delays
[11/02 17:20:51     43s] ========================================
[11/02 17:20:51     43s] 
[11/02 17:20:51     43s] Found 0 pin insertion delay delays (0 of 774 clock tree sinks)
[11/02 17:20:51     43s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[11/02 17:20:51     43s] ### Creating LA Mngr. totSessionCpu=0:00:43.9 mem=1099.1M
[11/02 17:20:51     43s] ### Creating LA Mngr, finished. totSessionCpu=0:00:43.9 mem=1099.1M
[11/02 17:20:51     43s] (I)       Started Loading and Dumping File ( Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Reading DB...
[11/02 17:20:51     43s] (I)       Read data from FE... (mem=1099.1M)
[11/02 17:20:51     43s] (I)       Read nodes and places... (mem=1099.1M)
[11/02 17:20:51     43s] (I)       Done Read nodes and places (cpu=0.001s, mem=1099.1M)
[11/02 17:20:51     43s] (I)       Read nets... (mem=1099.1M)
[11/02 17:20:51     43s] (I)       Done Read nets (cpu=0.004s, mem=1099.1M)
[11/02 17:20:51     43s] (I)       Done Read data from FE (cpu=0.006s, mem=1099.1M)
[11/02 17:20:51     43s] (I)       before initializing RouteDB syMemory usage = 1099.1 MB
[11/02 17:20:51     43s] (I)       Honor MSV route constraint: false
[11/02 17:20:51     43s] (I)       Maximum routing layer  : 127
[11/02 17:20:51     43s] (I)       Minimum routing layer  : 2
[11/02 17:20:51     43s] (I)       Supply scale factor H  : 1.00
[11/02 17:20:51     43s] (I)       Supply scale factor V  : 1.00
[11/02 17:20:51     43s] (I)       Number of tracks used by clock wire: 0
[11/02 17:20:51     43s] (I)       Reverse direction      : 
[11/02 17:20:51     43s] (I)       Honor partition pin guides: true
[11/02 17:20:51     43s] (I)       Only route the nets which are selected in the DB: false
[11/02 17:20:51     43s] (I)       Route secondary PG pins: false
[11/02 17:20:51     43s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[11/02 17:20:51     43s] (I)                              : true
[11/02 17:20:51     43s] (I)                              : true
[11/02 17:20:51     43s] (I)                              : true
[11/02 17:20:51     43s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[11/02 17:20:51     43s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[11/02 17:20:51     43s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[11/02 17:20:51     43s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[11/02 17:20:51     43s] (I)       Counted 3658 PG shapes. We will not process PG shapes layer by layer.
[11/02 17:20:51     43s] (I)       build grid graph
[11/02 17:20:51     43s] (I)       build grid graph start
[11/02 17:20:51     43s] [NR-eGR] Track table information for default rule: 
[11/02 17:20:51     43s] [NR-eGR] Metal1 has no routable track
[11/02 17:20:51     43s] [NR-eGR] Metal2 has single uniform track structure
[11/02 17:20:51     43s] [NR-eGR] Metal3 has single uniform track structure
[11/02 17:20:51     43s] [NR-eGR] Metal4 has single uniform track structure
[11/02 17:20:51     43s] [NR-eGR] Metal5 has single uniform track structure
[11/02 17:20:51     43s] [NR-eGR] Metal6 has single uniform track structure
[11/02 17:20:51     43s] [NR-eGR] Metal7 has single uniform track structure
[11/02 17:20:51     43s] [NR-eGR] Metal8 has single uniform track structure
[11/02 17:20:51     43s] [NR-eGR] Metal9 has single uniform track structure
[11/02 17:20:51     43s] [NR-eGR] Metal10 has single uniform track structure
[11/02 17:20:51     43s] [NR-eGR] Metal11 has single uniform track structure
[11/02 17:20:51     43s] (I)       build grid graph end
[11/02 17:20:51     43s] (I)       ===========================================================================
[11/02 17:20:51     43s] (I)       == Report All Rule Vias ==
[11/02 17:20:51     43s] (I)       ===========================================================================
[11/02 17:20:51     43s] (I)        Via Rule : (Default)
[11/02 17:20:51     43s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:51     43s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:51     43s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[11/02 17:20:51     43s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[11/02 17:20:51     43s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[11/02 17:20:51     43s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[11/02 17:20:51     43s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[11/02 17:20:51     43s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[11/02 17:20:51     43s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[11/02 17:20:51     43s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[11/02 17:20:51     43s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[11/02 17:20:51     43s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[11/02 17:20:51     43s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:51     43s] (I)       ===========================================================================
[11/02 17:20:51     43s] (I)        Via Rule : LEFSpecialRouteSpec
[11/02 17:20:51     43s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:51     43s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:51     43s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:20:51     43s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:20:51     43s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:20:51     43s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:20:51     43s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:20:51     43s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:20:51     43s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:20:51     43s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:20:51     43s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:20:51     43s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:20:51     43s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:51     43s] (I)       ===========================================================================
[11/02 17:20:51     43s] (I)        Via Rule : VLMDefaultSetup
[11/02 17:20:51     43s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:51     43s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:51     43s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:20:51     43s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:20:51     43s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:20:51     43s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:20:51     43s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:20:51     43s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:20:51     43s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:20:51     43s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:20:51     43s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:20:51     43s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:20:51     43s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:51     43s] (I)       ===========================================================================
[11/02 17:20:51     43s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Num PG vias on layer 1 : 0
[11/02 17:20:51     43s] (I)       Num PG vias on layer 2 : 0
[11/02 17:20:51     43s] (I)       Num PG vias on layer 3 : 0
[11/02 17:20:51     43s] (I)       Num PG vias on layer 4 : 0
[11/02 17:20:51     43s] (I)       Num PG vias on layer 5 : 0
[11/02 17:20:51     43s] (I)       Num PG vias on layer 6 : 0
[11/02 17:20:51     43s] (I)       Num PG vias on layer 7 : 0
[11/02 17:20:51     43s] (I)       Num PG vias on layer 8 : 0
[11/02 17:20:51     43s] (I)       Num PG vias on layer 9 : 0
[11/02 17:20:51     43s] (I)       Num PG vias on layer 10 : 0
[11/02 17:20:51     43s] (I)       Num PG vias on layer 11 : 0
[11/02 17:20:51     43s] [NR-eGR] Read 6509 PG shapes
[11/02 17:20:51     43s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] [NR-eGR] #Routing Blockages  : 0
[11/02 17:20:51     43s] [NR-eGR] #Instance Blockages : 0
[11/02 17:20:51     43s] [NR-eGR] #PG Blockages       : 6509
[11/02 17:20:51     43s] [NR-eGR] #Bump Blockages     : 0
[11/02 17:20:51     43s] [NR-eGR] #Boundary Blockages : 0
[11/02 17:20:51     43s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[11/02 17:20:51     43s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/02 17:20:51     43s] (I)       readDataFromPlaceDB
[11/02 17:20:51     43s] (I)       Read net information..
[11/02 17:20:51     43s] [NR-eGR] Read numTotalNets=2515  numIgnoredNets=0
[11/02 17:20:51     43s] (I)       Read testcase time = 0.001 seconds
[11/02 17:20:51     43s] 
[11/02 17:20:51     43s] (I)       early_global_route_priority property id does not exist.
[11/02 17:20:51     43s] (I)       Start initializing grid graph
[11/02 17:20:51     43s] (I)       End initializing grid graph
[11/02 17:20:51     43s] (I)       Model blockages into capacity
[11/02 17:20:51     43s] (I)       Read Num Blocks=6509  Num Prerouted Wires=0  Num CS=0
[11/02 17:20:51     43s] (I)       Started Modeling ( Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Started Modeling Layer 1 ( Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Started Modeling Layer 2 ( Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Layer 1 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:51     43s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Started Modeling Layer 3 ( Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Layer 2 (H) : #blockages 840 : #preroutes 0
[11/02 17:20:51     43s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Started Modeling Layer 4 ( Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Layer 3 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:51     43s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Started Modeling Layer 5 ( Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Layer 4 (H) : #blockages 840 : #preroutes 0
[11/02 17:20:51     43s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Started Modeling Layer 6 ( Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Layer 5 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:51     43s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Started Modeling Layer 7 ( Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Layer 6 (H) : #blockages 840 : #preroutes 0
[11/02 17:20:51     43s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Started Modeling Layer 8 ( Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Layer 7 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:51     43s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Started Modeling Layer 9 ( Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Layer 8 (H) : #blockages 525 : #preroutes 0
[11/02 17:20:51     43s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Started Modeling Layer 10 ( Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Layer 9 (V) : #blockages 104 : #preroutes 0
[11/02 17:20:51     43s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Started Modeling Layer 11 ( Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[11/02 17:20:51     43s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Number of ignored nets = 0
[11/02 17:20:51     43s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/02 17:20:51     43s] (I)       Number of clock nets = 1.  Ignored: No
[11/02 17:20:51     43s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/02 17:20:51     43s] (I)       Number of special nets = 0.  Ignored: Yes
[11/02 17:20:51     43s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/02 17:20:51     43s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/02 17:20:51     43s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/02 17:20:51     43s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/02 17:20:51     43s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/02 17:20:51     43s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/02 17:20:51     43s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1099.1 MB
[11/02 17:20:51     43s] (I)       Ndr track 0 does not exist
[11/02 17:20:51     43s] (I)       Layer1  viaCost=200.00
[11/02 17:20:51     43s] (I)       Layer2  viaCost=200.00
[11/02 17:20:51     43s] (I)       Layer3  viaCost=200.00
[11/02 17:20:51     43s] (I)       Layer4  viaCost=200.00
[11/02 17:20:51     43s] (I)       Layer5  viaCost=200.00
[11/02 17:20:51     43s] (I)       Layer6  viaCost=200.00
[11/02 17:20:51     43s] (I)       Layer7  viaCost=200.00
[11/02 17:20:51     43s] (I)       Layer8  viaCost=200.00
[11/02 17:20:51     43s] (I)       Layer9  viaCost=200.00
[11/02 17:20:51     43s] (I)       Layer10  viaCost=200.00
[11/02 17:20:51     43s] (I)       ---------------------Grid Graph Info--------------------
[11/02 17:20:51     43s] (I)       Routing area        : (0, 0) - (231200, 229140)
[11/02 17:20:51     43s] (I)       Core area           : (14400, 13680) - (216800, 215460)
[11/02 17:20:51     43s] (I)       Site width          :   400  (dbu)
[11/02 17:20:51     43s] (I)       Row height          :  3420  (dbu)
[11/02 17:20:51     43s] (I)       GCell width         :  3420  (dbu)
[11/02 17:20:51     43s] (I)       GCell height        :  3420  (dbu)
[11/02 17:20:51     43s] (I)       Grid                :    68    67    11
[11/02 17:20:51     43s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/02 17:20:51     43s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/02 17:20:51     43s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/02 17:20:51     43s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/02 17:20:51     43s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/02 17:20:51     43s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/02 17:20:51     43s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/02 17:20:51     43s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190   600   570
[11/02 17:20:51     43s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/02 17:20:51     43s] (I)       Total num of tracks :     0   578   603   578   603   578   603   578   603   231   241
[11/02 17:20:51     43s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/02 17:20:51     43s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/02 17:20:51     43s] (I)       --------------------------------------------------------
[11/02 17:20:51     43s] 
[11/02 17:20:51     43s] [NR-eGR] ============ Routing rule table ============
[11/02 17:20:51     43s] [NR-eGR] Rule id: 0  Nets: 2515 
[11/02 17:20:51     43s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/02 17:20:51     43s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[11/02 17:20:51     43s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:51     43s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:51     43s] [NR-eGR] ========================================
[11/02 17:20:51     43s] [NR-eGR] 
[11/02 17:20:51     43s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/02 17:20:51     43s] (I)       blocked tracks on layer2 : = 6840 / 38726 (17.66%)
[11/02 17:20:51     43s] (I)       blocked tracks on layer3 : = 1560 / 41004 (3.80%)
[11/02 17:20:51     43s] (I)       blocked tracks on layer4 : = 6840 / 38726 (17.66%)
[11/02 17:20:51     43s] (I)       blocked tracks on layer5 : = 1560 / 41004 (3.80%)
[11/02 17:20:51     43s] (I)       blocked tracks on layer6 : = 6840 / 38726 (17.66%)
[11/02 17:20:51     43s] (I)       blocked tracks on layer7 : = 1560 / 41004 (3.80%)
[11/02 17:20:51     43s] (I)       blocked tracks on layer8 : = 6900 / 38726 (17.82%)
[11/02 17:20:51     43s] (I)       blocked tracks on layer9 : = 14525 / 41004 (35.42%)
[11/02 17:20:51     43s] (I)       blocked tracks on layer10 : = 5400 / 15477 (34.89%)
[11/02 17:20:51     43s] (I)       blocked tracks on layer11 : = 0 / 16388 (0.00%)
[11/02 17:20:51     43s] (I)       After initializing earlyGlobalRoute syMemory usage = 1099.1 MB
[11/02 17:20:51     43s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Started Global Routing ( Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       ============= Initialization =============
[11/02 17:20:51     43s] (I)       totalPins=8656  totalGlobalPin=8452 (97.64%)
[11/02 17:20:51     43s] (I)       Started Build MST ( Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Generate topology with single threads
[11/02 17:20:51     43s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       total 2D Cap : 326141 = (167878 H, 158263 V)
[11/02 17:20:51     43s] [NR-eGR] Layer group 1: route 2515 net(s) in layer range [2, 11]
[11/02 17:20:51     43s] (I)       ============  Phase 1a Route ============
[11/02 17:20:51     43s] (I)       Started Phase 1a ( Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Usage: 19786 = (10185 H, 9601 V) = (6.07% H, 6.07% V) = (1.742e+04um H, 1.642e+04um V)
[11/02 17:20:51     43s] (I)       
[11/02 17:20:51     43s] (I)       ============  Phase 1b Route ============
[11/02 17:20:51     43s] (I)       Usage: 19786 = (10185 H, 9601 V) = (6.07% H, 6.07% V) = (1.742e+04um H, 1.642e+04um V)
[11/02 17:20:51     43s] (I)       
[11/02 17:20:51     43s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.383406e+04um
[11/02 17:20:51     43s] (I)       ============  Phase 1c Route ============
[11/02 17:20:51     43s] (I)       Usage: 19786 = (10185 H, 9601 V) = (6.07% H, 6.07% V) = (1.742e+04um H, 1.642e+04um V)
[11/02 17:20:51     43s] (I)       
[11/02 17:20:51     43s] (I)       ============  Phase 1d Route ============
[11/02 17:20:51     43s] (I)       Usage: 19786 = (10185 H, 9601 V) = (6.07% H, 6.07% V) = (1.742e+04um H, 1.642e+04um V)
[11/02 17:20:51     43s] (I)       
[11/02 17:20:51     43s] (I)       ============  Phase 1e Route ============
[11/02 17:20:51     43s] (I)       Started Phase 1e ( Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Usage: 19786 = (10185 H, 9601 V) = (6.07% H, 6.07% V) = (1.742e+04um H, 1.642e+04um V)
[11/02 17:20:51     43s] (I)       
[11/02 17:20:51     43s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.383406e+04um
[11/02 17:20:51     43s] [NR-eGR] 
[11/02 17:20:51     43s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Run Multi-thread layer assignment with 1 threads
[11/02 17:20:51     43s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       ============  Phase 1l Route ============
[11/02 17:20:51     43s] (I)       
[11/02 17:20:51     43s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/02 17:20:51     43s] [NR-eGR]                        OverCon            
[11/02 17:20:51     43s] [NR-eGR]                         #Gcell     %Gcell
[11/02 17:20:51     43s] [NR-eGR]       Layer                (1)    OverCon 
[11/02 17:20:51     43s] [NR-eGR] ----------------------------------------------
[11/02 17:20:51     43s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:51     43s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:51     43s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:51     43s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:51     43s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:51     43s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:51     43s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:51     43s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:51     43s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:51     43s] [NR-eGR] Metal10 (10)         1( 0.02%)   ( 0.02%) 
[11/02 17:20:51     43s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:51     43s] [NR-eGR] ----------------------------------------------
[11/02 17:20:51     43s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[11/02 17:20:51     43s] [NR-eGR] 
[11/02 17:20:51     43s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       total 2D Cap : 328653 = (168702 H, 159951 V)
[11/02 17:20:51     43s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/02 17:20:51     43s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/02 17:20:51     43s] (I)       ============= track Assignment ============
[11/02 17:20:51     43s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Started Greedy Track Assignment ( Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[11/02 17:20:51     43s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] (I)       Run Multi-thread track assignment
[11/02 17:20:51     43s] (I)       Finished Greedy Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1099.05 MB )
[11/02 17:20:51     43s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:51     43s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 7882
[11/02 17:20:51     43s] [NR-eGR] Metal2  (2V) length: 1.251966e+04um, number of vias: 12254
[11/02 17:20:51     43s] [NR-eGR] Metal3  (3H) length: 1.527559e+04um, number of vias: 900
[11/02 17:20:51     43s] [NR-eGR] Metal4  (4V) length: 4.115065e+03um, number of vias: 436
[11/02 17:20:51     43s] [NR-eGR] Metal5  (5H) length: 2.081280e+03um, number of vias: 251
[11/02 17:20:51     43s] [NR-eGR] Metal6  (6V) length: 9.486200e+02um, number of vias: 216
[11/02 17:20:51     43s] [NR-eGR] Metal7  (7H) length: 1.127900e+03um, number of vias: 109
[11/02 17:20:51     43s] [NR-eGR] Metal8  (8V) length: 5.640150e+02um, number of vias: 95
[11/02 17:20:51     43s] [NR-eGR] Metal9  (9H) length: 1.730000e+01um, number of vias: 33
[11/02 17:20:51     43s] [NR-eGR] Metal10 (10V) length: 1.995000e+00um, number of vias: 28
[11/02 17:20:51     43s] [NR-eGR] Metal11 (11H) length: 1.721000e+01um, number of vias: 0
[11/02 17:20:51     43s] [NR-eGR] Total length: 3.666863e+04um, number of vias: 22204
[11/02 17:20:51     43s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:51     43s] [NR-eGR] Total eGR-routed clock nets wire length: 2.469135e+03um 
[11/02 17:20:51     43s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:51     43s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1058.05 MB )
[11/02 17:20:51     43s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/02 17:20:51     43s] Legalization setup...
[11/02 17:20:51     43s] Using cell based legalization.
[11/02 17:20:51     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:1058.1M
[11/02 17:20:51     44s] #spOpts: N=45 mergeVia=F 
[11/02 17:20:51     44s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1058.1M
[11/02 17:20:51     44s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1058.1M
[11/02 17:20:51     44s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[11/02 17:20:51     44s] Type 'man IMPSP-365' for more detail.
[11/02 17:20:51     44s] Core basic site is CoreSite
[11/02 17:20:51     44s] SiteArray: non-trimmed site array dimensions = 59 x 506
[11/02 17:20:51     44s] SiteArray: use 122,880 bytes
[11/02 17:20:51     44s] SiteArray: current memory after site array memory allocation 1058.2M
[11/02 17:20:51     44s] SiteArray: FP blocked sites are writable
[11/02 17:20:51     44s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/02 17:20:51     44s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1058.2M
[11/02 17:20:51     44s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:1058.2M
[11/02 17:20:51     44s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.051, REAL:0.051, MEM:1058.2M
[11/02 17:20:51     44s] OPERPROF:     Starting CMU at level 3, MEM:1058.2M
[11/02 17:20:51     44s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
[11/02 17:20:51     44s] Type 'man IMPSP-270' for more detail.
[11/02 17:20:51     44s] OPERPROF:     Finished CMU at level 3, CPU:0.011, REAL:0.011, MEM:1061.2M
[11/02 17:20:51     44s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.063, REAL:0.063, MEM:1061.2M
[11/02 17:20:51     44s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1061.2MB).
[11/02 17:20:51     44s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.067, REAL:0.067, MEM:1061.2M
[11/02 17:20:51     44s] (I)       Load db... (mem=1061.2M)
[11/02 17:20:51     44s] (I)       Read data from FE... (mem=1061.2M)
[11/02 17:20:51     44s] (I)       Read nodes and places... (mem=1061.2M)
[11/02 17:20:51     44s] (I)       Number of ignored instance 0
[11/02 17:20:51     44s] (I)       Number of inbound cells 0
[11/02 17:20:51     44s] (I)       numMoveCells=1964, numMacros=0  numPads=774  numMultiRowHeightInsts=0
[11/02 17:20:51     44s] (I)       Done Read nodes and places (cpu=0.002s, mem=1061.2M)
[11/02 17:20:51     44s] (I)       Read rows... (mem=1061.2M)
[11/02 17:20:51     44s] (I)       Done Read rows (cpu=0.000s, mem=1061.2M)
[11/02 17:20:51     44s] (I)       Done Read data from FE (cpu=0.003s, mem=1061.2M)
[11/02 17:20:51     44s] (I)       Done Load db (cpu=0.003s, mem=1061.2M)
[11/02 17:20:51     44s] (I)       Constructing placeable region... (mem=1061.2M)
[11/02 17:20:51     44s] (I)       Constructing bin map
[11/02 17:20:51     44s] (I)       Initialize bin information with width=34200 height=34200
[11/02 17:20:51     44s] (I)       Done constructing bin map
[11/02 17:20:51     44s] (I)       Removing 0 blocked bin with high fixed inst density
[11/02 17:20:51     44s] (I)       Compute region effective width... (mem=1061.2M)
[11/02 17:20:51     44s] (I)       Done Compute region effective width (cpu=0.000s, mem=1061.2M)
[11/02 17:20:51     44s] (I)       Done Constructing placeable region (cpu=0.001s, mem=1061.2M)
[11/02 17:20:51     44s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/02 17:20:51     44s] Validating CTS configuration...
[11/02 17:20:51     44s] Checking module port directions...
[11/02 17:20:51     44s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:51     44s] Non-default CCOpt properties:
[11/02 17:20:51     44s] buffer_cells is set for at least one key
[11/02 17:20:51     44s] cts_merge_clock_gates is set for at least one key
[11/02 17:20:51     44s] cts_merge_clock_logic is set for at least one key
[11/02 17:20:51     44s] inverter_cells is set for at least one key
[11/02 17:20:51     44s] route_type is set for at least one key
[11/02 17:20:51     44s] source_driver is set for at least one key
[11/02 17:20:51     44s] target_max_trans is set for at least one key
[11/02 17:20:51     44s] target_skew is set for at least one key
[11/02 17:20:51     44s] Route type trimming info:
[11/02 17:20:51     44s]   No route type modifications were made.
[11/02 17:20:51     44s] Accumulated time to calculate placeable region: 1.4e-05
[11/02 17:20:51     44s] (I)       Initializing Steiner engine. 
[11/02 17:20:51     44s] LayerId::1 widthSet size::1
[11/02 17:20:51     44s] LayerId::2 widthSet size::1
[11/02 17:20:51     44s] LayerId::3 widthSet size::1
[11/02 17:20:51     44s] LayerId::4 widthSet size::1
[11/02 17:20:51     44s] LayerId::5 widthSet size::1
[11/02 17:20:51     44s] LayerId::6 widthSet size::1
[11/02 17:20:51     44s] LayerId::7 widthSet size::1
[11/02 17:20:51     44s] LayerId::8 widthSet size::1
[11/02 17:20:51     44s] LayerId::9 widthSet size::1
[11/02 17:20:51     44s] LayerId::10 widthSet size::1
[11/02 17:20:51     44s] LayerId::11 widthSet size::1
[11/02 17:20:51     44s] Updating RC grid for preRoute extraction ...
[11/02 17:20:51     44s] Initializing multi-corner resistance tables ...
[11/02 17:20:51     44s] Rebuilding timing graph...
[11/02 17:20:51     44s] Rebuilding timing graph done.
[11/02 17:20:51     44s] End AAE Lib Interpolated Model. (MEM=1061.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:20:51     44s] Library trimming buffers in power domain auto-default and half-corner typ_rc_wc:setup.late removed 0 of 8 cells
[11/02 17:20:51     44s] Original list had 8 cells:
[11/02 17:20:51     44s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[11/02 17:20:51     44s] Library trimming was not able to trim any cells:
[11/02 17:20:51     44s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[11/02 17:20:51     44s] Accumulated time to calculate placeable region: 1.6e-05
[11/02 17:20:51     44s] Library trimming inverters in power domain auto-default and half-corner typ_rc_wc:setup.late removed 1 of 9 cells
[11/02 17:20:51     44s] Original list had 9 cells:
[11/02 17:20:51     44s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 
[11/02 17:20:51     44s] New trimmed list has 8 cells:
[11/02 17:20:51     44s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1 
[11/02 17:20:51     44s] Accumulated time to calculate placeable region: 1.8e-05
[11/02 17:20:51     44s] Accumulated time to calculate placeable region: 1.9e-05
[11/02 17:20:52     45s] Clock tree balancer configuration for clock_tree clk_input:
[11/02 17:20:52     45s] Non-default CCOpt properties:
[11/02 17:20:52     45s]   cts_merge_clock_gates: true (default: false)
[11/02 17:20:52     45s]   cts_merge_clock_logic: true (default: false)
[11/02 17:20:52     45s]   route_type (leaf): default_route_type_leaf (default: default)
[11/02 17:20:52     45s]   route_type (trunk): default_route_type_nonleaf (default: default)
[11/02 17:20:52     45s]   route_type (top): default_route_type_nonleaf (default: default)
[11/02 17:20:52     45s]   source_driver: INVX1/A INVX1/Y (default: )
[11/02 17:20:52     45s] For power domain auto-default:
[11/02 17:20:52     45s]   Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[11/02 17:20:52     45s]   Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1}
[11/02 17:20:52     45s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[11/02 17:20:52     45s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[11/02 17:20:52     45s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 10210.068um^2
[11/02 17:20:52     45s] Top Routing info:
[11/02 17:20:52     45s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/02 17:20:52     45s]   Unshielded; Mask Constraint: 0; Source: route_type.
[11/02 17:20:52     45s] Trunk Routing info:
[11/02 17:20:52     45s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/02 17:20:52     45s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/02 17:20:52     45s] Leaf Routing info:
[11/02 17:20:52     45s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/02 17:20:52     45s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/02 17:20:52     45s] For timing_corner typ_rc_wc:setup, late and power domain auto-default:
[11/02 17:20:52     45s]   Slew time target (leaf):    0.100ns
[11/02 17:20:52     45s]   Slew time target (trunk):   0.100ns
[11/02 17:20:52     45s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[11/02 17:20:52     45s]   Buffer unit delay: 0.070ns
[11/02 17:20:52     45s]   Buffer max distance: 741.754um
[11/02 17:20:52     45s] Fastest wire driving cells and distances:
[11/02 17:20:52     45s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=741.754um, saturatedSlew=0.084ns, speed=6622.803um per ns, cellArea=11.066um^2 per 1000um}
[11/02 17:20:52     45s]   Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=607.273um, saturatedSlew=0.083ns, speed=8228.631um per ns, cellArea=10.700um^2 per 1000um}
[11/02 17:20:52     45s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=769.286um, saturatedSlew=0.084ns, speed=3362.264um per ns, cellArea=19.561um^2 per 1000um}
[11/02 17:20:52     45s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=770.000um, saturatedSlew=0.084ns, speed=3365.385um per ns, cellArea=17.766um^2 per 1000um}
[11/02 17:20:52     45s] 
[11/02 17:20:52     45s] 
[11/02 17:20:52     45s] Logic Sizing Table:
[11/02 17:20:52     45s] 
[11/02 17:20:52     45s] ----------------------------------------------------------
[11/02 17:20:52     45s] Cell    Instance count    Source    Eligible library cells
[11/02 17:20:52     45s] ----------------------------------------------------------
[11/02 17:20:52     45s]   (empty table)
[11/02 17:20:52     45s] ----------------------------------------------------------
[11/02 17:20:52     45s] 
[11/02 17:20:52     45s] 
[11/02 17:20:52     45s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:20:52     45s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:20:52     45s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:20:52     45s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:20:52     45s] Clock tree balancer configuration for skew_group clk_input/sys_con:
[11/02 17:20:52     45s]   Sources:                     pin CLK
[11/02 17:20:52     45s]   Total number of sinks:       774
[11/02 17:20:52     45s]   Delay constrained sinks:     774
[11/02 17:20:52     45s]   Non-leaf sinks:              0
[11/02 17:20:52     45s]   Ignore pins:                 0
[11/02 17:20:52     45s]  Timing corner typ_rc_wc:setup.late:
[11/02 17:20:52     45s]   Skew target:                 0.070ns
[11/02 17:20:52     45s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/02 17:20:52     45s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/02 17:20:52     45s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/02 17:20:52     45s] Primary reporting skew groups are:
[11/02 17:20:52     45s] skew_group clk_input/sys_con with 774 clock sinks
[11/02 17:20:52     45s] 
[11/02 17:20:52     45s] Via Selection for Estimated Routes (rule default):
[11/02 17:20:52     45s] 
[11/02 17:20:52     45s] ------------------------------------------------------------------------
[11/02 17:20:52     45s] Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[11/02 17:20:52     45s] Range                            (Ohm)    (fF)     (fs)     Only
[11/02 17:20:52     45s] ------------------------------------------------------------------------
[11/02 17:20:52     45s] Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
[11/02 17:20:52     45s] Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
[11/02 17:20:52     45s] Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
[11/02 17:20:52     45s] Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
[11/02 17:20:52     45s] Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
[11/02 17:20:52     45s] Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
[11/02 17:20:52     45s] Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
[11/02 17:20:52     45s] Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
[11/02 17:20:52     45s] Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
[11/02 17:20:52     45s] Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
[11/02 17:20:52     45s] ------------------------------------------------------------------------
[11/02 17:20:52     45s] 
[11/02 17:20:52     45s] No ideal or dont_touch nets found in the clock tree
[11/02 17:20:52     45s] No dont_touch hnets found in the clock tree
[11/02 17:20:52     45s] 
[11/02 17:20:52     45s] Filtering reasons for cell type: inverter
[11/02 17:20:52     45s] =========================================
[11/02 17:20:52     45s] 
[11/02 17:20:52     45s] ----------------------------------------------------------------
[11/02 17:20:52     45s] Clock trees    Power domain    Reason              Library cells
[11/02 17:20:52     45s] ----------------------------------------------------------------
[11/02 17:20:52     45s] all            auto-default    Library trimming    { CLKINVX3 }
[11/02 17:20:52     45s] ----------------------------------------------------------------
[11/02 17:20:52     45s] 
[11/02 17:20:52     45s] 
[11/02 17:20:52     45s] Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)
[11/02 17:20:52     45s] CCOpt configuration status: all checks passed.
[11/02 17:20:52     45s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[11/02 17:20:52     45s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[11/02 17:20:52     45s]   No exclusion drivers are needed.
[11/02 17:20:52     45s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[11/02 17:20:52     45s] Antenna diode management...
[11/02 17:20:52     45s]   Found 0 antenna diodes in the clock trees.
[11/02 17:20:52     45s]   
[11/02 17:20:52     45s] Antenna diode management done.
[11/02 17:20:52     45s] Adding driver cells for primary IOs...
[11/02 17:20:52     45s]   
[11/02 17:20:52     45s]   ----------------------------------------------------------------------------------------------
[11/02 17:20:52     45s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[11/02 17:20:52     45s]   ----------------------------------------------------------------------------------------------
[11/02 17:20:52     45s]     (empty table)
[11/02 17:20:52     45s]   ----------------------------------------------------------------------------------------------
[11/02 17:20:52     45s]   
[11/02 17:20:52     45s]   
[11/02 17:20:52     45s] Adding driver cells for primary IOs done.
[11/02 17:20:52     45s] Adding driver cell for primary IO roots...
[11/02 17:20:52     45s] Adding driver cell for primary IO roots done.
[11/02 17:20:52     45s] Maximizing clock DAG abstraction...
[11/02 17:20:52     45s] Maximizing clock DAG abstraction done.
[11/02 17:20:52     45s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.3 real=0:00:01.3)
[11/02 17:20:52     45s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:20:52     45s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:20:52     45s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:20:52     45s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:20:52     45s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:20:52     45s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:20:52     45s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:20:52     45s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:20:52     45s] Synthesizing clock trees...
[11/02 17:20:52     45s]   Preparing To Balance...
[11/02 17:20:52     45s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:20:52     45s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:20:52     45s] OPERPROF: Starting DPlace-Init at level 1, MEM:1108.9M
[11/02 17:20:52     45s] #spOpts: N=45 mergeVia=F 
[11/02 17:20:52     45s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1108.9M
[11/02 17:20:52     45s] OPERPROF:     Starting CMU at level 3, MEM:1108.9M
[11/02 17:20:52     45s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
[11/02 17:20:52     45s] Type 'man IMPSP-270' for more detail.
[11/02 17:20:52     45s] OPERPROF:     Finished CMU at level 3, CPU:0.009, REAL:0.009, MEM:1108.9M
[11/02 17:20:52     45s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.055, REAL:0.055, MEM:1108.9M
[11/02 17:20:52     45s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1108.9MB).
[11/02 17:20:52     45s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1108.9M
[11/02 17:20:52     45s]   Checking for inverting clock gates...
[11/02 17:20:52     45s]   Checking for inverting clock gates done.
[11/02 17:20:52     45s]   Merging duplicate siblings in DAG...
[11/02 17:20:52     45s]     Clock DAG stats before merging:
[11/02 17:20:52     45s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/02 17:20:52     45s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/02 17:20:52     45s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/02 17:20:52     45s]     Resynthesising clock tree into netlist...
[11/02 17:20:52     45s]       Reset timing graph...
[11/02 17:20:52     45s] Ignoring AAE DB Resetting ...
[11/02 17:20:52     45s]       Reset timing graph done.
[11/02 17:20:52     45s]     Resynthesising clock tree into netlist done.
[11/02 17:20:52     45s]     
[11/02 17:20:52     45s]     Disconnecting clock tree from netlist...
[11/02 17:20:52     45s]     Disconnecting clock tree from netlist done.
[11/02 17:20:52     45s]   Merging duplicate siblings in DAG done.
[11/02 17:20:52     45s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/02 17:20:52     45s]   CCOpt::Phase::Construction...
[11/02 17:20:52     45s]   Stage::Clustering...
[11/02 17:20:52     45s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:20:52     45s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:20:52     45s]   Clustering...
[11/02 17:20:52     45s]     Initialize for clustering...
[11/02 17:20:52     45s]     Clock DAG stats before clustering:
[11/02 17:20:52     45s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/02 17:20:52     45s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/02 17:20:52     45s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/02 17:20:52     45s]     Computing max distances from locked parents...
[11/02 17:20:52     45s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[11/02 17:20:52     45s]     Computing max distances from locked parents done.
[11/02 17:20:52     45s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:52     45s]     Bottom-up phase...
[11/02 17:20:52     45s]     Clustering clock_tree clk_input...
[11/02 17:20:52     45s]       Rebuilding timing graph...
[11/02 17:20:52     45s]       Rebuilding timing graph done.
[11/02 17:20:52     45s] End AAE Lib Interpolated Model. (MEM=1099.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:20:52     45s] Accumulated time to calculate placeable region: 2.1e-05
[11/02 17:20:52     45s] Accumulated time to calculate placeable region: 2.2e-05
[11/02 17:20:52     45s] Accumulated time to calculate placeable region: 2.4e-05
[11/02 17:20:52     45s] Accumulated time to calculate placeable region: 2.6e-05
[11/02 17:20:52     45s] Accumulated time to calculate placeable region: 2.8e-05
[11/02 17:20:52     45s] Accumulated time to calculate placeable region: 3e-05
[11/02 17:20:52     45s]       Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
[11/02 17:20:52     45s]       Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:52     45s]     Clustering clock_tree clk_input done.
[11/02 17:20:52     45s]     Clock DAG stats after bottom-up phase:
[11/02 17:20:52     45s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:52     45s]       cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
[11/02 17:20:52     45s]       hp wire lengths  : top=0.000um, trunk=146.750um, leaf=574.270um, total=721.020um
[11/02 17:20:52     45s]     Clock DAG library cell distribution after bottom-up phase {count}:
[11/02 17:20:52     45s]        Bufs: CLKBUFX20: 9 
[11/02 17:20:52     45s]     Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/02 17:20:52     45s]     Legalizing clock trees...
[11/02 17:20:52     45s]     Resynthesising clock tree into netlist...
[11/02 17:20:52     45s]       Reset timing graph...
[11/02 17:20:53     45s] Ignoring AAE DB Resetting ...
[11/02 17:20:53     45s]       Reset timing graph done.
[11/02 17:20:53     45s]     Resynthesising clock tree into netlist done.
[11/02 17:20:53     45s]     Commiting net attributes....
[11/02 17:20:53     45s]     Commiting net attributes. done.
[11/02 17:20:53     45s]     Leaving CCOpt scope - ClockRefiner...
[11/02 17:20:53     45s] Assigned high priority to 783 cells.
[11/02 17:20:53     45s]     Performing a single pass refine place with FGC disabled for clock sinks and datapath.
[11/02 17:20:53     45s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Short Checks only, Datapath : Short Checks Only
[11/02 17:20:53     45s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1099.4M
[11/02 17:20:53     45s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1099.4M
[11/02 17:20:53     45s] #spOpts: N=45 mergeVia=F 
[11/02 17:20:53     45s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1099.4M
[11/02 17:20:53     45s] OPERPROF:       Starting CMU at level 4, MEM:1099.4M
[11/02 17:20:53     45s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1099.4M
[11/02 17:20:53     45s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.047, REAL:0.047, MEM:1099.4M
[11/02 17:20:53     45s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1099.4MB).
[11/02 17:20:53     45s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.052, REAL:0.052, MEM:1099.4M
[11/02 17:20:53     45s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.052, REAL:0.052, MEM:1099.4M
[11/02 17:20:53     45s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14382.4
[11/02 17:20:53     45s] OPERPROF: Starting RefinePlace at level 1, MEM:1099.4M
[11/02 17:20:53     45s] *** Starting refinePlace (0:00:45.8 mem=1099.4M) ***
[11/02 17:20:53     45s] Total net bbox length = 2.920e+04 (1.515e+04 1.405e+04) (ext = 1.658e+04)
[11/02 17:20:53     45s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/02 17:20:53     45s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1099.4M
[11/02 17:20:53     45s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1099.4M
[11/02 17:20:53     45s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1099.4M
[11/02 17:20:53     45s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1099.4M
[11/02 17:20:53     45s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1099.4M
[11/02 17:20:53     45s] Starting refinePlace ...
[11/02 17:20:53     45s]   Spread Effort: high, standalone mode, useDDP on.
[11/02 17:20:53     45s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1099.4MB) @(0:00:45.8 - 0:00:45.8).
[11/02 17:20:53     45s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/02 17:20:53     45s] wireLenOptFixPriorityInst 774 inst fixed
[11/02 17:20:53     45s] 
[11/02 17:20:53     45s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/02 17:20:53     45s] Move report: legalization moves 51 insts, mean move: 1.93 um, max move: 5.02 um
[11/02 17:20:53     45s] 	Max move on inst (inc_add_59_28_g450): (23.00, 47.88) --> (24.60, 44.46)
[11/02 17:20:53     45s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1099.4MB) @(0:00:45.8 - 0:00:45.8).
[11/02 17:20:53     45s] Move report: Detail placement moves 51 insts, mean move: 1.93 um, max move: 5.02 um
[11/02 17:20:53     45s] 	Max move on inst (inc_add_59_28_g450): (23.00, 47.88) --> (24.60, 44.46)
[11/02 17:20:53     45s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1099.4MB
[11/02 17:20:53     45s] Statistics of distance of Instance movement in refine placement:
[11/02 17:20:53     45s]   maximum (X+Y) =         5.02 um
[11/02 17:20:53     45s]   inst (inc_add_59_28_g450) with max move: (23, 47.88) -> (24.6, 44.46)
[11/02 17:20:53     45s]   mean    (X+Y) =         1.93 um
[11/02 17:20:53     45s] Summary Report:
[11/02 17:20:53     45s] Instances move: 51 (out of 1973 movable)
[11/02 17:20:53     45s] Instances flipped: 0
[11/02 17:20:53     45s] Mean displacement: 1.93 um
[11/02 17:20:53     45s] Max displacement: 5.02 um (Instance: inc_add_59_28_g450) (23, 47.88) -> (24.6, 44.46)
[11/02 17:20:53     45s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: NOR2BX1
[11/02 17:20:53     45s] Total instances moved : 51
[11/02 17:20:53     45s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.038, REAL:0.038, MEM:1099.4M
[11/02 17:20:53     45s] Total net bbox length = 2.928e+04 (1.516e+04 1.412e+04) (ext = 1.660e+04)
[11/02 17:20:53     45s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1099.4MB
[11/02 17:20:53     45s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1099.4MB) @(0:00:45.8 - 0:00:45.8).
[11/02 17:20:53     45s] *** Finished refinePlace (0:00:45.8 mem=1099.4M) ***
[11/02 17:20:53     45s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14382.4
[11/02 17:20:53     45s] OPERPROF: Finished RefinePlace at level 1, CPU:0.046, REAL:0.046, MEM:1099.4M
[11/02 17:20:53     45s]     Moved 22, flipped 10 and cell swapped 0 of 783 clock instance(s) during refinement.
[11/02 17:20:53     45s]     The largest move was 4 microns for s5_reg[30].
[11/02 17:20:53     45s] Moved 0 and flipped 0 of 9 clock instances (excluding sinks) during refinement
[11/02 17:20:53     45s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[11/02 17:20:53     45s] Moved 22 and flipped 10 of 774 clock sinks during refinement.
[11/02 17:20:53     45s] The largest move for clock sinks was 4 microns. The inst with this movement was s5_reg[30]
[11/02 17:20:53     45s] Revert refine place priority changes on 0 cells.
[11/02 17:20:53     45s] OPERPROF: Starting DPlace-Init at level 1, MEM:1099.4M
[11/02 17:20:53     45s] #spOpts: N=45 mergeVia=F 
[11/02 17:20:53     45s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1099.4M
[11/02 17:20:53     45s] OPERPROF:     Starting CMU at level 3, MEM:1099.4M
[11/02 17:20:53     45s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
[11/02 17:20:53     45s] Type 'man IMPSP-270' for more detail.
[11/02 17:20:53     45s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.010, MEM:1099.4M
[11/02 17:20:53     45s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.056, REAL:0.056, MEM:1099.4M
[11/02 17:20:53     45s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1099.4MB).
[11/02 17:20:53     45s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:1099.4M
[11/02 17:20:53     45s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/02 17:20:53     45s]     Disconnecting clock tree from netlist...
[11/02 17:20:53     45s]     Disconnecting clock tree from netlist done.
[11/02 17:20:53     45s] OPERPROF: Starting DPlace-Init at level 1, MEM:1099.4M
[11/02 17:20:53     45s] #spOpts: N=45 mergeVia=F 
[11/02 17:20:53     45s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1099.4M
[11/02 17:20:53     45s] OPERPROF:     Starting CMU at level 3, MEM:1099.4M
[11/02 17:20:53     45s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
[11/02 17:20:53     45s] Type 'man IMPSP-270' for more detail.
[11/02 17:20:53     45s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:1099.4M
[11/02 17:20:53     45s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.053, REAL:0.053, MEM:1099.4M
[11/02 17:20:53     45s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1099.4MB).
[11/02 17:20:53     45s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.058, REAL:0.058, MEM:1099.4M
[11/02 17:20:53     45s]     Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
[11/02 17:20:53     45s]     Rebuilding timing graph...
[11/02 17:20:53     46s]     Rebuilding timing graph done.
[11/02 17:20:53     46s] End AAE Lib Interpolated Model. (MEM=1099.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:20:53     46s]     Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/02 17:20:53     46s]     
[11/02 17:20:53     46s]     Clock tree legalization - Histogram:
[11/02 17:20:53     46s]     ====================================
[11/02 17:20:53     46s]     
[11/02 17:20:53     46s]     --------------------------------
[11/02 17:20:53     46s]     Movement (um)    Number of cells
[11/02 17:20:53     46s]     --------------------------------
[11/02 17:20:53     46s]       (empty table)
[11/02 17:20:53     46s]     --------------------------------
[11/02 17:20:53     46s]     
[11/02 17:20:53     46s]     
[11/02 17:20:53     46s]     Clock tree legalization - There are no Movements:
[11/02 17:20:53     46s]     =================================================
[11/02 17:20:53     46s]     
[11/02 17:20:53     46s]     ---------------------------------------------
[11/02 17:20:53     46s]     Movement (um)    Desired     Achieved    Node
[11/02 17:20:53     46s]                      location    location    
[11/02 17:20:53     46s]     ---------------------------------------------
[11/02 17:20:53     46s]       (empty table)
[11/02 17:20:53     46s]     ---------------------------------------------
[11/02 17:20:53     46s]     
[11/02 17:20:53     46s]     Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/02 17:20:53     46s]     Clock DAG stats after 'Clustering':
[11/02 17:20:53     46s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:53     46s]       cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
[11/02 17:20:53     46s]       cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
[11/02 17:20:53     46s]       sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:53     46s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.183pF, total=0.199pF
[11/02 17:20:53     46s]       wire lengths     : top=0.000um, trunk=249.550um, leaf=2387.383um, total=2636.933um
[11/02 17:20:53     46s]       hp wire lengths  : top=0.000um, trunk=146.750um, leaf=576.270um, total=723.020um
[11/02 17:20:53     46s]     Clock DAG net violations after 'Clustering': none
[11/02 17:20:53     46s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[11/02 17:20:53     46s]       Trunk : target=0.100ns count=2 avg=0.050ns sd=0.014ns min=0.041ns max=0.060ns {1 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:53     46s]       Leaf  : target=0.100ns count=8 avg=0.050ns sd=0.000ns min=0.050ns max=0.051ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:53     46s]     Clock DAG library cell distribution after 'Clustering' {count}:
[11/02 17:20:53     46s]        Bufs: CLKBUFX20: 9 
[11/02 17:20:53     46s]     Primary reporting skew groups after 'Clustering':
[11/02 17:20:53     46s]       skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157, avg=0.156, sd=0.001], skew [0.002 vs 0.070], 100% {0.155, 0.157} (wid=0.004 ws=0.003) (gid=0.154 gs=0.001)
[11/02 17:20:53     46s]       min path sink: s6_reg[16]/CK
[11/02 17:20:53     46s]       max path sink: b7_reg[30]/CK
[11/02 17:20:53     46s]     Skew group summary after 'Clustering':
[11/02 17:20:53     46s]       skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157, avg=0.156, sd=0.001], skew [0.002 vs 0.070], 100% {0.155, 0.157} (wid=0.004 ws=0.003) (gid=0.154 gs=0.001)
[11/02 17:20:53     46s]     Legalizer API calls during this step: 147 succeeded with high effort: 147 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:53     46s]   Clustering done. (took cpu=0:00:00.8 real=0:00:00.8)
[11/02 17:20:53     46s] 
[11/02 17:20:53     46s] Post-Clustering Statistics Report
[11/02 17:20:53     46s] =================================
[11/02 17:20:53     46s] 
[11/02 17:20:53     46s] Fanout Statistics:
[11/02 17:20:53     46s] 
[11/02 17:20:53     46s] --------------------------------------------------------------------------------------------
[11/02 17:20:53     46s] Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[11/02 17:20:53     46s]                      Fanout    Fanout    Fanout    Fanout       Distribution
[11/02 17:20:53     46s] --------------------------------------------------------------------------------------------
[11/02 17:20:53     46s] Trunk         3       3.333       1         8        4.041      {2 <= 2, 1 <= 8}
[11/02 17:20:53     46s] Leaf          8      96.750      93       100        2.659      {2 <= 94, 3 <= 96, 3 <= 100}
[11/02 17:20:53     46s] --------------------------------------------------------------------------------------------
[11/02 17:20:53     46s] 
[11/02 17:20:53     46s] Clustering Failure Statistics:
[11/02 17:20:53     46s] 
[11/02 17:20:53     46s] --------------------------------
[11/02 17:20:53     46s] Net Type    Clusters    Clusters
[11/02 17:20:53     46s]             Tried       Failed
[11/02 17:20:53     46s] --------------------------------
[11/02 17:20:53     46s] Trunk          1           0
[11/02 17:20:53     46s] Leaf           8           0
[11/02 17:20:53     46s] --------------------------------
[11/02 17:20:53     46s] 
[11/02 17:20:53     46s] Clustering Partition Statistics:
[11/02 17:20:53     46s] 
[11/02 17:20:53     46s] -------------------------------------------------------------------------------------
[11/02 17:20:53     46s] Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[11/02 17:20:53     46s]             Fraction    Fraction    Count        Size       Size    Size    Size
[11/02 17:20:53     46s] -------------------------------------------------------------------------------------
[11/02 17:20:53     46s] Trunk        0.000       1.000          1          8.000      8       8       0.000
[11/02 17:20:53     46s] Leaf         0.000       1.000          1        774.000    774     774       0.000
[11/02 17:20:53     46s] -------------------------------------------------------------------------------------
[11/02 17:20:53     46s] 
[11/02 17:20:53     46s] 
[11/02 17:20:53     46s]   Looking for fanout violations...
[11/02 17:20:53     46s]   Looking for fanout violations done.
[11/02 17:20:53     46s]   CongRepair After Initial Clustering...
[11/02 17:20:53     46s]   Reset timing graph...
[11/02 17:20:53     46s] Ignoring AAE DB Resetting ...
[11/02 17:20:53     46s]   Reset timing graph done.
[11/02 17:20:53     46s]   Leaving CCOpt scope - Early Global Route...
[11/02 17:20:53     46s]   Clock implementation routing...
[11/02 17:20:53     46s] Net route status summary:
[11/02 17:20:53     46s]   Clock:        10 (unrouted=10, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/02 17:20:53     46s]   Non-clock:  2516 (unrouted=2, trialRouted=2514, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/02 17:20:53     46s]     Routing using eGR only...
[11/02 17:20:53     46s]       Early Global Route - eGR->NR step...
[11/02 17:20:53     46s] (ccopt eGR): There are 10 nets for routing of which 10 have one or more fixed wires.
[11/02 17:20:53     46s] (ccopt eGR): Start to route 10 all nets
[11/02 17:20:53     46s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Started Loading and Dumping File ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Reading DB...
[11/02 17:20:53     46s] (I)       Read data from FE... (mem=1099.3M)
[11/02 17:20:53     46s] (I)       Read nodes and places... (mem=1099.3M)
[11/02 17:20:53     46s] (I)       Done Read nodes and places (cpu=0.002s, mem=1099.3M)
[11/02 17:20:53     46s] (I)       Read nets... (mem=1099.3M)
[11/02 17:20:53     46s] (I)       Done Read nets (cpu=0.004s, mem=1099.3M)
[11/02 17:20:53     46s] (I)       Done Read data from FE (cpu=0.006s, mem=1099.3M)
[11/02 17:20:53     46s] (I)       before initializing RouteDB syMemory usage = 1099.3 MB
[11/02 17:20:53     46s] (I)       Clean congestion better: true
[11/02 17:20:53     46s] (I)       Esitmate more vias caused by DPT layer: true
[11/02 17:20:53     46s] (I)       Clean congestion layer assignment rounds: 5
[11/02 17:20:53     46s] (I)       Layer constraints as soft constraints: true
[11/02 17:20:53     46s] (I)       Top layer constraints as soft constriants: true
[11/02 17:20:53     46s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)       Honor MSV route constraint: false
[11/02 17:20:53     46s] (I)       Maximum routing layer  : 127
[11/02 17:20:53     46s] (I)       Minimum routing layer  : 2
[11/02 17:20:53     46s] (I)       Supply scale factor H  : 1.00
[11/02 17:20:53     46s] (I)       Supply scale factor V  : 1.00
[11/02 17:20:53     46s] (I)       Number of tracks used by clock wire: 0
[11/02 17:20:53     46s] (I)       Reverse direction      : 
[11/02 17:20:53     46s] (I)       Honor partition pin guides: true
[11/02 17:20:53     46s] (I)       Only route the nets which are selected in the DB: true
[11/02 17:20:53     46s] (I)       Route secondary PG pins: false
[11/02 17:20:53     46s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)       Reduce via during track assignment: true
[11/02 17:20:53     46s] (I)       ssAwareRouting         : true
[11/02 17:20:53     46s] (I)       Improve tree edge sharing to reduce wirelength: true
[11/02 17:20:53     46s] (I)       Improve the accuracy of via estimation during 2D routing: true
[11/02 17:20:53     46s] (I)       Refine initial Steiner tree to reduce wirelength: true
[11/02 17:20:53     46s] (I)       Build spine tree       : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : 2
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/.rgfPLI0bZ.trunk.1
[11/02 17:20:53     46s] (I)                              : SUBTREE
[11/02 17:20:53     46s] (I)                              : 10000
[11/02 17:20:53     46s] (I)       Special modeling for N7: 0
[11/02 17:20:53     46s] (I)       N3 special modeling    : 0
[11/02 17:20:53     46s] (I)       Special modeling for N5 v3: 0
[11/02 17:20:53     46s] (I)       Special settings for S5 designs: 0
[11/02 17:20:53     46s] (I)       Special settings for S7 designs: 0
[11/02 17:20:53     46s] (I)                              : 8
[11/02 17:20:53     46s] (I)                              : 10
[11/02 17:20:53     46s] (I)                              : 0.30
[11/02 17:20:53     46s] (I)                              : 10.00
[11/02 17:20:53     46s] (I)                              : 6
[11/02 17:20:53     46s] (I)                              : 1.00
[11/02 17:20:53     46s] (I)                              : 1.00
[11/02 17:20:53     46s] (I)       source-to-sink ratio   : 0.30
[11/02 17:20:53     46s] (I)                              : 3.00
[11/02 17:20:53     46s] (I)                              : 1.25
[11/02 17:20:53     46s] (I)                              : 0.50
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)       Apply PRL on PG terms  : true
[11/02 17:20:53     46s] (I)       Apply PRL on obs objects: true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : L2:4 L3:2.5
[11/02 17:20:53     46s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[11/02 17:20:53     46s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[11/02 17:20:53     46s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[11/02 17:20:53     46s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[11/02 17:20:53     46s] (I)       Forbid layer relax to DPT layers: true
[11/02 17:20:53     46s] (I)       Counted 3658 PG shapes. We will not process PG shapes layer by layer.
[11/02 17:20:53     46s] (I)       build grid graph
[11/02 17:20:53     46s] (I)       build grid graph start
[11/02 17:20:53     46s] [NR-eGR] Track table information for default rule: 
[11/02 17:20:53     46s] [NR-eGR] Metal1 has no routable track
[11/02 17:20:53     46s] [NR-eGR] Metal2 has single uniform track structure
[11/02 17:20:53     46s] [NR-eGR] Metal3 has single uniform track structure
[11/02 17:20:53     46s] [NR-eGR] Metal4 has single uniform track structure
[11/02 17:20:53     46s] [NR-eGR] Metal5 has single uniform track structure
[11/02 17:20:53     46s] [NR-eGR] Metal6 has single uniform track structure
[11/02 17:20:53     46s] [NR-eGR] Metal7 has single uniform track structure
[11/02 17:20:53     46s] [NR-eGR] Metal8 has single uniform track structure
[11/02 17:20:53     46s] [NR-eGR] Metal9 has single uniform track structure
[11/02 17:20:53     46s] [NR-eGR] Metal10 has single uniform track structure
[11/02 17:20:53     46s] [NR-eGR] Metal11 has single uniform track structure
[11/02 17:20:53     46s] (I)       build grid graph end
[11/02 17:20:53     46s] (I)       ===========================================================================
[11/02 17:20:53     46s] (I)       == Report All Rule Vias ==
[11/02 17:20:53     46s] (I)       ===========================================================================
[11/02 17:20:53     46s] (I)        Via Rule : (Default)
[11/02 17:20:53     46s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:53     46s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:53     46s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[11/02 17:20:53     46s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[11/02 17:20:53     46s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[11/02 17:20:53     46s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[11/02 17:20:53     46s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[11/02 17:20:53     46s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[11/02 17:20:53     46s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[11/02 17:20:53     46s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[11/02 17:20:53     46s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[11/02 17:20:53     46s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[11/02 17:20:53     46s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)       ===========================================================================
[11/02 17:20:53     46s] (I)        Via Rule : LEFSpecialRouteSpec
[11/02 17:20:53     46s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:53     46s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:53     46s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)       ===========================================================================
[11/02 17:20:53     46s] (I)        Via Rule : VLMDefaultSetup
[11/02 17:20:53     46s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:53     46s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:53     46s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)       ===========================================================================
[11/02 17:20:53     46s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Num PG vias on layer 1 : 0
[11/02 17:20:53     46s] (I)       Num PG vias on layer 2 : 0
[11/02 17:20:53     46s] (I)       Num PG vias on layer 3 : 0
[11/02 17:20:53     46s] (I)       Num PG vias on layer 4 : 0
[11/02 17:20:53     46s] (I)       Num PG vias on layer 5 : 0
[11/02 17:20:53     46s] (I)       Num PG vias on layer 6 : 0
[11/02 17:20:53     46s] (I)       Num PG vias on layer 7 : 0
[11/02 17:20:53     46s] (I)       Num PG vias on layer 8 : 0
[11/02 17:20:53     46s] (I)       Num PG vias on layer 9 : 0
[11/02 17:20:53     46s] (I)       Num PG vias on layer 10 : 0
[11/02 17:20:53     46s] (I)       Num PG vias on layer 11 : 0
[11/02 17:20:53     46s] [NR-eGR] Read 12863 PG shapes
[11/02 17:20:53     46s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] [NR-eGR] #Routing Blockages  : 0
[11/02 17:20:53     46s] [NR-eGR] #Instance Blockages : 0
[11/02 17:20:53     46s] [NR-eGR] #PG Blockages       : 12863
[11/02 17:20:53     46s] [NR-eGR] #Bump Blockages     : 0
[11/02 17:20:53     46s] [NR-eGR] #Boundary Blockages : 0
[11/02 17:20:53     46s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[11/02 17:20:53     46s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/02 17:20:53     46s] (I)       readDataFromPlaceDB
[11/02 17:20:53     46s] (I)       Read net information..
[11/02 17:20:53     46s] [NR-eGR] Read numTotalNets=2524  numIgnoredNets=2514
[11/02 17:20:53     46s] (I)       Read testcase time = 0.000 seconds
[11/02 17:20:53     46s] 
[11/02 17:20:53     46s] [NR-eGR] Connected 0 must-join pins/ports
[11/02 17:20:53     46s] (I)       early_global_route_priority property id does not exist.
[11/02 17:20:53     46s] (I)       Start initializing grid graph
[11/02 17:20:53     46s] (I)       End initializing grid graph
[11/02 17:20:53     46s] (I)       Model blockages into capacity
[11/02 17:20:53     46s] (I)       Read Num Blocks=12863  Num Prerouted Wires=0  Num CS=0
[11/02 17:20:53     46s] (I)       Started Modeling ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Started Modeling Layer 1 ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Started Modeling Layer 2 ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Layer 1 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:53     46s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Started Modeling Layer 3 ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Layer 2 (H) : #blockages 2520 : #preroutes 0
[11/02 17:20:53     46s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Started Modeling Layer 4 ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Layer 3 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:53     46s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Started Modeling Layer 5 ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Layer 4 (H) : #blockages 2520 : #preroutes 0
[11/02 17:20:53     46s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Started Modeling Layer 6 ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Layer 5 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:53     46s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Started Modeling Layer 7 ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Layer 6 (H) : #blockages 2520 : #preroutes 0
[11/02 17:20:53     46s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Started Modeling Layer 8 ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Layer 7 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:53     46s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Started Modeling Layer 9 ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Layer 8 (H) : #blockages 1583 : #preroutes 0
[11/02 17:20:53     46s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Started Modeling Layer 10 ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Layer 9 (V) : #blockages 360 : #preroutes 0
[11/02 17:20:53     46s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Started Modeling Layer 11 ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[11/02 17:20:53     46s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Moved 0 terms for better access 
[11/02 17:20:53     46s] (I)       Number of ignored nets = 0
[11/02 17:20:53     46s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/02 17:20:53     46s] (I)       Number of clock nets = 10.  Ignored: No
[11/02 17:20:53     46s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/02 17:20:53     46s] (I)       Number of special nets = 0.  Ignored: Yes
[11/02 17:20:53     46s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/02 17:20:53     46s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/02 17:20:53     46s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/02 17:20:53     46s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/02 17:20:53     46s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/02 17:20:53     46s] [NR-eGR] There are 10 clock nets ( 10 with NDR ).
[11/02 17:20:53     46s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1099.3 MB
[11/02 17:20:53     46s] (I)       Ndr track 0 does not exist
[11/02 17:20:53     46s] (I)       Ndr track 0 does not exist
[11/02 17:20:53     46s] (I)       Layer1  viaCost=200.00
[11/02 17:20:53     46s] (I)       Layer2  viaCost=200.00
[11/02 17:20:53     46s] (I)       Layer3  viaCost=200.00
[11/02 17:20:53     46s] (I)       Layer4  viaCost=200.00
[11/02 17:20:53     46s] (I)       Layer5  viaCost=200.00
[11/02 17:20:53     46s] (I)       Layer6  viaCost=200.00
[11/02 17:20:53     46s] (I)       Layer7  viaCost=200.00
[11/02 17:20:53     46s] (I)       Layer8  viaCost=200.00
[11/02 17:20:53     46s] (I)       Layer9  viaCost=200.00
[11/02 17:20:53     46s] (I)       Layer10  viaCost=200.00
[11/02 17:20:53     46s] (I)       ---------------------Grid Graph Info--------------------
[11/02 17:20:53     46s] (I)       Routing area        : (0, 0) - (231200, 229140)
[11/02 17:20:53     46s] (I)       Core area           : (14400, 13680) - (216800, 215460)
[11/02 17:20:53     46s] (I)       Site width          :   400  (dbu)
[11/02 17:20:53     46s] (I)       Row height          :  3420  (dbu)
[11/02 17:20:53     46s] (I)       GCell width         :  3420  (dbu)
[11/02 17:20:53     46s] (I)       GCell height        :  3420  (dbu)
[11/02 17:20:53     46s] (I)       Grid                :    68    67    11
[11/02 17:20:53     46s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/02 17:20:53     46s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/02 17:20:53     46s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/02 17:20:53     46s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/02 17:20:53     46s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/02 17:20:53     46s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/02 17:20:53     46s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/02 17:20:53     46s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190   600   570
[11/02 17:20:53     46s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/02 17:20:53     46s] (I)       Total num of tracks :     0   578   603   578   603   578   603   578   603   231   241
[11/02 17:20:53     46s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/02 17:20:53     46s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/02 17:20:53     46s] (I)       --------------------------------------------------------
[11/02 17:20:53     46s] 
[11/02 17:20:53     46s] [NR-eGR] ============ Routing rule table ============
[11/02 17:20:53     46s] [NR-eGR] Rule id: 0  Nets: 10 
[11/02 17:20:53     46s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[11/02 17:20:53     46s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800  L7=760  L8=800  L9=760  L10=2000  L11=1900
[11/02 17:20:53     46s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2  L11=2
[11/02 17:20:53     46s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:53     46s] [NR-eGR] Rule id: 1  Nets: 0 
[11/02 17:20:53     46s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/02 17:20:53     46s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[11/02 17:20:53     46s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:53     46s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:53     46s] [NR-eGR] ========================================
[11/02 17:20:53     46s] [NR-eGR] 
[11/02 17:20:53     46s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/02 17:20:53     46s] (I)       blocked tracks on layer2 : = 6840 / 38726 (17.66%)
[11/02 17:20:53     46s] (I)       blocked tracks on layer3 : = 1560 / 41004 (3.80%)
[11/02 17:20:53     46s] (I)       blocked tracks on layer4 : = 6840 / 38726 (17.66%)
[11/02 17:20:53     46s] (I)       blocked tracks on layer5 : = 1560 / 41004 (3.80%)
[11/02 17:20:53     46s] (I)       blocked tracks on layer6 : = 6840 / 38726 (17.66%)
[11/02 17:20:53     46s] (I)       blocked tracks on layer7 : = 1560 / 41004 (3.80%)
[11/02 17:20:53     46s] (I)       blocked tracks on layer8 : = 6840 / 38726 (17.66%)
[11/02 17:20:53     46s] (I)       blocked tracks on layer9 : = 14535 / 41004 (35.45%)
[11/02 17:20:53     46s] (I)       blocked tracks on layer10 : = 5360 / 15477 (34.63%)
[11/02 17:20:53     46s] (I)       blocked tracks on layer11 : = 0 / 16388 (0.00%)
[11/02 17:20:53     46s] (I)       After initializing earlyGlobalRoute syMemory usage = 1099.3 MB
[11/02 17:20:53     46s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Started Global Routing ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       ============= Initialization =============
[11/02 17:20:53     46s] (I)       totalPins=793  totalGlobalPin=793 (100.00%)
[11/02 17:20:53     46s] (I)       Started Build MST ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Generate topology with single threads
[11/02 17:20:53     46s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       total 2D Cap : 75410 = (39444 H, 35966 V)
[11/02 17:20:53     46s] [NR-eGR] Layer group 1: route 10 net(s) in layer range [3, 4]
[11/02 17:20:53     46s] (I)       ============  Phase 1a Route ============
[11/02 17:20:53     46s] (I)       Started Phase 1a ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/02 17:20:53     46s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Usage: 1469 = (643 H, 826 V) = (1.63% H, 2.30% V) = (1.100e+03um H, 1.412e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1b Route ============
[11/02 17:20:53     46s] (I)       Started Phase 1b ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Usage: 1469 = (643 H, 826 V) = (1.63% H, 2.30% V) = (1.100e+03um H, 1.412e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.511990e+03um
[11/02 17:20:53     46s] (I)       ============  Phase 1c Route ============
[11/02 17:20:53     46s] (I)       Started Phase 1c ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Level2 Grid: 14 x 14
[11/02 17:20:53     46s] (I)       Started Two Level Routing ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Usage: 1469 = (643 H, 826 V) = (1.63% H, 2.30% V) = (1.100e+03um H, 1.412e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1d Route ============
[11/02 17:20:53     46s] (I)       Started Phase 1d ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Usage: 1476 = (650 H, 826 V) = (1.65% H, 2.30% V) = (1.112e+03um H, 1.412e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1e Route ============
[11/02 17:20:53     46s] (I)       Started Phase 1e ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Usage: 1476 = (650 H, 826 V) = (1.65% H, 2.30% V) = (1.112e+03um H, 1.412e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.523960e+03um
[11/02 17:20:53     46s] [NR-eGR] 
[11/02 17:20:53     46s] (I)       ============  Phase 1f Route ============
[11/02 17:20:53     46s] (I)       Usage: 1476 = (650 H, 826 V) = (1.65% H, 2.30% V) = (1.112e+03um H, 1.412e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1g Route ============
[11/02 17:20:53     46s] (I)       Started Post Routing ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Usage: 1472 = (649 H, 823 V) = (1.65% H, 2.29% V) = (1.110e+03um H, 1.407e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       numNets=10  numFullyRipUpNets=5  numPartialRipUpNets=5 routedWL=663
[11/02 17:20:53     46s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 6]
[11/02 17:20:53     46s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Run Multi-thread layer assignment with 1 threads
[11/02 17:20:53     46s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Started Build MST ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Generate topology with single threads
[11/02 17:20:53     46s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       total 2D Cap : 151690 = (79128 H, 72562 V)
[11/02 17:20:53     46s] [NR-eGR] Layer group 2: route 5 net(s) in layer range [3, 6]
[11/02 17:20:53     46s] (I)       ============  Phase 1a Route ============
[11/02 17:20:53     46s] (I)       Started Phase 1a ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Usage: 2278 = (990 H, 1288 V) = (1.25% H, 1.78% V) = (1.693e+03um H, 2.202e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1b Route ============
[11/02 17:20:53     46s] (I)       Usage: 2278 = (990 H, 1288 V) = (1.25% H, 1.78% V) = (1.693e+03um H, 2.202e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.895380e+03um
[11/02 17:20:53     46s] (I)       ============  Phase 1c Route ============
[11/02 17:20:53     46s] (I)       Usage: 2278 = (990 H, 1288 V) = (1.25% H, 1.78% V) = (1.693e+03um H, 2.202e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1d Route ============
[11/02 17:20:53     46s] (I)       Usage: 2278 = (990 H, 1288 V) = (1.25% H, 1.78% V) = (1.693e+03um H, 2.202e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1e Route ============
[11/02 17:20:53     46s] (I)       Started Phase 1e ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Usage: 2278 = (990 H, 1288 V) = (1.25% H, 1.78% V) = (1.693e+03um H, 2.202e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.895380e+03um
[11/02 17:20:53     46s] [NR-eGR] 
[11/02 17:20:53     46s] (I)       ============  Phase 1f Route ============
[11/02 17:20:53     46s] (I)       Usage: 2278 = (990 H, 1288 V) = (1.25% H, 1.78% V) = (1.693e+03um H, 2.202e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1g Route ============
[11/02 17:20:53     46s] (I)       Started Post Routing ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Usage: 2276 = (990 H, 1286 V) = (1.25% H, 1.77% V) = (1.693e+03um H, 2.199e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       numNets=5  numFullyRipUpNets=5  numPartialRipUpNets=5 routedWL=0
[11/02 17:20:53     46s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 8]
[11/02 17:20:53     46s] (I)       Started Build MST ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Generate topology with single threads
[11/02 17:20:53     46s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       total 2D Cap : 228300 = (118932 H, 109368 V)
[11/02 17:20:53     46s] [NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 8]
[11/02 17:20:53     46s] (I)       ============  Phase 1a Route ============
[11/02 17:20:53     46s] (I)       Started Phase 1a ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Usage: 3082 = (1331 H, 1751 V) = (1.12% H, 1.60% V) = (2.276e+03um H, 2.994e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1b Route ============
[11/02 17:20:53     46s] (I)       Usage: 3082 = (1331 H, 1751 V) = (1.12% H, 1.60% V) = (2.276e+03um H, 2.994e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.270220e+03um
[11/02 17:20:53     46s] (I)       ============  Phase 1c Route ============
[11/02 17:20:53     46s] (I)       Usage: 3082 = (1331 H, 1751 V) = (1.12% H, 1.60% V) = (2.276e+03um H, 2.994e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1d Route ============
[11/02 17:20:53     46s] (I)       Usage: 3082 = (1331 H, 1751 V) = (1.12% H, 1.60% V) = (2.276e+03um H, 2.994e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1e Route ============
[11/02 17:20:53     46s] (I)       Started Phase 1e ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Usage: 3082 = (1331 H, 1751 V) = (1.12% H, 1.60% V) = (2.276e+03um H, 2.994e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.270220e+03um
[11/02 17:20:53     46s] [NR-eGR] 
[11/02 17:20:53     46s] (I)       ============  Phase 1f Route ============
[11/02 17:20:53     46s] (I)       Usage: 3082 = (1331 H, 1751 V) = (1.12% H, 1.60% V) = (2.276e+03um H, 2.994e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1g Route ============
[11/02 17:20:53     46s] (I)       Started Post Routing ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Usage: 3080 = (1331 H, 1749 V) = (1.12% H, 1.60% V) = (2.276e+03um H, 2.991e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       numNets=5  numFullyRipUpNets=5  numPartialRipUpNets=5 routedWL=0
[11/02 17:20:53     46s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 10]
[11/02 17:20:53     46s] (I)       Started Build MST ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Generate topology with single threads
[11/02 17:20:53     46s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       total 2D Cap : 272346 = (150946 H, 121400 V)
[11/02 17:20:53     46s] [NR-eGR] Layer group 4: route 5 net(s) in layer range [3, 10]
[11/02 17:20:53     46s] (I)       ============  Phase 1a Route ============
[11/02 17:20:53     46s] (I)       Started Phase 1a ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Usage: 3886 = (1672 H, 2214 V) = (1.11% H, 1.82% V) = (2.859e+03um H, 3.786e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1b Route ============
[11/02 17:20:53     46s] (I)       Usage: 3886 = (1672 H, 2214 V) = (1.11% H, 1.82% V) = (2.859e+03um H, 3.786e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.645060e+03um
[11/02 17:20:53     46s] (I)       ============  Phase 1c Route ============
[11/02 17:20:53     46s] (I)       Usage: 3886 = (1672 H, 2214 V) = (1.11% H, 1.82% V) = (2.859e+03um H, 3.786e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1d Route ============
[11/02 17:20:53     46s] (I)       Usage: 3886 = (1672 H, 2214 V) = (1.11% H, 1.82% V) = (2.859e+03um H, 3.786e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1e Route ============
[11/02 17:20:53     46s] (I)       Started Phase 1e ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Usage: 3886 = (1672 H, 2214 V) = (1.11% H, 1.82% V) = (2.859e+03um H, 3.786e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.645060e+03um
[11/02 17:20:53     46s] [NR-eGR] 
[11/02 17:20:53     46s] (I)       ============  Phase 1f Route ============
[11/02 17:20:53     46s] (I)       Usage: 3886 = (1672 H, 2214 V) = (1.11% H, 1.82% V) = (2.859e+03um H, 3.786e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1g Route ============
[11/02 17:20:53     46s] (I)       Started Post Routing ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Usage: 3884 = (1670 H, 2214 V) = (1.11% H, 1.82% V) = (2.856e+03um H, 3.786e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       numNets=5  numFullyRipUpNets=5  numPartialRipUpNets=5 routedWL=0
[11/02 17:20:53     46s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 11]
[11/02 17:20:53     46s] (I)       Started Build MST ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Generate topology with single threads
[11/02 17:20:53     46s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       total 2D Cap : 288734 = (167334 H, 121400 V)
[11/02 17:20:53     46s] [NR-eGR] Layer group 5: route 5 net(s) in layer range [3, 11]
[11/02 17:20:53     46s] (I)       ============  Phase 1a Route ============
[11/02 17:20:53     46s] (I)       Started Phase 1a ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Usage: 4690 = (2011 H, 2679 V) = (1.20% H, 2.21% V) = (3.439e+03um H, 4.581e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1b Route ============
[11/02 17:20:53     46s] (I)       Usage: 4690 = (2011 H, 2679 V) = (1.20% H, 2.21% V) = (3.439e+03um H, 4.581e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.019900e+03um
[11/02 17:20:53     46s] (I)       ============  Phase 1c Route ============
[11/02 17:20:53     46s] (I)       Usage: 4690 = (2011 H, 2679 V) = (1.20% H, 2.21% V) = (3.439e+03um H, 4.581e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1d Route ============
[11/02 17:20:53     46s] (I)       Usage: 4690 = (2011 H, 2679 V) = (1.20% H, 2.21% V) = (3.439e+03um H, 4.581e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1e Route ============
[11/02 17:20:53     46s] (I)       Started Phase 1e ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Usage: 4690 = (2011 H, 2679 V) = (1.20% H, 2.21% V) = (3.439e+03um H, 4.581e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.019900e+03um
[11/02 17:20:53     46s] [NR-eGR] 
[11/02 17:20:53     46s] (I)       ============  Phase 1f Route ============
[11/02 17:20:53     46s] (I)       Usage: 4690 = (2011 H, 2679 V) = (1.20% H, 2.21% V) = (3.439e+03um H, 4.581e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1g Route ============
[11/02 17:20:53     46s] (I)       Started Post Routing ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Usage: 4688 = (2011 H, 2677 V) = (1.20% H, 2.21% V) = (3.439e+03um H, 4.578e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       numNets=5  numFullyRipUpNets=0  numPartialRipUpNets=2 routedWL=510
[11/02 17:20:53     46s] [NR-eGR] Create a new net group with 2 nets and layer range [2, 11]
[11/02 17:20:53     46s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Run Multi-thread layer assignment with 1 threads
[11/02 17:20:53     46s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Started Build MST ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Generate topology with single threads
[11/02 17:20:53     46s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       total 2D Cap : 325334 = (167334 H, 158000 V)
[11/02 17:20:53     46s] [NR-eGR] Layer group 6: route 2 net(s) in layer range [2, 11]
[11/02 17:20:53     46s] (I)       ============  Phase 1a Route ============
[11/02 17:20:53     46s] (I)       Started Phase 1a ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Usage: 5269 = (2287 H, 2982 V) = (1.37% H, 1.89% V) = (3.911e+03um H, 5.099e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1b Route ============
[11/02 17:20:53     46s] (I)       Usage: 5269 = (2287 H, 2982 V) = (1.37% H, 1.89% V) = (3.911e+03um H, 5.099e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       earlyGlobalRoute overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 9.009990e+03um
[11/02 17:20:53     46s] (I)       ============  Phase 1c Route ============
[11/02 17:20:53     46s] (I)       Usage: 5269 = (2287 H, 2982 V) = (1.37% H, 1.89% V) = (3.911e+03um H, 5.099e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1d Route ============
[11/02 17:20:53     46s] (I)       Usage: 5269 = (2287 H, 2982 V) = (1.37% H, 1.89% V) = (3.911e+03um H, 5.099e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1e Route ============
[11/02 17:20:53     46s] (I)       Started Phase 1e ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Usage: 5269 = (2287 H, 2982 V) = (1.37% H, 1.89% V) = (3.911e+03um H, 5.099e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] [NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 9.009990e+03um
[11/02 17:20:53     46s] [NR-eGR] 
[11/02 17:20:53     46s] (I)       ============  Phase 1f Route ============
[11/02 17:20:53     46s] (I)       Usage: 5269 = (2287 H, 2982 V) = (1.37% H, 1.89% V) = (3.911e+03um H, 5.099e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1g Route ============
[11/02 17:20:53     46s] (I)       Started Post Routing ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Usage: 5237 = (2238 H, 2999 V) = (1.34% H, 1.90% V) = (3.827e+03um H, 5.128e+03um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Run Multi-thread layer assignment with 1 threads
[11/02 17:20:53     46s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/02 17:20:53     46s] [NR-eGR]                        OverCon            
[11/02 17:20:53     46s] [NR-eGR]                         #Gcell     %Gcell
[11/02 17:20:53     46s] [NR-eGR]       Layer                (0)    OverCon 
[11/02 17:20:53     46s] [NR-eGR] ----------------------------------------------
[11/02 17:20:53     46s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:53     46s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:53     46s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:53     46s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:53     46s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:53     46s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:53     46s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:53     46s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:53     46s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:53     46s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:53     46s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:53     46s] [NR-eGR] ----------------------------------------------
[11/02 17:20:53     46s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/02 17:20:53     46s] [NR-eGR] 
[11/02 17:20:53     46s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       total 2D Cap : 328230 = (168220 H, 160010 V)
[11/02 17:20:53     46s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/02 17:20:53     46s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/02 17:20:53     46s] (I)       ============= track Assignment ============
[11/02 17:20:53     46s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Started Greedy Track Assignment ( Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[11/02 17:20:53     46s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] (I)       Run single-thread track assignment
[11/02 17:20:53     46s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[11/02 17:20:53     46s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:53     46s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 7900
[11/02 17:20:53     46s] [NR-eGR] Metal2  (2V) length: 1.207240e+04um, number of vias: 11867
[11/02 17:20:53     46s] [NR-eGR] Metal3  (3H) length: 1.525959e+04um, number of vias: 1202
[11/02 17:20:53     46s] [NR-eGR] Metal4  (4V) length: 4.726130e+03um, number of vias: 459
[11/02 17:20:53     46s] [NR-eGR] Metal5  (5H) length: 2.166480e+03um, number of vias: 257
[11/02 17:20:53     46s] [NR-eGR] Metal6  (6V) length: 9.488100e+02um, number of vias: 220
[11/02 17:20:53     46s] [NR-eGR] Metal7  (7H) length: 1.129900e+03um, number of vias: 113
[11/02 17:20:53     46s] [NR-eGR] Metal8  (8V) length: 5.653450e+02um, number of vias: 99
[11/02 17:20:53     46s] [NR-eGR] Metal9  (9H) length: 1.930000e+01um, number of vias: 37
[11/02 17:20:53     46s] [NR-eGR] Metal10 (10V) length: 6.745000e+00um, number of vias: 28
[11/02 17:20:53     46s] [NR-eGR] Metal11 (11H) length: 1.721000e+01um, number of vias: 0
[11/02 17:20:53     46s] [NR-eGR] Total length: 3.691191e+04um, number of vias: 22182
[11/02 17:20:53     46s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:53     46s] [NR-eGR] Total eGR-routed clock nets wire length: 2.712415e+03um 
[11/02 17:20:53     46s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:53     46s] [NR-eGR] Report for selected net(s) only.
[11/02 17:20:53     46s] [NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 792
[11/02 17:20:53     46s] [NR-eGR] Metal2  (2V) length: 8.766200e+02um, number of vias: 992
[11/02 17:20:53     46s] [NR-eGR] Metal3  (3H) length: 1.124700e+03um, number of vias: 313
[11/02 17:20:53     46s] [NR-eGR] Metal4  (4V) length: 6.156250e+02um, number of vias: 23
[11/02 17:20:53     46s] [NR-eGR] Metal5  (5H) length: 8.520000e+01um, number of vias: 6
[11/02 17:20:53     46s] [NR-eGR] Metal6  (6V) length: 1.900000e-01um, number of vias: 4
[11/02 17:20:53     46s] [NR-eGR] Metal7  (7H) length: 2.000000e+00um, number of vias: 4
[11/02 17:20:53     46s] [NR-eGR] Metal8  (8V) length: 1.330000e+00um, number of vias: 4
[11/02 17:20:53     46s] [NR-eGR] Metal9  (9H) length: 2.000000e+00um, number of vias: 4
[11/02 17:20:53     46s] [NR-eGR] Metal10 (10V) length: 4.750000e+00um, number of vias: 0
[11/02 17:20:53     46s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[11/02 17:20:53     46s] [NR-eGR] Total length: 2.712415e+03um, number of vias: 2142
[11/02 17:20:53     46s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:53     46s] [NR-eGR] Total routed clock nets wire length: 2.712415e+03um, number of vias: 2142
[11/02 17:20:53     46s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:53     46s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/.rgfPLI0bZ
[11/02 17:20:53     46s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/02 17:20:53     46s]     Routing using eGR only done.
[11/02 17:20:53     46s] Net route status summary:
[11/02 17:20:53     46s]   Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=10, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/02 17:20:53     46s]   Non-clock:  2516 (unrouted=2, trialRouted=2514, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/02 17:20:53     46s] 
[11/02 17:20:53     46s] CCOPT: Done with clock implementation routing.
[11/02 17:20:53     46s] 
[11/02 17:20:53     46s]   Clock implementation routing done.
[11/02 17:20:53     46s] Fixed 10 wires.
[11/02 17:20:53     46s]   CCOpt: Starting congestion repair using flow wrapper...
[11/02 17:20:53     46s]     Congestion Repair...
[11/02 17:20:53     46s] 
[11/02 17:20:53     46s] Starting congestion repair ...
[11/02 17:20:53     46s] User Input Parameters:
[11/02 17:20:53     46s] - Congestion Driven    : On
[11/02 17:20:53     46s] - Timing Driven        : Off
[11/02 17:20:53     46s] - Area-Violation Based : On
[11/02 17:20:53     46s] - Start Rollback Level : -5
[11/02 17:20:53     46s] - Legalized            : On
[11/02 17:20:53     46s] - Window Based         : Off
[11/02 17:20:53     46s] - eDen incr mode       : Off
[11/02 17:20:53     46s] 
[11/02 17:20:53     46s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1053.3M
[11/02 17:20:53     46s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:1053.3M
[11/02 17:20:53     46s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1053.3M
[11/02 17:20:53     46s] Starting Early Global Route congestion estimation: mem = 1053.3M
[11/02 17:20:53     46s] (I)       Started Loading and Dumping File ( Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Reading DB...
[11/02 17:20:53     46s] (I)       Read data from FE... (mem=1053.3M)
[11/02 17:20:53     46s] (I)       Read nodes and places... (mem=1053.3M)
[11/02 17:20:53     46s] (I)       Done Read nodes and places (cpu=0.002s, mem=1053.3M)
[11/02 17:20:53     46s] (I)       Read nets... (mem=1053.3M)
[11/02 17:20:53     46s] (I)       Done Read nets (cpu=0.004s, mem=1053.3M)
[11/02 17:20:53     46s] (I)       Done Read data from FE (cpu=0.006s, mem=1053.3M)
[11/02 17:20:53     46s] (I)       before initializing RouteDB syMemory usage = 1053.3 MB
[11/02 17:20:53     46s] (I)       Honor MSV route constraint: false
[11/02 17:20:53     46s] (I)       Maximum routing layer  : 127
[11/02 17:20:53     46s] (I)       Minimum routing layer  : 2
[11/02 17:20:53     46s] (I)       Supply scale factor H  : 1.00
[11/02 17:20:53     46s] (I)       Supply scale factor V  : 1.00
[11/02 17:20:53     46s] (I)       Number of tracks used by clock wire: 0
[11/02 17:20:53     46s] (I)       Reverse direction      : 
[11/02 17:20:53     46s] (I)       Honor partition pin guides: true
[11/02 17:20:53     46s] (I)       Only route the nets which are selected in the DB: false
[11/02 17:20:53     46s] (I)       Route secondary PG pins: false
[11/02 17:20:53     46s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)                              : true
[11/02 17:20:53     46s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[11/02 17:20:53     46s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[11/02 17:20:53     46s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[11/02 17:20:53     46s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[11/02 17:20:53     46s] (I)       Counted 3658 PG shapes. We will not process PG shapes layer by layer.
[11/02 17:20:53     46s] (I)       build grid graph
[11/02 17:20:53     46s] (I)       build grid graph start
[11/02 17:20:53     46s] [NR-eGR] Track table information for default rule: 
[11/02 17:20:53     46s] [NR-eGR] Metal1 has no routable track
[11/02 17:20:53     46s] [NR-eGR] Metal2 has single uniform track structure
[11/02 17:20:53     46s] [NR-eGR] Metal3 has single uniform track structure
[11/02 17:20:53     46s] [NR-eGR] Metal4 has single uniform track structure
[11/02 17:20:53     46s] [NR-eGR] Metal5 has single uniform track structure
[11/02 17:20:53     46s] [NR-eGR] Metal6 has single uniform track structure
[11/02 17:20:53     46s] [NR-eGR] Metal7 has single uniform track structure
[11/02 17:20:53     46s] [NR-eGR] Metal8 has single uniform track structure
[11/02 17:20:53     46s] [NR-eGR] Metal9 has single uniform track structure
[11/02 17:20:53     46s] [NR-eGR] Metal10 has single uniform track structure
[11/02 17:20:53     46s] [NR-eGR] Metal11 has single uniform track structure
[11/02 17:20:53     46s] (I)       build grid graph end
[11/02 17:20:53     46s] (I)       ===========================================================================
[11/02 17:20:53     46s] (I)       == Report All Rule Vias ==
[11/02 17:20:53     46s] (I)       ===========================================================================
[11/02 17:20:53     46s] (I)        Via Rule : (Default)
[11/02 17:20:53     46s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:53     46s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:53     46s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[11/02 17:20:53     46s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[11/02 17:20:53     46s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[11/02 17:20:53     46s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[11/02 17:20:53     46s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[11/02 17:20:53     46s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[11/02 17:20:53     46s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[11/02 17:20:53     46s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[11/02 17:20:53     46s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[11/02 17:20:53     46s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[11/02 17:20:53     46s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)       ===========================================================================
[11/02 17:20:53     46s] (I)        Via Rule : LEFSpecialRouteSpec
[11/02 17:20:53     46s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:53     46s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:53     46s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)       ===========================================================================
[11/02 17:20:53     46s] (I)        Via Rule : VLMDefaultSetup
[11/02 17:20:53     46s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:53     46s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:53     46s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:53     46s] (I)       ===========================================================================
[11/02 17:20:53     46s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Num PG vias on layer 1 : 0
[11/02 17:20:53     46s] (I)       Num PG vias on layer 2 : 0
[11/02 17:20:53     46s] (I)       Num PG vias on layer 3 : 0
[11/02 17:20:53     46s] (I)       Num PG vias on layer 4 : 0
[11/02 17:20:53     46s] (I)       Num PG vias on layer 5 : 0
[11/02 17:20:53     46s] (I)       Num PG vias on layer 6 : 0
[11/02 17:20:53     46s] (I)       Num PG vias on layer 7 : 0
[11/02 17:20:53     46s] (I)       Num PG vias on layer 8 : 0
[11/02 17:20:53     46s] (I)       Num PG vias on layer 9 : 0
[11/02 17:20:53     46s] (I)       Num PG vias on layer 10 : 0
[11/02 17:20:53     46s] (I)       Num PG vias on layer 11 : 0
[11/02 17:20:53     46s] [NR-eGR] Read 6509 PG shapes
[11/02 17:20:53     46s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] [NR-eGR] #Routing Blockages  : 0
[11/02 17:20:53     46s] [NR-eGR] #Instance Blockages : 0
[11/02 17:20:53     46s] [NR-eGR] #PG Blockages       : 6509
[11/02 17:20:53     46s] [NR-eGR] #Bump Blockages     : 0
[11/02 17:20:53     46s] [NR-eGR] #Boundary Blockages : 0
[11/02 17:20:53     46s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[11/02 17:20:53     46s] [NR-eGR] Num Prerouted Nets = 10  Num Prerouted Wires = 2665
[11/02 17:20:53     46s] (I)       readDataFromPlaceDB
[11/02 17:20:53     46s] (I)       Read net information..
[11/02 17:20:53     46s] [NR-eGR] Read numTotalNets=2524  numIgnoredNets=10
[11/02 17:20:53     46s] (I)       Read testcase time = 0.001 seconds
[11/02 17:20:53     46s] 
[11/02 17:20:53     46s] (I)       early_global_route_priority property id does not exist.
[11/02 17:20:53     46s] (I)       Start initializing grid graph
[11/02 17:20:53     46s] (I)       End initializing grid graph
[11/02 17:20:53     46s] (I)       Model blockages into capacity
[11/02 17:20:53     46s] (I)       Read Num Blocks=6509  Num Prerouted Wires=2665  Num CS=0
[11/02 17:20:53     46s] (I)       Started Modeling ( Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Started Modeling Layer 1 ( Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Started Modeling Layer 2 ( Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Layer 1 (V) : #blockages 840 : #preroutes 1765
[11/02 17:20:53     46s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Started Modeling Layer 3 ( Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Layer 2 (H) : #blockages 840 : #preroutes 749
[11/02 17:20:53     46s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Started Modeling Layer 4 ( Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Layer 3 (V) : #blockages 840 : #preroutes 110
[11/02 17:20:53     46s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Started Modeling Layer 5 ( Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Layer 4 (H) : #blockages 840 : #preroutes 15
[11/02 17:20:53     46s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Started Modeling Layer 6 ( Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Layer 5 (V) : #blockages 840 : #preroutes 5
[11/02 17:20:53     46s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Started Modeling Layer 7 ( Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Layer 6 (H) : #blockages 840 : #preroutes 5
[11/02 17:20:53     46s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Started Modeling Layer 8 ( Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Layer 7 (V) : #blockages 840 : #preroutes 5
[11/02 17:20:53     46s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Started Modeling Layer 9 ( Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Layer 8 (H) : #blockages 525 : #preroutes 9
[11/02 17:20:53     46s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Started Modeling Layer 10 ( Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Layer 9 (V) : #blockages 104 : #preroutes 2
[11/02 17:20:53     46s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Started Modeling Layer 11 ( Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[11/02 17:20:53     46s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Number of ignored nets = 10
[11/02 17:20:53     46s] (I)       Number of fixed nets = 10.  Ignored: Yes
[11/02 17:20:53     46s] (I)       Number of clock nets = 10.  Ignored: No
[11/02 17:20:53     46s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/02 17:20:53     46s] (I)       Number of special nets = 0.  Ignored: Yes
[11/02 17:20:53     46s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/02 17:20:53     46s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/02 17:20:53     46s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/02 17:20:53     46s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/02 17:20:53     46s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/02 17:20:53     46s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1053.3 MB
[11/02 17:20:53     46s] (I)       Ndr track 0 does not exist
[11/02 17:20:53     46s] (I)       Ndr track 0 does not exist
[11/02 17:20:53     46s] (I)       Layer1  viaCost=200.00
[11/02 17:20:53     46s] (I)       Layer2  viaCost=200.00
[11/02 17:20:53     46s] (I)       Layer3  viaCost=200.00
[11/02 17:20:53     46s] (I)       Layer4  viaCost=200.00
[11/02 17:20:53     46s] (I)       Layer5  viaCost=200.00
[11/02 17:20:53     46s] (I)       Layer6  viaCost=200.00
[11/02 17:20:53     46s] (I)       Layer7  viaCost=200.00
[11/02 17:20:53     46s] (I)       Layer8  viaCost=200.00
[11/02 17:20:53     46s] (I)       Layer9  viaCost=200.00
[11/02 17:20:53     46s] (I)       Layer10  viaCost=200.00
[11/02 17:20:53     46s] (I)       ---------------------Grid Graph Info--------------------
[11/02 17:20:53     46s] (I)       Routing area        : (0, 0) - (231200, 229140)
[11/02 17:20:53     46s] (I)       Core area           : (14400, 13680) - (216800, 215460)
[11/02 17:20:53     46s] (I)       Site width          :   400  (dbu)
[11/02 17:20:53     46s] (I)       Row height          :  3420  (dbu)
[11/02 17:20:53     46s] (I)       GCell width         :  3420  (dbu)
[11/02 17:20:53     46s] (I)       GCell height        :  3420  (dbu)
[11/02 17:20:53     46s] (I)       Grid                :    68    67    11
[11/02 17:20:53     46s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/02 17:20:53     46s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/02 17:20:53     46s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/02 17:20:53     46s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/02 17:20:53     46s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/02 17:20:53     46s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/02 17:20:53     46s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/02 17:20:53     46s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190   600   570
[11/02 17:20:53     46s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/02 17:20:53     46s] (I)       Total num of tracks :     0   578   603   578   603   578   603   578   603   231   241
[11/02 17:20:53     46s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/02 17:20:53     46s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/02 17:20:53     46s] (I)       --------------------------------------------------------
[11/02 17:20:53     46s] 
[11/02 17:20:53     46s] [NR-eGR] ============ Routing rule table ============
[11/02 17:20:53     46s] [NR-eGR] Rule id: 0  Nets: 0 
[11/02 17:20:53     46s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[11/02 17:20:53     46s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800  L7=760  L8=800  L9=760  L10=2000  L11=1900
[11/02 17:20:53     46s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2  L11=2
[11/02 17:20:53     46s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:53     46s] [NR-eGR] Rule id: 1  Nets: 2514 
[11/02 17:20:53     46s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/02 17:20:53     46s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[11/02 17:20:53     46s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:53     46s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:53     46s] [NR-eGR] ========================================
[11/02 17:20:53     46s] [NR-eGR] 
[11/02 17:20:53     46s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/02 17:20:53     46s] (I)       blocked tracks on layer2 : = 6840 / 38726 (17.66%)
[11/02 17:20:53     46s] (I)       blocked tracks on layer3 : = 1560 / 41004 (3.80%)
[11/02 17:20:53     46s] (I)       blocked tracks on layer4 : = 6840 / 38726 (17.66%)
[11/02 17:20:53     46s] (I)       blocked tracks on layer5 : = 1560 / 41004 (3.80%)
[11/02 17:20:53     46s] (I)       blocked tracks on layer6 : = 6840 / 38726 (17.66%)
[11/02 17:20:53     46s] (I)       blocked tracks on layer7 : = 1560 / 41004 (3.80%)
[11/02 17:20:53     46s] (I)       blocked tracks on layer8 : = 6900 / 38726 (17.82%)
[11/02 17:20:53     46s] (I)       blocked tracks on layer9 : = 14525 / 41004 (35.42%)
[11/02 17:20:53     46s] (I)       blocked tracks on layer10 : = 5400 / 15477 (34.89%)
[11/02 17:20:53     46s] (I)       blocked tracks on layer11 : = 0 / 16388 (0.00%)
[11/02 17:20:53     46s] (I)       After initializing earlyGlobalRoute syMemory usage = 1053.3 MB
[11/02 17:20:53     46s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Started Global Routing ( Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       ============= Initialization =============
[11/02 17:20:53     46s] (I)       totalPins=7881  totalGlobalPin=7676 (97.40%)
[11/02 17:20:53     46s] (I)       Started Build MST ( Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Generate topology with single threads
[11/02 17:20:53     46s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       total 2D Cap : 326141 = (167878 H, 158263 V)
[11/02 17:20:53     46s] [NR-eGR] Layer group 1: route 2514 net(s) in layer range [2, 11]
[11/02 17:20:53     46s] (I)       ============  Phase 1a Route ============
[11/02 17:20:53     46s] (I)       Started Phase 1a ( Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Usage: 18537 = (9611 H, 8926 V) = (5.72% H, 5.64% V) = (1.643e+04um H, 1.526e+04um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1b Route ============
[11/02 17:20:53     46s] (I)       Usage: 18537 = (9611 H, 8926 V) = (5.72% H, 5.64% V) = (1.643e+04um H, 1.526e+04um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.169827e+04um
[11/02 17:20:53     46s] (I)       ============  Phase 1c Route ============
[11/02 17:20:53     46s] (I)       Usage: 18537 = (9611 H, 8926 V) = (5.72% H, 5.64% V) = (1.643e+04um H, 1.526e+04um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1d Route ============
[11/02 17:20:53     46s] (I)       Usage: 18537 = (9611 H, 8926 V) = (5.72% H, 5.64% V) = (1.643e+04um H, 1.526e+04um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] (I)       ============  Phase 1e Route ============
[11/02 17:20:53     46s] (I)       Started Phase 1e ( Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Usage: 18537 = (9611 H, 8926 V) = (5.72% H, 5.64% V) = (1.643e+04um H, 1.526e+04um V)
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.169827e+04um
[11/02 17:20:53     46s] [NR-eGR] 
[11/02 17:20:53     46s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Run Multi-thread layer assignment with 1 threads
[11/02 17:20:53     46s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       ============  Phase 1l Route ============
[11/02 17:20:53     46s] (I)       
[11/02 17:20:53     46s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/02 17:20:53     46s] [NR-eGR]                        OverCon            
[11/02 17:20:53     46s] [NR-eGR]                         #Gcell     %Gcell
[11/02 17:20:53     46s] [NR-eGR]       Layer                (1)    OverCon 
[11/02 17:20:53     46s] [NR-eGR] ----------------------------------------------
[11/02 17:20:53     46s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:53     46s] [NR-eGR]  Metal2  (2)         2( 0.04%)   ( 0.04%) 
[11/02 17:20:53     46s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:53     46s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:53     46s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:53     46s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:53     46s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:53     46s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:53     46s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:53     46s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:53     46s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:53     46s] [NR-eGR] ----------------------------------------------
[11/02 17:20:53     46s] [NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[11/02 17:20:53     46s] [NR-eGR] 
[11/02 17:20:53     46s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       total 2D Cap : 328653 = (168702 H, 159951 V)
[11/02 17:20:53     46s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/02 17:20:53     46s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/02 17:20:53     46s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1053.3M
[11/02 17:20:53     46s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.038, REAL:0.038, MEM:1053.3M
[11/02 17:20:53     46s] OPERPROF: Starting HotSpotCal at level 1, MEM:1053.3M
[11/02 17:20:53     46s] [hotspot] +------------+---------------+---------------+
[11/02 17:20:53     46s] [hotspot] |            |   max hotspot | total hotspot |
[11/02 17:20:53     46s] [hotspot] +------------+---------------+---------------+
[11/02 17:20:53     46s] [hotspot] | normalized |          0.00 |          0.00 |
[11/02 17:20:53     46s] [hotspot] +------------+---------------+---------------+
[11/02 17:20:53     46s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/02 17:20:53     46s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/02 17:20:53     46s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1053.3M
[11/02 17:20:53     46s] 
[11/02 17:20:53     46s] === incrementalPlace Internal Loop 1 ===
[11/02 17:20:53     46s] Skipped repairing congestion.
[11/02 17:20:53     46s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1053.3M
[11/02 17:20:53     46s] Starting Early Global Route wiring: mem = 1053.3M
[11/02 17:20:53     46s] (I)       ============= track Assignment ============
[11/02 17:20:53     46s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Started Greedy Track Assignment ( Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[11/02 17:20:53     46s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] (I)       Run Multi-thread track assignment
[11/02 17:20:53     46s] (I)       Finished Greedy Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1053.27 MB )
[11/02 17:20:53     46s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:53     46s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 7900
[11/02 17:20:53     46s] [NR-eGR] Metal2  (2V) length: 1.144009e+04um, number of vias: 11750
[11/02 17:20:53     46s] [NR-eGR] Metal3  (3H) length: 1.475013e+04um, number of vias: 1332
[11/02 17:20:53     46s] [NR-eGR] Metal4  (4V) length: 5.188725e+03um, number of vias: 502
[11/02 17:20:53     46s] [NR-eGR] Metal5  (5H) length: 2.696610e+03um, number of vias: 267
[11/02 17:20:53     46s] [NR-eGR] Metal6  (6V) length: 1.085590e+03um, number of vias: 220
[11/02 17:20:53     46s] [NR-eGR] Metal7  (7H) length: 1.101650e+03um, number of vias: 113
[11/02 17:20:53     46s] [NR-eGR] Metal8  (8V) length: 5.907800e+02um, number of vias: 99
[11/02 17:20:53     46s] [NR-eGR] Metal9  (9H) length: 2.030000e+01um, number of vias: 37
[11/02 17:20:53     46s] [NR-eGR] Metal10 (10V) length: 7.600000e+00um, number of vias: 28
[11/02 17:20:53     46s] [NR-eGR] Metal11 (11H) length: 4.391000e+01um, number of vias: 0
[11/02 17:20:53     46s] [NR-eGR] Total length: 3.692539e+04um, number of vias: 22248
[11/02 17:20:53     46s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:53     46s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/02 17:20:53     46s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:53     46s] Early Global Route wiring runtime: 0.05 seconds, mem = 1053.3M
[11/02 17:20:53     46s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.049, REAL:0.049, MEM:1053.3M
[11/02 17:20:53     46s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[11/02 17:20:53     46s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/02 17:20:53     46s]   CCOpt: Starting congestion repair using flow wrapper done.
[11/02 17:20:53     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:1053.3M
[11/02 17:20:53     46s] #spOpts: N=45 
[11/02 17:20:53     46s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1053.3M
[11/02 17:20:53     46s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1053.3M
[11/02 17:20:53     46s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[11/02 17:20:53     46s] Type 'man IMPSP-365' for more detail.
[11/02 17:20:53     46s] Core basic site is CoreSite
[11/02 17:20:53     46s] SiteArray: non-trimmed site array dimensions = 59 x 506
[11/02 17:20:53     46s] SiteArray: use 122,880 bytes
[11/02 17:20:53     46s] SiteArray: current memory after site array memory allocation 1053.4M
[11/02 17:20:53     46s] SiteArray: FP blocked sites are writable
[11/02 17:20:53     46s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/02 17:20:53     46s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1053.4M
[11/02 17:20:53     46s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:1053.4M
[11/02 17:20:53     46s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.050, MEM:1053.4M
[11/02 17:20:53     46s] OPERPROF:     Starting CMU at level 3, MEM:1053.4M
[11/02 17:20:53     46s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
[11/02 17:20:53     46s] Type 'man IMPSP-270' for more detail.
[11/02 17:20:53     46s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:1056.4M
[11/02 17:20:53     46s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.058, REAL:0.058, MEM:1056.4M
[11/02 17:20:53     46s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1056.4MB).
[11/02 17:20:53     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.063, REAL:0.063, MEM:1056.4M
[11/02 17:20:53     46s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/02 17:20:53     46s]   Leaving CCOpt scope - extractRC...
[11/02 17:20:53     46s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/02 17:20:53     46s] Extraction called for design 'mpadd32_shift' of instances=1973 and nets=2526 using extraction engine 'preRoute' .
[11/02 17:20:53     46s] PreRoute RC Extraction called for design mpadd32_shift.
[11/02 17:20:53     46s] RC Extraction called in multi-corner(1) mode.
[11/02 17:20:53     46s] RCMode: PreRoute
[11/02 17:20:53     46s]       RC Corner Indexes            0   
[11/02 17:20:53     46s] Capacitance Scaling Factor   : 1.00000 
[11/02 17:20:53     46s] Resistance Scaling Factor    : 1.00000 
[11/02 17:20:53     46s] Clock Cap. Scaling Factor    : 1.00000 
[11/02 17:20:53     46s] Clock Res. Scaling Factor    : 1.00000 
[11/02 17:20:53     46s] Shrink Factor                : 1.00000
[11/02 17:20:53     46s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/02 17:20:53     46s] Using Quantus QRC technology file ...
[11/02 17:20:53     46s] LayerId::1 widthSet size::1
[11/02 17:20:53     46s] LayerId::2 widthSet size::1
[11/02 17:20:53     46s] LayerId::3 widthSet size::1
[11/02 17:20:53     46s] LayerId::4 widthSet size::1
[11/02 17:20:53     46s] LayerId::5 widthSet size::1
[11/02 17:20:53     46s] LayerId::6 widthSet size::1
[11/02 17:20:53     46s] LayerId::7 widthSet size::1
[11/02 17:20:53     46s] LayerId::8 widthSet size::1
[11/02 17:20:53     46s] LayerId::9 widthSet size::1
[11/02 17:20:53     46s] LayerId::10 widthSet size::1
[11/02 17:20:53     46s] LayerId::11 widthSet size::1
[11/02 17:20:53     46s] Updating RC grid for preRoute extraction ...
[11/02 17:20:53     46s] Initializing multi-corner resistance tables ...
[11/02 17:20:53     46s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1056.438M)
[11/02 17:20:53     46s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/02 17:20:53     46s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:53     46s] Not writing Steiner routes to the DB after clustering cong repair call.
[11/02 17:20:53     46s]   Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
[11/02 17:20:53     46s]   Rebuilding timing graph...
[11/02 17:20:53     46s]   Rebuilding timing graph done.
[11/02 17:20:53     46s] End AAE Lib Interpolated Model. (MEM=1062.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:20:53     46s]   Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/02 17:20:53     46s]   Clock DAG stats after clustering cong repair call:
[11/02 17:20:53     46s]     cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:53     46s]     cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
[11/02 17:20:53     46s]     cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
[11/02 17:20:53     46s]     sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:53     46s]     wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.184pF, total=0.200pF
[11/02 17:20:53     46s]     wire lengths     : top=0.000um, trunk=249.550um, leaf=2387.383um, total=2636.933um
[11/02 17:20:53     46s]     hp wire lengths  : top=0.000um, trunk=146.750um, leaf=576.270um, total=723.020um
[11/02 17:20:53     46s]   Clock DAG net violations after clustering cong repair call: none
[11/02 17:20:53     46s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[11/02 17:20:53     46s]     Trunk : target=0.100ns count=2 avg=0.050ns sd=0.014ns min=0.041ns max=0.060ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:53     46s]     Leaf  : target=0.100ns count=8 avg=0.050ns sd=0.000ns min=0.050ns max=0.051ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:53     46s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[11/02 17:20:53     46s]      Bufs: CLKBUFX20: 9 
[11/02 17:20:53     46s]   Primary reporting skew groups after clustering cong repair call:
[11/02 17:20:53     46s]     skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157, avg=0.156, sd=0.001], skew [0.002 vs 0.070], 100% {0.155, 0.157} (wid=0.004 ws=0.003) (gid=0.154 gs=0.001)
[11/02 17:20:53     46s]       min path sink: s6_reg[16]/CK
[11/02 17:20:53     46s]       max path sink: b7_reg[30]/CK
[11/02 17:20:53     46s]   Skew group summary after clustering cong repair call:
[11/02 17:20:53     46s]     skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157, avg=0.156, sd=0.001], skew [0.002 vs 0.070], 100% {0.155, 0.157} (wid=0.004 ws=0.003) (gid=0.154 gs=0.001)
[11/02 17:20:53     46s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/02 17:20:53     46s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:20:53     46s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:20:53     46s]   Stage::Clustering done. (took cpu=0:00:01.4 real=0:00:01.4)
[11/02 17:20:53     46s]   Stage::DRV Fixing...
[11/02 17:20:53     46s]   Fixing clock tree slew time and max cap violations...
[11/02 17:20:53     46s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/02 17:20:53     46s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[11/02 17:20:53     46s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:53     46s]       cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
[11/02 17:20:53     46s]       cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
[11/02 17:20:53     46s]       sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:53     46s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.184pF, total=0.200pF
[11/02 17:20:53     46s]       wire lengths     : top=0.000um, trunk=249.550um, leaf=2387.383um, total=2636.933um
[11/02 17:20:53     46s]       hp wire lengths  : top=0.000um, trunk=146.750um, leaf=576.270um, total=723.020um
[11/02 17:20:53     46s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[11/02 17:20:53     46s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[11/02 17:20:53     46s]       Trunk : target=0.100ns count=2 avg=0.050ns sd=0.014ns min=0.041ns max=0.060ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:53     46s]       Leaf  : target=0.100ns count=8 avg=0.050ns sd=0.000ns min=0.050ns max=0.051ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:53     46s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[11/02 17:20:53     46s]        Bufs: CLKBUFX20: 9 
[11/02 17:20:53     46s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[11/02 17:20:53     46s]       skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157]
[11/02 17:20:53     46s]       min path sink: s6_reg[16]/CK
[11/02 17:20:53     46s]       max path sink: b7_reg[30]/CK
[11/02 17:20:53     46s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[11/02 17:20:53     46s]       skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157]
[11/02 17:20:53     46s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:53     46s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:53     46s]   Fixing clock tree slew time and max cap violations - detailed pass...
[11/02 17:20:53     46s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/02 17:20:53     46s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/02 17:20:53     46s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:53     46s]       cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
[11/02 17:20:53     46s]       cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
[11/02 17:20:53     46s]       sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:53     46s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.184pF, total=0.200pF
[11/02 17:20:53     46s]       wire lengths     : top=0.000um, trunk=249.550um, leaf=2387.383um, total=2636.933um
[11/02 17:20:53     46s]       hp wire lengths  : top=0.000um, trunk=146.750um, leaf=576.270um, total=723.020um
[11/02 17:20:53     46s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[11/02 17:20:53     46s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/02 17:20:53     46s]       Trunk : target=0.100ns count=2 avg=0.050ns sd=0.014ns min=0.041ns max=0.060ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:53     46s]       Leaf  : target=0.100ns count=8 avg=0.050ns sd=0.000ns min=0.050ns max=0.051ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:53     46s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[11/02 17:20:53     46s]        Bufs: CLKBUFX20: 9 
[11/02 17:20:53     46s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/02 17:20:53     46s]       skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157, avg=0.156, sd=0.001], skew [0.002 vs 0.070], 100% {0.155, 0.157} (wid=0.004 ws=0.003) (gid=0.154 gs=0.001)
[11/02 17:20:53     46s]       min path sink: s6_reg[16]/CK
[11/02 17:20:53     46s]       max path sink: b7_reg[30]/CK
[11/02 17:20:53     46s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/02 17:20:53     46s]       skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157, avg=0.156, sd=0.001], skew [0.002 vs 0.070], 100% {0.155, 0.157} (wid=0.004 ws=0.003) (gid=0.154 gs=0.001)
[11/02 17:20:53     46s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:53     46s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:53     46s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:53     46s]   Stage::Insertion Delay Reduction...
[11/02 17:20:53     46s]   Removing unnecessary root buffering...
[11/02 17:20:54     47s]     Clock DAG stats after 'Removing unnecessary root buffering':
[11/02 17:20:54     47s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:54     47s]       cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
[11/02 17:20:54     47s]       cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
[11/02 17:20:54     47s]       sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:54     47s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.184pF, total=0.200pF
[11/02 17:20:54     47s]       wire lengths     : top=0.000um, trunk=249.550um, leaf=2387.383um, total=2636.933um
[11/02 17:20:54     47s]       hp wire lengths  : top=0.000um, trunk=146.750um, leaf=576.270um, total=723.020um
[11/02 17:20:54     47s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[11/02 17:20:54     47s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[11/02 17:20:54     47s]       Trunk : target=0.100ns count=2 avg=0.050ns sd=0.014ns min=0.041ns max=0.060ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:54     47s]       Leaf  : target=0.100ns count=8 avg=0.050ns sd=0.000ns min=0.050ns max=0.051ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:54     47s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[11/02 17:20:54     47s]        Bufs: CLKBUFX20: 9 
[11/02 17:20:54     47s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[11/02 17:20:54     47s]       skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157]
[11/02 17:20:54     47s]       min path sink: s6_reg[16]/CK
[11/02 17:20:54     47s]       max path sink: b7_reg[30]/CK
[11/02 17:20:54     47s]     Skew group summary after 'Removing unnecessary root buffering':
[11/02 17:20:54     47s]       skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157]
[11/02 17:20:54     47s]     Legalizer API calls during this step: 49 succeeded with high effort: 49 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:54     47s]   Removing unnecessary root buffering done. (took cpu=0:00:00.6 real=0:00:00.6)
[11/02 17:20:54     47s]   Removing unconstrained drivers...
[11/02 17:20:54     47s]     Clock DAG stats after 'Removing unconstrained drivers':
[11/02 17:20:54     47s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:54     47s]       cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
[11/02 17:20:54     47s]       cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
[11/02 17:20:54     47s]       sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:54     47s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.184pF, total=0.200pF
[11/02 17:20:54     47s]       wire lengths     : top=0.000um, trunk=249.550um, leaf=2387.383um, total=2636.933um
[11/02 17:20:54     47s]       hp wire lengths  : top=0.000um, trunk=146.750um, leaf=576.270um, total=723.020um
[11/02 17:20:54     47s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[11/02 17:20:54     47s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[11/02 17:20:54     47s]       Trunk : target=0.100ns count=2 avg=0.050ns sd=0.014ns min=0.041ns max=0.060ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:54     47s]       Leaf  : target=0.100ns count=8 avg=0.050ns sd=0.000ns min=0.050ns max=0.051ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:54     47s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[11/02 17:20:54     47s]        Bufs: CLKBUFX20: 9 
[11/02 17:20:54     47s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[11/02 17:20:54     47s]       skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157]
[11/02 17:20:54     47s]       min path sink: s6_reg[16]/CK
[11/02 17:20:54     47s]       max path sink: b7_reg[30]/CK
[11/02 17:20:54     47s]     Skew group summary after 'Removing unconstrained drivers':
[11/02 17:20:54     47s]       skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157]
[11/02 17:20:54     47s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:54     47s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:54     47s]   Checking for inverting clock gates...
[11/02 17:20:54     47s]   Checking for inverting clock gates done.
[11/02 17:20:54     47s]   Reducing insertion delay 1...
[11/02 17:20:54     47s] Accumulated time to calculate placeable region: 3.2e-05
[11/02 17:20:54     47s]     Clock DAG stats after 'Reducing insertion delay 1':
[11/02 17:20:54     47s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:54     47s]       cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
[11/02 17:20:54     47s]       cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
[11/02 17:20:54     47s]       sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:54     47s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.184pF, total=0.200pF
[11/02 17:20:54     47s]       wire lengths     : top=0.000um, trunk=249.550um, leaf=2387.383um, total=2636.933um
[11/02 17:20:54     47s]       hp wire lengths  : top=0.000um, trunk=146.750um, leaf=576.270um, total=723.020um
[11/02 17:20:54     47s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[11/02 17:20:54     47s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[11/02 17:20:54     47s]       Trunk : target=0.100ns count=2 avg=0.050ns sd=0.014ns min=0.041ns max=0.060ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:54     47s]       Leaf  : target=0.100ns count=8 avg=0.050ns sd=0.000ns min=0.050ns max=0.051ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:54     47s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[11/02 17:20:54     47s]        Bufs: CLKBUFX20: 9 
[11/02 17:20:54     47s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[11/02 17:20:54     47s]       skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157]
[11/02 17:20:54     47s]       min path sink: s6_reg[16]/CK
[11/02 17:20:54     47s]       max path sink: b7_reg[30]/CK
[11/02 17:20:54     47s]     Skew group summary after 'Reducing insertion delay 1':
[11/02 17:20:54     47s]       skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157]
[11/02 17:20:54     47s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:54     47s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:54     47s]   Removing longest path buffering...
[11/02 17:20:55     47s]     Clock DAG stats after 'Removing longest path buffering':
[11/02 17:20:55     47s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:55     47s]       cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
[11/02 17:20:55     47s]       cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
[11/02 17:20:55     47s]       sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:55     47s]       wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.184pF, total=0.200pF
[11/02 17:20:55     47s]       wire lengths     : top=0.000um, trunk=249.550um, leaf=2387.383um, total=2636.933um
[11/02 17:20:55     47s]       hp wire lengths  : top=0.000um, trunk=146.750um, leaf=576.270um, total=723.020um
[11/02 17:20:55     47s]     Clock DAG net violations after 'Removing longest path buffering': none
[11/02 17:20:55     47s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[11/02 17:20:55     47s]       Trunk : target=0.100ns count=2 avg=0.050ns sd=0.014ns min=0.041ns max=0.060ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:55     47s]       Leaf  : target=0.100ns count=8 avg=0.050ns sd=0.000ns min=0.050ns max=0.051ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:55     47s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[11/02 17:20:55     47s]        Bufs: CLKBUFX20: 9 
[11/02 17:20:55     47s]     Primary reporting skew groups after 'Removing longest path buffering':
[11/02 17:20:55     47s]       skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157]
[11/02 17:20:55     47s]       min path sink: s6_reg[16]/CK
[11/02 17:20:55     47s]       max path sink: b7_reg[30]/CK
[11/02 17:20:55     47s]     Skew group summary after 'Removing longest path buffering':
[11/02 17:20:55     47s]       skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157]
[11/02 17:20:55     47s]     Legalizer API calls during this step: 49 succeeded with high effort: 49 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:55     47s]   Removing longest path buffering done. (took cpu=0:00:00.6 real=0:00:00.6)
[11/02 17:20:55     47s]   Reducing insertion delay 2...
[11/02 17:20:55     47s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:20:55     47s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:20:55     47s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:20:55     47s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:20:56     48s] Path optimization required 336 stage delay updates 
[11/02 17:20:56     48s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:20:56     48s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:20:56     48s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:20:56     48s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:20:56     48s]     Clock DAG stats after 'Reducing insertion delay 2':
[11/02 17:20:56     48s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:56     48s]       cell areas       : b=72.504um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=72.504um^2
[11/02 17:20:56     48s]       cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
[11/02 17:20:56     48s]       sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:56     48s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
[11/02 17:20:56     48s]       wire lengths     : top=0.000um, trunk=226.100um, leaf=2400.456um, total=2626.555um
[11/02 17:20:56     48s]       hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
[11/02 17:20:56     48s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[11/02 17:20:56     48s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[11/02 17:20:56     48s]       Trunk : target=0.100ns count=2 avg=0.043ns sd=0.002ns min=0.041ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     48s]       Leaf  : target=0.100ns count=8 avg=0.051ns sd=0.000ns min=0.050ns max=0.051ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     48s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[11/02 17:20:56     48s]        Bufs: CLKBUFX20: 8 CLKBUFX16: 1 
[11/02 17:20:56     48s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[11/02 17:20:56     48s]       skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.151, avg=0.151, sd=0.000], skew [0.002 vs 0.070], 100% {0.150, 0.151} (wid=0.004 ws=0.002) (gid=0.149 gs=0.001)
[11/02 17:20:56     48s]       min path sink: s6_reg[16]/CK
[11/02 17:20:56     48s]       max path sink: s7_reg[11]/CK
[11/02 17:20:56     48s]     Skew group summary after 'Reducing insertion delay 2':
[11/02 17:20:56     48s]       skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.151, avg=0.151, sd=0.000], skew [0.002 vs 0.070], 100% {0.150, 0.151} (wid=0.004 ws=0.002) (gid=0.149 gs=0.001)
[11/02 17:20:56     48s]     Legalizer API calls during this step: 167 succeeded with high effort: 167 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:56     48s]   Reducing insertion delay 2 done. (took cpu=0:00:00.8 real=0:00:00.9)
[11/02 17:20:56     48s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:02.2 real=0:00:02.2)
[11/02 17:20:56     48s]   CCOpt::Phase::Construction done. (took cpu=0:00:03.6 real=0:00:03.6)
[11/02 17:20:56     48s]   CCOpt::Phase::Implementation...
[11/02 17:20:56     48s]   Stage::Reducing Power...
[11/02 17:20:56     48s]   Improving clock tree routing...
[11/02 17:20:56     48s]     Iteration 1...
[11/02 17:20:56     48s]     Iteration 1 done.
[11/02 17:20:56     48s]     Clock DAG stats after 'Improving clock tree routing':
[11/02 17:20:56     48s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:56     48s]       cell areas       : b=72.504um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=72.504um^2
[11/02 17:20:56     48s]       cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
[11/02 17:20:56     48s]       sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:56     48s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
[11/02 17:20:56     48s]       wire lengths     : top=0.000um, trunk=226.100um, leaf=2400.456um, total=2626.555um
[11/02 17:20:56     48s]       hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
[11/02 17:20:56     48s]     Clock DAG net violations after 'Improving clock tree routing': none
[11/02 17:20:56     48s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[11/02 17:20:56     48s]       Trunk : target=0.100ns count=2 avg=0.043ns sd=0.002ns min=0.041ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     48s]       Leaf  : target=0.100ns count=8 avg=0.051ns sd=0.000ns min=0.050ns max=0.051ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     48s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[11/02 17:20:56     48s]        Bufs: CLKBUFX20: 8 CLKBUFX16: 1 
[11/02 17:20:56     48s]     Primary reporting skew groups after 'Improving clock tree routing':
[11/02 17:20:56     48s]       skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.151]
[11/02 17:20:56     48s]       min path sink: s6_reg[16]/CK
[11/02 17:20:56     48s]       max path sink: s7_reg[11]/CK
[11/02 17:20:56     48s]     Skew group summary after 'Improving clock tree routing':
[11/02 17:20:56     48s]       skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.151]
[11/02 17:20:56     48s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:56     48s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:56     48s]   Reducing clock tree power 1...
[11/02 17:20:56     48s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/02 17:20:56     49s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:56     49s]     100% 
[11/02 17:20:56     49s]     Clock DAG stats after 'Reducing clock tree power 1':
[11/02 17:20:56     49s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:56     49s]       cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
[11/02 17:20:56     49s]       cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:20:56     49s]       sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:56     49s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
[11/02 17:20:56     49s]       wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
[11/02 17:20:56     49s]       hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
[11/02 17:20:56     49s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[11/02 17:20:56     49s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[11/02 17:20:56     49s]       Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]       Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[11/02 17:20:56     49s]        Bufs: CLKBUFX12: 9 
[11/02 17:20:56     49s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[11/02 17:20:56     49s]       skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153]
[11/02 17:20:56     49s]       min path sink: s4_reg[16]/CK
[11/02 17:20:56     49s]       max path sink: s7_reg[5]/CK
[11/02 17:20:56     49s]     Skew group summary after 'Reducing clock tree power 1':
[11/02 17:20:56     49s]       skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153]
[11/02 17:20:56     49s]     Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:56     49s]   Reducing clock tree power 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/02 17:20:56     49s]   Reducing clock tree power 2...
[11/02 17:20:56     49s] Path optimization required 0 stage delay updates 
[11/02 17:20:56     49s]     Clock DAG stats after 'Reducing clock tree power 2':
[11/02 17:20:56     49s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:56     49s]       cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
[11/02 17:20:56     49s]       cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:20:56     49s]       sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:56     49s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
[11/02 17:20:56     49s]       wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
[11/02 17:20:56     49s]       hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
[11/02 17:20:56     49s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[11/02 17:20:56     49s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[11/02 17:20:56     49s]       Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]       Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[11/02 17:20:56     49s]        Bufs: CLKBUFX12: 9 
[11/02 17:20:56     49s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[11/02 17:20:56     49s]       skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153, avg=0.152, sd=0.000], skew [0.002 vs 0.070], 100% {0.151, 0.153} (wid=0.003 ws=0.002) (gid=0.150 gs=0.002)
[11/02 17:20:56     49s]       min path sink: s4_reg[16]/CK
[11/02 17:20:56     49s]       max path sink: s7_reg[5]/CK
[11/02 17:20:56     49s]     Skew group summary after 'Reducing clock tree power 2':
[11/02 17:20:56     49s]       skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153, avg=0.152, sd=0.000], skew [0.002 vs 0.070], 100% {0.151, 0.153} (wid=0.003 ws=0.002) (gid=0.150 gs=0.002)
[11/02 17:20:56     49s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:56     49s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:56     49s]   Stage::Reducing Power done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/02 17:20:56     49s]   Stage::Balancing...
[11/02 17:20:56     49s]   Approximately balancing fragments step...
[11/02 17:20:56     49s]     Resolve constraints - Approximately balancing fragments...
[11/02 17:20:56     49s]     Resolving skew group constraints...
[11/02 17:20:56     49s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:20:56     49s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:20:56     49s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:20:56     49s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:20:56     49s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:20:56     49s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:20:56     49s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[11/02 17:20:56     49s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:20:56     49s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:20:56     49s]     Resolving skew group constraints done.
[11/02 17:20:56     49s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/02 17:20:56     49s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[11/02 17:20:56     49s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[11/02 17:20:56     49s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:56     49s]     Approximately balancing fragments...
[11/02 17:20:56     49s]       Moving gates to improve sub-tree skew...
[11/02 17:20:56     49s]         Tried: 11 Succeeded: 0
[11/02 17:20:56     49s]         Topology Tried: 0 Succeeded: 0
[11/02 17:20:56     49s]         0 Succeeded with SS ratio
[11/02 17:20:56     49s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[11/02 17:20:56     49s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[11/02 17:20:56     49s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[11/02 17:20:56     49s]           cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:56     49s]           cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
[11/02 17:20:56     49s]           cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:20:56     49s]           sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:56     49s]           wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
[11/02 17:20:56     49s]           wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
[11/02 17:20:56     49s]           hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
[11/02 17:20:56     49s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[11/02 17:20:56     49s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[11/02 17:20:56     49s]           Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]           Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[11/02 17:20:56     49s]            Bufs: CLKBUFX12: 9 
[11/02 17:20:56     49s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:56     49s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:56     49s]       Approximately balancing fragments bottom up...
[11/02 17:20:56     49s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[11/02 17:20:56     49s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[11/02 17:20:56     49s]           cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:56     49s]           cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
[11/02 17:20:56     49s]           cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:20:56     49s]           sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:56     49s]           wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
[11/02 17:20:56     49s]           wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
[11/02 17:20:56     49s]           hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
[11/02 17:20:56     49s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[11/02 17:20:56     49s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[11/02 17:20:56     49s]           Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]           Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[11/02 17:20:56     49s]            Bufs: CLKBUFX12: 9 
[11/02 17:20:56     49s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:56     49s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:56     49s]       Approximately balancing fragments, wire and cell delays...
[11/02 17:20:56     49s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[11/02 17:20:56     49s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/02 17:20:56     49s]           cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:56     49s]           cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
[11/02 17:20:56     49s]           cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:20:56     49s]           sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:56     49s]           wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
[11/02 17:20:56     49s]           wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
[11/02 17:20:56     49s]           hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
[11/02 17:20:56     49s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[11/02 17:20:56     49s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/02 17:20:56     49s]           Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]           Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[11/02 17:20:56     49s]            Bufs: CLKBUFX12: 9 
[11/02 17:20:56     49s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[11/02 17:20:56     49s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:56     49s]     Approximately balancing fragments done.
[11/02 17:20:56     49s]     Clock DAG stats after 'Approximately balancing fragments step':
[11/02 17:20:56     49s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:56     49s]       cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
[11/02 17:20:56     49s]       cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:20:56     49s]       sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:56     49s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
[11/02 17:20:56     49s]       wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
[11/02 17:20:56     49s]       hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
[11/02 17:20:56     49s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[11/02 17:20:56     49s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[11/02 17:20:56     49s]       Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]       Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[11/02 17:20:56     49s]        Bufs: CLKBUFX12: 9 
[11/02 17:20:56     49s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:56     49s]   Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/02 17:20:56     49s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:20:56     49s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:20:56     49s]   Clock DAG stats after Approximately balancing fragments:
[11/02 17:20:56     49s]     cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:56     49s]     cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
[11/02 17:20:56     49s]     cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:20:56     49s]     sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:56     49s]     wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
[11/02 17:20:56     49s]     wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
[11/02 17:20:56     49s]     hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
[11/02 17:20:56     49s]   Clock DAG net violations after Approximately balancing fragments: none
[11/02 17:20:56     49s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[11/02 17:20:56     49s]     Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]     Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[11/02 17:20:56     49s]      Bufs: CLKBUFX12: 9 
[11/02 17:20:56     49s]   Primary reporting skew groups after Approximately balancing fragments:
[11/02 17:20:56     49s]     skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153]
[11/02 17:20:56     49s]       min path sink: s4_reg[16]/CK
[11/02 17:20:56     49s]       max path sink: s7_reg[5]/CK
[11/02 17:20:56     49s]   Skew group summary after Approximately balancing fragments:
[11/02 17:20:56     49s]     skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153]
[11/02 17:20:56     49s]   Improving fragments clock skew...
[11/02 17:20:56     49s]     Clock DAG stats after 'Improving fragments clock skew':
[11/02 17:20:56     49s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:56     49s]       cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
[11/02 17:20:56     49s]       cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:20:56     49s]       sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:56     49s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
[11/02 17:20:56     49s]       wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
[11/02 17:20:56     49s]       hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
[11/02 17:20:56     49s]     Clock DAG net violations after 'Improving fragments clock skew': none
[11/02 17:20:56     49s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[11/02 17:20:56     49s]       Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]       Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[11/02 17:20:56     49s]        Bufs: CLKBUFX12: 9 
[11/02 17:20:56     49s]     Primary reporting skew groups after 'Improving fragments clock skew':
[11/02 17:20:56     49s]       skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153]
[11/02 17:20:56     49s]       min path sink: s4_reg[16]/CK
[11/02 17:20:56     49s]       max path sink: s7_reg[5]/CK
[11/02 17:20:56     49s]     Skew group summary after 'Improving fragments clock skew':
[11/02 17:20:56     49s]       skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153]
[11/02 17:20:56     49s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:56     49s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:56     49s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:20:56     49s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:20:56     49s]   Approximately balancing step...
[11/02 17:20:56     49s]     Resolve constraints - Approximately balancing...
[11/02 17:20:56     49s]     Resolving skew group constraints...
[11/02 17:20:56     49s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:20:56     49s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:20:56     49s] **WARN: (EMS-27):	Message (IMPCCOPT-1261) has exceeded the current message display limit of 20.
[11/02 17:20:56     49s] To increase the message display limit, refer to the product command reference manual.
[11/02 17:20:56     49s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[11/02 17:20:56     49s]     Resolving skew group constraints done.
[11/02 17:20:56     49s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:56     49s]     Approximately balancing...
[11/02 17:20:56     49s]       Approximately balancing, wire and cell delays...
[11/02 17:20:56     49s]       Approximately balancing, wire and cell delays, iteration 1...
[11/02 17:20:56     49s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[11/02 17:20:56     49s]           cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:56     49s]           cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
[11/02 17:20:56     49s]           cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:20:56     49s]           sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:56     49s]           wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
[11/02 17:20:56     49s]           wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
[11/02 17:20:56     49s]           hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
[11/02 17:20:56     49s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[11/02 17:20:56     49s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[11/02 17:20:56     49s]           Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]           Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[11/02 17:20:56     49s]            Bufs: CLKBUFX12: 9 
[11/02 17:20:56     49s]       Approximately balancing, wire and cell delays, iteration 1 done.
[11/02 17:20:56     49s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:56     49s]     Approximately balancing done.
[11/02 17:20:56     49s]     Clock DAG stats after 'Approximately balancing step':
[11/02 17:20:56     49s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:56     49s]       cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
[11/02 17:20:56     49s]       cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:20:56     49s]       sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:56     49s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
[11/02 17:20:56     49s]       wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
[11/02 17:20:56     49s]       hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
[11/02 17:20:56     49s]     Clock DAG net violations after 'Approximately balancing step': none
[11/02 17:20:56     49s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[11/02 17:20:56     49s]       Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]       Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[11/02 17:20:56     49s]        Bufs: CLKBUFX12: 9 
[11/02 17:20:56     49s]     Primary reporting skew groups after 'Approximately balancing step':
[11/02 17:20:56     49s]       skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153]
[11/02 17:20:56     49s]       min path sink: s4_reg[16]/CK
[11/02 17:20:56     49s]       max path sink: s7_reg[5]/CK
[11/02 17:20:56     49s]     Skew group summary after 'Approximately balancing step':
[11/02 17:20:56     49s]       skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153]
[11/02 17:20:56     49s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:56     49s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/02 17:20:56     49s]   Fixing clock tree overload...
[11/02 17:20:56     49s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/02 17:20:56     49s]     Clock DAG stats after 'Fixing clock tree overload':
[11/02 17:20:56     49s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:56     49s]       cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
[11/02 17:20:56     49s]       cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:20:56     49s]       sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:56     49s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
[11/02 17:20:56     49s]       wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
[11/02 17:20:56     49s]       hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
[11/02 17:20:56     49s]     Clock DAG net violations after 'Fixing clock tree overload': none
[11/02 17:20:56     49s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[11/02 17:20:56     49s]       Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]       Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[11/02 17:20:56     49s]        Bufs: CLKBUFX12: 9 
[11/02 17:20:56     49s]     Primary reporting skew groups after 'Fixing clock tree overload':
[11/02 17:20:56     49s]       skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153]
[11/02 17:20:56     49s]       min path sink: s4_reg[16]/CK
[11/02 17:20:56     49s]       max path sink: s7_reg[5]/CK
[11/02 17:20:56     49s]     Skew group summary after 'Fixing clock tree overload':
[11/02 17:20:56     49s]       skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153]
[11/02 17:20:56     49s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:56     49s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:56     49s]   Approximately balancing paths...
[11/02 17:20:56     49s]     Added 0 buffers.
[11/02 17:20:56     49s]     Clock DAG stats after 'Approximately balancing paths':
[11/02 17:20:56     49s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:56     49s]       cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
[11/02 17:20:56     49s]       cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:20:56     49s]       sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:56     49s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
[11/02 17:20:56     49s]       wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
[11/02 17:20:56     49s]       hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
[11/02 17:20:56     49s]     Clock DAG net violations after 'Approximately balancing paths': none
[11/02 17:20:56     49s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[11/02 17:20:56     49s]       Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]       Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[11/02 17:20:56     49s]        Bufs: CLKBUFX12: 9 
[11/02 17:20:56     49s]     Primary reporting skew groups after 'Approximately balancing paths':
[11/02 17:20:56     49s]       skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153, avg=0.152, sd=0.000], skew [0.002 vs 0.070], 100% {0.151, 0.153} (wid=0.003 ws=0.002) (gid=0.150 gs=0.002)
[11/02 17:20:56     49s]       min path sink: s4_reg[16]/CK
[11/02 17:20:56     49s]       max path sink: s7_reg[5]/CK
[11/02 17:20:56     49s]     Skew group summary after 'Approximately balancing paths':
[11/02 17:20:56     49s]       skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153, avg=0.152, sd=0.000], skew [0.002 vs 0.070], 100% {0.151, 0.153} (wid=0.003 ws=0.002) (gid=0.150 gs=0.002)
[11/02 17:20:56     49s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:56     49s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:56     49s]   Stage::Balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/02 17:20:56     49s]   Stage::Polishing...
[11/02 17:20:56     49s]   Merging balancing drivers for power...
[11/02 17:20:56     49s]     Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
[11/02 17:20:56     49s]     Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:56     49s]     Tried: 11 Succeeded: 0
[11/02 17:20:56     49s]     Clock DAG stats after 'Merging balancing drivers for power':
[11/02 17:20:56     49s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:56     49s]       cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
[11/02 17:20:56     49s]       cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:20:56     49s]       sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:56     49s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
[11/02 17:20:56     49s]       wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
[11/02 17:20:56     49s]       hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
[11/02 17:20:56     49s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[11/02 17:20:56     49s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[11/02 17:20:56     49s]       Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]       Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[11/02 17:20:56     49s]        Bufs: CLKBUFX12: 9 
[11/02 17:20:56     49s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[11/02 17:20:56     49s]       skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154]
[11/02 17:20:56     49s]       min path sink: s4_reg[16]/CK
[11/02 17:20:56     49s]       max path sink: s7_reg[5]/CK
[11/02 17:20:56     49s]     Skew group summary after 'Merging balancing drivers for power':
[11/02 17:20:56     49s]       skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154]
[11/02 17:20:56     49s]     BalancingStep Merging balancing drivers for power has increased max latencies (wire and cell) to be greater than the max desired latencies
[11/02 17:20:56     49s]     {clk_input/sys_con,WC: 0.153 -> 0.154}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:56     49s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:56     49s]   Checking for inverting clock gates...
[11/02 17:20:56     49s]   Checking for inverting clock gates done.
[11/02 17:20:56     49s]   Improving clock skew...
[11/02 17:20:56     49s]     Clock DAG stats after 'Improving clock skew':
[11/02 17:20:56     49s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:56     49s]       cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
[11/02 17:20:56     49s]       cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:20:56     49s]       sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:56     49s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
[11/02 17:20:56     49s]       wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
[11/02 17:20:56     49s]       hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
[11/02 17:20:56     49s]     Clock DAG net violations after 'Improving clock skew': none
[11/02 17:20:56     49s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[11/02 17:20:56     49s]       Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]       Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[11/02 17:20:56     49s]        Bufs: CLKBUFX12: 9 
[11/02 17:20:56     49s]     Primary reporting skew groups after 'Improving clock skew':
[11/02 17:20:56     49s]       skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.000], skew [0.002 vs 0.070], 100% {0.151, 0.154} (wid=0.003 ws=0.002) (gid=0.151 gs=0.002)
[11/02 17:20:56     49s]       min path sink: s4_reg[16]/CK
[11/02 17:20:56     49s]       max path sink: s7_reg[5]/CK
[11/02 17:20:56     49s]     Skew group summary after 'Improving clock skew':
[11/02 17:20:56     49s]       skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.000], skew [0.002 vs 0.070], 100% {0.151, 0.154} (wid=0.003 ws=0.002) (gid=0.151 gs=0.002)
[11/02 17:20:56     49s]     BalancingStep Improving clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
[11/02 17:20:56     49s]     {clk_input/sys_con,WC: 0.153 -> 0.154}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:56     49s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:56     49s]   Reducing clock tree power 3...
[11/02 17:20:56     49s]     Initial gate capacitance is (rise=0.194pF fall=0.169pF).
[11/02 17:20:56     49s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/02 17:20:56     49s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:56     49s]     100% 
[11/02 17:20:56     49s]     Clock DAG stats after 'Reducing clock tree power 3':
[11/02 17:20:56     49s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:56     49s]       cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
[11/02 17:20:56     49s]       cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:20:56     49s]       sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:56     49s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
[11/02 17:20:56     49s]       wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
[11/02 17:20:56     49s]       hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
[11/02 17:20:56     49s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[11/02 17:20:56     49s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[11/02 17:20:56     49s]       Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]       Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[11/02 17:20:56     49s]        Bufs: CLKBUFX12: 9 
[11/02 17:20:56     49s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[11/02 17:20:56     49s]       skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.000], skew [0.002 vs 0.070], 100% {0.151, 0.154} (wid=0.003 ws=0.002) (gid=0.151 gs=0.002)
[11/02 17:20:56     49s]       min path sink: s4_reg[16]/CK
[11/02 17:20:56     49s]       max path sink: s7_reg[5]/CK
[11/02 17:20:56     49s]     Skew group summary after 'Reducing clock tree power 3':
[11/02 17:20:56     49s]       skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.000], skew [0.002 vs 0.070], 100% {0.151, 0.154} (wid=0.003 ws=0.002) (gid=0.151 gs=0.002)
[11/02 17:20:56     49s]     BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[11/02 17:20:56     49s]     {clk_input/sys_con,WC: 0.153 -> 0.154}Legalizer API calls during this step: 27 succeeded with high effort: 27 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:56     49s]   Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/02 17:20:56     49s]   Improving insertion delay...
[11/02 17:20:56     49s]     Clock DAG stats after 'Improving insertion delay':
[11/02 17:20:56     49s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:56     49s]       cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
[11/02 17:20:56     49s]       cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:20:56     49s]       sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:56     49s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
[11/02 17:20:56     49s]       wire lengths     : top=0.000um, trunk=224.625um, leaf=2401.125um, total=2625.750um
[11/02 17:20:56     49s]       hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
[11/02 17:20:56     49s]     Clock DAG net violations after 'Improving insertion delay': none
[11/02 17:20:56     49s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[11/02 17:20:56     49s]       Trunk : target=0.100ns count=2 avg=0.039ns sd=0.002ns min=0.037ns max=0.041ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]       Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:56     49s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[11/02 17:20:56     49s]        Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
[11/02 17:20:56     49s]     Primary reporting skew groups after 'Improving insertion delay':
[11/02 17:20:56     49s]       skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.152, avg=0.152, sd=0.000], skew [0.002 vs 0.070], 100% {0.150, 0.152} (wid=0.004 ws=0.002) (gid=0.150 gs=0.002)
[11/02 17:20:56     49s]       min path sink: s6_reg[16]/CK
[11/02 17:20:56     49s]       max path sink: s7_reg[5]/CK
[11/02 17:20:56     49s]     Skew group summary after 'Improving insertion delay':
[11/02 17:20:56     49s]       skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.152, avg=0.152, sd=0.000], skew [0.002 vs 0.070], 100% {0.150, 0.152} (wid=0.004 ws=0.002) (gid=0.150 gs=0.002)
[11/02 17:20:56     49s]     Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:56     49s]   Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/02 17:20:56     49s]   Wire Opt OverFix...
[11/02 17:20:56     49s]     Wire Reduction extra effort...
[11/02 17:20:56     49s]       Artificially removing short and long paths...
[11/02 17:20:56     49s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:56     49s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:56     49s]       Global shorten wires A0...
[11/02 17:20:56     49s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:56     49s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:56     49s]       Move For Wirelength - core...
[11/02 17:20:57     49s]         Move for wirelength. considered=10, filtered=10, permitted=9, cannotCompute=0, computed=9, moveTooSmall=0, resolved=9, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, worse=4, accepted=4
[11/02 17:20:57     49s]         Max accepted move=44.720um, total accepted move=89.850um, average move=22.462um
[11/02 17:20:57     49s]         Move for wirelength. considered=10, filtered=10, permitted=9, cannotCompute=0, computed=9, moveTooSmall=1, resolved=7, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, worse=4, accepted=2
[11/02 17:20:57     49s]         Max accepted move=12.800um, total accepted move=24.040um, average move=12.020um
[11/02 17:20:57     49s]         Move for wirelength. considered=10, filtered=10, permitted=9, cannotCompute=0, computed=9, moveTooSmall=1, resolved=7, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, worse=4, accepted=1
[11/02 17:20:57     49s]         Max accepted move=3.310um, total accepted move=3.310um, average move=3.310um
[11/02 17:20:57     49s]         Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:57     49s]       Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/02 17:20:57     49s]       Global shorten wires A1...
[11/02 17:20:57     49s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:57     49s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:57     49s]       Move For Wirelength - core...
[11/02 17:20:57     49s]         Move for wirelength. considered=10, filtered=10, permitted=9, cannotCompute=0, computed=9, moveTooSmall=2, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, worse=0, accepted=0
[11/02 17:20:57     49s]         Max accepted move=0.000um, total accepted move=0.000um
[11/02 17:20:57     49s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:57     49s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:57     49s]       Global shorten wires B...
[11/02 17:20:57     49s]         Modifying slew-target multiplier from 1 to 0.95
[11/02 17:20:57     49s]         Reverting slew-target multiplier from 0.95 to 1
[11/02 17:20:57     49s]         Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:57     49s]       Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/02 17:20:57     49s]       Move For Wirelength - branch...
[11/02 17:20:57     49s]         Move for wirelength. considered=10, filtered=10, permitted=9, cannotCompute=0, computed=9, moveTooSmall=0, resolved=2, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, worse=2, accepted=0
[11/02 17:20:57     49s]         Max accepted move=0.000um, total accepted move=0.000um
[11/02 17:20:57     49s]         Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:57     49s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:57     49s]       Clock DAG stats after 'Wire Reduction extra effort':
[11/02 17:20:57     49s]         cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:57     49s]         cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
[11/02 17:20:57     49s]         cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:20:57     49s]         sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:57     49s]         wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.184pF, total=0.194pF
[11/02 17:20:57     49s]         wire lengths     : top=0.000um, trunk=157.810um, leaf=2400.229um, total=2558.039um
[11/02 17:20:57     49s]         hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
[11/02 17:20:57     49s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[11/02 17:20:57     49s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[11/02 17:20:57     49s]         Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.053ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:57     49s]         Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.069ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:57     49s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[11/02 17:20:57     49s]          Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
[11/02 17:20:57     49s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[11/02 17:20:57     49s]         skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.001], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.005 ws=0.004) (gid=0.150 gs=0.002)
[11/02 17:20:57     49s]       min path sink: s2_reg[17]/CK
[11/02 17:20:57     49s]       max path sink: b7_reg[7]/CK
[11/02 17:20:57     49s]       Skew group summary after 'Wire Reduction extra effort':
[11/02 17:20:57     49s]         skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.001], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.005 ws=0.004) (gid=0.150 gs=0.002)
[11/02 17:20:57     49s]       Legalizer API calls during this step: 78 succeeded with high effort: 78 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:57     49s]     Wire Reduction extra effort done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/02 17:20:57     49s]     Optimizing orientation...
[11/02 17:20:57     49s]     FlipOpt...
[11/02 17:20:57     49s]     Optimizing orientation on clock cells...
[11/02 17:20:57     49s]       Orientation Wirelength Optimization: Attempted = 11 , Succeeded = 0 , Wirelength increased = 0 , CannotMove = 2 , Illegal = 9 , Other = 0
[11/02 17:20:57     49s]     Optimizing orientation on clock cells done.
[11/02 17:20:57     49s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:57     49s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:57     49s]     Clock DAG stats after 'Wire Opt OverFix':
[11/02 17:20:57     49s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:57     49s]       cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
[11/02 17:20:57     49s]       cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:20:57     49s]       sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:57     49s]       wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.184pF, total=0.194pF
[11/02 17:20:57     49s]       wire lengths     : top=0.000um, trunk=157.810um, leaf=2400.229um, total=2558.039um
[11/02 17:20:57     49s]       hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
[11/02 17:20:57     49s]     Clock DAG net violations after 'Wire Opt OverFix': none
[11/02 17:20:57     49s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[11/02 17:20:57     49s]       Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.053ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:57     49s]       Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.069ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:57     49s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[11/02 17:20:57     49s]        Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
[11/02 17:20:57     49s]     Primary reporting skew groups after 'Wire Opt OverFix':
[11/02 17:20:57     49s]       skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.001], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.005 ws=0.004) (gid=0.150 gs=0.002)
[11/02 17:20:57     49s]       min path sink: s2_reg[17]/CK
[11/02 17:20:57     49s]       max path sink: b7_reg[7]/CK
[11/02 17:20:57     49s]     Skew group summary after 'Wire Opt OverFix':
[11/02 17:20:57     49s]       skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.001], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.005 ws=0.004) (gid=0.150 gs=0.002)
[11/02 17:20:57     49s]     Legalizer API calls during this step: 78 succeeded with high effort: 78 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:57     49s]   Wire Opt OverFix done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/02 17:20:57     49s]   Total capacitance is (rise=0.389pF fall=0.364pF), of which (rise=0.194pF fall=0.194pF) is wire, and (rise=0.194pF fall=0.169pF) is gate.
[11/02 17:20:57     49s]   Stage::Polishing done. (took cpu=0:00:00.7 real=0:00:00.7)
[11/02 17:20:57     49s]   Stage::Updating netlist...
[11/02 17:20:57     50s]   Reset timing graph...
[11/02 17:20:57     50s] Ignoring AAE DB Resetting ...
[11/02 17:20:57     50s]   Reset timing graph done.
[11/02 17:20:57     50s]   Setting non-default rules before calling refine place.
[11/02 17:20:57     50s]   ClockRefiner...
[11/02 17:20:57     50s] Assigned high priority to 9 cells.
[11/02 17:20:57     50s]   Performing Clock Only Refine Place.
[11/02 17:20:57     50s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Skipped, Datapath : Skipped
[11/02 17:20:57     50s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1100.4M
[11/02 17:20:57     50s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1100.4M
[11/02 17:20:57     50s] #spOpts: N=45 mergeVia=F 
[11/02 17:20:57     50s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1100.4M
[11/02 17:20:57     50s] Info: 9 insts are soft-fixed.
[11/02 17:20:57     50s] OPERPROF:       Starting CMU at level 4, MEM:1100.4M
[11/02 17:20:57     50s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1100.4M
[11/02 17:20:57     50s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.046, REAL:0.046, MEM:1100.4M
[11/02 17:20:57     50s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1100.4MB).
[11/02 17:20:57     50s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.052, REAL:0.052, MEM:1100.4M
[11/02 17:20:57     50s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.052, REAL:0.052, MEM:1100.4M
[11/02 17:20:57     50s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14382.5
[11/02 17:20:57     50s] OPERPROF: Starting RefinePlace at level 1, MEM:1100.4M
[11/02 17:20:57     50s] *** Starting refinePlace (0:00:50.1 mem=1100.4M) ***
[11/02 17:20:57     50s] Total net bbox length = 2.927e+04 (1.515e+04 1.412e+04) (ext = 1.660e+04)
[11/02 17:20:57     50s] Info: 9 insts are soft-fixed.
[11/02 17:20:57     50s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/02 17:20:57     50s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/02 17:20:57     50s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1100.4M
[11/02 17:20:57     50s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1100.4M
[11/02 17:20:57     50s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1100.4M
[11/02 17:20:57     50s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1100.4M
[11/02 17:20:57     50s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1100.4M
[11/02 17:20:57     50s] Starting refinePlace ...
[11/02 17:20:57     50s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/02 17:20:57     50s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1100.4MB
[11/02 17:20:57     50s] Statistics of distance of Instance movement in refine placement:
[11/02 17:20:57     50s]   maximum (X+Y) =         0.00 um
[11/02 17:20:57     50s]   mean    (X+Y) =         0.00 um
[11/02 17:20:57     50s] Summary Report:
[11/02 17:20:57     50s] Instances move: 0 (out of 1973 movable)
[11/02 17:20:57     50s] Instances flipped: 0
[11/02 17:20:57     50s] Mean displacement: 0.00 um
[11/02 17:20:57     50s] Max displacement: 0.00 um 
[11/02 17:20:57     50s] Total instances moved : 0
[11/02 17:20:57     50s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.002, REAL:0.002, MEM:1100.4M
[11/02 17:20:57     50s] Total net bbox length = 2.927e+04 (1.515e+04 1.412e+04) (ext = 1.660e+04)
[11/02 17:20:57     50s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1100.4MB
[11/02 17:20:57     50s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1100.4MB) @(0:00:50.1 - 0:00:50.1).
[11/02 17:20:57     50s] *** Finished refinePlace (0:00:50.1 mem=1100.4M) ***
[11/02 17:20:57     50s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14382.5
[11/02 17:20:57     50s] OPERPROF: Finished RefinePlace at level 1, CPU:0.011, REAL:0.011, MEM:1100.4M
[11/02 17:20:57     50s]   Moved 0, flipped 0 and cell swapped 0 of 783 clock instance(s) during refinement.
[11/02 17:20:57     50s]   The largest move was 0 microns for .
[11/02 17:20:57     50s] Moved 0 and flipped 0 of 9 clock instances (excluding sinks) during refinement
[11/02 17:20:57     50s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[11/02 17:20:57     50s] Moved 0 and flipped 0 of 774 clock sinks during refinement.
[11/02 17:20:57     50s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[11/02 17:20:57     50s] Revert refine place priority changes on 0 cells.
[11/02 17:20:57     50s]   ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/02 17:20:57     50s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/02 17:20:57     50s]   CCOpt::Phase::Implementation done. (took cpu=0:00:01.3 real=0:00:01.3)
[11/02 17:20:57     50s]   CCOpt::Phase::eGRPC...
[11/02 17:20:57     50s]   eGR Post Conditioning loop iteration 0...
[11/02 17:20:57     50s]     Clock implementation routing...
[11/02 17:20:57     50s]       Leaving CCOpt scope - Routing Tools...
[11/02 17:20:57     50s] Net route status summary:
[11/02 17:20:57     50s]   Clock:        10 (unrouted=10, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/02 17:20:57     50s]   Non-clock:  2516 (unrouted=2, trialRouted=2514, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/02 17:20:57     50s]       Routing using eGR only...
[11/02 17:20:57     50s]         Early Global Route - eGR->NR step...
[11/02 17:20:57     50s] (ccopt eGR): There are 10 nets for routing of which 10 have one or more fixed wires.
[11/02 17:20:57     50s] (ccopt eGR): Start to route 10 all nets
[11/02 17:20:57     50s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Started Loading and Dumping File ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Reading DB...
[11/02 17:20:57     50s] (I)       Read data from FE... (mem=1100.4M)
[11/02 17:20:57     50s] (I)       Read nodes and places... (mem=1100.4M)
[11/02 17:20:57     50s] (I)       Done Read nodes and places (cpu=0.002s, mem=1100.4M)
[11/02 17:20:57     50s] (I)       Read nets... (mem=1100.4M)
[11/02 17:20:57     50s] (I)       Done Read nets (cpu=0.004s, mem=1100.4M)
[11/02 17:20:57     50s] (I)       Done Read data from FE (cpu=0.006s, mem=1100.4M)
[11/02 17:20:57     50s] (I)       before initializing RouteDB syMemory usage = 1100.4 MB
[11/02 17:20:57     50s] (I)       Clean congestion better: true
[11/02 17:20:57     50s] (I)       Esitmate more vias caused by DPT layer: true
[11/02 17:20:57     50s] (I)       Clean congestion layer assignment rounds: 5
[11/02 17:20:57     50s] (I)       Layer constraints as soft constraints: true
[11/02 17:20:57     50s] (I)       Top layer constraints as soft constriants: true
[11/02 17:20:57     50s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)       Honor MSV route constraint: false
[11/02 17:20:57     50s] (I)       Maximum routing layer  : 127
[11/02 17:20:57     50s] (I)       Minimum routing layer  : 2
[11/02 17:20:57     50s] (I)       Supply scale factor H  : 1.00
[11/02 17:20:57     50s] (I)       Supply scale factor V  : 1.00
[11/02 17:20:57     50s] (I)       Number of tracks used by clock wire: 0
[11/02 17:20:57     50s] (I)       Reverse direction      : 
[11/02 17:20:57     50s] (I)       Honor partition pin guides: true
[11/02 17:20:57     50s] (I)       Only route the nets which are selected in the DB: true
[11/02 17:20:57     50s] (I)       Route secondary PG pins: false
[11/02 17:20:57     50s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)       Reduce via during track assignment: true
[11/02 17:20:57     50s] (I)       ssAwareRouting         : true
[11/02 17:20:57     50s] (I)       Improve tree edge sharing to reduce wirelength: true
[11/02 17:20:57     50s] (I)       Improve the accuracy of via estimation during 2D routing: true
[11/02 17:20:57     50s] (I)       Refine initial Steiner tree to reduce wirelength: true
[11/02 17:20:57     50s] (I)       Build spine tree       : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : 2
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/.rgfnwX7xR.trunk.1
[11/02 17:20:57     50s] (I)                              : SUBTREE
[11/02 17:20:57     50s] (I)                              : 10000
[11/02 17:20:57     50s] (I)       Special modeling for N7: 0
[11/02 17:20:57     50s] (I)       N3 special modeling    : 0
[11/02 17:20:57     50s] (I)       Special modeling for N5 v3: 0
[11/02 17:20:57     50s] (I)       Special settings for S5 designs: 0
[11/02 17:20:57     50s] (I)       Special settings for S7 designs: 0
[11/02 17:20:57     50s] (I)                              : 8
[11/02 17:20:57     50s] (I)                              : 10
[11/02 17:20:57     50s] (I)                              : 0.30
[11/02 17:20:57     50s] (I)                              : 10.00
[11/02 17:20:57     50s] (I)                              : 6
[11/02 17:20:57     50s] (I)                              : 1.00
[11/02 17:20:57     50s] (I)                              : 1.00
[11/02 17:20:57     50s] (I)       source-to-sink ratio   : 0.30
[11/02 17:20:57     50s] (I)                              : 3.00
[11/02 17:20:57     50s] (I)                              : 1.25
[11/02 17:20:57     50s] (I)                              : 0.50
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)       Apply PRL on PG terms  : true
[11/02 17:20:57     50s] (I)       Apply PRL on obs objects: true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : true
[11/02 17:20:57     50s] (I)                              : L2:4 L3:2.5
[11/02 17:20:57     50s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[11/02 17:20:57     50s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[11/02 17:20:57     50s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[11/02 17:20:57     50s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[11/02 17:20:57     50s] (I)       Forbid layer relax to DPT layers: true
[11/02 17:20:57     50s] (I)       Counted 3658 PG shapes. We will not process PG shapes layer by layer.
[11/02 17:20:57     50s] (I)       build grid graph
[11/02 17:20:57     50s] (I)       build grid graph start
[11/02 17:20:57     50s] [NR-eGR] Track table information for default rule: 
[11/02 17:20:57     50s] [NR-eGR] Metal1 has no routable track
[11/02 17:20:57     50s] [NR-eGR] Metal2 has single uniform track structure
[11/02 17:20:57     50s] [NR-eGR] Metal3 has single uniform track structure
[11/02 17:20:57     50s] [NR-eGR] Metal4 has single uniform track structure
[11/02 17:20:57     50s] [NR-eGR] Metal5 has single uniform track structure
[11/02 17:20:57     50s] [NR-eGR] Metal6 has single uniform track structure
[11/02 17:20:57     50s] [NR-eGR] Metal7 has single uniform track structure
[11/02 17:20:57     50s] [NR-eGR] Metal8 has single uniform track structure
[11/02 17:20:57     50s] [NR-eGR] Metal9 has single uniform track structure
[11/02 17:20:57     50s] [NR-eGR] Metal10 has single uniform track structure
[11/02 17:20:57     50s] [NR-eGR] Metal11 has single uniform track structure
[11/02 17:20:57     50s] (I)       build grid graph end
[11/02 17:20:57     50s] (I)       ===========================================================================
[11/02 17:20:57     50s] (I)       == Report All Rule Vias ==
[11/02 17:20:57     50s] (I)       ===========================================================================
[11/02 17:20:57     50s] (I)        Via Rule : (Default)
[11/02 17:20:57     50s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:57     50s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:57     50s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[11/02 17:20:57     50s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[11/02 17:20:57     50s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[11/02 17:20:57     50s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[11/02 17:20:57     50s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[11/02 17:20:57     50s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[11/02 17:20:57     50s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[11/02 17:20:57     50s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[11/02 17:20:57     50s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[11/02 17:20:57     50s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[11/02 17:20:57     50s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:57     50s] (I)       ===========================================================================
[11/02 17:20:57     50s] (I)        Via Rule : LEFSpecialRouteSpec
[11/02 17:20:57     50s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:57     50s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:57     50s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:20:57     50s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:20:57     50s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:20:57     50s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:20:57     50s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:20:57     50s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:20:57     50s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:20:57     50s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:20:57     50s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:20:57     50s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:20:57     50s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:57     50s] (I)       ===========================================================================
[11/02 17:20:57     50s] (I)        Via Rule : VLMDefaultSetup
[11/02 17:20:57     50s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:57     50s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:57     50s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:20:57     50s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:20:57     50s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:20:57     50s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:20:57     50s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:20:57     50s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:20:57     50s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:20:57     50s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:20:57     50s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:20:57     50s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:20:57     50s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:57     50s] (I)       ===========================================================================
[11/02 17:20:57     50s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Num PG vias on layer 1 : 0
[11/02 17:20:57     50s] (I)       Num PG vias on layer 2 : 0
[11/02 17:20:57     50s] (I)       Num PG vias on layer 3 : 0
[11/02 17:20:57     50s] (I)       Num PG vias on layer 4 : 0
[11/02 17:20:57     50s] (I)       Num PG vias on layer 5 : 0
[11/02 17:20:57     50s] (I)       Num PG vias on layer 6 : 0
[11/02 17:20:57     50s] (I)       Num PG vias on layer 7 : 0
[11/02 17:20:57     50s] (I)       Num PG vias on layer 8 : 0
[11/02 17:20:57     50s] (I)       Num PG vias on layer 9 : 0
[11/02 17:20:57     50s] (I)       Num PG vias on layer 10 : 0
[11/02 17:20:57     50s] (I)       Num PG vias on layer 11 : 0
[11/02 17:20:57     50s] [NR-eGR] Read 12863 PG shapes
[11/02 17:20:57     50s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] [NR-eGR] #Routing Blockages  : 0
[11/02 17:20:57     50s] [NR-eGR] #Instance Blockages : 0
[11/02 17:20:57     50s] [NR-eGR] #PG Blockages       : 12863
[11/02 17:20:57     50s] [NR-eGR] #Bump Blockages     : 0
[11/02 17:20:57     50s] [NR-eGR] #Boundary Blockages : 0
[11/02 17:20:57     50s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[11/02 17:20:57     50s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/02 17:20:57     50s] (I)       readDataFromPlaceDB
[11/02 17:20:57     50s] (I)       Read net information..
[11/02 17:20:57     50s] [NR-eGR] Read numTotalNets=2524  numIgnoredNets=2514
[11/02 17:20:57     50s] (I)       Read testcase time = 0.000 seconds
[11/02 17:20:57     50s] 
[11/02 17:20:57     50s] [NR-eGR] Connected 0 must-join pins/ports
[11/02 17:20:57     50s] (I)       early_global_route_priority property id does not exist.
[11/02 17:20:57     50s] (I)       Start initializing grid graph
[11/02 17:20:57     50s] (I)       End initializing grid graph
[11/02 17:20:57     50s] (I)       Model blockages into capacity
[11/02 17:20:57     50s] (I)       Read Num Blocks=12863  Num Prerouted Wires=0  Num CS=0
[11/02 17:20:57     50s] (I)       Started Modeling ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Started Modeling Layer 1 ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Started Modeling Layer 2 ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Layer 1 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:57     50s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Started Modeling Layer 3 ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Layer 2 (H) : #blockages 2520 : #preroutes 0
[11/02 17:20:57     50s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Started Modeling Layer 4 ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Layer 3 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:57     50s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Started Modeling Layer 5 ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Layer 4 (H) : #blockages 2520 : #preroutes 0
[11/02 17:20:57     50s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Started Modeling Layer 6 ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Layer 5 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:57     50s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Started Modeling Layer 7 ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Layer 6 (H) : #blockages 2520 : #preroutes 0
[11/02 17:20:57     50s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Started Modeling Layer 8 ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Layer 7 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:57     50s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Started Modeling Layer 9 ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Layer 8 (H) : #blockages 1583 : #preroutes 0
[11/02 17:20:57     50s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Started Modeling Layer 10 ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Layer 9 (V) : #blockages 360 : #preroutes 0
[11/02 17:20:57     50s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Started Modeling Layer 11 ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[11/02 17:20:57     50s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Moved 0 terms for better access 
[11/02 17:20:57     50s] (I)       Number of ignored nets = 0
[11/02 17:20:57     50s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/02 17:20:57     50s] (I)       Number of clock nets = 10.  Ignored: No
[11/02 17:20:57     50s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/02 17:20:57     50s] (I)       Number of special nets = 0.  Ignored: Yes
[11/02 17:20:57     50s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/02 17:20:57     50s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/02 17:20:57     50s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/02 17:20:57     50s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/02 17:20:57     50s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/02 17:20:57     50s] [NR-eGR] There are 10 clock nets ( 10 with NDR ).
[11/02 17:20:57     50s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1100.4 MB
[11/02 17:20:57     50s] (I)       Ndr track 0 does not exist
[11/02 17:20:57     50s] (I)       Ndr track 0 does not exist
[11/02 17:20:57     50s] (I)       Layer1  viaCost=200.00
[11/02 17:20:57     50s] (I)       Layer2  viaCost=200.00
[11/02 17:20:57     50s] (I)       Layer3  viaCost=200.00
[11/02 17:20:57     50s] (I)       Layer4  viaCost=200.00
[11/02 17:20:57     50s] (I)       Layer5  viaCost=200.00
[11/02 17:20:57     50s] (I)       Layer6  viaCost=200.00
[11/02 17:20:57     50s] (I)       Layer7  viaCost=200.00
[11/02 17:20:57     50s] (I)       Layer8  viaCost=200.00
[11/02 17:20:57     50s] (I)       Layer9  viaCost=200.00
[11/02 17:20:57     50s] (I)       Layer10  viaCost=200.00
[11/02 17:20:57     50s] (I)       ---------------------Grid Graph Info--------------------
[11/02 17:20:57     50s] (I)       Routing area        : (0, 0) - (231200, 229140)
[11/02 17:20:57     50s] (I)       Core area           : (14400, 13680) - (216800, 215460)
[11/02 17:20:57     50s] (I)       Site width          :   400  (dbu)
[11/02 17:20:57     50s] (I)       Row height          :  3420  (dbu)
[11/02 17:20:57     50s] (I)       GCell width         :  3420  (dbu)
[11/02 17:20:57     50s] (I)       GCell height        :  3420  (dbu)
[11/02 17:20:57     50s] (I)       Grid                :    68    67    11
[11/02 17:20:57     50s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/02 17:20:57     50s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/02 17:20:57     50s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/02 17:20:57     50s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/02 17:20:57     50s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/02 17:20:57     50s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/02 17:20:57     50s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/02 17:20:57     50s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190   600   570
[11/02 17:20:57     50s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/02 17:20:57     50s] (I)       Total num of tracks :     0   578   603   578   603   578   603   578   603   231   241
[11/02 17:20:57     50s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/02 17:20:57     50s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/02 17:20:57     50s] (I)       --------------------------------------------------------
[11/02 17:20:57     50s] 
[11/02 17:20:57     50s] [NR-eGR] ============ Routing rule table ============
[11/02 17:20:57     50s] [NR-eGR] Rule id: 0  Nets: 10 
[11/02 17:20:57     50s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[11/02 17:20:57     50s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800  L7=760  L8=800  L9=760  L10=2000  L11=1900
[11/02 17:20:57     50s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2  L11=2
[11/02 17:20:57     50s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:57     50s] [NR-eGR] Rule id: 1  Nets: 0 
[11/02 17:20:57     50s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/02 17:20:57     50s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[11/02 17:20:57     50s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:57     50s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:57     50s] [NR-eGR] ========================================
[11/02 17:20:57     50s] [NR-eGR] 
[11/02 17:20:57     50s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/02 17:20:57     50s] (I)       blocked tracks on layer2 : = 6840 / 38726 (17.66%)
[11/02 17:20:57     50s] (I)       blocked tracks on layer3 : = 1560 / 41004 (3.80%)
[11/02 17:20:57     50s] (I)       blocked tracks on layer4 : = 6840 / 38726 (17.66%)
[11/02 17:20:57     50s] (I)       blocked tracks on layer5 : = 1560 / 41004 (3.80%)
[11/02 17:20:57     50s] (I)       blocked tracks on layer6 : = 6840 / 38726 (17.66%)
[11/02 17:20:57     50s] (I)       blocked tracks on layer7 : = 1560 / 41004 (3.80%)
[11/02 17:20:57     50s] (I)       blocked tracks on layer8 : = 6840 / 38726 (17.66%)
[11/02 17:20:57     50s] (I)       blocked tracks on layer9 : = 14535 / 41004 (35.45%)
[11/02 17:20:57     50s] (I)       blocked tracks on layer10 : = 5360 / 15477 (34.63%)
[11/02 17:20:57     50s] (I)       blocked tracks on layer11 : = 0 / 16388 (0.00%)
[11/02 17:20:57     50s] (I)       After initializing earlyGlobalRoute syMemory usage = 1100.4 MB
[11/02 17:20:57     50s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Started Global Routing ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       ============= Initialization =============
[11/02 17:20:57     50s] (I)       totalPins=793  totalGlobalPin=793 (100.00%)
[11/02 17:20:57     50s] (I)       Started Build MST ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Generate topology with single threads
[11/02 17:20:57     50s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       total 2D Cap : 75410 = (39444 H, 35966 V)
[11/02 17:20:57     50s] [NR-eGR] Layer group 1: route 10 net(s) in layer range [3, 4]
[11/02 17:20:57     50s] (I)       ============  Phase 1a Route ============
[11/02 17:20:57     50s] (I)       Started Phase 1a ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/02 17:20:57     50s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Usage: 1422 = (618 H, 804 V) = (1.57% H, 2.24% V) = (1.057e+03um H, 1.375e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       ============  Phase 1b Route ============
[11/02 17:20:57     50s] (I)       Started Phase 1b ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Usage: 1422 = (618 H, 804 V) = (1.57% H, 2.24% V) = (1.057e+03um H, 1.375e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.431620e+03um
[11/02 17:20:57     50s] (I)       ============  Phase 1c Route ============
[11/02 17:20:57     50s] (I)       Started Phase 1c ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Level2 Grid: 14 x 14
[11/02 17:20:57     50s] (I)       Started Two Level Routing ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Usage: 1422 = (618 H, 804 V) = (1.57% H, 2.24% V) = (1.057e+03um H, 1.375e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       ============  Phase 1d Route ============
[11/02 17:20:57     50s] (I)       Started Phase 1d ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Usage: 1427 = (623 H, 804 V) = (1.58% H, 2.24% V) = (1.065e+03um H, 1.375e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       ============  Phase 1e Route ============
[11/02 17:20:57     50s] (I)       Started Phase 1e ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Usage: 1427 = (623 H, 804 V) = (1.58% H, 2.24% V) = (1.065e+03um H, 1.375e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.440170e+03um
[11/02 17:20:57     50s] [NR-eGR] 
[11/02 17:20:57     50s] (I)       ============  Phase 1f Route ============
[11/02 17:20:57     50s] (I)       Usage: 1427 = (623 H, 804 V) = (1.58% H, 2.24% V) = (1.065e+03um H, 1.375e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       ============  Phase 1g Route ============
[11/02 17:20:57     50s] (I)       Started Post Routing ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Usage: 1424 = (621 H, 803 V) = (1.57% H, 2.23% V) = (1.062e+03um H, 1.373e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       numNets=10  numFullyRipUpNets=6  numPartialRipUpNets=6 routedWL=515
[11/02 17:20:57     50s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[11/02 17:20:57     50s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Run Multi-thread layer assignment with 1 threads
[11/02 17:20:57     50s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Started Build MST ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Generate topology with single threads
[11/02 17:20:57     50s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       total 2D Cap : 151690 = (79128 H, 72562 V)
[11/02 17:20:57     50s] [NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[11/02 17:20:57     50s] (I)       ============  Phase 1a Route ============
[11/02 17:20:57     50s] (I)       Started Phase 1a ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Usage: 2331 = (1020 H, 1311 V) = (1.29% H, 1.81% V) = (1.744e+03um H, 2.242e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       ============  Phase 1b Route ============
[11/02 17:20:57     50s] (I)       Usage: 2331 = (1020 H, 1311 V) = (1.29% H, 1.81% V) = (1.744e+03um H, 2.242e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.986010e+03um
[11/02 17:20:57     50s] (I)       ============  Phase 1c Route ============
[11/02 17:20:57     50s] (I)       Usage: 2331 = (1020 H, 1311 V) = (1.29% H, 1.81% V) = (1.744e+03um H, 2.242e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       ============  Phase 1d Route ============
[11/02 17:20:57     50s] (I)       Usage: 2331 = (1020 H, 1311 V) = (1.29% H, 1.81% V) = (1.744e+03um H, 2.242e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       ============  Phase 1e Route ============
[11/02 17:20:57     50s] (I)       Started Phase 1e ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Usage: 2331 = (1020 H, 1311 V) = (1.29% H, 1.81% V) = (1.744e+03um H, 2.242e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.986010e+03um
[11/02 17:20:57     50s] [NR-eGR] 
[11/02 17:20:57     50s] (I)       ============  Phase 1f Route ============
[11/02 17:20:57     50s] (I)       Usage: 2331 = (1020 H, 1311 V) = (1.29% H, 1.81% V) = (1.744e+03um H, 2.242e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       ============  Phase 1g Route ============
[11/02 17:20:57     50s] (I)       Started Post Routing ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Usage: 2329 = (1021 H, 1308 V) = (1.29% H, 1.80% V) = (1.746e+03um H, 2.237e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       numNets=6  numFullyRipUpNets=6  numPartialRipUpNets=6 routedWL=0
[11/02 17:20:57     50s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 8]
[11/02 17:20:57     50s] (I)       Started Build MST ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Generate topology with single threads
[11/02 17:20:57     50s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       total 2D Cap : 228300 = (118932 H, 109368 V)
[11/02 17:20:57     50s] [NR-eGR] Layer group 3: route 6 net(s) in layer range [3, 8]
[11/02 17:20:57     50s] (I)       ============  Phase 1a Route ============
[11/02 17:20:57     50s] (I)       Started Phase 1a ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Usage: 3236 = (1420 H, 1816 V) = (1.19% H, 1.66% V) = (2.428e+03um H, 3.105e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       ============  Phase 1b Route ============
[11/02 17:20:57     50s] (I)       Usage: 3236 = (1420 H, 1816 V) = (1.19% H, 1.66% V) = (2.428e+03um H, 3.105e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.533560e+03um
[11/02 17:20:57     50s] (I)       ============  Phase 1c Route ============
[11/02 17:20:57     50s] (I)       Usage: 3236 = (1420 H, 1816 V) = (1.19% H, 1.66% V) = (2.428e+03um H, 3.105e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       ============  Phase 1d Route ============
[11/02 17:20:57     50s] (I)       Usage: 3236 = (1420 H, 1816 V) = (1.19% H, 1.66% V) = (2.428e+03um H, 3.105e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       ============  Phase 1e Route ============
[11/02 17:20:57     50s] (I)       Started Phase 1e ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Usage: 3236 = (1420 H, 1816 V) = (1.19% H, 1.66% V) = (2.428e+03um H, 3.105e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.533560e+03um
[11/02 17:20:57     50s] [NR-eGR] 
[11/02 17:20:57     50s] (I)       ============  Phase 1f Route ============
[11/02 17:20:57     50s] (I)       Usage: 3236 = (1420 H, 1816 V) = (1.19% H, 1.66% V) = (2.428e+03um H, 3.105e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       ============  Phase 1g Route ============
[11/02 17:20:57     50s] (I)       Started Post Routing ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Usage: 3234 = (1421 H, 1813 V) = (1.19% H, 1.66% V) = (2.430e+03um H, 3.100e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       numNets=6  numFullyRipUpNets=6  numPartialRipUpNets=6 routedWL=0
[11/02 17:20:57     50s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 10]
[11/02 17:20:57     50s] (I)       Started Build MST ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Generate topology with single threads
[11/02 17:20:57     50s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       total 2D Cap : 272346 = (150946 H, 121400 V)
[11/02 17:20:57     50s] [NR-eGR] Layer group 4: route 6 net(s) in layer range [3, 10]
[11/02 17:20:57     50s] (I)       ============  Phase 1a Route ============
[11/02 17:20:57     50s] (I)       Started Phase 1a ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Usage: 4141 = (1820 H, 2321 V) = (1.21% H, 1.91% V) = (3.112e+03um H, 3.969e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       ============  Phase 1b Route ============
[11/02 17:20:57     50s] (I)       Usage: 4141 = (1820 H, 2321 V) = (1.21% H, 1.91% V) = (3.112e+03um H, 3.969e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.081110e+03um
[11/02 17:20:57     50s] (I)       ============  Phase 1c Route ============
[11/02 17:20:57     50s] (I)       Usage: 4141 = (1820 H, 2321 V) = (1.21% H, 1.91% V) = (3.112e+03um H, 3.969e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       ============  Phase 1d Route ============
[11/02 17:20:57     50s] (I)       Usage: 4141 = (1820 H, 2321 V) = (1.21% H, 1.91% V) = (3.112e+03um H, 3.969e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       ============  Phase 1e Route ============
[11/02 17:20:57     50s] (I)       Started Phase 1e ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Usage: 4141 = (1820 H, 2321 V) = (1.21% H, 1.91% V) = (3.112e+03um H, 3.969e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.081110e+03um
[11/02 17:20:57     50s] [NR-eGR] 
[11/02 17:20:57     50s] (I)       ============  Phase 1f Route ============
[11/02 17:20:57     50s] (I)       Usage: 4141 = (1820 H, 2321 V) = (1.21% H, 1.91% V) = (3.112e+03um H, 3.969e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       ============  Phase 1g Route ============
[11/02 17:20:57     50s] (I)       Started Post Routing ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Usage: 4139 = (1821 H, 2318 V) = (1.21% H, 1.91% V) = (3.114e+03um H, 3.964e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       numNets=6  numFullyRipUpNets=6  numPartialRipUpNets=6 routedWL=0
[11/02 17:20:57     50s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 11]
[11/02 17:20:57     50s] (I)       Started Build MST ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Generate topology with single threads
[11/02 17:20:57     50s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       total 2D Cap : 288734 = (167334 H, 121400 V)
[11/02 17:20:57     50s] [NR-eGR] Layer group 5: route 6 net(s) in layer range [3, 11]
[11/02 17:20:57     50s] (I)       ============  Phase 1a Route ============
[11/02 17:20:57     50s] (I)       Started Phase 1a ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Usage: 5046 = (2220 H, 2826 V) = (1.33% H, 2.33% V) = (3.796e+03um H, 4.832e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       ============  Phase 1b Route ============
[11/02 17:20:57     50s] (I)       Usage: 5046 = (2220 H, 2826 V) = (1.33% H, 2.33% V) = (3.796e+03um H, 4.832e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.628660e+03um
[11/02 17:20:57     50s] (I)       ============  Phase 1c Route ============
[11/02 17:20:57     50s] (I)       Usage: 5046 = (2220 H, 2826 V) = (1.33% H, 2.33% V) = (3.796e+03um H, 4.832e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       ============  Phase 1d Route ============
[11/02 17:20:57     50s] (I)       Usage: 5046 = (2220 H, 2826 V) = (1.33% H, 2.33% V) = (3.796e+03um H, 4.832e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       ============  Phase 1e Route ============
[11/02 17:20:57     50s] (I)       Started Phase 1e ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Usage: 5046 = (2220 H, 2826 V) = (1.33% H, 2.33% V) = (3.796e+03um H, 4.832e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.628660e+03um
[11/02 17:20:57     50s] [NR-eGR] 
[11/02 17:20:57     50s] (I)       ============  Phase 1f Route ============
[11/02 17:20:57     50s] (I)       Usage: 5046 = (2220 H, 2826 V) = (1.33% H, 2.33% V) = (3.796e+03um H, 4.832e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       ============  Phase 1g Route ============
[11/02 17:20:57     50s] (I)       Started Post Routing ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Usage: 5044 = (2222 H, 2822 V) = (1.33% H, 2.32% V) = (3.800e+03um H, 4.826e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       numNets=6  numFullyRipUpNets=0  numPartialRipUpNets=4 routedWL=323
[11/02 17:20:57     50s] [NR-eGR] Create a new net group with 4 nets and layer range [2, 11]
[11/02 17:20:57     50s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Run Multi-thread layer assignment with 1 threads
[11/02 17:20:57     50s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Started Build MST ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Generate topology with single threads
[11/02 17:20:57     50s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       total 2D Cap : 325334 = (167334 H, 158000 V)
[11/02 17:20:57     50s] [NR-eGR] Layer group 6: route 4 net(s) in layer range [2, 11]
[11/02 17:20:57     50s] (I)       ============  Phase 1a Route ============
[11/02 17:20:57     50s] (I)       Started Phase 1a ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Usage: 6208 = (2770 H, 3438 V) = (1.66% H, 2.18% V) = (4.737e+03um H, 5.879e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       ============  Phase 1b Route ============
[11/02 17:20:57     50s] (I)       Usage: 6208 = (2770 H, 3438 V) = (1.66% H, 2.18% V) = (4.737e+03um H, 5.879e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       earlyGlobalRoute overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.061568e+04um
[11/02 17:20:57     50s] (I)       ============  Phase 1c Route ============
[11/02 17:20:57     50s] (I)       Usage: 6208 = (2770 H, 3438 V) = (1.66% H, 2.18% V) = (4.737e+03um H, 5.879e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       ============  Phase 1d Route ============
[11/02 17:20:57     50s] (I)       Usage: 6208 = (2770 H, 3438 V) = (1.66% H, 2.18% V) = (4.737e+03um H, 5.879e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       ============  Phase 1e Route ============
[11/02 17:20:57     50s] (I)       Started Phase 1e ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Usage: 6208 = (2770 H, 3438 V) = (1.66% H, 2.18% V) = (4.737e+03um H, 5.879e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] [NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.061568e+04um
[11/02 17:20:57     50s] [NR-eGR] 
[11/02 17:20:57     50s] (I)       ============  Phase 1f Route ============
[11/02 17:20:57     50s] (I)       Usage: 6208 = (2770 H, 3438 V) = (1.66% H, 2.18% V) = (4.737e+03um H, 5.879e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       ============  Phase 1g Route ============
[11/02 17:20:57     50s] (I)       Started Post Routing ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Usage: 6193 = (2752 H, 3441 V) = (1.64% H, 2.18% V) = (4.706e+03um H, 5.884e+03um V)
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Run Multi-thread layer assignment with 1 threads
[11/02 17:20:57     50s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       
[11/02 17:20:57     50s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/02 17:20:57     50s] [NR-eGR]                        OverCon            
[11/02 17:20:57     50s] [NR-eGR]                         #Gcell     %Gcell
[11/02 17:20:57     50s] [NR-eGR]       Layer                (0)    OverCon 
[11/02 17:20:57     50s] [NR-eGR] ----------------------------------------------
[11/02 17:20:57     50s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:57     50s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:57     50s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:57     50s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:57     50s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:57     50s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:57     50s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:57     50s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:57     50s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:57     50s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:57     50s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:57     50s] [NR-eGR] ----------------------------------------------
[11/02 17:20:57     50s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/02 17:20:57     50s] [NR-eGR] 
[11/02 17:20:57     50s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       total 2D Cap : 328230 = (168220 H, 160010 V)
[11/02 17:20:57     50s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/02 17:20:57     50s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/02 17:20:57     50s] (I)       ============= track Assignment ============
[11/02 17:20:57     50s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Started Greedy Track Assignment ( Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[11/02 17:20:57     50s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] (I)       Run single-thread track assignment
[11/02 17:20:57     50s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[11/02 17:20:57     50s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:57     50s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 7900
[11/02 17:20:57     50s] [NR-eGR] Metal2  (2V) length: 1.145135e+04um, number of vias: 11756
[11/02 17:20:57     50s] [NR-eGR] Metal3  (3H) length: 1.474933e+04um, number of vias: 1336
[11/02 17:20:57     50s] [NR-eGR] Metal4  (4V) length: 5.155765e+03um, number of vias: 503
[11/02 17:20:57     50s] [NR-eGR] Metal5  (5H) length: 2.645410e+03um, number of vias: 265
[11/02 17:20:57     50s] [NR-eGR] Metal6  (6V) length: 1.085400e+03um, number of vias: 220
[11/02 17:20:57     50s] [NR-eGR] Metal7  (7H) length: 1.101650e+03um, number of vias: 113
[11/02 17:20:57     50s] [NR-eGR] Metal8  (8V) length: 5.907800e+02um, number of vias: 99
[11/02 17:20:57     50s] [NR-eGR] Metal9  (9H) length: 2.030000e+01um, number of vias: 37
[11/02 17:20:57     50s] [NR-eGR] Metal10 (10V) length: 7.600000e+00um, number of vias: 28
[11/02 17:20:57     50s] [NR-eGR] Metal11 (11H) length: 4.391000e+01um, number of vias: 0
[11/02 17:20:57     50s] [NR-eGR] Total length: 3.685150e+04um, number of vias: 22257
[11/02 17:20:57     50s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:57     50s] [NR-eGR] Total eGR-routed clock nets wire length: 2.638525e+03um 
[11/02 17:20:57     50s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:57     50s] [NR-eGR] Report for selected net(s) only.
[11/02 17:20:57     50s] [NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 792
[11/02 17:20:57     50s] [NR-eGR] Metal2  (2V) length: 8.878800e+02um, number of vias: 998
[11/02 17:20:57     50s] [NR-eGR] Metal3  (3H) length: 1.123900e+03um, number of vias: 317
[11/02 17:20:57     50s] [NR-eGR] Metal4  (4V) length: 5.826650e+02um, number of vias: 24
[11/02 17:20:57     50s] [NR-eGR] Metal5  (5H) length: 3.400000e+01um, number of vias: 4
[11/02 17:20:57     50s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 4
[11/02 17:20:57     50s] [NR-eGR] Metal7  (7H) length: 2.000000e+00um, number of vias: 4
[11/02 17:20:57     50s] [NR-eGR] Metal8  (8V) length: 1.330000e+00um, number of vias: 4
[11/02 17:20:57     50s] [NR-eGR] Metal9  (9H) length: 2.000000e+00um, number of vias: 4
[11/02 17:20:57     50s] [NR-eGR] Metal10 (10V) length: 4.750000e+00um, number of vias: 0
[11/02 17:20:57     50s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[11/02 17:20:57     50s] [NR-eGR] Total length: 2.638525e+03um, number of vias: 2151
[11/02 17:20:57     50s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:57     50s] [NR-eGR] Total routed clock nets wire length: 2.638525e+03um, number of vias: 2151
[11/02 17:20:57     50s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:57     50s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1055.37 MB )
[11/02 17:20:57     50s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/.rgfnwX7xR
[11/02 17:20:57     50s]         Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/02 17:20:57     50s] Set FIXED routing status on 10 net(s)
[11/02 17:20:57     50s]       Routing using eGR only done.
[11/02 17:20:57     50s] Net route status summary:
[11/02 17:20:57     50s]   Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=10, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/02 17:20:57     50s]   Non-clock:  2516 (unrouted=2, trialRouted=2514, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/02 17:20:57     50s] 
[11/02 17:20:57     50s] CCOPT: Done with clock implementation routing.
[11/02 17:20:57     50s] 
[11/02 17:20:57     50s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/02 17:20:57     50s]     Clock implementation routing done.
[11/02 17:20:57     50s]     Leaving CCOpt scope - extractRC...
[11/02 17:20:57     50s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/02 17:20:57     50s] Extraction called for design 'mpadd32_shift' of instances=1973 and nets=2526 using extraction engine 'preRoute' .
[11/02 17:20:57     50s] PreRoute RC Extraction called for design mpadd32_shift.
[11/02 17:20:57     50s] RC Extraction called in multi-corner(1) mode.
[11/02 17:20:57     50s] RCMode: PreRoute
[11/02 17:20:57     50s]       RC Corner Indexes            0   
[11/02 17:20:57     50s] Capacitance Scaling Factor   : 1.00000 
[11/02 17:20:57     50s] Resistance Scaling Factor    : 1.00000 
[11/02 17:20:57     50s] Clock Cap. Scaling Factor    : 1.00000 
[11/02 17:20:57     50s] Clock Res. Scaling Factor    : 1.00000 
[11/02 17:20:57     50s] Shrink Factor                : 1.00000
[11/02 17:20:57     50s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/02 17:20:57     50s] Using Quantus QRC technology file ...
[11/02 17:20:57     50s] LayerId::1 widthSet size::1
[11/02 17:20:57     50s] LayerId::2 widthSet size::1
[11/02 17:20:57     50s] LayerId::3 widthSet size::1
[11/02 17:20:57     50s] LayerId::4 widthSet size::1
[11/02 17:20:57     50s] LayerId::5 widthSet size::1
[11/02 17:20:57     50s] LayerId::6 widthSet size::1
[11/02 17:20:57     50s] LayerId::7 widthSet size::1
[11/02 17:20:57     50s] LayerId::8 widthSet size::1
[11/02 17:20:57     50s] LayerId::9 widthSet size::1
[11/02 17:20:57     50s] LayerId::10 widthSet size::1
[11/02 17:20:57     50s] LayerId::11 widthSet size::1
[11/02 17:20:57     50s] Updating RC grid for preRoute extraction ...
[11/02 17:20:57     50s] Initializing multi-corner resistance tables ...
[11/02 17:20:57     50s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1055.367M)
[11/02 17:20:57     50s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/02 17:20:57     50s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:57     50s] OPERPROF: Starting DPlace-Init at level 1, MEM:1055.4M
[11/02 17:20:57     50s] #spOpts: N=45 mergeVia=F 
[11/02 17:20:57     50s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1055.4M
[11/02 17:20:57     50s] OPERPROF:     Starting CMU at level 3, MEM:1055.4M
[11/02 17:20:57     50s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
[11/02 17:20:57     50s] Type 'man IMPSP-270' for more detail.
[11/02 17:20:57     50s] OPERPROF:     Finished CMU at level 3, CPU:0.011, REAL:0.011, MEM:1058.4M
[11/02 17:20:57     50s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.057, REAL:0.057, MEM:1058.4M
[11/02 17:20:57     50s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1058.4MB).
[11/02 17:20:57     50s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.062, REAL:0.062, MEM:1058.4M
[11/02 17:20:57     50s]     Calling post conditioning for eGRPC...
[11/02 17:20:57     50s]       eGRPC...
[11/02 17:20:57     50s]         eGRPC active optimizations:
[11/02 17:20:57     50s]          - Move Down
[11/02 17:20:57     50s]          - Downsizing before DRV sizing
[11/02 17:20:57     50s]          - DRV fixing with cell sizing
[11/02 17:20:57     50s]          - Move to fanout
[11/02 17:20:57     50s]          - Cloning
[11/02 17:20:57     50s]         
[11/02 17:20:57     50s]         Currently running CTS, using active skew data
[11/02 17:20:57     50s]         Reset bufferability constraints...
[11/02 17:20:57     50s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[11/02 17:20:57     50s]         Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
[11/02 17:20:57     50s]         Rebuilding timing graph...
[11/02 17:20:57     50s]         Rebuilding timing graph done.
[11/02 17:20:57     50s] End AAE Lib Interpolated Model. (MEM=1062.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:20:57     50s]         Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/02 17:20:57     50s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/02 17:20:57     50s]         Clock DAG stats eGRPC initial state:
[11/02 17:20:57     50s]           cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:57     50s]           cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
[11/02 17:20:57     50s]           cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:20:57     50s]           sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:57     50s]           wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.198pF, total=0.209pF
[11/02 17:20:57     50s]           wire lengths     : top=0.000um, trunk=160.100um, leaf=2478.425um, total=2638.525um
[11/02 17:20:57     50s]           hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
[11/02 17:20:57     50s]         Clock DAG net violations eGRPC initial state: none
[11/02 17:20:57     50s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[11/02 17:20:57     50s]           Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:57     50s]           Leaf  : target=0.100ns count=8 avg=0.073ns sd=0.001ns min=0.072ns max=0.075ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:57     50s]         Clock DAG library cell distribution eGRPC initial state {count}:
[11/02 17:20:57     50s]            Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
[11/02 17:20:57     50s]         Primary reporting skew groups eGRPC initial state:
[11/02 17:20:57     50s]           skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.001], skew [0.003 vs 0.070], 100% {0.151, 0.154} (wid=0.005 ws=0.004) (gid=0.151 gs=0.002)
[11/02 17:20:57     50s]       min path sink: s2_reg[17]/CK
[11/02 17:20:57     50s]       max path sink: s7_reg[11]/CK
[11/02 17:20:57     50s]         Skew group summary eGRPC initial state:
[11/02 17:20:57     50s]           skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.001], skew [0.003 vs 0.070], 100% {0.151, 0.154} (wid=0.005 ws=0.004) (gid=0.151 gs=0.002)
[11/02 17:20:57     50s]         Moving buffers...
[11/02 17:20:57     50s]         Violation analysis...
[11/02 17:20:57     50s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:57     50s]         Clock DAG stats eGRPC after moving buffers:
[11/02 17:20:57     50s]           cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:57     50s]           cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
[11/02 17:20:57     50s]           cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:20:57     50s]           sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:57     50s]           wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.198pF, total=0.209pF
[11/02 17:20:57     50s]           wire lengths     : top=0.000um, trunk=160.100um, leaf=2478.425um, total=2638.525um
[11/02 17:20:57     50s]           hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
[11/02 17:20:57     50s]         Clock DAG net violations eGRPC after moving buffers: none
[11/02 17:20:57     50s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[11/02 17:20:57     50s]           Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:57     50s]           Leaf  : target=0.100ns count=8 avg=0.073ns sd=0.001ns min=0.072ns max=0.075ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:57     50s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[11/02 17:20:57     50s]            Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
[11/02 17:20:57     50s]         Primary reporting skew groups eGRPC after moving buffers:
[11/02 17:20:57     50s]           skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.001], skew [0.003 vs 0.070], 100% {0.151, 0.154} (wid=0.005 ws=0.004) (gid=0.151 gs=0.002)
[11/02 17:20:57     50s]       min path sink: s2_reg[17]/CK
[11/02 17:20:57     50s]       max path sink: s7_reg[11]/CK
[11/02 17:20:57     50s]         Skew group summary eGRPC after moving buffers:
[11/02 17:20:57     50s]           skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.001], skew [0.003 vs 0.070], 100% {0.151, 0.154} (wid=0.005 ws=0.004) (gid=0.151 gs=0.002)
[11/02 17:20:57     50s]         Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:57     50s]         Initial Pass of Downsizing Clock Tree Cells...
[11/02 17:20:57     50s]         Artificially removing long paths...
[11/02 17:20:57     50s]           Artificially shortened 5 long paths. The largest offset applied was 0.000ns.
[11/02 17:20:57     50s]           
[11/02 17:20:57     50s]           
[11/02 17:20:57     50s]           Skew Group Offsets:
[11/02 17:20:57     50s]           
[11/02 17:20:57     50s]           -----------------------------------------------------------------------------------------------
[11/02 17:20:57     50s]           Skew Group           Num.     Num.       Offset        Max        Previous Max.    Current Max.
[11/02 17:20:57     50s]                                Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[11/02 17:20:57     50s]           -----------------------------------------------------------------------------------------------
[11/02 17:20:57     50s]           clk_input/sys_con     774        5         0.646%      0.000ns       0.154ns         0.154ns
[11/02 17:20:57     50s]           -----------------------------------------------------------------------------------------------
[11/02 17:20:57     50s]           
[11/02 17:20:57     50s]           Offsets Histogram:
[11/02 17:20:57     50s]           
[11/02 17:20:57     50s]           -----------------------------
[11/02 17:20:57     50s]           From (ns)    To (ns)    Count
[11/02 17:20:57     50s]           -----------------------------
[11/02 17:20:57     50s]           below         0.000       5
[11/02 17:20:57     50s]             0.000       0.005       0
[11/02 17:20:57     50s]           -----------------------------
[11/02 17:20:57     50s]           
[11/02 17:20:57     50s]           Mean=0.000ns Median=0.000ns Std.Dev=0.000ns
[11/02 17:20:57     50s]           
[11/02 17:20:57     50s]           
[11/02 17:20:57     50s]           BalancingStep Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
[11/02 17:20:57     50s]           {clk_input/sys_con,WC: 0.153 -> 0.154}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:57     50s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:57     50s]         Modifying slew-target multiplier from 1 to 0.9
[11/02 17:20:57     50s]         Downsizing prefiltering...
[11/02 17:20:57     50s]         Downsizing prefiltering done.
[11/02 17:20:57     50s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[11/02 17:20:57     50s]         DoDownSizing Summary : numSized = 0, numUnchanged = 3, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 7
[11/02 17:20:57     50s]         CCOpt-eGRPC Downsizing: considered: 3, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 0
[11/02 17:20:57     50s]         Reverting slew-target multiplier from 0.9 to 1
[11/02 17:20:57     50s]         Reverting Artificially removing long paths...
[11/02 17:20:57     50s]           BalancingStep Reverting Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
[11/02 17:20:57     50s]           {clk_input/sys_con,WC: 0.153 -> 0.154}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/02 17:20:57     50s]         Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:57     50s]         Clock DAG stats eGRPC after downsizing:
[11/02 17:20:57     50s]           cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:57     50s]           cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
[11/02 17:20:57     50s]           cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:20:57     50s]           sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:57     50s]           wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.198pF, total=0.209pF
[11/02 17:20:57     50s]           wire lengths     : top=0.000um, trunk=160.100um, leaf=2478.425um, total=2638.525um
[11/02 17:20:57     50s]           hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
[11/02 17:20:57     50s]         Clock DAG net violations eGRPC after downsizing: none
[11/02 17:20:57     50s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[11/02 17:20:57     50s]           Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:57     50s]           Leaf  : target=0.100ns count=8 avg=0.073ns sd=0.001ns min=0.072ns max=0.075ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:57     50s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[11/02 17:20:57     50s]            Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
[11/02 17:20:57     50s]         Primary reporting skew groups eGRPC after downsizing:
[11/02 17:20:57     50s]           skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.001], skew [0.003 vs 0.070], 100% {0.151, 0.154} (wid=0.005 ws=0.004) (gid=0.151 gs=0.002)
[11/02 17:20:57     50s]       min path sink: s2_reg[17]/CK
[11/02 17:20:57     50s]       max path sink: s7_reg[11]/CK
[11/02 17:20:57     50s]         Skew group summary eGRPC after downsizing:
[11/02 17:20:57     50s]           skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.001], skew [0.003 vs 0.070], 100% {0.151, 0.154} (wid=0.005 ws=0.004) (gid=0.151 gs=0.002)
[11/02 17:20:57     50s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/02 17:20:57     50s]         Fixing DRVs...
[11/02 17:20:57     50s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/02 17:20:57     50s]         CCOpt-eGRPC: considered: 10, tested: 10, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/02 17:20:57     50s]         
[11/02 17:20:57     50s]         PRO Statistics: Fix DRVs (cell sizing):
[11/02 17:20:57     50s]         =======================================
[11/02 17:20:57     50s]         
[11/02 17:20:57     50s]         Cell changes by Net Type:
[11/02 17:20:57     50s]         
[11/02 17:20:57     50s]         -------------------------------------------------------------------------------------------------
[11/02 17:20:57     50s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/02 17:20:57     50s]         -------------------------------------------------------------------------------------------------
[11/02 17:20:57     50s]         top                0            0           0            0                    0                0
[11/02 17:20:57     50s]         trunk              0            0           0            0                    0                0
[11/02 17:20:57     50s]         leaf               0            0           0            0                    0                0
[11/02 17:20:57     50s]         -------------------------------------------------------------------------------------------------
[11/02 17:20:57     50s]         Total              0            0           0            0                    0                0
[11/02 17:20:57     50s]         -------------------------------------------------------------------------------------------------
[11/02 17:20:57     50s]         
[11/02 17:20:57     50s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/02 17:20:57     50s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/02 17:20:57     50s]         
[11/02 17:20:57     50s]         Clock DAG stats eGRPC after DRV fixing:
[11/02 17:20:57     50s]           cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:57     50s]           cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
[11/02 17:20:57     50s]           cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:20:57     50s]           sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:57     50s]           wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.198pF, total=0.209pF
[11/02 17:20:57     50s]           wire lengths     : top=0.000um, trunk=160.100um, leaf=2478.425um, total=2638.525um
[11/02 17:20:57     50s]           hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
[11/02 17:20:57     50s]         Clock DAG net violations eGRPC after DRV fixing: none
[11/02 17:20:57     50s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[11/02 17:20:57     50s]           Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:57     50s]           Leaf  : target=0.100ns count=8 avg=0.073ns sd=0.001ns min=0.072ns max=0.075ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:57     50s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[11/02 17:20:57     50s]            Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
[11/02 17:20:57     50s]         Primary reporting skew groups eGRPC after DRV fixing:
[11/02 17:20:57     50s]           skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.001], skew [0.003 vs 0.070], 100% {0.151, 0.154} (wid=0.005 ws=0.004) (gid=0.151 gs=0.002)
[11/02 17:20:57     50s]       min path sink: s2_reg[17]/CK
[11/02 17:20:57     50s]       max path sink: s7_reg[11]/CK
[11/02 17:20:57     50s]         Skew group summary eGRPC after DRV fixing:
[11/02 17:20:57     50s]           skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.001], skew [0.003 vs 0.070], 100% {0.151, 0.154} (wid=0.005 ws=0.004) (gid=0.151 gs=0.002)
[11/02 17:20:57     50s]         Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:57     50s] 
[11/02 17:20:57     50s] Slew Diagnostics: After DRV fixing
[11/02 17:20:57     50s] ==================================
[11/02 17:20:57     50s] 
[11/02 17:20:57     50s] Global Causes:
[11/02 17:20:57     50s] 
[11/02 17:20:57     50s] -------------------------------------
[11/02 17:20:57     50s] Cause
[11/02 17:20:57     50s] -------------------------------------
[11/02 17:20:57     50s] DRV fixing with buffering is disabled
[11/02 17:20:57     50s] -------------------------------------
[11/02 17:20:57     50s] 
[11/02 17:20:57     50s] Top 5 overslews:
[11/02 17:20:57     50s] 
[11/02 17:20:57     50s] ---------------------------------
[11/02 17:20:57     50s] Overslew    Causes    Driving Pin
[11/02 17:20:57     50s] ---------------------------------
[11/02 17:20:57     50s]   (empty table)
[11/02 17:20:57     50s] ---------------------------------
[11/02 17:20:57     50s] 
[11/02 17:20:57     50s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/02 17:20:57     50s] 
[11/02 17:20:57     50s] -------------------
[11/02 17:20:57     50s] Cause    Occurences
[11/02 17:20:57     50s] -------------------
[11/02 17:20:57     50s]   (empty table)
[11/02 17:20:57     50s] -------------------
[11/02 17:20:57     50s] 
[11/02 17:20:57     50s] Violation diagnostics counts from the 0 nodes that have violations:
[11/02 17:20:57     50s] 
[11/02 17:20:57     50s] -------------------
[11/02 17:20:57     50s] Cause    Occurences
[11/02 17:20:57     50s] -------------------
[11/02 17:20:57     50s]   (empty table)
[11/02 17:20:57     50s] -------------------
[11/02 17:20:57     50s] 
[11/02 17:20:57     50s]         Reconnecting optimized routes...
[11/02 17:20:57     50s]         Reset timing graph...
[11/02 17:20:57     50s] Ignoring AAE DB Resetting ...
[11/02 17:20:57     50s]         Reset timing graph done.
[11/02 17:20:57     50s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:57     50s]         Violation analysis...
[11/02 17:20:57     50s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:20:57     50s] Clock instances to consider for cloning: 0
[11/02 17:20:57     50s]         Reset timing graph...
[11/02 17:20:57     50s] Ignoring AAE DB Resetting ...
[11/02 17:20:57     50s]         Reset timing graph done.
[11/02 17:20:57     50s]         Set dirty flag on 4 insts, 8 nets
[11/02 17:20:57     50s]         Clock DAG stats before routing clock trees:
[11/02 17:20:57     50s]           cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:20:57     50s]           cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
[11/02 17:20:57     50s]           cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:20:57     50s]           sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:20:57     50s]           wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.198pF, total=0.209pF
[11/02 17:20:57     50s]           wire lengths     : top=0.000um, trunk=160.100um, leaf=2478.425um, total=2638.525um
[11/02 17:20:57     50s]           hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
[11/02 17:20:57     50s]         Clock DAG net violations before routing clock trees: none
[11/02 17:20:57     50s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[11/02 17:20:57     50s]           Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:57     50s]           Leaf  : target=0.100ns count=8 avg=0.073ns sd=0.001ns min=0.072ns max=0.075ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:20:57     50s]         Clock DAG library cell distribution before routing clock trees {count}:
[11/02 17:20:57     50s]            Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
[11/02 17:20:57     50s]         Primary reporting skew groups before routing clock trees:
[11/02 17:20:57     50s]           skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.001], skew [0.003 vs 0.070], 100% {0.151, 0.154} (wid=0.005 ws=0.004) (gid=0.151 gs=0.002)
[11/02 17:20:57     50s]       min path sink: s2_reg[17]/CK
[11/02 17:20:57     50s]       max path sink: s7_reg[11]/CK
[11/02 17:20:57     50s]         Skew group summary before routing clock trees:
[11/02 17:20:57     50s]           skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.001], skew [0.003 vs 0.070], 100% {0.151, 0.154} (wid=0.005 ws=0.004) (gid=0.151 gs=0.002)
[11/02 17:20:57     50s]       eGRPC done.
[11/02 17:20:57     50s]     Calling post conditioning for eGRPC done.
[11/02 17:20:57     50s]   eGR Post Conditioning loop iteration 0 done.
[11/02 17:20:57     50s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[11/02 17:20:57     50s]   ClockRefiner...
[11/02 17:20:57     50s] Assigned high priority to 0 cells.
[11/02 17:20:57     50s]   Performing Single Pass Refine Place.
[11/02 17:20:57     50s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[11/02 17:20:57     50s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1100.6M
[11/02 17:20:57     50s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1100.6M
[11/02 17:20:57     50s] #spOpts: N=45 mergeVia=F 
[11/02 17:20:57     50s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1100.6M
[11/02 17:20:57     50s] Info: 9 insts are soft-fixed.
[11/02 17:20:57     50s] OPERPROF:       Starting CMU at level 4, MEM:1100.6M
[11/02 17:20:57     50s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1100.6M
[11/02 17:20:57     50s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.048, REAL:0.048, MEM:1100.6M
[11/02 17:20:57     50s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1100.6MB).
[11/02 17:20:57     50s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.053, REAL:0.053, MEM:1100.6M
[11/02 17:20:57     50s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.054, REAL:0.054, MEM:1100.6M
[11/02 17:20:57     50s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14382.6
[11/02 17:20:57     50s] OPERPROF: Starting RefinePlace at level 1, MEM:1100.6M
[11/02 17:20:57     50s] *** Starting refinePlace (0:00:50.7 mem=1100.6M) ***
[11/02 17:20:57     50s] Total net bbox length = 2.927e+04 (1.515e+04 1.412e+04) (ext = 1.660e+04)
[11/02 17:20:57     50s] Info: 9 insts are soft-fixed.
[11/02 17:20:57     50s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/02 17:20:57     50s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/02 17:20:57     50s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1100.6M
[11/02 17:20:57     50s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1100.6M
[11/02 17:20:57     50s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1100.6M
[11/02 17:20:57     50s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1100.6M
[11/02 17:20:57     50s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1100.6M
[11/02 17:20:57     50s] Starting refinePlace ...
[11/02 17:20:57     50s]   Spread Effort: high, standalone mode, useDDP on.
[11/02 17:20:57     50s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1100.6MB) @(0:00:50.7 - 0:00:50.7).
[11/02 17:20:57     50s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/02 17:20:57     50s] wireLenOptFixPriorityInst 774 inst fixed
[11/02 17:20:57     50s] 
[11/02 17:20:57     50s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/02 17:20:58     50s] Move report: legalization moves 7 insts, mean move: 3.52 um, max move: 7.44 um
[11/02 17:20:58     50s] 	Max move on inst (g33769__7114): (20.80, 29.07) --> (21.40, 35.91)
[11/02 17:20:58     50s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:01.0, mem=1100.6MB) @(0:00:50.7 - 0:00:50.7).
[11/02 17:20:58     50s] Move report: Detail placement moves 7 insts, mean move: 3.52 um, max move: 7.44 um
[11/02 17:20:58     50s] 	Max move on inst (g33769__7114): (20.80, 29.07) --> (21.40, 35.91)
[11/02 17:20:58     50s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1100.6MB
[11/02 17:20:58     50s] Statistics of distance of Instance movement in refine placement:
[11/02 17:20:58     50s]   maximum (X+Y) =         7.44 um
[11/02 17:20:58     50s]   inst (g33769__7114) with max move: (20.8, 29.07) -> (21.4, 35.91)
[11/02 17:20:58     50s]   mean    (X+Y) =         3.52 um
[11/02 17:20:58     50s] Summary Report:
[11/02 17:20:58     50s] Instances move: 7 (out of 1973 movable)
[11/02 17:20:58     50s] Instances flipped: 0
[11/02 17:20:58     50s] Mean displacement: 3.52 um
[11/02 17:20:58     50s] Max displacement: 7.44 um (Instance: g33769__7114) (20.8, 29.07) -> (21.4, 35.91)
[11/02 17:20:58     50s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: OAI2BB1X1
[11/02 17:20:58     50s] Total instances moved : 7
[11/02 17:20:58     50s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.037, REAL:0.037, MEM:1100.6M
[11/02 17:20:58     50s] Total net bbox length = 2.932e+04 (1.516e+04 1.416e+04) (ext = 1.661e+04)
[11/02 17:20:58     50s] Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1100.6MB
[11/02 17:20:58     50s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:01.0, mem=1100.6MB) @(0:00:50.7 - 0:00:50.7).
[11/02 17:20:58     50s] *** Finished refinePlace (0:00:50.7 mem=1100.6M) ***
[11/02 17:20:58     50s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14382.6
[11/02 17:20:58     50s] OPERPROF: Finished RefinePlace at level 1, CPU:0.046, REAL:0.046, MEM:1100.6M
[11/02 17:20:58     50s]   Moved 0, flipped 0 and cell swapped 0 of 783 clock instance(s) during refinement.
[11/02 17:20:58     50s]   The largest move was 0 microns for .
[11/02 17:20:58     50s] Moved 0 and flipped 0 of 9 clock instances (excluding sinks) during refinement
[11/02 17:20:58     50s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[11/02 17:20:58     50s] Moved 0 and flipped 0 of 774 clock sinks during refinement.
[11/02 17:20:58     50s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[11/02 17:20:58     50s] Revert refine place priority changes on 0 cells.
[11/02 17:20:58     50s]   ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/02 17:20:58     50s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.6 real=0:00:00.6)
[11/02 17:20:58     50s]   CCOpt::Phase::Routing...
[11/02 17:20:58     50s]   Clock implementation routing...
[11/02 17:20:58     50s]     Leaving CCOpt scope - Routing Tools...
[11/02 17:20:58     50s] Net route status summary:
[11/02 17:20:58     50s]   Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=10, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/02 17:20:58     50s]   Non-clock:  2516 (unrouted=2, trialRouted=2514, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/02 17:20:58     50s]     Routing using eGR in eGR->NR Step...
[11/02 17:20:58     50s]       Early Global Route - eGR->NR step...
[11/02 17:20:58     50s] (ccopt eGR): There are 10 nets for routing of which 10 have one or more fixed wires.
[11/02 17:20:58     50s] (ccopt eGR): Start to route 10 all nets
[11/02 17:20:58     50s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Started Loading and Dumping File ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Reading DB...
[11/02 17:20:58     50s] (I)       Read data from FE... (mem=1100.6M)
[11/02 17:20:58     50s] (I)       Read nodes and places... (mem=1100.6M)
[11/02 17:20:58     50s] (I)       Done Read nodes and places (cpu=0.002s, mem=1100.6M)
[11/02 17:20:58     50s] (I)       Read nets... (mem=1100.6M)
[11/02 17:20:58     50s] (I)       Done Read nets (cpu=0.005s, mem=1100.6M)
[11/02 17:20:58     50s] (I)       Done Read data from FE (cpu=0.007s, mem=1100.6M)
[11/02 17:20:58     50s] (I)       before initializing RouteDB syMemory usage = 1100.6 MB
[11/02 17:20:58     50s] (I)       Clean congestion better: true
[11/02 17:20:58     50s] (I)       Esitmate more vias caused by DPT layer: true
[11/02 17:20:58     50s] (I)       Clean congestion layer assignment rounds: 5
[11/02 17:20:58     50s] (I)       Layer constraints as soft constraints: true
[11/02 17:20:58     50s] (I)       Top layer constraints as soft constriants: true
[11/02 17:20:58     50s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)       Honor MSV route constraint: false
[11/02 17:20:58     50s] (I)       Maximum routing layer  : 127
[11/02 17:20:58     50s] (I)       Minimum routing layer  : 2
[11/02 17:20:58     50s] (I)       Supply scale factor H  : 1.00
[11/02 17:20:58     50s] (I)       Supply scale factor V  : 1.00
[11/02 17:20:58     50s] (I)       Number of tracks used by clock wire: 0
[11/02 17:20:58     50s] (I)       Reverse direction      : 
[11/02 17:20:58     50s] (I)       Honor partition pin guides: true
[11/02 17:20:58     50s] (I)       Only route the nets which are selected in the DB: true
[11/02 17:20:58     50s] (I)       Route secondary PG pins: false
[11/02 17:20:58     50s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)       Reduce via during track assignment: true
[11/02 17:20:58     50s] (I)       ssAwareRouting         : true
[11/02 17:20:58     50s] (I)       Improve tree edge sharing to reduce wirelength: true
[11/02 17:20:58     50s] (I)       Improve the accuracy of via estimation during 2D routing: true
[11/02 17:20:58     50s] (I)       Refine initial Steiner tree to reduce wirelength: true
[11/02 17:20:58     50s] (I)       Build spine tree       : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : 2
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/.rgflwEc5L.trunk.1
[11/02 17:20:58     50s] (I)                              : SUBTREE
[11/02 17:20:58     50s] (I)                              : 10000
[11/02 17:20:58     50s] (I)       Special modeling for N7: 0
[11/02 17:20:58     50s] (I)       N3 special modeling    : 0
[11/02 17:20:58     50s] (I)       Special modeling for N5 v3: 0
[11/02 17:20:58     50s] (I)       Special settings for S5 designs: 0
[11/02 17:20:58     50s] (I)       Special settings for S7 designs: 0
[11/02 17:20:58     50s] (I)                              : 8
[11/02 17:20:58     50s] (I)                              : 10
[11/02 17:20:58     50s] (I)                              : 0.30
[11/02 17:20:58     50s] (I)                              : 10.00
[11/02 17:20:58     50s] (I)                              : 6
[11/02 17:20:58     50s] (I)                              : 1.00
[11/02 17:20:58     50s] (I)                              : 1.00
[11/02 17:20:58     50s] (I)       source-to-sink ratio   : 0.30
[11/02 17:20:58     50s] (I)                              : 3.00
[11/02 17:20:58     50s] (I)                              : 1.25
[11/02 17:20:58     50s] (I)                              : 0.50
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)       Apply PRL on PG terms  : true
[11/02 17:20:58     50s] (I)       Apply PRL on obs objects: true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : true
[11/02 17:20:58     50s] (I)                              : L2:4 L3:2.5
[11/02 17:20:58     50s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[11/02 17:20:58     50s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[11/02 17:20:58     50s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[11/02 17:20:58     50s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[11/02 17:20:58     50s] (I)       Forbid layer relax to DPT layers: true
[11/02 17:20:58     50s] (I)       Counted 3658 PG shapes. We will not process PG shapes layer by layer.
[11/02 17:20:58     50s] (I)       build grid graph
[11/02 17:20:58     50s] (I)       build grid graph start
[11/02 17:20:58     50s] [NR-eGR] Track table information for default rule: 
[11/02 17:20:58     50s] [NR-eGR] Metal1 has no routable track
[11/02 17:20:58     50s] [NR-eGR] Metal2 has single uniform track structure
[11/02 17:20:58     50s] [NR-eGR] Metal3 has single uniform track structure
[11/02 17:20:58     50s] [NR-eGR] Metal4 has single uniform track structure
[11/02 17:20:58     50s] [NR-eGR] Metal5 has single uniform track structure
[11/02 17:20:58     50s] [NR-eGR] Metal6 has single uniform track structure
[11/02 17:20:58     50s] [NR-eGR] Metal7 has single uniform track structure
[11/02 17:20:58     50s] [NR-eGR] Metal8 has single uniform track structure
[11/02 17:20:58     50s] [NR-eGR] Metal9 has single uniform track structure
[11/02 17:20:58     50s] [NR-eGR] Metal10 has single uniform track structure
[11/02 17:20:58     50s] [NR-eGR] Metal11 has single uniform track structure
[11/02 17:20:58     50s] (I)       build grid graph end
[11/02 17:20:58     50s] (I)       ===========================================================================
[11/02 17:20:58     50s] (I)       == Report All Rule Vias ==
[11/02 17:20:58     50s] (I)       ===========================================================================
[11/02 17:20:58     50s] (I)        Via Rule : (Default)
[11/02 17:20:58     50s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:58     50s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:58     50s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[11/02 17:20:58     50s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[11/02 17:20:58     50s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[11/02 17:20:58     50s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[11/02 17:20:58     50s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[11/02 17:20:58     50s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[11/02 17:20:58     50s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[11/02 17:20:58     50s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[11/02 17:20:58     50s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[11/02 17:20:58     50s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[11/02 17:20:58     50s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:58     50s] (I)       ===========================================================================
[11/02 17:20:58     50s] (I)        Via Rule : LEFSpecialRouteSpec
[11/02 17:20:58     50s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:58     50s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:58     50s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:20:58     50s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:20:58     50s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:20:58     50s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:20:58     50s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:20:58     50s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:20:58     50s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:20:58     50s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:20:58     50s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:20:58     50s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:20:58     50s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:58     50s] (I)       ===========================================================================
[11/02 17:20:58     50s] (I)        Via Rule : VLMDefaultSetup
[11/02 17:20:58     50s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:20:58     50s] (I)       ---------------------------------------------------------------------------
[11/02 17:20:58     50s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:20:58     50s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:20:58     50s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:20:58     50s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:20:58     50s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:20:58     50s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:20:58     50s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:20:58     50s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:20:58     50s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:20:58     50s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:20:58     50s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:20:58     50s] (I)       ===========================================================================
[11/02 17:20:58     50s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Num PG vias on layer 1 : 0
[11/02 17:20:58     50s] (I)       Num PG vias on layer 2 : 0
[11/02 17:20:58     50s] (I)       Num PG vias on layer 3 : 0
[11/02 17:20:58     50s] (I)       Num PG vias on layer 4 : 0
[11/02 17:20:58     50s] (I)       Num PG vias on layer 5 : 0
[11/02 17:20:58     50s] (I)       Num PG vias on layer 6 : 0
[11/02 17:20:58     50s] (I)       Num PG vias on layer 7 : 0
[11/02 17:20:58     50s] (I)       Num PG vias on layer 8 : 0
[11/02 17:20:58     50s] (I)       Num PG vias on layer 9 : 0
[11/02 17:20:58     50s] (I)       Num PG vias on layer 10 : 0
[11/02 17:20:58     50s] (I)       Num PG vias on layer 11 : 0
[11/02 17:20:58     50s] [NR-eGR] Read 12863 PG shapes
[11/02 17:20:58     50s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] [NR-eGR] #Routing Blockages  : 0
[11/02 17:20:58     50s] [NR-eGR] #Instance Blockages : 0
[11/02 17:20:58     50s] [NR-eGR] #PG Blockages       : 12863
[11/02 17:20:58     50s] [NR-eGR] #Bump Blockages     : 0
[11/02 17:20:58     50s] [NR-eGR] #Boundary Blockages : 0
[11/02 17:20:58     50s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[11/02 17:20:58     50s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/02 17:20:58     50s] (I)       readDataFromPlaceDB
[11/02 17:20:58     50s] (I)       Read net information..
[11/02 17:20:58     50s] [NR-eGR] Read numTotalNets=2524  numIgnoredNets=2514
[11/02 17:20:58     50s] (I)       Read testcase time = 0.000 seconds
[11/02 17:20:58     50s] 
[11/02 17:20:58     50s] [NR-eGR] Connected 0 must-join pins/ports
[11/02 17:20:58     50s] (I)       early_global_route_priority property id does not exist.
[11/02 17:20:58     50s] (I)       Start initializing grid graph
[11/02 17:20:58     50s] (I)       End initializing grid graph
[11/02 17:20:58     50s] (I)       Model blockages into capacity
[11/02 17:20:58     50s] (I)       Read Num Blocks=12863  Num Prerouted Wires=0  Num CS=0
[11/02 17:20:58     50s] (I)       Started Modeling ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Started Modeling Layer 1 ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Started Modeling Layer 2 ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Layer 1 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:58     50s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Started Modeling Layer 3 ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Layer 2 (H) : #blockages 2520 : #preroutes 0
[11/02 17:20:58     50s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Started Modeling Layer 4 ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Layer 3 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:58     50s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Started Modeling Layer 5 ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Layer 4 (H) : #blockages 2520 : #preroutes 0
[11/02 17:20:58     50s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Started Modeling Layer 6 ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Layer 5 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:58     50s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Started Modeling Layer 7 ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Layer 6 (H) : #blockages 2520 : #preroutes 0
[11/02 17:20:58     50s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Started Modeling Layer 8 ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Layer 7 (V) : #blockages 840 : #preroutes 0
[11/02 17:20:58     50s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Started Modeling Layer 9 ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Layer 8 (H) : #blockages 1583 : #preroutes 0
[11/02 17:20:58     50s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Started Modeling Layer 10 ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Layer 9 (V) : #blockages 360 : #preroutes 0
[11/02 17:20:58     50s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Started Modeling Layer 11 ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[11/02 17:20:58     50s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Moved 0 terms for better access 
[11/02 17:20:58     50s] (I)       Number of ignored nets = 0
[11/02 17:20:58     50s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/02 17:20:58     50s] (I)       Number of clock nets = 10.  Ignored: No
[11/02 17:20:58     50s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/02 17:20:58     50s] (I)       Number of special nets = 0.  Ignored: Yes
[11/02 17:20:58     50s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/02 17:20:58     50s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/02 17:20:58     50s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/02 17:20:58     50s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/02 17:20:58     50s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/02 17:20:58     50s] [NR-eGR] There are 10 clock nets ( 10 with NDR ).
[11/02 17:20:58     50s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1100.6 MB
[11/02 17:20:58     50s] (I)       Ndr track 0 does not exist
[11/02 17:20:58     50s] (I)       Ndr track 0 does not exist
[11/02 17:20:58     50s] (I)       Layer1  viaCost=200.00
[11/02 17:20:58     50s] (I)       Layer2  viaCost=200.00
[11/02 17:20:58     50s] (I)       Layer3  viaCost=200.00
[11/02 17:20:58     50s] (I)       Layer4  viaCost=200.00
[11/02 17:20:58     50s] (I)       Layer5  viaCost=200.00
[11/02 17:20:58     50s] (I)       Layer6  viaCost=200.00
[11/02 17:20:58     50s] (I)       Layer7  viaCost=200.00
[11/02 17:20:58     50s] (I)       Layer8  viaCost=200.00
[11/02 17:20:58     50s] (I)       Layer9  viaCost=200.00
[11/02 17:20:58     50s] (I)       Layer10  viaCost=200.00
[11/02 17:20:58     50s] (I)       ---------------------Grid Graph Info--------------------
[11/02 17:20:58     50s] (I)       Routing area        : (0, 0) - (231200, 229140)
[11/02 17:20:58     50s] (I)       Core area           : (14400, 13680) - (216800, 215460)
[11/02 17:20:58     50s] (I)       Site width          :   400  (dbu)
[11/02 17:20:58     50s] (I)       Row height          :  3420  (dbu)
[11/02 17:20:58     50s] (I)       GCell width         :  3420  (dbu)
[11/02 17:20:58     50s] (I)       GCell height        :  3420  (dbu)
[11/02 17:20:58     50s] (I)       Grid                :    68    67    11
[11/02 17:20:58     50s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/02 17:20:58     50s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/02 17:20:58     50s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/02 17:20:58     50s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/02 17:20:58     50s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/02 17:20:58     50s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/02 17:20:58     50s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/02 17:20:58     50s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190   600   570
[11/02 17:20:58     50s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/02 17:20:58     50s] (I)       Total num of tracks :     0   578   603   578   603   578   603   578   603   231   241
[11/02 17:20:58     50s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/02 17:20:58     50s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/02 17:20:58     50s] (I)       --------------------------------------------------------
[11/02 17:20:58     50s] 
[11/02 17:20:58     50s] [NR-eGR] ============ Routing rule table ============
[11/02 17:20:58     50s] [NR-eGR] Rule id: 0  Nets: 10 
[11/02 17:20:58     50s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[11/02 17:20:58     50s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800  L7=760  L8=800  L9=760  L10=2000  L11=1900
[11/02 17:20:58     50s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2  L11=2
[11/02 17:20:58     50s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:58     50s] [NR-eGR] Rule id: 1  Nets: 0 
[11/02 17:20:58     50s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/02 17:20:58     50s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[11/02 17:20:58     50s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:58     50s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:20:58     50s] [NR-eGR] ========================================
[11/02 17:20:58     50s] [NR-eGR] 
[11/02 17:20:58     50s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/02 17:20:58     50s] (I)       blocked tracks on layer2 : = 6840 / 38726 (17.66%)
[11/02 17:20:58     50s] (I)       blocked tracks on layer3 : = 1560 / 41004 (3.80%)
[11/02 17:20:58     50s] (I)       blocked tracks on layer4 : = 6840 / 38726 (17.66%)
[11/02 17:20:58     50s] (I)       blocked tracks on layer5 : = 1560 / 41004 (3.80%)
[11/02 17:20:58     50s] (I)       blocked tracks on layer6 : = 6840 / 38726 (17.66%)
[11/02 17:20:58     50s] (I)       blocked tracks on layer7 : = 1560 / 41004 (3.80%)
[11/02 17:20:58     50s] (I)       blocked tracks on layer8 : = 6840 / 38726 (17.66%)
[11/02 17:20:58     50s] (I)       blocked tracks on layer9 : = 14535 / 41004 (35.45%)
[11/02 17:20:58     50s] (I)       blocked tracks on layer10 : = 5360 / 15477 (34.63%)
[11/02 17:20:58     50s] (I)       blocked tracks on layer11 : = 0 / 16388 (0.00%)
[11/02 17:20:58     50s] (I)       After initializing earlyGlobalRoute syMemory usage = 1100.6 MB
[11/02 17:20:58     50s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Started Global Routing ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       ============= Initialization =============
[11/02 17:20:58     50s] (I)       totalPins=793  totalGlobalPin=793 (100.00%)
[11/02 17:20:58     50s] (I)       Started Build MST ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Generate topology with single threads
[11/02 17:20:58     50s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       total 2D Cap : 75410 = (39444 H, 35966 V)
[11/02 17:20:58     50s] [NR-eGR] Layer group 1: route 10 net(s) in layer range [3, 4]
[11/02 17:20:58     50s] (I)       ============  Phase 1a Route ============
[11/02 17:20:58     50s] (I)       Started Phase 1a ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/02 17:20:58     50s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Usage: 1422 = (618 H, 804 V) = (1.57% H, 2.24% V) = (1.057e+03um H, 1.375e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       ============  Phase 1b Route ============
[11/02 17:20:58     50s] (I)       Started Phase 1b ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Usage: 1422 = (618 H, 804 V) = (1.57% H, 2.24% V) = (1.057e+03um H, 1.375e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.431620e+03um
[11/02 17:20:58     50s] (I)       ============  Phase 1c Route ============
[11/02 17:20:58     50s] (I)       Started Phase 1c ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Level2 Grid: 14 x 14
[11/02 17:20:58     50s] (I)       Started Two Level Routing ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Usage: 1422 = (618 H, 804 V) = (1.57% H, 2.24% V) = (1.057e+03um H, 1.375e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       ============  Phase 1d Route ============
[11/02 17:20:58     50s] (I)       Started Phase 1d ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Usage: 1427 = (623 H, 804 V) = (1.58% H, 2.24% V) = (1.065e+03um H, 1.375e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       ============  Phase 1e Route ============
[11/02 17:20:58     50s] (I)       Started Phase 1e ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Usage: 1427 = (623 H, 804 V) = (1.58% H, 2.24% V) = (1.065e+03um H, 1.375e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.440170e+03um
[11/02 17:20:58     50s] [NR-eGR] 
[11/02 17:20:58     50s] (I)       ============  Phase 1f Route ============
[11/02 17:20:58     50s] (I)       Usage: 1427 = (623 H, 804 V) = (1.58% H, 2.24% V) = (1.065e+03um H, 1.375e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       ============  Phase 1g Route ============
[11/02 17:20:58     50s] (I)       Started Post Routing ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Usage: 1424 = (621 H, 803 V) = (1.57% H, 2.23% V) = (1.062e+03um H, 1.373e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       numNets=10  numFullyRipUpNets=6  numPartialRipUpNets=6 routedWL=515
[11/02 17:20:58     50s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[11/02 17:20:58     50s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Run Multi-thread layer assignment with 1 threads
[11/02 17:20:58     50s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Started Build MST ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Generate topology with single threads
[11/02 17:20:58     50s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       total 2D Cap : 151690 = (79128 H, 72562 V)
[11/02 17:20:58     50s] [NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[11/02 17:20:58     50s] (I)       ============  Phase 1a Route ============
[11/02 17:20:58     50s] (I)       Started Phase 1a ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Usage: 2331 = (1020 H, 1311 V) = (1.29% H, 1.81% V) = (1.744e+03um H, 2.242e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       ============  Phase 1b Route ============
[11/02 17:20:58     50s] (I)       Usage: 2331 = (1020 H, 1311 V) = (1.29% H, 1.81% V) = (1.744e+03um H, 2.242e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.986010e+03um
[11/02 17:20:58     50s] (I)       ============  Phase 1c Route ============
[11/02 17:20:58     50s] (I)       Usage: 2331 = (1020 H, 1311 V) = (1.29% H, 1.81% V) = (1.744e+03um H, 2.242e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       ============  Phase 1d Route ============
[11/02 17:20:58     50s] (I)       Usage: 2331 = (1020 H, 1311 V) = (1.29% H, 1.81% V) = (1.744e+03um H, 2.242e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       ============  Phase 1e Route ============
[11/02 17:20:58     50s] (I)       Started Phase 1e ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Usage: 2331 = (1020 H, 1311 V) = (1.29% H, 1.81% V) = (1.744e+03um H, 2.242e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.986010e+03um
[11/02 17:20:58     50s] [NR-eGR] 
[11/02 17:20:58     50s] (I)       ============  Phase 1f Route ============
[11/02 17:20:58     50s] (I)       Usage: 2331 = (1020 H, 1311 V) = (1.29% H, 1.81% V) = (1.744e+03um H, 2.242e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       ============  Phase 1g Route ============
[11/02 17:20:58     50s] (I)       Started Post Routing ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Usage: 2329 = (1021 H, 1308 V) = (1.29% H, 1.80% V) = (1.746e+03um H, 2.237e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       numNets=6  numFullyRipUpNets=6  numPartialRipUpNets=6 routedWL=0
[11/02 17:20:58     50s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 8]
[11/02 17:20:58     50s] (I)       Started Build MST ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Generate topology with single threads
[11/02 17:20:58     50s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       total 2D Cap : 228300 = (118932 H, 109368 V)
[11/02 17:20:58     50s] [NR-eGR] Layer group 3: route 6 net(s) in layer range [3, 8]
[11/02 17:20:58     50s] (I)       ============  Phase 1a Route ============
[11/02 17:20:58     50s] (I)       Started Phase 1a ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Usage: 3236 = (1420 H, 1816 V) = (1.19% H, 1.66% V) = (2.428e+03um H, 3.105e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       ============  Phase 1b Route ============
[11/02 17:20:58     50s] (I)       Usage: 3236 = (1420 H, 1816 V) = (1.19% H, 1.66% V) = (2.428e+03um H, 3.105e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.533560e+03um
[11/02 17:20:58     50s] (I)       ============  Phase 1c Route ============
[11/02 17:20:58     50s] (I)       Usage: 3236 = (1420 H, 1816 V) = (1.19% H, 1.66% V) = (2.428e+03um H, 3.105e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       ============  Phase 1d Route ============
[11/02 17:20:58     50s] (I)       Usage: 3236 = (1420 H, 1816 V) = (1.19% H, 1.66% V) = (2.428e+03um H, 3.105e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       ============  Phase 1e Route ============
[11/02 17:20:58     50s] (I)       Started Phase 1e ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Usage: 3236 = (1420 H, 1816 V) = (1.19% H, 1.66% V) = (2.428e+03um H, 3.105e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.533560e+03um
[11/02 17:20:58     50s] [NR-eGR] 
[11/02 17:20:58     50s] (I)       ============  Phase 1f Route ============
[11/02 17:20:58     50s] (I)       Usage: 3236 = (1420 H, 1816 V) = (1.19% H, 1.66% V) = (2.428e+03um H, 3.105e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       ============  Phase 1g Route ============
[11/02 17:20:58     50s] (I)       Started Post Routing ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Usage: 3234 = (1421 H, 1813 V) = (1.19% H, 1.66% V) = (2.430e+03um H, 3.100e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       numNets=6  numFullyRipUpNets=6  numPartialRipUpNets=6 routedWL=0
[11/02 17:20:58     50s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 10]
[11/02 17:20:58     50s] (I)       Started Build MST ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Generate topology with single threads
[11/02 17:20:58     50s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       total 2D Cap : 272346 = (150946 H, 121400 V)
[11/02 17:20:58     50s] [NR-eGR] Layer group 4: route 6 net(s) in layer range [3, 10]
[11/02 17:20:58     50s] (I)       ============  Phase 1a Route ============
[11/02 17:20:58     50s] (I)       Started Phase 1a ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Usage: 4141 = (1820 H, 2321 V) = (1.21% H, 1.91% V) = (3.112e+03um H, 3.969e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       ============  Phase 1b Route ============
[11/02 17:20:58     50s] (I)       Usage: 4141 = (1820 H, 2321 V) = (1.21% H, 1.91% V) = (3.112e+03um H, 3.969e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.081110e+03um
[11/02 17:20:58     50s] (I)       ============  Phase 1c Route ============
[11/02 17:20:58     50s] (I)       Usage: 4141 = (1820 H, 2321 V) = (1.21% H, 1.91% V) = (3.112e+03um H, 3.969e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       ============  Phase 1d Route ============
[11/02 17:20:58     50s] (I)       Usage: 4141 = (1820 H, 2321 V) = (1.21% H, 1.91% V) = (3.112e+03um H, 3.969e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       ============  Phase 1e Route ============
[11/02 17:20:58     50s] (I)       Started Phase 1e ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Usage: 4141 = (1820 H, 2321 V) = (1.21% H, 1.91% V) = (3.112e+03um H, 3.969e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.081110e+03um
[11/02 17:20:58     50s] [NR-eGR] 
[11/02 17:20:58     50s] (I)       ============  Phase 1f Route ============
[11/02 17:20:58     50s] (I)       Usage: 4141 = (1820 H, 2321 V) = (1.21% H, 1.91% V) = (3.112e+03um H, 3.969e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       ============  Phase 1g Route ============
[11/02 17:20:58     50s] (I)       Started Post Routing ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Usage: 4139 = (1821 H, 2318 V) = (1.21% H, 1.91% V) = (3.114e+03um H, 3.964e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       numNets=6  numFullyRipUpNets=6  numPartialRipUpNets=6 routedWL=0
[11/02 17:20:58     50s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 11]
[11/02 17:20:58     50s] (I)       Started Build MST ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Generate topology with single threads
[11/02 17:20:58     50s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       total 2D Cap : 288734 = (167334 H, 121400 V)
[11/02 17:20:58     50s] [NR-eGR] Layer group 5: route 6 net(s) in layer range [3, 11]
[11/02 17:20:58     50s] (I)       ============  Phase 1a Route ============
[11/02 17:20:58     50s] (I)       Started Phase 1a ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Usage: 5046 = (2220 H, 2826 V) = (1.33% H, 2.33% V) = (3.796e+03um H, 4.832e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       ============  Phase 1b Route ============
[11/02 17:20:58     50s] (I)       Usage: 5046 = (2220 H, 2826 V) = (1.33% H, 2.33% V) = (3.796e+03um H, 4.832e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.628660e+03um
[11/02 17:20:58     50s] (I)       ============  Phase 1c Route ============
[11/02 17:20:58     50s] (I)       Usage: 5046 = (2220 H, 2826 V) = (1.33% H, 2.33% V) = (3.796e+03um H, 4.832e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       ============  Phase 1d Route ============
[11/02 17:20:58     50s] (I)       Usage: 5046 = (2220 H, 2826 V) = (1.33% H, 2.33% V) = (3.796e+03um H, 4.832e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       ============  Phase 1e Route ============
[11/02 17:20:58     50s] (I)       Started Phase 1e ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Usage: 5046 = (2220 H, 2826 V) = (1.33% H, 2.33% V) = (3.796e+03um H, 4.832e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.628660e+03um
[11/02 17:20:58     50s] [NR-eGR] 
[11/02 17:20:58     50s] (I)       ============  Phase 1f Route ============
[11/02 17:20:58     50s] (I)       Usage: 5046 = (2220 H, 2826 V) = (1.33% H, 2.33% V) = (3.796e+03um H, 4.832e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       ============  Phase 1g Route ============
[11/02 17:20:58     50s] (I)       Started Post Routing ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Usage: 5044 = (2222 H, 2822 V) = (1.33% H, 2.32% V) = (3.800e+03um H, 4.826e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       numNets=6  numFullyRipUpNets=0  numPartialRipUpNets=4 routedWL=323
[11/02 17:20:58     50s] [NR-eGR] Create a new net group with 4 nets and layer range [2, 11]
[11/02 17:20:58     50s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Run Multi-thread layer assignment with 1 threads
[11/02 17:20:58     50s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Started Build MST ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Generate topology with single threads
[11/02 17:20:58     50s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       total 2D Cap : 325334 = (167334 H, 158000 V)
[11/02 17:20:58     50s] [NR-eGR] Layer group 6: route 4 net(s) in layer range [2, 11]
[11/02 17:20:58     50s] (I)       ============  Phase 1a Route ============
[11/02 17:20:58     50s] (I)       Started Phase 1a ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Usage: 6208 = (2770 H, 3438 V) = (1.66% H, 2.18% V) = (4.737e+03um H, 5.879e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       ============  Phase 1b Route ============
[11/02 17:20:58     50s] (I)       Usage: 6208 = (2770 H, 3438 V) = (1.66% H, 2.18% V) = (4.737e+03um H, 5.879e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       earlyGlobalRoute overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.061568e+04um
[11/02 17:20:58     50s] (I)       ============  Phase 1c Route ============
[11/02 17:20:58     50s] (I)       Usage: 6208 = (2770 H, 3438 V) = (1.66% H, 2.18% V) = (4.737e+03um H, 5.879e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       ============  Phase 1d Route ============
[11/02 17:20:58     50s] (I)       Usage: 6208 = (2770 H, 3438 V) = (1.66% H, 2.18% V) = (4.737e+03um H, 5.879e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       ============  Phase 1e Route ============
[11/02 17:20:58     50s] (I)       Started Phase 1e ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Usage: 6208 = (2770 H, 3438 V) = (1.66% H, 2.18% V) = (4.737e+03um H, 5.879e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] [NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.061568e+04um
[11/02 17:20:58     50s] [NR-eGR] 
[11/02 17:20:58     50s] (I)       ============  Phase 1f Route ============
[11/02 17:20:58     50s] (I)       Usage: 6208 = (2770 H, 3438 V) = (1.66% H, 2.18% V) = (4.737e+03um H, 5.879e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       ============  Phase 1g Route ============
[11/02 17:20:58     50s] (I)       Started Post Routing ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Usage: 6193 = (2752 H, 3441 V) = (1.64% H, 2.18% V) = (4.706e+03um H, 5.884e+03um V)
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Run Multi-thread layer assignment with 1 threads
[11/02 17:20:58     50s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       
[11/02 17:20:58     50s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/02 17:20:58     50s] [NR-eGR]                        OverCon            
[11/02 17:20:58     50s] [NR-eGR]                         #Gcell     %Gcell
[11/02 17:20:58     50s] [NR-eGR]       Layer                (0)    OverCon 
[11/02 17:20:58     50s] [NR-eGR] ----------------------------------------------
[11/02 17:20:58     50s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:58     50s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:58     50s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:58     50s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:58     50s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:58     50s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:58     50s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:58     50s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:58     50s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:58     50s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:58     50s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/02 17:20:58     50s] [NR-eGR] ----------------------------------------------
[11/02 17:20:58     50s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/02 17:20:58     50s] [NR-eGR] 
[11/02 17:20:58     50s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       total 2D Cap : 328230 = (168220 H, 160010 V)
[11/02 17:20:58     50s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/02 17:20:58     50s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/02 17:20:58     50s] (I)       ============= track Assignment ============
[11/02 17:20:58     50s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Started Greedy Track Assignment ( Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[11/02 17:20:58     50s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] (I)       Run single-thread track assignment
[11/02 17:20:58     50s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[11/02 17:20:58     50s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:58     50s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 7900
[11/02 17:20:58     50s] [NR-eGR] Metal2  (2V) length: 1.145135e+04um, number of vias: 11756
[11/02 17:20:58     50s] [NR-eGR] Metal3  (3H) length: 1.474933e+04um, number of vias: 1336
[11/02 17:20:58     50s] [NR-eGR] Metal4  (4V) length: 5.155765e+03um, number of vias: 503
[11/02 17:20:58     50s] [NR-eGR] Metal5  (5H) length: 2.645410e+03um, number of vias: 265
[11/02 17:20:58     50s] [NR-eGR] Metal6  (6V) length: 1.085400e+03um, number of vias: 220
[11/02 17:20:58     50s] [NR-eGR] Metal7  (7H) length: 1.101650e+03um, number of vias: 113
[11/02 17:20:58     50s] [NR-eGR] Metal8  (8V) length: 5.907800e+02um, number of vias: 99
[11/02 17:20:58     50s] [NR-eGR] Metal9  (9H) length: 2.030000e+01um, number of vias: 37
[11/02 17:20:58     50s] [NR-eGR] Metal10 (10V) length: 7.600000e+00um, number of vias: 28
[11/02 17:20:58     50s] [NR-eGR] Metal11 (11H) length: 4.391000e+01um, number of vias: 0
[11/02 17:20:58     50s] [NR-eGR] Total length: 3.685150e+04um, number of vias: 22257
[11/02 17:20:58     50s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:58     50s] [NR-eGR] Total eGR-routed clock nets wire length: 2.638525e+03um 
[11/02 17:20:58     50s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:58     50s] [NR-eGR] Report for selected net(s) only.
[11/02 17:20:58     50s] [NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 792
[11/02 17:20:58     50s] [NR-eGR] Metal2  (2V) length: 8.878800e+02um, number of vias: 998
[11/02 17:20:58     50s] [NR-eGR] Metal3  (3H) length: 1.123900e+03um, number of vias: 317
[11/02 17:20:58     50s] [NR-eGR] Metal4  (4V) length: 5.826650e+02um, number of vias: 24
[11/02 17:20:58     50s] [NR-eGR] Metal5  (5H) length: 3.400000e+01um, number of vias: 4
[11/02 17:20:58     50s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 4
[11/02 17:20:58     50s] [NR-eGR] Metal7  (7H) length: 2.000000e+00um, number of vias: 4
[11/02 17:20:58     50s] [NR-eGR] Metal8  (8V) length: 1.330000e+00um, number of vias: 4
[11/02 17:20:58     50s] [NR-eGR] Metal9  (9H) length: 2.000000e+00um, number of vias: 4
[11/02 17:20:58     50s] [NR-eGR] Metal10 (10V) length: 4.750000e+00um, number of vias: 0
[11/02 17:20:58     50s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[11/02 17:20:58     50s] [NR-eGR] Total length: 2.638525e+03um, number of vias: 2151
[11/02 17:20:58     50s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:58     50s] [NR-eGR] Total routed clock nets wire length: 2.638525e+03um, number of vias: 2151
[11/02 17:20:58     50s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:20:58     50s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1055.59 MB )
[11/02 17:20:58     50s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/.rgflwEc5L
[11/02 17:20:58     50s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/02 17:20:58     50s]     Routing using eGR in eGR->NR Step done.
[11/02 17:20:58     50s]     Routing using NR in eGR->NR Step...
[11/02 17:20:58     50s] 
[11/02 17:20:58     50s] CCOPT: Preparing to route 10 clock nets with NanoRoute.
[11/02 17:20:58     50s]   All net are default rule.
[11/02 17:20:58     50s]   Removed pre-existing routes for 10 nets.
[11/02 17:20:58     50s]   Preferred NanoRoute mode settings: Current
[11/02 17:20:58     50s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/02 17:20:58     50s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[11/02 17:20:58     50s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[11/02 17:20:58     50s]       Clock detailed routing...
[11/02 17:20:58     50s]         NanoRoute...
[11/02 17:20:58     50s] % Begin globalDetailRoute (date=11/02 17:20:58, mem=948.6M)
[11/02 17:20:58     50s] 
[11/02 17:20:58     50s] globalDetailRoute
[11/02 17:20:58     50s] 
[11/02 17:20:58     50s] #setNanoRouteMode -drouteAutoStop false
[11/02 17:20:58     50s] #setNanoRouteMode -drouteEndIteration 20
[11/02 17:20:58     50s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[11/02 17:20:58     50s] #setNanoRouteMode -routeSelectedNetOnly true
[11/02 17:20:58     50s] #setNanoRouteMode -routeWithEco true
[11/02 17:20:58     50s] #setNanoRouteMode -routeWithSiDriven false
[11/02 17:20:58     50s] #setNanoRouteMode -routeWithTimingDriven false
[11/02 17:20:58     50s] #Start globalDetailRoute on Sat Nov  2 17:20:58 2019
[11/02 17:20:58     50s] #
[11/02 17:20:58     50s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[11/02 17:20:58     50s] ### Net info: total nets: 2526
[11/02 17:20:58     50s] ### Net info: dirty nets: 10
[11/02 17:20:58     50s] ### Net info: marked as disconnected nets: 0
[11/02 17:20:58     50s] #num needed restored net=0
[11/02 17:20:58     50s] #need_extraction net=0 (total=2526)
[11/02 17:20:58     50s] ### Net info: fully routed nets: 0
[11/02 17:20:58     50s] ### Net info: trivial (< 2 pins) nets: 2
[11/02 17:20:58     50s] ### Net info: unrouted nets: 2524
[11/02 17:20:58     50s] ### Net info: re-extraction nets: 0
[11/02 17:20:58     50s] ### Net info: selected nets: 10
[11/02 17:20:58     50s] ### Net info: ignored nets: 0
[11/02 17:20:58     50s] ### Net info: skip routing nets: 0
[11/02 17:20:58     50s] #NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
[11/02 17:20:58     50s] #RTESIG:78da8d90cd6ec23010067bee53ac0c87546ac8ae6decf85a894bd55f44b95a6931115288
[11/02 17:20:58     50s] #       a3d8a1eadb37a2571ae3eb8ec69f6636dfaed6c0c82c08f30e915b829735199454e6a4a4
[11/02 17:20:58     50s] #       28c8d8f1f4f1c06e67f3d7b70d7103fbaa090eb24fef9b7b1882eb21b8180f6d7df7c770
[11/02 17:20:58     50s] #       22e008d9a18dae76fd65464b88fd30a5914b04167de71b5fff30c842ecc7e345541b4cae
[11/02 17:20:58     50s] #       32c447ddf8e5a872ed70bc0c294acd224e0a385fe0f941b66f7c15ff21973c398b788957
[11/02 17:20:58     50s] #       40269d9d041a60453c76c5a16dfd690836ba6367498a92db67a5722c31e7b60acdb0db05
[11/02 17:20:58     50s] #       ab1fb7ee3d168bbede37dfabafe5d3746312ba04761e315590a4246027919029a192a195
[11/02 17:20:58     50s] #       115730698f46998ea7514f4137bfcce4f6ab
[11/02 17:20:58     50s] #
[11/02 17:20:58     50s] #Skip comparing routing design signature in db-snapshot flow
[11/02 17:20:58     50s] #RTESIG:78da8d90cd6ec23010067bee53ac0c87546ac8ae6decf85a894bd55f44b95a6931115288
[11/02 17:20:58     50s] #       a3d8a1eadb37a2571ae3eb8ec69f6636dfaed6c0c82c08f30e915b829735199454e6a4a4
[11/02 17:20:58     50s] #       28c8d8f1f4f1c06e67f3d7b70d7103fbaa090eb24fef9b7b1882eb21b8180f6d7df7c770
[11/02 17:20:58     50s] #       22e008d9a18dae76fd65464b88fd30a5914b04167de71b5fff30c842ecc7e345541b4cae
[11/02 17:20:58     50s] #       32c447ddf8e5a872ed70bc0c294acd224e0a385fe0f941b66f7c15ff21973c398b788957
[11/02 17:20:58     50s] #       40269d9d041a60453c76c5a16dfd690836ba6367498a92db67a5722c31e7b60acdb0db05
[11/02 17:20:58     50s] #       ab1fb7ee3d168bbede37dfabafe5d3746312ba04761e315590a4246027919029a192a195
[11/02 17:20:58     50s] #       115730698f46998ea7514f4137bfcce4f6ab
[11/02 17:20:58     50s] #
[11/02 17:20:58     50s] #Start routing data preparation on Sat Nov  2 17:20:58 2019
[11/02 17:20:58     50s] #
[11/02 17:20:58     50s] #Minimum voltage of a net in the design = 0.000.
[11/02 17:20:58     50s] #Maximum voltage of a net in the design = 1.320.
[11/02 17:20:58     50s] #Voltage range [0.000 - 1.320] has 2524 nets.
[11/02 17:20:58     50s] #Voltage range [1.080 - 1.320] has 1 net.
[11/02 17:20:58     50s] #Voltage range [0.000 - 0.000] has 1 net.
[11/02 17:20:59     51s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[11/02 17:20:59     51s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:20:59     51s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:20:59     51s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:20:59     51s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:20:59     51s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:20:59     51s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:20:59     51s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:20:59     51s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:20:59     51s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[11/02 17:20:59     51s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[11/02 17:20:59     51s] #Regenerating Ggrids automatically.
[11/02 17:20:59     51s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[11/02 17:20:59     51s] #Using automatically generated G-grids.
[11/02 17:20:59     51s] #Done routing data preparation.
[11/02 17:20:59     51s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 958.97 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     51s] #Merging special wires: starts on Sat Nov  2 17:20:59 2019 with memory = 959.23 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     51s] #
[11/02 17:20:59     51s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:959.3 MB, peak:1.1 GB
[11/02 17:20:59     51s] #reading routing guides ......
[11/02 17:20:59     51s] #
[11/02 17:20:59     51s] #Finished routing data preparation on Sat Nov  2 17:20:59 2019
[11/02 17:20:59     51s] #
[11/02 17:20:59     51s] #Cpu time = 00:00:01
[11/02 17:20:59     51s] #Elapsed time = 00:00:01
[11/02 17:20:59     51s] #Increased memory = 9.78 (MB)
[11/02 17:20:59     51s] #Total memory = 959.40 (MB)
[11/02 17:20:59     51s] #Peak memory = 1116.98 (MB)
[11/02 17:20:59     51s] #
[11/02 17:20:59     51s] #
[11/02 17:20:59     51s] #Start global routing on Sat Nov  2 17:20:59 2019
[11/02 17:20:59     51s] #
[11/02 17:20:59     51s] #
[11/02 17:20:59     51s] #Start global routing initialization on Sat Nov  2 17:20:59 2019
[11/02 17:20:59     51s] #
[11/02 17:20:59     51s] #Number of eco nets is 0
[11/02 17:20:59     51s] #
[11/02 17:20:59     51s] #Start global routing data preparation on Sat Nov  2 17:20:59 2019
[11/02 17:20:59     51s] #
[11/02 17:20:59     51s] ### build_merged_routing_blockage_rect_list starts on Sat Nov  2 17:20:59 2019 with memory = 959.56 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     51s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:959.6 MB, peak:1.1 GB
[11/02 17:20:59     51s] #Start routing resource analysis on Sat Nov  2 17:20:59 2019
[11/02 17:20:59     51s] #
[11/02 17:20:59     51s] ### init_is_bin_blocked starts on Sat Nov  2 17:20:59 2019 with memory = 959.59 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     51s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:959.6 MB, peak:1.1 GB
[11/02 17:20:59     51s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Nov  2 17:20:59 2019 with memory = 960.26 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     51s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:960.4 MB, peak:1.1 GB
[11/02 17:20:59     51s] ### adjust_flow_cap starts on Sat Nov  2 17:20:59 2019 with memory = 960.40 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     51s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:960.4 MB, peak:1.1 GB
[11/02 17:20:59     51s] ### adjust_partial_route_blockage starts on Sat Nov  2 17:20:59 2019 with memory = 960.41 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     51s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:960.4 MB, peak:1.1 GB
[11/02 17:20:59     51s] ### set_via_blocked starts on Sat Nov  2 17:20:59 2019 with memory = 960.41 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     51s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:960.4 MB, peak:1.1 GB
[11/02 17:20:59     51s] ### copy_flow starts on Sat Nov  2 17:20:59 2019 with memory = 960.41 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     51s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:960.4 MB, peak:1.1 GB
[11/02 17:20:59     51s] #Routing resource analysis is done on Sat Nov  2 17:20:59 2019
[11/02 17:20:59     51s] #
[11/02 17:20:59     51s] ### report_flow_cap starts on Sat Nov  2 17:20:59 2019 with memory = 960.41 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     51s] #  Resource Analysis:
[11/02 17:20:59     51s] #
[11/02 17:20:59     51s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/02 17:20:59     51s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/02 17:20:59     51s] #  --------------------------------------------------------------
[11/02 17:20:59     51s] #  Metal1         H         603           0        1640    60.18%
[11/02 17:20:59     51s] #  Metal2         V         578           0        1640     0.00%
[11/02 17:20:59     51s] #  Metal3         H         603           0        1640     0.00%
[11/02 17:20:59     51s] #  Metal4         V         578           0        1640     0.00%
[11/02 17:20:59     51s] #  Metal5         H         603           0        1640     0.00%
[11/02 17:20:59     51s] #  Metal6         V         578           0        1640     0.00%
[11/02 17:20:59     51s] #  Metal7         H         603           0        1640     0.00%
[11/02 17:20:59     51s] #  Metal8         V         578           0        1640     0.00%
[11/02 17:20:59     51s] #  Metal9         H         603           0        1640    40.85%
[11/02 17:20:59     51s] #  Metal10        V         231           0        1640    39.57%
[11/02 17:20:59     51s] #  Metal11        H         241           0        1640     0.00%
[11/02 17:20:59     51s] #  --------------------------------------------------------------
[11/02 17:20:59     51s] #  Total                   5799       0.00%       18040    12.78%
[11/02 17:20:59     51s] #
[11/02 17:20:59     51s] #  10 nets (0.40%) with 1 preferred extra spacing.
[11/02 17:20:59     51s] #
[11/02 17:20:59     51s] #
[11/02 17:20:59     51s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:960.4 MB, peak:1.1 GB
[11/02 17:20:59     51s] ### analyze_m2_tracks starts on Sat Nov  2 17:20:59 2019 with memory = 960.41 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     51s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:960.4 MB, peak:1.1 GB
[11/02 17:20:59     51s] ### report_initial_resource starts on Sat Nov  2 17:20:59 2019 with memory = 960.41 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     51s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:960.4 MB, peak:1.1 GB
[11/02 17:20:59     51s] ### mark_pg_pins_accessibility starts on Sat Nov  2 17:20:59 2019 with memory = 960.42 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     51s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:960.4 MB, peak:1.1 GB
[11/02 17:20:59     51s] ### set_net_region starts on Sat Nov  2 17:20:59 2019 with memory = 960.42 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     51s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:960.4 MB, peak:1.1 GB
[11/02 17:20:59     51s] #
[11/02 17:20:59     51s] #Global routing data preparation is done on Sat Nov  2 17:20:59 2019
[11/02 17:20:59     51s] #
[11/02 17:20:59     51s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 960.43 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     51s] #
[11/02 17:20:59     51s] ### prepare_level starts on Sat Nov  2 17:20:59 2019 with memory = 960.45 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     51s] #Routing guide is on.
[11/02 17:20:59     51s] ### init level 1 starts on Sat Nov  2 17:20:59 2019 with memory = 960.46 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     51s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:960.5 MB, peak:1.1 GB
[11/02 17:20:59     51s] ### prepare_level_flow starts on Sat Nov  2 17:20:59 2019 with memory = 960.52 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     51s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:960.5 MB, peak:1.1 GB
[11/02 17:20:59     51s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:960.5 MB, peak:1.1 GB
[11/02 17:20:59     51s] #
[11/02 17:20:59     51s] #Global routing initialization is done on Sat Nov  2 17:20:59 2019
[11/02 17:20:59     51s] #
[11/02 17:20:59     51s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 960.52 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     51s] #
[11/02 17:20:59     51s] #start global routing iteration 1...
[11/02 17:20:59     51s] ### init_flow_edge starts on Sat Nov  2 17:20:59 2019 with memory = 960.58 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     51s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:963.2 MB, peak:1.1 GB
[11/02 17:20:59     52s] ### measure_qor starts on Sat Nov  2 17:20:59 2019 with memory = 964.02 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     52s] ### measure_congestion starts on Sat Nov  2 17:20:59 2019 with memory = 964.02 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     52s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:964.0 MB, peak:1.1 GB
[11/02 17:20:59     52s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:964.0 MB, peak:1.1 GB
[11/02 17:20:59     52s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 964.02 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     52s] #
[11/02 17:20:59     52s] #start global routing iteration 2...
[11/02 17:20:59     52s] ### measure_qor starts on Sat Nov  2 17:20:59 2019 with memory = 964.12 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     52s] ### measure_congestion starts on Sat Nov  2 17:20:59 2019 with memory = 964.12 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     52s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:964.1 MB, peak:1.1 GB
[11/02 17:20:59     52s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:964.1 MB, peak:1.1 GB
[11/02 17:20:59     52s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 964.12 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     52s] #
[11/02 17:20:59     52s] ### route_end starts on Sat Nov  2 17:20:59 2019 with memory = 964.12 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     52s] #
[11/02 17:20:59     52s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[11/02 17:20:59     52s] #Total number of selected nets for routing = 10.
[11/02 17:20:59     52s] #Total number of unselected nets (but routable) for routing = 2514 (skipped).
[11/02 17:20:59     52s] #Total number of nets in the design = 2526.
[11/02 17:20:59     52s] #
[11/02 17:20:59     52s] #2514 skipped nets do not have any wires.
[11/02 17:20:59     52s] #10 routable nets have only global wires.
[11/02 17:20:59     52s] #10 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/02 17:20:59     52s] #
[11/02 17:20:59     52s] #Routed net constraints summary:
[11/02 17:20:59     52s] #------------------------------------------------
[11/02 17:20:59     52s] #        Rules   Pref Extra Space   Unconstrained  
[11/02 17:20:59     52s] #------------------------------------------------
[11/02 17:20:59     52s] #      Default                 10               0  
[11/02 17:20:59     52s] #------------------------------------------------
[11/02 17:20:59     52s] #        Total                 10               0  
[11/02 17:20:59     52s] #------------------------------------------------
[11/02 17:20:59     52s] #
[11/02 17:20:59     52s] #Routing constraints summary of the whole design:
[11/02 17:20:59     52s] #------------------------------------------------
[11/02 17:20:59     52s] #        Rules   Pref Extra Space   Unconstrained  
[11/02 17:20:59     52s] #------------------------------------------------
[11/02 17:20:59     52s] #      Default                 10            2514  
[11/02 17:20:59     52s] #------------------------------------------------
[11/02 17:20:59     52s] #        Total                 10            2514  
[11/02 17:20:59     52s] #------------------------------------------------
[11/02 17:20:59     52s] #
[11/02 17:20:59     52s] ### cal_base_flow starts on Sat Nov  2 17:20:59 2019 with memory = 964.13 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     52s] ### init_flow_edge starts on Sat Nov  2 17:20:59 2019 with memory = 964.13 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     52s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:964.9 MB, peak:1.1 GB
[11/02 17:20:59     52s] ### cal_flow starts on Sat Nov  2 17:20:59 2019 with memory = 965.15 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     52s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:965.2 MB, peak:1.1 GB
[11/02 17:20:59     52s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:965.2 MB, peak:1.1 GB
[11/02 17:20:59     52s] ### report_overcon starts on Sat Nov  2 17:20:59 2019 with memory = 965.17 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     52s] #
[11/02 17:20:59     52s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/02 17:20:59     52s] #
[11/02 17:20:59     52s] #                 OverCon          
[11/02 17:20:59     52s] #                  #Gcell    %Gcell
[11/02 17:20:59     52s] #     Layer           (1)   OverCon
[11/02 17:20:59     52s] #  --------------------------------
[11/02 17:20:59     52s] #  Metal1        0(0.00%)   (0.00%)
[11/02 17:20:59     52s] #  Metal2        0(0.00%)   (0.00%)
[11/02 17:20:59     52s] #  Metal3        0(0.00%)   (0.00%)
[11/02 17:20:59     52s] #  Metal4        0(0.00%)   (0.00%)
[11/02 17:20:59     52s] #  Metal5        0(0.00%)   (0.00%)
[11/02 17:20:59     52s] #  Metal6        0(0.00%)   (0.00%)
[11/02 17:20:59     52s] #  Metal7        0(0.00%)   (0.00%)
[11/02 17:20:59     52s] #  Metal8        0(0.00%)   (0.00%)
[11/02 17:20:59     52s] #  Metal9        0(0.00%)   (0.00%)
[11/02 17:20:59     52s] #  Metal10       0(0.00%)   (0.00%)
[11/02 17:20:59     52s] #  Metal11       0(0.00%)   (0.00%)
[11/02 17:20:59     52s] #  --------------------------------
[11/02 17:20:59     52s] #     Total      0(0.00%)   (0.00%)
[11/02 17:20:59     52s] #
[11/02 17:20:59     52s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/02 17:20:59     52s] #  Overflow after GR: 0.00% H + 0.00% V
[11/02 17:20:59     52s] #
[11/02 17:20:59     52s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:965.2 MB, peak:1.1 GB
[11/02 17:20:59     52s] ### cal_base_flow starts on Sat Nov  2 17:20:59 2019 with memory = 965.18 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     52s] ### init_flow_edge starts on Sat Nov  2 17:20:59 2019 with memory = 965.18 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     52s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:965.2 MB, peak:1.1 GB
[11/02 17:20:59     52s] ### cal_flow starts on Sat Nov  2 17:20:59 2019 with memory = 965.18 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     52s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:965.2 MB, peak:1.1 GB
[11/02 17:20:59     52s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:965.2 MB, peak:1.1 GB
[11/02 17:20:59     52s] ### export_cong_map starts on Sat Nov  2 17:20:59 2019 with memory = 965.18 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     52s] ### PDZT_Export::export_cong_map starts on Sat Nov  2 17:20:59 2019 with memory = 965.18 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     52s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:965.2 MB, peak:1.1 GB
[11/02 17:20:59     52s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:965.2 MB, peak:1.1 GB
[11/02 17:20:59     52s] ### import_cong_map starts on Sat Nov  2 17:20:59 2019 with memory = 965.19 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     52s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:965.2 MB, peak:1.1 GB
[11/02 17:20:59     52s] ### update starts on Sat Nov  2 17:20:59 2019 with memory = 965.19 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     52s] #Complete Global Routing.
[11/02 17:20:59     52s] #Total number of nets with non-default rule or having extra spacing = 10
[11/02 17:20:59     52s] #Total wire length = 2434 um.
[11/02 17:20:59     52s] #Total half perimeter of net bounding box = 738 um.
[11/02 17:20:59     52s] #Total wire length on LAYER Metal1 = 0 um.
[11/02 17:20:59     52s] #Total wire length on LAYER Metal2 = 744 um.
[11/02 17:20:59     52s] #Total wire length on LAYER Metal3 = 1080 um.
[11/02 17:20:59     52s] #Total wire length on LAYER Metal4 = 567 um.
[11/02 17:20:59     52s] #Total wire length on LAYER Metal5 = 37 um.
[11/02 17:20:59     52s] #Total wire length on LAYER Metal6 = 0 um.
[11/02 17:20:59     52s] #Total wire length on LAYER Metal7 = 3 um.
[11/02 17:20:59     52s] #Total wire length on LAYER Metal8 = 3 um.
[11/02 17:20:59     52s] #Total wire length on LAYER Metal9 = 0 um.
[11/02 17:20:59     52s] #Total wire length on LAYER Metal10 = 0 um.
[11/02 17:20:59     52s] #Total wire length on LAYER Metal11 = 0 um.
[11/02 17:20:59     52s] #Total number of vias = 1573
[11/02 17:20:59     52s] #Up-Via Summary (total 1573):
[11/02 17:20:59     52s] #           
[11/02 17:20:59     52s] #-----------------------
[11/02 17:20:59     52s] # Metal1            792
[11/02 17:20:59     52s] # Metal2            540
[11/02 17:20:59     52s] # Metal3            222
[11/02 17:20:59     52s] # Metal4             11
[11/02 17:20:59     52s] # Metal5              3
[11/02 17:20:59     52s] # Metal6              3
[11/02 17:20:59     52s] # Metal7              2
[11/02 17:20:59     52s] #-----------------------
[11/02 17:20:59     52s] #                  1573 
[11/02 17:20:59     52s] #
[11/02 17:20:59     52s] #Total number of involved priority nets 10
[11/02 17:20:59     52s] #Maximum src to sink distance for priority net 86.2
[11/02 17:20:59     52s] #Average of max src_to_sink distance for priority net 58.8
[11/02 17:20:59     52s] #Average of ave src_to_sink distance for priority net 35.1
[11/02 17:20:59     52s] ### update cpu:00:00:00, real:00:00:00, mem:965.6 MB, peak:1.1 GB
[11/02 17:20:59     52s] ### report_overcon starts on Sat Nov  2 17:20:59 2019 with memory = 965.64 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     52s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:965.6 MB, peak:1.1 GB
[11/02 17:20:59     52s] ### report_overcon starts on Sat Nov  2 17:20:59 2019 with memory = 965.64 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     52s] #Max overcon = 0 track.
[11/02 17:20:59     52s] #Total overcon = 0.00%.
[11/02 17:20:59     52s] #Worst layer Gcell overcon rate = 0.00%.
[11/02 17:20:59     52s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:965.6 MB, peak:1.1 GB
[11/02 17:20:59     52s] ### route_end cpu:00:00:00, real:00:00:00, mem:965.6 MB, peak:1.1 GB
[11/02 17:20:59     52s] #
[11/02 17:20:59     52s] #Global routing statistics:
[11/02 17:20:59     52s] #Cpu time = 00:00:00
[11/02 17:20:59     52s] #Elapsed time = 00:00:00
[11/02 17:20:59     52s] #Increased memory = 6.24 (MB)
[11/02 17:20:59     52s] #Total memory = 965.65 (MB)
[11/02 17:20:59     52s] #Peak memory = 1116.98 (MB)
[11/02 17:20:59     52s] #
[11/02 17:20:59     52s] #Finished global routing on Sat Nov  2 17:20:59 2019
[11/02 17:20:59     52s] #
[11/02 17:20:59     52s] #
[11/02 17:20:59     52s] #reading routing guides ......
[11/02 17:20:59     52s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 964.63 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     52s] #Start Track Assignment.
[11/02 17:20:59     52s] #Done with 351 horizontal wires in 1 hboxes and 433 vertical wires in 1 hboxes.
[11/02 17:20:59     52s] #Done with 340 horizontal wires in 1 hboxes and 417 vertical wires in 1 hboxes.
[11/02 17:20:59     52s] #Complete Track Assignment.
[11/02 17:20:59     52s] #Total number of nets with non-default rule or having extra spacing = 10
[11/02 17:20:59     52s] #Total wire length = 2703 um.
[11/02 17:20:59     52s] #Total half perimeter of net bounding box = 738 um.
[11/02 17:20:59     52s] #Total wire length on LAYER Metal1 = 239 um.
[11/02 17:20:59     52s] #Total wire length on LAYER Metal2 = 751 um.
[11/02 17:20:59     52s] #Total wire length on LAYER Metal3 = 1083 um.
[11/02 17:20:59     52s] #Total wire length on LAYER Metal4 = 591 um.
[11/02 17:20:59     52s] #Total wire length on LAYER Metal5 = 33 um.
[11/02 17:20:59     52s] #Total wire length on LAYER Metal6 = 0 um.
[11/02 17:20:59     52s] #Total wire length on LAYER Metal7 = 3 um.
[11/02 17:20:59     52s] #Total wire length on LAYER Metal8 = 3 um.
[11/02 17:20:59     52s] #Total wire length on LAYER Metal9 = 0 um.
[11/02 17:20:59     52s] #Total wire length on LAYER Metal10 = 0 um.
[11/02 17:20:59     52s] #Total wire length on LAYER Metal11 = 0 um.
[11/02 17:20:59     52s] #Total number of vias = 1573
[11/02 17:20:59     52s] #Up-Via Summary (total 1573):
[11/02 17:20:59     52s] #           
[11/02 17:20:59     52s] #-----------------------
[11/02 17:20:59     52s] # Metal1            792
[11/02 17:20:59     52s] # Metal2            540
[11/02 17:20:59     52s] # Metal3            222
[11/02 17:20:59     52s] # Metal4             11
[11/02 17:20:59     52s] # Metal5              3
[11/02 17:20:59     52s] # Metal6              3
[11/02 17:20:59     52s] # Metal7              2
[11/02 17:20:59     52s] #-----------------------
[11/02 17:20:59     52s] #                  1573 
[11/02 17:20:59     52s] #
[11/02 17:20:59     52s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 966.85 (MB), peak = 1116.98 (MB)
[11/02 17:20:59     52s] #
[11/02 17:20:59     52s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/02 17:20:59     52s] #Cpu time = 00:00:02
[11/02 17:20:59     52s] #Elapsed time = 00:00:02
[11/02 17:20:59     52s] #Increased memory = 17.37 (MB)
[11/02 17:20:59     52s] #Total memory = 966.93 (MB)
[11/02 17:20:59     52s] #Peak memory = 1116.98 (MB)
[11/02 17:20:59     52s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[11/02 17:21:00     53s] #
[11/02 17:21:00     53s] #Start Detail Routing..
[11/02 17:21:00     53s] #start initial detail routing ...
[11/02 17:21:00     53s] ### Design has 2 dirty nets
[11/02 17:21:03     56s] # ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
[11/02 17:21:03     56s] #   number of violations = 1
[11/02 17:21:03     56s] #
[11/02 17:21:03     56s] #    By Layer and Type :
[11/02 17:21:03     56s] #	          Short   Totals
[11/02 17:21:03     56s] #	Metal1        0        0
[11/02 17:21:03     56s] #	Metal2        0        0
[11/02 17:21:03     56s] #	Metal3        0        0
[11/02 17:21:03     56s] #	Metal4        1        1
[11/02 17:21:03     56s] #	Totals        1        1
[11/02 17:21:03     56s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1017.79 (MB), peak = 1116.98 (MB)
[11/02 17:21:03     56s] #start 1st optimization iteration ...
[11/02 17:21:03     56s] #   number of violations = 0
[11/02 17:21:03     56s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1024.09 (MB), peak = 1116.98 (MB)
[11/02 17:21:03     56s] #Complete Detail Routing.
[11/02 17:21:03     56s] #Total number of nets with non-default rule or having extra spacing = 10
[11/02 17:21:03     56s] #Total wire length = 2653 um.
[11/02 17:21:03     56s] #Total half perimeter of net bounding box = 738 um.
[11/02 17:21:03     56s] #Total wire length on LAYER Metal1 = 0 um.
[11/02 17:21:03     56s] #Total wire length on LAYER Metal2 = 62 um.
[11/02 17:21:03     56s] #Total wire length on LAYER Metal3 = 1362 um.
[11/02 17:21:03     56s] #Total wire length on LAYER Metal4 = 1194 um.
[11/02 17:21:03     56s] #Total wire length on LAYER Metal5 = 30 um.
[11/02 17:21:03     56s] #Total wire length on LAYER Metal6 = 0 um.
[11/02 17:21:03     56s] #Total wire length on LAYER Metal7 = 2 um.
[11/02 17:21:03     56s] #Total wire length on LAYER Metal8 = 3 um.
[11/02 17:21:03     56s] #Total wire length on LAYER Metal9 = 0 um.
[11/02 17:21:03     56s] #Total wire length on LAYER Metal10 = 0 um.
[11/02 17:21:03     56s] #Total wire length on LAYER Metal11 = 0 um.
[11/02 17:21:03     56s] #Total number of vias = 2385
[11/02 17:21:03     56s] #Up-Via Summary (total 2385):
[11/02 17:21:03     56s] #           
[11/02 17:21:03     56s] #-----------------------
[11/02 17:21:03     56s] # Metal1            792
[11/02 17:21:03     56s] # Metal2            794
[11/02 17:21:03     56s] # Metal3            789
[11/02 17:21:03     56s] # Metal4              4
[11/02 17:21:03     56s] # Metal5              2
[11/02 17:21:03     56s] # Metal6              2
[11/02 17:21:03     56s] # Metal7              2
[11/02 17:21:03     56s] #-----------------------
[11/02 17:21:03     56s] #                  2385 
[11/02 17:21:03     56s] #
[11/02 17:21:03     56s] #Total number of DRC violations = 0
[11/02 17:21:03     56s] #Cpu time = 00:00:04
[11/02 17:21:03     56s] #Elapsed time = 00:00:04
[11/02 17:21:03     56s] #Increased memory = 6.47 (MB)
[11/02 17:21:03     56s] #Total memory = 973.40 (MB)
[11/02 17:21:03     56s] #Peak memory = 1116.98 (MB)
[11/02 17:21:03     56s] #detailRoute Statistics:
[11/02 17:21:03     56s] #Cpu time = 00:00:04
[11/02 17:21:03     56s] #Elapsed time = 00:00:04
[11/02 17:21:03     56s] #Increased memory = 6.47 (MB)
[11/02 17:21:03     56s] #Total memory = 973.40 (MB)
[11/02 17:21:03     56s] #Peak memory = 1116.98 (MB)
[11/02 17:21:03     56s] #Skip updating routing design signature in db-snapshot flow
[11/02 17:21:03     56s] #
[11/02 17:21:03     56s] #globalDetailRoute statistics:
[11/02 17:21:03     56s] #Cpu time = 00:00:05
[11/02 17:21:03     56s] #Elapsed time = 00:00:05
[11/02 17:21:03     56s] #Increased memory = 31.22 (MB)
[11/02 17:21:03     56s] #Total memory = 979.86 (MB)
[11/02 17:21:03     56s] #Peak memory = 1116.98 (MB)
[11/02 17:21:03     56s] #Number of warnings = 1
[11/02 17:21:03     56s] #Total number of warnings = 20
[11/02 17:21:03     56s] #Number of fails = 0
[11/02 17:21:03     56s] #Total number of fails = 0
[11/02 17:21:03     56s] #Complete globalDetailRoute on Sat Nov  2 17:21:03 2019
[11/02 17:21:03     56s] #
[11/02 17:21:03     56s] ### 
[11/02 17:21:03     56s] ###   Scalability Statistics
[11/02 17:21:03     56s] ### 
[11/02 17:21:03     56s] ### --------------------------------+----------------+----------------+----------------+
[11/02 17:21:03     56s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[11/02 17:21:03     56s] ### --------------------------------+----------------+----------------+----------------+
[11/02 17:21:03     56s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/02 17:21:03     56s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/02 17:21:03     56s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/02 17:21:03     56s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/02 17:21:03     56s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/02 17:21:03     56s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[11/02 17:21:03     56s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[11/02 17:21:03     56s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/02 17:21:03     56s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[11/02 17:21:03     56s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[11/02 17:21:03     56s] ###   Detail Routing                |        00:00:04|        00:00:04|             1.0|
[11/02 17:21:03     56s] ###   Entire Command                |        00:00:05|        00:00:05|             1.0|
[11/02 17:21:03     56s] ### --------------------------------+----------------+----------------+----------------+
[11/02 17:21:03     56s] ### 
[11/02 17:21:03     56s] % End globalDetailRoute (date=11/02 17:21:03, total cpu=0:00:05.2, real=0:00:05.0, peak res=980.1M, current mem=980.1M)
[11/02 17:21:03     56s]         NanoRoute done. (took cpu=0:00:05.3 real=0:00:05.3)
[11/02 17:21:03     56s]       Clock detailed routing done.
[11/02 17:21:03     56s] Checking guided vs. routed lengths for 10 nets...
[11/02 17:21:03     56s] 
[11/02 17:21:03     56s]       
[11/02 17:21:03     56s]       Guided max path lengths
[11/02 17:21:03     56s]       =======================
[11/02 17:21:03     56s]       
[11/02 17:21:03     56s]       ---------------------------------------
[11/02 17:21:03     56s]       From (um)    To (um)    Number of paths
[11/02 17:21:03     56s]       ---------------------------------------
[11/02 17:21:03     56s]        20.000      30.000            1
[11/02 17:21:03     56s]        30.000      40.000            1
[11/02 17:21:03     56s]        40.000      50.000            1
[11/02 17:21:03     56s]        50.000      60.000            1
[11/02 17:21:03     56s]        60.000      70.000            3
[11/02 17:21:03     56s]        70.000      80.000            3
[11/02 17:21:03     56s]       ---------------------------------------
[11/02 17:21:03     56s]       
[11/02 17:21:03     56s]       Deviation of routing from guided max path lengths
[11/02 17:21:03     56s]       =================================================
[11/02 17:21:03     56s]       
[11/02 17:21:03     56s]       -------------------------------------
[11/02 17:21:03     56s]       From (%)    To (%)    Number of paths
[11/02 17:21:03     56s]       -------------------------------------
[11/02 17:21:03     56s]       below       0.000            4
[11/02 17:21:03     56s]        0.000      1.000            2
[11/02 17:21:03     56s]        1.000      2.000            0
[11/02 17:21:03     56s]        2.000      3.000            2
[11/02 17:21:03     56s]        3.000      4.000            0
[11/02 17:21:03     56s]        4.000      5.000            1
[11/02 17:21:03     56s]        5.000      6.000            1
[11/02 17:21:03     56s]       -------------------------------------
[11/02 17:21:03     56s]       
[11/02 17:21:03     56s] 
[11/02 17:21:03     56s]     Top 8 notable deviations of routed length from guided length
[11/02 17:21:03     56s]     =============================================================
[11/02 17:21:03     56s] 
[11/02 17:21:03     56s]     Net CTS_6 (100 terminals)
[11/02 17:21:03     56s]     Guided length:  max path =    51.250um, total =   300.364um
[11/02 17:21:03     56s]     Routed length:  max path =    46.470um, total =   343.650um
[11/02 17:21:03     56s]     Deviation:      max path =    -9.327%,  total =    14.411%
[11/02 17:21:03     56s] 
[11/02 17:21:03     56s]     Net CTS_8 (97 terminals)
[11/02 17:21:03     56s]     Guided length:  max path =    66.380um, total =   294.589um
[11/02 17:21:03     56s]     Routed length:  max path =    69.720um, total =   332.965um
[11/02 17:21:03     56s]     Deviation:      max path =     5.032%,  total =    13.027%
[11/02 17:21:03     56s] 
[11/02 17:21:03     56s]     Net CTS_1 (97 terminals)
[11/02 17:21:03     56s]     Guided length:  max path =    64.819um, total =   301.389um
[11/02 17:21:03     56s]     Routed length:  max path =    64.860um, total =   338.115um
[11/02 17:21:03     56s]     Deviation:      max path =     0.063%,  total =    12.185%
[11/02 17:21:03     56s] 
[11/02 17:21:03     56s]     Net CTS_3 (101 terminals)
[11/02 17:21:03     56s]     Guided length:  max path =    45.720um, total =   281.670um
[11/02 17:21:03     56s]     Routed length:  max path =    44.600um, total =   312.905um
[11/02 17:21:03     56s]     Deviation:      max path =    -2.450%,  total =    11.089%
[11/02 17:21:03     56s] 
[11/02 17:21:03     56s]     Net CTS_2 (97 terminals)
[11/02 17:21:03     56s]     Guided length:  max path =    63.100um, total =   313.625um
[11/02 17:21:03     56s]     Routed length:  max path =    64.420um, total =   344.880um
[11/02 17:21:03     56s]     Deviation:      max path =     2.092%,  total =     9.966%
[11/02 17:21:03     56s] 
[11/02 17:21:03     56s]     Net CTS_5 (94 terminals)
[11/02 17:21:03     56s]     Guided length:  max path =    79.330um, total =   311.468um
[11/02 17:21:03     56s]     Routed length:  max path =    83.090um, total =   337.645um
[11/02 17:21:03     56s]     Deviation:      max path =     4.740%,  total =     8.405%
[11/02 17:21:03     56s] 
[11/02 17:21:03     56s]     Net CTS_4 (95 terminals)
[11/02 17:21:03     56s]     Guided length:  max path =    76.640um, total =   309.420um
[11/02 17:21:03     56s]     Routed length:  max path =    78.590um, total =   333.270um
[11/02 17:21:03     56s]     Deviation:      max path =     2.544%,  total =     7.708%
[11/02 17:21:03     56s] 
[11/02 17:21:03     56s]     Net CTS_7 (9 terminals)
[11/02 17:21:03     56s]     Guided length:  max path =    71.645um, total =   133.340um
[11/02 17:21:03     56s]     Routed length:  max path =    69.440um, total =   138.690um
[11/02 17:21:03     56s]     Deviation:      max path =    -3.078%,  total =     4.012%
[11/02 17:21:03     56s] 
[11/02 17:21:03     56s] Set FIXED routing status on 10 net(s)
[11/02 17:21:03     56s] Set FIXED placed status on 9 instance(s)
[11/02 17:21:03     56s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[11/02 17:21:03     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.1 mem=1076.4M
[11/02 17:21:03     56s] LayerId::1 widthSet size::1
[11/02 17:21:03     56s] LayerId::2 widthSet size::1
[11/02 17:21:03     56s] LayerId::3 widthSet size::1
[11/02 17:21:03     56s] LayerId::4 widthSet size::1
[11/02 17:21:03     56s] LayerId::5 widthSet size::1
[11/02 17:21:03     56s] LayerId::6 widthSet size::1
[11/02 17:21:03     56s] LayerId::7 widthSet size::1
[11/02 17:21:03     56s] LayerId::8 widthSet size::1
[11/02 17:21:03     56s] LayerId::9 widthSet size::1
[11/02 17:21:03     56s] LayerId::10 widthSet size::1
[11/02 17:21:03     56s] LayerId::11 widthSet size::1
[11/02 17:21:03     56s] Updating RC grid for preRoute extraction ...
[11/02 17:21:03     56s] Initializing multi-corner resistance tables ...
[11/02 17:21:03     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.2 mem=1076.4M
[11/02 17:21:03     56s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Started Loading and Dumping File ( Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Reading DB...
[11/02 17:21:03     56s] (I)       Read data from FE... (mem=1076.4M)
[11/02 17:21:03     56s] (I)       Read nodes and places... (mem=1076.4M)
[11/02 17:21:03     56s] (I)       Done Read nodes and places (cpu=0.002s, mem=1076.4M)
[11/02 17:21:03     56s] (I)       Read nets... (mem=1076.4M)
[11/02 17:21:03     56s] (I)       Done Read nets (cpu=0.004s, mem=1076.4M)
[11/02 17:21:03     56s] (I)       Done Read data from FE (cpu=0.006s, mem=1076.4M)
[11/02 17:21:03     56s] (I)       before initializing RouteDB syMemory usage = 1076.4 MB
[11/02 17:21:03     56s] (I)       Honor MSV route constraint: false
[11/02 17:21:03     56s] (I)       Maximum routing layer  : 127
[11/02 17:21:03     56s] (I)       Minimum routing layer  : 2
[11/02 17:21:03     56s] (I)       Supply scale factor H  : 1.00
[11/02 17:21:03     56s] (I)       Supply scale factor V  : 1.00
[11/02 17:21:03     56s] (I)       Number of tracks used by clock wire: 0
[11/02 17:21:03     56s] (I)       Reverse direction      : 
[11/02 17:21:03     56s] (I)       Honor partition pin guides: true
[11/02 17:21:03     56s] (I)       Only route the nets which are selected in the DB: false
[11/02 17:21:03     56s] (I)       Route secondary PG pins: false
[11/02 17:21:03     56s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[11/02 17:21:03     56s] (I)                              : true
[11/02 17:21:03     56s] (I)                              : true
[11/02 17:21:03     56s] (I)                              : true
[11/02 17:21:03     56s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[11/02 17:21:03     56s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[11/02 17:21:03     56s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[11/02 17:21:03     56s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[11/02 17:21:03     56s] (I)       Counted 3658 PG shapes. We will not process PG shapes layer by layer.
[11/02 17:21:03     56s] (I)       build grid graph
[11/02 17:21:03     56s] (I)       build grid graph start
[11/02 17:21:03     56s] [NR-eGR] Track table information for default rule: 
[11/02 17:21:03     56s] [NR-eGR] Metal1 has no routable track
[11/02 17:21:03     56s] [NR-eGR] Metal2 has single uniform track structure
[11/02 17:21:03     56s] [NR-eGR] Metal3 has single uniform track structure
[11/02 17:21:03     56s] [NR-eGR] Metal4 has single uniform track structure
[11/02 17:21:03     56s] [NR-eGR] Metal5 has single uniform track structure
[11/02 17:21:03     56s] [NR-eGR] Metal6 has single uniform track structure
[11/02 17:21:03     56s] [NR-eGR] Metal7 has single uniform track structure
[11/02 17:21:03     56s] [NR-eGR] Metal8 has single uniform track structure
[11/02 17:21:03     56s] [NR-eGR] Metal9 has single uniform track structure
[11/02 17:21:03     56s] [NR-eGR] Metal10 has single uniform track structure
[11/02 17:21:03     56s] [NR-eGR] Metal11 has single uniform track structure
[11/02 17:21:03     56s] (I)       build grid graph end
[11/02 17:21:03     56s] (I)       ===========================================================================
[11/02 17:21:03     56s] (I)       == Report All Rule Vias ==
[11/02 17:21:03     56s] (I)       ===========================================================================
[11/02 17:21:03     56s] (I)        Via Rule : (Default)
[11/02 17:21:03     56s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:21:03     56s] (I)       ---------------------------------------------------------------------------
[11/02 17:21:03     56s] (I)        1    3 : M2_M1_VH                    7 : M2_M1_1x2_HV_N           
[11/02 17:21:03     56s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[11/02 17:21:03     56s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[11/02 17:21:03     56s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[11/02 17:21:03     56s] (I)        5   41 : M6_M5_VH                   47 : M6_M5_1x2_HV_N           
[11/02 17:21:03     56s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[11/02 17:21:03     56s] (I)        7   61 : M8_M7_VH                   67 : M8_M7_1x2_HV_N           
[11/02 17:21:03     56s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[11/02 17:21:03     56s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[11/02 17:21:03     56s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[11/02 17:21:03     56s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:21:03     56s] (I)       ===========================================================================
[11/02 17:21:03     56s] (I)        Via Rule : LEFSpecialRouteSpec
[11/02 17:21:03     56s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:21:03     56s] (I)       ---------------------------------------------------------------------------
[11/02 17:21:03     56s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:21:03     56s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:21:03     56s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:21:03     56s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:21:03     56s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:21:03     56s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:21:03     56s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:21:03     56s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:21:03     56s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:21:03     56s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:21:03     56s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:21:03     56s] (I)       ===========================================================================
[11/02 17:21:03     56s] (I)        Via Rule : VLMDefaultSetup
[11/02 17:21:03     56s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:21:03     56s] (I)       ---------------------------------------------------------------------------
[11/02 17:21:03     56s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:21:03     56s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:21:03     56s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:21:03     56s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:21:03     56s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:21:03     56s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:21:03     56s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:21:03     56s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:21:03     56s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:21:03     56s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:21:03     56s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:21:03     56s] (I)       ===========================================================================
[11/02 17:21:03     56s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Num PG vias on layer 1 : 0
[11/02 17:21:03     56s] (I)       Num PG vias on layer 2 : 0
[11/02 17:21:03     56s] (I)       Num PG vias on layer 3 : 0
[11/02 17:21:03     56s] (I)       Num PG vias on layer 4 : 0
[11/02 17:21:03     56s] (I)       Num PG vias on layer 5 : 0
[11/02 17:21:03     56s] (I)       Num PG vias on layer 6 : 0
[11/02 17:21:03     56s] (I)       Num PG vias on layer 7 : 0
[11/02 17:21:03     56s] (I)       Num PG vias on layer 8 : 0
[11/02 17:21:03     56s] (I)       Num PG vias on layer 9 : 0
[11/02 17:21:03     56s] (I)       Num PG vias on layer 10 : 0
[11/02 17:21:03     56s] (I)       Num PG vias on layer 11 : 0
[11/02 17:21:03     56s] [NR-eGR] Read 6509 PG shapes
[11/02 17:21:03     56s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] [NR-eGR] #Routing Blockages  : 0
[11/02 17:21:03     56s] [NR-eGR] #Instance Blockages : 0
[11/02 17:21:03     56s] [NR-eGR] #PG Blockages       : 6509
[11/02 17:21:03     56s] [NR-eGR] #Bump Blockages     : 0
[11/02 17:21:03     56s] [NR-eGR] #Boundary Blockages : 0
[11/02 17:21:03     56s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[11/02 17:21:03     56s] [NR-eGR] Num Prerouted Nets = 10  Num Prerouted Wires = 2510
[11/02 17:21:03     56s] (I)       readDataFromPlaceDB
[11/02 17:21:03     56s] (I)       Read net information..
[11/02 17:21:03     56s] [NR-eGR] Read numTotalNets=2524  numIgnoredNets=10
[11/02 17:21:03     56s] (I)       Read testcase time = 0.001 seconds
[11/02 17:21:03     56s] 
[11/02 17:21:03     56s] (I)       early_global_route_priority property id does not exist.
[11/02 17:21:03     56s] (I)       Start initializing grid graph
[11/02 17:21:03     56s] (I)       End initializing grid graph
[11/02 17:21:03     56s] (I)       Model blockages into capacity
[11/02 17:21:03     56s] (I)       Read Num Blocks=6509  Num Prerouted Wires=2510  Num CS=0
[11/02 17:21:03     56s] (I)       Started Modeling ( Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Started Modeling Layer 1 ( Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Started Modeling Layer 2 ( Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Layer 1 (V) : #blockages 840 : #preroutes 891
[11/02 17:21:03     56s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Started Modeling Layer 3 ( Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Layer 2 (H) : #blockages 840 : #preroutes 1398
[11/02 17:21:03     56s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Started Modeling Layer 4 ( Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Layer 3 (V) : #blockages 840 : #preroutes 212
[11/02 17:21:03     56s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Started Modeling Layer 5 ( Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Layer 4 (H) : #blockages 840 : #preroutes 3
[11/02 17:21:03     56s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Started Modeling Layer 6 ( Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Layer 5 (V) : #blockages 840 : #preroutes 2
[11/02 17:21:03     56s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Started Modeling Layer 7 ( Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Layer 6 (H) : #blockages 840 : #preroutes 3
[11/02 17:21:03     56s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Started Modeling Layer 8 ( Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Layer 7 (V) : #blockages 840 : #preroutes 1
[11/02 17:21:03     56s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Started Modeling Layer 9 ( Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Layer 8 (H) : #blockages 525 : #preroutes 0
[11/02 17:21:03     56s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Started Modeling Layer 10 ( Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Layer 9 (V) : #blockages 104 : #preroutes 0
[11/02 17:21:03     56s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Started Modeling Layer 11 ( Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[11/02 17:21:03     56s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Number of ignored nets = 10
[11/02 17:21:03     56s] (I)       Number of fixed nets = 10.  Ignored: Yes
[11/02 17:21:03     56s] (I)       Number of clock nets = 10.  Ignored: No
[11/02 17:21:03     56s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/02 17:21:03     56s] (I)       Number of special nets = 0.  Ignored: Yes
[11/02 17:21:03     56s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/02 17:21:03     56s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/02 17:21:03     56s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/02 17:21:03     56s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/02 17:21:03     56s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/02 17:21:03     56s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1076.4 MB
[11/02 17:21:03     56s] (I)       Ndr track 0 does not exist
[11/02 17:21:03     56s] (I)       Ndr track 0 does not exist
[11/02 17:21:03     56s] (I)       Layer1  viaCost=200.00
[11/02 17:21:03     56s] (I)       Layer2  viaCost=200.00
[11/02 17:21:03     56s] (I)       Layer3  viaCost=200.00
[11/02 17:21:03     56s] (I)       Layer4  viaCost=200.00
[11/02 17:21:03     56s] (I)       Layer5  viaCost=200.00
[11/02 17:21:03     56s] (I)       Layer6  viaCost=200.00
[11/02 17:21:03     56s] (I)       Layer7  viaCost=200.00
[11/02 17:21:03     56s] (I)       Layer8  viaCost=200.00
[11/02 17:21:03     56s] (I)       Layer9  viaCost=200.00
[11/02 17:21:03     56s] (I)       Layer10  viaCost=200.00
[11/02 17:21:03     56s] (I)       ---------------------Grid Graph Info--------------------
[11/02 17:21:03     56s] (I)       Routing area        : (0, 0) - (231200, 229140)
[11/02 17:21:03     56s] (I)       Core area           : (14400, 13680) - (216800, 215460)
[11/02 17:21:03     56s] (I)       Site width          :   400  (dbu)
[11/02 17:21:03     56s] (I)       Row height          :  3420  (dbu)
[11/02 17:21:03     56s] (I)       GCell width         :  3420  (dbu)
[11/02 17:21:03     56s] (I)       GCell height        :  3420  (dbu)
[11/02 17:21:03     56s] (I)       Grid                :    68    67    11
[11/02 17:21:03     56s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/02 17:21:03     56s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/02 17:21:03     56s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/02 17:21:03     56s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/02 17:21:03     56s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/02 17:21:03     56s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/02 17:21:03     56s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/02 17:21:03     56s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190   600   570
[11/02 17:21:03     56s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/02 17:21:03     56s] (I)       Total num of tracks :     0   578   603   578   603   578   603   578   603   231   241
[11/02 17:21:03     56s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/02 17:21:03     56s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/02 17:21:03     56s] (I)       --------------------------------------------------------
[11/02 17:21:03     56s] 
[11/02 17:21:03     56s] [NR-eGR] ============ Routing rule table ============
[11/02 17:21:03     56s] [NR-eGR] Rule id: 0  Nets: 0 
[11/02 17:21:03     56s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[11/02 17:21:03     56s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800  L7=760  L8=800  L9=760  L10=2000  L11=1900
[11/02 17:21:03     56s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2  L11=2
[11/02 17:21:03     56s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:21:03     56s] [NR-eGR] Rule id: 1  Nets: 2514 
[11/02 17:21:03     56s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/02 17:21:03     56s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[11/02 17:21:03     56s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:21:03     56s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:21:03     56s] [NR-eGR] ========================================
[11/02 17:21:03     56s] [NR-eGR] 
[11/02 17:21:03     56s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/02 17:21:03     56s] (I)       blocked tracks on layer2 : = 6840 / 38726 (17.66%)
[11/02 17:21:03     56s] (I)       blocked tracks on layer3 : = 1560 / 41004 (3.80%)
[11/02 17:21:03     56s] (I)       blocked tracks on layer4 : = 6840 / 38726 (17.66%)
[11/02 17:21:03     56s] (I)       blocked tracks on layer5 : = 1560 / 41004 (3.80%)
[11/02 17:21:03     56s] (I)       blocked tracks on layer6 : = 6840 / 38726 (17.66%)
[11/02 17:21:03     56s] (I)       blocked tracks on layer7 : = 1560 / 41004 (3.80%)
[11/02 17:21:03     56s] (I)       blocked tracks on layer8 : = 6900 / 38726 (17.82%)
[11/02 17:21:03     56s] (I)       blocked tracks on layer9 : = 14525 / 41004 (35.42%)
[11/02 17:21:03     56s] (I)       blocked tracks on layer10 : = 5400 / 15477 (34.89%)
[11/02 17:21:03     56s] (I)       blocked tracks on layer11 : = 0 / 16388 (0.00%)
[11/02 17:21:03     56s] (I)       After initializing earlyGlobalRoute syMemory usage = 1076.4 MB
[11/02 17:21:03     56s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Started Global Routing ( Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       ============= Initialization =============
[11/02 17:21:03     56s] (I)       totalPins=7881  totalGlobalPin=7675 (97.39%)
[11/02 17:21:03     56s] (I)       Started Build MST ( Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Generate topology with single threads
[11/02 17:21:03     56s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       total 2D Cap : 326141 = (167878 H, 158263 V)
[11/02 17:21:03     56s] [NR-eGR] Layer group 1: route 2514 net(s) in layer range [2, 11]
[11/02 17:21:03     56s] (I)       ============  Phase 1a Route ============
[11/02 17:21:03     56s] (I)       Started Phase 1a ( Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Usage: 18566 = (9615 H, 8951 V) = (5.73% H, 5.66% V) = (1.644e+04um H, 1.531e+04um V)
[11/02 17:21:03     56s] (I)       
[11/02 17:21:03     56s] (I)       ============  Phase 1b Route ============
[11/02 17:21:03     56s] (I)       Usage: 18566 = (9615 H, 8951 V) = (5.73% H, 5.66% V) = (1.644e+04um H, 1.531e+04um V)
[11/02 17:21:03     56s] (I)       
[11/02 17:21:03     56s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.174786e+04um
[11/02 17:21:03     56s] (I)       ============  Phase 1c Route ============
[11/02 17:21:03     56s] (I)       Usage: 18566 = (9615 H, 8951 V) = (5.73% H, 5.66% V) = (1.644e+04um H, 1.531e+04um V)
[11/02 17:21:03     56s] (I)       
[11/02 17:21:03     56s] (I)       ============  Phase 1d Route ============
[11/02 17:21:03     56s] (I)       Usage: 18566 = (9615 H, 8951 V) = (5.73% H, 5.66% V) = (1.644e+04um H, 1.531e+04um V)
[11/02 17:21:03     56s] (I)       
[11/02 17:21:03     56s] (I)       ============  Phase 1e Route ============
[11/02 17:21:03     56s] (I)       Started Phase 1e ( Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Usage: 18566 = (9615 H, 8951 V) = (5.73% H, 5.66% V) = (1.644e+04um H, 1.531e+04um V)
[11/02 17:21:03     56s] (I)       
[11/02 17:21:03     56s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.174786e+04um
[11/02 17:21:03     56s] [NR-eGR] 
[11/02 17:21:03     56s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Run Multi-thread layer assignment with 1 threads
[11/02 17:21:03     56s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       ============  Phase 1l Route ============
[11/02 17:21:03     56s] (I)       
[11/02 17:21:03     56s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/02 17:21:03     56s] [NR-eGR]                        OverCon            
[11/02 17:21:03     56s] [NR-eGR]                         #Gcell     %Gcell
[11/02 17:21:03     56s] [NR-eGR]       Layer                (0)    OverCon 
[11/02 17:21:03     56s] [NR-eGR] ----------------------------------------------
[11/02 17:21:03     56s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:03     56s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:03     56s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:03     56s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:03     56s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:03     56s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:03     56s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:03     56s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:03     56s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:03     56s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:03     56s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:03     56s] [NR-eGR] ----------------------------------------------
[11/02 17:21:03     56s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/02 17:21:03     56s] [NR-eGR] 
[11/02 17:21:03     56s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       total 2D Cap : 328653 = (168702 H, 159951 V)
[11/02 17:21:03     56s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/02 17:21:03     56s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/02 17:21:03     56s] (I)       ============= track Assignment ============
[11/02 17:21:03     56s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Started Greedy Track Assignment ( Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[11/02 17:21:03     56s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] (I)       Run Multi-thread track assignment
[11/02 17:21:03     56s] (I)       Finished Greedy Track Assignment ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:21:03     56s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 7900
[11/02 17:21:03     56s] [NR-eGR] Metal2  (2V) length: 1.132453e+04um, number of vias: 11664
[11/02 17:21:03     56s] [NR-eGR] Metal3  (3H) length: 1.503508e+04um, number of vias: 1722
[11/02 17:21:03     56s] [NR-eGR] Metal4  (4V) length: 4.952165e+03um, number of vias: 492
[11/02 17:21:03     56s] [NR-eGR] Metal5  (5H) length: 2.602550e+03um, number of vias: 277
[11/02 17:21:03     56s] [NR-eGR] Metal6  (6V) length: 1.245785e+03um, number of vias: 218
[11/02 17:21:03     56s] [NR-eGR] Metal7  (7H) length: 1.121850e+03um, number of vias: 111
[11/02 17:21:03     56s] [NR-eGR] Metal8  (8V) length: 5.978100e+02um, number of vias: 95
[11/02 17:21:03     56s] [NR-eGR] Metal9  (9H) length: 1.980000e+01um, number of vias: 33
[11/02 17:21:03     56s] [NR-eGR] Metal10 (10V) length: 3.040000e+00um, number of vias: 28
[11/02 17:21:03     56s] [NR-eGR] Metal11 (11H) length: 4.361000e+01um, number of vias: 0
[11/02 17:21:03     56s] [NR-eGR] Total length: 3.694622e+04um, number of vias: 22540
[11/02 17:21:03     56s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:21:03     56s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/02 17:21:03     56s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:21:03     56s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1076.40 MB )
[11/02 17:21:03     56s]     Routing using NR in eGR->NR Step done.
[11/02 17:21:03     56s] Net route status summary:
[11/02 17:21:03     56s]   Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=10, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/02 17:21:03     56s]   Non-clock:  2516 (unrouted=2, trialRouted=2514, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/02 17:21:03     56s] 
[11/02 17:21:03     56s] CCOPT: Done with clock implementation routing.
[11/02 17:21:03     56s] 
[11/02 17:21:03     56s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:05.5 real=0:00:05.5)
[11/02 17:21:03     56s]   Clock implementation routing done.
[11/02 17:21:03     56s]   Leaving CCOpt scope - extractRC...
[11/02 17:21:03     56s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/02 17:21:03     56s] Extraction called for design 'mpadd32_shift' of instances=1973 and nets=2526 using extraction engine 'preRoute' .
[11/02 17:21:03     56s] PreRoute RC Extraction called for design mpadd32_shift.
[11/02 17:21:03     56s] RC Extraction called in multi-corner(1) mode.
[11/02 17:21:03     56s] RCMode: PreRoute
[11/02 17:21:03     56s]       RC Corner Indexes            0   
[11/02 17:21:03     56s] Capacitance Scaling Factor   : 1.00000 
[11/02 17:21:03     56s] Resistance Scaling Factor    : 1.00000 
[11/02 17:21:03     56s] Clock Cap. Scaling Factor    : 1.00000 
[11/02 17:21:03     56s] Clock Res. Scaling Factor    : 1.00000 
[11/02 17:21:03     56s] Shrink Factor                : 1.00000
[11/02 17:21:03     56s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/02 17:21:03     56s] Using Quantus QRC technology file ...
[11/02 17:21:03     56s] LayerId::1 widthSet size::1
[11/02 17:21:03     56s] LayerId::2 widthSet size::1
[11/02 17:21:03     56s] LayerId::3 widthSet size::1
[11/02 17:21:03     56s] LayerId::4 widthSet size::1
[11/02 17:21:03     56s] LayerId::5 widthSet size::1
[11/02 17:21:03     56s] LayerId::6 widthSet size::1
[11/02 17:21:03     56s] LayerId::7 widthSet size::1
[11/02 17:21:03     56s] LayerId::8 widthSet size::1
[11/02 17:21:03     56s] LayerId::9 widthSet size::1
[11/02 17:21:03     56s] LayerId::10 widthSet size::1
[11/02 17:21:03     56s] LayerId::11 widthSet size::1
[11/02 17:21:03     56s] Updating RC grid for preRoute extraction ...
[11/02 17:21:03     56s] Initializing multi-corner resistance tables ...
[11/02 17:21:03     56s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1076.398M)
[11/02 17:21:03     56s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/02 17:21:03     56s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:21:03     56s]   Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
[11/02 17:21:03     56s]   Rebuilding timing graph...
[11/02 17:21:03     56s]   Rebuilding timing graph done.
[11/02 17:21:03     56s] End AAE Lib Interpolated Model. (MEM=1085.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:21:03     56s]   Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/02 17:21:03     56s]   Clock DAG stats after routing clock trees:
[11/02 17:21:03     56s]     cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:21:03     56s]     cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
[11/02 17:21:03     56s]     cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:21:03     56s]     sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:21:03     56s]     wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.185pF, total=0.196pF
[11/02 17:21:03     56s]     wire lengths     : top=0.000um, trunk=160.985um, leaf=2492.320um, total=2653.305um
[11/02 17:21:03     56s]     hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
[11/02 17:21:03     56s]   Clock DAG net violations after routing clock trees: none
[11/02 17:21:03     56s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[11/02 17:21:03     56s]     Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.053ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:21:03     56s]     Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:21:03     56s]   Clock DAG library cell distribution after routing clock trees {count}:
[11/02 17:21:03     56s]      Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
[11/02 17:21:03     56s]   Primary reporting skew groups after routing clock trees:
[11/02 17:21:03     56s]     skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
[11/02 17:21:03     56s]       min path sink: s2_reg[17]/CK
[11/02 17:21:03     56s]       max path sink: b7_reg[4]/CK
[11/02 17:21:03     56s]   Skew group summary after routing clock trees:
[11/02 17:21:03     56s]     skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
[11/02 17:21:03     56s]   CCOpt::Phase::Routing done. (took cpu=0:00:05.7 real=0:00:05.7)
[11/02 17:21:03     56s]   CCOpt::Phase::PostConditioning...
[11/02 17:21:03     56s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[11/02 17:21:03     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:1133.1M
[11/02 17:21:03     56s] #spOpts: N=45 mergeVia=F 
[11/02 17:21:03     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1133.1M
[11/02 17:21:03     56s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1133.1M
[11/02 17:21:03     56s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[11/02 17:21:03     56s] Type 'man IMPSP-365' for more detail.
[11/02 17:21:03     56s] Core basic site is CoreSite
[11/02 17:21:03     56s] SiteArray: non-trimmed site array dimensions = 59 x 506
[11/02 17:21:03     56s] SiteArray: use 122,880 bytes
[11/02 17:21:03     56s] SiteArray: current memory after site array memory allocation 1133.2M
[11/02 17:21:03     56s] SiteArray: FP blocked sites are writable
[11/02 17:21:03     56s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/02 17:21:03     56s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1133.2M
[11/02 17:21:03     56s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:1133.2M
[11/02 17:21:03     56s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.050, MEM:1133.2M
[11/02 17:21:03     56s] OPERPROF:     Starting CMU at level 3, MEM:1133.2M
[11/02 17:21:03     56s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
[11/02 17:21:03     56s] Type 'man IMPSP-270' for more detail.
[11/02 17:21:03     56s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:1136.3M
[11/02 17:21:03     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.058, REAL:0.058, MEM:1136.3M
[11/02 17:21:03     56s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1136.3MB).
[11/02 17:21:03     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.063, REAL:0.063, MEM:1136.3M
[11/02 17:21:03     56s]   Removing CTS place status from clock tree and sinks.
[11/02 17:21:03     56s] Removed CTS place status from 9 clock cells (out of 11 ) and 0 clock sinks (out of 0 ).
[11/02 17:21:03     56s]   Switching to inst based legalization.
[11/02 17:21:03     56s]   PostConditioning...
[11/02 17:21:03     56s]     PostConditioning active optimizations:
[11/02 17:21:03     56s]      - DRV fixing with cell sizing and buffering
[11/02 17:21:03     56s]      - Skew fixing with cell sizing
[11/02 17:21:03     56s]     
[11/02 17:21:03     56s]     Currently running CTS, using active skew data
[11/02 17:21:03     56s]     Reset bufferability constraints...
[11/02 17:21:03     56s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[11/02 17:21:03     56s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:21:03     56s]     Upsizing to fix DRVs...
[11/02 17:21:03     56s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[11/02 17:21:03     56s]     CCOpt-PostConditioning: considered: 10, tested: 10, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/02 17:21:03     56s]     
[11/02 17:21:03     56s]     PRO Statistics: Fix DRVs (initial upsizing):
[11/02 17:21:03     56s]     ============================================
[11/02 17:21:03     56s]     
[11/02 17:21:03     56s]     Cell changes by Net Type:
[11/02 17:21:03     56s]     
[11/02 17:21:03     56s]     -------------------------------------------------------------------------------------------------
[11/02 17:21:03     56s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/02 17:21:03     56s]     -------------------------------------------------------------------------------------------------
[11/02 17:21:03     56s]     top                0            0           0            0                    0                0
[11/02 17:21:03     56s]     trunk              0            0           0            0                    0                0
[11/02 17:21:03     56s]     leaf               0            0           0            0                    0                0
[11/02 17:21:03     56s]     -------------------------------------------------------------------------------------------------
[11/02 17:21:03     56s]     Total              0            0           0            0                    0                0
[11/02 17:21:03     56s]     -------------------------------------------------------------------------------------------------
[11/02 17:21:03     56s]     
[11/02 17:21:03     56s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/02 17:21:03     56s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/02 17:21:03     56s]     
[11/02 17:21:03     56s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[11/02 17:21:03     56s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:21:03     56s]       cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
[11/02 17:21:03     56s]       cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:21:03     56s]       sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:21:03     56s]       wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.185pF, total=0.196pF
[11/02 17:21:03     56s]       wire lengths     : top=0.000um, trunk=160.985um, leaf=2492.320um, total=2653.305um
[11/02 17:21:03     56s]       hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
[11/02 17:21:03     56s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
[11/02 17:21:03     56s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[11/02 17:21:03     56s]       Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.053ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:21:03     56s]       Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:21:03     56s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[11/02 17:21:03     56s]        Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
[11/02 17:21:03     56s]     Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
[11/02 17:21:03     56s]       skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
[11/02 17:21:03     56s]       min path sink: s2_reg[17]/CK
[11/02 17:21:03     56s]       max path sink: b7_reg[4]/CK
[11/02 17:21:03     56s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[11/02 17:21:03     56s]       skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
[11/02 17:21:03     56s]     Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:21:03     56s]     Recomputing CTS skew targets...
[11/02 17:21:03     56s]     Resolving skew group constraints...
[11/02 17:21:03     56s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[11/02 17:21:03     56s]     Resolving skew group constraints done.
[11/02 17:21:03     56s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:21:03     56s]     Fixing DRVs...
[11/02 17:21:03     56s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/02 17:21:03     56s]     CCOpt-PostConditioning: considered: 10, tested: 10, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/02 17:21:03     56s]     
[11/02 17:21:03     56s]     PRO Statistics: Fix DRVs (cell sizing):
[11/02 17:21:03     56s]     =======================================
[11/02 17:21:03     56s]     
[11/02 17:21:03     56s]     Cell changes by Net Type:
[11/02 17:21:03     56s]     
[11/02 17:21:03     56s]     -------------------------------------------------------------------------------------------------
[11/02 17:21:03     56s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/02 17:21:03     56s]     -------------------------------------------------------------------------------------------------
[11/02 17:21:03     56s]     top                0            0           0            0                    0                0
[11/02 17:21:03     56s]     trunk              0            0           0            0                    0                0
[11/02 17:21:03     56s]     leaf               0            0           0            0                    0                0
[11/02 17:21:03     56s]     -------------------------------------------------------------------------------------------------
[11/02 17:21:03     56s]     Total              0            0           0            0                    0                0
[11/02 17:21:03     56s]     -------------------------------------------------------------------------------------------------
[11/02 17:21:03     56s]     
[11/02 17:21:03     56s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/02 17:21:03     56s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/02 17:21:03     56s]     
[11/02 17:21:03     56s]     Clock DAG stats PostConditioning after DRV fixing:
[11/02 17:21:03     56s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:21:03     56s]       cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
[11/02 17:21:03     56s]       cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:21:03     56s]       sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:21:03     56s]       wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.185pF, total=0.196pF
[11/02 17:21:03     56s]       wire lengths     : top=0.000um, trunk=160.985um, leaf=2492.320um, total=2653.305um
[11/02 17:21:03     56s]       hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
[11/02 17:21:03     56s]     Clock DAG net violations PostConditioning after DRV fixing: none
[11/02 17:21:03     56s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[11/02 17:21:03     56s]       Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.053ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:21:03     56s]       Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:21:03     56s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[11/02 17:21:03     56s]        Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
[11/02 17:21:03     56s]     Primary reporting skew groups PostConditioning after DRV fixing:
[11/02 17:21:03     56s]       skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
[11/02 17:21:03     56s]       min path sink: s2_reg[17]/CK
[11/02 17:21:03     56s]       max path sink: b7_reg[4]/CK
[11/02 17:21:03     56s]     Skew group summary PostConditioning after DRV fixing:
[11/02 17:21:03     56s]       skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
[11/02 17:21:03     56s]     Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:21:03     56s]     Buffering to fix DRVs...
[11/02 17:21:03     56s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/02 17:21:03     56s]     Inserted 0 buffers and inverters.
[11/02 17:21:03     56s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[11/02 17:21:03     56s]     CCOpt-PostConditioning: nets considered: 10, nets tested: 10, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[11/02 17:21:03     56s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[11/02 17:21:03     56s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:21:03     56s]       cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
[11/02 17:21:03     56s]       cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:21:03     56s]       sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:21:03     56s]       wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.185pF, total=0.196pF
[11/02 17:21:03     56s]       wire lengths     : top=0.000um, trunk=160.985um, leaf=2492.320um, total=2653.305um
[11/02 17:21:03     56s]       hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
[11/02 17:21:03     56s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[11/02 17:21:03     56s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[11/02 17:21:03     56s]       Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.053ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:21:03     56s]       Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:21:03     56s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[11/02 17:21:03     56s]        Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
[11/02 17:21:03     56s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[11/02 17:21:03     56s]       skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
[11/02 17:21:03     56s]       min path sink: s2_reg[17]/CK
[11/02 17:21:03     56s]       max path sink: b7_reg[4]/CK
[11/02 17:21:03     56s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[11/02 17:21:03     56s]       skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
[11/02 17:21:03     56s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:21:03     56s] 
[11/02 17:21:03     56s] Slew Diagnostics: After DRV fixing
[11/02 17:21:03     56s] ==================================
[11/02 17:21:03     56s] 
[11/02 17:21:03     56s] Global Causes:
[11/02 17:21:03     56s] 
[11/02 17:21:03     56s] -----
[11/02 17:21:03     56s] Cause
[11/02 17:21:03     56s] -----
[11/02 17:21:03     56s]   (empty table)
[11/02 17:21:03     56s] -----
[11/02 17:21:03     56s] 
[11/02 17:21:03     56s] Top 5 overslews:
[11/02 17:21:03     56s] 
[11/02 17:21:03     56s] ---------------------------------
[11/02 17:21:03     56s] Overslew    Causes    Driving Pin
[11/02 17:21:03     56s] ---------------------------------
[11/02 17:21:03     56s]   (empty table)
[11/02 17:21:03     56s] ---------------------------------
[11/02 17:21:03     56s] 
[11/02 17:21:03     56s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/02 17:21:03     56s] 
[11/02 17:21:03     56s] -------------------
[11/02 17:21:03     56s] Cause    Occurences
[11/02 17:21:03     56s] -------------------
[11/02 17:21:03     56s]   (empty table)
[11/02 17:21:03     56s] -------------------
[11/02 17:21:03     56s] 
[11/02 17:21:03     56s] Violation diagnostics counts from the 0 nodes that have violations:
[11/02 17:21:03     56s] 
[11/02 17:21:03     56s] -------------------
[11/02 17:21:03     56s] Cause    Occurences
[11/02 17:21:03     56s] -------------------
[11/02 17:21:03     56s]   (empty table)
[11/02 17:21:03     56s] -------------------
[11/02 17:21:03     56s] 
[11/02 17:21:03     56s]     Fixing Skew by cell sizing...
[11/02 17:21:03     56s] Path optimization required 0 stage delay updates 
[11/02 17:21:03     56s]     Resized 0 clock insts to decrease delay.
[11/02 17:21:03     56s] Fixing short paths with downsize only
[11/02 17:21:03     56s] Path optimization required 0 stage delay updates 
[11/02 17:21:03     56s]     Resized 0 clock insts to increase delay.
[11/02 17:21:03     56s]     
[11/02 17:21:03     56s]     PRO Statistics: Fix Skew (cell sizing):
[11/02 17:21:03     56s]     =======================================
[11/02 17:21:03     56s]     
[11/02 17:21:03     56s]     Cell changes by Net Type:
[11/02 17:21:03     56s]     
[11/02 17:21:03     56s]     -------------------------------------------------------------------------------------------------
[11/02 17:21:03     56s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/02 17:21:03     56s]     -------------------------------------------------------------------------------------------------
[11/02 17:21:03     56s]     top                0            0           0            0                    0                0
[11/02 17:21:03     56s]     trunk              0            0           0            0                    0                0
[11/02 17:21:03     56s]     leaf               0            0           0            0                    0                0
[11/02 17:21:03     56s]     -------------------------------------------------------------------------------------------------
[11/02 17:21:03     56s]     Total              0            0           0            0                    0                0
[11/02 17:21:03     56s]     -------------------------------------------------------------------------------------------------
[11/02 17:21:03     56s]     
[11/02 17:21:03     56s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/02 17:21:03     56s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/02 17:21:03     56s]     
[11/02 17:21:03     56s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[11/02 17:21:03     56s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:21:03     56s]       cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
[11/02 17:21:03     56s]       cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:21:03     56s]       sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:21:03     56s]       wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.185pF, total=0.196pF
[11/02 17:21:03     56s]       wire lengths     : top=0.000um, trunk=160.985um, leaf=2492.320um, total=2653.305um
[11/02 17:21:03     56s]       hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
[11/02 17:21:03     56s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
[11/02 17:21:03     56s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[11/02 17:21:03     56s]       Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.053ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:21:03     56s]       Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:21:03     56s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[11/02 17:21:03     56s]        Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
[11/02 17:21:03     56s]     Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
[11/02 17:21:03     56s]       skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
[11/02 17:21:03     56s]       min path sink: s2_reg[17]/CK
[11/02 17:21:03     56s]       max path sink: b7_reg[4]/CK
[11/02 17:21:03     56s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[11/02 17:21:03     56s]       skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
[11/02 17:21:03     56s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:21:03     56s]     Reconnecting optimized routes...
[11/02 17:21:03     56s]     Reset timing graph...
[11/02 17:21:03     56s] Ignoring AAE DB Resetting ...
[11/02 17:21:03     56s]     Reset timing graph done.
[11/02 17:21:03     56s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:21:03     56s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[11/02 17:21:03     56s]     Set dirty flag on 0 insts, 0 nets
[11/02 17:21:03     56s]   PostConditioning done.
[11/02 17:21:03     56s] Net route status summary:
[11/02 17:21:03     56s]   Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=10, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/02 17:21:03     56s]   Non-clock:  2516 (unrouted=2, trialRouted=2514, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/02 17:21:03     56s]   Update timing and DAG stats after post-conditioning...
[11/02 17:21:03     56s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:21:03     56s]   Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
[11/02 17:21:03     56s]   Rebuilding timing graph...
[11/02 17:21:03     56s]   Rebuilding timing graph done.
[11/02 17:21:03     56s] End AAE Lib Interpolated Model. (MEM=1126.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:21:04     56s]   Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/02 17:21:04     56s]   Clock DAG stats after post-conditioning:
[11/02 17:21:04     56s]     cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:21:04     56s]     cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
[11/02 17:21:04     56s]     cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:21:04     56s]     sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:21:04     56s]     wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.185pF, total=0.196pF
[11/02 17:21:04     56s]     wire lengths     : top=0.000um, trunk=160.985um, leaf=2492.320um, total=2653.305um
[11/02 17:21:04     56s]     hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
[11/02 17:21:04     56s]   Clock DAG net violations after post-conditioning: none
[11/02 17:21:04     56s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[11/02 17:21:04     56s]     Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.053ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:21:04     56s]     Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:21:04     56s]   Clock DAG library cell distribution after post-conditioning {count}:
[11/02 17:21:04     56s]      Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
[11/02 17:21:04     56s]   Primary reporting skew groups after post-conditioning:
[11/02 17:21:04     56s]     skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
[11/02 17:21:04     56s]       min path sink: s2_reg[17]/CK
[11/02 17:21:04     56s]       max path sink: b7_reg[4]/CK
[11/02 17:21:04     56s]   Skew group summary after post-conditioning:
[11/02 17:21:04     56s]     skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
[11/02 17:21:04     56s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/02 17:21:04     56s]   Setting CTS place status to fixed for clock tree and sinks.
[11/02 17:21:04     56s] numClockCells = 11, numClockCellsFixed = 11, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/02 17:21:04     56s]   Post-balance tidy up or trial balance steps...
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   Clock DAG stats at end of CTS:
[11/02 17:21:04     56s]   ==============================
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   ------------------------------------------------------------
[11/02 17:21:04     56s]   Cell type                     Count    Area      Capacitance
[11/02 17:21:04     56s]   ------------------------------------------------------------
[11/02 17:21:04     56s]   Buffers                         9      47.880       0.012
[11/02 17:21:04     56s]   Inverters                       0       0.000       0.000
[11/02 17:21:04     56s]   Integrated Clock Gates          0       0.000       0.000
[11/02 17:21:04     56s]   Non-Integrated Clock Gates      0       0.000       0.000
[11/02 17:21:04     56s]   Clock Logic                     0       0.000       0.000
[11/02 17:21:04     56s]   All                             9      47.880       0.012
[11/02 17:21:04     56s]   ------------------------------------------------------------
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   Clock DAG wire lengths at end of CTS:
[11/02 17:21:04     56s]   =====================================
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   --------------------
[11/02 17:21:04     56s]   Type     Wire Length
[11/02 17:21:04     56s]   --------------------
[11/02 17:21:04     56s]   Top          0.000
[11/02 17:21:04     56s]   Trunk      160.985
[11/02 17:21:04     56s]   Leaf      2492.320
[11/02 17:21:04     56s]   Total     2653.305
[11/02 17:21:04     56s]   --------------------
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   Clock DAG hp wire lengths at end of CTS:
[11/02 17:21:04     56s]   ========================================
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   -----------------------
[11/02 17:21:04     56s]   Type     hp Wire Length
[11/02 17:21:04     56s]   -----------------------
[11/02 17:21:04     56s]   Top           0.000
[11/02 17:21:04     56s]   Trunk       105.880
[11/02 17:21:04     56s]   Leaf        597.790
[11/02 17:21:04     56s]   Total       703.670
[11/02 17:21:04     56s]   -----------------------
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   Clock DAG capacitances at end of CTS:
[11/02 17:21:04     56s]   =====================================
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   --------------------------------
[11/02 17:21:04     56s]   Type     Gate     Wire     Total
[11/02 17:21:04     56s]   --------------------------------
[11/02 17:21:04     56s]   Top      0.000    0.000    0.000
[11/02 17:21:04     56s]   Trunk    0.012    0.010    0.023
[11/02 17:21:04     56s]   Leaf     0.182    0.185    0.367
[11/02 17:21:04     56s]   Total    0.194    0.196    0.390
[11/02 17:21:04     56s]   --------------------------------
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   Clock DAG sink capacitances at end of CTS:
[11/02 17:21:04     56s]   ==========================================
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   --------------------------------------------------------
[11/02 17:21:04     56s]   Count    Total    Average    Std. Dev.    Min      Max
[11/02 17:21:04     56s]   --------------------------------------------------------
[11/02 17:21:04     56s]    774     0.182     0.000       0.000      0.000    0.000
[11/02 17:21:04     56s]   --------------------------------------------------------
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   Clock DAG net violations at end of CTS:
[11/02 17:21:04     56s]   =======================================
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   None
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   Clock DAG primary half-corner transition distribution at end of CTS:
[11/02 17:21:04     56s]   ====================================================================
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/02 17:21:04     56s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[11/02 17:21:04     56s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/02 17:21:04     56s]   Trunk       0.100       2       0.043       0.015      0.033    0.053    {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
[11/02 17:21:04     56s]   Leaf        0.100       8       0.071       0.001      0.070    0.072    {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
[11/02 17:21:04     56s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   Clock DAG library cell distribution at end of CTS:
[11/02 17:21:04     56s]   ==================================================
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   ------------------------------------------
[11/02 17:21:04     56s]   Name         Type      Inst     Inst Area 
[11/02 17:21:04     56s]                          Count    (um^2)
[11/02 17:21:04     56s]   ------------------------------------------
[11/02 17:21:04     56s]   CLKBUFX16    buffer      1         6.840
[11/02 17:21:04     56s]   CLKBUFX12    buffer      8        41.040
[11/02 17:21:04     56s]   ------------------------------------------
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   Primary reporting skew groups summary at end of CTS:
[11/02 17:21:04     56s]   ====================================================
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/02 17:21:04     56s]   Half-corner             Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/02 17:21:04     56s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/02 17:21:04     56s]   typ_rc_wc:setup.late    clk_input/sys_con    0.150     0.153     0.003       0.070         0.003           0.002           0.152        0.000     100% {0.150, 0.153}
[11/02 17:21:04     56s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   Skew group summary at end of CTS:
[11/02 17:21:04     56s]   =================================
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/02 17:21:04     56s]   Half-corner             Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/02 17:21:04     56s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/02 17:21:04     56s]   typ_rc_wc:setup.late    clk_input/sys_con    0.150     0.153     0.003       0.070         0.003           0.002           0.152        0.000     100% {0.150, 0.153}
[11/02 17:21:04     56s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   Found a total of 0 clock tree pins with a slew violation.
[11/02 17:21:04     56s]   
[11/02 17:21:04     56s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:21:04     56s] Synthesizing clock trees done.
[11/02 17:21:04     56s] Tidy Up And Update Timing...
[11/02 17:21:04     56s] External - Set all clocks to propagated mode...
[11/02 17:21:04     56s] Innovus updating I/O latencies
[11/02 17:21:04     56s] #################################################################################
[11/02 17:21:04     56s] # Design Stage: PreRoute
[11/02 17:21:04     56s] # Design Name: mpadd32_shift
[11/02 17:21:04     56s] # Design Mode: 45nm
[11/02 17:21:04     56s] # Analysis Mode: MMMC Non-OCV 
[11/02 17:21:04     56s] # Parasitics Mode: No SPEF/RCDB
[11/02 17:21:04     56s] # Signoff Settings: SI Off 
[11/02 17:21:04     56s] #################################################################################
[11/02 17:21:04     56s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:21:04     56s] Topological Sorting (REAL = 0:00:00.0, MEM = 1153.4M, InitMEM = 1153.4M)
[11/02 17:21:04     56s] Start delay calculation (fullDC) (1 T). (MEM=1153.38)
[11/02 17:21:04     56s] End AAE Lib Interpolated Model. (MEM=1169.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:21:04     57s] Total number of fetched objects 2524
[11/02 17:21:04     57s] Total number of fetched objects 2524
[11/02 17:21:04     57s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:21:04     57s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:21:04     57s] End delay calculation. (MEM=1207.84 CPU=0:00:00.1 REAL=0:00:00.0)
[11/02 17:21:04     57s] End delay calculation (fullDC). (MEM=1207.84 CPU=0:00:00.3 REAL=0:00:00.0)
[11/02 17:21:04     57s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1207.8M) ***
[11/02 17:21:04     57s] Setting all clocks to propagated mode.
[11/02 17:21:04     57s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.6 real=0:00:00.6)
[11/02 17:21:04     57s] Clock DAG stats after update timingGraph:
[11/02 17:21:04     57s]   cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:21:04     57s]   cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
[11/02 17:21:04     57s]   cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:21:04     57s]   sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:21:04     57s]   wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.185pF, total=0.196pF
[11/02 17:21:04     57s]   wire lengths     : top=0.000um, trunk=160.985um, leaf=2492.320um, total=2653.305um
[11/02 17:21:04     57s]   hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
[11/02 17:21:04     57s] Clock DAG net violations after update timingGraph: none
[11/02 17:21:04     57s] Clock DAG primary half-corner transition distribution after update timingGraph:
[11/02 17:21:04     57s]   Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.053ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:21:04     57s]   Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:21:04     57s] Clock DAG library cell distribution after update timingGraph {count}:
[11/02 17:21:04     57s]    Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
[11/02 17:21:04     57s] Primary reporting skew groups after update timingGraph:
[11/02 17:21:04     57s]   skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
[11/02 17:21:04     57s]       min path sink: s2_reg[17]/CK
[11/02 17:21:04     57s]       max path sink: b7_reg[4]/CK
[11/02 17:21:04     57s] Skew group summary after update timingGraph:
[11/02 17:21:04     57s]   skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
[11/02 17:21:04     57s] Logging CTS constraint violations...
[11/02 17:21:04     57s]   No violations found.
[11/02 17:21:04     57s] Logging CTS constraint violations done.
[11/02 17:21:04     57s] Tidy Up And Update Timing done. (took cpu=0:00:00.6 real=0:00:00.6)
[11/02 17:21:04     57s] Runtime done. (took cpu=0:00:14.8 real=0:00:14.8)
[11/02 17:21:04     57s] Runtime Report Coverage % = 99.6
[11/02 17:21:04     57s] Runtime Summary
[11/02 17:21:04     57s] ===============
[11/02 17:21:04     57s] Clock Runtime:  (52%) Core CTS           7.79 (Init 2.59, Construction 2.97, Implementation 1.24, eGRPC 0.36, PostConditioning 0.33, Other 0.30)
[11/02 17:21:04     57s] Clock Runtime:  (41%) CTS services       6.19 (RefinePlace 0.37, EarlyGlobalClock 0.48, NanoRoute 5.27, ExtractRC 0.08)
[11/02 17:21:04     57s] Clock Runtime:   (5%) Other CTS          0.81 (Init 0.11, CongRepair 0.14, TimingUpdate 0.55)
[11/02 17:21:04     57s] Clock Runtime: (100%) Total             14.79
[11/02 17:21:04     57s] 
[11/02 17:21:04     57s] 
[11/02 17:21:04     57s] Runtime Summary:
[11/02 17:21:04     57s] ================
[11/02 17:21:04     57s] 
[11/02 17:21:04     57s] --------------------------------------------------------------------------------------------------------------------
[11/02 17:21:04     57s] wall   % time  children  called  name
[11/02 17:21:04     57s] --------------------------------------------------------------------------------------------------------------------
[11/02 17:21:04     57s] 14.84  100.00   14.84      0       
[11/02 17:21:04     57s] 14.84  100.00   14.79      1     Runtime
[11/02 17:21:04     57s]  1.34    9.02    1.34      1     CCOpt::Phase::Initialization
[11/02 17:21:04     57s]  1.34    9.02    1.34      1       Check Prerequisites
[11/02 17:21:04     57s]  0.02    0.12    0.00      1         Leaving CCOpt scope - CheckPlace
[11/02 17:21:04     57s]  1.32    8.88    0.00      1         Validating CTS configuration
[11/02 17:21:04     57s]  0.00    0.00    0.00      1           Checking module port directions
[11/02 17:21:04     57s]  0.00    0.00    0.00      1         External - Set all clocks to propagated mode
[11/02 17:21:04     57s]  1.28    8.62    1.27      1     CCOpt::Phase::PreparingToBalance
[11/02 17:21:04     57s]  0.09    0.60    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[11/02 17:21:04     57s]  0.08    0.56    0.00      1       Legalization setup
[11/02 17:21:04     57s]  1.10    7.41    0.00      1       Validating CTS configuration
[11/02 17:21:04     57s]  0.00    0.00    0.00      1         Checking module port directions
[11/02 17:21:04     57s]  0.08    0.53    0.00      1     Preparing To Balance
[11/02 17:21:04     57s]  3.55   23.94    3.55      1     CCOpt::Phase::Construction
[11/02 17:21:04     57s]  1.36    9.14    1.35      1       Stage::Clustering
[11/02 17:21:04     57s]  0.83    5.59    0.80      1         Clustering
[11/02 17:21:04     57s]  0.00    0.00    0.00      1           Initialize for clustering
[11/02 17:21:04     57s]  0.44    2.94    0.02      1           Bottom-up phase
[11/02 17:21:04     57s]  0.02    0.16    0.00      1             Clock tree timing engine global stage delay update for typ_rc_wc:setup.late
[11/02 17:21:04     57s]  0.36    2.45    0.26      1           Legalizing clock trees
[11/02 17:21:04     57s]  0.19    1.29    0.00      1             Leaving CCOpt scope - ClockRefiner
[11/02 17:21:04     57s]  0.07    0.48    0.00      1             Clock tree timing engine global stage delay update for typ_rc_wc:setup.late
[11/02 17:21:04     57s]  0.52    3.52    0.47      1         CongRepair After Initial Clustering
[11/02 17:21:04     57s]  0.37    2.48    0.27      1           Leaving CCOpt scope - Early Global Route
[11/02 17:21:04     57s]  0.13    0.85    0.00      1             Early Global Route - eGR->NR step
[11/02 17:21:04     57s]  0.14    0.96    0.00      1             Congestion Repair
[11/02 17:21:04     57s]  0.03    0.18    0.00      1           Leaving CCOpt scope - extractRC
[11/02 17:21:04     57s]  0.08    0.53    0.00      1           Clock tree timing engine global stage delay update for typ_rc_wc:setup.late
[11/02 17:21:04     57s]  0.03    0.24    0.03      1       Stage::DRV Fixing
[11/02 17:21:04     57s]  0.01    0.09    0.00      1         Fixing clock tree slew time and max cap violations
[11/02 17:21:04     57s]  0.02    0.14    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[11/02 17:21:04     57s]  2.16   14.57    2.16      1       Stage::Insertion Delay Reduction
[11/02 17:21:04     57s]  0.64    4.34    0.00      1         Removing unnecessary root buffering
[11/02 17:21:04     57s]  0.01    0.05    0.00      1         Removing unconstrained drivers
[11/02 17:21:04     57s]  0.02    0.11    0.00      1         Reducing insertion delay 1
[11/02 17:21:04     57s]  0.64    4.32    0.00      1         Removing longest path buffering
[11/02 17:21:04     57s]  0.85    5.73    0.00      1         Reducing insertion delay 2
[11/02 17:21:04     57s]  1.30    8.78    1.30      1     CCOpt::Phase::Implementation
[11/02 17:21:04     57s]  0.23    1.57    0.23      1       Stage::Reducing Power
[11/02 17:21:04     57s]  0.01    0.08    0.00      1         Improving clock tree routing
[11/02 17:21:04     57s]  0.20    1.36    0.00      1         Reducing clock tree power 1
[11/02 17:21:04     57s]  0.00    0.00    0.00      1           Legalizing clock trees
[11/02 17:21:04     57s]  0.02    0.12    0.00      1         Reducing clock tree power 2
[11/02 17:21:04     57s]  0.29    1.96    0.27      1       Stage::Balancing
[11/02 17:21:04     57s]  0.17    1.13    0.16      1         Approximately balancing fragments step
[11/02 17:21:04     57s]  0.06    0.42    0.00      1           Resolve constraints - Approximately balancing fragments
[11/02 17:21:04     57s]  0.02    0.15    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[11/02 17:21:04     57s]  0.01    0.09    0.00      1           Moving gates to improve sub-tree skew
[11/02 17:21:04     57s]  0.05    0.33    0.00      1           Approximately balancing fragments bottom up
[11/02 17:21:04     57s]  0.01    0.08    0.00      1           Approximately balancing fragments, wire and cell delays
[11/02 17:21:04     57s]  0.02    0.12    0.00      1         Improving fragments clock skew
[11/02 17:21:04     57s]  0.06    0.39    0.05      1         Approximately balancing step
[11/02 17:21:04     57s]  0.04    0.26    0.00      1           Resolve constraints - Approximately balancing
[11/02 17:21:04     57s]  0.01    0.07    0.00      1           Approximately balancing, wire and cell delays
[11/02 17:21:04     57s]  0.01    0.06    0.00      1         Fixing clock tree overload
[11/02 17:21:04     57s]  0.02    0.13    0.00      1         Approximately balancing paths
[11/02 17:21:04     57s]  0.67    4.49    0.66      1       Stage::Polishing
[11/02 17:21:04     57s]  0.04    0.27    0.02      1         Merging balancing drivers for power
[11/02 17:21:04     57s]  0.02    0.14    0.00      1           Clock tree timing engine global stage delay update for typ_rc_wc:setup.late
[11/02 17:21:04     57s]  0.02    0.14    0.00      1         Improving clock skew
[11/02 17:21:04     57s]  0.19    1.26    0.00      1         Reducing clock tree power 3
[11/02 17:21:04     57s]  0.00    0.00    0.00      1           Legalizing clock trees
[11/02 17:21:04     57s]  0.10    0.69    0.00      1         Improving insertion delay
[11/02 17:21:04     57s]  0.31    2.10    0.29      1         Wire Opt OverFix
[11/02 17:21:04     57s]  0.29    1.97    0.27      1           Wire Reduction extra effort
[11/02 17:21:04     57s]  0.01    0.04    0.00      1             Artificially removing short and long paths
[11/02 17:21:04     57s]  0.00    0.00    0.00      1             Global shorten wires A0
[11/02 17:21:04     57s]  0.21    1.38    0.00      2             Move For Wirelength - core
[11/02 17:21:04     57s]  0.00    0.00    0.00      1             Global shorten wires A1
[11/02 17:21:04     57s]  0.05    0.35    0.00      1             Global shorten wires B
[11/02 17:21:04     57s]  0.01    0.04    0.00      1             Move For Wirelength - branch
[11/02 17:21:04     57s]  0.00    0.00    0.00      1           Optimizing orientation
[11/02 17:21:04     57s]  0.00    0.00    0.00      1             FlipOpt
[11/02 17:21:04     57s]  0.11    0.75    0.07      1       Stage::Updating netlist
[11/02 17:21:04     57s]  0.07    0.46    0.00      1         ClockRefiner
[11/02 17:21:04     57s]  0.62    4.19    0.47      1     CCOpt::Phase::eGRPC
[11/02 17:21:04     57s]  0.14    0.97    0.13      1       Leaving CCOpt scope - Routing Tools
[11/02 17:21:04     57s]  0.13    0.87    0.00      1         Early Global Route - eGR->NR step
[11/02 17:21:04     57s]  0.02    0.16    0.00      1       Leaving CCOpt scope - extractRC
[11/02 17:21:04     57s]  0.08    0.52    0.08      1       Reset bufferability constraints
[11/02 17:21:04     57s]  0.08    0.52    0.00      1         Clock tree timing engine global stage delay update for typ_rc_wc:setup.late
[11/02 17:21:04     57s]  0.02    0.16    0.00      1       Moving buffers
[11/02 17:21:04     57s]  0.00    0.03    0.00      1         Violation analysis
[11/02 17:21:04     57s]  0.05    0.37    0.00      1       Initial Pass of Downsizing Clock Tree Cells
[11/02 17:21:04     57s]  0.00    0.02    0.00      1         Artificially removing long paths
[11/02 17:21:04     57s]  0.00    0.00    0.00      1         Reverting Artificially removing long paths
[11/02 17:21:04     57s]  0.02    0.16    0.00      1       Fixing DRVs
[11/02 17:21:04     57s]  0.02    0.11    0.00      1       Reconnecting optimized routes
[11/02 17:21:04     57s]  0.00    0.02    0.00      1       Violation analysis
[11/02 17:21:04     57s]  0.11    0.72    0.00      1       ClockRefiner
[11/02 17:21:04     57s]  5.67   38.19    5.63      1     CCOpt::Phase::Routing
[11/02 17:21:04     57s]  5.53   37.25    5.40      1       Leaving CCOpt scope - Routing Tools
[11/02 17:21:04     57s]  0.13    0.87    0.00      1         Early Global Route - eGR->NR step
[11/02 17:21:04     57s]  5.27   35.48    0.00      1         NanoRoute
[11/02 17:21:04     57s]  0.03    0.17    0.00      1       Leaving CCOpt scope - extractRC
[11/02 17:21:04     57s]  0.08    0.54    0.00      1       Clock tree timing engine global stage delay update for typ_rc_wc:setup.late
[11/02 17:21:04     57s]  0.33    2.25    0.23      1     CCOpt::Phase::PostConditioning
[11/02 17:21:04     57s]  0.00    0.00    0.00      1       Reset bufferability constraints
[11/02 17:21:04     57s]  0.03    0.17    0.00      1       Upsizing to fix DRVs
[11/02 17:21:04     57s]  0.04    0.28    0.00      1       Recomputing CTS skew targets
[11/02 17:21:04     57s]  0.02    0.14    0.00      1       Fixing DRVs
[11/02 17:21:04     57s]  0.02    0.14    0.00      1       Buffering to fix DRVs
[11/02 17:21:04     57s]  0.02    0.16    0.00      1       Fixing Skew by cell sizing
[11/02 17:21:04     57s]  0.02    0.11    0.00      1       Reconnecting optimized routes
[11/02 17:21:04     57s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[11/02 17:21:04     57s]  0.08    0.52    0.00      1       Clock tree timing engine global stage delay update for typ_rc_wc:setup.late
[11/02 17:21:04     57s]  0.03    0.18    0.00      1     Post-balance tidy up or trial balance steps
[11/02 17:21:04     57s]  0.58    3.92    0.55      1     Tidy Up And Update Timing
[11/02 17:21:04     57s]  0.55    3.74    0.00      1       External - Set all clocks to propagated mode
[11/02 17:21:04     57s] --------------------------------------------------------------------------------------------------------------------
[11/02 17:21:04     57s] 
[11/02 17:21:04     57s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/02 17:21:04     57s] Synthesizing clock trees with CCOpt done.
[11/02 17:21:04     57s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/02 17:21:04     57s] Type 'man IMPSP-9025' for more detail.
[11/02 17:21:04     57s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 979.7M, totSessionCpu=0:00:57 **
[11/02 17:21:04     57s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/02 17:21:04     57s] Need call spDPlaceInit before registerPrioInstLoc.
[11/02 17:21:04     57s] GigaOpt running with 1 threads.
[11/02 17:21:04     57s] Info: 1 threads available for lower-level modules during optimization.
[11/02 17:21:04     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:1084.8M
[11/02 17:21:04     57s] #spOpts: N=45 mergeVia=F 
[11/02 17:21:04     57s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1084.8M
[11/02 17:21:04     57s] OPERPROF:     Starting CMU at level 3, MEM:1084.8M
[11/02 17:21:04     57s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1084.8M
[11/02 17:21:04     57s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.046, REAL:0.046, MEM:1084.8M
[11/02 17:21:04     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1084.8MB).
[11/02 17:21:04     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.051, REAL:0.051, MEM:1084.8M
[11/02 17:21:04     57s] Unmarking site CoreSiteDouble for LLC-use, as it has no rows.
[11/02 17:21:04     57s] 
[11/02 17:21:04     57s] Creating Lib Analyzer ...
[11/02 17:21:04     57s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/02 17:21:04     57s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/02 17:21:04     57s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/02 17:21:04     57s] 
[11/02 17:21:05     58s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:58.0 mem=1092.8M
[11/02 17:21:05     58s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:58.0 mem=1092.8M
[11/02 17:21:05     58s] Creating Lib Analyzer, finished. 
[11/02 17:21:05     58s] Effort level <high> specified for reg2reg path_group
[11/02 17:21:05     58s] 
[11/02 17:21:05     58s] Inside New SAV Test Harness
[11/02 17:21:05     58s] 
[11/02 17:21:05     58s] Applying 'set_power_analysis_mode -reset' for power views
[11/02 17:21:05     58s] 
[11/02 17:21:05     58s] set_analysis_view -setup {av_wc} -hold {av_bc} -leakage av_wc -dynamic av_wc
[11/02 17:21:05     58s] Extraction setup Started 
[11/02 17:21:05     58s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/02 17:21:05     58s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[11/02 17:21:05     58s] Completed (cpu: 0:00:00.0 real: 0:00:00.0)
[11/02 17:21:05     58s] Set Shrink Factor to 1.00000
[11/02 17:21:05     58s] Summary of Active RC-Corners : 
[11/02 17:21:05     58s]  
[11/02 17:21:05     58s]  Analysis View: av_wc
[11/02 17:21:05     58s]     RC-Corner Name        : typ_rc
[11/02 17:21:05     58s]     RC-Corner Index       : 0
[11/02 17:21:05     58s]     RC-Corner Temperature : 25 Celsius
[11/02 17:21:05     58s]     RC-Corner Cap Table   : ''
[11/02 17:21:05     58s]     RC-Corner PreRoute Res Factor         : 1
[11/02 17:21:05     58s]     RC-Corner PreRoute Cap Factor         : 1
[11/02 17:21:05     58s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/02 17:21:05     58s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/02 17:21:05     58s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/02 17:21:05     58s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/02 17:21:05     58s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/02 17:21:05     58s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/02 17:21:05     58s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/02 17:21:05     58s]     RC-Corner Technology file: '/mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[11/02 17:21:05     58s]  
[11/02 17:21:05     58s]  Analysis View: av_bc
[11/02 17:21:05     58s]     RC-Corner Name        : typ_rc
[11/02 17:21:05     58s]     RC-Corner Index       : 0
[11/02 17:21:05     58s]     RC-Corner Temperature : 25 Celsius
[11/02 17:21:05     58s]     RC-Corner Cap Table   : ''
[11/02 17:21:05     58s]     RC-Corner PreRoute Res Factor         : 1
[11/02 17:21:05     58s]     RC-Corner PreRoute Cap Factor         : 1
[11/02 17:21:05     58s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/02 17:21:05     58s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/02 17:21:05     58s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/02 17:21:05     58s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/02 17:21:05     58s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/02 17:21:05     58s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/02 17:21:05     58s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/02 17:21:05     58s]     RC-Corner Technology file: '/mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[11/02 17:21:05     58s] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[11/02 17:21:05     58s] LayerId::1 widthSet size::1
[11/02 17:21:05     58s] LayerId::2 widthSet size::1
[11/02 17:21:05     58s] LayerId::3 widthSet size::1
[11/02 17:21:05     58s] LayerId::4 widthSet size::1
[11/02 17:21:05     58s] LayerId::5 widthSet size::1
[11/02 17:21:05     58s] LayerId::6 widthSet size::1
[11/02 17:21:05     58s] LayerId::7 widthSet size::1
[11/02 17:21:05     58s] LayerId::8 widthSet size::1
[11/02 17:21:05     58s] LayerId::9 widthSet size::1
[11/02 17:21:05     58s] LayerId::10 widthSet size::1
[11/02 17:21:05     58s] LayerId::11 widthSet size::1
[11/02 17:21:05     58s] Updating RC grid for preRoute extraction ...
[11/02 17:21:05     58s] Initializing multi-corner resistance tables ...
[11/02 17:21:05     58s] Reading timing constraints file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/.mmmcv1FClq/modes/sys_con/sys_con.sdc' ...
[11/02 17:21:05     58s] Current (total cpu=0:00:58.3, real=0:01:02, peak res=1117.0M, current mem=954.1M)
[11/02 17:21:05     58s] INFO (CTE): Constraints read successfully.
[11/02 17:21:05     58s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=964.5M, current mem=964.5M)
[11/02 17:21:05     58s] Current (total cpu=0:00:58.5, real=0:01:02, peak res=1117.0M, current mem=964.5M)
[11/02 17:21:05     58s] Reading latency file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/.mmmcv1FClq/views/av_wc/latency.sdc' ...
[11/02 17:21:05     58s] Reading latency file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/.mmmcv1FClq/views/av_bc/latency.sdc' ...
[11/02 17:21:05     58s] Current (total cpu=0:00:58.5, real=0:01:02, peak res=1117.0M, current mem=964.6M)
[11/02 17:21:05     58s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=968.7M, current mem=968.7M)
[11/02 17:21:05     58s] Current (total cpu=0:00:58.5, real=0:01:02, peak res=1117.0M, current mem=968.7M)
[11/02 17:21:06     58s] AAE DB initialization (MEM=1071.14 CPU=0:00:00.1 REAL=0:00:01.0) 
[11/02 17:21:06     58s] #################################################################################
[11/02 17:21:06     58s] # Design Stage: PreRoute
[11/02 17:21:06     58s] # Design Name: mpadd32_shift
[11/02 17:21:06     58s] # Design Mode: 45nm
[11/02 17:21:06     58s] # Analysis Mode: MMMC Non-OCV 
[11/02 17:21:06     58s] # Parasitics Mode: No SPEF/RCDB
[11/02 17:21:06     58s] # Signoff Settings: SI Off 
[11/02 17:21:06     58s] #################################################################################
[11/02 17:21:06     58s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:21:06     58s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1086.0M) ***
[11/02 17:21:06     58s]     0.00V	    VSS
[11/02 17:21:06     58s]     1.08V	    VDD
[11/02 17:21:06     59s] Processing average sequential pin duty cycle 
[11/02 17:21:06     59s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 973.8M, totSessionCpu=0:00:59 **
[11/02 17:21:06     59s] *** optDesign -postCTS ***
[11/02 17:21:06     59s] DRC Margin: user margin 0.0; extra margin 0.2
[11/02 17:21:06     59s] Hold Target Slack: user slack 0
[11/02 17:21:06     59s] Setup Target Slack: user slack 0; extra slack 0.0
[11/02 17:21:06     59s] setUsefulSkewMode -ecoRoute false
[11/02 17:21:06     59s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1075.0M
[11/02 17:21:06     59s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.047, REAL:0.047, MEM:1075.0M
[11/02 17:21:06     59s] Deleting Cell Server ...
[11/02 17:21:06     59s] Deleting Lib Analyzer.
[11/02 17:21:06     59s] Multi-VT timing optimization disabled based on library information.
[11/02 17:21:06     59s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/02 17:21:06     59s] Creating Cell Server ...(0, 0, 0, 0)
[11/02 17:21:06     59s] Summary for sequential cells identification: 
[11/02 17:21:06     59s]   Identified SBFF number: 104
[11/02 17:21:06     59s]   Identified MBFF number: 0
[11/02 17:21:06     59s]   Identified SB Latch number: 0
[11/02 17:21:06     59s]   Identified MB Latch number: 0
[11/02 17:21:06     59s]   Not identified SBFF number: 16
[11/02 17:21:06     59s]   Not identified MBFF number: 0
[11/02 17:21:06     59s]   Not identified SB Latch number: 0
[11/02 17:21:06     59s]   Not identified MB Latch number: 0
[11/02 17:21:06     59s]   Number of sequential cells which are not FFs: 32
[11/02 17:21:06     59s]  Visiting view : av_wc
[11/02 17:21:06     59s]    : PowerDomain = none : Weighted F : unweighted  = 22.00 (1.000) with rcCorner = 0
[11/02 17:21:06     59s]    : PowerDomain = none : Weighted F : unweighted  = 8.60 (1.000) with rcCorner = -1
[11/02 17:21:06     59s]  Visiting view : av_bc
[11/02 17:21:06     59s]    : PowerDomain = none : Weighted F : unweighted  = 9.60 (1.000) with rcCorner = 0
[11/02 17:21:06     59s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[11/02 17:21:06     59s]  Setting StdDelay to 22.00
[11/02 17:21:06     59s] Creating Cell Server, finished. 
[11/02 17:21:06     59s] 
[11/02 17:21:06     59s] Deleting Cell Server ...
[11/02 17:21:06     59s] Start to check current routing status for nets...
[11/02 17:21:06     59s] All nets are already routed correctly.
[11/02 17:21:06     59s] End to check current routing status for nets (mem=1074.8M)
[11/02 17:21:07     59s] Compute RC Scale Done ...
[11/02 17:21:07     59s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1248.3M
[11/02 17:21:07     59s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1248.3M
[11/02 17:21:07     59s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[11/02 17:21:07     59s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1248.4M
[11/02 17:21:07     59s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:1248.4M
[11/02 17:21:07     59s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.049, REAL:0.049, MEM:1248.4M
[11/02 17:21:07     59s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.051, REAL:0.051, MEM:1248.4M
[11/02 17:21:07     59s] Starting delay calculation for Setup views
[11/02 17:21:07     59s] #################################################################################
[11/02 17:21:07     59s] # Design Stage: PreRoute
[11/02 17:21:07     59s] # Design Name: mpadd32_shift
[11/02 17:21:07     59s] # Design Mode: 45nm
[11/02 17:21:07     59s] # Analysis Mode: MMMC Non-OCV 
[11/02 17:21:07     59s] # Parasitics Mode: No SPEF/RCDB
[11/02 17:21:07     59s] # Signoff Settings: SI Off 
[11/02 17:21:07     59s] #################################################################################
[11/02 17:21:07     59s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:21:07     59s] Calculate delays in BcWc mode...
[11/02 17:21:07     59s] Topological Sorting (REAL = 0:00:00.0, MEM = 1248.4M, InitMEM = 1248.4M)
[11/02 17:21:07     59s] Start delay calculation (fullDC) (1 T). (MEM=1248.4)
[11/02 17:21:07     60s] Start AAE Lib Loading. (MEM=1264.61)
[11/02 17:21:07     60s] End AAE Lib Loading. (MEM=1274.14 CPU=0:00:00.0 Real=0:00:00.0)
[11/02 17:21:07     60s] End AAE Lib Interpolated Model. (MEM=1274.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:21:07     60s] First Iteration Infinite Tw... 
[11/02 17:21:07     60s] Total number of fetched objects 2524
[11/02 17:21:07     60s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:21:07     60s] End delay calculation. (MEM=1207.14 CPU=0:00:00.3 REAL=0:00:00.0)
[11/02 17:21:07     60s] End delay calculation (fullDC). (MEM=1189.61 CPU=0:00:00.5 REAL=0:00:00.0)
[11/02 17:21:07     60s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1189.6M) ***
[11/02 17:21:07     60s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:01:00 mem=1189.6M)
[11/02 17:21:07     60s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.063  | 96.063  | 98.924  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.183%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1091.5M, totSessionCpu=0:01:01 **
[11/02 17:21:07     60s] ** INFO : this run is activating low effort ccoptDesign flow
[11/02 17:21:07     60s] PhyDesignGrid: maxLocalDensity 0.98
[11/02 17:21:07     60s] ### Creating PhyDesignMc. totSessionCpu=0:01:01 mem=1189.6M
[11/02 17:21:07     60s] OPERPROF: Starting DPlace-Init at level 1, MEM:1189.6M
[11/02 17:21:07     60s] #spOpts: N=45 mergeVia=F 
[11/02 17:21:07     60s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1189.6M
[11/02 17:21:07     60s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.047, MEM:1189.6M
[11/02 17:21:07     60s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1189.6MB).
[11/02 17:21:07     60s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.052, REAL:0.052, MEM:1189.6M
[11/02 17:21:07     60s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:01 mem=1189.6M
[11/02 17:21:07     60s] #optDebug: fT-E <X 2 0 0 1>
[11/02 17:21:08     60s] *** Starting optimizing excluded clock nets MEM= 1189.6M) ***
[11/02 17:21:08     60s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1189.6M) ***
[11/02 17:21:08     60s] *** Starting optimizing excluded clock nets MEM= 1189.6M) ***
[11/02 17:21:08     60s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1189.6M) ***
[11/02 17:21:08     60s] Info: Done creating the CCOpt slew target map.
[11/02 17:21:08     60s] Begin: GigaOpt high fanout net optimization
[11/02 17:21:08     60s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 0.98 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/02 17:21:08     60s] Info: 10 nets with fixed/cover wires excluded.
[11/02 17:21:08     60s] Info: 10 clock nets excluded from IPO operation.
[11/02 17:21:08     60s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:00.7/0:01:04.1 (0.9), mem = 1189.6M
[11/02 17:21:08     60s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14382.7
[11/02 17:21:08     60s]     0.00V	    VSS
[11/02 17:21:08     60s]     1.08V	    VDD
[11/02 17:21:08     61s] The following 1290 nets have been defined in previous VCD files
[11/02 17:21:08     61s] The transition density and duty cycle have been overriden with current file:
[11/02 17:21:08     61s] b7[31]
[11/02 17:21:08     61s] b7[30]
[11/02 17:21:08     61s] b7[29]
[11/02 17:21:08     61s] b7[28]
[11/02 17:21:08     61s] b7[27]
[11/02 17:21:08     61s] b7[26]
[11/02 17:21:08     61s] b7[25]
[11/02 17:21:08     61s] b7[24]
[11/02 17:21:08     61s] b7[23]
[11/02 17:21:08     61s] b7[22]
[11/02 17:21:08     61s] b7[21]
[11/02 17:21:08     61s] b7[20]
[11/02 17:21:08     61s] b7[19]
[11/02 17:21:08     61s] b7[18]
[11/02 17:21:08     61s] b7[17]
[11/02 17:21:08     61s] b7[16]
[11/02 17:21:08     61s] b7[15]
[11/02 17:21:08     61s] b7[14]
[11/02 17:21:08     61s] b7[13]
[11/02 17:21:08     61s] b7[12]
[11/02 17:21:08     61s] b7[11]
[11/02 17:21:08     61s] b7[10]
[11/02 17:21:08     61s] b7[9]
[11/02 17:21:08     61s] b7[8]
[11/02 17:21:08     61s] b7[7]
[11/02 17:21:08     61s] b7[6]
[11/02 17:21:08     61s] b7[5]
[11/02 17:21:08     61s] b7[4]
[11/02 17:21:08     61s] b7[3]
[11/02 17:21:08     61s] b7[2]
[11/02 17:21:08     61s] b7[1]
[11/02 17:21:08     61s] b7[0]
[11/02 17:21:08     61s] b6[31]
[11/02 17:21:08     61s] b6[30]
[11/02 17:21:08     61s] b6[29]
[11/02 17:21:08     61s] b6[28]
[11/02 17:21:08     61s] b6[27]
[11/02 17:21:08     61s] b6[26]
[11/02 17:21:08     61s] b6[25]
[11/02 17:21:08     61s] b6[24]
[11/02 17:21:08     61s] b6[23]
[11/02 17:21:08     61s] b6[22]
[11/02 17:21:08     61s] b6[21]
[11/02 17:21:08     61s] b6[20]
[11/02 17:21:08     61s] b6[19]
[11/02 17:21:08     61s] b6[18]
[11/02 17:21:08     61s] b6[17]
[11/02 17:21:08     61s] b6[16]
[11/02 17:21:08     61s] b6[15]
[11/02 17:21:08     61s] b6[14]
[11/02 17:21:08     61s] b6[13]
[11/02 17:21:08     61s] b6[12]
[11/02 17:21:08     61s] b6[11]
[11/02 17:21:08     61s] b6[10]
[11/02 17:21:08     61s] b6[9]
[11/02 17:21:08     61s] b6[8]
[11/02 17:21:08     61s] b6[7]
[11/02 17:21:08     61s] b6[6]
[11/02 17:21:08     61s] b6[5]
[11/02 17:21:08     61s] b6[4]
[11/02 17:21:08     61s] b6[3]
[11/02 17:21:08     61s] b6[2]
[11/02 17:21:08     61s] b6[1]
[11/02 17:21:08     61s] b6[0]
[11/02 17:21:08     61s] b5[31]
[11/02 17:21:08     61s] b5[30]
[11/02 17:21:08     61s] b5[29]
[11/02 17:21:08     61s] b5[28]
[11/02 17:21:08     61s] b5[27]
[11/02 17:21:08     61s] b5[26]
[11/02 17:21:08     61s] b5[25]
[11/02 17:21:08     61s] b5[24]
[11/02 17:21:08     61s] b5[23]
[11/02 17:21:08     61s] b5[22]
[11/02 17:21:08     61s] b5[21]
[11/02 17:21:08     61s] b5[20]
[11/02 17:21:08     61s] b5[19]
[11/02 17:21:08     61s] b5[18]
[11/02 17:21:08     61s] b5[17]
[11/02 17:21:08     61s] b5[16]
[11/02 17:21:08     61s] b5[15]
[11/02 17:21:08     61s] b5[14]
[11/02 17:21:08     61s] b5[13]
[11/02 17:21:08     61s] b5[12]
[11/02 17:21:08     61s] b5[11]
[11/02 17:21:08     61s] b5[10]
[11/02 17:21:08     61s] b5[9]
[11/02 17:21:08     61s] b5[8]
[11/02 17:21:08     61s] b5[7]
[11/02 17:21:08     61s] b5[6]
[11/02 17:21:08     61s] b5[5]
[11/02 17:21:08     61s] b5[4]
[11/02 17:21:08     61s] b5[3]
[11/02 17:21:08     61s] b5[2]
[11/02 17:21:08     61s] b5[1]
[11/02 17:21:08     61s] b5[0]
[11/02 17:21:08     61s] b4[31]
[11/02 17:21:08     61s] b4[30]
[11/02 17:21:08     61s] b4[29]
[11/02 17:21:08     61s] b4[28]
[11/02 17:21:08     61s] b4[27]
[11/02 17:21:08     61s] b4[26]
[11/02 17:21:08     61s] b4[25]
[11/02 17:21:08     61s] b4[24]
[11/02 17:21:08     61s] b4[23]
[11/02 17:21:08     61s] b4[22]
[11/02 17:21:08     61s] b4[21]
[11/02 17:21:08     61s] b4[20]
[11/02 17:21:08     61s] b4[19]
[11/02 17:21:08     61s] b4[18]
[11/02 17:21:08     61s] b4[17]
[11/02 17:21:08     61s] b4[16]
[11/02 17:21:08     61s] b4[15]
[11/02 17:21:08     61s] b4[14]
[11/02 17:21:08     61s] b4[13]
[11/02 17:21:08     61s] b4[12]
[11/02 17:21:08     61s] b4[11]
[11/02 17:21:08     61s] b4[10]
[11/02 17:21:08     61s] b4[9]
[11/02 17:21:08     61s] b4[8]
[11/02 17:21:08     61s] b4[7]
[11/02 17:21:08     61s] b4[6]
[11/02 17:21:08     61s] b4[5]
[11/02 17:21:08     61s] b4[4]
[11/02 17:21:08     61s] b4[3]
[11/02 17:21:08     61s] b4[2]
[11/02 17:21:08     61s] b4[1]
[11/02 17:21:08     61s] b4[0]
[11/02 17:21:08     61s] b3[31]
[11/02 17:21:08     61s] b3[30]
[11/02 17:21:08     61s] b3[29]
[11/02 17:21:08     61s] b3[28]
[11/02 17:21:08     61s] b3[27]
[11/02 17:21:08     61s] b3[26]
[11/02 17:21:08     61s] b3[25]
[11/02 17:21:08     61s] b3[24]
[11/02 17:21:08     61s] b3[23]
[11/02 17:21:08     61s] b3[22]
[11/02 17:21:08     61s] b3[21]
[11/02 17:21:08     61s] b3[20]
[11/02 17:21:08     61s] b3[19]
[11/02 17:21:08     61s] b3[18]
[11/02 17:21:08     61s] b3[17]
[11/02 17:21:08     61s] b3[16]
[11/02 17:21:08     61s] b3[15]
[11/02 17:21:08     61s] b3[14]
[11/02 17:21:08     61s] b3[13]
[11/02 17:21:08     61s] b3[12]
[11/02 17:21:08     61s] b3[11]
[11/02 17:21:08     61s] b3[10]
[11/02 17:21:08     61s] b3[9]
[11/02 17:21:08     61s] b3[8]
[11/02 17:21:08     61s] b3[7]
[11/02 17:21:08     61s] b3[6]
[11/02 17:21:08     61s] b3[5]
[11/02 17:21:08     61s] b3[4]
[11/02 17:21:08     61s] b3[3]
[11/02 17:21:08     61s] b3[2]
[11/02 17:21:08     61s] b3[1]
[11/02 17:21:08     61s] b3[0]
[11/02 17:21:08     61s] b2[31]
[11/02 17:21:08     61s] b2[30]
[11/02 17:21:08     61s] b2[29]
[11/02 17:21:08     61s] b2[28]
[11/02 17:21:08     61s] b2[27]
[11/02 17:21:08     61s] b2[26]
[11/02 17:21:08     61s] b2[25]
[11/02 17:21:08     61s] b2[24]
[11/02 17:21:08     61s] b2[23]
[11/02 17:21:08     61s] b2[22]
[11/02 17:21:08     61s] b2[21]
[11/02 17:21:08     61s] b2[20]
[11/02 17:21:08     61s] b2[19]
[11/02 17:21:08     61s] b2[18]
[11/02 17:21:08     61s] b2[17]
[11/02 17:21:08     61s] b2[16]
[11/02 17:21:08     61s] b2[15]
[11/02 17:21:08     61s] b2[14]
[11/02 17:21:08     61s] b2[13]
[11/02 17:21:08     61s] b2[12]
[11/02 17:21:08     61s] b2[11]
[11/02 17:21:08     61s] b2[10]
[11/02 17:21:08     61s] b2[9]
[11/02 17:21:08     61s] b2[8]
[11/02 17:21:08     61s] b2[7]
[11/02 17:21:08     61s] b2[6]
[11/02 17:21:08     61s] b2[5]
[11/02 17:21:08     61s] b2[4]
[11/02 17:21:08     61s] b2[3]
[11/02 17:21:08     61s] b2[2]
[11/02 17:21:08     61s] b2[1]
[11/02 17:21:08     61s] b2[0]
[11/02 17:21:08     61s] b1[31]
[11/02 17:21:08     61s] b1[30]
[11/02 17:21:08     61s] b1[29]
[11/02 17:21:08     61s] b1[28]
[11/02 17:21:08     61s] b1[27]
[11/02 17:21:08     61s] b1[26]
[11/02 17:21:08     61s] b1[25]
[11/02 17:21:08     61s] b1[24]
[11/02 17:21:08     61s] b1[23]
[11/02 17:21:08     61s] b1[22]
[11/02 17:21:08     61s] b1[21]
[11/02 17:21:08     61s] b1[20]
[11/02 17:21:08     61s] b1[19]
[11/02 17:21:08     61s] b1[18]
[11/02 17:21:08     61s] b1[17]
[11/02 17:21:08     61s] b1[16]
[11/02 17:21:08     61s] b1[15]
[11/02 17:21:08     61s] b1[14]
[11/02 17:21:08     61s] b1[13]
[11/02 17:21:08     61s] b1[12]
[11/02 17:21:08     61s] b1[11]
[11/02 17:21:08     61s] b1[10]
[11/02 17:21:08     61s] b1[9]
[11/02 17:21:08     61s] b1[8]
[11/02 17:21:08     61s] b1[7]
[11/02 17:21:08     61s] b1[6]
[11/02 17:21:08     61s] b1[5]
[11/02 17:21:08     61s] b1[4]
[11/02 17:21:08     61s] b1[3]
[11/02 17:21:08     61s] b1[2]
[11/02 17:21:08     61s] b1[1]
[11/02 17:21:08     61s] b1[0]
[11/02 17:21:08     61s] b0[31]
[11/02 17:21:08     61s] b0[30]
[11/02 17:21:08     61s] b0[29]
[11/02 17:21:08     61s] b0[28]
[11/02 17:21:08     61s] b0[27]
[11/02 17:21:08     61s] b0[26]
[11/02 17:21:08     61s] b0[25]
[11/02 17:21:08     61s] b0[24]
[11/02 17:21:08     61s] b0[23]
[11/02 17:21:08     61s] b0[22]
[11/02 17:21:08     61s] b0[21]
[11/02 17:21:08     61s] b0[20]
[11/02 17:21:08     61s] b0[19]
[11/02 17:21:08     61s] b0[18]
[11/02 17:21:08     61s] b0[17]
[11/02 17:21:08     61s] b0[16]
[11/02 17:21:08     61s] b0[15]
[11/02 17:21:08     61s] b0[14]
[11/02 17:21:08     61s] b0[13]
[11/02 17:21:08     61s] b0[12]
[11/02 17:21:08     61s] b0[11]
[11/02 17:21:08     61s] b0[10]
[11/02 17:21:08     61s] b0[9]
[11/02 17:21:08     61s] b0[8]
[11/02 17:21:08     61s] b0[7]
[11/02 17:21:08     61s] b0[6]
[11/02 17:21:08     61s] b0[5]
[11/02 17:21:08     61s] b0[4]
[11/02 17:21:08     61s] b0[3]
[11/02 17:21:08     61s] b0[2]
[11/02 17:21:08     61s] b0[1]
[11/02 17:21:08     61s] b0[0]
[11/02 17:21:08     61s] a7[31]
[11/02 17:21:08     61s] a7[30]
[11/02 17:21:08     61s] a7[29]
[11/02 17:21:08     61s] a7[28]
[11/02 17:21:08     61s] a7[27]
[11/02 17:21:08     61s] a7[26]
[11/02 17:21:08     61s] a7[25]
[11/02 17:21:08     61s] a7[24]
[11/02 17:21:08     61s] a7[23]
[11/02 17:21:08     61s] a7[22]
[11/02 17:21:08     61s] a7[21]
[11/02 17:21:08     61s] a7[20]
[11/02 17:21:08     61s] a7[19]
[11/02 17:21:08     61s] a7[18]
[11/02 17:21:08     61s] a7[17]
[11/02 17:21:08     61s] a7[16]
[11/02 17:21:08     61s] a7[15]
[11/02 17:21:08     61s] a7[14]
[11/02 17:21:08     61s] a7[13]
[11/02 17:21:08     61s] a7[12]
[11/02 17:21:08     61s] a7[11]
[11/02 17:21:08     61s] a7[10]
[11/02 17:21:08     61s] a7[9]
[11/02 17:21:08     61s] a7[8]
[11/02 17:21:08     61s] a7[7]
[11/02 17:21:08     61s] a7[6]
[11/02 17:21:08     61s] a7[5]
[11/02 17:21:08     61s] a7[4]
[11/02 17:21:08     61s] a7[3]
[11/02 17:21:08     61s] a7[2]
[11/02 17:21:08     61s] a7[1]
[11/02 17:21:08     61s] a7[0]
[11/02 17:21:08     61s] a3[31]
[11/02 17:21:08     61s] a3[30]
[11/02 17:21:08     61s] a3[29]
[11/02 17:21:08     61s] a3[28]
[11/02 17:21:08     61s] a3[27]
[11/02 17:21:08     61s] a3[26]
[11/02 17:21:08     61s] a3[25]
[11/02 17:21:08     61s] a3[24]
[11/02 17:21:08     61s] a3[23]
[11/02 17:21:08     61s] a3[22]
[11/02 17:21:08     61s] a3[21]
[11/02 17:21:08     61s] a3[20]
[11/02 17:21:08     61s] a3[19]
[11/02 17:21:08     61s] a3[18]
[11/02 17:21:08     61s] a3[17]
[11/02 17:21:08     61s] a3[16]
[11/02 17:21:08     61s] a3[15]
[11/02 17:21:08     61s] a3[14]
[11/02 17:21:08     61s] a3[13]
[11/02 17:21:08     61s] a3[12]
[11/02 17:21:08     61s] a3[11]
[11/02 17:21:08     61s] a3[10]
[11/02 17:21:08     61s] a3[9]
[11/02 17:21:08     61s] a3[8]
[11/02 17:21:08     61s] a3[7]
[11/02 17:21:08     61s] a3[6]
[11/02 17:21:08     61s] a3[5]
[11/02 17:21:08     61s] a3[4]
[11/02 17:21:08     61s] a3[3]
[11/02 17:21:08     61s] a3[2]
[11/02 17:21:08     61s] a3[1]
[11/02 17:21:08     61s] a3[0]
[11/02 17:21:08     61s] a2[31]
[11/02 17:21:08     61s] a2[30]
[11/02 17:21:08     61s] a2[29]
[11/02 17:21:08     61s] a2[28]
[11/02 17:21:08     61s] a2[27]
[11/02 17:21:08     61s] a2[26]
[11/02 17:21:08     61s] a2[25]
[11/02 17:21:08     61s] a2[24]
[11/02 17:21:08     61s] a2[23]
[11/02 17:21:08     61s] a2[22]
[11/02 17:21:08     61s] a2[21]
[11/02 17:21:08     61s] a2[20]
[11/02 17:21:08     61s] a2[19]
[11/02 17:21:08     61s] a2[18]
[11/02 17:21:08     61s] a2[17]
[11/02 17:21:08     61s] a2[16]
[11/02 17:21:08     61s] a2[15]
[11/02 17:21:08     61s] a2[14]
[11/02 17:21:08     61s] a2[13]
[11/02 17:21:08     61s] a2[12]
[11/02 17:21:08     61s] a2[11]
[11/02 17:21:08     61s] a2[10]
[11/02 17:21:08     61s] a2[9]
[11/02 17:21:08     61s] a2[8]
[11/02 17:21:08     61s] a2[7]
[11/02 17:21:08     61s] a2[6]
[11/02 17:21:08     61s] a2[5]
[11/02 17:21:08     61s] a2[4]
[11/02 17:21:08     61s] a2[3]
[11/02 17:21:08     61s] a2[2]
[11/02 17:21:08     61s] a2[1]
[11/02 17:21:08     61s] a2[0]
[11/02 17:21:08     61s] a1[31]
[11/02 17:21:08     61s] a1[30]
[11/02 17:21:08     61s] a1[29]
[11/02 17:21:08     61s] a1[28]
[11/02 17:21:08     61s] a1[27]
[11/02 17:21:08     61s] a1[26]
[11/02 17:21:08     61s] a1[25]
[11/02 17:21:08     61s] a1[24]
[11/02 17:21:08     61s] a1[23]
[11/02 17:21:08     61s] a1[22]
[11/02 17:21:08     61s] a1[21]
[11/02 17:21:08     61s] a1[20]
[11/02 17:21:08     61s] a1[19]
[11/02 17:21:08     61s] a1[18]
[11/02 17:21:08     61s] a1[17]
[11/02 17:21:08     61s] a1[16]
[11/02 17:21:08     61s] a1[15]
[11/02 17:21:08     61s] a1[14]
[11/02 17:21:08     61s] a1[13]
[11/02 17:21:08     61s] a1[12]
[11/02 17:21:08     61s] a1[11]
[11/02 17:21:08     61s] a1[10]
[11/02 17:21:08     61s] a1[9]
[11/02 17:21:08     61s] a1[8]
[11/02 17:21:08     61s] a1[7]
[11/02 17:21:08     61s] a1[6]
[11/02 17:21:08     61s] a1[5]
[11/02 17:21:08     61s] a1[4]
[11/02 17:21:08     61s] a1[3]
[11/02 17:21:08     61s] a1[2]
[11/02 17:21:08     61s] a1[1]
[11/02 17:21:08     61s] a1[0]
[11/02 17:21:08     61s] a0[31]
[11/02 17:21:08     61s] a0[30]
[11/02 17:21:08     61s] a0[29]
[11/02 17:21:08     61s] a0[28]
[11/02 17:21:08     61s] a0[27]
[11/02 17:21:08     61s] a0[26]
[11/02 17:21:08     61s] a0[25]
[11/02 17:21:08     61s] a0[24]
[11/02 17:21:08     61s] a0[23]
[11/02 17:21:08     61s] a0[22]
[11/02 17:21:08     61s] a0[21]
[11/02 17:21:08     61s] a0[20]
[11/02 17:21:08     61s] a0[19]
[11/02 17:21:08     61s] a0[18]
[11/02 17:21:08     61s] a0[17]
[11/02 17:21:08     61s] a0[16]
[11/02 17:21:08     61s] a0[15]
[11/02 17:21:08     61s] a0[14]
[11/02 17:21:08     61s] a0[13]
[11/02 17:21:08     61s] a0[12]
[11/02 17:21:08     61s] a0[11]
[11/02 17:21:08     61s] a0[10]
[11/02 17:21:08     61s] a0[9]
[11/02 17:21:08     61s] a0[8]
[11/02 17:21:08     61s] a0[7]
[11/02 17:21:08     61s] a0[6]
[11/02 17:21:08     61s] a0[5]
[11/02 17:21:08     61s] a0[4]
[11/02 17:21:08     61s] a0[3]
[11/02 17:21:08     61s] a0[2]
[11/02 17:21:08     61s] a0[1]
[11/02 17:21:08     61s] a0[0]
[11/02 17:21:08     61s] carry
[11/02 17:21:08     61s] counter[2]
[11/02 17:21:08     61s] counter[1]
[11/02 17:21:08     61s] counter[0]
[11/02 17:21:08     61s] ready
[11/02 17:21:08     61s] s_out[256]
[11/02 17:21:08     61s] s_out[255]
[11/02 17:21:08     61s] s_out[254]
[11/02 17:21:08     61s] s_out[253]
[11/02 17:21:08     61s] s_out[252]
[11/02 17:21:08     61s] s_out[251]
[11/02 17:21:08     61s] s_out[250]
[11/02 17:21:08     61s] s_out[249]
[11/02 17:21:08     61s] s_out[248]
[11/02 17:21:08     61s] s_out[247]
[11/02 17:21:08     61s] s_out[246]
[11/02 17:21:08     61s] s_out[245]
[11/02 17:21:08     61s] s_out[244]
[11/02 17:21:08     61s] s_out[243]
[11/02 17:21:08     61s] s_out[242]
[11/02 17:21:08     61s] s_out[241]
[11/02 17:21:08     61s] s_out[240]
[11/02 17:21:08     61s] s_out[239]
[11/02 17:21:08     61s] s_out[238]
[11/02 17:21:08     61s] s_out[237]
[11/02 17:21:08     61s] s_out[236]
[11/02 17:21:08     61s] s_out[235]
[11/02 17:21:08     61s] s_out[234]
[11/02 17:21:08     61s] s_out[233]
[11/02 17:21:08     61s] s_out[232]
[11/02 17:21:08     61s] s_out[231]
[11/02 17:21:08     61s] s_out[230]
[11/02 17:21:08     61s] s_out[229]
[11/02 17:21:08     61s] s_out[228]
[11/02 17:21:08     61s] s_out[227]
[11/02 17:21:08     61s] s_out[226]
[11/02 17:21:08     61s] s_out[225]
[11/02 17:21:08     61s] s_out[224]
[11/02 17:21:08     61s] s_out[223]
[11/02 17:21:08     61s] s_out[222]
[11/02 17:21:08     61s] s_out[221]
[11/02 17:21:08     61s] s_out[220]
[11/02 17:21:08     61s] s_out[219]
[11/02 17:21:08     61s] s_out[218]
[11/02 17:21:08     61s] s_out[217]
[11/02 17:21:08     61s] s_out[216]
[11/02 17:21:08     61s] s_out[215]
[11/02 17:21:08     61s] s_out[214]
[11/02 17:21:08     61s] s_out[213]
[11/02 17:21:08     61s] s_out[212]
[11/02 17:21:08     61s] s_out[211]
[11/02 17:21:08     61s] s_out[210]
[11/02 17:21:08     61s] s_out[209]
[11/02 17:21:08     61s] s_out[208]
[11/02 17:21:08     61s] s_out[207]
[11/02 17:21:08     61s] s_out[206]
[11/02 17:21:08     61s] s_out[205]
[11/02 17:21:08     61s] s_out[204]
[11/02 17:21:08     61s] s_out[203]
[11/02 17:21:08     61s] s_out[202]
[11/02 17:21:08     61s] s_out[201]
[11/02 17:21:08     61s] s_out[200]
[11/02 17:21:08     61s] s_out[199]
[11/02 17:21:08     61s] s_out[198]
[11/02 17:21:08     61s] s_out[197]
[11/02 17:21:08     61s] s_out[196]
[11/02 17:21:08     61s] s_out[195]
[11/02 17:21:08     61s] s_out[194]
[11/02 17:21:08     61s] s_out[193]
[11/02 17:21:08     61s] s_out[192]
[11/02 17:21:08     61s] s_out[191]
[11/02 17:21:08     61s] s_out[190]
[11/02 17:21:08     61s] s_out[189]
[11/02 17:21:08     61s] s_out[188]
[11/02 17:21:08     61s] s_out[187]
[11/02 17:21:08     61s] s_out[186]
[11/02 17:21:08     61s] s_out[185]
[11/02 17:21:08     61s] s_out[184]
[11/02 17:21:08     61s] s_out[183]
[11/02 17:21:08     61s] s_out[182]
[11/02 17:21:08     61s] s_out[181]
[11/02 17:21:08     61s] s_out[180]
[11/02 17:21:08     61s] s_out[179]
[11/02 17:21:08     61s] s_out[178]
[11/02 17:21:08     61s] s_out[177]
[11/02 17:21:08     61s] s_out[176]
[11/02 17:21:08     61s] s_out[175]
[11/02 17:21:08     61s] s_out[174]
[11/02 17:21:08     61s] s_out[173]
[11/02 17:21:08     61s] s_out[172]
[11/02 17:21:08     61s] s_out[171]
[11/02 17:21:08     61s] s_out[170]
[11/02 17:21:08     61s] s_out[169]
[11/02 17:21:08     61s] s_out[168]
[11/02 17:21:08     61s] s_out[167]
[11/02 17:21:08     61s] s_out[166]
[11/02 17:21:08     61s] s_out[165]
[11/02 17:21:08     61s] s_out[164]
[11/02 17:21:08     61s] s_out[163]
[11/02 17:21:08     61s] s_out[162]
[11/02 17:21:08     61s] s_out[161]
[11/02 17:21:08     61s] s_out[160]
[11/02 17:21:08     61s] s_out[159]
[11/02 17:21:08     61s] s_out[158]
[11/02 17:21:08     61s] s_out[157]
[11/02 17:21:08     61s] s_out[156]
[11/02 17:21:08     61s] s_out[155]
[11/02 17:21:08     61s] s_out[154]
[11/02 17:21:08     61s] s_out[153]
[11/02 17:21:08     61s] s_out[152]
[11/02 17:21:08     61s] s_out[151]
[11/02 17:21:08     61s] s_out[150]
[11/02 17:21:08     61s] s_out[149]
[11/02 17:21:08     61s] s_out[148]
[11/02 17:21:08     61s] s_out[147]
[11/02 17:21:08     61s] s_out[146]
[11/02 17:21:08     61s] s_out[145]
[11/02 17:21:08     61s] s_out[144]
[11/02 17:21:08     61s] s_out[143]
[11/02 17:21:08     61s] s_out[142]
[11/02 17:21:08     61s] s_out[141]
[11/02 17:21:08     61s] s_out[140]
[11/02 17:21:08     61s] s_out[139]
[11/02 17:21:08     61s] s_out[138]
[11/02 17:21:08     61s] s_out[137]
[11/02 17:21:08     61s] s_out[136]
[11/02 17:21:08     61s] s_out[135]
[11/02 17:21:08     61s] s_out[134]
[11/02 17:21:08     61s] s_out[133]
[11/02 17:21:08     61s] s_out[132]
[11/02 17:21:08     61s] s_out[131]
[11/02 17:21:08     61s] s_out[130]
[11/02 17:21:08     61s] s_out[129]
[11/02 17:21:08     61s] s_out[128]
[11/02 17:21:08     61s] s_out[127]
[11/02 17:21:08     61s] s_out[126]
[11/02 17:21:08     61s] s_out[125]
[11/02 17:21:08     61s] s_out[124]
[11/02 17:21:08     61s] s_out[123]
[11/02 17:21:08     61s] s_out[122]
[11/02 17:21:08     61s] s_out[121]
[11/02 17:21:08     61s] s_out[120]
[11/02 17:21:08     61s] s_out[119]
[11/02 17:21:08     61s] s_out[118]
[11/02 17:21:08     61s] s_out[117]
[11/02 17:21:08     61s] s_out[116]
[11/02 17:21:08     61s] s_out[115]
[11/02 17:21:08     61s] s_out[114]
[11/02 17:21:08     61s] s_out[113]
[11/02 17:21:08     61s] s_out[112]
[11/02 17:21:08     61s] s_out[111]
[11/02 17:21:08     61s] s_out[110]
[11/02 17:21:08     61s] s_out[109]
[11/02 17:21:08     61s] s_out[108]
[11/02 17:21:08     61s] s_out[107]
[11/02 17:21:08     61s] s_out[106]
[11/02 17:21:08     61s] s_out[105]
[11/02 17:21:08     61s] s_out[104]
[11/02 17:21:08     61s] s_out[103]
[11/02 17:21:08     61s] s_out[102]
[11/02 17:21:08     61s] s_out[101]
[11/02 17:21:08     61s] s_out[100]
[11/02 17:21:08     61s] s_out[99]
[11/02 17:21:08     61s] s_out[98]
[11/02 17:21:08     61s] s_out[97]
[11/02 17:21:08     61s] s_out[96]
[11/02 17:21:08     61s] s_out[95]
[11/02 17:21:08     61s] s_out[94]
[11/02 17:21:08     61s] s_out[93]
[11/02 17:21:08     61s] s_out[92]
[11/02 17:21:08     61s] s_out[91]
[11/02 17:21:08     61s] s_out[90]
[11/02 17:21:08     61s] s_out[89]
[11/02 17:21:08     61s] s_out[88]
[11/02 17:21:08     61s] s_out[87]
[11/02 17:21:08     61s] s_out[86]
[11/02 17:21:08     61s] s_out[85]
[11/02 17:21:08     61s] s_out[84]
[11/02 17:21:08     61s] s_out[83]
[11/02 17:21:08     61s] s_out[82]
[11/02 17:21:08     61s] s_out[81]
[11/02 17:21:08     61s] s_out[80]
[11/02 17:21:08     61s] s_out[79]
[11/02 17:21:08     61s] s_out[78]
[11/02 17:21:08     61s] s_out[77]
[11/02 17:21:08     61s] s_out[76]
[11/02 17:21:08     61s] s_out[75]
[11/02 17:21:08     61s] s_out[74]
[11/02 17:21:08     61s] s_out[73]
[11/02 17:21:08     61s] s_out[72]
[11/02 17:21:08     61s] s_out[71]
[11/02 17:21:08     61s] s_out[70]
[11/02 17:21:08     61s] s_out[69]
[11/02 17:21:08     61s] s_out[68]
[11/02 17:21:08     61s] s_out[67]
[11/02 17:21:08     61s] s_out[66]
[11/02 17:21:08     61s] s_out[65]
[11/02 17:21:08     61s] s_out[64]
[11/02 17:21:08     61s] s_out[63]
[11/02 17:21:08     61s] s_out[62]
[11/02 17:21:08     61s] s_out[61]
[11/02 17:21:08     61s] s_out[60]
[11/02 17:21:08     61s] s_out[59]
[11/02 17:21:08     61s] s_out[58]
[11/02 17:21:08     61s] s_out[57]
[11/02 17:21:08     61s] s_out[56]
[11/02 17:21:08     61s] s_out[55]
[11/02 17:21:08     61s] s_out[54]
[11/02 17:21:08     61s] s_out[53]
[11/02 17:21:08     61s] s_out[52]
[11/02 17:21:08     61s] s_out[51]
[11/02 17:21:08     61s] s_out[50]
[11/02 17:21:08     61s] s_out[49]
[11/02 17:21:08     61s] s_out[48]
[11/02 17:21:08     61s] s_out[47]
[11/02 17:21:08     61s] s_out[46]
[11/02 17:21:08     61s] s_out[45]
[11/02 17:21:08     61s] s_out[44]
[11/02 17:21:08     61s] s_out[43]
[11/02 17:21:08     61s] s_out[42]
[11/02 17:21:08     61s] s_out[41]
[11/02 17:21:08     61s] s_out[40]
[11/02 17:21:08     61s] s_out[39]
[11/02 17:21:08     61s] s_out[38]
[11/02 17:21:08     61s] s_out[37]
[11/02 17:21:08     61s] s_out[36]
[11/02 17:21:08     61s] s_out[35]
[11/02 17:21:08     61s] s_out[34]
[11/02 17:21:08     61s] s_out[33]
[11/02 17:21:08     61s] s_out[32]
[11/02 17:21:08     61s] s_out[31]
[11/02 17:21:08     61s] s_out[30]
[11/02 17:21:08     61s] s_out[29]
[11/02 17:21:08     61s] s_out[28]
[11/02 17:21:08     61s] s_out[27]
[11/02 17:21:08     61s] s_out[26]
[11/02 17:21:08     61s] s_out[25]
[11/02 17:21:08     61s] s_out[24]
[11/02 17:21:08     61s] s_out[23]
[11/02 17:21:08     61s] s_out[22]
[11/02 17:21:08     61s] s_out[21]
[11/02 17:21:08     61s] s_out[20]
[11/02 17:21:08     61s] s_out[19]
[11/02 17:21:08     61s] s_out[18]
[11/02 17:21:08     61s] s_out[17]
[11/02 17:21:08     61s] s_out[16]
[11/02 17:21:08     61s] s_out[15]
[11/02 17:21:08     61s] s_out[14]
[11/02 17:21:08     61s] s_out[13]
[11/02 17:21:08     61s] s_out[12]
[11/02 17:21:08     61s] s_out[11]
[11/02 17:21:08     61s] s_out[10]
[11/02 17:21:08     61s] s_out[9]
[11/02 17:21:08     61s] s_out[8]
[11/02 17:21:08     61s] s_out[7]
[11/02 17:21:08     61s] s_out[6]
[11/02 17:21:08     61s] s_out[5]
[11/02 17:21:08     61s] s_out[4]
[11/02 17:21:08     61s] s_out[3]
[11/02 17:21:08     61s] s_out[2]
[11/02 17:21:08     61s] s_out[1]
[11/02 17:21:08     61s] s_out[0]
[11/02 17:21:08     61s] start
[11/02 17:21:08     61s] write
[11/02 17:21:08     61s] b_in[255]
[11/02 17:21:08     61s] b_in[254]
[11/02 17:21:08     61s] b_in[253]
[11/02 17:21:08     61s] b_in[252]
[11/02 17:21:08     61s] b_in[251]
[11/02 17:21:08     61s] b_in[250]
[11/02 17:21:08     61s] b_in[249]
[11/02 17:21:08     61s] b_in[248]
[11/02 17:21:08     61s] b_in[247]
[11/02 17:21:08     61s] b_in[246]
[11/02 17:21:08     61s] b_in[245]
[11/02 17:21:08     61s] b_in[244]
[11/02 17:21:08     61s] b_in[243]
[11/02 17:21:08     61s] b_in[242]
[11/02 17:21:08     61s] b_in[241]
[11/02 17:21:08     61s] b_in[240]
[11/02 17:21:08     61s] b_in[239]
[11/02 17:21:08     61s] b_in[238]
[11/02 17:21:08     61s] b_in[237]
[11/02 17:21:08     61s] b_in[236]
[11/02 17:21:08     61s] b_in[235]
[11/02 17:21:08     61s] b_in[234]
[11/02 17:21:08     61s] b_in[233]
[11/02 17:21:08     61s] b_in[232]
[11/02 17:21:08     61s] b_in[231]
[11/02 17:21:08     61s] b_in[230]
[11/02 17:21:08     61s] b_in[229]
[11/02 17:21:08     61s] b_in[228]
[11/02 17:21:08     61s] b_in[227]
[11/02 17:21:08     61s] b_in[226]
[11/02 17:21:08     61s] b_in[225]
[11/02 17:21:08     61s] b_in[224]
[11/02 17:21:08     61s] b_in[223]
[11/02 17:21:08     61s] b_in[222]
[11/02 17:21:08     61s] b_in[221]
[11/02 17:21:08     61s] b_in[220]
[11/02 17:21:08     61s] b_in[219]
[11/02 17:21:08     61s] b_in[218]
[11/02 17:21:08     61s] b_in[217]
[11/02 17:21:08     61s] b_in[216]
[11/02 17:21:08     61s] b_in[215]
[11/02 17:21:08     61s] b_in[214]
[11/02 17:21:08     61s] b_in[213]
[11/02 17:21:08     61s] b_in[212]
[11/02 17:21:08     61s] b_in[211]
[11/02 17:21:08     61s] b_in[210]
[11/02 17:21:08     61s] b_in[209]
[11/02 17:21:08     61s] b_in[208]
[11/02 17:21:08     61s] b_in[207]
[11/02 17:21:08     61s] b_in[206]
[11/02 17:21:08     61s] b_in[205]
[11/02 17:21:08     61s] b_in[204]
[11/02 17:21:08     61s] b_in[203]
[11/02 17:21:08     61s] b_in[202]
[11/02 17:21:08     61s] b_in[201]
[11/02 17:21:08     61s] b_in[200]
[11/02 17:21:08     61s] b_in[199]
[11/02 17:21:08     61s] b_in[198]
[11/02 17:21:08     61s] b_in[197]
[11/02 17:21:08     61s] b_in[196]
[11/02 17:21:08     61s] b_in[195]
[11/02 17:21:08     61s] b_in[194]
[11/02 17:21:08     61s] b_in[193]
[11/02 17:21:08     61s] b_in[192]
[11/02 17:21:08     61s] b_in[191]
[11/02 17:21:08     61s] b_in[190]
[11/02 17:21:08     61s] b_in[189]
[11/02 17:21:08     61s] b_in[188]
[11/02 17:21:08     61s] b_in[187]
[11/02 17:21:08     61s] b_in[186]
[11/02 17:21:08     61s] b_in[185]
[11/02 17:21:08     61s] b_in[184]
[11/02 17:21:08     61s] b_in[183]
[11/02 17:21:08     61s] b_in[182]
[11/02 17:21:08     61s] b_in[181]
[11/02 17:21:08     61s] b_in[180]
[11/02 17:21:08     61s] b_in[179]
[11/02 17:21:08     61s] b_in[178]
[11/02 17:21:08     61s] b_in[177]
[11/02 17:21:08     61s] b_in[176]
[11/02 17:21:08     61s] b_in[175]
[11/02 17:21:08     61s] b_in[174]
[11/02 17:21:08     61s] b_in[173]
[11/02 17:21:08     61s] b_in[172]
[11/02 17:21:08     61s] b_in[171]
[11/02 17:21:08     61s] b_in[170]
[11/02 17:21:08     61s] b_in[169]
[11/02 17:21:08     61s] b_in[168]
[11/02 17:21:08     61s] b_in[167]
[11/02 17:21:08     61s] b_in[166]
[11/02 17:21:08     61s] b_in[165]
[11/02 17:21:08     61s] b_in[164]
[11/02 17:21:08     61s] b_in[163]
[11/02 17:21:08     61s] b_in[162]
[11/02 17:21:08     61s] b_in[161]
[11/02 17:21:08     61s] b_in[160]
[11/02 17:21:08     61s] b_in[159]
[11/02 17:21:08     61s] b_in[158]
[11/02 17:21:08     61s] b_in[157]
[11/02 17:21:08     61s] b_in[156]
[11/02 17:21:08     61s] b_in[155]
[11/02 17:21:08     61s] b_in[154]
[11/02 17:21:08     61s] b_in[153]
[11/02 17:21:08     61s] b_in[152]
[11/02 17:21:08     61s] b_in[151]
[11/02 17:21:08     61s] b_in[150]
[11/02 17:21:08     61s] b_in[149]
[11/02 17:21:08     61s] b_in[148]
[11/02 17:21:08     61s] b_in[147]
[11/02 17:21:08     61s] b_in[146]
[11/02 17:21:08     61s] b_in[145]
[11/02 17:21:08     61s] b_in[144]
[11/02 17:21:08     61s] b_in[143]
[11/02 17:21:08     61s] b_in[142]
[11/02 17:21:08     61s] b_in[141]
[11/02 17:21:08     61s] b_in[140]
[11/02 17:21:08     61s] b_in[139]
[11/02 17:21:08     61s] b_in[138]
[11/02 17:21:08     61s] b_in[137]
[11/02 17:21:08     61s] b_in[136]
[11/02 17:21:08     61s] b_in[135]
[11/02 17:21:08     61s] b_in[134]
[11/02 17:21:08     61s] b_in[133]
[11/02 17:21:08     61s] b_in[132]
[11/02 17:21:08     61s] b_in[131]
[11/02 17:21:08     61s] b_in[130]
[11/02 17:21:08     61s] b_in[129]
[11/02 17:21:08     61s] b_in[128]
[11/02 17:21:08     61s] b_in[127]
[11/02 17:21:08     61s] b_in[126]
[11/02 17:21:08     61s] b_in[125]
[11/02 17:21:08     61s] b_in[124]
[11/02 17:21:08     61s] b_in[123]
[11/02 17:21:08     61s] b_in[122]
[11/02 17:21:08     61s] b_in[121]
[11/02 17:21:08     61s] b_in[120]
[11/02 17:21:08     61s] b_in[119]
[11/02 17:21:08     61s] b_in[118]
[11/02 17:21:08     61s] b_in[117]
[11/02 17:21:08     61s] b_in[116]
[11/02 17:21:08     61s] b_in[115]
[11/02 17:21:08     61s] b_in[114]
[11/02 17:21:08     61s] b_in[113]
[11/02 17:21:08     61s] b_in[112]
[11/02 17:21:08     61s] b_in[111]
[11/02 17:21:08     61s] b_in[110]
[11/02 17:21:08     61s] b_in[109]
[11/02 17:21:08     61s] b_in[108]
[11/02 17:21:08     61s] b_in[107]
[11/02 17:21:08     61s] b_in[106]
[11/02 17:21:08     61s] b_in[105]
[11/02 17:21:08     61s] b_in[104]
[11/02 17:21:08     61s] b_in[103]
[11/02 17:21:08     61s] b_in[102]
[11/02 17:21:08     61s] b_in[101]
[11/02 17:21:08     61s] b_in[100]
[11/02 17:21:08     61s] b_in[99]
[11/02 17:21:08     61s] b_in[98]
[11/02 17:21:08     61s] b_in[97]
[11/02 17:21:08     61s] b_in[96]
[11/02 17:21:08     61s] b_in[95]
[11/02 17:21:08     61s] b_in[94]
[11/02 17:21:08     61s] b_in[93]
[11/02 17:21:08     61s] b_in[92]
[11/02 17:21:08     61s] b_in[91]
[11/02 17:21:08     61s] b_in[90]
[11/02 17:21:08     61s] b_in[89]
[11/02 17:21:08     61s] b_in[88]
[11/02 17:21:08     61s] b_in[87]
[11/02 17:21:08     61s] b_in[86]
[11/02 17:21:08     61s] b_in[85]
[11/02 17:21:08     61s] b_in[84]
[11/02 17:21:08     61s] b_in[83]
[11/02 17:21:08     61s] b_in[82]
[11/02 17:21:08     61s] b_in[81]
[11/02 17:21:08     61s] b_in[80]
[11/02 17:21:08     61s] b_in[79]
[11/02 17:21:08     61s] b_in[78]
[11/02 17:21:08     61s] b_in[77]
[11/02 17:21:08     61s] b_in[76]
[11/02 17:21:08     61s] b_in[75]
[11/02 17:21:08     61s] b_in[74]
[11/02 17:21:08     61s] b_in[73]
[11/02 17:21:08     61s] b_in[72]
[11/02 17:21:08     61s] b_in[71]
[11/02 17:21:08     61s] b_in[70]
[11/02 17:21:08     61s] b_in[69]
[11/02 17:21:08     61s] b_in[68]
[11/02 17:21:08     61s] b_in[67]
[11/02 17:21:08     61s] b_in[66]
[11/02 17:21:08     61s] b_in[65]
[11/02 17:21:08     61s] b_in[64]
[11/02 17:21:08     61s] b_in[63]
[11/02 17:21:08     61s] b_in[62]
[11/02 17:21:08     61s] b_in[61]
[11/02 17:21:08     61s] b_in[60]
[11/02 17:21:08     61s] b_in[59]
[11/02 17:21:08     61s] b_in[58]
[11/02 17:21:08     61s] b_in[57]
[11/02 17:21:08     61s] b_in[56]
[11/02 17:21:08     61s] b_in[55]
[11/02 17:21:08     61s] b_in[54]
[11/02 17:21:08     61s] b_in[53]
[11/02 17:21:08     61s] b_in[52]
[11/02 17:21:08     61s] b_in[51]
[11/02 17:21:08     61s] b_in[50]
[11/02 17:21:08     61s] b_in[49]
[11/02 17:21:08     61s] b_in[48]
[11/02 17:21:08     61s] b_in[47]
[11/02 17:21:08     61s] b_in[46]
[11/02 17:21:08     61s] b_in[45]
[11/02 17:21:08     61s] b_in[44]
[11/02 17:21:08     61s] b_in[43]
[11/02 17:21:08     61s] b_in[42]
[11/02 17:21:08     61s] b_in[41]
[11/02 17:21:08     61s] b_in[40]
[11/02 17:21:08     61s] b_in[39]
[11/02 17:21:08     61s] b_in[38]
[11/02 17:21:08     61s] b_in[37]
[11/02 17:21:08     61s] b_in[36]
[11/02 17:21:08     61s] b_in[35]
[11/02 17:21:08     61s] b_in[34]
[11/02 17:21:08     61s] b_in[33]
[11/02 17:21:08     61s] b_in[32]
[11/02 17:21:08     61s] b_in[31]
[11/02 17:21:08     61s] b_in[30]
[11/02 17:21:08     61s] b_in[29]
[11/02 17:21:08     61s] b_in[28]
[11/02 17:21:08     61s] b_in[27]
[11/02 17:21:08     61s] b_in[26]
[11/02 17:21:08     61s] b_in[25]
[11/02 17:21:08     61s] b_in[24]
[11/02 17:21:08     61s] b_in[23]
[11/02 17:21:08     61s] b_in[22]
[11/02 17:21:08     61s] b_in[21]
[11/02 17:21:08     61s] b_in[20]
[11/02 17:21:08     61s] b_in[19]
[11/02 17:21:08     61s] b_in[18]
[11/02 17:21:08     61s] b_in[17]
[11/02 17:21:08     61s] b_in[16]
[11/02 17:21:08     61s] b_in[15]
[11/02 17:21:08     61s] b_in[14]
[11/02 17:21:08     61s] b_in[13]
[11/02 17:21:08     61s] b_in[12]
[11/02 17:21:08     61s] b_in[11]
[11/02 17:21:08     61s] b_in[10]
[11/02 17:21:08     61s] b_in[9]
[11/02 17:21:08     61s] b_in[8]
[11/02 17:21:08     61s] b_in[7]
[11/02 17:21:08     61s] b_in[6]
[11/02 17:21:08     61s] b_in[5]
[11/02 17:21:08     61s] b_in[4]
[11/02 17:21:08     61s] b_in[3]
[11/02 17:21:08     61s] b_in[2]
[11/02 17:21:08     61s] b_in[1]
[11/02 17:21:08     61s] b_in[0]
[11/02 17:21:08     61s] a6[31]
[11/02 17:21:08     61s] a6[30]
[11/02 17:21:08     61s] a6[29]
[11/02 17:21:08     61s] a6[28]
[11/02 17:21:08     61s] a6[27]
[11/02 17:21:08     61s] a6[26]
[11/02 17:21:08     61s] a6[25]
[11/02 17:21:08     61s] a6[24]
[11/02 17:21:08     61s] a6[23]
[11/02 17:21:08     61s] a6[22]
[11/02 17:21:08     61s] a6[21]
[11/02 17:21:08     61s] a6[20]
[11/02 17:21:08     61s] a6[19]
[11/02 17:21:08     61s] a6[18]
[11/02 17:21:08     61s] a6[17]
[11/02 17:21:08     61s] a6[16]
[11/02 17:21:08     61s] a6[15]
[11/02 17:21:08     61s] a6[14]
[11/02 17:21:08     61s] a6[13]
[11/02 17:21:08     61s] a6[12]
[11/02 17:21:08     61s] a6[11]
[11/02 17:21:08     61s] a6[10]
[11/02 17:21:08     61s] a6[9]
[11/02 17:21:08     61s] a6[8]
[11/02 17:21:08     61s] a6[7]
[11/02 17:21:08     61s] a6[6]
[11/02 17:21:08     61s] a6[5]
[11/02 17:21:08     61s] a6[4]
[11/02 17:21:08     61s] a6[3]
[11/02 17:21:08     61s] a6[2]
[11/02 17:21:08     61s] a6[1]
[11/02 17:21:08     61s] a6[0]
[11/02 17:21:08     61s] a_in[255]
[11/02 17:21:08     61s] a_in[254]
[11/02 17:21:08     61s] a_in[253]
[11/02 17:21:08     61s] a_in[252]
[11/02 17:21:08     61s] a_in[251]
[11/02 17:21:08     61s] a_in[250]
[11/02 17:21:08     61s] a_in[249]
[11/02 17:21:08     61s] a_in[248]
[11/02 17:21:08     61s] a_in[247]
[11/02 17:21:08     61s] a_in[246]
[11/02 17:21:08     61s] a_in[245]
[11/02 17:21:08     61s] a_in[244]
[11/02 17:21:08     61s] a_in[243]
[11/02 17:21:08     61s] a_in[242]
[11/02 17:21:08     61s] a_in[241]
[11/02 17:21:08     61s] a_in[240]
[11/02 17:21:08     61s] a_in[239]
[11/02 17:21:08     61s] a_in[238]
[11/02 17:21:08     61s] a_in[237]
[11/02 17:21:08     61s] a_in[236]
[11/02 17:21:08     61s] a_in[235]
[11/02 17:21:08     61s] a_in[234]
[11/02 17:21:08     61s] a_in[233]
[11/02 17:21:08     61s] a_in[232]
[11/02 17:21:08     61s] a_in[231]
[11/02 17:21:08     61s] a_in[230]
[11/02 17:21:08     61s] a_in[229]
[11/02 17:21:08     61s] a_in[228]
[11/02 17:21:08     61s] a_in[227]
[11/02 17:21:08     61s] a_in[226]
[11/02 17:21:08     61s] a_in[225]
[11/02 17:21:08     61s] a_in[224]
[11/02 17:21:08     61s] a_in[223]
[11/02 17:21:08     61s] a_in[222]
[11/02 17:21:08     61s] a_in[221]
[11/02 17:21:08     61s] a_in[220]
[11/02 17:21:08     61s] a_in[219]
[11/02 17:21:08     61s] a_in[218]
[11/02 17:21:08     61s] a_in[217]
[11/02 17:21:08     61s] a_in[216]
[11/02 17:21:08     61s] a_in[215]
[11/02 17:21:08     61s] a_in[214]
[11/02 17:21:08     61s] a_in[213]
[11/02 17:21:08     61s] a_in[212]
[11/02 17:21:08     61s] a_in[211]
[11/02 17:21:08     61s] a_in[210]
[11/02 17:21:08     61s] a_in[209]
[11/02 17:21:08     61s] a_in[208]
[11/02 17:21:08     61s] a_in[207]
[11/02 17:21:08     61s] a_in[206]
[11/02 17:21:08     61s] a_in[205]
[11/02 17:21:08     61s] a_in[204]
[11/02 17:21:08     61s] a_in[203]
[11/02 17:21:08     61s] a_in[202]
[11/02 17:21:08     61s] a_in[201]
[11/02 17:21:08     61s] a_in[200]
[11/02 17:21:08     61s] a_in[199]
[11/02 17:21:08     61s] a_in[198]
[11/02 17:21:08     61s] a_in[197]
[11/02 17:21:08     61s] a_in[196]
[11/02 17:21:08     61s] a_in[195]
[11/02 17:21:08     61s] a_in[194]
[11/02 17:21:08     61s] a_in[193]
[11/02 17:21:08     61s] a_in[192]
[11/02 17:21:08     61s] a_in[191]
[11/02 17:21:08     61s] a_in[190]
[11/02 17:21:08     61s] a_in[189]
[11/02 17:21:08     61s] a_in[188]
[11/02 17:21:08     61s] a_in[187]
[11/02 17:21:08     61s] a_in[186]
[11/02 17:21:08     61s] a_in[185]
[11/02 17:21:08     61s] a_in[184]
[11/02 17:21:08     61s] a_in[183]
[11/02 17:21:08     61s] a_in[182]
[11/02 17:21:08     61s] a_in[181]
[11/02 17:21:08     61s] a_in[180]
[11/02 17:21:08     61s] a_in[179]
[11/02 17:21:08     61s] a_in[178]
[11/02 17:21:08     61s] a_in[177]
[11/02 17:21:08     61s] a_in[176]
[11/02 17:21:08     61s] a_in[175]
[11/02 17:21:08     61s] a_in[174]
[11/02 17:21:08     61s] a_in[173]
[11/02 17:21:08     61s] a_in[172]
[11/02 17:21:08     61s] a_in[171]
[11/02 17:21:08     61s] a_in[170]
[11/02 17:21:08     61s] a_in[169]
[11/02 17:21:08     61s] a_in[168]
[11/02 17:21:08     61s] a_in[167]
[11/02 17:21:08     61s] a_in[166]
[11/02 17:21:08     61s] a_in[165]
[11/02 17:21:08     61s] a_in[164]
[11/02 17:21:08     61s] a_in[163]
[11/02 17:21:08     61s] a_in[162]
[11/02 17:21:08     61s] a_in[161]
[11/02 17:21:08     61s] a_in[160]
[11/02 17:21:08     61s] a_in[159]
[11/02 17:21:08     61s] a_in[158]
[11/02 17:21:08     61s] a_in[157]
[11/02 17:21:08     61s] a_in[156]
[11/02 17:21:08     61s] a_in[155]
[11/02 17:21:08     61s] a_in[154]
[11/02 17:21:08     61s] a_in[153]
[11/02 17:21:08     61s] a_in[152]
[11/02 17:21:08     61s] a_in[151]
[11/02 17:21:08     61s] a_in[150]
[11/02 17:21:08     61s] a_in[149]
[11/02 17:21:08     61s] a_in[148]
[11/02 17:21:08     61s] a_in[147]
[11/02 17:21:08     61s] a_in[146]
[11/02 17:21:08     61s] a_in[145]
[11/02 17:21:08     61s] a_in[144]
[11/02 17:21:08     61s] a_in[143]
[11/02 17:21:08     61s] a_in[142]
[11/02 17:21:08     61s] a_in[141]
[11/02 17:21:08     61s] a_in[140]
[11/02 17:21:08     61s] a_in[139]
[11/02 17:21:08     61s] a_in[138]
[11/02 17:21:08     61s] a_in[137]
[11/02 17:21:08     61s] a_in[136]
[11/02 17:21:08     61s] a_in[135]
[11/02 17:21:08     61s] a_in[134]
[11/02 17:21:08     61s] a_in[133]
[11/02 17:21:08     61s] a_in[132]
[11/02 17:21:08     61s] a_in[131]
[11/02 17:21:08     61s] a_in[130]
[11/02 17:21:08     61s] a_in[129]
[11/02 17:21:08     61s] a_in[128]
[11/02 17:21:08     61s] a_in[127]
[11/02 17:21:08     61s] a_in[126]
[11/02 17:21:08     61s] a_in[125]
[11/02 17:21:08     61s] a_in[124]
[11/02 17:21:08     61s] a_in[123]
[11/02 17:21:08     61s] a_in[122]
[11/02 17:21:08     61s] a_in[121]
[11/02 17:21:08     61s] a_in[120]
[11/02 17:21:08     61s] a_in[119]
[11/02 17:21:08     61s] a_in[118]
[11/02 17:21:08     61s] a_in[117]
[11/02 17:21:08     61s] a_in[116]
[11/02 17:21:08     61s] a_in[115]
[11/02 17:21:08     61s] a_in[114]
[11/02 17:21:08     61s] a_in[113]
[11/02 17:21:08     61s] a_in[112]
[11/02 17:21:08     61s] a_in[111]
[11/02 17:21:08     61s] a_in[110]
[11/02 17:21:08     61s] a_in[109]
[11/02 17:21:08     61s] a_in[108]
[11/02 17:21:08     61s] a_in[107]
[11/02 17:21:08     61s] a_in[106]
[11/02 17:21:08     61s] a_in[105]
[11/02 17:21:08     61s] a_in[104]
[11/02 17:21:08     61s] a_in[103]
[11/02 17:21:08     61s] a_in[102]
[11/02 17:21:08     61s] a_in[101]
[11/02 17:21:08     61s] a_in[100]
[11/02 17:21:08     61s] a_in[99]
[11/02 17:21:08     61s] a_in[98]
[11/02 17:21:08     61s] a_in[97]
[11/02 17:21:08     61s] a_in[96]
[11/02 17:21:08     61s] a_in[95]
[11/02 17:21:08     61s] a_in[94]
[11/02 17:21:08     61s] a_in[93]
[11/02 17:21:08     61s] a_in[92]
[11/02 17:21:08     61s] a_in[91]
[11/02 17:21:08     61s] a_in[90]
[11/02 17:21:08     61s] a_in[89]
[11/02 17:21:08     61s] a_in[88]
[11/02 17:21:08     61s] a_in[87]
[11/02 17:21:08     61s] a_in[86]
[11/02 17:21:08     61s] a_in[85]
[11/02 17:21:08     61s] a_in[84]
[11/02 17:21:08     61s] a_in[83]
[11/02 17:21:08     61s] a_in[82]
[11/02 17:21:08     61s] a_in[81]
[11/02 17:21:08     61s] a_in[80]
[11/02 17:21:08     61s] a_in[79]
[11/02 17:21:08     61s] a_in[78]
[11/02 17:21:08     61s] a_in[77]
[11/02 17:21:08     61s] a_in[76]
[11/02 17:21:08     61s] a_in[75]
[11/02 17:21:08     61s] a_in[74]
[11/02 17:21:08     61s] a_in[73]
[11/02 17:21:08     61s] a_in[72]
[11/02 17:21:08     61s] a_in[71]
[11/02 17:21:08     61s] a_in[70]
[11/02 17:21:08     61s] a_in[69]
[11/02 17:21:08     61s] a_in[68]
[11/02 17:21:08     61s] a_in[67]
[11/02 17:21:08     61s] a_in[66]
[11/02 17:21:08     61s] a_in[65]
[11/02 17:21:08     61s] a_in[64]
[11/02 17:21:08     61s] a_in[63]
[11/02 17:21:08     61s] a_in[62]
[11/02 17:21:08     61s] a_in[61]
[11/02 17:21:08     61s] a_in[60]
[11/02 17:21:08     61s] a_in[59]
[11/02 17:21:08     61s] a_in[58]
[11/02 17:21:08     61s] a_in[57]
[11/02 17:21:08     61s] a_in[56]
[11/02 17:21:08     61s] a_in[55]
[11/02 17:21:08     61s] a_in[54]
[11/02 17:21:08     61s] a_in[53]
[11/02 17:21:08     61s] a_in[52]
[11/02 17:21:08     61s] a_in[51]
[11/02 17:21:08     61s] a_in[50]
[11/02 17:21:08     61s] a_in[49]
[11/02 17:21:08     61s] a_in[48]
[11/02 17:21:08     61s] a_in[47]
[11/02 17:21:08     61s] a_in[46]
[11/02 17:21:08     61s] a_in[45]
[11/02 17:21:08     61s] a_in[44]
[11/02 17:21:08     61s] a_in[43]
[11/02 17:21:08     61s] a_in[42]
[11/02 17:21:08     61s] a_in[41]
[11/02 17:21:08     61s] a_in[40]
[11/02 17:21:08     61s] a_in[39]
[11/02 17:21:08     61s] a_in[38]
[11/02 17:21:08     61s] a_in[37]
[11/02 17:21:08     61s] a_in[36]
[11/02 17:21:08     61s] a_in[35]
[11/02 17:21:08     61s] a_in[34]
[11/02 17:21:08     61s] a_in[33]
[11/02 17:21:08     61s] a_in[32]
[11/02 17:21:08     61s] a_in[31]
[11/02 17:21:08     61s] a_in[30]
[11/02 17:21:08     61s] a_in[29]
[11/02 17:21:08     61s] a_in[28]
[11/02 17:21:08     61s] a_in[27]
[11/02 17:21:08     61s] a_in[26]
[11/02 17:21:08     61s] a_in[25]
[11/02 17:21:08     61s] a_in[24]
[11/02 17:21:08     61s] a_in[23]
[11/02 17:21:08     61s] a_in[22]
[11/02 17:21:08     61s] a_in[21]
[11/02 17:21:08     61s] a_in[20]
[11/02 17:21:08     61s] a_in[19]
[11/02 17:21:08     61s] a_in[18]
[11/02 17:21:08     61s] a_in[17]
[11/02 17:21:08     61s] a_in[16]
[11/02 17:21:08     61s] a_in[15]
[11/02 17:21:08     61s] a_in[14]
[11/02 17:21:08     61s] a_in[13]
[11/02 17:21:08     61s] a_in[12]
[11/02 17:21:08     61s] a_in[11]
[11/02 17:21:08     61s] a_in[10]
[11/02 17:21:08     61s] a_in[9]
[11/02 17:21:08     61s] a_in[8]
[11/02 17:21:08     61s] a_in[7]
[11/02 17:21:08     61s] a_in[6]
[11/02 17:21:08     61s] a_in[5]
[11/02 17:21:08     61s] a_in[4]
[11/02 17:21:08     61s] a_in[3]
[11/02 17:21:08     61s] a_in[2]
[11/02 17:21:08     61s] a_in[1]
[11/02 17:21:08     61s] a_in[0]
[11/02 17:21:08     61s] a5[31]
[11/02 17:21:08     61s] a5[30]
[11/02 17:21:08     61s] a5[29]
[11/02 17:21:08     61s] a5[28]
[11/02 17:21:08     61s] a5[27]
[11/02 17:21:08     61s] a5[26]
[11/02 17:21:08     61s] a5[25]
[11/02 17:21:08     61s] a5[24]
[11/02 17:21:08     61s] a5[23]
[11/02 17:21:08     61s] a5[22]
[11/02 17:21:08     61s] a5[21]
[11/02 17:21:08     61s] a5[20]
[11/02 17:21:08     61s] a5[19]
[11/02 17:21:08     61s] a5[18]
[11/02 17:21:08     61s] a5[17]
[11/02 17:21:08     61s] a5[16]
[11/02 17:21:08     61s] a5[15]
[11/02 17:21:08     61s] a5[14]
[11/02 17:21:08     61s] a5[13]
[11/02 17:21:08     61s] a5[12]
[11/02 17:21:08     61s] a5[11]
[11/02 17:21:08     61s] a5[10]
[11/02 17:21:08     61s] a5[9]
[11/02 17:21:08     61s] a5[8]
[11/02 17:21:08     61s] a5[7]
[11/02 17:21:08     61s] a5[6]
[11/02 17:21:08     61s] a5[5]
[11/02 17:21:08     61s] a5[4]
[11/02 17:21:08     61s] a5[3]
[11/02 17:21:08     61s] a5[2]
[11/02 17:21:08     61s] a5[1]
[11/02 17:21:08     61s] a5[0]
[11/02 17:21:08     61s] RST_N
[11/02 17:21:08     61s] a4[31]
[11/02 17:21:08     61s] a4[30]
[11/02 17:21:08     61s] a4[29]
[11/02 17:21:08     61s] a4[28]
[11/02 17:21:08     61s] a4[27]
[11/02 17:21:08     61s] a4[26]
[11/02 17:21:08     61s] a4[25]
[11/02 17:21:08     61s] a4[24]
[11/02 17:21:08     61s] a4[23]
[11/02 17:21:08     61s] a4[22]
[11/02 17:21:08     61s] a4[21]
[11/02 17:21:08     61s] a4[20]
[11/02 17:21:08     61s] a4[19]
[11/02 17:21:08     61s] a4[18]
[11/02 17:21:08     61s] a4[17]
[11/02 17:21:08     61s] a4[16]
[11/02 17:21:08     61s] a4[15]
[11/02 17:21:08     61s] a4[14]
[11/02 17:21:08     61s] a4[13]
[11/02 17:21:08     61s] a4[12]
[11/02 17:21:08     61s] a4[11]
[11/02 17:21:08     61s] a4[10]
[11/02 17:21:08     61s] a4[9]
[11/02 17:21:08     61s] a4[8]
[11/02 17:21:08     61s] a4[7]
[11/02 17:21:08     61s] a4[6]
[11/02 17:21:08     61s] a4[5]
[11/02 17:21:08     61s] a4[4]
[11/02 17:21:08     61s] a4[3]
[11/02 17:21:08     61s] a4[2]
[11/02 17:21:08     61s] a4[1]
[11/02 17:21:08     61s] a4[0]
[11/02 17:21:08     61s] CLK
[11/02 17:21:08     61s] Processing average sequential pin duty cycle 
[11/02 17:21:08     61s] Creating Cell Server ...(0, 0, 0, 0)
[11/02 17:21:08     61s] Summary for sequential cells identification: 
[11/02 17:21:08     61s]   Identified SBFF number: 104
[11/02 17:21:08     61s]   Identified MBFF number: 0
[11/02 17:21:08     61s]   Identified SB Latch number: 0
[11/02 17:21:08     61s]   Identified MB Latch number: 0
[11/02 17:21:08     61s]   Not identified SBFF number: 16
[11/02 17:21:08     61s]   Not identified MBFF number: 0
[11/02 17:21:08     61s]   Not identified SB Latch number: 0
[11/02 17:21:08     61s]   Not identified MB Latch number: 0
[11/02 17:21:08     61s]   Number of sequential cells which are not FFs: 32
[11/02 17:21:08     61s]  Visiting view : av_wc
[11/02 17:21:08     61s]    : PowerDomain = none : Weighted F : unweighted  = 22.00 (1.000) with rcCorner = 0
[11/02 17:21:08     61s]    : PowerDomain = none : Weighted F : unweighted  = 8.60 (1.000) with rcCorner = -1
[11/02 17:21:08     61s]  Visiting view : av_bc
[11/02 17:21:08     61s]    : PowerDomain = none : Weighted F : unweighted  = 9.60 (1.000) with rcCorner = 0
[11/02 17:21:08     61s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[11/02 17:21:08     61s]  Setting StdDelay to 22.00
[11/02 17:21:08     61s] Creating Cell Server, finished. 
[11/02 17:21:08     61s] 
[11/02 17:21:08     61s] PhyDesignGrid: maxLocalDensity 0.98
[11/02 17:21:08     61s] ### Creating PhyDesignMc. totSessionCpu=0:01:01 mem=1230.2M
[11/02 17:21:08     61s] OPERPROF: Starting DPlace-Init at level 1, MEM:1230.2M
[11/02 17:21:08     61s] #spOpts: N=45 mergeVia=F 
[11/02 17:21:08     61s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1230.2M
[11/02 17:21:08     61s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.045, REAL:0.045, MEM:1230.2M
[11/02 17:21:08     61s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1230.2MB).
[11/02 17:21:08     61s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:1230.2M
[11/02 17:21:08     61s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:01 mem=1230.2M
[11/02 17:21:08     61s] ### Creating LA Mngr. totSessionCpu=0:01:01 mem=1230.2M
[11/02 17:21:09     61s] ### Creating LA Mngr, finished. totSessionCpu=0:01:02 mem=1236.3M
[11/02 17:21:09     61s] 
[11/02 17:21:09     61s] Creating Lib Analyzer ...
[11/02 17:21:09     61s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20)
[11/02 17:21:09     61s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[11/02 17:21:09     61s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/02 17:21:09     61s] 
[11/02 17:21:09     62s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:02 mem=1236.3M
[11/02 17:21:09     62s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:02 mem=1236.3M
[11/02 17:21:09     62s] Creating Lib Analyzer, finished. 
[11/02 17:21:09     62s] 
[11/02 17:21:09     62s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[11/02 17:21:09     62s] ### Creating LA Mngr. totSessionCpu=0:01:02 mem=1236.3M
[11/02 17:21:09     62s] ### Creating LA Mngr, finished. totSessionCpu=0:01:02 mem=1236.3M
[11/02 17:21:10     63s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/02 17:21:10     63s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14382.7
[11/02 17:21:10     63s] *** DrvOpt [finish] : cpu/real = 0:00:02.5/0:00:02.6 (1.0), totSession cpu/real = 0:01:03.2/0:01:06.7 (0.9), mem = 1236.3M
[11/02 17:21:10     63s] End: GigaOpt high fanout net optimization
[11/02 17:21:10     63s] *** Timing Is met
[11/02 17:21:10     63s] *** Check timing (0:00:00.0)
[11/02 17:21:10     63s] Deleting Lib Analyzer.
[11/02 17:21:10     63s] **INFO: Flow update: Design timing is met.
[11/02 17:21:10     63s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/02 17:21:10     63s] **INFO: Flow update: Design timing is met.
[11/02 17:21:10     63s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/02 17:21:10     63s] Info: 10 nets with fixed/cover wires excluded.
[11/02 17:21:10     63s] Info: 10 clock nets excluded from IPO operation.
[11/02 17:21:10     63s] ### Creating LA Mngr. totSessionCpu=0:01:03 mem=1228.3M
[11/02 17:21:10     63s] ### Creating LA Mngr, finished. totSessionCpu=0:01:03 mem=1228.3M
[11/02 17:21:10     63s] PhyDesignGrid: maxLocalDensity 0.98
[11/02 17:21:10     63s] ### Creating PhyDesignMc. totSessionCpu=0:01:03 mem=1247.3M
[11/02 17:21:10     63s] OPERPROF: Starting DPlace-Init at level 1, MEM:1247.3M
[11/02 17:21:10     63s] #spOpts: N=45 mergeVia=F 
[11/02 17:21:10     63s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1247.3M
[11/02 17:21:10     63s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.046, REAL:0.046, MEM:1247.3M
[11/02 17:21:10     63s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1247.3MB).
[11/02 17:21:10     63s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.051, REAL:0.051, MEM:1247.3M
[11/02 17:21:10     63s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:03 mem=1247.3M
[11/02 17:21:10     63s] Begin: Area Reclaim Optimization
[11/02 17:21:10     63s] 
[11/02 17:21:10     63s] Creating Lib Analyzer ...
[11/02 17:21:10     63s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20)
[11/02 17:21:10     63s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[11/02 17:21:10     63s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/02 17:21:10     63s] 
[11/02 17:21:11     64s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:04 mem=1253.4M
[11/02 17:21:11     64s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:04 mem=1253.4M
[11/02 17:21:11     64s] Creating Lib Analyzer, finished. 
[11/02 17:21:11     64s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:04.0/0:01:07.5 (0.9), mem = 1253.4M
[11/02 17:21:11     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14382.8
[11/02 17:21:11     64s] 
[11/02 17:21:11     64s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/02 17:21:11     64s] ### Creating LA Mngr. totSessionCpu=0:01:04 mem=1253.4M
[11/02 17:21:11     64s] ### Creating LA Mngr, finished. totSessionCpu=0:01:04 mem=1253.4M
[11/02 17:21:11     64s] Usable buffer cells for single buffer setup transform:
[11/02 17:21:11     64s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20 
[11/02 17:21:11     64s] Number of usable buffer cells above: 13
[11/02 17:21:11     64s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1253.4M
[11/02 17:21:11     64s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1253.4M
[11/02 17:21:11     64s] Reclaim Optimization WNS Slack 0.044  TNS Slack 0.000 Density 69.18
[11/02 17:21:11     64s] +----------+---------+--------+--------+------------+--------+
[11/02 17:21:11     64s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/02 17:21:11     64s] +----------+---------+--------+--------+------------+--------+
[11/02 17:21:11     64s] |    69.18%|        -|   0.044|   0.000|   0:00:00.0| 1253.4M|
[11/02 17:21:11     64s] |    69.18%|        0|   0.044|   0.000|   0:00:00.0| 1272.4M|
[11/02 17:21:11     64s] #optDebug: <stH: 1.7100 MiSeL: 52.5995>
[11/02 17:21:11     64s] |    69.18%|        0|   0.044|   0.000|   0:00:00.0| 1272.4M|
[11/02 17:21:11     64s] |    69.18%|        0|   0.044|   0.000|   0:00:00.0| 1272.4M|
[11/02 17:21:11     64s] |    69.18%|        0|   0.044|   0.000|   0:00:00.0| 1272.4M|
[11/02 17:21:11     64s] #optDebug: <stH: 1.7100 MiSeL: 52.5995>
[11/02 17:21:11     64s] |    69.18%|        0|   0.044|   0.000|   0:00:00.0| 1272.4M|
[11/02 17:21:11     64s] +----------+---------+--------+--------+------------+--------+
[11/02 17:21:11     64s] Reclaim Optimization End WNS Slack 0.044  TNS Slack 0.000 Density 69.18
[11/02 17:21:11     64s] 
[11/02 17:21:11     64s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/02 17:21:11     64s] --------------------------------------------------------------
[11/02 17:21:11     64s] |                                   | Total     | Sequential |
[11/02 17:21:11     64s] --------------------------------------------------------------
[11/02 17:21:11     64s] | Num insts resized                 |       0  |       0    |
[11/02 17:21:11     64s] | Num insts undone                  |       0  |       0    |
[11/02 17:21:11     64s] | Num insts Downsized               |       0  |       0    |
[11/02 17:21:11     64s] | Num insts Samesized               |       0  |       0    |
[11/02 17:21:11     64s] | Num insts Upsized                 |       0  |       0    |
[11/02 17:21:11     64s] | Num multiple commits+uncommits    |       0  |       -    |
[11/02 17:21:11     64s] --------------------------------------------------------------
[11/02 17:21:11     64s] **** Begin NDR-Layer Usage Statistics ****
[11/02 17:21:11     64s] Layer 3 has 10 constrained nets 
[11/02 17:21:11     64s] **** End NDR-Layer Usage Statistics ****
[11/02 17:21:11     64s] End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
[11/02 17:21:11     64s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1272.4M
[11/02 17:21:11     64s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1272.4M
[11/02 17:21:11     64s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1272.4M
[11/02 17:21:11     64s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.046, REAL:0.046, MEM:1272.4M
[11/02 17:21:11     64s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1272.4M
[11/02 17:21:11     64s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1272.4M
[11/02 17:21:11     64s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.051, REAL:0.051, MEM:1272.4M
[11/02 17:21:11     64s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.051, REAL:0.051, MEM:1272.4M
[11/02 17:21:11     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14382.7
[11/02 17:21:11     64s] OPERPROF: Starting RefinePlace at level 1, MEM:1272.4M
[11/02 17:21:11     64s] *** Starting refinePlace (0:01:05 mem=1272.4M) ***
[11/02 17:21:11     64s] Total net bbox length = 2.932e+04 (1.516e+04 1.416e+04) (ext = 1.661e+04)
[11/02 17:21:12     64s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/02 17:21:12     64s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1272.4M
[11/02 17:21:12     64s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1272.4M
[11/02 17:21:12     64s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1272.4M
[11/02 17:21:12     64s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1272.4M
[11/02 17:21:12     64s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1272.4M
[11/02 17:21:12     64s] Starting refinePlace ...
[11/02 17:21:12     64s] 
[11/02 17:21:12     64s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/02 17:21:12     64s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/02 17:21:12     64s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1272.4MB) @(0:01:05 - 0:01:05).
[11/02 17:21:12     64s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/02 17:21:12     64s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1272.4MB
[11/02 17:21:12     64s] Statistics of distance of Instance movement in refine placement:
[11/02 17:21:12     64s]   maximum (X+Y) =         0.00 um
[11/02 17:21:12     64s]   mean    (X+Y) =         0.00 um
[11/02 17:21:12     64s] Summary Report:
[11/02 17:21:12     64s] Instances move: 0 (out of 1964 movable)
[11/02 17:21:12     64s] Instances flipped: 0
[11/02 17:21:12     64s] Mean displacement: 0.00 um
[11/02 17:21:12     64s] Max displacement: 0.00 um 
[11/02 17:21:12     64s] Total instances moved : 0
[11/02 17:21:12     64s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.031, REAL:0.031, MEM:1272.4M
[11/02 17:21:12     64s] Total net bbox length = 2.932e+04 (1.516e+04 1.416e+04) (ext = 1.661e+04)
[11/02 17:21:12     64s] Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1272.4MB
[11/02 17:21:12     64s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:01.0, mem=1272.4MB) @(0:01:05 - 0:01:05).
[11/02 17:21:12     64s] *** Finished refinePlace (0:01:05 mem=1272.4M) ***
[11/02 17:21:12     64s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14382.7
[11/02 17:21:12     64s] OPERPROF: Finished RefinePlace at level 1, CPU:0.039, REAL:0.039, MEM:1272.4M
[11/02 17:21:12     64s] *** maximum move = 0.00 um ***
[11/02 17:21:12     64s] *** Finished re-routing un-routed nets (1272.4M) ***
[11/02 17:21:12     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:1272.4M
[11/02 17:21:12     64s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1272.4M
[11/02 17:21:12     64s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.047, MEM:1272.4M
[11/02 17:21:12     64s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1272.4M
[11/02 17:21:12     64s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1272.4M
[11/02 17:21:12     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.052, REAL:0.052, MEM:1272.4M
[11/02 17:21:12     64s] 
[11/02 17:21:12     64s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1272.4M) ***
[11/02 17:21:12     64s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14382.8
[11/02 17:21:12     64s] *** AreaOpt [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:04.7/0:01:08.2 (0.9), mem = 1272.4M
[11/02 17:21:12     64s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1234.36M, totSessionCpu=0:01:05).
[11/02 17:21:12     64s] ### Creating LA Mngr. totSessionCpu=0:01:05 mem=1234.2M
[11/02 17:21:12     64s] ### Creating LA Mngr, finished. totSessionCpu=0:01:05 mem=1234.2M
[11/02 17:21:12     64s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Started Loading and Dumping File ( Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Reading DB...
[11/02 17:21:12     64s] (I)       Read data from FE... (mem=1234.2M)
[11/02 17:21:12     64s] (I)       Read nodes and places... (mem=1234.2M)
[11/02 17:21:12     64s] (I)       Done Read nodes and places (cpu=0.002s, mem=1234.2M)
[11/02 17:21:12     64s] (I)       Read nets... (mem=1234.2M)
[11/02 17:21:12     64s] (I)       Done Read nets (cpu=0.003s, mem=1234.2M)
[11/02 17:21:12     64s] (I)       Done Read data from FE (cpu=0.005s, mem=1234.2M)
[11/02 17:21:12     64s] (I)       before initializing RouteDB syMemory usage = 1234.2 MB
[11/02 17:21:12     64s] (I)       Honor MSV route constraint: false
[11/02 17:21:12     64s] (I)       Maximum routing layer  : 127
[11/02 17:21:12     64s] (I)       Minimum routing layer  : 2
[11/02 17:21:12     64s] (I)       Supply scale factor H  : 1.00
[11/02 17:21:12     64s] (I)       Supply scale factor V  : 1.00
[11/02 17:21:12     64s] (I)       Number of tracks used by clock wire: 0
[11/02 17:21:12     64s] (I)       Reverse direction      : 
[11/02 17:21:12     64s] (I)       Honor partition pin guides: true
[11/02 17:21:12     64s] (I)       Only route the nets which are selected in the DB: false
[11/02 17:21:12     64s] (I)       Route secondary PG pins: false
[11/02 17:21:12     64s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[11/02 17:21:12     64s] (I)                              : true
[11/02 17:21:12     64s] (I)                              : true
[11/02 17:21:12     64s] (I)                              : true
[11/02 17:21:12     64s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[11/02 17:21:12     64s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[11/02 17:21:12     64s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[11/02 17:21:12     64s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[11/02 17:21:12     64s] (I)       Counted 3658 PG shapes. We will not process PG shapes layer by layer.
[11/02 17:21:12     64s] (I)       build grid graph
[11/02 17:21:12     64s] (I)       build grid graph start
[11/02 17:21:12     64s] [NR-eGR] Track table information for default rule: 
[11/02 17:21:12     64s] [NR-eGR] Metal1 has no routable track
[11/02 17:21:12     64s] [NR-eGR] Metal2 has single uniform track structure
[11/02 17:21:12     64s] [NR-eGR] Metal3 has single uniform track structure
[11/02 17:21:12     64s] [NR-eGR] Metal4 has single uniform track structure
[11/02 17:21:12     64s] [NR-eGR] Metal5 has single uniform track structure
[11/02 17:21:12     64s] [NR-eGR] Metal6 has single uniform track structure
[11/02 17:21:12     64s] [NR-eGR] Metal7 has single uniform track structure
[11/02 17:21:12     64s] [NR-eGR] Metal8 has single uniform track structure
[11/02 17:21:12     64s] [NR-eGR] Metal9 has single uniform track structure
[11/02 17:21:12     64s] [NR-eGR] Metal10 has single uniform track structure
[11/02 17:21:12     64s] [NR-eGR] Metal11 has single uniform track structure
[11/02 17:21:12     64s] (I)       build grid graph end
[11/02 17:21:12     64s] (I)       ===========================================================================
[11/02 17:21:12     64s] (I)       == Report All Rule Vias ==
[11/02 17:21:12     64s] (I)       ===========================================================================
[11/02 17:21:12     64s] (I)        Via Rule : (Default)
[11/02 17:21:12     64s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:21:12     64s] (I)       ---------------------------------------------------------------------------
[11/02 17:21:12     64s] (I)        1    3 : M2_M1_VH                    7 : M2_M1_1x2_HV_N           
[11/02 17:21:12     64s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[11/02 17:21:12     64s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[11/02 17:21:12     64s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[11/02 17:21:12     64s] (I)        5   41 : M6_M5_VH                   47 : M6_M5_1x2_HV_N           
[11/02 17:21:12     64s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[11/02 17:21:12     64s] (I)        7   61 : M8_M7_VH                   67 : M8_M7_1x2_HV_N           
[11/02 17:21:12     64s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[11/02 17:21:12     64s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[11/02 17:21:12     64s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[11/02 17:21:12     64s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:21:12     64s] (I)       ===========================================================================
[11/02 17:21:12     64s] (I)        Via Rule : LEFSpecialRouteSpec
[11/02 17:21:12     64s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:21:12     64s] (I)       ---------------------------------------------------------------------------
[11/02 17:21:12     64s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:21:12     64s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:21:12     64s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:21:12     64s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:21:12     64s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:21:12     64s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:21:12     64s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:21:12     64s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:21:12     64s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:21:12     64s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:21:12     64s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:21:12     64s] (I)       ===========================================================================
[11/02 17:21:12     64s] (I)        Via Rule : VLMDefaultSetup
[11/02 17:21:12     64s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:21:12     64s] (I)       ---------------------------------------------------------------------------
[11/02 17:21:12     64s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:21:12     64s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:21:12     64s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:21:12     64s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:21:12     64s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:21:12     64s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:21:12     64s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:21:12     64s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:21:12     64s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:21:12     64s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:21:12     64s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:21:12     64s] (I)       ===========================================================================
[11/02 17:21:12     64s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Num PG vias on layer 1 : 0
[11/02 17:21:12     64s] (I)       Num PG vias on layer 2 : 0
[11/02 17:21:12     64s] (I)       Num PG vias on layer 3 : 0
[11/02 17:21:12     64s] (I)       Num PG vias on layer 4 : 0
[11/02 17:21:12     64s] (I)       Num PG vias on layer 5 : 0
[11/02 17:21:12     64s] (I)       Num PG vias on layer 6 : 0
[11/02 17:21:12     64s] (I)       Num PG vias on layer 7 : 0
[11/02 17:21:12     64s] (I)       Num PG vias on layer 8 : 0
[11/02 17:21:12     64s] (I)       Num PG vias on layer 9 : 0
[11/02 17:21:12     64s] (I)       Num PG vias on layer 10 : 0
[11/02 17:21:12     64s] (I)       Num PG vias on layer 11 : 0
[11/02 17:21:12     64s] [NR-eGR] Read 6509 PG shapes
[11/02 17:21:12     64s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] [NR-eGR] #Routing Blockages  : 0
[11/02 17:21:12     64s] [NR-eGR] #Instance Blockages : 0
[11/02 17:21:12     64s] [NR-eGR] #PG Blockages       : 6509
[11/02 17:21:12     64s] [NR-eGR] #Bump Blockages     : 0
[11/02 17:21:12     64s] [NR-eGR] #Boundary Blockages : 0
[11/02 17:21:12     64s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[11/02 17:21:12     64s] [NR-eGR] Num Prerouted Nets = 10  Num Prerouted Wires = 2510
[11/02 17:21:12     64s] (I)       readDataFromPlaceDB
[11/02 17:21:12     64s] (I)       Read net information..
[11/02 17:21:12     64s] [NR-eGR] Read numTotalNets=2524  numIgnoredNets=10
[11/02 17:21:12     64s] (I)       Read testcase time = 0.001 seconds
[11/02 17:21:12     64s] 
[11/02 17:21:12     64s] (I)       early_global_route_priority property id does not exist.
[11/02 17:21:12     64s] (I)       Start initializing grid graph
[11/02 17:21:12     64s] (I)       End initializing grid graph
[11/02 17:21:12     64s] (I)       Model blockages into capacity
[11/02 17:21:12     64s] (I)       Read Num Blocks=6509  Num Prerouted Wires=2510  Num CS=0
[11/02 17:21:12     64s] (I)       Started Modeling ( Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Started Modeling Layer 1 ( Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Started Modeling Layer 2 ( Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Layer 1 (V) : #blockages 840 : #preroutes 891
[11/02 17:21:12     64s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Started Modeling Layer 3 ( Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Layer 2 (H) : #blockages 840 : #preroutes 1398
[11/02 17:21:12     64s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Started Modeling Layer 4 ( Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Layer 3 (V) : #blockages 840 : #preroutes 212
[11/02 17:21:12     64s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Started Modeling Layer 5 ( Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Layer 4 (H) : #blockages 840 : #preroutes 3
[11/02 17:21:12     64s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Started Modeling Layer 6 ( Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Layer 5 (V) : #blockages 840 : #preroutes 2
[11/02 17:21:12     64s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Started Modeling Layer 7 ( Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Layer 6 (H) : #blockages 840 : #preroutes 3
[11/02 17:21:12     64s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Started Modeling Layer 8 ( Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Layer 7 (V) : #blockages 840 : #preroutes 1
[11/02 17:21:12     64s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Started Modeling Layer 9 ( Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Layer 8 (H) : #blockages 525 : #preroutes 0
[11/02 17:21:12     64s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Started Modeling Layer 10 ( Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Layer 9 (V) : #blockages 104 : #preroutes 0
[11/02 17:21:12     64s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Started Modeling Layer 11 ( Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[11/02 17:21:12     64s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Number of ignored nets = 10
[11/02 17:21:12     64s] (I)       Number of fixed nets = 10.  Ignored: Yes
[11/02 17:21:12     64s] (I)       Number of clock nets = 10.  Ignored: No
[11/02 17:21:12     64s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/02 17:21:12     64s] (I)       Number of special nets = 0.  Ignored: Yes
[11/02 17:21:12     64s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/02 17:21:12     64s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/02 17:21:12     64s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/02 17:21:12     64s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/02 17:21:12     64s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/02 17:21:12     64s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1234.2 MB
[11/02 17:21:12     64s] (I)       Ndr track 0 does not exist
[11/02 17:21:12     64s] (I)       Ndr track 0 does not exist
[11/02 17:21:12     64s] (I)       Layer1  viaCost=200.00
[11/02 17:21:12     64s] (I)       Layer2  viaCost=200.00
[11/02 17:21:12     64s] (I)       Layer3  viaCost=200.00
[11/02 17:21:12     64s] (I)       Layer4  viaCost=200.00
[11/02 17:21:12     64s] (I)       Layer5  viaCost=200.00
[11/02 17:21:12     64s] (I)       Layer6  viaCost=200.00
[11/02 17:21:12     64s] (I)       Layer7  viaCost=200.00
[11/02 17:21:12     64s] (I)       Layer8  viaCost=200.00
[11/02 17:21:12     64s] (I)       Layer9  viaCost=200.00
[11/02 17:21:12     64s] (I)       Layer10  viaCost=200.00
[11/02 17:21:12     64s] (I)       ---------------------Grid Graph Info--------------------
[11/02 17:21:12     64s] (I)       Routing area        : (0, 0) - (231200, 229140)
[11/02 17:21:12     64s] (I)       Core area           : (14400, 13680) - (216800, 215460)
[11/02 17:21:12     64s] (I)       Site width          :   400  (dbu)
[11/02 17:21:12     64s] (I)       Row height          :  3420  (dbu)
[11/02 17:21:12     64s] (I)       GCell width         :  3420  (dbu)
[11/02 17:21:12     64s] (I)       GCell height        :  3420  (dbu)
[11/02 17:21:12     64s] (I)       Grid                :    68    67    11
[11/02 17:21:12     64s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/02 17:21:12     64s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/02 17:21:12     64s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/02 17:21:12     64s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/02 17:21:12     64s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/02 17:21:12     64s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/02 17:21:12     64s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/02 17:21:12     64s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190   600   570
[11/02 17:21:12     64s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/02 17:21:12     64s] (I)       Total num of tracks :     0   578   603   578   603   578   603   578   603   231   241
[11/02 17:21:12     64s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/02 17:21:12     64s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/02 17:21:12     64s] (I)       --------------------------------------------------------
[11/02 17:21:12     64s] 
[11/02 17:21:12     64s] [NR-eGR] ============ Routing rule table ============
[11/02 17:21:12     64s] [NR-eGR] Rule id: 0  Nets: 0 
[11/02 17:21:12     64s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[11/02 17:21:12     64s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800  L7=760  L8=800  L9=760  L10=2000  L11=1900
[11/02 17:21:12     64s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2  L11=2
[11/02 17:21:12     64s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:21:12     64s] [NR-eGR] Rule id: 1  Nets: 2514 
[11/02 17:21:12     64s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/02 17:21:12     64s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[11/02 17:21:12     64s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:21:12     64s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:21:12     64s] [NR-eGR] ========================================
[11/02 17:21:12     64s] [NR-eGR] 
[11/02 17:21:12     64s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/02 17:21:12     64s] (I)       blocked tracks on layer2 : = 6840 / 38726 (17.66%)
[11/02 17:21:12     64s] (I)       blocked tracks on layer3 : = 1560 / 41004 (3.80%)
[11/02 17:21:12     64s] (I)       blocked tracks on layer4 : = 6840 / 38726 (17.66%)
[11/02 17:21:12     64s] (I)       blocked tracks on layer5 : = 1560 / 41004 (3.80%)
[11/02 17:21:12     64s] (I)       blocked tracks on layer6 : = 6840 / 38726 (17.66%)
[11/02 17:21:12     64s] (I)       blocked tracks on layer7 : = 1560 / 41004 (3.80%)
[11/02 17:21:12     64s] (I)       blocked tracks on layer8 : = 6900 / 38726 (17.82%)
[11/02 17:21:12     64s] (I)       blocked tracks on layer9 : = 14525 / 41004 (35.42%)
[11/02 17:21:12     64s] (I)       blocked tracks on layer10 : = 5400 / 15477 (34.89%)
[11/02 17:21:12     64s] (I)       blocked tracks on layer11 : = 0 / 16388 (0.00%)
[11/02 17:21:12     64s] (I)       After initializing earlyGlobalRoute syMemory usage = 1234.2 MB
[11/02 17:21:12     64s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Started Global Routing ( Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       ============= Initialization =============
[11/02 17:21:12     64s] (I)       totalPins=7881  totalGlobalPin=7675 (97.39%)
[11/02 17:21:12     64s] (I)       Started Build MST ( Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Generate topology with single threads
[11/02 17:21:12     64s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       total 2D Cap : 326141 = (167878 H, 158263 V)
[11/02 17:21:12     64s] [NR-eGR] Layer group 1: route 2514 net(s) in layer range [2, 11]
[11/02 17:21:12     64s] (I)       ============  Phase 1a Route ============
[11/02 17:21:12     64s] (I)       Started Phase 1a ( Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Usage: 18566 = (9615 H, 8951 V) = (5.73% H, 5.66% V) = (1.644e+04um H, 1.531e+04um V)
[11/02 17:21:12     64s] (I)       
[11/02 17:21:12     64s] (I)       ============  Phase 1b Route ============
[11/02 17:21:12     64s] (I)       Usage: 18566 = (9615 H, 8951 V) = (5.73% H, 5.66% V) = (1.644e+04um H, 1.531e+04um V)
[11/02 17:21:12     64s] (I)       
[11/02 17:21:12     64s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.174786e+04um
[11/02 17:21:12     64s] (I)       ============  Phase 1c Route ============
[11/02 17:21:12     64s] (I)       Usage: 18566 = (9615 H, 8951 V) = (5.73% H, 5.66% V) = (1.644e+04um H, 1.531e+04um V)
[11/02 17:21:12     64s] (I)       
[11/02 17:21:12     64s] (I)       ============  Phase 1d Route ============
[11/02 17:21:12     64s] (I)       Usage: 18566 = (9615 H, 8951 V) = (5.73% H, 5.66% V) = (1.644e+04um H, 1.531e+04um V)
[11/02 17:21:12     64s] (I)       
[11/02 17:21:12     64s] (I)       ============  Phase 1e Route ============
[11/02 17:21:12     64s] (I)       Started Phase 1e ( Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Usage: 18566 = (9615 H, 8951 V) = (5.73% H, 5.66% V) = (1.644e+04um H, 1.531e+04um V)
[11/02 17:21:12     64s] (I)       
[11/02 17:21:12     64s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.174786e+04um
[11/02 17:21:12     64s] [NR-eGR] 
[11/02 17:21:12     64s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Run Multi-thread layer assignment with 1 threads
[11/02 17:21:12     64s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       ============  Phase 1l Route ============
[11/02 17:21:12     64s] (I)       
[11/02 17:21:12     64s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/02 17:21:12     64s] [NR-eGR]                        OverCon            
[11/02 17:21:12     64s] [NR-eGR]                         #Gcell     %Gcell
[11/02 17:21:12     64s] [NR-eGR]       Layer                (0)    OverCon 
[11/02 17:21:12     64s] [NR-eGR] ----------------------------------------------
[11/02 17:21:12     64s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:12     64s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:12     64s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:12     64s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:12     64s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:12     64s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:12     64s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:12     64s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:12     64s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:12     64s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:12     64s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:12     64s] [NR-eGR] ----------------------------------------------
[11/02 17:21:12     64s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/02 17:21:12     64s] [NR-eGR] 
[11/02 17:21:12     64s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       total 2D Cap : 328653 = (168702 H, 159951 V)
[11/02 17:21:12     64s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/02 17:21:12     64s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/02 17:21:12     64s] (I)       ============= track Assignment ============
[11/02 17:21:12     64s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Started Greedy Track Assignment ( Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[11/02 17:21:12     64s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] (I)       Run Multi-thread track assignment
[11/02 17:21:12     64s] (I)       Finished Greedy Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1234.25 MB )
[11/02 17:21:12     64s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:21:12     64s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 7900
[11/02 17:21:12     64s] [NR-eGR] Metal2  (2V) length: 1.132453e+04um, number of vias: 11664
[11/02 17:21:12     64s] [NR-eGR] Metal3  (3H) length: 1.503508e+04um, number of vias: 1722
[11/02 17:21:12     64s] [NR-eGR] Metal4  (4V) length: 4.952165e+03um, number of vias: 492
[11/02 17:21:12     64s] [NR-eGR] Metal5  (5H) length: 2.602550e+03um, number of vias: 277
[11/02 17:21:12     64s] [NR-eGR] Metal6  (6V) length: 1.245785e+03um, number of vias: 218
[11/02 17:21:12     64s] [NR-eGR] Metal7  (7H) length: 1.121850e+03um, number of vias: 111
[11/02 17:21:12     64s] [NR-eGR] Metal8  (8V) length: 5.978100e+02um, number of vias: 95
[11/02 17:21:12     64s] [NR-eGR] Metal9  (9H) length: 1.980000e+01um, number of vias: 33
[11/02 17:21:12     64s] [NR-eGR] Metal10 (10V) length: 3.040000e+00um, number of vias: 28
[11/02 17:21:12     64s] [NR-eGR] Metal11 (11H) length: 4.361000e+01um, number of vias: 0
[11/02 17:21:12     64s] [NR-eGR] Total length: 3.694622e+04um, number of vias: 22540
[11/02 17:21:12     64s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:21:12     64s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/02 17:21:12     64s] [NR-eGR] --------------------------------------------------------------------------
[11/02 17:21:12     64s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1207.04 MB )
[11/02 17:21:12     64s] Extraction called for design 'mpadd32_shift' of instances=1973 and nets=2526 using extraction engine 'preRoute' .
[11/02 17:21:12     64s] PreRoute RC Extraction called for design mpadd32_shift.
[11/02 17:21:12     64s] RC Extraction called in multi-corner(1) mode.
[11/02 17:21:12     64s] RCMode: PreRoute
[11/02 17:21:12     64s]       RC Corner Indexes            0   
[11/02 17:21:12     64s] Capacitance Scaling Factor   : 1.00000 
[11/02 17:21:12     64s] Resistance Scaling Factor    : 1.00000 
[11/02 17:21:12     64s] Clock Cap. Scaling Factor    : 1.00000 
[11/02 17:21:12     64s] Clock Res. Scaling Factor    : 1.00000 
[11/02 17:21:12     64s] Shrink Factor                : 1.00000
[11/02 17:21:12     64s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/02 17:21:12     64s] Using Quantus QRC technology file ...
[11/02 17:21:12     64s] LayerId::1 widthSet size::1
[11/02 17:21:12     64s] LayerId::2 widthSet size::1
[11/02 17:21:12     64s] LayerId::3 widthSet size::1
[11/02 17:21:12     64s] LayerId::4 widthSet size::1
[11/02 17:21:12     64s] LayerId::5 widthSet size::1
[11/02 17:21:12     64s] LayerId::6 widthSet size::1
[11/02 17:21:12     64s] LayerId::7 widthSet size::1
[11/02 17:21:12     64s] LayerId::8 widthSet size::1
[11/02 17:21:12     64s] LayerId::9 widthSet size::1
[11/02 17:21:12     64s] LayerId::10 widthSet size::1
[11/02 17:21:12     64s] LayerId::11 widthSet size::1
[11/02 17:21:12     64s] Updating RC grid for preRoute extraction ...
[11/02 17:21:12     64s] Initializing multi-corner resistance tables ...
[11/02 17:21:12     64s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1205.043M)
[11/02 17:21:12     64s] Compute RC Scale Done ...
[11/02 17:21:12     64s] OPERPROF: Starting HotSpotCal at level 1, MEM:1205.0M
[11/02 17:21:12     64s] [hotspot] +------------+---------------+---------------+
[11/02 17:21:12     64s] [hotspot] |            |   max hotspot | total hotspot |
[11/02 17:21:12     64s] [hotspot] +------------+---------------+---------------+
[11/02 17:21:12     64s] [hotspot] | normalized |          0.00 |          0.00 |
[11/02 17:21:12     64s] [hotspot] +------------+---------------+---------------+
[11/02 17:21:12     64s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/02 17:21:12     64s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/02 17:21:12     64s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1205.0M
[11/02 17:21:12     65s] #################################################################################
[11/02 17:21:12     65s] # Design Stage: PreRoute
[11/02 17:21:12     65s] # Design Name: mpadd32_shift
[11/02 17:21:12     65s] # Design Mode: 45nm
[11/02 17:21:12     65s] # Analysis Mode: MMMC Non-OCV 
[11/02 17:21:12     65s] # Parasitics Mode: No SPEF/RCDB
[11/02 17:21:12     65s] # Signoff Settings: SI Off 
[11/02 17:21:12     65s] #################################################################################
[11/02 17:21:12     65s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:21:12     65s] Calculate delays in BcWc mode...
[11/02 17:21:12     65s] Topological Sorting (REAL = 0:00:00.0, MEM = 1214.3M, InitMEM = 1214.3M)
[11/02 17:21:12     65s] Start delay calculation (fullDC) (1 T). (MEM=1214.35)
[11/02 17:21:12     65s] End AAE Lib Interpolated Model. (MEM=1230.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:21:12     65s] Total number of fetched objects 2524
[11/02 17:21:12     65s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:21:12     65s] End delay calculation. (MEM=1273.25 CPU=0:00:00.3 REAL=0:00:00.0)
[11/02 17:21:12     65s] End delay calculation (fullDC). (MEM=1273.25 CPU=0:00:00.5 REAL=0:00:00.0)
[11/02 17:21:12     65s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1273.3M) ***
[11/02 17:21:12     65s] Begin: GigaOpt postEco DRV Optimization
[11/02 17:21:12     65s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS
[11/02 17:21:12     65s] Info: 10 nets with fixed/cover wires excluded.
[11/02 17:21:13     65s] Info: 10 clock nets excluded from IPO operation.
[11/02 17:21:13     65s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:05.6/0:01:09.1 (0.9), mem = 1273.3M
[11/02 17:21:13     65s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14382.9
[11/02 17:21:13     65s] PhyDesignGrid: maxLocalDensity 0.98
[11/02 17:21:13     65s] ### Creating PhyDesignMc. totSessionCpu=0:01:06 mem=1273.3M
[11/02 17:21:13     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:1273.3M
[11/02 17:21:13     65s] #spOpts: N=45 mergeVia=F 
[11/02 17:21:13     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1273.3M
[11/02 17:21:13     65s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1273.3M
[11/02 17:21:13     65s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[11/02 17:21:13     65s] Type 'man IMPSP-365' for more detail.
[11/02 17:21:13     65s] Core basic site is CoreSite
[11/02 17:21:13     65s] SiteArray: non-trimmed site array dimensions = 59 x 506
[11/02 17:21:13     65s] SiteArray: use 122,880 bytes
[11/02 17:21:13     65s] SiteArray: current memory after site array memory allocation 1273.4M
[11/02 17:21:13     65s] SiteArray: FP blocked sites are writable
[11/02 17:21:13     65s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/02 17:21:13     65s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1273.4M
[11/02 17:21:13     65s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:1273.4M
[11/02 17:21:13     65s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.050, MEM:1273.4M
[11/02 17:21:13     65s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.051, MEM:1273.4M
[11/02 17:21:13     65s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1273.4MB).
[11/02 17:21:13     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.057, REAL:0.057, MEM:1273.4M
[11/02 17:21:13     65s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:06 mem=1273.4M
[11/02 17:21:13     65s] 
[11/02 17:21:13     65s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[11/02 17:21:13     65s] ### Creating LA Mngr. totSessionCpu=0:01:06 mem=1273.4M
[11/02 17:21:13     65s] ### Creating LA Mngr, finished. totSessionCpu=0:01:06 mem=1273.4M
[11/02 17:21:13     66s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1292.4M
[11/02 17:21:13     66s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1292.4M
[11/02 17:21:13     66s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/02 17:21:13     66s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/02 17:21:13     66s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/02 17:21:13     66s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/02 17:21:13     66s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/02 17:21:13     66s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/02 17:21:13     66s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    96.06|     0.00|       0|       0|       0|  69.18|          |         |
[11/02 17:21:13     66s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/02 17:21:13     66s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    96.06|     0.00|       0|       0|       0|  69.18| 0:00:00.0|  1292.4M|
[11/02 17:21:13     66s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/02 17:21:13     66s] **** Begin NDR-Layer Usage Statistics ****
[11/02 17:21:13     66s] Layer 3 has 10 constrained nets 
[11/02 17:21:13     66s] **** End NDR-Layer Usage Statistics ****
[11/02 17:21:13     66s] 
[11/02 17:21:13     66s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1292.4M) ***
[11/02 17:21:13     66s] 
[11/02 17:21:13     66s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14382.9
[11/02 17:21:13     66s] *** DrvOpt [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:06.6/0:01:10.0 (1.0), mem = 1273.4M
[11/02 17:21:13     66s] End: GigaOpt postEco DRV Optimization
[11/02 17:21:13     66s] **INFO: Flow update: Design timing is met.
[11/02 17:21:13     66s] **INFO: Flow update: Design timing is met.
[11/02 17:21:13     66s] **INFO: Flow update: Design timing is met.
[11/02 17:21:13     66s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[11/02 17:21:13     66s] ### Creating LA Mngr. totSessionCpu=0:01:07 mem=1273.4M
[11/02 17:21:13     66s] ### Creating LA Mngr, finished. totSessionCpu=0:01:07 mem=1273.4M
[11/02 17:21:13     66s] Re-routed 0 nets
[11/02 17:21:14     66s] #optDebug: fT-D <X 1 0 0 0>
[11/02 17:21:14     66s] 
[11/02 17:21:14     66s] Active setup views:
[11/02 17:21:14     66s]  av_wc
[11/02 17:21:14     66s]   Dominating endpoints: 0
[11/02 17:21:14     66s]   Dominating TNS: -0.000
[11/02 17:21:14     66s] 
[11/02 17:21:14     66s] Extraction called for design 'mpadd32_shift' of instances=1973 and nets=2526 using extraction engine 'preRoute' .
[11/02 17:21:14     66s] PreRoute RC Extraction called for design mpadd32_shift.
[11/02 17:21:14     66s] RC Extraction called in multi-corner(1) mode.
[11/02 17:21:14     66s] RCMode: PreRoute
[11/02 17:21:14     66s]       RC Corner Indexes            0   
[11/02 17:21:14     66s] Capacitance Scaling Factor   : 1.00000 
[11/02 17:21:14     66s] Resistance Scaling Factor    : 1.00000 
[11/02 17:21:14     66s] Clock Cap. Scaling Factor    : 1.00000 
[11/02 17:21:14     66s] Clock Res. Scaling Factor    : 1.00000 
[11/02 17:21:14     66s] Shrink Factor                : 1.00000
[11/02 17:21:14     66s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/02 17:21:14     66s] Using Quantus QRC technology file ...
[11/02 17:21:14     66s] LayerId::1 widthSet size::1
[11/02 17:21:14     66s] LayerId::2 widthSet size::1
[11/02 17:21:14     66s] LayerId::3 widthSet size::1
[11/02 17:21:14     66s] LayerId::4 widthSet size::1
[11/02 17:21:14     66s] LayerId::5 widthSet size::1
[11/02 17:21:14     66s] LayerId::6 widthSet size::1
[11/02 17:21:14     66s] LayerId::7 widthSet size::1
[11/02 17:21:14     66s] LayerId::8 widthSet size::1
[11/02 17:21:14     66s] LayerId::9 widthSet size::1
[11/02 17:21:14     66s] LayerId::10 widthSet size::1
[11/02 17:21:14     66s] LayerId::11 widthSet size::1
[11/02 17:21:14     66s] Initializing multi-corner resistance tables ...
[11/02 17:21:14     66s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1215.168M)
[11/02 17:21:14     66s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Started Loading and Dumping File ( Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Reading DB...
[11/02 17:21:14     66s] (I)       Read data from FE... (mem=1215.2M)
[11/02 17:21:14     66s] (I)       Read nodes and places... (mem=1215.2M)
[11/02 17:21:14     66s] (I)       Done Read nodes and places (cpu=0.002s, mem=1215.2M)
[11/02 17:21:14     66s] (I)       Read nets... (mem=1215.2M)
[11/02 17:21:14     66s] (I)       Done Read nets (cpu=0.005s, mem=1215.2M)
[11/02 17:21:14     66s] (I)       Done Read data from FE (cpu=0.007s, mem=1215.2M)
[11/02 17:21:14     66s] (I)       before initializing RouteDB syMemory usage = 1215.2 MB
[11/02 17:21:14     66s] (I)                              : false
[11/02 17:21:14     66s] (I)       Honor MSV route constraint: false
[11/02 17:21:14     66s] (I)       Maximum routing layer  : 127
[11/02 17:21:14     66s] (I)       Minimum routing layer  : 2
[11/02 17:21:14     66s] (I)       Supply scale factor H  : 1.00
[11/02 17:21:14     66s] (I)       Supply scale factor V  : 1.00
[11/02 17:21:14     66s] (I)       Number of tracks used by clock wire: 0
[11/02 17:21:14     66s] (I)       Reverse direction      : 
[11/02 17:21:14     66s] (I)       Honor partition pin guides: true
[11/02 17:21:14     66s] (I)       Only route the nets which are selected in the DB: false
[11/02 17:21:14     66s] (I)       Route secondary PG pins: false
[11/02 17:21:14     66s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[11/02 17:21:14     66s] (I)                              : true
[11/02 17:21:14     66s] (I)                              : true
[11/02 17:21:14     66s] (I)                              : true
[11/02 17:21:14     66s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[11/02 17:21:14     66s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[11/02 17:21:14     66s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[11/02 17:21:14     66s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[11/02 17:21:14     66s] (I)       Counted 3658 PG shapes. We will not process PG shapes layer by layer.
[11/02 17:21:14     66s] (I)       build grid graph
[11/02 17:21:14     66s] (I)       build grid graph start
[11/02 17:21:14     66s] [NR-eGR] Track table information for default rule: 
[11/02 17:21:14     66s] [NR-eGR] Metal1 has no routable track
[11/02 17:21:14     66s] [NR-eGR] Metal2 has single uniform track structure
[11/02 17:21:14     66s] [NR-eGR] Metal3 has single uniform track structure
[11/02 17:21:14     66s] [NR-eGR] Metal4 has single uniform track structure
[11/02 17:21:14     66s] [NR-eGR] Metal5 has single uniform track structure
[11/02 17:21:14     66s] [NR-eGR] Metal6 has single uniform track structure
[11/02 17:21:14     66s] [NR-eGR] Metal7 has single uniform track structure
[11/02 17:21:14     66s] [NR-eGR] Metal8 has single uniform track structure
[11/02 17:21:14     66s] [NR-eGR] Metal9 has single uniform track structure
[11/02 17:21:14     66s] [NR-eGR] Metal10 has single uniform track structure
[11/02 17:21:14     66s] [NR-eGR] Metal11 has single uniform track structure
[11/02 17:21:14     66s] (I)       build grid graph end
[11/02 17:21:14     66s] (I)       ===========================================================================
[11/02 17:21:14     66s] (I)       == Report All Rule Vias ==
[11/02 17:21:14     66s] (I)       ===========================================================================
[11/02 17:21:14     66s] (I)        Via Rule : (Default)
[11/02 17:21:14     66s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:21:14     66s] (I)       ---------------------------------------------------------------------------
[11/02 17:21:14     66s] (I)        1    3 : M2_M1_VH                    7 : M2_M1_1x2_HV_N           
[11/02 17:21:14     66s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[11/02 17:21:14     66s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[11/02 17:21:14     66s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[11/02 17:21:14     66s] (I)        5   41 : M6_M5_VH                   47 : M6_M5_1x2_HV_N           
[11/02 17:21:14     66s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[11/02 17:21:14     66s] (I)        7   61 : M8_M7_VH                   67 : M8_M7_1x2_HV_N           
[11/02 17:21:14     66s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[11/02 17:21:14     66s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[11/02 17:21:14     66s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[11/02 17:21:14     66s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:21:14     66s] (I)       ===========================================================================
[11/02 17:21:14     66s] (I)        Via Rule : LEFSpecialRouteSpec
[11/02 17:21:14     66s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:21:14     66s] (I)       ---------------------------------------------------------------------------
[11/02 17:21:14     66s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:21:14     66s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:21:14     66s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:21:14     66s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:21:14     66s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:21:14     66s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:21:14     66s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:21:14     66s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:21:14     66s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:21:14     66s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:21:14     66s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:21:14     66s] (I)       ===========================================================================
[11/02 17:21:14     66s] (I)        Via Rule : VLMDefaultSetup
[11/02 17:21:14     66s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:21:14     66s] (I)       ---------------------------------------------------------------------------
[11/02 17:21:14     66s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:21:14     66s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:21:14     66s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:21:14     66s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:21:14     66s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:21:14     66s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:21:14     66s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:21:14     66s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:21:14     66s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:21:14     66s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:21:14     66s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:21:14     66s] (I)       ===========================================================================
[11/02 17:21:14     66s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Num PG vias on layer 1 : 0
[11/02 17:21:14     66s] (I)       Num PG vias on layer 2 : 0
[11/02 17:21:14     66s] (I)       Num PG vias on layer 3 : 0
[11/02 17:21:14     66s] (I)       Num PG vias on layer 4 : 0
[11/02 17:21:14     66s] (I)       Num PG vias on layer 5 : 0
[11/02 17:21:14     66s] (I)       Num PG vias on layer 6 : 0
[11/02 17:21:14     66s] (I)       Num PG vias on layer 7 : 0
[11/02 17:21:14     66s] (I)       Num PG vias on layer 8 : 0
[11/02 17:21:14     66s] (I)       Num PG vias on layer 9 : 0
[11/02 17:21:14     66s] (I)       Num PG vias on layer 10 : 0
[11/02 17:21:14     66s] (I)       Num PG vias on layer 11 : 0
[11/02 17:21:14     66s] [NR-eGR] Read 6509 PG shapes
[11/02 17:21:14     66s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] [NR-eGR] #Routing Blockages  : 0
[11/02 17:21:14     66s] [NR-eGR] #Instance Blockages : 0
[11/02 17:21:14     66s] [NR-eGR] #PG Blockages       : 6509
[11/02 17:21:14     66s] [NR-eGR] #Bump Blockages     : 0
[11/02 17:21:14     66s] [NR-eGR] #Boundary Blockages : 0
[11/02 17:21:14     66s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[11/02 17:21:14     66s] [NR-eGR] Num Prerouted Nets = 10  Num Prerouted Wires = 2510
[11/02 17:21:14     66s] (I)       readDataFromPlaceDB
[11/02 17:21:14     66s] (I)       Read net information..
[11/02 17:21:14     66s] [NR-eGR] Read numTotalNets=2524  numIgnoredNets=10
[11/02 17:21:14     66s] (I)       Read testcase time = 0.001 seconds
[11/02 17:21:14     66s] 
[11/02 17:21:14     66s] (I)       early_global_route_priority property id does not exist.
[11/02 17:21:14     66s] (I)       Start initializing grid graph
[11/02 17:21:14     66s] (I)       End initializing grid graph
[11/02 17:21:14     66s] (I)       Model blockages into capacity
[11/02 17:21:14     66s] (I)       Read Num Blocks=6509  Num Prerouted Wires=2510  Num CS=0
[11/02 17:21:14     66s] (I)       Started Modeling ( Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Started Modeling Layer 1 ( Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Started Modeling Layer 2 ( Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Layer 1 (V) : #blockages 840 : #preroutes 891
[11/02 17:21:14     66s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Started Modeling Layer 3 ( Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Layer 2 (H) : #blockages 840 : #preroutes 1398
[11/02 17:21:14     66s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Started Modeling Layer 4 ( Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Layer 3 (V) : #blockages 840 : #preroutes 212
[11/02 17:21:14     66s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Started Modeling Layer 5 ( Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Layer 4 (H) : #blockages 840 : #preroutes 3
[11/02 17:21:14     66s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Started Modeling Layer 6 ( Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Layer 5 (V) : #blockages 840 : #preroutes 2
[11/02 17:21:14     66s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Started Modeling Layer 7 ( Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Layer 6 (H) : #blockages 840 : #preroutes 3
[11/02 17:21:14     66s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Started Modeling Layer 8 ( Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Layer 7 (V) : #blockages 840 : #preroutes 1
[11/02 17:21:14     66s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Started Modeling Layer 9 ( Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Layer 8 (H) : #blockages 525 : #preroutes 0
[11/02 17:21:14     66s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Started Modeling Layer 10 ( Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Layer 9 (V) : #blockages 104 : #preroutes 0
[11/02 17:21:14     66s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Started Modeling Layer 11 ( Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[11/02 17:21:14     66s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Number of ignored nets = 10
[11/02 17:21:14     66s] (I)       Number of fixed nets = 10.  Ignored: Yes
[11/02 17:21:14     66s] (I)       Number of clock nets = 10.  Ignored: No
[11/02 17:21:14     66s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/02 17:21:14     66s] (I)       Number of special nets = 0.  Ignored: Yes
[11/02 17:21:14     66s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/02 17:21:14     66s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/02 17:21:14     66s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/02 17:21:14     66s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/02 17:21:14     66s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/02 17:21:14     66s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1215.2 MB
[11/02 17:21:14     66s] (I)       Ndr track 0 does not exist
[11/02 17:21:14     66s] (I)       Ndr track 0 does not exist
[11/02 17:21:14     66s] (I)       Layer1  viaCost=200.00
[11/02 17:21:14     66s] (I)       Layer2  viaCost=200.00
[11/02 17:21:14     66s] (I)       Layer3  viaCost=200.00
[11/02 17:21:14     66s] (I)       Layer4  viaCost=200.00
[11/02 17:21:14     66s] (I)       Layer5  viaCost=200.00
[11/02 17:21:14     66s] (I)       Layer6  viaCost=200.00
[11/02 17:21:14     66s] (I)       Layer7  viaCost=200.00
[11/02 17:21:14     66s] (I)       Layer8  viaCost=200.00
[11/02 17:21:14     66s] (I)       Layer9  viaCost=200.00
[11/02 17:21:14     66s] (I)       Layer10  viaCost=200.00
[11/02 17:21:14     66s] (I)       ---------------------Grid Graph Info--------------------
[11/02 17:21:14     66s] (I)       Routing area        : (0, 0) - (231200, 229140)
[11/02 17:21:14     66s] (I)       Core area           : (14400, 13680) - (216800, 215460)
[11/02 17:21:14     66s] (I)       Site width          :   400  (dbu)
[11/02 17:21:14     66s] (I)       Row height          :  3420  (dbu)
[11/02 17:21:14     66s] (I)       GCell width         :  3420  (dbu)
[11/02 17:21:14     66s] (I)       GCell height        :  3420  (dbu)
[11/02 17:21:14     66s] (I)       Grid                :    68    67    11
[11/02 17:21:14     66s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/02 17:21:14     66s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/02 17:21:14     66s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/02 17:21:14     66s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/02 17:21:14     66s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/02 17:21:14     66s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/02 17:21:14     66s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/02 17:21:14     66s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190   600   570
[11/02 17:21:14     66s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/02 17:21:14     66s] (I)       Total num of tracks :     0   578   603   578   603   578   603   578   603   231   241
[11/02 17:21:14     66s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/02 17:21:14     66s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/02 17:21:14     66s] (I)       --------------------------------------------------------
[11/02 17:21:14     66s] 
[11/02 17:21:14     66s] [NR-eGR] ============ Routing rule table ============
[11/02 17:21:14     66s] [NR-eGR] Rule id: 0  Nets: 0 
[11/02 17:21:14     66s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[11/02 17:21:14     66s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800  L7=760  L8=800  L9=760  L10=2000  L11=1900
[11/02 17:21:14     66s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2  L11=2
[11/02 17:21:14     66s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:21:14     66s] [NR-eGR] Rule id: 1  Nets: 2514 
[11/02 17:21:14     66s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/02 17:21:14     66s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[11/02 17:21:14     66s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:21:14     66s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:21:14     66s] [NR-eGR] ========================================
[11/02 17:21:14     66s] [NR-eGR] 
[11/02 17:21:14     66s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/02 17:21:14     66s] (I)       blocked tracks on layer2 : = 6840 / 38726 (17.66%)
[11/02 17:21:14     66s] (I)       blocked tracks on layer3 : = 1560 / 41004 (3.80%)
[11/02 17:21:14     66s] (I)       blocked tracks on layer4 : = 6840 / 38726 (17.66%)
[11/02 17:21:14     66s] (I)       blocked tracks on layer5 : = 1560 / 41004 (3.80%)
[11/02 17:21:14     66s] (I)       blocked tracks on layer6 : = 6840 / 38726 (17.66%)
[11/02 17:21:14     66s] (I)       blocked tracks on layer7 : = 1560 / 41004 (3.80%)
[11/02 17:21:14     66s] (I)       blocked tracks on layer8 : = 6900 / 38726 (17.82%)
[11/02 17:21:14     66s] (I)       blocked tracks on layer9 : = 14525 / 41004 (35.42%)
[11/02 17:21:14     66s] (I)       blocked tracks on layer10 : = 5400 / 15477 (34.89%)
[11/02 17:21:14     66s] (I)       blocked tracks on layer11 : = 0 / 16388 (0.00%)
[11/02 17:21:14     66s] (I)       After initializing earlyGlobalRoute syMemory usage = 1215.2 MB
[11/02 17:21:14     66s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Started Global Routing ( Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       ============= Initialization =============
[11/02 17:21:14     66s] (I)       totalPins=7881  totalGlobalPin=7675 (97.39%)
[11/02 17:21:14     66s] (I)       Started Build MST ( Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Generate topology with single threads
[11/02 17:21:14     66s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       total 2D Cap : 326141 = (167878 H, 158263 V)
[11/02 17:21:14     66s] [NR-eGR] Layer group 1: route 2514 net(s) in layer range [2, 11]
[11/02 17:21:14     66s] (I)       ============  Phase 1a Route ============
[11/02 17:21:14     66s] (I)       Started Phase 1a ( Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Usage: 18566 = (9615 H, 8951 V) = (5.73% H, 5.66% V) = (1.644e+04um H, 1.531e+04um V)
[11/02 17:21:14     66s] (I)       
[11/02 17:21:14     66s] (I)       ============  Phase 1b Route ============
[11/02 17:21:14     66s] (I)       Usage: 18566 = (9615 H, 8951 V) = (5.73% H, 5.66% V) = (1.644e+04um H, 1.531e+04um V)
[11/02 17:21:14     66s] (I)       
[11/02 17:21:14     66s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.174786e+04um
[11/02 17:21:14     66s] (I)       ============  Phase 1c Route ============
[11/02 17:21:14     66s] (I)       Usage: 18566 = (9615 H, 8951 V) = (5.73% H, 5.66% V) = (1.644e+04um H, 1.531e+04um V)
[11/02 17:21:14     66s] (I)       
[11/02 17:21:14     66s] (I)       ============  Phase 1d Route ============
[11/02 17:21:14     66s] (I)       Usage: 18566 = (9615 H, 8951 V) = (5.73% H, 5.66% V) = (1.644e+04um H, 1.531e+04um V)
[11/02 17:21:14     66s] (I)       
[11/02 17:21:14     66s] (I)       ============  Phase 1e Route ============
[11/02 17:21:14     66s] (I)       Started Phase 1e ( Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Usage: 18566 = (9615 H, 8951 V) = (5.73% H, 5.66% V) = (1.644e+04um H, 1.531e+04um V)
[11/02 17:21:14     66s] (I)       
[11/02 17:21:14     66s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.174786e+04um
[11/02 17:21:14     66s] [NR-eGR] 
[11/02 17:21:14     66s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       Run Multi-thread layer assignment with 1 threads
[11/02 17:21:14     66s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       ============  Phase 1l Route ============
[11/02 17:21:14     66s] (I)       
[11/02 17:21:14     66s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/02 17:21:14     66s] [NR-eGR]                        OverCon            
[11/02 17:21:14     66s] [NR-eGR]                         #Gcell     %Gcell
[11/02 17:21:14     66s] [NR-eGR]       Layer                (0)    OverCon 
[11/02 17:21:14     66s] [NR-eGR] ----------------------------------------------
[11/02 17:21:14     66s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:14     66s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:14     66s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:14     66s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:14     66s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:14     66s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:14     66s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:14     66s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:14     66s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:14     66s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:14     66s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:14     66s] [NR-eGR] ----------------------------------------------
[11/02 17:21:14     66s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/02 17:21:14     66s] [NR-eGR] 
[11/02 17:21:14     66s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] (I)       total 2D Cap : 328653 = (168702 H, 159951 V)
[11/02 17:21:14     66s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/02 17:21:14     66s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/02 17:21:14     66s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1215.17 MB )
[11/02 17:21:14     66s] OPERPROF: Starting HotSpotCal at level 1, MEM:1215.2M
[11/02 17:21:14     66s] [hotspot] +------------+---------------+---------------+
[11/02 17:21:14     66s] [hotspot] |            |   max hotspot | total hotspot |
[11/02 17:21:14     66s] [hotspot] +------------+---------------+---------------+
[11/02 17:21:14     66s] [hotspot] | normalized |          0.00 |          0.00 |
[11/02 17:21:14     66s] [hotspot] +------------+---------------+---------------+
[11/02 17:21:14     66s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/02 17:21:14     66s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/02 17:21:14     66s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1215.2M
[11/02 17:21:14     66s] Starting delay calculation for Setup views
[11/02 17:21:14     66s] #################################################################################
[11/02 17:21:14     66s] # Design Stage: PreRoute
[11/02 17:21:14     66s] # Design Name: mpadd32_shift
[11/02 17:21:14     66s] # Design Mode: 45nm
[11/02 17:21:14     66s] # Analysis Mode: MMMC Non-OCV 
[11/02 17:21:14     66s] # Parasitics Mode: No SPEF/RCDB
[11/02 17:21:14     66s] # Signoff Settings: SI Off 
[11/02 17:21:14     66s] #################################################################################
[11/02 17:21:14     66s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:21:14     66s] Calculate delays in BcWc mode...
[11/02 17:21:14     66s] Topological Sorting (REAL = 0:00:00.0, MEM = 1217.2M, InitMEM = 1217.2M)
[11/02 17:21:14     66s] Start delay calculation (fullDC) (1 T). (MEM=1217.18)
[11/02 17:21:14     66s] End AAE Lib Interpolated Model. (MEM=1233.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:21:14     67s] Total number of fetched objects 2524
[11/02 17:21:14     67s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:21:14     67s] End delay calculation. (MEM=1281.08 CPU=0:00:00.3 REAL=0:00:00.0)
[11/02 17:21:14     67s] End delay calculation (fullDC). (MEM=1281.08 CPU=0:00:00.5 REAL=0:00:00.0)
[11/02 17:21:14     67s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1281.1M) ***
[11/02 17:21:14     67s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:01:07 mem=1281.1M)
[11/02 17:21:14     67s] Reported timing to dir ./timingReports
[11/02 17:21:14     67s] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1153.8M, totSessionCpu=0:01:07 **
[11/02 17:21:14     67s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1236.1M
[11/02 17:21:14     67s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.047, REAL:0.047, MEM:1236.1M
[11/02 17:21:15     67s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.063  | 96.063  | 98.924  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.183%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1151.3M, totSessionCpu=0:01:08 **
[11/02 17:21:15     67s] Deleting Cell Server ...
[11/02 17:21:15     67s] Deleting Lib Analyzer.
[11/02 17:21:15     67s] *** Finished optDesign ***
[11/02 17:21:16     67s] 
[11/02 17:21:16     67s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:15.6 real=0:00:16.7)
[11/02 17:21:16     67s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:01.3 real=0:00:01.3)
[11/02 17:21:16     67s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[11/02 17:21:16     67s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/02 17:21:16     67s] Info: pop threads available for lower-level modules during optimization.
[11/02 17:21:16     67s] Info: Destroy the CCOpt slew target map.
[11/02 17:21:16     67s] clean pInstBBox. size 0
[11/02 17:21:16     67s] Set place::cacheFPlanSiteMark to 0
[11/02 17:21:16     67s] 
[11/02 17:21:16     67s] *** Summary of all messages that are not suppressed in this session:
[11/02 17:21:16     67s] Severity  ID               Count  Summary                                  
[11/02 17:21:16     67s] WARNING   IMPSP-270            8  Cannot find a legal location for MASTER ...
[11/02 17:21:16     67s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/02 17:21:16     67s] WARNING   IMPSP-365            7  Design has inst(s) with SITE '%s', but t...
[11/02 17:21:16     67s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[11/02 17:21:16     67s] WARNING   IMPCCOPT-1261       36  The skew target of %s for %s is too smal...
[11/02 17:21:16     67s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
[11/02 17:21:16     67s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[11/02 17:21:16     67s] *** Message Summary: 60 warning(s), 0 error(s)
[11/02 17:21:16     67s] 
[11/02 17:21:16     67s] #% End ccopt_design (date=11/02 17:21:16, total cpu=0:00:25.3, real=0:00:27.0, peak res=1296.7M, current mem=1059.2M)
[11/02 17:21:16     67s] <CMD> report_ccopt_clock_trees -file clock_trees.rpt
[11/02 17:21:16     67s] Clock tree timing engine global stage delay update for typ_rc_wc:setup.early...
[11/02 17:21:16     67s] Creating Cell Server ...(0, 0, 0, 0)
[11/02 17:21:16     67s] Summary for sequential cells identification: 
[11/02 17:21:16     67s]   Identified SBFF number: 104
[11/02 17:21:16     67s]   Identified MBFF number: 0
[11/02 17:21:16     67s]   Identified SB Latch number: 0
[11/02 17:21:16     67s]   Identified MB Latch number: 0
[11/02 17:21:16     67s]   Not identified SBFF number: 16
[11/02 17:21:16     67s]   Not identified MBFF number: 0
[11/02 17:21:16     67s]   Not identified SB Latch number: 0
[11/02 17:21:16     67s]   Not identified MB Latch number: 0
[11/02 17:21:16     67s]   Number of sequential cells which are not FFs: 32
[11/02 17:21:16     67s]  Visiting view : av_wc
[11/02 17:21:16     67s]    : PowerDomain = none : Weighted F : unweighted  = 22.00 (1.000) with rcCorner = 0
[11/02 17:21:16     67s]    : PowerDomain = none : Weighted F : unweighted  = 8.60 (1.000) with rcCorner = -1
[11/02 17:21:16     67s]  Visiting view : av_bc
[11/02 17:21:16     67s]    : PowerDomain = none : Weighted F : unweighted  = 9.60 (1.000) with rcCorner = 0
[11/02 17:21:16     67s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[11/02 17:21:16     67s]  Setting StdDelay to 22.00
[11/02 17:21:16     67s] Creating Cell Server, finished. 
[11/02 17:21:16     67s] 
[11/02 17:21:16     67s] End AAE Lib Interpolated Model. (MEM=1160.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:21:16     67s] Clock tree timing engine global stage delay update for typ_rc_wc:setup.early done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/02 17:21:16     67s] Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
[11/02 17:21:16     67s] Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:21:16     67s] Clock tree timing engine global stage delay update for typ_rc_bc:hold.early...
[11/02 17:21:16     67s] Clock tree timing engine global stage delay update for typ_rc_bc:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:21:16     67s] Clock tree timing engine global stage delay update for typ_rc_bc:hold.late...
[11/02 17:21:16     67s] Clock tree timing engine global stage delay update for typ_rc_bc:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:21:16     67s] <CMD> report_ccopt_skew_groups -file skew_groups.rpt
[11/02 17:21:16     67s] Clock tree timing engine global stage delay update for typ_rc_wc:setup.early...
[11/02 17:21:16     67s] End AAE Lib Interpolated Model. (MEM=1199.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:21:16     68s] Clock tree timing engine global stage delay update for typ_rc_wc:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:21:16     68s] Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
[11/02 17:21:16     68s] Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:21:16     68s] Clock tree timing engine global stage delay update for typ_rc_bc:hold.early...
[11/02 17:21:16     68s] Clock tree timing engine global stage delay update for typ_rc_bc:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:21:16     68s] Clock tree timing engine global stage delay update for typ_rc_bc:hold.late...
[11/02 17:21:16     68s] Clock tree timing engine global stage delay update for typ_rc_bc:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:21:16     68s] <CMD> optDesign -postCTS -hold
[11/02 17:21:16     68s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1059.9M, totSessionCpu=0:01:08 **
[11/02 17:21:16     68s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/02 17:21:16     68s] GigaOpt running with 1 threads.
[11/02 17:21:16     68s] Info: 1 threads available for lower-level modules during optimization.
[11/02 17:21:16     68s] Need call spDPlaceInit before registerPrioInstLoc.
[11/02 17:21:16     68s] OPERPROF: Starting DPlace-Init at level 1, MEM:1157.1M
[11/02 17:21:16     68s] #spOpts: N=45 mergeVia=F 
[11/02 17:21:16     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1157.1M
[11/02 17:21:16     68s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1157.1M
[11/02 17:21:16     68s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[11/02 17:21:16     68s] Type 'man IMPSP-365' for more detail.
[11/02 17:21:16     68s] Core basic site is CoreSite
[11/02 17:21:16     68s] SiteArray: non-trimmed site array dimensions = 59 x 506
[11/02 17:21:16     68s] SiteArray: use 122,880 bytes
[11/02 17:21:16     68s] SiteArray: current memory after site array memory allocation 1157.2M
[11/02 17:21:16     68s] SiteArray: FP blocked sites are writable
[11/02 17:21:16     68s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/02 17:21:16     68s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1157.2M
[11/02 17:21:16     68s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:1157.2M
[11/02 17:21:16     68s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.050, MEM:1157.2M
[11/02 17:21:16     68s] OPERPROF:     Starting CMU at level 3, MEM:1157.2M
[11/02 17:21:16     68s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1157.2M
[11/02 17:21:16     68s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.052, REAL:0.052, MEM:1157.2M
[11/02 17:21:16     68s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1157.2MB).
[11/02 17:21:16     68s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.057, REAL:0.057, MEM:1157.2M
[11/02 17:21:16     68s] Unmarking site CoreSiteDouble for LLC-use, as it has no rows.
[11/02 17:21:16     68s] 
[11/02 17:21:16     68s] Creating Lib Analyzer ...
[11/02 17:21:16     68s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/02 17:21:16     68s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/02 17:21:16     68s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/02 17:21:16     68s] 
[11/02 17:21:17     68s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:09 mem=1165.3M
[11/02 17:21:17     68s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:09 mem=1165.3M
[11/02 17:21:17     68s] Creating Lib Analyzer, finished. 
[11/02 17:21:17     68s] 
[11/02 17:21:17     68s] Inside New SAV Test Harness
[11/02 17:21:17     68s] 
[11/02 17:21:17     68s] Both power views already specified through SAV. Applying 'set_power_analysis_mode -reset'
[11/02 17:21:17     68s]     0.00V	    VSS
[11/02 17:21:17     68s]     1.08V	    VDD
[11/02 17:21:17     68s] Processing average sequential pin duty cycle 
[11/02 17:21:17     68s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1066.1M, totSessionCpu=0:01:09 **
[11/02 17:21:17     68s] *** optDesign -postCTS ***
[11/02 17:21:17     68s] DRC Margin: user margin 0.0
[11/02 17:21:17     68s] Hold Target Slack: user slack 0
[11/02 17:21:17     68s] Setup Target Slack: user slack 0;
[11/02 17:21:17     68s] setUsefulSkewMode -ecoRoute false
[11/02 17:21:17     68s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1165.3M
[11/02 17:21:17     68s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.046, REAL:0.046, MEM:1165.3M
[11/02 17:21:17     68s] Deleting Cell Server ...
[11/02 17:21:17     68s] Deleting Lib Analyzer.
[11/02 17:21:17     68s] Creating Cell Server ...(0, 0, 0, 0)
[11/02 17:21:17     68s] Summary for sequential cells identification: 
[11/02 17:21:17     68s]   Identified SBFF number: 104
[11/02 17:21:17     68s]   Identified MBFF number: 0
[11/02 17:21:17     68s]   Identified SB Latch number: 0
[11/02 17:21:17     68s]   Identified MB Latch number: 0
[11/02 17:21:17     68s]   Not identified SBFF number: 16
[11/02 17:21:17     68s]   Not identified MBFF number: 0
[11/02 17:21:17     68s]   Not identified SB Latch number: 0
[11/02 17:21:17     68s]   Not identified MB Latch number: 0
[11/02 17:21:17     68s]   Number of sequential cells which are not FFs: 32
[11/02 17:21:17     68s]  Visiting view : av_wc
[11/02 17:21:17     68s]    : PowerDomain = none : Weighted F : unweighted  = 22.00 (1.000) with rcCorner = 0
[11/02 17:21:17     68s]    : PowerDomain = none : Weighted F : unweighted  = 8.60 (1.000) with rcCorner = -1
[11/02 17:21:17     68s]  Visiting view : av_bc
[11/02 17:21:17     68s]    : PowerDomain = none : Weighted F : unweighted  = 9.60 (1.000) with rcCorner = 0
[11/02 17:21:17     68s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[11/02 17:21:17     68s]  Setting StdDelay to 22.00
[11/02 17:21:17     68s] Creating Cell Server, finished. 
[11/02 17:21:17     68s] 
[11/02 17:21:17     68s] Deleting Cell Server ...
[11/02 17:21:17     68s] Start to check current routing status for nets...
[11/02 17:21:17     68s] All nets are already routed correctly.
[11/02 17:21:17     68s] End to check current routing status for nets (mem=1161.2M)
[11/02 17:21:17     69s] Compute RC Scale Done ...
[11/02 17:21:17     69s] PhyDesignGrid: maxLocalDensity 0.98
[11/02 17:21:17     69s] ### Creating PhyDesignMc. totSessionCpu=0:01:09 mem=1325.9M
[11/02 17:21:17     69s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/02 17:21:17     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:1325.9M
[11/02 17:21:17     69s] #spOpts: N=45 mergeVia=F 
[11/02 17:21:17     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1325.9M
[11/02 17:21:17     69s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1325.9M
[11/02 17:21:17     69s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[11/02 17:21:17     69s] Type 'man IMPSP-365' for more detail.
[11/02 17:21:17     69s] Core basic site is CoreSite
[11/02 17:21:17     69s] SiteArray: non-trimmed site array dimensions = 59 x 506
[11/02 17:21:17     69s] SiteArray: use 122,880 bytes
[11/02 17:21:17     69s] SiteArray: current memory after site array memory allocation 1326.0M
[11/02 17:21:17     69s] SiteArray: FP blocked sites are writable
[11/02 17:21:17     69s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/02 17:21:17     69s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1326.0M
[11/02 17:21:17     69s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:1326.0M
[11/02 17:21:17     69s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.050, MEM:1326.0M
[11/02 17:21:17     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.051, MEM:1326.0M
[11/02 17:21:17     69s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1326.0MB).
[11/02 17:21:17     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.056, REAL:0.056, MEM:1326.0M
[11/02 17:21:17     69s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:09 mem=1326.0M
[11/02 17:21:17     69s] GigaOpt Hold Optimizer is used
[11/02 17:21:17     69s] End AAE Lib Interpolated Model. (MEM=1326.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:21:17     69s] 
[11/02 17:21:17     69s] Creating Lib Analyzer ...
[11/02 17:21:17     69s] Creating Cell Server ...(0, 0, 0, 0)
[11/02 17:21:17     69s] Summary for sequential cells identification: 
[11/02 17:21:17     69s]   Identified SBFF number: 104
[11/02 17:21:17     69s]   Identified MBFF number: 0
[11/02 17:21:17     69s]   Identified SB Latch number: 0
[11/02 17:21:17     69s]   Identified MB Latch number: 0
[11/02 17:21:17     69s]   Not identified SBFF number: 16
[11/02 17:21:17     69s]   Not identified MBFF number: 0
[11/02 17:21:17     69s]   Not identified SB Latch number: 0
[11/02 17:21:17     69s]   Not identified MB Latch number: 0
[11/02 17:21:17     69s]   Number of sequential cells which are not FFs: 32
[11/02 17:21:17     69s]  Visiting view : av_wc
[11/02 17:21:17     69s]    : PowerDomain = none : Weighted F : unweighted  = 22.00 (1.000) with rcCorner = 0
[11/02 17:21:17     69s]    : PowerDomain = none : Weighted F : unweighted  = 8.60 (1.000) with rcCorner = -1
[11/02 17:21:17     69s]  Visiting view : av_bc
[11/02 17:21:17     69s]    : PowerDomain = none : Weighted F : unweighted  = 9.60 (1.000) with rcCorner = 0
[11/02 17:21:17     69s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[11/02 17:21:17     69s]  Setting StdDelay to 22.00
[11/02 17:21:17     69s] Creating Cell Server, finished. 
[11/02 17:21:17     69s] 
[11/02 17:21:17     69s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/02 17:21:17     69s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/02 17:21:17     69s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/02 17:21:17     69s] 
[11/02 17:21:18     69s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:10 mem=1326.0M
[11/02 17:21:18     69s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:10 mem=1326.0M
[11/02 17:21:18     69s] Creating Lib Analyzer, finished. 
[11/02 17:21:18     69s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:10 mem=1326.0M ***
[11/02 17:21:18     69s] End AAE Lib Interpolated Model. (MEM=1326.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:21:18     69s] **INFO: Starting Blocking QThread with 1 CPU
[11/02 17:21:18     69s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/02 17:21:18     69s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
[11/02 17:21:18     69s] Starting delay calculation for Hold views
[11/02 17:21:18     69s] #################################################################################
[11/02 17:21:18     69s] # Design Stage: PreRoute
[11/02 17:21:18     69s] # Design Name: mpadd32_shift
[11/02 17:21:18     69s] # Design Mode: 45nm
[11/02 17:21:18     69s] # Analysis Mode: MMMC Non-OCV 
[11/02 17:21:18     69s] # Parasitics Mode: No SPEF/RCDB
[11/02 17:21:18     69s] # Signoff Settings: SI Off 
[11/02 17:21:18     69s] #################################################################################
[11/02 17:21:18     69s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:21:18     69s] Calculate delays in BcWc mode...
[11/02 17:21:18     69s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/02 17:21:18     69s] Start delay calculation (fullDC) (1 T). (MEM=0)
[11/02 17:21:18     69s] *** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
[11/02 17:21:18     69s] End AAE Lib Interpolated Model. (MEM=0.0234375 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:21:18     69s] Total number of fetched objects 2524
[11/02 17:21:18     69s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:21:18     69s] End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[11/02 17:21:18     69s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[11/02 17:21:18     69s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 0.0M) ***
[11/02 17:21:18     69s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.5 mem=0.0M)
[11/02 17:21:18     69s] 
[11/02 17:21:18     69s] Active hold views:
[11/02 17:21:18     69s]  av_bc
[11/02 17:21:18     69s]   Dominating endpoints: 0
[11/02 17:21:18     69s]   Dominating TNS: -0.000
[11/02 17:21:18     69s] 
[11/02 17:21:18     69s] Done building cte hold timing graph (fixHold) cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:00.6 mem=0.0M ***
[11/02 17:21:18     69s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:00.6 mem=0.0M ***
[11/02 17:21:18     69s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), mem = 0.0M
[11/02 17:21:18     69s] 
[11/02 17:21:18     69s] =============================================================================================
[11/02 17:21:18     69s]  Step TAT Report for QThreadWorker #1
[11/02 17:21:18     69s] =============================================================================================
[11/02 17:21:18     69s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/02 17:21:18     69s] ---------------------------------------------------------------------------------------------
[11/02 17:21:18     69s] [ TimingUpdate           ]      2   0:00:00.0  (   7.2 % )     0:00:00.4 /  0:00:00.4    1.0
[11/02 17:21:18     69s] [ FullDelayCalc          ]      1   0:00:00.4  (  60.7 % )     0:00:00.4 /  0:00:00.4    1.0
[11/02 17:21:18     69s] [ ViewPruning            ]      3   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.3
[11/02 17:21:18     69s] [ TimingReport           ]      2   0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/02 17:21:18     69s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/02 17:21:18     69s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/02 17:21:18     69s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/02 17:21:18     69s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.2
[11/02 17:21:18     69s] [ SlackTraversorInit     ]      1   0:00:00.0  (   5.5 % )     0:00:00.0 /  0:00:00.0    0.9
[11/02 17:21:18     69s] [ MISC                   ]          0:00:00.1  (  16.3 % )     0:00:00.1 /  0:00:00.1    0.9
[11/02 17:21:18     69s] ---------------------------------------------------------------------------------------------
[11/02 17:21:18     69s]  QThreadWorker #1 TOTAL             0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[11/02 17:21:18     69s] ---------------------------------------------------------------------------------------------
[11/02 17:21:18     69s] 
[11/02 17:21:18     69s]  
_______________________________________________________________________
[11/02 17:21:18     69s] Done building cte setup timing graph (fixHold) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:10 mem=1326.0M ***
[11/02 17:21:18     70s] *info: category slack lower bound [L 0.0] default
[11/02 17:21:18     70s] *info: category slack lower bound [H 0.0] reg2reg 
[11/02 17:21:18     70s] --------------------------------------------------- 
[11/02 17:21:18     70s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/02 17:21:18     70s] --------------------------------------------------- 
[11/02 17:21:18     70s]          WNS    reg2regWNS
[11/02 17:21:18     70s]    96.063 ns     96.063 ns
[11/02 17:21:18     70s] --------------------------------------------------- 
[11/02 17:21:18     70s] Restoring Auto Hold Views:  av_bc
[11/02 17:21:18     70s] Restoring Active Hold Views:  av_bc 
[11/02 17:21:18     70s] Restoring Hold Target Slack: 0
[11/02 17:21:18     70s] 
[11/02 17:21:18     70s] *Info: minBufDelay = 39.9 ps, libStdDelay = 22.0 ps, minBufSize = 6840000 (5.0)
[11/02 17:21:18     70s] *Info: worst delay setup view: av_wc
[11/02 17:21:18     70s] Footprint list for hold buffering (delay unit: ps)
[11/02 17:21:18     70s] =================================================================
[11/02 17:21:18     70s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[11/02 17:21:18     70s] ------------------------------------------------------------------
[11/02 17:21:18     70s] *Info:       14.0       2.85    5.0  37.83 CLKBUFX2 (A,Y)
[11/02 17:21:18     70s] *Info:       14.0       2.85    5.0  37.83 BUFX2 (A,Y)
[11/02 17:21:18     70s] *Info:       14.7       2.78    6.0  25.30 CLKBUFX3 (A,Y)
[11/02 17:21:18     70s] *Info:       14.7       2.78    6.0  25.30 BUFX3 (A,Y)
[11/02 17:21:18     70s] *Info:       16.6       2.80    7.0  19.10 CLKBUFX4 (A,Y)
[11/02 17:21:18     70s] *Info:       16.6       2.80    7.0  19.10 BUFX4 (A,Y)
[11/02 17:21:18     70s] *Info:       15.1       2.71    9.0  12.89 CLKBUFX6 (A,Y)
[11/02 17:21:18     70s] *Info:       15.1       2.71    9.0  12.89 BUFX6 (A,Y)
[11/02 17:21:18     70s] *Info:       28.4       2.98    9.0  75.50 DLY1X1 (A,Y)
[11/02 17:21:18     70s] *Info:       17.2       2.69   11.0   9.81 CLKBUFX8 (A,Y)
[11/02 17:21:18     70s] *Info:       17.2       2.69   11.0   9.81 BUFX8 (A,Y)
[11/02 17:21:18     70s] *Info:       37.5       2.93   11.0  19.10 DLY1X4 (A,Y)
[11/02 17:21:18     70s] *Info:       17.8       2.61   15.0   6.69 CLKBUFX12 (A,Y)
[11/02 17:21:18     70s] *Info:       17.8       2.61   15.0   6.69 BUFX12 (A,Y)
[11/02 17:21:18     70s] *Info:       53.7       3.13   17.0  75.50 DLY2X1 (A,Y)
[11/02 17:21:18     70s] *Info:       18.2       2.63   20.0   5.15 CLKBUFX16 (A,Y)
[11/02 17:21:18     70s] *Info:       18.2       2.63   20.0   5.15 BUFX16 (A,Y)
[11/02 17:21:18     70s] *Info:       62.9       3.07   20.0  19.10 DLY2X4 (A,Y)
[11/02 17:21:18     70s] *Info:       18.8       2.58   24.0   4.19 BUFX20 (A,Y)
[11/02 17:21:18     70s] *Info:       18.8       2.58   24.0   4.19 CLKBUFX20 (A,Y)
[11/02 17:21:18     70s] *Info:       79.0       3.18   24.0  75.50 DLY3X1 (A,Y)
[11/02 17:21:18     70s] *Info:       88.2       3.14   26.0  19.10 DLY3X4 (A,Y)
[11/02 17:21:18     70s] *Info:      104.2       3.21   29.0  75.50 DLY4X1 (A,Y)
[11/02 17:21:18     70s] *Info:      113.4       3.18   31.0  19.10 DLY4X4 (A,Y)
[11/02 17:21:18     70s] =================================================================
[11/02 17:21:18     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1326.0M
[11/02 17:21:19     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.051, REAL:0.051, MEM:1326.0M
[11/02 17:21:19     70s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_wc
Hold  views included:
 av_bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.063  | 96.063  | 98.924  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.059  |  0.059  |  0.123  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.183%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Deleting Cell Server ...
[11/02 17:21:19     70s] Deleting Lib Analyzer.
[11/02 17:21:19     70s] Creating Cell Server ...(0, 0, 0, 0)
[11/02 17:21:19     70s] Summary for sequential cells identification: 
[11/02 17:21:19     70s]   Identified SBFF number: 104
[11/02 17:21:19     70s]   Identified MBFF number: 0
[11/02 17:21:19     70s]   Identified SB Latch number: 0
[11/02 17:21:19     70s]   Identified MB Latch number: 0
[11/02 17:21:19     70s]   Not identified SBFF number: 16
[11/02 17:21:19     70s]   Not identified MBFF number: 0
[11/02 17:21:19     70s]   Not identified SB Latch number: 0
[11/02 17:21:19     70s]   Not identified MB Latch number: 0
[11/02 17:21:19     70s]   Number of sequential cells which are not FFs: 32
[11/02 17:21:19     70s]  Visiting view : av_wc
[11/02 17:21:19     70s]    : PowerDomain = none : Weighted F : unweighted  = 22.00 (1.000) with rcCorner = 0
[11/02 17:21:19     70s]    : PowerDomain = none : Weighted F : unweighted  = 8.60 (1.000) with rcCorner = -1
[11/02 17:21:19     70s]  Visiting view : av_bc
[11/02 17:21:19     70s]    : PowerDomain = none : Weighted F : unweighted  = 9.60 (1.000) with rcCorner = 0
[11/02 17:21:19     70s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[11/02 17:21:19     70s]  Setting StdDelay to 22.00
[11/02 17:21:19     70s] Creating Cell Server, finished. 
[11/02 17:21:19     70s] 
[11/02 17:21:19     70s] Deleting Cell Server ...
[11/02 17:21:19     70s] 
[11/02 17:21:19     70s] Creating Lib Analyzer ...
[11/02 17:21:19     70s] Creating Cell Server ...(0, 0, 0, 0)
[11/02 17:21:19     70s] Summary for sequential cells identification: 
[11/02 17:21:19     70s]   Identified SBFF number: 104
[11/02 17:21:19     70s]   Identified MBFF number: 0
[11/02 17:21:19     70s]   Identified SB Latch number: 0
[11/02 17:21:19     70s]   Identified MB Latch number: 0
[11/02 17:21:19     70s]   Not identified SBFF number: 16
[11/02 17:21:19     70s]   Not identified MBFF number: 0
[11/02 17:21:19     70s]   Not identified SB Latch number: 0
[11/02 17:21:19     70s]   Not identified MB Latch number: 0
[11/02 17:21:19     70s]   Number of sequential cells which are not FFs: 32
[11/02 17:21:19     70s]  Visiting view : av_wc
[11/02 17:21:19     70s]    : PowerDomain = none : Weighted F : unweighted  = 22.00 (1.000) with rcCorner = 0
[11/02 17:21:19     70s]    : PowerDomain = none : Weighted F : unweighted  = 8.60 (1.000) with rcCorner = -1
[11/02 17:21:19     70s]  Visiting view : av_bc
[11/02 17:21:19     70s]    : PowerDomain = none : Weighted F : unweighted  = 9.60 (1.000) with rcCorner = 0
[11/02 17:21:19     70s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[11/02 17:21:19     70s]  Setting StdDelay to 22.00
[11/02 17:21:19     70s] Creating Cell Server, finished. 
[11/02 17:21:19     70s] 
[11/02 17:21:19     70s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/02 17:21:19     70s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/02 17:21:19     70s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/02 17:21:19     70s] 
[11/02 17:21:19     70s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:11 mem=1243.0M
[11/02 17:21:19     70s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:11 mem=1243.0M
[11/02 17:21:19     70s] Creating Lib Analyzer, finished. 
[11/02 17:21:19     70s] Hold Timer stdDelay = 22.0ps
[11/02 17:21:19     70s]  Visiting view : av_bc
[11/02 17:21:19     70s]    : PowerDomain = none : Weighted F : unweighted  = 9.60 (1.000) with rcCorner = 0
[11/02 17:21:19     70s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[11/02 17:21:19     70s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1152.9M, totSessionCpu=0:01:11 **
[11/02 17:21:19     70s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:10.7/0:01:15.8 (0.9), mem = 1241.0M
[11/02 17:21:19     70s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14382.10
[11/02 17:21:19     70s] ### Creating LA Mngr. totSessionCpu=0:01:11 mem=1277.7M
[11/02 17:21:19     70s] ### Creating LA Mngr, finished. totSessionCpu=0:01:11 mem=1277.7M
[11/02 17:21:19     70s] gigaOpt Hold fixing search radius: 68.400000 Microns (40 stdCellHgt)
[11/02 17:21:19     70s] gigaOpt Hold fixing search radius on new term: 8.550000 Microns (5 stdCellHgt)
[11/02 17:21:19     70s] gigaOpt Hold fixing search radius: 68.400000 Microns (40 stdCellHgt)
[11/02 17:21:19     70s] gigaOpt Hold fixing search radius on new term: 8.550000 Microns (5 stdCellHgt)
[11/02 17:21:19     70s] *info: Run optDesign holdfix with 1 thread.
[11/02 17:21:19     70s] Info: 10 nets with fixed/cover wires excluded.
[11/02 17:21:19     70s] Info: 10 clock nets excluded from IPO operation.
[11/02 17:21:19     70s] --------------------------------------------------- 
[11/02 17:21:19     70s]    Hold Timing Summary  - Initial 
[11/02 17:21:19     70s] --------------------------------------------------- 
[11/02 17:21:19     70s]  Target slack:       0.0000 ns
[11/02 17:21:19     70s]  View: av_bc 
[11/02 17:21:19     70s]    WNS:       0.0586
[11/02 17:21:19     70s]    TNS:       0.0000
[11/02 17:21:19     70s]    VP :            0
[11/02 17:21:19     70s]    Worst hold path end point: b6_reg[9]/D 
[11/02 17:21:19     70s] --------------------------------------------------- 
[11/02 17:21:19     70s] *** Hold timing is met. Hold fixing is not needed 
[11/02 17:21:19     70s] **INFO: total 0 insts, 0 nets marked don't touch
[11/02 17:21:19     70s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[11/02 17:21:19     70s] **INFO: total 0 insts, 0 nets unmarked don't touch

[11/02 17:21:19     70s] 
[11/02 17:21:19     70s] Capturing REF for hold ...
[11/02 17:21:19     70s]    Hold Timing Snapshot: (REF)
[11/02 17:21:19     70s]              All PG WNS: 0.000
[11/02 17:21:19     70s]              All PG TNS: 0.000
[11/02 17:21:19     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14382.10
[11/02 17:21:19     70s] *** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.1 (0.9), totSession cpu/real = 0:01:10.8/0:01:15.8 (0.9), mem = 1277.7M
[11/02 17:21:19     70s] 
[11/02 17:21:19     70s] =============================================================================================
[11/02 17:21:19     70s]  Step TAT Report for HoldOpt #1
[11/02 17:21:19     70s] =============================================================================================
[11/02 17:21:19     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/02 17:21:19     70s] ---------------------------------------------------------------------------------------------
[11/02 17:21:19     70s] [ TimingUpdate           ]      2   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.1    1.1
[11/02 17:21:19     70s] [ ViewPruning            ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/02 17:21:19     70s] [ QThreadMaster          ]      1   0:00:00.7  (  29.9 % )     0:00:00.7 /  0:00:00.0    0.0
[11/02 17:21:19     70s] [ TimingReport           ]      2   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.1
[11/02 17:21:19     70s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/02 17:21:19     70s] [ SlackTraversorInit     ]      2   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.0    0.9
[11/02 17:21:19     70s] [ CellServerInit         ]      3   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.7
[11/02 17:21:19     70s] [ LibAnalyzerInit        ]      2   0:00:01.1  (  50.3 % )     0:00:01.1 /  0:00:01.1    1.0
[11/02 17:21:19     70s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/02 17:21:19     70s] [ RptLenViolation        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/02 17:21:19     70s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/02 17:21:19     70s] [ MISC                   ]          0:00:00.2  (  10.1 % )     0:00:00.2 /  0:00:00.3    1.1
[11/02 17:21:19     70s] ---------------------------------------------------------------------------------------------
[11/02 17:21:19     70s]  HoldOpt #1 TOTAL                   0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:01.6    0.7
[11/02 17:21:19     70s] ---------------------------------------------------------------------------------------------
[11/02 17:21:19     70s] 
[11/02 17:21:19     70s] 
[11/02 17:21:19     70s] Active setup views:
[11/02 17:21:19     70s]  av_wc
[11/02 17:21:19     70s]   Dominating endpoints: 0
[11/02 17:21:19     70s]   Dominating TNS: -0.000
[11/02 17:21:19     70s] 
[11/02 17:21:19     70s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Started Loading and Dumping File ( Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Reading DB...
[11/02 17:21:19     70s] (I)       Read data from FE... (mem=1277.7M)
[11/02 17:21:19     70s] (I)       Read nodes and places... (mem=1277.7M)
[11/02 17:21:19     70s] (I)       Done Read nodes and places (cpu=0.002s, mem=1277.7M)
[11/02 17:21:19     70s] (I)       Read nets... (mem=1277.7M)
[11/02 17:21:19     70s] (I)       Done Read nets (cpu=0.004s, mem=1277.7M)
[11/02 17:21:19     70s] (I)       Done Read data from FE (cpu=0.006s, mem=1277.7M)
[11/02 17:21:19     70s] (I)       before initializing RouteDB syMemory usage = 1277.7 MB
[11/02 17:21:19     70s] (I)                              : false
[11/02 17:21:19     70s] (I)       Honor MSV route constraint: false
[11/02 17:21:19     70s] (I)       Maximum routing layer  : 127
[11/02 17:21:19     70s] (I)       Minimum routing layer  : 2
[11/02 17:21:19     70s] (I)       Supply scale factor H  : 1.00
[11/02 17:21:19     70s] (I)       Supply scale factor V  : 1.00
[11/02 17:21:19     70s] (I)       Number of tracks used by clock wire: 0
[11/02 17:21:19     70s] (I)       Reverse direction      : 
[11/02 17:21:19     70s] (I)       Honor partition pin guides: true
[11/02 17:21:19     70s] (I)       Only route the nets which are selected in the DB: false
[11/02 17:21:19     70s] (I)       Route secondary PG pins: false
[11/02 17:21:19     70s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[11/02 17:21:19     70s] (I)                              : true
[11/02 17:21:19     70s] (I)                              : true
[11/02 17:21:19     70s] (I)                              : true
[11/02 17:21:19     70s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[11/02 17:21:19     70s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[11/02 17:21:19     70s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[11/02 17:21:19     70s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[11/02 17:21:19     70s] (I)       Counted 3658 PG shapes. We will not process PG shapes layer by layer.
[11/02 17:21:19     70s] (I)       build grid graph
[11/02 17:21:19     70s] (I)       build grid graph start
[11/02 17:21:19     70s] [NR-eGR] Track table information for default rule: 
[11/02 17:21:19     70s] [NR-eGR] Metal1 has no routable track
[11/02 17:21:19     70s] [NR-eGR] Metal2 has single uniform track structure
[11/02 17:21:19     70s] [NR-eGR] Metal3 has single uniform track structure
[11/02 17:21:19     70s] [NR-eGR] Metal4 has single uniform track structure
[11/02 17:21:19     70s] [NR-eGR] Metal5 has single uniform track structure
[11/02 17:21:19     70s] [NR-eGR] Metal6 has single uniform track structure
[11/02 17:21:19     70s] [NR-eGR] Metal7 has single uniform track structure
[11/02 17:21:19     70s] [NR-eGR] Metal8 has single uniform track structure
[11/02 17:21:19     70s] [NR-eGR] Metal9 has single uniform track structure
[11/02 17:21:19     70s] [NR-eGR] Metal10 has single uniform track structure
[11/02 17:21:19     70s] [NR-eGR] Metal11 has single uniform track structure
[11/02 17:21:19     70s] (I)       build grid graph end
[11/02 17:21:19     70s] (I)       ===========================================================================
[11/02 17:21:19     70s] (I)       == Report All Rule Vias ==
[11/02 17:21:19     70s] (I)       ===========================================================================
[11/02 17:21:19     70s] (I)        Via Rule : (Default)
[11/02 17:21:19     70s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:21:19     70s] (I)       ---------------------------------------------------------------------------
[11/02 17:21:19     70s] (I)        1    3 : M2_M1_VH                    7 : M2_M1_1x2_HV_N           
[11/02 17:21:19     70s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[11/02 17:21:19     70s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[11/02 17:21:19     70s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[11/02 17:21:19     70s] (I)        5   41 : M6_M5_VH                   47 : M6_M5_1x2_HV_N           
[11/02 17:21:19     70s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[11/02 17:21:19     70s] (I)        7   61 : M8_M7_VH                   67 : M8_M7_1x2_HV_N           
[11/02 17:21:19     70s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[11/02 17:21:19     70s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[11/02 17:21:19     70s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[11/02 17:21:19     70s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:21:19     70s] (I)       ===========================================================================
[11/02 17:21:19     70s] (I)        Via Rule : LEFSpecialRouteSpec
[11/02 17:21:19     70s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:21:19     70s] (I)       ---------------------------------------------------------------------------
[11/02 17:21:19     70s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:21:19     70s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:21:19     70s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:21:19     70s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:21:19     70s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:21:19     70s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:21:19     70s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:21:19     70s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:21:19     70s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:21:19     70s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:21:19     70s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:21:19     70s] (I)       ===========================================================================
[11/02 17:21:19     70s] (I)        Via Rule : VLMDefaultSetup
[11/02 17:21:19     70s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/02 17:21:19     70s] (I)       ---------------------------------------------------------------------------
[11/02 17:21:19     70s] (I)        1    0 : ---                         0 : ---                      
[11/02 17:21:19     70s] (I)        2    0 : ---                         0 : ---                      
[11/02 17:21:19     70s] (I)        3    0 : ---                         0 : ---                      
[11/02 17:21:19     70s] (I)        4    0 : ---                         0 : ---                      
[11/02 17:21:19     70s] (I)        5    0 : ---                         0 : ---                      
[11/02 17:21:19     70s] (I)        6    0 : ---                         0 : ---                      
[11/02 17:21:19     70s] (I)        7    0 : ---                         0 : ---                      
[11/02 17:21:19     70s] (I)        8    0 : ---                         0 : ---                      
[11/02 17:21:19     70s] (I)        9    0 : ---                         0 : ---                      
[11/02 17:21:19     70s] (I)       10    0 : ---                         0 : ---                      
[11/02 17:21:19     70s] (I)       11    0 : ---                         0 : ---                      
[11/02 17:21:19     70s] (I)       ===========================================================================
[11/02 17:21:19     70s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Num PG vias on layer 1 : 0
[11/02 17:21:19     70s] (I)       Num PG vias on layer 2 : 0
[11/02 17:21:19     70s] (I)       Num PG vias on layer 3 : 0
[11/02 17:21:19     70s] (I)       Num PG vias on layer 4 : 0
[11/02 17:21:19     70s] (I)       Num PG vias on layer 5 : 0
[11/02 17:21:19     70s] (I)       Num PG vias on layer 6 : 0
[11/02 17:21:19     70s] (I)       Num PG vias on layer 7 : 0
[11/02 17:21:19     70s] (I)       Num PG vias on layer 8 : 0
[11/02 17:21:19     70s] (I)       Num PG vias on layer 9 : 0
[11/02 17:21:19     70s] (I)       Num PG vias on layer 10 : 0
[11/02 17:21:19     70s] (I)       Num PG vias on layer 11 : 0
[11/02 17:21:19     70s] [NR-eGR] Read 6509 PG shapes
[11/02 17:21:19     70s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] [NR-eGR] #Routing Blockages  : 0
[11/02 17:21:19     70s] [NR-eGR] #Instance Blockages : 0
[11/02 17:21:19     70s] [NR-eGR] #PG Blockages       : 6509
[11/02 17:21:19     70s] [NR-eGR] #Bump Blockages     : 0
[11/02 17:21:19     70s] [NR-eGR] #Boundary Blockages : 0
[11/02 17:21:19     70s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[11/02 17:21:19     70s] [NR-eGR] Num Prerouted Nets = 10  Num Prerouted Wires = 2510
[11/02 17:21:19     70s] (I)       readDataFromPlaceDB
[11/02 17:21:19     70s] (I)       Read net information..
[11/02 17:21:19     70s] [NR-eGR] Read numTotalNets=2524  numIgnoredNets=10
[11/02 17:21:19     70s] (I)       Read testcase time = 0.001 seconds
[11/02 17:21:19     70s] 
[11/02 17:21:19     70s] (I)       early_global_route_priority property id does not exist.
[11/02 17:21:19     70s] (I)       Start initializing grid graph
[11/02 17:21:19     70s] (I)       End initializing grid graph
[11/02 17:21:19     70s] (I)       Model blockages into capacity
[11/02 17:21:19     70s] (I)       Read Num Blocks=6509  Num Prerouted Wires=2510  Num CS=0
[11/02 17:21:19     70s] (I)       Started Modeling ( Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Started Modeling Layer 1 ( Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Started Modeling Layer 2 ( Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Layer 1 (V) : #blockages 840 : #preroutes 891
[11/02 17:21:19     70s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Started Modeling Layer 3 ( Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Layer 2 (H) : #blockages 840 : #preroutes 1398
[11/02 17:21:19     70s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Started Modeling Layer 4 ( Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Layer 3 (V) : #blockages 840 : #preroutes 212
[11/02 17:21:19     70s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Started Modeling Layer 5 ( Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Layer 4 (H) : #blockages 840 : #preroutes 3
[11/02 17:21:19     70s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Started Modeling Layer 6 ( Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Layer 5 (V) : #blockages 840 : #preroutes 2
[11/02 17:21:19     70s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Started Modeling Layer 7 ( Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Layer 6 (H) : #blockages 840 : #preroutes 3
[11/02 17:21:19     70s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Started Modeling Layer 8 ( Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Layer 7 (V) : #blockages 840 : #preroutes 1
[11/02 17:21:19     70s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Started Modeling Layer 9 ( Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Layer 8 (H) : #blockages 525 : #preroutes 0
[11/02 17:21:19     70s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Started Modeling Layer 10 ( Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Layer 9 (V) : #blockages 104 : #preroutes 0
[11/02 17:21:19     70s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Started Modeling Layer 11 ( Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[11/02 17:21:19     70s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Number of ignored nets = 10
[11/02 17:21:19     70s] (I)       Number of fixed nets = 10.  Ignored: Yes
[11/02 17:21:19     70s] (I)       Number of clock nets = 10.  Ignored: No
[11/02 17:21:19     70s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/02 17:21:19     70s] (I)       Number of special nets = 0.  Ignored: Yes
[11/02 17:21:19     70s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/02 17:21:19     70s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/02 17:21:19     70s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/02 17:21:19     70s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/02 17:21:19     70s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/02 17:21:19     70s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1277.7 MB
[11/02 17:21:19     70s] (I)       Ndr track 0 does not exist
[11/02 17:21:19     70s] (I)       Ndr track 0 does not exist
[11/02 17:21:19     70s] (I)       Layer1  viaCost=200.00
[11/02 17:21:19     70s] (I)       Layer2  viaCost=200.00
[11/02 17:21:19     70s] (I)       Layer3  viaCost=200.00
[11/02 17:21:19     70s] (I)       Layer4  viaCost=200.00
[11/02 17:21:19     70s] (I)       Layer5  viaCost=200.00
[11/02 17:21:19     70s] (I)       Layer6  viaCost=200.00
[11/02 17:21:19     70s] (I)       Layer7  viaCost=200.00
[11/02 17:21:19     70s] (I)       Layer8  viaCost=200.00
[11/02 17:21:19     70s] (I)       Layer9  viaCost=200.00
[11/02 17:21:19     70s] (I)       Layer10  viaCost=200.00
[11/02 17:21:19     70s] (I)       ---------------------Grid Graph Info--------------------
[11/02 17:21:19     70s] (I)       Routing area        : (0, 0) - (231200, 229140)
[11/02 17:21:19     70s] (I)       Core area           : (14400, 13680) - (216800, 215460)
[11/02 17:21:19     70s] (I)       Site width          :   400  (dbu)
[11/02 17:21:19     70s] (I)       Row height          :  3420  (dbu)
[11/02 17:21:19     70s] (I)       GCell width         :  3420  (dbu)
[11/02 17:21:19     70s] (I)       GCell height        :  3420  (dbu)
[11/02 17:21:19     70s] (I)       Grid                :    68    67    11
[11/02 17:21:19     70s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/02 17:21:19     70s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/02 17:21:19     70s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/02 17:21:19     70s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/02 17:21:19     70s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/02 17:21:19     70s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/02 17:21:19     70s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/02 17:21:19     70s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190   600   570
[11/02 17:21:19     70s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/02 17:21:19     70s] (I)       Total num of tracks :     0   578   603   578   603   578   603   578   603   231   241
[11/02 17:21:19     70s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/02 17:21:19     70s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/02 17:21:19     70s] (I)       --------------------------------------------------------
[11/02 17:21:19     70s] 
[11/02 17:21:19     70s] [NR-eGR] ============ Routing rule table ============
[11/02 17:21:19     70s] [NR-eGR] Rule id: 0  Nets: 0 
[11/02 17:21:19     70s] (I)       id=0  isDef=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[11/02 17:21:19     70s] (I)       Pitch:  L1=480  L2=800  L3=760  L4=800  L5=760  L6=800  L7=760  L8=800  L9=760  L10=2000  L11=1900
[11/02 17:21:19     70s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2  L11=2
[11/02 17:21:19     70s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:21:19     70s] [NR-eGR] Rule id: 1  Nets: 2514 
[11/02 17:21:19     70s] (I)       id=1  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/02 17:21:19     70s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[11/02 17:21:19     70s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:21:19     70s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[11/02 17:21:19     70s] [NR-eGR] ========================================
[11/02 17:21:19     70s] [NR-eGR] 
[11/02 17:21:19     70s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/02 17:21:19     70s] (I)       blocked tracks on layer2 : = 6840 / 38726 (17.66%)
[11/02 17:21:19     70s] (I)       blocked tracks on layer3 : = 1560 / 41004 (3.80%)
[11/02 17:21:19     70s] (I)       blocked tracks on layer4 : = 6840 / 38726 (17.66%)
[11/02 17:21:19     70s] (I)       blocked tracks on layer5 : = 1560 / 41004 (3.80%)
[11/02 17:21:19     70s] (I)       blocked tracks on layer6 : = 6840 / 38726 (17.66%)
[11/02 17:21:19     70s] (I)       blocked tracks on layer7 : = 1560 / 41004 (3.80%)
[11/02 17:21:19     70s] (I)       blocked tracks on layer8 : = 6900 / 38726 (17.82%)
[11/02 17:21:19     70s] (I)       blocked tracks on layer9 : = 14525 / 41004 (35.42%)
[11/02 17:21:19     70s] (I)       blocked tracks on layer10 : = 5400 / 15477 (34.89%)
[11/02 17:21:19     70s] (I)       blocked tracks on layer11 : = 0 / 16388 (0.00%)
[11/02 17:21:19     70s] (I)       After initializing earlyGlobalRoute syMemory usage = 1277.7 MB
[11/02 17:21:19     70s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Started Global Routing ( Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       ============= Initialization =============
[11/02 17:21:19     70s] (I)       totalPins=7881  totalGlobalPin=7675 (97.39%)
[11/02 17:21:19     70s] (I)       Started Build MST ( Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Generate topology with single threads
[11/02 17:21:19     70s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       total 2D Cap : 326141 = (167878 H, 158263 V)
[11/02 17:21:19     70s] [NR-eGR] Layer group 1: route 2514 net(s) in layer range [2, 11]
[11/02 17:21:19     70s] (I)       ============  Phase 1a Route ============
[11/02 17:21:19     70s] (I)       Started Phase 1a ( Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Usage: 18566 = (9615 H, 8951 V) = (5.73% H, 5.66% V) = (1.644e+04um H, 1.531e+04um V)
[11/02 17:21:19     70s] (I)       
[11/02 17:21:19     70s] (I)       ============  Phase 1b Route ============
[11/02 17:21:19     70s] (I)       Usage: 18566 = (9615 H, 8951 V) = (5.73% H, 5.66% V) = (1.644e+04um H, 1.531e+04um V)
[11/02 17:21:19     70s] (I)       
[11/02 17:21:19     70s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.174786e+04um
[11/02 17:21:19     70s] (I)       ============  Phase 1c Route ============
[11/02 17:21:19     70s] (I)       Usage: 18566 = (9615 H, 8951 V) = (5.73% H, 5.66% V) = (1.644e+04um H, 1.531e+04um V)
[11/02 17:21:19     70s] (I)       
[11/02 17:21:19     70s] (I)       ============  Phase 1d Route ============
[11/02 17:21:19     70s] (I)       Usage: 18566 = (9615 H, 8951 V) = (5.73% H, 5.66% V) = (1.644e+04um H, 1.531e+04um V)
[11/02 17:21:19     70s] (I)       
[11/02 17:21:19     70s] (I)       ============  Phase 1e Route ============
[11/02 17:21:19     70s] (I)       Started Phase 1e ( Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Usage: 18566 = (9615 H, 8951 V) = (5.73% H, 5.66% V) = (1.644e+04um H, 1.531e+04um V)
[11/02 17:21:19     70s] (I)       
[11/02 17:21:19     70s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.174786e+04um
[11/02 17:21:19     70s] [NR-eGR] 
[11/02 17:21:19     70s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       Run Multi-thread layer assignment with 1 threads
[11/02 17:21:19     70s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       ============  Phase 1l Route ============
[11/02 17:21:19     70s] (I)       
[11/02 17:21:19     70s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/02 17:21:19     70s] [NR-eGR]                        OverCon            
[11/02 17:21:19     70s] [NR-eGR]                         #Gcell     %Gcell
[11/02 17:21:19     70s] [NR-eGR]       Layer                (0)    OverCon 
[11/02 17:21:19     70s] [NR-eGR] ----------------------------------------------
[11/02 17:21:19     70s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:19     70s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:19     70s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:19     70s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:19     70s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:19     70s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:19     70s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:19     70s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:19     70s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:19     70s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:19     70s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/02 17:21:19     70s] [NR-eGR] ----------------------------------------------
[11/02 17:21:19     70s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/02 17:21:19     70s] [NR-eGR] 
[11/02 17:21:19     70s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] (I)       total 2D Cap : 328653 = (168702 H, 159951 V)
[11/02 17:21:19     70s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/02 17:21:19     70s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/02 17:21:19     70s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1277.66 MB )
[11/02 17:21:19     70s] OPERPROF: Starting HotSpotCal at level 1, MEM:1277.7M
[11/02 17:21:19     70s] [hotspot] +------------+---------------+---------------+
[11/02 17:21:19     70s] [hotspot] |            |   max hotspot | total hotspot |
[11/02 17:21:19     70s] [hotspot] +------------+---------------+---------------+
[11/02 17:21:19     70s] [hotspot] | normalized |          0.00 |          0.00 |
[11/02 17:21:19     70s] [hotspot] +------------+---------------+---------------+
[11/02 17:21:19     70s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/02 17:21:19     70s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/02 17:21:19     70s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1277.7M
[11/02 17:21:19     70s] Reported timing to dir ./timingReports
[11/02 17:21:19     70s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1192.3M, totSessionCpu=0:01:11 **
[11/02 17:21:19     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1277.7M
[11/02 17:21:19     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.047, REAL:0.047, MEM:1277.7M
[11/02 17:21:19     70s] End AAE Lib Interpolated Model. (MEM=1277.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:21:19     70s] **INFO: Starting Blocking QThread with 1 CPU
[11/02 17:21:19     70s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/02 17:21:19     70s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
[11/02 17:21:19     70s] Starting delay calculation for Hold views
[11/02 17:21:19     70s] #################################################################################
[11/02 17:21:19     70s] # Design Stage: PreRoute
[11/02 17:21:19     70s] # Design Name: mpadd32_shift
[11/02 17:21:19     70s] # Design Mode: 45nm
[11/02 17:21:19     70s] # Analysis Mode: MMMC Non-OCV 
[11/02 17:21:19     70s] # Parasitics Mode: No SPEF/RCDB
[11/02 17:21:19     70s] # Signoff Settings: SI Off 
[11/02 17:21:19     70s] #################################################################################
[11/02 17:21:19     70s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:21:19     70s] Calculate delays in BcWc mode...
[11/02 17:21:19     70s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/02 17:21:19     70s] Start delay calculation (fullDC) (1 T). (MEM=0)
[11/02 17:21:19     70s] *** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
[11/02 17:21:19     70s] End AAE Lib Interpolated Model. (MEM=0.671875 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:21:19     70s] Total number of fetched objects 2524
[11/02 17:21:19     70s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:21:19     70s] End delay calculation. (MEM=36.3438 CPU=0:00:00.3 REAL=0:00:00.0)
[11/02 17:21:19     70s] End delay calculation (fullDC). (MEM=36.3438 CPU=0:00:00.3 REAL=0:00:00.0)
[11/02 17:21:19     70s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 36.3M) ***
[11/02 17:21:19     70s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:00.5 mem=36.3M)
[11/02 17:21:19     70s] *** QThread HoldRpt [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), mem = 0.0M
[11/02 17:21:19     70s] 
[11/02 17:21:19     70s] =============================================================================================
[11/02 17:21:19     70s]  Step TAT Report for QThreadWorker #1
[11/02 17:21:19     70s] =============================================================================================
[11/02 17:21:19     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/02 17:21:19     70s] ---------------------------------------------------------------------------------------------
[11/02 17:21:19     70s] [ TimingUpdate           ]      1   0:00:00.0  (   6.8 % )     0:00:00.4 /  0:00:00.4    1.0
[11/02 17:21:19     70s] [ FullDelayCalc          ]      1   0:00:00.4  (  55.7 % )     0:00:00.4 /  0:00:00.4    1.0
[11/02 17:21:19     70s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/02 17:21:19     70s] [ TimingReport           ]      2   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.0    0.9
[11/02 17:21:19     70s] [ MISC                   ]          0:00:00.2  (  32.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/02 17:21:19     70s] ---------------------------------------------------------------------------------------------
[11/02 17:21:19     70s]  QThreadWorker #1 TOTAL             0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[11/02 17:21:19     70s] ---------------------------------------------------------------------------------------------
[11/02 17:21:19     70s] 
[11/02 17:21:20     70s]  
_______________________________________________________________________
[11/02 17:21:21     71s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 
Hold  views included:
 av_bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.063  | 96.063  | 98.924  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.059  |  0.059  |  0.123  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.183%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.4, REAL=0:00:02.0, MEM=1277.7M
[11/02 17:21:21     71s] **optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 1192.5M, totSessionCpu=0:01:11 **
[11/02 17:21:21     71s] *** Finished optDesign ***
[11/02 17:21:21     71s] Info: pop threads available for lower-level modules during optimization.
[11/02 17:21:21     71s] Deleting Lib Analyzer.
[11/02 17:21:21     71s] Info: Destroy the CCOpt slew target map.
[11/02 17:21:21     71s] clean pInstBBox. size 0
[11/02 17:21:21     71s] 
[11/02 17:21:21     71s] =============================================================================================
[11/02 17:21:21     71s]  Final TAT Report for optDesign
[11/02 17:21:21     71s] =============================================================================================
[11/02 17:21:21     71s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/02 17:21:21     71s] ---------------------------------------------------------------------------------------------
[11/02 17:21:21     71s] [ HoldOpt                ]      1   0:00:01.4  (  26.6 % )     0:00:02.2 /  0:00:01.6    0.7
[11/02 17:21:21     71s] [ TimingUpdate           ]      4   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    1.0
[11/02 17:21:21     71s] [ ViewPruning            ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/02 17:21:21     71s] [ QThreadMaster          ]      2   0:00:01.4  (  25.6 % )     0:00:01.4 /  0:00:00.0    0.0
[11/02 17:21:21     71s] [ TimingReport           ]      4   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/02 17:21:21     71s] [ DrvReport              ]      2   0:00:01.0  (  17.8 % )     0:00:01.0 /  0:00:00.2    0.2
[11/02 17:21:21     71s] [ MISC                   ]          0:00:01.5  (  27.4 % )     0:00:01.5 /  0:00:01.4    1.0
[11/02 17:21:21     71s] ---------------------------------------------------------------------------------------------
[11/02 17:21:21     71s]  optDesign TOTAL                    0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:03.2    0.6
[11/02 17:21:21     71s] ---------------------------------------------------------------------------------------------
[11/02 17:21:21     71s] 
[11/02 17:21:21     71s] <CMD> routeDesign
[11/02 17:21:21     71s] #% Begin routeDesign (date=11/02 17:21:21, mem=1094.4M)
[11/02 17:21:21     71s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1094.38 (MB), peak = 1296.72 (MB)
[11/02 17:21:21     71s] #**INFO: setDesignMode -flowEffort standard
[11/02 17:21:21     71s] #**INFO: multi-cut via swapping will be performed after routing.
[11/02 17:21:21     71s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/02 17:21:21     71s] OPERPROF: Starting checkPlace at level 1, MEM:1196.6M
[11/02 17:21:21     71s] #spOpts: N=45 
[11/02 17:21:21     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1196.6M
[11/02 17:21:21     71s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1196.6M
[11/02 17:21:21     71s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[11/02 17:21:21     71s] Type 'man IMPSP-365' for more detail.
[11/02 17:21:21     71s] Core basic site is CoreSite
[11/02 17:21:21     71s] SiteArray: non-trimmed site array dimensions = 59 x 506
[11/02 17:21:21     71s] SiteArray: use 122,880 bytes
[11/02 17:21:21     71s] SiteArray: current memory after site array memory allocation 1196.7M
[11/02 17:21:21     71s] SiteArray: FP blocked sites are writable
[11/02 17:21:21     71s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.001, REAL:0.001, MEM:1196.7M
[11/02 17:21:21     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:1196.7M
[11/02 17:21:21     71s] Begin checking placement ... (start mem=1196.6M, init mem=1196.7M)
[11/02 17:21:21     71s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1196.7M
[11/02 17:21:21     71s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1196.7M
[11/02 17:21:21     71s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1196.7M
[11/02 17:21:21     71s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1196.7M
[11/02 17:21:21     71s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1196.7M
[11/02 17:21:21     71s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.004, REAL:0.004, MEM:1196.7M
[11/02 17:21:21     71s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1196.7M
[11/02 17:21:21     71s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:1196.7M
[11/02 17:21:21     71s] TechSite Violation:	17
[11/02 17:21:21     71s] *info: Placed = 1973           (Fixed = 9)
[11/02 17:21:21     71s] *info: Unplaced = 0           
[11/02 17:21:21     71s] Placement Density:69.18%(7064/10210)
[11/02 17:21:21     71s] Placement Density (including fixed std cells):69.18%(7064/10210)
[11/02 17:21:21     71s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1196.6M)
[11/02 17:21:21     71s] OPERPROF: Finished checkPlace at level 1, CPU:0.018, REAL:0.018, MEM:1196.6M
[11/02 17:21:21     71s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[11/02 17:21:21     71s] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[11/02 17:21:21     71s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[11/02 17:21:21     71s] 
[11/02 17:21:21     71s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/02 17:21:21     71s] *** Changed status on (10) nets in Clock.
[11/02 17:21:21     71s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1196.6M) ***
[11/02 17:21:21     71s] #ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
[11/02 17:21:21     71s] #ROUTE-DESIGN-CMD: N3-process: 0 [db_process_node=]
[11/02 17:21:21     71s] #Start route 10 clock and analog nets...
[11/02 17:21:21     71s] % Begin globalDetailRoute (date=11/02 17:21:21, mem=1094.6M)
[11/02 17:21:21     71s] 
[11/02 17:21:21     71s] globalDetailRoute
[11/02 17:21:21     71s] 
[11/02 17:21:21     71s] #setNanoRouteMode -drouteEndIteration 5
[11/02 17:21:21     71s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[11/02 17:21:21     71s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[11/02 17:21:21     71s] #setNanoRouteMode -routeWithEco true
[11/02 17:21:21     71s] #setNanoRouteMode -routeWithSiDriven true
[11/02 17:21:21     71s] #setNanoRouteMode -routeWithTimingDriven true
[11/02 17:21:21     71s] #Start globalDetailRoute on Sat Nov  2 17:21:21 2019
[11/02 17:21:21     71s] #
[11/02 17:21:21     71s] LayerId::1 widthSet size::1
[11/02 17:21:21     71s] LayerId::2 widthSet size::1
[11/02 17:21:21     71s] LayerId::3 widthSet size::1
[11/02 17:21:21     71s] LayerId::4 widthSet size::1
[11/02 17:21:21     71s] LayerId::5 widthSet size::1
[11/02 17:21:21     71s] LayerId::6 widthSet size::1
[11/02 17:21:21     71s] LayerId::7 widthSet size::1
[11/02 17:21:21     71s] LayerId::8 widthSet size::1
[11/02 17:21:21     71s] LayerId::9 widthSet size::1
[11/02 17:21:21     71s] LayerId::10 widthSet size::1
[11/02 17:21:21     71s] LayerId::11 widthSet size::1
[11/02 17:21:21     71s] Initializing multi-corner resistance tables ...
[11/02 17:21:21     71s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[11/02 17:21:21     71s] ### Net info: total nets: 2526
[11/02 17:21:21     71s] ### Net info: dirty nets: 0
[11/02 17:21:21     71s] ### Net info: marked as disconnected nets: 0
[11/02 17:21:21     71s] #num needed restored net=2516
[11/02 17:21:21     71s] #need_extraction net=2516 (total=2526)
[11/02 17:21:21     71s] ### Net info: fully routed nets: 10
[11/02 17:21:21     71s] ### Net info: trivial (< 2 pins) nets: 2
[11/02 17:21:21     71s] ### Net info: unrouted nets: 2514
[11/02 17:21:21     71s] ### Net info: re-extraction nets: 0
[11/02 17:21:21     71s] ### Net info: ignored nets: 0
[11/02 17:21:21     71s] ### Net info: skip routing nets: 2516
[11/02 17:21:21     71s] #NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
[11/02 17:21:21     71s] #RTESIG:78da8dd24d4fc3300c0660cefc0aabdba148b4d8ce47eb2b12574013709d36917595ba15
[11/02 17:21:21     71s] #       b5e9ff2712d7d138573f4a5ebdf166fbf5b28382a426ac7e10794ff0ba23414b6d45de9a
[11/02 17:21:21     71s] #       27927d1a7d3e17f79beddbfb07138183b2bfc6d085e91196394c308718fb6bf7f0478cf7
[11/02 17:21:21     71s] #       80eba41184d361980394c7711c6e9ad623c4695923e219b04687e940791ac643bced5a51
[11/02 17:21:21     71s] #       3942e26c2e22440df260d74b4846a0624cc9309b8c8c01a7830ea8760ae8085875a36b73
[11/02 17:21:21     71s] #       1f41e4256f1a5218ce9ad498c228ee210fac6a804d3e399b7c036c0d1497f0dd2f9702ca
[11/02 17:21:21     71s] #       394e69f68f748a4564913c3262a138f7dd39f3a24f0b96cbefc5674d8356619a1573f70b
[11/02 17:21:21     71s] #       5cd25e30
[11/02 17:21:21     71s] #
[11/02 17:21:21     71s] #Skip comparing routing design signature in db-snapshot flow
[11/02 17:21:21     71s] #RTESIG:78da8dd24d4fc3300c0660cefc0aabdba148b4d8ce47eb2b12574013709d36917595ba15
[11/02 17:21:21     71s] #       b5e9ff2712d7d138573f4a5ebdf166fbf5b28382a426ac7e10794ff0ba23414b6d45de9a
[11/02 17:21:21     71s] #       27927d1a7d3e17f79beddbfb07138183b2bfc6d085e91196394c308718fb6bf7f0478cf7
[11/02 17:21:21     71s] #       80eba41184d361980394c7711c6e9ad623c4695923e219b04687e940791ac643bced5a51
[11/02 17:21:21     71s] #       3942e26c2e22440df260d74b4846a0624cc9309b8c8c01a7830ea8760ae8085875a36b73
[11/02 17:21:21     71s] #       1f41e4256f1a5218ce9ad498c228ee210fac6a804d3e399b7c036c0d1497f0dd2f9702ca
[11/02 17:21:21     71s] #       394e69f68f748a4564913c3262a138f7dd39f3a24f0b96cbefc5674d8356619a1573f70b
[11/02 17:21:21     71s] #       5cd25e30
[11/02 17:21:21     71s] #
[11/02 17:21:21     71s] #Start routing data preparation on Sat Nov  2 17:21:21 2019
[11/02 17:21:21     71s] #
[11/02 17:21:21     71s] #Minimum voltage of a net in the design = 0.000.
[11/02 17:21:21     71s] #Maximum voltage of a net in the design = 1.320.
[11/02 17:21:21     71s] #Voltage range [0.000 - 1.320] has 2524 nets.
[11/02 17:21:21     71s] #Voltage range [1.080 - 1.320] has 1 net.
[11/02 17:21:21     71s] #Voltage range [0.000 - 0.000] has 1 net.
[11/02 17:21:21     71s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[11/02 17:21:21     71s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:21:21     71s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:21:21     71s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:21:21     71s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:21:21     71s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:21:21     71s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:21:21     71s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:21:21     71s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:21:21     71s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[11/02 17:21:21     71s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[11/02 17:21:22     71s] #Regenerating Ggrids automatically.
[11/02 17:21:22     71s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[11/02 17:21:22     71s] #Using automatically generated G-grids.
[11/02 17:21:22     71s] #Done routing data preparation.
[11/02 17:21:22     71s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1101.53 (MB), peak = 1296.72 (MB)
[11/02 17:21:22     71s] #Merging special wires: starts on Sat Nov  2 17:21:22 2019 with memory = 1101.88 (MB), peak = 1296.72 (MB)
[11/02 17:21:22     71s] #
[11/02 17:21:22     71s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:22     71s] #
[11/02 17:21:22     71s] #Finished routing data preparation on Sat Nov  2 17:21:22 2019
[11/02 17:21:22     71s] #
[11/02 17:21:22     71s] #Cpu time = 00:00:00
[11/02 17:21:22     71s] #Elapsed time = 00:00:00
[11/02 17:21:22     71s] #Increased memory = 6.74 (MB)
[11/02 17:21:22     71s] #Total memory = 1101.94 (MB)
[11/02 17:21:22     71s] #Peak memory = 1296.72 (MB)
[11/02 17:21:22     71s] #
[11/02 17:21:22     71s] #
[11/02 17:21:22     71s] #Start global routing on Sat Nov  2 17:21:22 2019
[11/02 17:21:22     71s] #
[11/02 17:21:22     71s] #
[11/02 17:21:22     71s] #Start global routing initialization on Sat Nov  2 17:21:22 2019
[11/02 17:21:22     71s] #
[11/02 17:21:22     71s] #WARNING (NRGR-22) Design is already detail routed.
[11/02 17:21:22     71s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/02 17:21:22     71s] #Cpu time = 00:00:00
[11/02 17:21:22     71s] #Elapsed time = 00:00:00
[11/02 17:21:22     71s] #Increased memory = 6.76 (MB)
[11/02 17:21:22     71s] #Total memory = 1101.95 (MB)
[11/02 17:21:22     71s] #Peak memory = 1296.72 (MB)
[11/02 17:21:22     71s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[11/02 17:21:22     72s] #
[11/02 17:21:22     72s] #Start Detail Routing..
[11/02 17:21:22     72s] #start initial detail routing ...
[11/02 17:21:22     72s] ### Design has 0 dirty nets
[11/02 17:21:22     72s] #   number of violations = 0
[11/02 17:21:22     72s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1104.88 (MB), peak = 1296.72 (MB)
[11/02 17:21:22     72s] #Complete Detail Routing.
[11/02 17:21:22     72s] #Total number of nets with non-default rule or having extra spacing = 10
[11/02 17:21:22     72s] #Total wire length = 2653 um.
[11/02 17:21:22     72s] #Total half perimeter of net bounding box = 738 um.
[11/02 17:21:22     72s] #Total wire length on LAYER Metal1 = 0 um.
[11/02 17:21:22     72s] #Total wire length on LAYER Metal2 = 62 um.
[11/02 17:21:22     72s] #Total wire length on LAYER Metal3 = 1362 um.
[11/02 17:21:22     72s] #Total wire length on LAYER Metal4 = 1194 um.
[11/02 17:21:22     72s] #Total wire length on LAYER Metal5 = 30 um.
[11/02 17:21:22     72s] #Total wire length on LAYER Metal6 = 0 um.
[11/02 17:21:22     72s] #Total wire length on LAYER Metal7 = 2 um.
[11/02 17:21:22     72s] #Total wire length on LAYER Metal8 = 3 um.
[11/02 17:21:22     72s] #Total wire length on LAYER Metal9 = 0 um.
[11/02 17:21:22     72s] #Total wire length on LAYER Metal10 = 0 um.
[11/02 17:21:22     72s] #Total wire length on LAYER Metal11 = 0 um.
[11/02 17:21:22     72s] #Total number of vias = 2385
[11/02 17:21:22     72s] #Up-Via Summary (total 2385):
[11/02 17:21:22     72s] #           
[11/02 17:21:22     72s] #-----------------------
[11/02 17:21:22     72s] # Metal1            792
[11/02 17:21:22     72s] # Metal2            794
[11/02 17:21:22     72s] # Metal3            789
[11/02 17:21:22     72s] # Metal4              4
[11/02 17:21:22     72s] # Metal5              2
[11/02 17:21:22     72s] # Metal6              2
[11/02 17:21:22     72s] # Metal7              2
[11/02 17:21:22     72s] #-----------------------
[11/02 17:21:22     72s] #                  2385 
[11/02 17:21:22     72s] #
[11/02 17:21:22     72s] #Total number of DRC violations = 0
[11/02 17:21:22     72s] #Cpu time = 00:00:01
[11/02 17:21:22     72s] #Elapsed time = 00:00:01
[11/02 17:21:22     72s] #Increased memory = 0.76 (MB)
[11/02 17:21:22     72s] #Total memory = 1102.70 (MB)
[11/02 17:21:22     72s] #Peak memory = 1296.72 (MB)
[11/02 17:21:22     72s] #detailRoute Statistics:
[11/02 17:21:22     72s] #Cpu time = 00:00:01
[11/02 17:21:22     72s] #Elapsed time = 00:00:01
[11/02 17:21:22     72s] #Increased memory = 0.76 (MB)
[11/02 17:21:22     72s] #Total memory = 1102.70 (MB)
[11/02 17:21:22     72s] #Peak memory = 1296.72 (MB)
[11/02 17:21:22     72s] #Skip updating routing design signature in db-snapshot flow
[11/02 17:21:22     72s] #
[11/02 17:21:22     72s] #globalDetailRoute statistics:
[11/02 17:21:22     72s] #Cpu time = 00:00:01
[11/02 17:21:22     72s] #Elapsed time = 00:00:01
[11/02 17:21:22     72s] #Increased memory = 7.61 (MB)
[11/02 17:21:22     72s] #Total memory = 1102.20 (MB)
[11/02 17:21:22     72s] #Peak memory = 1296.72 (MB)
[11/02 17:21:22     72s] #Number of warnings = 2
[11/02 17:21:22     72s] #Total number of warnings = 25
[11/02 17:21:22     72s] #Number of fails = 0
[11/02 17:21:22     72s] #Total number of fails = 0
[11/02 17:21:22     72s] #Complete globalDetailRoute on Sat Nov  2 17:21:22 2019
[11/02 17:21:22     72s] #
[11/02 17:21:22     72s] % End globalDetailRoute (date=11/02 17:21:22, total cpu=0:00:00.7, real=0:00:01.0, peak res=1102.2M, current mem=1102.2M)
[11/02 17:21:22     72s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[11/02 17:21:22     72s] % Begin globalDetailRoute (date=11/02 17:21:22, mem=1102.2M)
[11/02 17:21:22     72s] 
[11/02 17:21:22     72s] globalDetailRoute
[11/02 17:21:22     72s] 
[11/02 17:21:22     72s] #setNanoRouteMode -droutePostRouteSwapVia "multiCut"
[11/02 17:21:22     72s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[11/02 17:21:22     72s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[11/02 17:21:22     72s] #setNanoRouteMode -routeWithSiDriven true
[11/02 17:21:22     72s] #setNanoRouteMode -routeWithTimingDriven true
[11/02 17:21:22     72s] #Start globalDetailRoute on Sat Nov  2 17:21:22 2019
[11/02 17:21:22     72s] #
[11/02 17:21:22     72s] #Generating timing data, please wait...
[11/02 17:21:22     72s] #2524 total nets, 10 already routed, 10 will ignore in trialRoute
[11/02 17:21:22     72s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1069.01 (MB), peak = 1296.72 (MB)
[11/02 17:21:22     72s] #Reporting timing...
[11/02 17:21:22     72s] End AAE Lib Interpolated Model. (MEM=1202.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:21:23     72s] Total number of fetched objects 2524
[11/02 17:21:23     72s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:21:23     72s] End delay calculation. (MEM=1250.55 CPU=0:00:00.3 REAL=0:00:01.0)
[11/02 17:21:23     72s] #Normalized TNS: 1000.00 100.00 0.00 0.00 0.00 0.00
[11/02 17:21:23     72s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1121.57 (MB), peak = 1296.72 (MB)
[11/02 17:21:23     72s] #Library Standard Delay: 22.00ps
[11/02 17:21:23     72s] #Slack threshold: 44.00ps
[11/02 17:21:23     72s] #*** Analyzed 0 timing critical paths
[11/02 17:21:23     72s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1121.75 (MB), peak = 1296.72 (MB)
[11/02 17:21:23     72s] #Use bna from skp: 0
[11/02 17:21:23     72s] #Use timing analysis from skp: 0
[11/02 17:21:23     73s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1127.61 (MB), peak = 1296.72 (MB)
[11/02 17:21:23     73s] #Default setup view is reset to av_wc.
[11/02 17:21:23     73s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[11/02 17:21:23     73s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1127.61 (MB), peak = 1296.72 (MB)
[11/02 17:21:23     73s] #Current view: av_wc 
[11/02 17:21:23     73s] #Current enabled view: av_wc 
[11/02 17:21:23     73s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1127.71 (MB), peak = 1296.72 (MB)
[11/02 17:21:23     73s] #Done generating timing data.
[11/02 17:21:24     73s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[11/02 17:21:24     73s] ### Net info: total nets: 2526
[11/02 17:21:24     73s] ### Net info: dirty nets: 0
[11/02 17:21:24     73s] ### Net info: marked as disconnected nets: 0
[11/02 17:21:24     73s] #num needed restored net=0
[11/02 17:21:24     73s] #need_extraction net=0 (total=2526)
[11/02 17:21:24     73s] ### Net info: fully routed nets: 10
[11/02 17:21:24     73s] ### Net info: trivial (< 2 pins) nets: 2
[11/02 17:21:24     73s] ### Net info: unrouted nets: 2514
[11/02 17:21:24     73s] ### Net info: re-extraction nets: 0
[11/02 17:21:24     73s] ### Net info: ignored nets: 0
[11/02 17:21:24     73s] ### Net info: skip routing nets: 0
[11/02 17:21:24     73s] #NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
[11/02 17:21:24     73s] #RTESIG:78da8d924d4bc34010863dfb2b86b48708a6cecc7e247355bcaa14f55a2a6ed340d248b2
[11/02 17:21:24     73s] #       f9ff2e78add9d9dbb00f0fef0cef66fbf9bc8782644758fd20f281e0654f82969a8abc35
[11/02 17:21:24     73s] #       0f2487f4f5f158dc6eb6af6fefce3a2886a58fddd3120b28e7387597f61e96394c308718
[11/02 17:21:24     73s] #       d374f787d682703af67380f26b1cfbab4ce311e2b4ac21e21970870ed383f2d48fc7789d
[11/02 17:21:24     73s] #       6b0c14e7ae3dafa79246543a426c72d12841d91513e4c142d95d6268c3f41f235031a660
[11/02 17:21:24     73s] #       980d46c680d3810e68e714a0236095d1296ee225cfd4a46038cba48b291885873cb0ea02
[11/02 17:21:24     73s] #       6cf2c9d948be156c535d87f0dd2dc37a61895d7e012356537ef2a93b3997b7ac72d568b3
[11/02 17:21:24     73s] #       ae1aeb15e6e617024a57e1
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] #RTESIG:78da8d924d4bc34010863dfb2b86b48708a6cecc7e247355bcaa14f55a2a6ed340d248b2
[11/02 17:21:24     73s] #       f9ff2e78add9d9dbb00f0fef0cef66fbf9bc8782644758fd20f281e0654f82969a8abc35
[11/02 17:21:24     73s] #       0f2487f4f5f158dc6eb6af6fefce3a2886a58fddd3120b28e7387597f61e96394c308718
[11/02 17:21:24     73s] #       d374f787d682703af67380f26b1cfbab4ce311e2b4ac21e21970870ed383f2d48fc7789d
[11/02 17:21:24     73s] #       6b0c14e7ae3dafa79246543a426c72d12841d91513e4c142d95d6268c3f41f235031a660
[11/02 17:21:24     73s] #       980d46c680d3810e68e714a0236095d1296ee225cfd4a46038cba48b291885873cb0ea02
[11/02 17:21:24     73s] #       6cf2c9d948be156c535d87f0dd2dc37a61895d7e012356537ef2a93b3997b7ac72d568b3
[11/02 17:21:24     73s] #       ae1aeb15e6e617024a57e1
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] #Start routing data preparation on Sat Nov  2 17:21:24 2019
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] #Minimum voltage of a net in the design = 0.000.
[11/02 17:21:24     73s] #Maximum voltage of a net in the design = 1.320.
[11/02 17:21:24     73s] #Voltage range [0.000 - 1.320] has 2524 nets.
[11/02 17:21:24     73s] #Voltage range [1.080 - 1.320] has 1 net.
[11/02 17:21:24     73s] #Voltage range [0.000 - 0.000] has 1 net.
[11/02 17:21:24     73s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[11/02 17:21:24     73s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:21:24     73s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:21:24     73s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:21:24     73s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:21:24     73s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:21:24     73s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:21:24     73s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:21:24     73s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:21:24     73s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[11/02 17:21:24     73s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[11/02 17:21:24     73s] #Regenerating Ggrids automatically.
[11/02 17:21:24     73s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[11/02 17:21:24     73s] #Using automatically generated G-grids.
[11/02 17:21:24     73s] #Done routing data preparation.
[11/02 17:21:24     73s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1129.77 (MB), peak = 1296.72 (MB)
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] #Summary of active signal nets routing constraints set by OPT:
[11/02 17:21:24     73s] #	preferred routing layers      : 0
[11/02 17:21:24     73s] #	preferred routing layer effort: 0
[11/02 17:21:24     73s] #	preferred extra space         : 0
[11/02 17:21:24     73s] #	preferred multi-cut via       : 0
[11/02 17:21:24     73s] #	avoid detour                  : 0
[11/02 17:21:24     73s] #	expansion ratio               : 0
[11/02 17:21:24     73s] #	net priority                  : 0
[11/02 17:21:24     73s] #	s2s control                   : 0
[11/02 17:21:24     73s] #	avoid chaining                : 0
[11/02 17:21:24     73s] #	inst-based stacking via       : 0
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] #Summary of active signal nets routing constraints set by USER:
[11/02 17:21:24     73s] #	preferred routing layers      : 0
[11/02 17:21:24     73s] #	preferred routing layer effort     : 0
[11/02 17:21:24     73s] #	preferred extra space              : 0
[11/02 17:21:24     73s] #	preferred multi-cut via            : 0
[11/02 17:21:24     73s] #	avoid detour                       : 0
[11/02 17:21:24     73s] #	net weight                         : 0
[11/02 17:21:24     73s] #	avoid chaining                     : 0
[11/02 17:21:24     73s] #	cell-based stacking via (required) : 0
[11/02 17:21:24     73s] #	cell-based stacking via (optional) : 0
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] #Start timing driven prevention iteration
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] #----------------------------------------------------
[11/02 17:21:24     73s] # Summary of active signal nets routing constraints
[11/02 17:21:24     73s] #+--------------------------+-----------+
[11/02 17:21:24     73s] #+--------------------------+-----------+
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] #----------------------------------------------------
[11/02 17:21:24     73s] #Done timing-driven prevention
[11/02 17:21:24     73s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1130.57 (MB), peak = 1296.72 (MB)
[11/02 17:21:24     73s] #Merging special wires: starts on Sat Nov  2 17:21:24 2019 with memory = 1130.73 (MB), peak = 1296.72 (MB)
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] #Finished routing data preparation on Sat Nov  2 17:21:24 2019
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] #Cpu time = 00:00:00
[11/02 17:21:24     73s] #Elapsed time = 00:00:00
[11/02 17:21:24     73s] #Increased memory = 0.23 (MB)
[11/02 17:21:24     73s] #Total memory = 1130.80 (MB)
[11/02 17:21:24     73s] #Peak memory = 1296.72 (MB)
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] #Start global routing on Sat Nov  2 17:21:24 2019
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] #Start global routing initialization on Sat Nov  2 17:21:24 2019
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] #Number of eco nets is 0
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] #Start global routing data preparation on Sat Nov  2 17:21:24 2019
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] ### build_merged_routing_blockage_rect_list starts on Sat Nov  2 17:21:24 2019 with memory = 1130.98 (MB), peak = 1296.72 (MB)
[11/02 17:21:24     73s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:24     73s] #Start routing resource analysis on Sat Nov  2 17:21:24 2019
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] ### init_is_bin_blocked starts on Sat Nov  2 17:21:24 2019 with memory = 1130.98 (MB), peak = 1296.72 (MB)
[11/02 17:21:24     73s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:24     73s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Nov  2 17:21:24 2019 with memory = 1131.70 (MB), peak = 1296.72 (MB)
[11/02 17:21:24     73s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:24     73s] ### adjust_flow_cap starts on Sat Nov  2 17:21:24 2019 with memory = 1131.77 (MB), peak = 1296.72 (MB)
[11/02 17:21:24     73s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:24     73s] ### adjust_partial_route_blockage starts on Sat Nov  2 17:21:24 2019 with memory = 1131.77 (MB), peak = 1296.72 (MB)
[11/02 17:21:24     73s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:24     73s] ### set_via_blocked starts on Sat Nov  2 17:21:24 2019 with memory = 1131.77 (MB), peak = 1296.72 (MB)
[11/02 17:21:24     73s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:24     73s] ### copy_flow starts on Sat Nov  2 17:21:24 2019 with memory = 1131.77 (MB), peak = 1296.72 (MB)
[11/02 17:21:24     73s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:24     73s] #Routing resource analysis is done on Sat Nov  2 17:21:24 2019
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] ### report_flow_cap starts on Sat Nov  2 17:21:24 2019 with memory = 1131.77 (MB), peak = 1296.72 (MB)
[11/02 17:21:24     73s] #  Resource Analysis:
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/02 17:21:24     73s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/02 17:21:24     73s] #  --------------------------------------------------------------
[11/02 17:21:24     73s] #  Metal1         H         603           0        1640    60.18%
[11/02 17:21:24     73s] #  Metal2         V         578           0        1640     0.00%
[11/02 17:21:24     73s] #  Metal3         H         603           0        1640     0.00%
[11/02 17:21:24     73s] #  Metal4         V         578           0        1640     0.00%
[11/02 17:21:24     73s] #  Metal5         H         603           0        1640     0.00%
[11/02 17:21:24     73s] #  Metal6         V         578           0        1640     0.00%
[11/02 17:21:24     73s] #  Metal7         H         603           0        1640     0.00%
[11/02 17:21:24     73s] #  Metal8         V         578           0        1640     0.00%
[11/02 17:21:24     73s] #  Metal9         H         603           0        1640    40.85%
[11/02 17:21:24     73s] #  Metal10        V         231           0        1640    39.57%
[11/02 17:21:24     73s] #  Metal11        H         241           0        1640     0.00%
[11/02 17:21:24     73s] #  --------------------------------------------------------------
[11/02 17:21:24     73s] #  Total                   5799       0.00%       18040    12.78%
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] #  10 nets (0.40%) with 1 preferred extra spacing.
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:24     73s] ### analyze_m2_tracks starts on Sat Nov  2 17:21:24 2019 with memory = 1131.77 (MB), peak = 1296.72 (MB)
[11/02 17:21:24     73s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:24     73s] ### report_initial_resource starts on Sat Nov  2 17:21:24 2019 with memory = 1131.77 (MB), peak = 1296.72 (MB)
[11/02 17:21:24     73s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:24     73s] ### mark_pg_pins_accessibility starts on Sat Nov  2 17:21:24 2019 with memory = 1131.77 (MB), peak = 1296.72 (MB)
[11/02 17:21:24     73s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:24     73s] ### set_net_region starts on Sat Nov  2 17:21:24 2019 with memory = 1131.77 (MB), peak = 1296.72 (MB)
[11/02 17:21:24     73s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] #Global routing data preparation is done on Sat Nov  2 17:21:24 2019
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1131.77 (MB), peak = 1296.72 (MB)
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] ### prepare_level starts on Sat Nov  2 17:21:24 2019 with memory = 1131.77 (MB), peak = 1296.72 (MB)
[11/02 17:21:24     73s] ### init level 1 starts on Sat Nov  2 17:21:24 2019 with memory = 1131.77 (MB), peak = 1296.72 (MB)
[11/02 17:21:24     73s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:24     73s] ### prepare_level_flow starts on Sat Nov  2 17:21:24 2019 with memory = 1131.77 (MB), peak = 1296.72 (MB)
[11/02 17:21:24     73s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:24     73s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] #Global routing initialization is done on Sat Nov  2 17:21:24 2019
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1131.77 (MB), peak = 1296.72 (MB)
[11/02 17:21:24     73s] #
[11/02 17:21:24     73s] #Skip 1/3 round for no nets in the round...
[11/02 17:21:24     73s] #Skip 2/3 round for no nets in the round...
[11/02 17:21:24     73s] #Route nets in 3/3 round...
[11/02 17:21:24     73s] #start global routing iteration 1...
[11/02 17:21:24     73s] ### init_flow_edge starts on Sat Nov  2 17:21:24 2019 with memory = 1131.77 (MB), peak = 1296.72 (MB)
[11/02 17:21:24     73s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:24     73s] ### cal_flow starts on Sat Nov  2 17:21:24 2019 with memory = 1134.61 (MB), peak = 1296.72 (MB)
[11/02 17:21:24     73s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:24     74s] ### measure_qor starts on Sat Nov  2 17:21:24 2019 with memory = 1139.25 (MB), peak = 1296.72 (MB)
[11/02 17:21:24     74s] ### measure_congestion starts on Sat Nov  2 17:21:24 2019 with memory = 1139.25 (MB), peak = 1296.72 (MB)
[11/02 17:21:24     74s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:24     74s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:24     74s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1139.25 (MB), peak = 1296.72 (MB)
[11/02 17:21:24     74s] #
[11/02 17:21:24     74s] #start global routing iteration 2...
[11/02 17:21:25     74s] ### measure_qor starts on Sat Nov  2 17:21:25 2019 with memory = 1140.19 (MB), peak = 1296.72 (MB)
[11/02 17:21:25     74s] ### measure_congestion starts on Sat Nov  2 17:21:25 2019 with memory = 1140.19 (MB), peak = 1296.72 (MB)
[11/02 17:21:25     74s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:25     74s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:25     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1140.19 (MB), peak = 1296.72 (MB)
[11/02 17:21:25     74s] #
[11/02 17:21:25     74s] ### route_end starts on Sat Nov  2 17:21:25 2019 with memory = 1140.19 (MB), peak = 1296.72 (MB)
[11/02 17:21:25     74s] #
[11/02 17:21:25     74s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[11/02 17:21:25     74s] #Total number of routable nets = 2524.
[11/02 17:21:25     74s] #Total number of nets in the design = 2526.
[11/02 17:21:25     74s] #
[11/02 17:21:25     74s] #2514 routable nets have only global wires.
[11/02 17:21:25     74s] #10 routable nets have only detail routed wires.
[11/02 17:21:25     74s] #10 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/02 17:21:25     74s] #
[11/02 17:21:25     74s] #Routed nets constraints summary:
[11/02 17:21:25     74s] #-----------------------------
[11/02 17:21:25     74s] #        Rules   Unconstrained  
[11/02 17:21:25     74s] #-----------------------------
[11/02 17:21:25     74s] #      Default            2514  
[11/02 17:21:25     74s] #-----------------------------
[11/02 17:21:25     74s] #        Total            2514  
[11/02 17:21:25     74s] #-----------------------------
[11/02 17:21:25     74s] #
[11/02 17:21:25     74s] #Routing constraints summary of the whole design:
[11/02 17:21:25     74s] #------------------------------------------------
[11/02 17:21:25     74s] #        Rules   Pref Extra Space   Unconstrained  
[11/02 17:21:25     74s] #------------------------------------------------
[11/02 17:21:25     74s] #      Default                 10            2514  
[11/02 17:21:25     74s] #------------------------------------------------
[11/02 17:21:25     74s] #        Total                 10            2514  
[11/02 17:21:25     74s] #------------------------------------------------
[11/02 17:21:25     74s] #
[11/02 17:21:25     74s] ### cal_base_flow starts on Sat Nov  2 17:21:25 2019 with memory = 1140.20 (MB), peak = 1296.72 (MB)
[11/02 17:21:25     74s] ### init_flow_edge starts on Sat Nov  2 17:21:25 2019 with memory = 1140.20 (MB), peak = 1296.72 (MB)
[11/02 17:21:25     74s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:25     74s] ### cal_flow starts on Sat Nov  2 17:21:25 2019 with memory = 1143.24 (MB), peak = 1296.72 (MB)
[11/02 17:21:25     74s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:25     74s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:25     74s] ### report_overcon starts on Sat Nov  2 17:21:25 2019 with memory = 1143.24 (MB), peak = 1296.72 (MB)
[11/02 17:21:25     74s] #
[11/02 17:21:25     74s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/02 17:21:25     74s] #
[11/02 17:21:25     74s] #                 OverCon       OverCon       OverCon          
[11/02 17:21:25     74s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[11/02 17:21:25     74s] #     Layer           (1)           (2)           (3)   OverCon
[11/02 17:21:25     74s] #  ------------------------------------------------------------
[11/02 17:21:25     74s] #  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/02 17:21:25     74s] #  Metal2        5(0.30%)      1(0.06%)      1(0.06%)   (0.43%)
[11/02 17:21:25     74s] #  Metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/02 17:21:25     74s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/02 17:21:25     74s] #  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/02 17:21:25     74s] #  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/02 17:21:25     74s] #  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/02 17:21:25     74s] #  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/02 17:21:25     74s] #  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/02 17:21:25     74s] #  Metal10       2(0.13%)      0(0.00%)      0(0.00%)   (0.13%)
[11/02 17:21:25     74s] #  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/02 17:21:25     74s] #  ------------------------------------------------------------
[11/02 17:21:25     74s] #     Total      7(0.04%)      1(0.01%)      1(0.01%)   (0.05%)
[11/02 17:21:25     74s] #
[11/02 17:21:25     74s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[11/02 17:21:25     74s] #  Overflow after GR: 0.00% H + 0.05% V
[11/02 17:21:25     74s] #
[11/02 17:21:25     74s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:25     74s] ### cal_base_flow starts on Sat Nov  2 17:21:25 2019 with memory = 1143.24 (MB), peak = 1296.72 (MB)
[11/02 17:21:25     74s] ### init_flow_edge starts on Sat Nov  2 17:21:25 2019 with memory = 1143.24 (MB), peak = 1296.72 (MB)
[11/02 17:21:25     74s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:25     74s] ### cal_flow starts on Sat Nov  2 17:21:25 2019 with memory = 1143.24 (MB), peak = 1296.72 (MB)
[11/02 17:21:25     74s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:25     74s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:25     74s] ### export_cong_map starts on Sat Nov  2 17:21:25 2019 with memory = 1143.24 (MB), peak = 1296.72 (MB)
[11/02 17:21:25     74s] ### PDZT_Export::export_cong_map starts on Sat Nov  2 17:21:25 2019 with memory = 1143.28 (MB), peak = 1296.72 (MB)
[11/02 17:21:25     74s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:25     74s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:25     74s] ### import_cong_map starts on Sat Nov  2 17:21:25 2019 with memory = 1143.28 (MB), peak = 1296.72 (MB)
[11/02 17:21:25     74s] OPERPROF: Starting HotSpotCal at level 1, MEM:1217.3M
[11/02 17:21:25     74s] [hotspot] +------------+---------------+---------------+
[11/02 17:21:25     74s] [hotspot] |            |   max hotspot | total hotspot |
[11/02 17:21:25     74s] [hotspot] +------------+---------------+---------------+
[11/02 17:21:25     74s] [hotspot] | normalized |          0.00 |          0.00 |
[11/02 17:21:25     74s] [hotspot] +------------+---------------+---------------+
[11/02 17:21:25     74s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/02 17:21:25     74s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/02 17:21:25     74s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1217.3M
[11/02 17:21:25     74s] #Hotspot report including placement blocked areas
[11/02 17:21:25     74s] OPERPROF: Starting HotSpotCal at level 1, MEM:1217.3M
[11/02 17:21:25     74s] [hotspot] +------------+---------------+---------------+
[11/02 17:21:25     74s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[11/02 17:21:25     74s] [hotspot] +------------+---------------+---------------+
[11/02 17:21:25     74s] [hotspot] |   Metal1(H)   |         71.00 |        115.00 |
[11/02 17:21:25     74s] [hotspot] |   Metal2(V)   |          0.00 |          0.00 |
[11/02 17:21:25     74s] [hotspot] |   Metal3(H)   |          0.00 |          0.00 |
[11/02 17:21:25     74s] [hotspot] |   Metal4(V)   |          0.00 |          0.00 |
[11/02 17:21:25     74s] [hotspot] |   Metal5(H)   |          0.00 |          0.00 |
[11/02 17:21:25     74s] [hotspot] |   Metal6(V)   |          0.00 |          0.00 |
[11/02 17:21:25     74s] [hotspot] |   Metal7(H)   |          0.00 |          0.00 |
[11/02 17:21:25     74s] [hotspot] |   Metal8(V)   |          0.00 |          0.00 |
[11/02 17:21:25     74s] [hotspot] |   Metal9(H)   |         15.00 |         30.00 |
[11/02 17:21:25     74s] [hotspot] |   Metal10(V)   |         15.00 |         30.00 |
[11/02 17:21:25     74s] [hotspot] |   Metal11(H)   |          0.00 |          0.00 |
[11/02 17:21:25     74s] [hotspot] +------------+---------------+---------------+
[11/02 17:21:25     74s] [hotspot] |   worst    |(Metal1    71.00 |(Metal1   115.00 |
[11/02 17:21:25     74s] [hotspot] +------------+---------------+---------------+
[11/02 17:21:25     74s] [hotspot] | all layers |          0.00 |          0.00 |
[11/02 17:21:25     74s] [hotspot] +------------+---------------+---------------+
[11/02 17:21:25     74s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/02 17:21:25     74s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[11/02 17:21:25     74s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/02 17:21:25     74s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:1217.3M
[11/02 17:21:25     74s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:25     74s] ### update starts on Sat Nov  2 17:21:25 2019 with memory = 1143.28 (MB), peak = 1296.72 (MB)
[11/02 17:21:25     74s] #Complete Global Routing.
[11/02 17:21:25     74s] #Total number of nets with non-default rule or having extra spacing = 10
[11/02 17:21:25     74s] #Total wire length = 34497 um.
[11/02 17:21:25     74s] #Total half perimeter of net bounding box = 30950 um.
[11/02 17:21:25     74s] #Total wire length on LAYER Metal1 = 48 um.
[11/02 17:21:25     74s] #Total wire length on LAYER Metal2 = 8832 um.
[11/02 17:21:25     74s] #Total wire length on LAYER Metal3 = 12392 um.
[11/02 17:21:25     74s] #Total wire length on LAYER Metal4 = 5417 um.
[11/02 17:21:25     74s] #Total wire length on LAYER Metal5 = 2433 um.
[11/02 17:21:25     74s] #Total wire length on LAYER Metal6 = 1263 um.
[11/02 17:21:25     74s] #Total wire length on LAYER Metal7 = 2734 um.
[11/02 17:21:25     74s] #Total wire length on LAYER Metal8 = 851 um.
[11/02 17:21:25     74s] #Total wire length on LAYER Metal9 = 26 um.
[11/02 17:21:25     74s] #Total wire length on LAYER Metal10 = 31 um.
[11/02 17:21:25     74s] #Total wire length on LAYER Metal11 = 470 um.
[11/02 17:21:25     74s] #Total number of vias = 15644
[11/02 17:21:25     74s] #Up-Via Summary (total 15644):
[11/02 17:21:25     74s] #           
[11/02 17:21:25     74s] #-----------------------
[11/02 17:21:25     74s] # Metal1           7608
[11/02 17:21:25     74s] # Metal2           5414
[11/02 17:21:25     74s] # Metal3           1579
[11/02 17:21:25     74s] # Metal4            347
[11/02 17:21:25     74s] # Metal5            234
[11/02 17:21:25     74s] # Metal6            185
[11/02 17:21:25     74s] # Metal7            111
[11/02 17:21:25     74s] # Metal8             87
[11/02 17:21:25     74s] # Metal9             33
[11/02 17:21:25     74s] # Metal10            46
[11/02 17:21:25     74s] #-----------------------
[11/02 17:21:25     74s] #                 15644 
[11/02 17:21:25     74s] #
[11/02 17:21:25     74s] #Total number of involved regular nets 376
[11/02 17:21:25     74s] #Maximum src to sink distance  163.6
[11/02 17:21:25     74s] #Average of max src_to_sink distance  36.0
[11/02 17:21:25     74s] #Average of ave src_to_sink distance  21.5
[11/02 17:21:25     74s] ### update cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:25     74s] ### report_overcon starts on Sat Nov  2 17:21:25 2019 with memory = 1143.66 (MB), peak = 1296.72 (MB)
[11/02 17:21:25     74s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:25     74s] ### report_overcon starts on Sat Nov  2 17:21:25 2019 with memory = 1143.66 (MB), peak = 1296.72 (MB)
[11/02 17:21:25     74s] #Max overcon = 3 tracks.
[11/02 17:21:25     74s] #Total overcon = 0.05%.
[11/02 17:21:25     74s] #Worst layer Gcell overcon rate = 0.13%.
[11/02 17:21:25     74s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:25     74s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
[11/02 17:21:25     74s] #
[11/02 17:21:25     74s] #Global routing statistics:
[11/02 17:21:25     74s] #Cpu time = 00:00:01
[11/02 17:21:25     74s] #Elapsed time = 00:00:01
[11/02 17:21:25     74s] #Increased memory = 12.84 (MB)
[11/02 17:21:25     74s] #Total memory = 1143.66 (MB)
[11/02 17:21:25     74s] #Peak memory = 1296.72 (MB)
[11/02 17:21:25     74s] #
[11/02 17:21:25     74s] #Finished global routing on Sat Nov  2 17:21:25 2019
[11/02 17:21:25     74s] #
[11/02 17:21:25     74s] #
[11/02 17:21:25     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1142.68 (MB), peak = 1296.72 (MB)
[11/02 17:21:25     74s] #Start Track Assignment.
[11/02 17:21:25     75s] #Done with 3462 horizontal wires in 1 hboxes and 2923 vertical wires in 1 hboxes.
[11/02 17:21:25     75s] #Done with 670 horizontal wires in 1 hboxes and 641 vertical wires in 1 hboxes.
[11/02 17:21:25     75s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/02 17:21:25     75s] #
[11/02 17:21:25     75s] #Track assignment summary:
[11/02 17:21:25     75s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/02 17:21:25     75s] #------------------------------------------------------------------------
[11/02 17:21:25     75s] # Metal1        33.04 	  0.00%  	  0.00% 	  0.00%
[11/02 17:21:25     75s] # Metal2      8600.90 	  0.06%  	  0.00% 	  0.00%
[11/02 17:21:25     75s] # Metal3     10767.12 	  0.22%  	  0.00% 	  0.03%
[11/02 17:21:25     75s] # Metal4      4147.46 	  0.00%  	  0.00% 	  0.00%
[11/02 17:21:25     75s] # Metal5      2399.50 	  0.00%  	  0.00% 	  0.00%
[11/02 17:21:25     75s] # Metal6      1251.03 	  0.00%  	  0.00% 	  0.00%
[11/02 17:21:25     75s] # Metal7      2731.01 	  0.01%  	  0.00% 	  0.00%
[11/02 17:21:25     75s] # Metal8       836.00 	  0.00%  	  0.00% 	  0.00%
[11/02 17:21:25     75s] # Metal9        28.24 	  0.00%  	  0.00% 	  0.00%
[11/02 17:21:25     75s] # Metal10       21.90 	  0.00%  	  0.00% 	  0.00%
[11/02 17:21:25     75s] # Metal11      478.49 	  0.00%  	  0.00% 	  0.00%
[11/02 17:21:25     75s] #------------------------------------------------------------------------
[11/02 17:21:25     75s] # All       31294.66  	  0.09% 	  0.00% 	  0.00%
[11/02 17:21:25     75s] #Complete Track Assignment.
[11/02 17:21:25     75s] #Total number of nets with non-default rule or having extra spacing = 10
[11/02 17:21:25     75s] #Total wire length = 36369 um.
[11/02 17:21:25     75s] #Total half perimeter of net bounding box = 30950 um.
[11/02 17:21:25     75s] #Total wire length on LAYER Metal1 = 1456 um.
[11/02 17:21:25     75s] #Total wire length on LAYER Metal2 = 8682 um.
[11/02 17:21:25     75s] #Total wire length on LAYER Metal3 = 12958 um.
[11/02 17:21:25     75s] #Total wire length on LAYER Metal4 = 5394 um.
[11/02 17:21:25     75s] #Total wire length on LAYER Metal5 = 2438 um.
[11/02 17:21:25     75s] #Total wire length on LAYER Metal6 = 1270 um.
[11/02 17:21:25     75s] #Total wire length on LAYER Metal7 = 2766 um.
[11/02 17:21:25     75s] #Total wire length on LAYER Metal8 = 848 um.
[11/02 17:21:25     75s] #Total wire length on LAYER Metal9 = 56 um.
[11/02 17:21:25     75s] #Total wire length on LAYER Metal10 = 21 um.
[11/02 17:21:25     75s] #Total wire length on LAYER Metal11 = 481 um.
[11/02 17:21:25     75s] #Total number of vias = 15644
[11/02 17:21:25     75s] #Up-Via Summary (total 15644):
[11/02 17:21:25     75s] #           
[11/02 17:21:25     75s] #-----------------------
[11/02 17:21:25     75s] # Metal1           7608
[11/02 17:21:25     75s] # Metal2           5414
[11/02 17:21:25     75s] # Metal3           1579
[11/02 17:21:25     75s] # Metal4            347
[11/02 17:21:25     75s] # Metal5            234
[11/02 17:21:25     75s] # Metal6            185
[11/02 17:21:25     75s] # Metal7            111
[11/02 17:21:25     75s] # Metal8             87
[11/02 17:21:25     75s] # Metal9             33
[11/02 17:21:25     75s] # Metal10            46
[11/02 17:21:25     75s] #-----------------------
[11/02 17:21:25     75s] #                 15644 
[11/02 17:21:25     75s] #
[11/02 17:21:25     75s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1147.62 (MB), peak = 1296.72 (MB)
[11/02 17:21:25     75s] #
[11/02 17:21:25     75s] #number of short segments in preferred routing layers
[11/02 17:21:25     75s] #	
[11/02 17:21:25     75s] #	
[11/02 17:21:25     75s] #
[11/02 17:21:25     75s] #Start post global route fixing for timing critical nets ...
[11/02 17:21:25     75s] #
[11/02 17:21:25     75s] #* Updating design timing data...
[11/02 17:21:25     75s] #Extracting RC...
[11/02 17:21:25     75s] Un-suppress "**WARN ..." messages.
[11/02 17:21:25     75s] #
[11/02 17:21:25     75s] #Start tQuantus RC extraction...
[11/02 17:21:25     75s] #Extract in track assign mode
[11/02 17:21:25     75s] #Start building rc corner(s)...
[11/02 17:21:25     75s] #Number of RC Corner = 1
[11/02 17:21:25     75s] #Corner typ_rc /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[11/02 17:21:25     75s] #METAL_1 -> Metal1 (1)
[11/02 17:21:25     75s] #METAL_2 -> Metal2 (2)
[11/02 17:21:25     75s] #METAL_3 -> Metal3 (3)
[11/02 17:21:25     75s] #METAL_4 -> Metal4 (4)
[11/02 17:21:25     75s] #METAL_5 -> Metal5 (5)
[11/02 17:21:25     75s] #METAL_6 -> Metal6 (6)
[11/02 17:21:25     75s] #METAL_7 -> Metal7 (7)
[11/02 17:21:25     75s] #METAL_8 -> Metal8 (8)
[11/02 17:21:25     75s] #METAL_9 -> Metal9 (9)
[11/02 17:21:25     75s] #METAL_10 -> Metal10 (10)
[11/02 17:21:25     75s] #METAL_11 -> Metal11 (11)
[11/02 17:21:25     75s] #SADV_On
[11/02 17:21:25     75s] # Corner(s) : 
[11/02 17:21:25     75s] #typ_rc [25.00]
[11/02 17:21:26     75s] # Corner id: 0
[11/02 17:21:26     75s] # Layout Scale: 1.000000
[11/02 17:21:26     75s] # Has Metal Fill model: yes
[11/02 17:21:26     75s] # Temperature was set
[11/02 17:21:26     75s] # Temperature : 25.000000
[11/02 17:21:26     75s] # Ref. Temp   : 25.000000
[11/02 17:21:26     75s] #SADV_Off
[11/02 17:21:26     75s] #total pattern=286 [11, 792]
[11/02 17:21:26     75s] #Generating the tQuantus model file automatically.
[11/02 17:21:26     75s] #num_tile=24090 avg_aspect_ratio=2.082489 
[11/02 17:21:26     75s] #Vertical num_row 55 per_row= 432 halo= 12000 
[11/02 17:21:26     75s] #hor_num_col = 63 final aspect_ratio= 1.726033
[11/02 17:21:54     97s] #Build RC corners: cpu time = 00:00:23, elapsed time = 00:00:29, memory = 1340.81 (MB), peak = 1340.82 (MB)
[11/02 17:21:55     98s] #
[11/02 17:21:55     98s] #Start Post Track Assignment Wire Spread.
[11/02 17:21:56     98s] #Done with 935 horizontal wires in 1 hboxes and 817 vertical wires in 1 hboxes.
[11/02 17:21:56     98s] #Complete Post Track Assignment Wire Spread.
[11/02 17:21:56     98s] #
[11/02 17:21:56     98s] #Length limit = 200 pitches
[11/02 17:21:56     98s] #opt mode = 2
[11/02 17:21:56     98s] #Init Design Signature = 1713385766
[11/02 17:21:56     98s] #Start generate extraction boxes.
[11/02 17:21:56     98s] #
[11/02 17:21:56     98s] #Extract using 30 x 30 Hboxes
[11/02 17:21:56     98s] #3x3 initial hboxes
[11/02 17:21:56     98s] #Use area based hbox pruning.
[11/02 17:21:56     98s] #0/0 hboxes pruned.
[11/02 17:21:56     98s] #Complete generating extraction boxes.
[11/02 17:21:56     98s] #Extract 4 hboxes with single thread on machine with  Core_i5 3.20GHz 6144KB Cache 4CPU...
[11/02 17:21:56     98s] #Process 0 special clock nets for rc extraction
[11/02 17:21:56     98s] #0 temporary NDR added
[11/02 17:21:56     99s] #Total 2524 nets were built. 18 nodes added to break long wires. 0 net(s) have incomplete routes.
[11/02 17:21:56     99s] #Run Statistics for Extraction:
[11/02 17:21:56     99s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[11/02 17:21:56     99s] #   Increased memory =    49.40 (MB), total memory =  1230.74 (MB), peak memory =  1341.17 (MB)
[11/02 17:21:56     99s] #
[11/02 17:21:56     99s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[11/02 17:21:56     99s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1184.93 (MB), peak = 1341.17 (MB)
[11/02 17:21:56     99s] #RC Statistics: 10582 Res, 6245 Ground Cap, 415 XCap (Edge to Edge)
[11/02 17:21:56     99s] #RC V/H edge ratio: 0.51, Avg V/H Edge Length: 3231.15 (7004), Avg L-Edge Length: 10726.36 (2029)
[11/02 17:21:56     99s] #Start writing rcdb into /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_6LudMP.rcdb.d
[11/02 17:21:57     99s] #Finish writing rcdb with 14919 nodes, 12395 edges, and 846 xcaps
[11/02 17:21:57     99s] #18 inserted nodes are removed
[11/02 17:21:57     99s] #Remove Post Track Assignment Wire Spread
[11/02 17:21:57     99s] Restoring parasitic data from file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_6LudMP.rcdb.d' ...
[11/02 17:21:57     99s] Opening parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_6LudMP.rcdb.d' for reading (mem: 1407.281M)
[11/02 17:21:57     99s] Reading RCDB with compressed RC data.
[11/02 17:21:57     99s] Opening parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_6LudMP.rcdb.d' for content verification (mem: 1407.281M)
[11/02 17:21:57     99s] Reading RCDB with compressed RC data.
[11/02 17:21:57     99s] Closing parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_6LudMP.rcdb.d': 0 access done (mem: 1407.281M)
[11/02 17:21:57     99s] Closing parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_6LudMP.rcdb.d': 0 access done (mem: 1407.281M)
[11/02 17:21:57     99s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1407.281M)
[11/02 17:21:57     99s] Following multi-corner parasitics specified:
[11/02 17:21:57     99s] 	/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_6LudMP.rcdb.d (rcdb)
[11/02 17:21:57     99s] Opening parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_6LudMP.rcdb.d' for reading (mem: 1407.281M)
[11/02 17:21:57     99s] Reading RCDB with compressed RC data.
[11/02 17:21:57     99s] 		Cell mpadd32_shift has rcdb /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_6LudMP.rcdb.d specified
[11/02 17:21:57     99s] Cell mpadd32_shift, hinst 
[11/02 17:21:57     99s] processing rcdb (/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_6LudMP.rcdb.d) for hinst (top) of cell (mpadd32_shift);
[11/02 17:21:57     99s] Closing parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_6LudMP.rcdb.d': 0 access done (mem: 1407.281M)
[11/02 17:21:57     99s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1387.281M)
[11/02 17:21:57     99s] Opening parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/mpadd32_shift_14382_15o2l4.rcdb.d/mpadd32_shift.rcdb.d' for reading (mem: 1387.281M)
[11/02 17:21:57     99s] Reading RCDB with compressed RC data.
[11/02 17:21:57     99s] Closing parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/mpadd32_shift_14382_15o2l4.rcdb.d/mpadd32_shift.rcdb.d': 0 access done (mem: 1387.281M)
[11/02 17:21:57     99s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1387.281M)
[11/02 17:21:57     99s] Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1387.281M)
[11/02 17:21:57     99s] #
[11/02 17:21:57     99s] #Restore RCDB.
[11/02 17:21:57     99s] #Remove Post Track Assignment Wire Spread
[11/02 17:21:57     99s] #Final Design Signature = -1651653833
[11/02 17:21:57     99s] #
[11/02 17:21:57     99s] #Complete tQuantus RC extraction.
[11/02 17:21:57     99s] #Cpu time = 00:00:25
[11/02 17:21:57     99s] #Elapsed time = 00:00:32
[11/02 17:21:57     99s] #Increased memory = 38.72 (MB)
[11/02 17:21:57     99s] #Total memory = 1186.35 (MB)
[11/02 17:21:57     99s] #Peak memory = 1341.17 (MB)
[11/02 17:21:57     99s] #
[11/02 17:21:57     99s] Un-suppress "**WARN ..." messages.
[11/02 17:21:57     99s] #RC Extraction Completed...
[11/02 17:21:57    100s] #Reporting timing...
[11/02 17:21:57    100s] End AAE Lib Interpolated Model. (MEM=1379.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:21:57    100s] Opening parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/mpadd32_shift_14382_15o2l4.rcdb.d/mpadd32_shift.rcdb.d' for reading (mem: 1379.168M)
[11/02 17:21:57    100s] Reading RCDB with compressed RC data.
[11/02 17:21:57    100s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1379.2M)
[11/02 17:21:57    100s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:21:58    100s] Total number of fetched objects 2524
[11/02 17:21:58    100s] AAE_INFO-618: Total number of nets in the design is 2526,  100.0 percent of the nets selected for SI analysis
[11/02 17:21:58    100s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:21:58    100s] End delay calculation. (MEM=1426.86 CPU=0:00:00.4 REAL=0:00:01.0)
[11/02 17:21:58    101s] End AAE Lib Interpolated Model. (MEM=1389.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:21:58    101s] Glitch Analysis: View av_wc -- Total Number of Nets Skipped = 0. 
[11/02 17:21:58    101s] Glitch Analysis: View av_wc -- Total Number of Nets Analyzed = 2524. 
[11/02 17:21:58    101s] Total number of fetched objects 2524
[11/02 17:21:58    101s] AAE_INFO-618: Total number of nets in the design is 2526,  0.3 percent of the nets selected for SI analysis
[11/02 17:21:58    101s] End delay calculation. (MEM=1390.14 CPU=0:00:00.0 REAL=0:00:00.0)
[11/02 17:21:58    101s] #Normalized TNS: 1000.00 100.00 0.00 0.00 0.00 0.00
[11/02 17:21:58    101s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1186.60 (MB), peak = 1341.17 (MB)
[11/02 17:21:58    101s] #Library Standard Delay: 22.00ps
[11/02 17:21:58    101s] #Slack threshold: 0.00ps
[11/02 17:21:58    101s] #*** Analyzed 0 timing critical paths
[11/02 17:21:58    101s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.61 (MB), peak = 1341.17 (MB)
[11/02 17:21:58    101s] #Use bna from skp: 0
[11/02 17:21:58    101s] #Use timing analysis from skp: 0
[11/02 17:21:58    101s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.61 (MB), peak = 1341.17 (MB)
[11/02 17:21:58    101s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[11/02 17:21:58    101s] Worst slack reported in the design = 95.937584 (late)
[11/02 17:21:58    101s] *** writeDesignTiming (0:00:00.1) ***
[11/02 17:21:58    101s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.75 (MB), peak = 1341.17 (MB)
[11/02 17:21:58    101s] Un-suppress "**WARN ..." messages.
[11/02 17:21:59    101s] #Number of victim nets: 0
[11/02 17:21:59    101s] #Number of aggressor nets: 0
[11/02 17:21:59    101s] #Number of weak nets: 0
[11/02 17:21:59    101s] #Number of critical nets: 0
[11/02 17:21:59    101s] #	level 1 [   0.0, -1000.0]: 0 nets
[11/02 17:21:59    101s] #	level 2 [   0.0, -1000.0]: 0 nets
[11/02 17:21:59    101s] #	level 3 [   0.0, -1000.0]: 0 nets
[11/02 17:21:59    101s] #Total number of nets: 2524
[11/02 17:21:59    101s] #Total number of significant detoured timing critical nets is 0
[11/02 17:21:59    101s] #Total number of selected detoured timing critical nets is 0
[11/02 17:21:59    101s] #
[11/02 17:21:59    101s] #----------------------------------------------------
[11/02 17:21:59    101s] # Summary of active signal nets routing constraints
[11/02 17:21:59    101s] #+--------------------------+-----------+
[11/02 17:21:59    101s] #+--------------------------+-----------+
[11/02 17:21:59    101s] #
[11/02 17:21:59    101s] #----------------------------------------------------
[11/02 17:21:59    101s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.77 (MB), peak = 1341.17 (MB)
[11/02 17:21:59    101s] #* Importing design timing data...
[11/02 17:21:59    101s] #Number of victim nets: 0
[11/02 17:21:59    101s] #Number of aggressor nets: 0
[11/02 17:21:59    101s] #Number of weak nets: 0
[11/02 17:21:59    101s] #Number of critical nets: 0
[11/02 17:21:59    101s] #	level 1 [   0.0, -1000.0]: 0 nets
[11/02 17:21:59    101s] #	level 2 [   0.0, -1000.0]: 0 nets
[11/02 17:21:59    101s] #	level 3 [   0.0, -1000.0]: 0 nets
[11/02 17:21:59    101s] #Total number of nets: 2524
[11/02 17:21:59    101s] #
[11/02 17:21:59    101s] #timing driven effort level: 3
[11/02 17:21:59    101s] #Start Track Assignment With Timing Driven.
[11/02 17:21:59    101s] #Done with 82 horizontal wires in 1 hboxes and 105 vertical wires in 1 hboxes.
[11/02 17:21:59    101s] #Done with 28 horizontal wires in 1 hboxes and 44 vertical wires in 1 hboxes.
[11/02 17:21:59    101s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/02 17:21:59    101s] #
[11/02 17:21:59    101s] #Track assignment summary:
[11/02 17:21:59    101s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/02 17:21:59    101s] #------------------------------------------------------------------------
[11/02 17:21:59    101s] # Metal1        33.04 	  0.00%  	  0.00% 	  0.00%
[11/02 17:21:59    101s] # Metal2      8616.38 	  0.02%  	  0.00% 	  0.00%
[11/02 17:21:59    101s] # Metal3     10788.03 	  0.17%  	  0.00% 	  0.02%
[11/02 17:21:59    101s] # Metal4      4147.57 	  0.00%  	  0.00% 	  0.00%
[11/02 17:21:59    101s] # Metal5      2399.70 	  0.00%  	  0.00% 	  0.00%
[11/02 17:21:59    101s] # Metal6      1250.84 	  0.00%  	  0.00% 	  0.00%
[11/02 17:21:59    101s] # Metal7      2731.01 	  0.01%  	  0.00% 	  0.00%
[11/02 17:21:59    101s] # Metal8       836.00 	  0.00%  	  0.00% 	  0.00%
[11/02 17:21:59    101s] # Metal9        28.24 	  0.00%  	  0.00% 	  0.00%
[11/02 17:21:59    101s] # Metal10       21.90 	  0.00%  	  0.00% 	  0.00%
[11/02 17:21:59    101s] # Metal11      478.49 	  0.00%  	  0.00% 	  0.00%
[11/02 17:21:59    101s] #------------------------------------------------------------------------
[11/02 17:21:59    101s] # All       31331.17  	  0.06% 	  0.00% 	  0.00%
[11/02 17:21:59    101s] #Complete Track Assignment With Timing Driven.
[11/02 17:21:59    101s] #Total number of nets with non-default rule or having extra spacing = 10
[11/02 17:21:59    101s] #Total wire length = 36408 um.
[11/02 17:21:59    101s] #Total half perimeter of net bounding box = 30950 um.
[11/02 17:21:59    101s] #Total wire length on LAYER Metal1 = 1545 um.
[11/02 17:21:59    101s] #Total wire length on LAYER Metal2 = 8721 um.
[11/02 17:21:59    101s] #Total wire length on LAYER Metal3 = 12899 um.
[11/02 17:21:59    101s] #Total wire length on LAYER Metal4 = 5374 um.
[11/02 17:21:59    101s] #Total wire length on LAYER Metal5 = 2438 um.
[11/02 17:21:59    101s] #Total wire length on LAYER Metal6 = 1261 um.
[11/02 17:21:59    101s] #Total wire length on LAYER Metal7 = 2765 um.
[11/02 17:21:59    101s] #Total wire length on LAYER Metal8 = 847 um.
[11/02 17:21:59    101s] #Total wire length on LAYER Metal9 = 56 um.
[11/02 17:21:59    101s] #Total wire length on LAYER Metal10 = 21 um.
[11/02 17:21:59    101s] #Total wire length on LAYER Metal11 = 481 um.
[11/02 17:21:59    101s] #Total number of vias = 15644
[11/02 17:21:59    101s] #Up-Via Summary (total 15644):
[11/02 17:21:59    101s] #           
[11/02 17:21:59    101s] #-----------------------
[11/02 17:21:59    101s] # Metal1           7608
[11/02 17:21:59    101s] # Metal2           5414
[11/02 17:21:59    101s] # Metal3           1579
[11/02 17:21:59    101s] # Metal4            347
[11/02 17:21:59    101s] # Metal5            234
[11/02 17:21:59    101s] # Metal6            185
[11/02 17:21:59    101s] # Metal7            111
[11/02 17:21:59    101s] # Metal8             87
[11/02 17:21:59    101s] # Metal9             33
[11/02 17:21:59    101s] # Metal10            46
[11/02 17:21:59    101s] #-----------------------
[11/02 17:21:59    101s] #                 15644 
[11/02 17:21:59    101s] #
[11/02 17:21:59    101s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1189.49 (MB), peak = 1341.17 (MB)
[11/02 17:21:59    101s] #
[11/02 17:21:59    101s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/02 17:21:59    101s] #Cpu time = 00:00:28
[11/02 17:21:59    101s] #Elapsed time = 00:00:35
[11/02 17:21:59    101s] #Increased memory = 62.49 (MB)
[11/02 17:21:59    101s] #Total memory = 1186.12 (MB)
[11/02 17:21:59    101s] #Peak memory = 1341.17 (MB)
[11/02 17:21:59    101s] #Start reading timing information from file .timing_file_14382.tif.gz ...
[11/02 17:21:59    101s] #Read in timing information for 774 ports, 1973 instances from timing file .timing_file_14382.tif.gz.
[11/02 17:21:59    101s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[11/02 17:22:00    102s] #
[11/02 17:22:00    102s] #Start Detail Routing..
[11/02 17:22:00    102s] #start initial detail routing ...
[11/02 17:22:00    102s] ### Design has 0 dirty nets, 1819 dirty-areas), has valid drcs
[11/02 17:22:11    114s] #   number of violations = 4
[11/02 17:22:11    114s] #
[11/02 17:22:11    114s] #    By Layer and Type :
[11/02 17:22:11    114s] #	          Short   Totals
[11/02 17:22:11    114s] #	Metal1        4        4
[11/02 17:22:11    114s] #	Totals        4        4
[11/02 17:22:11    114s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1280.44 (MB), peak = 1341.17 (MB)
[11/02 17:22:11    114s] #start 1st optimization iteration ...
[11/02 17:22:11    114s] #   number of violations = 0
[11/02 17:22:11    114s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1288.65 (MB), peak = 1341.17 (MB)
[11/02 17:22:11    114s] #Complete Detail Routing.
[11/02 17:22:11    114s] #Total number of nets with non-default rule or having extra spacing = 10
[11/02 17:22:11    114s] #Total wire length = 37041 um.
[11/02 17:22:11    114s] #Total half perimeter of net bounding box = 30950 um.
[11/02 17:22:11    114s] #Total wire length on LAYER Metal1 = 703 um.
[11/02 17:22:11    114s] #Total wire length on LAYER Metal2 = 10102 um.
[11/02 17:22:11    114s] #Total wire length on LAYER Metal3 = 11841 um.
[11/02 17:22:11    114s] #Total wire length on LAYER Metal4 = 6528 um.
[11/02 17:22:11    114s] #Total wire length on LAYER Metal5 = 2606 um.
[11/02 17:22:11    114s] #Total wire length on LAYER Metal6 = 1294 um.
[11/02 17:22:11    114s] #Total wire length on LAYER Metal7 = 2673 um.
[11/02 17:22:11    114s] #Total wire length on LAYER Metal8 = 749 um.
[11/02 17:22:11    114s] #Total wire length on LAYER Metal9 = 46 um.
[11/02 17:22:11    114s] #Total wire length on LAYER Metal10 = 16 um.
[11/02 17:22:11    114s] #Total wire length on LAYER Metal11 = 484 um.
[11/02 17:22:11    114s] #Total number of vias = 17019
[11/02 17:22:11    114s] #Up-Via Summary (total 17019):
[11/02 17:22:11    114s] #           
[11/02 17:22:11    114s] #-----------------------
[11/02 17:22:11    114s] # Metal1           8019
[11/02 17:22:11    114s] # Metal2           6089
[11/02 17:22:11    114s] # Metal3           1857
[11/02 17:22:11    114s] # Metal4            354
[11/02 17:22:11    114s] # Metal5            242
[11/02 17:22:11    114s] # Metal6            195
[11/02 17:22:11    114s] # Metal7            115
[11/02 17:22:11    114s] # Metal8             87
[11/02 17:22:11    114s] # Metal9             33
[11/02 17:22:11    114s] # Metal10            28
[11/02 17:22:11    114s] #-----------------------
[11/02 17:22:11    114s] #                 17019 
[11/02 17:22:11    114s] #
[11/02 17:22:11    114s] #Total number of DRC violations = 0
[11/02 17:22:11    114s] #Cpu time = 00:00:12
[11/02 17:22:11    114s] #Elapsed time = 00:00:13
[11/02 17:22:11    114s] #Increased memory = 1.94 (MB)
[11/02 17:22:11    114s] #Total memory = 1188.05 (MB)
[11/02 17:22:11    114s] #Peak memory = 1341.17 (MB)
[11/02 17:22:11    114s] #
[11/02 17:22:11    114s] #start routing for process antenna violation fix ...
[11/02 17:22:11    114s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[11/02 17:22:12    114s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1190.38 (MB), peak = 1341.17 (MB)
[11/02 17:22:12    114s] #
[11/02 17:22:12    114s] #Total number of nets with non-default rule or having extra spacing = 10
[11/02 17:22:12    114s] #Total wire length = 37041 um.
[11/02 17:22:12    114s] #Total half perimeter of net bounding box = 30950 um.
[11/02 17:22:12    114s] #Total wire length on LAYER Metal1 = 703 um.
[11/02 17:22:12    114s] #Total wire length on LAYER Metal2 = 10102 um.
[11/02 17:22:12    114s] #Total wire length on LAYER Metal3 = 11841 um.
[11/02 17:22:12    114s] #Total wire length on LAYER Metal4 = 6528 um.
[11/02 17:22:12    114s] #Total wire length on LAYER Metal5 = 2606 um.
[11/02 17:22:12    114s] #Total wire length on LAYER Metal6 = 1294 um.
[11/02 17:22:12    114s] #Total wire length on LAYER Metal7 = 2673 um.
[11/02 17:22:12    114s] #Total wire length on LAYER Metal8 = 749 um.
[11/02 17:22:12    114s] #Total wire length on LAYER Metal9 = 46 um.
[11/02 17:22:12    114s] #Total wire length on LAYER Metal10 = 16 um.
[11/02 17:22:12    114s] #Total wire length on LAYER Metal11 = 484 um.
[11/02 17:22:12    114s] #Total number of vias = 17019
[11/02 17:22:12    114s] #Up-Via Summary (total 17019):
[11/02 17:22:12    114s] #           
[11/02 17:22:12    114s] #-----------------------
[11/02 17:22:12    114s] # Metal1           8019
[11/02 17:22:12    114s] # Metal2           6089
[11/02 17:22:12    114s] # Metal3           1857
[11/02 17:22:12    114s] # Metal4            354
[11/02 17:22:12    114s] # Metal5            242
[11/02 17:22:12    114s] # Metal6            195
[11/02 17:22:12    114s] # Metal7            115
[11/02 17:22:12    114s] # Metal8             87
[11/02 17:22:12    114s] # Metal9             33
[11/02 17:22:12    114s] # Metal10            28
[11/02 17:22:12    114s] #-----------------------
[11/02 17:22:12    114s] #                 17019 
[11/02 17:22:12    114s] #
[11/02 17:22:12    114s] #Total number of DRC violations = 0
[11/02 17:22:12    114s] #Total number of net violated process antenna rule = 0
[11/02 17:22:12    114s] #
[11/02 17:22:12    114s] #
[11/02 17:22:12    114s] #Total number of nets with non-default rule or having extra spacing = 10
[11/02 17:22:12    114s] #Total wire length = 37041 um.
[11/02 17:22:12    114s] #Total half perimeter of net bounding box = 30950 um.
[11/02 17:22:12    114s] #Total wire length on LAYER Metal1 = 703 um.
[11/02 17:22:12    114s] #Total wire length on LAYER Metal2 = 10102 um.
[11/02 17:22:12    114s] #Total wire length on LAYER Metal3 = 11841 um.
[11/02 17:22:12    114s] #Total wire length on LAYER Metal4 = 6528 um.
[11/02 17:22:12    114s] #Total wire length on LAYER Metal5 = 2606 um.
[11/02 17:22:12    114s] #Total wire length on LAYER Metal6 = 1294 um.
[11/02 17:22:12    114s] #Total wire length on LAYER Metal7 = 2673 um.
[11/02 17:22:12    114s] #Total wire length on LAYER Metal8 = 749 um.
[11/02 17:22:12    114s] #Total wire length on LAYER Metal9 = 46 um.
[11/02 17:22:12    114s] #Total wire length on LAYER Metal10 = 16 um.
[11/02 17:22:12    114s] #Total wire length on LAYER Metal11 = 484 um.
[11/02 17:22:12    114s] #Total number of vias = 17019
[11/02 17:22:12    114s] #Up-Via Summary (total 17019):
[11/02 17:22:12    114s] #           
[11/02 17:22:12    114s] #-----------------------
[11/02 17:22:12    114s] # Metal1           8019
[11/02 17:22:12    114s] # Metal2           6089
[11/02 17:22:12    114s] # Metal3           1857
[11/02 17:22:12    114s] # Metal4            354
[11/02 17:22:12    114s] # Metal5            242
[11/02 17:22:12    114s] # Metal6            195
[11/02 17:22:12    114s] # Metal7            115
[11/02 17:22:12    114s] # Metal8             87
[11/02 17:22:12    114s] # Metal9             33
[11/02 17:22:12    114s] # Metal10            28
[11/02 17:22:12    114s] #-----------------------
[11/02 17:22:12    114s] #                 17019 
[11/02 17:22:12    114s] #
[11/02 17:22:12    114s] #Total number of DRC violations = 0
[11/02 17:22:12    114s] #Total number of net violated process antenna rule = 0
[11/02 17:22:12    114s] #
[11/02 17:22:12    114s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[11/02 17:22:12    114s] #
[11/02 17:22:12    114s] #Start Post Route via swapping...
[11/02 17:22:12    114s] #99.94% of area are rerouted by ECO routing.
[11/02 17:22:14    116s] #   number of violations = 0
[11/02 17:22:14    116s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1190.83 (MB), peak = 1341.17 (MB)
[11/02 17:22:14    116s] #CELL_VIEW mpadd32_shift,init has no DRC violation.
[11/02 17:22:14    116s] #Total number of DRC violations = 0
[11/02 17:22:14    116s] #Total number of net violated process antenna rule = 0
[11/02 17:22:14    116s] #Post Route via swapping is done.
[11/02 17:22:14    116s] #Total number of nets with non-default rule or having extra spacing = 10
[11/02 17:22:14    116s] #Total wire length = 37041 um.
[11/02 17:22:14    116s] #Total half perimeter of net bounding box = 30950 um.
[11/02 17:22:14    116s] #Total wire length on LAYER Metal1 = 703 um.
[11/02 17:22:14    116s] #Total wire length on LAYER Metal2 = 10102 um.
[11/02 17:22:14    116s] #Total wire length on LAYER Metal3 = 11841 um.
[11/02 17:22:14    116s] #Total wire length on LAYER Metal4 = 6528 um.
[11/02 17:22:14    116s] #Total wire length on LAYER Metal5 = 2606 um.
[11/02 17:22:14    116s] #Total wire length on LAYER Metal6 = 1294 um.
[11/02 17:22:14    116s] #Total wire length on LAYER Metal7 = 2673 um.
[11/02 17:22:14    116s] #Total wire length on LAYER Metal8 = 749 um.
[11/02 17:22:14    116s] #Total wire length on LAYER Metal9 = 46 um.
[11/02 17:22:14    116s] #Total wire length on LAYER Metal10 = 16 um.
[11/02 17:22:14    116s] #Total wire length on LAYER Metal11 = 484 um.
[11/02 17:22:14    116s] #Total number of vias = 17019
[11/02 17:22:14    116s] #Total number of multi-cut vias = 15158 ( 89.1%)
[11/02 17:22:14    116s] #Total number of single cut vias = 1861 ( 10.9%)
[11/02 17:22:14    116s] #Up-Via Summary (total 17019):
[11/02 17:22:14    116s] #                   single-cut          multi-cut      Total
[11/02 17:22:14    116s] #-----------------------------------------------------------
[11/02 17:22:14    116s] # Metal1          1833 ( 22.9%)      6186 ( 77.1%)       8019
[11/02 17:22:14    116s] # Metal2            19 (  0.3%)      6070 ( 99.7%)       6089
[11/02 17:22:14    116s] # Metal3             0 (  0.0%)      1857 (100.0%)       1857
[11/02 17:22:14    116s] # Metal4             0 (  0.0%)       354 (100.0%)        354
[11/02 17:22:14    116s] # Metal5             0 (  0.0%)       242 (100.0%)        242
[11/02 17:22:14    116s] # Metal6             0 (  0.0%)       195 (100.0%)        195
[11/02 17:22:14    116s] # Metal7             1 (  0.9%)       114 ( 99.1%)        115
[11/02 17:22:14    116s] # Metal8             0 (  0.0%)        87 (100.0%)         87
[11/02 17:22:14    116s] # Metal9             0 (  0.0%)        33 (100.0%)         33
[11/02 17:22:14    116s] # Metal10            8 ( 28.6%)        20 ( 71.4%)         28
[11/02 17:22:14    116s] #-----------------------------------------------------------
[11/02 17:22:14    116s] #                 1861 ( 10.9%)     15158 ( 89.1%)      17019 
[11/02 17:22:14    116s] #
[11/02 17:22:14    116s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[11/02 17:22:14    117s] #
[11/02 17:22:14    117s] #Start Post Route wire spreading..
[11/02 17:22:14    117s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[11/02 17:22:14    117s] #
[11/02 17:22:14    117s] #Start DRC checking..
[11/02 17:22:15    118s] #   number of violations = 0
[11/02 17:22:15    118s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1267.65 (MB), peak = 1341.17 (MB)
[11/02 17:22:15    118s] #CELL_VIEW mpadd32_shift,init has no DRC violation.
[11/02 17:22:15    118s] #Total number of DRC violations = 0
[11/02 17:22:15    118s] #Total number of net violated process antenna rule = 0
[11/02 17:22:15    118s] #
[11/02 17:22:15    118s] #Start data preparation for wire spreading...
[11/02 17:22:15    118s] #
[11/02 17:22:15    118s] #Data preparation is done on Sat Nov  2 17:22:15 2019
[11/02 17:22:15    118s] #
[11/02 17:22:15    118s] #
[11/02 17:22:15    118s] #Start Post Route Wire Spread.
[11/02 17:22:16    118s] #Done with 576 horizontal wires in 1 hboxes and 452 vertical wires in 1 hboxes.
[11/02 17:22:16    118s] #Complete Post Route Wire Spread.
[11/02 17:22:16    118s] #
[11/02 17:22:16    118s] #Total number of nets with non-default rule or having extra spacing = 10
[11/02 17:22:16    118s] #Total wire length = 37432 um.
[11/02 17:22:16    118s] #Total half perimeter of net bounding box = 30950 um.
[11/02 17:22:16    118s] #Total wire length on LAYER Metal1 = 705 um.
[11/02 17:22:16    118s] #Total wire length on LAYER Metal2 = 10186 um.
[11/02 17:22:16    118s] #Total wire length on LAYER Metal3 = 12007 um.
[11/02 17:22:16    118s] #Total wire length on LAYER Metal4 = 6618 um.
[11/02 17:22:16    118s] #Total wire length on LAYER Metal5 = 2624 um.
[11/02 17:22:16    118s] #Total wire length on LAYER Metal6 = 1298 um.
[11/02 17:22:16    118s] #Total wire length on LAYER Metal7 = 2696 um.
[11/02 17:22:16    118s] #Total wire length on LAYER Metal8 = 749 um.
[11/02 17:22:16    118s] #Total wire length on LAYER Metal9 = 46 um.
[11/02 17:22:16    118s] #Total wire length on LAYER Metal10 = 16 um.
[11/02 17:22:16    118s] #Total wire length on LAYER Metal11 = 487 um.
[11/02 17:22:16    118s] #Total number of vias = 17019
[11/02 17:22:16    118s] #Total number of multi-cut vias = 15158 ( 89.1%)
[11/02 17:22:16    118s] #Total number of single cut vias = 1861 ( 10.9%)
[11/02 17:22:16    118s] #Up-Via Summary (total 17019):
[11/02 17:22:16    118s] #                   single-cut          multi-cut      Total
[11/02 17:22:16    118s] #-----------------------------------------------------------
[11/02 17:22:16    118s] # Metal1          1833 ( 22.9%)      6186 ( 77.1%)       8019
[11/02 17:22:16    118s] # Metal2            19 (  0.3%)      6070 ( 99.7%)       6089
[11/02 17:22:16    118s] # Metal3             0 (  0.0%)      1857 (100.0%)       1857
[11/02 17:22:16    118s] # Metal4             0 (  0.0%)       354 (100.0%)        354
[11/02 17:22:16    118s] # Metal5             0 (  0.0%)       242 (100.0%)        242
[11/02 17:22:16    118s] # Metal6             0 (  0.0%)       195 (100.0%)        195
[11/02 17:22:16    118s] # Metal7             1 (  0.9%)       114 ( 99.1%)        115
[11/02 17:22:16    118s] # Metal8             0 (  0.0%)        87 (100.0%)         87
[11/02 17:22:16    118s] # Metal9             0 (  0.0%)        33 (100.0%)         33
[11/02 17:22:16    118s] # Metal10            8 ( 28.6%)        20 ( 71.4%)         28
[11/02 17:22:16    118s] #-----------------------------------------------------------
[11/02 17:22:16    118s] #                 1861 ( 10.9%)     15158 ( 89.1%)      17019 
[11/02 17:22:16    118s] #
[11/02 17:22:16    118s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[11/02 17:22:16    118s] #
[11/02 17:22:16    118s] #Start DRC checking..
[11/02 17:22:17    119s] #   number of violations = 0
[11/02 17:22:17    119s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1272.50 (MB), peak = 1341.17 (MB)
[11/02 17:22:17    119s] #CELL_VIEW mpadd32_shift,init has no DRC violation.
[11/02 17:22:17    119s] #Total number of DRC violations = 0
[11/02 17:22:17    119s] #Total number of net violated process antenna rule = 0
[11/02 17:22:17    119s] #   number of violations = 0
[11/02 17:22:17    119s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1191.52 (MB), peak = 1341.17 (MB)
[11/02 17:22:17    119s] #CELL_VIEW mpadd32_shift,init has no DRC violation.
[11/02 17:22:17    119s] #Total number of DRC violations = 0
[11/02 17:22:17    119s] #Total number of net violated process antenna rule = 0
[11/02 17:22:17    119s] #Post Route wire spread is done.
[11/02 17:22:17    119s] #Total number of nets with non-default rule or having extra spacing = 10
[11/02 17:22:17    119s] #Total wire length = 37432 um.
[11/02 17:22:17    119s] #Total half perimeter of net bounding box = 30950 um.
[11/02 17:22:17    119s] #Total wire length on LAYER Metal1 = 705 um.
[11/02 17:22:17    119s] #Total wire length on LAYER Metal2 = 10186 um.
[11/02 17:22:17    119s] #Total wire length on LAYER Metal3 = 12007 um.
[11/02 17:22:17    119s] #Total wire length on LAYER Metal4 = 6618 um.
[11/02 17:22:17    119s] #Total wire length on LAYER Metal5 = 2624 um.
[11/02 17:22:17    119s] #Total wire length on LAYER Metal6 = 1298 um.
[11/02 17:22:17    119s] #Total wire length on LAYER Metal7 = 2696 um.
[11/02 17:22:17    119s] #Total wire length on LAYER Metal8 = 749 um.
[11/02 17:22:17    119s] #Total wire length on LAYER Metal9 = 46 um.
[11/02 17:22:17    119s] #Total wire length on LAYER Metal10 = 16 um.
[11/02 17:22:17    119s] #Total wire length on LAYER Metal11 = 487 um.
[11/02 17:22:17    119s] #Total number of vias = 17019
[11/02 17:22:17    119s] #Total number of multi-cut vias = 15158 ( 89.1%)
[11/02 17:22:17    119s] #Total number of single cut vias = 1861 ( 10.9%)
[11/02 17:22:17    119s] #Up-Via Summary (total 17019):
[11/02 17:22:17    119s] #                   single-cut          multi-cut      Total
[11/02 17:22:17    119s] #-----------------------------------------------------------
[11/02 17:22:17    119s] # Metal1          1833 ( 22.9%)      6186 ( 77.1%)       8019
[11/02 17:22:17    119s] # Metal2            19 (  0.3%)      6070 ( 99.7%)       6089
[11/02 17:22:17    119s] # Metal3             0 (  0.0%)      1857 (100.0%)       1857
[11/02 17:22:17    119s] # Metal4             0 (  0.0%)       354 (100.0%)        354
[11/02 17:22:17    119s] # Metal5             0 (  0.0%)       242 (100.0%)        242
[11/02 17:22:17    119s] # Metal6             0 (  0.0%)       195 (100.0%)        195
[11/02 17:22:17    119s] # Metal7             1 (  0.9%)       114 ( 99.1%)        115
[11/02 17:22:17    119s] # Metal8             0 (  0.0%)        87 (100.0%)         87
[11/02 17:22:17    119s] # Metal9             0 (  0.0%)        33 (100.0%)         33
[11/02 17:22:17    119s] # Metal10            8 ( 28.6%)        20 ( 71.4%)         28
[11/02 17:22:17    119s] #-----------------------------------------------------------
[11/02 17:22:17    119s] #                 1861 ( 10.9%)     15158 ( 89.1%)      17019 
[11/02 17:22:17    119s] #
[11/02 17:22:17    119s] #detailRoute Statistics:
[11/02 17:22:17    119s] #Cpu time = 00:00:18
[11/02 17:22:17    119s] #Elapsed time = 00:00:18
[11/02 17:22:17    119s] #Increased memory = 3.09 (MB)
[11/02 17:22:17    119s] #Total memory = 1189.21 (MB)
[11/02 17:22:17    119s] #Peak memory = 1341.17 (MB)
[11/02 17:22:17    119s] #
[11/02 17:22:17    119s] #globalDetailRoute statistics:
[11/02 17:22:17    119s] #Cpu time = 00:00:48
[11/02 17:22:17    119s] #Elapsed time = 00:00:55
[11/02 17:22:17    119s] #Increased memory = 53.59 (MB)
[11/02 17:22:17    119s] #Total memory = 1155.81 (MB)
[11/02 17:22:17    119s] #Peak memory = 1341.17 (MB)
[11/02 17:22:17    119s] #Number of warnings = 1
[11/02 17:22:17    119s] #Total number of warnings = 27
[11/02 17:22:17    119s] #Number of fails = 0
[11/02 17:22:17    119s] #Total number of fails = 0
[11/02 17:22:17    119s] #Complete globalDetailRoute on Sat Nov  2 17:22:17 2019
[11/02 17:22:17    119s] #
[11/02 17:22:17    119s] % End globalDetailRoute (date=11/02 17:22:17, total cpu=0:00:47.7, real=0:00:55.0, peak res=1341.2M, current mem=1130.6M)
[11/02 17:22:17    120s] #Default setup view is reset to av_wc.
[11/02 17:22:17    120s] #routeDesign: cpu time = 00:00:49, elapsed time = 00:00:56, memory = 1119.09 (MB), peak = 1341.17 (MB)
[11/02 17:22:17    120s] 
[11/02 17:22:17    120s] *** Summary of all messages that are not suppressed in this session:
[11/02 17:22:17    120s] Severity  ID               Count  Summary                                  
[11/02 17:22:17    120s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[11/02 17:22:17    120s] WARNING   IMPSP-365            1  Design has inst(s) with SITE '%s', but t...
[11/02 17:22:17    120s] WARNING   TCLCMD-1403          2  '%s'                                     
[11/02 17:22:17    120s] *** Message Summary: 4 warning(s), 0 error(s)
[11/02 17:22:17    120s] 
[11/02 17:22:17    120s] ### 
[11/02 17:22:17    120s] ###   Scalability Statistics
[11/02 17:22:17    120s] ### 
[11/02 17:22:17    120s] ### --------------------------------+----------------+----------------+----------------+
[11/02 17:22:17    120s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/02 17:22:17    120s] ### --------------------------------+----------------+----------------+----------------+
[11/02 17:22:17    120s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:17    120s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:17    120s] ###   Timing Data Generation        |        00:00:01|        00:00:01|             1.0|
[11/02 17:22:17    120s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:17    120s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:17    120s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:17    120s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:17    120s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:17    120s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[11/02 17:22:17    120s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:17    120s] ###   Detail Routing                |        00:00:13|        00:00:13|             1.0|
[11/02 17:22:17    120s] ###   Post Route Via Swapping       |        00:00:02|        00:00:02|             1.0|
[11/02 17:22:17    120s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[11/02 17:22:17    120s] ###   Entire Command                |        00:00:49|        00:00:56|             0.9|
[11/02 17:22:17    120s] ### --------------------------------+----------------+----------------+----------------+
[11/02 17:22:17    120s] ### 
[11/02 17:22:17    120s] #% End routeDesign (date=11/02 17:22:17, total cpu=0:00:48.9, real=0:00:56.0, peak res=1341.2M, current mem=1119.1M)
[11/02 17:22:17    120s] <CMD> setExtractRCMode -engine postRoute -effortLevel medium
[11/02 17:22:17    120s] <CMD> setDelayCalMode -SIAware false
[11/02 17:22:17    120s] <CMD> timeDesign -postRoute -outDir postRouteTiming
[11/02 17:22:17    120s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[11/02 17:22:17    120s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[11/02 17:22:18    120s] ### Net info: total nets: 2526
[11/02 17:22:18    120s] ### Net info: dirty nets: 0
[11/02 17:22:18    120s] ### Net info: marked as disconnected nets: 0
[11/02 17:22:18    120s] #num needed restored net=0
[11/02 17:22:18    120s] #need_extraction net=0 (total=2526)
[11/02 17:22:18    120s] ### Net info: fully routed nets: 2524
[11/02 17:22:18    120s] ### Net info: trivial (< 2 pins) nets: 2
[11/02 17:22:18    120s] ### Net info: unrouted nets: 0
[11/02 17:22:18    120s] ### Net info: re-extraction nets: 0
[11/02 17:22:18    120s] ### Net info: ignored nets: 0
[11/02 17:22:18    120s] ### Net info: skip routing nets: 0
[11/02 17:22:18    120s] #Start routing data preparation on Sat Nov  2 17:22:18 2019
[11/02 17:22:18    120s] #
[11/02 17:22:18    120s] #Minimum voltage of a net in the design = 0.000.
[11/02 17:22:18    120s] #Maximum voltage of a net in the design = 1.320.
[11/02 17:22:18    120s] #Voltage range [0.000 - 1.320] has 2524 nets.
[11/02 17:22:18    120s] #Voltage range [1.080 - 1.320] has 1 net.
[11/02 17:22:18    120s] #Voltage range [0.000 - 0.000] has 1 net.
[11/02 17:22:18    120s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[11/02 17:22:18    120s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:22:18    120s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:22:18    120s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:22:18    120s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:22:18    120s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:22:18    120s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:22:18    120s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:22:18    120s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:22:18    120s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[11/02 17:22:18    120s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[11/02 17:22:18    120s] #Regenerating Ggrids automatically.
[11/02 17:22:18    120s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[11/02 17:22:18    120s] #Using automatically generated G-grids.
[11/02 17:22:18    120s] #Done routing data preparation.
[11/02 17:22:18    120s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1123.55 (MB), peak = 1341.17 (MB)
[11/02 17:22:18    120s] #Extract in post route mode
[11/02 17:22:18    120s] #
[11/02 17:22:18    120s] #Start tQuantus RC extraction...
[11/02 17:22:18    120s] #Start building rc corner(s)...
[11/02 17:22:18    120s] #Number of RC Corner = 1
[11/02 17:22:18    120s] #Corner typ_rc /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[11/02 17:22:18    120s] #METAL_1 -> Metal1 (1)
[11/02 17:22:18    120s] #METAL_2 -> Metal2 (2)
[11/02 17:22:18    120s] #METAL_3 -> Metal3 (3)
[11/02 17:22:18    120s] #METAL_4 -> Metal4 (4)
[11/02 17:22:18    120s] #METAL_5 -> Metal5 (5)
[11/02 17:22:18    120s] #METAL_6 -> Metal6 (6)
[11/02 17:22:18    120s] #METAL_7 -> Metal7 (7)
[11/02 17:22:18    120s] #METAL_8 -> Metal8 (8)
[11/02 17:22:18    120s] #METAL_9 -> Metal9 (9)
[11/02 17:22:18    120s] #METAL_10 -> Metal10 (10)
[11/02 17:22:18    120s] #METAL_11 -> Metal11 (11)
[11/02 17:22:18    120s] #SADV_On
[11/02 17:22:18    120s] # Corner(s) : 
[11/02 17:22:18    120s] #typ_rc [25.00]
[11/02 17:22:18    121s] # Corner id: 0
[11/02 17:22:18    121s] # Layout Scale: 1.000000
[11/02 17:22:18    121s] # Has Metal Fill model: yes
[11/02 17:22:18    121s] # Temperature was set
[11/02 17:22:18    121s] # Temperature : 25.000000
[11/02 17:22:18    121s] # Ref. Temp   : 25.000000
[11/02 17:22:18    121s] #SADV_Off
[11/02 17:22:18    121s] #total pattern=286 [11, 792]
[11/02 17:22:18    121s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[11/02 17:22:18    121s] #found CAPMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[11/02 17:22:18    121s] #found RESMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
[11/02 17:22:18    121s] #number model r/c [1,1] [11,792] read
[11/02 17:22:19    121s] #0 rcmodel(s) requires rebuild
[11/02 17:22:19    121s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1136.93 (MB), peak = 1341.17 (MB)
[11/02 17:22:20    122s] #Start building rc corner(s)...
[11/02 17:22:20    122s] #Number of RC Corner = 1
[11/02 17:22:20    122s] #Corner typ_rc /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[11/02 17:22:20    122s] #METAL_1 -> Metal1 (1)
[11/02 17:22:20    122s] #METAL_2 -> Metal2 (2)
[11/02 17:22:20    122s] #METAL_3 -> Metal3 (3)
[11/02 17:22:20    122s] #METAL_4 -> Metal4 (4)
[11/02 17:22:20    122s] #METAL_5 -> Metal5 (5)
[11/02 17:22:20    122s] #METAL_6 -> Metal6 (6)
[11/02 17:22:20    122s] #METAL_7 -> Metal7 (7)
[11/02 17:22:20    122s] #METAL_8 -> Metal8 (8)
[11/02 17:22:20    122s] #METAL_9 -> Metal9 (9)
[11/02 17:22:20    122s] #METAL_10 -> Metal10 (10)
[11/02 17:22:20    122s] #METAL_11 -> Metal11 (11)
[11/02 17:22:20    122s] #SADV_On
[11/02 17:22:20    122s] # Corner(s) : 
[11/02 17:22:20    122s] #typ_rc [25.00]
[11/02 17:22:20    122s] # Corner id: 0
[11/02 17:22:20    122s] # Layout Scale: 1.000000
[11/02 17:22:20    122s] # Has Metal Fill model: yes
[11/02 17:22:20    122s] # Temperature was set
[11/02 17:22:20    122s] # Temperature : 25.000000
[11/02 17:22:20    122s] # Ref. Temp   : 25.000000
[11/02 17:22:20    122s] #SADV_Off
[11/02 17:22:20    122s] #total pattern=286 [11, 792]
[11/02 17:22:20    122s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[11/02 17:22:20    122s] #found CAPMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[11/02 17:22:20    122s] #found RESMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
[11/02 17:22:20    122s] #number model r/c [1,1] [11,792] read
[11/02 17:22:21    122s] #0 rcmodel(s) requires rebuild
[11/02 17:22:21    122s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1142.28 (MB), peak = 1341.17 (MB)
[11/02 17:22:21    123s] #Length limit = 200 pitches
[11/02 17:22:21    123s] #opt mode = 2
[11/02 17:22:21    123s] #Start routing data preparation on Sat Nov  2 17:22:21 2019
[11/02 17:22:21    123s] #
[11/02 17:22:21    123s] #Minimum voltage of a net in the design = 0.000.
[11/02 17:22:21    123s] #Maximum voltage of a net in the design = 1.320.
[11/02 17:22:21    123s] #Voltage range [0.000 - 1.320] has 2524 nets.
[11/02 17:22:21    123s] #Voltage range [1.080 - 1.320] has 1 net.
[11/02 17:22:21    123s] #Voltage range [0.000 - 0.000] has 1 net.
[11/02 17:22:21    123s] #Regenerating Ggrids automatically.
[11/02 17:22:21    123s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[11/02 17:22:21    123s] #Using automatically generated G-grids.
[11/02 17:22:21    123s] #Done routing data preparation.
[11/02 17:22:21    123s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1136.34 (MB), peak = 1341.17 (MB)
[11/02 17:22:21    123s] #Start routing data preparation on Sat Nov  2 17:22:21 2019
[11/02 17:22:21    123s] #
[11/02 17:22:21    123s] #Minimum voltage of a net in the design = 0.000.
[11/02 17:22:21    123s] #Maximum voltage of a net in the design = 1.320.
[11/02 17:22:21    123s] #Voltage range [0.000 - 1.320] has 2524 nets.
[11/02 17:22:21    123s] #Voltage range [1.080 - 1.320] has 1 net.
[11/02 17:22:21    123s] #Voltage range [0.000 - 0.000] has 1 net.
[11/02 17:22:21    123s] #Regenerating Ggrids automatically.
[11/02 17:22:21    123s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[11/02 17:22:21    123s] #Using automatically generated G-grids.
[11/02 17:22:21    123s] #Done routing data preparation.
[11/02 17:22:21    123s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1136.34 (MB), peak = 1341.17 (MB)
[11/02 17:22:21    123s] #Init Design Signature = 961285757
[11/02 17:22:21    123s] #Start generate extraction boxes.
[11/02 17:22:21    123s] #
[11/02 17:22:21    123s] #Extract using 30 x 30 Hboxes
[11/02 17:22:21    123s] #3x3 initial hboxes
[11/02 17:22:21    123s] #Use area based hbox pruning.
[11/02 17:22:21    123s] #0/0 hboxes pruned.
[11/02 17:22:21    123s] #Complete generating extraction boxes.
[11/02 17:22:21    123s] #Extract 4 hboxes with single thread on machine with  Core_i5 3.20GHz 6144KB Cache 4CPU...
[11/02 17:22:21    123s] #Process 0 special clock nets for rc extraction
[11/02 17:22:21    123s] #0 temporary NDR added
[11/02 17:22:22    123s] #Total 2524 nets were built. 10 nodes added to break long wires. 0 net(s) have incomplete routes.
[11/02 17:22:23    125s] #Run Statistics for Extraction:
[11/02 17:22:23    125s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[11/02 17:22:23    125s] #   Increased memory =    52.31 (MB), total memory =  1188.70 (MB), peak memory =  1341.17 (MB)
[11/02 17:22:23    125s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1140.97 (MB), peak = 1341.17 (MB)
[11/02 17:22:23    125s] #RC Statistics: 12954 Res, 6913 Ground Cap, 0 XCap (Edge to Edge)
[11/02 17:22:23    125s] #RC V/H edge ratio: 0.44, Avg V/H Edge Length: 2891.54 (7515), Avg L-Edge Length: 7264.43 (3800)
[11/02 17:22:23    125s] #Start writing rcdb into /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_G13A50.rcdb.d
[11/02 17:22:23    125s] #Finish writing rcdb with 15587 nodes, 13063 edges, and 0 xcaps
[11/02 17:22:23    125s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1141.99 (MB), peak = 1341.17 (MB)
[11/02 17:22:23    125s] Restoring parasitic data from file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_G13A50.rcdb.d' ...
[11/02 17:22:23    125s] Opening parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_G13A50.rcdb.d' for reading (mem: 1377.723M)
[11/02 17:22:23    125s] Reading RCDB with compressed RC data.
[11/02 17:22:23    125s] Opening parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_G13A50.rcdb.d' for content verification (mem: 1377.723M)
[11/02 17:22:23    125s] Reading RCDB with compressed RC data.
[11/02 17:22:23    125s] Closing parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_G13A50.rcdb.d': 0 access done (mem: 1377.723M)
[11/02 17:22:23    125s] Closing parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_G13A50.rcdb.d': 0 access done (mem: 1377.723M)
[11/02 17:22:23    125s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1377.723M)
[11/02 17:22:23    125s] Following multi-corner parasitics specified:
[11/02 17:22:23    125s] 	/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_G13A50.rcdb.d (rcdb)
[11/02 17:22:23    125s] Opening parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_G13A50.rcdb.d' for reading (mem: 1377.723M)
[11/02 17:22:23    125s] Reading RCDB with compressed RC data.
[11/02 17:22:23    125s] 		Cell mpadd32_shift has rcdb /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_G13A50.rcdb.d specified
[11/02 17:22:23    125s] Cell mpadd32_shift, hinst 
[11/02 17:22:23    125s] processing rcdb (/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_G13A50.rcdb.d) for hinst (top) of cell (mpadd32_shift);
[11/02 17:22:23    125s] Closing parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_G13A50.rcdb.d': 0 access done (mem: 1377.723M)
[11/02 17:22:23    125s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1353.723M)
[11/02 17:22:23    125s] Opening parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/mpadd32_shift_14382_ewuurJ.rcdb.d/mpadd32_shift.rcdb.d' for reading (mem: 1353.723M)
[11/02 17:22:23    125s] Reading RCDB with compressed RC data.
[11/02 17:22:23    125s] Closing parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/mpadd32_shift_14382_ewuurJ.rcdb.d/mpadd32_shift.rcdb.d': 0 access done (mem: 1353.723M)
[11/02 17:22:23    125s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1353.723M)
[11/02 17:22:23    125s] Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1353.723M)
[11/02 17:22:23    125s] #
[11/02 17:22:23    125s] #Restore RCDB.
[11/02 17:22:23    125s] #
[11/02 17:22:23    125s] #Complete tQuantus RC extraction.
[11/02 17:22:23    125s] #Cpu time = 00:00:05
[11/02 17:22:23    125s] #Elapsed time = 00:00:06
[11/02 17:22:23    125s] #Increased memory = 18.07 (MB)
[11/02 17:22:23    125s] #Total memory = 1141.63 (MB)
[11/02 17:22:23    125s] #Peak memory = 1341.17 (MB)
[11/02 17:22:23    125s] #
[11/02 17:22:23    125s] #10 inserted nodes are removed
[11/02 17:22:23    125s] #Final Design Signature = 961285757
[11/02 17:22:23    125s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1353.7M
[11/02 17:22:23    125s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1353.7M
[11/02 17:22:23    125s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[11/02 17:22:23    125s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1353.8M
[11/02 17:22:23    125s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:1353.8M
[11/02 17:22:23    125s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.049, REAL:0.049, MEM:1353.8M
[11/02 17:22:23    125s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.051, REAL:0.051, MEM:1353.8M
[11/02 17:22:23    125s] Starting delay calculation for Setup views
[11/02 17:22:24    125s] AAE DB initialization (MEM=1370.8 CPU=0:00:00.1 REAL=0:00:01.0) 
[11/02 17:22:24    125s] #################################################################################
[11/02 17:22:24    125s] # Design Stage: PostRoute
[11/02 17:22:24    125s] # Design Name: mpadd32_shift
[11/02 17:22:24    125s] # Design Mode: 45nm
[11/02 17:22:24    125s] # Analysis Mode: MMMC Non-OCV 
[11/02 17:22:24    125s] # Parasitics Mode: SPEF/RCDB
[11/02 17:22:24    125s] # Signoff Settings: SI Off 
[11/02 17:22:24    125s] #################################################################################
[11/02 17:22:24    125s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:22:24    125s] Calculate delays in BcWc mode...
[11/02 17:22:24    125s] Topological Sorting (REAL = 0:00:00.0, MEM = 1374.8M, InitMEM = 1374.8M)
[11/02 17:22:24    125s] Start delay calculation (fullDC) (1 T). (MEM=1374.82)
[11/02 17:22:24    125s] Start AAE Lib Loading. (MEM=1391.02)
[11/02 17:22:24    125s] End AAE Lib Loading. (MEM=1400.56 CPU=0:00:00.0 Real=0:00:00.0)
[11/02 17:22:24    125s] End AAE Lib Interpolated Model. (MEM=1400.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:22:24    125s] First Iteration Infinite Tw... 
[11/02 17:22:24    125s] Opening parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/mpadd32_shift_14382_ewuurJ.rcdb.d/mpadd32_shift.rcdb.d' for reading (mem: 1400.562M)
[11/02 17:22:24    125s] Reading RCDB with compressed RC data.
[11/02 17:22:24    125s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1400.6M)
[11/02 17:22:24    125s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:22:24    125s] Total number of fetched objects 2524
[11/02 17:22:24    125s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:22:24    125s] End delay calculation. (MEM=1456.26 CPU=0:00:00.2 REAL=0:00:00.0)
[11/02 17:22:24    126s] End delay calculation (fullDC). (MEM=1438.72 CPU=0:00:00.5 REAL=0:00:00.0)
[11/02 17:22:24    126s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1438.7M) ***
[11/02 17:22:24    126s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:02:06 mem=1438.7M)
[11/02 17:22:25    126s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.081  | 96.081  | 98.897  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.183%
------------------------------------------------------------
Reported timing to dir postRouteTiming
[11/02 17:22:25    126s] Total CPU time: 6.14 sec
[11/02 17:22:25    126s] Total Real time: 8.0 sec
[11/02 17:22:25    126s] Total Memory Usage: 1393.714844 Mbytes
[11/02 17:22:25    126s] Info: pop threads available for lower-level modules during optimization.
[11/02 17:22:25    126s] 
[11/02 17:22:25    126s] =============================================================================================
[11/02 17:22:25    126s]  Final TAT Report for timeDesign
[11/02 17:22:25    126s] =============================================================================================
[11/02 17:22:25    126s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/02 17:22:25    126s] ---------------------------------------------------------------------------------------------
[11/02 17:22:25    126s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.8 /  0:00:00.7    1.0
[11/02 17:22:25    126s] [ FullDelayCalc          ]      1   0:00:00.7  (   9.2 % )     0:00:00.7 /  0:00:00.7    1.0
[11/02 17:22:25    126s] [ Extraction             ]      1   0:00:05.8  (  74.9 % )     0:00:05.8 /  0:00:05.0    0.9
[11/02 17:22:25    126s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/02 17:22:25    126s] [ TimingReport           ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[11/02 17:22:25    126s] [ DrvReport              ]      1   0:00:00.9  (  11.3 % )     0:00:00.9 /  0:00:00.1    0.1
[11/02 17:22:25    126s] [ MISC                   ]          0:00:00.3  (   3.7 % )     0:00:00.3 /  0:00:00.3    0.9
[11/02 17:22:25    126s] ---------------------------------------------------------------------------------------------
[11/02 17:22:25    126s]  timeDesign TOTAL                   0:00:07.8  ( 100.0 % )     0:00:07.8 /  0:00:06.1    0.8
[11/02 17:22:25    126s] ---------------------------------------------------------------------------------------------
[11/02 17:22:25    126s] 
[11/02 17:22:25    126s] <CMD> timeDesign -postRoute -hold -outDir postRouteTiming
[11/02 17:22:25    126s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[11/02 17:22:25    126s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1379.5M
[11/02 17:22:25    126s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1379.5M
[11/02 17:22:25    126s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[11/02 17:22:25    126s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1379.6M
[11/02 17:22:25    126s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:1379.6M
[11/02 17:22:25    126s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.052, REAL:0.052, MEM:1379.6M
[11/02 17:22:25    126s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.054, REAL:0.054, MEM:1379.6M
[11/02 17:22:25    126s] Starting delay calculation for Hold views
[11/02 17:22:25    126s] #################################################################################
[11/02 17:22:25    126s] # Design Stage: PostRoute
[11/02 17:22:25    126s] # Design Name: mpadd32_shift
[11/02 17:22:25    126s] # Design Mode: 45nm
[11/02 17:22:25    126s] # Analysis Mode: MMMC Non-OCV 
[11/02 17:22:25    126s] # Parasitics Mode: SPEF/RCDB
[11/02 17:22:25    126s] # Signoff Settings: SI Off 
[11/02 17:22:25    126s] #################################################################################
[11/02 17:22:25    126s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:22:25    126s] Calculate delays in BcWc mode...
[11/02 17:22:25    126s] Topological Sorting (REAL = 0:00:00.0, MEM = 1377.5M, InitMEM = 1377.5M)
[11/02 17:22:25    126s] Start delay calculation (fullDC) (1 T). (MEM=1377.52)
[11/02 17:22:25    126s] *** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
[11/02 17:22:26    126s] End AAE Lib Interpolated Model. (MEM=1393.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:22:26    126s] Total number of fetched objects 2524
[11/02 17:22:26    127s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:22:26    127s] End delay calculation. (MEM=1441.41 CPU=0:00:00.3 REAL=0:00:00.0)
[11/02 17:22:26    127s] End delay calculation (fullDC). (MEM=1441.41 CPU=0:00:00.4 REAL=0:00:01.0)
[11/02 17:22:26    127s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1441.4M) ***
[11/02 17:22:26    127s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:02:07 mem=1441.4M)
[11/02 17:22:26    127s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_bc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.059  |  0.059  |  0.124  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

Density: 69.183%
------------------------------------------------------------
Reported timing to dir postRouteTiming
[11/02 17:22:26    127s] Total CPU time: 0.82 sec
[11/02 17:22:26    127s] Total Real time: 1.0 sec
[11/02 17:22:26    127s] Total Memory Usage: 1375.207031 Mbytes
[11/02 17:22:26    127s] 
[11/02 17:22:26    127s] =============================================================================================
[11/02 17:22:26    127s]  Final TAT Report for timeDesign
[11/02 17:22:26    127s] =============================================================================================
[11/02 17:22:26    127s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/02 17:22:26    127s] ---------------------------------------------------------------------------------------------
[11/02 17:22:26    127s] [ TimingUpdate           ]      1   0:00:00.0  (   5.2 % )     0:00:00.6 /  0:00:00.6    1.0
[11/02 17:22:26    127s] [ FullDelayCalc          ]      1   0:00:00.5  (  62.8 % )     0:00:00.5 /  0:00:00.5    1.0
[11/02 17:22:26    127s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/02 17:22:26    127s] [ TimingReport           ]      2   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    0.9
[11/02 17:22:26    127s] [ MISC                   ]          0:00:00.2  (  28.0 % )     0:00:00.2 /  0:00:00.2    0.9
[11/02 17:22:26    127s] ---------------------------------------------------------------------------------------------
[11/02 17:22:26    127s]  timeDesign TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[11/02 17:22:26    127s] ---------------------------------------------------------------------------------------------
[11/02 17:22:26    127s] 
[11/02 17:22:26    127s] <CMD> saveDesign par_postRoute.enc
[11/02 17:22:26    127s] The in-memory database contained RC information but was not saved. To save 
[11/02 17:22:26    127s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[11/02 17:22:26    127s] so it should only be saved when it is really desired.
[11/02 17:22:26    127s] #% Begin save design ... (date=11/02 17:22:26, mem=1142.9M)
[11/02 17:22:26    127s] % Begin Save ccopt configuration ... (date=11/02 17:22:26, mem=1144.9M)
[11/02 17:22:26    127s] % End Save ccopt configuration ... (date=11/02 17:22:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1145.9M, current mem=1145.9M)
[11/02 17:22:26    127s] % Begin Save netlist data ... (date=11/02 17:22:26, mem=1145.9M)
[11/02 17:22:26    127s] Writing Binary DB to par_postRoute.enc.dat/mpadd32_shift.v.bin in single-threaded mode...
[11/02 17:22:26    127s] % End Save netlist data ... (date=11/02 17:22:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1146.0M, current mem=1146.0M)
[11/02 17:22:26    127s] Saving congestion map file par_postRoute.enc.dat/mpadd32_shift.route.congmap.gz ...
[11/02 17:22:27    127s] % Begin Save AAE data ... (date=11/02 17:22:27, mem=1146.0M)
[11/02 17:22:27    127s] Saving AAE Data ...
[11/02 17:22:27    127s] % End Save AAE data ... (date=11/02 17:22:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1146.1M, current mem=1146.1M)
[11/02 17:22:27    127s] % Begin Save clock tree data ... (date=11/02 17:22:27, mem=1146.1M)
[11/02 17:22:27    127s] % End Save clock tree data ... (date=11/02 17:22:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1146.1M, current mem=1146.1M)
[11/02 17:22:27    127s] Saving preference file par_postRoute.enc.dat/gui.pref.tcl ...
[11/02 17:22:27    127s] Saving mode setting ...
[11/02 17:22:27    127s] Saving global file ...
[11/02 17:22:27    127s] % Begin Save floorplan data ... (date=11/02 17:22:27, mem=1146.2M)
[11/02 17:22:27    127s] Saving floorplan file ...
[11/02 17:22:27    127s] % End Save floorplan data ... (date=11/02 17:22:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1146.3M, current mem=1146.3M)
[11/02 17:22:27    127s] Saving PG file par_postRoute.enc.dat/mpadd32_shift.pg.gz
[11/02 17:22:27    127s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1375.2M) ***
[11/02 17:22:27    127s] Saving Drc markers ...
[11/02 17:22:27    127s] ... 17 markers are saved ...
[11/02 17:22:27    127s] ... 0 geometry drc markers are saved ...
[11/02 17:22:27    127s] ... 0 antenna drc markers are saved ...
[11/02 17:22:27    127s] % Begin Save placement data ... (date=11/02 17:22:27, mem=1146.3M)
[11/02 17:22:27    127s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/02 17:22:27    127s] Save Adaptive View Pruing View Names to Binary file
[11/02 17:22:27    127s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1378.2M) ***
[11/02 17:22:27    127s] % End Save placement data ... (date=11/02 17:22:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1146.4M, current mem=1146.4M)
[11/02 17:22:27    127s] % Begin Save routing data ... (date=11/02 17:22:27, mem=1146.4M)
[11/02 17:22:27    127s] Saving route file ...
[11/02 17:22:28    127s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1375.2M) ***
[11/02 17:22:28    127s] % End Save routing data ... (date=11/02 17:22:28, total cpu=0:00:00.0, real=0:00:01.0, peak res=1146.4M, current mem=1146.4M)
[11/02 17:22:28    127s] Saving property file par_postRoute.enc.dat/mpadd32_shift.prop
[11/02 17:22:28    127s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1378.2M) ***
[11/02 17:22:28    127s] #Saving pin access data to file par_postRoute.enc.dat/mpadd32_shift.apa ...
[11/02 17:22:28    127s] #
[11/02 17:22:28    127s] Saving preRoute extracted patterns in file 'par_postRoute.enc.dat/mpadd32_shift.techData.gz' ...
[11/02 17:22:28    127s] Saving preRoute extraction data in directory 'extraction' ...
[11/02 17:22:28    127s] Checksum of RCGrid density data::220
[11/02 17:22:28    127s] % Begin Save power constraints data ... (date=11/02 17:22:28, mem=1147.0M)
[11/02 17:22:28    127s] % End Save power constraints data ... (date=11/02 17:22:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1147.0M, current mem=1147.0M)
[11/02 17:22:29    128s] Generated self-contained design par_postRoute.enc.dat
[11/02 17:22:29    128s] #% End save design ... (date=11/02 17:22:29, total cpu=0:00:01.6, real=0:00:03.0, peak res=1150.5M, current mem=1150.5M)
[11/02 17:22:29    128s] *** Message Summary: 0 warning(s), 0 error(s)
[11/02 17:22:29    128s] 
[11/02 17:22:29    128s] <CMD> optDesign -postRoute -setup -hold
[11/02 17:22:29    128s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1150.5M, totSessionCpu=0:02:09 **
[11/02 17:22:29    128s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/02 17:22:29    128s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/02 17:22:29    128s] Need call spDPlaceInit before registerPrioInstLoc.
[11/02 17:22:29    128s] GigaOpt running with 1 threads.
[11/02 17:22:29    128s] Info: 1 threads available for lower-level modules during optimization.
[11/02 17:22:29    128s] OPERPROF: Starting DPlace-Init at level 1, MEM:1401.2M
[11/02 17:22:29    128s] #spOpts: N=45 mergeVia=F 
[11/02 17:22:29    128s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1401.2M
[11/02 17:22:29    128s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1401.2M
[11/02 17:22:29    128s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[11/02 17:22:29    128s] Type 'man IMPSP-365' for more detail.
[11/02 17:22:29    128s] Core basic site is CoreSite
[11/02 17:22:29    128s] SiteArray: non-trimmed site array dimensions = 59 x 506
[11/02 17:22:29    128s] SiteArray: use 122,880 bytes
[11/02 17:22:29    128s] SiteArray: current memory after site array memory allocation 1401.3M
[11/02 17:22:29    128s] SiteArray: FP blocked sites are writable
[11/02 17:22:29    128s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/02 17:22:29    128s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1401.3M
[11/02 17:22:29    128s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:1401.3M
[11/02 17:22:29    128s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.049, REAL:0.049, MEM:1401.3M
[11/02 17:22:29    128s] OPERPROF:     Starting CMU at level 3, MEM:1401.3M
[11/02 17:22:29    128s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1401.3M
[11/02 17:22:29    128s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.051, MEM:1401.3M
[11/02 17:22:29    128s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1401.3MB).
[11/02 17:22:29    128s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.058, REAL:0.058, MEM:1401.3M
[11/02 17:22:29    128s] Unmarking site CoreSiteDouble for LLC-use, as it has no rows.
[11/02 17:22:29    128s] 
[11/02 17:22:29    128s] Inside New SAV Test Harness
[11/02 17:22:29    128s] 
[11/02 17:22:29    128s] Both power views already specified through SAV. Applying 'set_power_analysis_mode -reset'
[11/02 17:22:29    128s] #################################################################################
[11/02 17:22:29    128s] # Design Stage: PostRoute
[11/02 17:22:29    128s] # Design Name: mpadd32_shift
[11/02 17:22:29    128s] # Design Mode: 45nm
[11/02 17:22:29    128s] # Analysis Mode: MMMC Non-OCV 
[11/02 17:22:29    128s] # Parasitics Mode: SPEF/RCDB
[11/02 17:22:29    128s] # Signoff Settings: SI Off 
[11/02 17:22:29    128s] #################################################################################
[11/02 17:22:29    129s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:22:29    129s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1399.3M) ***
[11/02 17:22:30    129s]     0.00V	    VSS
[11/02 17:22:30    129s]     1.08V	    VDD
[11/02 17:22:30    129s] Processing average sequential pin duty cycle 
[11/02 17:22:30    129s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1149.3M, totSessionCpu=0:02:09 **
[11/02 17:22:30    129s] Existing Dirty Nets : 0
[11/02 17:22:30    129s] New Signature Flow (optDesignCheckOptions) ....
[11/02 17:22:30    129s] #Taking db snapshot
[11/02 17:22:30    129s] #Taking db snapshot ... done
[11/02 17:22:30    129s] OPERPROF: Starting checkPlace at level 1, MEM:1384.3M
[11/02 17:22:30    129s] #spOpts: N=45 
[11/02 17:22:30    129s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1384.3M
[11/02 17:22:30    129s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.046, REAL:0.046, MEM:1384.3M
[11/02 17:22:30    129s] Begin checking placement ... (start mem=1384.3M, init mem=1384.3M)
[11/02 17:22:30    129s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1384.3M
[11/02 17:22:30    129s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1384.3M
[11/02 17:22:30    129s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1384.3M
[11/02 17:22:30    129s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.006, REAL:0.006, MEM:1384.3M
[11/02 17:22:30    129s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1384.3M
[11/02 17:22:30    129s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:1384.3M
[11/02 17:22:30    129s] TechSite Violation:	17
[11/02 17:22:30    129s] *info: Placed = 1973           (Fixed = 9)
[11/02 17:22:30    129s] *info: Unplaced = 0           
[11/02 17:22:30    129s] Placement Density:69.18%(7064/10210)
[11/02 17:22:30    129s] Placement Density (including fixed std cells):69.18%(7064/10210)
[11/02 17:22:30    129s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1384.2M)
[11/02 17:22:30    129s] OPERPROF: Finished checkPlace at level 1, CPU:0.064, REAL:0.064, MEM:1384.2M
[11/02 17:22:30    129s] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[11/02 17:22:30    129s] **INFO: It is recommended to fix the placement violations and reroute the design
[11/02 17:22:30    129s] **INFO: Command refinePlace may be used to fix the placement violations
[11/02 17:22:30    129s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[11/02 17:22:30    129s] *** optDesign -postRoute ***
[11/02 17:22:30    129s] DRC Margin: user margin 0.0; extra margin 0
[11/02 17:22:30    129s] Setup Target Slack: user slack 0
[11/02 17:22:30    129s] Hold Target Slack: user slack 0
[11/02 17:22:30    129s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1384.2M
[11/02 17:22:30    129s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1384.2M
[11/02 17:22:30    129s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[11/02 17:22:30    129s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1384.3M
[11/02 17:22:30    129s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:1384.3M
[11/02 17:22:30    129s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.049, REAL:0.049, MEM:1384.3M
[11/02 17:22:30    129s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.051, REAL:0.051, MEM:1384.3M
[11/02 17:22:30    129s] Deleting Cell Server ...
[11/02 17:22:30    129s] Deleting Lib Analyzer.
[11/02 17:22:30    129s] Multi-VT timing optimization disabled based on library information.
[11/02 17:22:30    129s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/02 17:22:30    129s] Creating Cell Server ...(0, 0, 0, 0)
[11/02 17:22:30    129s] Summary for sequential cells identification: 
[11/02 17:22:30    129s]   Identified SBFF number: 104
[11/02 17:22:30    129s]   Identified MBFF number: 0
[11/02 17:22:30    129s]   Identified SB Latch number: 0
[11/02 17:22:30    129s]   Identified MB Latch number: 0
[11/02 17:22:30    129s]   Not identified SBFF number: 16
[11/02 17:22:30    129s]   Not identified MBFF number: 0
[11/02 17:22:30    129s]   Not identified SB Latch number: 0
[11/02 17:22:30    129s]   Not identified MB Latch number: 0
[11/02 17:22:30    129s]   Number of sequential cells which are not FFs: 32
[11/02 17:22:30    129s]  Visiting view : av_wc
[11/02 17:22:30    129s]    : PowerDomain = none : Weighted F : unweighted  = 22.00 (1.000) with rcCorner = 0
[11/02 17:22:30    129s]    : PowerDomain = none : Weighted F : unweighted  = 8.60 (1.000) with rcCorner = -1
[11/02 17:22:30    129s]  Visiting view : av_bc
[11/02 17:22:30    129s]    : PowerDomain = none : Weighted F : unweighted  = 9.60 (1.000) with rcCorner = 0
[11/02 17:22:30    129s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[11/02 17:22:30    129s]  Setting StdDelay to 22.00
[11/02 17:22:30    129s] Creating Cell Server, finished. 
[11/02 17:22:30    129s] 
[11/02 17:22:30    129s] Deleting Cell Server ...
[11/02 17:22:30    129s] ** INFO : this run is activating 'postRoute' automaton
[11/02 17:22:30    129s] Closing parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/mpadd32_shift_14382_ewuurJ.rcdb.d/mpadd32_shift.rcdb.d': 2524 access done (mem: 1384.309M)
[11/02 17:22:30    129s] tQuantus: Use design signature to decide re-extraction is ON
[11/02 17:22:30    129s] tQuantus: Original signature = 118081702, new signature = 118081702
[11/02 17:22:30    129s] tQuantus: Design is clean by design signature
[11/02 17:22:30    129s] Opening parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/mpadd32_shift_14382_ewuurJ.rcdb.d/mpadd32_shift.rcdb.d' for reading (mem: 1384.309M)
[11/02 17:22:30    129s] Closing parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/mpadd32_shift_14382_ewuurJ.rcdb.d/mpadd32_shift.rcdb.d': 0 access done (mem: 1384.309M)
[11/02 17:22:30    129s] The design is extracted. Skipping TQuantus.
[11/02 17:22:30    129s] Opening parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/mpadd32_shift_14382_ewuurJ.rcdb.d/mpadd32_shift.rcdb.d' for reading (mem: 1384.309M)
[11/02 17:22:30    129s] Reading RCDB with compressed RC data.
[11/02 17:22:30    129s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1384.3M)
[11/02 17:22:30    129s] End AAE Lib Interpolated Model. (MEM=1384.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:22:30    129s] **INFO: Starting Blocking QThread with 1 CPU
[11/02 17:22:30    129s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/02 17:22:30    129s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
[11/02 17:22:30    129s] Starting delay calculation for Hold views
[11/02 17:22:30    129s] #################################################################################
[11/02 17:22:30    129s] # Design Stage: PostRoute
[11/02 17:22:30    129s] # Design Name: mpadd32_shift
[11/02 17:22:30    129s] # Design Mode: 45nm
[11/02 17:22:30    129s] # Analysis Mode: MMMC Non-OCV 
[11/02 17:22:30    129s] # Parasitics Mode: SPEF/RCDB
[11/02 17:22:30    129s] # Signoff Settings: SI Off 
[11/02 17:22:30    129s] #################################################################################
[11/02 17:22:30    129s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:22:30    129s] Calculate delays in BcWc mode...
[11/02 17:22:30    129s] Topological Sorting (REAL = 0:00:00.0, MEM = 4.1M, InitMEM = 4.1M)
[11/02 17:22:30    129s] Start delay calculation (fullDC) (1 T). (MEM=4.07812)
[11/02 17:22:30    129s] *** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
[11/02 17:22:30    129s] End AAE Lib Interpolated Model. (MEM=20.2812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:22:30    129s] Total number of fetched objects 2524
[11/02 17:22:30    129s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:22:30    129s] End delay calculation. (MEM=52.9531 CPU=0:00:00.2 REAL=0:00:00.0)
[11/02 17:22:30    129s] End delay calculation (fullDC). (MEM=52.9531 CPU=0:00:00.3 REAL=0:00:00.0)
[11/02 17:22:30    129s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 53.0M) ***
[11/02 17:22:30    129s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:00.4 mem=53.0M)
[11/02 17:22:30    129s] 
[11/02 17:22:30    129s] Active hold views:
[11/02 17:22:30    129s]  av_bc
[11/02 17:22:30    129s]   Dominating endpoints: 0
[11/02 17:22:30    129s]   Dominating TNS: -0.000
[11/02 17:22:30    129s] 
[11/02 17:22:30    129s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:00.5 mem=53.0M ***
[11/02 17:22:30    129s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), mem = 53.0M
[11/02 17:22:30    129s] 
[11/02 17:22:30    129s] =============================================================================================
[11/02 17:22:30    129s]  Step TAT Report for QThreadWorker #1
[11/02 17:22:30    129s] =============================================================================================
[11/02 17:22:30    129s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/02 17:22:30    129s] ---------------------------------------------------------------------------------------------
[11/02 17:22:30    129s] [ TimingUpdate           ]      1   0:00:00.1  (   9.9 % )     0:00:00.4 /  0:00:00.4    1.0
[11/02 17:22:30    129s] [ FullDelayCalc          ]      1   0:00:00.3  (  58.9 % )     0:00:00.3 /  0:00:00.3    1.0
[11/02 17:22:30    129s] [ ViewPruning            ]      5   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.5
[11/02 17:22:30    129s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/02 17:22:30    129s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/02 17:22:30    129s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/02 17:22:30    129s] [ SlackTraversorInit     ]      1   0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.0    1.1
[11/02 17:22:30    129s] [ MISC                   ]          0:00:00.1  (  20.3 % )     0:00:00.1 /  0:00:00.1    0.9
[11/02 17:22:30    129s] ---------------------------------------------------------------------------------------------
[11/02 17:22:30    129s]  QThreadWorker #1 TOTAL             0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[11/02 17:22:30    129s] ---------------------------------------------------------------------------------------------
[11/02 17:22:30    129s] 
[11/02 17:22:31    129s]  
_______________________________________________________________________
[11/02 17:22:31    129s] Starting delay calculation for Setup views
[11/02 17:22:31    129s] #################################################################################
[11/02 17:22:31    129s] # Design Stage: PostRoute
[11/02 17:22:31    129s] # Design Name: mpadd32_shift
[11/02 17:22:31    129s] # Design Mode: 45nm
[11/02 17:22:31    129s] # Analysis Mode: MMMC Non-OCV 
[11/02 17:22:31    129s] # Parasitics Mode: SPEF/RCDB
[11/02 17:22:31    129s] # Signoff Settings: SI Off 
[11/02 17:22:31    129s] #################################################################################
[11/02 17:22:31    129s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:22:31    129s] Calculate delays in BcWc mode...
[11/02 17:22:31    129s] Topological Sorting (REAL = 0:00:00.0, MEM = 1389.3M, InitMEM = 1389.3M)
[11/02 17:22:31    129s] Start delay calculation (fullDC) (1 T). (MEM=1389.33)
[11/02 17:22:31    129s] *** Calculating scaling factor for libs_wc libraries using the default operating condition of each library.
[11/02 17:22:31    129s] End AAE Lib Interpolated Model. (MEM=1405.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:22:31    129s] Total number of fetched objects 2524
[11/02 17:22:31    129s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:22:31    129s] End delay calculation. (MEM=1454.24 CPU=0:00:00.2 REAL=0:00:00.0)
[11/02 17:22:31    129s] End delay calculation (fullDC). (MEM=1454.24 CPU=0:00:00.3 REAL=0:00:00.0)
[11/02 17:22:31    129s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1454.2M) ***
[11/02 17:22:31    130s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:10 mem=1454.2M)
[11/02 17:22:31    130s] Restoring Auto Hold Views:  av_bc
[11/02 17:22:31    130s] Restoring Active Hold Views:  av_bc 
[11/02 17:22:31    130s] Restoring Hold Target Slack: 0
[11/02 17:22:31    130s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1454.2M
[11/02 17:22:31    130s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.045, REAL:0.045, MEM:1454.2M
[11/02 17:22:31    130s] 
------------------------------------------------------------
     Initial Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.081  | 96.081  | 98.897  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.183%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1172.5M, totSessionCpu=0:02:10 **
[11/02 17:22:31    130s] Info: Done creating the CCOpt slew target map.
[11/02 17:22:31    130s] Running CCOpt-PRO on entire clock network
[11/02 17:22:31    130s] Net route status summary:
[11/02 17:22:31    130s]   Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=10, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/02 17:22:31    130s]   Non-clock:  2516 (unrouted=2, trialRouted=0, noStatus=0, routed=2514, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/02 17:22:31    130s] Clock tree cells fixed by user: 0 out of 9 (0%)
[11/02 17:22:31    130s] PRO...
[11/02 17:22:31    130s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[11/02 17:22:31    130s] Initializing clock structures...
[11/02 17:22:31    130s]   Creating own balancer
[11/02 17:22:31    130s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[11/02 17:22:31    130s]   Removing CTS place status from clock tree and sinks.
[11/02 17:22:31    130s] Removed CTS place status from 9 clock cells (out of 11 ) and 0 clock sinks (out of 0 ).
[11/02 17:22:31    130s]   Initializing legalizer
[11/02 17:22:31    130s]   Using cell based legalization.
[11/02 17:22:31    130s] OPERPROF: Starting DPlace-Init at level 1, MEM:1410.2M
[11/02 17:22:31    130s] #spOpts: N=45 mergeVia=F 
[11/02 17:22:31    130s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1410.2M
[11/02 17:22:31    130s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.047, MEM:1410.2M
[11/02 17:22:31    130s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1410.2MB).
[11/02 17:22:31    130s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.052, REAL:0.052, MEM:1410.2M
[11/02 17:22:31    130s] (I)       Load db... (mem=1410.2M)
[11/02 17:22:31    130s] (I)       Read data from FE... (mem=1410.2M)
[11/02 17:22:31    130s] (I)       Read nodes and places... (mem=1410.2M)
[11/02 17:22:31    130s] (I)       Number of ignored instance 0
[11/02 17:22:31    130s] (I)       Number of inbound cells 0
[11/02 17:22:31    130s] (I)       numMoveCells=1973, numMacros=0  numPads=774  numMultiRowHeightInsts=0
[11/02 17:22:31    130s] (I)       Done Read nodes and places (cpu=0.002s, mem=1410.2M)
[11/02 17:22:31    130s] (I)       Read rows... (mem=1410.2M)
[11/02 17:22:31    130s] (I)       Done Read rows (cpu=0.000s, mem=1410.2M)
[11/02 17:22:31    130s] (I)       Done Read data from FE (cpu=0.003s, mem=1410.2M)
[11/02 17:22:31    130s] (I)       Done Load db (cpu=0.003s, mem=1410.2M)
[11/02 17:22:31    130s] (I)       Constructing placeable region... (mem=1410.2M)
[11/02 17:22:31    130s] (I)       Constructing bin map
[11/02 17:22:31    130s] (I)       Initialize bin information with width=34200 height=34200
[11/02 17:22:31    130s] (I)       Done constructing bin map
[11/02 17:22:31    130s] (I)       Removing 0 blocked bin with high fixed inst density
[11/02 17:22:31    130s] (I)       Compute region effective width... (mem=1410.2M)
[11/02 17:22:31    130s] (I)       Done Compute region effective width (cpu=0.000s, mem=1410.2M)
[11/02 17:22:31    130s] (I)       Done Constructing placeable region (cpu=0.001s, mem=1410.2M)
[11/02 17:22:31    130s] Accumulated time to calculate placeable region: 3.4e-05
[11/02 17:22:31    130s] Accumulated time to calculate placeable region: 3.5e-05
[11/02 17:22:31    130s]   Reconstructing clock tree datastructures...
[11/02 17:22:31    130s]     Validating CTS configuration...
[11/02 17:22:31    130s]     Checking module port directions...
[11/02 17:22:31    130s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:22:31    130s]     Non-default CCOpt properties:
[11/02 17:22:31    130s]     adjacent_rows_legal: true (default: false)
[11/02 17:22:31    130s]     allow_non_fterm_identical_swaps: 0 (default: true)
[11/02 17:22:31    130s]     buffer_cells is set for at least one key
[11/02 17:22:31    130s]     cell_density is set for at least one key
[11/02 17:22:31    130s]     cell_halo_rows: 0 (default: 1)
[11/02 17:22:31    130s]     cell_halo_sites: 0 (default: 4)
[11/02 17:22:31    130s]     clock_nets_detailed_routed: 1 (default: false)
[11/02 17:22:31    130s]     cloning_copy_activity: 1 (default: false)
[11/02 17:22:31    130s]     force_design_routing_status: 1 (default: auto)
[11/02 17:22:31    130s]     inverter_cells is set for at least one key
[11/02 17:22:31    130s]     primary_delay_corner: typ_rc_wc (default: )
[11/02 17:22:31    130s]     route_type is set for at least one key
[11/02 17:22:31    130s]     source_driver is set for at least one key
[11/02 17:22:31    130s]     target_insertion_delay is set for at least one key
[11/02 17:22:31    130s]     target_max_trans is set for at least one key
[11/02 17:22:31    130s]     target_skew is set for at least one key
[11/02 17:22:31    130s]     target_skew_wire is set for at least one key
[11/02 17:22:31    130s]     Route type trimming info:
[11/02 17:22:31    130s]       No route type modifications were made.
[11/02 17:22:31    130s] Accumulated time to calculate placeable region: 3.7e-05
[11/02 17:22:31    130s] (I)       Initializing Steiner engine. 
[11/02 17:22:31    130s] End AAE Lib Interpolated Model. (MEM=1410.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:22:31    130s]     Library trimming buffers in power domain auto-default and half-corner typ_rc_wc:setup.late removed 0 of 8 cells
[11/02 17:22:31    130s]     Original list had 8 cells:
[11/02 17:22:31    130s]     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[11/02 17:22:31    130s]     Library trimming was not able to trim any cells:
[11/02 17:22:31    130s]     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[11/02 17:22:31    130s] Accumulated time to calculate placeable region: 3.9e-05
[11/02 17:22:31    130s]     Library trimming inverters in power domain auto-default and half-corner typ_rc_wc:setup.late removed 1 of 9 cells
[11/02 17:22:31    130s]     Original list had 9 cells:
[11/02 17:22:31    130s]     CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 
[11/02 17:22:31    130s]     New trimmed list has 8 cells:
[11/02 17:22:31    130s]     CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1 
[11/02 17:22:31    130s] Accumulated time to calculate placeable region: 4.1e-05
[11/02 17:22:31    130s] Accumulated time to calculate placeable region: 4.2e-05
[11/02 17:22:32    131s]     Clock tree balancer configuration for clock_tree clk_input:
[11/02 17:22:32    131s]     Non-default CCOpt properties:
[11/02 17:22:32    131s]       cell_density: 1 (default: 0.75)
[11/02 17:22:32    131s]       route_type (leaf): default_route_type_leaf (default: default)
[11/02 17:22:32    131s]       route_type (trunk): default_route_type_nonleaf (default: default)
[11/02 17:22:32    131s]       route_type (top): default_route_type_nonleaf (default: default)
[11/02 17:22:32    131s]       source_driver: INVX1/A INVX1/Y (default: )
[11/02 17:22:32    131s]     For power domain auto-default:
[11/02 17:22:32    131s]       Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[11/02 17:22:32    131s]       Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1}
[11/02 17:22:32    131s]       Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[11/02 17:22:32    131s]       Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[11/02 17:22:32    131s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 10210.068um^2
[11/02 17:22:32    131s]     Top Routing info:
[11/02 17:22:32    131s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/02 17:22:32    131s]       Unshielded; Mask Constraint: 0; Source: route_type.
[11/02 17:22:32    131s]     Trunk Routing info:
[11/02 17:22:32    131s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/02 17:22:32    131s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/02 17:22:32    131s]     Leaf Routing info:
[11/02 17:22:32    131s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/02 17:22:32    131s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/02 17:22:32    131s]     For timing_corner typ_rc_wc:setup, late and power domain auto-default:
[11/02 17:22:32    131s]       Slew time target (leaf):    0.100ns
[11/02 17:22:32    131s]       Slew time target (trunk):   0.100ns
[11/02 17:22:32    131s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[11/02 17:22:32    131s]       Buffer unit delay: 0.070ns
[11/02 17:22:32    131s]       Buffer max distance: 741.754um
[11/02 17:22:32    131s]     Fastest wire driving cells and distances:
[11/02 17:22:32    131s]       Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=741.754um, saturatedSlew=0.084ns, speed=6622.803um per ns, cellArea=11.066um^2 per 1000um}
[11/02 17:22:32    131s]       Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=607.857um, saturatedSlew=0.083ns, speed=8225.399um per ns, cellArea=10.690um^2 per 1000um}
[11/02 17:22:32    131s]       Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=769.286um, saturatedSlew=0.084ns, speed=3362.264um per ns, cellArea=19.561um^2 per 1000um}
[11/02 17:22:32    131s]       Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=770.000um, saturatedSlew=0.084ns, speed=3365.385um per ns, cellArea=17.766um^2 per 1000um}
[11/02 17:22:32    131s]     
[11/02 17:22:32    131s]     
[11/02 17:22:32    131s]     Logic Sizing Table:
[11/02 17:22:32    131s]     
[11/02 17:22:32    131s]     ----------------------------------------------------------
[11/02 17:22:32    131s]     Cell    Instance count    Source    Eligible library cells
[11/02 17:22:32    131s]     ----------------------------------------------------------
[11/02 17:22:32    131s]       (empty table)
[11/02 17:22:32    131s]     ----------------------------------------------------------
[11/02 17:22:32    131s]     
[11/02 17:22:32    131s]     
[11/02 17:22:32    131s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:22:32    131s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:22:32    131s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:22:32    131s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:22:32    131s]     Clock tree balancer configuration for skew_group clk_input/sys_con:
[11/02 17:22:32    131s]       Sources:                     pin CLK
[11/02 17:22:32    131s]       Total number of sinks:       774
[11/02 17:22:32    131s]       Delay constrained sinks:     774
[11/02 17:22:32    131s]       Non-leaf sinks:              0
[11/02 17:22:32    131s]       Ignore pins:                 0
[11/02 17:22:32    131s]      Timing corner typ_rc_wc:setup.late:
[11/02 17:22:32    131s]       Skew target:                 0.070ns
[11/02 17:22:32    131s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/02 17:22:32    131s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/02 17:22:32    131s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/02 17:22:32    131s]     Primary reporting skew groups are:
[11/02 17:22:32    131s]     skew_group clk_input/sys_con with 774 clock sinks
[11/02 17:22:32    131s]     
[11/02 17:22:32    131s]     Via Selection for Estimated Routes (rule default):
[11/02 17:22:32    131s]     
[11/02 17:22:32    131s]     ------------------------------------------------------------------------
[11/02 17:22:32    131s]     Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[11/02 17:22:32    131s]     Range                            (Ohm)    (fF)     (fs)     Only
[11/02 17:22:32    131s]     ------------------------------------------------------------------------
[11/02 17:22:32    131s]     Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
[11/02 17:22:32    131s]     Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
[11/02 17:22:32    131s]     Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
[11/02 17:22:32    131s]     Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
[11/02 17:22:32    131s]     Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
[11/02 17:22:32    131s]     Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
[11/02 17:22:32    131s]     Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
[11/02 17:22:32    131s]     Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
[11/02 17:22:32    131s]     Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
[11/02 17:22:32    131s]     Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
[11/02 17:22:32    131s]     ------------------------------------------------------------------------
[11/02 17:22:32    131s]     
[11/02 17:22:32    131s]     No ideal or dont_touch nets found in the clock tree
[11/02 17:22:32    131s]     No dont_touch hnets found in the clock tree
[11/02 17:22:32    131s] 
[11/02 17:22:32    131s] Filtering reasons for cell type: inverter
[11/02 17:22:32    131s] =========================================
[11/02 17:22:32    131s] 
[11/02 17:22:32    131s] ----------------------------------------------------------------
[11/02 17:22:32    131s] Clock trees    Power domain    Reason              Library cells
[11/02 17:22:32    131s] ----------------------------------------------------------------
[11/02 17:22:32    131s] all            auto-default    Library trimming    { CLKINVX3 }
[11/02 17:22:32    131s] ----------------------------------------------------------------
[11/02 17:22:32    131s] 
[11/02 17:22:32    131s] 
[11/02 17:22:32    131s]     Validating CTS configuration done. (took cpu=0:00:01.2 real=0:00:01.2)
[11/02 17:22:32    131s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:22:32    131s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:22:32    131s]     CCOpt configuration status: all checks passed.
[11/02 17:22:32    131s]   Reconstructing clock tree datastructures done.
[11/02 17:22:32    131s] Initializing clock structures done.
[11/02 17:22:32    131s] PRO...
[11/02 17:22:32    131s]   PRO active optimizations:
[11/02 17:22:32    131s]    - DRV fixing with cell sizing
[11/02 17:22:32    131s]   
[11/02 17:22:32    131s]   Detected clock skew data from CTS
[11/02 17:22:32    131s]   Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
[11/02 17:22:32    131s]   Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:22:32    131s]   Clock DAG stats PRO initial state:
[11/02 17:22:32    131s]     cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:22:32    131s]     cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
[11/02 17:22:32    131s]     cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:22:32    131s]     sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:22:32    131s]     wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.189pF, total=0.198pF
[11/02 17:22:32    131s]     wire lengths     : top=0.000um, trunk=160.985um, leaf=2492.320um, total=2653.305um
[11/02 17:22:32    131s]     hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
[11/02 17:22:32    131s]   Clock DAG net violations PRO initial state: none
[11/02 17:22:32    131s]   Clock DAG primary half-corner transition distribution PRO initial state:
[11/02 17:22:32    131s]     Trunk : target=0.100ns count=2 avg=0.042ns sd=0.014ns min=0.032ns max=0.052ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:22:32    131s]     Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:22:32    131s]   Clock DAG library cell distribution PRO initial state {count}:
[11/02 17:22:32    131s]      Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
[11/02 17:22:32    131s]   Primary reporting skew groups PRO initial state:
[11/02 17:22:32    131s]     skew_group default.clk_input/sys_con: unconstrained
[11/02 17:22:32    131s]       min path sink: s2_reg[17]/CK
[11/02 17:22:32    131s]       max path sink: b6_reg[13]/CK
[11/02 17:22:32    131s]   Skew group summary PRO initial state:
[11/02 17:22:32    131s]     skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.151, avg=0.150, sd=0.000], skew [0.002 vs 0.070], 100% {0.149, 0.151} (wid=0.003 ws=0.002) (gid=0.149 gs=0.002)
[11/02 17:22:32    131s]   Recomputing CTS skew targets...
[11/02 17:22:32    131s]   Resolving skew group constraints...
[11/02 17:22:32    131s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:22:32    131s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:22:32    131s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:22:32    131s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:22:33    131s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:22:33    131s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:22:33    131s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[11/02 17:22:33    131s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:22:33    131s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:22:33    131s]   Resolving skew group constraints done.
[11/02 17:22:33    131s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[11/02 17:22:33    131s] Type 'man IMPCCOPT-1261' for more detail.
[11/02 17:22:33    131s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:22:33    131s]   Fixing DRVs...
[11/02 17:22:33    131s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/02 17:22:33    131s]   CCOpt-PRO: considered: 10, tested: 10, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/02 17:22:33    131s]   
[11/02 17:22:33    131s]   PRO Statistics: Fix DRVs (cell sizing):
[11/02 17:22:33    131s]   =======================================
[11/02 17:22:33    131s]   
[11/02 17:22:33    131s]   Cell changes by Net Type:
[11/02 17:22:33    131s]   
[11/02 17:22:33    131s]   -------------------------------------------------------------------------------------------------
[11/02 17:22:33    131s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/02 17:22:33    131s]   -------------------------------------------------------------------------------------------------
[11/02 17:22:33    131s]   top                0            0           0            0                    0                0
[11/02 17:22:33    131s]   trunk              0            0           0            0                    0                0
[11/02 17:22:33    131s]   leaf               0            0           0            0                    0                0
[11/02 17:22:33    131s]   -------------------------------------------------------------------------------------------------
[11/02 17:22:33    131s]   Total              0            0           0            0                    0                0
[11/02 17:22:33    131s]   -------------------------------------------------------------------------------------------------
[11/02 17:22:33    131s]   
[11/02 17:22:33    131s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/02 17:22:33    131s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/02 17:22:33    131s]   
[11/02 17:22:33    131s]   Clock DAG stats PRO after DRV fixing:
[11/02 17:22:33    131s]     cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:22:33    131s]     cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
[11/02 17:22:33    131s]     cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:22:33    131s]     sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:22:33    131s]     wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.189pF, total=0.198pF
[11/02 17:22:33    131s]     wire lengths     : top=0.000um, trunk=160.985um, leaf=2492.320um, total=2653.305um
[11/02 17:22:33    131s]     hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
[11/02 17:22:33    131s]   Clock DAG net violations PRO after DRV fixing: none
[11/02 17:22:33    131s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[11/02 17:22:33    131s]     Trunk : target=0.100ns count=2 avg=0.042ns sd=0.014ns min=0.032ns max=0.052ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:22:33    131s]     Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:22:33    131s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[11/02 17:22:33    131s]      Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
[11/02 17:22:33    131s]   Primary reporting skew groups PRO after DRV fixing:
[11/02 17:22:33    131s]     skew_group default.clk_input/sys_con: unconstrained
[11/02 17:22:33    131s]       min path sink: s2_reg[17]/CK
[11/02 17:22:33    131s]       max path sink: b6_reg[13]/CK
[11/02 17:22:33    131s]   Skew group summary PRO after DRV fixing:
[11/02 17:22:33    131s]     skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.151, avg=0.150, sd=0.000], skew [0.002 vs 0.070], 100% {0.149, 0.151} (wid=0.003 ws=0.002) (gid=0.149 gs=0.002)
[11/02 17:22:33    131s]   Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:22:33    131s] 
[11/02 17:22:33    131s] Slew Diagnostics: After DRV fixing
[11/02 17:22:33    131s] ==================================
[11/02 17:22:33    131s] 
[11/02 17:22:33    131s] Global Causes:
[11/02 17:22:33    131s] 
[11/02 17:22:33    131s] -------------------------------------
[11/02 17:22:33    131s] Cause
[11/02 17:22:33    131s] -------------------------------------
[11/02 17:22:33    131s] DRV fixing with buffering is disabled
[11/02 17:22:33    131s] -------------------------------------
[11/02 17:22:33    131s] 
[11/02 17:22:33    131s] Top 5 overslews:
[11/02 17:22:33    131s] 
[11/02 17:22:33    131s] ---------------------------------
[11/02 17:22:33    131s] Overslew    Causes    Driving Pin
[11/02 17:22:33    131s] ---------------------------------
[11/02 17:22:33    131s]   (empty table)
[11/02 17:22:33    131s] ---------------------------------
[11/02 17:22:33    131s] 
[11/02 17:22:33    131s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/02 17:22:33    131s] 
[11/02 17:22:33    131s] -------------------
[11/02 17:22:33    131s] Cause    Occurences
[11/02 17:22:33    131s] -------------------
[11/02 17:22:33    131s]   (empty table)
[11/02 17:22:33    131s] -------------------
[11/02 17:22:33    131s] 
[11/02 17:22:33    131s] Violation diagnostics counts from the 0 nodes that have violations:
[11/02 17:22:33    131s] 
[11/02 17:22:33    131s] -------------------
[11/02 17:22:33    131s] Cause    Occurences
[11/02 17:22:33    131s] -------------------
[11/02 17:22:33    131s]   (empty table)
[11/02 17:22:33    131s] -------------------
[11/02 17:22:33    131s] 
[11/02 17:22:33    131s]   Reconnecting optimized routes...
[11/02 17:22:33    131s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:22:33    131s]   Set dirty flag on 0 insts, 0 nets
[11/02 17:22:33    131s]   Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
[11/02 17:22:33    131s] End AAE Lib Interpolated Model. (MEM=1448.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:22:33    131s]   Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/02 17:22:33    131s]   Clock DAG stats PRO final:
[11/02 17:22:33    131s]     cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[11/02 17:22:33    131s]     cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
[11/02 17:22:33    131s]     cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
[11/02 17:22:33    131s]     sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/02 17:22:33    131s]     wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.189pF, total=0.198pF
[11/02 17:22:33    131s]     wire lengths     : top=0.000um, trunk=160.985um, leaf=2492.320um, total=2653.305um
[11/02 17:22:33    131s]     hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
[11/02 17:22:33    131s]   Clock DAG net violations PRO final: none
[11/02 17:22:33    131s]   Clock DAG primary half-corner transition distribution PRO final:
[11/02 17:22:33    131s]     Trunk : target=0.100ns count=2 avg=0.042ns sd=0.014ns min=0.032ns max=0.052ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:22:33    131s]     Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/02 17:22:33    131s]   Clock DAG library cell distribution PRO final {count}:
[11/02 17:22:33    131s]      Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
[11/02 17:22:33    131s]   Primary reporting skew groups PRO final:
[11/02 17:22:33    131s]     skew_group default.clk_input/sys_con: unconstrained
[11/02 17:22:33    131s]       min path sink: s2_reg[17]/CK
[11/02 17:22:33    131s]       max path sink: b6_reg[13]/CK
[11/02 17:22:33    131s]   Skew group summary PRO final:
[11/02 17:22:33    131s]     skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.151, avg=0.150, sd=0.000], skew [0.002 vs 0.070], 100% {0.149, 0.151} (wid=0.003 ws=0.002) (gid=0.149 gs=0.002)
[11/02 17:22:33    131s] PRO done.
[11/02 17:22:33    131s] Restoring CTS place status for unmodified clock tree cells and sinks.
[11/02 17:22:33    131s] numClockCells = 11, numClockCellsFixed = 0, numClockCellsRestored = 9, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/02 17:22:33    131s] Net route status summary:
[11/02 17:22:33    131s]   Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=10, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/02 17:22:33    131s]   Non-clock:  2516 (unrouted=2, trialRouted=0, noStatus=0, routed=2514, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[11/02 17:22:33    131s] Updating delays...
[11/02 17:22:33    131s] Updating delays done.
[11/02 17:22:33    131s] PRO done. (took cpu=0:00:01.4 real=0:00:01.4)
[11/02 17:22:33    131s] **INFO: Start fixing DRV (Mem = 1410.55M) ...
[11/02 17:22:33    131s] Begin: GigaOpt DRV Optimization
[11/02 17:22:33    131s] GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 1 
[11/02 17:22:33    131s] Info: 10 clock nets excluded from IPO operation.
[11/02 17:22:33    131s] End AAE Lib Interpolated Model. (MEM=1410.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:22:33    131s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:11.7/0:02:29.3 (0.9), mem = 1410.6M
[11/02 17:22:33    131s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14382.11
[11/02 17:22:33    131s]     0.00V	    VSS
[11/02 17:22:33    131s]     1.08V	    VDD
[11/02 17:22:33    131s] Processing average sequential pin duty cycle 
[11/02 17:22:33    131s] Creating Cell Server ...(0, 0, 0, 0)
[11/02 17:22:33    131s] Summary for sequential cells identification: 
[11/02 17:22:33    131s]   Identified SBFF number: 104
[11/02 17:22:33    131s]   Identified MBFF number: 0
[11/02 17:22:33    131s]   Identified SB Latch number: 0
[11/02 17:22:33    131s]   Identified MB Latch number: 0
[11/02 17:22:33    131s]   Not identified SBFF number: 16
[11/02 17:22:33    131s]   Not identified MBFF number: 0
[11/02 17:22:33    131s]   Not identified SB Latch number: 0
[11/02 17:22:33    131s]   Not identified MB Latch number: 0
[11/02 17:22:33    131s]   Number of sequential cells which are not FFs: 32
[11/02 17:22:33    131s]  Visiting view : av_wc
[11/02 17:22:33    131s]    : PowerDomain = none : Weighted F : unweighted  = 22.00 (1.000) with rcCorner = 0
[11/02 17:22:33    131s]    : PowerDomain = none : Weighted F : unweighted  = 8.60 (1.000) with rcCorner = -1
[11/02 17:22:33    131s]  Visiting view : av_bc
[11/02 17:22:33    131s]    : PowerDomain = none : Weighted F : unweighted  = 9.60 (1.000) with rcCorner = 0
[11/02 17:22:33    131s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[11/02 17:22:33    131s]  Setting StdDelay to 22.00
[11/02 17:22:33    131s] Creating Cell Server, finished. 
[11/02 17:22:33    131s] 
[11/02 17:22:33    131s] PhyDesignGrid: maxLocalDensity 0.96
[11/02 17:22:33    131s] ### Creating PhyDesignMc. totSessionCpu=0:02:12 mem=1448.9M
[11/02 17:22:33    131s] OPERPROF: Starting DPlace-Init at level 1, MEM:1448.9M
[11/02 17:22:33    131s] #spOpts: N=45 mergeVia=F 
[11/02 17:22:33    131s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1448.9M
[11/02 17:22:33    131s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.047, MEM:1448.9M
[11/02 17:22:33    131s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1448.9MB).
[11/02 17:22:33    131s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.053, REAL:0.053, MEM:1448.9M
[11/02 17:22:33    131s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:12 mem=1448.9M
[11/02 17:22:33    131s] ### Creating LA Mngr. totSessionCpu=0:02:12 mem=1552.0M
[11/02 17:22:34    132s] ### Creating LA Mngr, finished. totSessionCpu=0:02:13 mem=1552.0M
[11/02 17:22:34    132s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/02 17:22:34    132s] 
[11/02 17:22:34    132s] Creating Lib Analyzer ...
[11/02 17:22:34    132s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20)
[11/02 17:22:34    132s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[11/02 17:22:34    132s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/02 17:22:34    132s] 
[11/02 17:22:34    133s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:13 mem=1552.0M
[11/02 17:22:34    133s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:13 mem=1552.0M
[11/02 17:22:34    133s] Creating Lib Analyzer, finished. 
[11/02 17:22:35    133s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[11/02 17:22:35    133s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1571.1M
[11/02 17:22:35    133s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1571.1M
[11/02 17:22:35    133s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/02 17:22:35    133s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/02 17:22:35    133s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/02 17:22:35    133s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/02 17:22:35    133s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/02 17:22:35    133s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/02 17:22:35    133s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    96.08|     0.00|       0|       0|       0|  69.18|          |         |
[11/02 17:22:35    133s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/02 17:22:35    133s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    96.08|     0.00|       0|       0|       0|  69.18| 0:00:00.0|  1571.1M|
[11/02 17:22:35    133s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/02 17:22:35    133s] **** Begin NDR-Layer Usage Statistics ****
[11/02 17:22:35    133s] Layer 3 has 10 constrained nets 
[11/02 17:22:35    133s] **** End NDR-Layer Usage Statistics ****
[11/02 17:22:35    133s] 
[11/02 17:22:35    133s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1571.1M) ***
[11/02 17:22:35    133s] 
[11/02 17:22:35    133s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14382.11
[11/02 17:22:35    133s] *** DrvOpt [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:02:14.0/0:02:31.5 (0.9), mem = 1552.0M
[11/02 17:22:35    133s] 
[11/02 17:22:35    133s] =============================================================================================
[11/02 17:22:35    133s]  Step TAT Report for DrvOpt #1
[11/02 17:22:35    133s] =============================================================================================
[11/02 17:22:35    133s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/02 17:22:35    133s] ---------------------------------------------------------------------------------------------
[11/02 17:22:35    133s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.8
[11/02 17:22:35    133s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[11/02 17:22:35    133s] [ LibAnalyzerInit        ]      2   0:00:01.1  (  46.8 % )     0:00:01.1 /  0:00:01.1    1.0
[11/02 17:22:35    133s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/02 17:22:35    133s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/02 17:22:35    133s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.6 /  0:00:00.6    1.0
[11/02 17:22:35    133s] [ MISC                   ]          0:00:01.1  (  48.8 % )     0:00:01.1 /  0:00:01.1    1.0
[11/02 17:22:35    133s] ---------------------------------------------------------------------------------------------
[11/02 17:22:35    133s]  DrvOpt #1 TOTAL                    0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[11/02 17:22:35    133s] ---------------------------------------------------------------------------------------------
[11/02 17:22:35    133s] 
[11/02 17:22:35    133s] drv optimizer changes nothing and skips refinePlace
[11/02 17:22:35    133s] End: GigaOpt DRV Optimization
[11/02 17:22:35    133s] *info:
[11/02 17:22:35    133s] **INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 1542.01M).
[11/02 17:22:35    134s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1542.0M
[11/02 17:22:35    134s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.046, REAL:0.046, MEM:1542.0M
[11/02 17:22:35    134s] 
------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.04min real=0.03min mem=1542.0M)                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.081  | 96.081  | 98.897  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.183%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1313.7M, totSessionCpu=0:02:14 **
[11/02 17:22:35    134s]   DRV Snapshot: (REF)
[11/02 17:22:35    134s]          Tran DRV: 0
[11/02 17:22:35    134s]           Cap DRV: 0
[11/02 17:22:35    134s]        Fanout DRV: 0
[11/02 17:22:35    134s]            Glitch: 0
[11/02 17:22:35    134s] *** Timing Is met
[11/02 17:22:35    134s] *** Check timing (0:00:00.0)
[11/02 17:22:35    134s] *** Setup timing is met (target slack 0ns)
[11/02 17:22:35    134s]   Timing Snapshot: (REF)
[11/02 17:22:35    134s]      Weighted WNS: 0.000
[11/02 17:22:35    134s]       All  PG WNS: 0.000
[11/02 17:22:35    134s]       High PG WNS: 0.000
[11/02 17:22:35    134s]       All  PG TNS: 0.000
[11/02 17:22:35    134s]       High PG TNS: 0.000
[11/02 17:22:35    134s]    Category Slack: { [L, 96.081] [H, 96.081] }
[11/02 17:22:35    134s] 
[11/02 17:22:35    134s] Deleting Cell Server ...
[11/02 17:22:35    134s] Deleting Lib Analyzer.
[11/02 17:22:35    134s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/02 17:22:35    134s] Creating Cell Server ...(0, 0, 0, 0)
[11/02 17:22:35    134s] Summary for sequential cells identification: 
[11/02 17:22:35    134s]   Identified SBFF number: 104
[11/02 17:22:35    134s]   Identified MBFF number: 0
[11/02 17:22:35    134s]   Identified SB Latch number: 0
[11/02 17:22:35    134s]   Identified MB Latch number: 0
[11/02 17:22:35    134s]   Not identified SBFF number: 16
[11/02 17:22:35    134s]   Not identified MBFF number: 0
[11/02 17:22:35    134s]   Not identified SB Latch number: 0
[11/02 17:22:35    134s]   Not identified MB Latch number: 0
[11/02 17:22:35    134s]   Number of sequential cells which are not FFs: 32
[11/02 17:22:35    134s]  Visiting view : av_wc
[11/02 17:22:35    134s]    : PowerDomain = none : Weighted F : unweighted  = 22.00 (1.000) with rcCorner = 0
[11/02 17:22:35    134s]    : PowerDomain = none : Weighted F : unweighted  = 8.60 (1.000) with rcCorner = -1
[11/02 17:22:35    134s]  Visiting view : av_bc
[11/02 17:22:35    134s]    : PowerDomain = none : Weighted F : unweighted  = 9.60 (1.000) with rcCorner = 0
[11/02 17:22:35    134s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[11/02 17:22:35    134s]  Setting StdDelay to 22.00
[11/02 17:22:35    134s] Creating Cell Server, finished. 
[11/02 17:22:35    134s] 
[11/02 17:22:35    134s] Deleting Cell Server ...
[11/02 17:22:35    134s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1542.0M
[11/02 17:22:35    134s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.045, REAL:0.045, MEM:1542.0M
[11/02 17:22:35    134s] GigaOpt Hold Optimizer is used
[11/02 17:22:35    134s] End AAE Lib Interpolated Model. (MEM=1542.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:22:35    134s] 
[11/02 17:22:35    134s] Creating Lib Analyzer ...
[11/02 17:22:35    134s] Creating Cell Server ...(0, 0, 0, 0)
[11/02 17:22:35    134s] Summary for sequential cells identification: 
[11/02 17:22:35    134s]   Identified SBFF number: 104
[11/02 17:22:35    134s]   Identified MBFF number: 0
[11/02 17:22:35    134s]   Identified SB Latch number: 0
[11/02 17:22:35    134s]   Identified MB Latch number: 0
[11/02 17:22:35    134s]   Not identified SBFF number: 16
[11/02 17:22:35    134s]   Not identified MBFF number: 0
[11/02 17:22:35    134s]   Not identified SB Latch number: 0
[11/02 17:22:35    134s]   Not identified MB Latch number: 0
[11/02 17:22:35    134s]   Number of sequential cells which are not FFs: 32
[11/02 17:22:35    134s]  Visiting view : av_wc
[11/02 17:22:35    134s]    : PowerDomain = none : Weighted F : unweighted  = 22.00 (1.000) with rcCorner = 0
[11/02 17:22:35    134s]    : PowerDomain = none : Weighted F : unweighted  = 8.60 (1.000) with rcCorner = -1
[11/02 17:22:35    134s]  Visiting view : av_bc
[11/02 17:22:35    134s]    : PowerDomain = none : Weighted F : unweighted  = 9.60 (1.000) with rcCorner = 0
[11/02 17:22:35    134s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[11/02 17:22:35    134s]  Setting StdDelay to 22.00
[11/02 17:22:35    134s] Creating Cell Server, finished. 
[11/02 17:22:35    134s] 
[11/02 17:22:35    134s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/02 17:22:35    134s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/02 17:22:35    134s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/02 17:22:35    134s] 
[11/02 17:22:36    134s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:15 mem=1542.0M
[11/02 17:22:36    134s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:15 mem=1542.0M
[11/02 17:22:36    134s] Creating Lib Analyzer, finished. 
[11/02 17:22:36    134s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:15 mem=1542.0M ***
[11/02 17:22:36    134s] End AAE Lib Interpolated Model. (MEM=1542.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:22:36    134s] **INFO: Starting Blocking QThread with 1 CPU
[11/02 17:22:36    134s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/02 17:22:36    134s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
[11/02 17:22:36    134s] Starting delay calculation for Hold views
[11/02 17:22:36    134s] #################################################################################
[11/02 17:22:36    134s] # Design Stage: PostRoute
[11/02 17:22:36    134s] # Design Name: mpadd32_shift
[11/02 17:22:36    134s] # Design Mode: 45nm
[11/02 17:22:36    134s] # Analysis Mode: MMMC Non-OCV 
[11/02 17:22:36    134s] # Parasitics Mode: SPEF/RCDB
[11/02 17:22:36    134s] # Signoff Settings: SI Off 
[11/02 17:22:36    134s] #################################################################################
[11/02 17:22:36    134s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:22:36    134s] Calculate delays in BcWc mode...
[11/02 17:22:36    134s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/02 17:22:36    134s] Start delay calculation (fullDC) (1 T). (MEM=0)
[11/02 17:22:36    134s] *** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
[11/02 17:22:36    134s] End AAE Lib Interpolated Model. (MEM=0.0234375 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:22:36    134s] Total number of fetched objects 2524
[11/02 17:22:36    134s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:22:36    134s] End delay calculation. (MEM=31.6875 CPU=0:00:00.2 REAL=0:00:00.0)
[11/02 17:22:36    134s] End delay calculation (fullDC). (MEM=31.6875 CPU=0:00:00.3 REAL=0:00:00.0)
[11/02 17:22:36    134s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 31.7M) ***
[11/02 17:22:36    134s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.5 mem=31.7M)
[11/02 17:22:36    134s] Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.5 mem=31.7M ***
[11/02 17:22:36    134s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:00.6 mem=31.7M ***
[11/02 17:22:36    134s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), mem = 31.7M
[11/02 17:22:36    134s] 
[11/02 17:22:36    134s] =============================================================================================
[11/02 17:22:36    134s]  Step TAT Report for QThreadWorker #1
[11/02 17:22:36    134s] =============================================================================================
[11/02 17:22:36    134s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/02 17:22:36    134s] ---------------------------------------------------------------------------------------------
[11/02 17:22:36    134s] [ TimingUpdate           ]      2   0:00:00.0  (   7.9 % )     0:00:00.3 /  0:00:00.4    1.0
[11/02 17:22:36    134s] [ FullDelayCalc          ]      1   0:00:00.3  (  54.7 % )     0:00:00.3 /  0:00:00.3    1.0
[11/02 17:22:36    134s] [ ViewPruning            ]      5   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.3
[11/02 17:22:36    134s] [ TimingReport           ]      2   0:00:00.0  (   5.8 % )     0:00:00.0 /  0:00:00.0    0.9
[11/02 17:22:36    134s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/02 17:22:36    134s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/02 17:22:36    134s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/02 17:22:36    134s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.2
[11/02 17:22:36    134s] [ SlackTraversorInit     ]      1   0:00:00.0  (   7.5 % )     0:00:00.0 /  0:00:00.0    1.0
[11/02 17:22:36    134s] [ MISC                   ]          0:00:00.1  (  19.5 % )     0:00:00.1 /  0:00:00.1    0.8
[11/02 17:22:36    134s] ---------------------------------------------------------------------------------------------
[11/02 17:22:36    134s]  QThreadWorker #1 TOTAL             0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[11/02 17:22:36    134s] ---------------------------------------------------------------------------------------------
[11/02 17:22:36    134s] 
[11/02 17:22:36    134s]  
_______________________________________________________________________
[11/02 17:22:36    134s] Done building cte setup timing graph (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:15 mem=1542.0M ***
[11/02 17:22:36    134s] *info: category slack lower bound [L 0.0] default
[11/02 17:22:36    134s] *info: category slack lower bound [H 0.0] reg2reg 
[11/02 17:22:36    134s] --------------------------------------------------- 
[11/02 17:22:36    134s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/02 17:22:36    134s] --------------------------------------------------- 
[11/02 17:22:36    134s]          WNS    reg2regWNS
[11/02 17:22:36    134s]    96.081 ns     96.081 ns
[11/02 17:22:36    134s] --------------------------------------------------- 
[11/02 17:22:36    134s] Restoring Hold Target Slack: 0
[11/02 17:22:36    134s] 
[11/02 17:22:36    134s] *Info: minBufDelay = 39.9 ps, libStdDelay = 22.0 ps, minBufSize = 6840000 (5.0)
[11/02 17:22:36    134s] *Info: worst delay setup view: av_wc
[11/02 17:22:36    134s] Footprint list for hold buffering (delay unit: ps)
[11/02 17:22:36    134s] =================================================================
[11/02 17:22:36    134s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[11/02 17:22:36    134s] ------------------------------------------------------------------
[11/02 17:22:36    134s] *Info:       14.0       2.85    5.0  37.83 CLKBUFX2 (A,Y)
[11/02 17:22:36    134s] *Info:       14.0       2.85    5.0  37.83 BUFX2 (A,Y)
[11/02 17:22:36    134s] *Info:       14.7       2.78    6.0  25.30 CLKBUFX3 (A,Y)
[11/02 17:22:36    134s] *Info:       14.7       2.78    6.0  25.30 BUFX3 (A,Y)
[11/02 17:22:36    134s] *Info:       16.6       2.80    7.0  19.10 CLKBUFX4 (A,Y)
[11/02 17:22:36    134s] *Info:       16.6       2.80    7.0  19.10 BUFX4 (A,Y)
[11/02 17:22:36    134s] *Info:       15.1       2.71    9.0  12.89 CLKBUFX6 (A,Y)
[11/02 17:22:36    134s] *Info:       15.1       2.71    9.0  12.89 BUFX6 (A,Y)
[11/02 17:22:36    134s] *Info:       28.4       2.98    9.0  75.50 DLY1X1 (A,Y)
[11/02 17:22:36    134s] *Info:       17.2       2.69   11.0   9.81 CLKBUFX8 (A,Y)
[11/02 17:22:36    134s] *Info:       17.2       2.69   11.0   9.81 BUFX8 (A,Y)
[11/02 17:22:36    134s] *Info:       37.5       2.93   11.0  19.10 DLY1X4 (A,Y)
[11/02 17:22:36    134s] *Info:       17.8       2.61   15.0   6.69 CLKBUFX12 (A,Y)
[11/02 17:22:36    134s] *Info:       17.8       2.61   15.0   6.69 BUFX12 (A,Y)
[11/02 17:22:36    134s] *Info:       53.7       3.13   17.0  75.50 DLY2X1 (A,Y)
[11/02 17:22:36    134s] *Info:       18.2       2.63   20.0   5.15 CLKBUFX16 (A,Y)
[11/02 17:22:36    134s] *Info:       18.2       2.63   20.0   5.15 BUFX16 (A,Y)
[11/02 17:22:36    134s] *Info:       62.9       3.07   20.0  19.10 DLY2X4 (A,Y)
[11/02 17:22:36    134s] *Info:       18.8       2.58   24.0   4.19 BUFX20 (A,Y)
[11/02 17:22:36    134s] *Info:       18.8       2.58   24.0   4.19 CLKBUFX20 (A,Y)
[11/02 17:22:36    134s] *Info:       79.0       3.18   24.0  75.50 DLY3X1 (A,Y)
[11/02 17:22:36    134s] *Info:       88.2       3.14   26.0  19.10 DLY3X4 (A,Y)
[11/02 17:22:36    134s] *Info:      104.2       3.21   29.0  75.50 DLY4X1 (A,Y)
[11/02 17:22:36    134s] *Info:      113.4       3.18   31.0  19.10 DLY4X4 (A,Y)
[11/02 17:22:36    134s] =================================================================
[11/02 17:22:36    134s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1552.0M
[11/02 17:22:37    134s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.047, REAL:0.047, MEM:1552.0M
[11/02 17:22:37    134s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_wc
Hold  views included:
 av_bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.081  | 96.081  | 98.897  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.059  |  0.059  |  0.124  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.183%
Total number of glitch violations: 0
------------------------------------------------------------
Deleting Cell Server ...
[11/02 17:22:37    134s] Deleting Lib Analyzer.
[11/02 17:22:37    134s] Creating Cell Server ...(0, 0, 0, 0)
[11/02 17:22:37    135s] Summary for sequential cells identification: 
[11/02 17:22:37    135s]   Identified SBFF number: 104
[11/02 17:22:37    135s]   Identified MBFF number: 0
[11/02 17:22:37    135s]   Identified SB Latch number: 0
[11/02 17:22:37    135s]   Identified MB Latch number: 0
[11/02 17:22:37    135s]   Not identified SBFF number: 16
[11/02 17:22:37    135s]   Not identified MBFF number: 0
[11/02 17:22:37    135s]   Not identified SB Latch number: 0
[11/02 17:22:37    135s]   Not identified MB Latch number: 0
[11/02 17:22:37    135s]   Number of sequential cells which are not FFs: 32
[11/02 17:22:37    135s]  Visiting view : av_wc
[11/02 17:22:37    135s]    : PowerDomain = none : Weighted F : unweighted  = 22.00 (1.000) with rcCorner = 0
[11/02 17:22:37    135s]    : PowerDomain = none : Weighted F : unweighted  = 8.60 (1.000) with rcCorner = -1
[11/02 17:22:37    135s]  Visiting view : av_bc
[11/02 17:22:37    135s]    : PowerDomain = none : Weighted F : unweighted  = 9.60 (1.000) with rcCorner = 0
[11/02 17:22:37    135s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[11/02 17:22:37    135s]  Setting StdDelay to 22.00
[11/02 17:22:37    135s] Creating Cell Server, finished. 
[11/02 17:22:37    135s] 
[11/02 17:22:37    135s] Deleting Cell Server ...
[11/02 17:22:37    135s] 
[11/02 17:22:37    135s] Creating Lib Analyzer ...
[11/02 17:22:37    135s] Creating Cell Server ...(0, 0, 0, 0)
[11/02 17:22:37    135s] Summary for sequential cells identification: 
[11/02 17:22:37    135s]   Identified SBFF number: 104
[11/02 17:22:37    135s]   Identified MBFF number: 0
[11/02 17:22:37    135s]   Identified SB Latch number: 0
[11/02 17:22:37    135s]   Identified MB Latch number: 0
[11/02 17:22:37    135s]   Not identified SBFF number: 16
[11/02 17:22:37    135s]   Not identified MBFF number: 0
[11/02 17:22:37    135s]   Not identified SB Latch number: 0
[11/02 17:22:37    135s]   Not identified MB Latch number: 0
[11/02 17:22:37    135s]   Number of sequential cells which are not FFs: 32
[11/02 17:22:37    135s]  Visiting view : av_wc
[11/02 17:22:37    135s]    : PowerDomain = none : Weighted F : unweighted  = 22.00 (1.000) with rcCorner = 0
[11/02 17:22:37    135s]    : PowerDomain = none : Weighted F : unweighted  = 8.60 (1.000) with rcCorner = -1
[11/02 17:22:37    135s]  Visiting view : av_bc
[11/02 17:22:37    135s]    : PowerDomain = none : Weighted F : unweighted  = 9.60 (1.000) with rcCorner = 0
[11/02 17:22:37    135s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[11/02 17:22:37    135s]  Setting StdDelay to 22.00
[11/02 17:22:37    135s] Creating Cell Server, finished. 
[11/02 17:22:37    135s] 
[11/02 17:22:37    135s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/02 17:22:37    135s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/02 17:22:37    135s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/02 17:22:37    135s] 
[11/02 17:22:37    135s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:16 mem=1552.0M
[11/02 17:22:37    135s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:16 mem=1552.0M
[11/02 17:22:37    135s] Creating Lib Analyzer, finished. 
[11/02 17:22:37    135s] Hold Timer stdDelay = 22.0ps
[11/02 17:22:37    135s]  Visiting view : av_bc
[11/02 17:22:37    135s]    : PowerDomain = none : Weighted F : unweighted  = 9.60 (1.000) with rcCorner = 0
[11/02 17:22:37    135s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[11/02 17:22:37    135s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1313.7M, totSessionCpu=0:02:16 **
[11/02 17:22:37    135s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:15.6/0:02:33.7 (0.9), mem = 1542.0M
[11/02 17:22:37    135s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14382.12
[11/02 17:22:37    135s] gigaOpt Hold fixing search radius: 68.400000 Microns (40 stdCellHgt)
[11/02 17:22:37    135s] gigaOpt Hold fixing search radius on new term: 8.550000 Microns (5 stdCellHgt)
[11/02 17:22:37    135s] gigaOpt Hold fixing search radius: 68.400000 Microns (40 stdCellHgt)
[11/02 17:22:37    135s] gigaOpt Hold fixing search radius on new term: 8.550000 Microns (5 stdCellHgt)
[11/02 17:22:37    135s] *info: Run optDesign holdfix with 1 thread.
[11/02 17:22:37    135s] Info: 10 clock nets excluded from IPO operation.
[11/02 17:22:37    135s] --------------------------------------------------- 
[11/02 17:22:37    135s]    Hold Timing Summary  - Initial 
[11/02 17:22:37    135s] --------------------------------------------------- 
[11/02 17:22:37    135s]  Target slack:       0.0000 ns
[11/02 17:22:37    135s]  View: av_bc 
[11/02 17:22:37    135s]    WNS:       0.0586
[11/02 17:22:37    135s]    TNS:       0.0000
[11/02 17:22:37    135s]    VP :            0
[11/02 17:22:37    135s]    Worst hold path end point: b6_reg[30]/D 
[11/02 17:22:37    135s] --------------------------------------------------- 
[11/02 17:22:37    135s] *** Hold timing is met. Hold fixing is not needed 
[11/02 17:22:37    135s] **INFO: total 0 insts, 0 nets marked don't touch
[11/02 17:22:37    135s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[11/02 17:22:37    135s] **INFO: total 0 insts, 0 nets unmarked don't touch

[11/02 17:22:37    135s] 
[11/02 17:22:37    135s] Capturing REF for hold ...
[11/02 17:22:37    135s]    Hold Timing Snapshot: (REF)
[11/02 17:22:37    135s]              All PG WNS: 0.000
[11/02 17:22:37    135s]              All PG TNS: 0.000
[11/02 17:22:37    135s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14382.12
[11/02 17:22:37    135s] *** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.7), totSession cpu/real = 0:02:15.6/0:02:33.7 (0.9), mem = 1542.0M
[11/02 17:22:37    135s] 
[11/02 17:22:37    135s] =============================================================================================
[11/02 17:22:37    135s]  Step TAT Report for HoldOpt #2
[11/02 17:22:37    135s] =============================================================================================
[11/02 17:22:37    135s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/02 17:22:37    135s] ---------------------------------------------------------------------------------------------
[11/02 17:22:37    135s] [ TimingUpdate           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/02 17:22:37    135s] [ ViewPruning            ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.7
[11/02 17:22:37    135s] [ QThreadMaster          ]      1   0:00:00.6  (  30.4 % )     0:00:00.6 /  0:00:00.0    0.0
[11/02 17:22:37    135s] [ TimingReport           ]      2   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.1
[11/02 17:22:37    135s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[11/02 17:22:37    135s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[11/02 17:22:37    135s] [ CellServerInit         ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.5
[11/02 17:22:37    135s] [ LibAnalyzerInit        ]      2   0:00:01.1  (  57.9 % )     0:00:01.1 /  0:00:01.1    1.0
[11/02 17:22:37    135s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.4
[11/02 17:22:37    135s] [ RptLenViolation        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/02 17:22:37    135s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.8
[11/02 17:22:37    135s] [ MISC                   ]          0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    0.9
[11/02 17:22:37    135s] ---------------------------------------------------------------------------------------------
[11/02 17:22:37    135s]  HoldOpt #2 TOTAL                   0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.4    0.7
[11/02 17:22:37    135s] ---------------------------------------------------------------------------------------------
[11/02 17:22:37    135s] 
[11/02 17:22:37    135s] Deleting Cell Server ...
[11/02 17:22:37    135s] Deleting Lib Analyzer.
[11/02 17:22:37    135s] Creating Cell Server ...(0, 0, 0, 0)
[11/02 17:22:37    135s] Summary for sequential cells identification: 
[11/02 17:22:37    135s]   Identified SBFF number: 104
[11/02 17:22:37    135s]   Identified MBFF number: 0
[11/02 17:22:37    135s]   Identified SB Latch number: 0
[11/02 17:22:37    135s]   Identified MB Latch number: 0
[11/02 17:22:37    135s]   Not identified SBFF number: 16
[11/02 17:22:37    135s]   Not identified MBFF number: 0
[11/02 17:22:37    135s]   Not identified SB Latch number: 0
[11/02 17:22:37    135s]   Not identified MB Latch number: 0
[11/02 17:22:37    135s]   Number of sequential cells which are not FFs: 32
[11/02 17:22:37    135s]  Visiting view : av_wc
[11/02 17:22:37    135s]    : PowerDomain = none : Weighted F : unweighted  = 22.00 (1.000) with rcCorner = 0
[11/02 17:22:37    135s]    : PowerDomain = none : Weighted F : unweighted  = 8.60 (1.000) with rcCorner = -1
[11/02 17:22:37    135s]  Visiting view : av_bc
[11/02 17:22:37    135s]    : PowerDomain = none : Weighted F : unweighted  = 9.60 (1.000) with rcCorner = 0
[11/02 17:22:37    135s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[11/02 17:22:37    135s]  Setting StdDelay to 22.00
[11/02 17:22:37    135s] Creating Cell Server, finished. 
[11/02 17:22:37    135s] 
[11/02 17:22:37    135s] Deleting Cell Server ...
[11/02 17:22:37    135s] Running postRoute recovery in preEcoRoute mode
[11/02 17:22:37    135s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1307.7M, totSessionCpu=0:02:16 **
[11/02 17:22:37    135s]   DRV Snapshot: (TGT)
[11/02 17:22:37    135s]          Tran DRV: 0
[11/02 17:22:37    135s]           Cap DRV: 0
[11/02 17:22:37    135s]        Fanout DRV: 0
[11/02 17:22:37    135s]            Glitch: 0
[11/02 17:22:37    135s] 
[11/02 17:22:37    135s] Creating Lib Analyzer ...
[11/02 17:22:37    135s] Creating Cell Server ...(0, 0, 0, 0)
[11/02 17:22:37    135s] Summary for sequential cells identification: 
[11/02 17:22:37    135s]   Identified SBFF number: 104
[11/02 17:22:37    135s]   Identified MBFF number: 0
[11/02 17:22:37    135s]   Identified SB Latch number: 0
[11/02 17:22:37    135s]   Identified MB Latch number: 0
[11/02 17:22:37    135s]   Not identified SBFF number: 16
[11/02 17:22:37    135s]   Not identified MBFF number: 0
[11/02 17:22:37    135s]   Not identified SB Latch number: 0
[11/02 17:22:37    135s]   Not identified MB Latch number: 0
[11/02 17:22:37    135s]   Number of sequential cells which are not FFs: 32
[11/02 17:22:37    135s]  Visiting view : av_wc
[11/02 17:22:37    135s]    : PowerDomain = none : Weighted F : unweighted  = 22.00 (1.000) with rcCorner = 0
[11/02 17:22:37    135s]    : PowerDomain = none : Weighted F : unweighted  = 8.60 (1.000) with rcCorner = -1
[11/02 17:22:37    135s]  Visiting view : av_bc
[11/02 17:22:37    135s]    : PowerDomain = none : Weighted F : unweighted  = 9.60 (1.000) with rcCorner = 0
[11/02 17:22:37    135s]    : PowerDomain = none : Weighted F : unweighted  = 3.00 (1.000) with rcCorner = -1
[11/02 17:22:37    135s]  Setting StdDelay to 22.00
[11/02 17:22:37    135s] Creating Cell Server, finished. 
[11/02 17:22:37    135s] 
[11/02 17:22:37    135s] Total number of usable buffers from Lib Analyzer: 13 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20)
[11/02 17:22:37    135s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[11/02 17:22:37    135s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/02 17:22:37    135s] 
[11/02 17:22:38    136s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:16 mem=1544.1M
[11/02 17:22:38    136s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:16 mem=1544.1M
[11/02 17:22:38    136s] Creating Lib Analyzer, finished. 
[11/02 17:22:38    136s] Checking DRV degradation...
[11/02 17:22:38    136s] 
[11/02 17:22:38    136s] Recovery Manager:
[11/02 17:22:38    136s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/02 17:22:38    136s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/02 17:22:38    136s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/02 17:22:38    136s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[11/02 17:22:38    136s] 
[11/02 17:22:38    136s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/02 17:22:38    136s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1542.05M, totSessionCpu=0:02:16).
[11/02 17:22:38    136s] **optDesign ... cpu = 0:00:07, real = 0:00:09, mem = 1313.8M, totSessionCpu=0:02:16 **
[11/02 17:22:38    136s] 
[11/02 17:22:38    136s]   DRV Snapshot: (REF)
[11/02 17:22:38    136s]          Tran DRV: 0
[11/02 17:22:38    136s]           Cap DRV: 0
[11/02 17:22:38    136s]        Fanout DRV: 0
[11/02 17:22:38    136s]            Glitch: 0
[11/02 17:22:38    136s] Skipping post route harden opt
[11/02 17:22:38    136s] ### Creating LA Mngr. totSessionCpu=0:02:16 mem=1542.1M
[11/02 17:22:38    136s] ### Creating LA Mngr, finished. totSessionCpu=0:02:16 mem=1542.1M
[11/02 17:22:38    136s] Default Rule : ""
[11/02 17:22:38    136s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
[11/02 17:22:38    136s] Worst Slack : 96.081 ns
[11/02 17:22:38    136s] Total 0 nets layer assigned (0.0).
[11/02 17:22:38    136s] 
[11/02 17:22:38    136s] Start Assign Priority Nets ...
[11/02 17:22:38    136s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[11/02 17:22:38    136s] Existing Priority Nets 0 (0.0%)
[11/02 17:22:38    136s] Assigned Priority Nets 0 (0.0%)
[11/02 17:22:38    136s] ### Creating LA Mngr. totSessionCpu=0:02:16 mem=1542.1M
[11/02 17:22:38    136s] ### Creating LA Mngr, finished. totSessionCpu=0:02:16 mem=1542.1M
[11/02 17:22:38    136s] Default Rule : ""
[11/02 17:22:38    136s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
[11/02 17:22:38    136s] Worst Slack : 96.081 ns
[11/02 17:22:38    136s] Total 0 nets layer assigned (0.1).
[11/02 17:22:38    136s] 
[11/02 17:22:38    136s] Start Assign Priority Nets ...
[11/02 17:22:38    136s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[11/02 17:22:38    136s] Existing Priority Nets 0 (0.0%)
[11/02 17:22:38    136s] Assigned Priority Nets 0 (0.0%)
[11/02 17:22:38    136s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1560.8M
[11/02 17:22:38    136s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.046, REAL:0.046, MEM:1560.8M
[11/02 17:22:38    136s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.081  | 96.081  | 98.897  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.183%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1227.9M, totSessionCpu=0:02:17 **
[11/02 17:22:38    136s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1464.8M
[11/02 17:22:38    136s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1464.8M
[11/02 17:22:38    136s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1464.8M
[11/02 17:22:38    136s] #spOpts: N=45 
[11/02 17:22:38    136s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1464.8M
[11/02 17:22:38    136s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.046, REAL:0.046, MEM:1464.8M
[11/02 17:22:38    136s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1464.8MB).
[11/02 17:22:38    136s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.052, REAL:0.052, MEM:1464.8M
[11/02 17:22:38    136s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.052, REAL:0.052, MEM:1464.8M
[11/02 17:22:38    136s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14382.8
[11/02 17:22:38    136s] OPERPROF:   Starting RefinePlace at level 2, MEM:1464.8M
[11/02 17:22:38    136s] *** Starting refinePlace (0:02:17 mem=1464.8M) ***
[11/02 17:22:38    136s] Total net bbox length = 2.932e+04 (1.516e+04 1.416e+04) (ext = 1.661e+04)
[11/02 17:22:38    136s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1464.8M
[11/02 17:22:38    136s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.001, REAL:0.001, MEM:1464.8M
[11/02 17:22:38    136s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1464.8M
[11/02 17:22:38    136s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1464.8M
[11/02 17:22:38    136s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1464.8M
[11/02 17:22:38    136s] Starting refinePlace ...
[11/02 17:22:38    136s]   Spread Effort: high, post-route mode, useDDP on.
[11/02 17:22:38    136s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1464.8MB) @(0:02:17 - 0:02:17).
[11/02 17:22:38    136s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/02 17:22:38    136s] wireLenOptFixPriorityInst 774 inst fixed
[11/02 17:22:38    136s] 
[11/02 17:22:38    136s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/02 17:22:38    136s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/02 17:22:38    136s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1464.8MB) @(0:02:17 - 0:02:17).
[11/02 17:22:38    136s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/02 17:22:38    136s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1464.8MB
[11/02 17:22:38    136s] Statistics of distance of Instance movement in refine placement:
[11/02 17:22:38    136s]   maximum (X+Y) =         0.00 um
[11/02 17:22:38    136s]   mean    (X+Y) =         0.00 um
[11/02 17:22:38    136s] Summary Report:
[11/02 17:22:38    136s] Instances move: 0 (out of 1964 movable)
[11/02 17:22:38    136s] Instances flipped: 0
[11/02 17:22:38    136s] Mean displacement: 0.00 um
[11/02 17:22:38    136s] Max displacement: 0.00 um 
[11/02 17:22:38    136s] Total instances moved : 0
[11/02 17:22:38    136s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.035, REAL:0.035, MEM:1464.8M
[11/02 17:22:38    136s] Total net bbox length = 2.932e+04 (1.516e+04 1.416e+04) (ext = 1.661e+04)
[11/02 17:22:38    136s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1464.8MB
[11/02 17:22:38    136s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1464.8MB) @(0:02:17 - 0:02:17).
[11/02 17:22:38    136s] *** Finished refinePlace (0:02:17 mem=1464.8M) ***
[11/02 17:22:38    136s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14382.8
[11/02 17:22:38    136s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.043, REAL:0.043, MEM:1464.8M
[11/02 17:22:38    136s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.103, REAL:0.103, MEM:1464.8M
[11/02 17:22:38    136s] -routeWithEco false                       # bool, default=false
[11/02 17:22:38    136s] -routeWithEco true                        # bool, default=false, user setting
[11/02 17:22:38    136s] -routeSelectedNetOnly false               # bool, default=false
[11/02 17:22:38    136s] -routeWithTimingDriven false              # bool, default=false
[11/02 17:22:38    136s] -routeWithSiDriven false                  # bool, default=false
[11/02 17:22:38    136s] Existing Dirty Nets : 0
[11/02 17:22:38    136s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[11/02 17:22:38    136s] Reset Dirty Nets : 0
[11/02 17:22:38    136s] 
[11/02 17:22:38    136s] globalDetailRoute
[11/02 17:22:38    136s] 
[11/02 17:22:38    136s] #setNanoRouteMode -routeWithEco true
[11/02 17:22:38    136s] #Start globalDetailRoute on Sat Nov  2 17:22:38 2019
[11/02 17:22:38    136s] #
[11/02 17:22:38    136s] Closing parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/mpadd32_shift_14382_ewuurJ.rcdb.d/mpadd32_shift.rcdb.d': 2524 access done (mem: 1464.801M)
[11/02 17:22:38    136s] ### Net info: total nets: 2526
[11/02 17:22:38    136s] ### Net info: dirty nets: 0
[11/02 17:22:38    136s] ### Net info: marked as disconnected nets: 0
[11/02 17:22:38    136s] #num needed restored net=0
[11/02 17:22:38    136s] #need_extraction net=0 (total=2526)
[11/02 17:22:38    136s] ### Net info: fully routed nets: 2524
[11/02 17:22:38    136s] ### Net info: trivial (< 2 pins) nets: 2
[11/02 17:22:38    136s] ### Net info: unrouted nets: 0
[11/02 17:22:38    136s] ### Net info: re-extraction nets: 0
[11/02 17:22:38    136s] ### Net info: ignored nets: 0
[11/02 17:22:38    136s] ### Net info: skip routing nets: 0
[11/02 17:22:38    136s] #Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[11/02 17:22:38    136s] #(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[11/02 17:22:38    136s] #NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
[11/02 17:22:38    136s] #RTESIG:78da8dd1c14ec3300c0660ce3c8595ed5024166c274d9a2b12578626e01a6d23ad22652d
[11/02 17:22:38    136s] #       4ab30b4f4fc5ae1bad8fbf3fd992bd5a7fbeec409093849b6f44f604af3b72a8a9d990d1
[11/02 17:22:38    136s] #       ea899c9f5a1fcfe27eb5debebdd75643c9e700d56118d2239cc790610ca5c4be7bb8108b
[11/02 17:22:38    136s] #       0a881a6cc8224315fb12ba90af53ab40e4a33f0d5f21c943ec055463c913b8ce1d42bb4f
[11/02 17:22:38    136s] #       e37fdb89c900b3c4bf82aa4dc3bedc90ca2d1857f302e4164cd286e74e4735e3bca9edac
[11/02 17:22:38    136s] #       31cecc1aab09842cf13465be8d2978d2aae1296965f773f31377bf4583a97f
[11/02 17:22:38    136s] #
[11/02 17:22:38    136s] #Skip comparing routing design signature in db-snapshot flow
[11/02 17:22:38    136s] #RTESIG:78da8dd1c14ec3300c0660ce3c8595ed5024166c274d9a2b12578626e01a6d23ad22652d
[11/02 17:22:38    136s] #       4ab30b4f4fc5ae1bad8fbf3fd992bd5a7fbeec409093849b6f44f604af3b72a8a9d990d1
[11/02 17:22:38    136s] #       ea899c9f5a1fcfe27eb5debebdd75643c9e700d56118d2239cc790610ca5c4be7bb8108b
[11/02 17:22:38    136s] #       0a881a6cc8224315fb12ba90af53ab40e4a33f0d5f21c943ec055463c913b8ce1d42bb4f
[11/02 17:22:38    136s] #       e37fdb89c900b3c4bf82aa4dc3bedc90ca2d1857f302e4164cd286e74e4735e3bca9edac
[11/02 17:22:38    136s] #       31cecc1aab09842cf13465be8d2978d2aae1296965f773f31377bf4583a97f
[11/02 17:22:38    136s] #
[11/02 17:22:38    136s] #Start routing data preparation on Sat Nov  2 17:22:38 2019
[11/02 17:22:38    136s] #
[11/02 17:22:38    136s] #Minimum voltage of a net in the design = 0.000.
[11/02 17:22:38    136s] #Maximum voltage of a net in the design = 1.320.
[11/02 17:22:38    136s] #Voltage range [0.000 - 1.320] has 2524 nets.
[11/02 17:22:38    136s] #Voltage range [1.080 - 1.320] has 1 net.
[11/02 17:22:38    136s] #Voltage range [0.000 - 0.000] has 1 net.
[11/02 17:22:38    136s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[11/02 17:22:38    136s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:22:38    136s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:22:38    136s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:22:38    136s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:22:38    136s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:22:38    136s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:22:38    136s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:22:38    136s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:22:38    136s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[11/02 17:22:38    136s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[11/02 17:22:38    136s] #Regenerating Ggrids automatically.
[11/02 17:22:38    136s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[11/02 17:22:38    136s] #Using automatically generated G-grids.
[11/02 17:22:38    136s] #Done routing data preparation.
[11/02 17:22:38    136s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1228.70 (MB), peak = 1341.17 (MB)
[11/02 17:22:38    136s] #Merging special wires: starts on Sat Nov  2 17:22:38 2019 with memory = 1228.70 (MB), peak = 1341.17 (MB)
[11/02 17:22:38    136s] #
[11/02 17:22:38    136s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[11/02 17:22:38    136s] #
[11/02 17:22:38    136s] #Finished routing data preparation on Sat Nov  2 17:22:38 2019
[11/02 17:22:38    136s] #
[11/02 17:22:38    136s] #Cpu time = 00:00:00
[11/02 17:22:38    136s] #Elapsed time = 00:00:00
[11/02 17:22:38    136s] #Increased memory = 3.81 (MB)
[11/02 17:22:38    136s] #Total memory = 1228.70 (MB)
[11/02 17:22:38    136s] #Peak memory = 1341.17 (MB)
[11/02 17:22:38    136s] #
[11/02 17:22:38    136s] #
[11/02 17:22:38    136s] #Start global routing on Sat Nov  2 17:22:38 2019
[11/02 17:22:38    136s] #
[11/02 17:22:38    136s] #
[11/02 17:22:38    136s] #Start global routing initialization on Sat Nov  2 17:22:38 2019
[11/02 17:22:38    136s] #
[11/02 17:22:38    136s] #WARNING (NRGR-22) Design is already detail routed.
[11/02 17:22:38    136s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/02 17:22:38    136s] #Cpu time = 00:00:00
[11/02 17:22:38    136s] #Elapsed time = 00:00:00
[11/02 17:22:38    136s] #Increased memory = 3.81 (MB)
[11/02 17:22:38    136s] #Total memory = 1228.70 (MB)
[11/02 17:22:38    136s] #Peak memory = 1341.17 (MB)
[11/02 17:22:38    136s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[11/02 17:22:39    137s] #
[11/02 17:22:39    137s] #Start Detail Routing..
[11/02 17:22:39    137s] #start initial detail routing ...
[11/02 17:22:39    137s] ### Design has 0 dirty nets, has valid drcs
[11/02 17:22:39    137s] #   number of violations = 0
[11/02 17:22:39    137s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1231.01 (MB), peak = 1341.17 (MB)
[11/02 17:22:39    137s] #Complete Detail Routing.
[11/02 17:22:39    137s] #Total number of nets with non-default rule or having extra spacing = 10
[11/02 17:22:39    137s] #Total wire length = 37432 um.
[11/02 17:22:39    137s] #Total half perimeter of net bounding box = 30950 um.
[11/02 17:22:39    137s] #Total wire length on LAYER Metal1 = 705 um.
[11/02 17:22:39    137s] #Total wire length on LAYER Metal2 = 10186 um.
[11/02 17:22:39    137s] #Total wire length on LAYER Metal3 = 12007 um.
[11/02 17:22:39    137s] #Total wire length on LAYER Metal4 = 6618 um.
[11/02 17:22:39    137s] #Total wire length on LAYER Metal5 = 2624 um.
[11/02 17:22:39    137s] #Total wire length on LAYER Metal6 = 1298 um.
[11/02 17:22:39    137s] #Total wire length on LAYER Metal7 = 2696 um.
[11/02 17:22:39    137s] #Total wire length on LAYER Metal8 = 749 um.
[11/02 17:22:39    137s] #Total wire length on LAYER Metal9 = 46 um.
[11/02 17:22:39    137s] #Total wire length on LAYER Metal10 = 16 um.
[11/02 17:22:39    137s] #Total wire length on LAYER Metal11 = 487 um.
[11/02 17:22:39    137s] #Total number of vias = 17019
[11/02 17:22:39    137s] #Total number of multi-cut vias = 15158 ( 89.1%)
[11/02 17:22:39    137s] #Total number of single cut vias = 1861 ( 10.9%)
[11/02 17:22:39    137s] #Up-Via Summary (total 17019):
[11/02 17:22:39    137s] #                   single-cut          multi-cut      Total
[11/02 17:22:39    137s] #-----------------------------------------------------------
[11/02 17:22:39    137s] # Metal1          1833 ( 22.9%)      6186 ( 77.1%)       8019
[11/02 17:22:39    137s] # Metal2            19 (  0.3%)      6070 ( 99.7%)       6089
[11/02 17:22:39    137s] # Metal3             0 (  0.0%)      1857 (100.0%)       1857
[11/02 17:22:39    137s] # Metal4             0 (  0.0%)       354 (100.0%)        354
[11/02 17:22:39    137s] # Metal5             0 (  0.0%)       242 (100.0%)        242
[11/02 17:22:39    137s] # Metal6             0 (  0.0%)       195 (100.0%)        195
[11/02 17:22:39    137s] # Metal7             1 (  0.9%)       114 ( 99.1%)        115
[11/02 17:22:39    137s] # Metal8             0 (  0.0%)        87 (100.0%)         87
[11/02 17:22:39    137s] # Metal9             0 (  0.0%)        33 (100.0%)         33
[11/02 17:22:39    137s] # Metal10            8 ( 28.6%)        20 ( 71.4%)         28
[11/02 17:22:39    137s] #-----------------------------------------------------------
[11/02 17:22:39    137s] #                 1861 ( 10.9%)     15158 ( 89.1%)      17019 
[11/02 17:22:39    137s] #
[11/02 17:22:39    137s] #Total number of DRC violations = 0
[11/02 17:22:39    137s] #Cpu time = 00:00:01
[11/02 17:22:39    137s] #Elapsed time = 00:00:01
[11/02 17:22:39    137s] #Increased memory = 0.10 (MB)
[11/02 17:22:39    137s] #Total memory = 1228.80 (MB)
[11/02 17:22:39    137s] #Peak memory = 1341.17 (MB)
[11/02 17:22:39    137s] #
[11/02 17:22:39    137s] #start routing for process antenna violation fix ...
[11/02 17:22:39    137s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[11/02 17:22:40    138s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1231.11 (MB), peak = 1341.17 (MB)
[11/02 17:22:40    138s] #
[11/02 17:22:40    138s] #Total number of nets with non-default rule or having extra spacing = 10
[11/02 17:22:40    138s] #Total wire length = 37432 um.
[11/02 17:22:40    138s] #Total half perimeter of net bounding box = 30950 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal1 = 705 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal2 = 10186 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal3 = 12007 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal4 = 6618 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal5 = 2624 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal6 = 1298 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal7 = 2696 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal8 = 749 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal9 = 46 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal10 = 16 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal11 = 487 um.
[11/02 17:22:40    138s] #Total number of vias = 17019
[11/02 17:22:40    138s] #Total number of multi-cut vias = 15158 ( 89.1%)
[11/02 17:22:40    138s] #Total number of single cut vias = 1861 ( 10.9%)
[11/02 17:22:40    138s] #Up-Via Summary (total 17019):
[11/02 17:22:40    138s] #                   single-cut          multi-cut      Total
[11/02 17:22:40    138s] #-----------------------------------------------------------
[11/02 17:22:40    138s] # Metal1          1833 ( 22.9%)      6186 ( 77.1%)       8019
[11/02 17:22:40    138s] # Metal2            19 (  0.3%)      6070 ( 99.7%)       6089
[11/02 17:22:40    138s] # Metal3             0 (  0.0%)      1857 (100.0%)       1857
[11/02 17:22:40    138s] # Metal4             0 (  0.0%)       354 (100.0%)        354
[11/02 17:22:40    138s] # Metal5             0 (  0.0%)       242 (100.0%)        242
[11/02 17:22:40    138s] # Metal6             0 (  0.0%)       195 (100.0%)        195
[11/02 17:22:40    138s] # Metal7             1 (  0.9%)       114 ( 99.1%)        115
[11/02 17:22:40    138s] # Metal8             0 (  0.0%)        87 (100.0%)         87
[11/02 17:22:40    138s] # Metal9             0 (  0.0%)        33 (100.0%)         33
[11/02 17:22:40    138s] # Metal10            8 ( 28.6%)        20 ( 71.4%)         28
[11/02 17:22:40    138s] #-----------------------------------------------------------
[11/02 17:22:40    138s] #                 1861 ( 10.9%)     15158 ( 89.1%)      17019 
[11/02 17:22:40    138s] #
[11/02 17:22:40    138s] #Total number of DRC violations = 0
[11/02 17:22:40    138s] #Total number of net violated process antenna rule = 0
[11/02 17:22:40    138s] #
[11/02 17:22:40    138s] #
[11/02 17:22:40    138s] #Total number of nets with non-default rule or having extra spacing = 10
[11/02 17:22:40    138s] #Total wire length = 37432 um.
[11/02 17:22:40    138s] #Total half perimeter of net bounding box = 30950 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal1 = 705 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal2 = 10186 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal3 = 12007 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal4 = 6618 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal5 = 2624 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal6 = 1298 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal7 = 2696 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal8 = 749 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal9 = 46 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal10 = 16 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal11 = 487 um.
[11/02 17:22:40    138s] #Total number of vias = 17019
[11/02 17:22:40    138s] #Total number of multi-cut vias = 15158 ( 89.1%)
[11/02 17:22:40    138s] #Total number of single cut vias = 1861 ( 10.9%)
[11/02 17:22:40    138s] #Up-Via Summary (total 17019):
[11/02 17:22:40    138s] #                   single-cut          multi-cut      Total
[11/02 17:22:40    138s] #-----------------------------------------------------------
[11/02 17:22:40    138s] # Metal1          1833 ( 22.9%)      6186 ( 77.1%)       8019
[11/02 17:22:40    138s] # Metal2            19 (  0.3%)      6070 ( 99.7%)       6089
[11/02 17:22:40    138s] # Metal3             0 (  0.0%)      1857 (100.0%)       1857
[11/02 17:22:40    138s] # Metal4             0 (  0.0%)       354 (100.0%)        354
[11/02 17:22:40    138s] # Metal5             0 (  0.0%)       242 (100.0%)        242
[11/02 17:22:40    138s] # Metal6             0 (  0.0%)       195 (100.0%)        195
[11/02 17:22:40    138s] # Metal7             1 (  0.9%)       114 ( 99.1%)        115
[11/02 17:22:40    138s] # Metal8             0 (  0.0%)        87 (100.0%)         87
[11/02 17:22:40    138s] # Metal9             0 (  0.0%)        33 (100.0%)         33
[11/02 17:22:40    138s] # Metal10            8 ( 28.6%)        20 ( 71.4%)         28
[11/02 17:22:40    138s] #-----------------------------------------------------------
[11/02 17:22:40    138s] #                 1861 ( 10.9%)     15158 ( 89.1%)      17019 
[11/02 17:22:40    138s] #
[11/02 17:22:40    138s] #Total number of DRC violations = 0
[11/02 17:22:40    138s] #Total number of net violated process antenna rule = 0
[11/02 17:22:40    138s] #
[11/02 17:22:40    138s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[11/02 17:22:40    138s] #
[11/02 17:22:40    138s] #Start Post Route wire spreading..
[11/02 17:22:40    138s] #
[11/02 17:22:40    138s] #Start data preparation for wire spreading...
[11/02 17:22:40    138s] #
[11/02 17:22:40    138s] #Data preparation is done on Sat Nov  2 17:22:40 2019
[11/02 17:22:40    138s] #
[11/02 17:22:40    138s] #
[11/02 17:22:40    138s] #Start Post Route Wire Spread.
[11/02 17:22:40    138s] #Done with 55 horizontal wires in 1 hboxes and 58 vertical wires in 1 hboxes.
[11/02 17:22:40    138s] #Complete Post Route Wire Spread.
[11/02 17:22:40    138s] #
[11/02 17:22:40    138s] #Total number of nets with non-default rule or having extra spacing = 10
[11/02 17:22:40    138s] #Total wire length = 37437 um.
[11/02 17:22:40    138s] #Total half perimeter of net bounding box = 30950 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal1 = 705 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal2 = 10187 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal3 = 12009 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal4 = 6620 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal5 = 2624 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal6 = 1298 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal7 = 2696 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal8 = 749 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal9 = 46 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal10 = 16 um.
[11/02 17:22:40    138s] #Total wire length on LAYER Metal11 = 487 um.
[11/02 17:22:40    138s] #Total number of vias = 17019
[11/02 17:22:40    138s] #Total number of multi-cut vias = 15158 ( 89.1%)
[11/02 17:22:40    138s] #Total number of single cut vias = 1861 ( 10.9%)
[11/02 17:22:40    138s] #Up-Via Summary (total 17019):
[11/02 17:22:40    138s] #                   single-cut          multi-cut      Total
[11/02 17:22:40    138s] #-----------------------------------------------------------
[11/02 17:22:40    138s] # Metal1          1833 ( 22.9%)      6186 ( 77.1%)       8019
[11/02 17:22:40    138s] # Metal2            19 (  0.3%)      6070 ( 99.7%)       6089
[11/02 17:22:40    138s] # Metal3             0 (  0.0%)      1857 (100.0%)       1857
[11/02 17:22:40    138s] # Metal4             0 (  0.0%)       354 (100.0%)        354
[11/02 17:22:40    138s] # Metal5             0 (  0.0%)       242 (100.0%)        242
[11/02 17:22:40    138s] # Metal6             0 (  0.0%)       195 (100.0%)        195
[11/02 17:22:40    138s] # Metal7             1 (  0.9%)       114 ( 99.1%)        115
[11/02 17:22:40    138s] # Metal8             0 (  0.0%)        87 (100.0%)         87
[11/02 17:22:40    138s] # Metal9             0 (  0.0%)        33 (100.0%)         33
[11/02 17:22:40    138s] # Metal10            8 ( 28.6%)        20 ( 71.4%)         28
[11/02 17:22:40    138s] #-----------------------------------------------------------
[11/02 17:22:40    138s] #                 1861 ( 10.9%)     15158 ( 89.1%)      17019 
[11/02 17:22:40    138s] #
[11/02 17:22:41    138s] #   number of violations = 0
[11/02 17:22:41    138s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1238.54 (MB), peak = 1341.17 (MB)
[11/02 17:22:41    138s] #CELL_VIEW mpadd32_shift,init has no DRC violation.
[11/02 17:22:41    138s] #Total number of DRC violations = 0
[11/02 17:22:41    138s] #Total number of net violated process antenna rule = 0
[11/02 17:22:41    138s] #Post Route wire spread is done.
[11/02 17:22:41    138s] #Total number of nets with non-default rule or having extra spacing = 10
[11/02 17:22:41    138s] #Total wire length = 37437 um.
[11/02 17:22:41    138s] #Total half perimeter of net bounding box = 30950 um.
[11/02 17:22:41    138s] #Total wire length on LAYER Metal1 = 705 um.
[11/02 17:22:41    138s] #Total wire length on LAYER Metal2 = 10187 um.
[11/02 17:22:41    138s] #Total wire length on LAYER Metal3 = 12009 um.
[11/02 17:22:41    138s] #Total wire length on LAYER Metal4 = 6620 um.
[11/02 17:22:41    138s] #Total wire length on LAYER Metal5 = 2624 um.
[11/02 17:22:41    138s] #Total wire length on LAYER Metal6 = 1298 um.
[11/02 17:22:41    138s] #Total wire length on LAYER Metal7 = 2696 um.
[11/02 17:22:41    138s] #Total wire length on LAYER Metal8 = 749 um.
[11/02 17:22:41    138s] #Total wire length on LAYER Metal9 = 46 um.
[11/02 17:22:41    138s] #Total wire length on LAYER Metal10 = 16 um.
[11/02 17:22:41    138s] #Total wire length on LAYER Metal11 = 487 um.
[11/02 17:22:41    138s] #Total number of vias = 17019
[11/02 17:22:41    138s] #Total number of multi-cut vias = 15158 ( 89.1%)
[11/02 17:22:41    138s] #Total number of single cut vias = 1861 ( 10.9%)
[11/02 17:22:41    138s] #Up-Via Summary (total 17019):
[11/02 17:22:41    138s] #                   single-cut          multi-cut      Total
[11/02 17:22:41    138s] #-----------------------------------------------------------
[11/02 17:22:41    138s] # Metal1          1833 ( 22.9%)      6186 ( 77.1%)       8019
[11/02 17:22:41    138s] # Metal2            19 (  0.3%)      6070 ( 99.7%)       6089
[11/02 17:22:41    138s] # Metal3             0 (  0.0%)      1857 (100.0%)       1857
[11/02 17:22:41    138s] # Metal4             0 (  0.0%)       354 (100.0%)        354
[11/02 17:22:41    138s] # Metal5             0 (  0.0%)       242 (100.0%)        242
[11/02 17:22:41    138s] # Metal6             0 (  0.0%)       195 (100.0%)        195
[11/02 17:22:41    138s] # Metal7             1 (  0.9%)       114 ( 99.1%)        115
[11/02 17:22:41    138s] # Metal8             0 (  0.0%)        87 (100.0%)         87
[11/02 17:22:41    138s] # Metal9             0 (  0.0%)        33 (100.0%)         33
[11/02 17:22:41    138s] # Metal10            8 ( 28.6%)        20 ( 71.4%)         28
[11/02 17:22:41    138s] #-----------------------------------------------------------
[11/02 17:22:41    138s] #                 1861 ( 10.9%)     15158 ( 89.1%)      17019 
[11/02 17:22:41    138s] #
[11/02 17:22:41    138s] #detailRoute Statistics:
[11/02 17:22:41    138s] #Cpu time = 00:00:02
[11/02 17:22:41    138s] #Elapsed time = 00:00:02
[11/02 17:22:41    138s] #Increased memory = 0.14 (MB)
[11/02 17:22:41    138s] #Total memory = 1228.84 (MB)
[11/02 17:22:41    138s] #Peak memory = 1341.17 (MB)
[11/02 17:22:41    138s] #Skip updating routing design signature in db-snapshot flow
[11/02 17:22:41    139s] #
[11/02 17:22:41    139s] #globalDetailRoute statistics:
[11/02 17:22:41    139s] #Cpu time = 00:00:02
[11/02 17:22:41    139s] #Elapsed time = 00:00:02
[11/02 17:22:41    139s] #Increased memory = 0.04 (MB)
[11/02 17:22:41    139s] #Total memory = 1228.33 (MB)
[11/02 17:22:41    139s] #Peak memory = 1341.17 (MB)
[11/02 17:22:41    139s] #Number of warnings = 1
[11/02 17:22:41    139s] #Total number of warnings = 28
[11/02 17:22:41    139s] #Number of fails = 0
[11/02 17:22:41    139s] #Total number of fails = 0
[11/02 17:22:41    139s] #Complete globalDetailRoute on Sat Nov  2 17:22:41 2019
[11/02 17:22:41    139s] #
[11/02 17:22:41    139s] ### 
[11/02 17:22:41    139s] ###   Scalability Statistics
[11/02 17:22:41    139s] ### 
[11/02 17:22:41    139s] ### --------------------------------+----------------+----------------+----------------+
[11/02 17:22:41    139s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[11/02 17:22:41    139s] ### --------------------------------+----------------+----------------+----------------+
[11/02 17:22:41    139s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:41    139s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:41    139s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:41    139s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:41    139s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:41    139s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:41    139s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:41    139s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:41    139s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:41    139s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[11/02 17:22:41    139s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[11/02 17:22:41    139s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[11/02 17:22:41    139s] ### --------------------------------+----------------+----------------+----------------+
[11/02 17:22:41    139s] ### 
[11/02 17:22:41    139s] **optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 1228.3M, totSessionCpu=0:02:19 **
[11/02 17:22:41    139s] -routeWithEco false                       # bool, default=false
[11/02 17:22:41    139s] -routeSelectedNetOnly false               # bool, default=false
[11/02 17:22:41    139s] -routeWithTimingDriven false              # bool, default=false
[11/02 17:22:41    139s] -routeWithSiDriven false                  # bool, default=false
[11/02 17:22:41    139s] New Signature Flow (restoreNanoRouteOptions) ....
[11/02 17:22:41    139s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[11/02 17:22:41    139s] ### Net info: total nets: 2526
[11/02 17:22:41    139s] ### Net info: dirty nets: 0
[11/02 17:22:41    139s] ### Net info: marked as disconnected nets: 0
[11/02 17:22:41    139s] #num needed restored net=0
[11/02 17:22:41    139s] #need_extraction net=0 (total=2526)
[11/02 17:22:41    139s] ### Net info: fully routed nets: 2524
[11/02 17:22:41    139s] ### Net info: trivial (< 2 pins) nets: 2
[11/02 17:22:41    139s] ### Net info: unrouted nets: 0
[11/02 17:22:41    139s] ### Net info: re-extraction nets: 0
[11/02 17:22:41    139s] ### Net info: ignored nets: 0
[11/02 17:22:41    139s] ### Net info: skip routing nets: 0
[11/02 17:22:41    139s] #Start routing data preparation on Sat Nov  2 17:22:41 2019
[11/02 17:22:41    139s] #
[11/02 17:22:41    139s] #Minimum voltage of a net in the design = 0.000.
[11/02 17:22:41    139s] #Maximum voltage of a net in the design = 1.320.
[11/02 17:22:41    139s] #Voltage range [0.000 - 1.320] has 2524 nets.
[11/02 17:22:41    139s] #Voltage range [1.080 - 1.320] has 1 net.
[11/02 17:22:41    139s] #Voltage range [0.000 - 0.000] has 1 net.
[11/02 17:22:41    139s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[11/02 17:22:41    139s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:22:41    139s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:22:41    139s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:22:41    139s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:22:41    139s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:22:41    139s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:22:41    139s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:22:41    139s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:22:41    139s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[11/02 17:22:41    139s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[11/02 17:22:41    139s] #Regenerating Ggrids automatically.
[11/02 17:22:41    139s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[11/02 17:22:41    139s] #Using automatically generated G-grids.
[11/02 17:22:41    139s] #Done routing data preparation.
[11/02 17:22:41    139s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1232.62 (MB), peak = 1341.17 (MB)
[11/02 17:22:41    139s] #Extract in post route mode
[11/02 17:22:41    139s] #
[11/02 17:22:41    139s] #Start tQuantus RC extraction...
[11/02 17:22:41    139s] #Start building rc corner(s)...
[11/02 17:22:41    139s] #Number of RC Corner = 1
[11/02 17:22:41    139s] #Corner typ_rc /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[11/02 17:22:41    139s] #METAL_1 -> Metal1 (1)
[11/02 17:22:41    139s] #METAL_2 -> Metal2 (2)
[11/02 17:22:41    139s] #METAL_3 -> Metal3 (3)
[11/02 17:22:41    139s] #METAL_4 -> Metal4 (4)
[11/02 17:22:41    139s] #METAL_5 -> Metal5 (5)
[11/02 17:22:41    139s] #METAL_6 -> Metal6 (6)
[11/02 17:22:41    139s] #METAL_7 -> Metal7 (7)
[11/02 17:22:41    139s] #METAL_8 -> Metal8 (8)
[11/02 17:22:41    139s] #METAL_9 -> Metal9 (9)
[11/02 17:22:41    139s] #METAL_10 -> Metal10 (10)
[11/02 17:22:41    139s] #METAL_11 -> Metal11 (11)
[11/02 17:22:41    139s] #SADV_On
[11/02 17:22:41    139s] # Corner(s) : 
[11/02 17:22:41    139s] #typ_rc [25.00]
[11/02 17:22:42    139s] # Corner id: 0
[11/02 17:22:42    139s] # Layout Scale: 1.000000
[11/02 17:22:42    139s] # Has Metal Fill model: yes
[11/02 17:22:42    139s] # Temperature was set
[11/02 17:22:42    139s] # Temperature : 25.000000
[11/02 17:22:42    139s] # Ref. Temp   : 25.000000
[11/02 17:22:42    139s] #SADV_Off
[11/02 17:22:42    139s] #total pattern=286 [11, 792]
[11/02 17:22:42    139s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[11/02 17:22:42    139s] #found CAPMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[11/02 17:22:42    139s] #found RESMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
[11/02 17:22:42    139s] #number model r/c [1,1] [11,792] read
[11/02 17:22:42    139s] #0 rcmodel(s) requires rebuild
[11/02 17:22:42    139s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1255.33 (MB), peak = 1341.17 (MB)
[11/02 17:22:43    140s] #Start building rc corner(s)...
[11/02 17:22:43    140s] #Number of RC Corner = 1
[11/02 17:22:43    140s] #Corner typ_rc /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[11/02 17:22:43    140s] #METAL_1 -> Metal1 (1)
[11/02 17:22:43    140s] #METAL_2 -> Metal2 (2)
[11/02 17:22:43    140s] #METAL_3 -> Metal3 (3)
[11/02 17:22:43    140s] #METAL_4 -> Metal4 (4)
[11/02 17:22:43    140s] #METAL_5 -> Metal5 (5)
[11/02 17:22:43    140s] #METAL_6 -> Metal6 (6)
[11/02 17:22:43    140s] #METAL_7 -> Metal7 (7)
[11/02 17:22:43    140s] #METAL_8 -> Metal8 (8)
[11/02 17:22:43    140s] #METAL_9 -> Metal9 (9)
[11/02 17:22:43    140s] #METAL_10 -> Metal10 (10)
[11/02 17:22:43    140s] #METAL_11 -> Metal11 (11)
[11/02 17:22:43    140s] #SADV_On
[11/02 17:22:43    140s] # Corner(s) : 
[11/02 17:22:43    140s] #typ_rc [25.00]
[11/02 17:22:43    141s] # Corner id: 0
[11/02 17:22:43    141s] # Layout Scale: 1.000000
[11/02 17:22:43    141s] # Has Metal Fill model: yes
[11/02 17:22:43    141s] # Temperature was set
[11/02 17:22:43    141s] # Temperature : 25.000000
[11/02 17:22:43    141s] # Ref. Temp   : 25.000000
[11/02 17:22:43    141s] #SADV_Off
[11/02 17:22:43    141s] #total pattern=286 [11, 792]
[11/02 17:22:43    141s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[11/02 17:22:43    141s] #found CAPMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[11/02 17:22:43    141s] #found RESMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
[11/02 17:22:43    141s] #number model r/c [1,1] [11,792] read
[11/02 17:22:44    141s] #0 rcmodel(s) requires rebuild
[11/02 17:22:44    141s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1260.15 (MB), peak = 1341.17 (MB)
[11/02 17:22:45    142s] #Length limit = 200 pitches
[11/02 17:22:45    142s] #opt mode = 2
[11/02 17:22:45    142s] #Start routing data preparation on Sat Nov  2 17:22:45 2019
[11/02 17:22:45    142s] #
[11/02 17:22:45    142s] #Minimum voltage of a net in the design = 0.000.
[11/02 17:22:45    142s] #Maximum voltage of a net in the design = 1.320.
[11/02 17:22:45    142s] #Voltage range [0.000 - 1.320] has 2524 nets.
[11/02 17:22:45    142s] #Voltage range [1.080 - 1.320] has 1 net.
[11/02 17:22:45    142s] #Voltage range [0.000 - 0.000] has 1 net.
[11/02 17:22:45    142s] #Regenerating Ggrids automatically.
[11/02 17:22:45    142s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[11/02 17:22:45    142s] #Using automatically generated G-grids.
[11/02 17:22:45    142s] #Done routing data preparation.
[11/02 17:22:45    142s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1253.33 (MB), peak = 1341.17 (MB)
[11/02 17:22:45    142s] #Start routing data preparation on Sat Nov  2 17:22:45 2019
[11/02 17:22:45    142s] #
[11/02 17:22:45    142s] #Minimum voltage of a net in the design = 0.000.
[11/02 17:22:45    142s] #Maximum voltage of a net in the design = 1.320.
[11/02 17:22:45    142s] #Voltage range [0.000 - 1.320] has 2524 nets.
[11/02 17:22:45    142s] #Voltage range [1.080 - 1.320] has 1 net.
[11/02 17:22:45    142s] #Voltage range [0.000 - 0.000] has 1 net.
[11/02 17:22:45    142s] #Regenerating Ggrids automatically.
[11/02 17:22:45    142s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[11/02 17:22:45    142s] #Using automatically generated G-grids.
[11/02 17:22:45    142s] #Done routing data preparation.
[11/02 17:22:45    142s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1253.37 (MB), peak = 1341.17 (MB)
[11/02 17:22:45    142s] #Init Design Signature = 1347683375
[11/02 17:22:45    142s] #Start generate extraction boxes.
[11/02 17:22:45    142s] #
[11/02 17:22:45    142s] #Extract using 30 x 30 Hboxes
[11/02 17:22:45    142s] #3x3 initial hboxes
[11/02 17:22:45    142s] #Use area based hbox pruning.
[11/02 17:22:45    142s] #0/0 hboxes pruned.
[11/02 17:22:45    142s] #Complete generating extraction boxes.
[11/02 17:22:45    142s] #Extract 4 hboxes with single thread on machine with  Core_i5 3.20GHz 6144KB Cache 4CPU...
[11/02 17:22:45    142s] #Process 0 special clock nets for rc extraction
[11/02 17:22:45    142s] #0 temporary NDR added
[11/02 17:22:45    142s] #Total 2524 nets were built. 9 nodes added to break long wires. 0 net(s) have incomplete routes.
[11/02 17:22:46    143s] #Run Statistics for Extraction:
[11/02 17:22:46    143s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[11/02 17:22:46    143s] #   Increased memory =    54.52 (MB), total memory =  1307.93 (MB), peak memory =  1341.17 (MB)
[11/02 17:22:46    143s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1259.12 (MB), peak = 1341.17 (MB)
[11/02 17:22:46    143s] #RC Statistics: 12956 Res, 6915 Ground Cap, 0 XCap (Edge to Edge)
[11/02 17:22:46    143s] #RC V/H edge ratio: 0.44, Avg V/H Edge Length: 2879.30 (7515), Avg L-Edge Length: 7294.44 (3807)
[11/02 17:22:46    143s] #Start writing rcdb into /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_HSyEBF.rcdb.d
[11/02 17:22:46    143s] #Finish writing rcdb with 15589 nodes, 13065 edges, and 0 xcaps
[11/02 17:22:46    143s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1259.64 (MB), peak = 1341.17 (MB)
[11/02 17:22:46    143s] Restoring parasitic data from file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_HSyEBF.rcdb.d' ...
[11/02 17:22:46    143s] Opening parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_HSyEBF.rcdb.d' for reading (mem: 1492.582M)
[11/02 17:22:46    143s] Reading RCDB with compressed RC data.
[11/02 17:22:46    143s] Opening parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_HSyEBF.rcdb.d' for content verification (mem: 1492.582M)
[11/02 17:22:46    143s] Reading RCDB with compressed RC data.
[11/02 17:22:46    143s] Closing parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_HSyEBF.rcdb.d': 0 access done (mem: 1492.582M)
[11/02 17:22:46    143s] Closing parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_HSyEBF.rcdb.d': 0 access done (mem: 1492.582M)
[11/02 17:22:46    143s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1492.582M)
[11/02 17:22:46    143s] Following multi-corner parasitics specified:
[11/02 17:22:46    143s] 	/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_HSyEBF.rcdb.d (rcdb)
[11/02 17:22:46    143s] Opening parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_HSyEBF.rcdb.d' for reading (mem: 1492.582M)
[11/02 17:22:46    143s] Reading RCDB with compressed RC data.
[11/02 17:22:46    143s] 		Cell mpadd32_shift has rcdb /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_HSyEBF.rcdb.d specified
[11/02 17:22:46    143s] Cell mpadd32_shift, hinst 
[11/02 17:22:46    143s] processing rcdb (/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_HSyEBF.rcdb.d) for hinst (top) of cell (mpadd32_shift);
[11/02 17:22:46    143s] Closing parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_HSyEBF.rcdb.d': 0 access done (mem: 1492.582M)
[11/02 17:22:46    143s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1472.582M)
[11/02 17:22:46    143s] Opening parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/mpadd32_shift_14382_PdIvBG.rcdb.d/mpadd32_shift.rcdb.d' for reading (mem: 1472.582M)
[11/02 17:22:46    143s] Reading RCDB with compressed RC data.
[11/02 17:22:46    143s] Closing parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/mpadd32_shift_14382_PdIvBG.rcdb.d/mpadd32_shift.rcdb.d': 0 access done (mem: 1472.582M)
[11/02 17:22:46    143s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1472.582M)
[11/02 17:22:46    143s] Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1472.582M)
[11/02 17:22:46    143s] #
[11/02 17:22:46    143s] #Restore RCDB.
[11/02 17:22:46    143s] #
[11/02 17:22:46    143s] #Complete tQuantus RC extraction.
[11/02 17:22:46    143s] #Cpu time = 00:00:05
[11/02 17:22:46    143s] #Elapsed time = 00:00:06
[11/02 17:22:46    143s] #Increased memory = 26.50 (MB)
[11/02 17:22:46    143s] #Total memory = 1259.12 (MB)
[11/02 17:22:46    143s] #Peak memory = 1341.17 (MB)
[11/02 17:22:46    143s] #
[11/02 17:22:46    143s] #9 inserted nodes are removed
[11/02 17:22:46    143s] #Final Design Signature = 899737470
[11/02 17:22:47    144s] Starting delay calculation for Setup views
[11/02 17:22:47    144s] #################################################################################
[11/02 17:22:47    144s] # Design Stage: PostRoute
[11/02 17:22:47    144s] # Design Name: mpadd32_shift
[11/02 17:22:47    144s] # Design Mode: 45nm
[11/02 17:22:47    144s] # Analysis Mode: MMMC Non-OCV 
[11/02 17:22:47    144s] # Parasitics Mode: SPEF/RCDB
[11/02 17:22:47    144s] # Signoff Settings: SI Off 
[11/02 17:22:47    144s] #################################################################################
[11/02 17:22:47    144s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:22:47    144s] Calculate delays in BcWc mode...
[11/02 17:22:47    144s] Topological Sorting (REAL = 0:00:00.0, MEM = 1451.4M, InitMEM = 1451.4M)
[11/02 17:22:47    144s] Start delay calculation (fullDC) (1 T). (MEM=1451.39)
[11/02 17:22:47    144s] LayerId::1 widthSet size::1
[11/02 17:22:47    144s] LayerId::2 widthSet size::1
[11/02 17:22:47    144s] LayerId::3 widthSet size::1
[11/02 17:22:47    144s] LayerId::4 widthSet size::1
[11/02 17:22:47    144s] LayerId::5 widthSet size::1
[11/02 17:22:47    144s] LayerId::6 widthSet size::1
[11/02 17:22:47    144s] LayerId::7 widthSet size::1
[11/02 17:22:47    144s] LayerId::8 widthSet size::1
[11/02 17:22:47    144s] LayerId::9 widthSet size::1
[11/02 17:22:47    144s] LayerId::10 widthSet size::1
[11/02 17:22:47    144s] LayerId::11 widthSet size::1
[11/02 17:22:47    144s] Initializing multi-corner resistance tables ...
[11/02 17:22:47    144s] End AAE Lib Interpolated Model. (MEM=1467.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:22:47    144s] Opening parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/mpadd32_shift_14382_PdIvBG.rcdb.d/mpadd32_shift.rcdb.d' for reading (mem: 1467.598M)
[11/02 17:22:47    144s] Reading RCDB with compressed RC data.
[11/02 17:22:47    144s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1469.6M)
[11/02 17:22:47    144s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:22:47    144s] Total number of fetched objects 2524
[11/02 17:22:47    144s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:22:47    144s] End delay calculation. (MEM=1517.29 CPU=0:00:00.2 REAL=0:00:00.0)
[11/02 17:22:47    144s] End delay calculation (fullDC). (MEM=1517.29 CPU=0:00:00.3 REAL=0:00:00.0)
[11/02 17:22:47    144s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1517.3M) ***
[11/02 17:22:47    144s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:02:25 mem=1517.3M)
[11/02 17:22:47    144s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1517.3M
[11/02 17:22:47    144s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.047, REAL:0.047, MEM:1517.3M
[11/02 17:22:47    144s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.081  | 96.081  | 98.897  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.183%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:18, mem = 1246.4M, totSessionCpu=0:02:25 **
[11/02 17:22:47    144s] **optDesign ... cpu = 0:00:16, real = 0:00:18, mem = 1246.4M, totSessionCpu=0:02:25 **
[11/02 17:22:47    144s] Executing marking Critical Nets1
[11/02 17:22:47    144s] *** Timing Is met
[11/02 17:22:47    144s] *** Check timing (0:00:00.0)
[11/02 17:22:47    144s] Reported timing to dir ./timingReports
[11/02 17:22:47    144s] **optDesign ... cpu = 0:00:16, real = 0:00:18, mem = 1238.5M, totSessionCpu=0:02:25 **
[11/02 17:22:47    144s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1472.3M
[11/02 17:22:47    144s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.047, REAL:0.047, MEM:1472.3M
[11/02 17:22:47    144s] End AAE Lib Interpolated Model. (MEM=1472.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:22:47    144s] **INFO: Starting Blocking QThread with 1 CPU
[11/02 17:22:47    144s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/02 17:22:47    144s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
[11/02 17:22:47    144s] Starting delay calculation for Hold views
[11/02 17:22:47    144s] #################################################################################
[11/02 17:22:47    144s] # Design Stage: PostRoute
[11/02 17:22:47    144s] # Design Name: mpadd32_shift
[11/02 17:22:47    144s] # Design Mode: 45nm
[11/02 17:22:47    144s] # Analysis Mode: MMMC Non-OCV 
[11/02 17:22:47    144s] # Parasitics Mode: SPEF/RCDB
[11/02 17:22:47    144s] # Signoff Settings: SI Off 
[11/02 17:22:47    144s] #################################################################################
[11/02 17:22:47    144s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:22:47    144s] Calculate delays in BcWc mode...
[11/02 17:22:47    144s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/02 17:22:47    144s] Start delay calculation (fullDC) (1 T). (MEM=0)
[11/02 17:22:47    144s] *** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
[11/02 17:22:47    144s] End AAE Lib Interpolated Model. (MEM=0.304688 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:22:47    144s] Total number of fetched objects 2524
[11/02 17:22:47    144s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:22:47    144s] End delay calculation. (MEM=31.9688 CPU=0:00:00.2 REAL=0:00:01.0)
[11/02 17:22:47    144s] End delay calculation (fullDC). (MEM=31.9688 CPU=0:00:00.3 REAL=0:00:01.0)
[11/02 17:22:47    144s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 32.0M) ***
[11/02 17:22:47    144s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:00.4 mem=32.0M)
[11/02 17:22:47    144s] *** QThread HoldRpt [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), mem = 0.0M
[11/02 17:22:47    144s] 
[11/02 17:22:47    144s] =============================================================================================
[11/02 17:22:47    144s]  Step TAT Report for QThreadWorker #1
[11/02 17:22:47    144s] =============================================================================================
[11/02 17:22:47    144s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/02 17:22:47    144s] ---------------------------------------------------------------------------------------------
[11/02 17:22:47    144s] [ TimingUpdate           ]      1   0:00:00.0  (   8.1 % )     0:00:00.3 /  0:00:00.3    1.0
[11/02 17:22:47    144s] [ FullDelayCalc          ]      1   0:00:00.3  (  49.4 % )     0:00:00.3 /  0:00:00.3    1.0
[11/02 17:22:47    144s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/02 17:22:47    144s] [ TimingReport           ]      2   0:00:00.0  (   5.7 % )     0:00:00.0 /  0:00:00.0    1.2
[11/02 17:22:47    144s] [ MISC                   ]          0:00:00.2  (  36.7 % )     0:00:00.2 /  0:00:00.2    0.9
[11/02 17:22:47    144s] ---------------------------------------------------------------------------------------------
[11/02 17:22:47    144s]  QThreadWorker #1 TOTAL             0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[11/02 17:22:47    144s] ---------------------------------------------------------------------------------------------
[11/02 17:22:47    144s] 
[11/02 17:22:48    144s]  
_______________________________________________________________________
[11/02 17:22:49    145s] 
------------------------------------------------------------
     optDesign Final Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 
Hold  views included:
 av_bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.081  | 96.081  | 98.897  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.059  |  0.059  |  0.124  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.183%
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.5, REAL=0:00:02.0, MEM=1472.3M
[11/02 17:22:49    145s] **optDesign ... cpu = 0:00:16, real = 0:00:20, mem = 1238.5M, totSessionCpu=0:02:25 **
[11/02 17:22:49    145s] Deleting Cell Server ...
[11/02 17:22:49    145s] Deleting Lib Analyzer.
[11/02 17:22:49    145s] *** Finished optDesign ***
[11/02 17:22:49    145s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/02 17:22:49    145s] Info: pop threads available for lower-level modules during optimization.
[11/02 17:22:49    145s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1472.3M)
[11/02 17:22:49    145s] Info: Destroy the CCOpt slew target map.
[11/02 17:22:49    145s] clean pInstBBox. size 0
[11/02 17:22:49    145s] 
[11/02 17:22:49    145s] =============================================================================================
[11/02 17:22:49    145s]  Final TAT Report for optDesign
[11/02 17:22:49    145s] =============================================================================================
[11/02 17:22:49    145s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/02 17:22:49    145s] ---------------------------------------------------------------------------------------------
[11/02 17:22:49    145s] [ DrvOpt                 ]      1   0:00:02.3  (  11.5 % )     0:00:02.3 /  0:00:02.3    1.0
[11/02 17:22:49    145s] [ HoldOpt                ]      1   0:00:01.3  (   6.5 % )     0:00:02.0 /  0:00:01.4    0.7
[11/02 17:22:49    145s] [ ClockDrv               ]      1   0:00:01.5  (   7.4 % )     0:00:01.5 /  0:00:01.5    1.0
[11/02 17:22:49    145s] [ TimingUpdate           ]     10   0:00:00.1  (   0.5 % )     0:00:00.8 /  0:00:00.8    1.0
[11/02 17:22:49    145s] [ FullDelayCalc          ]      2   0:00:00.7  (   3.4 % )     0:00:00.7 /  0:00:00.7    1.0
[11/02 17:22:49    145s] [ Extraction             ]      2   0:00:05.9  (  29.8 % )     0:00:05.9 /  0:00:05.1    0.9
[11/02 17:22:49    145s] [ CheckPlace             ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[11/02 17:22:49    145s] [ RefinePlace            ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/02 17:22:49    145s] [ LayerAssignment        ]      2   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/02 17:22:49    145s] [ EcoRoute               ]      1   0:00:02.4  (  12.0 % )     0:00:02.4 /  0:00:02.4    1.0
[11/02 17:22:49    145s] [ ViewPruning            ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[11/02 17:22:49    145s] [ QThreadMaster          ]      3   0:00:01.8  (   9.0 % )     0:00:01.8 /  0:00:00.1    0.0
[11/02 17:22:49    145s] [ TimingReport           ]     12   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.1
[11/02 17:22:49    145s] [ DrvReport              ]      6   0:00:01.1  (   5.5 % )     0:00:01.1 /  0:00:00.2    0.2
[11/02 17:22:49    145s] [ MISC                   ]          0:00:02.3  (  11.6 % )     0:00:02.3 /  0:00:02.2    1.0
[11/02 17:22:49    145s] ---------------------------------------------------------------------------------------------
[11/02 17:22:49    145s]  optDesign TOTAL                    0:00:19.9  ( 100.0 % )     0:00:19.9 /  0:00:16.3    0.8
[11/02 17:22:49    145s] ---------------------------------------------------------------------------------------------
[11/02 17:22:49    145s] 
[11/02 17:22:49    145s] All 2524 nets 8674 terms of cell mpadd32_shift are properly connected
[11/02 17:22:49    145s] <CMD> setFillerMode -add_fillers_with_drc false
[11/02 17:22:49    145s] <CMD> addFiller -fitGap -cell { FILL2 FILL4 FILL8 FILL16 FILL32 FILL64 } -prefix FILL
[11/02 17:22:49    145s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[11/02 17:22:49    145s] Type 'man IMPSP-5217' for more detail.
[11/02 17:22:49    145s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1472.2M
[11/02 17:22:49    145s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1472.2M
[11/02 17:22:49    145s] #spOpts: N=45 
[11/02 17:22:49    145s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1472.2M
[11/02 17:22:49    145s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1472.2M
[11/02 17:22:49    145s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[11/02 17:22:49    145s] Type 'man IMPSP-365' for more detail.
[11/02 17:22:49    145s] Core basic site is CoreSite
[11/02 17:22:49    145s] SiteArray: non-trimmed site array dimensions = 59 x 506
[11/02 17:22:49    145s] SiteArray: use 122,880 bytes
[11/02 17:22:49    145s] SiteArray: current memory after site array memory allocation 1472.3M
[11/02 17:22:49    145s] SiteArray: FP blocked sites are writable
[11/02 17:22:49    145s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/02 17:22:49    145s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1472.3M
[11/02 17:22:49    145s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.012, REAL:0.012, MEM:1472.3M
[11/02 17:22:49    145s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.059, REAL:0.059, MEM:1472.3M
[11/02 17:22:49    145s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.061, REAL:0.061, MEM:1472.3M
[11/02 17:22:49    145s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1472.3MB).
[11/02 17:22:49    145s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.066, REAL:0.066, MEM:1472.3M
[11/02 17:22:49    145s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1472.3M
[11/02 17:22:49    145s]   Signal wire search tree: 41908 elements. (cpu=0:00:00.0, mem=0.0M)
[11/02 17:22:49    145s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.008, REAL:0.008, MEM:1472.3M
[11/02 17:22:49    145s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1472.3M
[11/02 17:22:49    145s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1472.3M
[11/02 17:22:49    145s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1472.3M
[11/02 17:22:49    145s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1472.3M
[11/02 17:22:49    145s] AddFiller main function time CPU:0.047, REAL:0.048
[11/02 17:22:49    145s] Filler instance commit time CPU:0.010, REAL:0.010
[11/02 17:22:49    145s] *INFO: Adding fillers to top-module.
[11/02 17:22:49    145s] *INFO:   Added 22 filler insts (cell FILL64 / prefix FILL).
[11/02 17:22:49    145s] *INFO:   Added 21 filler insts (cell FILL32 / prefix FILL).
[11/02 17:22:49    145s] *INFO:   Added 53 filler insts (cell FILL16 / prefix FILL).
[11/02 17:22:49    145s] *INFO:   Added 122 filler insts (cell FILL8 / prefix FILL).
[11/02 17:22:49    145s] *INFO:   Added 370 filler insts (cell FILL4 / prefix FILL).
[11/02 17:22:49    145s] *INFO:   Added 757 filler insts (cell FILL2 / prefix FILL).
[11/02 17:22:49    145s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.049, REAL:0.049, MEM:1472.3M
[11/02 17:22:49    145s] *INFO: Total 1345 filler insts added - prefix FILL (CPU: 0:00:00.1).
[11/02 17:22:49    145s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.049, REAL:0.049, MEM:1472.3M
[11/02 17:22:49    145s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1472.3M
[11/02 17:22:49    145s] For 1345 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/02 17:22:49    145s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.001, REAL:0.001, MEM:1472.3M
[11/02 17:22:49    145s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.050, REAL:0.050, MEM:1472.3M
[11/02 17:22:49    145s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.050, REAL:0.050, MEM:1472.3M
[11/02 17:22:49    145s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.137, REAL:0.137, MEM:1472.2M
[11/02 17:22:49    145s] <CMD> addFiller -fitGap -cell { FILL1 } -prefix FILL
[11/02 17:22:49    145s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[11/02 17:22:49    145s] Type 'man IMPSP-5217' for more detail.
[11/02 17:22:49    145s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1472.2M
[11/02 17:22:49    145s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1472.2M
[11/02 17:22:49    145s] #spOpts: N=45 
[11/02 17:22:49    145s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1472.2M
[11/02 17:22:49    145s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1472.2M
[11/02 17:22:49    145s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[11/02 17:22:49    145s] Type 'man IMPSP-365' for more detail.
[11/02 17:22:49    145s] Core basic site is CoreSite
[11/02 17:22:49    145s] SiteArray: non-trimmed site array dimensions = 59 x 506
[11/02 17:22:49    145s] SiteArray: use 122,880 bytes
[11/02 17:22:49    145s] SiteArray: current memory after site array memory allocation 1472.3M
[11/02 17:22:49    145s] SiteArray: FP blocked sites are writable
[11/02 17:22:49    145s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/02 17:22:49    145s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1472.3M
[11/02 17:22:49    145s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.012, REAL:0.012, MEM:1472.3M
[11/02 17:22:49    145s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.059, REAL:0.059, MEM:1472.3M
[11/02 17:22:49    145s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.060, MEM:1472.3M
[11/02 17:22:49    145s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1472.3MB).
[11/02 17:22:49    145s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.066, REAL:0.066, MEM:1472.3M
[11/02 17:22:49    145s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1472.3M
[11/02 17:22:49    145s]   Signal wire search tree: 41908 elements. (cpu=0:00:00.0, mem=0.0M)
[11/02 17:22:49    145s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.008, REAL:0.008, MEM:1472.3M
[11/02 17:22:49    145s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1472.3M
[11/02 17:22:49    145s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1472.3M
[11/02 17:22:49    145s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1472.3M
[11/02 17:22:49    145s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1472.3M
[11/02 17:22:49    145s] AddFiller main function time CPU:0.069, REAL:0.070
[11/02 17:22:49    145s] Filler instance commit time CPU:0.015, REAL:0.015
[11/02 17:22:49    145s] *INFO: Adding fillers to top-module.
[11/02 17:22:49    145s] *INFO:   Added 2302 filler insts (cell FILL1 / prefix FILL).
[11/02 17:22:49    145s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.070, REAL:0.070, MEM:1472.3M
[11/02 17:22:49    145s] *INFO: Total 2302 filler insts added - prefix FILL (CPU: 0:00:00.2).
[11/02 17:22:49    145s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.071, REAL:0.071, MEM:1472.3M
[11/02 17:22:49    145s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1472.3M
[11/02 17:22:49    145s] For 2302 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/02 17:22:49    145s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.001, REAL:0.001, MEM:1472.3M
[11/02 17:22:49    145s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.072, REAL:0.072, MEM:1472.3M
[11/02 17:22:49    145s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.072, REAL:0.072, MEM:1472.3M
[11/02 17:22:50    145s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.161, REAL:0.161, MEM:1472.2M
[11/02 17:22:50    145s] <CMD> ecoRoute
[11/02 17:22:50    145s] #% Begin globalDetailRoute (date=11/02 17:22:50, mem=1230.4M)
[11/02 17:22:50    145s] 
[11/02 17:22:50    145s] globalDetailRoute
[11/02 17:22:50    145s] 
[11/02 17:22:50    145s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[11/02 17:22:50    145s] #setNanoRouteMode -routeWithEco true
[11/02 17:22:50    145s] #Start globalDetailRoute on Sat Nov  2 17:22:50 2019
[11/02 17:22:50    145s] #
[11/02 17:22:50    145s] Closing parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/mpadd32_shift_14382_PdIvBG.rcdb.d/mpadd32_shift.rcdb.d': 2524 access done (mem: 1464.184M)
[11/02 17:22:50    145s] ### Net info: total nets: 2526
[11/02 17:22:50    145s] ### Net info: dirty nets: 0
[11/02 17:22:50    145s] ### Net info: marked as disconnected nets: 0
[11/02 17:22:50    145s] #num needed restored net=0
[11/02 17:22:50    145s] #need_extraction net=0 (total=2526)
[11/02 17:22:50    145s] ### Net info: fully routed nets: 2524
[11/02 17:22:50    145s] ### Net info: trivial (< 2 pins) nets: 2
[11/02 17:22:50    145s] ### Net info: unrouted nets: 0
[11/02 17:22:50    145s] ### Net info: re-extraction nets: 0
[11/02 17:22:50    145s] ### Net info: ignored nets: 0
[11/02 17:22:50    145s] ### Net info: skip routing nets: 0
[11/02 17:22:50    145s] #Processed 3647 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[11/02 17:22:50    145s] #(3647 insts marked dirty, reset pre-exisiting dirty flag on 3647 insts, 2 nets marked need extraction)
[11/02 17:22:50    145s] #NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
[11/02 17:22:50    145s] #RTESIG:78da8d91316fc32010853bf7579c4806476a5c0e63086ba4ae6d15b55d91ed620b859808
[11/02 17:22:50    145s] #       e3a5bfbea859dd6036ee3e78f7de6db65f2f2720a84aa4fb2ba54c23bc9e50518e873d0a
[11/02 17:22:50    145s] #       5e3da3d2a9f579248f9beddbfb47c5803473f400573f45dd35ceb54d7726504c31d87178
[11/02 17:22:50    145s] #       82793201261363baed6e8f6a0a31cc068ad67bb74cb01c21314720ab004bfa77a0e89d6f
[11/02 17:22:50    145s] #       e2b216e7370f99a125cfce449322ab592d51d450d8319ac1846554564042a72ffedbb8b2
[11/02 17:22:50    145s] #       b5e37d71a928f48d9beefa4d4bca678202185b914a4a4fe52593d915905af11317d995a3
[11/02 17:22:50    145s] #       5022cbc8140229a3bda49aeead331a797560a9d297c3cfbf293ffc02b79fe79a
[11/02 17:22:50    145s] #
[11/02 17:22:50    145s] #Skip comparing routing design signature in db-snapshot flow
[11/02 17:22:50    145s] #RTESIG:78da8d91316fc32010853bf7579c4806476a5c0e63086ba4ae6d15b55d91ed620b859808
[11/02 17:22:50    145s] #       e3a5bfbea859dd6036ee3e78f7de6db65f2f2720a84aa4fb2ba54c23bc9e50518e873d0a
[11/02 17:22:50    145s] #       5e3da3d2a9f579248f9beddbfb47c5803473f400573f45dd35ceb54d7726504c31d87178
[11/02 17:22:50    145s] #       82793201261363baed6e8f6a0a31cc068ad67bb74cb01c21314720ab004bfa77a0e89d6f
[11/02 17:22:50    145s] #       e2b216e7370f99a125cfce449322ab592d51d450d8319ac1846554564042a72ffedbb8b2
[11/02 17:22:50    145s] #       b5e37d71a928f48d9beefa4d4bca678202185b914a4a4fe52593d915905af11317d995a3
[11/02 17:22:50    145s] #       5022cbc8140229a3bda49aeead331a797560a9d297c3cfbf293ffc02b79fe79a
[11/02 17:22:50    145s] #
[11/02 17:22:50    145s] #Start routing data preparation on Sat Nov  2 17:22:50 2019
[11/02 17:22:50    145s] #
[11/02 17:22:50    145s] #Minimum voltage of a net in the design = 0.000.
[11/02 17:22:50    145s] #Maximum voltage of a net in the design = 1.320.
[11/02 17:22:50    145s] #Voltage range [0.000 - 1.320] has 2524 nets.
[11/02 17:22:50    145s] #Voltage range [1.080 - 1.320] has 1 net.
[11/02 17:22:50    145s] #Voltage range [0.000 - 0.000] has 1 net.
[11/02 17:22:50    145s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[11/02 17:22:50    145s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:22:50    145s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:22:50    145s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:22:50    145s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:22:50    145s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:22:50    145s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:22:50    145s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:22:50    145s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:22:50    145s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[11/02 17:22:50    145s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[11/02 17:22:50    145s] #Regenerating Ggrids automatically.
[11/02 17:22:50    145s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[11/02 17:22:50    145s] #Using automatically generated G-grids.
[11/02 17:22:50    145s] #Done routing data preparation.
[11/02 17:22:50    145s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1230.37 (MB), peak = 1341.17 (MB)
[11/02 17:22:50    145s] #Merging special wires: starts on Sat Nov  2 17:22:50 2019 with memory = 1230.37 (MB), peak = 1341.17 (MB)
[11/02 17:22:50    145s] #
[11/02 17:22:50    145s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[11/02 17:22:50    145s] #
[11/02 17:22:50    145s] #Finished routing data preparation on Sat Nov  2 17:22:50 2019
[11/02 17:22:50    145s] #
[11/02 17:22:50    145s] #Cpu time = 00:00:00
[11/02 17:22:50    145s] #Elapsed time = 00:00:00
[11/02 17:22:50    145s] #Increased memory = 3.77 (MB)
[11/02 17:22:50    145s] #Total memory = 1230.37 (MB)
[11/02 17:22:50    145s] #Peak memory = 1341.17 (MB)
[11/02 17:22:50    145s] #
[11/02 17:22:50    145s] #
[11/02 17:22:50    145s] #Start global routing on Sat Nov  2 17:22:50 2019
[11/02 17:22:50    145s] #
[11/02 17:22:50    145s] #
[11/02 17:22:50    145s] #Start global routing initialization on Sat Nov  2 17:22:50 2019
[11/02 17:22:50    145s] #
[11/02 17:22:50    145s] #WARNING (NRGR-22) Design is already detail routed.
[11/02 17:22:50    145s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/02 17:22:50    145s] #Cpu time = 00:00:00
[11/02 17:22:50    145s] #Elapsed time = 00:00:00
[11/02 17:22:50    145s] #Increased memory = 3.77 (MB)
[11/02 17:22:50    145s] #Total memory = 1230.37 (MB)
[11/02 17:22:50    145s] #Peak memory = 1341.17 (MB)
[11/02 17:22:50    145s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[11/02 17:22:50    146s] #
[11/02 17:22:50    146s] #Start Detail Routing..
[11/02 17:22:50    146s] #start initial detail routing ...
[11/02 17:22:50    146s] ### Design has 0 dirty nets, 3647 dirty-areas)
[11/02 17:22:53    148s] # ECO: 100.0% of the total area was rechecked for DRC, and 0.0% required routing.
[11/02 17:22:53    148s] #   number of violations = 0
[11/02 17:22:53    148s] #3647 out of 5620 instances (64.9%) need to be verified(marked ipoed), dirty area = 25.4%.
[11/02 17:22:53    148s] #0.0% of the total area is being checked for drcs
[11/02 17:22:53    148s] #0.0% of the total area was checked
[11/02 17:22:53    148s] #   number of violations = 0
[11/02 17:22:53    148s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1316.97 (MB), peak = 1341.17 (MB)
[11/02 17:22:53    148s] #Complete Detail Routing.
[11/02 17:22:53    148s] #Total number of nets with non-default rule or having extra spacing = 10
[11/02 17:22:53    148s] #Total wire length = 37437 um.
[11/02 17:22:53    148s] #Total half perimeter of net bounding box = 30950 um.
[11/02 17:22:53    148s] #Total wire length on LAYER Metal1 = 705 um.
[11/02 17:22:53    148s] #Total wire length on LAYER Metal2 = 10187 um.
[11/02 17:22:53    148s] #Total wire length on LAYER Metal3 = 12009 um.
[11/02 17:22:53    148s] #Total wire length on LAYER Metal4 = 6620 um.
[11/02 17:22:53    148s] #Total wire length on LAYER Metal5 = 2624 um.
[11/02 17:22:53    148s] #Total wire length on LAYER Metal6 = 1298 um.
[11/02 17:22:53    148s] #Total wire length on LAYER Metal7 = 2696 um.
[11/02 17:22:53    148s] #Total wire length on LAYER Metal8 = 749 um.
[11/02 17:22:53    148s] #Total wire length on LAYER Metal9 = 46 um.
[11/02 17:22:53    148s] #Total wire length on LAYER Metal10 = 16 um.
[11/02 17:22:53    148s] #Total wire length on LAYER Metal11 = 487 um.
[11/02 17:22:53    148s] #Total number of vias = 17019
[11/02 17:22:53    148s] #Total number of multi-cut vias = 15158 ( 89.1%)
[11/02 17:22:53    148s] #Total number of single cut vias = 1861 ( 10.9%)
[11/02 17:22:53    148s] #Up-Via Summary (total 17019):
[11/02 17:22:53    148s] #                   single-cut          multi-cut      Total
[11/02 17:22:53    148s] #-----------------------------------------------------------
[11/02 17:22:53    148s] # Metal1          1833 ( 22.9%)      6186 ( 77.1%)       8019
[11/02 17:22:53    148s] # Metal2            19 (  0.3%)      6070 ( 99.7%)       6089
[11/02 17:22:53    148s] # Metal3             0 (  0.0%)      1857 (100.0%)       1857
[11/02 17:22:53    148s] # Metal4             0 (  0.0%)       354 (100.0%)        354
[11/02 17:22:53    148s] # Metal5             0 (  0.0%)       242 (100.0%)        242
[11/02 17:22:53    148s] # Metal6             0 (  0.0%)       195 (100.0%)        195
[11/02 17:22:53    148s] # Metal7             1 (  0.9%)       114 ( 99.1%)        115
[11/02 17:22:53    148s] # Metal8             0 (  0.0%)        87 (100.0%)         87
[11/02 17:22:53    148s] # Metal9             0 (  0.0%)        33 (100.0%)         33
[11/02 17:22:53    148s] # Metal10            8 ( 28.6%)        20 ( 71.4%)         28
[11/02 17:22:53    148s] #-----------------------------------------------------------
[11/02 17:22:53    148s] #                 1861 ( 10.9%)     15158 ( 89.1%)      17019 
[11/02 17:22:53    148s] #
[11/02 17:22:53    148s] #Total number of DRC violations = 0
[11/02 17:22:53    148s] #Cpu time = 00:00:03
[11/02 17:22:53    148s] #Elapsed time = 00:00:03
[11/02 17:22:53    148s] #Increased memory = 4.82 (MB)
[11/02 17:22:53    148s] #Total memory = 1235.19 (MB)
[11/02 17:22:53    148s] #Peak memory = 1341.17 (MB)
[11/02 17:22:53    148s] #
[11/02 17:22:53    148s] #start routing for process antenna violation fix ...
[11/02 17:22:53    148s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[11/02 17:22:53    149s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1237.55 (MB), peak = 1341.17 (MB)
[11/02 17:22:53    149s] #
[11/02 17:22:53    149s] #Total number of nets with non-default rule or having extra spacing = 10
[11/02 17:22:53    149s] #Total wire length = 37437 um.
[11/02 17:22:53    149s] #Total half perimeter of net bounding box = 30950 um.
[11/02 17:22:53    149s] #Total wire length on LAYER Metal1 = 705 um.
[11/02 17:22:53    149s] #Total wire length on LAYER Metal2 = 10187 um.
[11/02 17:22:53    149s] #Total wire length on LAYER Metal3 = 12009 um.
[11/02 17:22:53    149s] #Total wire length on LAYER Metal4 = 6620 um.
[11/02 17:22:53    149s] #Total wire length on LAYER Metal5 = 2624 um.
[11/02 17:22:53    149s] #Total wire length on LAYER Metal6 = 1298 um.
[11/02 17:22:53    149s] #Total wire length on LAYER Metal7 = 2696 um.
[11/02 17:22:53    149s] #Total wire length on LAYER Metal8 = 749 um.
[11/02 17:22:53    149s] #Total wire length on LAYER Metal9 = 46 um.
[11/02 17:22:53    149s] #Total wire length on LAYER Metal10 = 16 um.
[11/02 17:22:53    149s] #Total wire length on LAYER Metal11 = 487 um.
[11/02 17:22:53    149s] #Total number of vias = 17019
[11/02 17:22:53    149s] #Total number of multi-cut vias = 15158 ( 89.1%)
[11/02 17:22:53    149s] #Total number of single cut vias = 1861 ( 10.9%)
[11/02 17:22:53    149s] #Up-Via Summary (total 17019):
[11/02 17:22:53    149s] #                   single-cut          multi-cut      Total
[11/02 17:22:53    149s] #-----------------------------------------------------------
[11/02 17:22:53    149s] # Metal1          1833 ( 22.9%)      6186 ( 77.1%)       8019
[11/02 17:22:53    149s] # Metal2            19 (  0.3%)      6070 ( 99.7%)       6089
[11/02 17:22:53    149s] # Metal3             0 (  0.0%)      1857 (100.0%)       1857
[11/02 17:22:53    149s] # Metal4             0 (  0.0%)       354 (100.0%)        354
[11/02 17:22:53    149s] # Metal5             0 (  0.0%)       242 (100.0%)        242
[11/02 17:22:53    149s] # Metal6             0 (  0.0%)       195 (100.0%)        195
[11/02 17:22:53    149s] # Metal7             1 (  0.9%)       114 ( 99.1%)        115
[11/02 17:22:53    149s] # Metal8             0 (  0.0%)        87 (100.0%)         87
[11/02 17:22:53    149s] # Metal9             0 (  0.0%)        33 (100.0%)         33
[11/02 17:22:53    149s] # Metal10            8 ( 28.6%)        20 ( 71.4%)         28
[11/02 17:22:53    149s] #-----------------------------------------------------------
[11/02 17:22:53    149s] #                 1861 ( 10.9%)     15158 ( 89.1%)      17019 
[11/02 17:22:53    149s] #
[11/02 17:22:53    149s] #Total number of DRC violations = 0
[11/02 17:22:53    149s] #Total number of net violated process antenna rule = 0
[11/02 17:22:53    149s] #
[11/02 17:22:53    149s] #
[11/02 17:22:53    149s] #Total number of nets with non-default rule or having extra spacing = 10
[11/02 17:22:53    149s] #Total wire length = 37437 um.
[11/02 17:22:53    149s] #Total half perimeter of net bounding box = 30950 um.
[11/02 17:22:53    149s] #Total wire length on LAYER Metal1 = 705 um.
[11/02 17:22:53    149s] #Total wire length on LAYER Metal2 = 10187 um.
[11/02 17:22:53    149s] #Total wire length on LAYER Metal3 = 12009 um.
[11/02 17:22:53    149s] #Total wire length on LAYER Metal4 = 6620 um.
[11/02 17:22:53    149s] #Total wire length on LAYER Metal5 = 2624 um.
[11/02 17:22:53    149s] #Total wire length on LAYER Metal6 = 1298 um.
[11/02 17:22:53    149s] #Total wire length on LAYER Metal7 = 2696 um.
[11/02 17:22:53    149s] #Total wire length on LAYER Metal8 = 749 um.
[11/02 17:22:53    149s] #Total wire length on LAYER Metal9 = 46 um.
[11/02 17:22:53    149s] #Total wire length on LAYER Metal10 = 16 um.
[11/02 17:22:53    149s] #Total wire length on LAYER Metal11 = 487 um.
[11/02 17:22:53    149s] #Total number of vias = 17019
[11/02 17:22:53    149s] #Total number of multi-cut vias = 15158 ( 89.1%)
[11/02 17:22:53    149s] #Total number of single cut vias = 1861 ( 10.9%)
[11/02 17:22:53    149s] #Up-Via Summary (total 17019):
[11/02 17:22:53    149s] #                   single-cut          multi-cut      Total
[11/02 17:22:53    149s] #-----------------------------------------------------------
[11/02 17:22:53    149s] # Metal1          1833 ( 22.9%)      6186 ( 77.1%)       8019
[11/02 17:22:53    149s] # Metal2            19 (  0.3%)      6070 ( 99.7%)       6089
[11/02 17:22:53    149s] # Metal3             0 (  0.0%)      1857 (100.0%)       1857
[11/02 17:22:53    149s] # Metal4             0 (  0.0%)       354 (100.0%)        354
[11/02 17:22:53    149s] # Metal5             0 (  0.0%)       242 (100.0%)        242
[11/02 17:22:53    149s] # Metal6             0 (  0.0%)       195 (100.0%)        195
[11/02 17:22:53    149s] # Metal7             1 (  0.9%)       114 ( 99.1%)        115
[11/02 17:22:53    149s] # Metal8             0 (  0.0%)        87 (100.0%)         87
[11/02 17:22:53    149s] # Metal9             0 (  0.0%)        33 (100.0%)         33
[11/02 17:22:53    149s] # Metal10            8 ( 28.6%)        20 ( 71.4%)         28
[11/02 17:22:53    149s] #-----------------------------------------------------------
[11/02 17:22:53    149s] #                 1861 ( 10.9%)     15158 ( 89.1%)      17019 
[11/02 17:22:53    149s] #
[11/02 17:22:53    149s] #Total number of DRC violations = 0
[11/02 17:22:53    149s] #Total number of net violated process antenna rule = 0
[11/02 17:22:53    149s] #
[11/02 17:22:53    149s] #detailRoute Statistics:
[11/02 17:22:53    149s] #Cpu time = 00:00:03
[11/02 17:22:53    149s] #Elapsed time = 00:00:04
[11/02 17:22:53    149s] #Increased memory = 7.43 (MB)
[11/02 17:22:53    149s] #Total memory = 1237.80 (MB)
[11/02 17:22:53    149s] #Peak memory = 1341.17 (MB)
[11/02 17:22:53    149s] #Skip updating routing design signature in db-snapshot flow
[11/02 17:22:53    149s] #
[11/02 17:22:53    149s] #globalDetailRoute statistics:
[11/02 17:22:53    149s] #Cpu time = 00:00:04
[11/02 17:22:53    149s] #Elapsed time = 00:00:04
[11/02 17:22:53    149s] #Increased memory = -2.27 (MB)
[11/02 17:22:53    149s] #Total memory = 1228.15 (MB)
[11/02 17:22:53    149s] #Peak memory = 1341.17 (MB)
[11/02 17:22:53    149s] #Number of warnings = 1
[11/02 17:22:53    149s] #Total number of warnings = 29
[11/02 17:22:53    149s] #Number of fails = 0
[11/02 17:22:53    149s] #Total number of fails = 0
[11/02 17:22:53    149s] #Complete globalDetailRoute on Sat Nov  2 17:22:53 2019
[11/02 17:22:53    149s] #
[11/02 17:22:53    149s] #% End globalDetailRoute (date=11/02 17:22:53, total cpu=0:00:03.8, real=0:00:03.0, peak res=1230.4M, current mem=1228.2M)
[11/02 17:22:53    149s] ### 
[11/02 17:22:53    149s] ###   Scalability Statistics
[11/02 17:22:53    149s] ### 
[11/02 17:22:53    149s] ### --------------------------------+----------------+----------------+----------------+
[11/02 17:22:53    149s] ###   ecoRoute                      |        cpu time|    elapsed time|     scalability|
[11/02 17:22:53    149s] ### --------------------------------+----------------+----------------+----------------+
[11/02 17:22:53    149s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:53    149s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:53    149s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:53    149s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:53    149s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:53    149s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:53    149s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:53    149s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:53    149s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[11/02 17:22:53    149s] ###   Detail Routing                |        00:00:03|        00:00:03|             1.0|
[11/02 17:22:53    149s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[11/02 17:22:53    149s] ###   Entire Command                |        00:00:04|        00:00:04|             1.0|
[11/02 17:22:53    149s] ### --------------------------------+----------------+----------------+----------------+
[11/02 17:22:53    149s] ### 
[11/02 17:22:53    149s] <CMD> verify_drc -limit 100000
[11/02 17:22:53    149s] #-limit 100000                           # int, default=100000, user setting
[11/02 17:22:53    149s]  *** Starting Verify DRC (MEM: 1467.1) ***
[11/02 17:22:53    149s] 
[11/02 17:22:53    149s]   VERIFY DRC ...... Starting Verification
[11/02 17:22:53    149s]   VERIFY DRC ...... Initializing
[11/02 17:22:53    149s]   VERIFY DRC ...... Deleting Existing Violations
[11/02 17:22:53    149s]   VERIFY DRC ...... Creating Sub-Areas
[11/02 17:22:53    149s]   VERIFY DRC ...... Using new threading
[11/02 17:22:53    149s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 58.560 57.600} 1 of 4
[11/02 17:22:54    149s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/02 17:22:54    149s]   VERIFY DRC ...... Sub-Area: {58.560 0.000 115.600 57.600} 2 of 4
[11/02 17:22:54    149s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[11/02 17:22:54    149s]   VERIFY DRC ...... Sub-Area: {0.000 57.600 58.560 114.570} 3 of 4
[11/02 17:22:54    149s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[11/02 17:22:54    149s]   VERIFY DRC ...... Sub-Area: {58.560 57.600 115.600 114.570} 4 of 4
[11/02 17:22:54    150s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[11/02 17:22:54    150s] 
[11/02 17:22:54    150s]   Verification Complete : 0 Viols.
[11/02 17:22:54    150s] 
[11/02 17:22:54    150s]  *** End Verify DRC (CPU: 0:00:00.6  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[11/02 17:22:54    150s] 
[11/02 17:22:54    150s] <CMD> timeDesign -signoff -reportOnly -outDir signOffTiming
[11/02 17:22:54    150s] The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
[11/02 17:22:54    150s] Restoring the original setting for timing_disable_library_data_to_data_checks. Setting it to 'false'.
[11/02 17:22:54    150s] Restoring the original setting for timing_disable_user_data_to_data_checks. Setting it to 'false'.
[11/02 17:22:54    150s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[11/02 17:22:54    150s] ### Net info: total nets: 2526
[11/02 17:22:54    150s] ### Net info: dirty nets: 0
[11/02 17:22:54    150s] ### Net info: marked as disconnected nets: 0
[11/02 17:22:54    150s] #num needed restored net=0
[11/02 17:22:54    150s] #need_extraction net=0 (total=2526)
[11/02 17:22:54    150s] ### Net info: fully routed nets: 2524
[11/02 17:22:54    150s] ### Net info: trivial (< 2 pins) nets: 2
[11/02 17:22:54    150s] ### Net info: unrouted nets: 0
[11/02 17:22:54    150s] ### Net info: re-extraction nets: 0
[11/02 17:22:54    150s] ### Net info: ignored nets: 0
[11/02 17:22:54    150s] ### Net info: skip routing nets: 0
[11/02 17:22:54    150s] #Start routing data preparation on Sat Nov  2 17:22:54 2019
[11/02 17:22:54    150s] #
[11/02 17:22:54    150s] #Minimum voltage of a net in the design = 0.000.
[11/02 17:22:54    150s] #Maximum voltage of a net in the design = 1.320.
[11/02 17:22:54    150s] #Voltage range [0.000 - 1.320] has 2524 nets.
[11/02 17:22:54    150s] #Voltage range [1.080 - 1.320] has 1 net.
[11/02 17:22:54    150s] #Voltage range [0.000 - 0.000] has 1 net.
[11/02 17:22:54    150s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[11/02 17:22:54    150s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:22:54    150s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:22:54    150s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:22:54    150s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:22:54    150s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:22:54    150s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:22:54    150s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/02 17:22:54    150s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/02 17:22:54    150s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[11/02 17:22:54    150s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[11/02 17:22:54    150s] #Regenerating Ggrids automatically.
[11/02 17:22:54    150s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[11/02 17:22:54    150s] #Using automatically generated G-grids.
[11/02 17:22:54    150s] #Done routing data preparation.
[11/02 17:22:54    150s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1196.25 (MB), peak = 1341.17 (MB)
[11/02 17:22:54    150s] #Extract in post route mode
[11/02 17:22:54    150s] #
[11/02 17:22:54    150s] #Start tQuantus RC extraction...
[11/02 17:22:54    150s] #Start building rc corner(s)...
[11/02 17:22:54    150s] #Number of RC Corner = 1
[11/02 17:22:54    150s] #Corner typ_rc /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[11/02 17:22:54    150s] #METAL_1 -> Metal1 (1)
[11/02 17:22:54    150s] #METAL_2 -> Metal2 (2)
[11/02 17:22:54    150s] #METAL_3 -> Metal3 (3)
[11/02 17:22:54    150s] #METAL_4 -> Metal4 (4)
[11/02 17:22:54    150s] #METAL_5 -> Metal5 (5)
[11/02 17:22:54    150s] #METAL_6 -> Metal6 (6)
[11/02 17:22:54    150s] #METAL_7 -> Metal7 (7)
[11/02 17:22:54    150s] #METAL_8 -> Metal8 (8)
[11/02 17:22:54    150s] #METAL_9 -> Metal9 (9)
[11/02 17:22:54    150s] #METAL_10 -> Metal10 (10)
[11/02 17:22:54    150s] #METAL_11 -> Metal11 (11)
[11/02 17:22:54    150s] #SADV_On
[11/02 17:22:54    150s] # Corner(s) : 
[11/02 17:22:54    150s] #typ_rc [25.00]
[11/02 17:22:55    150s] # Corner id: 0
[11/02 17:22:55    150s] # Layout Scale: 1.000000
[11/02 17:22:55    150s] # Has Metal Fill model: yes
[11/02 17:22:55    150s] # Temperature was set
[11/02 17:22:55    150s] # Temperature : 25.000000
[11/02 17:22:55    150s] # Ref. Temp   : 25.000000
[11/02 17:22:55    150s] #SADV_Off
[11/02 17:22:55    150s] #total pattern=286 [11, 792]
[11/02 17:22:55    150s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[11/02 17:22:55    150s] #found CAPMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[11/02 17:22:55    150s] #found RESMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
[11/02 17:22:55    150s] #number model r/c [1,1] [11,792] read
[11/02 17:22:55    151s] #0 rcmodel(s) requires rebuild
[11/02 17:22:55    151s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1210.21 (MB), peak = 1341.17 (MB)
[11/02 17:22:56    151s] #Start building rc corner(s)...
[11/02 17:22:56    151s] #Number of RC Corner = 1
[11/02 17:22:56    151s] #Corner typ_rc /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[11/02 17:22:56    151s] #METAL_1 -> Metal1 (1)
[11/02 17:22:56    151s] #METAL_2 -> Metal2 (2)
[11/02 17:22:56    151s] #METAL_3 -> Metal3 (3)
[11/02 17:22:56    151s] #METAL_4 -> Metal4 (4)
[11/02 17:22:56    151s] #METAL_5 -> Metal5 (5)
[11/02 17:22:56    151s] #METAL_6 -> Metal6 (6)
[11/02 17:22:56    151s] #METAL_7 -> Metal7 (7)
[11/02 17:22:56    151s] #METAL_8 -> Metal8 (8)
[11/02 17:22:56    151s] #METAL_9 -> Metal9 (9)
[11/02 17:22:56    151s] #METAL_10 -> Metal10 (10)
[11/02 17:22:56    151s] #METAL_11 -> Metal11 (11)
[11/02 17:22:56    151s] #SADV_On
[11/02 17:22:56    151s] # Corner(s) : 
[11/02 17:22:56    151s] #typ_rc [25.00]
[11/02 17:22:57    152s] # Corner id: 0
[11/02 17:22:57    152s] # Layout Scale: 1.000000
[11/02 17:22:57    152s] # Has Metal Fill model: yes
[11/02 17:22:57    152s] # Temperature was set
[11/02 17:22:57    152s] # Temperature : 25.000000
[11/02 17:22:57    152s] # Ref. Temp   : 25.000000
[11/02 17:22:57    152s] #SADV_Off
[11/02 17:22:57    152s] #total pattern=286 [11, 792]
[11/02 17:22:57    152s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[11/02 17:22:57    152s] #found CAPMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[11/02 17:22:57    152s] #found RESMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
[11/02 17:22:57    152s] #number model r/c [1,1] [11,792] read
[11/02 17:22:57    152s] #0 rcmodel(s) requires rebuild
[11/02 17:22:57    152s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1215.37 (MB), peak = 1341.17 (MB)
[11/02 17:22:58    153s] #Length limit = 200 pitches
[11/02 17:22:58    153s] #opt mode = 2
[11/02 17:22:58    153s] #Start routing data preparation on Sat Nov  2 17:22:58 2019
[11/02 17:22:58    153s] #
[11/02 17:22:58    153s] #Minimum voltage of a net in the design = 0.000.
[11/02 17:22:58    153s] #Maximum voltage of a net in the design = 1.320.
[11/02 17:22:58    153s] #Voltage range [0.000 - 1.320] has 2524 nets.
[11/02 17:22:58    153s] #Voltage range [1.080 - 1.320] has 1 net.
[11/02 17:22:58    153s] #Voltage range [0.000 - 0.000] has 1 net.
[11/02 17:22:58    153s] #Regenerating Ggrids automatically.
[11/02 17:22:58    153s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[11/02 17:22:58    153s] #Using automatically generated G-grids.
[11/02 17:22:58    153s] #Done routing data preparation.
[11/02 17:22:58    153s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1209.92 (MB), peak = 1341.17 (MB)
[11/02 17:22:58    153s] #Start routing data preparation on Sat Nov  2 17:22:58 2019
[11/02 17:22:58    153s] #
[11/02 17:22:58    153s] #Minimum voltage of a net in the design = 0.000.
[11/02 17:22:58    153s] #Maximum voltage of a net in the design = 1.320.
[11/02 17:22:58    153s] #Voltage range [0.000 - 1.320] has 2524 nets.
[11/02 17:22:58    153s] #Voltage range [1.080 - 1.320] has 1 net.
[11/02 17:22:58    153s] #Voltage range [0.000 - 0.000] has 1 net.
[11/02 17:22:58    153s] #Regenerating Ggrids automatically.
[11/02 17:22:58    153s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[11/02 17:22:58    153s] #Using automatically generated G-grids.
[11/02 17:22:58    153s] #Done routing data preparation.
[11/02 17:22:58    153s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1209.96 (MB), peak = 1341.17 (MB)
[11/02 17:22:58    153s] #Init Design Signature = 899737470
[11/02 17:22:58    153s] #Start generate extraction boxes.
[11/02 17:22:58    153s] #
[11/02 17:22:58    153s] #Extract using 30 x 30 Hboxes
[11/02 17:22:58    153s] #3x3 initial hboxes
[11/02 17:22:58    153s] #Use area based hbox pruning.
[11/02 17:22:58    153s] #0/0 hboxes pruned.
[11/02 17:22:58    153s] #Complete generating extraction boxes.
[11/02 17:22:58    153s] #Extract 4 hboxes with single thread on machine with  Core_i5 3.20GHz 6144KB Cache 4CPU...
[11/02 17:22:58    153s] #Process 0 special clock nets for rc extraction
[11/02 17:22:58    153s] #0 temporary NDR added
[11/02 17:22:58    153s] #Total 2524 nets were built. 10 nodes added to break long wires. 0 net(s) have incomplete routes.
[11/02 17:22:59    154s] #Run Statistics for Extraction:
[11/02 17:22:59    154s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[11/02 17:22:59    154s] #   Increased memory =    54.94 (MB), total memory =  1264.94 (MB), peak memory =  1341.17 (MB)
[11/02 17:22:59    154s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1215.35 (MB), peak = 1341.17 (MB)
[11/02 17:22:59    154s] #RC Statistics: 12954 Res, 6913 Ground Cap, 0 XCap (Edge to Edge)
[11/02 17:22:59    154s] #RC V/H edge ratio: 0.44, Avg V/H Edge Length: 2891.76 (7514), Avg L-Edge Length: 7264.54 (3801)
[11/02 17:22:59    154s] #Start writing rcdb into /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_QNaGjU.rcdb.d
[11/02 17:23:00    155s] #Finish writing rcdb with 15587 nodes, 13063 edges, and 0 xcaps
[11/02 17:23:00    155s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1216.22 (MB), peak = 1341.17 (MB)
[11/02 17:23:00    155s] Restoring parasitic data from file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_QNaGjU.rcdb.d' ...
[11/02 17:23:00    155s] Opening parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_QNaGjU.rcdb.d' for reading (mem: 1475.660M)
[11/02 17:23:00    155s] Reading RCDB with compressed RC data.
[11/02 17:23:00    155s] Opening parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_QNaGjU.rcdb.d' for content verification (mem: 1475.660M)
[11/02 17:23:00    155s] Reading RCDB with compressed RC data.
[11/02 17:23:00    155s] Closing parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_QNaGjU.rcdb.d': 0 access done (mem: 1475.660M)
[11/02 17:23:00    155s] Closing parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_QNaGjU.rcdb.d': 0 access done (mem: 1475.660M)
[11/02 17:23:00    155s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1475.660M)
[11/02 17:23:00    155s] Following multi-corner parasitics specified:
[11/02 17:23:00    155s] 	/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_QNaGjU.rcdb.d (rcdb)
[11/02 17:23:00    155s] Opening parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_QNaGjU.rcdb.d' for reading (mem: 1475.660M)
[11/02 17:23:00    155s] Reading RCDB with compressed RC data.
[11/02 17:23:00    155s] 		Cell mpadd32_shift has rcdb /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_QNaGjU.rcdb.d specified
[11/02 17:23:00    155s] Cell mpadd32_shift, hinst 
[11/02 17:23:00    155s] processing rcdb (/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_QNaGjU.rcdb.d) for hinst (top) of cell (mpadd32_shift);
[11/02 17:23:00    155s] Closing parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_QNaGjU.rcdb.d': 0 access done (mem: 1475.660M)
[11/02 17:23:00    155s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1451.660M)
[11/02 17:23:00    155s] Opening parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/mpadd32_shift_14382_oEg9mG.rcdb.d/mpadd32_shift.rcdb.d' for reading (mem: 1451.660M)
[11/02 17:23:00    155s] Reading RCDB with compressed RC data.
[11/02 17:23:00    155s] Closing parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/mpadd32_shift_14382_oEg9mG.rcdb.d/mpadd32_shift.rcdb.d': 0 access done (mem: 1451.660M)
[11/02 17:23:00    155s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1451.660M)
[11/02 17:23:00    155s] Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1451.660M)
[11/02 17:23:00    155s] #
[11/02 17:23:00    155s] #Restore RCDB.
[11/02 17:23:00    155s] #
[11/02 17:23:00    155s] #Complete tQuantus RC extraction.
[11/02 17:23:00    155s] #Cpu time = 00:00:05
[11/02 17:23:00    155s] #Elapsed time = 00:00:06
[11/02 17:23:00    155s] #Increased memory = 19.46 (MB)
[11/02 17:23:00    155s] #Total memory = 1215.70 (MB)
[11/02 17:23:00    155s] #Peak memory = 1341.17 (MB)
[11/02 17:23:00    155s] #
[11/02 17:23:00    155s] #10 inserted nodes are removed
[11/02 17:23:00    155s] #Final Design Signature = 899737470
[11/02 17:23:00    155s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[11/02 17:23:00    155s] Deleting AAE DB and timing data for delay calculations...
[11/02 17:23:00    155s] AAE DB initialization (MEM=1451.66 CPU=0:00:00.2 REAL=0:00:00.0) 
[11/02 17:23:00    155s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[11/02 17:23:00    155s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[11/02 17:23:00    155s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1451.7M
[11/02 17:23:00    155s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1451.7M
[11/02 17:23:00    155s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[11/02 17:23:00    155s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1451.8M
[11/02 17:23:00    155s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:1451.8M
[11/02 17:23:00    155s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.054, REAL:0.054, MEM:1451.8M
[11/02 17:23:00    155s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.056, REAL:0.056, MEM:1451.8M
[11/02 17:23:00    155s] Starting delay calculation for Setup views
[11/02 17:23:00    155s] #################################################################################
[11/02 17:23:00    155s] # Design Stage: PostRoute
[11/02 17:23:00    155s] # Design Name: mpadd32_shift
[11/02 17:23:00    155s] # Design Mode: 45nm
[11/02 17:23:00    155s] # Analysis Mode: MMMC Non-OCV 
[11/02 17:23:00    155s] # Parasitics Mode: SPEF/RCDB
[11/02 17:23:00    155s] # Signoff Settings: SI Off 
[11/02 17:23:00    155s] #################################################################################
[11/02 17:23:00    155s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:23:00    155s] Calculate delays in BcWc mode...
[11/02 17:23:00    155s] Topological Sorting (REAL = 0:00:00.0, MEM = 1453.7M, InitMEM = 1453.7M)
[11/02 17:23:00    155s] Start delay calculation (fullDC) (1 T). (MEM=1453.68)
[11/02 17:23:00    155s] LayerId::1 widthSet size::1
[11/02 17:23:00    155s] LayerId::2 widthSet size::1
[11/02 17:23:00    155s] LayerId::3 widthSet size::1
[11/02 17:23:00    155s] LayerId::4 widthSet size::1
[11/02 17:23:00    155s] LayerId::5 widthSet size::1
[11/02 17:23:00    155s] LayerId::6 widthSet size::1
[11/02 17:23:00    155s] LayerId::7 widthSet size::1
[11/02 17:23:00    155s] LayerId::8 widthSet size::1
[11/02 17:23:00    155s] LayerId::9 widthSet size::1
[11/02 17:23:00    155s] LayerId::10 widthSet size::1
[11/02 17:23:00    155s] LayerId::11 widthSet size::1
[11/02 17:23:00    155s] Initializing multi-corner resistance tables ...
[11/02 17:23:01    155s] Start AAE Lib Loading. (MEM=1469.88)
[11/02 17:23:01    155s] End AAE Lib Loading. (MEM=1479.42 CPU=0:00:00.0 Real=0:00:00.0)
[11/02 17:23:01    155s] End AAE Lib Interpolated Model. (MEM=1479.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:23:01    155s] First Iteration Infinite Tw... 
[11/02 17:23:01    155s] Opening parasitic data file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/mpadd32_shift_14382_oEg9mG.rcdb.d/mpadd32_shift.rcdb.d' for reading (mem: 1479.422M)
[11/02 17:23:01    155s] Reading RCDB with compressed RC data.
[11/02 17:23:01    155s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1479.4M)
[11/02 17:23:01    155s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:23:01    155s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:23:01    155s] End delay calculation. (MEM=1535.12 CPU=0:00:00.2 REAL=0:00:00.0)
[11/02 17:23:01    155s] End delay calculation (fullDC). (MEM=1517.58 CPU=0:00:00.5 REAL=0:00:01.0)
[11/02 17:23:01    155s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1517.6M) ***
[11/02 17:23:01    156s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:02:36 mem=1517.6M)
[11/02 17:23:02    156s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.081  | 96.081  | 98.897  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.183%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir signOffTiming
[11/02 17:23:02    156s] Total CPU time: 6.35 sec
[11/02 17:23:02    156s] Total Real time: 8.0 sec
[11/02 17:23:02    156s] Total Memory Usage: 1472.574219 Mbytes
[11/02 17:23:02    156s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[11/02 17:23:02    156s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[11/02 17:23:02    156s] 
[11/02 17:23:02    156s] =============================================================================================
[11/02 17:23:02    156s]  Final TAT Report for timeDesign
[11/02 17:23:02    156s] =============================================================================================
[11/02 17:23:02    156s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/02 17:23:02    156s] ---------------------------------------------------------------------------------------------
[11/02 17:23:02    156s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.6 /  0:00:00.6    1.0
[11/02 17:23:02    156s] [ FullDelayCalc          ]      1   0:00:00.6  (   7.4 % )     0:00:00.6 /  0:00:00.6    1.0
[11/02 17:23:02    156s] [ Extraction             ]      1   0:00:05.9  (  73.9 % )     0:00:05.9 /  0:00:05.1    0.9
[11/02 17:23:02    156s] [ TimingReport           ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[11/02 17:23:02    156s] [ DrvReport              ]      1   0:00:00.9  (  11.4 % )     0:00:00.9 /  0:00:00.1    0.1
[11/02 17:23:02    156s] [ MISC                   ]          0:00:00.5  (   6.2 % )     0:00:00.5 /  0:00:00.5    0.9
[11/02 17:23:02    156s] ---------------------------------------------------------------------------------------------
[11/02 17:23:02    156s]  timeDesign TOTAL                   0:00:08.0  ( 100.0 % )     0:00:08.0 /  0:00:06.3    0.8
[11/02 17:23:02    156s] ---------------------------------------------------------------------------------------------
[11/02 17:23:02    156s] 
[11/02 17:23:02    156s] Info: pop threads available for lower-level modules during optimization.
[11/02 17:23:02    156s] <CMD> timeDesign -signoff -hold -reportOnly -outDir signOffTiming
[11/02 17:23:02    156s] The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
[11/02 17:23:02    156s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[11/02 17:23:02    156s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[11/02 17:23:02    156s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[11/02 17:23:02    156s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1472.6M
[11/02 17:23:02    156s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1472.6M
[11/02 17:23:02    156s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[11/02 17:23:02    156s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1472.7M
[11/02 17:23:02    156s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:1472.7M
[11/02 17:23:02    156s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.051, REAL:0.051, MEM:1472.7M
[11/02 17:23:02    156s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.053, REAL:0.053, MEM:1472.7M
[11/02 17:23:02    156s] End AAE Lib Interpolated Model. (MEM=1472.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:23:02    156s] **INFO: Starting Blocking QThread with 1 CPU
[11/02 17:23:02    156s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/02 17:23:02    156s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
[11/02 17:23:02    156s] Starting delay calculation for Hold views
[11/02 17:23:02    156s] #################################################################################
[11/02 17:23:02    156s] # Design Stage: PostRoute
[11/02 17:23:02    156s] # Design Name: mpadd32_shift
[11/02 17:23:02    156s] # Design Mode: 45nm
[11/02 17:23:02    156s] # Analysis Mode: MMMC Non-OCV 
[11/02 17:23:02    156s] # Parasitics Mode: SPEF/RCDB
[11/02 17:23:02    156s] # Signoff Settings: SI Off 
[11/02 17:23:02    156s] #################################################################################
[11/02 17:23:02    156s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:23:02    156s] Calculate delays in BcWc mode...
[11/02 17:23:02    156s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/02 17:23:02    156s] Start delay calculation (fullDC) (1 T). (MEM=0)
[11/02 17:23:02    156s] *** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
[11/02 17:23:02    156s] End AAE Lib Interpolated Model. (MEM=0.582031 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:23:02    156s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:23:02    156s] End delay calculation. (MEM=32.2461 CPU=0:00:00.2 REAL=0:00:00.0)
[11/02 17:23:02    156s] End delay calculation (fullDC). (MEM=32.2461 CPU=0:00:00.3 REAL=0:00:01.0)
[11/02 17:23:02    156s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 32.2M) ***
[11/02 17:23:02    156s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:00.4 mem=32.2M)
[11/02 17:23:02    156s] *** QThread HoldRpt [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), mem = 0.0M
[11/02 17:23:02    156s] 
[11/02 17:23:02    156s] =============================================================================================
[11/02 17:23:02    156s]  Step TAT Report for QThreadWorker #1
[11/02 17:23:02    156s] =============================================================================================
[11/02 17:23:02    156s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/02 17:23:02    156s] ---------------------------------------------------------------------------------------------
[11/02 17:23:02    156s] [ TimingUpdate           ]      1   0:00:00.1  (   9.1 % )     0:00:00.3 /  0:00:00.3    1.0
[11/02 17:23:02    156s] [ FullDelayCalc          ]      1   0:00:00.3  (  49.8 % )     0:00:00.3 /  0:00:00.3    1.0
[11/02 17:23:02    156s] [ TimingReport           ]      2   0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.0    1.1
[11/02 17:23:02    156s] [ MISC                   ]          0:00:00.2  (  35.1 % )     0:00:00.2 /  0:00:00.2    0.9
[11/02 17:23:02    156s] ---------------------------------------------------------------------------------------------
[11/02 17:23:02    156s]  QThreadWorker #1 TOTAL             0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[11/02 17:23:02    156s] ---------------------------------------------------------------------------------------------
[11/02 17:23:02    156s] 
[11/02 17:23:03    156s]  
_______________________________________________________________________
[11/02 17:23:03    156s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_bc

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.059  |  0.059  |  0.124  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

Density: 69.183%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir signOffTiming
[11/02 17:23:03    156s] Total CPU time: 0.3 sec
[11/02 17:23:03    156s] Total Real time: 1.0 sec
[11/02 17:23:03    156s] Total Memory Usage: 1472.574219 Mbytes
[11/02 17:23:03    156s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[11/02 17:23:03    156s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[11/02 17:23:03    156s] 
[11/02 17:23:03    156s] =============================================================================================
[11/02 17:23:03    156s]  Final TAT Report for timeDesign
[11/02 17:23:03    156s] =============================================================================================
[11/02 17:23:03    156s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/02 17:23:03    156s] ---------------------------------------------------------------------------------------------
[11/02 17:23:03    156s] [ QThreadMaster          ]      1   0:00:00.6  (  72.6 % )     0:00:00.6 /  0:00:00.0    0.0
[11/02 17:23:03    156s] [ MISC                   ]          0:00:00.2  (  27.4 % )     0:00:00.2 /  0:00:00.2    0.9
[11/02 17:23:03    156s] ---------------------------------------------------------------------------------------------
[11/02 17:23:03    156s]  timeDesign TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.2    0.3
[11/02 17:23:03    156s] ---------------------------------------------------------------------------------------------
[11/02 17:23:03    156s] 
[11/02 17:23:03    156s] <CMD> saveDesign par_final.enc
[11/02 17:23:03    156s] The in-memory database contained RC information but was not saved. To save 
[11/02 17:23:03    156s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[11/02 17:23:03    156s] so it should only be saved when it is really desired.
[11/02 17:23:03    156s] #% Begin save design ... (date=11/02 17:23:03, mem=1240.5M)
[11/02 17:23:03    156s] % Begin Save ccopt configuration ... (date=11/02 17:23:03, mem=1240.5M)
[11/02 17:23:03    156s] % End Save ccopt configuration ... (date=11/02 17:23:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=1241.1M, current mem=1241.1M)
[11/02 17:23:03    156s] % Begin Save netlist data ... (date=11/02 17:23:03, mem=1241.1M)
[11/02 17:23:03    156s] Writing Binary DB to par_final.enc.dat/mpadd32_shift.v.bin in single-threaded mode...
[11/02 17:23:03    156s] % End Save netlist data ... (date=11/02 17:23:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1241.1M, current mem=1241.1M)
[11/02 17:23:03    156s] Saving congestion map file par_final.enc.dat/mpadd32_shift.route.congmap.gz ...
[11/02 17:23:03    156s] % Begin Save AAE data ... (date=11/02 17:23:03, mem=1241.1M)
[11/02 17:23:03    156s] Saving AAE Data ...
[11/02 17:23:03    156s] % End Save AAE data ... (date=11/02 17:23:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1241.1M, current mem=1241.1M)
[11/02 17:23:04    156s] % Begin Save clock tree data ... (date=11/02 17:23:04, mem=1241.1M)
[11/02 17:23:04    156s] % End Save clock tree data ... (date=11/02 17:23:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1241.1M, current mem=1241.1M)
[11/02 17:23:04    156s] Saving preference file par_final.enc.dat/gui.pref.tcl ...
[11/02 17:23:04    156s] Saving mode setting ...
[11/02 17:23:04    156s] Saving global file ...
[11/02 17:23:04    157s] % Begin Save floorplan data ... (date=11/02 17:23:04, mem=1241.2M)
[11/02 17:23:04    157s] Saving floorplan file ...
[11/02 17:23:04    157s] % End Save floorplan data ... (date=11/02 17:23:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1241.2M, current mem=1241.2M)
[11/02 17:23:04    157s] Saving PG file par_final.enc.dat/mpadd32_shift.pg.gz
[11/02 17:23:04    157s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1472.6M) ***
[11/02 17:23:04    157s] Saving Drc markers ...
[11/02 17:23:04    157s] ... 17 markers are saved ...
[11/02 17:23:04    157s] ... 0 geometry drc markers are saved ...
[11/02 17:23:04    157s] ... 0 antenna drc markers are saved ...
[11/02 17:23:04    157s] % Begin Save placement data ... (date=11/02 17:23:04, mem=1241.2M)
[11/02 17:23:04    157s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/02 17:23:04    157s] Save Adaptive View Pruing View Names to Binary file
[11/02 17:23:04    157s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1475.6M) ***
[11/02 17:23:04    157s] % End Save placement data ... (date=11/02 17:23:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1241.2M, current mem=1241.2M)
[11/02 17:23:04    157s] % Begin Save routing data ... (date=11/02 17:23:04, mem=1241.2M)
[11/02 17:23:04    157s] Saving route file ...
[11/02 17:23:04    157s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1472.6M) ***
[11/02 17:23:04    157s] % End Save routing data ... (date=11/02 17:23:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1241.2M, current mem=1241.2M)
[11/02 17:23:04    157s] Saving property file par_final.enc.dat/mpadd32_shift.prop
[11/02 17:23:04    157s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1475.6M) ***
[11/02 17:23:05    157s] #Saving pin access data to file par_final.enc.dat/mpadd32_shift.apa ...
[11/02 17:23:05    157s] #
[11/02 17:23:05    157s] Saving preRoute extracted patterns in file 'par_final.enc.dat/mpadd32_shift.techData.gz' ...
[11/02 17:23:05    157s] Saving preRoute extraction data in directory 'extraction' ...
[11/02 17:23:05    157s] Checksum of RCGrid density data::220
[11/02 17:23:05    157s] % Begin Save power constraints data ... (date=11/02 17:23:05, mem=1241.2M)
[11/02 17:23:05    157s] % End Save power constraints data ... (date=11/02 17:23:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1241.2M, current mem=1241.2M)
[11/02 17:23:06    158s] Generated self-contained design par_final.enc.dat
[11/02 17:23:06    158s] #% End save design ... (date=11/02 17:23:06, total cpu=0:00:01.6, real=0:00:03.0, peak res=1241.6M, current mem=1241.6M)
[11/02 17:23:06    158s] *** Message Summary: 0 warning(s), 0 error(s)
[11/02 17:23:06    158s] 
[11/02 17:23:06    158s] <CMD> streamOut par.gds -mapFile gds.map -mode ALL -unit 1000
[11/02 17:23:06    158s] Parse map file...
[11/02 17:23:06    158s] Writing GDSII file ...
[11/02 17:23:06    158s] 	****** db unit per micron = 2000 ******
[11/02 17:23:06    158s] 	****** output gds2 file unit per micron = 1000 ******
[11/02 17:23:06    158s] 	****** unit scaling factor = 0.5 ******
[11/02 17:23:06    158s] **WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
[11/02 17:23:06    158s] Output for instance
[11/02 17:23:06    158s] Output for bump
[11/02 17:23:06    158s] Output for physical terminals
[11/02 17:23:06    158s] Output for logical terminals
[11/02 17:23:06    158s] Output for regular nets
[11/02 17:23:06    158s] Output for special nets and metal fills
[11/02 17:23:06    158s] Output for via structure generation
[11/02 17:23:06    158s] Statistics for GDS generated (version 3)
[11/02 17:23:06    158s] ----------------------------------------
[11/02 17:23:06    158s] Stream Out Layer Mapping Information:
[11/02 17:23:06    158s] GDS Layer Number          GDS Layer Name
[11/02 17:23:06    158s] ----------------------------------------
[11/02 17:23:06    158s]     3                               Poly
[11/02 17:23:06    158s]     7                             Metal1
[11/02 17:23:06    158s]     9                             Metal2
[11/02 17:23:06    158s]     11                            Metal3
[11/02 17:23:06    158s]     31                            Metal4
[11/02 17:23:06    158s]     33                            Metal5
[11/02 17:23:06    158s]     35                            Metal6
[11/02 17:23:06    158s]     38                            Metal7
[11/02 17:23:06    158s]     40                            Metal8
[11/02 17:23:06    158s]     42                            Metal9
[11/02 17:23:06    158s]     152                          Metal10
[11/02 17:23:06    158s]     162                          Metal11
[11/02 17:23:06    158s]     6                               Cont
[11/02 17:23:06    158s]     8                               Via1
[11/02 17:23:06    158s]     10                              Via2
[11/02 17:23:06    158s]     30                              Via3
[11/02 17:23:06    158s]     32                              Via4
[11/02 17:23:06    158s]     34                              Via5
[11/02 17:23:06    158s]     37                              Via6
[11/02 17:23:06    158s]     39                              Via7
[11/02 17:23:06    158s]     41                              Via8
[11/02 17:23:06    158s]     151                             Via9
[11/02 17:23:06    158s]     161                            Via10
[11/02 17:23:06    158s] 
[11/02 17:23:06    158s] 
[11/02 17:23:06    158s] Stream Out Information Processed for GDS version 3:
[11/02 17:23:06    158s] Units: 1000 DBU
[11/02 17:23:06    158s] 
[11/02 17:23:06    158s] Object                             Count
[11/02 17:23:06    158s] ----------------------------------------
[11/02 17:23:06    158s] Instances                           5620
[11/02 17:23:06    158s] 
[11/02 17:23:06    158s] Ports/Pins                           776
[11/02 17:23:06    158s]     metal layer Metal2               207
[11/02 17:23:06    158s]     metal layer Metal3               134
[11/02 17:23:06    158s]     metal layer Metal4               106
[11/02 17:23:06    158s]     metal layer Metal5                95
[11/02 17:23:06    158s]     metal layer Metal6                49
[11/02 17:23:06    158s]     metal layer Metal7                74
[11/02 17:23:06    158s]     metal layer Metal8                22
[11/02 17:23:06    158s]     metal layer Metal9                56
[11/02 17:23:06    158s]     metal layer Metal10                5
[11/02 17:23:06    158s]     metal layer Metal11               28
[11/02 17:23:06    158s] 
[11/02 17:23:06    158s] Nets                               24889
[11/02 17:23:06    158s]     metal layer Metal1              1095
[11/02 17:23:06    158s]     metal layer Metal2             12230
[11/02 17:23:06    158s]     metal layer Metal3              7389
[11/02 17:23:06    158s]     metal layer Metal4              2465
[11/02 17:23:06    158s]     metal layer Metal5               573
[11/02 17:23:06    158s]     metal layer Metal6               316
[11/02 17:23:06    158s]     metal layer Metal7               513
[11/02 17:23:06    158s]     metal layer Metal8               146
[11/02 17:23:06    158s]     metal layer Metal9                79
[11/02 17:23:06    158s]     metal layer Metal10               37
[11/02 17:23:06    158s]     metal layer Metal11               46
[11/02 17:23:06    158s] 
[11/02 17:23:06    158s]     Via Instances                  17019
[11/02 17:23:06    158s] 
[11/02 17:23:06    158s] Special Nets                         207
[11/02 17:23:06    158s]     metal layer Metal1               180
[11/02 17:23:06    158s]     metal layer Metal9                14
[11/02 17:23:06    158s]     metal layer Metal10               13
[11/02 17:23:06    158s] 
[11/02 17:23:06    158s]     Via Instances                   3451
[11/02 17:23:06    158s] 
[11/02 17:23:06    158s] Metal Fills                            0
[11/02 17:23:06    158s] 
[11/02 17:23:06    158s]     Via Instances                      0
[11/02 17:23:06    158s] 
[11/02 17:23:06    158s] Metal FillOPCs                         0
[11/02 17:23:06    158s] 
[11/02 17:23:06    158s]     Via Instances                      0
[11/02 17:23:06    158s] 
[11/02 17:23:06    158s] Metal FillDRCs                         0
[11/02 17:23:06    158s] 
[11/02 17:23:06    158s]     Via Instances                      0
[11/02 17:23:06    158s] 
[11/02 17:23:06    158s] Text                                 776
[11/02 17:23:06    158s]     metal layer Metal2               207
[11/02 17:23:06    158s]     metal layer Metal3               134
[11/02 17:23:06    158s]     metal layer Metal4               106
[11/02 17:23:06    158s]     metal layer Metal5                95
[11/02 17:23:06    158s]     metal layer Metal6                49
[11/02 17:23:06    158s]     metal layer Metal7                74
[11/02 17:23:06    158s]     metal layer Metal8                22
[11/02 17:23:06    158s]     metal layer Metal9                56
[11/02 17:23:06    158s]     metal layer Metal10                5
[11/02 17:23:06    158s]     metal layer Metal11               28
[11/02 17:23:06    158s] 
[11/02 17:23:06    158s] 
[11/02 17:23:06    158s] Blockages                              0
[11/02 17:23:06    158s] 
[11/02 17:23:06    158s] 
[11/02 17:23:06    158s] Custom Text                            0
[11/02 17:23:06    158s] 
[11/02 17:23:06    158s] 
[11/02 17:23:06    158s] Custom Box                             0
[11/02 17:23:06    158s] 
[11/02 17:23:06    158s] Trim Metal                             0
[11/02 17:23:06    158s] 
[11/02 17:23:06    158s] ######Streamout is finished!
[11/02 17:23:06    158s] <CMD> saveNetlist par.v -excludeLeafCell -includePhysicalCell { DECAP2 DECAP3 DECAP4 DECAP5 DECAP6 DECAP7 DECAP8 DECAP9 DECAP10 TIEHI TIELO }
[11/02 17:23:06    158s] Writing Netlist "par.v" ...
[11/02 17:23:06    158s] <CMD> write_sdf par.sdf
[11/02 17:23:06    158s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[11/02 17:23:06    158s] #################################################################################
[11/02 17:23:06    158s] # Design Stage: PostRoute
[11/02 17:23:06    158s] # Design Name: mpadd32_shift
[11/02 17:23:06    158s] # Design Mode: 45nm
[11/02 17:23:06    158s] # Analysis Mode: MMMC Non-OCV 
[11/02 17:23:06    158s] # Parasitics Mode: SPEF/RCDB
[11/02 17:23:06    158s] # Signoff Settings: SI Off 
[11/02 17:23:06    158s] #################################################################################
[11/02 17:23:06    158s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:23:06    158s] Topological Sorting (REAL = 0:00:00.0, MEM = 1466.5M, InitMEM = 1466.5M)
[11/02 17:23:06    158s] Start delay calculation (fullDC) (1 T). (MEM=1466.46)
[11/02 17:23:06    158s] End AAE Lib Interpolated Model. (MEM=1482.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:23:07    159s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:23:07    159s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:23:07    159s] End delay calculation. (MEM=1531.46 CPU=0:00:00.4 REAL=0:00:01.0)
[11/02 17:23:07    159s] End delay calculation (fullDC). (MEM=1531.46 CPU=0:00:00.5 REAL=0:00:01.0)
[11/02 17:23:07    159s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1531.5M) ***
[11/02 17:23:07    159s] <CMD> report_power -outfile postroute_power.rpt
[11/02 17:23:07    159s] #################################################################################
[11/02 17:23:07    159s] # Design Stage: PostRoute
[11/02 17:23:07    159s] # Design Name: mpadd32_shift
[11/02 17:23:07    159s] # Design Mode: 45nm
[11/02 17:23:07    159s] # Analysis Mode: MMMC Non-OCV 
[11/02 17:23:07    159s] # Parasitics Mode: SPEF/RCDB
[11/02 17:23:07    159s] # Signoff Settings: SI Off 
[11/02 17:23:07    159s] #################################################################################
[11/02 17:23:07    159s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:23:07    159s] Calculate delays in BcWc mode...
[11/02 17:23:07    159s] Topological Sorting (REAL = 0:00:00.0, MEM = 1515.2M, InitMEM = 1515.2M)
[11/02 17:23:07    159s] Start delay calculation (fullDC) (1 T). (MEM=1515.16)
[11/02 17:23:07    159s] End AAE Lib Interpolated Model. (MEM=1531.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:23:08    159s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:23:08    159s] End delay calculation. (MEM=1531.36 CPU=0:00:00.2 REAL=0:00:01.0)
[11/02 17:23:08    159s] End delay calculation (fullDC). (MEM=1531.36 CPU=0:00:00.4 REAL=0:00:01.0)
[11/02 17:23:08    159s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1531.4M) ***
[11/02 17:23:08    159s] 
[11/02 17:23:08    159s] Begin Power Analysis
[11/02 17:23:08    159s] 
[11/02 17:23:08    159s]     0.00V	    VSS
[11/02 17:23:08    159s]     1.08V	    VDD
[11/02 17:23:08    159s] Begin Processing Timing Library for Power Calculation
[11/02 17:23:08    159s] 
[11/02 17:23:08    159s] Begin Processing Timing Library for Power Calculation
[11/02 17:23:08    159s] 
[11/02 17:23:08    159s] 
[11/02 17:23:08    159s] 
[11/02 17:23:08    159s] Begin Processing Power Net/Grid for Power Calculation
[11/02 17:23:08    159s] 
[11/02 17:23:08    159s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1296.56MB/2404.97MB/1335.28MB)
[11/02 17:23:08    159s] 
[11/02 17:23:08    159s] Begin Processing Timing Window Data for Power Calculation
[11/02 17:23:08    159s] 
[11/02 17:23:08    159s] clk_input(10MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1296.57MB/2404.97MB/1335.28MB)
[11/02 17:23:08    159s] 
[11/02 17:23:08    160s] The following 1290 nets have been defined in previous VCD files
[11/02 17:23:08    160s] The transition density and duty cycle have been overriden with current file:
[11/02 17:23:08    160s] b7[31]
[11/02 17:23:08    160s] b7[30]
[11/02 17:23:08    160s] b7[29]
[11/02 17:23:08    160s] b7[28]
[11/02 17:23:08    160s] b7[27]
[11/02 17:23:08    160s] b7[26]
[11/02 17:23:08    160s] b7[25]
[11/02 17:23:08    160s] b7[24]
[11/02 17:23:08    160s] b7[23]
[11/02 17:23:08    160s] b7[22]
[11/02 17:23:08    160s] b7[21]
[11/02 17:23:08    160s] b7[20]
[11/02 17:23:08    160s] b7[19]
[11/02 17:23:08    160s] b7[18]
[11/02 17:23:08    160s] b7[17]
[11/02 17:23:08    160s] b7[16]
[11/02 17:23:08    160s] b7[15]
[11/02 17:23:08    160s] b7[14]
[11/02 17:23:08    160s] b7[13]
[11/02 17:23:08    160s] b7[12]
[11/02 17:23:08    160s] b7[11]
[11/02 17:23:08    160s] b7[10]
[11/02 17:23:08    160s] b7[9]
[11/02 17:23:08    160s] b7[8]
[11/02 17:23:08    160s] b7[7]
[11/02 17:23:08    160s] b7[6]
[11/02 17:23:08    160s] b7[5]
[11/02 17:23:08    160s] b7[4]
[11/02 17:23:08    160s] b7[3]
[11/02 17:23:08    160s] b7[2]
[11/02 17:23:08    160s] b7[1]
[11/02 17:23:08    160s] b7[0]
[11/02 17:23:08    160s] b6[31]
[11/02 17:23:08    160s] b6[30]
[11/02 17:23:08    160s] b6[29]
[11/02 17:23:08    160s] b6[28]
[11/02 17:23:08    160s] b6[27]
[11/02 17:23:08    160s] b6[26]
[11/02 17:23:08    160s] b6[25]
[11/02 17:23:08    160s] b6[24]
[11/02 17:23:08    160s] b6[23]
[11/02 17:23:08    160s] b6[22]
[11/02 17:23:08    160s] b6[21]
[11/02 17:23:08    160s] b6[20]
[11/02 17:23:08    160s] b6[19]
[11/02 17:23:08    160s] b6[18]
[11/02 17:23:08    160s] b6[17]
[11/02 17:23:08    160s] b6[16]
[11/02 17:23:08    160s] b6[15]
[11/02 17:23:08    160s] b6[14]
[11/02 17:23:08    160s] b6[13]
[11/02 17:23:08    160s] b6[12]
[11/02 17:23:08    160s] b6[11]
[11/02 17:23:08    160s] b6[10]
[11/02 17:23:08    160s] b6[9]
[11/02 17:23:08    160s] b6[8]
[11/02 17:23:08    160s] b6[7]
[11/02 17:23:08    160s] b6[6]
[11/02 17:23:08    160s] b6[5]
[11/02 17:23:08    160s] b6[4]
[11/02 17:23:08    160s] b6[3]
[11/02 17:23:08    160s] b6[2]
[11/02 17:23:08    160s] b6[1]
[11/02 17:23:08    160s] b6[0]
[11/02 17:23:08    160s] b5[31]
[11/02 17:23:08    160s] b5[30]
[11/02 17:23:08    160s] b5[29]
[11/02 17:23:08    160s] b5[28]
[11/02 17:23:08    160s] b5[27]
[11/02 17:23:08    160s] b5[26]
[11/02 17:23:08    160s] b5[25]
[11/02 17:23:08    160s] b5[24]
[11/02 17:23:08    160s] b5[23]
[11/02 17:23:08    160s] b5[22]
[11/02 17:23:08    160s] b5[21]
[11/02 17:23:08    160s] b5[20]
[11/02 17:23:08    160s] b5[19]
[11/02 17:23:08    160s] b5[18]
[11/02 17:23:08    160s] b5[17]
[11/02 17:23:08    160s] b5[16]
[11/02 17:23:08    160s] b5[15]
[11/02 17:23:08    160s] b5[14]
[11/02 17:23:08    160s] b5[13]
[11/02 17:23:08    160s] b5[12]
[11/02 17:23:08    160s] b5[11]
[11/02 17:23:08    160s] b5[10]
[11/02 17:23:08    160s] b5[9]
[11/02 17:23:08    160s] b5[8]
[11/02 17:23:08    160s] b5[7]
[11/02 17:23:08    160s] b5[6]
[11/02 17:23:08    160s] b5[5]
[11/02 17:23:08    160s] b5[4]
[11/02 17:23:08    160s] b5[3]
[11/02 17:23:08    160s] b5[2]
[11/02 17:23:08    160s] b5[1]
[11/02 17:23:08    160s] b5[0]
[11/02 17:23:08    160s] b4[31]
[11/02 17:23:08    160s] b4[30]
[11/02 17:23:08    160s] b4[29]
[11/02 17:23:08    160s] b4[28]
[11/02 17:23:08    160s] b4[27]
[11/02 17:23:08    160s] b4[26]
[11/02 17:23:08    160s] b4[25]
[11/02 17:23:08    160s] b4[24]
[11/02 17:23:08    160s] b4[23]
[11/02 17:23:08    160s] b4[22]
[11/02 17:23:08    160s] b4[21]
[11/02 17:23:08    160s] b4[20]
[11/02 17:23:08    160s] b4[19]
[11/02 17:23:08    160s] b4[18]
[11/02 17:23:08    160s] b4[17]
[11/02 17:23:08    160s] b4[16]
[11/02 17:23:08    160s] b4[15]
[11/02 17:23:08    160s] b4[14]
[11/02 17:23:08    160s] b4[13]
[11/02 17:23:08    160s] b4[12]
[11/02 17:23:08    160s] b4[11]
[11/02 17:23:08    160s] b4[10]
[11/02 17:23:08    160s] b4[9]
[11/02 17:23:08    160s] b4[8]
[11/02 17:23:08    160s] b4[7]
[11/02 17:23:08    160s] b4[6]
[11/02 17:23:08    160s] b4[5]
[11/02 17:23:08    160s] b4[4]
[11/02 17:23:08    160s] b4[3]
[11/02 17:23:08    160s] b4[2]
[11/02 17:23:08    160s] b4[1]
[11/02 17:23:08    160s] b4[0]
[11/02 17:23:08    160s] b3[31]
[11/02 17:23:08    160s] b3[30]
[11/02 17:23:08    160s] b3[29]
[11/02 17:23:08    160s] b3[28]
[11/02 17:23:08    160s] b3[27]
[11/02 17:23:08    160s] b3[26]
[11/02 17:23:08    160s] b3[25]
[11/02 17:23:08    160s] b3[24]
[11/02 17:23:08    160s] b3[23]
[11/02 17:23:08    160s] b3[22]
[11/02 17:23:08    160s] b3[21]
[11/02 17:23:08    160s] b3[20]
[11/02 17:23:08    160s] b3[19]
[11/02 17:23:08    160s] b3[18]
[11/02 17:23:08    160s] b3[17]
[11/02 17:23:08    160s] b3[16]
[11/02 17:23:08    160s] b3[15]
[11/02 17:23:08    160s] b3[14]
[11/02 17:23:08    160s] b3[13]
[11/02 17:23:08    160s] b3[12]
[11/02 17:23:08    160s] b3[11]
[11/02 17:23:08    160s] b3[10]
[11/02 17:23:08    160s] b3[9]
[11/02 17:23:08    160s] b3[8]
[11/02 17:23:08    160s] b3[7]
[11/02 17:23:08    160s] b3[6]
[11/02 17:23:08    160s] b3[5]
[11/02 17:23:08    160s] b3[4]
[11/02 17:23:08    160s] b3[3]
[11/02 17:23:08    160s] b3[2]
[11/02 17:23:08    160s] b3[1]
[11/02 17:23:08    160s] b3[0]
[11/02 17:23:08    160s] b2[31]
[11/02 17:23:08    160s] b2[30]
[11/02 17:23:08    160s] b2[29]
[11/02 17:23:08    160s] b2[28]
[11/02 17:23:08    160s] b2[27]
[11/02 17:23:08    160s] b2[26]
[11/02 17:23:08    160s] b2[25]
[11/02 17:23:08    160s] b2[24]
[11/02 17:23:08    160s] b2[23]
[11/02 17:23:08    160s] b2[22]
[11/02 17:23:08    160s] b2[21]
[11/02 17:23:08    160s] b2[20]
[11/02 17:23:08    160s] b2[19]
[11/02 17:23:08    160s] b2[18]
[11/02 17:23:08    160s] b2[17]
[11/02 17:23:08    160s] b2[16]
[11/02 17:23:08    160s] b2[15]
[11/02 17:23:08    160s] b2[14]
[11/02 17:23:08    160s] b2[13]
[11/02 17:23:08    160s] b2[12]
[11/02 17:23:08    160s] b2[11]
[11/02 17:23:08    160s] b2[10]
[11/02 17:23:08    160s] b2[9]
[11/02 17:23:08    160s] b2[8]
[11/02 17:23:08    160s] b2[7]
[11/02 17:23:08    160s] b2[6]
[11/02 17:23:08    160s] b2[5]
[11/02 17:23:08    160s] b2[4]
[11/02 17:23:08    160s] b2[3]
[11/02 17:23:08    160s] b2[2]
[11/02 17:23:08    160s] b2[1]
[11/02 17:23:08    160s] b2[0]
[11/02 17:23:08    160s] b1[31]
[11/02 17:23:08    160s] b1[30]
[11/02 17:23:08    160s] b1[29]
[11/02 17:23:08    160s] b1[28]
[11/02 17:23:08    160s] b1[27]
[11/02 17:23:08    160s] b1[26]
[11/02 17:23:08    160s] b1[25]
[11/02 17:23:08    160s] b1[24]
[11/02 17:23:08    160s] b1[23]
[11/02 17:23:08    160s] b1[22]
[11/02 17:23:08    160s] b1[21]
[11/02 17:23:08    160s] b1[20]
[11/02 17:23:08    160s] b1[19]
[11/02 17:23:08    160s] b1[18]
[11/02 17:23:08    160s] b1[17]
[11/02 17:23:08    160s] b1[16]
[11/02 17:23:08    160s] b1[15]
[11/02 17:23:08    160s] b1[14]
[11/02 17:23:08    160s] b1[13]
[11/02 17:23:08    160s] b1[12]
[11/02 17:23:08    160s] b1[11]
[11/02 17:23:08    160s] b1[10]
[11/02 17:23:08    160s] b1[9]
[11/02 17:23:08    160s] b1[8]
[11/02 17:23:08    160s] b1[7]
[11/02 17:23:08    160s] b1[6]
[11/02 17:23:08    160s] b1[5]
[11/02 17:23:08    160s] b1[4]
[11/02 17:23:08    160s] b1[3]
[11/02 17:23:08    160s] b1[2]
[11/02 17:23:08    160s] b1[1]
[11/02 17:23:08    160s] b1[0]
[11/02 17:23:08    160s] b0[31]
[11/02 17:23:08    160s] b0[30]
[11/02 17:23:08    160s] b0[29]
[11/02 17:23:08    160s] b0[28]
[11/02 17:23:08    160s] b0[27]
[11/02 17:23:08    160s] b0[26]
[11/02 17:23:08    160s] b0[25]
[11/02 17:23:08    160s] b0[24]
[11/02 17:23:08    160s] b0[23]
[11/02 17:23:08    160s] b0[22]
[11/02 17:23:08    160s] b0[21]
[11/02 17:23:08    160s] b0[20]
[11/02 17:23:08    160s] b0[19]
[11/02 17:23:08    160s] b0[18]
[11/02 17:23:08    160s] b0[17]
[11/02 17:23:08    160s] b0[16]
[11/02 17:23:08    160s] b0[15]
[11/02 17:23:08    160s] b0[14]
[11/02 17:23:08    160s] b0[13]
[11/02 17:23:08    160s] b0[12]
[11/02 17:23:08    160s] b0[11]
[11/02 17:23:08    160s] b0[10]
[11/02 17:23:08    160s] b0[9]
[11/02 17:23:08    160s] b0[8]
[11/02 17:23:08    160s] b0[7]
[11/02 17:23:08    160s] b0[6]
[11/02 17:23:08    160s] b0[5]
[11/02 17:23:08    160s] b0[4]
[11/02 17:23:08    160s] b0[3]
[11/02 17:23:08    160s] b0[2]
[11/02 17:23:08    160s] b0[1]
[11/02 17:23:08    160s] b0[0]
[11/02 17:23:08    160s] a7[31]
[11/02 17:23:08    160s] a7[30]
[11/02 17:23:08    160s] a7[29]
[11/02 17:23:08    160s] a7[28]
[11/02 17:23:08    160s] a7[27]
[11/02 17:23:08    160s] a7[26]
[11/02 17:23:08    160s] a7[25]
[11/02 17:23:08    160s] a7[24]
[11/02 17:23:08    160s] a7[23]
[11/02 17:23:08    160s] a7[22]
[11/02 17:23:08    160s] a7[21]
[11/02 17:23:08    160s] a7[20]
[11/02 17:23:08    160s] a7[19]
[11/02 17:23:08    160s] a7[18]
[11/02 17:23:08    160s] a7[17]
[11/02 17:23:08    160s] a7[16]
[11/02 17:23:08    160s] a7[15]
[11/02 17:23:08    160s] a7[14]
[11/02 17:23:08    160s] a7[13]
[11/02 17:23:08    160s] a7[12]
[11/02 17:23:08    160s] a7[11]
[11/02 17:23:08    160s] a7[10]
[11/02 17:23:08    160s] a7[9]
[11/02 17:23:08    160s] a7[8]
[11/02 17:23:08    160s] a7[7]
[11/02 17:23:08    160s] a7[6]
[11/02 17:23:08    160s] a7[5]
[11/02 17:23:08    160s] a7[4]
[11/02 17:23:08    160s] a7[3]
[11/02 17:23:08    160s] a7[2]
[11/02 17:23:08    160s] a7[1]
[11/02 17:23:08    160s] a7[0]
[11/02 17:23:08    160s] a3[31]
[11/02 17:23:08    160s] a3[30]
[11/02 17:23:08    160s] a3[29]
[11/02 17:23:08    160s] a3[28]
[11/02 17:23:08    160s] a3[27]
[11/02 17:23:08    160s] a3[26]
[11/02 17:23:08    160s] a3[25]
[11/02 17:23:08    160s] a3[24]
[11/02 17:23:08    160s] a3[23]
[11/02 17:23:08    160s] a3[22]
[11/02 17:23:08    160s] a3[21]
[11/02 17:23:08    160s] a3[20]
[11/02 17:23:08    160s] a3[19]
[11/02 17:23:08    160s] a3[18]
[11/02 17:23:08    160s] a3[17]
[11/02 17:23:08    160s] a3[16]
[11/02 17:23:08    160s] a3[15]
[11/02 17:23:08    160s] a3[14]
[11/02 17:23:08    160s] a3[13]
[11/02 17:23:08    160s] a3[12]
[11/02 17:23:08    160s] a3[11]
[11/02 17:23:08    160s] a3[10]
[11/02 17:23:08    160s] a3[9]
[11/02 17:23:08    160s] a3[8]
[11/02 17:23:08    160s] a3[7]
[11/02 17:23:08    160s] a3[6]
[11/02 17:23:08    160s] a3[5]
[11/02 17:23:08    160s] a3[4]
[11/02 17:23:08    160s] a3[3]
[11/02 17:23:08    160s] a3[2]
[11/02 17:23:08    160s] a3[1]
[11/02 17:23:08    160s] a3[0]
[11/02 17:23:08    160s] a2[31]
[11/02 17:23:08    160s] a2[30]
[11/02 17:23:08    160s] a2[29]
[11/02 17:23:08    160s] a2[28]
[11/02 17:23:08    160s] a2[27]
[11/02 17:23:08    160s] a2[26]
[11/02 17:23:08    160s] a2[25]
[11/02 17:23:08    160s] a2[24]
[11/02 17:23:08    160s] a2[23]
[11/02 17:23:08    160s] a2[22]
[11/02 17:23:08    160s] a2[21]
[11/02 17:23:08    160s] a2[20]
[11/02 17:23:08    160s] a2[19]
[11/02 17:23:08    160s] a2[18]
[11/02 17:23:08    160s] a2[17]
[11/02 17:23:08    160s] a2[16]
[11/02 17:23:08    160s] a2[15]
[11/02 17:23:08    160s] a2[14]
[11/02 17:23:08    160s] a2[13]
[11/02 17:23:08    160s] a2[12]
[11/02 17:23:08    160s] a2[11]
[11/02 17:23:08    160s] a2[10]
[11/02 17:23:08    160s] a2[9]
[11/02 17:23:08    160s] a2[8]
[11/02 17:23:08    160s] a2[7]
[11/02 17:23:08    160s] a2[6]
[11/02 17:23:08    160s] a2[5]
[11/02 17:23:08    160s] a2[4]
[11/02 17:23:08    160s] a2[3]
[11/02 17:23:08    160s] a2[2]
[11/02 17:23:08    160s] a2[1]
[11/02 17:23:08    160s] a2[0]
[11/02 17:23:08    160s] a1[31]
[11/02 17:23:08    160s] a1[30]
[11/02 17:23:08    160s] a1[29]
[11/02 17:23:08    160s] a1[28]
[11/02 17:23:08    160s] a1[27]
[11/02 17:23:08    160s] a1[26]
[11/02 17:23:08    160s] a1[25]
[11/02 17:23:08    160s] a1[24]
[11/02 17:23:08    160s] a1[23]
[11/02 17:23:08    160s] a1[22]
[11/02 17:23:08    160s] a1[21]
[11/02 17:23:08    160s] a1[20]
[11/02 17:23:08    160s] a1[19]
[11/02 17:23:08    160s] a1[18]
[11/02 17:23:08    160s] a1[17]
[11/02 17:23:08    160s] a1[16]
[11/02 17:23:08    160s] a1[15]
[11/02 17:23:08    160s] a1[14]
[11/02 17:23:08    160s] a1[13]
[11/02 17:23:08    160s] a1[12]
[11/02 17:23:08    160s] a1[11]
[11/02 17:23:08    160s] a1[10]
[11/02 17:23:08    160s] a1[9]
[11/02 17:23:08    160s] a1[8]
[11/02 17:23:08    160s] a1[7]
[11/02 17:23:08    160s] a1[6]
[11/02 17:23:08    160s] a1[5]
[11/02 17:23:08    160s] a1[4]
[11/02 17:23:08    160s] a1[3]
[11/02 17:23:08    160s] a1[2]
[11/02 17:23:08    160s] a1[1]
[11/02 17:23:08    160s] a1[0]
[11/02 17:23:08    160s] a0[31]
[11/02 17:23:08    160s] a0[30]
[11/02 17:23:08    160s] a0[29]
[11/02 17:23:08    160s] a0[28]
[11/02 17:23:08    160s] a0[27]
[11/02 17:23:08    160s] a0[26]
[11/02 17:23:08    160s] a0[25]
[11/02 17:23:08    160s] a0[24]
[11/02 17:23:08    160s] a0[23]
[11/02 17:23:08    160s] a0[22]
[11/02 17:23:08    160s] a0[21]
[11/02 17:23:08    160s] a0[20]
[11/02 17:23:08    160s] a0[19]
[11/02 17:23:08    160s] a0[18]
[11/02 17:23:08    160s] a0[17]
[11/02 17:23:08    160s] a0[16]
[11/02 17:23:08    160s] a0[15]
[11/02 17:23:08    160s] a0[14]
[11/02 17:23:08    160s] a0[13]
[11/02 17:23:08    160s] a0[12]
[11/02 17:23:08    160s] a0[11]
[11/02 17:23:08    160s] a0[10]
[11/02 17:23:08    160s] a0[9]
[11/02 17:23:08    160s] a0[8]
[11/02 17:23:08    160s] a0[7]
[11/02 17:23:08    160s] a0[6]
[11/02 17:23:08    160s] a0[5]
[11/02 17:23:08    160s] a0[4]
[11/02 17:23:08    160s] a0[3]
[11/02 17:23:08    160s] a0[2]
[11/02 17:23:08    160s] a0[1]
[11/02 17:23:08    160s] a0[0]
[11/02 17:23:08    160s] carry
[11/02 17:23:08    160s] counter[2]
[11/02 17:23:08    160s] counter[1]
[11/02 17:23:08    160s] counter[0]
[11/02 17:23:08    160s] ready
[11/02 17:23:08    160s] s_out[256]
[11/02 17:23:08    160s] s_out[255]
[11/02 17:23:08    160s] s_out[254]
[11/02 17:23:08    160s] s_out[253]
[11/02 17:23:08    160s] s_out[252]
[11/02 17:23:08    160s] s_out[251]
[11/02 17:23:08    160s] s_out[250]
[11/02 17:23:08    160s] s_out[249]
[11/02 17:23:08    160s] s_out[248]
[11/02 17:23:08    160s] s_out[247]
[11/02 17:23:08    160s] s_out[246]
[11/02 17:23:08    160s] s_out[245]
[11/02 17:23:08    160s] s_out[244]
[11/02 17:23:08    160s] s_out[243]
[11/02 17:23:08    160s] s_out[242]
[11/02 17:23:08    160s] s_out[241]
[11/02 17:23:08    160s] s_out[240]
[11/02 17:23:08    160s] s_out[239]
[11/02 17:23:08    160s] s_out[238]
[11/02 17:23:08    160s] s_out[237]
[11/02 17:23:08    160s] s_out[236]
[11/02 17:23:08    160s] s_out[235]
[11/02 17:23:08    160s] s_out[234]
[11/02 17:23:08    160s] s_out[233]
[11/02 17:23:08    160s] s_out[232]
[11/02 17:23:08    160s] s_out[231]
[11/02 17:23:08    160s] s_out[230]
[11/02 17:23:08    160s] s_out[229]
[11/02 17:23:08    160s] s_out[228]
[11/02 17:23:08    160s] s_out[227]
[11/02 17:23:08    160s] s_out[226]
[11/02 17:23:08    160s] s_out[225]
[11/02 17:23:08    160s] s_out[224]
[11/02 17:23:08    160s] s_out[223]
[11/02 17:23:08    160s] s_out[222]
[11/02 17:23:08    160s] s_out[221]
[11/02 17:23:08    160s] s_out[220]
[11/02 17:23:08    160s] s_out[219]
[11/02 17:23:08    160s] s_out[218]
[11/02 17:23:08    160s] s_out[217]
[11/02 17:23:08    160s] s_out[216]
[11/02 17:23:08    160s] s_out[215]
[11/02 17:23:08    160s] s_out[214]
[11/02 17:23:08    160s] s_out[213]
[11/02 17:23:08    160s] s_out[212]
[11/02 17:23:08    160s] s_out[211]
[11/02 17:23:08    160s] s_out[210]
[11/02 17:23:08    160s] s_out[209]
[11/02 17:23:08    160s] s_out[208]
[11/02 17:23:08    160s] s_out[207]
[11/02 17:23:08    160s] s_out[206]
[11/02 17:23:08    160s] s_out[205]
[11/02 17:23:08    160s] s_out[204]
[11/02 17:23:08    160s] s_out[203]
[11/02 17:23:08    160s] s_out[202]
[11/02 17:23:08    160s] s_out[201]
[11/02 17:23:08    160s] s_out[200]
[11/02 17:23:08    160s] s_out[199]
[11/02 17:23:08    160s] s_out[198]
[11/02 17:23:08    160s] s_out[197]
[11/02 17:23:08    160s] s_out[196]
[11/02 17:23:08    160s] s_out[195]
[11/02 17:23:08    160s] s_out[194]
[11/02 17:23:08    160s] s_out[193]
[11/02 17:23:08    160s] s_out[192]
[11/02 17:23:08    160s] s_out[191]
[11/02 17:23:08    160s] s_out[190]
[11/02 17:23:08    160s] s_out[189]
[11/02 17:23:08    160s] s_out[188]
[11/02 17:23:08    160s] s_out[187]
[11/02 17:23:08    160s] s_out[186]
[11/02 17:23:08    160s] s_out[185]
[11/02 17:23:08    160s] s_out[184]
[11/02 17:23:08    160s] s_out[183]
[11/02 17:23:08    160s] s_out[182]
[11/02 17:23:08    160s] s_out[181]
[11/02 17:23:08    160s] s_out[180]
[11/02 17:23:08    160s] s_out[179]
[11/02 17:23:08    160s] s_out[178]
[11/02 17:23:08    160s] s_out[177]
[11/02 17:23:08    160s] s_out[176]
[11/02 17:23:08    160s] s_out[175]
[11/02 17:23:08    160s] s_out[174]
[11/02 17:23:08    160s] s_out[173]
[11/02 17:23:08    160s] s_out[172]
[11/02 17:23:08    160s] s_out[171]
[11/02 17:23:08    160s] s_out[170]
[11/02 17:23:08    160s] s_out[169]
[11/02 17:23:08    160s] s_out[168]
[11/02 17:23:08    160s] s_out[167]
[11/02 17:23:08    160s] s_out[166]
[11/02 17:23:08    160s] s_out[165]
[11/02 17:23:08    160s] s_out[164]
[11/02 17:23:08    160s] s_out[163]
[11/02 17:23:08    160s] s_out[162]
[11/02 17:23:08    160s] s_out[161]
[11/02 17:23:08    160s] s_out[160]
[11/02 17:23:08    160s] s_out[159]
[11/02 17:23:08    160s] s_out[158]
[11/02 17:23:08    160s] s_out[157]
[11/02 17:23:08    160s] s_out[156]
[11/02 17:23:08    160s] s_out[155]
[11/02 17:23:08    160s] s_out[154]
[11/02 17:23:08    160s] s_out[153]
[11/02 17:23:08    160s] s_out[152]
[11/02 17:23:08    160s] s_out[151]
[11/02 17:23:08    160s] s_out[150]
[11/02 17:23:08    160s] s_out[149]
[11/02 17:23:08    160s] s_out[148]
[11/02 17:23:08    160s] s_out[147]
[11/02 17:23:08    160s] s_out[146]
[11/02 17:23:08    160s] s_out[145]
[11/02 17:23:08    160s] s_out[144]
[11/02 17:23:08    160s] s_out[143]
[11/02 17:23:08    160s] s_out[142]
[11/02 17:23:08    160s] s_out[141]
[11/02 17:23:08    160s] s_out[140]
[11/02 17:23:08    160s] s_out[139]
[11/02 17:23:08    160s] s_out[138]
[11/02 17:23:08    160s] s_out[137]
[11/02 17:23:08    160s] s_out[136]
[11/02 17:23:08    160s] s_out[135]
[11/02 17:23:08    160s] s_out[134]
[11/02 17:23:08    160s] s_out[133]
[11/02 17:23:08    160s] s_out[132]
[11/02 17:23:08    160s] s_out[131]
[11/02 17:23:08    160s] s_out[130]
[11/02 17:23:08    160s] s_out[129]
[11/02 17:23:08    160s] s_out[128]
[11/02 17:23:08    160s] s_out[127]
[11/02 17:23:08    160s] s_out[126]
[11/02 17:23:08    160s] s_out[125]
[11/02 17:23:08    160s] s_out[124]
[11/02 17:23:08    160s] s_out[123]
[11/02 17:23:08    160s] s_out[122]
[11/02 17:23:08    160s] s_out[121]
[11/02 17:23:08    160s] s_out[120]
[11/02 17:23:08    160s] s_out[119]
[11/02 17:23:08    160s] s_out[118]
[11/02 17:23:08    160s] s_out[117]
[11/02 17:23:08    160s] s_out[116]
[11/02 17:23:08    160s] s_out[115]
[11/02 17:23:08    160s] s_out[114]
[11/02 17:23:08    160s] s_out[113]
[11/02 17:23:08    160s] s_out[112]
[11/02 17:23:08    160s] s_out[111]
[11/02 17:23:08    160s] s_out[110]
[11/02 17:23:08    160s] s_out[109]
[11/02 17:23:08    160s] s_out[108]
[11/02 17:23:08    160s] s_out[107]
[11/02 17:23:08    160s] s_out[106]
[11/02 17:23:08    160s] s_out[105]
[11/02 17:23:08    160s] s_out[104]
[11/02 17:23:08    160s] s_out[103]
[11/02 17:23:08    160s] s_out[102]
[11/02 17:23:08    160s] s_out[101]
[11/02 17:23:08    160s] s_out[100]
[11/02 17:23:08    160s] s_out[99]
[11/02 17:23:08    160s] s_out[98]
[11/02 17:23:08    160s] s_out[97]
[11/02 17:23:08    160s] s_out[96]
[11/02 17:23:08    160s] s_out[95]
[11/02 17:23:08    160s] s_out[94]
[11/02 17:23:08    160s] s_out[93]
[11/02 17:23:08    160s] s_out[92]
[11/02 17:23:08    160s] s_out[91]
[11/02 17:23:08    160s] s_out[90]
[11/02 17:23:08    160s] s_out[89]
[11/02 17:23:08    160s] s_out[88]
[11/02 17:23:08    160s] s_out[87]
[11/02 17:23:08    160s] s_out[86]
[11/02 17:23:08    160s] s_out[85]
[11/02 17:23:08    160s] s_out[84]
[11/02 17:23:08    160s] s_out[83]
[11/02 17:23:08    160s] s_out[82]
[11/02 17:23:08    160s] s_out[81]
[11/02 17:23:08    160s] s_out[80]
[11/02 17:23:08    160s] s_out[79]
[11/02 17:23:08    160s] s_out[78]
[11/02 17:23:08    160s] s_out[77]
[11/02 17:23:08    160s] s_out[76]
[11/02 17:23:08    160s] s_out[75]
[11/02 17:23:08    160s] s_out[74]
[11/02 17:23:08    160s] s_out[73]
[11/02 17:23:08    160s] s_out[72]
[11/02 17:23:08    160s] s_out[71]
[11/02 17:23:08    160s] s_out[70]
[11/02 17:23:08    160s] s_out[69]
[11/02 17:23:08    160s] s_out[68]
[11/02 17:23:08    160s] s_out[67]
[11/02 17:23:08    160s] s_out[66]
[11/02 17:23:08    160s] s_out[65]
[11/02 17:23:08    160s] s_out[64]
[11/02 17:23:08    160s] s_out[63]
[11/02 17:23:08    160s] s_out[62]
[11/02 17:23:08    160s] s_out[61]
[11/02 17:23:08    160s] s_out[60]
[11/02 17:23:08    160s] s_out[59]
[11/02 17:23:08    160s] s_out[58]
[11/02 17:23:08    160s] s_out[57]
[11/02 17:23:08    160s] s_out[56]
[11/02 17:23:08    160s] s_out[55]
[11/02 17:23:08    160s] s_out[54]
[11/02 17:23:08    160s] s_out[53]
[11/02 17:23:08    160s] s_out[52]
[11/02 17:23:08    160s] s_out[51]
[11/02 17:23:08    160s] s_out[50]
[11/02 17:23:08    160s] s_out[49]
[11/02 17:23:08    160s] s_out[48]
[11/02 17:23:08    160s] s_out[47]
[11/02 17:23:08    160s] s_out[46]
[11/02 17:23:08    160s] s_out[45]
[11/02 17:23:08    160s] s_out[44]
[11/02 17:23:08    160s] s_out[43]
[11/02 17:23:08    160s] s_out[42]
[11/02 17:23:08    160s] s_out[41]
[11/02 17:23:08    160s] s_out[40]
[11/02 17:23:08    160s] s_out[39]
[11/02 17:23:08    160s] s_out[38]
[11/02 17:23:08    160s] s_out[37]
[11/02 17:23:08    160s] s_out[36]
[11/02 17:23:08    160s] s_out[35]
[11/02 17:23:08    160s] s_out[34]
[11/02 17:23:08    160s] s_out[33]
[11/02 17:23:08    160s] s_out[32]
[11/02 17:23:08    160s] s_out[31]
[11/02 17:23:08    160s] s_out[30]
[11/02 17:23:08    160s] s_out[29]
[11/02 17:23:08    160s] s_out[28]
[11/02 17:23:08    160s] s_out[27]
[11/02 17:23:08    160s] s_out[26]
[11/02 17:23:08    160s] s_out[25]
[11/02 17:23:08    160s] s_out[24]
[11/02 17:23:08    160s] s_out[23]
[11/02 17:23:08    160s] s_out[22]
[11/02 17:23:08    160s] s_out[21]
[11/02 17:23:08    160s] s_out[20]
[11/02 17:23:08    160s] s_out[19]
[11/02 17:23:08    160s] s_out[18]
[11/02 17:23:08    160s] s_out[17]
[11/02 17:23:08    160s] s_out[16]
[11/02 17:23:08    160s] s_out[15]
[11/02 17:23:08    160s] s_out[14]
[11/02 17:23:08    160s] s_out[13]
[11/02 17:23:08    160s] s_out[12]
[11/02 17:23:08    160s] s_out[11]
[11/02 17:23:08    160s] s_out[10]
[11/02 17:23:08    160s] s_out[9]
[11/02 17:23:08    160s] s_out[8]
[11/02 17:23:08    160s] s_out[7]
[11/02 17:23:08    160s] s_out[6]
[11/02 17:23:08    160s] s_out[5]
[11/02 17:23:08    160s] s_out[4]
[11/02 17:23:08    160s] s_out[3]
[11/02 17:23:08    160s] s_out[2]
[11/02 17:23:08    160s] s_out[1]
[11/02 17:23:08    160s] s_out[0]
[11/02 17:23:08    160s] start
[11/02 17:23:08    160s] write
[11/02 17:23:08    160s] b_in[255]
[11/02 17:23:08    160s] b_in[254]
[11/02 17:23:08    160s] b_in[253]
[11/02 17:23:08    160s] b_in[252]
[11/02 17:23:08    160s] b_in[251]
[11/02 17:23:08    160s] b_in[250]
[11/02 17:23:08    160s] b_in[249]
[11/02 17:23:08    160s] b_in[248]
[11/02 17:23:08    160s] b_in[247]
[11/02 17:23:08    160s] b_in[246]
[11/02 17:23:08    160s] b_in[245]
[11/02 17:23:08    160s] b_in[244]
[11/02 17:23:08    160s] b_in[243]
[11/02 17:23:08    160s] b_in[242]
[11/02 17:23:08    160s] b_in[241]
[11/02 17:23:08    160s] b_in[240]
[11/02 17:23:08    160s] b_in[239]
[11/02 17:23:08    160s] b_in[238]
[11/02 17:23:08    160s] b_in[237]
[11/02 17:23:08    160s] b_in[236]
[11/02 17:23:08    160s] b_in[235]
[11/02 17:23:08    160s] b_in[234]
[11/02 17:23:08    160s] b_in[233]
[11/02 17:23:08    160s] b_in[232]
[11/02 17:23:08    160s] b_in[231]
[11/02 17:23:08    160s] b_in[230]
[11/02 17:23:08    160s] b_in[229]
[11/02 17:23:08    160s] b_in[228]
[11/02 17:23:08    160s] b_in[227]
[11/02 17:23:08    160s] b_in[226]
[11/02 17:23:08    160s] b_in[225]
[11/02 17:23:08    160s] b_in[224]
[11/02 17:23:08    160s] b_in[223]
[11/02 17:23:08    160s] b_in[222]
[11/02 17:23:08    160s] b_in[221]
[11/02 17:23:08    160s] b_in[220]
[11/02 17:23:08    160s] b_in[219]
[11/02 17:23:08    160s] b_in[218]
[11/02 17:23:08    160s] b_in[217]
[11/02 17:23:08    160s] b_in[216]
[11/02 17:23:08    160s] b_in[215]
[11/02 17:23:08    160s] b_in[214]
[11/02 17:23:08    160s] b_in[213]
[11/02 17:23:08    160s] b_in[212]
[11/02 17:23:08    160s] b_in[211]
[11/02 17:23:08    160s] b_in[210]
[11/02 17:23:08    160s] b_in[209]
[11/02 17:23:08    160s] b_in[208]
[11/02 17:23:08    160s] b_in[207]
[11/02 17:23:08    160s] b_in[206]
[11/02 17:23:08    160s] b_in[205]
[11/02 17:23:08    160s] b_in[204]
[11/02 17:23:08    160s] b_in[203]
[11/02 17:23:08    160s] b_in[202]
[11/02 17:23:08    160s] b_in[201]
[11/02 17:23:08    160s] b_in[200]
[11/02 17:23:08    160s] b_in[199]
[11/02 17:23:08    160s] b_in[198]
[11/02 17:23:08    160s] b_in[197]
[11/02 17:23:08    160s] b_in[196]
[11/02 17:23:08    160s] b_in[195]
[11/02 17:23:08    160s] b_in[194]
[11/02 17:23:08    160s] b_in[193]
[11/02 17:23:08    160s] b_in[192]
[11/02 17:23:08    160s] b_in[191]
[11/02 17:23:08    160s] b_in[190]
[11/02 17:23:08    160s] b_in[189]
[11/02 17:23:08    160s] b_in[188]
[11/02 17:23:08    160s] b_in[187]
[11/02 17:23:08    160s] b_in[186]
[11/02 17:23:08    160s] b_in[185]
[11/02 17:23:08    160s] b_in[184]
[11/02 17:23:08    160s] b_in[183]
[11/02 17:23:08    160s] b_in[182]
[11/02 17:23:08    160s] b_in[181]
[11/02 17:23:08    160s] b_in[180]
[11/02 17:23:08    160s] b_in[179]
[11/02 17:23:08    160s] b_in[178]
[11/02 17:23:08    160s] b_in[177]
[11/02 17:23:08    160s] b_in[176]
[11/02 17:23:08    160s] b_in[175]
[11/02 17:23:08    160s] b_in[174]
[11/02 17:23:08    160s] b_in[173]
[11/02 17:23:08    160s] b_in[172]
[11/02 17:23:08    160s] b_in[171]
[11/02 17:23:08    160s] b_in[170]
[11/02 17:23:08    160s] b_in[169]
[11/02 17:23:08    160s] b_in[168]
[11/02 17:23:08    160s] b_in[167]
[11/02 17:23:08    160s] b_in[166]
[11/02 17:23:08    160s] b_in[165]
[11/02 17:23:08    160s] b_in[164]
[11/02 17:23:08    160s] b_in[163]
[11/02 17:23:08    160s] b_in[162]
[11/02 17:23:08    160s] b_in[161]
[11/02 17:23:08    160s] b_in[160]
[11/02 17:23:08    160s] b_in[159]
[11/02 17:23:08    160s] b_in[158]
[11/02 17:23:08    160s] b_in[157]
[11/02 17:23:08    160s] b_in[156]
[11/02 17:23:08    160s] b_in[155]
[11/02 17:23:08    160s] b_in[154]
[11/02 17:23:08    160s] b_in[153]
[11/02 17:23:08    160s] b_in[152]
[11/02 17:23:08    160s] b_in[151]
[11/02 17:23:08    160s] b_in[150]
[11/02 17:23:08    160s] b_in[149]
[11/02 17:23:08    160s] b_in[148]
[11/02 17:23:08    160s] b_in[147]
[11/02 17:23:08    160s] b_in[146]
[11/02 17:23:08    160s] b_in[145]
[11/02 17:23:08    160s] b_in[144]
[11/02 17:23:08    160s] b_in[143]
[11/02 17:23:08    160s] b_in[142]
[11/02 17:23:08    160s] b_in[141]
[11/02 17:23:08    160s] b_in[140]
[11/02 17:23:08    160s] b_in[139]
[11/02 17:23:08    160s] b_in[138]
[11/02 17:23:08    160s] b_in[137]
[11/02 17:23:08    160s] b_in[136]
[11/02 17:23:08    160s] b_in[135]
[11/02 17:23:08    160s] b_in[134]
[11/02 17:23:08    160s] b_in[133]
[11/02 17:23:08    160s] b_in[132]
[11/02 17:23:08    160s] b_in[131]
[11/02 17:23:08    160s] b_in[130]
[11/02 17:23:08    160s] b_in[129]
[11/02 17:23:08    160s] b_in[128]
[11/02 17:23:08    160s] b_in[127]
[11/02 17:23:08    160s] b_in[126]
[11/02 17:23:08    160s] b_in[125]
[11/02 17:23:08    160s] b_in[124]
[11/02 17:23:08    160s] b_in[123]
[11/02 17:23:08    160s] b_in[122]
[11/02 17:23:08    160s] b_in[121]
[11/02 17:23:08    160s] b_in[120]
[11/02 17:23:08    160s] b_in[119]
[11/02 17:23:08    160s] b_in[118]
[11/02 17:23:08    160s] b_in[117]
[11/02 17:23:08    160s] b_in[116]
[11/02 17:23:08    160s] b_in[115]
[11/02 17:23:08    160s] b_in[114]
[11/02 17:23:08    160s] b_in[113]
[11/02 17:23:08    160s] b_in[112]
[11/02 17:23:08    160s] b_in[111]
[11/02 17:23:08    160s] b_in[110]
[11/02 17:23:08    160s] b_in[109]
[11/02 17:23:08    160s] b_in[108]
[11/02 17:23:08    160s] b_in[107]
[11/02 17:23:08    160s] b_in[106]
[11/02 17:23:08    160s] b_in[105]
[11/02 17:23:08    160s] b_in[104]
[11/02 17:23:08    160s] b_in[103]
[11/02 17:23:08    160s] b_in[102]
[11/02 17:23:08    160s] b_in[101]
[11/02 17:23:08    160s] b_in[100]
[11/02 17:23:08    160s] b_in[99]
[11/02 17:23:08    160s] b_in[98]
[11/02 17:23:08    160s] b_in[97]
[11/02 17:23:08    160s] b_in[96]
[11/02 17:23:08    160s] b_in[95]
[11/02 17:23:08    160s] b_in[94]
[11/02 17:23:08    160s] b_in[93]
[11/02 17:23:08    160s] b_in[92]
[11/02 17:23:08    160s] b_in[91]
[11/02 17:23:08    160s] b_in[90]
[11/02 17:23:08    160s] b_in[89]
[11/02 17:23:08    160s] b_in[88]
[11/02 17:23:08    160s] b_in[87]
[11/02 17:23:08    160s] b_in[86]
[11/02 17:23:08    160s] b_in[85]
[11/02 17:23:08    160s] b_in[84]
[11/02 17:23:08    160s] b_in[83]
[11/02 17:23:08    160s] b_in[82]
[11/02 17:23:08    160s] b_in[81]
[11/02 17:23:08    160s] b_in[80]
[11/02 17:23:08    160s] b_in[79]
[11/02 17:23:08    160s] b_in[78]
[11/02 17:23:08    160s] b_in[77]
[11/02 17:23:08    160s] b_in[76]
[11/02 17:23:08    160s] b_in[75]
[11/02 17:23:08    160s] b_in[74]
[11/02 17:23:08    160s] b_in[73]
[11/02 17:23:08    160s] b_in[72]
[11/02 17:23:08    160s] b_in[71]
[11/02 17:23:08    160s] b_in[70]
[11/02 17:23:08    160s] b_in[69]
[11/02 17:23:08    160s] b_in[68]
[11/02 17:23:08    160s] b_in[67]
[11/02 17:23:08    160s] b_in[66]
[11/02 17:23:08    160s] b_in[65]
[11/02 17:23:08    160s] b_in[64]
[11/02 17:23:08    160s] b_in[63]
[11/02 17:23:08    160s] b_in[62]
[11/02 17:23:08    160s] b_in[61]
[11/02 17:23:08    160s] b_in[60]
[11/02 17:23:08    160s] b_in[59]
[11/02 17:23:08    160s] b_in[58]
[11/02 17:23:08    160s] b_in[57]
[11/02 17:23:08    160s] b_in[56]
[11/02 17:23:08    160s] b_in[55]
[11/02 17:23:08    160s] b_in[54]
[11/02 17:23:08    160s] b_in[53]
[11/02 17:23:08    160s] b_in[52]
[11/02 17:23:08    160s] b_in[51]
[11/02 17:23:08    160s] b_in[50]
[11/02 17:23:08    160s] b_in[49]
[11/02 17:23:08    160s] b_in[48]
[11/02 17:23:08    160s] b_in[47]
[11/02 17:23:08    160s] b_in[46]
[11/02 17:23:08    160s] b_in[45]
[11/02 17:23:08    160s] b_in[44]
[11/02 17:23:08    160s] b_in[43]
[11/02 17:23:08    160s] b_in[42]
[11/02 17:23:08    160s] b_in[41]
[11/02 17:23:08    160s] b_in[40]
[11/02 17:23:08    160s] b_in[39]
[11/02 17:23:08    160s] b_in[38]
[11/02 17:23:08    160s] b_in[37]
[11/02 17:23:08    160s] b_in[36]
[11/02 17:23:08    160s] b_in[35]
[11/02 17:23:08    160s] b_in[34]
[11/02 17:23:08    160s] b_in[33]
[11/02 17:23:08    160s] b_in[32]
[11/02 17:23:08    160s] b_in[31]
[11/02 17:23:08    160s] b_in[30]
[11/02 17:23:08    160s] b_in[29]
[11/02 17:23:08    160s] b_in[28]
[11/02 17:23:08    160s] b_in[27]
[11/02 17:23:08    160s] b_in[26]
[11/02 17:23:08    160s] b_in[25]
[11/02 17:23:08    160s] b_in[24]
[11/02 17:23:08    160s] b_in[23]
[11/02 17:23:08    160s] b_in[22]
[11/02 17:23:08    160s] b_in[21]
[11/02 17:23:08    160s] b_in[20]
[11/02 17:23:08    160s] b_in[19]
[11/02 17:23:08    160s] b_in[18]
[11/02 17:23:08    160s] b_in[17]
[11/02 17:23:08    160s] b_in[16]
[11/02 17:23:08    160s] b_in[15]
[11/02 17:23:08    160s] b_in[14]
[11/02 17:23:08    160s] b_in[13]
[11/02 17:23:08    160s] b_in[12]
[11/02 17:23:08    160s] b_in[11]
[11/02 17:23:08    160s] b_in[10]
[11/02 17:23:08    160s] b_in[9]
[11/02 17:23:08    160s] b_in[8]
[11/02 17:23:08    160s] b_in[7]
[11/02 17:23:08    160s] b_in[6]
[11/02 17:23:08    160s] b_in[5]
[11/02 17:23:08    160s] b_in[4]
[11/02 17:23:08    160s] b_in[3]
[11/02 17:23:08    160s] b_in[2]
[11/02 17:23:08    160s] b_in[1]
[11/02 17:23:08    160s] b_in[0]
[11/02 17:23:08    160s] a6[31]
[11/02 17:23:08    160s] a6[30]
[11/02 17:23:08    160s] a6[29]
[11/02 17:23:08    160s] a6[28]
[11/02 17:23:08    160s] a6[27]
[11/02 17:23:08    160s] a6[26]
[11/02 17:23:08    160s] a6[25]
[11/02 17:23:08    160s] a6[24]
[11/02 17:23:08    160s] a6[23]
[11/02 17:23:08    160s] a6[22]
[11/02 17:23:08    160s] a6[21]
[11/02 17:23:08    160s] a6[20]
[11/02 17:23:08    160s] a6[19]
[11/02 17:23:08    160s] a6[18]
[11/02 17:23:08    160s] a6[17]
[11/02 17:23:08    160s] a6[16]
[11/02 17:23:08    160s] a6[15]
[11/02 17:23:08    160s] a6[14]
[11/02 17:23:08    160s] a6[13]
[11/02 17:23:08    160s] a6[12]
[11/02 17:23:08    160s] a6[11]
[11/02 17:23:08    160s] a6[10]
[11/02 17:23:08    160s] a6[9]
[11/02 17:23:08    160s] a6[8]
[11/02 17:23:08    160s] a6[7]
[11/02 17:23:08    160s] a6[6]
[11/02 17:23:08    160s] a6[5]
[11/02 17:23:08    160s] a6[4]
[11/02 17:23:08    160s] a6[3]
[11/02 17:23:08    160s] a6[2]
[11/02 17:23:08    160s] a6[1]
[11/02 17:23:08    160s] a6[0]
[11/02 17:23:08    160s] a_in[255]
[11/02 17:23:08    160s] a_in[254]
[11/02 17:23:08    160s] a_in[253]
[11/02 17:23:08    160s] a_in[252]
[11/02 17:23:08    160s] a_in[251]
[11/02 17:23:08    160s] a_in[250]
[11/02 17:23:08    160s] a_in[249]
[11/02 17:23:08    160s] a_in[248]
[11/02 17:23:08    160s] a_in[247]
[11/02 17:23:08    160s] a_in[246]
[11/02 17:23:08    160s] a_in[245]
[11/02 17:23:08    160s] a_in[244]
[11/02 17:23:08    160s] a_in[243]
[11/02 17:23:08    160s] a_in[242]
[11/02 17:23:08    160s] a_in[241]
[11/02 17:23:08    160s] a_in[240]
[11/02 17:23:08    160s] a_in[239]
[11/02 17:23:08    160s] a_in[238]
[11/02 17:23:08    160s] a_in[237]
[11/02 17:23:08    160s] a_in[236]
[11/02 17:23:08    160s] a_in[235]
[11/02 17:23:08    160s] a_in[234]
[11/02 17:23:08    160s] a_in[233]
[11/02 17:23:08    160s] a_in[232]
[11/02 17:23:08    160s] a_in[231]
[11/02 17:23:08    160s] a_in[230]
[11/02 17:23:08    160s] a_in[229]
[11/02 17:23:08    160s] a_in[228]
[11/02 17:23:08    160s] a_in[227]
[11/02 17:23:08    160s] a_in[226]
[11/02 17:23:08    160s] a_in[225]
[11/02 17:23:08    160s] a_in[224]
[11/02 17:23:08    160s] a_in[223]
[11/02 17:23:08    160s] a_in[222]
[11/02 17:23:08    160s] a_in[221]
[11/02 17:23:08    160s] a_in[220]
[11/02 17:23:08    160s] a_in[219]
[11/02 17:23:08    160s] a_in[218]
[11/02 17:23:08    160s] a_in[217]
[11/02 17:23:08    160s] a_in[216]
[11/02 17:23:08    160s] a_in[215]
[11/02 17:23:08    160s] a_in[214]
[11/02 17:23:08    160s] a_in[213]
[11/02 17:23:08    160s] a_in[212]
[11/02 17:23:08    160s] a_in[211]
[11/02 17:23:08    160s] a_in[210]
[11/02 17:23:08    160s] a_in[209]
[11/02 17:23:08    160s] a_in[208]
[11/02 17:23:08    160s] a_in[207]
[11/02 17:23:08    160s] a_in[206]
[11/02 17:23:08    160s] a_in[205]
[11/02 17:23:08    160s] a_in[204]
[11/02 17:23:08    160s] a_in[203]
[11/02 17:23:08    160s] a_in[202]
[11/02 17:23:08    160s] a_in[201]
[11/02 17:23:08    160s] a_in[200]
[11/02 17:23:08    160s] a_in[199]
[11/02 17:23:08    160s] a_in[198]
[11/02 17:23:08    160s] a_in[197]
[11/02 17:23:08    160s] a_in[196]
[11/02 17:23:08    160s] a_in[195]
[11/02 17:23:08    160s] a_in[194]
[11/02 17:23:08    160s] a_in[193]
[11/02 17:23:08    160s] a_in[192]
[11/02 17:23:08    160s] a_in[191]
[11/02 17:23:08    160s] a_in[190]
[11/02 17:23:08    160s] a_in[189]
[11/02 17:23:08    160s] a_in[188]
[11/02 17:23:08    160s] a_in[187]
[11/02 17:23:08    160s] a_in[186]
[11/02 17:23:08    160s] a_in[185]
[11/02 17:23:08    160s] a_in[184]
[11/02 17:23:08    160s] a_in[183]
[11/02 17:23:08    160s] a_in[182]
[11/02 17:23:08    160s] a_in[181]
[11/02 17:23:08    160s] a_in[180]
[11/02 17:23:08    160s] a_in[179]
[11/02 17:23:08    160s] a_in[178]
[11/02 17:23:08    160s] a_in[177]
[11/02 17:23:08    160s] a_in[176]
[11/02 17:23:08    160s] a_in[175]
[11/02 17:23:08    160s] a_in[174]
[11/02 17:23:08    160s] a_in[173]
[11/02 17:23:08    160s] a_in[172]
[11/02 17:23:08    160s] a_in[171]
[11/02 17:23:08    160s] a_in[170]
[11/02 17:23:08    160s] a_in[169]
[11/02 17:23:08    160s] a_in[168]
[11/02 17:23:08    160s] a_in[167]
[11/02 17:23:08    160s] a_in[166]
[11/02 17:23:08    160s] a_in[165]
[11/02 17:23:08    160s] a_in[164]
[11/02 17:23:08    160s] a_in[163]
[11/02 17:23:08    160s] a_in[162]
[11/02 17:23:08    160s] a_in[161]
[11/02 17:23:08    160s] a_in[160]
[11/02 17:23:08    160s] a_in[159]
[11/02 17:23:08    160s] a_in[158]
[11/02 17:23:08    160s] a_in[157]
[11/02 17:23:08    160s] a_in[156]
[11/02 17:23:08    160s] a_in[155]
[11/02 17:23:08    160s] a_in[154]
[11/02 17:23:08    160s] a_in[153]
[11/02 17:23:08    160s] a_in[152]
[11/02 17:23:08    160s] a_in[151]
[11/02 17:23:08    160s] a_in[150]
[11/02 17:23:08    160s] a_in[149]
[11/02 17:23:08    160s] a_in[148]
[11/02 17:23:08    160s] a_in[147]
[11/02 17:23:08    160s] a_in[146]
[11/02 17:23:08    160s] a_in[145]
[11/02 17:23:08    160s] a_in[144]
[11/02 17:23:08    160s] a_in[143]
[11/02 17:23:08    160s] a_in[142]
[11/02 17:23:08    160s] a_in[141]
[11/02 17:23:08    160s] a_in[140]
[11/02 17:23:08    160s] a_in[139]
[11/02 17:23:08    160s] a_in[138]
[11/02 17:23:08    160s] a_in[137]
[11/02 17:23:08    160s] a_in[136]
[11/02 17:23:08    160s] a_in[135]
[11/02 17:23:08    160s] a_in[134]
[11/02 17:23:08    160s] a_in[133]
[11/02 17:23:08    160s] a_in[132]
[11/02 17:23:08    160s] a_in[131]
[11/02 17:23:08    160s] a_in[130]
[11/02 17:23:08    160s] a_in[129]
[11/02 17:23:08    160s] a_in[128]
[11/02 17:23:08    160s] a_in[127]
[11/02 17:23:08    160s] a_in[126]
[11/02 17:23:08    160s] a_in[125]
[11/02 17:23:08    160s] a_in[124]
[11/02 17:23:08    160s] a_in[123]
[11/02 17:23:08    160s] a_in[122]
[11/02 17:23:08    160s] a_in[121]
[11/02 17:23:08    160s] a_in[120]
[11/02 17:23:08    160s] a_in[119]
[11/02 17:23:08    160s] a_in[118]
[11/02 17:23:08    160s] a_in[117]
[11/02 17:23:08    160s] a_in[116]
[11/02 17:23:08    160s] a_in[115]
[11/02 17:23:08    160s] a_in[114]
[11/02 17:23:08    160s] a_in[113]
[11/02 17:23:08    160s] a_in[112]
[11/02 17:23:08    160s] a_in[111]
[11/02 17:23:08    160s] a_in[110]
[11/02 17:23:08    160s] a_in[109]
[11/02 17:23:08    160s] a_in[108]
[11/02 17:23:08    160s] a_in[107]
[11/02 17:23:08    160s] a_in[106]
[11/02 17:23:08    160s] a_in[105]
[11/02 17:23:08    160s] a_in[104]
[11/02 17:23:08    160s] a_in[103]
[11/02 17:23:08    160s] a_in[102]
[11/02 17:23:08    160s] a_in[101]
[11/02 17:23:08    160s] a_in[100]
[11/02 17:23:08    160s] a_in[99]
[11/02 17:23:08    160s] a_in[98]
[11/02 17:23:08    160s] a_in[97]
[11/02 17:23:08    160s] a_in[96]
[11/02 17:23:08    160s] a_in[95]
[11/02 17:23:08    160s] a_in[94]
[11/02 17:23:08    160s] a_in[93]
[11/02 17:23:08    160s] a_in[92]
[11/02 17:23:08    160s] a_in[91]
[11/02 17:23:08    160s] a_in[90]
[11/02 17:23:08    160s] a_in[89]
[11/02 17:23:08    160s] a_in[88]
[11/02 17:23:08    160s] a_in[87]
[11/02 17:23:08    160s] a_in[86]
[11/02 17:23:08    160s] a_in[85]
[11/02 17:23:08    160s] a_in[84]
[11/02 17:23:08    160s] a_in[83]
[11/02 17:23:08    160s] a_in[82]
[11/02 17:23:08    160s] a_in[81]
[11/02 17:23:08    160s] a_in[80]
[11/02 17:23:08    160s] a_in[79]
[11/02 17:23:08    160s] a_in[78]
[11/02 17:23:08    160s] a_in[77]
[11/02 17:23:08    160s] a_in[76]
[11/02 17:23:08    160s] a_in[75]
[11/02 17:23:08    160s] a_in[74]
[11/02 17:23:08    160s] a_in[73]
[11/02 17:23:08    160s] a_in[72]
[11/02 17:23:08    160s] a_in[71]
[11/02 17:23:08    160s] a_in[70]
[11/02 17:23:08    160s] a_in[69]
[11/02 17:23:08    160s] a_in[68]
[11/02 17:23:08    160s] a_in[67]
[11/02 17:23:08    160s] a_in[66]
[11/02 17:23:08    160s] a_in[65]
[11/02 17:23:08    160s] a_in[64]
[11/02 17:23:08    160s] a_in[63]
[11/02 17:23:08    160s] a_in[62]
[11/02 17:23:08    160s] a_in[61]
[11/02 17:23:08    160s] a_in[60]
[11/02 17:23:08    160s] a_in[59]
[11/02 17:23:08    160s] a_in[58]
[11/02 17:23:08    160s] a_in[57]
[11/02 17:23:08    160s] a_in[56]
[11/02 17:23:08    160s] a_in[55]
[11/02 17:23:08    160s] a_in[54]
[11/02 17:23:08    160s] a_in[53]
[11/02 17:23:08    160s] a_in[52]
[11/02 17:23:08    160s] a_in[51]
[11/02 17:23:08    160s] a_in[50]
[11/02 17:23:08    160s] a_in[49]
[11/02 17:23:08    160s] a_in[48]
[11/02 17:23:08    160s] a_in[47]
[11/02 17:23:08    160s] a_in[46]
[11/02 17:23:08    160s] a_in[45]
[11/02 17:23:08    160s] a_in[44]
[11/02 17:23:08    160s] a_in[43]
[11/02 17:23:08    160s] a_in[42]
[11/02 17:23:08    160s] a_in[41]
[11/02 17:23:08    160s] a_in[40]
[11/02 17:23:08    160s] a_in[39]
[11/02 17:23:08    160s] a_in[38]
[11/02 17:23:08    160s] a_in[37]
[11/02 17:23:08    160s] a_in[36]
[11/02 17:23:08    160s] a_in[35]
[11/02 17:23:08    160s] a_in[34]
[11/02 17:23:08    160s] a_in[33]
[11/02 17:23:08    160s] a_in[32]
[11/02 17:23:08    160s] a_in[31]
[11/02 17:23:08    160s] a_in[30]
[11/02 17:23:08    160s] a_in[29]
[11/02 17:23:08    160s] a_in[28]
[11/02 17:23:08    160s] a_in[27]
[11/02 17:23:08    160s] a_in[26]
[11/02 17:23:08    160s] a_in[25]
[11/02 17:23:08    160s] a_in[24]
[11/02 17:23:08    160s] a_in[23]
[11/02 17:23:08    160s] a_in[22]
[11/02 17:23:08    160s] a_in[21]
[11/02 17:23:08    160s] a_in[20]
[11/02 17:23:08    160s] a_in[19]
[11/02 17:23:08    160s] a_in[18]
[11/02 17:23:08    160s] a_in[17]
[11/02 17:23:08    160s] a_in[16]
[11/02 17:23:08    160s] a_in[15]
[11/02 17:23:08    160s] a_in[14]
[11/02 17:23:08    160s] a_in[13]
[11/02 17:23:08    160s] a_in[12]
[11/02 17:23:08    160s] a_in[11]
[11/02 17:23:08    160s] a_in[10]
[11/02 17:23:08    160s] a_in[9]
[11/02 17:23:08    160s] a_in[8]
[11/02 17:23:08    160s] a_in[7]
[11/02 17:23:08    160s] a_in[6]
[11/02 17:23:08    160s] a_in[5]
[11/02 17:23:08    160s] a_in[4]
[11/02 17:23:08    160s] a_in[3]
[11/02 17:23:08    160s] a_in[2]
[11/02 17:23:08    160s] a_in[1]
[11/02 17:23:08    160s] a_in[0]
[11/02 17:23:08    160s] a5[31]
[11/02 17:23:08    160s] a5[30]
[11/02 17:23:08    160s] a5[29]
[11/02 17:23:08    160s] a5[28]
[11/02 17:23:08    160s] a5[27]
[11/02 17:23:08    160s] a5[26]
[11/02 17:23:08    160s] a5[25]
[11/02 17:23:08    160s] a5[24]
[11/02 17:23:08    160s] a5[23]
[11/02 17:23:08    160s] a5[22]
[11/02 17:23:08    160s] a5[21]
[11/02 17:23:08    160s] a5[20]
[11/02 17:23:08    160s] a5[19]
[11/02 17:23:08    160s] a5[18]
[11/02 17:23:08    160s] a5[17]
[11/02 17:23:08    160s] a5[16]
[11/02 17:23:08    160s] a5[15]
[11/02 17:23:08    160s] a5[14]
[11/02 17:23:08    160s] a5[13]
[11/02 17:23:08    160s] a5[12]
[11/02 17:23:08    160s] a5[11]
[11/02 17:23:08    160s] a5[10]
[11/02 17:23:08    160s] a5[9]
[11/02 17:23:08    160s] a5[8]
[11/02 17:23:08    160s] a5[7]
[11/02 17:23:08    160s] a5[6]
[11/02 17:23:08    160s] a5[5]
[11/02 17:23:08    160s] a5[4]
[11/02 17:23:08    160s] a5[3]
[11/02 17:23:08    160s] a5[2]
[11/02 17:23:08    160s] a5[1]
[11/02 17:23:08    160s] a5[0]
[11/02 17:23:08    160s] RST_N
[11/02 17:23:08    160s] a4[31]
[11/02 17:23:08    160s] a4[30]
[11/02 17:23:08    160s] a4[29]
[11/02 17:23:08    160s] a4[28]
[11/02 17:23:08    160s] a4[27]
[11/02 17:23:08    160s] a4[26]
[11/02 17:23:08    160s] a4[25]
[11/02 17:23:08    160s] a4[24]
[11/02 17:23:08    160s] a4[23]
[11/02 17:23:08    160s] a4[22]
[11/02 17:23:08    160s] a4[21]
[11/02 17:23:08    160s] a4[20]
[11/02 17:23:08    160s] a4[19]
[11/02 17:23:08    160s] a4[18]
[11/02 17:23:08    160s] a4[17]
[11/02 17:23:08    160s] a4[16]
[11/02 17:23:08    160s] a4[15]
[11/02 17:23:08    160s] a4[14]
[11/02 17:23:08    160s] a4[13]
[11/02 17:23:08    160s] a4[12]
[11/02 17:23:08    160s] a4[11]
[11/02 17:23:08    160s] a4[10]
[11/02 17:23:08    160s] a4[9]
[11/02 17:23:08    160s] a4[8]
[11/02 17:23:08    160s] a4[7]
[11/02 17:23:08    160s] a4[6]
[11/02 17:23:08    160s] a4[5]
[11/02 17:23:08    160s] a4[4]
[11/02 17:23:08    160s] a4[3]
[11/02 17:23:08    160s] a4[2]
[11/02 17:23:08    160s] a4[1]
[11/02 17:23:08    160s] a4[0]
[11/02 17:23:08    160s] CLK
[11/02 17:23:08    160s] Begin Processing User Attributes
[11/02 17:23:08    160s] 
[11/02 17:23:08    160s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1486.57MB/2625.97MB/1486.58MB)
[11/02 17:23:08    160s] 
[11/02 17:23:08    160s] Begin Processing Signal Activity
[11/02 17:23:08    160s] 
[11/02 17:23:08    160s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1486.61MB/2625.97MB/1486.61MB)
[11/02 17:23:08    160s] 
[11/02 17:23:08    160s] Begin Power Computation
[11/02 17:23:08    160s] 
[11/02 17:23:08    160s]       ----------------------------------------------------------
[11/02 17:23:08    160s]       # of cell(s) missing both power/leakage table: 0
[11/02 17:23:08    160s]       # of cell(s) missing power table: 0
[11/02 17:23:08    160s]       # of cell(s) missing leakage table: 0
[11/02 17:23:08    160s]       # of MSMV cell(s) missing power_level: 0
[11/02 17:23:08    160s]       ----------------------------------------------------------
[11/02 17:23:08    160s] 
[11/02 17:23:08    160s] 
[11/02 17:23:08    160s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1487.04MB/2625.97MB/1487.04MB)
[11/02 17:23:08    160s] 
[11/02 17:23:08    160s] Begin Processing User Attributes
[11/02 17:23:08    160s] 
[11/02 17:23:08    160s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1487.04MB/2625.97MB/1487.08MB)
[11/02 17:23:08    160s] 
[11/02 17:23:08    160s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1487.08MB/2625.97MB/1487.08MB)
[11/02 17:23:08    160s] 
[11/02 17:23:08    160s] *
[11/02 17:23:08    160s] 
[11/02 17:23:08    160s] 
[11/02 17:23:08    160s] 
[11/02 17:23:08    160s] Total Power
[11/02 17:23:08    160s] -----------------------------------------------------------------------------------------
[11/02 17:23:08    160s] Total Internal Power:        0.03541478 	   77.5110%%
[11/02 17:23:08    160s] Total Switching Power:       0.01004520 	   21.9856%%
[11/02 17:23:08    160s] Total Leakage Power:         0.00023002 	    0.5034%%
[11/02 17:23:08    160s] Total Power:                 0.04569000
[11/02 17:23:08    160s] -----------------------------------------------------------------------------------------
[11/02 17:23:08    160s] <CMD> setAnalysisMode -checkType setup
[11/02 17:23:08    160s] <CMD> buildTimingGraph
[11/02 17:23:08    160s] <CMD> report_timing -net -max_paths 200 > postroute_setup_timing.rpt
[11/02 17:23:09    160s] <CMD> setAnalysisMode -checkType hold
[11/02 17:23:09    160s] <CMD> buildTimingGraph
[11/02 17:23:09    160s] <CMD> report_timing -net -max_paths 200 > postroute_hold_timing.rpt
[11/02 17:23:09    160s] #################################################################################
[11/02 17:23:09    160s] # Design Stage: PostRoute
[11/02 17:23:09    160s] # Design Name: mpadd32_shift
[11/02 17:23:09    160s] # Design Mode: 45nm
[11/02 17:23:09    160s] # Analysis Mode: MMMC Non-OCV 
[11/02 17:23:09    160s] # Parasitics Mode: SPEF/RCDB
[11/02 17:23:09    160s] # Signoff Settings: SI Off 
[11/02 17:23:09    160s] #################################################################################
[11/02 17:23:09    160s] AAE_INFO: 1 threads acquired from CTE.
[11/02 17:23:09    160s] Calculate delays in BcWc mode...
[11/02 17:23:09    160s] Topological Sorting (REAL = 0:00:00.0, MEM = 1736.2M, InitMEM = 1736.2M)
[11/02 17:23:09    160s] Start delay calculation (fullDC) (1 T). (MEM=1736.16)
[11/02 17:23:09    160s] *** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
[11/02 17:23:09    160s] End AAE Lib Interpolated Model. (MEM=1752.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:23:09    161s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/02 17:23:09    161s] End delay calculation. (MEM=1752.37 CPU=0:00:00.2 REAL=0:00:00.0)
[11/02 17:23:09    161s] End delay calculation (fullDC). (MEM=1752.37 CPU=0:00:00.4 REAL=0:00:00.0)
[11/02 17:23:09    161s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1752.4M) ***
[11/02 17:23:09    161s] <CMD> reportGateCount -level 5 -limit 100 -stdCellOnly -outfile postroute_area.rpt
[11/02 17:23:09    161s] Gate area 1.0260 um^2
[11/02 17:23:09    161s] [0] mpadd32_shift Gates=6884 Cells=1973 Area=7063.7 um^2
[11/02 17:23:09    161s] <CMD> reportWire postroute_wire.rpt
[11/02 17:23:09    161s] 
[11/02 17:23:09    161s] *** Memory Usage v#1 (Current mem = 1483.363M, initial mem = 231.383M) ***
[11/02 17:23:09    161s] 
[11/02 17:23:09    161s] *** Summary of all messages that are not suppressed in this session:
[11/02 17:23:09    161s] Severity  ID               Count  Summary                                  
[11/02 17:23:09    161s] WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
[11/02 17:23:09    161s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[11/02 17:23:09    161s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/02 17:23:09    161s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/02 17:23:09    161s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[11/02 17:23:09    161s] WARNING   IMPOGDS-250          1  Specified unit is smaller than the one i...
[11/02 17:23:09    161s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[11/02 17:23:09    161s] WARNING   IMPDB-2074           2  Escape fterm name for cell (%s) from (%s...
[11/02 17:23:09    161s] WARNING   IMPPP-354            1  The power planner did not generate %s st...
[11/02 17:23:09    161s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[11/02 17:23:09    161s] WARNING   IMPSR-468            4  Cannot find any standard cell pin connec...
[11/02 17:23:09    161s] WARNING   IMPSR-1253           2  Cannot find any standard cell pin connec...
[11/02 17:23:09    161s] WARNING   IMPSP-5217           2  addFiller command is running on a postRo...
[11/02 17:23:09    161s] WARNING   IMPSP-270            8  Cannot find a legal location for MASTER ...
[11/02 17:23:09    161s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[11/02 17:23:09    161s] WARNING   IMPSP-365           22  Design has inst(s) with SITE '%s', but t...
[11/02 17:23:09    161s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[11/02 17:23:09    161s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[11/02 17:23:09    161s] WARNING   IMPOPT-306           1  Found placement violations in the postRo...
[11/02 17:23:09    161s] WARNING   IMPOPT-7139          3  'setExtractRCMode -coupled false' has be...
[11/02 17:23:09    161s] WARNING   IMPCCOPT-1361        9  Routing configuration for %s nets in clo...
[11/02 17:23:09    161s] WARNING   IMPCCOPT-1261       44  The skew target of %s for %s is too smal...
[11/02 17:23:09    161s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
[11/02 17:23:09    161s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[11/02 17:23:09    161s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[11/02 17:23:09    161s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[11/02 17:23:09    161s] WARNING   GLOBAL-100          10  Global '%s' has become obsolete. It will...
[11/02 17:23:09    161s] WARNING   SDF-808              1  The software is currently operating in a...
[11/02 17:23:09    161s] WARNING   TCLCMD-1403          2  '%s'                                     
[11/02 17:23:09    161s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[11/02 17:23:09    161s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[11/02 17:23:09    161s] *** Message Summary: 191 warning(s), 2 error(s)
[11/02 17:23:09    161s] 
[11/02 17:23:09    161s] --- Ending "Innovus" (totcpu=0:02:41, real=0:03:06, mem=1483.4M) ---
