#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Apr 10 14:41:14 2016
# Process ID: 2160
# Current directory: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3156 K:\MostFrequentlyNeeded___2014\Education2011\2015_2016\SecondSemester\CR\AulasTeoricas\Aula8_11april2016\Projects2016\BM\BM.xpr
# Log file: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/vivado.log
# Journal file: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
create_bd_design "BMem"
Wrote  : <K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BMem/BMem.bd> 
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM'.)
startgroup
create_bd_cell -type ip -vlnv ua.pt:user:DC32:1.0 DC32_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 dist_mem_gen_0
endgroup
startgroup
set_property -dict [list CONFIG.depth {16} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/coe_for_block.coe} CONFIG.default_data {7}] [get_bd_cells dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/coe_for_block.coe' provided. It will be converted relative to IP Instance files '../../../../../../../coe_for_block.coe'
endgroup
connect_bd_net [get_bd_pins dist_mem_gen_0/spo] [get_bd_pins DC32_0/data_in]
create_bd_port -dir I -from 3 -to 0 sw
set_property location {1 90 -335} [get_bd_cells dist_mem_gen_0]
connect_bd_net [get_bd_ports sw] [get_bd_pins dist_mem_gen_0/a]
create_bd_port -dir I clk
connect_bd_net [get_bd_ports clk] [get_bd_pins DC32_0/clk]
create_bd_port -dir O -from 7 -to 0 an
startgroup
connect_bd_net [get_bd_ports an] [get_bd_pins DC32_0/select_display]
endgroup
create_bd_port -dir O -from 61 -to 0 seg
startgroup
connect_bd_net [get_bd_ports seg] [get_bd_pins DC32_0/segments]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
VHDL Output written to : K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BMem/hdl/BMem.vhd
VHDL Output written to : K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BMem/hdl/BMem_wrapper.vhd
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BMem_DC32_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BMem_DC32_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BMem_DC32_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block DC32_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BMem_dist_mem_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BMem_dist_mem_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BMem_dist_mem_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BMem_dist_mem_gen_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BMem/hw_handoff/BMem.hwh
Generated Block Design Tcl file K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BMem/hw_handoff/BMem_bd.tcl
Generated Hardware Definition File K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BMem/hdl/BMem.hwdef
ERROR: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
make_wrapper -files [get_files K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BMem/BMem.bd] -top
add_files -norecurse K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.srcs/sources_1/bd/BMem/hdl/BMem_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Apr 10 14:48:54 2016] Launched synth_1...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.runs/synth_1/runme.log
[Sun Apr 10 14:48:54 2016] Launched impl_1...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 936.371 ; gain = 10.465
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 965.883 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274505166A
set_property PROGRAM.FILE {K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.runs/impl_1/BMem_wrapper.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/BM/BM.runs/impl_1/BMem_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 10 14:51:05 2016...
