{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.355401",
   "Default View_TopLeft":"-129,-146",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 10 -x 3190 -y 360 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 10 -x 3190 -y 380 -defaultsOSRD
preplace port ps_emio -pg 1 -lvl 10 -x 3190 -y 340 -defaultsOSRD
preplace port port-id_sys_clk -pg 1 -lvl 0 -x 0 -y 810 -defaultsOSRD
preplace port port-id_signal_in_0 -pg 1 -lvl 0 -x 0 -y 880 -defaultsOSRD
preplace port port-id_ps_signal_in -pg 1 -lvl 0 -x 0 -y 900 -defaultsOSRD
preplace portBus din_0 -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace portBus IT_RIG -pg 1 -lvl 10 -x 3190 -y 230 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 7 -x 2280 -y 390 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 5 -x 1460 -y 270 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 7 -x 2280 -y 690 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 4 -x 1130 -y 890 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 1 -x 170 -y 700 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 8 -x 2720 -y 390 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 8 -x 2720 -y 220 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 7 -x 2280 -y 210 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 8 -x 2720 -y 80 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 9 -x 3070 -y 80 -defaultsOSRD
preplace inst util_vector_logic_4 -pg 1 -lvl 3 -x 830 -y 900 -defaultsOSRD
preplace inst util_vector_logic_6 -pg 1 -lvl 3 -x 830 -y 700 -defaultsOSRD
preplace inst util_vector_logic_7 -pg 1 -lvl 4 -x 1130 -y 690 -defaultsOSRD
preplace inst util_vector_logic_8 -pg 1 -lvl 5 -x 1460 -y 700 -defaultsOSRD
preplace inst util_vector_logic_9 -pg 1 -lvl 2 -x 480 -y 700 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 6 -x 1830 -y 660 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 170 -y 810 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 7 -x 2280 -y 960 -defaultsOSRD
preplace inst extern_trig_0 -pg 1 -lvl 2 -x 480 -y 880 -defaultsOSRD
preplace inst master_axi_full_v1_0_0 -pg 1 -lvl 6 -x 1830 -y 460 -defaultsOSRD
preplace netloc axi_gpio_0_gpio_io_o 1 8 2 NJ 230 NJ
preplace netloc clk_wiz_0_clk_out1 1 1 6 330 780 NJ 780 NJ 780 NJ 780 NJ 780 2050
preplace netloc clk_wiz_0_locked 1 1 1 320 820n
preplace netloc din_0_1 1 0 7 NJ 380 NJ 380 NJ 380 NJ 380 NJ 380 1630J 320 2060J
preplace netloc extern_trig_0_fifo_rst 1 2 5 650 810 NJ 810 NJ 810 NJ 810 2060
preplace netloc extern_trig_0_signal_enable 1 2 5 630 1020 NJ 1020 NJ 1020 NJ 1020 NJ
preplace netloc fifo_generator_0_dout 1 5 2 1670 590 2020
preplace netloc fifo_generator_0_empty 1 2 5 680 770 NJ 770 NJ 770 NJ 770 2100
preplace netloc fifo_generator_0_full 1 3 4 980 820 NJ 820 NJ 820 2040
preplace netloc fifo_generator_0_full1 1 2 5 670 800 NJ 800 NJ 800 NJ 800 2070
preplace netloc master_axi_full_v1_0_0_data_ready_trans 1 6 1 2030 410n
preplace netloc master_axi_full_v1_0_0_state_read_busy 1 0 7 20 600 NJ 600 NJ 600 NJ 600 NJ 600 NJ 600 2010
preplace netloc master_axi_full_v1_0_0_state_wait 1 1 6 330 630 NJ 630 NJ 630 NJ 630 1630J 720 2000
preplace netloc processing_system7_0_FCLK_CLK0 1 4 5 1290 370 1660 330 2080 500 2490 500 2950
preplace netloc processing_system7_0_FCLK_RESET0_N 1 4 5 1280 170 NJ 170 2070J 520 NJ 520 2960
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 5 3 1640 310 2090 90 2470
preplace netloc signal_in_0_1 1 0 2 NJ 880 NJ
preplace netloc sys_clk_1 1 0 1 NJ 810
preplace netloc util_vector_logic_1_Res 1 4 1 1280 710n
preplace netloc util_vector_logic_2_Res 1 1 1 330J 700n
preplace netloc util_vector_logic_4_Res 1 3 1 N 900
preplace netloc util_vector_logic_6_Res 1 3 1 980 690n
preplace netloc util_vector_logic_7_Res 1 4 1 NJ 690
preplace netloc util_vector_logic_8_Res 1 5 1 1650 450n
preplace netloc util_vector_logic_9_Res 1 2 1 660 700n
preplace netloc xlconstant_0_dout 1 6 1 NJ 660
preplace netloc ps_signal_in_0_1 1 0 2 NJ 900 NJ
preplace netloc master_axi_full_v1_0_0_write_done_flag 1 1 6 330 980 640J 790 NJ 790 NJ 790 NJ 790 1990
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 8 1 N 70
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 8 1 N 90
preplace netloc axi_smc_M00_AXI 1 7 1 N 380
preplace netloc axi_smc_M01_AXI 1 7 1 2460 60n
preplace netloc master_axi_full_v1_0_0_M_AXI 1 6 1 2030 370n
preplace netloc processing_system7_0_DDR 1 8 2 NJ 360 NJ
preplace netloc processing_system7_0_FIXED_IO 1 8 2 NJ 380 NJ
preplace netloc processing_system7_0_GPIO_0 1 8 2 NJ 340 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 6 3 2100 510 NJ 510 2970
preplace netloc ps7_0_axi_periph_M00_AXI 1 7 1 2480 200n
levelinfo -pg 1 0 170 480 830 1130 1460 1830 2280 2720 3070 3190
pagesize -pg 1 -db -bbox -sgen -130 0 3320 1080
"
}
{
   "da_axi4_cnt":"8",
   "da_board_cnt":"4",
   "da_bram_cntlr_cnt":"10",
   "da_clkrst_cnt":"12",
   "da_ps7_cnt":"1"
}
