Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Apr 30 13:24:59 2020
| Host         : phirasit-macbook running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file ./report/iscsi_interface_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.902        0.000                      0                12277        0.105        0.000                      0                12277        3.750        0.000                       0                  5759  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.902        0.000                      0                12277        0.105        0.000                      0                12277        3.750        0.000                       0                  5759  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/icmp_ln80_reg_2228_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.448ns  (logic 1.885ns (22.313%)  route 6.563ns (77.687%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/ap_clk
    SLICE_X59Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/icmp_ln80_reg_2228_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/icmp_ln80_reg_2228_reg[0]/Q
                         net (fo=10, routed)          1.383     2.812    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_107_0
    SLICE_X75Y39         LUT3 (Prop_lut3_I1_O)        0.152     2.964 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_1_i_33/O
                         net (fo=2, routed)           0.443     3.407    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/select_ln195_1_fu_1604_p3[6]
    SLICE_X72Y39         LUT6 (Prop_lut6_I5_O)        0.332     3.739 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ap_CS_fsm[20]_i_3/O
                         net (fo=2, routed)           0.604     4.343    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/icmp_ln196_1_fu_1616_p2
    SLICE_X69Y39         LUT2 (Prop_lut2_I1_O)        0.117     4.460 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/instance_data_length[23]_i_3/O
                         net (fo=53, routed)          0.852     5.312    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/instance_data_address0141_out
    SLICE_X62Y37         LUT3 (Prop_lut3_I0_O)        0.332     5.644 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/instance_data_length[31]_i_8/O
                         net (fo=3, routed)           0.368     6.011    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/instance_data_length[31]_i_8_n_20
    SLICE_X63Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.135 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_44/O
                         net (fo=14, routed)          0.671     6.806    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_44_n_20
    SLICE_X56Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.930 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_130/O
                         net (fo=13, routed)          0.878     7.809    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_130_n_20
    SLICE_X55Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.933 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_67/O
                         net (fo=1, routed)           0.517     8.450    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_67_n_20
    SLICE_X54Y37         LUT6 (Prop_lut6_I4_O)        0.124     8.574 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_8__0/O
                         net (fo=2, routed)           0.847     9.421    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/addr0[7]
    RAMB36_X3Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_clk
    RAMB36_X3Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  0.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_pdu_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_pdu_in_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/ap_clk
    SLICE_X45Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_pdu_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_pdu_in_reg[18]/Q
                         net (fo=2, routed)           0.056     0.607    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_pdu_in[18]
    SLICE_X45Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_pdu_in_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5774, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/ap_clk
    SLICE_X45Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_pdu_in_reg[18]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y30         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_pdu_in_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y7   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y31  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y31  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0/SP/CLK



