{"Jerry R. Burch": [0, ["Efficient validity checking for processor verification", ["Robert B. Jones", "David L. Dill", "Jerry R. Burch"], "https://doi.org/10.1109/ICCAD.1995.479877", "iccad", 1995]], "Carl-Johan H. Seger": [0, ["The formal verification of a pipelined double-precision IEEE floating-point multiplier", ["Mark Aagaard", "Carl-Johan H. Seger"], "https://doi.org/10.1109/ICCAD.1995.479878", "iccad", 1995]], "P. A. Subrahmanyam": [0, ["Extracting RTL models from transistor netlists", ["K. J. Singh", "P. A. Subrahmanyam"], "https://doi.org/10.1109/ICCAD.1995.479879", "iccad", 1995]], "Nobuyuki Goto": [0, ["Switching activity analysis using Boolean approximation method", ["Taku Uchino", "Fumihiro Minami", "Takashi Mitsuhashi", "Nobuyuki Goto"], "https://doi.org/10.1109/ICCAD.1995.479880", "iccad", 1995]], "Pei-Chuan Yeh": [0, ["Estimation and bounding of energy consumption in burst-mode control circuits", ["Peter A. Beerel", "Kenneth Y. Yun", "Steven M. Nowick", "Pei-Chuan Yeh"], "https://doi.org/10.1109/ICCAD.1995.479881", "iccad", 1995]], "Kaushik Roy": [0, ["Statistical estimation of sequential circuit activity", ["Tan-Li Chou", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.1995.479882", "iccad", 1995]], "Jacob K. White": [0, ["Efficient reduced-order modeling for the transient simulation of three-dimensional interconnect", ["Mike Chou", "Jacob K. White"], "https://doi.org/10.1109/ICCAD.1995.479988", "iccad", 1995]], "Lawrence T. Pileggi": [0, ["Generating sparse partial inductance matrices with guaranteed stability", ["Byron Krauter", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.1995.479989", "iccad", 1995], ["Constrained multivariable optimization of transmission lines with general topologies", ["Rohini Gupta", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.1995.480003", "iccad", 1995], ["A sequential quadratic programming approach to concurrent gate and wire sizing", ["Noel Menezes", "Ross Baldick", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.1995.480005", "iccad", 1995], ["Coping with RC(L) interconnect design headaches", ["Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.1995.480019", "iccad", 1995]], "Qi-Jun Zhang": [0, ["Addressing high frequency effects in VLSI interconnects with full wave model and CFH", ["Ramachandra Achar", "Michel S. Nakhla", "Qi-Jun Zhang"], "https://doi.org/10.1109/ICCAD.1995.479990", "iccad", 1995]], "Shervin Hojat": [0, ["Clock distribution design and verification for PowerPC microprocessors", ["Shantanu Ganguly", "Shervin Hojat"], "https://doi.org/10.1109/ICCAD.1995.479991", "iccad", 1995]], "Majid Sarrafzadeh": [0, ["Activity-driven clock design for low power circuits", ["Gustavo E. Tellez", "Amir H. Farrahi", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.1995.479992", "iccad", 1995], ["System partitioning to maximize sleep time", ["Amir H. Farrahi", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.1995.480155", "iccad", 1995]], "Chung-Wen Albert Tsao": [0, ["Bounded-skew clock and Steiner routing under Elmore delay", ["Jason Cong", "Andrew B. Kahng", "Cheng-Kok Koh", "Chung-Wen Albert Tsao"], "https://doi.org/10.1109/ICCAD.1995.479993", "iccad", 1995]], "Fabio Somenzi": [0, ["Who are the variables in your neighborhood", ["Shipra Panda", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1995.479994", "iccad", 1995], ["High-density reachability analysis", ["Kavita Ravi", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1995.480006", "iccad", 1995], ["Boolean techniques for low power driven re-synthesis", ["R. Iris Bahar", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1995.480151", "iccad", 1995]], "Shuzo Yajima": [0, ["Efficient construction of binary moment diagrams for verifying arithmetic circuits", ["Kiyoharu Hamaguchi", "Akihito Morita", "Shuzo Yajima"], "https://doi.org/10.1109/ICCAD.1995.479995", "iccad", 1995]], "Leon Stok": [0, ["Be careful with don't cares", ["Daniel Brand", "Reinaldo A. Bergamaschi", "Leon Stok"], "https://doi.org/10.1109/ICCAD.1995.479996", "iccad", 1995]], "Hans-Joachim Wunderlich": [0, ["Pattern generation for a deterministic BIST scheme", ["Sybille Hellebrand", "Birgit Reeb", "Steffen Tarnick", "Hans-Joachim Wunderlich"], "https://doi.org/10.1109/ICCAD.1995.479997", "iccad", 1995], ["Test register insertion with minimum hardware cost", ["Albrecht P. Stroele", "Hans-Joachim Wunderlich"], "https://doi.org/10.1109/ICCAD.1995.479998", "iccad", 1995]], "Kwang-Ting Cheng": [0, ["Pseudo-random testing and signature analysis for mixed-signal circuits", ["Chen-Yang Pan", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.1995.479999", "iccad", 1995]], "Anirudh Devgan": [0, ["Efficient and accurate transient simulation in charge-voltage plane", ["Anirudh Devgan"], "https://doi.org/10.1109/ICCAD.1995.480000", "iccad", 1995]], "W. Cai": [0, ["A fast wavelet collocation method for high-speed VLSI circuit simulation", ["D. Zhou", "N. Chen", "W. Cai"], "https://doi.org/10.1109/ICCAD.1995.480001", "iccad", 1995]], "Erich Barke": [0, ["A formal approach to nonlinear analog circuit verification", ["Lars Hedrich", "Erich Barke"], "https://doi.org/10.1109/ICCAD.1995.480002", "iccad", 1995]], "Ting-Ting Y. Lin": [0, ["Optimal wire sizing and buffer insertion for low power and a generalized delay model", ["John Lillis", "Chung-Kuan Cheng", "Ting-Ting Y. Lin"], "https://doi.org/10.1109/ICCAD.1995.480004", "iccad", 1995]], "Xudong Zhao": [0, ["Hybrid decision diagrams", ["Edmund M. Clarke", "Masahiro Fujita", "Xudong Zhao"], "https://doi.org/10.1109/ICCAD.1995.480007", "iccad", 1995]], "Alexandre Yakovlev": [0, ["Synthesizing Petri nets from state-based models", ["Jordi Cortadella", "Michael Kishinevsky", "Luciano Lavagno", "Alexandre Yakovlev"], "https://doi.org/10.1109/ICCAD.1995.480008", "iccad", 1995]], "John P. Hayes": [0, ["Design verification via simulation and automatic test pattern generation", ["Hussain Al-Asaad", "John P. Hayes"], "https://doi.org/10.1109/ICCAD.1995.480009", "iccad", 1995], ["Technology mapping for field-programmable gate arrays using integer programming", ["Amit Chowdhary", "John P. Hayes"], "https://doi.org/10.1109/ICCAD.1995.480139", "iccad", 1995], ["Hierarchical timing analysis using conditional delays", ["Hakan Yalcin", "John P. Hayes"], "https://doi.org/10.1109/ICCAD.1995.480143", "iccad", 1995]], "Sreejit Chakravarty": [0, ["On adaptive diagnostic test generation", ["Yiming Gong", "Sreejit Chakravarty"], "https://doi.org/10.1109/ICCAD.1995.480010", "iccad", 1995]], "Tracy Larrabee": [0, ["Diagnosis of realistic bridging faults with single stuck-at information", ["Brian Chess", "David B. Lavo", "F. Joel Ferguson", "Tracy Larrabee"], "https://doi.org/10.1109/ICCAD.1995.480011", "iccad", 1995]], "David J. Allstot": [0, ["SUBTRACT: a program for the efficient evaluation of substrate parasitics in integrated circuits", ["Nishath K. Verghese", "David J. Allstot"], "https://doi.org/10.1109/ICCAD.1995.480012", "iccad", 1995]], "Arjan J. van Genderen": [0, ["Extraction of circuit models for substrate cross-talk", ["T. Smedes", "N. P. van der Meijs", "Arjan J. van Genderen"], "https://doi.org/10.1109/ICCAD.1995.480013", "iccad", 1995]], "Andrew T. Yang": [8.938485951404118e-09, ["Stable and efficient reduction of substrate model networks using congruence transforms", ["Kevin J. Kerns", "Ivan L. Wemple", "Andrew T. Yang"], "https://doi.org/10.1109/ICCAD.1995.480014", "iccad", 1995]], "D. F. Wong": [0, ["New algorithms for min-cut replication in partitioned circuits", ["Hannah Honghua Yang", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1995.480015", "iccad", 1995], ["Board-level multi-terminal net routing for FPGA-based logic emulation", ["Wai-Kei Mak", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1995.480138", "iccad", 1995], ["Signal integrity optimization on the pad assignment for high-speed VLSI design", ["Kai-Yuan Chao", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1995.480253", "iccad", 1995]], "Chung-Kuan Cheng": [0, ["Linear decomposition algorithm for VLSI design applications", ["Jianmin Li", "John Lillis", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.1995.480016", "iccad", 1995], ["A gradient method on the initial partition of Fiduccia-Mattheyses algorithm", ["Lung-Tien Liu", "Ming-Ter Kuo", "Shih-Chen Huang", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.1995.480017", "iccad", 1995]], "Randal E. Bryant": [0, ["Binary decision diagrams and beyond: enabling technologies for formal verification", ["Randal E. Bryant"], "https://doi.org/10.1109/ICCAD.1995.480018", "iccad", 1995]], "Lukas P. P. P. van Ginneken": [0, ["Efficient orthonormality testing for synthesis with pass-transistor selectors", ["Michel R. C. M. Berkelaar", "Lukas P. P. P. van Ginneken"], "https://doi.org/10.1109/ICCAD.1995.480021", "iccad", 1995]], "Heather Harkness": [0, ["Logic decomposition during technology mapping", ["Eric Lehman", "Yosinori Watanabe", "Joel Grodstein", "Heather Harkness"], "https://doi.org/10.1109/ICCAD.1995.480022", "iccad", 1995]], "Shiv Prakash": [0, ["Efficient use of large don't cares in high-level and logic synthesis", ["Reinaldo A. Bergamaschi", "Daniel Brand", "Leon Stok", "Michel R. C. M. Berkelaar", "Shiv Prakash"], "https://doi.org/10.1109/ICCAD.1995.480023", "iccad", 1995]], "Gaetano Borriello": [0, ["Interface co-synthesis techniques for embedded systems", ["Pai H. Chou", "Ross B. Ortega", "Gaetano Borriello"], "https://doi.org/10.1109/ICCAD.1995.480024", "iccad", 1995]], "Wayne H. Wolf": [0, ["Communication synthesis for distributed embedded systems", ["Ti-Yen Yen", "Wayne H. Wolf"], "https://doi.org/10.1109/ICCAD.1995.480025", "iccad", 1995], ["Cost optimization in ASIC implementation of periodic hard-real time systems using behavioral synthesis techniques", ["Miodrag Potkonjak", "Wayne H. Wolf"], "https://doi.org/10.1109/ICCAD.1995.480154", "iccad", 1995], ["CAD challenges in multimedia computing", ["Paul E. R. Lippens", "Vijay Nagasamy", "Wayne H. Wolf"], "https://doi.org/10.1109/ICCAD.1995.480163", "iccad", 1995]], "Kazutoshi Wakabayashi": [0, ["Design-for-debugging of application specific designs", ["Miodrag Potkonjak", "Sujit Dey", "Kazutoshi Wakabayashi"], "https://doi.org/10.1109/ICCAD.1995.480026", "iccad", 1995]], "Kurt Antreich": [0, ["A single-path-oriented fault-effect propagation in digital circuits considering multiple-path sensitization", ["Manfred Henftling", "Hannes C. Wittmann", "Kurt Antreich"], "https://doi.org/10.1109/ICCAD.1995.480027", "iccad", 1995], ["Design based analog testing by Characteristic Observation Inference", ["Walter M. Lindermeir", "Helmut E. Graeb", "Kurt Antreich"], "https://doi.org/10.1109/ICCAD.1995.480193", "iccad", 1995]], "Srimat T. Chakradhar": [0, ["Acceleration techniques for dynamic vector compaction", ["Anand Raghunathan", "Srimat T. Chakradhar"], "https://doi.org/10.1109/ICCAD.1995.480134", "iccad", 1995]], "Wolfgang Kunz": [0, ["LOT: logic optimization with testability-new transformations using recursive learning", ["Mitrajit Chatterjee", "Dhiraj K. Pradhan", "Wolfgang Kunz"], "https://doi.org/10.1109/ICCAD.1995.480135", "iccad", 1995]], "Sung-Mo Kang": [0.8804949820041656, ["An empirical model for accurate estimation of routing delay in FPGAs", ["Tanay Karnik", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1995.480136", "iccad", 1995], ["Estimation of maximum transition counts at internal nodes in CMOS VLSI circuits", ["Chin-Chi Teng", "Anthony M. Hill", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1995.480142", "iccad", 1995], ["A timing-driven data path layout synthesis with integer programming", ["Jaewon Kim", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1995.480209", "iccad", 1995]], "Rob A. Rutenbar": [0, ["Performance-driven simultaneous place and route for island-style FPGAs", ["Sudip K. Nag", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.1995.480137", "iccad", 1995]], "Akira Nagoya": [0, ["Logic synthesis for look-up table based FPGAs using functional decomposition and support minimization", ["Hiroshi Sawada", "Takayuki Suyama", "Akira Nagoya"], "https://doi.org/10.1109/ICCAD.1995.480140", "iccad", 1995]], "Wen-Zen Shen": [0, ["Compatible class encoding in Roth-Karp decomposition for two-output LUT architecture", ["Juinn-Dar Huang", "Jing-Yang Jou", "Wen-Zen Shen"], "https://doi.org/10.1109/ICCAD.1995.480141", "iccad", 1995]], "Andrew Wolfe": [0, ["Performance estimation of embedded software with instruction cache modeling", ["Yau-Tsun Steven Li", "Sharad Malik", "Andrew Wolfe"], "https://doi.org/10.1109/ICCAD.1995.480144", "iccad", 1995]], "Sharad Malik": [0, ["Memory bank and register allocation in software synthesis for ASIPs", ["Ashok Sudarsanam", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.1995.480145", "iccad", 1995], ["Fast functional simulation using branching programs", ["Pranav Ashar", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.1995.480148", "iccad", 1995]], "Steven W. K. Tjiang": [0, ["Instruction selection using binate covering for code size optimization", ["Stan Y. Liao", "Srinivas Devadas", "Kurt Keutzer", "Steven W. K. Tjiang"], "https://doi.org/10.1109/ICCAD.1995.480146", "iccad", 1995]], "Patrick Scaglia": [0, ["Fast discrete function evaluation using decision diagrams", ["Patrick C. McGeer", "Kenneth L. McMillan", "Alexander Saldanha", "Alberto L. Sangiovanni-Vincentelli", "Patrick Scaglia"], "https://doi.org/10.1109/ICCAD.1995.480147", "iccad", 1995]], "Giorgio Casinovi": [0, ["Gate-level simulation of digital circuits using multi-valued Boolean algebras", ["Scott Woods", "Giorgio Casinovi"], "https://doi.org/10.1109/ICCAD.1995.480149", "iccad", 1995]], "Keikichi Tamaru": [0, ["An iterative gate sizing approach with accurate delay evaluation", ["Guangqiu Chen", "Hidetoshi Onodera", "Keikichi Tamaru"], "https://doi.org/10.1109/ICCAD.1995.480150", "iccad", 1995]], "Massoud Pedram": [0, ["Two-level logic minimization for low power", ["Sasan Iman", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.1995.480152", "iccad", 1995], ["Delay optimal partitioning targeting low power VLSI circuits", ["Hirendu Vaishnav", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.1995.480196", "iccad", 1995]], "Rajiv Jain": [0, ["PARAS: system-level concurrent partitioning and scheduling", ["Wing Hang Wong", "Rajiv Jain"], "https://doi.org/10.1109/ICCAD.1995.480153", "iccad", 1995]], "Yosinori Watanabe": [0, ["A delay model for logic synthesis of continuously-sized networks", ["Joel Grodstein", "Eric Lehman", "Heather Harkness", "Bill Grundmann", "Yosinori Watanabe"], "https://doi.org/10.1109/ICCAD.1995.480156", "iccad", 1995]], "Weitong Chuang": [0, ["Power vs. delay in gate sizing: conflicting objectives?", ["Sachin S. Sapatnekar", "Weitong Chuang"], "https://doi.org/10.1109/ICCAD.1995.480157", "iccad", 1995]], "John P. Fishburn": [0, ["Speeding up pipelined circuits through a combination of gate sizing and clock skew optimization", ["Harsha Sathyamurthy", "Sachin S. Sapatnekar", "John P. Fishburn"], "https://doi.org/10.1109/ICCAD.1995.480158", "iccad", 1995]], "Yoji Kajitani": [0, ["Rectangle-packing-based module placement", ["Hiroshi Murata", "Kunihiro Fujiyoshi", "Shigetoshi Nakatake", "Yoji Kajitani"], "https://doi.org/10.1109/ICCAD.1995.480159", "iccad", 1995]], "Weiping Shi": [0, ["An optimal algorithm for area minimization of slicing floorplans", ["Weiping Shi"], "https://doi.org/10.1109/ICCAD.1995.480160", "iccad", 1995]], "C. L. Liu": [0, ["Re-engineering of timing constrained placements for regular architectures", ["Anmol Mathur", "K. C. Chen", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1995.480161", "iccad", 1995]], "Farid N. Najm": [0, ["Power estimation techniques for integrated circuits", ["Farid N. Najm"], "https://doi.org/10.1109/ICCAD.1995.480162", "iccad", 1995]], "Donald E. Thomas": [0, ["Address generation for memories containing multiple arrays", ["Herman Schmit", "Donald E. Thomas"], "https://doi.org/10.1109/ICCAD.1995.480164", "iccad", 1995]], "Francky Catthoor": [0, ["Background memory management for dynamic data structure intensive processing systems", ["Gjalt G. de Jong", "Bill Lin", "Carl Verdonck", "Sven Wuytack", "Francky Catthoor"], "https://doi.org/10.1109/ICCAD.1995.480165", "iccad", 1995]], "Christos A. Papachristou": [0, ["Architectural partitioning of control memory for application specific programmable processors", ["Wei Zhao", "Christos A. Papachristou"], "https://doi.org/10.1109/ICCAD.1995.480166", "iccad", 1995]], "Kuang-Chien Chen": [0, ["Cost-free scan: a low-overhead scan path design methodology", ["Chih-Chang Lin", "Mike Tien-Chien Lee", "Malgorzata Marek-Sadowska", "Kuang-Chien Chen"], "https://doi.org/10.1109/ICCAD.1995.480167", "iccad", 1995]], "Miodrag Potkonjak": [0, ["A controller-based design-for-testability technique for controller-data path circuits", ["Sujit Dey", "Vijay Gangaram", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.1995.480168", "iccad", 1995]], "Jerzy Tyszer": [0, ["On testable multipliers for fixed-width data path architectures", ["Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer"], "https://doi.org/10.1109/ICCAD.1995.480169", "iccad", 1995]], "Georges G. E. Gielen": [0, ["A high-level design and optimization tool for analog RF receiver front-ends", ["Jan Crols", "Stephane Donnay", "Michiel Steyaert", "Georges G. E. Gielen"], "https://doi.org/10.1109/ICCAD.1995.480170", "iccad", 1995]], "Heinrich Klar": [0, ["A new algorithm for the design of stable higher order single loop sigma delta analog-to-digital converters", ["S. R. Kadivar", "Doris Schmitt-Landsiedel", "Heinrich Klar"], "https://doi.org/10.1109/ICCAD.1995.480171", "iccad", 1995]], "Jose Luis Huertas": [0, ["Statistical behavioral modeling and characterization of A/D converters", ["Eduardo J. Peralias", "Adoracion Rueda", "Jose Luis Huertas"], "https://doi.org/10.1109/ICCAD.1995.480172", "iccad", 1995]], "Lei He": [0, ["Optimal wiresizing for interconnects with multiple sources", ["Jason Cong", "Lei He"], "https://doi.org/10.1109/ICCAD.1995.480173", "iccad", 1995]], "Ernest S. Kuh": [0, ["Post routing performance optimization via multi-link insertion and non-uniform wiresizing", ["Tianxiong Xue", "Ernest S. Kuh"], "https://doi.org/10.1109/ICCAD.1995.480174", "iccad", 1995]], "Wayne Wei-Ming Dai": [0, ["Single-layer fanout routing and routability analysis for Ball Grid Arrays", ["Man-Fai Yu", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.1995.480175", "iccad", 1995], ["Partitioning and reduction of RC interconnect networks based on scattering parameter macromodels", ["Haifang Liao", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.1995.480207", "iccad", 1995]], "Edwin Hsing-Mean Sha": [0, ["Push-up scheduling: Optimal polynomial-time resource constrained scheduling for multi-dimensional applications", ["Nelson L. Passos", "Edwin Hsing-Mean Sha"], "https://doi.org/10.1109/ICCAD.1995.480176", "iccad", 1995]], "Fermin Sanchez": [0, ["Time-Constrained Loop Pipelining", ["Fermin Sanchez"], "https://doi.org/10.1109/ICCAD.1995.480177", "iccad", 1995]], "Niraj K. Jha": [0, ["An iterative improvement algorithm for low power data path synthesis", ["Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.1995.480190", "iccad", 1995]], "Steven M. Nowick": [0, ["Symbolic hazard-free minimization and encoding of asynchronous finite state machines", ["Robert M. Fuhrer", "Bill Lin", "Steven M. Nowick"], "https://doi.org/10.1109/ICCAD.1995.480191", "iccad", 1995]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Sequential synthesis using S1S", ["Adnan Aziz", "Felice Balarin", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1995.480192", "iccad", 1995]], "Mani Soma": [0, ["Dynamic test signal design for analog ICs", ["Giri Devarayanadurg", "Mani Soma"], "https://doi.org/10.1109/ICCAD.1995.480194", "iccad", 1995]], "Shyh-Jye Jou": [0, ["Impulse response fault model and fault extraction for functional level analog circuit diagnosis", ["Chauchin Su", "Shenshung Chiang", "Shyh-Jye Jou"], "https://doi.org/10.1109/ICCAD.1995.480195", "iccad", 1995]], "Franc Brglez": [0, ["PROP: a recursive paradigm for area-efficient and performance oriented partitioning of large FPGA netlists", ["Roman Kuznar", "Franc Brglez"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1995.10000", "iccad", 1995]], "Malgorzata Marek-Sadowska": [0, ["Circuit partitioning with logic perturbation", ["David Ihsin Cheng", "Chih-Chang Lin", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.1995.480198", "iccad", 1995]], "Israel Koren": [0, ["Phantom redundancy: a high-level synthesis approach for manufacturability", ["Balakrishnan Iyer", "Ramesh Karri", "Israel Koren"], "https://doi.org/10.1109/ICCAD.1995.480199", "iccad", 1995]], "Thomas Lengauer": [0, ["APPlaUSE: Area and performance optimization in a unified placement and synthesis environment", ["Elof Frank", "Thomas Lengauer"], "https://doi.org/10.1109/ICCAD.1995.480200", "iccad", 1995]], "G. Venkatesh": [0, ["Synthesis of multiplier-less FIR filters with minimum number of additions", ["Mahesh Mehendale", "Sunil D. Sherlekar", "G. Venkatesh"], "https://doi.org/10.1109/ICCAD.1995.480201", "iccad", 1995]], "Peter Dahlgren": [0, ["A multiple-dominance switch-level model for simulation of short faults", ["Peter Dahlgren"], "https://doi.org/10.1109/ICCAD.1995.480202", "iccad", 1995]], "Wei-Jin Dai": [0, ["Fault emulation: a new approach to fault grading", ["Kwang-Ting Cheng", "Shi-Yu Huang", "Wei-Jin Dai"], "https://doi.org/10.1109/ICCAD.1995.480203", "iccad", 1995]], "Sudhakar M. Reddy": [0, ["Functional test generation for delay faults in combinational circuits", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1995.480204", "iccad", 1995]], "Stephen W. Director": [0, ["A novel methodology for statistical parameter extraction", ["Kannan Krishna", "Stephen W. Director"], "https://doi.org/10.1109/ICCAD.1995.480205", "iccad", 1995]], "Robert W. Dutton": [0, ["Relaxation-based harmonic balance technique for semiconductor device simulation", ["Boris Troyanovsky", "Zhiping Yu", "Lydia So", "Robert W. Dutton"], "https://doi.org/10.1109/ICCAD.1995.480206", "iccad", 1995]], "Bhargab B. Bhattacharya": [0, ["A unified approach to topology generation and area optimization of general floorplans", ["Parthasarathi Dasgupta", "Susmita Sur-Kolay", "Bhargab B. Bhattacharya"], "https://doi.org/10.1109/ICCAD.1995.480208", "iccad", 1995]], "Robert K. Brayton": [0, ["Multi-level logic optimization of FSM networks", ["Huey-Yih Wang", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1995.480254", "iccad", 1995]], "Alexander J. Suess": [0, ["Timing analysis with known false sub graphs", ["Krishna P. Belkhale", "Alexander J. Suess"], "https://doi.org/10.1109/ICCAD.1995.480255", "iccad", 1995]]}