[    7.497410] RTW: 0x000: 29 81 03 CC  00 00 50 00  00 00 04 CC  0A 0C 00 00  
[    7.497443] RTW: 0x010: 24 25 26 27  27 27 2C 2C  2E 2E 2E 02  FF FF FF FF  
[    7.497476] RTW: 0x020: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.497508] RTW: 0x030: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.497541] RTW: 0x040: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.497574] RTW: 0x050: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.497606] RTW: 0x060: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.497639] RTW: 0x070: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.497672] RTW: 0x080: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.497704] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.497737] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.497769] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF  
[    7.497802] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    7.497834] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    7.497866] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    7.497898] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    7.497930] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    7.497961] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    7.497993] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498026] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498058] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498091] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498124] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498156] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498189] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498222] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498254] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498287] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498320] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498352] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498385] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498418] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498460] RTW: hal_com_config_channel_plan chplan:0x20
[    7.582340] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    7.582354] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    7.582361] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    7.582368] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    7.582375] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    7.582381] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    7.582388] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    7.582395] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    7.582401] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    7.583615] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    7.603677] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    7.616863] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    7.632581] RTW: module init ret=0
[    8.261886] RTW: txpath=0x1, rxpath=0x1
[    8.261898] RTW: txpath_1ss:0x1, num:1
[    8.349074] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.033103] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.293103] RTW: start auth
[   10.298689] RTW: auth success, start assoc
[   10.304573] RTW: assoc success
[   10.304666] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.306209] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.306220] RTW: mac_id : 0
[   10.306226] RTW: wireless_mode : 0x0b
[   10.306231] RTW: mimo_type : 0
[   10.306237] RTW: static smps : N
[   10.306243] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.306248] RTW: rate_id : 3
[   10.306255] RTW: rssi : -1 (%), rssi_level : 0
[   10.306261] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.306267] RTW: disable_ra : N, disable_pt : N
[   10.306272] RTW: is_noisy : N
[   10.306277] RTW: txrx_state : 0
[   10.306283] RTW: curr_tx_rate : CCK_1M (L)
[   10.306289] RTW: curr_tx_bw : 20MHz
[   10.306295] RTW: curr_retry_ratio : 0
[   10.306300] RTW: ra_mask : 0x00000000000fffff
[   10.306300] 
[   10.308883] RTW: recv eapol packet 1/4
[   10.310095] RTW: send eapol packet 2/4
[   10.315675] RTW: recv eapol packet 3/4
[   10.316108] RTW: send eapol packet 4/4
[   10.317290] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.317587] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   12.816858] codec_codec_ctl: set repaly channel...
[   12.816896] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   12.816903] codec_codec_ctl: set sample rate...
[   12.816988] codec_codec_ctl: set device...
[   13.049163] codec_set_device: set device: speaker...
[   18.730251] ISP Register Monitor v1.3 initializing
[   18.730389] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[   18.757661] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[   18.769437] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[   18.769571] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[   20.346077] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   20.348553] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   20.348571] *** PROBE: ISP device allocated successfully: 80514000 ***
[   20.348588] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   20.348593] *** PROBE: ISP device mutex and spinlock initialized ***
[   20.348601] *** PROBE: Event callback structure initialized at 0x8055fa00 (offset 0xc from isp_dev) ***
[   20.348611] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   20.348619] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   20.348624] *** PROBE: Platform data: c06b5e50 ***
[   20.348629] *** PROBE: Platform data validation passed ***
[   20.348635] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   20.348641] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   20.348646] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   20.348651] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   20.348657] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   20.372567] All ISP subdev platform drivers registered successfully
[   20.375801] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   20.375814] *** Registering platform device 0 from platform data ***
[   20.378417] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   20.378432] *** tx_isp_subdev_init: pdev=c06b5b30, sd=80560000, ops=c06b6150 ***
[   20.378438] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   20.378445] *** tx_isp_subdev_init: ops=c06b6150, ops->core=c06b6184 ***
[   20.378451] *** tx_isp_subdev_init: ops->core->init=c066c2a8 ***
[   20.378457] *** tx_isp_subdev_init: Set sd->dev=c06b5b40, sd->pdev=c06b5b30 ***
[   20.378464] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   20.378470] tx_isp_module_init: Module initialized for isp-w00
[   20.378476] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   20.378482] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[   20.378489] tx_isp_subdev_init: platform_get_resource returned c06b5c28 for device isp-w00
[   20.378497] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   20.378506] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   20.378542] isp_subdev_init_clks: Using platform data clock arrays: c06b5c18
[   20.378549] isp_subdev_init_clks: Using platform data clock configs
[   20.378556] Platform data clock[0]: name=cgu_isp, rate=100000000
[   20.378567] Clock cgu_isp: set rate 100000000 Hz, result=0
[   20.378575] Clock cgu_isp enabled successfully
[   20.378581] Platform data clock[1]: name=isp, rate=65535
[   20.378589] Clock isp enabled successfully
[   20.379313] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[   20.379328] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   20.379337] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[   20.379346] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[   20.379356] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[   20.379365] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[   20.379379] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[   20.379387] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[   20.379397] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[   20.379407] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   20.379416] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   20.379426] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[   20.379435] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[   20.379445] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[   20.379454] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[   20.379463] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[   20.379472] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[   20.379481] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[   20.379491] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[   20.379502] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[   20.379511] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[   20.381334] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[   20.381347] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   20.381357] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[   20.381366] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[   20.381375] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[   20.381385] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   20.381394] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   20.381404] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   20.381429] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   20.381439] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[   20.381449] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   20.381459] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[   20.381470] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[   20.381479] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[   20.381488] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[   20.381497] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[   20.381507] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[   20.381515] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[   20.381526] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[   20.381535] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[   20.381788] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[   20.381797] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   20.381807] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   20.381816] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   20.381825] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[   20.381835] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   20.381844] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   20.381853] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   20.381863] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[   20.381872] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   20.381881] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   20.381891] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[   20.381900] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[   20.381909] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[   20.381919] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[   20.381928] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[   20.381939] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   20.381948] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   20.381957] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   20.381967] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[   20.381975] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[   20.399155] CPM clock gates configured
[   20.399168] isp_subdev_init_clks: Successfully initialized 2 clocks
[   20.399178] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5b30, sd=80560000, ourISPdev=80514000 ***
[   20.399186] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80514000 ***
[   20.399192] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   20.399197] *** DEBUG: About to check device name matches ***
[   20.399203] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   20.399210] *** LINKED CSI device: 80560000, regs: b0022000 ***
[   20.399217] *** CSI PROBE: Set dev_priv to csi_dev 80560000 AFTER subdev_init ***
[   20.399223] *** CSI PROBE: Set host_priv to csi_dev 80560000 AFTER subdev_init ***
[   20.399229] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   20.399235] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   20.399256] *** Platform device 0 (isp-w00) registered successfully ***
[   20.399263] *** Registering platform device 1 from platform data ***
[   20.406726] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   20.406741] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   20.406747] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   20.406753] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   20.406760] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   20.406766] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   20.406771] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   20.406777] *** VIC will operate in FULL mode with complete buffer operations ***
[   20.406783] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   20.406789] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   20.406795] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   20.406801] *** VIC PROBE: Stored vic_dev pointer 80560400 in subdev dev_priv ***
[   20.406807] *** VIC PROBE: Set host_priv to vic_dev 80560400 for Binary Ninja compatibility ***
[   20.406813] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   20.406821] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   20.406828] *** tx_isp_subdev_init: pdev=c06b5c48, sd=80560400, ops=c06b60d0 ***
[   20.406834] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   20.406841] *** tx_isp_subdev_init: ops=c06b60d0, ops->core=c06b60ec ***
[   20.406847] *** tx_isp_subdev_init: ops->core->init=c0681dcc ***
[   20.406853] *** tx_isp_subdev_init: Set sd->dev=c06b5c58, sd->pdev=c06b5c48 ***
[   20.406860] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   20.406866] tx_isp_module_init: Module initialized for isp-w02
[   20.406872] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   20.406880] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   20.406887] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   20.406897] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0674948, thread=c0667584, flags=0x80, name=isp-w02, dev_id=80514000) ***
[   20.406905] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0674948, thread=c0667584 ***
[   20.409211] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   20.409223] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   20.409229] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   20.409238] tx_isp_subdev_init: platform_get_resource returned c06b5d40 for device isp-w02
[   20.409246] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   20.409255] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   20.409262] isp_subdev_init_clks: Using platform data clock arrays: c06b5d30
[   20.409268] isp_subdev_init_clks: Using platform data clock configs
[   20.409275] Platform data clock[0]: name=cgu_isp, rate=100000000
[   20.409285] Clock cgu_isp: set rate 100000000 Hz, result=0
[   20.409291] Clock cgu_isp enabled successfully
[   20.409297] Platform data clock[1]: name=isp, rate=65535
[   20.409304] Clock isp enabled successfully
[   20.439155] CPM clock gates configured
[   20.439169] isp_subdev_init_clks: Successfully initialized 2 clocks
[   20.439178] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5c48, sd=80560400, ourISPdev=80514000 ***
[   20.439186] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80514000 ***
[   20.439192] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   20.439197] *** DEBUG: About to check device name matches ***
[   20.439203] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   20.439209] *** DEBUG: Retrieved vic_dev from subdev data: 80560400 ***
[   20.439215] *** DEBUG: About to set ourISPdev->vic_dev = 80560400 ***
[   20.439220] *** DEBUG: ourISPdev before linking: 80514000 ***
[   20.439226] *** DEBUG: ourISPdev->vic_dev set to: 80560400 ***
[   20.439232] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   20.439237] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   20.439243] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   20.439251] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   20.439256] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   20.439261] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   20.439267] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   20.439290] *** Platform device 1 (isp-w02) registered successfully ***
[   20.439296] *** Registering platform device 2 from platform data ***
[   20.440497] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   20.440511] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[   20.440521] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[   20.440529] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[   20.440542] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[   20.440551] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[   20.440561] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[   20.440570] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[   20.440582] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   20.440591] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   20.440601] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   20.440610] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[   20.440619] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   20.440629] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   20.440637] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   20.440647] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   20.440656] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   20.440665] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   20.440675] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   20.440684] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[   20.440693] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   20.440702] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   20.440711] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   20.440721] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   20.440730] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[   20.440739] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[   20.440749] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[   20.440765] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[   20.440773] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[   20.440783] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[   20.443940] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   20.443955] *** tx_isp_subdev_init: pdev=c06b5a58, sd=84cd9000, ops=c06b6fb4 ***
[   20.443961] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   20.443969] *** tx_isp_subdev_init: ops=c06b6fb4, ops->core=c06b6fd4 ***
[   20.443975] *** tx_isp_subdev_init: ops->core->init=c068e140 ***
[   20.443981] *** tx_isp_subdev_init: Set sd->dev=c06b5a68, sd->pdev=c06b5a58 ***
[   20.443987] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b6fb4 ***
[   20.443994] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b6150 ***
[   20.444001] tx_isp_module_init: Module initialized for isp-w01
[   20.444006] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   20.444014] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5a58, sd=84cd9000, ourISPdev=80514000 ***
[   20.444021] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80514000 ***
[   20.444027] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   20.444032] *** DEBUG: About to check device name matches ***
[   20.444038] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   20.444043] *** LINKED VIN device: 84cd9000 ***
[   20.444051] *** VIN SUBDEV OPS CONFIGURED: core=c06b6fd4, video=c06b6fc8, s_stream=c068e338 ***
[   20.444058] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   20.444064] *** VIN PROBE: Set dev_priv to vin_dev 84cd9000 AFTER subdev_init ***
[   20.444070] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   20.444088] *** Platform device 2 (isp-w01) registered successfully ***
[   20.444095] *** Registering platform device 3 from platform data ***
[   20.446581] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   20.446595] *** tx_isp_subdev_init: pdev=c06b5918, sd=85408800, ops=c06b6204 ***
[   20.446602] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   20.446609] *** tx_isp_subdev_init: ops=c06b6204, ops->core=c06bd08c ***
[   20.446614] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   20.446621] *** tx_isp_subdev_init: Set sd->dev=c06b5928, sd->pdev=c06b5918 ***
[   20.446627] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b6204 ***
[   20.446634] *** tx_isp_subdev_init: ops->sensor=c06bd080, csi_subdev_ops=c06b6150 ***
[   20.446640] tx_isp_module_init: Module initialized for isp-fs
[   20.446646] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   20.446652] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   20.446659] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   20.446665] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   20.446672] *** FS PROBE: Set dev_priv to fs_dev 85408800 AFTER subdev_init ***
[   20.446679] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   20.446698] *** Platform device 3 (isp-fs) registered successfully ***
[   20.446705] *** Registering platform device 4 from platform data ***
[   20.457303] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   20.457316] *** tx_isp_create_core_device: Creating ISP core device ***
[   20.457325] *** tx_isp_create_core_device: Core device created successfully: 80560800 ***
[   20.457332] *** CORE PROBE: Set dev_priv to core_dev 80560800 ***
[   20.457338] *** CORE PROBE: Set host_priv to core_dev 80560800 - PREVENTS BadVA CRASH ***
[   20.457345] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   20.457353] *** tx_isp_subdev_init: pdev=c06b57e0, sd=80560800, ops=c06b5f08 ***
[   20.457359] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   20.457365] *** tx_isp_subdev_init: ops=c06b5f08, ops->core=c06b5f34 ***
[   20.457371] *** tx_isp_subdev_init: ops->core->init=c067e91c ***
[   20.457378] *** tx_isp_subdev_init: Set sd->dev=c06b57f0, sd->pdev=c06b57e0 ***
[   20.457385] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   20.457390] tx_isp_module_init: Module initialized for isp-m0
[   20.457396] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   20.457404] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   20.457410] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   20.457420] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0674948, thread=c0667584, flags=0x80, name=isp-m0, dev_id=80514000) ***
[   20.457429] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0674948, thread=c0667584 ***
[   20.459207] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   20.459219] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   20.459225] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   20.459234] tx_isp_subdev_init: platform_get_resource returned c06b58e0 for device isp-m0
[   20.459242] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   20.459253] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   20.459259] isp_subdev_init_clks: Using platform data clock arrays: c06b58c8
[   20.459265] isp_subdev_init_clks: Using platform data clock configs
[   20.459273] Platform data clock[0]: name=cgu_isp, rate=100000000
[   20.459283] Clock cgu_isp: set rate 100000000 Hz, result=0
[   20.459289] Clock cgu_isp enabled successfully
[   20.459295] Platform data clock[1]: name=isp, rate=65535
[   20.459303] Clock isp enabled successfully
[   20.459309] Platform data clock[2]: name=csi, rate=65535
[   20.459323] Clock csi enabled successfully
[   20.489145] CPM clock gates configured
[   20.489158] isp_subdev_init_clks: Successfully initialized 3 clocks
[   20.489168] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b57e0, sd=80560800, ourISPdev=80514000 ***
[   20.489176] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80514000 ***
[   20.489182] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   20.489188] *** DEBUG: About to check device name matches ***
[   20.489194] *** DEBUG: CORE device name matched! Setting up Core device ***
[   20.489200] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   20.489208] *** tx_isp_link_core_device: Linking core device 80560800 to ISP device 80514000 ***
[   20.489213] *** tx_isp_link_core_device: Core device linked successfully ***
[   20.489220] *** Core subdev already registered at slot 3: 80560800 ***
[   20.489226] *** LINKED CORE device: 80560800 ***
[   20.489230] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   20.489236] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   20.489242] *** tx_isp_core_device_init: Initializing core device: 80560800 ***
[   20.489254] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   20.489260] *** tx_isp_core_device_init: Core device initialized successfully ***
[   20.489265] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   20.489272] *** tx_isp_link_core_device: Linking core device 80560800 to ISP device 80514000 ***
[   20.489278] *** tx_isp_link_core_device: Core device linked successfully ***
[   20.489284] *** Core subdev already registered at slot 3: 80560800 ***
[   20.489298] *** tx_isp_core_probe: Assigned frame_channels=80560c00 to core_dev ***
[   20.489303] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   20.489309] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   20.489314] *** tx_isp_core_probe: Calling sensor_early_init ***
[   20.489320] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   20.489325] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   20.489331] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   20.489338] ispcore_slake_module: VIC device=80560400, state=1ispcore_slake_module: Processing subdevices
[   20.489346] *** DEBUG: isp_dev=80514000, isp_dev->subdevs=80517274 ***<6>[   20.489354] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   20.489361] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   20.489368] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   20.489372] ispcore_slake_module: CSI slake success
[   20.489376] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   20.489383] *** tx_isp_vic_slake_subdev: ENTRY - sd=80560400 ***
[   20.489390] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=80560400, current state=1 ***
[   20.489396] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   20.489401] ispcore_slake_module: VIC slake success
[   20.489406] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   20.489411] ispcore_slake_module: Managing ISP clocks
[   20.489415] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   20.489423] ispcore_slake_module: Complete, result=0<6>[   20.489428] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   20.489434] *** tx_isp_core_probe: Core device setup complete ***
[   20.489439] ***   - Core device: 80560800 ***
[   20.489444] ***   - Channel count: 6 ***
[   20.489450] ***   - Linked to ISP device: 80514000 ***
[   20.489455] *** tx_isp_core_probe: Initializing core tuning system ***
[   20.489460] isp_core_tuning_init: Initializing tuning data structure
[   20.489472] isp_core_tuning_init: Tuning data structure initialized at 84d4e000
[   20.489478] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   20.489483] *** SAFE: mode_flag properly initialized using struct member access ***
[   20.489488] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   20.489493] *** tx_isp_core_probe: Set platform driver data ***
[   20.489498] *** tx_isp_core_probe: Set global core device reference ***
[   20.489504] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   20.489509] ***   - Core device: 80560800 ***
[   20.489514] ***   - Tuning device: 84d4e000 ***
[   20.489520] *** tx_isp_core_probe: Creating frame channel devices ***
[   20.489525] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   20.497753] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   20.500369] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   20.502900] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   20.505457] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   20.505468] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   20.505473] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   20.505478] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   20.505484] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   20.505493] tisp_code_create_tuning_node: Allocated dynamic major 251
[   20.517998] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   20.518009] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   20.518014] *** tx_isp_core_probe: Core probe completed successfully ***
[   20.518035] *** Platform device 4 (isp-m0) registered successfully ***
[   20.518041] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   20.518063] *** Created /proc/jz/isp directory ***
[   20.518071] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   20.518080] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   20.518086] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   20.518093] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0683b80 ***
[   20.518101] *** PROC ENTRY FIX: Using ISP device 80514000 instead of VIC device 80560400 for isp-w02 ***
[   20.518109] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   20.518116] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   20.518124] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   20.518134] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   20.518142] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   20.518148] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   20.518154] *** Misc device registration handled via main tx-isp device ***
[   20.518159] *** Misc device registration handled via main tx-isp device ***
[   20.518164] *** Misc device registration handled via main tx-isp device ***
[   20.518169] *** Misc device registration handled via main tx-isp device ***
[   20.518174] *** Misc device registration handled via main tx-isp device ***
[   20.518180] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   20.518188] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   20.518196] *** Frame channel 1 initialized: 640x360, state=2 ***
[   20.518202] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   20.518208] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 80560400 ***
[   20.518214] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   20.518218] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   20.518224] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   20.518230] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   20.518236] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   20.518241] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   20.518247] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   20.518252] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   20.518258] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   20.518263] *** PROBE: Binary Ninja reference implementation complete ***
[   20.520842] *** tx_isp_init: Platform device and driver registered successfully ***
[   20.526074] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   20.526089] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   20.526098] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   20.526246] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   20.529724] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   20.531563] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[   20.531604] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[   20.531614] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[   21.257232] === gc2053 SENSOR MODULE INIT ===
[   21.265731] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# dm
-sh: dm: not found
root@ing-wyze-cam3-a000 ~# [INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dm---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
root@ing-wyze-cam3-a000 ~# dmesg [INFO:Opus.cpp]: Encoder bitrate: 40000
[INFO:WS.cpp]: Server started on port 8089

[   25.058730] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   25.058738] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f76000 (name=gc2053) ***
[   25.058745] *** tx_isp_get_sensor: Found real sensor: 85f76000 ***
[   25.058751] csi_video_s_stream: Stream ON - CSI state set to 4
[   25.058756] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   25.058763] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   25.058770] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80560400, enable=1 ***
[   25.058776] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   25.058782] *** vic_core_s_stream: STREAM ON ***
[   25.058787] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   25.058793] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   25.058798] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   25.058806] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f76000 (name=gc2053) ***
[   25.058812] *** tx_isp_get_sensor: Found real sensor: 85f76000 ***
[   25.058818] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   25.058823] *** STREAMING: Configuring CPM registers for VIC access ***
[   25.079154] STREAMING: CPM clocks configured for VIC access
[   25.079167] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   25.079174] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   25.079181] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   25.079186] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   25.079193] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   25.079199] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   25.079204] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   25.079210] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   25.079219] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   25.079226] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   25.079233] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   25.079238] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   25.079244] *** VIC unlock: Commands written, checking VIC status register ***
[   25.079250] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   25.079256] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   25.079262] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   25.079268] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   25.079273] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   25.079278] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   25.079353] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   25.079361] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   25.079368] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   25.079376] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   25.079383] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   25.079389] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   25.079396] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   25.079403] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   25.079408] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   25.079414] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   25.079420] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   25.079426] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   25.079432] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   25.079438] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   25.079444] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   25.079450] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   25.079456] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   25.079462] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   25.079468] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   25.079474] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   25.079480] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   25.079488] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   25.079497] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   25.079504] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   25.079510] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   25.079517] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   25.079523] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   25.079528] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   25.079534] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   25.079540] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   25.079546] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   25.079551] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   25.079557] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   25.087656] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   25.109137] *** VIC IRQ: Got vic_dev=80560400 ***
[   25.113986] *** VIC IRQ: Checking vic_dev validity: vic_dev=80560400 ***
[   25.139142] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   25.145290] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   25.155078] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4630.000 ms)
[   25.155093] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   25.155103] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4630.000 ms)
[   25.155247] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   25.155257] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4710.000 ms)
[   25.155266] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   25.155276] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 4710.000 ms)
[   25.155290] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   25.155306] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4710.000 ms)
[   25.155315] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4710.000 ms)
[   25.155331] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   25.155415] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   25.165334] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   25.165347] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   25.165356] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   25.165365] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   25.165374] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   25.165383] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   25.165392] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   25.165402] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   25.165410] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   25.165420] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   25.165428] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   25.165438] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   25.165447] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   25.165456] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   25.165518] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   25.165528] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   25.165537] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   25.165546] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   25.165556] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   25.165564] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   25.165574] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   25.165582] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   25.165592] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   25.165600] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   25.165610] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   25.165619] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   25.165628] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   25.165637] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   25.165650] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   25.165659] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   25.165668] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   25.165677] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   25.165686] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   25.165695] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   25.165704] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   25.165714] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   25.165722] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   25.165732] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   25.165740] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   25.165750] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   25.165759] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   25.165768] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   25.165777] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   25.165786] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   25.165795] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   25.165804] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   25.165814] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   25.165822] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   25.165832] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   25.165841] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   25.165850] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   25.165859] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   25.165868] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   25.165878] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   25.165887] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   25.165896] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   25.165905] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   25.165914] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   25.165923] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   25.165932] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   25.165941] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   25.165950] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   25.165959] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   25.165968] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   25.165977] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   25.165986] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   25.165996] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   25.166005] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   25.166014] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   25.166023] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   25.166032] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   25.166041] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   25.166050] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   25.166060] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   25.166068] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   25.166078] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   25.166087] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   25.166096] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   25.166106] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   25.166114] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   25.166124] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   25.166133] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   25.166142] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   25.166151] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   25.166160] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   25.166170] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   25.166178] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   25.166188] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   25.166196] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   25.166206] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   25.166215] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   25.166224] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   25.166233] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   25.166242] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   25.166252] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   25.166260] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   25.166270] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   25.166279] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   25.166288] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   25.166297] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   25.166306] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   25.166316] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   25.166325] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   25.166334] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   25.166343] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   25.166352] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   25.166362] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   25.166371] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   25.166380] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   25.166389] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   25.166398] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   25.166407] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   25.166416] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   25.166425] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   25.166434] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   25.166444] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   25.166453] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   25.166462] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   25.166471] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   25.166480] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   25.166489] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   25.166498] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   25.166508] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   25.166517] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   25.166526] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   25.166535] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   25.166544] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   25.166554] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   25.169148] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   25.188122] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   25.208315] *** VIC IRQ: About to read reg 0x1e8 ***
[   25.213464] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   25.229076] *** VIC IRQ: About to read reg 0x1e0 ***
[   25.234230] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   25.239084] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   25.254178] *** VIC IRQ: Read v1_10 = 0x0 ***
[   25.258669] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   25.275114] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   25.289143] *** VIC IRQ: Register writes completed ***
[   25.294450] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   25.311620] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   25.317814] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   25.339145] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   25.358022] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   25.358033] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   25.358040] *** VIC FRAME DONE: Frame completion signaled ***
[   25.358047] *** VIC TEST 2: Manual frame done function returned -1066704596 ***
[   25.358053] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   25.358059] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   25.358065] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   25.358074] ispvic_frame_channel_qbuf: arg1=80560400, arg2=  (null)
[   25.358080] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   25.358086] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   25.358092] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   25.358099] ispvic_frame_channel_s_stream: arg1=80560400, arg2=1
[   25.358105] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80560400
[   25.358111] ispvic_frame_channel_s_stream[2489]: streamon
[   25.358117] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   25.358123] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   25.358129] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   25.358135] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   25.358142] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   25.358148] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   25.358155] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   25.358161] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   25.358167] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   25.358172] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   25.358177] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   25.358184] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   25.358191] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   25.358199] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   25.358207] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   25.358214] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   25.358221] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   25.358227] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   25.358233] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   25.358239] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   25.358246] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   25.358251] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   25.358257] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   25.358263] ispvic_frame_channel_qbuf: arg1=80560400, arg2=  (null)
[   25.358269] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   25.358279] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e8]=0xfffffffe ***
[   25.358289] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   25.358300] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   25.358306] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   25.358315] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   25.358321] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   25.358327] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   25.358333] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   25.358339] *** VIC CONTROL BANK: Detected zeros, forcing mirror from PRIMARY ***
[   25.358349] *** VIC CONTROL BANK MIRRORED: [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   25.358355] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   25.358360] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   25.358366] tx_vic_enable_irq: VIC interrupts already enabled
[   25.358371] *** tx_vic_enable_irq: completed successfully ***
[   25.358377] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   25.358383] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   25.358389] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   25.358395] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   25.358403] *** vin_s_stream: SAFE implementation - sd=84cd9000, enable=1 ***
[   25.358409] vin_s_stream: VIN state = 3, enable = 1
[   25.358415] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   25.358423] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f76000 (name=gc2053) ***
[   25.358430] *** tx_isp_get_sensor: Found real sensor: 85f76000 ***
[   25.358436] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   25.358442] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   25.358447] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   25.358454] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   25.358461] gc2053: s_stream called with enable=1
[   25.358468] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   25.358474] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   25.358480] gc2053: About to write streaming registers for interface 1
[   25.358487] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   25.358496] sensor_write: reg=0xfe val=0x00, client=8565ed00, adapter=i2c0, addr=0x37
[   25.358817] sensor_write: reg=0xfe val=0x00 SUCCESS
[   25.358824] sensor_write_array: reg[1] 0xfe=0x00 OK
[   25.358833] sensor_write: reg=0x3e val=0x91, client=8565ed00, adapter=i2c0, addr=0x37
[   25.359175] sensor_write: reg=0x3e val=0x91 SUCCESS
[   25.359183] sensor_write_array: reg[2] 0x3e=0x91 OK
[   25.359189] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   25.359196] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   25.359202] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   25.359208] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   25.359214] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   25.359221] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   25.359227] gc2053: s_stream called with enable=1
[   25.359233] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   25.359239] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   25.359245] gc2053: About to write streaming registers for interface 1
[   25.359251] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   25.359260] sensor_write: reg=0xfe val=0x00, client=8565ed00, adapter=i2c0, addr=0x37
[   25.359577] sensor_write: reg=0xfe val=0x00 SUCCESS
[   25.359585] sensor_write_array: reg[1] 0xfe=0x00 OK
[   25.359593] sensor_write: reg=0x3e val=0x91, client=8565ed00, adapter=i2c0, addr=0x37
[   25.359907] sensor_write: reg=0x3e val=0x91 SUCCESS
[   25.359914] sensor_write_array: reg[2] 0x3e=0x91 OK
[   25.359921] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   25.359927] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   25.359933] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   25.359939] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   25.359945] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   25.359981] ISP IOCTL: cmd=0x800456d0 arg=0x7fa35300
[   25.359989] TX_ISP_VIDEO_LINK_SETUP: config=0
[   25.359995] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   25.360002] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   25.360009] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   25.360014] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   25.360021] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   25.360027] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   25.360033] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   25.360039] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   25.360046] csi_video_s_stream: sd=80560000, enable=1
[   25.360051] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   25.360059] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f76000 (name=gc2053) ***
[   25.360065] *** tx_isp_get_sensor: Found real sensor: 85f76000 ***
[   25.360070] csi_video_s_stream: Stream ON - CSI state set to 4
[   25.360077] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80560400, enable=1 ***
[   25.360083] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   25.360089] *** vic_core_s_stream: STREAM ON ***
[   25.360094] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   25.360101] *** vin_s_stream: SAFE implementation - sd=84cd9000, enable=1 ***
[   25.360107] vin_s_stream: VIN state = 4, enable = 1
[   25.360112] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   25.360119] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f76000 (name=gc2053) ***
[   25.360125] *** tx_isp_get_sensor: Found real sensor: 85f76000 ***
[   25.360131] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   25.360137] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   25.360143] gc2053: s_stream called with enable=1
[   25.360149] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   25.360155] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   25.360161] gc2053: About to write streaming registers for interface 1
[   25.360167] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   25.360176] sensor_write: reg=0xfe val=0x00, client=8565ed00, adapter=i2c0, addr=0x37
[   25.360490] sensor_write: reg=0xfe val=0x00 SUCCESS
[   25.360497] sensor_write_array: reg[1] 0xfe=0x00 OK
[   25.360506] sensor_write: reg=0x3e val=0x91, client=8565ed00, adapter=i2c0, addr=0x37
[   25.360821] sensor_write: reg=0x3e val=0x91 SUCCESS
[   25.360829] sensor_write_array: reg[2] 0x3e=0x91 OK
[   25.360835] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   25.360841] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   25.360847] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   25.360853] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   25.360859] gc2053: s_stream called with enable=1
[   25.360866] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   25.360872] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   25.360878] gc2053: About to write streaming registers for interface 1
[   25.360884] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   25.360893] sensor_write: reg=0xfe val=0x00, client=8565ed00, adapter=i2c0, addr=0x37
[   25.361206] sensor_write: reg=0xfe val=0x00 SUCCESS
[   25.361213] sensor_write_array: reg[1] 0xfe=0x00 OK
[   25.361221] sensor_write: reg=0x3e val=0x91, client=8565ed00, adapter=i2c0, addr=0x37
[   25.361535] sensor_write: reg=0x3e val=0x91 SUCCESS
[   25.361541] sensor_write_array: reg[2] 0x3e=0x91 OK
[   25.361548] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   25.361554] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   25.361560] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   25.361566] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   25.520965] ISP M0 device open called from pid 2250
[   25.520999] *** REFERENCE DRIVER IMPLEMENTATION ***
[   25.521007] ISP M0 tuning buffer allocated: 80580000 (size=0x500c, aligned)
[   25.521014] tisp_par_ioctl global variable set: 80580000
[   25.521067] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   25.521075] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   25.521080] isp_core_tuning_init: Initializing tuning data structure
[   25.521098] isp_core_tuning_init: Tuning data structure initialized at 80588000
[   25.521105] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   25.521110] *** SAFE: mode_flag properly initialized using struct member access ***
[   25.521117] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 80588000
[   25.521122] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   25.521128] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   25.521135] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   25.521142] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   25.521148] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   25.521153] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   25.521159] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   25.521182] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   25.521189] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   25.521195] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   25.521203] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   25.521210] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   25.521217] CRITICAL: Cannot access saturation field at 80588024 - PREVENTING BadVA CRASH
[   25.521665] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   25.521677] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   25.521685] Set control: cmd=0x980901 value=128
[   25.521817] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   25.521826] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   25.521833] Set control: cmd=0x98091b value=128
[   25.521954] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   25.521963] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   25.521970] Set control: cmd=0x980902 value=128
[   25.521976] tisp_bcsh_saturation: saturation=128
[   25.521981] tiziano_bcsh_update: Updating BCSH parameters
[   25.521989]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   25.521994] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   25.522117] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   25.522126] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   25.522133] Set control: cmd=0x980900 value=128
[   25.522274] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   25.522284] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   25.522291] Set control: cmd=0x980901 value=128
[   25.522414] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   25.522424] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   25.522431] Set control: cmd=0x98091b value=128
[   25.522547] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   25.522555] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   25.522562] Set control: cmd=0x980902 value=128
[   25.522568] tisp_bcsh_saturation: saturation=128
[   25.522573] tiziano_bcsh_update: Updating BCSH parameters
[   25.522580]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   25.522585] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   25.522703] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   25.522711] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   25.522718] Set control: cmd=0x980900 value=128
[   25.522845] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   25.522854] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   25.522860] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   25.522991] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   25.523000] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   25.523005] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   25.523125] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   25.523135] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   25.523141] Set control: cmd=0x980914 value=0
[   25.523269] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   25.523278] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   25.523285] Set control: cmd=0x980915 value=0
[   25.523412] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   25.523421] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   25.523427] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   25.523642] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   25.523653] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   25.523659] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   25.523665] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   25.523670] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   25.523805] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   25.523816] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   25.523823] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   25.523830] csi_video_s_stream: sd=80560000, enable=0
[   25.523836] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   25.523845] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f76000 (name=gc2053) ***
[   25.523852] *** tx_isp_get_sensor: Found real sensor: 85f76000 ***
[   25.523858] csi_video_s_stream: Stream OFF - CSI state set to 3
[   25.523865] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80560400, enable=0 ***
[   25.523871] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   25.523877] *** vic_core_s_stream: STREAM OFF ***
[   25.523881] vic_core_s_stream: Stream OFF - state 4 -> 3
[   25.523889] *** vin_s_stream: SAFE implementation - sd=84cd9000, enable=0 ***
[   25.523895] vin_s_stream: VIN state = 4, enable = 0
[   25.523900] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   25.523907] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f76000 (name=gc2053) ***
[   25.523913] *** tx_isp_get_sensor: Found real sensor: 85f76000 ***
[   25.523919] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   25.523925] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   25.523933] gc2053: s_stream called with enable=0
[   25.523939] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   25.523945] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   25.523951] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   25.523961] sensor_write: reg=0xfe val=0x00, client=8565ed00, adapter=i2c0, addr=0x37
[   25.524285] sensor_write: reg=0xfe val=0x00 SUCCESS
[   25.524293] sensor_write_array: reg[1] 0xfe=0x00 OK
[   25.524301] sensor_write: reg=0x3e val=0x00, client=8565ed00, adapter=i2c0, addr=0x37
[   25.524621] sensor_write: reg=0x3e val=0x00 SUCCESS
[   25.524629] sensor_write_array: reg[2] 0x3e=0x00 OK
[   25.524635] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   25.524641] gc2053: Sensor hardware streaming stopped
[   25.524647] gc2053: s_stream called with enable=0
[   25.524654] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   25.524660] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   25.524666] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   25.524674] sensor_write: reg=0xfe val=0x00, client=8565ed00, adapter=i2c0, addr=0x37
[   25.524988] sensor_write: reg=0xfe val=0x00 SUCCESS
[   25.524995] sensor_write_array: reg[1] 0xfe=0x00 OK
[   25.525003] sensor_write: reg=0x3e val=0x00, client=8565ed00, adapter=i2c0, addr=0x37
[   25.525317] sensor_write: reg=0x3e val=0x00 SUCCESS
[   25.525323] sensor_write_array: reg[2] 0x3e=0x00 OK
[   25.525329] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   25.525335] gc2053: Sensor hardware streaming stopped
[   25.525344] ISP IOCTL: cmd=0x800456d1 arg=0x7fa35300
[   25.525350] tx_isp_video_link_destroy: Destroying links for config 0
[   25.525358] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   25.525366] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   25.525373] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   25.525379] Set control: cmd=0x8000164 value=1
[   25.525387] ISP IOCTL: cmd=0x800456d0 arg=0x7fa35300
[   25.525393] TX_ISP_VIDEO_LINK_SETUP: config=0
[   25.525399] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   25.525405] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   25.525411] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   25.525417] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   25.525423] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   25.525429] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   25.525436] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   25.525442] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   25.525447] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   25.525454] csi_video_s_stream: sd=80560000, enable=1
[   25.525459] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   25.525467] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f76000 (name=gc2053) ***
[   25.525473] *** tx_isp_get_sensor: Found real sensor: 85f76000 ***
[   25.525478] csi_video_s_stream: Stream ON - CSI state set to 4
[   25.525485] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80560400, enable=1 ***
[   25.525491] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   25.525495] *** vic_core_s_stream: STREAM ON ***
[   25.525501] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   25.525507] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   25.525513] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   25.525520] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f76000 (name=gc2053) ***
[   25.525526] *** tx_isp_get_sensor: Found real sensor: 85f76000 ***
[   25.525532] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   25.525537] *** STREAMING: Configuring CPM registers for VIC access ***
[   25.549149] STREAMING: CPM clocks configured for VIC access
[   25.549163] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   25.549169] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   25.549176] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   25.549182] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   25.549189] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   25.549195] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   25.549200] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   25.549206] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   25.549215] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   25.549221] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   25.549229] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   25.549234] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   25.549240] *** VIC unlock: Commands written, checking VIC status register ***
[   25.549247] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   25.549252] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   25.549258] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   25.549263] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   25.549269] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   25.549275] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   25.549350] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   25.549358] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   25.549365] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   25.549372] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   25.549378] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   25.549385] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   25.549392] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   25.549397] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   25.549403] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   25.549409] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   25.549415] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   25.549421] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   25.549427] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   25.549433] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   25.549439] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   25.549445] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   25.549451] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   25.549457] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   25.549464] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   25.549470] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   25.549478] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   25.549487] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   25.549493] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   25.549499] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   25.549506] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   25.549512] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   25.549518] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   25.549523] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   25.549529] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   25.549535] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   25.549540] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   25.549546] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   25.567891] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   25.588057] *** VIC IRQ: Got vic_dev=80560400 ***
[   25.592934] *** VIC IRQ: Checking vic_dev validity: vic_dev=80560400 ***
[   25.609140] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   25.615213] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   25.625325] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   25.645529] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   25.659149] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   25.675870] *** VIC IRQ: About to read reg 0x1e8 ***
[   25.681026] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   25.696629] *** VIC IRQ: About to read reg 0x1e0 ***
[   25.706747] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   25.716849] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   25.726957] *** VIC IRQ: Read v1_10 = 0x0 ***
[   25.731471] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   25.747913] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   25.758160] *** VIC IRQ: Register writes completed ***
[   25.768189] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   25.784183] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   25.799143] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   25.815789] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   25.835986] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   25.835997] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   25.836004] *** VIC FRAME DONE: Frame completion signaled ***
[   25.836011] *** VIC TEST 2: Manual frame done function returned -1066704596 ***
[   25.836017] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   25.836023] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   25.836029] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   25.836037] ispvic_frame_channel_qbuf: arg1=80560400, arg2=  (null)
[   25.836044] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   25.836050] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   25.836056] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   25.836063] ispvic_frame_channel_s_stream: arg1=80560400, arg2=1
[   25.836069] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80560400
[   25.836075] ispvic_frame_channel_s_stream[2489]: streamon
[   25.836081] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   25.836087] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   25.836093] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   25.836099] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   25.836106] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   25.836111] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   25.836119] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   25.836125] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   25.836130] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   25.836135] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   25.836141] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   25.836148] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   25.836155] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   25.836163] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   25.836171] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   25.836178] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   25.836185] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   25.836191] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   25.836197] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   25.836203] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   25.836210] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   25.836215] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   25.836221] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   25.836227] ispvic_frame_channel_qbuf: arg1=80560400, arg2=  (null)
[   25.836233] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   25.836243] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e8]=0xfffffffe ***
[   25.836253] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   25.836263] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   25.836270] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   25.836279] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   25.836285] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   25.836291] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   25.836297] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   25.836303] *** VIC CONTROL BANK: Detected zeros, forcing mirror from PRIMARY ***
[   25.836313] *** VIC CONTROL BANK MIRRORED: [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   25.836319] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   25.836324] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   25.836330] tx_vic_enable_irq: VIC interrupts already enabled
[   25.836335] *** tx_vic_enable_irq: completed successfully ***
[   25.836341] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   25.836346] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   25.836354] *** vin_s_stream: SAFE implementation - sd=84cd9000, enable=1 ***
[   25.836361] vin_s_stream: VIN state = 3, enable = 1
[   25.836367] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   25.836375] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f76000 (name=gc2053) ***
[   25.836381] *** tx_isp_get_sensor: Found real sensor: 85f76000 ***
[   25.836387] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   25.836393] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   25.836401] gc2053: s_stream called with enable=1
[   25.836407] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   25.836413] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   25.836419] gc2053: About to write streaming registers for interface 1
[   25.836425] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   25.836435] sensor_write: reg=0xfe val=0x00, client=8565ed00, adapter=i2c0, addr=0x37
[   25.836756] sensor_write: reg=0xfe val=0x00 SUCCESS
[   25.836763] sensor_write_array: reg[1] 0xfe=0x00 OK
[   25.836771] sensor_write: reg=0x3e val=0x91, client=8565ed00, adapter=i2c0, addr=0x37
[   25.837090] sensor_write: reg=0x3e val=0x91 SUCCESS
[   25.837097] sensor_write_array: reg[2] 0x3e=0x91 OK
[   25.837103] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   25.837110] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   25.837116] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   25.837122] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   25.837128] gc2053: s_stream called with enable=1
[   25.837135] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   25.837141] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   25.837147] gc2053: About to write streaming registers for interface 1
[   25.837153] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   25.837161] sensor_write: reg=0xfe val=0x00, client=8565ed00, adapter=i2c0, addr=0x37
[   25.837475] sensor_write: reg=0xfe val=0x00 SUCCESS
[   25.837482] sensor_write_array: reg[1] 0xfe=0x00 OK
[   25.837490] sensor_write: reg=0x3e val=0x91, client=8565ed00, adapter=i2c0, addr=0x37
[   25.837803] sensor_write: reg=0x3e val=0x91 SUCCESS
[   25.837810] sensor_write_array: reg[2] 0x3e=0x91 OK
[   25.837817] sensor_write_array: Complete - wrote 2 registers, 0 errorswarn: shm_init,53shm init already

[   25.837823] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   25.837829] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   25.837835] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   25.838070] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   25.838081] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   25.838088] Set control: cmd=0x980918 value=2
[   25.838232] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   25.838243] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   25.838249] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   25.838380] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   25.838389] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   25.838395] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   25.838521] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   25.838529] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   25.838535] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   25.838646] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   25.838655] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   25.838661] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   25.838811] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   25.838821] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   25.838827] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   25.838949] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   25.838958] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   25.838964] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   25.839087] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   25.839096] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   25.839102] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   25.839292] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   25.839302] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   25.839308] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   25.839527] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   25.839536] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   25.839541] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   25.839674] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   25.839683] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   25.839689] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   26.089684] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   26.089696] codec_codec_ctl: set sample rate...
[   26.089830] codec_codec_ctl: set device...
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
set jpeg streamMngCtx suceess

root@ing-wyze-cam3-a000 ~# 
root@ing-wyze-cam3-a000 ~# 
root@ing-wyze-cam3-a000 ~# reboot & exit
Connection to 192.168.50.211 closed.
matteius@matteius-VirtualBox:~/isp-latest/external/ingenic-sdk$ 
