{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1702523422668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702523422669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702523422669 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tx 5CEFA9U19I7 " "Selected device 5CEFA9U19I7 for design \"tx\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702523422677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702523422711 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702523422711 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1702523423219 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702523423235 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702523423314 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "48 48 " "No exact pin location assignment(s) for 48 pins of 48 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702523423557 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1702523431955 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "tx_if.i_clk~inputCLKENA0 194 global CLKCTRL_G10 " "tx_if.i_clk~inputCLKENA0 with 194 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1702523432256 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "tx_if.i_arst_n~inputCLKENA0 194 global CLKCTRL_G8 " "tx_if.i_arst_n~inputCLKENA0 with 194 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1702523432256 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1702523432256 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702523432257 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702523432262 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702523432263 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702523432264 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702523432265 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702523432265 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702523432266 ""}
{ "Info" "ISTA_SDC_FOUND" "tx.out.sdc " "Reading SDC File: 'tx.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1702523432888 ""}
{ "Warning" "WSTA_COMMAND_FAILED" "remove_from_collection " "Command remove_from_collection failed" { { "Warning" "WSTA_COLLECTION_MANAGER_BAD_TYPE_COLLECTION" "Positional argument collection_obj_2 \[all_clocks\] ( port ) clk " "Collection filter Positional argument collection_obj_2 with value \[all_clocks\] requires type ( port ), but found type clk." {  } {  } 0 332092 "Collection filter %1!s! with value %2!s! requires type %3!s!, but found type %4!s!." 0 0 "Design Software" 0 -1 1702523432892 ""}  } {  } 0 332055 "Command %1!s! failed" 0 0 "Fitter" 0 -1 1702523432892 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1702523432899 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1702523432900 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702523432900 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702523432900 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        Clock " "  20.000        Clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702523432900 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1702523432900 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702523432936 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702523432936 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702523432936 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1702523432971 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1702523433247 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1702523433416 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1702523433419 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1702523433435 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1702523433436 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1702523433556 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1702523433557 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1702523433574 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1702523434019 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702523434083 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702523434085 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702523434085 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702523434086 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702523434169 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702523434170 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702523434170 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702523434208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702523443245 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1702523443559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:30 " "Fitter placement preparation operations ending: elapsed time is 00:00:30" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702523473737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702523489955 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702523506668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702523506668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702523507978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X97_Y0 X108_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X97_Y0 to location X108_Y10" {  } { { "loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X97_Y0 to location X108_Y10"} { { 12 { 0 ""} 97 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702523516100 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702523516100 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702523517929 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.31 " "Total time spent on timing analysis during the Fitter is 1.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702523519478 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702523519517 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702523519967 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702523519968 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702523520408 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702523528725 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "48 " "Following 48 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.o_is_sending a permanently enabled " "Pin tx_if.o_is_sending has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.o_is_sending } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.o_tx a permanently enabled " "Pin tx_if.o_tx has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.o_tx } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_sf\[0\] a permanently disabled " "Pin tx_if.i_sf\[0\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_sf[0] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_sf\[1\] a permanently disabled " "Pin tx_if.i_sf\[1\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_sf[1] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_load_seed a permanently disabled " "Pin tx_if.i_load_seed has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_load_seed } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[0\] a permanently disabled " "Pin tx_if.i_seed\[0\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[0] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[1\] a permanently disabled " "Pin tx_if.i_seed\[1\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[1] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[2\] a permanently disabled " "Pin tx_if.i_seed\[2\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[2] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[3\] a permanently disabled " "Pin tx_if.i_seed\[3\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[3] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[4\] a permanently disabled " "Pin tx_if.i_seed\[4\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[4] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[5\] a permanently disabled " "Pin tx_if.i_seed\[5\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[5] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[6\] a permanently disabled " "Pin tx_if.i_seed\[6\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[6] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[7\] a permanently disabled " "Pin tx_if.i_seed\[7\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[7] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_send a permanently disabled " "Pin tx_if.i_send has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_send } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[0\] a permanently disabled " "Pin tx_if.i_msg\[0\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[0] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[1\] a permanently disabled " "Pin tx_if.i_msg\[1\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[1] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[2\] a permanently disabled " "Pin tx_if.i_msg\[2\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[2] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[3\] a permanently disabled " "Pin tx_if.i_msg\[3\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[3] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[4\] a permanently disabled " "Pin tx_if.i_msg\[4\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[4] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[5\] a permanently disabled " "Pin tx_if.i_msg\[5\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[5] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[6\] a permanently disabled " "Pin tx_if.i_msg\[6\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[6] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[7\] a permanently disabled " "Pin tx_if.i_msg\[7\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[7] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[8\] a permanently disabled " "Pin tx_if.i_msg\[8\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[8] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[9\] a permanently disabled " "Pin tx_if.i_msg\[9\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[9] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[10\] a permanently disabled " "Pin tx_if.i_msg\[10\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[10] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[11\] a permanently disabled " "Pin tx_if.i_msg\[11\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[11] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[12\] a permanently disabled " "Pin tx_if.i_msg\[12\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[12] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[13\] a permanently disabled " "Pin tx_if.i_msg\[13\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[13] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[14\] a permanently disabled " "Pin tx_if.i_msg\[14\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[14] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[15\] a permanently disabled " "Pin tx_if.i_msg\[15\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[15] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[16\] a permanently disabled " "Pin tx_if.i_msg\[16\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[16] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[17\] a permanently disabled " "Pin tx_if.i_msg\[17\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[17] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[18\] a permanently disabled " "Pin tx_if.i_msg\[18\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[18] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[19\] a permanently disabled " "Pin tx_if.i_msg\[19\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[19] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[20\] a permanently disabled " "Pin tx_if.i_msg\[20\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[20] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[21\] a permanently disabled " "Pin tx_if.i_msg\[21\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[21] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[22\] a permanently disabled " "Pin tx_if.i_msg\[22\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[22] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[23\] a permanently disabled " "Pin tx_if.i_msg\[23\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[23] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[24\] a permanently disabled " "Pin tx_if.i_msg\[24\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[24] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[25\] a permanently disabled " "Pin tx_if.i_msg\[25\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[25] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[26\] a permanently disabled " "Pin tx_if.i_msg\[26\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[26] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[27\] a permanently disabled " "Pin tx_if.i_msg\[27\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[27] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[28\] a permanently disabled " "Pin tx_if.i_msg\[28\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[28] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[29\] a permanently disabled " "Pin tx_if.i_msg\[29\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[29] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[30\] a permanently disabled " "Pin tx_if.i_msg\[30\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[30] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[31\] a permanently disabled " "Pin tx_if.i_msg\[31\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[31] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_arst_n a permanently disabled " "Pin tx_if.i_arst_n has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_arst_n } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_clk a permanently disabled " "Pin tx_if.i_clk has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_clk } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523529035 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1702523529035 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Projects/DCSK/DCSK/DCSK/tx_synth/output_files/tx.fit.smsg " "Generated suppressed messages file G:/Projects/DCSK/DCSK/DCSK/tx_synth/output_files/tx.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702523529105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7264 " "Peak virtual memory: 7264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702523529595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 05:12:09 2023 " "Processing ended: Thu Dec 14 05:12:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702523529595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:06 " "Elapsed time: 00:02:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702523529595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:36 " "Total CPU time (on all processors): 00:02:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702523529595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702523529595 ""}
