{"vcs1":{"timestamp_begin":1694094206.185106352, "rt":0.55, "ut":0.25, "st":0.21}}
{"vcselab":{"timestamp_begin":1694094206.796795089, "rt":0.62, "ut":0.42, "st":0.14}}
{"link":{"timestamp_begin":1694094207.452757981, "rt":0.53, "ut":0.26, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1694094205.577836436}
{"VCS_COMP_START_TIME": 1694094205.577836436}
{"VCS_COMP_END_TIME": 1694094208.046377959}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog lab0.sv chipInterface.sv"}
{"vcs1": {"peak_mem": 336192}}
{"stitch_vcselab": {"peak_mem": 222628}}
