

================================================================
== Vitis HLS Report for 'subT1_lev_stage_3'
================================================================
* Date:           Sun Jan 24 08:16:20 2021

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.097 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.333 ns|  3.333 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.09>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @lev2_ucta_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 3 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @lev2_numc_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 4 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %IDRpipes_0, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %IDRpipes_1, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %childindexpipe_0, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %childindexpipe_1, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %lev_retpipe_0, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %lev_retpipe_1, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %IDRpipes_1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %IDRpipes_0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %childindexpipe_1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %childindexpipe_0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %lev_retpipe_1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %lev_retpipe_0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.21ns)   --->   "%childindexpipe_0_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %childindexpipe_0" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 17 'read' 'childindexpipe_0_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%pipeobj_depth = trunc i64 %childindexpipe_0_read" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 18 'trunc' 'pipeobj_depth' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pipeobj_ind = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %childindexpipe_0_read, i32 32, i32 63" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 19 'partselect' 'pipeobj_ind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.21ns)   --->   "%ret_signal_V = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %lev_retpipe_0" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 20 'read' 'ret_signal_V' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_1 : Operation 21 [1/1] (1.21ns)   --->   "%IDRpipes_0_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %IDRpipes_0" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'read' 'IDRpipes_0_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%IDR_wind = trunc i64 %IDRpipes_0_read" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 22 'trunc' 'IDR_wind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln388 = br i1 %ret_signal_V, void %._crit_edge, void" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:388]   --->   Operation 23 'br' 'br_ln388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln390 = zext i5 %IDR_wind" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:390]   --->   Operation 24 'zext' 'zext_ln390' <Predicate = (!ret_signal_V)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%memoiz_array_par_ind_addr = getelementptr i32 %memoiz_array_par_ind, i64 0, i64 %zext_ln390" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:390]   --->   Operation 25 'getelementptr' 'memoiz_array_par_ind_addr' <Predicate = (!ret_signal_V)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%memoiz_array_child_ind_addr = getelementptr i1 %memoiz_array_child_ind, i64 0, i64 %zext_ln390" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:390]   --->   Operation 26 'getelementptr' 'memoiz_array_child_ind_addr' <Predicate = (!ret_signal_V)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i30 @_ssdm_op_PartSelect.i30.i64.i32.i32, i64 %childindexpipe_0_read, i32 32, i32 61" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:413]   --->   Operation 27 'partselect' 'tmp_5' <Predicate = (!ret_signal_V)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%and_ln2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_5, i2 0" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:413]   --->   Operation 28 'bitconcatenate' 'and_ln2' <Predicate = (!ret_signal_V)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln413 = sub i32 %and_ln2, i32 %pipeobj_ind" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:413]   --->   Operation 29 'sub' 'sub_ln413' <Predicate = (!ret_signal_V)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%newind_4 = add i32 %sub_ln413, i32 1" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:413]   --->   Operation 30 'add' 'newind_4' <Predicate = (!ret_signal_V)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.69ns)   --->   "%store_ln430 = store i32 %pipeobj_ind, i5 %memoiz_array_par_ind_addr" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:430]   --->   Operation 31 'store' 'store_ln430' <Predicate = (!ret_signal_V)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 32 [1/1] (0.63ns)   --->   "%store_ln430 = store i1 0, i5 %memoiz_array_child_ind_addr" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:430]   --->   Operation 32 'store' 'store_ln430' <Predicate = (!ret_signal_V)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln432 = br void" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:432]   --->   Operation 33 'br' 'br_ln432' <Predicate = (!ret_signal_V)> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i30 @_ssdm_op_PartSelect.i30.i64.i32.i32, i64 %childindexpipe_0_read, i32 32, i32 61" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:435]   --->   Operation 34 'partselect' 'tmp_4' <Predicate = (ret_signal_V)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_4, i2 0" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:435]   --->   Operation 35 'bitconcatenate' 'and_ln' <Predicate = (ret_signal_V)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.88ns)   --->   "%newind = sub i32 %and_ln, i32 %pipeobj_ind" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:435]   --->   Operation 36 'sub' 'newind' <Predicate = (ret_signal_V)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.60>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = (ret_signal_V)> <Delay = 0.38>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%newind_6 = phi i32 %newind_4, void %._crit_edge, i32 %newind, void"   --->   Operation 38 'phi' 'newind_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %newind_6, i32 %pipeobj_depth" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 39 'bitconcatenate' 'p_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.21ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %childindexpipe_1, i64 %p_s" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 40 'write' 'write_ln173' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1> <FIFO>
ST_2 : Operation 41 [1/1] (1.21ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %lev_retpipe_1, i1 1" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 41 'write' 'write_ln173' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_2 : Operation 42 [1/1] (1.21ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %IDRpipes_1, i64 %IDRpipes_0_read" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 42 'write' 'write_ln173' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1> <FIFO>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln444 = ret" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:444]   --->   Operation 43 'ret' 'ret_ln444' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ childindexpipe_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ childindexpipe_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lev_retpipe_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lev_retpipe_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IDRpipes_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IDRpipes_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ memoiz_array_par_ind]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ memoiz_array_child_ind]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0             (specmemcore   ) [ 000]
specmemcore_ln0             (specmemcore   ) [ 000]
specmemcore_ln0             (specmemcore   ) [ 000]
specmemcore_ln0             (specmemcore   ) [ 000]
specmemcore_ln0             (specmemcore   ) [ 000]
specmemcore_ln0             (specmemcore   ) [ 000]
specmemcore_ln0             (specmemcore   ) [ 000]
specmemcore_ln0             (specmemcore   ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
childindexpipe_0_read       (read          ) [ 000]
pipeobj_depth               (trunc         ) [ 001]
pipeobj_ind                 (partselect    ) [ 000]
ret_signal_V                (read          ) [ 011]
IDRpipes_0_read             (read          ) [ 001]
IDR_wind                    (trunc         ) [ 000]
br_ln388                    (br            ) [ 000]
zext_ln390                  (zext          ) [ 000]
memoiz_array_par_ind_addr   (getelementptr ) [ 000]
memoiz_array_child_ind_addr (getelementptr ) [ 000]
tmp_5                       (partselect    ) [ 000]
and_ln2                     (bitconcatenate) [ 000]
sub_ln413                   (sub           ) [ 000]
newind_4                    (add           ) [ 011]
store_ln430                 (store         ) [ 000]
store_ln430                 (store         ) [ 000]
br_ln432                    (br            ) [ 011]
tmp_4                       (partselect    ) [ 000]
and_ln                      (bitconcatenate) [ 000]
newind                      (sub           ) [ 011]
br_ln0                      (br            ) [ 000]
newind_6                    (phi           ) [ 001]
p_s                         (bitconcatenate) [ 000]
write_ln173                 (write         ) [ 000]
write_ln173                 (write         ) [ 000]
write_ln173                 (write         ) [ 000]
ret_ln444                   (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="childindexpipe_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="childindexpipe_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="childindexpipe_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="childindexpipe_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lev_retpipe_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lev_retpipe_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lev_retpipe_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lev_retpipe_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="IDRpipes_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDRpipes_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="IDRpipes_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDRpipes_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="memoiz_array_par_ind">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memoiz_array_par_ind"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="memoiz_array_child_ind">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memoiz_array_child_ind"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lev2_ucta_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lev2_numc_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="childindexpipe_0_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="childindexpipe_0_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="ret_signal_V_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ret_signal_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="IDRpipes_0_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="IDRpipes_0_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln173_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="0" index="2" bw="64" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="write_ln173_write_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="1" slack="0"/>
<pin id="99" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="write_ln173_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="0"/>
<pin id="106" dir="0" index="2" bw="64" slack="1"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="memoiz_array_par_ind_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="5" slack="0"/>
<pin id="114" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="memoiz_array_par_ind_addr/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="memoiz_array_child_ind_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="5" slack="0"/>
<pin id="121" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="memoiz_array_child_ind_addr/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln430_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln430/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln430_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln430/1 "/>
</bind>
</comp>

<comp id="137" class="1005" name="newind_6_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="139" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="newind_6 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="newind_6_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="32" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="newind_6/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="30" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="0" index="2" bw="7" slack="0"/>
<pin id="150" dir="0" index="3" bw="7" slack="0"/>
<pin id="151" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 tmp_4/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="pipeobj_depth_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pipeobj_depth/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="pipeobj_ind_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="0" index="2" bw="7" slack="0"/>
<pin id="164" dir="0" index="3" bw="7" slack="0"/>
<pin id="165" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pipeobj_ind/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="IDR_wind_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="IDR_wind/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln390_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln390/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="and_ln2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="30" slack="0"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln2/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="sub_ln413_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln413/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="newind_4_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newind_4/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="and_ln_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="30" slack="0"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="newind_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newind/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_s_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="32" slack="1"/>
<pin id="219" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="pipeobj_depth_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pipeobj_depth "/>
</bind>
</comp>

<comp id="228" class="1005" name="ret_signal_V_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ret_signal_V "/>
</bind>
</comp>

<comp id="232" class="1005" name="IDRpipes_0_read_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="1"/>
<pin id="234" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="IDRpipes_0_read "/>
</bind>
</comp>

<comp id="237" class="1005" name="newind_4_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newind_4 "/>
</bind>
</comp>

<comp id="242" class="1005" name="newind_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newind "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="38" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="46" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="38" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="64" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="66" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="68" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="108"><net_src comp="64" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="48" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="48" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="110" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="60" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="136"><net_src comp="117" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="152"><net_src comp="50" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="70" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="155"><net_src comp="52" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="159"><net_src comp="70" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="70" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="44" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="170"><net_src comp="160" pin="4"/><net_sink comp="124" pin=1"/></net>

<net id="174"><net_src comp="82" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="186"><net_src comp="54" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="146" pin="4"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="56" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="160" pin="4"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="58" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="54" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="146" pin="4"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="56" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="160" pin="4"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="62" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="140" pin="4"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="215" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="226"><net_src comp="156" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="231"><net_src comp="76" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="82" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="240"><net_src comp="195" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="245"><net_src comp="209" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="140" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: childindexpipe_1 | {2 }
	Port: lev_retpipe_1 | {2 }
	Port: IDRpipes_1 | {2 }
	Port: memoiz_array_par_ind | {1 }
	Port: memoiz_array_child_ind | {1 }
 - Input state : 
	Port: subT1_lev_stage.3 : childindexpipe_0 | {1 }
	Port: subT1_lev_stage.3 : lev_retpipe_0 | {1 }
	Port: subT1_lev_stage.3 : IDRpipes_0 | {1 }
  - Chain level:
	State 1
		zext_ln390 : 1
		memoiz_array_par_ind_addr : 2
		memoiz_array_child_ind_addr : 2
		and_ln2 : 1
		sub_ln413 : 2
		newind_4 : 3
		store_ln430 : 3
		store_ln430 : 3
		and_ln : 1
		newind : 2
	State 2
		newind_6 : 1
		p_s : 2
		write_ln173 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|    sub   |         sub_ln413_fu_189         |    0    |    32   |
|          |           newind_fu_209          |    0    |    39   |
|----------|----------------------------------|---------|---------|
|    add   |          newind_4_fu_195         |    0    |    32   |
|----------|----------------------------------|---------|---------|
|          | childindexpipe_0_read_read_fu_70 |    0    |    0    |
|   read   |      ret_signal_V_read_fu_76     |    0    |    0    |
|          |    IDRpipes_0_read_read_fu_82    |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |      write_ln173_write_fu_88     |    0    |    0    |
|   write  |      write_ln173_write_fu_95     |    0    |    0    |
|          |     write_ln173_write_fu_103     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|partselect|            grp_fu_146            |    0    |    0    |
|          |        pipeobj_ind_fu_160        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |       pipeobj_depth_fu_156       |    0    |    0    |
|          |          IDR_wind_fu_171         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   zext   |         zext_ln390_fu_175        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |          and_ln2_fu_181          |    0    |    0    |
|bitconcatenate|           and_ln_fu_201          |    0    |    0    |
|          |            p_s_fu_215            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   103   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|IDRpipes_0_read_reg_232|   64   |
|    newind_4_reg_237   |   32   |
|    newind_6_reg_137   |   32   |
|     newind_reg_242    |   32   |
| pipeobj_depth_reg_223 |   32   |
|  ret_signal_V_reg_228 |    1   |
+-----------------------+--------+
|         Total         |   193  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   103  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   193  |    -   |
+-----------+--------+--------+
|   Total   |   193  |   103  |
+-----------+--------+--------+
