# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1270 0.000128 512 1 1330 184832 6.58851 4.34381 135.681 131.019 277.773 277.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1270 0.000128 512 1 1330 184320 6.60269 4.34694 161.503 130.896 303.479 303.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1270 0.000128 512 1 1330 184960 6.59184 4.3479 170.795 131.118 312.989 313.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1270 0.000128 512 1 1330 184320 6.58442 4.3407 154.835 131.167 297.065 297.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1270 0.000128 512 1 1330 184800 6.62752 4.36349 161.025 131.133 303.288 303.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1270 0.000128 512 1 1330 183680 6.59046 4.32742 164.444 130.626 306.126 306.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1270 0.000128 512 1 1330 184320 6.61443 4.34634 163.689 131.057 305.848 305.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1270 0.000128 512 1 1330 184320 6.5761 4.33264 161.462 130.723 303.236 303.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1270 0.000128 512 1 1330 184320 6.59498 4.34781 162.111 131.11 304.301 304.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1270 0.000128 512 1 1330 182400 6.59648 4.32102 171.088 130.234 312.382 312.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1270 0.000128 512 1 1330 184320 6.5744 4.33437 201.032 130.776 342.857 342.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1270 0.000128 512 1 1335 184576 6.58842 4.34112 139.024 131.116 281.208 281.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1270 0.000128 512 1 1335 184640 6.61072 4.35818 140.307 131.06 282.474 282.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1270 0.000128 512 1 1335 184704 6.6089 4.34346 140.018 131.031 282.142 282.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1270 0.000128 512 1 1335 184576 6.60909 4.3479 142.812 130.979 284.888 284.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1270 0.000128 512 1 1335 184320 6.5976 4.34195 140.492 131.13 282.7 282.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1270 0.000128 512 1 1335 184320 6.59648 4.34586 165.936 130.76 307.782 307.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1270 0.000128 512 1 1335 184320 6.60819 4.34746 161.646 131.219 303.958 304.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1270 0.000128 512 1 1335 184320 6.58554 4.34006 172.88 131.163 315.107 315.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1270 0.000128 512 1 1335 184800 6.62928 4.36224 173.315 131.116 315.559 315.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1270 0.000128 512 1 1335 183680 6.5847 4.32877 172.46 130.748 314.258 314.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1270 0.000128 512 1 1335 184320 6.6063 4.34995 168.169 130.936 310.196 310.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1270 0.000128 512 1 1335 183296 6.59562 4.33152 160.507 130.69 302.263 302.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1270 0.000128 512 1 1335 184320 6.5976 4.34678 189.276 131.105 331.466 331.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1270 0.000128 512 1 1335 182400 6.59107 4.32128 190.02 130.235 331.304 331.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1270 0.000128 512 1 1335 182272 6.62195 4.33293 172.139 130.81 314.044 314.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1270 0.000128 512 1 1340 184832 6.57075 4.33622 134.486 131.001 276.535 276.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1270 0.000128 512 1 1340 184960 6.61696 4.31533 142.687 131.215 284.969 285.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1270 0.000128 512 1 1340 184704 6.59587 4.34611 139.484 131.012 281.571 281.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1270 0.000128 512 1 1340 184576 6.60563 4.34637 143.024 131.012 285.131 285.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1270 0.000128 512 1 1340 184832 6.58787 4.33933 135.941 131.024 278.026 278.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1270 0.000128 512 1 1340 184320 6.59565 4.34586 175.586 130.893 317.561 317.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1270 0.000128 512 1 1340 184320 6.58112 4.33562 124.84 130.788 266.681 266.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1270 0.000128 512 1 1340 184960 6.5895 4.35088 170.873 131.23 313.182 313.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1270 0.000128 512 1 1340 184320 6.56723 4.33152 121.158 130.872 263.061 263.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1270 0.000128 512 1 1340 184320 6.57888 4.34586 157.356 131.152 299.577 299.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1270 0.000128 512 1 1340 184320 6.59392 4.34294 115.8 131.232 258.108 258.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1270 0.000128 512 1 1340 184800 6.6279 4.36403 166.283 131.253 308.665 308.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1270 0.000128 512 1 1340 182400 6.59584 4.31795 118.221 130.223 259.497 259.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1270 0.000128 512 1 1340 183680 6.58986 4.3279 209.515 130.622 351.188 351.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1270 0.000128 512 1 1340 182784 6.54966 4.3049 139.174 130.12 280.29 280.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1270 0.000128 512 1 1340 184320 6.6112 4.35443 200.39 130.905 342.397 342.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1270 0.000128 512 1 1340 182400 6.59005 4.32301 137.694 130.367 279.108 279.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1270 0.000128 512 1 1340 184320 6.57008 4.33562 195.65 130.723 337.419 337.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1270 0.000128 512 1 1340 184320 6.57744 4.33562 134.005 130.782 275.836 275.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1270 0.000128 512 1 1340 184320 6.59955 4.34659 171.281 131.109 313.47 313.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1270 0.000128 512 1 1340 181248 6.60061 4.31309 121.092 130.438 262.582 262.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1270 0.000128 512 1 1340 182400 6.5856 4.32099 177.068 130.128 318.235 318.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1270 0.000128 512 1 1340 179200 6.55651 4.28464 126.788 129.295 267.06 267.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1270 0.000128 512 1 1344 184576 6.58675 4.33834 133.706 131.122 275.894 276.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1270 0.000128 512 1 1344 184640 6.60902 4.36061 138.901 131.113 281.124 281.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1270 0.000128 512 1 1344 184704 6.59315 4.34765 138.159 131.117 280.355 280.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1270 0.000128 512 1 1344 184320 6.58637 4.34227 92.2726 131.042 234.383 234.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1270 0.000128 512 1 1344 184128 6.60707 4.34995 158.462 130.887 300.445 300.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1270 0.000128 512 1 1344 183680 6.58874 4.33174 103.877 130.711 245.647 245.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1270 0.000128 512 1 1344 184320 6.58944 4.3479 147.644 131.146 289.861 289.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1270 0.000128 512 1 1344 183296 6.60042 4.33318 97.6038 130.814 239.493 239.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1270 0.000128 512 1 1344 184320 6.60237 4.34541 168.44 130.878 310.403 310.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1270 0.000128 512 1 1344 184320 6.5799 4.33562 121.902 130.908 263.861 263.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1270 0.000128 512 1 1344 184320 6.60563 4.34986 158.839 131.233 301.168 301.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1270 0.000128 512 1 1344 183040 6.61094 4.32995 117.194 130.849 259.119 259.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1270 0.000128 512 1 1344 184320 6.58474 4.34586 198.994 131.062 341.122 341.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1270 0.000128 512 1 1344 184320 6.60144 4.34621 135.089 131.122 277.297 277.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1270 0.000128 512 1 1344 184800 6.63328 4.3639 203.047 131.142 345.321 345.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1270 0.000128 512 1 1344 182400 6.59686 4.32141 137.348 130.13 278.538 278.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1270 0.000128 512 1 1344 183680 6.58778 4.33152 196.706 130.744 338.512 338.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1270 0.000128 512 1 1344 182784 6.55024 4.30326 132.54 130.22 273.751 273.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1270 0.000128 512 1 1344 184320 6.60282 4.34912 190.431 131.028 332.551 332.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1270 0.000128 512 1 1344 182400 6.59418 4.31696 126.728 130.493 268.272 268.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1270 0.000128 512 1 1344 183296 6.59542 4.33971 181.364 130.845 323.285 323.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1270 0.000128 512 1 1344 182272 6.6296 4.33232 125.201 130.932 267.24 267.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1270 0.000128 512 1 1350 184576 6.58998 4.34176 150.16 131.098 292.332 292.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1270 0.000128 512 1 1350 184640 6.61792 4.35814 132.535 131.205 274.852 274.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1270 0.000128 512 1 1350 184320 6.61936 4.34819 90.5016 131.12 232.726 232.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1270 0.000128 512 1 1350 184704 6.59581 4.34406 143.789 131.13 285.994 286.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1270 0.000128 512 1 1350 184320 6.58906 4.34288 97 131.044 239.111 239.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1270 0.000128 512 1 1350 184576 6.6015 4.34698 153.728 130.908 295.724 295.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1270 0.000128 512 1 1350 183680 6.58688 4.32794 99.6659 131.875 242.591 242.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1270 0.000128 512 1 1350 184320 6.58752 4.34061 153.161 131.04 295.265 295.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1270 0.000128 512 1 1350 183296 6.59555 4.32742 101.659 130.829 243.55 243.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1270 0.000128 512 1 1350 184320 6.59786 4.34602 168.595 130.879 310.56 310.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1270 0.000128 512 1 1350 184320 6.58842 4.33562 124.192 130.94 266.194 266.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1270 0.000128 512 1 1350 184320 6.6057 4.35024 163.147 131.138 305.379 305.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1270 0.000128 512 1 1350 183040 6.61088 4.33075 116.721 130.741 258.54 258.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1270 0.000128 512 1 1350 184320 6.57827 4.34115 200.072 131.153 342.283 342.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1270 0.000128 512 1 1350 184320 6.59555 4.34586 135.117 131.106 277.303 277.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1270 0.000128 512 1 1350 184800 6.62749 4.36086 200.989 131.21 343.321 343.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1270 0.000128 512 1 1350 182400 6.59421 4.32106 136.773 130.122 277.949 278.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1270 0.000128 512 1 1350 183680 6.59002 4.32918 191.54 130.734 333.331 333.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1270 0.000128 512 1 1350 182784 6.80141 4.30797 129.65 130.119 271.017 271.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1270 0.000128 512 1 1350 184320 6.61757 4.3479 186.743 130.929 328.78 328.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1270 0.000128 512 1 1350 182400 6.5936 4.32381 125.629 130.475 267.158 267.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1270 0.000128 512 1 1350 183296 6.59558 4.33152 179.964 130.822 321.847 321.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1270 0.000128 512 1 1350 182272 6.6272 4.33152 128.232 130.81 270.135 270.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1270 0.000128 512 1 1344 184576 6.58467 4.3415 132.742 131.017 274.826 274.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1270 0.000128 512 1 1344 184320 6.58746 4.34381 88.3736 131.041 230.486 230.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1270 0.000128 512 1 1344 184640 6.61635 4.36182 134.363 131.184 276.663 276.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1270 0.000128 512 1 1344 184320 6.60675 4.34982 89.3792 131.092 231.564 231.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1270 0.000128 512 1 1344 184704 6.59923 4.34746 146.741 131.008 288.836 288.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1270 0.000128 512 1 1344 184320 6.58368 4.34307 95.611 131.136 237.815 237.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1270 0.000128 512 1 1344 184576 6.5976 4.34442 142.482 130.89 284.453 284.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1270 0.000128 512 1 1344 183680 6.58915 4.32653 94.4706 130.733 236.254 236.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1270 0.000128 512 1 1344 184128 6.61504 4.34806 78.7834 130.961 220.846 220.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1270 0.000128 512 1 1344 184320 6.58922 4.3447 139.561 131.15 281.782 281.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1270 0.000128 512 1 1344 183296 6.59936 4.32896 93.481 130.723 235.272 235.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1270 0.000128 512 1 1344 184320 6.6023 4.34682 79.2539 131.092 221.433 221.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1270 0.000128 512 1 1344 184320 6.59718 4.34176 204.422 130.762 346.261 346.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1270 0.000128 512 1 1344 184320 6.57597 4.33766 134.882 130.929 276.866 276.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1270 0.000128 512 1 1344 183168 6.56666 4.31754 111.553 130.189 252.763 252.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1270 0.000128 512 1 1344 184320 6.60262 4.34758 191.888 131.094 334.07 334.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1270 0.000128 512 1 1344 183040 6.60202 4.32928 130.548 130.853 272.472 272.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1270 0.000128 512 1 1344 182400 6.59366 4.31984 110.285 130.37 251.702 251.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1270 0.000128 512 1 1344 184320 6.58474 4.34266 179.29 131.045 321.401 321.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1270 0.000128 512 1 1344 184320 6.6032 4.34906 122.242 131.232 264.566 264.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1270 0.000128 512 1 1344 182016 6.58102 4.30861 105.823 130.151 247.004 247.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1270 0.000128 512 1 1344 184800 6.62323 4.3616 181.711 131.148 323.984 324.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1270 0.000128 512 1 1344 182400 6.59638 4.31923 127.138 130.234 268.422 268.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1270 0.000128 512 1 1344 182400 6.66621 4.35066 107.254 130.844 249.251 249.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1270 0.000128 512 1 1344 183680 6.58566 4.32947 173.852 130.598 315.509 315.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1270 0.000128 512 1 1344 182784 6.56109 4.30838 122.978 130.097 264.081 264.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1270 0.000128 512 1 1344 182784 6.57798 4.31514 103.936 130.14 245.114 245.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1270 0.000128 512 1 1344 184320 6.60464 4.3473 170.296 131.05 312.439 312.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1270 0.000128 512 1 1344 182400 6.59683 4.32333 124.129 130.368 265.557 265.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1270 0.000128 512 1 1344 181440 6.60003 4.31309 104.833 129.915 245.798 245.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1270 0.000128 512 1 1344 183296 6.59674 4.33498 171.354 130.847 313.267 313.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1270 0.000128 512 1 1344 182272 6.63341 4.33245 120.119 130.913 262.139 262.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1270 0.000128 512 1 1344 181248 6.59869 4.31309 106.673 130.304 248.026 248.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1270 0.000128 512 1 1360 184576 6.58598 4.33971 134.596 131 276.658 276.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1270 0.000128 512 1 1360 184320 6.5904 4.34586 89.052 131.019 231.144 231.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1270 0.000128 512 1 1360 184640 6.60928 4.35814 150.787 131.188 293.077 293.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1270 0.000128 512 1 1360 184320 6.60672 4.35158 100.84 131.115 243.051 243.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1270 0.000128 512 1 1360 184320 6.60976 4.34774 84.2847 130.932 226.312 226.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1270 0.000128 512 1 1360 184320 6.60086 4.35085 141.959 131.013 284.063 284.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1270 0.000128 512 1 1360 184320 6.58678 4.33971 95.9765 131.043 238.083 238.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1270 0.000128 512 1 1360 183168 6.6135 4.33603 80.3134 130.927 222.327 222.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1270 0.000128 512 1 1360 184128 6.6073 4.34534 197.045 130.984 339.118 339.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1270 0.000128 512 1 1360 183680 6.58733 4.3297 127.816 130.64 269.511 269.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1270 0.000128 512 1 1360 184128 6.61875 4.3519 106.998 131.069 249.171 249.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1270 0.000128 512 1 1360 184320 6.5937 4.34413 183.161 131.129 325.366 325.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1270 0.000128 512 1 1360 183296 6.59878 4.3297 116.618 130.819 258.506 258.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1270 0.000128 512 1 1360 184320 6.60269 4.34586 97.8067 131.229 240.12 240.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1270 0.000128 512 1 1360 183744 6.6144 4.34176 189.142 130.865 331.101 331.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1270 0.000128 512 1 1360 183168 6.60752 4.33584 128.435 130.916 270.433 270.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1270 0.000128 512 1 1360 181440 6.6135 4.32128 111.469 130.216 252.756 252.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1270 0.000128 512 1 1360 182016 6.59043 4.31283 101.656 130.262 242.959 243.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1270 0.000128 512 1 1360 184320 6.60666 4.35133 181.503 131.118 323.717 323.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1270 0.000128 512 1 1360 183040 6.60314 4.33274 125.707 130.733 267.509 267.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1270 0.000128 512 1 1360 182400 6.59827 4.3224 107.49 130.461 249.01 249.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1270 0.000128 512 1 1360 181760 6.64842 4.33402 101.497 130.868 243.486 243.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1270 0.000128 512 1 1360 184320 6.5857 4.3416 170.284 131.165 312.509 312.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1270 0.000128 512 1 1360 184320 6.59542 4.3479 122.657 131.128 264.872 264.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1270 0.000128 512 1 1360 182016 6.58234 4.31027 102.654 130.143 243.83 243.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1270 0.000128 512 1 1360 181248 6.60336 4.31325 96.8593 130.202 238.116 238.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1270 0.000128 512 1 1360 184000 6.64886 4.36634 175.303 131.128 317.585 317.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1270 0.000128 512 1 1360 182400 6.60035 4.32458 123.593 130.146 264.801 264.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1270 0.000128 512 1 1360 182400 6.6583 4.34419 107.18 130.808 249.127 249.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1270 0.000128 512 1 1360 179200 6.56954 4.28589 97.0066 129.313 237.312 237.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1270 0.000128 512 1 1344 184320 6.58458 4.34054 147.019 131.124 289.209 289.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1270 0.000128 512 1 1344 184320 6.59162 4.34051 96.7006 131.143 238.916 239.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1270 0.000128 512 1 1344 184320 6.5904 4.34349 80.9148 131.141 223.123 223.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1270 0.000128 512 1 1344 184320 6.62106 4.35405 139.096 131.215 281.42 281.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1270 0.000128 512 1 1344 184320 6.61152 4.3511 94.2183 131.242 236.561 236.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1270 0.000128 512 1 1344 183360 6.63706 4.34813 78.2377 130.93 220.294 220.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1270 0.000128 512 1 1344 184320 6.60246 4.35027 191.672 131.012 333.779 333.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1270 0.000128 512 1 1344 184320 6.58458 4.34134 124.497 131.041 266.599 266.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1270 0.000128 512 1 1344 183168 6.62064 4.33651 104.194 130.915 246.204 246.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1270 0.000128 512 1 1344 184320 6.60534 4.34381 89.0397 131.214 231.342 231.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1270 0.000128 512 1 1344 184128 6.61181 4.34794 179.134 130.888 321.121 321.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1270 0.000128 512 1 1344 183680 6.5943 4.33098 118.079 130.747 259.888 260
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1270 0.000128 512 1 1344 184128 6.61523 4.34502 98.9636 130.939 241.003 241.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1270 0.000128 512 1 1344 182784 6.56333 4.30694 89.5431 130.224 230.771 230.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1270 0.000128 512 1 1344 184320 6.58573 4.34835 169.234 131.017 311.323 311.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1270 0.000128 512 1 1344 183296 6.5984 4.32947 114.893 130.842 256.795 256.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1270 0.000128 512 1 1344 184320 6.60106 4.34403 94.3647 131.107 236.557 236.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1270 0.000128 512 1 1344 182272 6.62973 4.33446 82.2231 130.829 224.158 224.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1270 0.000128 512 1 1344 183744 6.60877 4.34586 172.993 130.786 314.874 314.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1270 0.000128 512 1 1344 183168 6.61472 4.33882 123.387 130.941 265.419 265.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1270 0.000128 512 1 1344 181440 6.61594 4.32128 104.153 130.215 245.442 245.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1270 0.000128 512 1 1344 182016 6.58736 4.30694 102.486 130.137 243.655 243.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1270 0.000128 512 1 1344 184320 6.60634 4.35366 169.436 131.218 311.746 311.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1270 0.000128 512 1 1344 183040 6.60419 4.33341 122.213 130.719 264.005 264.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1270 0.000128 512 1 1344 182400 6.59098 4.324 102.774 130.482 244.307 244.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1270 0.000128 512 1 1344 181760 6.6519 4.33731 96.4027 130.872 238.397 238.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1270 0.000128 512 1 1350 184064 6.59373 4.33642 148.481 131.123 290.671 290.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1270 0.000128 512 1 1350 183808 6.60592 4.34298 99.5133 130.997 241.598 241.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1270 0.000128 512 1 1350 183552 6.61123 4.34336 83.1702 131.153 225.416 225.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1270 0.000128 512 1 1350 184000 6.63702 4.35808 140.956 131.112 283.205 283.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1270 0.000128 512 1 1350 183680 6.62826 4.35232 93.1915 131.138 235.446 235.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1270 0.000128 512 1 1350 183360 6.64122 4.34589 79.6595 131.058 221.839 221.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1270 0.000128 512 1 1350 183040 6.60906 4.33152 71.1056 130.73 212.912 213.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1270 0.000128 512 1 1350 183936 6.60678 4.3479 186.955 131.126 329.169 329.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1270 0.000128 512 1 1350 183552 6.60778 4.34058 121.604 131.062 263.744 263.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1270 0.000128 512 1 1350 183168 6.616 4.33987 102.024 130.912 244.028 244.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1270 0.000128 512 1 1350 182784 6.63693 4.3471 87.4201 131.218 229.76 229.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1270 0.000128 512 1 1350 183680 6.62611 4.34381 173.691 130.907 315.705 315.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1270 0.000128 512 1 1350 182784 6.61725 4.32538 115.268 130.717 257.067 257.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1270 0.000128 512 1 1350 182784 6.65792 4.34768 95.5692 131.058 237.768 237.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1270 0.000128 512 1 1350 180992 6.60022 4.31085 86.4965 130.096 227.643 227.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1270 0.000128 512 1 1350 183808 6.6056 4.34022 168.161 131.13 310.374 310.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1270 0.000128 512 1 1350 183296 6.60205 4.33443 113.029 130.843 254.945 255.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1270 0.000128 512 1 1350 182784 6.6359 4.34346 96.3115 131.229 238.655 238.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1270 0.000128 512 1 1350 182272 6.63139 4.33731 83.2105 130.937 225.255 225.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1270 0.000128 512 1 1350 183744 6.6071 4.34525 179.414 130.888 321.396 321.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1270 0.000128 512 1 1350 183168 6.61286 4.33498 129.131 130.843 271.06 271.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1270 0.000128 512 1 1350 181440 6.61402 4.31958 107.773 130.221 249.067 249.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1270 0.000128 512 1 1350 182016 6.58192 4.31091 102.599 130.143 243.768 243.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1270 0.000128 512 1 1350 181440 6.59731 4.31024 94.8429 129.904 235.795 235.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1270 0.000128 512 1 1350 183680 6.62374 4.352 172.944 131.127 315.187 315.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1270 0.000128 512 1 1350 183040 6.60646 4.32918 123.139 130.726 264.937 265.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1270 0.000128 512 1 1350 182400 6.59098 4.32042 104.954 130.478 246.485 246.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1270 0.000128 512 1 1350 181760 6.64611 4.33562 96.9177 130.872 238.906 239.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1270 0.000128 512 1 1350 179200 6.57085 4.28726 92.3037 129.179 232.484 232.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1270 0.000128 512 1 1380 183808 6.60301 4.34454 141.583 131.019 283.69 283.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1270 0.000128 512 1 1380 183808 6.61066 4.33645 94.8008 131.023 236.911 237.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1270 0.000128 512 1 1380 183552 6.60579 4.33766 79.5876 131.165 221.832 221.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1270 0.000128 512 1 1380 183296 6.60307 4.33152 70.393 130.725 212.193 212.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1270 0.000128 512 1 1380 184000 6.64099 4.35814 191.387 131.112 333.632 333.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1270 0.000128 512 1 1380 183680 6.63014 4.3487 125.578 131.134 267.836 267.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1270 0.000128 512 1 1380 183360 6.63584 4.3479 103.981 130.928 246.031 246.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1270 0.000128 512 1 1380 183040 6.6103 4.32864 89.4316 130.851 231.358 231.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1270 0.000128 512 1 1380 183936 6.61133 4.34381 175.377 131.03 317.503 317.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1270 0.000128 512 1 1380 183552 6.60774 4.33971 119.172 131.157 261.41 261.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1270 0.000128 512 1 1380 183168 6.62234 4.33357 96.8844 130.791 238.765 238.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1270 0.000128 512 1 1380 182784 6.63594 4.34595 87.6688 131.215 230.001 230.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1270 0.000128 512 1 1380 182400 6.59949 4.31718 76.7762 130.366 218.194 218.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1270 0.000128 512 1 1380 183680 6.62694 4.3497 168.817 130.994 310.923 311.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1270 0.000128 512 1 1380 182784 6.61862 4.3256 110.469 130.732 252.281 252.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1270 0.000128 512 1 1380 182784 6.66122 4.34995 96.4785 131.072 238.699 238.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1270 0.000128 512 1 1380 180992 6.59514 4.30938 83.4052 130.21 224.658 224.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1270 0.000128 512 1 1380 183680 6.64598 4.35136 76.7309 131.05 218.918 219.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1270 0.000128 512 1 1380 183808 6.61126 4.34272 158.191 131.113 300.394 300.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1270 0.000128 512 1 1380 183296 6.60326 4.33309 109.944 130.831 251.849 251.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1270 0.000128 512 1 1380 182784 6.63267 4.34387 92.0949 131.127 234.335 234.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1270 0.000128 512 1 1380 182272 6.64112 4.33357 82.8476 130.812 224.772 224.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1270 0.000128 512 1 1380 181760 6.6383 4.33533 76.5056 130.869 218.484 218.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1270 0.000128 512 1 1344 184064 6.60378 4.33971 138.602 131.088 280.77 280.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1270 0.000128 512 1 1344 183808 6.61219 4.34134 91.5082 131.118 233.711 233.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1270 0.000128 512 1 1344 183552 6.61005 4.3415 77.2037 131.01 219.303 219.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1270 0.000128 512 1 1344 183296 6.60669 4.33178 68.8141 130.83 210.723 210.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1270 0.000128 512 1 1344 184320 6.6305 4.3576 179.748 131.201 322.073 322.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1270 0.000128 512 1 1344 184320 6.60586 4.35085 118.89 131.227 261.218 261.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1270 0.000128 512 1 1344 183360 6.64051 4.34829 96.2123 130.933 238.273 238.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1270 0.000128 512 1 1344 183040 6.60147 4.33088 85.2839 130.741 227.095 227.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1270 0.000128 512 1 1344 182400 6.59696 4.31802 76.8703 130.124 218.044 218.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1270 0.000128 512 1 1344 183936 6.60838 4.34739 166.511 131.012 308.617 308.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1270 0.000128 512 1 1344 183552 6.61123 4.34512 112.422 131.236 254.754 254.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1270 0.000128 512 1 1344 183168 6.61139 4.34163 90.5575 130.93 232.578 232.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1270 0.000128 512 1 1344 182784 6.64086 4.34586 81.3833 131.1 223.61 223.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1270 0.000128 512 1 1344 182400 6.59693 4.31917 73.5395 130.489 215.084 215.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1270 0.000128 512 1 1344 183680 6.63245 4.34656 162.555 131.012 304.687 304.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1270 0.000128 512 1 1344 182784 6.61302 4.32614 106.153 130.731 247.959 248.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1270 0.000128 512 1 1344 182784 6.65856 4.34762 90.8015 130.983 232.924 233.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1270 0.000128 512 1 1344 180992 6.59523 4.30912 80.325 130.208 221.576 221.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1270 0.000128 512 1 1344 183680 6.64835 4.34938 72.7822 131.163 215.076 215.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1270 0.000128 512 1 1344 183808 6.60611 4.33811 158.028 131.041 300.152 300.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1270 0.000128 512 1 1344 183296 6.59642 4.33206 105.03 130.843 246.94 247.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1270 0.000128 512 1 1344 182784 6.63962 4.34624 87.8699 131.234 230.227 230.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1270 0.000128 512 1 1344 182272 6.63478 4.33283 79.7411 130.931 221.78 221.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1270 0.000128 512 1 1344 181760 6.64736 4.33514 74.1452 130.961 216.223 216.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1270 0.000128 512 1 1344 181248 6.60947 4.31923 69.2991 130.329 210.7 210.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1270 0.000128 512 1 1408 183168 6.6416 4.35021 144.289 131.174 286.596 286.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1270 0.000128 512 1 1408 183040 6.6247 4.3377 157.508 131.106 299.718 299.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1270 0.000128 512 1 1408 182784 6.64 4.34586 107.728 131.134 249.986 250.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1270 0.000128 512 1 1408 182784 6.63232 4.34176 90.4251 131.009 232.547 232.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1270 0.000128 512 1 1408 182272 6.62688 4.32858 80.1371 130.723 221.951 222.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1270 0.000128 512 1 1408 181760 6.6327 4.33152 75.6296 130.762 217.489 217.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1270 0.000128 512 1 1408 182784 6.63392 4.34752 70.3326 131.11 212.559 212.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1270 0.000128 512 1 1408 180992 6.5968 4.30714 66.7296 130.197 207.965 208.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1270 0.000128 512 1 1408 182272 6.62947 4.33318 63.2327 130.797 205.13 205.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1270 0.000128 512 1 1380 180992 6.58989 4.30547 56.9931 130.21 198.242 198.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1270 0.000128 512 1 1344 180992 6.6017 4.3073 57.9764 130.101 199.124 199.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1270 0.000128 512 1 1350 183680 6.64371 4.35347 59.7871 131.009 201.931 202.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1270 0.000128 512 1 1344 183680 6.6416 4.34998 59.5681 131.161 201.858 201.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1270 0.000128 512 1 1344 183296 6.61046 4.32947 66.2221 130.742 208.049 208.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1270 0.000128 512 1 1344 180480 6.52563 4.28032 94.4432 129.257 234.639 234.754
