
*** Running vivado
    with args -log Proyecto_1_sep_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Proyecto_1_sep_wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Proyecto_1_sep_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/IP_Cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2020/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.cache/ip 
Command: synth_design -top Proyecto_1_sep_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 63928
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1065.020 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Proyecto_1_sep_wrapper' [C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/hdl/Proyecto_1_sep_wrapper.vhd:22]
INFO: [Synth 8-3491] module 'Proyecto_1_sep' declared at 'C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/synth/Proyecto_1_sep.vhd:14' bound to instance 'Proyecto_1_sep_i' of component 'Proyecto_1_sep' [C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/hdl/Proyecto_1_sep_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'Proyecto_1_sep' [C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/synth/Proyecto_1_sep.vhd:26]
INFO: [Synth 8-3491] module 'Proyecto_1_sep_Math_0_0' declared at 'C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.runs/synth_1/.Xil/Vivado-11908-PC_Vicho_N/realtime/Proyecto_1_sep_Math_0_0_stub.vhdl:5' bound to instance 'Math_0' of component 'Proyecto_1_sep_Math_0_0' [C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/synth/Proyecto_1_sep.vhd:116]
INFO: [Synth 8-638] synthesizing module 'Proyecto_1_sep_Math_0_0' [C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.runs/synth_1/.Xil/Vivado-11908-PC_Vicho_N/realtime/Proyecto_1_sep_Math_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'Proyecto_1_sep_Sel_frec_0_0' declared at 'C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.runs/synth_1/.Xil/Vivado-11908-PC_Vicho_N/realtime/Proyecto_1_sep_Sel_frec_0_0_stub.vhdl:5' bound to instance 'Sel_frec_0' of component 'Proyecto_1_sep_Sel_frec_0_0' [C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/synth/Proyecto_1_sep.vhd:125]
INFO: [Synth 8-638] synthesizing module 'Proyecto_1_sep_Sel_frec_0_0' [C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.runs/synth_1/.Xil/Vivado-11908-PC_Vicho_N/realtime/Proyecto_1_sep_Sel_frec_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'Proyecto_1_sep_Sel_funcion_0_0' declared at 'C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.runs/synth_1/.Xil/Vivado-11908-PC_Vicho_N/realtime/Proyecto_1_sep_Sel_funcion_0_0_stub.vhdl:5' bound to instance 'Sel_funcion_0' of component 'Proyecto_1_sep_Sel_funcion_0_0' [C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/synth/Proyecto_1_sep.vhd:131]
INFO: [Synth 8-638] synthesizing module 'Proyecto_1_sep_Sel_funcion_0_0' [C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.runs/synth_1/.Xil/Vivado-11908-PC_Vicho_N/realtime/Proyecto_1_sep_Sel_funcion_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'Proyecto_1_sep_generador_f_0_0' declared at 'C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.runs/synth_1/.Xil/Vivado-11908-PC_Vicho_N/realtime/Proyecto_1_sep_generador_f_0_0_stub.vhdl:5' bound to instance 'generador_f_0' of component 'Proyecto_1_sep_generador_f_0_0' [C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/synth/Proyecto_1_sep.vhd:143]
INFO: [Synth 8-638] synthesizing module 'Proyecto_1_sep_generador_f_0_0' [C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.runs/synth_1/.Xil/Vivado-11908-PC_Vicho_N/realtime/Proyecto_1_sep_generador_f_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'Proyecto_1_sep_ila_0_0' declared at 'C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.runs/synth_1/.Xil/Vivado-11908-PC_Vicho_N/realtime/Proyecto_1_sep_ila_0_0_stub.vhdl:5' bound to instance 'ila_0' of component 'Proyecto_1_sep_ila_0_0' [C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/synth/Proyecto_1_sep.vhd:152]
INFO: [Synth 8-638] synthesizing module 'Proyecto_1_sep_ila_0_0' [C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.runs/synth_1/.Xil/Vivado-11908-PC_Vicho_N/realtime/Proyecto_1_sep_ila_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'Proyecto_1_sep_vio_0_0' declared at 'C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.runs/synth_1/.Xil/Vivado-11908-PC_Vicho_N/realtime/Proyecto_1_sep_vio_0_0_stub.vhdl:5' bound to instance 'vio_0' of component 'Proyecto_1_sep_vio_0_0' [C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/synth/Proyecto_1_sep.vhd:163]
INFO: [Synth 8-638] synthesizing module 'Proyecto_1_sep_vio_0_0' [C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.runs/synth_1/.Xil/Vivado-11908-PC_Vicho_N/realtime/Proyecto_1_sep_vio_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'Proyecto_1_sep_vio_1_0' declared at 'C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.runs/synth_1/.Xil/Vivado-11908-PC_Vicho_N/realtime/Proyecto_1_sep_vio_1_0_stub.vhdl:5' bound to instance 'vio_1' of component 'Proyecto_1_sep_vio_1_0' [C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/synth/Proyecto_1_sep.vhd:170]
INFO: [Synth 8-638] synthesizing module 'Proyecto_1_sep_vio_1_0' [C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.runs/synth_1/.Xil/Vivado-11908-PC_Vicho_N/realtime/Proyecto_1_sep_vio_1_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Proyecto_1_sep' (1#1) [C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/synth/Proyecto_1_sep.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Proyecto_1_sep_wrapper' (2#1) [C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/hdl/Proyecto_1_sep_wrapper.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1065.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1065.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1065.020 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1065.020 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_vio_0_0/Proyecto_1_sep_vio_0_0/Proyecto_1_sep_vio_0_0_in_context.xdc] for cell 'Proyecto_1_sep_i/vio_0'
Finished Parsing XDC File [c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_vio_0_0/Proyecto_1_sep_vio_0_0/Proyecto_1_sep_vio_0_0_in_context.xdc] for cell 'Proyecto_1_sep_i/vio_0'
Parsing XDC File [c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_vio_1_0/Proyecto_1_sep_vio_1_0/Proyecto_1_sep_vio_1_0_in_context.xdc] for cell 'Proyecto_1_sep_i/vio_1'
Finished Parsing XDC File [c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_vio_1_0/Proyecto_1_sep_vio_1_0/Proyecto_1_sep_vio_1_0_in_context.xdc] for cell 'Proyecto_1_sep_i/vio_1'
Parsing XDC File [c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_Sel_frec_0_0/Proyecto_1_sep_Sel_frec_0_0/Proyecto_1_sep_Sel_frec_0_0_in_context.xdc] for cell 'Proyecto_1_sep_i/Sel_frec_0'
Finished Parsing XDC File [c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_Sel_frec_0_0/Proyecto_1_sep_Sel_frec_0_0/Proyecto_1_sep_Sel_frec_0_0_in_context.xdc] for cell 'Proyecto_1_sep_i/Sel_frec_0'
Parsing XDC File [c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_Sel_funcion_0_0/Proyecto_1_sep_Sel_funcion_0_0/Proyecto_1_sep_Sel_funcion_0_0_in_context.xdc] for cell 'Proyecto_1_sep_i/Sel_funcion_0'
Finished Parsing XDC File [c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_Sel_funcion_0_0/Proyecto_1_sep_Sel_funcion_0_0/Proyecto_1_sep_Sel_funcion_0_0_in_context.xdc] for cell 'Proyecto_1_sep_i/Sel_funcion_0'
Parsing XDC File [c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_Math_0_0/Proyecto_1_sep_Math_0_0/Proyecto_1_sep_Math_0_0_in_context.xdc] for cell 'Proyecto_1_sep_i/Math_0'
Finished Parsing XDC File [c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_Math_0_0/Proyecto_1_sep_Math_0_0/Proyecto_1_sep_Math_0_0_in_context.xdc] for cell 'Proyecto_1_sep_i/Math_0'
Parsing XDC File [c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_ila_0_0/Proyecto_1_sep_ila_0_0/Proyecto_1_sep_ila_0_0_in_context.xdc] for cell 'Proyecto_1_sep_i/ila_0'
Finished Parsing XDC File [c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_ila_0_0/Proyecto_1_sep_ila_0_0/Proyecto_1_sep_ila_0_0_in_context.xdc] for cell 'Proyecto_1_sep_i/ila_0'
Parsing XDC File [c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_generador_f_0_0/Proyecto_1_sep_generador_f_0_0/Proyecto_1_sep_generador_f_0_0_in_context.xdc] for cell 'Proyecto_1_sep_i/generador_f_0'
Finished Parsing XDC File [c:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_generador_f_0_0/Proyecto_1_sep_generador_f_0_0/Proyecto_1_sep_generador_f_0_0_in_context.xdc] for cell 'Proyecto_1_sep_i/generador_f_0'
Parsing XDC File [C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Ayudantias/Ayudantia 1/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Ayudantias/Ayudantia 1/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Ayudantias/Ayudantia 1/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Proyecto_1_sep_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Proyecto_1_sep_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1109.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1109.953 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1109.953 ; gain = 44.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1109.953 ; gain = 44.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Proyecto_1_sep_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Proyecto_1_sep_i/vio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Proyecto_1_sep_i/vio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Proyecto_1_sep_i/Sel_frec_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Proyecto_1_sep_i/Sel_funcion_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Proyecto_1_sep_i/Math_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Proyecto_1_sep_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Proyecto_1_sep_i/generador_f_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1109.953 ; gain = 44.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1109.953 ; gain = 44.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1109.953 ; gain = 44.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1137.523 ; gain = 72.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1137.523 ; gain = 72.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1157.141 ; gain = 92.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1161.918 ; gain = 96.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1161.918 ; gain = 96.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1161.918 ; gain = 96.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1161.918 ; gain = 96.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1161.918 ; gain = 96.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1161.918 ; gain = 96.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |Proyecto_1_sep_Math_0_0        |         1|
|2     |Proyecto_1_sep_Sel_frec_0_0    |         1|
|3     |Proyecto_1_sep_Sel_funcion_0_0 |         1|
|4     |Proyecto_1_sep_generador_f_0_0 |         1|
|5     |Proyecto_1_sep_ila_0_0         |         1|
|6     |Proyecto_1_sep_vio_0_0         |         1|
|7     |Proyecto_1_sep_vio_1_0         |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |Proyecto_1_sep_Math_0_0_bbox        |     1|
|2     |Proyecto_1_sep_Sel_frec_0_0_bbox    |     1|
|3     |Proyecto_1_sep_Sel_funcion_0_0_bbox |     1|
|4     |Proyecto_1_sep_generador_f_0_0_bbox |     1|
|5     |Proyecto_1_sep_ila_0_0_bbox         |     1|
|6     |Proyecto_1_sep_vio_0_0_bbox         |     1|
|7     |Proyecto_1_sep_vio_1_0_bbox         |     1|
|8     |IBUF                                |     9|
+------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1161.918 ; gain = 96.898
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1161.918 ; gain = 51.965
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1161.918 ; gain = 96.898
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1173.957 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1174.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1174.934 ; gain = 109.914
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/vicen/OneDrive/Escritorio/Septimo Semestre/SEP/Proyecto1/proyecto_1/proyecto_1.runs/synth_1/Proyecto_1_sep_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Proyecto_1_sep_wrapper_utilization_synth.rpt -pb Proyecto_1_sep_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  8 12:26:38 2024...
