#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f85cb09be0 .scope module, "main" "main" 2 15;
 .timescale 0 0;
v0x55f85cb4b110_0 .net "ALUIn", 31 0, L_0x55f85cb5dda0;  1 drivers
v0x55f85cb4b220_0 .net "ALUOp", 1 0, v0x55f85cb47ad0_0;  1 drivers
v0x55f85cb4b330_0 .net "ALUResult", 31 0, v0x55f85cb43950_0;  1 drivers
v0x55f85cb4b3d0_0 .net "ALUSrc", 0 0, v0x55f85cb47be0_0;  1 drivers
v0x55f85cb4b4c0_0 .net "Door_Out", 0 0, v0x55f85cb44f10_0;  1 drivers
v0x55f85cb4b600_0 .net "FlagZero", 0 0, L_0x55f85cb5dfc0;  1 drivers
v0x55f85cb4b6f0_0 .net "Instrucao", 31 0, v0x55f85cb45400_0;  1 drivers
v0x55f85cb4b7b0_0 .net "Left_Shifted2", 31 0, v0x55f85cb458e0_0;  1 drivers
v0x55f85cb4b8a0_0 .net "MemRead", 0 0, v0x55f85cb47d80_0;  1 drivers
v0x55f85cb4b9d0_0 .net "NextPC", 31 0, L_0x55f85cb5e600;  1 drivers
v0x55f85cb4ba90_0 .net "OP_ALU_IN", 3 0, v0x55f85cb43e40_0;  1 drivers
v0x55f85cb4bb80_0 .var "PCIn", 31 0;
v0x55f85cb4bc40_0 .net "PCOut", 31 0, v0x55f85cb4afa0_0;  1 drivers
v0x55f85cb4bce0_0 .net "Read_Data1_Regs_Out", 31 0, v0x55f85cb45dc0_0;  1 drivers
v0x55f85cb4bdf0_0 .net "Read_Data2_Regs_Out", 31 0, v0x55f85cb45ed0_0;  1 drivers
v0x55f85cb4beb0_0 .net "Read_DataMemory_Out", 31 0, v0x55f85cb44800_0;  1 drivers
v0x55f85cb4bfc0_0 .net "RegDst", 0 0, v0x55f85cb48080_0;  1 drivers
v0x55f85cb4c0b0_0 .net "Saida_Somador4", 31 0, L_0x55f85cb5c9f0;  1 drivers
v0x55f85cb4c170_0 .net "Signal_Extented", 31 0, L_0x55f85cb5d800;  1 drivers
v0x55f85cb4c230_0 .net "Somador2_Out", 31 0, L_0x55f85cb5e330;  1 drivers
v0x55f85cb4c340_0 .net "branch", 1 0, v0x55f85cb47c80_0;  1 drivers
v0x55f85cb4c450_0 .var "clk", 0 0;
v0x55f85cb4c4f0_0 .net "memToReg", 0 0, v0x55f85cb47f40_0;  1 drivers
v0x55f85cb4c5e0_0 .net "memWrite", 0 0, v0x55f85cb47e50_0;  1 drivers
v0x55f85cb4c6d0_0 .net "regWrite", 0 0, v0x55f85cb48140_0;  1 drivers
v0x55f85cb4c7c0_0 .net "writeData", 31 0, L_0x55f85cb5e240;  1 drivers
v0x55f85cb4c8d0_0 .net "writeRegister", 4 0, L_0x55f85cb5ce10;  1 drivers
L_0x55f85cb5cb90 .part v0x55f85cb45400_0, 26, 6;
L_0x55f85cb5cf00 .part v0x55f85cb45400_0, 16, 5;
L_0x55f85cb5cff0 .part v0x55f85cb45400_0, 11, 5;
L_0x55f85cb5d170 .part v0x55f85cb45400_0, 21, 5;
L_0x55f85cb5d210 .part v0x55f85cb45400_0, 16, 5;
L_0x55f85cb5da10 .part v0x55f85cb45400_0, 0, 16;
L_0x55f85cb5df20 .part v0x55f85cb45400_0, 0, 6;
S_0x55f85cb10f00 .scope module, "ADD_1" "Somador" 2 70, 3 1 0, S_0x55f85cb09be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "saida"
v0x55f85cb26bc0_0 .net "a", 31 0, L_0x55f85cb5c9f0;  alias, 1 drivers
v0x55f85cb43140_0 .net "b", 31 0, v0x55f85cb458e0_0;  alias, 1 drivers
v0x55f85cb43220_0 .net "saida", 31 0, L_0x55f85cb5e330;  alias, 1 drivers
L_0x55f85cb5e330 .arith/sum 32, L_0x55f85cb5c9f0, v0x55f85cb458e0_0;
S_0x55f85cb43360 .scope module, "ALU_1" "ALU" 2 62, 4 9 0, S_0x55f85cb09be0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "controle"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
    .port_info 3 /OUTPUT 1 "zero"
    .port_info 4 /OUTPUT 32 "saida"
L_0x7fa7485b62a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f85cb435d0_0 .net/2u *"_s0", 31 0, L_0x7fa7485b62a0;  1 drivers
v0x55f85cb436d0_0 .net "a", 31 0, v0x55f85cb45dc0_0;  alias, 1 drivers
v0x55f85cb437b0_0 .net "b", 31 0, L_0x55f85cb5dda0;  alias, 1 drivers
v0x55f85cb43870_0 .net "controle", 3 0, v0x55f85cb43e40_0;  alias, 1 drivers
v0x55f85cb43950_0 .var "saida", 31 0;
v0x55f85cb43a80_0 .net "zero", 0 0, L_0x55f85cb5dfc0;  alias, 1 drivers
E_0x55f85cab2730 .event edge, v0x55f85cb43870_0, v0x55f85cb437b0_0, v0x55f85cb436d0_0;
L_0x55f85cb5dfc0 .cmp/eq 32, v0x55f85cb43950_0, L_0x7fa7485b62a0;
S_0x55f85cb43be0 .scope module, "Control_ALU" "ControleALU" 2 60, 5 9 0, S_0x55f85cb09be0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "OpCode_ALU"
    .port_info 1 /INPUT 6 "Func_Code"
    .port_info 2 /OUTPUT 4 "Controle_ALU"
v0x55f85cb43e40_0 .var "Controle_ALU", 3 0;
v0x55f85cb43f20_0 .net "Func_Code", 5 0, L_0x55f85cb5df20;  1 drivers
v0x55f85cb43fe0_0 .net "OpCode_ALU", 1 0, v0x55f85cb47ad0_0;  alias, 1 drivers
E_0x55f85cab2e80 .event edge, v0x55f85cb43f20_0, v0x55f85cb43fe0_0;
S_0x55f85cb44120 .scope module, "Data_Mem" "Data_Memory" 2 64, 6 1 0, S_0x55f85cb09be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk"
    .port_info 1 /INPUT 32 "Address"
    .port_info 2 /INPUT 32 "WriteData"
    .port_info 3 /OUTPUT 32 "ReadData"
    .port_info 4 /INPUT 1 "MemRead"
    .port_info 5 /INPUT 1 "MemWrite"
v0x55f85cb443b0_0 .net "Address", 31 0, v0x55f85cb43950_0;  alias, 1 drivers
v0x55f85cb444c0_0 .net "Clk", 0 0, v0x55f85cb4c450_0;  1 drivers
v0x55f85cb44560 .array "MemData", 31 0, 31 0;
v0x55f85cb44630_0 .net "MemRead", 0 0, v0x55f85cb47d80_0;  alias, 1 drivers
v0x55f85cb446f0_0 .net "MemWrite", 0 0, v0x55f85cb47e50_0;  alias, 1 drivers
v0x55f85cb44800_0 .var "ReadData", 31 0;
v0x55f85cb448e0_0 .net "WriteData", 31 0, v0x55f85cb45ed0_0;  alias, 1 drivers
E_0x55f85cb26510 .event negedge, v0x55f85cb444c0_0;
S_0x55f85cb44a80 .scope module, "Door1" "Door_BNE_BEQ" 2 72, 7 1 0, S_0x55f85cb09be0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "branch"
    .port_info 1 /INPUT 1 "flag"
    .port_info 2 /OUTPUT 1 "out"
v0x55f85cb44d50_0 .net "branch", 1 0, v0x55f85cb47c80_0;  alias, 1 drivers
v0x55f85cb44e50_0 .net "flag", 0 0, L_0x55f85cb5dfc0;  alias, 1 drivers
v0x55f85cb44f10_0 .var "out", 0 0;
E_0x55f85cab2ff0 .event edge, v0x55f85cb44d50_0, v0x55f85cb43a80_0;
S_0x55f85cb44ff0 .scope module, "Inst_Mem" "Memoria_instrucoes" 2 48, 8 1 0, S_0x55f85cb09be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "endereco"
    .port_info 1 /OUTPUT 32 "instrucao"
v0x55f85cb45240 .array "I_Mem", 31 0, 31 0;
v0x55f85cb45320_0 .net "endereco", 31 0, v0x55f85cb4afa0_0;  alias, 1 drivers
v0x55f85cb45400_0 .var "instrucao", 31 0;
E_0x55f85cb451c0 .event edge, v0x55f85cb45320_0;
S_0x55f85cb45550 .scope module, "Left_shift" "LeftShift2" 2 68, 9 1 0, S_0x55f85cb09be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "entrada"
    .port_info 1 /OUTPUT 32 "saida"
v0x55f85cb457e0_0 .net "entrada", 31 0, L_0x55f85cb5d800;  alias, 1 drivers
v0x55f85cb458e0_0 .var "saida", 31 0;
E_0x55f85cb45760 .event edge, v0x55f85cb457e0_0;
S_0x55f85cb45a10 .scope module, "Regs" "Registradores" 2 54, 10 1 0, S_0x55f85cb09be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RegWrite"
    .port_info 2 /INPUT 5 "ReadReg1"
    .port_info 3 /INPUT 5 "ReadReg2"
    .port_info 4 /INPUT 5 "WriteReg"
    .port_info 5 /INPUT 32 "WriteData"
    .port_info 6 /OUTPUT 32 "ReadData1"
    .port_info 7 /OUTPUT 32 "ReadData2"
v0x55f85cb45dc0_0 .var "ReadData1", 31 0;
v0x55f85cb45ed0_0 .var "ReadData2", 31 0;
v0x55f85cb45fa0_0 .net "ReadReg1", 4 0, L_0x55f85cb5d170;  1 drivers
v0x55f85cb46070_0 .net "ReadReg2", 4 0, L_0x55f85cb5d210;  1 drivers
v0x55f85cb46150_0 .net "RegWrite", 0 0, v0x55f85cb48140_0;  alias, 1 drivers
v0x55f85cb46260 .array "Regs", 31 0, 31 0;
v0x55f85cb46320_0 .net "WriteData", 31 0, L_0x55f85cb5e240;  alias, 1 drivers
v0x55f85cb46400_0 .net "WriteReg", 4 0, L_0x55f85cb5ce10;  alias, 1 drivers
v0x55f85cb464e0_0 .net "clk", 0 0, v0x55f85cb4c450_0;  alias, 1 drivers
E_0x55f85cb45d00/0 .event edge, v0x55f85cb46150_0;
E_0x55f85cb45d00/1 .event posedge, v0x55f85cb444c0_0;
E_0x55f85cb45d00 .event/or E_0x55f85cb45d00/0, E_0x55f85cb45d00/1;
E_0x55f85cb45d60 .event edge, v0x55f85cb46070_0, v0x55f85cb45fa0_0;
S_0x55f85cb46660 .scope module, "Signal_Extenteder" "Ext_Sinal" 2 56, 11 1 0, S_0x55f85cb09be0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "entrada"
    .port_info 1 /OUTPUT 32 "saida"
v0x55f85cb46840_0 .net *"_s1", 0 0, L_0x55f85cb5d2b0;  1 drivers
L_0x7fa7485b6180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f85cb46940_0 .net/2u *"_s10", 15 0, L_0x7fa7485b6180;  1 drivers
v0x55f85cb46a20_0 .net *"_s12", 31 0, L_0x55f85cb5d5d0;  1 drivers
L_0x7fa7485b61c8 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55f85cb46b10_0 .net/2u *"_s14", 15 0, L_0x7fa7485b61c8;  1 drivers
v0x55f85cb46bf0_0 .net *"_s16", 31 0, L_0x55f85cb5d710;  1 drivers
v0x55f85cb46cd0_0 .net *"_s2", 31 0, L_0x55f85cb5d350;  1 drivers
L_0x7fa7485b60f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f85cb46db0_0 .net *"_s5", 30 0, L_0x7fa7485b60f0;  1 drivers
L_0x7fa7485b6138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f85cb46e90_0 .net/2u *"_s6", 31 0, L_0x7fa7485b6138;  1 drivers
v0x55f85cb46f70_0 .net *"_s8", 0 0, L_0x55f85cb5d490;  1 drivers
v0x55f85cb470c0_0 .net "entrada", 15 0, L_0x55f85cb5da10;  1 drivers
v0x55f85cb471a0_0 .net "saida", 31 0, L_0x55f85cb5d800;  alias, 1 drivers
L_0x55f85cb5d2b0 .part L_0x55f85cb5da10, 15, 1;
L_0x55f85cb5d350 .concat [ 1 31 0 0], L_0x55f85cb5d2b0, L_0x7fa7485b60f0;
L_0x55f85cb5d490 .cmp/eq 32, L_0x55f85cb5d350, L_0x7fa7485b6138;
L_0x55f85cb5d5d0 .concat [ 16 16 0 0], L_0x55f85cb5da10, L_0x7fa7485b6180;
L_0x55f85cb5d710 .concat [ 16 16 0 0], L_0x55f85cb5da10, L_0x7fa7485b61c8;
L_0x55f85cb5d800 .functor MUXZ 32, L_0x55f85cb5d710, L_0x55f85cb5d5d0, L_0x55f85cb5d490, C4<>;
S_0x55f85cb472a0 .scope module, "Soma4" "Somador4" 2 46, 12 1 0, S_0x55f85cb09be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "saida"
L_0x7fa7485b6018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f85cb47460_0 .net/2u *"_s0", 31 0, L_0x7fa7485b6018;  1 drivers
v0x55f85cb47560_0 .net "a", 31 0, v0x55f85cb4afa0_0;  alias, 1 drivers
v0x55f85cb47650_0 .net "saida", 31 0, L_0x55f85cb5c9f0;  alias, 1 drivers
L_0x55f85cb5c9f0 .arith/sum 32, v0x55f85cb4afa0_0, L_0x7fa7485b6018;
S_0x55f85cb47770 .scope module, "controll" "Controller" 2 50, 13 1 0, S_0x55f85cb09be0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Opcode"
    .port_info 1 /OUTPUT 1 "RegDst"
    .port_info 2 /OUTPUT 2 "Branch"
    .port_info 3 /OUTPUT 1 "MemRead"
    .port_info 4 /OUTPUT 1 "MemtoReg"
    .port_info 5 /OUTPUT 2 "ALUOp"
    .port_info 6 /OUTPUT 1 "MemWrite"
    .port_info 7 /OUTPUT 1 "ALUSrc"
    .port_info 8 /OUTPUT 1 "RegWrite"
v0x55f85cb47ad0_0 .var "ALUOp", 1 0;
v0x55f85cb47be0_0 .var "ALUSrc", 0 0;
v0x55f85cb47c80_0 .var "Branch", 1 0;
v0x55f85cb47d80_0 .var "MemRead", 0 0;
v0x55f85cb47e50_0 .var "MemWrite", 0 0;
v0x55f85cb47f40_0 .var "MemtoReg", 0 0;
v0x55f85cb47fe0_0 .net "Opcode", 5 0, L_0x55f85cb5cb90;  1 drivers
v0x55f85cb48080_0 .var "RegDst", 0 0;
v0x55f85cb48140_0 .var "RegWrite", 0 0;
E_0x55f85cb47a70 .event edge, v0x55f85cb47fe0_0;
S_0x55f85cb483a0 .scope module, "mux32b_2" "MUX_32b" 2 58, 14 2 0, S_0x55f85cb09be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controle"
    .port_info 1 /INPUT 32 "entrada1"
    .port_info 2 /INPUT 32 "entrada2"
    .port_info 3 /OUTPUT 32 "saida"
v0x55f85cb485c0_0 .net *"_s0", 31 0, L_0x55f85cb5db80;  1 drivers
L_0x7fa7485b6210 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f85cb486c0_0 .net *"_s3", 30 0, L_0x7fa7485b6210;  1 drivers
L_0x7fa7485b6258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f85cb487a0_0 .net/2u *"_s4", 31 0, L_0x7fa7485b6258;  1 drivers
v0x55f85cb48890_0 .net *"_s6", 0 0, L_0x55f85cb5dcb0;  1 drivers
v0x55f85cb48950_0 .net "controle", 0 0, v0x55f85cb47be0_0;  alias, 1 drivers
v0x55f85cb48a40_0 .net "entrada1", 31 0, v0x55f85cb45ed0_0;  alias, 1 drivers
v0x55f85cb48b30_0 .net "entrada2", 31 0, L_0x55f85cb5d800;  alias, 1 drivers
v0x55f85cb48c40_0 .net "saida", 31 0, L_0x55f85cb5dda0;  alias, 1 drivers
L_0x55f85cb5db80 .concat [ 1 31 0 0], v0x55f85cb47be0_0, L_0x7fa7485b6210;
L_0x55f85cb5dcb0 .cmp/eq 32, L_0x55f85cb5db80, L_0x7fa7485b6258;
L_0x55f85cb5dda0 .functor MUXZ 32, L_0x55f85cb5d800, v0x55f85cb45ed0_0, L_0x55f85cb5dcb0, C4<>;
S_0x55f85cb48d60 .scope module, "mux32b_3" "MUX_32b" 2 66, 14 2 0, S_0x55f85cb09be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controle"
    .port_info 1 /INPUT 32 "entrada1"
    .port_info 2 /INPUT 32 "entrada2"
    .port_info 3 /OUTPUT 32 "saida"
v0x55f85cb48fa0_0 .net *"_s0", 31 0, L_0x55f85cb5e060;  1 drivers
L_0x7fa7485b62e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f85cb490a0_0 .net *"_s3", 30 0, L_0x7fa7485b62e8;  1 drivers
L_0x7fa7485b6330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f85cb49180_0 .net/2u *"_s4", 31 0, L_0x7fa7485b6330;  1 drivers
v0x55f85cb49270_0 .net *"_s6", 0 0, L_0x55f85cb5e100;  1 drivers
v0x55f85cb49330_0 .net "controle", 0 0, v0x55f85cb47f40_0;  alias, 1 drivers
v0x55f85cb49420_0 .net "entrada1", 31 0, v0x55f85cb43950_0;  alias, 1 drivers
v0x55f85cb49510_0 .net "entrada2", 31 0, v0x55f85cb44800_0;  alias, 1 drivers
v0x55f85cb495d0_0 .net "saida", 31 0, L_0x55f85cb5e240;  alias, 1 drivers
L_0x55f85cb5e060 .concat [ 1 31 0 0], v0x55f85cb47f40_0, L_0x7fa7485b62e8;
L_0x55f85cb5e100 .cmp/eq 32, L_0x55f85cb5e060, L_0x7fa7485b6330;
L_0x55f85cb5e240 .functor MUXZ 32, v0x55f85cb44800_0, v0x55f85cb43950_0, L_0x55f85cb5e100, C4<>;
S_0x55f85cb49730 .scope module, "mux32b_4" "MUX_32b" 2 74, 14 2 0, S_0x55f85cb09be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controle"
    .port_info 1 /INPUT 32 "entrada1"
    .port_info 2 /INPUT 32 "entrada2"
    .port_info 3 /OUTPUT 32 "saida"
v0x55f85cb49970_0 .net *"_s0", 31 0, L_0x55f85cb5e3d0;  1 drivers
L_0x7fa7485b6378 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f85cb49a70_0 .net *"_s3", 30 0, L_0x7fa7485b6378;  1 drivers
L_0x7fa7485b63c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f85cb49b50_0 .net/2u *"_s4", 31 0, L_0x7fa7485b63c0;  1 drivers
v0x55f85cb49c40_0 .net *"_s6", 0 0, L_0x55f85cb5e4c0;  1 drivers
v0x55f85cb49d00_0 .net "controle", 0 0, v0x55f85cb44f10_0;  alias, 1 drivers
v0x55f85cb49df0_0 .net "entrada1", 31 0, L_0x55f85cb5c9f0;  alias, 1 drivers
v0x55f85cb49ee0_0 .net "entrada2", 31 0, L_0x55f85cb5e330;  alias, 1 drivers
v0x55f85cb49fa0_0 .net "saida", 31 0, L_0x55f85cb5e600;  alias, 1 drivers
L_0x55f85cb5e3d0 .concat [ 1 31 0 0], v0x55f85cb44f10_0, L_0x7fa7485b6378;
L_0x55f85cb5e4c0 .cmp/eq 32, L_0x55f85cb5e3d0, L_0x7fa7485b63c0;
L_0x55f85cb5e600 .functor MUXZ 32, L_0x55f85cb5e330, L_0x55f85cb5c9f0, L_0x55f85cb5e4c0, C4<>;
S_0x55f85cb4a110 .scope module, "mux5b_1" "MUX_5b" 2 52, 14 11 0, S_0x55f85cb09be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controle"
    .port_info 1 /INPUT 5 "entrada1"
    .port_info 2 /INPUT 5 "entrada2"
    .port_info 3 /OUTPUT 5 "saida"
v0x55f85cb4a350_0 .net *"_s0", 31 0, L_0x55f85cb5cc30;  1 drivers
L_0x7fa7485b6060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f85cb4a450_0 .net *"_s3", 30 0, L_0x7fa7485b6060;  1 drivers
L_0x7fa7485b60a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f85cb4a530_0 .net/2u *"_s4", 31 0, L_0x7fa7485b60a8;  1 drivers
v0x55f85cb4a620_0 .net *"_s6", 0 0, L_0x55f85cb5ccd0;  1 drivers
v0x55f85cb4a6e0_0 .net "controle", 0 0, v0x55f85cb48080_0;  alias, 1 drivers
v0x55f85cb4a7d0_0 .net "entrada1", 4 0, L_0x55f85cb5cf00;  1 drivers
v0x55f85cb4a890_0 .net "entrada2", 4 0, L_0x55f85cb5cff0;  1 drivers
v0x55f85cb4a970_0 .net "saida", 4 0, L_0x55f85cb5ce10;  alias, 1 drivers
L_0x55f85cb5cc30 .concat [ 1 31 0 0], v0x55f85cb48080_0, L_0x7fa7485b6060;
L_0x55f85cb5ccd0 .cmp/eq 32, L_0x55f85cb5cc30, L_0x7fa7485b60a8;
L_0x55f85cb5ce10 .functor MUXZ 5, L_0x55f85cb5cff0, L_0x55f85cb5cf00, L_0x55f85cb5ccd0, C4<>;
S_0x55f85cb4aaf0 .scope module, "pc" "PC" 2 44, 15 1 0, S_0x55f85cb09be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "entrada"
    .port_info 1 /OUTPUT 32 "saida"
    .port_info 2 /INPUT 1 "clk"
v0x55f85cb4adb0_0 .net "clk", 0 0, v0x55f85cb4c450_0;  alias, 1 drivers
v0x55f85cb4aec0_0 .net "entrada", 31 0, v0x55f85cb4bb80_0;  1 drivers
v0x55f85cb4afa0_0 .var "saida", 31 0;
E_0x55f85cb4ad30 .event posedge, v0x55f85cb444c0_0;
    .scope S_0x55f85cb4aaf0;
T_0 ;
    %wait E_0x55f85cb4ad30;
    %load/vec4 v0x55f85cb4aec0_0;
    %store/vec4 v0x55f85cb4afa0_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f85cb44ff0;
T_1 ;
    %pushi/vec4 17387552, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb45240, 4, 0;
    %pushi/vec4 34705440, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb45240, 4, 0;
    %pushi/vec4 43231266, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb45240, 4, 0;
    %pushi/vec4 25913378, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb45240, 4, 0;
    %pushi/vec4 38645797, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb45240, 4, 0;
    %pushi/vec4 22376485, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb45240, 4, 0;
    %pushi/vec4 38647844, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb45240, 4, 0;
    %pushi/vec4 22378532, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb45240, 4, 0;
    %pushi/vec4 38617127, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb45240, 4, 0;
    %pushi/vec4 22380583, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb45240, 4, 0;
    %pushi/vec4 30230570, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb45240, 4, 0;
    %pushi/vec4 28215338, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb45240, 4, 0;
    %pushi/vec4 2387214340, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb45240, 4, 0;
    %pushi/vec4 2385182728, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb45240, 4, 0;
    %pushi/vec4 2924216324, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb45240, 4, 0;
    %pushi/vec4 2922184712, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb45240, 4, 0;
    %pushi/vec4 38617126, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb45240, 4, 0;
    %pushi/vec4 22380582, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb45240, 4, 0;
    %pushi/vec4 378863617, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb45240, 4, 0;
    %pushi/vec4 378863617, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb45240, 4, 0;
    %pushi/vec4 305528816, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb45240, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x55f85cb44ff0;
T_2 ;
    %wait E_0x55f85cb451c0;
    %load/vec4 v0x55f85cb45320_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x55f85cb45240, 4;
    %assign/vec4 v0x55f85cb45400_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55f85cb47770;
T_3 ;
    %wait E_0x55f85cb47a70;
    %load/vec4 v0x55f85cb47fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb48080_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f85cb47c80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb47d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb47f40_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f85cb47ad0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb47e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb47be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb48140_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f85cb48080_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f85cb47c80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb47d80_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f85cb47f40_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f85cb47ad0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb47e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb47be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb48140_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f85cb48080_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f85cb47c80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb47d80_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f85cb47f40_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f85cb47ad0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb47e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb47be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb48140_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb48080_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f85cb47c80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb47d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb47f40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f85cb47ad0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb47e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb47be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb48140_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f85cb48080_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f85cb47c80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb47d80_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f85cb47f40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f85cb47ad0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb47e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb47be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb48140_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55f85cb45a10;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 22, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 70, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 80, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x55f85cb45a10;
T_5 ;
    %wait E_0x55f85cb45d60;
    %load/vec4 v0x55f85cb45fa0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55f85cb46260, 4;
    %assign/vec4 v0x55f85cb45dc0_0, 0;
    %load/vec4 v0x55f85cb46070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55f85cb46260, 4;
    %assign/vec4 v0x55f85cb45ed0_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55f85cb45a10;
T_6 ;
    %wait E_0x55f85cb45d00;
    %load/vec4 v0x55f85cb46150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x55f85cb46320_0;
    %load/vec4 v0x55f85cb46400_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55f85cb46260, 4, 0;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f85cb43be0;
T_7 ;
    %wait E_0x55f85cab2e80;
    %load/vec4 v0x55f85cb43fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f85cb43e40_0, 0, 4;
    %jmp T_7.3;
T_7.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f85cb43e40_0, 0, 4;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55f85cb43f20_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %jmp T_7.11;
T_7.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f85cb43e40_0, 0, 4;
    %jmp T_7.11;
T_7.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f85cb43e40_0, 0, 4;
    %jmp T_7.11;
T_7.6 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55f85cb43e40_0, 0, 4;
    %jmp T_7.11;
T_7.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55f85cb43e40_0, 0, 4;
    %jmp T_7.11;
T_7.8 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55f85cb43e40_0, 0, 4;
    %jmp T_7.11;
T_7.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55f85cb43e40_0, 0, 4;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55f85cb43e40_0, 0, 4;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55f85cb43360;
T_8 ;
    %wait E_0x55f85cab2730;
    %load/vec4 v0x55f85cb43870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f85cb43950_0, 0;
    %jmp T_8.8;
T_8.0 ;
    %load/vec4 v0x55f85cb436d0_0;
    %load/vec4 v0x55f85cb437b0_0;
    %add;
    %assign/vec4 v0x55f85cb43950_0, 0;
    %jmp T_8.8;
T_8.1 ;
    %load/vec4 v0x55f85cb436d0_0;
    %load/vec4 v0x55f85cb437b0_0;
    %sub;
    %assign/vec4 v0x55f85cb43950_0, 0;
    %jmp T_8.8;
T_8.2 ;
    %load/vec4 v0x55f85cb436d0_0;
    %load/vec4 v0x55f85cb437b0_0;
    %and;
    %assign/vec4 v0x55f85cb43950_0, 0;
    %jmp T_8.8;
T_8.3 ;
    %load/vec4 v0x55f85cb436d0_0;
    %load/vec4 v0x55f85cb437b0_0;
    %or;
    %assign/vec4 v0x55f85cb43950_0, 0;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x55f85cb436d0_0;
    %load/vec4 v0x55f85cb437b0_0;
    %or;
    %inv;
    %assign/vec4 v0x55f85cb43950_0, 0;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0x55f85cb436d0_0;
    %load/vec4 v0x55f85cb437b0_0;
    %xor;
    %assign/vec4 v0x55f85cb43950_0, 0;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0x55f85cb436d0_0;
    %load/vec4 v0x55f85cb437b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.10, 8;
T_8.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.10, 8;
 ; End of false expr.
    %blend;
T_8.10;
    %assign/vec4 v0x55f85cb43950_0, 0;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55f85cb44120;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb44560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb44560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb44560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb44560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb44560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb44560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb44560, 4, 0;
    %pushi/vec4 666, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb44560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb44560, 4, 0;
    %pushi/vec4 555, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb44560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb44560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb44560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb44560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb44560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb44560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb44560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb44560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb44560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb44560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb44560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb44560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb44560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb44560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f85cb44560, 4, 0;
    %end;
    .thread T_9;
    .scope S_0x55f85cb44120;
T_10 ;
    %wait E_0x55f85cb26510;
    %load/vec4 v0x55f85cb446f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x55f85cb448e0_0;
    %ix/getv 3, v0x55f85cb443b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f85cb44560, 0, 4;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55f85cb44630_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %ix/getv 4, v0x55f85cb443b0_0;
    %load/vec4a v0x55f85cb44560, 4;
    %assign/vec4 v0x55f85cb44800_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55f85cb45550;
T_11 ;
    %wait E_0x55f85cb45760;
    %load/vec4 v0x55f85cb457e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55f85cb458e0_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55f85cb44a80;
T_12 ;
    %wait E_0x55f85cab2ff0;
    %load/vec4 v0x55f85cb44d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb44f10_0, 0, 1;
    %jmp T_12.4;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb44f10_0, 0, 1;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x55f85cb44e50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.6, 8;
T_12.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.6, 8;
 ; End of false expr.
    %blend;
T_12.6;
    %pad/s 1;
    %store/vec4 v0x55f85cb44f10_0, 0, 1;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x55f85cb44e50_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.8, 8;
T_12.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.8, 8;
 ; End of false expr.
    %blend;
T_12.8;
    %pad/s 1;
    %store/vec4 v0x55f85cb44f10_0, 0, 1;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55f85cb09be0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f85cb4bb80_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x55f85cb09be0;
T_14 ;
    %vpi_call 2 77 "$dumpfile", "MIPS.vcd" {0 0 0};
    %vpi_call 2 78 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x55f85cb09be0;
T_15 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f85cb4c450_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x55f85cb09be0;
T_16 ;
    %vpi_call 2 135 "$monitor", "\012Instrucao: %b\012Saida PC:  %b\012Saida ALU: %b\012", v0x55f85cb4b6f0_0, v0x55f85cb4bc40_0, v0x55f85cb4b330_0 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x55f85cb09be0;
T_17 ;
    %wait E_0x55f85cb26510;
    %delay 2, 0;
    %load/vec4 v0x55f85cb4b9d0_0;
    %assign/vec4 v0x55f85cb4bb80_0, 0;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "Main.v";
    "./Modulos/Somador.v";
    "./Modulos/ALU.v";
    "./Modulos/ControleALU.v";
    "./Modulos/Data_Memory.v";
    "./Modulos/AND.v";
    "./Modulos/Memoria_instrucoes.v";
    "./Modulos/LeftShift2.v";
    "./Modulos/Registradores.v";
    "./Modulos/Ext_Sinal.v";
    "./Modulos/Somador4.v";
    "./Modulos/Controller.v";
    "./Modulos/MUX.v";
    "./Modulos/PC.v";
