{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665787927524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665787927531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 18:52:07 2022 " "Processing started: Fri Oct 14 18:52:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665787927531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665787927531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VHDL4_Antoine_Phan -c VHDL4_Antoine_Phan " "Command: quartus_map --read_settings_files=on --write_settings_files=off VHDL4_Antoine_Phan -c VHDL4_Antoine_Phan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665787927531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665787927840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665787927840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antoine_phan_bcd_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antoine_phan_bcd_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_adder-arch " "Found design unit 1: bcd_adder-arch" {  } { { "Antoine_Phan_BCD_Adder.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_BCD_Adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665787937712 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_adder " "Found entity 1: bcd_adder" {  } { { "Antoine_Phan_BCD_Adder.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_BCD_Adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665787937712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665787937712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder_antoine_phan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment_decoder_antoine_phan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_decoder-decoder " "Found design unit 1: seven_segment_decoder-decoder" {  } { { "Seven_Segment_Decoder_Antoine_Phan.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Seven_Segment_Decoder_Antoine_Phan.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665787937714 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "Seven_Segment_Decoder_Antoine_Phan.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Seven_Segment_Decoder_Antoine_Phan.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665787937714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665787937714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antoine_phan_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antoine_phan_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Antoine_Phan_Wrapper-arch " "Found design unit 1: Antoine_Phan_Wrapper-arch" {  } { { "Antoine_Phan_Wrapper.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_Wrapper.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665787937715 ""} { "Info" "ISGN_ENTITY_NAME" "1 Antoine_Phan_Wrapper " "Found entity 1: Antoine_Phan_Wrapper" {  } { { "Antoine_Phan_Wrapper.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_Wrapper.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665787937715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665787937715 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Antoine_Phan_Wrapper " "Elaborating entity \"Antoine_Phan_Wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665787937735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:Display_A " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:Display_A\"" {  } { { "Antoine_Phan_Wrapper.vhd" "Display_A" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_Wrapper.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665787937737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_adder bcd_adder:BCD " "Elaborating entity \"bcd_adder\" for hierarchy \"bcd_adder:BCD\"" {  } { { "Antoine_Phan_Wrapper.vhd" "BCD" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_Wrapper.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665787937738 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dont_care Antoine_Phan_BCD_Adder.vhd(18) " "VHDL Signal Declaration warning at Antoine_Phan_BCD_Adder.vhd(18): used explicit default value for signal \"dont_care\" because signal was never assigned a value" {  } { { "Antoine_Phan_BCD_Adder.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_BCD_Adder.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1665787937738 "|Antoine_Phan_Wrapper|bcd_adder:BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dont_care Antoine_Phan_BCD_Adder.vhd(23) " "VHDL Process Statement warning at Antoine_Phan_BCD_Adder.vhd(23): signal \"dont_care\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Antoine_Phan_BCD_Adder.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_BCD_Adder.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665787937738 "|Antoine_Phan_Wrapper|bcd_adder:BCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S Antoine_Phan_BCD_Adder.vhd(20) " "VHDL Process Statement warning at Antoine_Phan_BCD_Adder.vhd(20): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "Antoine_Phan_BCD_Adder.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_BCD_Adder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665787937738 "|Antoine_Phan_Wrapper|bcd_adder:BCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C Antoine_Phan_BCD_Adder.vhd(20) " "VHDL Process Statement warning at Antoine_Phan_BCD_Adder.vhd(20): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "Antoine_Phan_BCD_Adder.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_BCD_Adder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665787937738 "|Antoine_Phan_Wrapper|bcd_adder:BCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp Antoine_Phan_BCD_Adder.vhd(20) " "VHDL Process Statement warning at Antoine_Phan_BCD_Adder.vhd(20): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "Antoine_Phan_BCD_Adder.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_BCD_Adder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665787937738 "|Antoine_Phan_Wrapper|bcd_adder:BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] Antoine_Phan_BCD_Adder.vhd(20) " "Inferred latch for \"temp\[0\]\" at Antoine_Phan_BCD_Adder.vhd(20)" {  } { { "Antoine_Phan_BCD_Adder.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_BCD_Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665787937739 "|Antoine_Phan_Wrapper|bcd_adder:BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] Antoine_Phan_BCD_Adder.vhd(20) " "Inferred latch for \"temp\[1\]\" at Antoine_Phan_BCD_Adder.vhd(20)" {  } { { "Antoine_Phan_BCD_Adder.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_BCD_Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665787937739 "|Antoine_Phan_Wrapper|bcd_adder:BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] Antoine_Phan_BCD_Adder.vhd(20) " "Inferred latch for \"temp\[2\]\" at Antoine_Phan_BCD_Adder.vhd(20)" {  } { { "Antoine_Phan_BCD_Adder.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_BCD_Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665787937739 "|Antoine_Phan_Wrapper|bcd_adder:BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] Antoine_Phan_BCD_Adder.vhd(20) " "Inferred latch for \"temp\[3\]\" at Antoine_Phan_BCD_Adder.vhd(20)" {  } { { "Antoine_Phan_BCD_Adder.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_BCD_Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665787937739 "|Antoine_Phan_Wrapper|bcd_adder:BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] Antoine_Phan_BCD_Adder.vhd(20) " "Inferred latch for \"temp\[4\]\" at Antoine_Phan_BCD_Adder.vhd(20)" {  } { { "Antoine_Phan_BCD_Adder.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_BCD_Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665787937739 "|Antoine_Phan_Wrapper|bcd_adder:BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C Antoine_Phan_BCD_Adder.vhd(20) " "Inferred latch for \"C\" at Antoine_Phan_BCD_Adder.vhd(20)" {  } { { "Antoine_Phan_BCD_Adder.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_BCD_Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665787937739 "|Antoine_Phan_Wrapper|bcd_adder:BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] Antoine_Phan_BCD_Adder.vhd(20) " "Inferred latch for \"S\[0\]\" at Antoine_Phan_BCD_Adder.vhd(20)" {  } { { "Antoine_Phan_BCD_Adder.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_BCD_Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665787937739 "|Antoine_Phan_Wrapper|bcd_adder:BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] Antoine_Phan_BCD_Adder.vhd(20) " "Inferred latch for \"S\[1\]\" at Antoine_Phan_BCD_Adder.vhd(20)" {  } { { "Antoine_Phan_BCD_Adder.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_BCD_Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665787937739 "|Antoine_Phan_Wrapper|bcd_adder:BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] Antoine_Phan_BCD_Adder.vhd(20) " "Inferred latch for \"S\[2\]\" at Antoine_Phan_BCD_Adder.vhd(20)" {  } { { "Antoine_Phan_BCD_Adder.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_BCD_Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665787937739 "|Antoine_Phan_Wrapper|bcd_adder:BCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] Antoine_Phan_BCD_Adder.vhd(20) " "Inferred latch for \"S\[3\]\" at Antoine_Phan_BCD_Adder.vhd(20)" {  } { { "Antoine_Phan_BCD_Adder.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_BCD_Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665787937739 "|Antoine_Phan_Wrapper|bcd_adder:BCD"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_adder:BCD\|S\[3\] " "LATCH primitive \"bcd_adder:BCD\|S\[3\]\" is permanently enabled" {  } { { "Antoine_Phan_BCD_Adder.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_BCD_Adder.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1665787937974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_adder:BCD\|S\[2\] " "LATCH primitive \"bcd_adder:BCD\|S\[2\]\" is permanently enabled" {  } { { "Antoine_Phan_BCD_Adder.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_BCD_Adder.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1665787937974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_adder:BCD\|S\[1\] " "LATCH primitive \"bcd_adder:BCD\|S\[1\]\" is permanently enabled" {  } { { "Antoine_Phan_BCD_Adder.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_BCD_Adder.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1665787937974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd_adder:BCD\|S\[0\] " "LATCH primitive \"bcd_adder:BCD\|S\[0\]\" is permanently enabled" {  } { { "Antoine_Phan_BCD_Adder.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_BCD_Adder.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1665787937974 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "decoded_AplusB\[8\] GND " "Pin \"decoded_AplusB\[8\]\" is stuck at GND" {  } { { "Antoine_Phan_Wrapper.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_Wrapper.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665787938122 "|Antoine_Phan_Wrapper|decoded_AplusB[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decoded_AplusB\[9\] GND " "Pin \"decoded_AplusB\[9\]\" is stuck at GND" {  } { { "Antoine_Phan_Wrapper.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_Wrapper.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665787938122 "|Antoine_Phan_Wrapper|decoded_AplusB[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decoded_AplusB\[13\] VCC " "Pin \"decoded_AplusB\[13\]\" is stuck at VCC" {  } { { "Antoine_Phan_Wrapper.vhd" "" { Text "D:/ECSE222-VHDL/Lab4/VHDL4_Antoine_Phan/Antoine_Phan_Wrapper.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665787938122 "|Antoine_Phan_Wrapper|decoded_AplusB[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665787938122 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665787938188 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665787938448 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665787938448 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665787938476 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665787938476 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665787938476 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665787938476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665787938488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 18:52:18 2022 " "Processing ended: Fri Oct 14 18:52:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665787938488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665787938488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665787938488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665787938488 ""}
