////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: K.39
//  \   \         Application: netgen
//  /   /         Filename: tri_mode_eth_mac.v
// /___/   /\     Timestamp: Thu Jul 28 11:10:02 2011
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -intstyle ise -w -sim -ofmt verilog /root/netfpga/lib/verilog/core/io_queues/ethernet_mac/synth/coregen/tmp/_cg/tri_mode_eth_mac.ngc /root/netfpga/lib/verilog/core/io_queues/ethernet_mac/synth/coregen/tmp/_cg/tri_mode_eth_mac.v 
// Device	: 2vp50ff1152-7
// Input file	: /root/netfpga/lib/verilog/core/io_queues/ethernet_mac/synth/coregen/tmp/_cg/tri_mode_eth_mac.ngc
// Output file	: /root/netfpga/lib/verilog/core/io_queues/ethernet_mac/synth/coregen/tmp/_cg/tri_mode_eth_mac.v
// # of Modules	: 1
// Design Name	: tri_mode_eth_mac
// Xilinx        : /opt/Xilinx/10.1/ISE
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Development System Reference Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module tri_mode_eth_mac (
  phyemacrxdv, phyemacrxer, emacclienttxretransmit, reset, emacclientrxgoodframe, emacclientrxdvld, emacphytxen, emacphytxer, phyemaccol, 
clientemacrxenable, clientemacpausereq, corehassgmii, clientemactxenable, phyemaccrs, emacclientrxbadframe, emacclienttxcollision, rxgmiimiiclk, 
txgmiimiiclk, emacclientrxstatsvld, speedis100, emacclienttxstatsvld, speedis10100, clientemactxdvld, emacclienttxack, clientemactxunderrun, 
emacclientrxd, clientemactxifgdelay, emacclientrxstats, tieemacconfigvec, emacclienttxstats, clientemacpauseval, emacphytxd, clientemactxd, phyemacrxd
);
  input phyemacrxdv;
  input phyemacrxer;
  output emacclienttxretransmit;
  input reset;
  output emacclientrxgoodframe;
  output emacclientrxdvld;
  output emacphytxen;
  output emacphytxer;
  input phyemaccol;
  input clientemacrxenable;
  input clientemacpausereq;
  input corehassgmii;
  input clientemactxenable;
  input phyemaccrs;
  output emacclientrxbadframe;
  output emacclienttxcollision;
  input rxgmiimiiclk;
  input txgmiimiiclk;
  output emacclientrxstatsvld;
  output speedis100;
  output emacclienttxstatsvld;
  output speedis10100;
  input clientemactxdvld;
  output emacclienttxack;
  input clientemactxunderrun;
  output [7 : 0] emacclientrxd;
  input [7 : 0] clientemactxifgdelay;
  output [27 : 0] emacclientrxstats;
  input [66 : 0] tieemacconfigvec;
  output [31 : 0] emacclienttxstats;
  input [15 : 0] clientemacpauseval;
  output [7 : 0] emacphytxd;
  input [7 : 0] clientemactxd;
  input [7 : 0] phyemacrxd;
  
  // synthesis translate_off
  
  wire N0;
  wire NlwRenamedSig_OI_emacclienttxstatsvld;
  wire \NlwRenamedSig_OI_emacclientrxstats[27] ;
  wire \NlwRenamedSig_OI_emacclientrxstats[1] ;
  wire \NlwRenamedSig_OI_emacclientrxstats[0] ;
  wire NlwRenamedSig_OI_speedis10100;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_1311 ;
  wire \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift7_2804 ;
  wire \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift6_2803 ;
  wire \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift5_2802 ;
  wire \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift4_2801 ;
  wire \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift3_2800 ;
  wire \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift2_2799 ;
  wire \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift1_2798 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_311 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_1111 ;
  wire \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3_2795 ;
  wire \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2_2794 ;
  wire \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1_2793 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_31_2792 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mshreg_JAM_DELAY_SHIFT_REG_3_2791 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_131_2790 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mshreg_PREAMBLE_PIPE_13_2789 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_111_2788 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mshreg_JAM_DELAY_SHIFT_REG_11_2787 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N811 ;
  wire \BU2/N179 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_not00014 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000012_2781 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/N8 ;
  wire \BU2/N99 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_11_xor0002 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_11_xor0002 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N92 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_PREAMBLE_COUNT_xor<3>11 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_PREAMBLE_COUNT_xor<3>111 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_mux000011201_2773 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_not000138 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<4>662_2771 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<4>661_2770 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_and0004371_2769 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_and000437 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_or00042_2767 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_or00041_2766 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_and0000145 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000<5>_SW1 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_3_mux00001_2763 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/PAUSE_VECTOR_0_not00012_2762 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/PAUSE_VECTOR_0_not00011_2761 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_not00011_2760 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_not00011_2759 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/BAD_FRAME_OUT ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3_mux00011_2757 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH_cmp_eq00001_2756 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_and00002_2755 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_and00001_2754 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_and00002_2753 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_and00001_2752 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_and00001_2751 ;
  wire \BU2/N438 ;
  wire \BU2/N437 ;
  wire \BU2/N436 ;
  wire \BU2/N435 ;
  wire \BU2/N434 ;
  wire \BU2/N433 ;
  wire \BU2/N432 ;
  wire \BU2/N431 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>34_2742 ;
  wire \BU2/N430 ;
  wire \BU2/N429 ;
  wire \BU2/N428 ;
  wire \BU2/N427 ;
  wire \BU2/N426 ;
  wire \BU2/N425 ;
  wire \BU2/N424 ;
  wire \BU2/N423 ;
  wire \BU2/N422 ;
  wire \BU2/N421 ;
  wire \BU2/N420 ;
  wire \BU2/N419 ;
  wire \BU2/N418 ;
  wire \BU2/N417 ;
  wire \BU2/N416 ;
  wire \BU2/N415 ;
  wire \BU2/N414 ;
  wire \BU2/N413 ;
  wire \BU2/N412 ;
  wire \BU2/N411 ;
  wire \BU2/N410 ;
  wire \BU2/N409 ;
  wire \BU2/N408 ;
  wire \BU2/N407 ;
  wire \BU2/N406 ;
  wire \BU2/N405 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/IFG_FLAG ;
  wire \BU2/N440 ;
  wire \BU2/N403 ;
  wire \BU2/N401 ;
  wire \BU2/N399 ;
  wire \BU2/N397 ;
  wire \BU2/N395 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_not000118_2708 ;
  wire \BU2/N393 ;
  wire \BU2/N493 ;
  wire \BU2/N489 ;
  wire \BU2/N389 ;
  wire \BU2/N387 ;
  wire \BU2/N385 ;
  wire \BU2/N383 ;
  wire \BU2/N381 ;
  wire \BU2/N379 ;
  wire \BU2/N377 ;
  wire \BU2/N475 ;
  wire \BU2/N375 ;
  wire \BU2/N373 ;
  wire \BU2/N371 ;
  wire \BU2/N369 ;
  wire \BU2/N367 ;
  wire \BU2/N365 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<4>66 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<4>42_2689 ;
  wire \BU2/N363 ;
  wire \BU2/N361 ;
  wire \BU2/N359 ;
  wire \BU2/N357 ;
  wire \BU2/N355 ;
  wire \BU2/N353 ;
  wire \BU2/N349 ;
  wire \BU2/N347 ;
  wire \BU2/N345 ;
  wire \BU2/N343 ;
  wire \BU2/N341 ;
  wire \BU2/N339 ;
  wire \BU2/N337 ;
  wire \BU2/N335 ;
  wire \BU2/N333 ;
  wire \BU2/N331 ;
  wire \BU2/N499 ;
  wire \BU2/N443 ;
  wire \BU2/N482 ;
  wire \BU2/N480 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER ;
  wire \BU2/N450 ;
  wire \BU2/N455 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/N29 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N50 ;
  wire \BU2/N329 ;
  wire \BU2/N323 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_14_xor0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_14_xor0001 ;
  wire \BU2/N317 ;
  wire \BU2/N315 ;
  wire \BU2/N313 ;
  wire \BU2/N311 ;
  wire \BU2/N309 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/EXTENSION_FLAG_and000011_2653 ;
  wire \BU2/N305 ;
  wire \BU2/N303 ;
  wire \BU2/N302 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>97 ;
  wire \BU2/N300 ;
  wire \BU2/N299 ;
  wire \BU2/N458 ;
  wire \BU2/N297 ;
  wire \BU2/N296 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N6 ;
  wire \BU2/N294 ;
  wire \BU2/N292 ;
  wire \BU2/N290 ;
  wire \BU2/N286 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_xor0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_0_xor0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N9 ;
  wire \BU2/N442 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_not000110_2634 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N133 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd3-In5_2632 ;
  wire \BU2/N280 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1-In7_2630 ;
  wire \BU2/N278 ;
  wire \BU2/N276 ;
  wire \BU2/N274 ;
  wire \BU2/N272 ;
  wire \BU2/N270 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<7>118_2624 ;
  wire \BU2/N268 ;
  wire \BU2/N266 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERROR_and000034_2621 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_and00009_2620 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_and00004_2619 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_OK_and000210_2618 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_or000313_2617 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>102_2616 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<6>102_2615 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<2>69_2614 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<2>15_2613 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<3>69_2612 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<3>15_2611 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<5>69_2610 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<5>15_2609 ;
  wire \BU2/N261 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<9>22_2607 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>22_2606 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<11>22_2605 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<12>22_2604 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<13>22_2603 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<14>22_2602 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<15>22_2601 ;
  wire \BU2/N259 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/INT_DEFERRING ;
  wire \BU2/N257 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ER26_2597 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_mux00001120 ;
  wire \BU2/N253 ;
  wire \BU2/N251 ;
  wire \BU2/N249 ;
  wire \BU2/N477 ;
  wire \BU2/N247 ;
  wire \BU2/N476 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_112_2589 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<8>5_2588 ;
  wire \BU2/N243 ;
  wire \BU2/N470 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N95 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<7>36_2584 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<6>43_2583 ;
  wire \BU2/N497 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N71 ;
  wire \BU2/N496 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N69 ;
  wire \BU2/N241 ;
  wire \BU2/N498 ;
  wire \BU2/N495 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N1211 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<1>27_2574 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<1>44_2573 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<1>39_2572 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<1>8_2571 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<2>38_2570 ;
  wire \BU2/N486 ;
  wire \BU2/N237 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N1 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_and0002 ;
  wire \BU2/N233 ;
  wire \BU2/N439 ;
  wire \BU2/N464 ;
  wire \BU2/N231 ;
  wire \BU2/N229 ;
  wire \BU2/N225 ;
  wire \BU2/N221 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N74 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N45 ;
  wire \BU2/N219 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N90 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_1_2554 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_1_2553 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>7 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_not000149_2551 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_not000128_2550 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_not000110_2549 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_not00015_2548 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ER15_2547 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ER6_2546 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_not000114_2545 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_not00012_2544 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_not000111_2543 ;
  wire \BU2/N467 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_not00013_2541 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_or00051_2540 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_or000517_2539 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_or00050_2538 ;
  wire \BU2/N211 ;
  wire \BU2/N478 ;
  wire \BU2/N210 ;
  wire \BU2/N208 ;
  wire \BU2/N484 ;
  wire \BU2/N202 ;
  wire \BU2/N501 ;
  wire \BU2/N200 ;
  wire \BU2/N500 ;
  wire \BU2/N198 ;
  wire \BU2/N194 ;
  wire \BU2/N190 ;
  wire \BU2/N461 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>16 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_comb8120_2523 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_comb893_2522 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_comb853_2521 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_comb826_2520 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_or00038_2519 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N66 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_or000712_2517 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_or00073_2516 ;
  wire \BU2/N186 ;
  wire \BU2/N184 ;
  wire \BU2/N182 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N0 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<7>51_2511 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<7>0_2510 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<7>150_2509 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<7>21_2508 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>160_2507 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>64_2506 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>111_2505 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>95_2504 ;
  wire \BU2/N180 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/N9 ;
  wire \BU2/N473 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_11_xor0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_11_xor0001 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM ;
  wire \BU2/N474 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_not000179_2496 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_not00012_2495 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_not000177_2494 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_COL ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_not000145_2492 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_not000132_2491 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_not000110_2490 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_not000148_2489 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_not000125_2488 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_not000117_2487 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_not000127_2486 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_or0002 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_not000123_2484 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/IFG_FLAG36_2483 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH_not00013110_2482 ;
  wire \BU2/N472 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_not00018_2480 ;
  wire \BU2/N447 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_not00015_2478 ;
  wire \BU2/N171 ;
  wire \BU2/N169 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/N01 ;
  wire \BU2/N453 ;
  wire \BU2/N479 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000054_2472 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000049_2471 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000025_2470 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000012_2469 ;
  wire \BU2/N471 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR_and000049_2467 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR_and000011_2466 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR_and00005_2465 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>19_2464 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>18_2463 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<5>19_2462 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<5>18_2461 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<6>19_2460 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<6>18_2459 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_and0000 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>27 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>2 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<7>19_2455 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<7>18_2454 ;
  wire \BU2/N163 ;
  wire \BU2/N452 ;
  wire \BU2/N161 ;
  wire \BU2/N159 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N126 ;
  wire \BU2/N157 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N01 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_comb8120_2446 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_comb893_2445 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_comb853_2444 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_comb826_2443 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_cmp_eq000061_2442 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_cmp_eq000048_2441 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_cmp_eq000024_2440 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_cmp_eq000011_2439 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_not000132_2438 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_not000112_2437 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_not00015_2436 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_ERROR_not000135_2435 ;
  wire \BU2/N469 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_not00018_2433 ;
  wire \BU2/N451 ;
  wire \BU2/N468 ;
  wire \BU2/N153 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_cmp_eq0000 ;
  wire \BU2/N151 ;
  wire \BU2/N149 ;
  wire \BU2/N449 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N127 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<4>13_2424 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<2>13_2423 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<3>13_2422 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/N18 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<5>13_2420 ;
  wire \BU2/N444 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>120_2418 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>115 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>76_2416 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>71 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>42_2414 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>16_2413 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>141 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<6>120_2411 ;
  wire \BU2/N466 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<6>76_2409 ;
  wire \BU2/N465 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<6>42_2407 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<6>16_2406 ;
  wire \BU2/U0/TRIMAC_INST/INT_GMII_RX_ER11_2405 ;
  wire \BU2/U0/TRIMAC_INST/INT_GMII_RX_ER5_2404 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_and00047_2403 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/FORCE_QUIET_2402 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL ;
  wire \BU2/N143 ;
  wire \BU2/N141 ;
  wire \BU2/N139 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/N23 ;
  wire \BU2/N137 ;
  wire \BU2/N135 ;
  wire \BU2/N131 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N801 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/N20 ;
  wire \BU2/N457 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/N36 ;
  wire \BU2/N459 ;
  wire \BU2/N462 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/N4 ;
  wire \BU2/N456 ;
  wire \BU2/N460 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/N30 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/N14 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_and0000 ;
  wire \BU2/N129 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000062_2378 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000049_2377 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000025_2376 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DEFER_COUNT_DONE_not0001158_2375 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DEFER_COUNT_DONE_not0001149_2374 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DEFER_COUNT_DONE_not0001125_2373 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DEFER_COUNT_DONE_not0001112_2372 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT_not000112_2371 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT_not00013_2370 ;
  wire \BU2/N125 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq0000 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_STATUS ;
  wire \BU2/N448 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N20 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N128 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N12 ;
  wire \BU2/U0/TRIMAC_INST/INT_TX_END_OF_TX ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/EXTENSION_REG ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION ;
  wire \BU2/N454 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N601 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_and0000120_2357 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_and000093_2356 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_and000053_2355 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_and000026_2354 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERROR_and000021_2353 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_and0000144_2352 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_and0000131_2351 ;
  wire \BU2/U0/TRIMAC_INST/INT_GMII_RXD<0>16_2350 ;
  wire \BU2/U0/TRIMAC_INST/INT_GMII_RXD<0>11_2349 ;
  wire \BU2/U0/TRIMAC_INST/INT_GMII_RXD<1>16_2348 ;
  wire \BU2/U0/TRIMAC_INST/INT_GMII_RXD<1>11_2347 ;
  wire \BU2/U0/TRIMAC_INST/INT_GMII_RXD<2>16_2346 ;
  wire \BU2/U0/TRIMAC_INST/INT_GMII_RXD<2>11_2345 ;
  wire \BU2/U0/TRIMAC_INST/INT_GMII_RXD<3>16_2344 ;
  wire \BU2/U0/TRIMAC_INST/INT_GMII_RXD<3>11_2343 ;
  wire \BU2/U0/TRIMAC_INST/INT_GMII_RXD<4>16_2342 ;
  wire \BU2/U0/TRIMAC_INST/INT_GMII_RXD<4>11_2341 ;
  wire \BU2/U0/TRIMAC_INST/INT_GMII_RXD<5>16_2340 ;
  wire \BU2/U0/TRIMAC_INST/INT_GMII_RXD<5>11_2339 ;
  wire \BU2/U0/TRIMAC_INST/INT_GMII_RXD<6>16_2338 ;
  wire \BU2/U0/TRIMAC_INST/INT_GMII_RXD<6>11_2337 ;
  wire \BU2/U0/TRIMAC_INST/INT_GMII_RXD<7>16_2336 ;
  wire \BU2/U0/TRIMAC_INST/INT_GMII_RXD<7>11_2335 ;
  wire \BU2/N123 ;
  wire \BU2/N122 ;
  wire \BU2/N120 ;
  wire \BU2/N118 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq0000 ;
  wire \BU2/N116 ;
  wire \BU2/N112 ;
  wire \BU2/N110 ;
  wire \BU2/N446 ;
  wire \BU2/N97 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0003 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_16_xor0001 ;
  wire \BU2/N494 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_xor0002 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0003 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_16_xor0001 ;
  wire \BU2/N490 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_0_xor0002 ;
  wire \BU2/N502 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_13_xor0000_xo[1] ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_13_xor0000_xo[4] ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_13_xor0000_xo[1] ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_13_xor0000_xo[4] ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/N12 ;
  wire \BU2/N445 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N17 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N141 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_LOAD ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N10 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/N3 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/N01 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_5_mux0000_bdd0 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_LOAD ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_LOAD ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N122 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/N17 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_ENABLE_not0001118_2280 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_ENABLE_not000117_2279 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_not0001118_2278 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_not000117_2277 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00009_2276 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00004_2275 ;
  wire \BU2/N95 ;
  wire \BU2/N93 ;
  wire \BU2/N91 ;
  wire \BU2/N89 ;
  wire \BU2/N86 ;
  wire \BU2/N87 ;
  wire \BU2/U0/TRIMAC_INST/INT_TX_UNDERRUN_OUT ;
  wire \BU2/N82 ;
  wire \BU2/N463 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N107 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_PRE_REG83_2264 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_PRE_REG48_2263 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_PRE_REG24_2262 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_PRE_REG11_2261 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_mux000124_2260 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_mux000120_2259 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_mux000111_2258 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2-In11_2257 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS_or000017_2256 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS_or00008_2255 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_and000032_2254 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_and000015_2253 ;
  wire \BU2/N78 ;
  wire \BU2/N74 ;
  wire \BU2/N72 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N75 ;
  wire \BU2/N66 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N76 ;
  wire \BU2/N58 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N84 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N11 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N80 ;
  wire \BU2/N46 ;
  wire \BU2/N44 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/N13 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N48 ;
  wire \BU2/N441 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/EXTENSION_FLAG_and000020_2233 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_and000021_2232 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_mux000214_2231 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_mux000211_2230 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_mux00024_2229 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERROR_and000013_2228 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERROR_and00007_2227 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_mux0001<7>7_2226 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N19 ;
  wire \BU2/N36 ;
  wire \BU2/N29 ;
  wire \BU2/N27 ;
  wire \BU2/N483 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0002 ;
  wire \BU2/N492 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_3_xor0003 ;
  wire \BU2/N491 ;
  wire \BU2/N481 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0002 ;
  wire \BU2/N488 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_3_xor0003 ;
  wire \BU2/N487 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/N2 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_not00010 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/N22 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N501 ;
  wire \BU2/U0/TRIMAC_INST/N6 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/N31 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_mux0000_bdd4 ;
  wire \BU2/N485 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N94 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/N3 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N43 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/N19 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N87 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N2 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N11 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_mux000126_2196 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_mux000121_2195 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_mux00019_2194 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_mux00014_2193 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_and00009_2192 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_and00004_2191 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH_and00009_2190 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH_and00004_2189 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH_and00009_2188 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH_and00004_2187 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH_and00009_2186 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH_and00004_2185 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_and00009_2184 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_and00004_2183 ;
  wire \BU2/N14 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_132_2181 ;
  wire \BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/R3_2171 ;
  wire \BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/R2_2170 ;
  wire \BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/R1_2169 ;
  wire \BU2/U0/TRIMAC_INST/INT_RX_RST_ASYNCH ;
  wire \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/R3_2167 ;
  wire \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/R2_2166 ;
  wire \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/R1_2165 ;
  wire \BU2/U0/TRIMAC_INST/INT_TX_RST_ASYNCH ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd3_2163 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd3-In ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd1_2161 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd1-In_2160 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd2_2159 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd2-In_2158 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/INT_CRC_MODE_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/INT_ENABLE_2156 ;
  wire \BU2/U0/TRIMAC_INST/INT_TX_VLAN_ENABLE_OUT ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/NUMBER_OF_BYTES_PRE_REG ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/Mcount_IFG_COUNT ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/Mcount_IFG_COUNT3 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/Mcount_IFG_COUNT6 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/Mcount_IFG_COUNT9 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/INT_TX_EN_DELAY ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_EXTENSION_COUNT_eqn_3_2143 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_EXTENSION_COUNT_eqn_2_2141 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_EXTENSION_COUNT_eqn_1 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_EXTENSION_COUNT_eqn_0 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT_not0001 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_PREAMBLE_COUNT9 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_PREAMBLE_COUNT6 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_PREAMBLE_COUNT3 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_PREAMBLE_COUNT ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_2127 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_NORMAL_COUNT_eqn_3_2125 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_NORMAL_COUNT_eqn_2_2123 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_NORMAL_COUNT_eqn_1 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_NORMAL_COUNT_eqn_0 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT_not0001 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_32_2113 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TX_EN_REG2_2112 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TX_ER_REG2_2103 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/EXTENSION_REG2_2102 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/COL_REG2_2101 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/MUXSEL_2100 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/MUXSEL_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TX_EN_REG1_2098 ;
  wire \BU2/U0/TRIMAC_INST/INT_GMII_TX_EN ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY_mux0003_2080 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_REG1_2079 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TX_ER_REG1_2077 ;
  wire \BU2/U0/TRIMAC_INST/INT_GMII_TX_ER ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY_mux0003_2075 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/EXTENSION_REG1_2058 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/COL_REG1_2057 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_ER_REG3_2049 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_COMB_REG2_2044 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_ER_REG2_2043 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG2_2042 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/NO_ERROR_REG2_2041 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_COMB_REG1_2036 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_COMB_REG1_and0000 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_2034 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_ER_REG1_2032 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3_2031 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG1_2029 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/NO_ERROR_REG1_2028 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/NO_ERROR ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_ENABLE_2018 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_ENABLE_and0000 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_ENABLE_not0001 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/ALIGNMENT_ERR_REG_2015 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/INT_ALIGNMENT_ERR_PULSE ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy<0>_rt_1976 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd2_1975 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd2-In_1974 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd1_1973 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd1-In_1972 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/INT_BURSTING_1971 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/INT_BURSTING_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_and0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH_1942 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH_cmp_eq0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/INHIBIT_FRAME_1940 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/INHIBIT_FRAME_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME_and0000_1938 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERROR_and0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERROR_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/ALIGNMENT_ERROR_INT_and0000_1935 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FIRST_FRAME_1934 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FIRST_FRAME_not0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR_1931 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_1929 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/EXTENSION_FIELD_REG_1927 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERROR_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/IFG_REG_1925 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/IFG ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ERROR_1923 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ERROR_or0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN_1921 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTICS_VALID_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_ERROR_1918 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_ERROR_and0003 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_ERROR_not0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/GOOD_FRAME_and0000_1915 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERROR_1914 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERROR_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERROR_1912 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_REG[6] ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_REG[9] ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_0 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_3 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_1 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_2 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_6 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_4 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_5 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_9 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_7 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_8 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_not0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<1>_rt_1885 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<2>_rt_1882 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<3>_rt_1879 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<4>_rt_1876 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<5>_rt_1873 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<6>_rt_1870 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<7>_rt_1867 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<8>_rt_1864 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_xor<9>_rt_1861 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_VALID_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ONE_1858 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ONE_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_MATCH_1856 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_MATCH_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH_not0001_1853 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LESS_THAN_256_1852 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LESS_THAN_256_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_or0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_1_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_0_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_4_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_3_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_2_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_5_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_3_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH_1838 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_5_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_4_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_6_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_6_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS_1832 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS_or0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_7_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_not0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_0_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_1827 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE_mux0001_1825 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE_not0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_1_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_7_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_1821 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_FRAME_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_not0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_8_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_1817 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_mux0002 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_9_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_not0001_1814 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ZERO_1813 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ZERO_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH_1811 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH_not0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_2_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_8_not0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_1806 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH_1805 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_not0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE_1803 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_1802 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_INT_1801 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_and0000_inv ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER1 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER2 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER3 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER4 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER5 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER6 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER7 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER8 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER9 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER10 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER11 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER12 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER13 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER14 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_not0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_1705 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD_1703 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_0_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_1_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_DATA_1698 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_DATA_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_1696 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_1694 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_mux0000_1693 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_not0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_1691 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_or0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD_1689 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD_and0000_1688 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_mux0003_1686 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_and0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_not0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_1_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_2_mux0001_1670 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_11_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_4_mux0001_1666 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_3_mux0001_1664 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_12_mux0001_1662 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_13_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_5_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_20_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_14_mux0001_1654 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_6_mux0001_1652 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_15_mux0001_1650 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_7_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_8_mux0001_1646 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_21_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_16_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_22_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_17_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_18_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_9_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_23_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_24_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_19_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_31_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_30_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_25_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_26_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_27_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_28_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_29_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTICS_VALID_1611 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERROR_1610 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/OUT_OF_BOUNDS_ERROR_1609 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/ALIGNMENT_ERROR_REG_1608 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/ALIGNMENT_ERROR_INT_1607 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_1606 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS_1603 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_FRAME_1601 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_FRAME_1589 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG7_1588 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG6_1579 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG5 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_ERR_REG7_1569 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_ERR_REG6_1552 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_ERR_REG5 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG2_1550 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/BROADCASTADDRESSMATCH_DELAY ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/VLAN_ENABLE_HELD_1548 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/GOOD_FRAME_1547 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_and0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_not0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/ENABLE_REG_1541 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/JUMBO_FRAMES_HELD_1540 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ;
  wire \BU2/U0/TRIMAC_INST/INT_GMII_RX_DV_1538 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_24_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/LT_CHECK_HELD_1536 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/EXTENSION_FLAG_1535 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/EXTENSION_FLAG_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_2_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/HALF_DUPLEX_HELD_1516 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/HALF_DUPLEX_HELD_not0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_VALID_1514 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/SPEED_IS_10_100_HELD_1513 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/SPEED_IS_10_100_HELD_and0001 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/SPEED_IS_10_100_HELD_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME_1510 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/RX_ERR_REG1_1509 ;
  wire \BU2/U0/TRIMAC_INST/INT_GMII_RX_ER ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/CRC_MODE_HELD_1507 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/CRC_MODE_HELD_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_0_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_1_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_2_mux0001_1498 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_11_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_4_mux0001_1494 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_3_mux0001_1492 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_12_mux0001_1490 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_13_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_5_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_20_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_14_mux0001_1482 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_6_mux0001_1480 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_15_mux0001_1478 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_7_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_8_mux0001_1474 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_21_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_16_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_22_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_17_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_18_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_9_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_23_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_24_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_19_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_31_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_30_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_25_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_26_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_27_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_28_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_29_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<0>_rt_1347 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy<6>_rt_1345 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_xor<14>_rt_1331 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<13>_rt_1328 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<12>_rt_1325 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<11>_rt_1322 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<10>_rt_1319 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<9>_rt_1316 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<8>_rt_1313 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<7>_rt_1310 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<6>_rt_1307 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<5>_rt_1304 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<4>_rt_1301 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<3>_rt_1298 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<2>_rt_1295 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<1>_rt_1292 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>_rt_1245 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_CRC_COUNT3 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_CRC_COUNT ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_JAM_COUNT3 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_PRE_COUNT6 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_PRE_COUNT3 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_PRE_COUNT ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_JAM_COUNT ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT9 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT8 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT7 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT6 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT5 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT4 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT3 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT2 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT1 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_and0000_inv_inv ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_and0000_inv ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_not0002 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_14__and0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_14__and0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_MULTICAST ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_BROADCAST ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDLE_1113 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_LENGTH_1095 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_MULTI_MATCH_1093 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_LATE_COLLISION_1092 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_LATE_COLLISION_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_1090 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_13_1088 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_12_1087 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_11_1086 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_10_1085 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_9_1084 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_8_1083 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_7_1082 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_6_1081 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_5_1080 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_4_1079 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_3_1078 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_2_1077 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_1_1076 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_0_1075 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_14_1074 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_13_1073 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_12_1072 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_11_1071 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_10_1070 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_9_1069 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_8_1068 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_7_1067 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_6_1066 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_5_1065 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_4_1064 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_3_1063 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_2_1062 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_1_1061 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_0_1060 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN_1058 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_SCSH_1056 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED_1054 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_JUMBO_EN_1052 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/INT_JUMBO_ENABLE_1051 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_1050 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_or0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE_DONE_1047 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_DONE ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN_1033 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_and0000_1032 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_1031 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_and0004 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_1029 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_or0004 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_not0001_1027 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_COL_and0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH_1025 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETST_1024 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETST_and0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETST_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_EXCESSIVE_COLLISIONS_1021 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EXCESSIVE_COLLISIONS ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_EXCESSIVE_COLLISIONS_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_1018 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_1015 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_or0004 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SLOT_TIME_REACHED_1012 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SLOT_TIME_REACHED_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SLOT_TIME_REACHED_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_1009 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_VLAN_EN_1004 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/INT_VLAN_ENABLE_1003 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CR178124_FIX_1002 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CR178124_FIX_and0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_1000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_or0005 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_not0001_996 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_987 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH_985 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH_and0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_983 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_980 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2_977 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2_not0001_976 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_975 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_PRE_REG ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_OK_973 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_OK_and0002 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_OK_not0001_971 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FCS_970 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FCS_and0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FCS_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_13_967 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_12_965 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_11_963 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_10_961 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_9_959 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_8_957 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_7_955 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_6_953 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_5_951 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_4_949 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_3_947 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_2_945 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_1_943 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_0_941 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_938 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_and0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH_936 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH_and0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_934 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_or0007 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_931 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_and0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH_924 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH_and0004 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH_not0001_922 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_RETRANSMIT_and0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_EN_920 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/INT_IFG_DEL_EN_919 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_918 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_and0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_not0001_916 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS_915 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS_and0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_REACHED_912 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_cmp_eq0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED_897 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_IN_PIPE_894 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_IN_PIPE_and0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_892 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_and0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_890 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_not0002 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN_857 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY_856 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_855 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_or0003 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CFL_852 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CFL_and0002 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CFL_not0001_850 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_or0004_840 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_not0001_839 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_7_838 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_6_836 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_5_834 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_4_832 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_3_830 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_2_828 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_1_826 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_0_824 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_7_822 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_6_820 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_5_818 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_4_816 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_3_814 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_2_812 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_1_810 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_0_808 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH_806 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH_and0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_7_804 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_6_802 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_5_800 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_4_798 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_3_796 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_2_794 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_1_792 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_0_790 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_7_788 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_6_786 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_5_784 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_4_782 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_3_780 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_2_778 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_1_776 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_0_774 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_7_772 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_6_770 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_5_768 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_4_766 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_3_764 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_2_762 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_1_760 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_0_758 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_756 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_and0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_not0001_754 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN_753 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_EARLY_COL_750 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_EARLY_COL_and0002 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_EARLY_COL_not0001_748 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/QUIET_747 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/QUIET_and0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/QUIET_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SCSH_721 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SCSH_or0005 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SCSH_not0001_719 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED2_718 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED2_mux0000_717 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED2_not0001_716 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_715 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/INT_CRC_MODE_714 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_713 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_and0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DATA_VALID_710 ;
  wire \BU2/U0/TRIMAC_INST/INT_TX_DATA_VALID_OUT ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_TX_CONTROL_708 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_CONTROL ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/US_TXING_706 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/US_TXING_and0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/US_TXING_not0001_704 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_CRS_703 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/INT_CRS_702 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/INT_HALF_DUPLEX_700 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PAD_698 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PAD_and0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_696 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_and0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DEFER_COUNT_DONE_694 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_DONE ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DEFER_COUNT_DONE_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_COL_691 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_690 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN_687 ;
  wire \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY_686 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_and0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/INT_SPEED_IS_10_100_683 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_and0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_or0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_678 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_and0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_676 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_and0000 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_673 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_STATUS_VALID ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_670 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_not0001 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA_0_xor0000 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/Mcount_counter6 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/Mcount_counter3 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter_or0000 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/Mcount_counter ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter_not0001_625 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_624 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_comb ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_not0001 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_621 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_comb ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_not0001 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/specialpauseaddressmatch_618 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/specialpauseaddressmatch_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/data_valid_reg_520 ;
  wire \BU2/U0/TRIMAC_INST/DATA_VALID_EARLY ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcast_match_518 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcast_match_not0001 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_515 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pauseaddressmatch_513 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pauseaddressmatch_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_not0001_511 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_461 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_not0001_459 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_or0006_458 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_not0001_457 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/ACK_INT_456 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_REG_455 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_REG_not0001 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL_453 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL_mux0001_452 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_not0001 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_418 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG_417 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_not0001 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1_415 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1-In ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2_413 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2-In ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_not0002 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/ACK_COMB ;
  wire \BU2/U0/TRIMAC_INST/INT_TX_ACK_IN ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_398 ;
  wire \BU2/U0/TRIMAC_INST/INT_TX_ACK_EARLY_IN ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_mux0001 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_not0001 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_394 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_not0001 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG_391 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_390 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_REG_389 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_388 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_and0000 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT1 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT2 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT3 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT4 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT5 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT6 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT7 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT8 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT9 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT10 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT11 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT12 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT13 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT14 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT15 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_not0001_323 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA3 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA6 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA9 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA12 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA15 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX_310 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/PAUSE_REQ_LOCAL ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_not0001 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_TO_TX_291 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_TO_TX_or0000 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1_289 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3_288 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2_287 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_and0000_274 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_273 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_not0001 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT_271 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT_not0001_269 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_7_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_8_not0001 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_8_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_11_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_9_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_10_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_12_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_13_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6_not0001 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT3 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT6 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT9 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT12 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT_not0001 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX_GOOD_FRAME_COMB ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX_BAD_FRAME_COMB ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_RETRANSMIT_233 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_UNDERRUN_INT_232 ;
  wire \BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_215 ;
  wire \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_COL_214 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_ENABLE_REG_213 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/TX_ENABLE_REG_and0000 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX_ENABLE_REG_211 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/RX_ENABLE_REG_and0000 ;
  wire \BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/PAUSE_VECTOR_0_mux0000 ;
  wire \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ;
  wire \BU2/U0/TRIMAC_INST/FLOW/PAUSE_VECTOR_0_not0001 ;
  wire NLW_VCC_P_UNCONNECTED;
  wire \NLW_BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REGPREDELGEN_Q_UNCONNECTED ;
  wire \NLW_BU2/U0/TRIMAC_INST/FLOW/TX/MUX_ACK_OUT2_O_UNCONNECTED ;
  wire [7 : 0] emacphytxd_2;
  wire [7 : 0] phyemacrxd_3;
  wire [7 : 0] clientemactxd_4;
  wire [7 : 0] clientemactxifgdelay_5;
  wire [15 : 0] clientemacpauseval_6;
  wire [7 : 0] emacclientrxd_7;
  wire [24 : 24] NlwRenamedSig_OI_emacclienttxstats;
  wire [26 : 2] emacclientrxstats_8;
  wire [66 : 0] tieemacconfigvec_9;
  wire [9 : 1] \BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME ;
  wire [0 : 0] \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_2_xor0000_xo ;
  wire [1 : 1] \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_17_xor0000_xo ;
  wire [1 : 1] \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_18_xor0000_xo ;
  wire [1 : 1] \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_23_xor0000_xo ;
  wire [1 : 1] \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_12_xor0000_xo ;
  wire [1 : 1] \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_29_xor0000_xo ;
  wire [1 : 1] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_17_xor0000_xo ;
  wire [1 : 1] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_18_xor0000_xo ;
  wire [1 : 1] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_23_xor0000_xo ;
  wire [1 : 1] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_12_xor0000_xo ;
  wire [1 : 1] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_29_xor0000_xo ;
  wire [3 : 3] \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_5_xor0000_xo ;
  wire [2 : 2] \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_7_xor0000_xo ;
  wire [0 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_2_xor0000_xo ;
  wire [3 : 3] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_5_xor0000_xo ;
  wire [2 : 2] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_7_xor0000_xo ;
  wire [4 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_lut ;
  wire [4 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_cy ;
  wire [3 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT ;
  wire [3 : 0] \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT ;
  wire [3 : 0] \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT ;
  wire [3 : 0] \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT ;
  wire [7 : 4] \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG ;
  wire [7 : 0] \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2 ;
  wire [7 : 0] \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 ;
  wire [7 : 0] \BU2/U0/TRIMAC_INST/INT_GMII_TXD ;
  wire [7 : 0] \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY ;
  wire [7 : 0] \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003 ;
  wire [0 : 0] \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/Mcount_COUNT_lut ;
  wire [0 : 0] \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/COUNT ;
  wire [0 : 0] \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/Result ;
  wire [3 : 0] \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG4 ;
  wire [3 : 0] \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG3 ;
  wire [3 : 0] \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG2 ;
  wire [7 : 0] \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 ;
  wire [12 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 ;
  wire [12 : 1] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut ;
  wire [11 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy ;
  wire [12 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER ;
  wire [12 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 ;
  wire [9 : 0] \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR ;
  wire [9 : 0] \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Result ;
  wire [0 : 0] \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_lut ;
  wire [8 : 0] \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy ;
  wire [14 : 0] \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut ;
  wire [13 : 0] \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy ;
  wire [14 : 0] \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER ;
  wire [10 : 0] \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER ;
  wire [10 : 0] \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE ;
  wire [5 : 0] \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_lut ;
  wire [5 : 0] \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_cy ;
  wire [5 : 0] \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL ;
  wire [31 : 0] \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG ;
  wire [13 : 0] \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH ;
  wire [7 : 0] \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8 ;
  wire [7 : 0] \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 ;
  wire [7 : 0] \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 ;
  wire [7 : 0] \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG5 ;
  wire [7 : 0] \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 ;
  wire [7 : 0] \BU2/U0/TRIMAC_INST/INT_GMII_RXD ;
  wire [31 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG ;
  wire [18 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT ;
  wire [18 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 ;
  wire [18 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 ;
  wire [18 : 1] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut ;
  wire [17 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy ;
  wire [6 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy ;
  wire [5 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_lut ;
  wire [14 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 ;
  wire [13 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy ;
  wire [0 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_lut ;
  wire [14 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 ;
  wire [14 : 1] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut ;
  wire [13 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy ;
  wire [1 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT ;
  wire [1 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_COUNT ;
  wire [2 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT ;
  wire [9 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut ;
  wire [9 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT ;
  wire [8 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy ;
  wire [8 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT ;
  wire [8 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003 ;
  wire [14 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT ;
  wire [14 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 ;
  wire [3 : 3] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX ;
  wire [5 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE ;
  wire [13 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT ;
  wire [1 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE ;
  wire [0 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PAD_PIPE ;
  wire [15 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN ;
  wire [7 : 2] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED ;
  wire [7 : 2] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_mux0001 ;
  wire [7 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY ;
  wire [13 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 ;
  wire [1 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD ;
  wire [1 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_mux0001 ;
  wire [5 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT ;
  wire [5 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_mux0000 ;
  wire [14 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT ;
  wire [14 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 ;
  wire [3 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ATTEMPTS ;
  wire [3 : 0] \BU2/U0/TRIMAC_INST/TXGEN/INT_RETRY ;
  wire [7 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000 ;
  wire [7 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_mux0001 ;
  wire [7 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_mux0002 ;
  wire [7 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_mux0002 ;
  wire [7 : 0] \BU2/U0/TRIMAC_INST/INT_TX_DATA_OUT ;
  wire [10 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT ;
  wire [10 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000 ;
  wire [14 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA ;
  wire [9 : 0] \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q ;
  wire [7 : 0] \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/address_byte ;
  wire [2 : 0] \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter ;
  wire [47 : 0] \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift ;
  wire [47 : 0] \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 ;
  wire [47 : 0] \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD ;
  wire [15 : 0] \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD ;
  wire [7 : 0] \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL ;
  wire [7 : 0] \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001 ;
  wire [4 : 0] \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT ;
  wire [4 : 0] \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_mux0000 ;
  wire [15 : 0] \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut ;
  wire [14 : 0] \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy ;
  wire [15 : 0] \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT ;
  wire [5 : 0] \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA ;
  wire [15 : 0] \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX ;
  wire [15 : 0] \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE ;
  wire [7 : 0] \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY ;
  wire [4 : 0] \BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT ;
  wire [7 : 0] \BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT ;
  wire [7 : 0] \BU2/U0/TRIMAC_INST/RXGEN/DATA ;
  assign
    emacclientrxd[7] = emacclientrxd_7[7],
    emacclientrxd[6] = emacclientrxd_7[6],
    emacclientrxd[5] = emacclientrxd_7[5],
    emacclientrxd[4] = emacclientrxd_7[4],
    emacclientrxd[3] = emacclientrxd_7[3],
    emacclientrxd[2] = emacclientrxd_7[2],
    emacclientrxd[1] = emacclientrxd_7[1],
    emacclientrxd[0] = emacclientrxd_7[0],
    clientemactxifgdelay_5[7] = clientemactxifgdelay[7],
    clientemactxifgdelay_5[6] = clientemactxifgdelay[6],
    clientemactxifgdelay_5[5] = clientemactxifgdelay[5],
    clientemactxifgdelay_5[4] = clientemactxifgdelay[4],
    clientemactxifgdelay_5[3] = clientemactxifgdelay[3],
    clientemactxifgdelay_5[2] = clientemactxifgdelay[2],
    clientemactxifgdelay_5[1] = clientemactxifgdelay[1],
    clientemactxifgdelay_5[0] = clientemactxifgdelay[0],
    emacclientrxstats[27] = \NlwRenamedSig_OI_emacclientrxstats[27] ,
    emacclientrxstats[26] = emacclientrxstats_8[26],
    emacclientrxstats[25] = emacclientrxstats_8[25],
    emacclientrxstats[24] = emacclientrxstats_8[24],
    emacclientrxstats[23] = emacclientrxstats_8[23],
    emacclientrxstats[22] = emacclientrxstats_8[22],
    emacclientrxstats[21] = emacclientrxstats_8[21],
    emacclientrxstats[20] = emacclientrxstats_8[20],
    emacclientrxstats[19] = emacclientrxstats_8[19],
    emacclientrxstats[18] = emacclientrxstats_8[18],
    emacclientrxstats[17] = emacclientrxstats_8[17],
    emacclientrxstats[16] = emacclientrxstats_8[16],
    emacclientrxstats[15] = emacclientrxstats_8[15],
    emacclientrxstats[14] = emacclientrxstats_8[14],
    emacclientrxstats[13] = emacclientrxstats_8[13],
    emacclientrxstats[12] = emacclientrxstats_8[12],
    emacclientrxstats[11] = emacclientrxstats_8[11],
    emacclientrxstats[10] = emacclientrxstats_8[10],
    emacclientrxstats[9] = emacclientrxstats_8[9],
    emacclientrxstats[8] = emacclientrxstats_8[8],
    emacclientrxstats[7] = emacclientrxstats_8[7],
    emacclientrxstats[6] = emacclientrxstats_8[6],
    emacclientrxstats[5] = emacclientrxstats_8[5],
    emacclientrxstats[4] = emacclientrxstats_8[4],
    emacclientrxstats[3] = emacclientrxstats_8[3],
    emacclientrxstats[2] = emacclientrxstats_8[2],
    emacclientrxstats[1] = \NlwRenamedSig_OI_emacclientrxstats[1] ,
    emacclientrxstats[0] = \NlwRenamedSig_OI_emacclientrxstats[0] ,
    tieemacconfigvec_9[66] = tieemacconfigvec[66],
    tieemacconfigvec_9[65] = tieemacconfigvec[65],
    tieemacconfigvec_9[64] = tieemacconfigvec[64],
    tieemacconfigvec_9[63] = tieemacconfigvec[63],
    tieemacconfigvec_9[62] = tieemacconfigvec[62],
    tieemacconfigvec_9[61] = tieemacconfigvec[61],
    tieemacconfigvec_9[60] = tieemacconfigvec[60],
    tieemacconfigvec_9[59] = tieemacconfigvec[59],
    tieemacconfigvec_9[58] = tieemacconfigvec[58],
    tieemacconfigvec_9[57] = tieemacconfigvec[57],
    tieemacconfigvec_9[56] = tieemacconfigvec[56],
    tieemacconfigvec_9[55] = tieemacconfigvec[55],
    tieemacconfigvec_9[54] = tieemacconfigvec[54],
    tieemacconfigvec_9[53] = tieemacconfigvec[53],
    tieemacconfigvec_9[52] = tieemacconfigvec[52],
    tieemacconfigvec_9[51] = tieemacconfigvec[51],
    tieemacconfigvec_9[50] = tieemacconfigvec[50],
    tieemacconfigvec_9[49] = tieemacconfigvec[49],
    tieemacconfigvec_9[48] = tieemacconfigvec[48],
    tieemacconfigvec_9[47] = tieemacconfigvec[47],
    tieemacconfigvec_9[46] = tieemacconfigvec[46],
    tieemacconfigvec_9[45] = tieemacconfigvec[45],
    tieemacconfigvec_9[44] = tieemacconfigvec[44],
    tieemacconfigvec_9[43] = tieemacconfigvec[43],
    tieemacconfigvec_9[42] = tieemacconfigvec[42],
    tieemacconfigvec_9[41] = tieemacconfigvec[41],
    tieemacconfigvec_9[40] = tieemacconfigvec[40],
    tieemacconfigvec_9[39] = tieemacconfigvec[39],
    tieemacconfigvec_9[38] = tieemacconfigvec[38],
    tieemacconfigvec_9[37] = tieemacconfigvec[37],
    tieemacconfigvec_9[36] = tieemacconfigvec[36],
    tieemacconfigvec_9[35] = tieemacconfigvec[35],
    tieemacconfigvec_9[34] = tieemacconfigvec[34],
    tieemacconfigvec_9[33] = tieemacconfigvec[33],
    tieemacconfigvec_9[32] = tieemacconfigvec[32],
    tieemacconfigvec_9[31] = tieemacconfigvec[31],
    tieemacconfigvec_9[30] = tieemacconfigvec[30],
    tieemacconfigvec_9[29] = tieemacconfigvec[29],
    tieemacconfigvec_9[28] = tieemacconfigvec[28],
    tieemacconfigvec_9[27] = tieemacconfigvec[27],
    tieemacconfigvec_9[26] = tieemacconfigvec[26],
    tieemacconfigvec_9[25] = tieemacconfigvec[25],
    tieemacconfigvec_9[24] = tieemacconfigvec[24],
    tieemacconfigvec_9[23] = tieemacconfigvec[23],
    tieemacconfigvec_9[22] = tieemacconfigvec[22],
    tieemacconfigvec_9[21] = tieemacconfigvec[21],
    tieemacconfigvec_9[20] = tieemacconfigvec[20],
    tieemacconfigvec_9[19] = tieemacconfigvec[19],
    tieemacconfigvec_9[18] = tieemacconfigvec[18],
    tieemacconfigvec_9[17] = tieemacconfigvec[17],
    tieemacconfigvec_9[16] = tieemacconfigvec[16],
    tieemacconfigvec_9[15] = tieemacconfigvec[15],
    tieemacconfigvec_9[14] = tieemacconfigvec[14],
    tieemacconfigvec_9[13] = tieemacconfigvec[13],
    tieemacconfigvec_9[12] = tieemacconfigvec[12],
    tieemacconfigvec_9[11] = tieemacconfigvec[11],
    tieemacconfigvec_9[10] = tieemacconfigvec[10],
    tieemacconfigvec_9[9] = tieemacconfigvec[9],
    tieemacconfigvec_9[8] = tieemacconfigvec[8],
    tieemacconfigvec_9[7] = tieemacconfigvec[7],
    tieemacconfigvec_9[6] = tieemacconfigvec[6],
    tieemacconfigvec_9[5] = tieemacconfigvec[5],
    tieemacconfigvec_9[4] = tieemacconfigvec[4],
    tieemacconfigvec_9[3] = tieemacconfigvec[3],
    tieemacconfigvec_9[2] = tieemacconfigvec[2],
    tieemacconfigvec_9[1] = tieemacconfigvec[1],
    tieemacconfigvec_9[0] = tieemacconfigvec[0],
    emacclienttxstats[29] = NlwRenamedSig_OI_emacclienttxstats[24],
    emacclienttxstats[24] = NlwRenamedSig_OI_emacclienttxstats[24],
    clientemacpauseval_6[15] = clientemacpauseval[15],
    clientemacpauseval_6[14] = clientemacpauseval[14],
    clientemacpauseval_6[13] = clientemacpauseval[13],
    clientemacpauseval_6[12] = clientemacpauseval[12],
    clientemacpauseval_6[11] = clientemacpauseval[11],
    clientemacpauseval_6[10] = clientemacpauseval[10],
    clientemacpauseval_6[9] = clientemacpauseval[9],
    clientemacpauseval_6[8] = clientemacpauseval[8],
    clientemacpauseval_6[7] = clientemacpauseval[7],
    clientemacpauseval_6[6] = clientemacpauseval[6],
    clientemacpauseval_6[5] = clientemacpauseval[5],
    clientemacpauseval_6[4] = clientemacpauseval[4],
    clientemacpauseval_6[3] = clientemacpauseval[3],
    clientemacpauseval_6[2] = clientemacpauseval[2],
    clientemacpauseval_6[1] = clientemacpauseval[1],
    clientemacpauseval_6[0] = clientemacpauseval[0],
    emacphytxd[7] = emacphytxd_2[7],
    emacphytxd[6] = emacphytxd_2[6],
    emacphytxd[5] = emacphytxd_2[5],
    emacphytxd[4] = emacphytxd_2[4],
    emacphytxd[3] = emacphytxd_2[3],
    emacphytxd[2] = emacphytxd_2[2],
    emacphytxd[1] = emacphytxd_2[1],
    emacphytxd[0] = emacphytxd_2[0],
    clientemactxd_4[7] = clientemactxd[7],
    clientemactxd_4[6] = clientemactxd[6],
    clientemactxd_4[5] = clientemactxd[5],
    clientemactxd_4[4] = clientemactxd[4],
    clientemactxd_4[3] = clientemactxd[3],
    clientemactxd_4[2] = clientemactxd[2],
    clientemactxd_4[1] = clientemactxd[1],
    clientemactxd_4[0] = clientemactxd[0],
    phyemacrxd_3[7] = phyemacrxd[7],
    phyemacrxd_3[6] = phyemacrxd[6],
    phyemacrxd_3[5] = phyemacrxd[5],
    phyemacrxd_3[4] = phyemacrxd[4],
    phyemacrxd_3[3] = phyemacrxd[3],
    phyemacrxd_3[2] = phyemacrxd[2],
    phyemacrxd_3[1] = phyemacrxd[1],
    phyemacrxd_3[0] = phyemacrxd[0],
    emacclienttxstatsvld = NlwRenamedSig_OI_emacclienttxstatsvld,
    speedis10100 = NlwRenamedSig_OI_speedis10100;
  VCC   VCC_0 (
    .P(NLW_VCC_P_UNCONNECTED)
  );
  GND   GND_1 (
    .G(N0)
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_132  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_1311 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_132_2181 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_131  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_131_2790 ),
    .I1(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift7_2804 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_1311 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift7  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift6_2803 ),
    .Q(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift7_2804 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift6  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift5_2802 ),
    .Q(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift6_2803 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift5  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift4_2801 ),
    .Q(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift5_2802 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift4  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift3_2800 ),
    .Q(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift4_2801 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift3  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift2_2799 ),
    .Q(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift3_2800 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift2  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift1_2798 ),
    .Q(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift2_2799 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .Q(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_shift1_2798 )
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_32  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_311 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_32_2113 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_31  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_31_2792 ),
    .I1(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3_2795 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_311 )
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_112  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_1111 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_112_2589 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_111  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_111_2788 ),
    .I1(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3_2795 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_1111 )
  );
  FDC   \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2_2794 ),
    .Q(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3_2795 )
  );
  FDC   \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1_2793 ),
    .Q(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2_2794 )
  );
  FDC   \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .Q(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1_2793 )
  );
  INV   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_PREAMBLE_COUNT_xor<3>111_INV_0  (
    .I(tieemacconfigvec_9[66]),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_PREAMBLE_COUNT_xor<3>11 )
  );
  FD   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_3  (
    .C(txgmiimiiclk),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mshreg_JAM_DELAY_SHIFT_REG_3_2791 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_31_2792 )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mshreg_JAM_DELAY_SHIFT_REG_3  (
    .A0(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A1(NlwRenamedSig_OI_emacclienttxstats[24]),
    .A2(NlwRenamedSig_OI_emacclienttxstats[24]),
    .A3(NlwRenamedSig_OI_emacclienttxstats[24]),
    .CLK(txgmiimiiclk),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mshreg_JAM_DELAY_SHIFT_REG_3_2791 )
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_13  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mshreg_PREAMBLE_PIPE_13_2789 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_131_2790 )
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mshreg_PREAMBLE_PIPE_13  (
    .A0(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A1(NlwRenamedSig_OI_emacclienttxstats[24]),
    .A2(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A3(NlwRenamedSig_OI_emacclienttxstats[24]),
    .CE(clientemactxenable),
    .CLK(txgmiimiiclk),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [5]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mshreg_PREAMBLE_PIPE_13_2789 )
  );
  FD   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_11  (
    .C(txgmiimiiclk),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mshreg_JAM_DELAY_SHIFT_REG_11_2787 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_111_2788 )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mshreg_JAM_DELAY_SHIFT_REG_11  (
    .A0(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A1(NlwRenamedSig_OI_emacclienttxstats[24]),
    .A2(NlwRenamedSig_OI_emacclienttxstats[24]),
    .A3(NlwRenamedSig_OI_emacclienttxstats[24]),
    .CLK(txgmiimiiclk),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG [7]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mshreg_JAM_DELAY_SHIFT_REG_11_2787 )
  );
  LUT4_L #(
    .INIT ( 16'hFF7F ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETST_not000121_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/INT_BURSTING_1971 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_OK_973 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH_924 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN_753 ),
    .LO(\BU2/N399 )
  );
  LUT4_L #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_2_mux0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [30]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_xor0001 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_13_xor0000_xo[1] ),
    .LO(\BU2/N194 )
  );
  LUT4_L #(
    .INIT ( 16'h9669 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_12_mux0001_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_2_xor0000_xo [0]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_12_xor0000_xo [1]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [28]),
    .LO(\BU2/N385 )
  );
  LUT4_D #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_2_xor0000_xo<0>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [30]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [24]),
    .LO(\BU2/N502 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_2_xor0000_xo [0])
  );
  LUT4_L #(
    .INIT ( 16'hF888 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<4>100_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/N23 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [3]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/N20 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [11]),
    .LO(\BU2/N381 )
  );
  LUT4_L #(
    .INIT ( 16'h08F8 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>64  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>34_2742 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I3(\BU2/N355 ),
    .LO(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>64_2506 )
  );
  LUT4_L #(
    .INIT ( 16'hFFEF ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_not000110  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I3(\BU2/N353 ),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_not000110_2490 )
  );
  LUT4_L #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<7>51_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [4]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [3]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [0]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [1]),
    .LO(\BU2/N349 )
  );
  LUT4_L #(
    .INIT ( 16'h9669 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_mux00011_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_xor0001 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0002 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [29]),
    .LO(\BU2/N345 )
  );
  LUT4_L #(
    .INIT ( 16'h9669 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_11_mux00011_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_11_xor0001 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0002 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [28]),
    .LO(\BU2/N343 )
  );
  LUT4_L #(
    .INIT ( 16'h9669 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_26_mux00011_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_xor0001 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0002 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [28]),
    .LO(\BU2/N341 )
  );
  LUT4_L #(
    .INIT ( 16'h9669 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_27_mux00011_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_11_xor0002 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_11_xor0001 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [31]),
    .LO(\BU2/N339 )
  );
  LUT4_L #(
    .INIT ( 16'h9669 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_mux00011_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_0_xor0001 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0002 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_2_812 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [29]),
    .LO(\BU2/N337 )
  );
  LUT4_L #(
    .INIT ( 16'h9669 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_11_mux00011_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_11_xor0001 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0002 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_3_814 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [28]),
    .LO(\BU2/N335 )
  );
  LUT4_L #(
    .INIT ( 16'h9669 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_26_mux00011_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_0_xor0001 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0002 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_3_814 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [28]),
    .LO(\BU2/N333 )
  );
  LUT4_L #(
    .INIT ( 16'h9669 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_27_mux00011_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_11_xor0002 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_11_xor0001 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_0_808 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [31]),
    .LO(\BU2/N331 )
  );
  LUT4_L #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_15_mux0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [28]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0003 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0002 ),
    .LO(\BU2/N231 )
  );
  LUT4_L #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_15_mux0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_3_814 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [28]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0003 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0002 ),
    .LO(\BU2/N229 )
  );
  LUT4_L #(
    .INIT ( 16'hAA20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CFL_not0001_SW0  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_918 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_756 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N92 ),
    .LO(\BU2/N86 )
  );
  LUT4_D #(
    .INIT ( 16'h9669 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_14_xor0001_xo<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [26]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_11_xor0002 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_xor0002 ),
    .LO(\BU2/N501 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_14_xor0001 )
  );
  LUT4_D #(
    .INIT ( 16'h9669 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_14_xor0001_xo<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_5_818 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [26]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_11_xor0002 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_0_xor0002 ),
    .LO(\BU2/N500 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_14_xor0001 )
  );
  LUT4_L #(
    .INIT ( 16'hFFE2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SCSH_not0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N12 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_715 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N128 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_OK_973 ),
    .LO(\BU2/N125 )
  );
  LUT3_L #(
    .INIT ( 8'hA8 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_not000162_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_not000132_2438 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_not00014 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_not000112_2437 ),
    .LO(\BU2/N323 )
  );
  LUT4_L #(
    .INIT ( 16'h9669 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_4_mux0001_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0001 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0002 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [28]),
    .LO(\BU2/N317 )
  );
  LUT4_L #(
    .INIT ( 16'h9669 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_13_mux00011_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0001 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_xor0002 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0002 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_13_xor0000_xo[1] ),
    .LO(\BU2/N290 )
  );
  LUT4_L #(
    .INIT ( 16'h9669 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_13_mux00011_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0001 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_0_xor0002 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0002 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_13_xor0000_xo[1] ),
    .LO(\BU2/N286 )
  );
  LUT4_L #(
    .INIT ( 16'hFF40 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_not0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_983 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N2 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_COL_and0000 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_1000 ),
    .LO(\BU2/N169 )
  );
  LUT3_L #(
    .INIT ( 8'hA9 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<8>5  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [8]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [7]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N69 ),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<8>5_2588 )
  );
  LUT3_L #(
    .INIT ( 8'hAE ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1-In15_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_398 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG_417 ),
    .I2(\BU2/U0/TRIMAC_INST/INT_TX_END_OF_TX ),
    .LO(\BU2/N278 )
  );
  LUT4_L #(
    .INIT ( 16'hFF15 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>160_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>111_2505 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>95_2504 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .LO(\BU2/N261 )
  );
  LUT4_L #(
    .INIT ( 16'hF7D5 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_not0001_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N17 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_398 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL_453 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG_417 ),
    .LO(\BU2/N257 )
  );
  LUT4_D #(
    .INIT ( 16'h0080 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_not0001211  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_REACHED_912 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/INT_BURSTING_1971 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_980 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N94 ),
    .LO(\BU2/N499 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N126 )
  );
  LUT4_L #(
    .INIT ( 16'h4440 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_not000149  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_690 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_not000128_2550 ),
    .I2(\BU2/U0/TRIMAC_INST/INT_GMII_TX_ER ),
    .I3(\BU2/U0/TRIMAC_INST/INT_GMII_TX_EN ),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_not000149_2551 )
  );
  LUT4_L #(
    .INIT ( 16'h0F02 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<3>_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_2127 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/EXTENSION_REG ),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION ),
    .LO(\BU2/N249 )
  );
  LUT3_D #(
    .INIT ( 8'h7F ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_mux000061  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [0]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [1]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [2]),
    .LO(\BU2/N498 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_mux0000_bdd4 )
  );
  LUT4_D #(
    .INIT ( 16'h0800 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<7>71  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [5]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [4]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_and0002 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N1 ),
    .LO(\BU2/N497 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N95 )
  );
  LUT3_D #(
    .INIT ( 8'hFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<3>21  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [2]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [1]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [0]),
    .LO(\BU2/N496 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N9 )
  );
  LUT4_L #(
    .INIT ( 16'hFF7F ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_9_mux00001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [8]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [6]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [5]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_5_mux0000_bdd0 ),
    .LO(\BU2/N241 )
  );
  LUT2_D #(
    .INIT ( 4'h1 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_and0000_inv21  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN_687 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .LO(\BU2/N495 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N133 )
  );
  LUT4_L #(
    .INIT ( 16'h4CCC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<1>27  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N811 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD [1]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N90 ),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<1>27_2574 )
  );
  LUT4_L #(
    .INIT ( 16'hF888 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<15>22  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME [9]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>7 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME [6]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>16 ),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<15>22_2601 )
  );
  LUT4_L #(
    .INIT ( 16'hF888 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<14>22  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME [8]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>7 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME [5]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>16 ),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<14>22_2602 )
  );
  LUT4_L #(
    .INIT ( 16'hF888 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<13>22  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME [7]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>7 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME [4]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>16 ),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<13>22_2603 )
  );
  LUT4_L #(
    .INIT ( 16'hCE08 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<5>2_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_1050 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [2]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N94 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [3]),
    .LO(\BU2/N219 )
  );
  LUT2_D #(
    .INIT ( 4'h9 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_0_xor0001_Result1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [24]),
    .LO(\BU2/N494 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_xor0001 )
  );
  LUT2_D #(
    .INIT ( 4'h9 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_0_xor0002_Result1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [30]),
    .LO(\BU2/N493 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_xor0002 )
  );
  LUT2_D #(
    .INIT ( 4'h9 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_10_xor0001_Result1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [26]),
    .LO(\BU2/N492 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0001 )
  );
  LUT2_D #(
    .INIT ( 4'h9 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_11_xor0002_Result1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [28]),
    .LO(\BU2/N491 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_11_xor0002 )
  );
  LUT2_D #(
    .INIT ( 4'h9 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_0_xor0001_Result1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_7_822 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [24]),
    .LO(\BU2/N490 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_0_xor0001 )
  );
  LUT2_D #(
    .INIT ( 4'h9 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_0_xor0002_Result1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_1_810 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [30]),
    .LO(\BU2/N489 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_0_xor0002 )
  );
  LUT2_D #(
    .INIT ( 4'h9 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_10_xor0001_Result1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_5_818 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [26]),
    .LO(\BU2/N488 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0001 )
  );
  LUT2_D #(
    .INIT ( 4'h9 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_11_xor0002_Result1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_3_814 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [28]),
    .LO(\BU2/N487 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_11_xor0002 )
  );
  LUT2_D #(
    .INIT ( 4'hD ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<7>211  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_1050 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .LO(\BU2/N486 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N811 )
  );
  LUT4_L #(
    .INIT ( 16'hF888 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<12>22  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME [6]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>7 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME [3]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>16 ),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<12>22_2604 )
  );
  LUT4_L #(
    .INIT ( 16'hF888 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<11>22  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME [5]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>7 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME [2]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>16 ),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<11>22_2605 )
  );
  LUT4_L #(
    .INIT ( 16'hF888 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>22  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME [4]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>7 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME [1]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>16 ),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>22_2606 )
  );
  LUT4_L #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_not00015  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [3]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [4]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [5]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [6]),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_not00015_2548 )
  );
  LUT4_L #(
    .INIT ( 16'h88F8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ER26  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_931 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_918 ),
    .I2(\BU2/U0/TRIMAC_INST/INT_TX_UNDERRUN_OUT ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ER26_2597 )
  );
  LUT2_L #(
    .INIT ( 4'h1 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ER6  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_RETRANSMIT_233 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ER6_2546 )
  );
  LUT4_L #(
    .INIT ( 16'hFE00 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_not000114  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_not00013_2541 ),
    .I1(\BU2/U0/TRIMAC_INST/INT_GMII_TX_EN ),
    .I2(\BU2/U0/TRIMAC_INST/INT_GMII_TX_ER ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_not000111_2543 ),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_not000114_2545 )
  );
  LUT2_D #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/UNDERRUN_OUT1  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_UNDERRUN_INT_232 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_398 ),
    .LO(\BU2/N485 ),
    .O(\BU2/U0/TRIMAC_INST/INT_TX_UNDERRUN_OUT )
  );
  LUT4_D #(
    .INIT ( 16'hF0EE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_EARLY_COL_not00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN_857 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN_687 ),
    .I2(\BU2/N208 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .LO(\BU2/N484 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N11 )
  );
  LUT4_L #(
    .INIT ( 16'h0E00 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<7>118  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [3]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [2]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N94 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_1050 ),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<7>118_2624 )
  );
  LUT2_D #(
    .INIT ( 4'h9 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_10_xor0002_Result1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [27]),
    .LO(\BU2/N483 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0002 )
  );
  LUT2_D #(
    .INIT ( 4'h9 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_10_xor0003_Result1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [29]),
    .LO(\BU2/N482 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0003 )
  );
  LUT2_D #(
    .INIT ( 4'h9 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_10_xor0002_Result1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_4_816 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [27]),
    .LO(\BU2/N481 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0002 )
  );
  LUT2_D #(
    .INIT ( 4'h9 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_10_xor0003_Result1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_2_812 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [29]),
    .LO(\BU2/N480 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0003 )
  );
  LUT4_L #(
    .INIT ( 16'h7300 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_or000313  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_1018 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N2 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_or00038_2519 ),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_or000313_2617 )
  );
  LUT2_L #(
    .INIT ( 4'hD ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_or00073  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_1050 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SLOT_TIME_REACHED_1012 ),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_or00073_2516 )
  );
  LUT4_L #(
    .INIT ( 16'hFF5D ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_OK_not0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N127 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N50 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_COL ),
    .LO(\BU2/N186 )
  );
  LUT3_L #(
    .INIT ( 8'hAB ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_EN_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CR178124_FIX_1002 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE [1]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_938 ),
    .LO(\BU2/N184 )
  );
  LUT3_L #(
    .INIT ( 8'hF8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_EARLY_COL_not0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N11 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_COL_691 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N107 ),
    .LO(\BU2/N182 )
  );
  LUT4_D #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_not000111  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [2]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [3]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [4]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [5]),
    .LO(\BU2/N479 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N2 )
  );
  LUT2_D #(
    .INIT ( 4'h1 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_not0001111  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1_415 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2_413 ),
    .LO(\BU2/N478 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_STATUS )
  );
  LUT2_L #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<7>0  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/N23 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [0]),
    .LO(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<7>0_2510 )
  );
  LUT4_D #(
    .INIT ( 16'h0E1F ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/FORCE_QUIET  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_112_2589 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG [7]),
    .I2(\BU2/N180 ),
    .I3(\BU2/N179 ),
    .LO(\BU2/N477 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/FORCE_QUIET_2402 )
  );
  LUT4_D #(
    .INIT ( 16'hF5F7 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/FORCE_QUIET_SW0  (
    .I0(tieemacconfigvec_9[66]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_32_2113 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM ),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG [5]),
    .LO(\BU2/N476 ),
    .O(\BU2/N179 )
  );
  LUT4_D #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION1  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT [3]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT [2]),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT [0]),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT [1]),
    .LO(\BU2/N475 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION )
  );
  LUT4_D #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL1  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT [3]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT [2]),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT [0]),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT [1]),
    .LO(\BU2/N474 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL )
  );
  LUT3_D #(
    .INIT ( 8'h02 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_2127 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/EXTENSION_REG ),
    .LO(\BU2/N473 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_and0000 )
  );
  LUT3_L #(
    .INIT ( 8'h80 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_not000179  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_not000132_2491 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_not000145_2492 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_not000177_2494 ),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_not000179_2496 )
  );
  LUT4_L #(
    .INIT ( 16'h3020 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_not000125  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH_924 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_1050 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_REACHED_912 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_980 ),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_not000125_2488 )
  );
  LUT4_L #(
    .INIT ( 16'hCCC4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_not000127  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_not000123_2484 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_not000110_2634 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N1211 ),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_not000127_2486 )
  );
  LUT4_D #(
    .INIT ( 16'hFFDF ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_or00021  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N141 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_COUNT [1]),
    .LO(\BU2/N472 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_or0002 )
  );
  LUT3_L #(
    .INIT ( 8'hFB ))
  \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_mux000311  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/SPEED_IS_10_100_HELD_1513 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_ERR_REG6_1552 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/IFG_FLAG ),
    .LO(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/N01 )
  );
  LUT3_L #(
    .INIT ( 8'hAE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_Out11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd3_2163 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd2_2159 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd1_2161 ),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/INT_DEFERRING )
  );
  LUT3_D #(
    .INIT ( 8'h80 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000058  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000012_2469 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000025_2470 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000054_2472 ),
    .LO(\BU2/N471 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq0000 )
  );
  LUT2_L #(
    .INIT ( 4'h1 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000049  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [11]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [0]),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000049_2471 )
  );
  LUT2_D #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_not000111  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_980 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_934 ),
    .LO(\BU2/N470 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N20 )
  );
  LUT4_D #(
    .INIT ( 16'h8000 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_cmp_eq000075  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_cmp_eq000011_2439 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_cmp_eq000024_2440 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_cmp_eq000048_2441 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_cmp_eq000061_2442 ),
    .LO(\BU2/N469 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_cmp_eq0000 )
  );
  LUT4_L #(
    .INIT ( 16'h0080 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_not000118  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_987 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_OK_973 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH_924 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_1050 ),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_not000118_2708 )
  );
  LUT4_D #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/TRIMAC_INST/RXGEN/HALF_DUPLEX_HELD_not00011_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_1705 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD_1689 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_1691 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_1694 ),
    .LO(\BU2/N468 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_not00014 )
  );
  LUT3_L #(
    .INIT ( 8'hFB ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT_not0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [4]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [3]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX/N2 ),
    .LO(\BU2/N151 )
  );
  LUT3_L #(
    .INIT ( 8'hFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_or00041_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SCSH_721 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CFL_852 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FCS_970 ),
    .LO(\BU2/N149 )
  );
  LUT4_D #(
    .INIT ( 16'h3020 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_COL1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_COL_691 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [1]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_EARLY_COL_750 ),
    .LO(\BU2/N467 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_COL )
  );
  LUT4_L #(
    .INIT ( 16'hFFE2 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<4>42  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [19]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [27]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .LO(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<4>42_2689 )
  );
  LUT3_L #(
    .INIT ( 8'hF8 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<2>15  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/N23 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [5]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<2>13_2423 ),
    .LO(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<2>15_2613 )
  );
  LUT3_L #(
    .INIT ( 8'hF8 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<3>15  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/N23 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [4]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<3>13_2422 ),
    .LO(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<3>15_2611 )
  );
  LUT3_L #(
    .INIT ( 8'hF8 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<5>15  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/N23 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [2]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<5>13_2420 ),
    .LO(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<5>15_2609 )
  );
  LUT4_L #(
    .INIT ( 16'hA820 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>102  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>97 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [22]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [30]),
    .LO(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>102_2616 )
  );
  LUT2_D #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<6>115  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .LO(\BU2/N466 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>115 )
  );
  LUT4_L #(
    .INIT ( 16'hA820 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<6>102  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>97 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [17]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [25]),
    .LO(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<6>102_2615 )
  );
  LUT2_D #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<6>71  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .LO(\BU2/N465 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>71 )
  );
  LUT4_L #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_and00004  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [4]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [5]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [6]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [7]),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_and00004_2619 )
  );
  LUT4_L #(
    .INIT ( 16'hAA02 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_OK_and000210  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N50 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_COL_691 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_EARLY_COL_750 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [1]),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_OK_and000210_2618 )
  );
  LUT3_L #(
    .INIT ( 8'h80 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000<4>1_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [4]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [3]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [0]),
    .LO(\BU2/N141 )
  );
  LUT2_L #(
    .INIT ( 4'hD ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<7>3_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .LO(\BU2/N137 )
  );
  LUT2_L #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ONE_and00001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .LO(\BU2/N135 )
  );
  LUT4_D #(
    .INIT ( 16'h02AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Mmux_BACKOFF_VALUE<7>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [7]),
    .I1(\BU2/N99 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [4]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [5]),
    .LO(\BU2/N464 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME [7])
  );
  LUT4_D #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000<2>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETST_1024 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH_924 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_756 ),
    .I3(\BU2/N131 ),
    .LO(\BU2/N463 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N0 )
  );
  LUT4_D #(
    .INIT ( 16'h8000 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH_and000011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/N12 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_1696 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [0]),
    .LO(\BU2/N462 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/N30 )
  );
  LUT4_D #(
    .INIT ( 16'hA2AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Mmux_BACKOFF_VALUE<1>11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [1]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [4]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/N4 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [5]),
    .LO(\BU2/N461 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME [1])
  );
  LUT4_D #(
    .INIT ( 16'hFF7F ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000<1>211  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [7]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [6]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [8]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N10 ),
    .LO(\BU2/N460 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N801 )
  );
  LUT3_D #(
    .INIT ( 8'h02 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ZERO_and000011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/N12 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .LO(\BU2/N459 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/N14 )
  );
  LUT2_D #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>41  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .LO(\BU2/N458 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>97 )
  );
  LUT2_D #(
    .INIT ( 4'h7 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<4>111  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .LO(\BU2/N457 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/N22 )
  );
  LUT2_D #(
    .INIT ( 4'h7 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Mmux_BACKOFF_VALUE<5>111  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [2]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [3]),
    .LO(\BU2/N456 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/N4 )
  );
  LUT4_L #(
    .INIT ( 16'h8000 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000076  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000012_2781 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000025_2376 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000049_2377 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000062_2378 ),
    .LO(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq0000 )
  );
  LUT4_D #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000012  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [0]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [1]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [2]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [3]),
    .LO(\BU2/N455 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000012_2781 )
  );
  LUT4_L #(
    .INIT ( 16'hFFDF ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT_not000112  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [1]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT_not00013_2370 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [4]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .LO(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT_not000112_2371 )
  );
  LUT4_D #(
    .INIT ( 16'h0080 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_LOAD1  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/N8 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/EXTENSION_REG ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER ),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN ),
    .LO(\BU2/N454 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_LOAD )
  );
  LUT4_D #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_not0001111  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_1000 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N94 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_855 ),
    .LO(\BU2/N453 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N75 )
  );
  LUT3_D #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER1  (
    .I0(tieemacconfigvec_9[66]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TX_ER_REG2_2103 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TX_ER_REG1_2077 ),
    .LO(\BU2/N452 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER )
  );
  LUT3_D #(
    .INIT ( 8'h7F ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_xor<3>111  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [2]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [1]),
    .LO(\BU2/N451 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/N2 )
  );
  LUT3_D #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_LOAD11  (
    .I0(tieemacconfigvec_9[55]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/COL_REG2_2101 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/COL_REG1_2057 ),
    .LO(\BU2/N450 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/N8 )
  );
  LUT3_D #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_LOAD1  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/N8 ),
    .LO(\BU2/N449 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_LOAD )
  );
  LUT3_D #(
    .INIT ( 8'hF8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FCS_not000111  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CFL_852 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED_1054 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_931 ),
    .LO(\BU2/N448 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N12 )
  );
  LUT3_D #(
    .INIT ( 8'h10 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_not0001111  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT [1]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FCS_970 ),
    .LO(\BU2/N447 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N128 )
  );
  LUT2_D #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Mmux_BACKOFF_VALUE<3>1_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [3]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [2]),
    .LO(\BU2/N446 ),
    .O(\BU2/N99 )
  );
  LUT4_L #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_5_xor0000_xo<3>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_11_xor0002 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_3_xor0003 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_xor0001 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_11_xor0001 ),
    .LO(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_5_xor0000_xo [3])
  );
  LUT4_L #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_7_xor0000_xo<2>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0002 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0003 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_xor0001 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0001 ),
    .LO(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_7_xor0000_xo [2])
  );
  LUT4_L #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_5_xor0000_xo<3>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_11_xor0002 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_3_xor0003 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_0_xor0001 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_11_xor0001 ),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_5_xor0000_xo [3])
  );
  LUT4_L #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_7_xor0000_xo<2>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0002 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0003 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_0_xor0001 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0001 ),
    .LO(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_7_xor0000_xo [2])
  );
  LUT4_D #(
    .INIT ( 16'h0020 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ONE_and000021  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/N36 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/LT_CHECK_HELD_1536 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LESS_THAN_256_1852 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .LO(\BU2/N445 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/N29 )
  );
  LUT4_D #(
    .INIT ( 16'h0010 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<2>21  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .LO(\BU2/N444 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/N18 )
  );
  LUT2_D #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ONE_and0000211  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_1696 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [1]),
    .LO(\BU2/N443 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/N36 )
  );
  LUT4_L #(
    .INIT ( 16'hFFDF ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_and0000_SW0  (
    .I0(clientemacrxenable),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [4]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT ),
    .I3(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .LO(\BU2/N95 )
  );
  LUT4_L #(
    .INIT ( 16'hFFDF ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_not0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [4]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_388 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_394 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/N3 ),
    .LO(\BU2/N93 )
  );
  LUT4_L #(
    .INIT ( 16'hFFEF ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_not00011_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_SCSH_1056 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FCS_970 ),
    .I2(clientemactxenable),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_934 ),
    .LO(\BU2/N91 )
  );
  LUT4_D #(
    .INIT ( 16'h7FFF ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA_xor<4>111  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [1]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [0]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [3]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [2]),
    .LO(\BU2/N442 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/N3 )
  );
  LUT3_D #(
    .INIT ( 8'hFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CFL_not000111  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FCS_970 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SCSH_721 ),
    .LO(\BU2/N441 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N92 )
  );
  LUT4_D #(
    .INIT ( 16'h0010 ))
  \BU2/U0/TRIMAC_INST/RXGEN/EXTENSION_FLAG_and000011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG6_1579 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [6]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_ERR_REG6_1552 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [7]),
    .LO(\BU2/N440 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/EXTENSION_FLAG_and000011_2653 )
  );
  LUT2_D #(
    .INIT ( 4'h1 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N931  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .LO(\BU2/N439 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>16 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_PREAMBLE_COUNT_xor<3>11_f5  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_PREAMBLE_COUNT_xor<3>111 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_PREAMBLE_COUNT_xor<3>11 ),
    .S(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_LOAD ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_PREAMBLE_COUNT9 )
  );
  LUT4 #(
    .INIT ( 16'hCCC9 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_PREAMBLE_COUNT_xor<3>112  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT [2]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT [3]),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT [1]),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT [0]),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_PREAMBLE_COUNT_xor<3>111 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_mux00001120_f5  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [10]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_mux000011201_2773 ),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [8]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_mux00001120 )
  );
  LUT4 #(
    .INIT ( 16'h9AAA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_mux000011201  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [10]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_mux0000_bdd4 ),
    .I2(\BU2/N251 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [7]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_mux000011201_2773 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_not000138_f5  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_not000138 ),
    .I1(clientemactxenable),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_not0001 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_not0001381  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_not00015_2436 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_1000 ),
    .I3(\BU2/N395 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_not000138 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<4>66_f5  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<4>662_2771 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<4>661_2770 ),
    .S(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [43]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<4>66 )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<4>662  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [35]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<4>662_2771 )
  );
  LUT4 #(
    .INIT ( 16'h3020 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<4>661  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [35]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<4>661_2770 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_and000437_f5  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_and0004371_2769 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_and000437 ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N94 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_and0004 )
  );
  LUT4 #(
    .INIT ( 16'h3332 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_and0004372  (
    .I0(\BU2/N313 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_and00047_2403 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETST_1024 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_and0004371_2769 )
  );
  LUT3 #(
    .INIT ( 8'h32 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_and0004371  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_and00047_2403 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETST_1024 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_and000437 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_or0004_f5  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_or00042_2767 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_or00041_2766 ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_715 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_or0004 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_or00042  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED_1054 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CFL_852 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_or00042_2767 )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_or00041  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N128 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN_1058 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_918 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_or00041_2766 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_and0000145_f5  (
    .I0(NlwRenamedSig_OI_emacclienttxstats[24]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_and0000145 ),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_1691 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_and0000 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_and00001451  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_and000026_2354 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_and000053_2355 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_and000093_2356 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_and0000120_2357 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_and0000145 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000<5>_SW1_f5  (
    .I0(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000<5>_SW1 ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [4]),
    .O(\BU2/N123 )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000<5>_SW11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [3]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [1]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [2]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000<5>_SW1 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_3_mux0000_f5  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_3_mux00001_2763 ),
    .I1(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_3_mux0000 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_3_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [3]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [2]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [1]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [0]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_3_mux00001_2763 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/FLOW/PAUSE_VECTOR_0_not0001_f5  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/PAUSE_VECTOR_0_not00012_2762 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/PAUSE_VECTOR_0_not00011_2761 ),
    .S(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/PAUSE_VECTOR_0_not0001 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/FLOW/PAUSE_VECTOR_0_not00012  (
    .I0(clientemactxenable),
    .I1(NlwRenamedSig_OI_emacclienttxstatsvld),
    .O(\BU2/U0/TRIMAC_INST/FLOW/PAUSE_VECTOR_0_not00012_2762 )
  );
  LUT4 #(
    .INIT ( 16'hAA20 ))
  \BU2/U0/TRIMAC_INST/FLOW/PAUSE_VECTOR_0_not00011  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I3(NlwRenamedSig_OI_emacclienttxstatsvld),
    .O(\BU2/U0/TRIMAC_INST/FLOW/PAUSE_VECTOR_0_not00011_2761 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_not0001_f5  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_not00011_2760 ),
    .I1(clientemacrxenable),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_not0001 )
  );
  LUT4 #(
    .INIT ( 16'h44C4 ))
  \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_not00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG6_1579 ),
    .I1(clientemacrxenable),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/ENABLE_REG_1541 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG7_1588 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_not00011_2760 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_not0001_f5  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_not00011_2759 ),
    .I1(clientemactxenable),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_673 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_not0001 )
  );
  LUT4 #(
    .INIT ( 16'hAA20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_not00011  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_983 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_1000 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_not00011_2759 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/FLOW/RX/BAD_FRAME_OUT_f5  (
    .I0(\NlwRenamedSig_OI_emacclientrxstats[1] ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_FRAME_OUT ),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_1802 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX_BAD_FRAME_COMB )
  );
  LUT4 #(
    .INIT ( 16'hFF40 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/BAD_FRAME_OUT1  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_273 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/RX_ENABLE_REG_211 ),
    .I2(\NlwRenamedSig_OI_emacclientrxstats[0] ),
    .I3(\NlwRenamedSig_OI_emacclientrxstats[1] ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_FRAME_OUT )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3_mux0001_f5  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3_mux00011_2757 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG2_2042 ),
    .S(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_ER_REG2_2043 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'hAA8A ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG2_2042 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG1_2029 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/COUNT [0]),
    .I3(tieemacconfigvec_9[66]),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3_mux00011_2757 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH_cmp_eq0000_f5  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH_cmp_eq00001_2756 ),
    .I1(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [7]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH_cmp_eq0000 )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH_cmp_eq00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/N17 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [2]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [3]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [6]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH_cmp_eq00001_2756 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_and0000_f5  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_and00002_2755 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_and00001_2754 ),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_1696 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_and0000 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_and00002  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG6_1579 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_DATA_1698 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_1705 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_and00002_2755 )
  );
  LUT4 #(
    .INIT ( 16'h3020 ))
  \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [1]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_DATA_1698 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG6_1579 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_1705 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_and00001_2754 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_and0000_f5  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_and00002_2753 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_and00001_2752 ),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD_1703 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_and0000 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_and00002  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG6_1579 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [1]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_1696 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_and00002_2753 )
  );
  LUT4 #(
    .INIT ( 16'h3020 ))
  \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [5]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [1]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG6_1579 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_1696 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_and00001_2752 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_and0000_f5  (
    .I0(NlwRenamedSig_OI_emacclienttxstats[24]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_and00001_2751 ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_756 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_938 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_931 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CFL_852 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_and00001_2751 )
  );
  FDP   \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1  (
    .C(txgmiimiiclk),
    .D(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/R3_2167 ),
    .PRE(\BU2/U0/TRIMAC_INST/INT_TX_RST_ASYNCH ),
    .Q(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 )
  );
  INV   \BU2/U0/TRIMAC_INST/FLOW/PAUSE_VECTOR_0_mux00001_INV_0  (
    .I(NlwRenamedSig_OI_emacclienttxstatsvld),
    .O(\BU2/U0/TRIMAC_INST/FLOW/PAUSE_VECTOR_0_mux0000 )
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_NO_not00041_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [5]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/INT_RETRY [3])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_NO_not00051_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [4]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/INT_RETRY [2])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_NO_not00061_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [3]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/INT_RETRY [1])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_NO_not00071_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [2]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/INT_RETRY [0])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_mux00001_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_934 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_mux0000 )
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_mux00001_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_756 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_mux0000 )
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN_mux00001_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_673 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN_mux0000 )
  );
  INV   \BU2/U0/TRIMAC_INST/SPEED_IS_10_1001_INV_0  (
    .I(tieemacconfigvec_9[66]),
    .O(NlwRenamedSig_OI_speedis10100)
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_lut<0>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [5]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_lut [0])
  );
  INV   \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/Mcount_COUNT_lut<0>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/COUNT [0]),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/Mcount_COUNT_lut [0])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut<12>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [12]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [12])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut<11>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [11]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [11])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut<10>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [10]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [10])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut<9>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [9]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [9])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut<8>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [8]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [8])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut<7>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [7]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [7])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut<6>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [6]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [6])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut<5>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [5]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [5])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut<4>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [4]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [4])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut<3>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [3]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [3])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut<2>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [2]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [2])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut<1>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [1])
  );
  INV   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_lut<0>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [0]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_lut [0])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut<18>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [18]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [18])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut<17>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [17]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [17])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut<16>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [16]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [16])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut<15>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [15]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [15])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut<14>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [14]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [14])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut<13>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [13]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [13])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut<12>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [12]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [12])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut<11>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [11]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [11])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut<10>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [10]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [10])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut<9>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [9]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [9])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut<8>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [8]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [8])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut<7>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [7]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [7])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut<6>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [6]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [6])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut<5>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [5]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [5])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut<4>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [4]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [4])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut<3>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [3]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [3])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut<2>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [2]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [2])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut<1>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [1])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_lut<0>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_lut [0])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut<14>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [14]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [14])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut<13>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [13]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [13])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut<12>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [12]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [12])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut<11>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [11]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [11])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut<10>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [10]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [10])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut<9>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [9]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [9])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut<8>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [8]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [8])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut<7>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [7]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [7])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut<6>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [6]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [6])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut<5>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [5]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [5])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut<4>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [4]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [4])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut<3>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [3]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [3])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut<2>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [2]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [2])
  );
  INV   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut<1>_INV_0  (
    .I(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [1])
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<6>43_G  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [6]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [5]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N71 ),
    .O(\BU2/N438 )
  );
  LUT3 #(
    .INIT ( 8'hC4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<6>43_F  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [5]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [6]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N74 ),
    .O(\BU2/N437 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<6>43  (
    .I0(\BU2/N437 ),
    .I1(\BU2/N438 ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_and0002 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<6>43_2583 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<7>36_G  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [7]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N69 ),
    .O(\BU2/N436 )
  );
  LUT4 #(
    .INIT ( 16'hA2AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<7>36_F  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [7]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [5]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N74 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [6]),
    .O(\BU2/N435 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<7>36  (
    .I0(\BU2/N435 ),
    .I1(\BU2/N436 ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_and0002 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<7>36_2584 )
  );
  LUT4 #(
    .INIT ( 16'h2AFF ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<3>1_G  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD [1]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD [0]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [2]),
    .O(\BU2/N434 )
  );
  LUT4 #(
    .INIT ( 16'h95B5 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<3>1_F  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [2]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_1050 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD [1]),
    .O(\BU2/N433 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<3>1  (
    .I0(\BU2/N433 ),
    .I1(\BU2/N434 ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N6 )
  );
  LUT4 #(
    .INIT ( 16'hD8DD ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RX_ER43_G  (
    .I0(corehassgmii),
    .I1(phyemacrxer),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_ER_REG1_2032 ),
    .I3(tieemacconfigvec_9[66]),
    .O(\BU2/N432 )
  );
  LUT4 #(
    .INIT ( 16'hF808 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RX_ER43_F  (
    .I0(tieemacconfigvec_9[66]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_ER_REG1_2032 ),
    .I2(corehassgmii),
    .I3(phyemacrxer),
    .O(\BU2/N431 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/INT_GMII_RX_ER43  (
    .I0(\BU2/N431 ),
    .I1(\BU2/N432 ),
    .S(\BU2/U0/TRIMAC_INST/INT_GMII_RX_ER11_2405 ),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RX_ER )
  );
  LUT4 #(
    .INIT ( 16'h0E04 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>34_G  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [31]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [47]),
    .O(\BU2/N430 )
  );
  LUT3 #(
    .INIT ( 8'h31 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>34_F  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [7]),
    .O(\BU2/N429 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>34  (
    .I0(\BU2/N429 ),
    .I1(\BU2/N430 ),
    .S(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>34_2742 )
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<2>70_G  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [2]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [1]),
    .O(\BU2/N428 )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<2>70_F  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [2]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<2>38_2570 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N45 ),
    .O(\BU2/N427 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<2>70  (
    .I0(\BU2/N427 ),
    .I1(\BU2/N428 ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_and0002 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003 [2])
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_ERROR_not000135_G  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/EXTENSION_FIELD_REG_1927 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/SPEED_IS_10_100_HELD_1513 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_REG[9] ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_REG[6] ),
    .O(\BU2/N426 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_ERROR_not000135_F  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FIRST_FRAME_1934 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/SPEED_IS_10_100_HELD_1513 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [9]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [6]),
    .O(\BU2/N425 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_ERROR_not000135  (
    .I0(\BU2/N425 ),
    .I1(\BU2/N426 ),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_ERROR_not000135_2435 )
  );
  LUT3 #(
    .INIT ( 8'h46 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<7>150_SW0_G  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [8]),
    .O(\BU2/N424 )
  );
  LUT4 #(
    .INIT ( 16'h2F7F ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<7>150_SW0_F  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [40]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [24]),
    .O(\BU2/N423 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<7>150_SW0  (
    .I0(\BU2/N423 ),
    .I1(\BU2/N424 ),
    .S(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .O(\BU2/N272 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2-In30_G  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2_413 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1_415 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/ACK_INT_456 ),
    .O(\BU2/N422 )
  );
  LUT4 #(
    .INIT ( 16'h02CE ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2-In30_F  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_461 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2_413 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1_415 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/ACK_INT_456 ),
    .O(\BU2/N421 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2-In30  (
    .I0(\BU2/N421 ),
    .I1(\BU2/N422 ),
    .S(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2-In11_2257 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2-In )
  );
  LUT4 #(
    .INIT ( 16'hFE54 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<9>22_G  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [0]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_975 ),
    .O(\BU2/N420 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<9>22_F  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [0]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .O(\BU2/N419 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<9>22  (
    .I0(\BU2/N419 ),
    .I1(\BU2/N420 ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME [3]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<9>22_2607 )
  );
  LUT4 #(
    .INIT ( 16'h3323 ))
  \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_mux0003_G  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/IFG_FLAG ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG6_1579 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_ERR_REG6_1552 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/SPEED_IS_10_100_HELD_1513 ),
    .O(\BU2/N418 )
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_mux0003_F  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/SPEED_IS_10_100_HELD_1513 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_ERR_REG7_1569 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RX_ERR_REG6_1552 ),
    .O(\BU2/N417 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_mux0003  (
    .I0(\BU2/N417 ),
    .I1(\BU2/N418 ),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG7_1588 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_mux0003_1686 )
  );
  LUT4 #(
    .INIT ( 16'hCCC9 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<5>_G  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [3]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [5]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [4]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N9 ),
    .O(\BU2/N416 )
  );
  LUT4 #(
    .INIT ( 16'hF808 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<5>_F  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N1 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [4]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [5]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N74 ),
    .O(\BU2/N415 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<5>  (
    .I0(\BU2/N415 ),
    .I1(\BU2/N416 ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_and0002 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003 [5])
  );
  LUT4 #(
    .INIT ( 16'hF5F1 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR_and000049_G  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/LT_CHECK_HELD_1536 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH_1942 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR_and000011_2466 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN_1921 ),
    .O(\BU2/N414 )
  );
  LUT4 #(
    .INIT ( 16'hFF01 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR_and000049_F  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_1817 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH_1811 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/LT_CHECK_HELD_1536 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR_and000011_2466 ),
    .O(\BU2/N413 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR_and000049  (
    .I0(\BU2/N413 ),
    .I1(\BU2/N414 ),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_1827 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR_and000049_2467 )
  );
  LUT3 #(
    .INIT ( 8'h31 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/ALIGNMENT_ERROR_INT_and0000_G  (
    .I0(corehassgmii),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/ALIGNMENT_ERROR_INT_1607 ),
    .O(\BU2/N412 )
  );
  LUT4 #(
    .INIT ( 16'h0F02 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/ALIGNMENT_ERROR_INT_and0000_F  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/ALIGNMENT_ERR_REG_2015 ),
    .I1(corehassgmii),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/ALIGNMENT_ERROR_INT_1607 ),
    .O(\BU2/N411 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/ALIGNMENT_ERROR_INT_and0000  (
    .I0(\BU2/N411 ),
    .I1(\BU2/N412 ),
    .S(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/INT_ALIGNMENT_ERR_PULSE ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/ALIGNMENT_ERROR_INT_and0000_1935 )
  );
  LUT4 #(
    .INIT ( 16'hD8DD ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RX_DV_G  (
    .I0(corehassgmii),
    .I1(phyemacrxdv),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG1_2029 ),
    .I3(tieemacconfigvec_9[66]),
    .O(\BU2/N410 )
  );
  LUT4 #(
    .INIT ( 16'hF808 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RX_DV_F  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG1_2029 ),
    .I1(tieemacconfigvec_9[66]),
    .I2(corehassgmii),
    .I3(phyemacrxdv),
    .O(\BU2/N409 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/INT_GMII_RX_DV  (
    .I0(\BU2/N409 ),
    .I1(\BU2/N410 ),
    .S(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3_2031 ),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RX_DV_1538 )
  );
  LUT4 #(
    .INIT ( 16'hF777 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd2-In_G  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/INT_CRS_702 ),
    .I1(tieemacconfigvec_9[55]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_678 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd1_2161 ),
    .O(\BU2/N408 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd2-In_F  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd1_2161 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd2_2159 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_678 ),
    .O(\BU2/N407 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd2-In  (
    .I0(\BU2/N407 ),
    .I1(\BU2/N408 ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd3_2163 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd2-In_2158 )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<7>51_G  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [32]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>97 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .O(\BU2/N406 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<7>51_F  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<7>21_2508 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .O(\BU2/N405 )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<7>51  (
    .I0(\BU2/N405 ),
    .I1(\BU2/N406 ),
    .S(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<7>51_2511 )
  );
  FDCPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_1  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/INT_SPEED_IS_10_100_683 ),
    .PRE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_and0001 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_1_2554 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_1  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/INT_HALF_DUPLEX_700 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_1_2553 )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_IN_PIPE_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/INT_TX_DATA_VALID_OUT ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/INT_BURSTING_1971 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_IN_PIPE_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \BU2/U0/TRIMAC_INST/RXGEN/IFG_FLAG38  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/IFG_FLAG36_2483 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [5]),
    .I2(\BU2/N440 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [4]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/IFG_FLAG )
  );
  LUT4 #(
    .INIT ( 16'h3323 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA_xor<3>1  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1_415 ),
    .I1(\BU2/N403 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_388 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2_413 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA9 )
  );
  LUT4 #(
    .INIT ( 16'h9555 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA_xor<3>1_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [3]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [2]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [1]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [0]),
    .O(\BU2/N403 )
  );
  LUT4 #(
    .INIT ( 16'h8882 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_mux0001<6>  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_and0000 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [6]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [5]),
    .I3(\BU2/N401 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_mux0001 [6])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_mux0001<6>_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [3]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [2]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [4]),
    .O(\BU2/N401 )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETST_not000121  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_1050 ),
    .I3(\BU2/N399 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETST_and0001 )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH_not00013130  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH_not00013110_2482 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I3(\BU2/N397 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH_and0004 )
  );
  LUT4 #(
    .INIT ( 16'hF777 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH_not00013130_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SCSH_721 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/INT_BURSTING_1971 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED_1054 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN_753 ),
    .O(\BU2/N397 )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_not000129_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/INT_BURSTING_1971 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_not000118_2708 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .O(\BU2/N395 )
  );
  LUT4 #(
    .INIT ( 16'h55FE ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL_mux0001  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_REG_455 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I3(\BU2/N393 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL_mux0001_452 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL_mux0001_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .O(\BU2/N393 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_2_mux0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_1_810 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [30]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_0_xor0001 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_13_xor0000_xo[1] ),
    .O(\BU2/N190 )
  );
  LUT4 #(
    .INIT ( 16'h9669 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_13_xor0000_xo<4>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [27]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0003 ),
    .I3(\BU2/N493 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_13_xor0000_xo[4] )
  );
  LUT4 #(
    .INIT ( 16'h9669 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_13_xor0000_xo<4>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_4_816 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [27]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0003 ),
    .I3(\BU2/N489 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_13_xor0000_xo[4] )
  );
  LUT4 #(
    .INIT ( 16'h3323 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA_xor<0>11  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1_415 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [0]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_388 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2_413 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_mux000011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_890 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_934 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_855 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA_xor<5>111  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1_415 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_388 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2_413 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/N01 )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_not0001111  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/INT_BURSTING_1971 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N66 )
  );
  LUT4 #(
    .INIT ( 16'hCF4F ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<7>122_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD [1]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD [0]),
    .O(\BU2/N270 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_9_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [1]),
    .I1(\BU2/N389 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_17_xor0000_xo [1]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_9_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_9_mux00011_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [28]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [26]),
    .O(\BU2/N389 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_9_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [1]),
    .I1(\BU2/N387 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_17_xor0000_xo [1]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_9_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_9_mux00011_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_5_818 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_3_814 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [28]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [26]),
    .O(\BU2/N387 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_12_mux0001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [4]),
    .I1(\BU2/N385 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_11_xor0001 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_12_mux0001_1662 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_12_mux0001  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [4]),
    .I1(\BU2/N383 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_11_xor0001 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_12_mux0001_1490 )
  );
  LUT4 #(
    .INIT ( 16'h9669 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_12_mux0001_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_2_xor0000_xo [0]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_12_xor0000_xo [1]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_3_814 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [28]),
    .O(\BU2/N383 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_2_xor0000_xo<0>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_1_810 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [30]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_7_822 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [24]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_2_xor0000_xo [0])
  );
  LUT4 #(
    .INIT ( 16'hFFAB ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<4>100  (
    .I0(\BU2/N381 ),
    .I1(\BU2/N365 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<4>13_2424 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001 [4])
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/TRIMAC_INST/FLOW/PAUSE_VECTOR_1_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_1802 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/RX_ENABLE_REG_211 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT_271 ),
    .I3(\NlwRenamedSig_OI_emacclientrxstats[0] ),
    .O(emacclientrxstats_8[23])
  );
  LUT4 #(
    .INIT ( 16'h2A08 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_mux0000<2>  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/N19 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I2(\BU2/N379 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_mux0000 [2])
  );
  LUT4 #(
    .INIT ( 16'h99D9 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_mux0000<2>_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .O(\BU2/N379 )
  );
  LUT4 #(
    .INIT ( 16'h2A08 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_mux0000<4>  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/N19 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I2(\BU2/N377 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_mux0000 [4])
  );
  LUT4 #(
    .INIT ( 16'h907F ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_mux0000<4>_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .O(\BU2/N377 )
  );
  LUT4 #(
    .INIT ( 16'h028A ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<7>2  (
    .I0(\BU2/N475 ),
    .I1(tieemacconfigvec_9[66]),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/EXTENSION_REG2_2102 ),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/EXTENSION_REG1_2058 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>2 )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002<14>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [0]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_855 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I3(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [14])
  );
  LUT4 #(
    .INIT ( 16'h8222 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_mux0001<4>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_and0000 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [4]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [2]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [3]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_mux0001 [4])
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002<13>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [1]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_855 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I3(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [13])
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002<10>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [4]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_855 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I3(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [10])
  );
  LUT4 #(
    .INIT ( 16'h283C ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/Mcount_IFG_COUNT_xor<3>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd2_2159 ),
    .I1(\BU2/N375 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT [3]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd3_2163 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/Mcount_IFG_COUNT9 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/Mcount_IFG_COUNT_xor<3>1_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT [1]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT [2]),
    .O(\BU2/N375 )
  );
  LUT4 #(
    .INIT ( 16'hFF6F ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_mux0000<3>  (
    .I0(\BU2/N373 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [3]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_983 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_mux0000 [3])
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_mux0000<3>_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [2]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [1]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [0]),
    .O(\BU2/N373 )
  );
  LUT4 #(
    .INIT ( 16'h3020 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME_and0000  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_ERROR_1918 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/INHIBIT_FRAME_1940 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .I3(\BU2/N371 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME_and0000_1938 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME_and0000_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERROR_1912 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR_1931 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERROR_1914 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_1929 ),
    .O(\BU2/N371 )
  );
  LUT4 #(
    .INIT ( 16'h28A0 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/Mcount_counter_xor<2>1  (
    .I0(\BU2/N369 ),
    .I1(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [0]),
    .I2(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [2]),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [1]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/Mcount_counter6 )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/Mcount_counter_xor<2>1_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I2(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/data_valid_reg_520 ),
    .O(\BU2/N369 )
  );
  LUT4 #(
    .INIT ( 16'h1444 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000<6>  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N75 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [4]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [3]),
    .I3(\BU2/N367 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000 [6])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000<6>_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [2]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [1]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [0]),
    .O(\BU2/N367 )
  );
  LUT4 #(
    .INIT ( 16'h3F1F ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<4>100_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<4>42_2689 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<4>66 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .O(\BU2/N365 )
  );
  LUT4 #(
    .INIT ( 16'hAA20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2_not0001  (
    .I0(clientemactxenable),
    .I1(\BU2/N363 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX_UNDERRUN_INT_232 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_673 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2_not0001_976 )
  );
  LUT4 #(
    .INIT ( 16'hFF01 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2_not0001_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FCS_970 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_756 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_398 ),
    .O(\BU2/N363 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter_not0001  (
    .I0(clientemacrxenable),
    .I1(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [0]),
    .I2(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [1]),
    .I3(\BU2/N361 ),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter_not0001_625 )
  );
  LUT4 #(
    .INIT ( 16'hFF40 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter_not0001_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/data_valid_reg_520 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [2]),
    .O(\BU2/N361 )
  );
  LUT4 #(
    .INIT ( 16'hA2AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/US_TXING_not0001  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .I2(\BU2/N359 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/US_TXING_not0001_704 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/US_TXING_not0001_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDLE_1113 ),
    .O(\BU2/N359 )
  );
  LUT4 #(
    .INIT ( 16'hA0A2 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_not0001  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2_413 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_or0006_458 ),
    .I3(\BU2/N357 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_not0001_457 )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_not0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG_417 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_461 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_418 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1_415 ),
    .O(\BU2/N357 )
  );
  LUT4 #(
    .INIT ( 16'hFFEF ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>64_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [15]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/N22 ),
    .O(\BU2/N355 )
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_not000110_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_756 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PAD_698 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/INT_BURSTING_1971 ),
    .O(\BU2/N353 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<7>51  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [6]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [5]),
    .I2(\BU2/N349 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [2]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N69 )
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  \BU2/U0/TRIMAC_INST/RXGEN/EXTENSION_FLAG_and000028  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [5]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [4]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/EXTENSION_FLAG_and000011_2653 ),
    .I3(\BU2/N347 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/EXTENSION_FLAG_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \BU2/U0/TRIMAC_INST/RXGEN/EXTENSION_FLAG_and000028_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [3]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [2]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [1]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [0]),
    .O(\BU2/N347 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [2]),
    .I1(\BU2/N345 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0001 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_11_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [3]),
    .I1(\BU2/N343 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_xor0001 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_11_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_26_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [18]),
    .I1(\BU2/N341 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_xor0002 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_26_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_27_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [19]),
    .I1(\BU2/N339 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0003 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_27_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [2]),
    .I1(\BU2/N337 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0001 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_11_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [3]),
    .I1(\BU2/N335 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_0_xor0001 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_11_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_26_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [18]),
    .I1(\BU2/N333 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_0_xor0002 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_26_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_27_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [19]),
    .I1(\BU2/N331 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0003 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_27_mux0001 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SLOT_TIME_REACHED_not00011  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SLOT_TIME_REACHED_mux0000 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SLOT_TIME_REACHED_not0001 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_not0001  (
    .I0(clientemactxenable),
    .I1(\BU2/N499 ),
    .I2(\BU2/N259 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_756 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_not0001_839 )
  );
  LUT3 #(
    .INIT ( 8'hC4 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_11  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/IFG_REG_1925 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Result [1]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/IFG ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_1 )
  );
  LUT3 #(
    .INIT ( 8'hC4 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_21  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/IFG_REG_1925 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Result [2]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/IFG ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_2 )
  );
  LUT4 #(
    .INIT ( 16'hFFDF ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002<12>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_855 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [2]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I3(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [12])
  );
  LUT3 #(
    .INIT ( 8'hC4 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_31  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/IFG_REG_1925 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Result [3]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/IFG ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_3 )
  );
  LUT3 #(
    .INIT ( 8'hC4 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_41  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/IFG_REG_1925 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Result [4]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/IFG ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_4 )
  );
  LUT3 #(
    .INIT ( 8'hC4 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_51  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/IFG_REG_1925 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Result [5]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/IFG ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_5 )
  );
  LUT4 #(
    .INIT ( 16'hFFDF ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002<9>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_855 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [5]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I3(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [9])
  );
  LUT3 #(
    .INIT ( 8'hC4 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_61  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/IFG_REG_1925 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Result [6]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/IFG ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_6 )
  );
  LUT4 #(
    .INIT ( 16'hFFDF ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002<8>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_855 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [6]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I3(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [8])
  );
  LUT3 #(
    .INIT ( 8'hC4 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_71  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/IFG_REG_1925 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Result [7]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/IFG ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_7 )
  );
  LUT4 #(
    .INIT ( 16'hFFDF ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002<7>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_855 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [7]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I3(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [7])
  );
  LUT4 #(
    .INIT ( 16'h1001 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_xor<3>12  (
    .I0(\NlwRenamedSig_OI_emacclientrxstats[1] ),
    .I1(\NlwRenamedSig_OI_emacclientrxstats[0] ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [3]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/RX/N2 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT9 )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_not00011  (
    .I0(clientemacrxenable),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .I3(\BU2/N443 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_not0001 )
  );
  LUT4 #(
    .INIT ( 16'h9669 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_6_mux0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [31]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_11_xor0001 ),
    .I3(\BU2/N482 ),
    .O(\BU2/N202 )
  );
  LUT4 #(
    .INIT ( 16'h9669 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_6_mux0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_0_808 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [31]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_11_xor0001 ),
    .I3(\BU2/N480 ),
    .O(\BU2/N200 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS_or000030  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS_or000017_2256 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS_or00008_2255 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS_or0000 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N0 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [1])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000<3>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N0 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [3]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [3])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000<4>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N0 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [4]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [4])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000<5>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N0 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [5]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [5])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000<6>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N0 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [6]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [6])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000<7>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N0 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [7]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [7])
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_01  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Result [0]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/IFG_REG_1925 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/IFG ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_0 )
  );
  LUT4 #(
    .INIT ( 16'h69AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_20_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [12]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [28]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_20_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h69AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_21_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [13]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [29]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_21_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h69AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_22_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [14]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [24]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_22_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h69AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_31_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [23]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [29]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_31_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h69AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_20_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [12]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_3_814 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [28]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_20_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h69AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_21_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [13]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_2_812 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [29]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_21_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h69AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_22_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [14]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_7_822 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [24]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_22_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h69AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_31_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [23]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_2_812 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [29]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_31_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h0110 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_xor<1>11  (
    .I0(\NlwRenamedSig_OI_emacclientrxstats[1] ),
    .I1(\NlwRenamedSig_OI_emacclientrxstats[0] ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [1]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT3 )
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<0>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[0]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [8]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [0])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<10>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[10]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [18]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [10])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<11>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[11]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [19]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [11])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<12>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[12]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [20]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [12])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<13>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[13]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [21]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [13])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<14>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[14]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [22]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [14])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<15>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[15]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [23]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [15])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<16>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[16]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [24]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [16])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<17>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[17]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [25]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [17])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<18>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[18]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [26]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [18])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<19>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[19]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [27]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [19])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[1]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [9]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [1])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<20>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[20]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [28]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [20])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<21>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[21]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [29]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [21])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<22>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[22]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [30]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [22])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<23>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[23]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [31]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [23])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<24>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[24]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [32]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [24])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<25>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[25]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [33]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [25])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<26>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[26]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [34]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [26])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<27>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[27]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [35]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [27])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<28>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[28]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [36]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [28])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<29>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[29]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [37]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [29])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<2>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[2]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [10]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [2])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<30>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[30]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [38]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [30])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<31>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[31]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [39]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [31])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<32>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[32]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [40]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [32])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<33>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[33]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [41]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [33])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<34>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[34]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [42]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [34])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<35>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[35]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [43]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [35])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<36>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[36]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [44]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [36])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<37>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[37]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [45]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [37])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<38>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[38]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [46]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [38])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<39>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[39]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [47]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [39])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<3>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[3]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [11]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [3])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<4>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[4]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [12]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [4])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<5>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[5]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [13]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [5])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<6>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[6]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [14]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [6])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<7>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[7]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [15]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [7])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<8>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[8]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [16]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [8])
  );
  LUT4 #(
    .INIT ( 16'hEC4C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<9>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(tieemacconfigvec_9[9]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [17]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [9])
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_890 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [0]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_1000 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_mux0000 )
  );
  LUT4 #(
    .INIT ( 16'h08FF ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/Mcount_counter_xor<0>11  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I2(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/data_valid_reg_520 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [0]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/Mcount_counter )
  );
  LUT4 #(
    .INIT ( 16'hA2AA ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcast_match_518 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I2(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/data_valid_reg_520 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_mux0000 )
  );
  LUT4 #(
    .INIT ( 16'hA2AA ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pauseaddressmatch_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_621 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I2(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/data_valid_reg_520 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pauseaddressmatch_mux0000 )
  );
  LUT4 #(
    .INIT ( 16'hA2AA ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/specialpauseaddressmatch_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_624 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I2(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/data_valid_reg_520 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/specialpauseaddressmatch_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_10_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA [2]),
    .I1(\NlwRenamedSig_OI_emacclientrxstats[1] ),
    .I2(\NlwRenamedSig_OI_emacclientrxstats[0] ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_10_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_11_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA [3]),
    .I1(\NlwRenamedSig_OI_emacclientrxstats[1] ),
    .I2(\NlwRenamedSig_OI_emacclientrxstats[0] ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_11_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_12_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA [4]),
    .I1(\NlwRenamedSig_OI_emacclientrxstats[1] ),
    .I2(\NlwRenamedSig_OI_emacclientrxstats[0] ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_12_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_13_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA [5]),
    .I1(\NlwRenamedSig_OI_emacclientrxstats[1] ),
    .I2(\NlwRenamedSig_OI_emacclientrxstats[0] ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_13_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA [6]),
    .I1(\NlwRenamedSig_OI_emacclientrxstats[1] ),
    .I2(\NlwRenamedSig_OI_emacclientrxstats[0] ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_7_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA [7]),
    .I1(\NlwRenamedSig_OI_emacclientrxstats[1] ),
    .I2(\NlwRenamedSig_OI_emacclientrxstats[0] ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_7_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_8_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA [0]),
    .I1(\NlwRenamedSig_OI_emacclientrxstats[1] ),
    .I2(\NlwRenamedSig_OI_emacclientrxstats[0] ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_8_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_9_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA [1]),
    .I1(\NlwRenamedSig_OI_emacclientrxstats[1] ),
    .I2(\NlwRenamedSig_OI_emacclientrxstats[0] ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_9_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_0_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_0_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_1_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_1_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_2_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_2_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_3_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_3_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_4_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_4_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_5_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_5_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_6_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_6_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_7_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_7_mux0000 )
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_and00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [2]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_and0001 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_mux00001  (
    .I0(\NlwRenamedSig_OI_emacclientrxstats[1] ),
    .I1(\NlwRenamedSig_OI_emacclientrxstats[0] ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_not000111  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N2 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_983 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_COL_and0000 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_RETRANSMIT_and0000 )
  );
  LUT4 #(
    .INIT ( 16'hA2AA ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1-In7  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1_415 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1-In7_2630 )
  );
  LUT4 #(
    .INIT ( 16'hF5F1 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_or0004_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd3_2163 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd2_2159 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/US_TXING_706 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd1_2161 ),
    .O(\BU2/N157 )
  );
  LUT4 #(
    .INIT ( 16'hFFEF ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd3-In5  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT [0]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT [3]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT [2]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd3-In5_2632 )
  );
  LUT4 #(
    .INIT ( 16'h3133 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_NORMAL_COUNT_eqn_01  (
    .I0(\BU2/N450 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER ),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_NORMAL_COUNT_eqn_0 )
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_mux00002  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N601 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_934 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_1018 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_855 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_mux0000 )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_mux00001  (
    .I0(\BU2/N455 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000025_2376 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000049_2377 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000062_2378 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_mux0000 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_mux0000<4>_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [3]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [2]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [0]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [1]),
    .O(\BU2/N72 )
  );
  LUT4 #(
    .INIT ( 16'hFFEF ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/GOOD_FRAME_and0000_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/INHIBIT_FRAME_1940 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR_1931 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERROR_1912 ),
    .O(\BU2/N29 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_not00012  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_890 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_855 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_934 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_not00012_2544 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH_not0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_1000 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_890 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .O(\BU2/N171 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_not0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_REACHED_912 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_980 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_934 ),
    .O(\BU2/N129 )
  );
  LUT4 #(
    .INIT ( 16'hFFDF ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_or00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/INT_BURSTING_1971 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_or0001 )
  );
  LUT4 #(
    .INIT ( 16'h88F8 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_ENABLE_not00012  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_ENABLE_not000117_2279 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_ENABLE_not0001118_2280 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG1_2029 ),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG2_2042 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_ENABLE_not0001 )
  );
  LUT4 #(
    .INIT ( 16'hC080 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_and00009  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [1]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [2]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [3]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_and00009_2620 )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ZERO_and00002  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/N29 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/N12 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ZERO_and0000 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000<0>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N0 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [0])
  );
  LUT4 #(
    .INIT ( 16'hA2AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_or00051  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_980 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/INT_BURSTING_1971 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_or00051_2540 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_xor<2>111  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I1(\NlwRenamedSig_OI_emacclientrxstats[1] ),
    .I2(\NlwRenamedSig_OI_emacclientrxstats[0] ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_OK_and0002112  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN_687 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY_686 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N50 )
  );
  LUT4 #(
    .INIT ( 16'h0C09 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_7_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_mux0000_bdd4 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [7]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .I3(\BU2/N329 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_7_mux0000 )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_7_mux00001_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [4]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [3]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [5]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [6]),
    .O(\BU2/N329 )
  );
  LUT4 #(
    .INIT ( 16'hAA20 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_not000162  (
    .I0(clientemacrxenable),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/IFG ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/IFG_REG_1925 ),
    .I3(\BU2/N323 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_not0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_14_mux0001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [6]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_29_xor0000_xo [1]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_14_xor0001 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_14_mux0001_1654 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_14_mux0001  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [6]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_29_xor0000_xo [1]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_14_xor0001 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_14_mux0001_1482 )
  );
  LUT4 #(
    .INIT ( 16'hD782 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_4_mux0001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_2_xor0000_xo [0]),
    .I2(\BU2/N317 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_4_mux0001_1666 )
  );
  LUT4 #(
    .INIT ( 16'hD782 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_4_mux0001  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_2_xor0000_xo [0]),
    .I2(\BU2/N315 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_4_816 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_4_mux0001_1494 )
  );
  LUT4 #(
    .INIT ( 16'h9669 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_4_mux0001_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0001 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0002 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_3_814 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [28]),
    .O(\BU2/N315 )
  );
  LUT4 #(
    .INIT ( 16'h3020 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_and000427_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_980 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_1009 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/INT_BURSTING_1971 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH_924 ),
    .O(\BU2/N313 )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE_mux0001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/N12 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I3(\BU2/N311 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE_mux0001_1825 )
  );
  LUT4 #(
    .INIT ( 16'hFF57 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE_mux0001_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_MATCH_1856 ),
    .I1(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/specialpauseaddressmatch_618 ),
    .I2(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pauseaddressmatch_513 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .O(\BU2/N311 )
  );
  LUT4 #(
    .INIT ( 16'h1054 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd2-In  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_1009 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd2_1975 ),
    .I2(\BU2/N309 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq0000 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd2-In_1974 )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd2-In_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/INT_HALF_DUPLEX_700 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .I2(\BU2/U0/TRIMAC_INST/INT_TX_DATA_VALID_OUT ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd1_1973 ),
    .O(\BU2/N309 )
  );
  LUT4 #(
    .INIT ( 16'h1333 ))
  \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_mux0000  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/EXTENSION_FLAG_and000020_2233 ),
    .I1(\BU2/N305 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/EXTENSION_FLAG_and000011_2653 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/IFG_FLAG36_2483 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_mux0000_1693 )
  );
  LUT4 #(
    .INIT ( 16'hFFDF ))
  \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_mux0000_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_1691 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG6_1579 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_ERR_REG6_1552 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/SPEED_IS_10_100_HELD_1513 ),
    .O(\BU2/N305 )
  );
  LUT4 #(
    .INIT ( 16'h028A ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<2>69  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>97 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I2(\BU2/N302 ),
    .I3(\BU2/N303 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<2>69_2614 )
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<2>69_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [45]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [37]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .O(\BU2/N303 )
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<2>69_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [29]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [21]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .O(\BU2/N302 )
  );
  LUT4 #(
    .INIT ( 16'h028A ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<3>69  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>97 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I2(\BU2/N299 ),
    .I3(\BU2/N300 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<3>69_2612 )
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<3>69_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [44]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [36]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .O(\BU2/N300 )
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<3>69_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [28]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [20]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .O(\BU2/N299 )
  );
  LUT4 #(
    .INIT ( 16'h028A ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<5>69  (
    .I0(\BU2/N458 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I2(\BU2/N296 ),
    .I3(\BU2/N297 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<5>69_2610 )
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<5>69_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [42]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [34]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .O(\BU2/N297 )
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<5>69_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [26]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [18]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .O(\BU2/N296 )
  );
  LUT4 #(
    .INIT ( 16'hEB41 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<3>  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_and0002 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N6 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [3]),
    .I3(\BU2/N294 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003 [3])
  );
  LUT4 #(
    .INIT ( 16'hCCC9 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<3>_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [2]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [3]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [1]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [0]),
    .O(\BU2/N294 )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_mux000147  (
    .I0(\BU2/N292 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_390 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX_310 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG_391 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_mux000147_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_mux00019_2194 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_mux00014_2193 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_mux000126_2196 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_mux000121_2195 ),
    .O(\BU2/N292 )
  );
  LUT4 #(
    .INIT ( 16'h69AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_13_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [5]),
    .I1(\BU2/N290 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0003 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_13_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h69AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_13_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [5]),
    .I1(\BU2/N286 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0003 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_13_mux0001 )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut<14>  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [14]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [14])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut<13>  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [13]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [13])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut<12>  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [12]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [12])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut<11>  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [11]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [11])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut<10>  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [10]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [10])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut<9>  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [9]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [9])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut<8>  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [8]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [8])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut<7>  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [7]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [7])
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_8_mux0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [25]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [27]),
    .O(\BU2/N225 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_8_mux0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_6_820 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [25]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_4_816 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [27]),
    .O(\BU2/N221 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_16_xor0001_Result1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [28]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [24]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_16_xor0001 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_16_xor0001_Result1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_3_814 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [28]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_7_822 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [24]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_16_xor0001 )
  );
  LUT4 #(
    .INIT ( 16'h9669 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_3_mux0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [26]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [27]),
    .O(\BU2/N161 )
  );
  LUT4 #(
    .INIT ( 16'h9669 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_3_mux0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_5_818 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [26]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_4_816 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [27]),
    .O(\BU2/N159 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_18_xor0000_xo<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [26]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [31]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_18_xor0000_xo [1])
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_23_xor0000_xo<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [30]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [25]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_23_xor0000_xo [1])
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_29_xor0000_xo<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [27]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [31]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_29_xor0000_xo [1])
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_18_xor0000_xo<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_5_818 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [26]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_0_808 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [31]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_18_xor0000_xo [1])
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_23_xor0000_xo<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_1_810 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [30]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_6_820 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [25]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_23_xor0000_xo [1])
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_29_xor0000_xo<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_4_816 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [27]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_0_808 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [31]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_29_xor0000_xo [1])
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_13_xor0000_xo<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [25]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [31]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_13_xor0000_xo[1] )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_13_xor0000_xo<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_6_820 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [25]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_0_808 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [31]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_13_xor0000_xo[1] )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_17_xor0000_xo<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [29]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [25]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_17_xor0000_xo [1])
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_17_xor0000_xo<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_2_812 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [29]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_6_820 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [25]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_17_xor0000_xo [1])
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_12_xor0000_xo<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [26]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [29]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_12_xor0000_xo [1])
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_12_xor0000_xo<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_5_818 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [26]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_2_812 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [29]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_12_xor0000_xo [1])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<40>1  (
    .I0(tieemacconfigvec_9[40]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [40])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<41>1  (
    .I0(tieemacconfigvec_9[41]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [41])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<42>1  (
    .I0(tieemacconfigvec_9[42]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [42])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<43>1  (
    .I0(tieemacconfigvec_9[43]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [43])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<44>1  (
    .I0(tieemacconfigvec_9[44]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [44])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<45>1  (
    .I0(tieemacconfigvec_9[45]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [45])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<46>1  (
    .I0(tieemacconfigvec_9[46]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [46])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001<47>1  (
    .I0(tieemacconfigvec_9[47]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [47])
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not00011  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1_415 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_461 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2_413 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 )
  );
  LUT4 #(
    .INIT ( 16'h80AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_not00011  (
    .I0(clientemacrxenable),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [14]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_not0001 )
  );
  LUT4 #(
    .INIT ( 16'hAA20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN_not00011  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_398 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX_UNDERRUN_INT_232 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_673 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN_not0001 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_not00011  (
    .I0(clientemacrxenable),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_1696 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [1]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_not0001 )
  );
  LUT4 #(
    .INIT ( 16'hD782 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_xor0002 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_xor0001 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'hD782 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_0_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_0_xor0002 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_0_xor0001 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_0_808 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_0_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h10FF ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_1050 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N94 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/INT_BURSTING_1971 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_COMB_REG1_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_ENABLE_2018 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_ENABLE_not000117_2279 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_ENABLE_not0001118_2280 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_COMB_REG1_and0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_and00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_not000117_2277 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_not0001118_2278 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_and0001 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CFL_not0001_SW1  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FCS_970 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SCSH_721 ),
    .O(\BU2/N87 )
  );
  LUT4 #(
    .INIT ( 16'h80AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_not00012  (
    .I0(clientemacrxenable),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_not0001118_2278 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_not000117_2277 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_not0001 )
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<4>_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [4]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N9 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [3]),
    .O(\BU2/N237 )
  );
  LUT4 #(
    .INIT ( 16'h143C ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA_xor<1>11  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_388 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [1]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [0]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX_STATUS ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA3 )
  );
  LUT4 #(
    .INIT ( 16'h41C3 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA_xor<4>11  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_388 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [4]),
    .I2(\BU2/N442 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX_STATUS ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA12 )
  );
  LUT4 #(
    .INIT ( 16'hAA8A ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_not00012  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_1050 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/INT_BURSTING_1971 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N94 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_not00012_2495 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_REG_not00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DATA_VALID_710 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_931 ),
    .I2(\BU2/U0/TRIMAC_INST/INT_TX_DATA_VALID_OUT ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN_1058 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_REG_not0001 )
  );
  LUT4 #(
    .INIT ( 16'hFAF9 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_PREAMBLE_COUNT_xor<2>11  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT [2]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT [1]),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_LOAD ),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT [0]),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_PREAMBLE_COUNT6 )
  );
  LUT4 #(
    .INIT ( 16'hB030 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_not000110  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_IN_PIPE_894 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN_857 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N133 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/INT_BURSTING_1971 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_not000110_2634 )
  );
  LUT4 #(
    .INIT ( 16'hF171 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd3-In34  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd2_2159 ),
    .I1(\BU2/N280 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd3_2163 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd3-In5_2632 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd3-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd3-In34_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/INT_CRS_702 ),
    .I1(tieemacconfigvec_9[55]),
    .O(\BU2/N280 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1-In15  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/ACK_INT_456 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2_413 ),
    .I2(\BU2/N278 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1-In7_2630 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1-In )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERROR_and000034  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERROR_and000021_2353 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [3]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/N17 ),
    .I3(\BU2/N276 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERROR_and000034_2621 )
  );
  LUT4 #(
    .INIT ( 16'h75FF ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERROR_and000034_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [6]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [2]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_FRAME_1601 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [10]),
    .O(\BU2/N276 )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_and0000158  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_and0000131_2351 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [8]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_and0000144_2352 ),
    .I3(\BU2/N274 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N76 )
  );
  LUT4 #(
    .INIT ( 16'hFFEF ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_and0000158_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [2]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [4]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [7]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [14]),
    .O(\BU2/N274 )
  );
  LUT4 #(
    .INIT ( 16'hF111 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<7>150  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I1(\BU2/N272 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [0]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/N18 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<7>150_2509 )
  );
  LUT4 #(
    .INIT ( 16'hF8F0 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<7>122  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [3]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [2]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<7>118_2624 ),
    .I3(\BU2/N270 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N1 )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_and000030  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_and000021_2232 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [5]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [4]),
    .I3(\BU2/N268 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_and0000 )
  );
  LUT4 #(
    .INIT ( 16'hFFDF ))
  \BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_and000030_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [2]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [1]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [0]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [3]),
    .O(\BU2/N268 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_PRE_REG83  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [0]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [3]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [9]),
    .I3(\BU2/N266 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_PRE_REG83_2264 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_PRE_REG83_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [10]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [11]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [12]),
    .O(\BU2/N266 )
  );
  LUT4 #(
    .INIT ( 16'hFE54 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RXD<0>39  (
    .I0(corehassgmii),
    .I1(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<0>16_2350 ),
    .I2(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<0>11_2349 ),
    .I3(phyemacrxd_3[0]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RXD [0])
  );
  LUT4 #(
    .INIT ( 16'hFE54 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RXD<1>39  (
    .I0(corehassgmii),
    .I1(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<1>16_2348 ),
    .I2(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<1>11_2347 ),
    .I3(phyemacrxd_3[1]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RXD [1])
  );
  LUT4 #(
    .INIT ( 16'hFE54 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RXD<2>39  (
    .I0(corehassgmii),
    .I1(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<2>16_2346 ),
    .I2(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<2>11_2345 ),
    .I3(phyemacrxd_3[2]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RXD [2])
  );
  LUT4 #(
    .INIT ( 16'hFE54 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RXD<3>39  (
    .I0(corehassgmii),
    .I1(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<3>16_2344 ),
    .I2(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<3>11_2343 ),
    .I3(phyemacrxd_3[3]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RXD [3])
  );
  LUT4 #(
    .INIT ( 16'hFE54 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RXD<4>39  (
    .I0(corehassgmii),
    .I1(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<4>16_2342 ),
    .I2(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<4>11_2341 ),
    .I3(phyemacrxd_3[4]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RXD [4])
  );
  LUT4 #(
    .INIT ( 16'hFE54 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RXD<5>39  (
    .I0(corehassgmii),
    .I1(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<5>16_2340 ),
    .I2(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<5>11_2339 ),
    .I3(phyemacrxd_3[5]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RXD [5])
  );
  LUT4 #(
    .INIT ( 16'hFE54 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RXD<6>39  (
    .I0(corehassgmii),
    .I1(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<6>16_2338 ),
    .I2(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<6>11_2337 ),
    .I3(phyemacrxd_3[6]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RXD [6])
  );
  LUT4 #(
    .INIT ( 16'hFE54 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RXD<7>39  (
    .I0(corehassgmii),
    .I1(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<7>16_2336 ),
    .I2(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<7>11_2335 ),
    .I3(phyemacrxd_3[7]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RXD [7])
  );
  LUT4 #(
    .INIT ( 16'h0302 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERROR_and000064  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERROR_1912 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/JUMBO_FRAMES_HELD_1540 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERROR_and000034_2621 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERROR_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h3020 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_and000021  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_and00004_2619 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_EN_920 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_and00009_2620 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h0C04 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_OK_and000223  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N127 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_OK_and000210_2618 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_OK_and0002 )
  );
  LUT4 #(
    .INIT ( 16'hA800 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_or000324  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/INT_ENABLE_2156 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_1000 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_or000313_2617 ),
    .I3(\BU2/U0/TRIMAC_INST/INT_TX_DATA_VALID_OUT ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_or0003 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>19  (
    .I0(tieemacconfigvec_9[66]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [3]),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>18_2463 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>19_2464 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<5>19  (
    .I0(tieemacconfigvec_9[66]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [2]),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<5>18_2461 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<5>19_2462 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<6>19  (
    .I0(tieemacconfigvec_9[66]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [1]),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<6>18_2459 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<6>19_2460 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<7>19  (
    .I0(tieemacconfigvec_9[66]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [0]),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<7>18_2454 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<7>19_2455 )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_mux0001<7>14  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [7]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_EN_920 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_mux0001<7>7_2226 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_mux0001 [7])
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<7>71_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [6]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [7]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [4]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [5]),
    .O(\BU2/N243 )
  );
  LUT4 #(
    .INIT ( 16'hDDD7 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_PRE_COUNT_xor<2>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [2]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [1]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_PRE_COUNT6 )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>156  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>141 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>102_2616 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>120_2418 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>76_2416 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001 [1])
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<6>156  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>141 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<6>102_2615 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<6>120_2411 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<6>76_2409 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001 [6])
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<2>94  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/N20 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [13]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<2>15_2613 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<2>69_2614 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001 [2])
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<3>94  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/N20 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [12]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<3>15_2611 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<3>69_2612 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001 [3])
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<5>94  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/N20 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [10]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<5>15_2609 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<5>69_2610 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001 [5])
  );
  LUT4 #(
    .INIT ( 16'h2033 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>160  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/N18 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [15]),
    .I3(\BU2/N261 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>160_2507 )
  );
  LUT4 #(
    .INIT ( 16'hFF40 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<9>36  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_975 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [9]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<9>22_2607 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [9])
  );
  LUT4 #(
    .INIT ( 16'hFF40 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>34  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_975 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [10]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>22_2606 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [10])
  );
  LUT4 #(
    .INIT ( 16'hFF40 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<11>34  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_975 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [11]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<11>22_2605 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [11])
  );
  LUT4 #(
    .INIT ( 16'hFF40 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<12>34  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_975 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [12]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<12>22_2604 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [12])
  );
  LUT4 #(
    .INIT ( 16'hFF40 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<13>34  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_975 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [13]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<13>22_2603 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [13])
  );
  LUT4 #(
    .INIT ( 16'hFF40 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<14>34  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_975 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [14]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<14>22_2602 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [14])
  );
  LUT4 #(
    .INIT ( 16'hFF40 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<15>34  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_975 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [15]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<15>22_2601 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [15])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000<8>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N0 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [8]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [8])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000<9>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N0 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [9]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [9])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000<10>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N0 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [10]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [10])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000<11>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N0 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [11]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [11])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000<12>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N0 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [12]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [12])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000<13>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N0 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [13]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [13])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000<14>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N0 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [14]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [14])
  );
  LUT4 #(
    .INIT ( 16'hFAF2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_not0001_SW0_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_855 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/INT_DEFERRING ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/US_TXING_706 ),
    .O(\BU2/N259 )
  );
  LUT4 #(
    .INIT ( 16'h8AAA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_not0001  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_or0002 ),
    .I3(\BU2/N257 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_not0001_1027 )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut<6>  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [6]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [6])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut<5>  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [5]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [5])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut<4>  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [4]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [4])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut<3>  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [3]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [3])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut<2>  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [2]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [2])
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_not000110  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [1]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [2]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [8]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [7]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_not000110_2549 )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut<1>  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [1]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [1])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut<0>  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [0]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [0])
  );
  LUT4 #(
    .INIT ( 16'hFEF0 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ER34  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_756 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_DONE ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ER15_2547 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ER26_2597 ),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_TX_ER )
  );
  LUT4 #(
    .INIT ( 16'h0E04 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_mux00001193  (
    .I0(\BU2/N253 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [10]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_mux00001120 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_mux0000 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_mux00001154_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [5]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [6]),
    .O(\BU2/N253 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_mux0000138_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [4]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [3]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [9]),
    .O(\BU2/N251 )
  );
  LUT4 #(
    .INIT ( 16'hFF08 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<3>  (
    .I0(tieemacconfigvec_9[66]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [4]),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/FORCE_QUIET_2402 ),
    .I3(\BU2/N249 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003 [3])
  );
  LUT4 #(
    .INIT ( 16'h0C04 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<0>11  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION ),
    .I1(tieemacconfigvec_9[66]),
    .I2(\BU2/N477 ),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/EXTENSION_REG1_2058 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/N9 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_LOAD ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT [3]),
    .I3(\BU2/N247 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_2127 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_SW0_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT [2]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT [1]),
    .O(\BU2/N247 )
  );
  LUT4 #(
    .INIT ( 16'h7073 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<7>21  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD [0]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD [1]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_1050 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N45 )
  );
  LUT4 #(
    .INIT ( 16'h0E04 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_LOAD1  (
    .I0(tieemacconfigvec_9[66]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TX_EN_REG2_2112 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_REG1_2079 ),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TX_EN_REG1_2098 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_LOAD )
  );
  LUT4 #(
    .INIT ( 16'hF1E0 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<7>27  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_112_2589 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG [7]),
    .I2(\BU2/N180 ),
    .I3(\BU2/N476 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>27 )
  );
  LUT4 #(
    .INIT ( 16'hF808 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<8>15  (
    .I0(\BU2/N243 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N1 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_and0002 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<8>5_2588 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003 [8])
  );
  LUT4 #(
    .INIT ( 16'hFE00 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_and00021  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [8]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [7]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N69 ),
    .I3(\BU2/N470 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_and0002 )
  );
  LUT4 #(
    .INIT ( 16'hF4F0 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<7>511  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [7]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [6]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<7>36_2584 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N95 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003 [7])
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_xor<9>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [9]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_xor<9>_rt_1861 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_xor<14>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_xor<14>_rt_1331 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy<0>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy<0>_rt_1976 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<1>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [1]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<1>_rt_1885 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<2>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [2]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<2>_rt_1882 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<3>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [3]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<3>_rt_1879 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<4>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [4]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<4>_rt_1876 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<5>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [5]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<5>_rt_1873 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<6>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [6]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<6>_rt_1870 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<7>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [7]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<7>_rt_1867 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<8>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [8]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<8>_rt_1864 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<0>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<0>_rt_1347 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy<6>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [10]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy<6>_rt_1345 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<13>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [13]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<13>_rt_1328 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<12>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [12]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<12>_rt_1325 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<11>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [11]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<11>_rt_1322 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<10>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [10]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<10>_rt_1319 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<9>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [9]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<9>_rt_1316 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<8>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [8]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<8>_rt_1313 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<7>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [7]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<7>_rt_1310 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<6>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [6]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<6>_rt_1307 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<5>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [5]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<5>_rt_1304 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<4>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [4]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<4>_rt_1301 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<3>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [3]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<3>_rt_1298 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<2>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [2]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<2>_rt_1295 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<1>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<1>_rt_1292 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>_rt  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>_rt_1245 )
  );
  LUT3 #(
    .INIT ( 8'hF4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<6>58  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [6]),
    .I1(\BU2/N497 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<6>43_2583 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003 [6])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<5>11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [3]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [4]),
    .I2(\BU2/N496 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N71 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<8>211  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [8]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [7]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N69 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_cmp_eq0000 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/NUMBER_OF_BYTES_PRE_REG1  (
    .I0(\BU2/U0/TRIMAC_INST/INT_GMII_TX_EN ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/INT_TX_EN_DELAY ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/NUMBER_OF_BYTES_PRE_REG )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_and0000_inv1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_and0000_inv )
  );
  LUT4 #(
    .INIT ( 16'h4414 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_9_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [9]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [7]),
    .I3(\BU2/N241 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_9_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_5_mux000021  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [4]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [3]),
    .I2(\BU2/N498 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_5_mux0000_bdd0 )
  );
  LUT4 #(
    .INIT ( 16'hFF73 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_and0000_inv1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN_857 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I2(\BU2/N495 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N1211 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_and0000_inv )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_and0000_inv11  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY_856 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY_686 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N1211 )
  );
  LUT4 #(
    .INIT ( 16'hFE54 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<1>80  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_and0002 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<1>27_2574 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<1>44_2573 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<1>8_2571 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003 [1])
  );
  LUT4 #(
    .INIT ( 16'h8C04 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<1>44  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<1>39_2572 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_1050 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<1>44_2573 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<1>39  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<1>39_2572 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<1>8  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [0]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<1>8_2571 )
  );
  LUT4 #(
    .INIT ( 16'hF777 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<2>38  (
    .I0(\BU2/N486 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD [1]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N90 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<2>38_2570 )
  );
  LUT4 #(
    .INIT ( 16'hBE14 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<4>  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_and0002 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N1 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [4]),
    .I3(\BU2/N237 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003 [4])
  );
  LUT4 #(
    .INIT ( 16'h41EB ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<0>  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_and0002 ),
    .I1(\BU2/N233 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD [0]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003 [0])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<0>_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .O(\BU2/N233 )
  );
  LUT4 #(
    .INIT ( 16'h88F8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<18>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>16 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME [9]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [18]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N87 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [18])
  );
  LUT4 #(
    .INIT ( 16'h88F8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<17>1  (
    .I0(\BU2/N439 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME [8]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [17]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N87 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [17])
  );
  LUT4 #(
    .INIT ( 16'h88F8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<16>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>16 ),
    .I1(\BU2/N464 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [16]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N87 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [16])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_not000111  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_390 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG_391 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX_310 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_and0000 )
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002<0>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N43 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [14]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [0])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [13]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N43 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [1])
  );
  LUT4 #(
    .INIT ( 16'h69AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_15_mux0001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [7]),
    .I1(\BU2/N231 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_3_xor0003 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_15_mux0001_1650 )
  );
  LUT4 #(
    .INIT ( 16'h69AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_15_mux0001  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [7]),
    .I1(\BU2/N229 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_3_xor0003 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_15_mux0001_1478 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_8_mux0001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [0]),
    .I1(\BU2/N225 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_16_xor0001 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_8_mux0001_1646 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_8_mux0001  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [0]),
    .I1(\BU2/N221 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_16_xor0001 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_8_mux0001_1474 )
  );
  LUT4 #(
    .INIT ( 16'hDF5F ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<5>2  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [4]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I2(\BU2/N219 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N45 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N74 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_3_xor0003_Result1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [31]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_3_xor0003 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_3_xor0003_Result1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_0_808 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [31]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_3_xor0003 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<1>11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N90 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003<1>21  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_1_2553 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_1_2554 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N94 )
  );
  LUT4 #(
    .INIT ( 16'hEFEC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000<0>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [12]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N11 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N01 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [12]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [0])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002<2>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [12]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N43 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [2])
  );
  LUT4 #(
    .INIT ( 16'hEFEC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [11]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N11 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N01 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [11]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [1])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002<3>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [11]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N43 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [3])
  );
  LUT4 #(
    .INIT ( 16'hEFEC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000<2>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [10]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N11 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N01 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [10]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [2])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_91  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Result [9]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_and0000 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_9 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002<4>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [10]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N43 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<9>7  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_975 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>7 )
  );
  LUT4 #(
    .INIT ( 16'hEFEC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000<3>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [9]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N11 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N01 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [9]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [3])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_81  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Result [8]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_and0000 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_8 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002<5>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [9]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N43 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [5])
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_not000174  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N75 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_not000149_2551 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_not0001 )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_not000128  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [9]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_not00015_2548 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_not000110_2549 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [10]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_not000128_2550 )
  );
  LUT4 #(
    .INIT ( 16'hFF40 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ER15  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_1050 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_892 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ER6_2546 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_1031 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ER15_2547 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_not000128  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_not00012_2544 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_not000114_2545 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_not0001 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_not000111  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_1000 ),
    .I1(\BU2/N467 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_not000111_2543 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_not00013  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_980 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SCSH_721 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_not00013_2541 )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/END_OF_TX1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DATA_VALID_710 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_931 ),
    .I2(\BU2/U0/TRIMAC_INST/INT_TX_DATA_VALID_OUT ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN_1058 ),
    .O(\BU2/U0/TRIMAC_INST/INT_TX_END_OF_TX )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_OUT1  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL_453 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG_417 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_398 ),
    .O(\BU2/U0/TRIMAC_INST/INT_TX_DATA_VALID_OUT )
  );
  LUT4 #(
    .INIT ( 16'hFAF8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_or000520  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_REACHED_912 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_or00050_2538 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_or000517_2539 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_or00051_2540 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_or0005 )
  );
  LUT4 #(
    .INIT ( 16'h4C00 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_or000517  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/INT_ENABLE_2156 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_975 ),
    .I2(\BU2/U0/TRIMAC_INST/INT_TX_DATA_VALID_OUT ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_or000517_2539 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_or00050  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_1029 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_934 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_or00050_2538 )
  );
  LUT4 #(
    .INIT ( 16'hCEC4 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_or0006  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG_417 ),
    .I1(\BU2/N210 ),
    .I2(\BU2/U0/TRIMAC_INST/INT_TX_END_OF_TX ),
    .I3(\BU2/N211 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_or0006_458 )
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_or0006_SW1  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_398 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_388 ),
    .I2(\BU2/N478 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_394 ),
    .O(\BU2/N211 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_or0006_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_461 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_388 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_394 ),
    .O(\BU2/N210 )
  );
  LUT4 #(
    .INIT ( 16'h8A88 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_not00021  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_cmp_eq0000 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N20 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_not0002 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_not00011  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_855 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_or0005 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_not0001 )
  );
  LUT4 #(
    .INIT ( 16'hFFE2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<8>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [8]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N87 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME [2]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>16 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [8])
  );
  LUT4 #(
    .INIT ( 16'hEFEC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000<4>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [8]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N11 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N01 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [8]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [4])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002<6>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [8]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N43 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [6])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_EARLY_COL_not00011_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY_856 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY_686 ),
    .O(\BU2/N208 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I1(\BU2/N484 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_and0000_inv_inv )
  );
  LUT4 #(
    .INIT ( 16'hD782 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_6_mux0001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .I1(\BU2/N501 ),
    .I2(\BU2/N202 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_6_mux0001_1652 )
  );
  LUT4 #(
    .INIT ( 16'hD782 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_6_mux0001  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .I1(\BU2/N500 ),
    .I2(\BU2/N200 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_6_820 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_6_mux0001_1480 )
  );
  LUT4 #(
    .INIT ( 16'h0C09 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_8_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_5_mux0000_bdd0 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [8]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .I3(\BU2/N198 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_8_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_8_mux00001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [7]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [6]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [5]),
    .O(\BU2/N198 )
  );
  LUT4 #(
    .INIT ( 16'h7B48 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_2_mux0001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0001 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .I2(\BU2/N194 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_2_mux0001_1670 )
  );
  LUT4 #(
    .INIT ( 16'h7B48 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_2_mux0001  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0001 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .I2(\BU2/N190 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_2_812 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_2_mux0001_1498 )
  );
  LUT4 #(
    .INIT ( 16'hFFE2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<7>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [7]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N87 ),
    .I2(\BU2/N461 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>16 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [7])
  );
  LUT4 #(
    .INIT ( 16'hEFEC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000<5>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [7]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N11 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N01 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [7]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [5])
  );
  LUT4 #(
    .INIT ( 16'hFFE2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<6>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [6]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N87 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [0]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<10>16 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [6])
  );
  LUT4 #(
    .INIT ( 16'hEFEC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000<6>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [6]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N11 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N01 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [6]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [6])
  );
  LUT4 #(
    .INIT ( 16'hEFEC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000<7>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [5]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N11 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N01 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [5]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [7])
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<5>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [5]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_975 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [5])
  );
  LUT4 #(
    .INIT ( 16'hEFEC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000<8>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [4]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N11 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N01 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [4]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [8])
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<4>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [4]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_975 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [4])
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_comb8136  (
    .I0(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_comb826_2520 ),
    .I1(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_comb853_2521 ),
    .I2(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_comb893_2522 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_comb8120_2523 ),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_comb )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_comb8120  (
    .I0(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/address_byte [6]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [6]),
    .I2(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/address_byte [7]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [7]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_comb8120_2523 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_comb893  (
    .I0(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/address_byte [4]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [4]),
    .I2(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/address_byte [5]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [5]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_comb893_2522 )
  );
  LUT4 #(
    .INIT ( 16'h8241 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_comb853  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [3]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [2]),
    .I2(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/address_byte [2]),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/address_byte [3]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_comb853_2521 )
  );
  LUT4 #(
    .INIT ( 16'h8241 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_comb826  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [1]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [0]),
    .I2(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/address_byte [0]),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/address_byte [1]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_comb826_2520 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_or00038  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_975 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_or00038_2519 )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_or000732  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_OK_973 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N66 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_or000712_2517 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_890 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_or0007 )
  );
  LUT4 #(
    .INIT ( 16'h88F8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_or000712  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN_753 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED_1054 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_or00073_2516 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_987 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_or000712_2517 )
  );
  LUT4 #(
    .INIT ( 16'hFAF2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_OK_not0001  (
    .I0(clientemactxenable),
    .I1(\BU2/N186 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N48 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_OK_not0001_971 )
  );
  LUT4 #(
    .INIT ( 16'h3323 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_EN  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PAD_PIPE [0]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I2(\BU2/N184 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_TX_EN )
  );
  LUT4 #(
    .INIT ( 16'hAA02 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_EARLY_COL_not0001  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/INT_GMII_TX_EN ),
    .I2(\BU2/U0/TRIMAC_INST/INT_GMII_TX_ER ),
    .I3(\BU2/N182 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_EARLY_COL_not0001_748 )
  );
  LUT4 #(
    .INIT ( 16'h2A0A ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_not00011  (
    .I0(clientemacrxenable),
    .I1(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/data_valid_reg_520 ),
    .I2(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_comb ),
    .I3(\BU2/U0/TRIMAC_INST/DATA_VALID_EARLY ),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_not0001 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_not00012  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_or0003 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_not0001 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_not00011  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_1000 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_or0007 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_not0001 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_DONE1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [2]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_DONE )
  );
  LUT4 #(
    .INIT ( 16'hFD20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000<2>2  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N0 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [2]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_715 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [2])
  );
  LUT4 #(
    .INIT ( 16'hEFEC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000<9>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [3]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N11 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N01 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [3]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [9])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002<11>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N43 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [3]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [11])
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<3>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [3]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_975 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [3])
  );
  LUT4 #(
    .INIT ( 16'hEFEC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000<10>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [2]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N11 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N01 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [2]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [10])
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<2>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [2]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_975 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [2])
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<7>176  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<7>150_2509 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<7>0_2510 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<7>51_2511 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001 [7])
  );
  LUT4 #(
    .INIT ( 16'h2F23 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<7>21  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [8]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [16]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<7>21_2508 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>173  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>64_2506 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>160_2507 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001 [0])
  );
  LUT4 #(
    .INIT ( 16'h3020 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>111  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [23]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>111_2505 )
  );
  LUT4 #(
    .INIT ( 16'h2F23 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>95  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [39]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [7]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>95_2504 )
  );
  LUT4 #(
    .INIT ( 16'hF0F2 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/FORCE_QUIET_SW1  (
    .I0(tieemacconfigvec_9[66]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_32_2113 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM ),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG [5]),
    .O(\BU2/N180 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN1  (
    .I0(tieemacconfigvec_9[66]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TX_EN_REG2_2112 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TX_EN_REG1_2098 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN )
  );
  LUT3 #(
    .INIT ( 8'hEC ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<0>2  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [7]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_and0000 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/N9 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003 [0])
  );
  LUT3 #(
    .INIT ( 8'hEC ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [6]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_and0000 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/N9 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003 [1])
  );
  LUT3 #(
    .INIT ( 8'hEC ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<2>1  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [5]),
    .I1(\BU2/N473 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/N9 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003 [2])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_11_xor0001_Result1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [25]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_11_xor0001 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_11_xor0001_Result1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_6_820 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [25]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_11_xor0001 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM1  (
    .I0(\BU2/N474 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_not0001107  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_not00012_2495 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_not000179_2496 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_not0001 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_not000177  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [5]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [7]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [0]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_COL ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_not000177_2494 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_not000145  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [1]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [8]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [2]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [4]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_not000145_2492 )
  );
  LUT4 #(
    .INIT ( 16'h0180 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_not000132  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [3]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [6]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [9]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_not000132_2491 )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_not000183  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/INT_BURSTING_1971 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_not000148_2489 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_not000110_2490 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_not0001 )
  );
  LUT4 #(
    .INIT ( 16'hFF32 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_not000148  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_not000125_2488 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_987 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_not000117_2487 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_934 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_not000148_2489 )
  );
  LUT4 #(
    .INIT ( 16'hC080 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_not000117  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH_924 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SLOT_TIME_REACHED_1012 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_1050 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETST_1024 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_not000117_2487 )
  );
  LUT4 #(
    .INIT ( 16'hAA8A ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_not000165  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_934 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_or0002 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_not000127_2486 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_not0001 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_not000123  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SCSH_721 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_1015 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_670 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_not000123_2484 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/RXGEN/IFG_FLAG36  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [0]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [1]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [2]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [3]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/IFG_FLAG36_2483 )
  );
  LUT4 #(
    .INIT ( 16'h22F2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH_not00013110  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_1050 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SLOT_TIME_REACHED_1012 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_987 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN_1058 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH_not00013110_2482 )
  );
  LUT4 #(
    .INIT ( 16'hAA8A ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_not000127  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_not00018_2480 ),
    .I2(\BU2/N472 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_not00015_2478 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_not0001 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_not00018  (
    .I0(\BU2/N447 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN_1058 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_918 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_not00018_2480 )
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_not00015  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_934 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_931 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_715 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_not00015_2478 )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH_not0001  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH_and0004 ),
    .I2(\BU2/N171 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N48 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH_not0001_922 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_not0001  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_934 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_855 ),
    .I3(\BU2/N169 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_not0001_996 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_not00011  (
    .I0(clientemacrxenable),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_1691 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/N01 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG6_1579 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_not0001 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_not00011  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/INT_GMII_TX_EN ),
    .I2(\BU2/U0/TRIMAC_INST/INT_GMII_TX_ER ),
    .I3(\BU2/N453 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_not0001 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_or000421  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_983 ),
    .I1(\BU2/N479 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N141 )
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000054  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [8]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [9]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000049_2471 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [10]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000054_2472 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000025  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [4]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [5]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [6]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [7]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000025_2470 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000012  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [1]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [12]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [2]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [3]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq000012_2469 )
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000<0>11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_1009 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd2_1975 ),
    .I2(\BU2/N471 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N01 )
  );
  LUT4 #(
    .INIT ( 16'h3320 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR_and000094  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR_and000049_2467 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_DATA_1698 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR_and00005_2465 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR_and0000 )
  );
  LUT3 #(
    .INIT ( 8'hC4 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR_and000011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH_1942 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_1606 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN_1921 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR_and000011_2466 )
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR_and00005  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR_1931 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_1691 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN_1921 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR_and00005_2465 )
  );
  LUT4 #(
    .INIT ( 16'hFFEC ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>53  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>19_2464 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>2 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>27 ),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_and0000 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003 [4])
  );
  LUT4 #(
    .INIT ( 16'h0E04 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>18  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/MUXSEL_2100 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2 [3]),
    .I2(tieemacconfigvec_9[66]),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2 [7]),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>18_2463 )
  );
  LUT4 #(
    .INIT ( 16'hFFEC ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<5>53  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<5>19_2462 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>2 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>27 ),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_and0000 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003 [5])
  );
  LUT4 #(
    .INIT ( 16'h0E04 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<5>18  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/MUXSEL_2100 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2 [2]),
    .I2(tieemacconfigvec_9[66]),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2 [6]),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<5>18_2461 )
  );
  LUT4 #(
    .INIT ( 16'hFFEC ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<6>53  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<6>19_2460 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>2 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>27 ),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_and0000 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003 [6])
  );
  LUT4 #(
    .INIT ( 16'h0E04 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<6>18  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/MUXSEL_2100 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2 [1]),
    .I2(tieemacconfigvec_9[66]),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2 [5]),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<6>18_2459 )
  );
  LUT4 #(
    .INIT ( 16'hFFEC ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<7>53  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<7>19_2455 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>2 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<4>27 ),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_and0000 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003 [7])
  );
  LUT4 #(
    .INIT ( 16'h0E04 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<7>18  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/MUXSEL_2100 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2 [0]),
    .I2(tieemacconfigvec_9[66]),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2 [4]),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003<7>18_2454 )
  );
  LUT3 #(
    .INIT ( 8'h0D ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY_mux0003  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_2127 ),
    .I2(\BU2/N163 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY_mux0003_2080 )
  );
  LUT4 #(
    .INIT ( 16'hA2F3 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY_mux0003_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_1031 ),
    .I1(\BU2/N452 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/FORCE_QUIET_2402 ),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION ),
    .O(\BU2/N163 )
  );
  LUT4 #(
    .INIT ( 16'h7B48 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_3_mux0001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_13_xor0000_xo[1] ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .I2(\BU2/N161 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_3_mux0001_1664 )
  );
  LUT4 #(
    .INIT ( 16'h7B48 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_3_mux0001  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_13_xor0000_xo[1] ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .I2(\BU2/N159 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_3_814 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_3_mux0001_1492 )
  );
  LUT4 #(
    .INIT ( 16'h88F8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_or0004  (
    .I0(\BU2/N157 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_855 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N126 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_or0004_840 )
  );
  LUT4 #(
    .INIT ( 16'hEFEC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000<11>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [1]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N11 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N01 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [11])
  );
  LUT4 #(
    .INIT ( 16'hEFEC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000<12>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [0]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N11 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N01 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [12])
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_comb8136  (
    .I0(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_comb826_2443 ),
    .I1(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_comb853_2444 ),
    .I2(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_comb893_2445 ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_comb8120_2446 ),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_comb )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_comb8120  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [6]),
    .I1(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [6]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [7]),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [7]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_comb8120_2446 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_comb893  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [4]),
    .I1(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [4]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [5]),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [5]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_comb893_2445 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_comb853  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [2]),
    .I1(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [2]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [3]),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [3]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_comb853_2444 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_comb826  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [0]),
    .I1(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [0]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [1]),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [1]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_comb826_2443 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_cmp_eq000061  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [4]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [5]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [6]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [7]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_cmp_eq000061_2442 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_cmp_eq000048  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [0]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [1]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [2]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [3]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_cmp_eq000048_2441 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_cmp_eq000024  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA [4]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/DATA [5]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/DATA [6]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/DATA [7]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_cmp_eq000024_2440 )
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_cmp_eq000011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA [1]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/DATA [2]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/DATA [0]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/DATA [3]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_cmp_eq000011_2439 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_not000132  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/SPEED_IS_10_100_HELD_1513 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [9]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [6]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_not000132_2438 )
  );
  LUT4 #(
    .INIT ( 16'hFFAE ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_not000112  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_1696 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FIRST_FRAME_1934 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD_1703 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_not000112_2437 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_not00015  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETST_1024 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SLOT_TIME_REACHED_1012 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_890 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_not00015_2436 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_ERROR_not000161  (
    .I0(clientemacrxenable),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_ERROR_not000135_2435 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_ERROR_and0003 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_ERROR_not0001 )
  );
  LUT4 #(
    .INIT ( 16'hAA20 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_not000127  (
    .I0(clientemacrxenable),
    .I1(\BU2/N469 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_not00018_2433 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_not00010 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_not0001 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_not00018  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [3]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [4]),
    .I2(\BU2/N451 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_not00018_2433 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/RXGEN/HALF_DUPLEX_HELD_not00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD_1703 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_1696 ),
    .I2(\BU2/N468 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/IFG )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED2_not0001  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/INT_GMII_TX_EN ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/QUIET_747 ),
    .I3(\BU2/N153 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED2_not0001_716 )
  );
  LUT4 #(
    .INIT ( 16'hFF40 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED2_not0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_1050 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/INT_BURSTING_1971 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_673 ),
    .O(\BU2/N153 )
  );
  LUT4 #(
    .INIT ( 16'hAA20 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT_not0001  (
    .I0(clientemacrxenable),
    .I1(\BU2/N151 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_cmp_eq0000 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_not00010 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT_not0001_269 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_or00041  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_931 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_934 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_756 ),
    .I3(\BU2/N149 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N17 )
  );
  LUT4 #(
    .INIT ( 16'hA8A0 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FIRST_FRAME_not00011  (
    .I0(clientemacrxenable),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/EXTENSION_FIELD_REG_1927 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_and0000 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FIRST_FRAME_not0001 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETST_not00011  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_980 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETST_and0001 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N601 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETST_not0001 )
  );
  LUT4 #(
    .INIT ( 16'h44C4 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_not00011  (
    .I0(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_comb ),
    .I1(clientemacrxenable),
    .I2(\BU2/U0/TRIMAC_INST/DATA_VALID_EARLY ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/data_valid_reg_520 ),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_not0001 )
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT_not00011  (
    .I0(\BU2/N449 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_2127 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT_not0001 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_ERROR_not0001211  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/HALF_DUPLEX_HELD_1516 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/IFG_REG_1925 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/IFG ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_ERROR_and0003 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_OK_not0001211  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SCSH_721 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_670 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_1015 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N127 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/IFG_REG_1925 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/IFG ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_and0000 )
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [1]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_975 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [1])
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<4>13  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/N18 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [11]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [3]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<4>13_2424 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<2>13  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/N18 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [13]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [5]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<2>13_2423 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<3>13  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/N18 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [12]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [4]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<3>13_2422 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<5>13  (
    .I0(\BU2/N444 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [10]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [2]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<5>13_2420 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>120  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>115 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [14]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [6]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>120_2418 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>76  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>71 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>42_2414 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>16_2413 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>76_2416 )
  );
  LUT4 #(
    .INIT ( 16'h2F23 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>42  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [38]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [6]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>42_2414 )
  );
  LUT4 #(
    .INIT ( 16'h6240 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>16  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [14]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [46]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>16_2413 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<6>141  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<1>141 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<6>120  (
    .I0(\BU2/N466 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [9]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [1]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<6>120_2411 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<6>76  (
    .I0(\BU2/N465 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<6>42_2407 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<6>16_2406 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<6>76_2409 )
  );
  LUT4 #(
    .INIT ( 16'h2F23 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<6>42  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [33]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [1]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<6>42_2407 )
  );
  LUT4 #(
    .INIT ( 16'h6240 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<6>16  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [9]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [41]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<6>16_2406 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RX_ER11  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG2_2042 ),
    .I1(\BU2/U0/TRIMAC_INST/INT_GMII_RX_ER5_2404 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/NO_ERROR_REG2_2041 ),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_ER_REG3_2049 ),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RX_ER11_2405 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RX_ER5  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_ER_REG2_2043 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_COMB_REG2_2044 ),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RX_ER5_2404 )
  );
  LUT4 #(
    .INIT ( 16'h3332 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_and00047  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH_924 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_690 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_SCSH_1056 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_980 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_and00047_2403 )
  );
  LUT4 #(
    .INIT ( 16'h0CAE ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY_mux0003  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL ),
    .I1(\BU2/N143 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/FORCE_QUIET_2402 ),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_2127 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY_mux0003_2075 )
  );
  LUT3 #(
    .INIT ( 8'hC4 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY_mux0003_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_1031 ),
    .O(\BU2/N143 )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000<4>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [2]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [1]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [5]),
    .I3(\BU2/N141 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N10 )
  );
  LUT4 #(
    .INIT ( 16'h0C09 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000<2>  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N10 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [8]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N75 ),
    .I3(\BU2/N139 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000 [2])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000<2>_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [7]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [6]),
    .O(\BU2/N139 )
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<7>3  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I3(\BU2/N137 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/N23 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ONE_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I3(\BU2/N135 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/N12 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000<2>1_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CFL_852 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FCS_970 ),
    .O(\BU2/N131 )
  );
  LUT4 #(
    .INIT ( 16'h4414 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000<0>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N75 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [10]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [9]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N801 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000 [0])
  );
  LUT4 #(
    .INIT ( 16'hA028 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_mux0001<5>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_and0000 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N19 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [5]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [4]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_mux0001 [5])
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001<0>31  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I1(\BU2/N457 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/N20 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/N36 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/N14 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_MATCH_1856 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_mux0000 )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LESS_THAN_256_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [0]),
    .I1(\BU2/N459 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_1696 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LESS_THAN_256_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH_and00001  (
    .I0(\BU2/N462 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/VLAN_ENABLE_HELD_1548 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h44C4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Mmux_BACKOFF_VALUE<5>11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [5]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [5]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/N4 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [4]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME [5])
  );
  LUT4 #(
    .INIT ( 16'h0C04 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Mmux_BACKOFF_VALUE<9>11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [4]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [9]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [5]),
    .I3(\BU2/N456 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME [9])
  );
  LUT3 #(
    .INIT ( 8'h41 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N75 ),
    .I1(\BU2/N460 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [9]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000 [1])
  );
  LUT3 #(
    .INIT ( 8'h28 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_mux0001<3>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_and0000 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [2]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [3]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_mux0001 [3])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_MATCH_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/N30 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_MATCH_and0000 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_FRAME_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH_1838 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/N14 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_FRAME_and0000 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_mux0001<0>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_and0000 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_mux0001 [0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_mux0001<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_and0000 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_mux0001 [1])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_mux0001<2>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_and0000 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [2]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_mux0001 [2])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_mux0001<7>11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [2]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [3]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N19 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/GMII_TX_ER1  (
    .I0(corehassgmii),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY_856 ),
    .I2(\BU2/U0/TRIMAC_INST/INT_GMII_TX_ER ),
    .O(emacphytxer)
  );
  LUT4 #(
    .INIT ( 16'hAA8A ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_not0001  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_JUMBO_EN_1052 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy [6]),
    .I3(\BU2/N129 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_not0001_916 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_and00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_JUMBO_EN_1052 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy [6]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_and0001 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_cy [5]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000062  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [12]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [13]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [14]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [15]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000062_2378 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000049  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [8]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [9]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [10]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [11]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000049_2377 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000025  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [4]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [5]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [6]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [7]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq000025_2376 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DEFER_COUNT_DONE_not0001171  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DEFER_COUNT_DONE_not0001112_2372 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DEFER_COUNT_DONE_not0001125_2373 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DEFER_COUNT_DONE_not0001149_2374 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DEFER_COUNT_DONE_not0001158_2375 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_DONE )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DEFER_COUNT_DONE_not0001158  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [3]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [1]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DEFER_COUNT_DONE_not0001158_2375 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DEFER_COUNT_DONE_not0001149  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [7]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [6]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [5]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [4]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DEFER_COUNT_DONE_not0001149_2374 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DEFER_COUNT_DONE_not0001125  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [11]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [10]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [8]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [9]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DEFER_COUNT_DONE_not0001125_2373 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DEFER_COUNT_DONE_not0001112  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [14]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [2]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [13]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [12]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DEFER_COUNT_DONE_not0001112_2372 )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT_not000131  (
    .I0(clientemacrxenable),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_215 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT_not000112_2371 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_not00010 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT_not0001 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT_not00013  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [3]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [2]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT_not00013_2370 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SCSH_not0001  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_890 ),
    .I3(\BU2/N125 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SCSH_not0001_719 )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_not00011  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_REG_389 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX_STATUS ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_cmp_eq0000 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_not0001 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FCS_not00011  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SCSH_721 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N122 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FCS_not0001 )
  );
  LUT4 #(
    .INIT ( 16'hC080 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FCS_not0001311  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT [0]),
    .I1(\BU2/N448 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_715 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N122 )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_not00011  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_or0004 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N48 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_not0001 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_not00012  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N94 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_756 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_STATUS_VALID ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_not0001 )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_not0001211  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_1029 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_REACHED_912 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N20 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_673 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_STATUS_VALID )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/EXTENSION_REG3  (
    .I0(tieemacconfigvec_9[66]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/EXTENSION_REG2_2102 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/EXTENSION_REG1_2058 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/EXTENSION_REG )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SCSH_or00051  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_715 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N12 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N128 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SCSH_or0005 )
  );
  LUT3 #(
    .INIT ( 8'hC4 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_not00011  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG_417 ),
    .I1(clientemactxenable),
    .I2(\BU2/U0/TRIMAC_INST/INT_TX_END_OF_TX ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_not0001 )
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT_not00011  (
    .I0(\BU2/N454 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/EXTENSION_REG ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT_not0001 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_not00011  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_or0001 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_980 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_not0001 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_or000431  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_COUNT [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_COL_and0000 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DEFER_COUNT_DONE_not00012  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_DONE ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_673 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DEFER_COUNT_DONE_not0001 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETST_not0001111  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_890 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N601 )
  );
  LUT4 #(
    .INIT ( 16'h6FF6 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_and0000120  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [25]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [24]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_and0000120_2357 )
  );
  LUT4 #(
    .INIT ( 16'h6FF6 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_and000093  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [27]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [26]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_and000093_2356 )
  );
  LUT4 #(
    .INIT ( 16'h6FF6 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_and000053  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [29]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [28]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_and000053_2355 )
  );
  LUT4 #(
    .INIT ( 16'h6FF6 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_and000026  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [31]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [30]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_and000026_2354 )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERROR_and000021  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [7]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_1694 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [8]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [9]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERROR_and000021_2353 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_and0000144  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [10]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [9]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [6]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [5]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_and0000144_2352 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_and0000131  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [15]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [1]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [13]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [12]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_and0000131_2351 )
  );
  LUT4 #(
    .INIT ( 16'h0E04 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RXD<0>16  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_2034 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG3 [0]),
    .I2(tieemacconfigvec_9[66]),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG4 [0]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<0>16_2350 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RXD<0>11  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [0]),
    .I1(tieemacconfigvec_9[66]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<0>11_2349 )
  );
  LUT4 #(
    .INIT ( 16'h0E04 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RXD<1>16  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_2034 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG3 [1]),
    .I2(tieemacconfigvec_9[66]),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG4 [1]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<1>16_2348 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RXD<1>11  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [1]),
    .I1(tieemacconfigvec_9[66]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<1>11_2347 )
  );
  LUT4 #(
    .INIT ( 16'h0E04 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RXD<2>16  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_2034 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG3 [2]),
    .I2(tieemacconfigvec_9[66]),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG4 [2]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<2>16_2346 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RXD<2>11  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [2]),
    .I1(tieemacconfigvec_9[66]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<2>11_2345 )
  );
  LUT4 #(
    .INIT ( 16'h0E04 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RXD<3>16  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_2034 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG3 [3]),
    .I2(tieemacconfigvec_9[66]),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG4 [3]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<3>16_2344 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RXD<3>11  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [3]),
    .I1(tieemacconfigvec_9[66]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<3>11_2343 )
  );
  LUT4 #(
    .INIT ( 16'h0E04 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RXD<4>16  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_2034 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG2 [0]),
    .I2(tieemacconfigvec_9[66]),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG3 [0]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<4>16_2342 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RXD<4>11  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [4]),
    .I1(tieemacconfigvec_9[66]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<4>11_2341 )
  );
  LUT4 #(
    .INIT ( 16'h0E04 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RXD<5>16  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_2034 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG2 [1]),
    .I2(tieemacconfigvec_9[66]),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG3 [1]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<5>16_2340 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RXD<5>11  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [5]),
    .I1(tieemacconfigvec_9[66]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<5>11_2339 )
  );
  LUT4 #(
    .INIT ( 16'h0E04 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RXD<6>16  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_2034 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG2 [2]),
    .I2(tieemacconfigvec_9[66]),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG3 [2]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<6>16_2338 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RXD<6>11  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [6]),
    .I1(tieemacconfigvec_9[66]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<6>11_2337 )
  );
  LUT4 #(
    .INIT ( 16'h0E04 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RXD<7>16  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_2034 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG2 [3]),
    .I2(tieemacconfigvec_9[66]),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG3 [3]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<7>16_2336 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/INT_GMII_RXD<7>11  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [7]),
    .I1(tieemacconfigvec_9[66]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_RXD<7>11_2335 )
  );
  LUT4 #(
    .INIT ( 16'h0E04 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000<5>  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [5]),
    .I1(\BU2/N122 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N75 ),
    .I3(\BU2/N123 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000 [5])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000<5>_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [4]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N84 ),
    .O(\BU2/N122 )
  );
  LUT4 #(
    .INIT ( 16'h14BE ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_EXTENSION_COUNT_eqn_3  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_LOAD ),
    .I1(\BU2/N120 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT [3]),
    .I3(tieemacconfigvec_9[66]),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_EXTENSION_COUNT_eqn_3_2143 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_EXTENSION_COUNT_eqn_3_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT [2]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT [1]),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT [0]),
    .O(\BU2/N120 )
  );
  LUT4 #(
    .INIT ( 16'h14BE ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_NORMAL_COUNT_eqn_3  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_LOAD ),
    .I1(\BU2/N118 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT [3]),
    .I3(tieemacconfigvec_9[66]),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_NORMAL_COUNT_eqn_3_2125 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_NORMAL_COUNT_eqn_3_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT [2]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT [1]),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT [0]),
    .O(\BU2/N118 )
  );
  LUT4 #(
    .INIT ( 16'h88F8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd1-In  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_cmp_eq0000 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd2_1975 ),
    .I2(\BU2/U0/TRIMAC_INST/INT_TX_DATA_VALID_OUT ),
    .I3(\BU2/N116 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd1-In_1972 )
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd1-In_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_1009 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd1_1973 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_LENGTH_1095 ),
    .O(\BU2/N116 )
  );
  LUT4 #(
    .INIT ( 16'hBE14 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_EXTENSION_COUNT_eqn_2  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_LOAD ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT [2]),
    .I2(\BU2/N112 ),
    .I3(tieemacconfigvec_9[66]),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_EXTENSION_COUNT_eqn_2_2141 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_EXTENSION_COUNT_eqn_2_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT [1]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT [0]),
    .O(\BU2/N112 )
  );
  LUT4 #(
    .INIT ( 16'hBE14 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_NORMAL_COUNT_eqn_2  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_LOAD ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT [2]),
    .I2(\BU2/N110 ),
    .I3(tieemacconfigvec_9[66]),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_NORMAL_COUNT_eqn_2_2123 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_NORMAL_COUNT_eqn_2_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT [1]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT [0]),
    .O(\BU2/N110 )
  );
  LUT4 #(
    .INIT ( 16'h4CCC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Mmux_BACKOFF_VALUE<3>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [5]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [3]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [4]),
    .I3(\BU2/N446 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME [3])
  );
  LUT4 #(
    .INIT ( 16'h5F4C ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED2_mux0000  (
    .I0(\BU2/U0/TRIMAC_INST/INT_GMII_TX_EN ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_1050 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/QUIET_747 ),
    .I3(\BU2/N97 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED2_mux0000_717 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED2_mux0000_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/INT_BURSTING_1971 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ),
    .O(\BU2/N97 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_16_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [8]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_16_xor0001 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0003 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_16_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_17_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [9]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_xor0002 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_17_xor0000_xo [1]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_17_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_18_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [10]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_xor0002 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_18_xor0000_xo [1]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_18_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_23_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [15]),
    .I1(\BU2/N494 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_23_xor0000_xo [1]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_23_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_24_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [16]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0001 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_13_xor0000_xo[1] ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_24_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_28_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [20]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_xor0002 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_12_xor0000_xo [1]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_28_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_29_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [21]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_xor0002 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_29_xor0000_xo [1]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_29_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_16_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [8]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_16_xor0001 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0003 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_16_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_17_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [9]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_0_xor0002 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_17_xor0000_xo [1]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_17_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_18_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [10]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_0_xor0002 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_18_xor0000_xo [1]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_18_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_23_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [15]),
    .I1(\BU2/N490 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_23_xor0000_xo [1]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_23_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_24_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [16]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0001 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_13_xor0000_xo[1] ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_24_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_28_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [20]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_0_xor0002 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_12_xor0000_xo [1]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_28_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_29_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [21]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_0_xor0002 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_29_xor0000_xo [1]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_29_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'hD782 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_1_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_13_xor0000_xo[1] ),
    .I2(\BU2/N502 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_1_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'hD782 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_5_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_5_xor0000_xo [3]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_13_xor0000_xo[4] ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_5_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'hD782 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_7_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/Mxor_REG_7_xor0000_xo [2]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_3_xor0003 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_7_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'hD782 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_1_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_13_xor0000_xo[1] ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_2_xor0000_xo [0]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_1_810 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_1_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'hD782 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_5_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_5_xor0000_xo [3]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_13_xor0000_xo[4] ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_5_818 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_5_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'hD782 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_7_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mxor_REG_7_xor0000_xo [2]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_3_xor0003 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_7_822 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_7_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h4414 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000<3>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N75 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [7]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [6]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N10 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000 [3])
  );
  LUT4 #(
    .INIT ( 16'h1444 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000<8>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N75 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [2]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [0]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000 [8])
  );
  LUT4 #(
    .INIT ( 16'h4414 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_6_mux000021  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [6]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [5]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_5_mux0000_bdd0 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_6_mux0000 )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ONE_and00002  (
    .I0(\BU2/N445 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/N12 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ONE_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h88F8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_or00044  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_COL_and0000 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N141 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N17 ),
    .I3(\BU2/U0/TRIMAC_INST/INT_TX_DATA_VALID_OUT ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_or0004 )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_CONTROL1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N76 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [11]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [3]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_CONTROL )
  );
  LUT3 #(
    .INIT ( 8'h41 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_EXTENSION_COUNT_eqn_11  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_LOAD ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT [1]),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT [0]),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_EXTENSION_COUNT_eqn_1 )
  );
  LUT3 #(
    .INIT ( 8'h41 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_NORMAL_COUNT_eqn_11  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_LOAD ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT [1]),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT [0]),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_NORMAL_COUNT_eqn_1 )
  );
  LUT3 #(
    .INIT ( 8'hEB ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_PREAMBLE_COUNT_xor<1>11  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_LOAD ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT [1]),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT [0]),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_PREAMBLE_COUNT3 )
  );
  LUT3 #(
    .INIT ( 8'h41 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000<4>2  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N75 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N10 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [6]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000 [4])
  );
  LUT3 #(
    .INIT ( 8'h14 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000<9>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N75 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [1]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000 [9])
  );
  LUT4 #(
    .INIT ( 16'h28A0 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA_xor<2>11  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/N01 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [0]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [2]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [1]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA6 )
  );
  LUT4 #(
    .INIT ( 16'hA028 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA_xor<5>11  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/N01 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [4]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [5]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/N3 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA15 )
  );
  LUT3 #(
    .INIT ( 8'h41 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_5_mux000011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [5]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_5_mux0000_bdd0 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_5_mux0000 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_EXTENSION_COUNT_eqn_01  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_LOAD ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT [0]),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_EXTENSION_COUNT_eqn_0 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_PREAMBLE_COUNT_xor<0>11  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT [0]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_LOAD ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_PREAMBLE_COUNT )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000<10>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [0]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N75 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000 [10])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FCS_and00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N122 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FCS_and0001 )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/ALIGNMENT_ERR_PULSE11  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG2_2042 ),
    .I1(tieemacconfigvec_9[66]),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/COUNT [0]),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG1_2029 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/INT_ALIGNMENT_ERR_PULSE )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERROR_and0000211  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [1]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [4]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [5]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [0]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/N17 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/Mcount_IFG_COUNT_xor<2>111  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT [0]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT [1]),
    .O(\BU2/U0/TRIMAC_INST/N6 )
  );
  LUT4 #(
    .INIT ( 16'hFF40 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter_or00001  (
    .I0(\BU2/U0/TRIMAC_INST/DATA_VALID_EARLY ),
    .I1(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/data_valid_reg_520 ),
    .I2(clientemacrxenable),
    .I3(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter_or0000 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .O(\BU2/U0/TRIMAC_INST/DATA_VALID_EARLY )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_ENABLE_not0001118  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG2 [0]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG2 [1]),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG2 [2]),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG2 [3]),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_ENABLE_not0001118_2280 )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_ENABLE_not000117  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [0]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [2]),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [3]),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [1]),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_ENABLE_not000117_2279 )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_not0001118  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [0]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [1]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [2]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [3]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_not0001118_2278 )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_not000117  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [6]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [7]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [4]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [5]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_not000117_2277 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq000010  (
    .I0(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00004_2275 ),
    .I1(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00009_2276 ),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00009  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [7]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [6]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [5]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [4]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00009_2276 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00004  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [3]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [2]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [1]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [0]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb_cmp_eq00004_2275 )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_and0000  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [3]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [2]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [1]),
    .I3(\BU2/N95 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_and0000_274 )
  );
  LUT4 #(
    .INIT ( 16'hAA20 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_not0001  (
    .I0(clientemactxenable),
    .I1(\BU2/N93 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [5]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_and0000 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_not0001_323 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_not00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETST_1024 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_980 ),
    .I3(\BU2/N91 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_not0001  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_DONE ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ),
    .I3(\BU2/N89 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_not0001_754 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_not0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_931 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CFL_852 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_855 ),
    .O(\BU2/N89 )
  );
  LUT4 #(
    .INIT ( 16'hFD20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CFL_not0001  (
    .I0(\BU2/U0/TRIMAC_INST/INT_TX_DATA_VALID_OUT ),
    .I1(\BU2/U0/TRIMAC_INST/INT_TX_UNDERRUN_OUT ),
    .I2(\BU2/N87 ),
    .I3(\BU2/N86 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CFL_not0001_850 )
  );
  LUT4 #(
    .INIT ( 16'h44C4 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_not0001  (
    .I0(\BU2/N82 ),
    .I1(clientemacrxenable),
    .I2(\BU2/U0/TRIMAC_INST/DATA_VALID_EARLY ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/data_valid_reg_520 ),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_not0001_511 )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_not0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [1]),
    .I1(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [2]),
    .I2(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [0]),
    .O(\BU2/N82 )
  );
  LUT4 #(
    .INIT ( 16'h44C4 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcast_match_not00011  (
    .I0(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb ),
    .I1(clientemacrxenable),
    .I2(\BU2/U0/TRIMAC_INST/DATA_VALID_EARLY ),
    .I3(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/data_valid_reg_520 ),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcast_match_not0001 )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_not00021  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14]),
    .I2(\BU2/N463 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_not0002 )
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_EARLY_COL_not0001211  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N107 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_xor<2>121  (
    .I0(\NlwRenamedSig_OI_emacclientrxstats[1] ),
    .I1(\NlwRenamedSig_OI_emacclientrxstats[0] ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_not00010 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/RXGEN/HALF_DUPLEX_HELD_not00012  (
    .I0(clientemacrxenable),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/IFG ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/HALF_DUPLEX_HELD_not0001 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_not00012  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_1090 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_not0001 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_not00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_756 ),
    .I1(clientemactxenable),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_not0001 )
  );
  LUT4 #(
    .INIT ( 16'hC080 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_PRE_REG93  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_PRE_REG11_2261 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_PRE_REG83_2264 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_PRE_REG48_2263 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_PRE_REG24_2262 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_PRE_REG )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_PRE_REG48  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [1]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [15]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [14]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [13]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_PRE_REG48_2263 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_PRE_REG24  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [16]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [18]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [17]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_PRE_REG24_2262 )
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_PRE_REG11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [6]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [8]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [7]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_PRE_REG11_2261 )
  );
  LUT3 #(
    .INIT ( 8'h32 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_mux000142  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_mux000124_2260 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_2034 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_mux000111_2258 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'hFFEF ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_mux000124  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG2 [1]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [1]),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_ENABLE_2018 ),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_mux000120_2259 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_mux000124_2260 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_mux000120  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG2 [2]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG2 [0]),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_mux000120_2259 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_mux000111  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [0]),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [3]),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [2]),
    .I3(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG2 [3]),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_mux000111_2258 )
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2-In11  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_418 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_394 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG_417 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_398 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2-In11_2257 )
  );
  LUT3 #(
    .INIT ( 8'h13 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS_or000017  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_DATA_1698 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ONE_1858 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_1705 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS_or000017_2256 )
  );
  LUT4 #(
    .INIT ( 16'hAA8A ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS_or00008  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/N31 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/LT_CHECK_HELD_1536 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH_1811 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_1817 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS_or00008_2255 )
  );
  LUT3 #(
    .INIT ( 8'hC4 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_and000035  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_and000032_2254 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_and000015_2253 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_and0000 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_and000032  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LESS_THAN_256_1852 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_and000032_2254 )
  );
  LUT4 #(
    .INIT ( 16'h1333 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_and000015  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_and000015_2253 )
  );
  LUT4 #(
    .INIT ( 16'hFF6F ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_mux0000<5>  (
    .I0(\BU2/N78 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [5]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_983 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_mux0000 [5])
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_mux0000<5>_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [4]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [3]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [2]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N501 ),
    .O(\BU2/N78 )
  );
  LUT4 #(
    .INIT ( 16'hAE04 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd1-In  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd1_2161 ),
    .I1(\BU2/N74 ),
    .I2(\BU2/U0/TRIMAC_INST/N6 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_678 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd1-In_2160 )
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd1-In_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd3_2163 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT [3]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd2_2159 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT [2]),
    .O(\BU2/N74 )
  );
  LUT4 #(
    .INIT ( 16'hFF6F ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_mux0000<4>  (
    .I0(\BU2/N72 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [4]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_983 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_mux0000 [4])
  );
  LUT4 #(
    .INIT ( 16'h4414 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000<7>  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N75 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [3]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [2]),
    .I3(\BU2/N66 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000 [7])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000<7>_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [1]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [0]),
    .O(\BU2/N66 )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_and0000  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N76 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [11]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_VLAN_EN_1004 ),
    .I3(\BU2/N58 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_and0000_1032 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_and0000_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [0]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [3]),
    .O(\BU2/N58 )
  );
  LUT4 #(
    .INIT ( 16'h4CCC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Mmux_BACKOFF_VALUE<2>11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [5]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [2]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [4]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [3]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME [2])
  );
  LUT4 #(
    .INIT ( 16'h02AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Mmux_BACKOFF_VALUE<6>11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [6]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [4]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [3]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [5]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME [6])
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000<5>111  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [3]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [2]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [1]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N84 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS_or000031  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS_1832 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ZERO_1813 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/N31 )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Mmux_BACKOFF_VALUE<4>11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [4]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [4]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [5]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME [4])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_EARLY_COL_and00021  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N11 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_COL_691 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_EARLY_COL_and0002 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Mmux_BACKOFF_VALUE<8>11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [8]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [5]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/INT_BACK_OFF_TIME [8])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_mux0000<2>11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [0]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N501 )
  );
  LUT4 #(
    .INIT ( 16'hFE54 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT<0>  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_938 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_1031 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000 [7]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [31]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_TXD [0])
  );
  LUT4 #(
    .INIT ( 16'hFE54 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT<1>  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_938 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_1031 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000 [6]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [30]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_TXD [1])
  );
  LUT4 #(
    .INIT ( 16'hFE54 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT<2>  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_938 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_1031 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000 [5]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [29]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_TXD [2])
  );
  LUT4 #(
    .INIT ( 16'hFE54 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT<3>  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_938 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_1031 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000 [4]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [28]),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_TXD [3])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT<4>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_938 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [27]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_4_816 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N80 ),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_TXD [4])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT<5>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_938 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [26]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_5_818 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N80 ),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_TXD [5])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT<6>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_938 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [25]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_6_820 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N80 ),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_TXD [6])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT<7>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_938 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [24]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_7_822 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N80 ),
    .O(\BU2/U0/TRIMAC_INST/INT_GMII_TXD [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/GMII_TXD<0>1  (
    .I0(corehassgmii),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [0]),
    .I2(\BU2/U0/TRIMAC_INST/INT_GMII_TXD [0]),
    .O(emacphytxd_2[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/GMII_TXD<1>1  (
    .I0(corehassgmii),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [1]),
    .I2(\BU2/U0/TRIMAC_INST/INT_GMII_TXD [1]),
    .O(emacphytxd_2[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/GMII_TXD<2>1  (
    .I0(corehassgmii),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [2]),
    .I2(\BU2/U0/TRIMAC_INST/INT_GMII_TXD [2]),
    .O(emacphytxd_2[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/GMII_TXD<3>1  (
    .I0(corehassgmii),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [3]),
    .I2(\BU2/U0/TRIMAC_INST/INT_GMII_TXD [3]),
    .O(emacphytxd_2[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/GMII_TXD<4>1  (
    .I0(corehassgmii),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [4]),
    .I2(\BU2/U0/TRIMAC_INST/INT_GMII_TXD [4]),
    .O(emacphytxd_2[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/GMII_TXD<5>1  (
    .I0(corehassgmii),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [5]),
    .I2(\BU2/U0/TRIMAC_INST/INT_GMII_TXD [5]),
    .O(emacphytxd_2[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/GMII_TXD<6>1  (
    .I0(corehassgmii),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [6]),
    .I2(\BU2/U0/TRIMAC_INST/INT_GMII_TXD [6]),
    .O(emacphytxd_2[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/GMII_TXD<7>1  (
    .I0(corehassgmii),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [7]),
    .I2(\BU2/U0/TRIMAC_INST/INT_GMII_TXD [7]),
    .O(emacphytxd_2[7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/GMII_TX_EN1  (
    .I0(corehassgmii),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY_686 ),
    .I2(\BU2/U0/TRIMAC_INST/INT_GMII_TX_EN ),
    .O(emacphytxen)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT<4>11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_938 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_1031 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N80 )
  );
  LUT4 #(
    .INIT ( 16'h80AA ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_not0001  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_ENABLE_REG_213 ),
    .I2(clientemacpausereq),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_mux0000 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_not0001_459 )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_not0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_mux0000 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_not0001  (
    .I0(clientemacrxenable),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_1696 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_1691 ),
    .I3(\BU2/N46 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_not0001_1814 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_not0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_1705 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_1694 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .O(\BU2/N46 )
  );
  LUT4 #(
    .INIT ( 16'hAA8A ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH_not0001  (
    .I0(clientemacrxenable),
    .I1(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_515 ),
    .I2(\BU2/N44 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH_not0001_1853 )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH_not0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD_1689 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [0]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_1691 ),
    .O(\BU2/N44 )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6_not00011  (
    .I0(clientemacrxenable),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX/N13 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_not00010 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6_not0001 )
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6_not0001111  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [1]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [3]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [4]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [2]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/N13 )
  );
  LUT4 #(
    .INIT ( 16'hAA20 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_8_not00011  (
    .I0(clientemacrxenable),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX/N13 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_not00010 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_8_not0001 )
  );
  LUT4 #(
    .INIT ( 16'h80AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_8_not00011  (
    .I0(clientemacrxenable),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_1696 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [0]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_and0000_inv ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_8_not0001 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH_not000121  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_934 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETST_1024 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_980 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N48 )
  );
  LUT4 #(
    .INIT ( 16'hAA20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_EXCESSIVE_COLLISIONS_not00011  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N2 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_673 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_EXCESSIVE_COLLISIONS_not0001 )
  );
  LUT4 #(
    .INIT ( 16'hAA20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/QUIET_not00011  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DATA_VALID_710 ),
    .I2(\BU2/U0/TRIMAC_INST/INT_TX_DATA_VALID_OUT ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_CRS_703 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/QUIET_not0001 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SLOT_TIME_REACHED_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [9]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [6]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SLOT_TIME_REACHED_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_not00011  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_and0000 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_394 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_not0001 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_not00011  (
    .I0(clientemactxenable),
    .I1(\BU2/N441 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_and0001 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_not0001 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_not0001111  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_918 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CFL_852 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_756 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_and0001 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_not00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ),
    .I1(clientemactxenable),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_not0001 )
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<0>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_975 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [0])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \BU2/U0/TRIMAC_INST/RXGEN/EXTENSION_FLAG_and000020  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [5]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [4]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/EXTENSION_FLAG_and000020_2233 )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_and000021  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [6]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG6_1579 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [7]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RX_ERR_REG6_1552 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_and000021_2232 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_mux000217  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_mux00024_2229 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_mux000214_2231 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_mux0002 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_mux000214  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_mux000211_2230 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_mux000214_2231 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_mux000211  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [0]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_1696 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_mux000211_2230 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_mux00024  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_mux00024_2229 )
  );
  LUT3 #(
    .INIT ( 8'h32 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERROR_and000025  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERROR_and000013_2228 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERROR_and00007_2227 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERROR_and0000 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERROR_and000013  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG7_1588 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_ERR_REG7_1569 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERROR_and000013_2228 )
  );
  LUT4 #(
    .INIT ( 16'hFFAE ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERROR_and00007  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERROR_1914 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_1694 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/EXTENSION_FLAG_1535 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_1929 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERROR_and00007_2227 )
  );
  LUT4 #(
    .INIT ( 16'hFFEF ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_mux0001<7>7  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [4]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [5]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N19 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [6]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_mux0001<7>7_2226 )
  );
  LUT4 #(
    .INIT ( 16'h4CCC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_MULTICAST_and0001  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_676 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_MULTI_MATCH_1093 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH_1025 ),
    .I3(\BU2/N36 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_MULTICAST )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_MULTICAST_and0001_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH_985 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH_936 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH_806 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_713 ),
    .O(\BU2/N36 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/GOOD_FRAME_and0000  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERROR_1914 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_1929 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_ERROR_1918 ),
    .I3(\BU2/N29 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/GOOD_FRAME_and0000_1915 )
  );
  LUT4 #(
    .INIT ( 16'h0C04 ))
  \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD_and0000  (
    .I0(\BU2/N27 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG6_1579 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [5]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD_1689 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD_and0000_1688 )
  );
  LUT3 #(
    .INIT ( 8'h5D ))
  \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD_and0000_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG7_1588 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .O(\BU2/N27 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_19_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [11]),
    .I1(\BU2/N483 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_3_xor0003 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_19_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_25_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [17]),
    .I1(\BU2/N492 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_xor0002 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_25_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_30_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [22]),
    .I1(\BU2/N491 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_3_xor0003 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_30_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_19_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [11]),
    .I1(\BU2/N481 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_3_xor0003 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_19_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_25_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [17]),
    .I1(\BU2/N488 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_xor0002 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_25_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h96AA ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_30_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [22]),
    .I1(\BU2/N487 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_3_xor0003 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_30_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h1444 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_xor<2>13  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_not00010 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [2]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [1]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT6 )
  );
  LUT4 #(
    .INIT ( 16'h4414 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_xor<4>11  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_not00010 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [4]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [3]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/RX/N2 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT12 )
  );
  LUT4 #(
    .INIT ( 16'hA028 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_mux0000<3>1  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/N19 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/N22 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_mux0000 [3])
  );
  LUT4 #(
    .INIT ( 16'hFDDF ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_mux0000<2>2  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_983 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N501 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [2]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_mux0000 [2])
  );
  LUT4 #(
    .INIT ( 16'h9F99 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/Mcount_IFG_COUNT_xor<2>12  (
    .I0(\BU2/U0/TRIMAC_INST/N6 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT [2]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd2_2159 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd3_2163 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/Mcount_IFG_COUNT6 )
  );
  LUT4 #(
    .INIT ( 16'h283C ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/Mcount_counter_xor<1>11  (
    .I0(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/data_valid_reg_520 ),
    .I1(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [1]),
    .I2(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [0]),
    .I3(\BU2/U0/TRIMAC_INST/DATA_VALID_EARLY ),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/Mcount_counter3 )
  );
  LUT4 #(
    .INIT ( 16'hAE04 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_VALID_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/CRC_MODE_HELD_1507 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/N31 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_1694 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS_1603 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_VALID_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'hC080 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_mux0000<4>31  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/ACK_INT_456 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_398 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_461 ),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1_415 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/N19 )
  );
  LUT4 #(
    .INIT ( 16'h10FF ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_or00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_DATA_1698 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_and0000_inv ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_or0000 )
  );
  LUT4 #(
    .INIT ( 16'h4414 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_4_mux000011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [4]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [3]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_mux0000_bdd4 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_4_mux0000 )
  );
  LUT4 #(
    .INIT ( 16'h5F13 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_1691 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_and0000_inv ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [3]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS_1603 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS_and0000 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_0_and000011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_1691 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD_1689 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD_1703 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_1696 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/N3 )
  );
  LUT4 #(
    .INIT ( 16'h0C04 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CFL_and00021  (
    .I0(\BU2/U0/TRIMAC_INST/INT_TX_DATA_VALID_OUT ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_756 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_918 ),
    .I3(\BU2/N485 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CFL_and0002 )
  );
  LUT4 #(
    .INIT ( 16'hFF01 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_1000 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_855 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N94 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h28 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_mux0000<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/N19 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_mux0000 [1])
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_0_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_DATA_1698 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/N3 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [5]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_0_mux0001 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_1_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/N3 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_DATA_1698 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [0]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_1_mux0001 )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002<0>11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_855 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I2(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N43 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/QUIET_and00011  (
    .I0(\BU2/U0/TRIMAC_INST/INT_TX_DATA_VALID_OUT ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_CRS_703 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DATA_VALID_710 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/QUIET_and0001 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_mux0000<0>1  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/N19 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_mux0000 [0])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME_and000011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/INHIBIT_FRAME_1940 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTICS_VALID_and0000 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000<6>11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_975 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N87 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EXCESSIVE_COLLISIONS1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/N2 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EXCESSIVE_COLLISIONS )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000<0>21  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd2_1975 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd1_1973 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/N11 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .O(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_ACK_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [0]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [2]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_892 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [1]),
    .O(\BU2/U0/TRIMAC_INST/INT_TX_ACK_IN )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_mux000126  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [5]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [4]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [3]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [2]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_mux000126_2196 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_mux000121  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [9]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [8]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [7]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [6]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_mux000121_2195 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_mux00019  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [12]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [11]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [10]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [0]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_mux00019_2194 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_mux00014  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [1]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [15]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [14]),
    .I3(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [13]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_mux00014_2193 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_and000010  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_and00004_2191 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_and00009_2192 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_and00009  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_7_838 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_6_836 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_5_834 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_4_832 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_and00009_2192 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_and00004  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_3_830 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_2_828 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_1_826 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_0_824 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_and00004_2191 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH_and000010  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH_and00004_2189 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH_and00009_2190 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH_and00009  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_7_822 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_6_820 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_5_818 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_4_816 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH_and00009_2190 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH_and00004  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_3_814 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_2_812 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_1_810 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_0_808 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH_and00004_2189 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH_and000010  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH_and00004_2187 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH_and00009_2188 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH_and00009  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_7_804 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_6_802 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_5_800 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_4_798 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH_and00009_2188 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH_and00004  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_3_796 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_2_794 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_1_792 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_0_790 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH_and00004_2187 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH_and000010  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH_and00004_2185 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH_and00009_2186 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH_and00009  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_7_788 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_6_786 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_5_784 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_4_782 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH_and00009_2186 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH_and00004  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_3_780 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_2_778 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_1_776 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_0_774 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH_and00004_2185 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_and000010  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_and00004_2183 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_and00009_2184 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_and00009  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_7_772 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_6_770 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_5_768 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_4_766 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_and00009_2184 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_and00004  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_3_764 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_2_762 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_1_760 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_0_758 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_and00004_2183 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_MULTICAST_and0000  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_676 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH_1025 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH_985 ),
    .I3(\BU2/N14 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_BROADCAST )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_MULTICAST_and0000_SW0  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH_936 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH_806 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_713 ),
    .O(\BU2/N14 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_REQ1  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_1802 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/RX_ENABLE_REG_211 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT_271 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/PAUSE_REQ_LOCAL )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN_not00011  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_1000 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_931 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN_not0001 )
  );
  LUT4 #(
    .INIT ( 16'hAA20 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS_not00011  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2_977 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_OK_973 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS_not0001 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \BU2/U0/TRIMAC_INST/RXGEN/CRC_MODE_HELD_not00011  (
    .I0(clientemacrxenable),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/CRC_MODE_HELD_not0001 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE_not00011  (
    .I0(clientemacrxenable),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_MATCH_1856 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE_not0001 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH_not00011  (
    .I0(clientemacrxenable),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_1705 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH_not0001 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_not00011  (
    .I0(clientemacrxenable),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [14]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_1821 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_not0001 )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_not00011  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_975 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_not0001 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_not00011  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_855 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_not0001 )
  );
  LUT3 #(
    .INIT ( 8'hC4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED_not00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I1(clientemactxenable),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_756 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED_not0001 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_LATE_COLLISION_not00011  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_983 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_673 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_LATE_COLLISION_not0001 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED_not00011  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [6]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED_not0001 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_not00011  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_918 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_not0001 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_not00011  (
    .I0(\NlwRenamedSig_OI_emacclientrxstats[0] ),
    .I1(clientemacrxenable),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_not0001 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_not00021  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_461 ),
    .I1(clientemactxenable),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_not0002 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/ENABLE_REG_1541 ),
    .I1(clientemacrxenable),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERROR_and00001  (
    .I0(clientemacrxenable),
    .I1(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERROR_and0000 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_not00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [4]),
    .I1(clientemactxenable),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_not0001 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_not00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [5]),
    .I1(clientemactxenable),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_not0001 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_not00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_132_2181 ),
    .I1(clientemactxenable),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_not0001 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_and00011  (
    .I0(clientemactxenable),
    .I1(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_and0001 )
  );
  LUT4 #(
    .INIT ( 16'h1444 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_2_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [2]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [0]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [1]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_2_mux0000 )
  );
  LUT4 #(
    .INIT ( 16'hFDDF ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_mux0000<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_983 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [1]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_mux0000 [1])
  );
  LUT4 #(
    .INIT ( 16'hCDC8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_mux0002<0>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_696 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_0_774 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [0]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_1031 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_mux0002 [0])
  );
  LUT4 #(
    .INIT ( 16'hCDC8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_mux0002<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_696 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_1_776 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [0]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_1031 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_mux0002 [1])
  );
  LUT4 #(
    .INIT ( 16'hCDC8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_mux0002<2>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_696 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_2_778 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [0]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_1031 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_mux0002 [2])
  );
  LUT4 #(
    .INIT ( 16'hCDC8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_mux0002<3>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_696 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_3_780 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [0]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_1031 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_mux0002 [3])
  );
  LUT4 #(
    .INIT ( 16'h82C3 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/Mcount_IFG_COUNT_xor<1>11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd2_2159 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT [1]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT [0]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd3_2163 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/Mcount_IFG_COUNT3 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG6_1579 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [5]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD_1703 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD_1689 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD_and0000 )
  );
  LUT4 #(
    .INIT ( 16'hA2AA ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/GOOD_FRAME_OUT1  (
    .I0(\NlwRenamedSig_OI_emacclientrxstats[0] ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/RX_ENABLE_REG_211 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_273 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_1802 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX_GOOD_FRAME_COMB )
  );
  LUT4 #(
    .INIT ( 16'h3320 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_1705 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH_1942 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN_1921 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h5F4C ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/INHIBIT_FRAME_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/INHIBIT_FRAME_1940 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/INHIBIT_FRAME_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [0]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD_1689 ),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_1691 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH_mux0000 )
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PAD_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_756 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SCSH_721 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CFL_852 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FCS_970 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PAD_and0000 )
  );
  LUT3 #(
    .INIT ( 8'h14 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_1_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [0]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [1]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_1_mux0000 )
  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_CRC_COUNT_xor<1>11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT [1]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FCS_970 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_CRC_COUNT3 )
  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_JAM_COUNT_xor<1>11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_COUNT [1]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_JAM_COUNT3 )
  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_PRE_COUNT_xor<1>11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [1]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_PRE_COUNT3 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_OUT<0>1  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_398 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT [0]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL [0]),
    .O(\BU2/U0/TRIMAC_INST/INT_TX_DATA_OUT [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_OUT<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_398 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT [1]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL [1]),
    .O(\BU2/U0/TRIMAC_INST/INT_TX_DATA_OUT [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_OUT<2>1  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_398 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT [2]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL [2]),
    .O(\BU2/U0/TRIMAC_INST/INT_TX_DATA_OUT [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_OUT<3>1  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_398 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT [3]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL [3]),
    .O(\BU2/U0/TRIMAC_INST/INT_TX_DATA_OUT [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_OUT<4>1  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_398 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT [4]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL [4]),
    .O(\BU2/U0/TRIMAC_INST/INT_TX_DATA_OUT [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_OUT<5>1  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_398 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT [5]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL [5]),
    .O(\BU2/U0/TRIMAC_INST/INT_TX_DATA_OUT [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_OUT<6>1  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_398 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT [6]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL [6]),
    .O(\BU2/U0/TRIMAC_INST/INT_TX_DATA_OUT [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_OUT<7>1  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_398 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT [7]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL [7]),
    .O(\BU2/U0/TRIMAC_INST/INT_TX_DATA_OUT [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_mux0002<0>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_892 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_7_772 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE_DONE_1047 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_mux0002 [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT<0>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_715 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_0_1075 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_0_941 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT<10>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_715 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_10_1085 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_10_961 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT<11>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_715 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_11_1086 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_11_963 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT<12>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_715 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_12_1087 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_12_965 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT<13>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_715 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_13_1088 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_13_967 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_715 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_1_1076 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_1_943 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT<2>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_715 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_2_1077 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_2_945 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT<3>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_715 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_3_1078 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_3_947 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT<4>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_715 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_4_1079 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_4_949 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT<5>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_715 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_5_1080 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_5_951 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT<6>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_715 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_6_1081 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_6_953 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT<7>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_715 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_7_1082 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_7_955 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT<8>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_715 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_8_1083 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_8_957 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT<9>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_715 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_9_1084 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_9_959 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [9])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_TO_TX_or00001  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2_287 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1_289 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3_288 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_TO_TX_or0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/NO_ERROR1  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_COMB_REG2_2044 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_ER_REG2_2043 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG2_2042 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/NO_ERROR )
  );
  LUT3 #(
    .INIT ( 8'h31 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/MUXSEL_mux00011  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TX_EN_REG1_2098 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/MUXSEL_2100 ),
    .I2(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TX_EN_REG2_2112 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/MUXSEL_mux0001 )
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_or00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_DATA_1698 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_1691 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [3]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_or0000 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_and00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG6_1579 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG7_1588 ),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/ENABLE_REG_1541 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_and0001 )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_mux0000<0>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_983 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_mux0000 [0])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000<0>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_1090 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_14_1074 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_0_1060 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [0])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000<10>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_1090 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_14_1074 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_10_1070 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [10])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000<11>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_1090 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_14_1074 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_11_1071 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [11])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000<12>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_1090 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_14_1074 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_12_1072 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [12])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000<13>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_1090 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_14_1074 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_13_1073 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [13])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_1090 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_14_1074 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_1_1061 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [1])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000<2>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_1090 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_14_1074 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_2_1062 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [2])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000<3>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_1090 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_14_1074 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_3_1063 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [3])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000<4>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_1090 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_14_1074 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_4_1064 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [4])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000<5>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_1090 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_14_1074 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_5_1065 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [5])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000<6>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_1090 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_14_1074 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_6_1066 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [6])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000<7>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_1090 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_14_1074 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_7_1067 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [7])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000<8>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_1090 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_14_1074 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_8_1068 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [8])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000<9>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_1090 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_14_1074 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_9_1069 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [9])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CR178124_FIX_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_918 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN_1058 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SCSH_721 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CR178124_FIX_and0000 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_mux0002<4>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_4_782 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [0]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_696 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_mux0002 [4])
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_mux0002<5>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_5_784 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [0]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_696 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_mux0002 [5])
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_mux0002<6>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_6_786 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [0]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_696 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_mux0002 [6])
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_mux0002<7>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_7_788 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [0]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_696 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_mux0002 [7])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_855 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_1000 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_and0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/US_TXING_and00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/US_TXING_and0001 )
  );
  LUT3 #(
    .INIT ( 8'h5D ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/Mcount_IFG_COUNT_xor<0>11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT [0]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd3_2163 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd2_2159 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/Mcount_IFG_COUNT )
  );
  LUT3 #(
    .INIT ( 8'hC4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/INT_BURSTING_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [4]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd2_1975 ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/INT_BURSTING_1971 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/INT_BURSTING_mux0000 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/Mxor_SHIFT_DATA_0_xor0000_Result1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [14]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [13]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA_0_xor0000 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_VLAN_ENABLE_OUT1  (
    .I0(tieemacconfigvec_9[56]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_398 ),
    .O(\BU2/U0/TRIMAC_INST/INT_TX_VLAN_ENABLE_OUT )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_ENABLE_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG1_2029 ),
    .I1(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG2_2042 ),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_ENABLE_and0000 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ERROR_or00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERROR_1914 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_1929 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ERROR_or0000 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERROR_and00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR_1931 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_1817 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERROR_and0001 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_0_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [0]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_0_mux0000 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_DATA_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG2_1550 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_DATA_and0000 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_24_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/ALIGNMENT_ERROR_REG_1608 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ERROR_1923 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_24_and0000 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_2_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ERROR_1923 ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/ALIGNMENT_ERROR_REG_1608 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_2_and0000 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/TRIMAC_INST/TXGEN/INT_CRC_MODE_not00011  (
    .I0(tieemacconfigvec_9[58]),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_398 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/INT_CRC_MODE_not0001 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_or00001  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE [0]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PAD_698 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_or0000 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FCS_970 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CFL_852 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_and0000 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_mux0002<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_892 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_6_770 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_mux0002 [1])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_mux0002<2>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_5_768 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_892 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_mux0002 [2])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_mux0002<3>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_892 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_4_766 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_mux0002 [3])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_mux0002<4>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_3_764 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_892 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_mux0002 [4])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_mux0002<5>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_892 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_2_762 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_mux0002 [5])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_mux0002<6>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_1_760 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_892 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_mux0002 [6])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_mux0002<7>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_892 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_0_758 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_mux0002 [7])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_mux0001<0>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_7_804 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PAD_698 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_mux0001 [0])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_mux0001<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_6_802 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PAD_698 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_mux0001 [1])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_mux0001<2>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_5_800 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PAD_698 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_mux0001 [2])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_mux0001<3>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_4_798 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PAD_698 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_mux0001 [3])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_mux0001<4>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_3_796 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PAD_698 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_mux0001 [4])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_mux0001<5>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_2_794 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PAD_698 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_mux0001 [5])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_mux0001<6>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_1_792 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PAD_698 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_mux0001 [6])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_mux0001<7>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_0_790 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PAD_698 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_mux0001 [7])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000<0>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_7_822 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000 [0])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000<1>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_6_820 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000 [1])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000<2>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_5_818 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000 [2])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000<3>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_4_816 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000 [3])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000<4>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_3_814 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000 [4])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000<5>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_2_812 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000 [5])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000<6>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_1_810 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000 [6])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000<7>1  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_0_808 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000 [7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED_mux00001  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED2_718 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED_mux0000 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS_and00011  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_OK_973 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2_977 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS_and0001 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_CRC_COUNT_xor<0>11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT [0]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FCS_970 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_CRC_COUNT )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_JAM_COUNT_xor<0>11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_COUNT [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_JAM_COUNT )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_PRE_COUNT_xor<0>11  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [0]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_PRE_COUNT )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_756 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_and0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE1  (
    .I0(\NlwRenamedSig_OI_emacclientrxstats[0] ),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_1606 ),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_273 ),
    .O(emacclientrxstats_8[24])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_not00011  (
    .I0(clientemacpausereq),
    .I1(clientemactxenable),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_not0001 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/FLOW/RX_ENABLE_REG_and00001  (
    .I0(tieemacconfigvec_9[62]),
    .I1(tieemacconfigvec_9[48]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/RX_ENABLE_REG_and0000 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_ENABLE_REG_and00001  (
    .I0(tieemacconfigvec_9[61]),
    .I1(tieemacconfigvec_9[55]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_ENABLE_REG_and0000 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/SPEED_IS_100_INT_cmp_eq00001  (
    .I0(tieemacconfigvec_9[65]),
    .I1(tieemacconfigvec_9[66]),
    .O(speedis100)
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_ACK_EARLY_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [0]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [2]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_892 ),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [1]),
    .O(\BU2/U0/TRIMAC_INST/INT_TX_ACK_EARLY_IN )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/INT_RX_RST_ASYNCH1  (
    .I0(reset),
    .I1(tieemacconfigvec_9[53]),
    .O(\BU2/U0/TRIMAC_INST/INT_RX_RST_ASYNCH )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/TRIMAC_INST/INT_TX_RST_ASYNCH1  (
    .I0(reset),
    .I1(tieemacconfigvec_9[60]),
    .O(\BU2/U0/TRIMAC_INST/INT_TX_RST_ASYNCH )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/RXGEN/SPEED_IS_10_100_HELD_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .I1(tieemacconfigvec_9[66]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/SPEED_IS_10_100_HELD_and0000 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/RXGEN/SPEED_IS_10_100_HELD_and00011  (
    .I0(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .I1(tieemacconfigvec_9[66]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/SPEED_IS_10_100_HELD_and0001 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_14__and00001  (
    .I0(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_14__and0000 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_14__and00011  (
    .I0(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_14__and0001 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_and00001  (
    .I0(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .I1(tieemacconfigvec_9[66]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_and0000 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_and00011  (
    .I0(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .I1(tieemacconfigvec_9[66]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_and0001 )
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_cy<4>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_cy [3]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_lut [4]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_cy [4])
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_lut<4>  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_VLAN_EN_1004 ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [3]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [7]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [2]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_lut [4])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_cy<3>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_cy [2]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_lut [3]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_cy [3])
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_lut<3>  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [14]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [13]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [1]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [12]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_lut [3])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_cy<2>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_cy [1]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_lut [2]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_cy [2])
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_lut<2>  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [9]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [8]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [0]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [15]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_lut [2])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_cy<1>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_cy [0]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_lut [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_cy [1])
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_lut<1>  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [4]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [11]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [6]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [10]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_lut [1])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_cy<0>  (
    .CI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_lut [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_cy [0])
  );
  FDP   \BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT  (
    .C(rxgmiimiiclk),
    .D(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/R3_2171 ),
    .PRE(\BU2/U0/TRIMAC_INST/INT_RX_RST_ASYNCH ),
    .Q(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 )
  );
  FDP   \BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/R3  (
    .C(rxgmiimiiclk),
    .D(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/R2_2170 ),
    .PRE(\BU2/U0/TRIMAC_INST/INT_RX_RST_ASYNCH ),
    .Q(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/R3_2171 )
  );
  FDP   \BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/R2  (
    .C(rxgmiimiiclk),
    .D(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/R1_2169 ),
    .PRE(\BU2/U0/TRIMAC_INST/INT_RX_RST_ASYNCH ),
    .Q(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/R2_2170 )
  );
  FDP   \BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/R1  (
    .C(rxgmiimiiclk),
    .D(NlwRenamedSig_OI_emacclienttxstats[24]),
    .PRE(\BU2/U0/TRIMAC_INST/INT_RX_RST_ASYNCH ),
    .Q(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/R1_2169 )
  );
  FDP   \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT  (
    .C(txgmiimiiclk),
    .D(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/R3_2167 ),
    .PRE(\BU2/U0/TRIMAC_INST/INT_TX_RST_ASYNCH ),
    .Q(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 )
  );
  FDP   \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/R3  (
    .C(txgmiimiiclk),
    .D(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/R2_2166 ),
    .PRE(\BU2/U0/TRIMAC_INST/INT_TX_RST_ASYNCH ),
    .Q(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/R3_2167 )
  );
  FDP   \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/R2  (
    .C(txgmiimiiclk),
    .D(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/R1_2165 ),
    .PRE(\BU2/U0/TRIMAC_INST/INT_TX_RST_ASYNCH ),
    .Q(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/R2_2166 )
  );
  FDP   \BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/R1  (
    .C(txgmiimiiclk),
    .D(NlwRenamedSig_OI_emacclienttxstats[24]),
    .PRE(\BU2/U0/TRIMAC_INST/INT_TX_RST_ASYNCH ),
    .Q(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/R1_2165 )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd3  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd3-In ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd3_2163 )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd1-In_2160 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd1_2161 )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd2  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd2-In_2158 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/TX_STATE_FSM_FFd2_2159 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/INT_SPEED_IS_10_100  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(NlwRenamedSig_OI_speedis10100),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/INT_SPEED_IS_10_100_683 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/INT_CRC_MODE  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/INT_CRC_MODE_not0001 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/INT_CRC_MODE_714 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/INT_CRS  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(phyemaccrs),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/INT_CRS_702 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/INT_ENABLE  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[57]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/INT_ENABLE_2156 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/INT_VLAN_ENABLE  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/INT_TX_VLAN_ENABLE_OUT ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/INT_VLAN_ENABLE_1003 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/INT_HALF_DUPLEX  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[55]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/INT_HALF_DUPLEX_700 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/INT_IFG_DEL_EN  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[54]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/INT_IFG_DEL_EN_919 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/NUMBER_OF_BYTES  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/NUMBER_OF_BYTES_PRE_REG ),
    .Q(emacclienttxstats[30])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/INT_JUMBO_ENABLE  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[59]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/INT_JUMBO_ENABLE_1051 )
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT_0  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/Mcount_IFG_COUNT ),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT [0])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT_1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/Mcount_IFG_COUNT3 ),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT [1])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT_2  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/Mcount_IFG_COUNT6 ),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT [2])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT_3  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/Mcount_IFG_COUNT9 ),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM2/IFG_COUNT [3])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \BU2/U0/TRIMAC_INST/TXGEN/BYTECNTSRL  (
    .A0(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A1(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A2(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A3(NlwRenamedSig_OI_emacclienttxstats[24]),
    .CE(clientemactxenable),
    .CLK(txgmiimiiclk),
    .D(\BU2/U0/TRIMAC_INST/INT_GMII_TX_EN ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/INT_TX_EN_DELAY )
  );
  FDCE   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT_3  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_EXTENSION_COUNT_eqn_3_2143 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT_2  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_EXTENSION_COUNT_eqn_2_2141 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT_1  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_EXTENSION_COUNT_eqn_1 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT_0  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_EXTENSION_COUNT_eqn_0 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_EXTENSION_COUNT [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT_3  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_2127 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_PREAMBLE_COUNT9 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT_2  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_2127 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_PREAMBLE_COUNT6 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT_1  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_2127 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_PREAMBLE_COUNT3 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT_0  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_2127 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_PREAMBLE_COUNT ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/PREAMBLE_COUNT [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT_3  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_NORMAL_COUNT_eqn_3_2125 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT_2  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_NORMAL_COUNT_eqn_2_2123 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT_1  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_NORMAL_COUNT_eqn_1 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT_0  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/Mcount_JAM_NORMAL_COUNT_eqn_0 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_NORMAL_COUNT [0])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_7  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG [6]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG [7])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_6  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG [5]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG [6])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_5  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG [4]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG [5])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_4  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG_32_2113 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/JAM_DELAY_SHIFT_REG [4])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TX_EN_REG2  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TX_EN_REG1_2098 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TX_EN_REG2_2112 )
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2_7  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [7]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2 [7])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2_6  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [6]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2 [6])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2_5  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [5]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2 [5])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2_4  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [4]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2 [4])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2_3  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [3]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2 [3])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2_2  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [2]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2 [2])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2_1  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [1]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2 [1])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2_0  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [0]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG2 [0])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TX_ER_REG2  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TX_ER_REG1_2077 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TX_ER_REG2_2103 )
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/EXTENSION_REG2  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/EXTENSION_REG1_2058 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/EXTENSION_REG2_2102 )
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/COL_REG2  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/COL_REG1_2057 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/COL_REG2_2101 )
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/MUXSEL  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/MUXSEL_mux0001 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/MUXSEL_2100 )
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TX_EN_REG1  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/INT_GMII_TX_EN ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TX_EN_REG1_2098 )
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1_7  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/INT_GMII_TXD [7]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [7])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1_6  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/INT_GMII_TXD [6]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [6])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1_5  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/INT_GMII_TXD [5]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [5])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1_4  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/INT_GMII_TXD [4]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [4])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1_3  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/INT_GMII_TXD [3]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [3])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1_2  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/INT_GMII_TXD [2]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [2])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1_1  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/INT_GMII_TXD [1]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [1])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1_0  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/INT_GMII_TXD [0]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [0])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY_mux0003_2080 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY_856 )
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_REG1  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_REG1_2079 )
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TX_ER_REG1  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/INT_GMII_TX_ER ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/TX_ER_REG1_2077 )
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY_mux0003_2075 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY_686 )
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_7  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003 [0]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [7])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_6  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003 [1]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [6])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_5  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003 [2]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [5])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_4  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003 [3]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [4])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003 [4]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [3])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003 [5]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [2])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003 [6]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [1])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_mux0003 [7]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [0])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/EXTENSION_REG1  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_1031 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/EXTENSION_REG1_2058 )
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/COL_REG1  (
    .C(txgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(phyemaccol),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/COL_REG1_2057 )
  );
  XORCY   \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/Mcount_COUNT_xor<0>  (
    .CI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .LI(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/Mcount_COUNT_lut [0]),
    .O(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/Result [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/COUNT_0  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG2_2042 ),
    .CLR(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_ENABLE_2018 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/Result [0]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/COUNT [0])
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG4_3  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG3 [3]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG4 [3])
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG4_2  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG3 [2]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG4 [2])
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG4_1  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG3 [1]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG4 [1])
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG4_0  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG3 [0]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG4 [0])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_ER_REG3  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_ER_REG2_2043 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_ER_REG3_2049 )
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG3_3  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG2 [3]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG3 [3])
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG3_2  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG2 [2]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG3 [2])
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG3_1  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG2 [1]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG3 [1])
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG3_0  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG2 [0]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG3 [0])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_COMB_REG2  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_COMB_REG1_2036 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_COMB_REG2_2044 )
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_ER_REG2  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_ER_REG1_2032 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_ER_REG2_2043 )
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG2  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG1_2029 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG2_2042 )
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/NO_ERROR_REG2  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/NO_ERROR_REG1_2028 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/NO_ERROR_REG2_2041 )
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG2_3  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [3]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG2 [3])
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG2_2  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [2]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG2 [2])
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG2_1  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [1]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG2 [1])
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG2_0  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [0]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG2 [0])
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_COMB_REG1  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_COMB_REG1_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_COMB_REG1_2036 )
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_mux0001 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/MUXSEL_2034 )
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_ER_REG1  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(phyemacrxer),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_ER_REG1_2032 )
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3_mux0001 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG3_2031 )
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG1  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(phyemacrxdv),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG1_2029 )
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/NO_ERROR_REG1  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/NO_ERROR ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/NO_ERROR_REG1_2028 )
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_7  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(phyemacrxd_3[7]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [7])
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_6  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(phyemacrxd_3[6]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [6])
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_5  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(phyemacrxd_3[5]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [5])
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_4  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(phyemacrxd_3[4]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [4])
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_3  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(phyemacrxd_3[3]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [3])
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_2  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(phyemacrxd_3[2]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [2])
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_1  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(phyemacrxd_3[1]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [1])
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_0  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(phyemacrxd_3[0]),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_ENABLE  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_ENABLE_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_ENABLE_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/SFD_ENABLE_2018 )
  );
  FDC   \BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/ALIGNMENT_ERR_REG  (
    .C(rxgmiimiiclk),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/INT_ALIGNMENT_ERR_PULSE ),
    .Q(\BU2/U0/TRIMAC_INST/GMII_MII_RX_GEN/ALIGNMENT_ERR_REG_2015 )
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_xor<12>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [11]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [12]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [12])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_xor<11>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [10]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [11]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [11])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy<11>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [10]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [11]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [11])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_xor<10>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [9]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [10]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [10])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy<10>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [9]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [10]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [10])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_xor<9>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [8]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [9]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [9])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy<9>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [8]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [9]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [9])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_xor<8>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [7]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [8]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [8])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy<8>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [7]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [8]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [8])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_xor<7>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [6]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [7]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [7])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy<7>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [6]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [7]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [7])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_xor<6>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [5]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [6]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [6])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy<6>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [5]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [6]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [6])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_xor<5>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [4]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [5]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [5])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy<5>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [4]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [5]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [5])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_xor<4>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [3]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [4]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [4])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy<4>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [3]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [4]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [4])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_xor<3>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [2]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [3]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [3])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy<3>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [2]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [3]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [3])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_xor<2>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [1]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [2]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [2])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy<2>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [1]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [2]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [2])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_xor<1>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [0]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [1])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy<1>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [0]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_lut [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [1])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_xor<0>  (
    .CI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy<0>_rt_1976 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_addsub0000 [0])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy<0>  (
    .CI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy<0>_rt_1976 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/Msub_BURST_COUNTER_addsub0000_cy [0])
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd2  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd2-In_1974 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd2_1975 )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd1-In_1972 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/TX_STATE_FSM_FFd1_1973 )
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/INT_BURSTING  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_and0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/INT_BURSTING_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/INT_BURSTING_1971 )
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_12  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_and0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [0]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [12])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_11  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_and0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [1]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [11])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_10  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_and0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [10])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_9  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_and0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [3]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [9])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_8  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_and0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [4]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [8])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_7  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_and0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [5]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [7])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_6  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_and0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [6]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [6])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_5  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_and0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [7]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [5])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_4  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_and0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [8]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [4])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_3  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_and0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [9]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [3])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_2  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_and0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [10]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [2])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_1  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_and0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [11]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [1])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_0  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_and0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER_mux0000 [12]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM3/BURST_COUNTER [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH_cmp_eq0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH_1942 )
  );
  FDPE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/INHIBIT_FRAME  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/INHIBIT_FRAME_and0000 ),
    .PRE(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/INHIBIT_FRAME_1940 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME_and0000_1938 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME_1510 )
  );
  FDE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERROR  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERROR_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERROR_and0001 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERROR_1610 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/ALIGNMENT_ERROR_INT  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/ALIGNMENT_ERROR_INT_and0000_1935 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/ALIGNMENT_ERROR_INT_1607 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FIRST_FRAME  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FIRST_FRAME_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FIRST_FRAME_1934 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERROR_1931 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERROR_1929 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/EXTENSION_FIELD_REG  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_1694 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/EXTENSION_FIELD_REG_1927 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERROR  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERROR_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERROR_1912 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/IFG_REG  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/IFG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/IFG_REG_1925 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ERROR  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ERROR_or0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ERROR_1923 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN_1921 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTICS_VALID  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTICS_VALID_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTICS_VALID_1611 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_ERROR  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_ERROR_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_ERROR_and0003 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_ERROR_1918 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/GOOD_FRAME  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/GOOD_FRAME_and0000_1915 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/GOOD_FRAME_1547 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERROR  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERROR_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERROR_1914 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/OUT_OF_BOUNDS_ERROR  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERROR_1912 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/OUT_OF_BOUNDS_ERROR_1609 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_REG_6  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [6]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_REG[6] )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_REG_9  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [9]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_REG[9] )
  );
  FDPE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_0  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_0 ),
    .PRE(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_3  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_3 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_1  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_1 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_2  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_2 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_6  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_6 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_4  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_4 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_5  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_5 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_9  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_9 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [9])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_7  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_7 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_8  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_eqn_8 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/SLOT_LENGTH_CNTR [8])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<0>  (
    .CI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_lut [0]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [0])
  );
  XORCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_xor<0>  (
    .CI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .LI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_lut [0]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Result [0])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<1>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [0]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<1>_rt_1885 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [1])
  );
  XORCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_xor<1>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [0]),
    .LI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<1>_rt_1885 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Result [1])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<2>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [1]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<2>_rt_1882 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [2])
  );
  XORCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_xor<2>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [1]),
    .LI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<2>_rt_1882 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Result [2])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<3>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [2]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<3>_rt_1879 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [3])
  );
  XORCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_xor<3>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [2]),
    .LI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<3>_rt_1879 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Result [3])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<4>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [3]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<4>_rt_1876 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [4])
  );
  XORCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_xor<4>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [3]),
    .LI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<4>_rt_1876 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Result [4])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<5>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [4]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<5>_rt_1873 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [5])
  );
  XORCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_xor<5>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [4]),
    .LI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<5>_rt_1873 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Result [5])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<6>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [5]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<6>_rt_1870 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [6])
  );
  XORCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_xor<6>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [5]),
    .LI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<6>_rt_1870 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Result [6])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<7>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [6]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<7>_rt_1867 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [7])
  );
  XORCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_xor<7>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [6]),
    .LI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<7>_rt_1867 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Result [7])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<8>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [7]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<8>_rt_1864 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [8])
  );
  XORCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_xor<8>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [7]),
    .LI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy<8>_rt_1864 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Result [8])
  );
  XORCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_xor<9>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_cy [8]),
    .LI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Mcount_SLOT_LENGTH_CNTR_xor<9>_rt_1861 ),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/Result [9])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_VALID  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_VALID_mux0001 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_VALID_1514 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ONE  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ONE_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ONE_1858 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_MATCH  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_MATCH_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_MATCH_1856 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH_not0001_1853 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH_1805 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LESS_THAN_256  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LESS_THAN_256_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LESS_THAN_256_1852 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS_1603 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_1806 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_not0001_1814 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [10])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_or0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_1847 )
  );
  FDPE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_1  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_1_mux0000 ),
    .PRE(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [1])
  );
  FDPE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_0  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_0_mux0000 ),
    .PRE(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_1  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_not0001_1814 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_1_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_0  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_not0001_1814 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_0_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [0])
  );
  FDPE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_2  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_2_mux0000 ),
    .PRE(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [2])
  );
  FDPE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_4  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_4_mux0000 ),
    .PRE(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [4])
  );
  FDPE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_3  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_3_mux0000 ),
    .PRE(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_2  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_not0001_1814 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_2_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [2])
  );
  FDPE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_5  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_5_mux0000 ),
    .PRE(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_3  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_not0001_1814 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_3_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH_1838 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_5  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_not0001_1814 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_5_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_4  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_not0001_1814 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_4_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [4])
  );
  FDPE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_6  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_6_mux0000 ),
    .PRE(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_6  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_not0001_1814 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_6_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS_or0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS_1832 )
  );
  FDPE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_7  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_7_mux0000 ),
    .PRE(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [7])
  );
  FDPE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_8  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_8_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_0_mux0000 ),
    .PRE(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [8])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_1827 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE_mux0001_1825 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE_1803 )
  );
  FDPE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_9  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_8_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_1_mux0000 ),
    .PRE(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [9])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_7  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_not0001_1814 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_7_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG7_1588 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_1821 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_FRAME  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_FRAME_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_FRAME_1601 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_8  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_not0001_1814 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_8_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [8])
  );
  FDPE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_8_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_mux0002 ),
    .PRE(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_1817 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_9  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_10_not0001_1814 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER_9_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [9])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ZERO  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ZERO_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ZERO_1813 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH_mux0001 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH_1811 )
  );
  FDPE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_10  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_8_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_2_mux0000 ),
    .PRE(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [10])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_1806 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_1606 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_FRAME  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH_1805 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_FRAME_1589 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_0  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [0]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_1  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [1]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_2  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [2]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_3  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [3]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_4  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [4]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_5  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [5]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_6  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [6]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_7  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [7]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_8  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [8]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [8])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_9  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [9]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [9])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_10  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [10]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [10])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_11  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [11]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [11])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_12  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [12]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [12])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_13  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [13]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [13])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_INT  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE_1803 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_INT_1801 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_INT_1801 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_1802 )
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<0>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_and0000_inv ),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [0]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [0])
  );
  XORCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<0>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_and0000_inv ),
    .LI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [0]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER )
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<1>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [0]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [1]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [1])
  );
  XORCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<1>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [0]),
    .LI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [1]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER1 )
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<2>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [1]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [2]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [2])
  );
  XORCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<2>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [1]),
    .LI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [2]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER2 )
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<3>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [2]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [3]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [3])
  );
  XORCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<3>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [2]),
    .LI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [3]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER3 )
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<4>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [3]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [4]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [4])
  );
  XORCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<4>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [3]),
    .LI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [4]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER4 )
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<5>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [4]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [5]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [5])
  );
  XORCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<5>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [4]),
    .LI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [5]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER5 )
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<6>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [5]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [6]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [6])
  );
  XORCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<6>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [5]),
    .LI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [6]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER6 )
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<7>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [6]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [7]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [7])
  );
  XORCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<7>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [6]),
    .LI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [7]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER7 )
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<8>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [7]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [8]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [8])
  );
  XORCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<8>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [7]),
    .LI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [8]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER8 )
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<9>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [8]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [9]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [9])
  );
  XORCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<9>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [8]),
    .LI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [9]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER9 )
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<10>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [9]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [10]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [10])
  );
  XORCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<10>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [9]),
    .LI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [10]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER10 )
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<11>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [10]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [11]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [11])
  );
  XORCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<11>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [10]),
    .LI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [11]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER11 )
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<12>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [11]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [12]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [12])
  );
  XORCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<12>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [11]),
    .LI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [12]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER12 )
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<13>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [12]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [13]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [13])
  );
  XORCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<13>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [12]),
    .LI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [13]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER13 )
  );
  XORCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<14>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [13]),
    .LI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [14]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER14 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_0  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_1  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER1 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_2  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER2 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_3  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER3 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_4  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER4 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_5  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER5 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_6  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER6 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_7  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER7 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER8 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [8])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER9 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [9])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER10 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [10])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_11  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER11 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [11])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER12 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [12])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER13 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [13])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER14 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [14])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_lut<0>  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [0]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [0]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [1]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [1]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_lut [0])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_cy<0>  (
    .CI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_lut [0]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_cy [0])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_lut<1>  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [2]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [2]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [3]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [3]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_lut [1])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_cy<1>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_cy [0]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_lut [1]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_cy [1])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_lut<2>  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [4]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [4]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [5]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [5]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_lut [2])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_cy<2>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_cy [1]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_lut [2]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_cy [2])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_lut<3>  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [6]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [6]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [7]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [7]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_lut [3])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_cy<3>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_cy [2]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_lut [3]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_cy [3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_lut<4>  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [8]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [8]),
    .I2(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [9]),
    .I3(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [9]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_lut [4])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_cy<4>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_cy [3]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_lut [4]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_lut<5>  (
    .I0(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [10]),
    .I1(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER [10]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_lut [5])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_cy<5>  (
    .CI(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_cy [4]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_lut [5]),
    .O(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/Mcompar_LENGTH_MATCH_cmp_eq0000_cy [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_1705 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD_1703 )
  );
  FDPE   \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_0  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_0_mux0001 ),
    .PRE(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_1  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_1_mux0001 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_DATA  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_DATA_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_DATA_1698 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_1696 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_mux0000_1693 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_1694 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_or0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_1691 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD_and0000_1688 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD_1689 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_mux0003_1686 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/END_FRAME_1687 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_and0001 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_1685 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_2  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [1]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_3  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [2]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_4  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [3]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_5  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [4]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [5])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_10_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [10])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [0])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_1  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_1_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [1])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_2  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_2_mux0001_1670 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [2])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_11  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_11_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [11])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_4  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_4_mux0001_1666 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [4])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_3  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_3_mux0001_1664 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [3])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_12  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_12_mux0001_1662 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [12])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_13  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_13_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [13])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_5  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_5_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [5])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_20  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_20_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [20])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_14  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_14_mux0001_1654 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [14])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_6  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_6_mux0001_1652 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [6])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_15  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_15_mux0001_1650 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [15])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_7  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_7_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [7])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_8  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_8_mux0001_1646 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [8])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_21  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_21_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [21])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_16  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_16_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [16])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_22  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_22_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [22])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_17  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_17_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [17])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_18  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_18_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [18])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_9  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_9_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [9])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_23  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_23_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [23])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_24  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_24_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [24])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_19  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_19_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [19])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_31  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_31_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [31])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_30  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_30_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [30])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_25  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_25_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [25])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_26  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_26_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [26])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_27  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_27_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [27])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_28  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_28_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [28])
  );
  FDRE   \BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_29  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_0_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG_29_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/RECLOCK_RX_CONFIG ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/FCS_CHECK/REG [29])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \BU2/U0/TRIMAC_INST/RXGEN/DELAY_RX_ERR  (
    .A0(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A1(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A2(NlwRenamedSig_OI_emacclienttxstats[24]),
    .A3(NlwRenamedSig_OI_emacclienttxstats[24]),
    .CE(clientemacrxenable),
    .CLK(rxgmiimiiclk),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RX_ERR_REG1_1509 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RX_ERR_REG5 )
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \BU2/U0/TRIMAC_INST/RXGEN/DELAY_RX_DV  (
    .A0(NlwRenamedSig_OI_emacclienttxstats[24]),
    .A1(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A2(NlwRenamedSig_OI_emacclienttxstats[24]),
    .A3(NlwRenamedSig_OI_emacclienttxstats[24]),
    .CE(clientemacrxenable),
    .CLK(rxgmiimiiclk),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG2_1550 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG5 )
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \BU2/U0/TRIMAC_INST/RXGEN/DELAY_RXD_BUS[0].DELAY_RXD  (
    .A0(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A1(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A2(NlwRenamedSig_OI_emacclienttxstats[24]),
    .A3(NlwRenamedSig_OI_emacclienttxstats[24]),
    .CE(clientemacrxenable),
    .CLK(rxgmiimiiclk),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [0]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG5 [0])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \BU2/U0/TRIMAC_INST/RXGEN/DELAY_RXD_BUS[1].DELAY_RXD  (
    .A0(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A1(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A2(NlwRenamedSig_OI_emacclienttxstats[24]),
    .A3(NlwRenamedSig_OI_emacclienttxstats[24]),
    .CE(clientemacrxenable),
    .CLK(rxgmiimiiclk),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [1]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG5 [1])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \BU2/U0/TRIMAC_INST/RXGEN/DELAY_RXD_BUS[2].DELAY_RXD  (
    .A0(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A1(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A2(NlwRenamedSig_OI_emacclienttxstats[24]),
    .A3(NlwRenamedSig_OI_emacclienttxstats[24]),
    .CE(clientemacrxenable),
    .CLK(rxgmiimiiclk),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [2]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG5 [2])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \BU2/U0/TRIMAC_INST/RXGEN/DELAY_RXD_BUS[3].DELAY_RXD  (
    .A0(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A1(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A2(NlwRenamedSig_OI_emacclienttxstats[24]),
    .A3(NlwRenamedSig_OI_emacclienttxstats[24]),
    .CE(clientemacrxenable),
    .CLK(rxgmiimiiclk),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [3]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG5 [3])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \BU2/U0/TRIMAC_INST/RXGEN/DELAY_RXD_BUS[4].DELAY_RXD  (
    .A0(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A1(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A2(NlwRenamedSig_OI_emacclienttxstats[24]),
    .A3(NlwRenamedSig_OI_emacclienttxstats[24]),
    .CE(clientemacrxenable),
    .CLK(rxgmiimiiclk),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [4]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG5 [4])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \BU2/U0/TRIMAC_INST/RXGEN/DELAY_RXD_BUS[5].DELAY_RXD  (
    .A0(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A1(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A2(NlwRenamedSig_OI_emacclienttxstats[24]),
    .A3(NlwRenamedSig_OI_emacclienttxstats[24]),
    .CE(clientemacrxenable),
    .CLK(rxgmiimiiclk),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [5]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG5 [5])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \BU2/U0/TRIMAC_INST/RXGEN/DELAY_RXD_BUS[6].DELAY_RXD  (
    .A0(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A1(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A2(NlwRenamedSig_OI_emacclienttxstats[24]),
    .A3(NlwRenamedSig_OI_emacclienttxstats[24]),
    .CE(clientemacrxenable),
    .CLK(rxgmiimiiclk),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [6]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG5 [6])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \BU2/U0/TRIMAC_INST/RXGEN/DELAY_RXD_BUS[7].DELAY_RXD  (
    .A0(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A1(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A2(NlwRenamedSig_OI_emacclienttxstats[24]),
    .A3(NlwRenamedSig_OI_emacclienttxstats[24]),
    .CE(clientemacrxenable),
    .CLK(rxgmiimiiclk),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [7]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG5 [7])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/TRIMAC_INST/RXGEN/DELAY_BROADCASTADDRESSMATCH  (
    .A0(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A1(NlwRenamedSig_OI_emacclienttxstats[24]),
    .A2(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A3(NlwRenamedSig_OI_emacclienttxstats[24]),
    .CLK(rxgmiimiiclk),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_515 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/BROADCASTADDRESSMATCH_DELAY )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VALID  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTICS_VALID_1611 ),
    .Q(emacclientrxstatsvld)
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_23  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERROR_1610 ),
    .Q(emacclientrxstats_8[25])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_20  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/OUT_OF_BOUNDS_ERROR_1609 ),
    .Q(emacclientrxstats_8[20])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/ALIGNMENT_ERROR_REG  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/ALIGNMENT_ERROR_INT_1607 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/ALIGNMENT_ERROR_REG_1608 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_19  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_1606 ),
    .Q(emacclientrxstats_8[19])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_18  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [13]),
    .Q(emacclientrxstats_8[18])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_17  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [12]),
    .Q(emacclientrxstats_8[17])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_22  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS_1603 ),
    .Q(emacclientrxstats_8[22])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_16  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [11]),
    .Q(emacclientrxstats_8[16])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_21  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_FRAME_1601 ),
    .Q(emacclientrxstats_8[21])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_15  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [10]),
    .Q(emacclientrxstats_8[15])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_14  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [9]),
    .Q(emacclientrxstats_8[14])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_13  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [8]),
    .Q(emacclientrxstats_8[13])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_12  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [7]),
    .Q(emacclientrxstats_8[12])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_9  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [4]),
    .Q(emacclientrxstats_8[9])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_11  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [6]),
    .Q(emacclientrxstats_8[11])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_8  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [3]),
    .Q(emacclientrxstats_8[8])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_7  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [2]),
    .Q(emacclientrxstats_8[7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_6  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [1]),
    .Q(emacclientrxstats_8[6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_10  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [5]),
    .Q(emacclientrxstats_8[10])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_5  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [0]),
    .Q(emacclientrxstats_8[5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_4  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_FRAME_1589 ),
    .Q(emacclientrxstats_8[4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/DATA_7  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8 [7]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/DATA [7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/DATA_6  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8 [6]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/DATA [6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/DATA_5  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8 [5]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/DATA [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/DATA_4  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8 [4]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/DATA [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/DATA_3  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8 [3]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/DATA [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/DATA_2  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8 [2]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/DATA [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/DATA_1  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8 [1]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/DATA [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/DATA_0  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8 [0]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/DATA [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG7  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG6_1579 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG7_1588 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8_7  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8 [7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8_6  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8 [6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8_5  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8 [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8_4  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8 [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8_3  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8 [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8_2  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8 [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8_1  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8 [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8_0  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG8 [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG6  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG5 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG6_1579 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7_7  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [7]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7_6  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [6]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7_5  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [5]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7_4  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [4]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7_3  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [3]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7_2  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [2]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7_1  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [1]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7_0  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [0]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG7 [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RX_ERR_REG7  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RX_ERR_REG6_1552 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RX_ERR_REG7_1569 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6_7  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG5 [7]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6_6  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG5 [6]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6_5  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG5 [5]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6_4  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG5 [4]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6_3  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG5 [3]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6_2  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG5 [2]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6_1  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG5 [1]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6_0  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG5 [0]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG6 [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RX_ERR_REG6  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RX_ERR_REG5 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RX_ERR_REG6_1552 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG2  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG2_1550 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_3  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/BROADCASTADDRESSMATCH_DELAY ),
    .Q(emacclientrxstats_8[3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/VLAN_ENABLE_HELD  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/CRC_MODE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(tieemacconfigvec_9[49]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/VLAN_ENABLE_HELD_1548 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/GOOD_FRAME  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/GOOD_FRAME_1547 ),
    .Q(\NlwRenamedSig_OI_emacclientrxstats[0] )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/SFD_FLAG_1546 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_and0001 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_1544 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/ENABLE_REG  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(tieemacconfigvec_9[50]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/ENABLE_REG_1541 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/JUMBO_FRAMES_HELD  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/CRC_MODE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(tieemacconfigvec_9[52]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/JUMBO_FRAMES_HELD_1540 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/INT_GMII_RX_DV_1538 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RX_DV_REG1_1539 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_24  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_24_and0000 ),
    .Q(emacclientrxstats_8[26])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/LT_CHECK_HELD  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/CRC_MODE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(tieemacconfigvec_9[63]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/LT_CHECK_HELD_1536 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/EXTENSION_FLAG  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/EXTENSION_FLAG_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/EXTENSION_FLAG_1535 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_2  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/STATISTICS_VECTOR_2_and0000 ),
    .Q(emacclientrxstats_8[2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1_7  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/INT_GMII_RXD [7]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1_6  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/INT_GMII_RXD [6]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1_5  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/INT_GMII_RXD [5]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1_4  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/INT_GMII_RXD [4]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1_3  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/INT_GMII_RXD [3]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1_2  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/INT_GMII_RXD [2]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1_1  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/INT_GMII_RXD [1]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1_0  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/INT_GMII_RXD [0]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RXD_REG1 [0])
  );
  FDPE   \BU2/U0/TRIMAC_INST/RXGEN/HALF_DUPLEX_HELD  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/HALF_DUPLEX_HELD_not0001 ),
    .D(tieemacconfigvec_9[48]),
    .PRE(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/HALF_DUPLEX_HELD_1516 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_VALID_1514 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_215 )
  );
  FDCPE   \BU2/U0/TRIMAC_INST/RXGEN/SPEED_IS_10_100_HELD  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/CRC_MODE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGEN/SPEED_IS_10_100_HELD_and0000 ),
    .D(NlwRenamedSig_OI_speedis10100),
    .PRE(\BU2/U0/TRIMAC_INST/RXGEN/SPEED_IS_10_100_HELD_and0001 ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/SPEED_IS_10_100_HELD_1513 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/BAD_FRAME  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME_1510 ),
    .Q(\NlwRenamedSig_OI_emacclientrxstats[1] )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/RX_ERR_REG1  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/INT_GMII_RX_ER ),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/RX_ERR_REG1_1509 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/RXGEN/CRC_MODE_HELD  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/RXGEN/CRC_MODE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(tieemacconfigvec_9[51]),
    .Q(\BU2/U0/TRIMAC_INST/RXGEN/CRC_MODE_HELD_1507 )
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_10_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [10])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_0  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_0_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [0])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_1_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [1])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_2  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_2_mux0001_1498 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [2])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_11  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_11_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [11])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_4  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_4_mux0001_1494 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [4])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_3  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_3_mux0001_1492 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [3])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_12  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_12_mux0001_1490 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [12])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_13  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_13_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [13])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_5  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_5_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [5])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_20  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_20_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [20])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_14  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_14_mux0001_1482 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [14])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_6  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_6_mux0001_1480 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [6])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_15  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_15_mux0001_1478 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [15])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_7  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_7_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [7])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_8  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_8_mux0001_1474 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [8])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_21  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_21_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [21])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_16  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_16_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [16])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_22  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_22_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [22])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_17  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_17_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [17])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_18  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_18_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [18])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_9  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_9_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [9])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_23  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_23_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [23])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_24  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_24_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [24])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_19  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_19_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [19])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_31  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_31_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [31])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_30  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_30_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [30])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_25  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_25_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [25])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_26  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_26_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [26])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_27  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_27_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [27])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_28  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_28_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [28])
  );
  FDRE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_29  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG_29_mux0001 ),
    .R(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/REG [29])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_2  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [2]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [2])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_0  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [0]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [0])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_1  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [1]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [1])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_3  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [3]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [3])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_4  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [4]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [4])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_7  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [7]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [7])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_5  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [5]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [5])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_6  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [6]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [6])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_8  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [8]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [8])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_9  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [9]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [9])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_12  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [12]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [12])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_10  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [10]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [10])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_11  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [11]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [11])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_13  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [13]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [13])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_14  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [14]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [14])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_15  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [15]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [15])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_16  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [16]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [16])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_17  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [17]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [17])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_18  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_mux0000 [18]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT [18])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REGPREDELGEN  (
    .A0(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A1(NlwRenamedSig_OI_emacclienttxstats[24]),
    .A2(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .A3(NlwRenamedSig_OI_emacclienttxstats[24]),
    .CE(clientemactxenable),
    .CLK(txgmiimiiclk),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [0]),
    .Q(\NLW_BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REGPREDELGEN_Q_UNCONNECTED )
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_xor<18>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [17]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [18]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [18])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_xor<17>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [16]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [17]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [17])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<17>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [16]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [17]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [17])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_xor<16>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [15]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [16]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [16])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<16>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [15]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [16]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [16])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_xor<15>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [14]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [15]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [15])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<15>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [14]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [15]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [15])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_xor<14>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [13]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [14]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [14])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<14>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [13]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [14]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [14])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_xor<13>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [12]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [13]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [13])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<13>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [12]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [13]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [13])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_xor<12>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [11]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [12]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [12])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<12>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [11]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [12]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [12])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_xor<11>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [10]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [11]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [11])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<11>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [10]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [11]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [11])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_xor<10>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [9]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [10]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [10])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<10>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [9]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [10]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [10])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_xor<9>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [8]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [9]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [9])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<9>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [8]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [9]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [9])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_xor<8>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [7]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [8]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [8])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<8>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [7]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [8]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [8])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_xor<7>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [6]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [7]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [7])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<7>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [6]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [7]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [7])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_xor<6>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [5]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [6]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [6])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<6>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [5]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [6]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [6])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_xor<5>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [4]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [5]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [5])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<5>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [4]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [5]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [5])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_xor<4>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [3]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [4]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [4])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<4>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [3]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [4]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [4])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_xor<3>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [2]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [3]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [3])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<3>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [2]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [3]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [3])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_xor<2>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [1]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [2]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [2])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<2>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [1]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [2]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [2])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_xor<1>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [0]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [1])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<1>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [0]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_lut [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [1])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_xor<0>  (
    .CI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<0>_rt_1347 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_COUNT_addsub0000 [0])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<0>  (
    .CI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy<0>_rt_1347 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_BACK_OFF_COUNT_addsub0000_cy [0])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy<6>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy [5]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy<6>_rt_1345 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy [6])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy<5>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy [4]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_lut [5]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy [5])
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_lut<5>  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [7]),
    .I1(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [8]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_lut [5])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy<4>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy [3]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_lut [4]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy [4])
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_lut<4>  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [5]),
    .I1(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [6]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_lut [4])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy<3>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy [2]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_lut [3]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy [3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_lut<3>  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [3]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX [3]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [4]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN_1033 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_lut [3])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy<2>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy [1]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_lut [2]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy [2])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_lut<2>  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [1]),
    .I1(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [2]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX [3]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_lut [2])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy<1>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy [0]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_lut [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_lut<1>  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [13]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_lut [1])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy<0>  (
    .CI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_lut [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_cy [0])
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_lut<0>  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [0]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [9]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [11]),
    .I3(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [12]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcompar_MAX_PKT_LEN_REACHED_cmp_ne0000_lut [0])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_xor<14>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [13]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_xor<14>_rt_1331 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [14])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_xor<13>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [12]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<13>_rt_1328 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [13])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<13>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [12]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<13>_rt_1328 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [13])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_xor<12>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [11]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<12>_rt_1325 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [12])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<12>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [11]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<12>_rt_1325 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [12])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_xor<11>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [10]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<11>_rt_1322 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [11])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<11>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [10]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<11>_rt_1322 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [11])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_xor<10>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [9]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<10>_rt_1319 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [10])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<10>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [9]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<10>_rt_1319 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [10])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_xor<9>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [8]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<9>_rt_1316 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [9])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<9>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [8]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<9>_rt_1316 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [9])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_xor<8>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [7]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<8>_rt_1313 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [8])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<8>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [7]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<8>_rt_1313 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [8])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_xor<7>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [6]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<7>_rt_1310 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [7])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<7>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [6]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<7>_rt_1310 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [7])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_xor<6>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [5]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<6>_rt_1307 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [6])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<6>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [5]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<6>_rt_1307 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [6])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_xor<5>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [4]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<5>_rt_1304 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [5])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<5>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [4]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<5>_rt_1304 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [5])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_xor<4>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [3]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<4>_rt_1301 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [4])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<4>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [3]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<4>_rt_1301 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [4])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_xor<3>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [2]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<3>_rt_1298 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [3])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<3>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [2]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<3>_rt_1298 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [3])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_xor<2>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [1]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<2>_rt_1295 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [2])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<2>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [1]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<2>_rt_1295 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [2])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_xor<1>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [0]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<1>_rt_1292 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [1])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<1>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [0]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<1>_rt_1292 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [1])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_xor<0>  (
    .CI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_lut [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_addsub0000 [0])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy<0>  (
    .CI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_lut [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Madd_FRAME_COUNT_addsub0000_cy [0])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_xor<14>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [13]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [14]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [14])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_xor<13>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [12]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [13]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [13])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy<13>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [12]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [13]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [13])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_xor<12>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [11]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [12]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [12])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy<12>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [11]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [12]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [12])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_xor<11>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [10]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [11]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [11])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy<11>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [10]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [11]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [11])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_xor<10>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [9]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [10]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [10])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy<10>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [9]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [10]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [10])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_xor<9>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [8]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [9]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [9])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy<9>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [8]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [9]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [9])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_xor<8>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [7]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [8]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [8])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy<8>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [7]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [8]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [8])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_xor<7>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [6]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [7]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [7])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy<7>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [6]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [7]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [7])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_xor<6>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [5]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [6]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [6])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy<6>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [5]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [6]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [6])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_xor<5>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [4]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [5]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [5])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy<5>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [4]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [5]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [5])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_xor<4>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [3]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [4]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [4])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy<4>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [3]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [4]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [4])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_xor<3>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [2]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [3]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [3])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy<3>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [2]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [3]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [3])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_xor<2>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [1]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [2]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [2])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy<2>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [1]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [2]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [2])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_xor<1>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [0]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [1])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy<1>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [0]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_lut [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [1])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_xor<0>  (
    .CI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>_rt_1245 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_addsub0000 [0])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>  (
    .CI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy<0>_rt_1245 ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Msub_DEFER_COUNT_addsub0000_cy [0])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT_1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_CRC_COUNT3 ),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT [1])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT_0  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_CRC_COUNT ),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT [0])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_COUNT_1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_JAM_COUNT3 ),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_COUNT [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_9  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT9 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [9])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_8  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT8 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [8])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_7  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT7 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_6  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT6 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_5  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT5 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_4  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT4 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_3  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT3 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_2  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT2 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT1 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_0  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [0])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT_2  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_PRE_COUNT6 ),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [2])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT_1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_PRE_COUNT3 ),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [1])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT_0  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_PRE_COUNT ),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_COUNT_0  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_JAM_COUNT ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_COUNT [0])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_xor<9>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [8]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [9]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT9 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut<9>  (
    .I0(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_and0000_inv ),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [9]),
    .I2(NlwRenamedSig_OI_emacclienttxstats[24]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [9])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_xor<8>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [7]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [8]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT8 )
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy<8>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [7]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [8]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [8])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut<8>  (
    .I0(NlwRenamedSig_OI_emacclienttxstats[24]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [8]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_and0000_inv ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [8])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_xor<7>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [6]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [7]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT7 )
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy<7>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [6]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [7]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [7])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut<7>  (
    .I0(NlwRenamedSig_OI_emacclienttxstats[24]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [7]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_and0000_inv ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [7])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_xor<6>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [5]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [6]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT6 )
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy<6>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [5]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [6]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [6])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut<6>  (
    .I0(NlwRenamedSig_OI_emacclienttxstats[24]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [6]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_and0000_inv ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [6])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_xor<5>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [4]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [5]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT5 )
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy<5>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [4]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [5]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [5])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut<5>  (
    .I0(NlwRenamedSig_OI_emacclienttxstats[24]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [5]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_and0000_inv ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [5])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_xor<4>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [3]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [4]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT4 )
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy<4>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [3]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [4]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [4])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut<4>  (
    .I0(NlwRenamedSig_OI_emacclienttxstats[24]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [4]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_and0000_inv ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [4])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_xor<3>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [2]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [3]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT3 )
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy<3>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [2]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [3]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [3])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut<3>  (
    .I0(NlwRenamedSig_OI_emacclienttxstats[24]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [3]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_and0000_inv ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [3])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_xor<2>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [1]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [2]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT2 )
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy<2>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [1]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [2]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [2])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut<2>  (
    .I0(NlwRenamedSig_OI_emacclienttxstats[24]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [2]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_and0000_inv ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [2])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_xor<1>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [0]),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT1 )
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy<1>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [0]),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [1]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [1])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut<1>  (
    .I0(NlwRenamedSig_OI_emacclienttxstats[24]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [1]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_and0000_inv ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [1])
  );
  XORCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_xor<0>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_and0000_inv_inv ),
    .LI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT )
  );
  MUXCY   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy<0>  (
    .CI(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_and0000_inv_inv ),
    .DI(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [0]),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_cy [0])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut<0>  (
    .I0(NlwRenamedSig_OI_emacclienttxstats[24]),
    .I1(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COUNT_and0000_inv ),
    .O(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/Mcount_LATE_COUNT_lut [0])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_2  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_not0002 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003 [2]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [2])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_0  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_not0002 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003 [0]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_1  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_not0002 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003 [1]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_3  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_not0002 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003 [3]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_4  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_not0002 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003 [4]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_5  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_not0002 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003 [5]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_6  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_not0002 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003 [6]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_7  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_not0002 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003 [7]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_8  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_not0002 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_mux0003 [8]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [8])
  );
  FDCPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_14  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_14__and0000 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [0]),
    .PRE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_14__and0001 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [14])
  );
  FDCPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_13  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [1]),
    .PRE(NlwRenamedSig_OI_emacclienttxstats[24]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [13])
  );
  FDCPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_12  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [2]),
    .PRE(NlwRenamedSig_OI_emacclienttxstats[24]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [12])
  );
  FDCPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_11  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(NlwRenamedSig_OI_emacclienttxstats[24]),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [3]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [11])
  );
  FDCPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_10  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [4]),
    .PRE(NlwRenamedSig_OI_emacclienttxstats[24]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [10])
  );
  FDCPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_9  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(NlwRenamedSig_OI_emacclienttxstats[24]),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [5]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [9])
  );
  FDCPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_8  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(NlwRenamedSig_OI_emacclienttxstats[24]),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [6]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [8])
  );
  FDCPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_7  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(NlwRenamedSig_OI_emacclienttxstats[24]),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [7]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [7])
  );
  FDCPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_6  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(NlwRenamedSig_OI_emacclienttxstats[24]),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [8]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [6])
  );
  FDCPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_5  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(NlwRenamedSig_OI_emacclienttxstats[24]),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [9]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [5])
  );
  FDCPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_4  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [10]),
    .PRE(NlwRenamedSig_OI_emacclienttxstats[24]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [4])
  );
  FDCPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_3  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_14__and0000 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [11]),
    .PRE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_14__and0001 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [3])
  );
  FDCPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_2  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(NlwRenamedSig_OI_emacclienttxstats[24]),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [12]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [2])
  );
  FDCPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [13]),
    .PRE(NlwRenamedSig_OI_emacclienttxstats[24]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [1])
  );
  FDCPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_0  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_mux0002 [14]),
    .PRE(NlwRenamedSig_OI_emacclienttxstats[24]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT [0])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_3  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_mux0001<11>_wg_cy [4]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_5  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [4]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_4  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [3]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_3  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_2  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [1]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_28  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ATTEMPTS [3]),
    .Q(emacclienttxstats[28])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_27  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ATTEMPTS [2]),
    .Q(emacclienttxstats[27])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_26  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ATTEMPTS [1]),
    .Q(emacclienttxstats[26])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_25  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ATTEMPTS [0]),
    .Q(emacclienttxstats[25])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_23  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_EXCESSIVE_COLLISIONS_1021 ),
    .Q(emacclienttxstats[23])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_22  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_LATE_COLLISION_1092 ),
    .Q(emacclienttxstats[22])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_21  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DEFER_COUNT_DONE_694 ),
    .Q(emacclienttxstats[21])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_20  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED_897 ),
    .Q(emacclienttxstats[20])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_19  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN_1033 ),
    .Q(emacclienttxstats[19])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_18  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [13]),
    .Q(emacclienttxstats[18])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_17  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [12]),
    .Q(emacclienttxstats[17])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_16  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [11]),
    .Q(emacclienttxstats[16])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_15  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [10]),
    .Q(emacclienttxstats[15])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_14  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [9]),
    .Q(emacclienttxstats[14])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_13  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [8]),
    .Q(emacclienttxstats[13])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_12  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [7]),
    .Q(emacclienttxstats[12])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_11  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [6]),
    .Q(emacclienttxstats[11])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_10  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [5]),
    .Q(emacclienttxstats[10])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_9  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [4]),
    .Q(emacclienttxstats[9])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_8  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [3]),
    .Q(emacclienttxstats[8])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_7  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [2]),
    .Q(emacclienttxstats[7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_6  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [1]),
    .Q(emacclienttxstats[6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_5  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BYTE_COUNT [0]),
    .Q(emacclienttxstats[5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_4  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_TX_CONTROL_708 ),
    .Q(emacclienttxstats[4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_3  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2_977 ),
    .Q(emacclienttxstats[3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_2  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_MULTICAST ),
    .Q(emacclienttxstats[2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_BROADCAST ),
    .Q(emacclienttxstats[1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_0  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS_915 ),
    .Q(emacclienttxstats[0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [0]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE_1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE [0]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PAD_PIPE_0  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PAD_698 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PAD_PIPE [0])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDLE  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_1000 ),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDLE_1113 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_15  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_7_772 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [15])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_14  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_6_770 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [14])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_13  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_5_768 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [13])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_12  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_4_766 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [12])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_11  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_3_764 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [11])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_10  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_2_762 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [10])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_9  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_1_760 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [9])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_8  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_0_758 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [8])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_7  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_7_788 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_6  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_6_786 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_5  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_5_784 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_4  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_4_782 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_3  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_3_780 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_2  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_2_778 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_1  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_1_776 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_0  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_0_774 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LEN [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_LENGTH  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_918 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_LENGTH_1095 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_0  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_892 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_MULTI_MATCH  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_0_824 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_MULTI_MATCH_1093 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_LATE_COLLISION  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_LATE_COLLISION_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_983 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_LATE_COLLISION_1092 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_918 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_1090 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_13  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_13_967 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_13_1088 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_12  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_12_965 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_12_1087 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_11  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_11_963 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_11_1086 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_10  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_10_961 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_10_1085 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_9  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_9_959 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_9_1084 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_8  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_8_957 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_8_1083 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_7  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_7_955 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_7_1082 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_6  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_6_953 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_6_1081 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_5  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_5_951 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_5_1080 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_4  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_4_949 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_4_1079 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_3  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_3_947 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_3_1078 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_2  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_2_945 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_2_1077 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_1  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_1_943 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_1_1076 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_0  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_0_941 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_2_0_1075 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_14  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_14_1074 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_13  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [13]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_13_1073 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_12  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [12]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_12_1072 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_11  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [11]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_11_1071 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_10  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [10]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_10_1070 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_9  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [9]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_9_1069 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_8  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [8]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_8_1068 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_7  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [7]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_7_1067 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_6  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [6]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_6_1066 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_5  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [5]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_5_1065 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_4  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [4]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_4_1064 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_3  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [3]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_3_1063 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_2  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_2_1062 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_1  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [1]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_1_1061 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_0  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [0]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_0_1060 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_931 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN_1058 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_SCSH  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SCSH_721 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_SCSH_1056 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE_0  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_696 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [6]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED_1054 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_JUMBO_EN  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/INT_JUMBO_ENABLE_1051 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_JUMBO_EN_1052 )
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_or0001 ),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BURST_START_1050 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE_DONE  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_DONE ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE_DONE_1047 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_7  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_mux0001 [7]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_6  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_mux0001 [6]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_5  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_mux0001 [5]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_4  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_mux0001 [4]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_3  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_mux0001 [3]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_2  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_mux0001 [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_and0000_1032 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN_1033 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_and0004 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_EXTENSION_1031 )
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_not0001_1027 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_or0004 ),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_1029 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_COL  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_COL_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_COL_214 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH_1025 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETST  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETST_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETST_and0001 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETST_1024 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_EXCESSIVE_COLLISIONS  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_EXCESSIVE_COLLISIONS_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EXCESSIVE_COLLISIONS ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_EXCESSIVE_COLLISIONS_1021 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_PRE_DELAY_1018 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_or0004 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_1015 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SLOT_TIME_REACHED  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SLOT_TIME_REACHED_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SLOT_TIME_REACHED_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SLOT_TIME_REACHED_1012 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_BURST_OVER_1009 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/JAM_1006 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_VLAN_EN  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/INT_VLAN_ENABLE_1003 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_VLAN_EN_1004 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CR178124_FIX  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CR178124_FIX_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CR178124_FIX_1002 )
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_or0005 ),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IDL_1000 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_not0001_996 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_RETRANSMIT_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/WFBOT_997 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_7  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(clientemactxifgdelay_5[7]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_6  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(clientemactxifgdelay_5[6]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_5  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(clientemactxifgdelay_5[5]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_4  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(clientemactxifgdelay_5[4]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_3  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(clientemactxifgdelay_5[3]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_2  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(clientemactxifgdelay_5[2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_1  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(clientemactxifgdelay_5[1]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_0  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(clientemactxifgdelay_5[0]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/INT_TX_DATA_VALID_OUT ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_987 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH_985 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/LATE_COL_SAVED_983 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETIFG_980 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2_not0001_976 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2_977 )
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_PRE_REG ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BACK_OFF_TIME_REACHED_975 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_OK  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_OK_not0001_971 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_OK_and0002 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_OK_973 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FCS  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FCS_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FCS_and0001 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FCS_970 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_13  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [13]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_13_967 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_12  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [12]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_12_965 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_11  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [11]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_11_963 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_10  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [10]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_10_961 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_9  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [9]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_9_959 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_8  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [8]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_8_957 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_7  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [7]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_7_955 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_6  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [6]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_6_953 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_5  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [5]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_5_951 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_4  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [4]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_4_949 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_3  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [3]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_3_947 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_2  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_2_945 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_1  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [1]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_1_943 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_0  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_mux0000 [0]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_0_941 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_938 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH_936 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_or0007 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MIFG_934 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_and0001 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/COF_931 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_mux0001 [1]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_0  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_mux0001 [0]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH_not0001_922 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH_and0004 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ETSCSH_924 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_RETRANSMIT  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_RETRANSMIT_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_RETRANSMIT_233 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_EN  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/INT_IFG_DEL_EN_919 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_EN_920 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_not0001_916 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_and0001 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_918 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS_and0001 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS_915 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_REACHED  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_cmp_eq0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/IFG_REACHED_912 )
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_5  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_mux0000 [5]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [5])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_4  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_mux0000 [4]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [4])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_3  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_mux0000 [3]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [3])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_2  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_mux0000 [2]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [2])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_1  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_mux0000 [1]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [1])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_0  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT_mux0000 [0]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/ATTEMPT_COUNT [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED_897 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_IN_PIPE  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_IN_PIPE_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_IN_PIPE_894 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/STATUS_VALID  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_STATUS_VALID ),
    .Q(NlwRenamedSig_OI_emacclienttxstatsvld)
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_892 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_FAIL_890 )
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_14  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_not0002 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [14]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_13  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_not0002 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [13]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [13])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_12  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_not0002 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [12]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [12])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_11  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_not0002 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [11]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [11])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_10  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_not0002 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [10]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [10])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_9  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_not0002 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [9]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [9])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_8  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_not0002 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [8]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [8])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_7  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_not0002 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [7]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [7])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_6  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_not0002 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [6]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [6])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_5  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_not0002 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [5]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [5])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_4  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_not0002 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [4]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [4])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_3  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_not0002 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [3]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [3])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_2  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_not0002 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [2])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_1  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_not0002 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [1]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [1])
  );
  FDE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_0  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_not0002 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_mux0000 [0]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY_856 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_TX_ER_IN_857 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_or0003 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CDS_855 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CFL  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CFL_not0001_850 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CFL_and0002 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CFL_852 )
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ATTEMPTS_3  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/INT_RETRY [3]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ATTEMPTS [3])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ATTEMPTS_2  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/INT_RETRY [2]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ATTEMPTS [2])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ATTEMPTS_1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/INT_RETRY [1]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ATTEMPTS [1])
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ATTEMPTS_0  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/INT_RETRY [0]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_ATTEMPTS [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_not0001_839 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_or0004_840 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PRE_841 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_7  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000 [0]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_7_838 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_6  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000 [1]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_6_836 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_5  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000 [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_5_834 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_4  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000 [3]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_4_832 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_3  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000 [4]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_3_830 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_2  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000 [5]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_2_828 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000 [6]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_1_826 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_0  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_OUT_mux0000 [7]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_0_824 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_7  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_mux0001 [0]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_7_822 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_6  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_mux0001 [1]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_6_820 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_5  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_mux0001 [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_5_818 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_4  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_mux0001 [3]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_4_816 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_3  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_mux0001 [4]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_3_814 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_2  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_mux0001 [5]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_2_812 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_mux0001 [6]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_1_810 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_0  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_mux0001 [7]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_0_808 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH_806 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_7  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_mux0002 [7]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_7_804 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_6  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_mux0002 [6]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_6_802 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_5  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_mux0002 [5]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_5_800 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_4  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_mux0002 [4]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_4_798 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_3  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_mux0002 [3]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_3_796 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_2  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_mux0002 [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_2_794 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_mux0002 [1]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_1_792 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_0  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_mux0002 [0]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_0_790 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_7  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_mux0002 [0]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_7_788 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_6  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_mux0002 [1]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_6_786 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_5  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_mux0002 [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_5_784 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_4  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_mux0002 [3]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_4_782 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_3  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_mux0002 [4]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_3_780 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_2  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_mux0002 [5]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_2_778 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_mux0002 [6]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_1_776 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_0  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_mux0002 [7]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_0_774 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_7  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/INT_TX_DATA_OUT [7]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_7_772 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_6  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/INT_TX_DATA_OUT [6]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_6_770 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_5  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/INT_TX_DATA_OUT [5]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_5_768 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_4  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/INT_TX_DATA_OUT [4]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_4_766 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_3  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/INT_TX_DATA_OUT [3]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_3_764 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_2  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/INT_TX_DATA_OUT [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_2_762 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/INT_TX_DATA_OUT [1]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_1_760 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_0  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/INT_TX_DATA_OUT [0]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_0_758 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_not0001_754 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_and0001 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TX_756 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN_753 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_EARLY_COL  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_EARLY_COL_not0001_748 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_EARLY_COL_and0002 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_EARLY_COL_750 )
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/QUIET  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/QUIET_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/QUIET_and0001 ),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/QUIET_747 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_10  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000 [0]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [10])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_9  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000 [1]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [9])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_8  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000 [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [8])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_7  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000 [3]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_6  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000 [4]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_5  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000 [5]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_4  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000 [6]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_3  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000 [7]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_2  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000 [8]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_1  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000 [9]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_0  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT_mux0000 [10]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/EN_ER_COUNT [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SCSH  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SCSH_not0001_719 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SCSH_or0005 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/SCSH_721 )
  );
  FDPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED2  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED2_not0001_716 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED2_mux0000_717 ),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DEFERRED2_718 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/INT_CRC_MODE_714 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_715 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_713 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DATA_VALID  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/INT_TX_DATA_VALID_OUT ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DATA_VALID_710 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_TX_CONTROL  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_CONTROL ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_TX_CONTROL_708 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/US_TXING  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/US_TXING_not0001_704 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/US_TXING_and0001 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/US_TXING_706 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_CRS  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/INT_CRS_702 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_CRS_703 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/INT_HALF_DUPLEX_700 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_701 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PAD  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PAD_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/PAD_698 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_696 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DEFER_COUNT_DONE  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DEFER_COUNT_DONE_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_COUNT_DONE ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_DEFER_COUNT_DONE_694 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_COL  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(phyemaccol),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_COL_691 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/OVER_512_690 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY_686 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_TX_EN_IN_687 )
  );
  FDCPE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_and0000 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/INT_SPEED_IS_10_100_683 ),
    .PRE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_and0001 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_SPEED_IS_10_100_685 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_or0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_680 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DEFER_678 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_676 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_STATUS_VALID ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_673 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_1_668 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_670 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA_10  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [9]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA_11  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [10]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA_12  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [11]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA_13  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [12]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA_14  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [13]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [14])
  );
  FDPE #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA_0  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA_0_xor0000 ),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA_1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [0]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA_2  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [1]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA_3  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA_4  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [3]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA_5  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [4]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA_6  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [5]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA_7  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [6]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA_8  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [7]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA_9  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [8]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [9])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q_9  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [8]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [9])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q_8  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [7]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [8])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q_7  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [6]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q_6  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [5]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q_5  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [4]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q_4  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [3]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q_3  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [2]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q_2  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [1]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q_1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [0]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q_0  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/prbs_1/SHIFT_DATA [14]),
    .Q(\BU2/U0/TRIMAC_INST/TXGEN/TX_BOC/Q [0])
  );
  LUT3 #(
    .INIT ( 8'h21 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom0  (
    .I0(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [0]),
    .I1(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [1]),
    .I2(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [2]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/address_byte [0])
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom1  (
    .I0(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [0]),
    .I1(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [1]),
    .I2(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [2]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/address_byte [1])
  );
  LUT3 #(
    .INIT ( 8'h00 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom2  (
    .I0(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [0]),
    .I1(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [1]),
    .I2(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [2]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/address_byte [2])
  );
  LUT3 #(
    .INIT ( 8'h00 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom3  (
    .I0(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [0]),
    .I1(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [1]),
    .I2(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [2]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/address_byte [3])
  );
  LUT3 #(
    .INIT ( 8'h00 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom4  (
    .I0(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [0]),
    .I1(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [1]),
    .I2(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [2]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/address_byte [4])
  );
  LUT3 #(
    .INIT ( 8'h00 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom5  (
    .I0(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [0]),
    .I1(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [1]),
    .I2(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [2]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/address_byte [5])
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom6  (
    .I0(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [0]),
    .I1(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [1]),
    .I2(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [2]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/address_byte [6])
  );
  LUT3 #(
    .INIT ( 8'h06 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/dist_rom7  (
    .I0(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [0]),
    .I1(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [1]),
    .I2(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [2]),
    .O(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/address_byte [7])
  );
  FDRE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter_2  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter_not0001_625 ),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/Mcount_counter6 ),
    .R(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter_or0000 ),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [2])
  );
  FDRE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter_1  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter_not0001_625 ),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/Mcount_counter3 ),
    .R(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter_or0000 ),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [1])
  );
  FDRE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter_0  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter_not0001_625 ),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/Mcount_counter ),
    .R(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter_or0000 ),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/counter [0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_comb ),
    .R(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/special_pause_address/match_624 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_comb ),
    .R(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_match_621 )
  );
  FDRE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/specialpauseaddressmatch  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_not0001_511 ),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/specialpauseaddressmatch_mux0000 ),
    .R(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/specialpauseaddressmatch_618 )
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_47  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [47]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [47])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_46  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [46]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [46])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_45  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [45]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [45])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_44  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [44]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [44])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_43  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [43]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [43])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_42  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [42]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [42])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_41  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [41]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [41])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_40  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [40]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [40])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_39  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [39]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [39])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_38  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [38]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [38])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_37  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [37]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [37])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_36  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [36]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [36])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_35  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [35]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [35])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_34  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [34]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [34])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_33  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [33]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [33])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_32  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [32]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [32])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_31  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [31]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [31])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_30  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [30]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [30])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_29  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [29]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [29])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_28  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [28]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [28])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_27  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [27]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [27])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_26  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [26]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [26])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_25  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [25]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [25])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_24  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [24]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [24])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_23  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [23]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [23])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_22  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [22]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [22])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_21  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [21]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [21])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_20  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [20]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [20])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_19  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [19]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [19])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_18  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [18]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [18])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_17  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [17]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [17])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_16  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [16]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [16])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_15  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [15]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [15])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_14  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [14]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [14])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_13  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [13]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [13])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_12  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [12]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [12])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_11  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [11]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [11])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_10  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [10]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [10])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_9  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [9]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [9])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_8  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [8]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [8])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_7  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [7]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [7])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_6  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [6]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [6])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_5  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [5]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [5])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_4  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [4]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [4])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_3  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [3]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [3])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_2  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [2]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [2])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_1  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [1]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [1])
  );
  FDE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_0  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift_mux0001 [0]),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pause_data_shift [0])
  );
  FDRE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/data_valid_reg  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .D(\BU2/U0/TRIMAC_INST/DATA_VALID_EARLY ),
    .R(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/data_valid_reg_520 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcast_match  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcast_match_not0001 ),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcast_match_comb ),
    .R(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcast_match_518 )
  );
  FDRE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_not0001_511 ),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_mux0000 ),
    .R(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_515 )
  );
  FDRE   \BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pauseaddressmatch  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/broadcastaddressmatch_not0001_511 ),
    .D(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pauseaddressmatch_mux0000 ),
    .R(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .Q(\BU2/U0/TRIMAC_INST/addr_filter_top/dynamic_af_gen.dynamic_config/pauseaddressmatch_513 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_0  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[0]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_1  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[1]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_2  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[2]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_3  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[3]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_4  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[4]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_5  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[5]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_6  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[6]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_7  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[7]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_8  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[8]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [8])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_9  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[9]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [9])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_10  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[10]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [10])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_11  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[11]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [11])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_12  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[12]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [12])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_13  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[13]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [13])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_14  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[14]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [14])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_15  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[15]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [15])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_16  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[16]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [16])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_17  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[17]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [17])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_18  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[18]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [18])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_19  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[19]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [19])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_20  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[20]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [20])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_21  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[21]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [21])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_22  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[22]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [22])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_23  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[23]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [23])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_24  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[24]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [24])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_25  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[25]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [25])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_26  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[26]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [26])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_27  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[27]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [27])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_28  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[28]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [28])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_29  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[29]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [29])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_30  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[30]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [30])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_31  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[31]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [31])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_32  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[32]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [32])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_33  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[33]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [33])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_34  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[34]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [34])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_35  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[35]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [35])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_36  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[36]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [36])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_37  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[37]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [37])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_38  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[38]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [38])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_39  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[39]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [39])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_40  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[40]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [40])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_41  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[41]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [41])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_42  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[42]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [42])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_43  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[43]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [43])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_44  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[44]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [44])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_45  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[45]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [45])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_46  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[46]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [46])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_47  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(tieemacconfigvec_9[47]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [47])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_not0001_459 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_461 )
  );
  FDPE   \BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_not0001_457 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_or0006_458 ),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_398 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/ACK_INT  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/INT_TX_ACK_IN ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/ACK_INT_456 )
  );
  FDPE   \BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_REG  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_REG_not0001 ),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_REG_455 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL_mux0001_452 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL_453 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemactxdvld),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG_417 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemacpauseval_6[0]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_1  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemacpauseval_6[1]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_2  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemacpauseval_6[2]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_3  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemacpauseval_6[3]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_4  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemacpauseval_6[4]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_5  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemacpauseval_6[5]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_6  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemacpauseval_6[6]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_7  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemacpauseval_6[7]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_8  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemacpauseval_6[8]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [8])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_9  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemacpauseval_6[9]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [9])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_10  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemacpauseval_6[10]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [10])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_11  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemacpauseval_6[11]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [11])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_12  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemacpauseval_6[12]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [12])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_13  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemacpauseval_6[13]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [13])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_14  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemacpauseval_6[14]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [14])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_15  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemacpauseval_6[15]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [15])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_0  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001 [7]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001 [6]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_2  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001 [5]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_3  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001 [4]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_4  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001 [3]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_5  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001 [2]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_6  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001 [1]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL [6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_7  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL_mux0001 [0]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_CONTROL [7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG_417 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_418 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/ACK_OUT  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX/ACK_COMB ),
    .Q(emacclienttxack)
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1-In ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1_415 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2-In ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2_413 )
  );
  FDPE   \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_4  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_not0002 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_mux0000 [4]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_3  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_not0002 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_mux0000 [3]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [3])
  );
  FDPE   \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_1  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_not0002 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_mux0000 [1]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [1])
  );
  FDPE   \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_0  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_not0002 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_mux0000 [0]),
    .PRE(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_2  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_not0002 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT_mux0000 [2]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX/DATA_COUNT [2])
  );
  MUXF5   \BU2/U0/TRIMAC_INST/FLOW/TX/MUX_ACK_OUT  (
    .I0(\BU2/U0/TRIMAC_INST/INT_TX_ACK_IN ),
    .I1(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_398 ),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX/ACK_COMB )
  );
  MUXF5   \BU2/U0/TRIMAC_INST/FLOW/TX/MUX_ACK_OUT2  (
    .I0(\BU2/U0/TRIMAC_INST/INT_TX_ACK_EARLY_IN ),
    .I1(NlwRenamedSig_OI_emacclienttxstats[24]),
    .S(\BU2/U0/TRIMAC_INST/FLOW/TX/MUX_CONTROL_398 ),
    .O(\NLW_BU2/U0/TRIMAC_INST/FLOW/TX/MUX_ACK_OUT2_O_UNCONNECTED )
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_mux0001 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_388 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_394 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_TO_TX_291 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_390 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_390 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG_391 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_REG  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_388 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_REG_389 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<0>  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_and0000 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [0]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [0]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [0])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<0>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_and0000 ),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [0]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [0])
  );
  XORCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<0>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_and0000 ),
    .LI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [0]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<1>  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_and0000 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [1]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [1]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [1])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<1>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [0]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [1]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [1])
  );
  XORCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<1>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [0]),
    .LI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [1]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT1 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<2>  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_and0000 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [2]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [2]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [2])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<2>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [1]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [2]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [2])
  );
  XORCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<2>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [1]),
    .LI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [2]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT2 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<3>  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_and0000 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [3]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [3]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [3])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<3>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [2]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [3]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [3])
  );
  XORCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<3>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [2]),
    .LI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [3]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT3 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<4>  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_and0000 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [4]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [4]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [4])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<4>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [3]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [4]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [4])
  );
  XORCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<4>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [3]),
    .LI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [4]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT4 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<5>  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_and0000 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [5]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [5]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [5])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<5>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [4]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [5]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [5])
  );
  XORCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<5>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [4]),
    .LI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [5]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT5 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<6>  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_and0000 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [6]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [6]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [6])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<6>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [5]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [6]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [6])
  );
  XORCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<6>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [5]),
    .LI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [6]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT6 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<7>  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_and0000 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [7]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [7]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [7])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<7>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [6]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [7]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [7])
  );
  XORCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<7>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [6]),
    .LI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [7]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT7 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<8>  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_and0000 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [8]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [8]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [8])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<8>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [7]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [8]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [8])
  );
  XORCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<8>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [7]),
    .LI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [8]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT8 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<9>  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_and0000 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [9]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [9]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [9])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<9>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [8]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [9]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [9])
  );
  XORCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<9>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [8]),
    .LI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [9]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT9 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<10>  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_and0000 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [10]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [10]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [10])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<10>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [9]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [10]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [10])
  );
  XORCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<10>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [9]),
    .LI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [10]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT10 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<11>  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_and0000 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [11]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [11]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [11])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<11>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [10]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [11]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [11])
  );
  XORCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<11>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [10]),
    .LI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [11]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT11 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<12>  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_and0000 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [12]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [12]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [12])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<12>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [11]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [12]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [12])
  );
  XORCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<12>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [11]),
    .LI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [12]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT12 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<13>  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_and0000 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [13]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [13]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [13])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<13>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [12]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [13]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [13])
  );
  XORCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<13>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [12]),
    .LI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [13]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT13 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<14>  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_and0000 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [14]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [14]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [14])
  );
  MUXCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<14>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [13]),
    .DI(\NlwRenamedSig_OI_emacclientrxstats[27] ),
    .S(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [14]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [14])
  );
  XORCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<14>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [13]),
    .LI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [14]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT14 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<15>  (
    .I0(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_and0000 ),
    .I1(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [15]),
    .I2(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [15]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [15])
  );
  XORCY   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<15>  (
    .CI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [14]),
    .LI(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [15]),
    .O(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT15 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_0  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_not0001_323 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_not0001_323 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT1 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_2  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_not0001_323 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT2 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_3  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_not0001_323 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT3 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_4  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_not0001_323 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT4 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_5  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_not0001_323 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT5 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_6  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_not0001_323 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT6 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_7  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_not0001_323 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT7 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_8  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_not0001_323 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT8 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [8])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_9  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_not0001_323 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT9 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [9])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_10  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_not0001_323 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT10 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [10])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_11  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_not0001_323 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT11 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [11])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_12  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_not0001_323 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT12 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [12])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_13  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_not0001_323 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT13 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [13])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_14  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_not0001_323 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT14 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [14])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_15  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_not0001_323 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT15 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [15])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_0  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA3 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_2  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA6 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_3  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA9 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_4  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA12 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_5  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA15 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\NlwRenamedSig_OI_emacclientrxstats[0] ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1_289 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/PAUSE_REQ_LOCAL ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX_310 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_0  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [0]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_1  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [1]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_2  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [2]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_3  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [3]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_4  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [4]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_5  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [5]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_6  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [6]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_7  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [7]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [8]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [8])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_9  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [9]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [9])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_10  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [10]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [10])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_11  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [11]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [11])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_12  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [12]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [12])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_13  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [13]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [13])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_14  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [14]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [14])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_15  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [15]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [15])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_TO_TX  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_TO_TX_or0000 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_TO_TX_291 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1_289 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2_287 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2_287 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3_288 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_7  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_7_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_8  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_8_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_8_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [8])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_9  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_8_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_9_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [9])
  );
  FDE   \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_and0000_274 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/DATA [0]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [0])
  );
  FDE   \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_1  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_and0000_274 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/DATA [1]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [1])
  );
  FDE   \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_2  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_and0000_274 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/DATA [2]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [2])
  );
  FDE   \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_3  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_and0000_274 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/DATA [3]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [3])
  );
  FDE   \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_and0000_274 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/DATA [4]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [4])
  );
  FDE   \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_and0000_274 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/DATA [5]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [5])
  );
  FDE   \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_6  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_and0000_274 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/DATA [6]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [6])
  );
  FDE   \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_7  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_and0000_274 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/DATA [7]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_273 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT_not0001_269 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT_271 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_10  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_8_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_10_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [10])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_11  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_8_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_11_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [11])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_14  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_8_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [14])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_12  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_8_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_12_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [12])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_13  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_8_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_13_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [13])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_15  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_8_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_7_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [15])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_0  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_8_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_3  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_11_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_1  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_9_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_2  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_10_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_4  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_12_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_5  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE_13_mux0000 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/PAUSE_VALUE [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT_0  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT_1  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT3 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT_2  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT6 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT_3  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT9 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT_4  (
    .C(rxgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT12 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX/DATA_COUNT [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_GOOD_FRAME_INT  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX_GOOD_FRAME_COMB ),
    .Q(emacclientrxgoodframe)
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_BAD_FRAME_INT  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX_BAD_FRAME_COMB ),
    .Q(emacclientrxbadframe)
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_RETRANSMIT_OUT  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_RETRANSMIT_233 ),
    .Q(emacclienttxretransmit)
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_UNDERRUN_INT  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemactxunderrun),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_UNDERRUN_INT_232 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT_7  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemactxd_4[7]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT [7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT_6  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemactxd_4[6]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT [6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT_5  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemactxd_4[5]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT [5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT_4  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemactxd_4[4]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT [4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT_3  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemactxd_4[3]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT [3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT_2  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemactxd_4[2]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT [2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT_1  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemactxd_4[1]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT [1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT_0  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(clientemactxd_4[0]),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_DATA_INT [0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_DATA_INT_7  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/DATA [7]),
    .Q(emacclientrxd_7[7])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_DATA_INT_6  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/DATA [6]),
    .Q(emacclientrxd_7[6])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_DATA_INT_5  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/DATA [5]),
    .Q(emacclientrxd_7[5])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_DATA_INT_4  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/DATA [4]),
    .Q(emacclientrxd_7[4])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_DATA_INT_3  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/DATA [3]),
    .Q(emacclientrxd_7[3])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_DATA_INT_2  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/DATA [2]),
    .Q(emacclientrxd_7[2])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_DATA_INT_1  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/DATA [1]),
    .Q(emacclientrxd_7[1])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_DATA_INT_0  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/DATA [0]),
    .Q(emacclientrxd_7[0])
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_DATA_VALID_INT  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/RXGEN/DATA_VALID_215 ),
    .Q(emacclientrxdvld)
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_COLLISION_OUT  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/TXGEN/TX_SM1/INT_TX_COL_214 ),
    .Q(emacclienttxcollision)
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/TX_ENABLE_REG  (
    .C(txgmiimiiclk),
    .CE(clientemactxenable),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/TX_ENABLE_REG_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/TX_ENABLE_REG_213 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/RX_ENABLE_REG  (
    .C(rxgmiimiiclk),
    .CE(clientemacrxenable),
    .CLR(\BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT_209 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/RX_ENABLE_REG_and0000 ),
    .Q(\BU2/U0/TRIMAC_INST/FLOW/RX_ENABLE_REG_211 )
  );
  FDCE   \BU2/U0/TRIMAC_INST/FLOW/PAUSE_VECTOR_0  (
    .C(txgmiimiiclk),
    .CE(\BU2/U0/TRIMAC_INST/FLOW/PAUSE_VECTOR_0_not0001 ),
    .CLR(\BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_207 ),
    .D(\BU2/U0/TRIMAC_INST/FLOW/PAUSE_VECTOR_0_mux0000 ),
    .Q(emacclienttxstats[31])
  );
  VCC   \BU2/XST_VCC  (
    .P(\NlwRenamedSig_OI_emacclientrxstats[27] )
  );
  GND   \BU2/XST_GND  (
    .G(NlwRenamedSig_OI_emacclienttxstats[24])
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

    wire GSR;
    wire GTS;
    wire PRLD;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

// synthesis translate_on
