--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml CMD_motors.twx CMD_motors.ncd -o CMD_motors.twr
CMD_motors.pcf -ucf AX309_mapping.ucf

Design file:              CMD_motors.ncd
Physical constraint file: CMD_motors.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12388 paths analyzed, 1156 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.444ns.
--------------------------------------------------------------------------------

Paths for end point PWM_4/Mmult_n00191 (DSP48_X0Y10.C23), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Demux_motors_1/duty_M4_inter_1 (FF)
  Destination:          PWM_4/Mmult_n00191 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      11.384ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.716 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Demux_motors_1/duty_M4_inter_1 to PWM_4/Mmult_n00191
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y27.DQ      Tcko                  0.430   Demux_motors_1/duty_M4_inter<1>
                                                       Demux_motors_1/duty_M4_inter_1
    SLICE_X12Y28.B1      net (fanout=7)        1.032   Demux_motors_1/duty_M4_inter<1>
    SLICE_X12Y28.B       Tilo                  0.254   Demux_motors_1/duty_M4_inter<6>
                                                       PWM_4/Madd_duty[10]_GND_16_o_add_0_OUT_xor<6>11
    DSP48_X0Y9.B6        net (fanout=1)        1.648   PWM_4/duty[10]_GND_16_o_add_0_OUT<6>
    DSP48_X0Y9.P40       Tdspdo_B_P            4.384   PWM_4/Mmult_n0019
                                                       PWM_4/Mmult_n0019
    DSP48_X0Y10.C23      net (fanout=1)        1.386   PWM_4/Mmult_n0019_P40_to_Mmult_n00191
    DSP48_X0Y10.CLK      Tdspdck_C_PREG        2.250   PWM_4/Mmult_n00191
                                                       PWM_4/Mmult_n00191
    -------------------------------------------------  ---------------------------
    Total                                     11.384ns (7.318ns logic, 4.066ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Demux_motors_1/duty_M4_inter_1 (FF)
  Destination:          PWM_4/Mmult_n00191 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      11.153ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.716 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Demux_motors_1/duty_M4_inter_1 to PWM_4/Mmult_n00191
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y27.DQ      Tcko                  0.430   Demux_motors_1/duty_M4_inter<1>
                                                       Demux_motors_1/duty_M4_inter_1
    SLICE_X12Y31.A3      net (fanout=7)        1.267   Demux_motors_1/duty_M4_inter<1>
    SLICE_X12Y31.A       Tilo                  0.254   PWM_4/duty[10]_GND_16_o_add_0_OUT<4>
                                                       PWM_4/Madd_duty[10]_GND_16_o_add_0_OUT_xor<4>11
    DSP48_X0Y9.B4        net (fanout=1)        1.182   PWM_4/duty[10]_GND_16_o_add_0_OUT<4>
    DSP48_X0Y9.P40       Tdspdo_B_P            4.384   PWM_4/Mmult_n0019
                                                       PWM_4/Mmult_n0019
    DSP48_X0Y10.C23      net (fanout=1)        1.386   PWM_4/Mmult_n0019_P40_to_Mmult_n00191
    DSP48_X0Y10.CLK      Tdspdck_C_PREG        2.250   PWM_4/Mmult_n00191
                                                       PWM_4/Mmult_n00191
    -------------------------------------------------  ---------------------------
    Total                                     11.153ns (7.318ns logic, 3.835ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Demux_motors_1/duty_M4_inter_1 (FF)
  Destination:          PWM_4/Mmult_n00191 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      11.133ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.716 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Demux_motors_1/duty_M4_inter_1 to PWM_4/Mmult_n00191
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y27.DQ      Tcko                  0.430   Demux_motors_1/duty_M4_inter<1>
                                                       Demux_motors_1/duty_M4_inter_1
    SLICE_X12Y32.D6      net (fanout=7)        1.118   Demux_motors_1/duty_M4_inter<1>
    SLICE_X12Y32.D       Tilo                  0.254   PWM_4/duty[10]_GND_16_o_add_0_OUT<2>
                                                       PWM_4/Madd_duty[10]_GND_16_o_add_0_OUT_xor<2>11
    DSP48_X0Y9.B2        net (fanout=1)        1.311   PWM_4/duty[10]_GND_16_o_add_0_OUT<2>
    DSP48_X0Y9.P40       Tdspdo_B_P            4.384   PWM_4/Mmult_n0019
                                                       PWM_4/Mmult_n0019
    DSP48_X0Y10.C23      net (fanout=1)        1.386   PWM_4/Mmult_n0019_P40_to_Mmult_n00191
    DSP48_X0Y10.CLK      Tdspdck_C_PREG        2.250   PWM_4/Mmult_n00191
                                                       PWM_4/Mmult_n00191
    -------------------------------------------------  ---------------------------
    Total                                     11.133ns (7.318ns logic, 3.815ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point PWM_4/Mmult_n00191 (DSP48_X0Y10.C36), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Demux_motors_1/duty_M4_inter_1 (FF)
  Destination:          PWM_4/Mmult_n00191 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      11.285ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.716 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Demux_motors_1/duty_M4_inter_1 to PWM_4/Mmult_n00191
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y27.DQ      Tcko                  0.430   Demux_motors_1/duty_M4_inter<1>
                                                       Demux_motors_1/duty_M4_inter_1
    SLICE_X12Y28.B1      net (fanout=7)        1.032   Demux_motors_1/duty_M4_inter<1>
    SLICE_X12Y28.B       Tilo                  0.254   Demux_motors_1/duty_M4_inter<6>
                                                       PWM_4/Madd_duty[10]_GND_16_o_add_0_OUT_xor<6>11
    DSP48_X0Y9.B6        net (fanout=1)        1.648   PWM_4/duty[10]_GND_16_o_add_0_OUT<6>
    DSP48_X0Y9.P47       Tdspdo_B_P            4.384   PWM_4/Mmult_n0019
                                                       PWM_4/Mmult_n0019
    DSP48_X0Y10.C36      net (fanout=18)       1.287   PWM_4/Mmult_n0019_P47_to_Mmult_n00191
    DSP48_X0Y10.CLK      Tdspdck_C_PREG        2.250   PWM_4/Mmult_n00191
                                                       PWM_4/Mmult_n00191
    -------------------------------------------------  ---------------------------
    Total                                     11.285ns (7.318ns logic, 3.967ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Demux_motors_1/duty_M4_inter_1 (FF)
  Destination:          PWM_4/Mmult_n00191 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      11.054ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.716 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Demux_motors_1/duty_M4_inter_1 to PWM_4/Mmult_n00191
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y27.DQ      Tcko                  0.430   Demux_motors_1/duty_M4_inter<1>
                                                       Demux_motors_1/duty_M4_inter_1
    SLICE_X12Y31.A3      net (fanout=7)        1.267   Demux_motors_1/duty_M4_inter<1>
    SLICE_X12Y31.A       Tilo                  0.254   PWM_4/duty[10]_GND_16_o_add_0_OUT<4>
                                                       PWM_4/Madd_duty[10]_GND_16_o_add_0_OUT_xor<4>11
    DSP48_X0Y9.B4        net (fanout=1)        1.182   PWM_4/duty[10]_GND_16_o_add_0_OUT<4>
    DSP48_X0Y9.P47       Tdspdo_B_P            4.384   PWM_4/Mmult_n0019
                                                       PWM_4/Mmult_n0019
    DSP48_X0Y10.C36      net (fanout=18)       1.287   PWM_4/Mmult_n0019_P47_to_Mmult_n00191
    DSP48_X0Y10.CLK      Tdspdck_C_PREG        2.250   PWM_4/Mmult_n00191
                                                       PWM_4/Mmult_n00191
    -------------------------------------------------  ---------------------------
    Total                                     11.054ns (7.318ns logic, 3.736ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Demux_motors_1/duty_M4_inter_1 (FF)
  Destination:          PWM_4/Mmult_n00191 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      11.034ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.716 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Demux_motors_1/duty_M4_inter_1 to PWM_4/Mmult_n00191
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y27.DQ      Tcko                  0.430   Demux_motors_1/duty_M4_inter<1>
                                                       Demux_motors_1/duty_M4_inter_1
    SLICE_X12Y32.D6      net (fanout=7)        1.118   Demux_motors_1/duty_M4_inter<1>
    SLICE_X12Y32.D       Tilo                  0.254   PWM_4/duty[10]_GND_16_o_add_0_OUT<2>
                                                       PWM_4/Madd_duty[10]_GND_16_o_add_0_OUT_xor<2>11
    DSP48_X0Y9.B2        net (fanout=1)        1.311   PWM_4/duty[10]_GND_16_o_add_0_OUT<2>
    DSP48_X0Y9.P47       Tdspdo_B_P            4.384   PWM_4/Mmult_n0019
                                                       PWM_4/Mmult_n0019
    DSP48_X0Y10.C36      net (fanout=18)       1.287   PWM_4/Mmult_n0019_P47_to_Mmult_n00191
    DSP48_X0Y10.CLK      Tdspdck_C_PREG        2.250   PWM_4/Mmult_n00191
                                                       PWM_4/Mmult_n00191
    -------------------------------------------------  ---------------------------
    Total                                     11.034ns (7.318ns logic, 3.716ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

Paths for end point PWM_4/Mmult_n00191 (DSP48_X0Y10.C1), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Demux_motors_1/duty_M4_inter_1 (FF)
  Destination:          PWM_4/Mmult_n00191 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      11.154ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.716 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Demux_motors_1/duty_M4_inter_1 to PWM_4/Mmult_n00191
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y27.DQ      Tcko                  0.430   Demux_motors_1/duty_M4_inter<1>
                                                       Demux_motors_1/duty_M4_inter_1
    SLICE_X12Y28.B1      net (fanout=7)        1.032   Demux_motors_1/duty_M4_inter<1>
    SLICE_X12Y28.B       Tilo                  0.254   Demux_motors_1/duty_M4_inter<6>
                                                       PWM_4/Madd_duty[10]_GND_16_o_add_0_OUT_xor<6>11
    DSP48_X0Y9.B6        net (fanout=1)        1.648   PWM_4/duty[10]_GND_16_o_add_0_OUT<6>
    DSP48_X0Y9.P18       Tdspdo_B_P            4.384   PWM_4/Mmult_n0019
                                                       PWM_4/Mmult_n0019
    DSP48_X0Y10.C1       net (fanout=1)        1.156   PWM_4/Mmult_n0019_P18_to_Mmult_n00191
    DSP48_X0Y10.CLK      Tdspdck_C_PREG        2.250   PWM_4/Mmult_n00191
                                                       PWM_4/Mmult_n00191
    -------------------------------------------------  ---------------------------
    Total                                     11.154ns (7.318ns logic, 3.836ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Demux_motors_1/duty_M4_inter_1 (FF)
  Destination:          PWM_4/Mmult_n00191 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.923ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.716 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Demux_motors_1/duty_M4_inter_1 to PWM_4/Mmult_n00191
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y27.DQ      Tcko                  0.430   Demux_motors_1/duty_M4_inter<1>
                                                       Demux_motors_1/duty_M4_inter_1
    SLICE_X12Y31.A3      net (fanout=7)        1.267   Demux_motors_1/duty_M4_inter<1>
    SLICE_X12Y31.A       Tilo                  0.254   PWM_4/duty[10]_GND_16_o_add_0_OUT<4>
                                                       PWM_4/Madd_duty[10]_GND_16_o_add_0_OUT_xor<4>11
    DSP48_X0Y9.B4        net (fanout=1)        1.182   PWM_4/duty[10]_GND_16_o_add_0_OUT<4>
    DSP48_X0Y9.P18       Tdspdo_B_P            4.384   PWM_4/Mmult_n0019
                                                       PWM_4/Mmult_n0019
    DSP48_X0Y10.C1       net (fanout=1)        1.156   PWM_4/Mmult_n0019_P18_to_Mmult_n00191
    DSP48_X0Y10.CLK      Tdspdck_C_PREG        2.250   PWM_4/Mmult_n00191
                                                       PWM_4/Mmult_n00191
    -------------------------------------------------  ---------------------------
    Total                                     10.923ns (7.318ns logic, 3.605ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Demux_motors_1/duty_M4_inter_1 (FF)
  Destination:          PWM_4/Mmult_n00191 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.903ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.716 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Demux_motors_1/duty_M4_inter_1 to PWM_4/Mmult_n00191
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y27.DQ      Tcko                  0.430   Demux_motors_1/duty_M4_inter<1>
                                                       Demux_motors_1/duty_M4_inter_1
    SLICE_X12Y32.D6      net (fanout=7)        1.118   Demux_motors_1/duty_M4_inter<1>
    SLICE_X12Y32.D       Tilo                  0.254   PWM_4/duty[10]_GND_16_o_add_0_OUT<2>
                                                       PWM_4/Madd_duty[10]_GND_16_o_add_0_OUT_xor<2>11
    DSP48_X0Y9.B2        net (fanout=1)        1.311   PWM_4/duty[10]_GND_16_o_add_0_OUT<2>
    DSP48_X0Y9.P18       Tdspdo_B_P            4.384   PWM_4/Mmult_n0019
                                                       PWM_4/Mmult_n0019
    DSP48_X0Y10.C1       net (fanout=1)        1.156   PWM_4/Mmult_n0019_P18_to_Mmult_n00191
    DSP48_X0Y10.CLK      Tdspdck_C_PREG        2.250   PWM_4/Mmult_n00191
                                                       PWM_4/Mmult_n00191
    -------------------------------------------------  ---------------------------
    Total                                     10.903ns (7.318ns logic, 3.585ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SPI_transceiver_1/SPI_receiver_1/data_4 (SLICE_X17Y16.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SPI_transceiver_1/SPI_receiver_1/data_4 (FF)
  Destination:          SPI_transceiver_1/SPI_receiver_1/data_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SPI_transceiver_1/SPI_receiver_1/data_4 to SPI_transceiver_1/SPI_receiver_1/data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y16.AQ      Tcko                  0.198   SPI_transceiver_1/SPI_receiver_1/data<7>
                                                       SPI_transceiver_1/SPI_receiver_1/data_4
    SLICE_X17Y16.A6      net (fanout=2)        0.023   SPI_transceiver_1/SPI_receiver_1/data<4>
    SLICE_X17Y16.CLK     Tah         (-Th)    -0.215   SPI_transceiver_1/SPI_receiver_1/data<7>
                                                       SPI_transceiver_1/SPI_receiver_1/Mmux_data[4]_mosi_MUX_47_o11
                                                       SPI_transceiver_1/SPI_receiver_1/data_4
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point SPI_transceiver_1/SPI_receiver_1/data_0 (SLICE_X13Y15.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SPI_transceiver_1/SPI_receiver_1/data_0 (FF)
  Destination:          SPI_transceiver_1/SPI_receiver_1/data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SPI_transceiver_1/SPI_receiver_1/data_0 to SPI_transceiver_1/SPI_receiver_1/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y15.AQ      Tcko                  0.198   SPI_transceiver_1/SPI_receiver_1/data<3>
                                                       SPI_transceiver_1/SPI_receiver_1/data_0
    SLICE_X13Y15.A6      net (fanout=2)        0.024   SPI_transceiver_1/SPI_receiver_1/data<0>
    SLICE_X13Y15.CLK     Tah         (-Th)    -0.215   SPI_transceiver_1/SPI_receiver_1/data<3>
                                                       SPI_transceiver_1/SPI_receiver_1/Mmux_data[0]_mosi_MUX_51_o11
                                                       SPI_transceiver_1/SPI_receiver_1/data_0
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.413ns logic, 0.024ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Paths for end point SPI_transceiver_1/SPI_receiver_1/data_7 (SLICE_X17Y16.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SPI_transceiver_1/SPI_receiver_1/data_7 (FF)
  Destination:          SPI_transceiver_1/SPI_receiver_1/data_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SPI_transceiver_1/SPI_receiver_1/data_7 to SPI_transceiver_1/SPI_receiver_1/data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y16.DQ      Tcko                  0.198   SPI_transceiver_1/SPI_receiver_1/data<7>
                                                       SPI_transceiver_1/SPI_receiver_1/data_7
    SLICE_X17Y16.D6      net (fanout=2)        0.025   SPI_transceiver_1/SPI_receiver_1/data<7>
    SLICE_X17Y16.CLK     Tah         (-Th)    -0.215   SPI_transceiver_1/SPI_receiver_1/data<7>
                                                       SPI_transceiver_1/SPI_receiver_1/Mmux_data[7]_mosi_MUX_44_o11
                                                       SPI_transceiver_1/SPI_receiver_1/data_7
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.041ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.959ns (337.952MHz) (Tdspper_PREG)
  Physical resource: PWM_4/Mmult_n00191/CLK
  Logical resource: PWM_4/Mmult_n00191/CLK
  Location pin: DSP48_X0Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.041ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.959ns (337.952MHz) (Tdspper_PREG)
  Physical resource: PWM_3/Mmult_n00191/CLK
  Logical resource: PWM_3/Mmult_n00191/CLK
  Location pin: DSP48_X0Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.041ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.959ns (337.952MHz) (Tdspper_PREG)
  Physical resource: PWM_2/Mmult_n00191/CLK
  Logical resource: PWM_2/Mmult_n00191/CLK
  Location pin: DSP48_X0Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.444|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12388 paths, 0 nets, and 1948 connections

Design statistics:
   Minimum period:  11.444ns{1}   (Maximum frequency:  87.382MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Mar 14 21:04:12 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4570 MB



