// Testbench for sequencer_vec's PER-LAYER WEIGHT STREAMING path
// (WEIGHT_STREAM_PER_LAYER=1, PORT-NOTES.md "per-layer weight streaming"):
// a variant of tb_seq_vec_kv.sv that stages the SAME wrom.mem content into
// a SIMULATED DDR3 image (via mig_behav_model, the same one tb_weight_
// loader_ddr.sv uses) instead of bulk-loading it into weight_bank_tdp via
// wl_we, then drives the SAME PLEN prompt + NGEN greedy feedback passes --
// this exercises weight_loader_ddr triggered INTERNALLY, mid-inference, by
// sequencer_vec's own S_STRW state, for the first time (every prior real
// use of weight_loader_ddr, including tb_weight_loader_ddr.sv's own gate,
// only ever triggered it externally, once). Gate: the generated token
// stream must be BIT-IDENTICAL to tb_seq_vec_kv.sv's own (same checkpoint,
// same prompt, same seed) -- proving streaming reproduces the fully-
// resident design's exact behavior, not a separate golden reference.
//
// Compile alongside (no run_*.py harness yet, matching tb_weight_loader_
// ddr.sv's own "no run_*.py harness yet" precedent -- -DSYNTHESIS bracketed
// around JUST mig_read_engine/sync_fifo via a `define SYNTHESIS shim, since
// weight_bank_tdp.sv itself must NOT see SYNTHESIS defined):
//   fabric/stage3/rtl/*.sv (the SAME RTL_FILES list run_vec_kv.py uses)
//   fabric/genesys2/rtl/weight_loader_ddr.sv
//   fabric/genesys2/tb/mig_behav_model.sv
//   <define_synth.sv shim>
//   <ai_accel>/rtl/accelerator/streamer/mig_read_engine.sv
//   <ai_accel>/rtl/accelerator/common/sync_fifo.sv
//   fabric/stage3/tb/tb_seq_vec_kv_stream.sv
// plus wrom.mem (and the other ROMs run_vec_kv.py's own run() already
// generates) in the run directory -- reuse, don't regenerate.
`timescale 1ns / 1ps
`ifndef PVAL
 `define PVAL 8
`endif
`ifndef WROMN
 `define WROMN 199936
`endif
`ifndef LVAL
 `define LVAL 16
`endif
`ifndef TMAXVAL
 `define TMAXVAL 256
`endif
`ifndef PLEN
 `define PLEN 4
`endif
`ifndef NGEN
 `define NGEN 6
`endif
`ifndef SEEDVAL
 `define SEEDVAL 0
`endif
`ifndef DVAL
 `define DVAL 256
`endif
`ifndef NLAYERVAL
 `define NLAYERVAL 4
`endif
`ifndef NHEADVAL
 `define NHEADVAL 4
`endif
`ifndef VOCABVAL
 `define VOCABVAL 193
`endif
// WWORDSVAL: the shrunk, per-block resident-window size streaming actually
// needs (>= max(GW_BLK, GW_HEAD, GW_EMB) for the checkpoint under test --
// the whole point of this gate; NOT WROMN, which is the full image's own
// size and only sizes the SIMULATED DDR3 image below).
`ifndef WWORDSVAL
 `define WWORDSVAL 3072
`endif
module tb;
    localparam integer P     = `PVAL;
    localparam integer LANES = `LVAL;
    localparam integer TMAXP = `TMAXVAL;
    localparam integer DP      = `DVAL;
    localparam integer NLAYERP = `NLAYERVAL;
    localparam integer NHEADP  = `NHEADVAL;
    localparam integer VOCABP  = `VOCABVAL;
    localparam integer WWORDSP = `WWORDSVAL;
    // tok/tok_out/prompt/stream width: was hardcoded 9 bits -- must track
    // sequencer_vec's own VIDXW (fabric/genesys2/PORT-NOTES.md "word-level
    // vocabulary").
    localparam integer VIDXWP = $clog2(VOCABP);
    localparam integer WBITS = LANES * 4;
    localparam integer SUBW  = WBITS / 32;
    localparam integer PLEN  = `PLEN;
    localparam integer NGEN  = `NGEN;
    localparam integer NPASS = PLEN + NGEN - 1;
    localparam integer ADDR_W = 29;
    localparam integer DATA_W = 256;

    reg clk = 1'b0; always #5 clk = ~clk;
    reg rst, go;
    reg [VIDXWP-1:0] tok;
    reg [8:0] pos;
    reg [1:0] dbg_stop_r;
    reg [3:0] dbg_stop_block_r;
    reg [3:0]  rsel;
    reg [15:0] raddr;  // widened Sec8 item 13 (was 11 bits, silently wrapped rd_sel=8 head-logit reads past index 2047)
    wire done;
    wire [VIDXWP-1:0] tok_out;
    wire signed [63:0] rdata;
    reg [31:0] seed_r; reg seed_we_r;

    // ---- DMA fabric for the per-layer weight-stream trigger: a real
    // mig_read_engine + behavioral MIG, exactly like tb_weight_loader_
    // ddr.sv's own plumbing -- sequencer_vec's WEIGHT_DDR_BACKED=1 generate
    // block instantiates weight_loader_ddr INTERNALLY, so this testbench
    // only needs to supply the OUTER DDR3-side fabric it plugs into. -----
    wire        wl_rd_req_valid, wl_rd_req_ready;
    wire [ADDR_W-1:0] wl_rd_req_addr;
    wire        wl_rd_ret_valid, wl_rd_ret_ready;
    wire [DATA_W-1:0] wl_rd_ret_data;
    wire        wld_ld_done;
    // FIXATION-WORD-CDC-INVESTIGATION.md Sec8 item 1: same free-running
    // CRC32 real hardware exposes via KEVGPT_REG_WEIGHT_STREAM_CRC --
    // simulation's own value here, for a real captured seed, is the
    // "expected" value to compare real hardware's own report against.
    wire [31:0] weight_stream_crc;
    // FIXATION-WORD-POSTMORTEM.md item 6: same real-hardware readback tap
    // (weight_bank_tdp's port A, via KEVGPT_REG_WBDIAG_*) -- driven here to
    // verify the new RTL plumbing itself before trusting a real-hardware
    // capture (bit-honest before fast).
    reg  [$clog2(WWORDSP)-1:0] wbdiag_addr_tb;
    wire [LANES*8-1:0]         wbdiag_pair_tb;  // {odd, even} -- DP=1 column-parity halves

    wire              rd_cmd_valid;
    wire [ADDR_W-1:0] rd_cmd_addr;
    wire              app_rdy;
    wire [DATA_W-1:0] app_rd_data;
    wire              app_rd_data_valid;
    localparam [2:0] MIG_CMD_READ = 3'b001;

    mig_read_engine #(.ADDR_W(ADDR_W), .DATA_W(DATA_W), .RETURN_DEPTH(32),
                       .MAX_OUTSTANDING(16), .SAFETY_MARGIN(4)) u_rd_engine (
        .clk_i(clk), .rst_ni(!rst),
        .req_valid_i(wl_rd_req_valid), .req_ready_o(wl_rd_req_ready), .req_addr_i(wl_rd_req_addr),
        .cmd_valid_o(rd_cmd_valid), .cmd_grant_i(app_rdy), .cmd_addr_o(rd_cmd_addr),
        .app_rd_data_i(app_rd_data), .app_rd_data_valid_i(app_rd_data_valid),
        .ret_valid_o(wl_rd_ret_valid), .ret_ready_i(wl_rd_ret_ready), .ret_data_o(wl_rd_ret_data),
        .outstanding_o(), .credit_stall_cycles_o(), .overflow_error_o()
    );

    // MEM_WORDS covers the FULL wrom.mem image (all blocks + head + embed
    // tables) -- reuse WROMN, the same total this checkpoint's own
    // write_mems_wideword output already sizes to.
    mig_behav_model #(.ADDR_W(ADDR_W), .DATA_W(DATA_W), .MEM_WORDS(`WROMN), .READ_LATENCY(9)) u_mem (
        .clk_i(clk), .rst_ni(!rst),
        .app_addr_i(rd_cmd_addr), .app_cmd_i(MIG_CMD_READ), .app_en_i(rd_cmd_valid), .app_rdy_o(app_rdy),
        .app_wdf_data_i({DATA_W{1'b0}}), .app_wdf_mask_i({(DATA_W/8){1'b1}}),
        .app_wdf_wren_i(1'b0), .app_wdf_end_i(1'b0), .app_wdf_rdy_o(),
        .app_rd_data_o(app_rd_data), .app_rd_data_valid_o(app_rd_data_valid), .app_rd_data_end_o()
    );

    // D3/D_MLP follow this codebase's fixed 3x/4x-of-D convention, matching
    // tb_seq_vec_kv.sv's own DUT instantiation exactly except for the new
    // WEIGHT_DDR_BACKED/WEIGHT_STREAM_PER_LAYER/WWORDS/WEIGHTS_DDR_BASE
    // parameters and the wl_rd_*/wld_ld_done port wiring those require.
    sequencer_vec #(.P(P), .LANES(LANES), .TMAX(TMAXP), .D(DP), .D3(3*DP),
                     .D_MLP(4*DP), .NLAYER(NLAYERP), .NHEAD(NHEADP), .VOCAB(VOCABP),
                     .WWORDS(WWORDSP), .WEIGHT_DDR_BACKED(1),
                     .WEIGHT_STREAM_PER_LAYER(1), .WEIGHTS_DDR_BASE(0)) dut (
        .clk(clk), .rst(rst), .go(go), .tok_id(tok), .pos(pos), .done(done),
        .tok_out(tok_out), .rd_sel(rsel), .rd_addr(raddr), .rd_data(rdata),
        .wl_rst(1'b0), .wl_we(1'b0), .wl_data(32'd0), .dbg_stop(dbg_stop_r),
        .dbg_stop_block(dbg_stop_block_r),
        .seed(seed_r), .seed_we(seed_we_r),
        // KV cache stays resident (kv_bank.sv) -- unrelated to this gate,
        // KV_DDR_BACKED defaults to 0, these ports go unused same as
        // tb_seq_vec_kv.sv's own (unconnected) instantiation.
        .kv_wr_pkt_valid(), .kv_wr_pkt_ready(1'b0), .kv_wr_pkt_addr(),
        .kv_wr_pkt_data(), .kv_wr_pkt_mask(), .kv_wr_ack_valid(1'b0),
        .kv_wr_ack_ready(), .kv_rd_req_valid(), .kv_rd_req_ready(1'b0),
        .kv_rd_req_addr(), .kv_rd_ret_valid(1'b0), .kv_rd_ret_ready(),
        .kv_rd_ret_data(256'd0),
        // firmware-facing WLD_* ports unused under streaming (S_STRW drives
        // weight_loader_ddr internally instead) -- tied off.
        .wld_ld_start(1'b0), .wld_ld_ddr_addr(29'd0), .wld_ld_words(32'd0),
        .wld_ld_done(wld_ld_done),
        .wl_rd_req_valid(wl_rd_req_valid), .wl_rd_req_ready(wl_rd_req_ready),
        .wl_rd_req_addr(wl_rd_req_addr),
        .wl_rd_ret_valid(wl_rd_ret_valid), .wl_rd_ret_ready(wl_rd_ret_ready),
        .wl_rd_ret_data(wl_rd_ret_data),
        .weight_stream_crc(weight_stream_crc),
        .wbdiag_addr(wbdiag_addr_tb), .wbdiag_pair(wbdiag_pair_tb));

    reg [VIDXWP-1:0] prompt [0:PLEN-1];
    reg [VIDXWP-1:0] stream [0:PLEN+NGEN-1];
    integer i, fs, fc, cyc0, pi;
    integer dbgcyc = 0;

    initial begin
        rst = 1'b1; go = 1'b0; tok = 0; pos = 9'd0; rsel = 0; raddr = 0;
        seed_r = 32'b0; seed_we_r = 1'b0; wbdiag_addr_tb = 0; dbg_stop_r = 2'd0;
        dbg_stop_block_r = 4'd0;
        // stage the FULL weight image into the simulated DDR3 directly --
        // WBITS(=LANES*4)=256=DATA_W at LANES=64, so one wrom.mem line is
        // exactly one DMA beat; no unpacking arithmetic of its own here,
        // same as tb_weight_loader_ddr.sv's own beat-for-word equivalence.
        $readmemh("wrom.mem", u_mem.mem);
        $readmemh("prompt.mem", prompt);
        for (i = 0; i < PLEN; i = i + 1) stream[i] = prompt[i];
        repeat (4) @(posedge clk); #1; rst = 1'b0; @(posedge clk); #1;

        fc = $fopen("cycs_stream.out", "w");
        for (pi = 0; pi < NPASS; pi = pi + 1) begin
            if (pi == PLEN-1 && `SEEDVAL != 0) begin
                seed_r = `SEEDVAL; seed_we_r = 1'b1; @(posedge clk); #1; seed_we_r = 1'b0;
            end
            tok = stream[pi]; pos = pi[8:0];
            cyc0 = dbgcyc;
            go = 1'b1; @(posedge clk); #1; go = 1'b0;
            wait (done == 1'b1); @(posedge clk); #1;
            $fwrite(fc, "%0d\n", dbgcyc - cyc0);
            if (pi + 1 >= PLEN) begin
                stream[pi+1] = tok_out;
                $display("GEN pos=%0d tok=%0d", pi, tok_out);
            end
        end
        $fclose(fc);
        fs = $fopen("stream_stream.out", "w");
        for (i = PLEN; i < PLEN + NGEN; i = i + 1) $fwrite(fs, "%0d\n", stream[i]);
        $fclose(fs);
        $display("WEIGHT_STREAM_CRC,0x%08x", weight_stream_crc);

        // ---- FIXATION-WORD-POSTMORTEM.md item 6: verify the new wbdiag
        // readback tap against the known-correct source directly. Only
        // meaningful at LANES=64 (this testbench's own header comment: one
        // wrom.mem line IS one 256-bit DMA beat IS one weight_bank_tdp row
        // at that LANES value, no sub-beat unpacking arithmetic in play) --
        // skip otherwise rather than risk a false PASS/FAIL from an
        // unaccounted-for unit mismatch. Checks vocab id 2213's ("care")
        // own group (2213/64=34, 2213%64=37 -- weight_bank_tdp rows
        // 34*128..34*128+127) plus row 0 as a boundary-free sanity anchor.
        // Read IMMEDIATELY after the loop above, before any further reload
        // could overwrite the head block's single-buffered image -- same
        // timing constraint real hardware's own firmware dump has to respect.
        if (LANES == 64) begin : wbdiag_check
            integer r, wbd_fail, target_vocab, group;
            reg [255:0] expect_row, got_row;
            wbd_fail = 0;
            target_vocab = (VOCABP > 2213) ? 2213 : 0;
            group = target_vocab / 64;
            $display("WBDIAG_CHECK_START,target_vocab=%0d,group=%0d,lane=%0d",
                      target_vocab, group, target_vocab % 64);
            for (r = -1; r < 128; r = r + 1) begin
                if (r == -1) wbdiag_addr_tb = 0;              // sanity anchor
                else         wbdiag_addr_tb = group*128 + r;  // group's own 128 rows
                @(posedge clk); #1;                            // settle: 1-cyc registered read + margin
                // DP=1 column-parity split: raddr_a's LSB is ignored by the
                // memory itself -- rword_a (pair low half) always returns
                // the EVEN bank, rword1_a (pair high half) always the ODD
                // one. Select by the target row's own LSB, same fix as
                // xheep_kevgpt_peripheral.sv's wbdiag_data mux.
                got_row    = wbdiag_addr_tb[0] ? wbdiag_pair_tb[LANES*8-1:LANES*4]
                                                : wbdiag_pair_tb[LANES*4-1:0];
                expect_row = u_mem.mem[dut.WB_HEAD + wbdiag_addr_tb];
                if (got_row !== expect_row) begin
                    wbd_fail = wbd_fail + 1;
                    if (wbd_fail <= 5)
                        $display("WBDIAG_CHECK_MISMATCH,row=%0d,got=%064x,expect=%064x",
                                  wbdiag_addr_tb, got_row, expect_row);
                end
            end
            $display("WBDIAG_CHECK_VERDICT,match=%0d,rows_checked=129,mismatches=%0d",
                      (wbd_fail == 0), wbd_fail);
        end else begin
            $display("WBDIAG_CHECK_SKIPPED,LANES=%0d (only meaningful at LANES=64)", LANES);
        end

        // ---- "check QKV/attention/MLP weights the same way" -- verifies
        // dbg_stop's own real behavior for the first time (never exercised
        // by any application before) AND that the whole block's weight
        // image (QKV+proj+FC+MP, one single per-layer reload under
        // WEIGHT_STREAM_PER_LAYER=1 -- confirmed by reading sequencer_vec.sv
        // directly: g_wbase for each matrix is just an offset selector into
        // an already-loaded image, S_STRW only fires once per layer, before
        // QKV) is ALL simultaneously resident at a single dbg_stop halt, so
        // one stop checks all four matrix types, not just the one dbg_stop
        // happens to name in its own comment ("stop after LN2" halts with
        // PROJ's own weights the freshest-used, but QKV/FC/MP are still
        // resident from the same one-time block-0 reload). Fresh reset first
        // (matching a real diagnostic run at boot, before any real
        // generation) so this doesn't depend on/disturb the run above.
        if (LANES == 64) begin : dbg_stop_check
            integer k, wbd_fail2, cyc_before, cyc_after;
            reg [255:0] expect_row, got_row;
            // {name, w_base, K} for QKV/PROJ/FC/MP, blk=0 (base offset 0 in
            // wrom.mem -- blk*GW_BLK*WBYTES_STRM=0 for blk=0), channel 0 of each.
            reg [31:0] wbase_list [0:3];
            reg [31:0] k_list     [0:3];
            wbase_list[0] = dut.WB_QKV;  k_list[0] = dut.D;
            wbase_list[1] = dut.WB_PROJ; k_list[1] = dut.D;
            wbase_list[2] = dut.WB_FC;   k_list[2] = dut.D;
            wbase_list[3] = dut.WB_MP;   k_list[3] = dut.D_MLP;

            rst <= 1'b1; @(posedge clk); #1; rst <= 1'b0; @(posedge clk); #1;
            dbg_stop_r = 2'd2;  // stop after LN2 (after proj; QKV/FC/MP still resident from the one block-0 reload)
            cyc_before = dbgcyc;
            tok = prompt[0]; pos = 9'd0;
            go = 1'b1; @(posedge clk); #1; go = 1'b0;
            wait (done == 1'b1); @(posedge clk); #1;
            cyc_after = dbgcyc;
            $display("DBG_STOP_CHECK,halted_early=%0d,cyc=%0d", (cyc_after-cyc_before) < 10000, cyc_after-cyc_before);

            for (pi = 0; pi < 4; pi = pi + 1) begin
                wbd_fail2 = 0;
                for (k = 0; k < k_list[pi]; k = k + 1) begin
                    wbdiag_addr_tb = wbase_list[pi] + k;  // channel 0: group=0, row = w_base + 0*K + k
                    @(posedge clk); #1;
                    got_row    = wbdiag_addr_tb[0] ? wbdiag_pair_tb[LANES*8-1:LANES*4]
                                                    : wbdiag_pair_tb[LANES*4-1:0];
                    expect_row = u_mem.mem[wbdiag_addr_tb];  // blk=0 -> word offset 0 base in wrom.mem
                    if (got_row !== expect_row) wbd_fail2 = wbd_fail2 + 1;
                end
                case (pi)
                    0: $display("BLOCK_CHECK,matrix=QKV,channel=0,rows=%0d,mismatches=%0d", k_list[pi], wbd_fail2);
                    1: $display("BLOCK_CHECK,matrix=PROJ,channel=0,rows=%0d,mismatches=%0d", k_list[pi], wbd_fail2);
                    2: $display("BLOCK_CHECK,matrix=FC,channel=0,rows=%0d,mismatches=%0d", k_list[pi], wbd_fail2);
                    3: $display("BLOCK_CHECK,matrix=MP,channel=0,rows=%0d,mismatches=%0d", k_list[pi], wbd_fail2);
                endcase
            end
            dbg_stop_r = 2'd0;  // restore normal operation
        end

        // ---- "extend dbg_stop to check layer 1" -- verifies the new
        // dbg_stop_block port halts at BLOCK 1 instead of block 0 (never
        // exercised before this), and that rd_sel/rd_addr correctly expose
        // block 1's own activations at that halt. Real prompt "in the
        // forest" (ids 6915/14452/5384, data/word_v16384/meta.json) --
        // same scenario item 10's own block-0 check used. Values are
        // $display'd, not compared in-Verilog (no convenient in-memory
        // golden source the way wrom.mem served the weight checks) --
        // diffed externally against a Python golden reference
        // (model.goformer_kvq.IntKVQSequencer, same bi=1 _attn_step/
        // _mlp_step calls, sink-captured) after the run.
        if (VOCABP > 14452) begin : dbg_stop_block1_check
            integer bi;
            rst <= 1'b1; @(posedge clk); #1; rst <= 1'b0; @(posedge clk); #1;
            tok = 6915; pos = 9'd0; go = 1'b1; @(posedge clk); #1; go = 1'b0;
            wait (done == 1'b1); @(posedge clk); #1;
            tok = 14452; pos = 9'd1; go = 1'b1; @(posedge clk); #1; go = 1'b0;
            wait (done == 1'b1); @(posedge clk); #1;

            dbg_stop_r = 2'd3; dbg_stop_block_r = 4'd1;  // stop after block 1
            tok = 5384; pos = 9'd2; go = 1'b1; @(posedge clk); #1; go = 1'b0;
            wait (done == 1'b1); @(posedge clk); #1;
            $display("DBG_STOP_BLOCK1_CHECK_START");
            for (bi = 0; bi < 8; bi = bi + 1) begin
                integer n, k;
                case (bi)
                    0: n = 128; 1: n = 384; 2: n = 128; 3: n = 128;
                    4: n = 128; 5: n = 512; 6: n = 128; 7: n = 128;
                    default: n = 0;
                endcase
                case (bi)
                    0: $display("ACT1_START,bank=ln1_out_q22,n=%0d", n);
                    1: $display("ACT1_START,bank=qkv_q16,n=%0d", n);
                    2: $display("ACT1_START,bank=ctx_q25,n=%0d", n);
                    3: $display("ACT1_START,bank=attn_out_q25,n=%0d", n);
                    4: $display("ACT1_START,bank=ln2_out_q22,n=%0d", n);
                    5: $display("ACT1_START,bank=gelu_q22,n=%0d", n);
                    6: $display("ACT1_START,bank=mlp_out_q25,n=%0d", n);
                    7: $display("ACT1_START,bank=x_out_q25,n=%0d", n);
                endcase
                rsel = bi[3:0];
                for (k = 0; k < n; k = k + 1) begin
                    // rd_sel/rd_addr -> rd_data is a genuine 2-cycle pipe
                    // (rd_lane registers from rd_addr on cycle 1, rd_data
                    // registers from rd_lane on cycle 2 -- see
                    // sequencer_vec.sv's own readback always block) --
                    // firmware's kevgpt_read_bank() handles this with an
                    // explicit dummy read; here, two clock edges.
                    raddr = k[10:0];
                    @(posedge clk); @(posedge clk); #1;
                    $display("%0d", rdata);
                end
                $display("ACT1_END");
            end
            dbg_stop_r = 2'd0; dbg_stop_block_r = 4'd0;  // restore normal operation
        end

        // ---- Sec8 item 13: verify the rd_addr width fix -- a real
        // hardware capture found index 2213 ("care") silently aliased to
        // index 165 (2213-2048=165) through the old 11-bit rd_addr
        // register. Full normal (non-truncated) step through all 12
        // layers + LN_f + head, then spot-check head_logits (rsel=8)
        // across and beyond the old 2048-element wrap boundary.
        if (VOCABP > 14452) begin : rdaddr_width_check
            integer k;
            reg [31:0] probe_idx [0:7];
            reg [63:0] got_logit [0:7];
            probe_idx[0]=0; probe_idx[1]=165; probe_idx[2]=2047; probe_idx[3]=2048;
            probe_idx[4]=2213; probe_idx[5]=4095; probe_idx[6]=4096; probe_idx[7]=16383;

            rst <= 1'b1; @(posedge clk); #1; rst <= 1'b0; @(posedge clk); #1;
            tok = 6915; pos = 9'd0; go = 1'b1; @(posedge clk); #1; go = 1'b0;
            wait (done == 1'b1); @(posedge clk); #1;
            tok = 14452; pos = 9'd1; go = 1'b1; @(posedge clk); #1; go = 1'b0;
            wait (done == 1'b1); @(posedge clk); #1;
            tok = 5384; pos = 9'd2; go = 1'b1; @(posedge clk); #1; go = 1'b0;
            wait (done == 1'b1); @(posedge clk); #1;

            rsel = 4'd8;
            for (k = 0; k < 8; k = k + 1) begin
                raddr = probe_idx[k][15:0];
                @(posedge clk); @(posedge clk); #1;  // 2-cycle rd_sel/rd_addr->rd_data pipe
                got_logit[k] = rdata;
                $display("RDADDR_WIDTH_CHECK,idx=%0d,got=%0d", probe_idx[k], $signed(got_logit[k]));
            end
            // idx=165 and idx=2213 must now differ (the old bug made them
            // identical); anything else is the real diagnostic's job to
            // compare against golden.
            $display("RDADDR_WIDTH_CHECK_VERDICT,idx165_ne_idx2213=%0d",
                      ($signed(got_logit[1]) !== $signed(got_logit[4])));
        end

        $display("TB_DONE");
        $finish;
    end

    always @(posedge clk) dbgcyc = dbgcyc + 1;
    initial begin #400000000; $display("TB_TIMEOUT cyc=%0d st=%0d blk=%0d", dbgcyc, dut.st, dut.blk); $finish; end
endmodule
