<div id=toc></div>

# Table of Contents

- [cs.AR](#cs.AR) [Total: 2]


<div id='cs.AR'></div>

# cs.AR [[Back]](#toc)

### [1] [Torrent: A Distributed DMA for Efficient and Flexible Point-to-Multipoint Data Movement](https://arxiv.org/abs/2512.17589)
*Yunhao Deng,Fanchen Kong,Xiaoling Yi,Ryan Antonio,Marian Verhelst*

Main category: cs.AR

TL;DR: Torrent是一种分布式DMA架构，通过链式写入机制在不修改NoC硬件和互连协议的情况下实现高效的点对多点数据传输，相比单播基线最高可提升7.88倍性能。


<details>
  <summary>Details</summary>
Motivation: 现代SoC中计算能力与片上通信带宽之间的差距日益增大，成为AI等数据并行工作负载的关键瓶颈。高效的点对多点（如组播）数据传输对高性能至关重要，但标准互连协议缺乏原生组播支持，现有解决方案需要修改网络硬件和协议，影响可扩展性和兼容性。

Method: 提出Torrent分布式DMA架构，通过Chainwrite机制在NoC上形成逻辑链，数据像链表一样遍历目标节点，保持每个数据传输的点对点特性，同时支持无限目标节点的灵活传输。开发两种调度算法基于NoC拓扑确定最优链顺序以优化性能和能耗。

Result: RTL和FPGA原型评估显示，相比网络层组播在性能、灵活性和可扩展性方面具有显著优势。相比单播基线最高实现7.88倍加速。16nm工艺ASIC合成显示面积开销仅1.2%，功耗开销2.3%。Chainwrite机制下每个目标节点仅增加82个周期和207um2的面积开销。

Conclusion: Torrent通过创新的链式写入机制实现了高效、可扩展的点对多点数据传输，无需修改现有NoC硬件和互连协议，在保持兼容性的同时显著提升了数据传输性能。

Abstract: The growing disparity between computational power and on-chip communication bandwidth is a critical bottleneck in modern Systems-on-Chip (SoCs), especially for data-parallel workloads like AI. Efficient point-to-multipoint (P2MP) data movement, such as multicast, is essential for high performance. However, native multicast support is lacking in standard interconnect protocols. Existing P2MP solutions, such as multicast-capable Network-on-Chip (NoC), impose additional overhead to the network hardware and require modifications to the interconnect protocol, compromising scalability and compatibility.
  This paper introduces Torrent, a novel distributed DMA architecture that enables efficient P2MP data transfers without modifying NoC hardware and interconnect protocol. Torrent conducts P2MP data transfers by forming logical chains over the NoC, where the data traverses through targeted destinations resembling a linked list. This Chainwrite mechanism preserves the P2P nature of every data transfer while enabling flexible data transfers to an unlimited number of destinations. To optimize the performance and energy consumption of Chainwrite, two scheduling algorithms are developed to determine the optimal chain order based on NoC topology.
  Our RTL and FPGA prototype evaluations using both synthetic and real workloads demonstrate significant advantages in performance, flexibility, and scalability over network-layer multicast. Compared to the unicast baseline, Torrent achieves up to a 7.88x speedup. ASIC synthesis on 16nm technology confirms the architecture's minimal footprint in area (1.2%) and power (2.3%). Thanks to the Chainwrite, Torrent delivers scalable P2MP data transfers with a small cycle overhead of 82CC and area overhead of 207um2 per destination.

</details>


### [2] [A 14ns-Latency 9Gb/s 0.44mm$^2$ 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX](https://arxiv.org/abs/2512.17834)
*Darja Nonaca,Jérémy Guichemerre,Reinhard Wiesmayr,Nihat Engin Tunali,Christoph Studer*

Main category: cs.AR

TL;DR: 提出一种新型短块长多速率二进制LDPC码，在URLLC应用中优于5G-LDPC码，并通过ASIC实现14ns超低解码延迟


<details>
  <summary>Details</summary>
Motivation: URLLC需要短块长编码，传统SCL解码器延迟高、面积效率差，而MP解码的LDPC码性能不足，需要更好的解决方案

Method: 设计新型短块长多速率二进制LDPC码，采用全并行消息传递解码架构，实现ASIC硬件实现

Result: ASIC芯片面积0.44mm²，支持三速率，解码延迟仅14ns，信息吞吐量9Gb/s，能效62pJ/b（码率1/2，128位块长）

Conclusion: 提出的LDPC码在短块长下优于5G-LDPC码，ASIC实现达到同类最低解码延迟，适合URLLC应用

Abstract: Ultra-reliable low latency communication (URLLC) is a key part of 5G wireless systems. Achieving low latency necessitates codes with short blocklengths for which polar codes with successive cancellation list (SCL) decoding typically outperform message-passing (MP)-based decoding of low-density parity-check (LDPC) codes. However, SCL decoders are known to exhibit high latency and poor area efficiency. In this paper, we propose a new short-blocklength multi-rate binary LDPC code that outperforms the 5G-LDPC code for the same blocklength and is suitable for URLLC applications using fully parallel MP. To demonstrate our code's efficacy, we present a 0.44mm$^2$ GlobalFoundries 22FDX LDPC decoder ASIC which supports three rates and achieves the lowest-in-class decoding latency of 14ns while reaching an information throughput of 9Gb/s at 62pJ/b energy efficiency for a rate-1/2 code with 128-bit blocklength.

</details>
