============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 16 2025  11:28:06 am
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

path   1:

         Pin                        Type               Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------------
(clock clk)              launch                                                     0 R             
(fp.sdc_line_33_41_1)    ext delay                                       +500     500 R             
write_if_req             in port                            2 13.4    0    +0     500 R             
g274/I                                                                     +0     500               
g274/ZN                  CKND5BWP16P90(timing)              1  2.8    5    +5     505 F             
g2__7410/A4                                                                +0     505               
g2__7410/ZN              NR4SKPBD4BWP16P90LVT(timing)       2  1.8   21   +20     525 R             
write_if_gnt             interconnect                                21    +0     525 R             
                         out port                                          +0     525 R             
(fp.sdc_line_36_325_1)   ext delay                                       +500    1025 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                                  560 R             
----------------------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    -465ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : write_if_gnt

path   2:

         Pin                       Type               Fanout Load Slew Delay Arrival   Location    
                                  (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R             
(fp.sdc_line_33_3_1)     ext delay                                      +500     500 R             
read_if_req              in port                           1  2.0    0    +0     500 R             
g176/I                                                                    +0     500               
g176/ZN                  INVSKND2BWP16P90LVT(timing)       1  1.8    5    +4     504 F             
g223__5477/A1                                                             +0     504               
g223__5477/ZN            NR4SKPD2BWP16P90LVT(timing)       2  1.7   28   +17     521 R             
read_if_gnt              interconnect                               28    +0     521 R             
                         out port                                         +0     521 R             
(fp.sdc_line_36_291_1)   ext delay                                      +500    1021 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                 560 R             
---------------------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    -461ps (TIMING VIOLATION)
Start-point  : read_if_req
End-point    : read_if_gnt

path   3:

        Pin                         Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)             launch                                                       0 R             
(fp.sdc_line_33_41_1)   ext delay                                         +500     500 R             
write_if_req            in port                              2 13.4    0    +0     500 R             
g178_0/I                                                                    +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)         1 13.5    5    +5     505 F             
g269__6417/A2                                                               +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)       9 29.2   19   +15     520 R             
async_fifo_i_wptr_full_inst/winc 
  g1119/I                                                                   +0     520               
  g1119/ZN              INVSKND2BWP16P90LVT(timing)          2  4.5   14   +14     534 F             
  g1107__8428/A1                                                            +0     534               
  g1107__8428/ZN        NR2SKPD3BWP16P90LVT(timing)          1  3.0   16   +12     546 R             
  g1099__5477/A1                                                            +0     546               
  g1099__5477/ZN        IOAI21D4BWP16P90LVT(timing)          3  5.5   19   +17     563 F             
  g1125__6131/A1                                                            +0     563               
  g1125__6131/Z         XOR2D4BWP16P90LVT(timing)            2  3.2   11   +31     594 R             
  g1131__9945/A1                                                            +0     594               
  g1131__9945/Z         XOR2D2BWP16P90LVT(timing)            1  2.2   14   +27     621 F             
  g1096__1881/A3                                                            +0     621               
  g1096__1881/ZN        NR4SKPBD3BWP16P90LVT(timing)         1  1.6   22   +21     642 R             
  wfull_reg/D           DFCNQD2BWP16P90LVT(timing)                          +0     642               
  wfull_reg/CP          setup                                          0   +25     667 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                                    560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    -107ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_wptr_full_inst/wfull_reg/D

path   4:

        Pin                         Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)             launch                                                       0 R             
(fp.sdc_line_33_41_1)   ext delay                                         +500     500 R             
write_if_req            in port                              2 13.4    0    +0     500 R             
g178_0/I                                                                    +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)         1 13.5    5    +5     505 F             
g269__6417/A2                                                               +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)       9 29.2   19   +15     520 R             
async_fifo_i_wptr_full_inst/winc 
  g1119/I                                                                   +0     520               
  g1119/ZN              INVSKND2BWP16P90LVT(timing)          2  4.5   14   +14     534 F             
  g1103__5107/A1                                                            +0     534               
  g1103__5107/ZN        NR3D3BWP16P90LVT(timing)             1  3.0   23   +16     550 R             
  g1094__1666/A1                                                            +0     550               
  g1094__1666/ZN        IOAI21D4BWP16P90LVT(timing)          4  5.3   20   +18     568 F             
  g1092__2346/A1                                                            +0     568               
  g1092__2346/Z         CKXOR2D4BWP16P90LVT(timing)          3  3.7   12   +33     601 R             
  wptr_reg[3]/D         DFCNQD1BWP16P90LVT(timing)                          +0     601               
  wptr_reg[3]/CP        setup                                          0   +24     625 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                                    560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     -65ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[3]/D

path   5:

        Pin                         Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)             launch                                                       0 R             
(fp.sdc_line_33_41_1)   ext delay                                         +500     500 R             
write_if_req            in port                              2 13.4    0    +0     500 R             
g178_0/I                                                                    +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)         1 13.5    5    +5     505 F             
g269__6417/A2                                                               +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)       9 29.2   19   +15     520 R             
async_fifo_i_wptr_full_inst/winc 
  g1110__6783/A1                                                            +0     520               
  g1110__6783/Z         AO21D2BWP16P90LVT(timing)            1  3.2   13   +27     547 R             
  g1105__6260/B                                                             +0     547               
  g1105__6260/ZN        IOAI21D4BWP16P90LVT(timing)          3  7.1   21   +18     564 F             
  g1098__6417/A1                                                            +0     564               
  g1098__6417/Z         CKXOR2D2BWP16P90LVT(timing)          3  4.6   20   +34     599 R             
  wptr_reg[0]/D         DFCNQD1BWP16P90LVT(timing)                          +0     599               
  wptr_reg[0]/CP        setup                                          0   +25     624 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                                    560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     -64ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[0]/D

path   6:

        Pin                         Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)             launch                                                       0 R             
(fp.sdc_line_33_41_1)   ext delay                                         +500     500 R             
write_if_req            in port                              2 13.4    0    +0     500 R             
g178_0/I                                                                    +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)         1 13.5    5    +5     505 F             
g269__6417/A2                                                               +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)       9 29.2   19   +15     520 R             
async_fifo_i_wptr_full_inst/winc 
  g1110__6783/A1                                                            +0     520               
  g1110__6783/Z         AO21D2BWP16P90LVT(timing)            1  3.2   13   +27     547 R             
  g1105__6260/B                                                             +0     547               
  g1105__6260/ZN        IOAI21D4BWP16P90LVT(timing)          3  7.1   21   +18     564 F             
  g2__8246/A1                                                               +0     564               
  g2__8246/Z            XOR2D8BWP16P90LVT(timing)            3  4.6   10   +29     593 R             
  wptr_reg[1]/D         DFCNQD4BWP16P90LVT(timing)                          +0     593               
  wptr_reg[1]/CP        setup                                          0   +29     622 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                                    560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     -62ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[1]/D

path   7:

        Pin                         Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)             launch                                                       0 R             
(fp.sdc_line_33_41_1)   ext delay                                         +500     500 R             
write_if_req            in port                              2 13.4    0    +0     500 R             
g178_0/I                                                                    +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)         1 13.5    5    +5     505 F             
g269__6417/A2                                                               +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)       9 29.2   19   +15     520 R             
async_fifo_i_wptr_full_inst/winc 
  g1119/I                                                                   +0     520               
  g1119/ZN              INVSKND2BWP16P90LVT(timing)          2  4.5   14   +14     534 F             
  g1107__8428/A1                                                            +0     534               
  g1107__8428/ZN        NR2SKPD3BWP16P90LVT(timing)          1  3.0   16   +12     546 R             
  g1099__5477/A1                                                            +0     546               
  g1099__5477/ZN        IOAI21D4BWP16P90LVT(timing)          3  5.5   19   +17     563 F             
  g1125__6131/A1                                                            +0     563               
  g1125__6131/Z         XOR2D4BWP16P90LVT(timing)            2  3.2   11   +31     594 R             
  wptr_reg[2]/D         DFCNQD1BWP16P90LVT(timing)                          +0     594               
  wptr_reg[2]/CP        setup                                          0   +24     618 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                                    560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     -58ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[2]/D

path   8:

         Pin                        Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)              launch                                                      0 R             
async_fifo_i_fifomem_inst
  mem_reg[10][3]/CP                                                    0    +0       0 R             
  mem_reg[10][3]/QN      DFQND1BWP16P90LVT(timing)           1  1.4   15   +42      42 F             
  g4423__6131/A2                                                            +0      42               
  g4423__6131/ZN         NR2D0P75BWP16P90(timing)            1  2.0   38   +32      73 R             
  g4338__7098/A1                                                            +0      73               
  g4338__7098/ZN         NR4SKPBD3BWP16P90LVT(timing)        1  3.0   26   +23      96 F             
  g4297__2398/A3                                                            +0      96               
  g4297__2398/ZN         ND3OPTPAD2BWP16P90LVT(timing)       1  0.8   12   +13     109 R             
async_fifo_i_fifomem_inst/rdata[3] 
read_if_rdata[3]         interconnect                                 12    +0     109 R             
                         out port                                           +0     109 R             
(fp.sdc_line_36_321_1)   ext delay                                        +500     609 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                   560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :     -49ps (TIMING VIOLATION)
Start-point  : async_fifo_i_fifomem_inst/mem_reg[10][3]/CP
End-point    : read_if_rdata[3]

path   9:

         Pin                        Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)              launch                                                      0 R             
async_fifo_i_fifomem_inst
  mem_reg[15][2]/CP                                                    0    +0       0 R             
  mem_reg[15][2]/QN      DFQND1BWP16P90LVT(timing)           1  1.5   16   +50      50 R             
  g4441__8428/A2                                                            +0      50               
  g4441__8428/ZN         NR2D1BWP16P90(timing)               1  2.2   18   +19      69 F             
  g4315__4733/A3                                                            +0      69               
  g4315__4733/ZN         NR4SKPBD3BWP16P90LVT(timing)        1  2.0   23   +22      92 R             
  g4303__6783/A3                                                            +0      92               
  g4303__6783/ZN         ND3OPTPAD1BWP16P90LVT(timing)       1  0.8   15   +17     108 F             
async_fifo_i_fifomem_inst/rdata[2] 
read_if_rdata[2]         interconnect                                 15    +0     108 F             
                         out port                                           +0     108 F             
(fp.sdc_line_36_322_1)   ext delay                                        +500     608 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                   560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :     -48ps (TIMING VIOLATION)
Start-point  : async_fifo_i_fifomem_inst/mem_reg[15][2]/CP
End-point    : read_if_rdata[2]

path  10:

         Pin                        Type               Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------------
(clock clk)              launch                                                     0 R             
async_fifo_i_fifomem_inst
  mem_reg[15][0]/CP                                                   0    +0       0 R             
  mem_reg[15][0]/QN      DFQND1BWP16P90LVT(timing)          1  1.3   15   +49      49 R             
  g4444__3680/B1                                                           +0      49               
  g4444__3680/ZN         INR2OPTPBD1BWP16P90(timing)        1  2.2   22   +21      70 F             
  g4335__1705/A3                                                           +0      70               
  g4335__1705/ZN         NR4SKPBD3BWP16P90LVT(timing)       1  1.8   22   +22      92 R             
  g4300__4319/A2                                                           +0      92               
  g4300__4319/ZN         ND3SKNBD2BWP16P90LVT(timing)       1  0.8   14   +16     108 F             
async_fifo_i_fifomem_inst/rdata[0] 
read_if_rdata[0]         interconnect                                14    +0     108 F             
                         out port                                          +0     108 F             
(fp.sdc_line_36_324_1)   ext delay                                       +500     608 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                                  560 R             
----------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :     -48ps (TIMING VIOLATION)
Start-point  : async_fifo_i_fifomem_inst/mem_reg[15][0]/CP
End-point    : read_if_rdata[0]

path  11:

         Pin                        Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)              launch                                                      0 R             
async_fifo_i_fifomem_inst
  mem_reg[15][1]/CP                                                    0    +0       0 R             
  mem_reg[15][1]/Q       DFQD2BWP16P90LVT(timing)            1  2.9   10   +58      58 F             
  g4389__1617/B1                                                            +0      58               
  g4389__1617/ZN         AOI22SKPD4BWP16P90LVT(timing)       1  1.9   28   +13      72 R             
  g4333__1617/A2                                                            +0      72               
  g4333__1617/ZN         ND2SKNBD2BWP16P90LVT(timing)        1  1.8   13   +15      87 F             
  g4311__6131/A1                                                            +0      87               
  g4311__6131/ZN         NR2SKPBD2BWP16P90LVT(timing)        1  2.0   12   +11      98 R             
  g4302__5526/A1                                                            +0      98               
  g4302__5526/ZN         ND3OPTPAD2BWP16P90LVT(timing)       1  0.8   11   +10     108 F             
async_fifo_i_fifomem_inst/rdata[1] 
read_if_rdata[1]         interconnect                                 11    +0     108 F             
                         out port                                           +0     108 F             
(fp.sdc_line_36_323_1)   ext delay                                        +500     608 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                   560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :     -48ps (TIMING VIOLATION)
Start-point  : async_fifo_i_fifomem_inst/mem_reg[15][1]/CP
End-point    : read_if_rdata[1]

path  12:

         Pin                        Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)              launch                                                      0 R             
async_fifo_i_fifomem_inst
  mem_reg[6][5]/CP                                                     0    +0       0 R             
  mem_reg[6][5]/Q        DFQD2BWP16P90LVT(timing)            1  3.2   11   +59      59 F             
  g4369__5115/A2                                                            +0      59               
  g4369__5115/ZN         AOI22SKPD4BWP16P90LVT(timing)       1  1.8   24   +12      71 R             
  g4316__6161/A1                                                            +0      71               
  g4316__6161/ZN         ND2SKNBD2BWP16P90LVT(timing)        1  2.0   14   +14      84 F             
  g4309__8246/A1                                                            +0      84               
  g4309__8246/ZN         NR3OPTPAD2BWP16P90LVT(timing)       1  1.9   17   +13      97 R             
  g4299__6260/A2                                                            +0      97               
  g4299__6260/ZN         ND2SKNBD2BWP16P90LVT(timing)        1  0.8    8   +11     108 F             
async_fifo_i_fifomem_inst/rdata[5] 
read_if_rdata[5]         interconnect                                  8    +0     108 F             
                         out port                                           +0     108 F             
(fp.sdc_line_36_319_1)   ext delay                                        +500     608 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                   560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :     -48ps (TIMING VIOLATION)
Start-point  : async_fifo_i_fifomem_inst/mem_reg[6][5]/CP
End-point    : read_if_rdata[5]

path  13:

         Pin                        Type               Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------------
(clock clk)              launch                                                     0 R             
async_fifo_i_fifomem_inst
  mem_reg[6][6]/CP                                                    0    +0       0 R             
  mem_reg[6][6]/QN       DFQND1BWP16P90LVT(timing)          1  1.4   15   +42      42 F             
  g4420__5122/A2                                                           +0      42               
  g4420__5122/ZN         NR2D0P75BWP16P90(timing)           1  1.6   43   +28      70 R             
  g4326__5107/A1                                                           +0      70               
  g4326__5107/ZN         NR4SKPBD2BWP16P90LVT(timing)       1  1.4   23   +21      91 F             
  g4301__8428/A2                                                           +0      91               
  g4301__8428/ZN         ND3SKNBD1BWP16P90LVT(timing)       1  0.8   18   +17     108 R             
async_fifo_i_fifomem_inst/rdata[6] 
read_if_rdata[6]         interconnect                                18    +0     108 R             
                         out port                                          +0     108 R             
(fp.sdc_line_36_318_1)   ext delay                                       +500     608 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                                  560 R             
----------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :     -48ps (TIMING VIOLATION)
Start-point  : async_fifo_i_fifomem_inst/mem_reg[6][6]/CP
End-point    : read_if_rdata[6]

path  14:

         Pin                        Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)              launch                                                      0 R             
async_fifo_i_fifomem_inst
  mem_reg[7][7]/CP                                                     0    +0       0 R             
  mem_reg[7][7]/Q        DFQD2BWP16P90LVT(timing)            1  2.9   10   +58      58 F             
  g4377__1666/B1                                                            +0      58               
  g4377__1666/ZN         AOI22SKPD4BWP16P90LVT(timing)       1  1.8   24   +13      72 R             
  g4337__8246/A1                                                            +0      72               
  g4337__8246/ZN         ND2SKNBD2BWP16P90LVT(timing)        1  1.9   13   +14      85 F             
  g4310__7098/A2                                                            +0      85               
  g4310__7098/ZN         NR2SKPBD2BWP16P90LVT(timing)        1  2.0   12   +13      98 R             
  g4298__5107/A1                                                            +0      98               
  g4298__5107/ZN         ND3OPTPAD2BWP16P90LVT(timing)       1  0.8   11   +10     108 F             
async_fifo_i_fifomem_inst/rdata[7] 
read_if_rdata[7]         interconnect                                 11    +0     108 F             
                         out port                                           +0     108 F             
(fp.sdc_line_36_317_1)   ext delay                                        +500     608 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                   560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :     -48ps (TIMING VIOLATION)
Start-point  : async_fifo_i_fifomem_inst/mem_reg[7][7]/CP
End-point    : read_if_rdata[7]

path  15:

         Pin                        Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)              launch                                                      0 R             
async_fifo_i_fifomem_inst
  mem_reg[12][4]/CP                                                    0    +0       0 R             
  mem_reg[12][4]/QN      DFQND1BWP16P90LVT(timing)           1  1.5   16   +50      50 R             
  g4464__5477/A2                                                            +0      50               
  g4464__5477/ZN         NR2D1BWP16P90(timing)               1  2.1   26   +19      69 F             
  g4328__4319/A2                                                            +0      69               
  g4328__4319/ZN         NR4SKPBD3BWP16P90LVT(timing)        1  2.9   28   +24      93 R             
  g4304__3680/A3                                                            +0      93               
  g4304__3680/ZN         ND3OPTPAD2BWP16P90LVT(timing)       1  0.8   11   +15     108 F             
async_fifo_i_fifomem_inst/rdata[4] 
read_if_rdata[4]         interconnect                                 11    +0     108 F             
                         out port                                           +0     108 F             
(fp.sdc_line_36_320_1)   ext delay                                        +500     608 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                   560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :     -48ps (TIMING VIOLATION)
Start-point  : async_fifo_i_fifomem_inst/mem_reg[12][4]/CP
End-point    : read_if_rdata[4]

path  16:

        Pin                         Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)             launch                                                       0 R             
(fp.sdc_line_33_41_1)   ext delay                                         +500     500 R             
write_if_req            in port                              2 13.4    0    +0     500 R             
g178_0/I                                                                    +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)         1 13.5    5    +5     505 F             
g269__6417/A2                                                               +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)       9 29.2   19   +15     520 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                   +0     520               
  g1046/ZN              CKND18BWP16P90LVT(timing)           16 19.3   10   +11     531 F             
  g4347__2883/A1                                                            +0     531               
  g4347__2883/ZN        NR2SKPBD3BWP16P90LVT(timing)         1  1.2   16    +8     539 R             
  RC_CG_HIER_INST13/enable 
    RC_CGIC_INST/E      CKLNQD1BWP16P90(timing)                             +0     539               
    RC_CGIC_INST/CP     setup                                          0   +58     596 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                                    560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :     -36ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST13/RC_CGIC_INST/E

path  17:

        Pin                         Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)             launch                                                       0 R             
(fp.sdc_line_33_41_1)   ext delay                                         +500     500 F             
write_if_req            in port                              2 13.8    0    +0     500 F             
g178_0/I                                                                    +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)         1 13.1    6    +5     505 R             
g269__6417/A2                                                               +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)       9 29.2   13   +11     517 F             
async_fifo_i_wptr_full_inst/winc 
  g1119/I                                                                   +0     517               
  g1119/ZN              INVSKND2BWP16P90LVT(timing)          2  4.2   14   +13     530 R             
  g1107__8428/A1                                                            +0     530               
  g1107__8428/ZN        NR2SKPD3BWP16P90LVT(timing)          1  3.1   16   +12     541 F             
  g1099__5477/A1                                                            +0     541               
  g1099__5477/ZN        IOAI21D4BWP16P90LVT(timing)          3  5.4   19   +17     558 R             
  wbin_reg[3]/D         DFCNQD4BWP16P90LVT(timing)                          +0     558               
  wbin_reg[3]/CP        setup                                          0   +30     588 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                                    560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     -28ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[3]/D

path  18:

        Pin                         Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)             launch                                                       0 R             
(fp.sdc_line_33_41_1)   ext delay                                         +500     500 F             
write_if_req            in port                              2 13.8    0    +0     500 F             
g178_0/I                                                                    +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)         1 13.1    6    +5     505 R             
g269__6417/A2                                                               +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)       9 29.2   13   +11     517 F             
async_fifo_i_wptr_full_inst/winc 
  g1119/I                                                                   +0     517               
  g1119/ZN              INVSKND2BWP16P90LVT(timing)          2  4.2   14   +13     530 R             
  g1103__5107/A1                                                            +0     530               
  g1103__5107/ZN        NR3D3BWP16P90LVT(timing)             1  3.1   16   +10     540 F             
  g1094__1666/A1                                                            +0     540               
  g1094__1666/ZN        IOAI21D4BWP16P90LVT(timing)          4  5.3   19   +16     557 R             
  wbin_reg[4]/D         DFCNQD0BWP16P90LVT(timing)                          +0     557               
  wbin_reg[4]/CP        setup                                          0   +30     587 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                                    560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     -27ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[4]/D

path  19:

        Pin                         Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)             launch                                                       0 R             
(fp.sdc_line_33_41_1)   ext delay                                         +500     500 R             
write_if_req            in port                              2 13.4    0    +0     500 R             
g178_0/I                                                                    +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)         1 13.5    5    +5     505 F             
g269__6417/A2                                                               +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)       9 29.2   19   +15     520 R             
async_fifo_i_wptr_full_inst/winc 
  g1112__1617/A1                                                            +0     520               
  g1112__1617/ZN        ND2SKNBD2BWP16P90(timing)            1  3.1   23   +21     541 F             
  g1105__6260/A1                                                            +0     541               
  g1105__6260/ZN        IOAI21D4BWP16P90LVT(timing)          3  7.0   23   +20     562 R             
  wbin_reg[1]/D         DFCNQD1BWP16P90LVT(timing)                          +0     562               
  wbin_reg[1]/CP        setup                                          0   +25     587 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                                    560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     -27ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[1]/D

path  20:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 13.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)          1 13.5    5    +5     505 F             
g269__6417/A2                                                                +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 29.2   19   +15     520 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     520               
  g1046/ZN              CKND18BWP16P90LVT(timing)            16 19.3   10   +11     531 F             
  g4343__4733/A1                                                             +0     531               
  g4343__4733/ZN        NR2D0BWP16P90LVT(timing)              1  1.6   35   +22     553 R             
  RC_CG_HIER_INST3/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     553               
    RC_CGIC_INST/CP     setup                                           0   +31     584 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :     -24ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST3/RC_CGIC_INST/E

path  21:

        Pin                         Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)             launch                                                       0 R             
(fp.sdc_line_33_41_1)   ext delay                                         +500     500 R             
write_if_req            in port                              2 13.4    0    +0     500 R             
g178_0/I                                                                    +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)         1 13.5    5    +5     505 F             
g269__6417/A2                                                               +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)       9 29.2   19   +15     520 R             
async_fifo_i_wptr_full_inst/winc 
  g1106__4319/A1                                                            +0     520               
  g1106__4319/ZN        ND3OPTPAD2BWP16P90LVT(timing)        1  3.1   23   +18     538 F             
  g1124__7098/C                                                             +0     538               
  g1124__7098/ZN        AOAI211D4BWP16P90LVT(timing)         3  6.3   26   +14     551 R             
  wbin_reg[2]/D         DFCNQD1BWP16P90LVT(timing)                          +0     551               
  wbin_reg[2]/CP        setup                                          0   +26     577 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                                    560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     -17ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[2]/D

path  22:

        Pin                         Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)             launch                                                       0 R             
(fp.sdc_line_33_41_1)   ext delay                                         +500     500 F             
write_if_req            in port                              2 13.8    0    +0     500 F             
g178_0/I                                                                    +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)         1 13.1    6    +5     505 R             
g269__6417/A2                                                               +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)       9 29.2   13   +11     517 F             
async_fifo_i_wptr_full_inst/winc 
  g1115__1705/A1                                                            +0     517               
  g1115__1705/ZN        ND2SKNBD12BWP16P90LVT(timing)        3  7.5   20   +10     527 R             
  g1108__5526/A2                                                            +0     527               
  g1108__5526/ZN        IOA22D4BWP16P90LVT(timing)           2  2.6   16   +25     552 R             
  wbin_reg[0]/D         DFCNQD1BWP16P90LVT(timing)                          +0     552               
  wbin_reg[0]/CP        setup                                          0   +24     576 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                                    560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     -16ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[0]/D

path  23:

         Pin                       Type              Fanout Load Slew Delay Arrival   Location    
                                  (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------------------------
(clock clk)              launch                                                   0 R             
write_gnt_dly_reg/CP                                                0    +0       0 R             
write_gnt_dly_reg/Q      DFCNQD0BWP16P90LVT(timing)       2  3.0   29   +75      75 F             
write_if_rvalid          interconnect                              29    +0      75 F             
                         out port                                        +0      75 F             
(fp.sdc_line_36_326_1)   ext delay                                     +500     575 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                                560 R             
--------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :     -15ps (TIMING VIOLATION)
Start-point  : write_gnt_dly_reg/CP
End-point    : write_if_rvalid

path  24:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 13.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)          1 13.5    5    +5     505 F             
g269__6417/A2                                                                +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 29.2   19   +15     520 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     520               
  g1046/ZN              CKND18BWP16P90LVT(timing)            16 19.3   10   +11     531 F             
  g4357__8428/A1                                                             +0     531               
  g4357__8428/ZN        NR2SKPD1BWP16P90LVT(timing)           1  1.6   24   +13     544 R             
  RC_CG_HIER_INST6/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     544               
    RC_CGIC_INST/CP     setup                                           0   +29     573 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :     -13ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST6/RC_CGIC_INST/E

path  25:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 13.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)          1 13.5    5    +5     505 F             
g269__6417/A2                                                                +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 29.2   19   +15     520 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     520               
  g1046/ZN              CKND18BWP16P90LVT(timing)            16 19.3   10   +11     531 F             
  g4345__9315/A1                                                             +0     531               
  g4345__9315/ZN        NR2D1BWP16P90LVT(timing)              1  1.6   22   +14     544 R             
  RC_CG_HIER_INST15/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     544               
    RC_CGIC_INST/CP     setup                                           0   +28     572 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :     -12ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST15/RC_CGIC_INST/E

path  26:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 13.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)          1 13.5    5    +5     505 F             
g269__6417/A2                                                                +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 29.2   19   +15     520 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     520               
  g1046/ZN              CKND18BWP16P90LVT(timing)            16 19.3   10   +11     531 F             
  g4348__2346/A1                                                             +0     531               
  g4348__2346/ZN        NR2D1BWP16P90LVT(timing)              1  1.6   21   +14     544 R             
  RC_CG_HIER_INST12/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     544               
    RC_CGIC_INST/CP     setup                                           0   +28     572 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :     -12ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST12/RC_CGIC_INST/E

path  27:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 13.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)          1 13.5    5    +5     505 F             
g269__6417/A2                                                                +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 29.2   19   +15     520 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     520               
  g1046/ZN              CKND18BWP16P90LVT(timing)            16 19.3   10   +11     531 F             
  g4349__1666/A1                                                             +0     531               
  g4349__1666/ZN        NR2D1BWP16P90LVT(timing)              1  1.6   21   +14     544 R             
  RC_CG_HIER_INST11/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     544               
    RC_CGIC_INST/CP     setup                                           0   +28     572 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :     -12ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST11/RC_CGIC_INST/E

path  28:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 13.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)          1 13.5    5    +5     505 F             
g269__6417/A2                                                                +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 29.2   19   +15     520 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     520               
  g1046/ZN              CKND18BWP16P90LVT(timing)            16 19.3   10   +11     531 F             
  g4350__7410/A1                                                             +0     531               
  g4350__7410/ZN        NR2D1BWP16P90LVT(timing)              1  1.6   21   +14     544 R             
  RC_CG_HIER_INST10/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     544               
    RC_CGIC_INST/CP     setup                                           0   +28     572 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :     -12ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST10/RC_CGIC_INST/E

path  29:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 13.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)          1 13.5    5    +5     505 F             
g269__6417/A2                                                                +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 29.2   19   +15     520 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     520               
  g1046/ZN              CKND18BWP16P90LVT(timing)            16 19.3   10   +11     531 F             
  g4352__5477/A1                                                             +0     531               
  g4352__5477/ZN        NR2D1BWP16P90LVT(timing)              1  1.6   18   +14     544 R             
  RC_CG_HIER_INST8/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     544               
    RC_CGIC_INST/CP     setup                                           0   +28     572 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :     -12ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST8/RC_CGIC_INST/E

path  30:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 13.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)          1 13.5    5    +5     505 F             
g269__6417/A2                                                                +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 29.2   19   +15     520 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     520               
  g1046/ZN              CKND18BWP16P90LVT(timing)            16 19.3   10   +11     531 F             
  g4351__6417/A1                                                             +0     531               
  g4351__6417/ZN        NR2D1BWP16P90LVT(timing)              1  1.6   17   +14     544 R             
  RC_CG_HIER_INST9/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     544               
    RC_CGIC_INST/CP     setup                                           0   +27     572 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :     -12ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST9/RC_CGIC_INST/E

path  31:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 13.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)          1 13.5    5    +5     505 F             
g269__6417/A2                                                                +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 29.2   19   +15     520 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     520               
  g1046/ZN              CKND18BWP16P90LVT(timing)            16 19.3   10   +11     531 F             
  g4353__2398/A1                                                             +0     531               
  g4353__2398/ZN        CKNR2D2BWP16P90LVT(timing)            1  1.6   21   +11     541 R             
  RC_CG_HIER_INST4/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     541               
    RC_CGIC_INST/CP     setup                                           0   +28     570 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :     -10ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST4/RC_CGIC_INST/E

path  32:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 13.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)          1 13.5    5    +5     505 F             
g269__6417/A2                                                                +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 29.2   19   +15     520 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     520               
  g1046/ZN              CKND18BWP16P90LVT(timing)            16 19.3   10   +11     531 F             
  g4354__5107/A1                                                             +0     531               
  g4354__5107/ZN        CKNR2D2BWP16P90LVT(timing)            1  1.6   21   +11     541 R             
  RC_CG_HIER_INST2/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     541               
    RC_CGIC_INST/CP     setup                                           0   +28     570 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :     -10ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST2/RC_CGIC_INST/E

path  33:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 13.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)          1 13.5    5    +5     505 F             
g269__6417/A2                                                                +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 29.2   19   +15     520 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     520               
  g1046/ZN              CKND18BWP16P90LVT(timing)            16 19.3   10   +11     531 F             
  g4356__4319/A1                                                             +0     531               
  g4356__4319/ZN        CKNR2D2BWP16P90LVT(timing)            1  1.6   21   +11     541 R             
  RC_CG_HIER_INST1/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     541               
    RC_CGIC_INST/CP     setup                                           0   +28     570 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :     -10ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST1/RC_CGIC_INST/E

path  34:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 13.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)          1 13.5    5    +5     505 F             
g269__6417/A2                                                                +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 29.2   19   +15     520 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     520               
  g1046/ZN              CKND18BWP16P90LVT(timing)            16 19.3   10   +11     531 F             
  g4346__9945/A1                                                             +0     531               
  g4346__9945/ZN        CKNR2D2BWP16P90LVT(timing)            1  1.6   18   +11     541 R             
  RC_CG_HIER_INST14/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     541               
    RC_CGIC_INST/CP     setup                                           0   +28     569 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :      -9ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST14/RC_CGIC_INST/E

path  35:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 13.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)          1 13.5    5    +5     505 F             
g269__6417/A2                                                                +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 29.2   19   +15     520 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     520               
  g1046/ZN              CKND18BWP16P90LVT(timing)            16 19.3   10   +11     531 F             
  g4344__6161/A1                                                             +0     531               
  g4344__6161/ZN        CKNR2D2BWP16P90LVT(timing)            1  1.6   18   +11     541 R             
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     541               
    RC_CGIC_INST/CP     setup                                           0   +28     569 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :      -9ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST0/RC_CGIC_INST/E

path  36:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 13.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)          1 13.5    5    +5     505 F             
g269__6417/A2                                                                +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 29.2   19   +15     520 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     520               
  g1046/ZN              CKND18BWP16P90LVT(timing)            16 19.3   10   +11     531 F             
  g4355__6260/A1                                                             +0     531               
  g4355__6260/ZN        NR2SKPBD2BWP16P90LVT(timing)          1  1.6   20   +10     540 R             
  RC_CG_HIER_INST7/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     540               
    RC_CGIC_INST/CP     setup                                           0   +28     568 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :      -8ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST7/RC_CGIC_INST/E

path  37:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 13.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)          1 13.5    5    +5     505 F             
g269__6417/A2                                                                +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 29.2   19   +15     520 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     520               
  g1046/ZN              CKND18BWP16P90LVT(timing)            16 19.3   10   +11     531 F             
  g4342__7482/A1                                                             +0     531               
  g4342__7482/ZN        NR2SKPBD2BWP16P90LVT(timing)          1  1.6   13   +10     540 R             
  RC_CG_HIER_INST5/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     540               
    RC_CGIC_INST/CP     setup                                           0   +27     567 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :      -7ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST5/RC_CGIC_INST/E

path  38:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 13.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND16BWP16P90LVT(timing)          1 13.5    5    +5     505 F             
g269__6417/A2                                                                +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 29.2   19   +15     520 R             
async_fifo_i_wptr_full_inst/winc 
  g1115__1705/A1                                                             +0     520               
  g1115__1705/ZN        ND2SKNBD12BWP16P90LVT(timing)         3  7.5   14   +12     532 F             
  g1114/I                                                                    +0     532               
  g1114/ZN              INVSKPD4BWP16P90LVT(timing)           1  1.7    6    +6     538 R             
  RC_CG_HIER_INST16/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD6BWP16P90LVT(timing)                      +0     538               
    RC_CGIC_INST/CP     setup                                           0   +24     562 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :      -2ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_wptr_full_inst/RC_CG_HIER_INST16/RC_CGIC_INST/E

path  39:

        Pin                        Type               Fanout Load Slew Delay Arrival   Location    
                                  (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)             launch                                                     0 R             
(fp.sdc_line_33_41_1)   ext delay                                       +500     500 R             
write_if_req            in port                            2 13.4    0    +0     500 R             
g274/I                                                                    +0     500               
g274/ZN                 CKND5BWP16P90(timing)              1  2.8    5    +5     505 F             
g2__7410/A4                                                               +0     505               
g2__7410/ZN             NR4SKPBD4BWP16P90LVT(timing)       2  1.8   21   +20     525 R             
write_gnt_dly_reg/D     DFCNQD0BWP16P90LVT(timing)                        +0     525               
write_gnt_dly_reg/CP    setup                                        0   +31     556 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                                  560 R             
---------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :       4ps 
Start-point  : write_if_req
End-point    : write_gnt_dly_reg/D

path  40:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
(fp.sdc_line_33_102_1)   ext delay                                   +500     500 R             
write_if_wdata[3]        in port                       16 19.1    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[3] 
  mem_reg[15][3]/D       DFQD4BWP16P90LVT(timing)                      +0     500               
  mem_reg[15][3]/CP      setup                                    0   +25     525 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                              560 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :      35ps 
Start-point  : write_if_wdata[3]
End-point    : async_fifo_i_fifomem_inst/mem_reg[15][3]/D

path  41:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
(fp.sdc_line_33_102_1)   ext delay                                   +500     500 R             
write_if_wdata[3]        in port                       16 19.1    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[3] 
  mem_reg[14][3]/D       DFQD4BWP16P90LVT(timing)                      +0     500               
  mem_reg[14][3]/CP      setup                                    0   +25     525 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                              560 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :      35ps 
Start-point  : write_if_wdata[3]
End-point    : async_fifo_i_fifomem_inst/mem_reg[14][3]/D

path  42:

        Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)             launch                                                 0 R             
(fp.sdc_line_33_99_1)   ext delay                                   +500     500 R             
write_if_wdata[6]       in port                       16 18.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[6] 
  mem_reg[11][6]/D      DFQD4BWP16P90LVT(timing)                      +0     500               
  mem_reg[11][6]/CP     setup                                    0   +25     525 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                              560 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :      35ps 
Start-point  : write_if_wdata[6]
End-point    : async_fifo_i_fifomem_inst/mem_reg[11][6]/D

path  43:

        Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)             launch                                                 0 R             
(fp.sdc_line_33_99_1)   ext delay                                   +500     500 R             
write_if_wdata[6]       in port                       16 18.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[6] 
  mem_reg[10][6]/D      DFQD4BWP16P90LVT(timing)                      +0     500               
  mem_reg[10][6]/CP     setup                                    0   +25     525 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                              560 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :      35ps 
Start-point  : write_if_wdata[6]
End-point    : async_fifo_i_fifomem_inst/mem_reg[10][6]/D

path  44:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
(fp.sdc_line_33_104_1)   ext delay                                   +500     500 R             
write_if_wdata[1]        in port                       16 18.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[1] 
  mem_reg[9][1]/D        DFQD4BWP16P90LVT(timing)                      +0     500               
  mem_reg[9][1]/CP       setup                                    0   +25     525 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                              560 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :      35ps 
Start-point  : write_if_wdata[1]
End-point    : async_fifo_i_fifomem_inst/mem_reg[9][1]/D

path  45:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
(fp.sdc_line_33_105_1)   ext delay                                   +500     500 R             
write_if_wdata[0]        in port                       16 19.1    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[0] 
  mem_reg[9][0]/D        DFQD4BWP16P90LVT(timing)                      +0     500               
  mem_reg[9][0]/CP       setup                                    0   +25     525 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                              560 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :      35ps 
Start-point  : write_if_wdata[0]
End-point    : async_fifo_i_fifomem_inst/mem_reg[9][0]/D

path  46:

        Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)             launch                                                 0 R             
(fp.sdc_line_33_99_1)   ext delay                                   +500     500 R             
write_if_wdata[6]       in port                       16 18.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[6] 
  mem_reg[7][6]/D       DFQD4BWP16P90LVT(timing)                      +0     500               
  mem_reg[7][6]/CP      setup                                    0   +25     525 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                              560 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :      35ps 
Start-point  : write_if_wdata[6]
End-point    : async_fifo_i_fifomem_inst/mem_reg[7][6]/D

path  47:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
(fp.sdc_line_33_100_1)   ext delay                                   +500     500 R             
write_if_wdata[5]        in port                       16 18.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[5] 
  mem_reg[7][5]/D        DFQD4BWP16P90LVT(timing)                      +0     500               
  mem_reg[7][5]/CP       setup                                    0   +25     525 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                              560 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :      35ps 
Start-point  : write_if_wdata[5]
End-point    : async_fifo_i_fifomem_inst/mem_reg[7][5]/D

path  48:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
(fp.sdc_line_33_103_1)   ext delay                                   +500     500 R             
write_if_wdata[2]        in port                       16 18.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[2] 
  mem_reg[7][2]/D        DFQD4BWP16P90LVT(timing)                      +0     500               
  mem_reg[7][2]/CP       setup                                    0   +25     525 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                              560 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :      35ps 
Start-point  : write_if_wdata[2]
End-point    : async_fifo_i_fifomem_inst/mem_reg[7][2]/D

path  49:

        Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)             launch                                                 0 R             
(fp.sdc_line_33_99_1)   ext delay                                   +500     500 R             
write_if_wdata[6]       in port                       16 18.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[6] 
  mem_reg[5][6]/D       DFQD4BWP16P90LVT(timing)                      +0     500               
  mem_reg[5][6]/CP      setup                                    0   +25     525 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                              560 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :      35ps 
Start-point  : write_if_wdata[6]
End-point    : async_fifo_i_fifomem_inst/mem_reg[5][6]/D

path  50:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
(fp.sdc_line_33_100_1)   ext delay                                   +500     500 R             
write_if_wdata[5]        in port                       16 18.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[5] 
  mem_reg[5][5]/D        DFQD4BWP16P90LVT(timing)                      +0     500               
  mem_reg[5][5]/CP       setup                                    0   +25     525 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                              560 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :      35ps 
Start-point  : write_if_wdata[5]
End-point    : async_fifo_i_fifomem_inst/mem_reg[5][5]/D

