Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct  7 09:44:14 2022
| Host         : EECS-DIGITAL-22 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.106ns  (required time - arrival time)
  Source:                 y_com_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            com_sprite_m/image/BRAM_reg_0_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.306ns  (logic 3.459ns (47.346%)  route 3.847ns (52.654%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 13.147 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    clk_gen/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    -3.045 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -2.242    clk_gen/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  clk_gen/clkout1_buf/O
                         net (fo=653, unplaced)       0.584    -1.562    clk_65mhz
                         FDRE                                         r  y_com_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.084 f  y_com_reg[4]/Q
                         net (fo=6, unplaced)         0.795    -0.289    com_sprite_m/p_1_out_inferred__0/i__carry__0_3
                         LUT4 (Prop_lut4_I1_O)        0.295     0.006 f  com_sprite_m/i__carry_i_7__2/O
                         net (fo=1, unplaced)         0.449     0.455    com_sprite_m/i__carry_i_7__2_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     0.579 r  com_sprite_m/i__carry_i_5__2/O
                         net (fo=29, unplaced)        0.518     1.097    com_sprite_m/y_com_reg[7]
                         LUT3 (Prop_lut3_I1_O)        0.124     1.221 r  com_sprite_m/i__carry__0_i_14/O
                         net (fo=1, unplaced)         0.000     1.221    com_sprite_m/i__carry__0_i_14_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.864 r  com_sprite_m/i__carry__0_i_11/O[3]
                         net (fo=1, unplaced)         0.830     2.694    com_sprite_m/A[3]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.851     3.545 r  com_sprite_m/i__carry__1_i_6/O[2]
                         net (fo=1, unplaced)         0.452     3.997    com_sprite_m/image/PCOUT[1]
                         LUT2 (Prop_lut2_I1_O)        0.301     4.298 r  com_sprite_m/image/i__carry__2_i_6/O
                         net (fo=1, unplaced)         0.000     4.298    com_sprite_m/image_n_5
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.941 r  com_sprite_m/image_addr_inferred__0/i__carry__2/O[3]
                         net (fo=16, unplaced)        0.803     5.744    com_sprite_m/image/ADDRARDADDR[15]
                         RAMB36E1                                     r  com_sprite_m/image/BRAM_reg_0_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    17.235    clk_gen/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    11.854 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    12.617    clk_gen/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    12.708 r  clk_gen/clkout1_buf/O
                         net (fo=653, unplaced)       0.439    13.147    com_sprite_m/image/clk_out1
                         RAMB36E1                                     r  com_sprite_m/image/BRAM_reg_0_0/CLKARDCLK
                         clock pessimism              0.531    13.677    
                         clock uncertainty           -0.130    13.547    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.697    12.850    com_sprite_m/image/BRAM_reg_0_0
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                  7.106    




