#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Apr 22 14:50:24 2024
# Process ID: 16652
# Current directory: C:/EECE4632FinalProject/Vivado_Guitar_Effects
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20376 C:\EECE4632FinalProject\Vivado_Guitar_Effects\Vivado_Guitar_Effects.xpr
# Log file: C:/EECE4632FinalProject/Vivado_Guitar_Effects/vivado.log
# Journal file: C:/EECE4632FinalProject/Vivado_Guitar_Effects\vivado.jou
# Running On: WFXB07B250A366D, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 8, Host memory: 16881 MB
#-----------------------------------------------------------
start_gui
open_project C:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.srcs/sources_1/bd/guitar_effects_design/guitar_effects_design.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets guitar_effects_0_m_axi_gmem] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets guitar_effects_0_OUTPUT_r] [get_bd_cells guitar_effects_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/EECE4632FinalProject [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:guitar_effects:1.0 guitar_effects_0
endgroup
set_property location {2 463 -223} [get_bd_cells guitar_effects_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/guitar_effects_0/m_axi_gmem} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins guitar_effects_0/m_axi_gmem]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/guitar_effects_0/s_axi_control_r} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins guitar_effects_0/s_axi_control_r]
endgroup
connect_bd_intf_net [get_bd_intf_pins guitar_effects_0/OUTPUT_r] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins guitar_effects_0/INPUT_r] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
save_bd_design
reset_run synth_1
reset_run guitar_effects_design_blk_mem_gen_0_0_synth_1
reset_run guitar_effects_design_xbar_6_synth_1
reset_run guitar_effects_design_xbar_7_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run impl_1
open_bd_design {C:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.srcs/sources_1/bd/guitar_effects_design/guitar_effects_design.bd}
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.Coe_File {C:/EECE4632FinalProject/Wah_coeffs2.coe}] [get_bd_cells blk_mem_gen_0]
endgroup
save_bd_design
reset_run synth_1
reset_run guitar_effects_design_blk_mem_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.Coe_File {C:/EECE4632FinalProject/Wah_coeffs2.coe}] [get_bd_cells blk_mem_gen_0]
endgroup
save_bd_design
reset_run synth_1
reset_run guitar_effects_design_blk_mem_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.Coe_File {C:/EECE4632FinalProject/Wah_coeffs2.coe}] [get_bd_cells blk_mem_gen_0]
endgroup
save_bd_design
reset_run synth_1
reset_run guitar_effects_design_blk_mem_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.Coe_File {C:/EECE4632FinalProject/Wah_coeffs2.coe}] [get_bd_cells blk_mem_gen_0]
endgroup
save_bd_design
startgroup
set_property -dict [list CONFIG.Coe_File {C:/EECE4632FinalProject/Wah_coeffs2.coe}] [get_bd_cells blk_mem_gen_0]
endgroup
save_bd_design
reset_run synth_1
reset_run guitar_effects_design_blk_mem_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.Coe_File {C:/EECE4632FinalProject/hw7.coe}] [get_bd_cells blk_mem_gen_0]
endgroup
save_bd_design
reset_run synth_1
reset_run guitar_effects_design_blk_mem_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI]
delete_bd_objs [get_bd_intf_nets guitar_effects_0_m_axi_gmem]
connect_bd_intf_net [get_bd_intf_pins guitar_effects_0/m_axi_gmem] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1}] [get_bd_cells axi_mem_intercon]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {1}] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {1}] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_S2MM]
endgroup
save_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_GP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 16
validate_bd_design
update_ip_catalog -rebuild -scan_changes
