# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_task1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.1/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.1/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 371/Labs/Lab\ 2/2.1 {C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.1/RAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:45 on Jan 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.1" C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.1/RAM.sv 
# -- Compiling module RAM
# -- Compiling module RAM_testbench
# 
# Top level modules:
# 	RAM_testbench
# End time: 19:02:45 on Jan 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 371/Labs/Lab\ 2/2.1 {C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.1/seg7.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:45 on Jan 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.1" C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.1/seg7.sv 
# -- Compiling module seg7
# -- Compiling module seg7_testbench
# 
# Top level modules:
# 	seg7_testbench
# End time: 19:02:45 on Jan 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 371/Labs/Lab\ 2/2.1 {C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.1/DE1_SoC_task1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:45 on Jan 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.1" C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.1/DE1_SoC_task1.sv 
# -- Compiling module DE1_SoC_task1
# -- Compiling module DE1_SoC_task1_testbench
# 
# Top level modules:
# 	DE1_SoC_task1_testbench
# End time: 19:02:45 on Jan 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.RAM_testbench
# vsim work.RAM_testbench 
# Start time: 19:02:53 on Jan 19,2023
# Loading sv_std.std
# Loading work.RAM_testbench
# Loading work.RAM
add wave -position end  sim:/RAM_testbench/addr_in
add wave -position end  sim:/RAM_testbench/data_in
add wave -position end  sim:/RAM_testbench/write
add wave -position end  sim:/RAM_testbench/reset
add wave -position end  sim:/RAM_testbench/data_out
add wave -position end  sim:/RAM_testbench/CLOCK_50
add wave -position end  sim:/RAM_testbench/CLOCK_PERIOD
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Eugene  Hostname: LAPTOP-UQ92NDUG  ProcessID: 27704
#           Attempting to use alternate WLF file "./wlft88203h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft88203h
run -all
# ** Note: $stop    : C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.1/RAM.sv(67)
#    Time: 1250 ps  Iteration: 1  Instance: /RAM_testbench
# Break in Module RAM_testbench at C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.1/RAM.sv line 67
vsim work.seg7_testbench
# End time: 19:04:09 on Jan 19,2023, Elapsed time: 0:01:16
# Errors: 0, Warnings: 2
# vsim work.seg7_testbench 
# Start time: 19:04:09 on Jan 19,2023
# Loading sv_std.std
# Loading work.seg7_testbench
# Loading work.seg7
add wave -position end  sim:/seg7_testbench/HEX0
add wave -position end  sim:/seg7_testbench/HEX2
add wave -position end  sim:/seg7_testbench/HEX4
add wave -position end  sim:/seg7_testbench/HEX5
add wave -position end  sim:/seg7_testbench/addr_in
add wave -position end  sim:/seg7_testbench/data_in
add wave -position end  sim:/seg7_testbench/data_out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Eugene  Hostname: LAPTOP-UQ92NDUG  ProcessID: 27704
#           Attempting to use alternate WLF file "./wlft7cj56e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7cj56e
run -all
# ** Note: $stop    : C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.1/seg7.sv(53)
#    Time: 30 ps  Iteration: 0  Instance: /seg7_testbench
# Break in Module seg7_testbench at C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.1/seg7.sv line 53
# End time: 19:05:16 on Jan 19,2023, Elapsed time: 0:01:07
# Errors: 0, Warnings: 2
