
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'vivado' on host 'lesc-server' (Linux_x86_64 version 4.15.0-106-generic) on Thu Jul 02 18:03:40 UTC 2020
INFO: [HLS 200-10] On os Ubuntu 18.04.4 LTS
INFO: [HLS 200-10] In directory '/home/vivado/HLStools/vivado'
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
214
214_benchmakrs
214_revisao
linux_drivers_problemas
proj_extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main
proj_extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2K
[1;32mopen 
open_project 
open_solution 
[0m[32mopen 
openssl 
openssl.exe 
openvpn 
openvt 
opt 
opt-6.0 
[0m
[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C
INFO: [HLS 200-10] Creating and opening project '/home/vivado/HLStools/vivado/proj_extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main'.
0
[2Kvivado_hls> [12C
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_s[18C[2Kvivado_hls> open_solution[25C[2Kvivado_hls> open_solution [26C[2Kvivado_hls> open_solution s[27C[2Kvivado_hls> open_solution so[28C[2Kvivado_hls> open_solution sol[29C
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/HLStools/vivado/proj_extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main/sol'.
/home/vivado/HLStools/vivado/proj_extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main/vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> set_part {xc7k160t-fbg484-1}[40C
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 5 -name default[48C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 5 -name default[48C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
214
214_benchmakrs
214_revisao
linux_drivers_problemas
proj_extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main
proj_extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> ca[14C[2Kvivado_hls> cat[15C[2Kvivado_hls> cat [16C[2Kvivado_hls> cat[15C[2Kvivado_hls> ca[14C[2Kvivado_hls> c[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd  [16C[2Kvivado_hls> cd  c[17C[2Kvivado_hls> cd  cd[18C[2Kvivado_hls> cd  cd [19C[2Kvivado_hls> cd  cd[18C[2Kvivado_hls> cd  c[17C[2Kvivado_hls> cd  [16C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd proj_extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main[102C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c
sol
vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> ca[14C[2Kvivado_hls> cat[15C[2Kvivado_hls> cat [16C[2Kvivado_hls> cat e[17C[2Kvivado_hls> cat ex[18C[2Kvivado_hls> cat extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c[100C
#include "HLS/hls.h"
#define NULL 0
typedef unsigned long size_t;  // Customize by platform.
typedef int scalar_t__;  // Either arithmetic or pointer type.
/* By default, we understand bool (as a convenience). */
#define false 0
#define true 1

/* Forward declarations */
typedef  struct TYPE_2__   TYPE_1__ ;

/* Type definitions */
struct tc_configuration {scalar_t__ dcb_pfc; TYPE_1__* path; } ;
struct ixgbe_dcb_config {scalar_t__** bw_percentage; scalar_t__ pfc_mode_enable; struct tc_configuration* tc_config; } ;
struct ixgbe_adapter {struct ixgbe_dcb_config dcb_cfg; struct ixgbe_dcb_config temp_dcb_cfg; } ;
struct TYPE_2__ {scalar_t__ prio_type; scalar_t__ bwg_id; scalar_t__ bwg_percent; scalar_t__ up_to_tc_bitmap; } ;

/* Variables and functions */
 int BIT_APP_UPCHG ; 
 int BIT_PFC ; 
 int BIT_PG_RX ; 
 int BIT_PG_TX ; 
 int DCB_PFC_UP_ATTR_0 ; 
 int DCB_PFC_UP_ATTR_MAX ; 
 int DCB_PG_ATTR_BW_ID_0 ; 
 int DCB_PG_ATTR_BW_ID_MAX ; 
 int DCB_PG_ATTR_TC_0 ; 
 int DCB_RX_CONFIG ; 
 int DCB_TX_CONFIG ; 
component 
int ixgbe_copy_dcb_cfg(struct ixgbe_adapter *adapter, int tc_max)
{
	struct ixgbe_dcb_config *scfg = &adapter->temp_dcb_cfg;
	struct ixgbe_dcb_config *dcfg = &adapter->dcb_cfg;
	struct tc_configuration *src = NULL;
	struct tc_configuration *dst = NULL;
	int i, j;
	int tx = DCB_TX_CONFIG;
	int rx = DCB_RX_CONFIG;
	int changes = 0;
#ifdef IXGBE_FCOE
	struct dcb_app app = {
			      .selector = DCB_APP_IDTYPE_ETHTYPE,
			      .protocol = ETH_P_FCOE,
			     };
	u8 up = dcb_getapp(adapter->netdev, &app);

	if (up && !(up & BIT(adapter->fcoe.up)))
		changes |= BIT_APP_UPCHG;
#endif

	for (i = DCB_PG_ATTR_TC_0; i < tc_max + DCB_PG_ATTR_TC_0; i++) {
		src = &scfg->tc_config[i - DCB_PG_ATTR_TC_0];
		dst = &dcfg->tc_config[i - DCB_PG_ATTR_TC_0];

		if (dst->path[tx].prio_type != src->path[tx].prio_type) {
			dst->path[tx].prio_type = src->path[tx].prio_type;
			changes |= BIT_PG_TX;
		}

		if (dst->path[tx].bwg_id != src->path[tx].bwg_id) {
			dst->path[tx].bwg_id = src->path[tx].bwg_id;
			changes |= BIT_PG_TX;
		}

		if (dst->path[tx].bwg_percent != src->path[tx].bwg_percent) {
			dst->path[tx].bwg_percent = src->path[tx].bwg_percent;
			changes |= BIT_PG_TX;
		}

		if (dst->path[tx].up_to_tc_bitmap !=
				src->path[tx].up_to_tc_bitmap) {
			dst->path[tx].up_to_tc_bitmap =
				src->path[tx].up_to_tc_bitmap;
			changes |= (BIT_PG_TX | BIT_PFC | BIT_APP_UPCHG);
		}

		if (dst->path[rx].prio_type != src->path[rx].prio_type) {
			dst->path[rx].prio_type = src->path[rx].prio_type;
			changes |= BIT_PG_RX;
		}

		if (dst->path[rx].bwg_id != src->path[rx].bwg_id) {
			dst->path[rx].bwg_id = src->path[rx].bwg_id;
			changes |= BIT_PG_RX;
		}

		if (dst->path[rx].bwg_percent != src->path[rx].bwg_percent) {
			dst->path[rx].bwg_percent = src->path[rx].bwg_percent;
			changes |= BIT_PG_RX;
		}

		if (dst->path[rx].up_to_tc_bitmap !=
				src->path[rx].up_to_tc_bitmap) {
			dst->path[rx].up_to_tc_bitmap =
				src->path[rx].up_to_tc_bitmap;
			changes |= (BIT_PG_RX | BIT_PFC | BIT_APP_UPCHG);
		}
	}

	for (i = DCB_PG_ATTR_BW_ID_0; i < DCB_PG_ATTR_BW_ID_MAX; i++) {
		j = i - DCB_PG_ATTR_BW_ID_0;
		if (dcfg->bw_percentage[tx][j] != scfg->bw_percentage[tx][j]) {
			dcfg->bw_percentage[tx][j] = scfg->bw_percentage[tx][j];
			changes |= BIT_PG_TX;
		}
		if (dcfg->bw_percentage[rx][j] != scfg->bw_percentage[rx][j]) {
			dcfg->bw_percentage[rx][j] = scfg->bw_percentage[rx][j];
			changes |= BIT_PG_RX;
		}
	}

	for (i = DCB_PFC_UP_ATTR_0; i < DCB_PFC_UP_ATTR_MAX; i++) {
		j = i - DCB_PFC_UP_ATTR_0;
		if (dcfg->tc_config[j].dcb_pfc != scfg->tc_config[j].dcb_pfc) {
			dcfg->tc_config[j].dcb_pfc = scfg->tc_config[j].dcb_pfc;
			changes |= BIT_PFC;
		}
	}

	if (dcfg->pfc_mode_enable != scfg->pfc_mode_enable) {
		dcfg->pfc_mode_enable = scfg->pfc_mode_enable;
		changes |= BIT_PFC;
	}

	return changes;
}/* Main routine for ixgbe_copy_dcb_cfg */
int main() {
  struct ixgbe_adapter * adapter;
  int tc_max;
  ixgbe_copy_dcb_cfg(adapter, tc_max);
  return 0;
}
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> se[14C[2Kvivado_hls> set[15C[2Kvivado_hls> set_[16C[2Kvivado_hls> set_t[17C[2Kvivado_hls> set_top[19C[2Kvivado_hls> set_top [20C[2Kvivado_hls> set_top ixgbe_copy_dcb_cfg[38C
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2Kvivado_hls> csy[15C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
Error in linking the design.
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c
sol
vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files e[23C[2Kvivado_hls> add_files ex[24C[2Kvivado_hls> add_files extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c[106C
INFO: [HLS 200-10] Adding design file 'extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2Kvivado_hls> csy[15C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c' ... 
WARNING: [HLS 200-40] extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c:1:10: fatal error: 'HLS/hls.h' file not found
#include "HLS/hls.h"
         ^
1 error generated.
C preprocessor failed.
[2Kvivado_hls> [12C[2Kvivado_hls> g[13C[2Kvivado_hls> ge[14C[2Kvivado_hls> ged[15C[2Kvivado_hls> gedt[16C[2Kvivado_hls> gedti[17C[2Kvivado_hls> gedti [18C[2Kvivado_hls> gedti[17C[2Kvivado_hls> gedt[16C[2Kvivado_hls> ged[15C[2Kvivado_hls> gedi[16C[2Kvivado_hls> gedit[17C[2Kvivado_hls> gedit [18C[2Kvivado_hls> gedit e[19C[2Kvivado_hls> gedit ex[20C[2Kvivado_hls> gedit extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c[102C
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/gedit/libgedit.so)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
[2Kvivado_hls> [12C[2Kvivado_hls> gedit extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c[102C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c:1:
extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c:28:1: error: unknown type name 'component'
component
^
extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c:29:1: error: expected identifier or '('
int ixgbe_copy_dcb_cfg(struct ixgbe_adapter *adapter, int tc_max)
^
2 errors generated.
Failed during preprocessing.
[2Kvivado_hls> [12C[2Kvivado_hls> csynth_design[25C[2Kvivado_hls> gedit extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c[102C
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/gedit/libgedit.so)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
[2Kvivado_hls> [12C[2Kvivado_hls> gedit extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c[102C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c:1:
extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c:33:33: error: use of undeclared identifier 'NULL'
 struct tc_configuration *src = NULL;
                                ^
extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c:34:33: error: use of undeclared identifier 'NULL'
 struct tc_configuration *dst = NULL;
                                ^
2 errors generated.
Failed during preprocessing.
[2Kvivado_hls> [12C[2Kvivado_hls> csynth_design[25C[2Kvivado_hls> gedit extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c[102C
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/gedit/libgedit.so)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
[2Kvivado_hls> [12C[2Kvivado_hls> gedit extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c[102C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:03:23 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 28018 ; free virtual = 39379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:03:23 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 28018 ; free virtual = 39379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:03:24 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 28017 ; free virtual = 39378
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c:30: Argument 'adapter.dcb_cfg.bw_percentage' of function 'ixgbe_copy_dcb_cfg' (extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c:30) has an unsynthesizable type (possible cause(s): pointer to pointer or global pointer).
ERROR: [SYNCHK 200-61] extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c:55: unsupported memory access on variable 'adapter.dcb_cfg.tc_config.path.prio_type' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main.c
sol
vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
214
214_benchmakrs
214_revisao
linux_drivers_problemas
proj_extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main
proj_extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> m[13C[2Kvivado_hls> mv[14C[2Kvivado_hls> mv [15C
/bin/mv: missing destination file operand after 'proj_extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main'
Try '/bin/mv --help' for more information.
[2Kvivado_hls> [12C[2Kvivado_hls> mv proj_extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main[102C[2Kvivado_hls> mv proj_extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main [103C[2Kvivado_hls> mv proj_extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main .[104C[2Kvivado_hls> mv proj_extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main ..[105C[2Kvivado_hls> mv proj_extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main .[104C[2Kvivado_hls> mv proj_extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main [103C[2Kvivado_hls> mv proj_extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main 2[104C[2Kvivado_hls> mv proj_extr_.linuxdriversnetethernetintelixgbeixgbe_dcb_nl.c_ixgbe_copy_dcb_cfg_with_main 214/[107C
[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> l[13C
ambiguous command name "l": lappend lassign leq license_checkin license_checkout license_exists license_isbetapart lindex linsert list list_core list_part list_sc_module_objs llength llvm-ld llvm-ld39 llvm-opt39 load load_cfg_tcl load_tbgen_tcl lookup_c_datatype lookup_hls_stream_real_cname lookup_real_cname lrange lrepeat lreplace lreverse lsearch lset lsort
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
214
214_benchmakrs
214_revisao
linux_drivers_problemas
proj_extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project proj_extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main[100C
INFO: [HLS 200-10] Creating and opening project '/home/vivado/HLStools/vivado/proj_extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd proj_extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main[90C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c
vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> addf[16C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_F[17C
No match found.
[2Kvivado_hls> add_F[17C[2Kvivado_hls> add_F [18C[2Kvivado_hls> add_F[17C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_F[17C[2Kvivado_hls> add_F[17C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c[94C
INFO: [HLS 200-10] Adding design file 'extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> ca[14C[2Kvivado_hls> cat[15C[2Kvivado_hls> cat [16C[2Kvivado_hls> cat e[17C[2Kvivado_hls> cat ex[18C[2Kvivado_hls> cat extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c[88C
#include "HLS/hls.h"
#define NULL 0
typedef unsigned long size_t;  // Customize by platform.
typedef int scalar_t__;  // Either arithmetic or pointer type.
/* By default, we understand bool (as a convenience). */
#define false 0
#define true 1

struct TYPE_2__ {int read_status_mask; int ignore_status_mask; } ;
/* Forward declarations */
typedef  struct TYPE_2__   TYPE_1__ ;

/* Type definitions */
struct uart_sunzilog_port {int curregs[100]; int parity_mask; TYPE_1__ port; } ;

/* Variables and functions */
 int BRENAB ; 
 unsigned int BRKINT ; 
 int BRK_ABRT ; 
 int BRSRC ; 
 int CRC_ERR ; 
 unsigned int CREAD ; 
#define  CS5 131 
#define  CS6 130 
#define  CS7 129 
#define  CS8 128 
 unsigned int CSIZE ; 
 unsigned int CSTOPB ; 
 unsigned int IGNBRK ; 
 unsigned int IGNPAR ; 
 unsigned int INPCK ; 
 int NRZ ; 
 unsigned int PARENB ; 
 unsigned int PARMRK ; 
 unsigned int PARODD ; 
 int PAR_ENAB ; 
 int PAR_ERR ; 
 int PAR_EVEN ; 
 size_t R10 ; 
 size_t R11 ; 
 size_t R12 ; 
 size_t R13 ; 
 size_t R14 ; 
 size_t R3 ; 
 size_t R4 ; 
 size_t R5 ; 
 int RCBR ; 
 int Rx5 ; 
 int Rx6 ; 
 int Rx7 ; 
 int Rx8 ; 
 int RxN_MASK ; 
 int Rx_OVR ; 
 int SB1 ; 
 int SB2 ; 
 int TCBR ; 
 int Tx5 ; 
 int Tx6 ; 
 int Tx7 ; 
 int Tx8 ; 
 int TxN_MASK ; 
 int X16CLK ; 
 int XCLK_MASK ; 
component 
void
sunzilog_convert_to_zs(volatile struct uart_sunzilog_port *up, unsigned int cflag,
		       unsigned int iflag, int brg)
{

	up->curregs[R10] = NRZ;
	up->curregs[R11] = TCBR | RCBR;

	/* Program BAUD and clock source. */
	up->curregs[R4] &= ~XCLK_MASK;
	up->curregs[R4] |= X16CLK;
	up->curregs[R12] = brg & 0xff;
	up->curregs[R13] = (brg >> 8) & 0xff;
	up->curregs[R14] = BRSRC | BRENAB;

	/* Character size, stop bits, and parity. */
	up->curregs[R3] &= ~RxN_MASK;
	up->curregs[R5] &= ~TxN_MASK;
	switch (cflag & CSIZE) {
	case CS5:
		up->curregs[R3] |= Rx5;
		up->curregs[R5] |= Tx5;
		up->parity_mask = 0x1f;
		break;
	case CS6:
		up->curregs[R3] |= Rx6;
		up->curregs[R5] |= Tx6;
		up->parity_mask = 0x3f;
		break;
	case CS7:
		up->curregs[R3] |= Rx7;
		up->curregs[R5] |= Tx7;
		up->parity_mask = 0x7f;
		break;
	case CS8:
	default:
		up->curregs[R3] |= Rx8;
		up->curregs[R5] |= Tx8;
		up->parity_mask = 0xff;
		break;
	}
	up->curregs[R4] &= ~0x0c;
	if (cflag & CSTOPB)
		up->curregs[R4] |= SB2;
	else
		up->curregs[R4] |= SB1;
	if (cflag & PARENB)
		up->curregs[R4] |= PAR_ENAB;
	else
		up->curregs[R4] &= ~PAR_ENAB;
	if (!(cflag & PARODD))
		up->curregs[R4] |= PAR_EVEN;
	else
		up->curregs[R4] &= ~PAR_EVEN;

	up->port.read_status_mask = Rx_OVR;
	if (iflag & INPCK)
		up->port.read_status_mask |= CRC_ERR | PAR_ERR;
	if (iflag & (IGNBRK | BRKINT | PARMRK))
		up->port.read_status_mask |= BRK_ABRT;

	up->port.ignore_status_mask = 0;
	if (iflag & IGNPAR)
		up->port.ignore_status_mask |= CRC_ERR | PAR_ERR;
	if (iflag & IGNBRK) {
		up->port.ignore_status_mask |= BRK_ABRT;
		if (iflag & IGNPAR)
			up->port.ignore_status_mask |= Rx_OVR;
	}

	if ((cflag & CREAD) == 0)
		up->port.ignore_status_mask = 0xff;
}/* Main routine for sunzilog_convert_to_zs */
int main() {
  struct uart_sunzilog_port * up;
  unsigned int cflag;
  unsigned int iflag;
  int brg;
  sunzilog_convert_to_zs(up, cflag, iflag, brg);
  return 0;
}
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> se[14C[2Kvivado_hls> set[15C[2Kvivado_hls> set_[16C[2Kvivado_hls> set_t[17C[2Kvivado_hls> set_top[19C[2Kvivado_hls> set_top [20C[2Kvivado_hls> set_top sunzilog_convert_to_zs[42C
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_e[18C[2Kvivado_hls> open_e[18C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_s[18C[2Kvivado_hls> open_solution[25C[2Kvivado_hls> open_solution [26C[2Kvivado_hls> open_solution s[27C[2Kvivado_hls> open_solution so[28C[2Kvivado_hls> open_solution sol[29C
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/HLStools/vivado/proj_extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main/sol'.
/home/vivado/HLStools/vivado/proj_extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main/vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> set_part {xc7k160t-fbg484-1}[40C
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 5 -name default[48C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 10ns -name default[51C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2Kvivado_hls> cst[15C[2Kvivado_hls> cs[14C[2Kvivado_hls> csy[15C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c' ... 
WARNING: [HLS 200-40] extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:1:10: fatal error: 'HLS/hls.h' file not found
#include "HLS/hls.h"
         ^
1 error generated.
C preprocessor failed.
[2Kvivado_hls> [12C[2Kvivado_hls> g[13C[2Kvivado_hls> ge[14C[2Kvivado_hls> ged[15C[2Kvivado_hls> gedt[16C[2Kvivado_hls> gedti[17C[2Kvivado_hls> gedti [18C[2Kvivado_hls> gedti e[19C[2Kvivado_hls> gedti [18C[2Kvivado_hls> gedti[17C[2Kvivado_hls> gedt[16C[2Kvivado_hls> ged[15C[2Kvivado_hls> gedi[16C[2Kvivado_hls> gedit[17C[2Kvivado_hls> gedit [18C[2Kvivado_hls> gedit e[19C[2Kvivado_hls> gedit ex[20C[2Kvivado_hls> gedit extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c[90C
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/gedit/libgedit.so)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
[2Kvivado_hls> [12C[2Kvivado_hls> gedit extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c[90C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:51 ; elapsed = 00:06:13 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 28013 ; free virtual = 39375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:51 ; elapsed = 00:06:13 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 28013 ; free virtual = 39375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:53 ; elapsed = 00:06:15 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 28013 ; free virtual = 39375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:53 ; elapsed = 00:06:15 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 28014 ; free virtual = 39375
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:06:15 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 27997 ; free virtual = 39359
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:06:15 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 27997 ; free virtual = 39359
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sunzilog_convert_to_zs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sunzilog_convert_to_zs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 374.89 seconds; current allocated memory: 97.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 97.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sunzilog_convert_to_zs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sunzilog_convert_to_zs/up_curregs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sunzilog_convert_to_zs/up_parity_mask' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sunzilog_convert_to_zs/up_port_read_status_mask' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sunzilog_convert_to_zs/up_port_ignore_status_mask' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sunzilog_convert_to_zs/cflag' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sunzilog_convert_to_zs/iflag' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sunzilog_convert_to_zs/brg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sunzilog_convert_to_zs' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sunzilog_convert_to_zs/cflag' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sunzilog_convert_to_zs/iflag' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sunzilog_convert_to_zs'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 97.979 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:54 ; elapsed = 00:06:16 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 27996 ; free virtual = 39359
INFO: [VHDL 208-304] Generating VHDL RTL for sunzilog_convert_to_zs.
INFO: [VLOG 209-307] Generating Verilog RTL for sunzilog_convert_to_zs.
[2Kvivado_hls> [12C[2Kvivado_hls> d[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
214
214_benchmakrs
214_revisao
linux_drivers_problemas
proj_extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> m[13C[2Kvivado_hls> mv[14C[2Kvivado_hls> mv [15C[2Kvivado_hls> mv proj_extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main[90C[2Kvivado_hls> mv proj_extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main [91C[2Kvivado_hls> mv proj_extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main 2[92C[2Kvivado_hls> mv proj_extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main 21[93C[2Kvivado_hls> mv proj_extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main 214[94C
[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
214
214_benchmakrs
214_revisao
linux_drivers_problemas
vivado_hls.log
[2Kvivado_hls> [12CERROR: [Common 17-156] Event "1" is too far in the past.

    while executing
"rdi::HistEvent -event $event"
    (procedure "history" line 64)
    invoked from within
"history event $i"
    (procedure "getHistory" line 5)
    invoked from within
"getHistory"
    (procedure "doExit" line 15)
    invoked from within
"doExit"
    ("" arm line 5)
    invoked from within
"switch -exact -- $char {
        \u0001 { ;# ^a
            set CMDLINE_CURSOR 0
        }
        \u0002 { ;# ^b
            if { $CMDLINE_CURSOR > 0..."
    (procedure "handleControls" line 10)
    invoked from within
"handleControls"
    (procedure "TclReadLine::tclline" line 105)
    invoked from within
"TclReadLine::tclline"
