// Seed: 3676188803
module module_0;
  uwire id_1 = 1;
  wire  id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge {1'b0,
    id_1 / 1
  } or posedge id_2)
  begin
    if (1) begin
      id_7 <= id_2 && id_1;
    end
  end
  assign id_3 = id_1 - 1;
  wire id_8;
  wire id_9;
  module_0();
endmodule
