<?xml version="1.0" encoding="utf-8"?>
<module description="MISCANALOG" id="MISCANALOG">
	<register acronym="CLKTRIM" description="" id="CLKTRIM" offset="0x00" width="32">
		<bitfield begin="31" description="RESERVED" end="15" id="RESERVED" rwaccess="" width="17">
		</bitfield>
		<bitfield begin="14" description="HFO Clock Trim" end="8" id="HFO_CLK_TRIM" rwaccess="RW" width="7">
		</bitfield>
		<bitfield begin="7" description="HFO Select Range" end="6" id="HFO_SEL_RANGE" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="5" description="HFO Filter Enable" end="5" id="HFO_LN_FILTER_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="LFO Disable" end="4" id="LFO_DISABLE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="HFO Therm Trim" end="1" id="HFO_THERM_TRIM" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="0" description="HFO Enable" end="0" id="HFO_ENABLE" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="BGTRIM" description="" id="BGTRIM" offset="0x04" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="Bandgap Gain Trim" end="11" id="BG_GAIN_TRIM" rwaccess="RW" width="7">
		</bitfield>
		<bitfield begin="10" description="Bandgap Spare Trim" end="9" id="BG_SPARE_TRIM" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="8" description="Bandgap Temp Trim" end="0" id="BG_TEMP_TRIM" rwaccess="RW" width="9">
		</bitfield>
	</register>
	<register acronym="AFECTRL" description="" id="AFECTRL" offset="0x08" width="32">
		<bitfield begin="31" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="16">
		</bitfield>
		<bitfield begin="15" description="AFE Mux Channel Select" end="14" id="AFE_MUX_CH_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="13" description="Isolation Buffer Selection Test" end="13" id="AFE_VIN_MUX" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="12" description="Comparator DAC Test" end="12" id="COMP_DAC_TEST" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="Analog Mux B Select" end="9" id="ANALOG_MUX_B_SEL" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="8" description="3.3V Regulator Disable" end="8" id="VREG_3P3_DIS" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="2.6V Regulator Disable" end="7" id="VREG_FLASH_DIS" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="Enable Analog Test Points" end="6" id="ANALOG_TEST_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="Analog Front End Mux Select" end="3" id="AFE_MUX_SEL" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="2" description="Analog Mux A Select" end="0" id="ANALOG_MUX_A_SEL" rwaccess="RW" width="3">
		</bitfield>
	</register>
	<register acronym="AFEMISC" description="" id="AFEMISC" offset="0x0C" width="32">
		<bitfield begin="31" description="RESERVED" end="11" id="RESERVED" rwaccess="" width="21">
		</bitfield>
		<bitfield begin="10" description="GPIO Slew Select" end="10" id="GPIO_SLEW_SEL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="DPWM pin Slew Select" end="9" id="DPWM_SLEW_SEL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="RESERVED" end="8" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="7" description="V33 Trim Bits" end="4" id="V33_TRIM" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="3" description="RESERVED" end="2" id="RESERVED" rwaccess="" width="2">
		</bitfield>
		<bitfield begin="1" description="Selects V33 Reference" end="1" id="V33_SEL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="RESERVED" end="0" id="RESERVED" rwaccess="" width="1">
		</bitfield>
	</register>
	<register acronym="PKGID" description="" id="PKGID" offset="0x10" width="32">
		<bitfield begin="31" description="RESERVED" end="2" id="RESERVED" rwaccess="" width="30">
		</bitfield>
		<bitfield begin="1" description="Package ID" end="0" id="PKG_ID" rwaccess="RW" width="2">
		</bitfield>
	</register>
	<register acronym="BROWNOUT" description="" id="BROWNOUT" offset="0x14" width="32">
		<bitfield begin="31" description="RESERVED" end="3" id="RESERVED" rwaccess="" width="29">
		</bitfield>
		<bitfield begin="2" description="Brownout Interrupt Latched Status" end="2" id="INT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="1" description="Brownout Interrupt Enable" end="1" id="INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Brownout Enable" end="0" id="COMP_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="GLBIOEN" description="" id="GLBIOEN" offset="0x18" width="32">
		<bitfield begin="31" description="RESERVED" end="30" id="RESERVED" rwaccess="" width="2">
		</bitfield>
		<bitfield begin="29" description="Global I/O Enable" end="0" id="GLOBAL_IO_EN" rwaccess="RW" width="30">
		</bitfield>
	</register>
	<register acronym="GLBIOOE" description="" id="GLBIOOE" offset="0x1C" width="32">
		<bitfield begin="31" description="RESERVED" end="30" id="RESERVED" rwaccess="" width="2">
		</bitfield>
		<bitfield begin="29" description="Global I/O Output Enable" end="0" id="GLOBAL_IO_OE" rwaccess="RW" width="30">
		</bitfield>
	</register>
	<register acronym="GLBIOOD" description="" id="GLBIOOD" offset="0x20" width="32">
		<bitfield begin="31" description="RESERVED" end="30" id="RESERVED" rwaccess="" width="2">
		</bitfield>
		<bitfield begin="29" description="Global I/O Open Drain Enable" end="0" id="GLOBAL_IO_OD" rwaccess="RW" width="30">
		</bitfield>
	</register>
	<register acronym="GLBIOVAL" description="" id="GLBIOVAL" offset="0x24" width="32">
		<bitfield begin="31" description="RESERVED" end="30" id="RESERVED" rwaccess="" width="2">
		</bitfield>
		<bitfield begin="29" description="Global I/O Value" end="0" id="GLOBAL_IO_VALUE" rwaccess="RW" width="30">
		</bitfield>
	</register>
	<register acronym="GLBIOREAD" description="" id="GLBIOREAD" offset="0x28" width="32">
		<bitfield begin="31" description="RESERVED" end="30" id="RESERVED" rwaccess="" width="2">
		</bitfield>
		<bitfield begin="29" description="Global I/O Value" end="0" id="GLOBAL_IO_READ" rwaccess="R" width="30">
		</bitfield>
	</register>
	<register acronym="TEMPSENCTRL" description="" id="TEMPSENCTRL" offset="0x2C" width="32">
		<bitfield begin="31" description="RESERVED" end="7" id="RESERVED" rwaccess="" width="25">
		</bitfield>
		<bitfield begin="6" description="Temperature Sensor Trim" end="1" id="TEMP_SENSE_TRIM" rwaccess="RW" width="6">
		</bitfield>
		<bitfield begin="0" description="Temperature Sensor Disable" end="0" id="TEMP_SENSE_DIS" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="IOMUX" description="" id="IOMUX" offset="0x30" width="32">
		<bitfield begin="31" description="RESERVED" end="10" id="RESERVED" rwaccess="" width="22">
		</bitfield>
		<bitfield begin="9" description="EXT TRIG Pins Mux Control" end="8" id="EXT_TRIG_MUX_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="7" description="JTAG Data Pins Mux Control" end="6" id="JTAG_CLK_MUX_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="5" description="JTAG Data Pins Mux Control" end="4" id="JTAG_DATA_MUX_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="3" description="SYNC Pins Mux Control" end="2" id="SYNC_MUX_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="1" description="UART Pins Mux Control" end="1" id="UART_MUX_SEL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="PMBus Pins Mux Control" end="0" id="PMBUS_MUX_SEL" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="CSTRIM" description="" id="CSTRIM" offset="0x34" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Current Sharing Current Trim" end="8" id="CURRENT_TRIM" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="7" description="RESERVED" end="5" id="RESERVED" rwaccess="" width="3">
		</bitfield>
		<bitfield begin="4" description="Current Sharing Resistor Trim" end="0" id="RESISTOR_TRIM" rwaccess="RW" width="5">
		</bitfield>
	</register>
	<register acronym="CSCTRL" description="" id="CSCTRL" offset="0x38" width="32">
		<bitfield begin="31" description="RESERVED" end="24" id="RESERVED" rwaccess="" width="8">
		</bitfield>
		<bitfield begin="23" description="DPWM Duty/Pulse Width for Cur Share" end="16" id="DPWM_DUTY" rwaccess="RW" width="8">
		</bitfield>
		<bitfield begin="15" description="DPWM Period for Current Share" end="8" id="DPWM_PERIOD" rwaccess="RW" width="8">
		</bitfield>
		<bitfield begin="7" description="RESERVED" end="4" id="RESERVED" rwaccess="" width="4">
		</bitfield>
		<bitfield begin="3" description="Current Sharing Test Mode" end="0" id="TEST_MODE" rwaccess="RW" width="4">
		</bitfield>
	</register>
	<register acronym="TEMPREF" description="" id="TEMPREF" offset="0x3C" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Temperature Reference" end="0" id="TEMP_REF" rwaccess="RW" width="12">
		</bitfield>
	</register>
	<register acronym="CLKGATECTRL" description="" id="CLKGATECTRL" offset="0x40" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="Peak Current Mode Clock Enable" end="17" id="PCM_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="16" description="Constant Power/Constant Current Clock Enable" end="16" id="CPCC_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="15" description="Filter 2 Clock Enable" end="15" id="FILTER2_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="14" description="Filter 1 Clock Enable" end="14" id="FILTER1_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="13" description="Filter 0 Clock Enable" end="13" id="FILTER0_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="12" description="Front End Control 2 Clock Enable" end="12" id="FE_CTRL2_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="Front End Control 2 Clock Enable" end="11" id="FE_CTRL1_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="Front End Control 2 Clock Enable" end="10" id="FE_CTRL0_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="DPWM4 Clock Enable" end="9" id="DPWM3_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="DPWM4 Clock Enable" end="8" id="DPWM2_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="DPWM4 Clock Enable" end="7" id="DPWM1_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="DPWM4 Clock Enable" end="6" id="DPWM0_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="SCI1 Clock Enable" end="5" id="SCI1_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="SCI0 Clock Enable" end="4" id="SCI0_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="ADC12 Control Clock Enable" end="3" id="ADC12_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="PMBus I/F Clock Enable" end="2" id="PMBUS_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="GIO Clock Enable" end="1" id="GIO_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Timer Clock Enable" end="0" id="TIMER_CLK_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="BIASTRIM" description="" id="BIASTRIM" offset="0x44" width="32">
		<bitfield begin="31" description="RESERVED" end="7" id="RESERVED" rwaccess="" width="25">
		</bitfield>
		<bitfield begin="6" description="ADC12 Boost" end="6" id="ADC12_BOOST" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="IBias Trim Bits" end="0" id="IBIAS_TRIM" rwaccess="RW" width="6">
		</bitfield>
	</register>
</module>