97. Printing statistics.

=== and_cell ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     gf180mcu_fd_sc_mcu7t5v0__and2_1      1

   Chip area for module '\and_cell': 17.561600
     of which used for sequential elements: 0.000000 (0.00%)

=== dff_cell ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     gf180mcu_fd_sc_mcu7t5v0__clkinv_1      1
     gf180mcu_fd_sc_mcu7t5v0__dffq_1      1

   Chip area for module '\dff_cell': 72.441600
     of which used for sequential elements: 63.660800 (87.88%)

=== dffsr_cell ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     gf180mcu_fd_sc_mcu7t5v0__clkinv_1      2
     gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1      1
     gf180mcu_fd_sc_mcu7t5v0__nand2_1      1

   Chip area for module '\dffsr_cell': 114.150400
     of which used for sequential elements: 85.612800 (75.00%)

=== mux_cell ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     gf180mcu_fd_sc_mcu7t5v0__mux2_2      1

   Chip area for module '\mux_cell': 32.928000
     of which used for sequential elements: 0.000000 (0.00%)

=== nand_cell ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     gf180mcu_fd_sc_mcu7t5v0__nand2_1      1

   Chip area for module '\nand_cell': 10.976000
     of which used for sequential elements: 0.000000 (0.00%)

=== not_cell ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of ports:                  2
   Number of port bits:              2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     gf180mcu_fd_sc_mcu7t5v0__clkinv_1      1

   Chip area for module '\not_cell': 8.780800
     of which used for sequential elements: 0.000000 (0.00%)

=== or_cell ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     gf180mcu_fd_sc_mcu7t5v0__or2_1      1

   Chip area for module '\or_cell': 17.561600
     of which used for sequential elements: 0.000000 (0.00%)

=== tt_um_wokwi_442081253563458561 ===

   Number of wires:               1010
   Number of wire bits:           1045
   Number of public wires:         961
   Number of public wire bits:     996
   Number of ports:                  8
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                996
     and_cell                      324
     dff_cell                      207
     dffsr_cell                     49
     gf180mcu_fd_sc_mcu7t5v0__buf_1     13
     gf180mcu_fd_sc_mcu7t5v0__tieh      5
     gf180mcu_fd_sc_mcu7t5v0__tiel     55
     mux_cell                       62
     nand_cell                       1
     not_cell                       23
     or_cell                       230
     xor_cell                       27

   Area for cell type \dffsr_cell is unknown!
   Area for cell type \mux_cell is unknown!
   Area for cell type \not_cell is unknown!
   Area for cell type \and_cell is unknown!
   Area for cell type \or_cell is unknown!
   Area for cell type \xor_cell is unknown!
   Area for cell type \dff_cell is unknown!
   Area for cell type \nand_cell is unknown!

   Chip area for module '\tt_um_wokwi_442081253563458561': 698.073600
     of which used for sequential elements: 0.000000 (0.00%)

=== xor_cell ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     gf180mcu_fd_sc_mcu7t5v0__xor2_1      1

   Chip area for module '\xor_cell': 26.342400
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   tt_um_wokwi_442081253563458561      1
     and_cell                      324
     dff_cell                      207
     dffsr_cell                     49
     mux_cell                       62
     nand_cell                       1
     not_cell                       23
     or_cell                       230
     xor_cell                       27

   Number of wires:               4270
   Number of wire bits:           4305
   Number of public wires:        4123
   Number of public wire bits:    4158
   Number of ports:               3170
   Number of port bits:           3205
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1350
     gf180mcu_fd_sc_mcu7t5v0__and2_1    324
     gf180mcu_fd_sc_mcu7t5v0__buf_1     13
     gf180mcu_fd_sc_mcu7t5v0__clkinv_1    328
     gf180mcu_fd_sc_mcu7t5v0__dffq_1    207
     gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1     49
     gf180mcu_fd_sc_mcu7t5v0__mux2_2     62
     gf180mcu_fd_sc_mcu7t5v0__nand2_1     50
     gf180mcu_fd_sc_mcu7t5v0__or2_1    230
     gf180mcu_fd_sc_mcu7t5v0__tieh      5
     gf180mcu_fd_sc_mcu7t5v0__tiel     55
     gf180mcu_fd_sc_mcu7t5v0__xor2_1     27

   Chip area for top module '\tt_um_wokwi_442081253563458561': 33981.696000
     of which used for sequential elements: 0.000000 (0.00%)

