{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 16 20:02:13 2014 " "Info: Processing started: Thu Jan 16 20:02:13 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DESIGN4TG -c DESIGN4TG " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DESIGN4TG -c DESIGN4TG" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DESIGN4TG_CLK.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DESIGN4TG_CLK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DESIGN4TG_CLK-BEHAVIORAL " "Info: Found design unit 1: DESIGN4TG_CLK-BEHAVIORAL" {  } { { "DESIGN4TG_CLK.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_CLK.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DESIGN4TG_CLK " "Info: Found entity 1: DESIGN4TG_CLK" {  } { { "DESIGN4TG_CLK.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_CLK.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DESIGN4TG_NINE_CNT.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DESIGN4TG_NINE_CNT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DESIGN4TG_NINE_CNT-BEHAVIORAL " "Info: Found design unit 1: DESIGN4TG_NINE_CNT-BEHAVIORAL" {  } { { "DESIGN4TG_NINE_CNT.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_NINE_CNT.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DESIGN4TG_NINE_CNT " "Info: Found entity 1: DESIGN4TG_NINE_CNT" {  } { { "DESIGN4TG_NINE_CNT.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_NINE_CNT.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DESIGN4TG_FIVE_CNT.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DESIGN4TG_FIVE_CNT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DESIGN4TG_FIVE_CNT-BEHAVIORAL " "Info: Found design unit 1: DESIGN4TG_FIVE_CNT-BEHAVIORAL" {  } { { "DESIGN4TG_FIVE_CNT.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_FIVE_CNT.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DESIGN4TG_FIVE_CNT " "Info: Found entity 1: DESIGN4TG_FIVE_CNT" {  } { { "DESIGN4TG_FIVE_CNT.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_FIVE_CNT.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "Z:/DESIGN2TG/DESIGN4TG_7SEG_DECODER.vhd " "Warning: Can't analyze file -- file Z:/DESIGN2TG/DESIGN4TG_7SEG_DECODER.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DESIGN4TG_7SEG_DECODER.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DESIGN4TG_7SEG_DECODER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DESIGN4TG_7SEG_DECODER-BEHAVIORAL " "Info: Found design unit 1: DESIGN4TG_7SEG_DECODER-BEHAVIORAL" {  } { { "DESIGN4TG_7SEG_DECODER.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_7SEG_DECODER.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DESIGN4TG_7SEG_DECODER " "Info: Found entity 1: DESIGN4TG_7SEG_DECODER" {  } { { "DESIGN4TG_7SEG_DECODER.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_7SEG_DECODER.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DESIGN4TG_7SEG_DEC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DESIGN4TG_7SEG_DEC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DESIGN4TG_7SEG_DEC-BEHAVIORAL " "Info: Found design unit 1: DESIGN4TG_7SEG_DEC-BEHAVIORAL" {  } { { "DESIGN4TG_7SEG_DEC.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_7SEG_DEC.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DESIGN4TG_7SEG_DEC " "Info: Found entity 1: DESIGN4TG_7SEG_DEC" {  } { { "DESIGN4TG_7SEG_DEC.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_7SEG_DEC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DESIGN4TG.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file DESIGN4TG.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DESIGN4TG " "Info: Found entity 1: DESIGN4TG" {  } { { "DESIGN4TG.bdf" "" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK_GEN.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CLK_GEN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_GEN-BEHAVIORAL " "Info: Found design unit 1: CLK_GEN-BEHAVIORAL" {  } { { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLK_GEN " "Info: Found entity 1: CLK_GEN" {  } { { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DESIGN4TG_ALARM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DESIGN4TG_ALARM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DESIGN6TG_ALARM-BEHAVIORAL " "Info: Found design unit 1: DESIGN6TG_ALARM-BEHAVIORAL" {  } { { "DESIGN4TG_ALARM.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_ALARM.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DESIGN6TG_ALARM " "Info: Found entity 1: DESIGN6TG_ALARM" {  } { { "DESIGN4TG_ALARM.vhd" "" { Text "Z:/DESIGN4TG/DESIGN4TG_ALARM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DESIGN4TG " "Info: Elaborating entity \"DESIGN4TG\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DESIGN4TG_FIVE_CNT DESIGN4TG_FIVE_CNT:inst4 " "Info: Elaborating entity \"DESIGN4TG_FIVE_CNT\" for hierarchy \"DESIGN4TG_FIVE_CNT:inst4\"" {  } { { "DESIGN4TG.bdf" "inst4" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { { 352 472 656 448 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_GEN CLK_GEN:inst5 " "Info: Elaborating entity \"CLK_GEN\" for hierarchy \"CLK_GEN:inst5\"" {  } { { "DESIGN4TG.bdf" "inst5" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { { 184 192 360 280 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DESIGN4TG_NINE_CNT DESIGN4TG_NINE_CNT:inst1 " "Info: Elaborating entity \"DESIGN4TG_NINE_CNT\" for hierarchy \"DESIGN4TG_NINE_CNT:inst1\"" {  } { { "DESIGN4TG.bdf" "inst1" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { { 16 472 656 112 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DESIGN6TG_ALARM DESIGN6TG_ALARM:inst10 " "Info: Elaborating entity \"DESIGN6TG_ALARM\" for hierarchy \"DESIGN6TG_ALARM:inst10\"" {  } { { "DESIGN4TG.bdf" "inst10" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { { 216 1168 1368 344 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DESIGN4TG_7SEG_DEC DESIGN4TG_7SEG_DEC:inst7 " "Info: Elaborating entity \"DESIGN4TG_7SEG_DEC\" for hierarchy \"DESIGN4TG_7SEG_DEC:inst7\"" {  } { { "DESIGN4TG.bdf" "inst7" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { { 144 864 1040 240 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "CLK_GEN:inst5\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"CLK_GEN:inst5\|Add0\"" {  } { { "CLK_GEN.vhd" "Add0" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CLK_GEN:inst5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst5\|lpm_add_sub:Add0\"" {  } { { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLK_GEN:inst5\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"CLK_GEN:inst5\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Info: Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder CLK_GEN:inst5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"CLK_GEN:inst5\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node CLK_GEN:inst5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"CLK_GEN:inst5\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node CLK_GEN:inst5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst5\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"CLK_GEN:inst5\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst5\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs CLK_GEN:inst5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst5\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"CLK_GEN:inst5\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLK_GEN:inst5\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs CLK_GEN:inst5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CLK_GEN:inst5\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"CLK_GEN:inst5\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "CLK_GEN.vhd" "" { Text "Z:/DESIGN4TG/CLK_GEN.vhd" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LED_FIVE_MIN\[4\] GND " "Warning (13410): Pin \"LED_FIVE_MIN\[4\]\" is stuck at GND" {  } { { "DESIGN4TG.bdf" "" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { { 392 888 1086 408 "LED_FIVE_MIN\[4..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_FIVE_SEC\[1\] VCC " "Warning (13410): Pin \"LED_FIVE_SEC\[1\]\" is stuck at VCC" {  } { { "DESIGN4TG.bdf" "" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { { 168 1104 1305 184 "LED_FIVE_SEC\[8..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_NINE_SEC\[1\] VCC " "Warning (13410): Pin \"LED_NINE_SEC\[1\]\" is stuck at VCC" {  } { { "DESIGN4TG.bdf" "" { Schematic "Z:/DESIGN4TG/DESIGN4TG.bdf" { { 56 1104 1307 72 "LED_NINE_SEC\[8..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Info: Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Info: Implemented 26 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Info: Implemented 113 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Info: Peak virtual memory: 376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 16 20:02:20 2014 " "Info: Processing ended: Thu Jan 16 20:02:20 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
