create_clock -period 20 -name FPGA_CLK1_50 [get_ports FPGA_CLK1_50]
derive_pll_clocks