// Seed: 3063348503
module module_0 (
    output tri1 id_0,
    input wand id_1,
    output uwire id_2,
    input supply0 id_3,
    output tri0 id_4,
    output wire id_5,
    input wire id_6,
    output wire id_7,
    output tri0 id_8,
    input wor id_9,
    input supply1 id_10,
    output wire id_11,
    output wor id_12,
    input supply0 id_13,
    input supply0 id_14,
    output supply1 id_15,
    input supply1 id_16
);
  assign id_15 = id_3;
  assign id_11 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output tri id_2
);
  logic [7:0] id_4;
  wire id_5;
  id_7(
      .id_0(1), .id_1(id_4)
  );
  assign id_4[""] = 1 - id_6;
  supply1 id_8 = 1'b0;
  module_0(
      id_2,
      id_1,
      id_2,
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_1
  );
endmodule
