<stg><name>copy_input_fmem2buff.7</name>


<trans_list>

<trans id="202" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="3" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_46" val="0"/>
<literal name="tmp_574" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="3" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_46" val="0"/>
<literal name="tmp_574" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="3" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="11" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="13" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="14" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="22" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="24" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="32" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="34" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="35" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="36" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %cLoops_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %cLoops)

]]></Node>
<StgValue><ssdm name="cLoops_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %rLoops_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %rLoops)

]]></Node>
<StgValue><ssdm name="rLoops_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %nLoops_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %nLoops)

]]></Node>
<StgValue><ssdm name="nLoops_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %c_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %c)

]]></Node>
<StgValue><ssdm name="c_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %r_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %r)

]]></Node>
<StgValue><ssdm name="r_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %n_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %n)

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:6  %inputs_offset1_read = call i19 @_ssdm_op_Read.ap_auto.i19(i19 %inputs_offset1)

]]></Node>
<StgValue><ssdm name="inputs_offset1_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:7  %inputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %inputs_offset)

]]></Node>
<StgValue><ssdm name="inputs_offset_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i1* %input_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="6">
<![CDATA[
:10  %c_cast2_cast = zext i6 %c_read to i7

]]></Node>
<StgValue><ssdm name="c_cast2_cast"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecMemCore(half* %input_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 524288, [6 x i8]* @p_str10, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="19" op_0_bw="19" op_1_bw="9" op_2_bw="10">
<![CDATA[
:13  %tmp = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %n_read, i10 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="20" op_0_bw="19">
<![CDATA[
:14  %tmp_cast = zext i19 %tmp to i20

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
:15  %tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %r_read, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="19" op_0_bw="11">
<![CDATA[
:16  %tmp_cast_159 = zext i11 %tmp_s to i19

]]></Node>
<StgValue><ssdm name="tmp_cast_159"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17  %tmp1 = add i11 -32, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="20" op_0_bw="11">
<![CDATA[
:18  %tmp1_cast = sext i11 %tmp1 to i20

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:19  %base_addr1 = add i20 %tmp1_cast, %tmp_cast

]]></Node>
<StgValue><ssdm name="base_addr1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:20  %tmp2 = add i19 %tmp, %tmp_cast_159

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="20" op_0_bw="19">
<![CDATA[
:21  %tmp2_cast = zext i19 %tmp2 to i20

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:22  %tmp3 = add i7 -33, %c_cast2_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="20" op_0_bw="7">
<![CDATA[
:23  %tmp3_cast = sext i7 %tmp3 to i20

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:24  %base_addr2 = add i20 %tmp3_cast, %tmp2_cast

]]></Node>
<StgValue><ssdm name="base_addr2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:25  %tmp_46 = icmp eq i6 %c_read, 0

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:26  %tmp_47 = add i6 16, %c_read

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:27  %tmp_574 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %tmp_47, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="5">
<![CDATA[
:28  %tmp_48 = zext i5 %cLoops_read to i6

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:29  %tmp_49 = add i6 1, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="21" op_0_bw="19">
<![CDATA[
:30  %inputs_offset_cast_c = zext i19 %inputs_offset1_read to i21

]]></Node>
<StgValue><ssdm name="inputs_offset_cast_c"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:31  %tmp_50 = add i6 2, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="6">
<![CDATA[
:32  %tmp_575 = trunc i6 %rLoops_read to i5

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:33  %tmp_51 = add i5 2, %tmp_575

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="9">
<![CDATA[
:34  %tmp_576 = trunc i9 %nLoops_read to i3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="6">
<![CDATA[
:35  %tmp_52 = zext i6 %tmp_49 to i32

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="33" op_0_bw="31">
<![CDATA[
:36  %sext_cast = zext i31 %inputs_offset_read to i33

]]></Node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:37  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
:0  %base_addr1_d2 = phi i20 [ %base_addr1, %0 ], [ %base_addr1_d1_8, %11 ]

]]></Node>
<StgValue><ssdm name="base_addr1_d2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
:1  %base_addr2_d2 = phi i20 [ %base_addr2, %0 ], [ %base_addr2_d1_2, %11 ]

]]></Node>
<StgValue><ssdm name="base_addr2_d2"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:2  %tn = phi i2 [ 0, %0 ], [ %tn_10, %11 ]

]]></Node>
<StgValue><ssdm name="tn"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="2">
<![CDATA[
:3  %tn_cast_cast = zext i2 %tn to i3

]]></Node>
<StgValue><ssdm name="tn_cast_cast"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %tmp_53 = icmp slt i3 %tn_cast_cast, %tmp_576

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %tn_10 = add i2 %tn, 1

]]></Node>
<StgValue><ssdm name="tn_10"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_53, label %2, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str180)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 2, i32 2, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  %full_n_i18_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1P(i1* %input_cntl_V, i1 undef)

]]></Node>
<StgValue><ssdm name="full_n_i18_0"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
:0  %base_addr1_d = phi i20 [ %base_addr1_d2, %2 ], [ %base_addr1_d2_3, %.loopexit46 ]

]]></Node>
<StgValue><ssdm name="base_addr1_d"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
:1  %base_addr2_d = phi i20 [ %base_addr2_d2, %2 ], [ %base_addr2_d2_2, %.loopexit46 ]

]]></Node>
<StgValue><ssdm name="base_addr2_d"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:2  %tr = phi i5 [ 0, %2 ], [ %tr_3, %.loopexit46 ]

]]></Node>
<StgValue><ssdm name="tr"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="5">
<![CDATA[
:3  %tr_cast_cast = zext i5 %tr to i6

]]></Node>
<StgValue><ssdm name="tr_cast_cast"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %exitcond3 = icmp eq i5 %tr, %tmp_51

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %tr_3 = add i5 %tr, 1

]]></Node>
<StgValue><ssdm name="tr_3"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond3, label %11, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str181)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 18, i32 11, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %tmp_56 = add i6 %tr_cast_cast, %r_read

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %tmp_57 = icmp eq i6 %tmp_56, 0

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_58 = icmp ugt i6 %tmp_56, -32

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %or_cond = or i1 %tmp_57, %tmp_58

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %or_cond, label %.preheader45.preheader, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_46, label %.preheader44.0, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="21" op_0_bw="20">
<![CDATA[
:0  %tmp_61 = sext i20 %base_addr2_d to i21

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:1  %tmp_62 = add i21 %inputs_offset_cast_c, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="33" op_0_bw="21">
<![CDATA[
:2  %tmp_211_cast = sext i21 %tmp_62 to i33

]]></Node>
<StgValue><ssdm name="tmp_211_cast"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %sum9 = add i33 %sext_cast, %tmp_211_cast

]]></Node>
<StgValue><ssdm name="sum9"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="33">
<![CDATA[
:4  %sum9_cast = sext i33 %sum9 to i64

]]></Node>
<StgValue><ssdm name="sum9_cast"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %inputs_addr_2 = getelementptr half* %inputs, i64 %sum9_cast

]]></Node>
<StgValue><ssdm name="inputs_addr_2"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_574, label %.preheader41.preheader, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader44.0:0  %full_n_i8_0_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half 0x0)

]]></Node>
<StgValue><ssdm name="full_n_i8_0_0"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="21" op_0_bw="20">
<![CDATA[
.preheader44.0:1  %tmp_59 = sext i20 %base_addr1_d to i21

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader44.0:2  %tmp_60 = add i21 %inputs_offset_cast_c, %tmp_59

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="33" op_0_bw="21">
<![CDATA[
.preheader44.0:3  %tmp_208_cast = sext i21 %tmp_60 to i33

]]></Node>
<StgValue><ssdm name="tmp_208_cast"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader44.0:4  %sum3 = add i33 %sext_cast, %tmp_208_cast

]]></Node>
<StgValue><ssdm name="sum3"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="33">
<![CDATA[
.preheader44.0:5  %sum3_cast = sext i33 %sum3 to i64

]]></Node>
<StgValue><ssdm name="sum3_cast"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader44.0:6  %inputs_addr = getelementptr half* %inputs, i64 %sum3_cast

]]></Node>
<StgValue><ssdm name="inputs_addr"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
.preheader45.preheader:0  br label %.preheader45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:0  %base_addr1_d1_8 = add i20 %base_addr1_d2, 1024

]]></Node>
<StgValue><ssdm name="base_addr1_d1_8"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1  %base_addr2_d1_2 = add i20 %base_addr2_d2, 1024

]]></Node>
<StgValue><ssdm name="base_addr2_d1_2"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_164 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str180, i32 %tmp_54)

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="121" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %inputs_addr_7_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 18)

]]></Node>
<StgValue><ssdm name="inputs_addr_7_rd_req_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="122" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %inputs_addr_7_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 18)

]]></Node>
<StgValue><ssdm name="inputs_addr_7_rd_req_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="123" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %inputs_addr_7_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 18)

]]></Node>
<StgValue><ssdm name="inputs_addr_7_rd_req_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="124" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %inputs_addr_7_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 18)

]]></Node>
<StgValue><ssdm name="inputs_addr_7_rd_req_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="125" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %inputs_addr_7_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 18)

]]></Node>
<StgValue><ssdm name="inputs_addr_7_rd_req_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="126" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %inputs_addr_7_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 18)

]]></Node>
<StgValue><ssdm name="inputs_addr_7_rd_req_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="127" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %inputs_addr_7_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 18)

]]></Node>
<StgValue><ssdm name="inputs_addr_7_rd_req_1"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %i8 = phi i5 [ %i_2, %10 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i8"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %exitcond = icmp eq i5 %i8, -14

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %i_2 = add i5 %i8, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.loopexit.loopexit, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="134" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_579 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr_2)

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str119) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str119)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:4  %full_n_i16_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_579)

]]></Node>
<StgValue><ssdm name="full_n_i16_0"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:5  %empty_162 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str119, i32 %tmp_66)

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="141" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_46" val="0"/>
<literal name="tmp_574" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_46" val="0"/>
<literal name="tmp_574" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader39.0:0  %full_n_i14_0_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half 0x0)

]]></Node>
<StgValue><ssdm name="full_n_i14_0_0"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_46" val="0"/>
<literal name="tmp_574" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
.preheader39.0:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %.loopexit43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
.loopexit43.loopexit:0  br label %.loopexit43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
.loopexit43:0  br label %.loopexit46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.loopexit46:0  %base_addr1_d2_3 = add i20 %base_addr1_d, 32

]]></Node>
<StgValue><ssdm name="base_addr1_d2_3"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.loopexit46:1  %base_addr2_d2_2 = add i20 %base_addr2_d, 32

]]></Node>
<StgValue><ssdm name="base_addr2_d2_2"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit46:2  %empty_163 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str181, i32 %tmp_55)

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
.loopexit46:3  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="151" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader41.preheader:0  %inputs_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 %tmp_52)

]]></Node>
<StgValue><ssdm name="inputs_addr_7_rd_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="152" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader41.preheader:0  %inputs_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 %tmp_52)

]]></Node>
<StgValue><ssdm name="inputs_addr_7_rd_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="153" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader41.preheader:0  %inputs_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 %tmp_52)

]]></Node>
<StgValue><ssdm name="inputs_addr_7_rd_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="154" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader41.preheader:0  %inputs_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 %tmp_52)

]]></Node>
<StgValue><ssdm name="inputs_addr_7_rd_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="155" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader41.preheader:0  %inputs_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 %tmp_52)

]]></Node>
<StgValue><ssdm name="inputs_addr_7_rd_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="156" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader41.preheader:0  %inputs_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 %tmp_52)

]]></Node>
<StgValue><ssdm name="inputs_addr_7_rd_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="157" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader41.preheader:0  %inputs_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 %tmp_52)

]]></Node>
<StgValue><ssdm name="inputs_addr_7_rd_req"/></StgValue>
</operation>

<operation id="158" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
.preheader41.preheader:1  br label %.preheader41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="159" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader41:0  %i6 = phi i6 [ %i_13, %9 ], [ 0, %.preheader41.preheader ]

]]></Node>
<StgValue><ssdm name="i6"/></StgValue>
</operation>

<operation id="160" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader41:1  %exitcond4 = icmp eq i6 %i6, %tmp_49

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="161" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader41:2  %i_13 = add i6 %i6, 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="162" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader41:3  br i1 %exitcond4, label %.preheader39.0, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="163" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_578 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr_2)

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="164" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str117) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str117)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="166" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="24" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:4  %full_n_i12_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_578)

]]></Node>
<StgValue><ssdm name="full_n_i12_0"/></StgValue>
</operation>

<operation id="168" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:5  %empty_161 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str117, i32 %tmp_65)

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="169" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="170" st_id="25" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader44.0:7  %inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)

]]></Node>
<StgValue><ssdm name="inputs_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="171" st_id="26" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader44.0:7  %inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)

]]></Node>
<StgValue><ssdm name="inputs_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="172" st_id="27" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader44.0:7  %inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)

]]></Node>
<StgValue><ssdm name="inputs_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="173" st_id="28" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader44.0:7  %inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)

]]></Node>
<StgValue><ssdm name="inputs_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="174" st_id="29" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader44.0:7  %inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)

]]></Node>
<StgValue><ssdm name="inputs_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="175" st_id="30" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader44.0:7  %inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)

]]></Node>
<StgValue><ssdm name="inputs_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="176" st_id="31" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader44.0:7  %inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)

]]></Node>
<StgValue><ssdm name="inputs_addr_rd_req"/></StgValue>
</operation>

<operation id="177" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.preheader44.0:8  br label %.preheader42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="178" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader42:0  %i5 = phi i5 [ %i_12, %7 ], [ 0, %.preheader44.0 ]

]]></Node>
<StgValue><ssdm name="i5"/></StgValue>
</operation>

<operation id="179" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader42:1  %exitcond2 = icmp eq i5 %i5, -15

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="180" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader42:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader42:3  %i_12 = add i5 %i5, 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="182" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader42:4  br i1 %exitcond2, label %.loopexit43.loopexit, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="183" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_577 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr)

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="184" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str116) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str116)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="186" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="34" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:4  %full_n_i10_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_577)

]]></Node>
<StgValue><ssdm name="full_n_i10_0"/></StgValue>
</operation>

<operation id="188" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:5  %empty_160 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str116, i32 %tmp_64)

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="189" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="190" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader45:0  %i = phi i6 [ %i_11, %5 ], [ 0, %.preheader45.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="191" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader45:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 33, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader45:2  %exitcond1 = icmp eq i6 %i, %tmp_50

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="193" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader45:3  %i_11 = add i6 %i, 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="194" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader45:4  br i1 %exitcond1, label %.loopexit46.loopexit, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str111) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str111)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="197" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="35" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:3  %full_n_i_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half 0x0)

]]></Node>
<StgValue><ssdm name="full_n_i_0"/></StgValue>
</operation>

<operation id="199" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str111, i32 %tmp_63)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="200" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="201" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
.loopexit46.loopexit:0  br label %.loopexit46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="265" name="inputs" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="inputs"/></StgValue>
</port>
<port id="266" name="inputs_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="inputs_offset"/></StgValue>
</port>
<port id="267" name="inputs_offset1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="inputs_offset1"/></StgValue>
</port>
<port id="268" name="input_buffer_V" dir="1" iftype="3">
<core>FIFO_BRAM</core><StgValue><ssdm name="input_buffer_V"/></StgValue>
</port>
<port id="269" name="n" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n"/></StgValue>
</port>
<port id="270" name="r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="r"/></StgValue>
</port>
<port id="271" name="c" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="c"/></StgValue>
</port>
<port id="272" name="nLoops" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nLoops"/></StgValue>
</port>
<port id="273" name="rLoops" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rLoops"/></StgValue>
</port>
<port id="274" name="cLoops" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="cLoops"/></StgValue>
</port>
<port id="275" name="input_cntl_V" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="input_cntl_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="277" from="_ssdm_op_Read.ap_auto.i5" to="cLoops_read" fromId="276" toId="37">
</dataflow>
<dataflow id="278" from="cLoops" to="cLoops_read" fromId="274" toId="37">
</dataflow>
<dataflow id="280" from="_ssdm_op_Read.ap_auto.i6" to="rLoops_read" fromId="279" toId="38">
</dataflow>
<dataflow id="281" from="rLoops" to="rLoops_read" fromId="273" toId="38">
</dataflow>
<dataflow id="283" from="_ssdm_op_Read.ap_auto.i9" to="nLoops_read" fromId="282" toId="39">
</dataflow>
<dataflow id="284" from="nLoops" to="nLoops_read" fromId="272" toId="39">
</dataflow>
<dataflow id="285" from="_ssdm_op_Read.ap_auto.i6" to="c_read" fromId="279" toId="40">
</dataflow>
<dataflow id="286" from="c" to="c_read" fromId="271" toId="40">
</dataflow>
<dataflow id="287" from="_ssdm_op_Read.ap_auto.i6" to="r_read" fromId="279" toId="41">
</dataflow>
<dataflow id="288" from="r" to="r_read" fromId="270" toId="41">
</dataflow>
<dataflow id="289" from="_ssdm_op_Read.ap_auto.i9" to="n_read" fromId="282" toId="42">
</dataflow>
<dataflow id="290" from="n" to="n_read" fromId="269" toId="42">
</dataflow>
<dataflow id="292" from="_ssdm_op_Read.ap_auto.i19" to="inputs_offset1_read" fromId="291" toId="43">
</dataflow>
<dataflow id="293" from="inputs_offset1" to="inputs_offset1_read" fromId="267" toId="43">
</dataflow>
<dataflow id="295" from="_ssdm_op_Read.ap_auto.i31" to="inputs_offset_read" fromId="294" toId="44">
</dataflow>
<dataflow id="296" from="inputs_offset" to="inputs_offset_read" fromId="266" toId="44">
</dataflow>
<dataflow id="298" from="_ssdm_op_SpecInterface" to="StgValue_45" fromId="297" toId="45">
</dataflow>
<dataflow id="299" from="input_cntl_V" to="StgValue_45" fromId="275" toId="45">
</dataflow>
<dataflow id="301" from="ap_fifo_str" to="StgValue_45" fromId="300" toId="45">
</dataflow>
<dataflow id="303" from="StgValue_302" to="StgValue_45" fromId="302" toId="45">
</dataflow>
<dataflow id="304" from="StgValue_302" to="StgValue_45" fromId="302" toId="45">
</dataflow>
<dataflow id="306" from="p_str" to="StgValue_45" fromId="305" toId="45">
</dataflow>
<dataflow id="307" from="StgValue_302" to="StgValue_45" fromId="302" toId="45">
</dataflow>
<dataflow id="308" from="StgValue_302" to="StgValue_45" fromId="302" toId="45">
</dataflow>
<dataflow id="309" from="p_str" to="StgValue_45" fromId="305" toId="45">
</dataflow>
<dataflow id="310" from="p_str" to="StgValue_45" fromId="305" toId="45">
</dataflow>
<dataflow id="311" from="p_str" to="StgValue_45" fromId="305" toId="45">
</dataflow>
<dataflow id="313" from="StgValue_312" to="StgValue_45" fromId="312" toId="45">
</dataflow>
<dataflow id="314" from="StgValue_312" to="StgValue_45" fromId="312" toId="45">
</dataflow>
<dataflow id="316" from="StgValue_315" to="StgValue_45" fromId="315" toId="45">
</dataflow>
<dataflow id="317" from="StgValue_315" to="StgValue_45" fromId="315" toId="45">
</dataflow>
<dataflow id="318" from="p_str" to="StgValue_45" fromId="305" toId="45">
</dataflow>
<dataflow id="319" from="p_str" to="StgValue_45" fromId="305" toId="45">
</dataflow>
<dataflow id="320" from="_ssdm_op_SpecInterface" to="StgValue_46" fromId="297" toId="46">
</dataflow>
<dataflow id="321" from="input_buffer_V" to="StgValue_46" fromId="268" toId="46">
</dataflow>
<dataflow id="322" from="ap_fifo_str" to="StgValue_46" fromId="300" toId="46">
</dataflow>
<dataflow id="323" from="StgValue_302" to="StgValue_46" fromId="302" toId="46">
</dataflow>
<dataflow id="324" from="StgValue_302" to="StgValue_46" fromId="302" toId="46">
</dataflow>
<dataflow id="325" from="p_str" to="StgValue_46" fromId="305" toId="46">
</dataflow>
<dataflow id="326" from="StgValue_302" to="StgValue_46" fromId="302" toId="46">
</dataflow>
<dataflow id="327" from="StgValue_302" to="StgValue_46" fromId="302" toId="46">
</dataflow>
<dataflow id="328" from="p_str" to="StgValue_46" fromId="305" toId="46">
</dataflow>
<dataflow id="329" from="p_str" to="StgValue_46" fromId="305" toId="46">
</dataflow>
<dataflow id="330" from="p_str" to="StgValue_46" fromId="305" toId="46">
</dataflow>
<dataflow id="331" from="StgValue_312" to="StgValue_46" fromId="312" toId="46">
</dataflow>
<dataflow id="332" from="StgValue_312" to="StgValue_46" fromId="312" toId="46">
</dataflow>
<dataflow id="333" from="StgValue_315" to="StgValue_46" fromId="315" toId="46">
</dataflow>
<dataflow id="334" from="StgValue_315" to="StgValue_46" fromId="315" toId="46">
</dataflow>
<dataflow id="335" from="p_str" to="StgValue_46" fromId="305" toId="46">
</dataflow>
<dataflow id="336" from="p_str" to="StgValue_46" fromId="305" toId="46">
</dataflow>
<dataflow id="337" from="c_read" to="c_cast2_cast" fromId="40" toId="47">
</dataflow>
<dataflow id="339" from="_ssdm_op_SpecMemCore" to="StgValue_48" fromId="338" toId="48">
</dataflow>
<dataflow id="340" from="input_buffer_V" to="StgValue_48" fromId="268" toId="48">
</dataflow>
<dataflow id="341" from="p_str" to="StgValue_48" fromId="305" toId="48">
</dataflow>
<dataflow id="343" from="p_str71" to="StgValue_48" fromId="342" toId="48">
</dataflow>
<dataflow id="344" from="p_str" to="StgValue_48" fromId="305" toId="48">
</dataflow>
<dataflow id="346" from="StgValue_345" to="StgValue_48" fromId="345" toId="48">
</dataflow>
<dataflow id="347" from="p_str" to="StgValue_48" fromId="305" toId="48">
</dataflow>
<dataflow id="348" from="p_str" to="StgValue_48" fromId="305" toId="48">
</dataflow>
<dataflow id="349" from="p_str" to="StgValue_48" fromId="305" toId="48">
</dataflow>
<dataflow id="350" from="p_str" to="StgValue_48" fromId="305" toId="48">
</dataflow>
<dataflow id="351" from="p_str" to="StgValue_48" fromId="305" toId="48">
</dataflow>
<dataflow id="352" from="_ssdm_op_SpecInterface" to="StgValue_49" fromId="297" toId="49">
</dataflow>
<dataflow id="353" from="inputs" to="StgValue_49" fromId="265" toId="49">
</dataflow>
<dataflow id="355" from="p_str1" to="StgValue_49" fromId="354" toId="49">
</dataflow>
<dataflow id="356" from="StgValue_302" to="StgValue_49" fromId="302" toId="49">
</dataflow>
<dataflow id="357" from="StgValue_302" to="StgValue_49" fromId="302" toId="49">
</dataflow>
<dataflow id="358" from="p_str" to="StgValue_49" fromId="305" toId="49">
</dataflow>
<dataflow id="359" from="StgValue_302" to="StgValue_49" fromId="302" toId="49">
</dataflow>
<dataflow id="361" from="StgValue_360" to="StgValue_49" fromId="360" toId="49">
</dataflow>
<dataflow id="363" from="p_str10" to="StgValue_49" fromId="362" toId="49">
</dataflow>
<dataflow id="365" from="p_str3" to="StgValue_49" fromId="364" toId="49">
</dataflow>
<dataflow id="366" from="p_str" to="StgValue_49" fromId="305" toId="49">
</dataflow>
<dataflow id="367" from="StgValue_315" to="StgValue_49" fromId="315" toId="49">
</dataflow>
<dataflow id="368" from="StgValue_315" to="StgValue_49" fromId="315" toId="49">
</dataflow>
<dataflow id="369" from="StgValue_315" to="StgValue_49" fromId="315" toId="49">
</dataflow>
<dataflow id="370" from="StgValue_315" to="StgValue_49" fromId="315" toId="49">
</dataflow>
<dataflow id="371" from="p_str" to="StgValue_49" fromId="305" toId="49">
</dataflow>
<dataflow id="372" from="p_str" to="StgValue_49" fromId="305" toId="49">
</dataflow>
<dataflow id="374" from="_ssdm_op_BitConcatenate.i19.i9.i10" to="tmp" fromId="373" toId="50">
</dataflow>
<dataflow id="375" from="n_read" to="tmp" fromId="42" toId="50">
</dataflow>
<dataflow id="377" from="StgValue_376" to="tmp" fromId="376" toId="50">
</dataflow>
<dataflow id="378" from="tmp" to="tmp_cast" fromId="50" toId="51">
</dataflow>
<dataflow id="380" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_s" fromId="379" toId="52">
</dataflow>
<dataflow id="381" from="r_read" to="tmp_s" fromId="41" toId="52">
</dataflow>
<dataflow id="383" from="StgValue_382" to="tmp_s" fromId="382" toId="52">
</dataflow>
<dataflow id="384" from="tmp_s" to="tmp_cast_159" fromId="52" toId="53">
</dataflow>
<dataflow id="386" from="StgValue_385" to="tmp1" fromId="385" toId="54">
</dataflow>
<dataflow id="387" from="tmp_s" to="tmp1" fromId="52" toId="54">
</dataflow>
<dataflow id="388" from="tmp1" to="tmp1_cast" fromId="54" toId="55">
</dataflow>
<dataflow id="389" from="tmp1_cast" to="base_addr1" fromId="55" toId="56">
</dataflow>
<dataflow id="390" from="tmp_cast" to="base_addr1" fromId="51" toId="56">
</dataflow>
<dataflow id="391" from="tmp" to="tmp2" fromId="50" toId="57">
</dataflow>
<dataflow id="392" from="tmp_cast_159" to="tmp2" fromId="53" toId="57">
</dataflow>
<dataflow id="393" from="tmp2" to="tmp2_cast" fromId="57" toId="58">
</dataflow>
<dataflow id="395" from="StgValue_394" to="tmp3" fromId="394" toId="59">
</dataflow>
<dataflow id="396" from="c_cast2_cast" to="tmp3" fromId="47" toId="59">
</dataflow>
<dataflow id="397" from="tmp3" to="tmp3_cast" fromId="59" toId="60">
</dataflow>
<dataflow id="398" from="tmp3_cast" to="base_addr2" fromId="60" toId="61">
</dataflow>
<dataflow id="399" from="tmp2_cast" to="base_addr2" fromId="58" toId="61">
</dataflow>
<dataflow id="400" from="c_read" to="tmp_46" fromId="40" toId="62">
</dataflow>
<dataflow id="402" from="StgValue_401" to="tmp_46" fromId="401" toId="62">
</dataflow>
<dataflow id="404" from="StgValue_403" to="tmp_47" fromId="403" toId="63">
</dataflow>
<dataflow id="405" from="c_read" to="tmp_47" fromId="40" toId="63">
</dataflow>
<dataflow id="407" from="_ssdm_op_BitSelect.i1.i6.i32" to="tmp_574" fromId="406" toId="64">
</dataflow>
<dataflow id="408" from="tmp_47" to="tmp_574" fromId="63" toId="64">
</dataflow>
<dataflow id="410" from="StgValue_409" to="tmp_574" fromId="409" toId="64">
</dataflow>
<dataflow id="411" from="cLoops_read" to="tmp_48" fromId="37" toId="65">
</dataflow>
<dataflow id="413" from="StgValue_412" to="tmp_49" fromId="412" toId="66">
</dataflow>
<dataflow id="414" from="tmp_48" to="tmp_49" fromId="65" toId="66">
</dataflow>
<dataflow id="415" from="inputs_offset1_read" to="inputs_offset_cast_c" fromId="43" toId="67">
</dataflow>
<dataflow id="417" from="StgValue_416" to="tmp_50" fromId="416" toId="68">
</dataflow>
<dataflow id="418" from="tmp_48" to="tmp_50" fromId="65" toId="68">
</dataflow>
<dataflow id="419" from="rLoops_read" to="tmp_575" fromId="38" toId="69">
</dataflow>
<dataflow id="421" from="StgValue_420" to="tmp_51" fromId="420" toId="70">
</dataflow>
<dataflow id="422" from="tmp_575" to="tmp_51" fromId="69" toId="70">
</dataflow>
<dataflow id="423" from="nLoops_read" to="tmp_576" fromId="39" toId="71">
</dataflow>
<dataflow id="424" from="tmp_49" to="tmp_52" fromId="66" toId="72">
</dataflow>
<dataflow id="425" from="inputs_offset_read" to="sext_cast" fromId="44" toId="73">
</dataflow>
<dataflow id="426" from="base_addr1" to="base_addr1_d2" fromId="56" toId="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="427" from="StgValue_74" to="base_addr1_d2" fromId="74" toId="75">
</dataflow>
<dataflow id="428" from="base_addr1_d1_8" to="base_addr1_d2" fromId="117" toId="75">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="429" from="StgValue_120" to="base_addr1_d2" fromId="120" toId="75">
<BackEdge/>
</dataflow>
<dataflow id="430" from="base_addr2" to="base_addr2_d2" fromId="61" toId="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="431" from="StgValue_74" to="base_addr2_d2" fromId="74" toId="76">
</dataflow>
<dataflow id="432" from="base_addr2_d1_2" to="base_addr2_d2" fromId="118" toId="76">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="433" from="StgValue_120" to="base_addr2_d2" fromId="120" toId="76">
<BackEdge/>
</dataflow>
<dataflow id="435" from="StgValue_434" to="tn" fromId="434" toId="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="436" from="StgValue_74" to="tn" fromId="74" toId="77">
</dataflow>
<dataflow id="437" from="tn_10" to="tn" fromId="80" toId="77">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="438" from="StgValue_120" to="tn" fromId="120" toId="77">
<BackEdge/>
</dataflow>
<dataflow id="439" from="tn" to="tn_cast_cast" fromId="77" toId="78">
</dataflow>
<dataflow id="440" from="tn_cast_cast" to="tmp_53" fromId="78" toId="79">
</dataflow>
<dataflow id="441" from="tmp_576" to="tmp_53" fromId="71" toId="79">
</dataflow>
<dataflow id="442" from="tn" to="tn_10" fromId="77" toId="80">
</dataflow>
<dataflow id="444" from="StgValue_443" to="tn_10" fromId="443" toId="80">
</dataflow>
<dataflow id="445" from="tmp_53" to="StgValue_81" fromId="79" toId="81">
</dataflow>
<dataflow id="447" from="_ssdm_op_SpecRegionBegin" to="tmp_54" fromId="446" toId="82">
</dataflow>
<dataflow id="449" from="p_str180" to="tmp_54" fromId="448" toId="82">
</dataflow>
<dataflow id="451" from="_ssdm_op_SpecLoopTripCount" to="StgValue_83" fromId="450" toId="83">
</dataflow>
<dataflow id="452" from="StgValue_312" to="StgValue_83" fromId="312" toId="83">
</dataflow>
<dataflow id="453" from="StgValue_312" to="StgValue_83" fromId="312" toId="83">
</dataflow>
<dataflow id="454" from="StgValue_312" to="StgValue_83" fromId="312" toId="83">
</dataflow>
<dataflow id="455" from="p_str" to="StgValue_83" fromId="305" toId="83">
</dataflow>
<dataflow id="457" from="_ssdm_op_NbWrite.ap_fifo.volatile.i1P" to="full_n_i18_0" fromId="456" toId="85">
</dataflow>
<dataflow id="458" from="input_cntl_V" to="full_n_i18_0" fromId="275" toId="85">
</dataflow>
<dataflow id="460" from="StgValue_459" to="full_n_i18_0" fromId="459" toId="85">
</dataflow>
<dataflow id="461" from="base_addr1_d2" to="base_addr1_d" fromId="75" toId="87">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="462" from="StgValue_84" to="base_addr1_d" fromId="84" toId="87">
</dataflow>
<dataflow id="463" from="base_addr1_d2_3" to="base_addr1_d" fromId="147" toId="87">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="464" from="StgValue_150" to="base_addr1_d" fromId="150" toId="87">
<BackEdge/>
</dataflow>
<dataflow id="465" from="base_addr2_d2" to="base_addr2_d" fromId="76" toId="88">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="466" from="StgValue_84" to="base_addr2_d" fromId="84" toId="88">
</dataflow>
<dataflow id="467" from="base_addr2_d2_2" to="base_addr2_d" fromId="148" toId="88">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="468" from="StgValue_150" to="base_addr2_d" fromId="150" toId="88">
<BackEdge/>
</dataflow>
<dataflow id="469" from="StgValue_382" to="tr" fromId="382" toId="89">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="470" from="StgValue_84" to="tr" fromId="84" toId="89">
</dataflow>
<dataflow id="471" from="tr_3" to="tr" fromId="92" toId="89">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="472" from="StgValue_150" to="tr" fromId="150" toId="89">
<BackEdge/>
</dataflow>
<dataflow id="473" from="tr" to="tr_cast_cast" fromId="89" toId="90">
</dataflow>
<dataflow id="474" from="tr" to="exitcond3" fromId="89" toId="91">
</dataflow>
<dataflow id="475" from="tmp_51" to="exitcond3" fromId="70" toId="91">
</dataflow>
<dataflow id="476" from="tr" to="tr_3" fromId="89" toId="92">
</dataflow>
<dataflow id="478" from="StgValue_477" to="tr_3" fromId="477" toId="92">
</dataflow>
<dataflow id="479" from="exitcond3" to="StgValue_93" fromId="91" toId="93">
</dataflow>
<dataflow id="480" from="_ssdm_op_SpecRegionBegin" to="tmp_55" fromId="446" toId="94">
</dataflow>
<dataflow id="482" from="p_str181" to="tmp_55" fromId="481" toId="94">
</dataflow>
<dataflow id="483" from="_ssdm_op_SpecLoopTripCount" to="StgValue_95" fromId="450" toId="95">
</dataflow>
<dataflow id="485" from="StgValue_484" to="StgValue_95" fromId="484" toId="95">
</dataflow>
<dataflow id="487" from="StgValue_486" to="StgValue_95" fromId="486" toId="95">
</dataflow>
<dataflow id="489" from="StgValue_488" to="StgValue_95" fromId="488" toId="95">
</dataflow>
<dataflow id="490" from="p_str" to="StgValue_95" fromId="305" toId="95">
</dataflow>
<dataflow id="491" from="tr_cast_cast" to="tmp_56" fromId="90" toId="96">
</dataflow>
<dataflow id="492" from="r_read" to="tmp_56" fromId="41" toId="96">
</dataflow>
<dataflow id="493" from="tmp_56" to="tmp_57" fromId="96" toId="97">
</dataflow>
<dataflow id="494" from="StgValue_401" to="tmp_57" fromId="401" toId="97">
</dataflow>
<dataflow id="495" from="tmp_56" to="tmp_58" fromId="96" toId="98">
</dataflow>
<dataflow id="497" from="StgValue_496" to="tmp_58" fromId="496" toId="98">
</dataflow>
<dataflow id="498" from="tmp_57" to="or_cond" fromId="97" toId="99">
</dataflow>
<dataflow id="499" from="tmp_58" to="or_cond" fromId="98" toId="99">
</dataflow>
<dataflow id="500" from="or_cond" to="StgValue_100" fromId="99" toId="100">
</dataflow>
<dataflow id="501" from="tmp_46" to="StgValue_101" fromId="62" toId="101">
</dataflow>
<dataflow id="502" from="base_addr2_d" to="tmp_61" fromId="88" toId="102">
</dataflow>
<dataflow id="503" from="inputs_offset_cast_c" to="tmp_62" fromId="67" toId="103">
</dataflow>
<dataflow id="504" from="tmp_61" to="tmp_62" fromId="102" toId="103">
</dataflow>
<dataflow id="505" from="tmp_62" to="tmp_211_cast" fromId="103" toId="104">
</dataflow>
<dataflow id="506" from="sext_cast" to="sum9" fromId="73" toId="105">
</dataflow>
<dataflow id="507" from="tmp_211_cast" to="sum9" fromId="104" toId="105">
</dataflow>
<dataflow id="508" from="sum9" to="sum9_cast" fromId="105" toId="106">
</dataflow>
<dataflow id="509" from="inputs" to="inputs_addr_2" fromId="265" toId="107">
</dataflow>
<dataflow id="510" from="sum9_cast" to="inputs_addr_2" fromId="106" toId="107">
</dataflow>
<dataflow id="511" from="tmp_574" to="StgValue_108" fromId="64" toId="108">
</dataflow>
<dataflow id="513" from="_ssdm_op_NbWrite.ap_fifo.volatile.halfP" to="full_n_i8_0_0" fromId="512" toId="109">
</dataflow>
<dataflow id="514" from="input_buffer_V" to="full_n_i8_0_0" fromId="268" toId="109">
</dataflow>
<dataflow id="516" from="StgValue_515" to="full_n_i8_0_0" fromId="515" toId="109">
</dataflow>
<dataflow id="517" from="base_addr1_d" to="tmp_59" fromId="87" toId="110">
</dataflow>
<dataflow id="518" from="inputs_offset_cast_c" to="tmp_60" fromId="67" toId="111">
</dataflow>
<dataflow id="519" from="tmp_59" to="tmp_60" fromId="110" toId="111">
</dataflow>
<dataflow id="520" from="tmp_60" to="tmp_208_cast" fromId="111" toId="112">
</dataflow>
<dataflow id="521" from="sext_cast" to="sum3" fromId="73" toId="113">
</dataflow>
<dataflow id="522" from="tmp_208_cast" to="sum3" fromId="112" toId="113">
</dataflow>
<dataflow id="523" from="sum3" to="sum3_cast" fromId="113" toId="114">
</dataflow>
<dataflow id="524" from="inputs" to="inputs_addr" fromId="265" toId="115">
</dataflow>
<dataflow id="525" from="sum3_cast" to="inputs_addr" fromId="114" toId="115">
</dataflow>
<dataflow id="526" from="base_addr1_d2" to="base_addr1_d1_8" fromId="75" toId="117">
</dataflow>
<dataflow id="528" from="StgValue_527" to="base_addr1_d1_8" fromId="527" toId="117">
</dataflow>
<dataflow id="529" from="base_addr2_d2" to="base_addr2_d1_2" fromId="76" toId="118">
</dataflow>
<dataflow id="530" from="StgValue_527" to="base_addr2_d1_2" fromId="527" toId="118">
</dataflow>
<dataflow id="532" from="_ssdm_op_SpecRegionEnd" to="empty_164" fromId="531" toId="119">
</dataflow>
<dataflow id="533" from="p_str180" to="empty_164" fromId="448" toId="119">
</dataflow>
<dataflow id="534" from="tmp_54" to="empty_164" fromId="82" toId="119">
</dataflow>
<dataflow id="536" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_7_rd_req_1" fromId="535" toId="121">
</dataflow>
<dataflow id="537" from="inputs_addr_2" to="inputs_addr_7_rd_req_1" fromId="107" toId="121">
</dataflow>
<dataflow id="538" from="StgValue_486" to="inputs_addr_7_rd_req_1" fromId="486" toId="121">
</dataflow>
<dataflow id="539" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_7_rd_req_1" fromId="535" toId="122">
</dataflow>
<dataflow id="540" from="inputs_addr_2" to="inputs_addr_7_rd_req_1" fromId="107" toId="122">
</dataflow>
<dataflow id="541" from="StgValue_486" to="inputs_addr_7_rd_req_1" fromId="486" toId="122">
</dataflow>
<dataflow id="542" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_7_rd_req_1" fromId="535" toId="123">
</dataflow>
<dataflow id="543" from="inputs_addr_2" to="inputs_addr_7_rd_req_1" fromId="107" toId="123">
</dataflow>
<dataflow id="544" from="StgValue_486" to="inputs_addr_7_rd_req_1" fromId="486" toId="123">
</dataflow>
<dataflow id="545" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_7_rd_req_1" fromId="535" toId="124">
</dataflow>
<dataflow id="546" from="inputs_addr_2" to="inputs_addr_7_rd_req_1" fromId="107" toId="124">
</dataflow>
<dataflow id="547" from="StgValue_486" to="inputs_addr_7_rd_req_1" fromId="486" toId="124">
</dataflow>
<dataflow id="548" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_7_rd_req_1" fromId="535" toId="125">
</dataflow>
<dataflow id="549" from="inputs_addr_2" to="inputs_addr_7_rd_req_1" fromId="107" toId="125">
</dataflow>
<dataflow id="550" from="StgValue_486" to="inputs_addr_7_rd_req_1" fromId="486" toId="125">
</dataflow>
<dataflow id="551" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_7_rd_req_1" fromId="535" toId="126">
</dataflow>
<dataflow id="552" from="inputs_addr_2" to="inputs_addr_7_rd_req_1" fromId="107" toId="126">
</dataflow>
<dataflow id="553" from="StgValue_486" to="inputs_addr_7_rd_req_1" fromId="486" toId="126">
</dataflow>
<dataflow id="554" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_7_rd_req_1" fromId="535" toId="127">
</dataflow>
<dataflow id="555" from="inputs_addr_2" to="inputs_addr_7_rd_req_1" fromId="107" toId="127">
</dataflow>
<dataflow id="556" from="StgValue_486" to="inputs_addr_7_rd_req_1" fromId="486" toId="127">
</dataflow>
<dataflow id="557" from="i_2" to="i8" fromId="132" toId="129">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="558" from="StgValue_140" to="i8" fromId="140" toId="129">
<BackEdge/>
</dataflow>
<dataflow id="559" from="StgValue_382" to="i8" fromId="382" toId="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="560" from="StgValue_128" to="i8" fromId="128" toId="129">
</dataflow>
<dataflow id="561" from="i8" to="exitcond" fromId="129" toId="130">
</dataflow>
<dataflow id="563" from="StgValue_562" to="exitcond" fromId="562" toId="130">
</dataflow>
<dataflow id="564" from="_ssdm_op_SpecLoopTripCount" to="StgValue_131" fromId="450" toId="131">
</dataflow>
<dataflow id="566" from="StgValue_565" to="StgValue_131" fromId="565" toId="131">
</dataflow>
<dataflow id="567" from="StgValue_565" to="StgValue_131" fromId="565" toId="131">
</dataflow>
<dataflow id="568" from="StgValue_565" to="StgValue_131" fromId="565" toId="131">
</dataflow>
<dataflow id="569" from="i8" to="i_2" fromId="129" toId="132">
</dataflow>
<dataflow id="570" from="StgValue_477" to="i_2" fromId="477" toId="132">
</dataflow>
<dataflow id="571" from="exitcond" to="StgValue_133" fromId="130" toId="133">
</dataflow>
<dataflow id="573" from="_ssdm_op_Read.m_axi.halfP" to="tmp_579" fromId="572" toId="134">
</dataflow>
<dataflow id="574" from="inputs_addr_2" to="tmp_579" fromId="107" toId="134">
</dataflow>
<dataflow id="576" from="_ssdm_op_SpecLoopName" to="StgValue_135" fromId="575" toId="135">
</dataflow>
<dataflow id="578" from="p_str119" to="StgValue_135" fromId="577" toId="135">
</dataflow>
<dataflow id="579" from="_ssdm_op_SpecRegionBegin" to="tmp_66" fromId="446" toId="136">
</dataflow>
<dataflow id="580" from="p_str119" to="tmp_66" fromId="577" toId="136">
</dataflow>
<dataflow id="582" from="_ssdm_op_SpecPipeline" to="StgValue_137" fromId="581" toId="137">
</dataflow>
<dataflow id="584" from="StgValue_583" to="StgValue_137" fromId="583" toId="137">
</dataflow>
<dataflow id="585" from="StgValue_583" to="StgValue_137" fromId="583" toId="137">
</dataflow>
<dataflow id="586" from="StgValue_583" to="StgValue_137" fromId="583" toId="137">
</dataflow>
<dataflow id="587" from="StgValue_302" to="StgValue_137" fromId="302" toId="137">
</dataflow>
<dataflow id="588" from="p_str" to="StgValue_137" fromId="305" toId="137">
</dataflow>
<dataflow id="589" from="_ssdm_op_NbWrite.ap_fifo.volatile.halfP" to="full_n_i16_0" fromId="512" toId="138">
</dataflow>
<dataflow id="590" from="input_buffer_V" to="full_n_i16_0" fromId="268" toId="138">
</dataflow>
<dataflow id="591" from="tmp_579" to="full_n_i16_0" fromId="134" toId="138">
</dataflow>
<dataflow id="592" from="_ssdm_op_SpecRegionEnd" to="empty_162" fromId="531" toId="139">
</dataflow>
<dataflow id="593" from="p_str119" to="empty_162" fromId="577" toId="139">
</dataflow>
<dataflow id="594" from="tmp_66" to="empty_162" fromId="136" toId="139">
</dataflow>
<dataflow id="595" from="_ssdm_op_NbWrite.ap_fifo.volatile.halfP" to="full_n_i14_0_0" fromId="512" toId="142">
</dataflow>
<dataflow id="596" from="input_buffer_V" to="full_n_i14_0_0" fromId="268" toId="142">
</dataflow>
<dataflow id="597" from="StgValue_515" to="full_n_i14_0_0" fromId="515" toId="142">
</dataflow>
<dataflow id="598" from="base_addr1_d" to="base_addr1_d2_3" fromId="87" toId="147">
</dataflow>
<dataflow id="600" from="StgValue_599" to="base_addr1_d2_3" fromId="599" toId="147">
</dataflow>
<dataflow id="601" from="base_addr2_d" to="base_addr2_d2_2" fromId="88" toId="148">
</dataflow>
<dataflow id="602" from="StgValue_599" to="base_addr2_d2_2" fromId="599" toId="148">
</dataflow>
<dataflow id="603" from="_ssdm_op_SpecRegionEnd" to="empty_163" fromId="531" toId="149">
</dataflow>
<dataflow id="604" from="p_str181" to="empty_163" fromId="481" toId="149">
</dataflow>
<dataflow id="605" from="tmp_55" to="empty_163" fromId="94" toId="149">
</dataflow>
<dataflow id="606" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_7_rd_req" fromId="535" toId="151">
</dataflow>
<dataflow id="607" from="inputs_addr_2" to="inputs_addr_7_rd_req" fromId="107" toId="151">
</dataflow>
<dataflow id="608" from="tmp_52" to="inputs_addr_7_rd_req" fromId="72" toId="151">
</dataflow>
<dataflow id="609" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_7_rd_req" fromId="535" toId="152">
</dataflow>
<dataflow id="610" from="inputs_addr_2" to="inputs_addr_7_rd_req" fromId="107" toId="152">
</dataflow>
<dataflow id="611" from="tmp_52" to="inputs_addr_7_rd_req" fromId="72" toId="152">
</dataflow>
<dataflow id="612" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_7_rd_req" fromId="535" toId="153">
</dataflow>
<dataflow id="613" from="inputs_addr_2" to="inputs_addr_7_rd_req" fromId="107" toId="153">
</dataflow>
<dataflow id="614" from="tmp_52" to="inputs_addr_7_rd_req" fromId="72" toId="153">
</dataflow>
<dataflow id="615" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_7_rd_req" fromId="535" toId="154">
</dataflow>
<dataflow id="616" from="inputs_addr_2" to="inputs_addr_7_rd_req" fromId="107" toId="154">
</dataflow>
<dataflow id="617" from="tmp_52" to="inputs_addr_7_rd_req" fromId="72" toId="154">
</dataflow>
<dataflow id="618" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_7_rd_req" fromId="535" toId="155">
</dataflow>
<dataflow id="619" from="inputs_addr_2" to="inputs_addr_7_rd_req" fromId="107" toId="155">
</dataflow>
<dataflow id="620" from="tmp_52" to="inputs_addr_7_rd_req" fromId="72" toId="155">
</dataflow>
<dataflow id="621" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_7_rd_req" fromId="535" toId="156">
</dataflow>
<dataflow id="622" from="inputs_addr_2" to="inputs_addr_7_rd_req" fromId="107" toId="156">
</dataflow>
<dataflow id="623" from="tmp_52" to="inputs_addr_7_rd_req" fromId="72" toId="156">
</dataflow>
<dataflow id="624" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_7_rd_req" fromId="535" toId="157">
</dataflow>
<dataflow id="625" from="inputs_addr_2" to="inputs_addr_7_rd_req" fromId="107" toId="157">
</dataflow>
<dataflow id="626" from="tmp_52" to="inputs_addr_7_rd_req" fromId="72" toId="157">
</dataflow>
<dataflow id="627" from="i_13" to="i6" fromId="161" toId="159">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="628" from="StgValue_169" to="i6" fromId="169" toId="159">
<BackEdge/>
</dataflow>
<dataflow id="629" from="StgValue_401" to="i6" fromId="401" toId="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="630" from="StgValue_158" to="i6" fromId="158" toId="159">
</dataflow>
<dataflow id="631" from="i6" to="exitcond4" fromId="159" toId="160">
</dataflow>
<dataflow id="632" from="tmp_49" to="exitcond4" fromId="66" toId="160">
</dataflow>
<dataflow id="633" from="i6" to="i_13" fromId="159" toId="161">
</dataflow>
<dataflow id="634" from="StgValue_412" to="i_13" fromId="412" toId="161">
</dataflow>
<dataflow id="635" from="exitcond4" to="StgValue_162" fromId="160" toId="162">
</dataflow>
<dataflow id="636" from="_ssdm_op_Read.m_axi.halfP" to="tmp_578" fromId="572" toId="163">
</dataflow>
<dataflow id="637" from="inputs_addr_2" to="tmp_578" fromId="107" toId="163">
</dataflow>
<dataflow id="638" from="_ssdm_op_SpecLoopName" to="StgValue_164" fromId="575" toId="164">
</dataflow>
<dataflow id="640" from="p_str117" to="StgValue_164" fromId="639" toId="164">
</dataflow>
<dataflow id="641" from="_ssdm_op_SpecRegionBegin" to="tmp_65" fromId="446" toId="165">
</dataflow>
<dataflow id="642" from="p_str117" to="tmp_65" fromId="639" toId="165">
</dataflow>
<dataflow id="643" from="_ssdm_op_SpecPipeline" to="StgValue_166" fromId="581" toId="166">
</dataflow>
<dataflow id="644" from="StgValue_583" to="StgValue_166" fromId="583" toId="166">
</dataflow>
<dataflow id="645" from="StgValue_583" to="StgValue_166" fromId="583" toId="166">
</dataflow>
<dataflow id="646" from="StgValue_583" to="StgValue_166" fromId="583" toId="166">
</dataflow>
<dataflow id="647" from="StgValue_302" to="StgValue_166" fromId="302" toId="166">
</dataflow>
<dataflow id="648" from="p_str" to="StgValue_166" fromId="305" toId="166">
</dataflow>
<dataflow id="649" from="_ssdm_op_NbWrite.ap_fifo.volatile.halfP" to="full_n_i12_0" fromId="512" toId="167">
</dataflow>
<dataflow id="650" from="input_buffer_V" to="full_n_i12_0" fromId="268" toId="167">
</dataflow>
<dataflow id="651" from="tmp_578" to="full_n_i12_0" fromId="163" toId="167">
</dataflow>
<dataflow id="652" from="_ssdm_op_SpecRegionEnd" to="empty_161" fromId="531" toId="168">
</dataflow>
<dataflow id="653" from="p_str117" to="empty_161" fromId="639" toId="168">
</dataflow>
<dataflow id="654" from="tmp_65" to="empty_161" fromId="165" toId="168">
</dataflow>
<dataflow id="655" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_rd_req" fromId="535" toId="170">
</dataflow>
<dataflow id="656" from="inputs_addr" to="inputs_addr_rd_req" fromId="115" toId="170">
</dataflow>
<dataflow id="658" from="StgValue_657" to="inputs_addr_rd_req" fromId="657" toId="170">
</dataflow>
<dataflow id="659" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_rd_req" fromId="535" toId="171">
</dataflow>
<dataflow id="660" from="inputs_addr" to="inputs_addr_rd_req" fromId="115" toId="171">
</dataflow>
<dataflow id="661" from="StgValue_657" to="inputs_addr_rd_req" fromId="657" toId="171">
</dataflow>
<dataflow id="662" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_rd_req" fromId="535" toId="172">
</dataflow>
<dataflow id="663" from="inputs_addr" to="inputs_addr_rd_req" fromId="115" toId="172">
</dataflow>
<dataflow id="664" from="StgValue_657" to="inputs_addr_rd_req" fromId="657" toId="172">
</dataflow>
<dataflow id="665" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_rd_req" fromId="535" toId="173">
</dataflow>
<dataflow id="666" from="inputs_addr" to="inputs_addr_rd_req" fromId="115" toId="173">
</dataflow>
<dataflow id="667" from="StgValue_657" to="inputs_addr_rd_req" fromId="657" toId="173">
</dataflow>
<dataflow id="668" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_rd_req" fromId="535" toId="174">
</dataflow>
<dataflow id="669" from="inputs_addr" to="inputs_addr_rd_req" fromId="115" toId="174">
</dataflow>
<dataflow id="670" from="StgValue_657" to="inputs_addr_rd_req" fromId="657" toId="174">
</dataflow>
<dataflow id="671" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_rd_req" fromId="535" toId="175">
</dataflow>
<dataflow id="672" from="inputs_addr" to="inputs_addr_rd_req" fromId="115" toId="175">
</dataflow>
<dataflow id="673" from="StgValue_657" to="inputs_addr_rd_req" fromId="657" toId="175">
</dataflow>
<dataflow id="674" from="_ssdm_op_ReadReq.m_axi.halfP" to="inputs_addr_rd_req" fromId="535" toId="176">
</dataflow>
<dataflow id="675" from="inputs_addr" to="inputs_addr_rd_req" fromId="115" toId="176">
</dataflow>
<dataflow id="676" from="StgValue_657" to="inputs_addr_rd_req" fromId="657" toId="176">
</dataflow>
<dataflow id="677" from="i_12" to="i5" fromId="181" toId="178">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="678" from="StgValue_189" to="i5" fromId="189" toId="178">
<BackEdge/>
</dataflow>
<dataflow id="679" from="StgValue_382" to="i5" fromId="382" toId="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="680" from="StgValue_177" to="i5" fromId="177" toId="178">
</dataflow>
<dataflow id="681" from="i5" to="exitcond2" fromId="178" toId="179">
</dataflow>
<dataflow id="683" from="StgValue_682" to="exitcond2" fromId="682" toId="179">
</dataflow>
<dataflow id="684" from="_ssdm_op_SpecLoopTripCount" to="StgValue_180" fromId="450" toId="180">
</dataflow>
<dataflow id="686" from="StgValue_685" to="StgValue_180" fromId="685" toId="180">
</dataflow>
<dataflow id="687" from="StgValue_685" to="StgValue_180" fromId="685" toId="180">
</dataflow>
<dataflow id="688" from="StgValue_685" to="StgValue_180" fromId="685" toId="180">
</dataflow>
<dataflow id="689" from="i5" to="i_12" fromId="178" toId="181">
</dataflow>
<dataflow id="690" from="StgValue_477" to="i_12" fromId="477" toId="181">
</dataflow>
<dataflow id="691" from="exitcond2" to="StgValue_182" fromId="179" toId="182">
</dataflow>
<dataflow id="692" from="_ssdm_op_Read.m_axi.halfP" to="tmp_577" fromId="572" toId="183">
</dataflow>
<dataflow id="693" from="inputs_addr" to="tmp_577" fromId="115" toId="183">
</dataflow>
<dataflow id="694" from="_ssdm_op_SpecLoopName" to="StgValue_184" fromId="575" toId="184">
</dataflow>
<dataflow id="696" from="p_str116" to="StgValue_184" fromId="695" toId="184">
</dataflow>
<dataflow id="697" from="_ssdm_op_SpecRegionBegin" to="tmp_64" fromId="446" toId="185">
</dataflow>
<dataflow id="698" from="p_str116" to="tmp_64" fromId="695" toId="185">
</dataflow>
<dataflow id="699" from="_ssdm_op_SpecPipeline" to="StgValue_186" fromId="581" toId="186">
</dataflow>
<dataflow id="700" from="StgValue_583" to="StgValue_186" fromId="583" toId="186">
</dataflow>
<dataflow id="701" from="StgValue_583" to="StgValue_186" fromId="583" toId="186">
</dataflow>
<dataflow id="702" from="StgValue_583" to="StgValue_186" fromId="583" toId="186">
</dataflow>
<dataflow id="703" from="StgValue_302" to="StgValue_186" fromId="302" toId="186">
</dataflow>
<dataflow id="704" from="p_str" to="StgValue_186" fromId="305" toId="186">
</dataflow>
<dataflow id="705" from="_ssdm_op_NbWrite.ap_fifo.volatile.halfP" to="full_n_i10_0" fromId="512" toId="187">
</dataflow>
<dataflow id="706" from="input_buffer_V" to="full_n_i10_0" fromId="268" toId="187">
</dataflow>
<dataflow id="707" from="tmp_577" to="full_n_i10_0" fromId="183" toId="187">
</dataflow>
<dataflow id="708" from="_ssdm_op_SpecRegionEnd" to="empty_160" fromId="531" toId="188">
</dataflow>
<dataflow id="709" from="p_str116" to="empty_160" fromId="695" toId="188">
</dataflow>
<dataflow id="710" from="tmp_64" to="empty_160" fromId="185" toId="188">
</dataflow>
<dataflow id="711" from="i_11" to="i" fromId="193" toId="190">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="712" from="StgValue_200" to="i" fromId="200" toId="190">
<BackEdge/>
</dataflow>
<dataflow id="713" from="StgValue_401" to="i" fromId="401" toId="190">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="714" from="StgValue_116" to="i" fromId="116" toId="190">
</dataflow>
<dataflow id="715" from="_ssdm_op_SpecLoopTripCount" to="StgValue_191" fromId="450" toId="191">
</dataflow>
<dataflow id="717" from="StgValue_716" to="StgValue_191" fromId="716" toId="191">
</dataflow>
<dataflow id="719" from="StgValue_718" to="StgValue_191" fromId="718" toId="191">
</dataflow>
<dataflow id="721" from="StgValue_720" to="StgValue_191" fromId="720" toId="191">
</dataflow>
<dataflow id="722" from="i" to="exitcond1" fromId="190" toId="192">
</dataflow>
<dataflow id="723" from="tmp_50" to="exitcond1" fromId="68" toId="192">
</dataflow>
<dataflow id="724" from="i" to="i_11" fromId="190" toId="193">
</dataflow>
<dataflow id="725" from="StgValue_412" to="i_11" fromId="412" toId="193">
</dataflow>
<dataflow id="726" from="exitcond1" to="StgValue_194" fromId="192" toId="194">
</dataflow>
<dataflow id="727" from="_ssdm_op_SpecLoopName" to="StgValue_195" fromId="575" toId="195">
</dataflow>
<dataflow id="729" from="p_str111" to="StgValue_195" fromId="728" toId="195">
</dataflow>
<dataflow id="730" from="_ssdm_op_SpecRegionBegin" to="tmp_63" fromId="446" toId="196">
</dataflow>
<dataflow id="731" from="p_str111" to="tmp_63" fromId="728" toId="196">
</dataflow>
<dataflow id="732" from="_ssdm_op_SpecPipeline" to="StgValue_197" fromId="581" toId="197">
</dataflow>
<dataflow id="733" from="StgValue_583" to="StgValue_197" fromId="583" toId="197">
</dataflow>
<dataflow id="734" from="StgValue_583" to="StgValue_197" fromId="583" toId="197">
</dataflow>
<dataflow id="735" from="StgValue_583" to="StgValue_197" fromId="583" toId="197">
</dataflow>
<dataflow id="736" from="StgValue_302" to="StgValue_197" fromId="302" toId="197">
</dataflow>
<dataflow id="737" from="p_str" to="StgValue_197" fromId="305" toId="197">
</dataflow>
<dataflow id="738" from="_ssdm_op_NbWrite.ap_fifo.volatile.halfP" to="full_n_i_0" fromId="512" toId="198">
</dataflow>
<dataflow id="739" from="input_buffer_V" to="full_n_i_0" fromId="268" toId="198">
</dataflow>
<dataflow id="740" from="StgValue_515" to="full_n_i_0" fromId="515" toId="198">
</dataflow>
<dataflow id="741" from="_ssdm_op_SpecRegionEnd" to="empty" fromId="531" toId="199">
</dataflow>
<dataflow id="742" from="p_str111" to="empty" fromId="728" toId="199">
</dataflow>
<dataflow id="743" from="tmp_63" to="empty" fromId="196" toId="199">
</dataflow>
<dataflow id="744" from="tmp_53" to="StgValue_2" fromId="79" toId="2">
</dataflow>
<dataflow id="745" from="exitcond3" to="StgValue_3" fromId="91" toId="3">
</dataflow>
<dataflow id="746" from="or_cond" to="StgValue_3" fromId="99" toId="3">
</dataflow>
<dataflow id="747" from="tmp_46" to="StgValue_3" fromId="62" toId="3">
</dataflow>
<dataflow id="748" from="exitcond" to="StgValue_12" fromId="130" toId="12">
</dataflow>
<dataflow id="749" from="exitcond" to="StgValue_13" fromId="130" toId="13">
</dataflow>
<dataflow id="750" from="or_cond" to="StgValue_14" fromId="99" toId="14">
</dataflow>
<dataflow id="751" from="tmp_46" to="StgValue_14" fromId="62" toId="14">
</dataflow>
<dataflow id="752" from="tmp_574" to="StgValue_14" fromId="64" toId="14">
</dataflow>
<dataflow id="753" from="exitcond4" to="StgValue_23" fromId="160" toId="23">
</dataflow>
<dataflow id="754" from="exitcond4" to="StgValue_24" fromId="160" toId="24">
</dataflow>
<dataflow id="755" from="exitcond2" to="StgValue_33" fromId="179" toId="33">
</dataflow>
<dataflow id="756" from="exitcond2" to="StgValue_34" fromId="179" toId="34">
</dataflow>
<dataflow id="757" from="exitcond1" to="StgValue_35" fromId="192" toId="35">
</dataflow>
<dataflow id="758" from="tmp_574" to="StgValue_3" fromId="64" toId="3">
</dataflow>
<dataflow id="759" from="exitcond" to="StgValue_11" fromId="130" toId="11">
</dataflow>
<dataflow id="760" from="exitcond4" to="StgValue_22" fromId="160" toId="22">
</dataflow>
<dataflow id="761" from="exitcond2" to="StgValue_32" fromId="179" toId="32">
</dataflow>
<dataflow id="762" from="exitcond3" to="StgValue_35" fromId="91" toId="35">
</dataflow>
<dataflow id="763" from="or_cond" to="StgValue_35" fromId="99" toId="35">
</dataflow>
</dataflows>


</stg>
