0.7
2020.2
May 22 2025
00:13:55
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/VLSI_Verify/project_7_encoder_4_2/project_7_encoder_4_2.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/VLSI_Verify/project_7_encoder_4_2/project_7_encoder_4_2.srcs/sim_1/new/encoder_4_2_tb.sv,1758371449,systemVerilog,,,,encoder_4_2_tb,,uvm,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/VLSI_Verify/project_7_encoder_4_2/project_7_encoder_4_2.srcs/sources_1/new/encoder_4_2.v,1758371034,verilog,,,,encoder_4_2,,uvm,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
