# WELCOME TO MY 100-DAYS-OF-RTL
My Name is Saurabh Raj, I used Xilinx(vivado) 2023.2 Design Suite  software for the simulation of RTL Codes.

PART 1: VERILOG(First 50 Days)

Here is the list of Day wise RTL Codes:

Day 1: Half Adder

Day 2: Full Adder

Day 3: Half Subtractor

Day 4: Full Subtractor

Day 5: Multiplexer(8x1)

Day 6: Demultiplexer(1x8)

Day 7: N-bit Parallel Adder
