Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra_dbg' [C:/Users/86134/Desktop/lab/SingleCycleCPU2/lab4_files/PDU_src/CPU.v:83]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rf_wa' [C:/Users/86134/Desktop/lab/SingleCycleCPU2/lab4_files/PDU_src/CPU.v:186]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.NPC_SEL
Compiling module xil_defaultlib.IMM
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.CHECK_DATA_SEL
Compiling module xil_defaultlib.CPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav
