// [Asm] pre_assigned_registers: Insn(iref=%15) -> v18, Self(fref=f0) -> v0, BlockParam(bref=b3, bpref=$b.0) -> v17, Insn(iref=%9) -> fv11, Insn(iref=%16) -> v20, Insn(iref=%8) -> v10, Insn(iref=%10) -> v12, Insn(iref=%14) -> v15, Insn(iref=%5) -> v7, Insn(iref=%0) -> fv2, Insn(iref=%4) -> v6, Insn(iref=%3) -> fv5, Insn(iref=%13) -> v16, Insn(iref=%7) -> v9, Insn(iref=%17) -> v19, BlockParam(bref=b6, bpref=$b.0) -> v21, Insn(iref=%2) -> v4, Insn(iref=%1) -> v3, Insn(iref=%11) -> v13, Insn(iref=%6) -> fv8, Insn(iref=%12) -> v14
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: [v22]
// [Asm] live_set: [v22]
// [Asm] move_origin: []
// [Asm] defined: v22 is X
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v22]
// [Asm] defined: a0 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v20]
// [Asm] live_set: [v20]
// [Asm] move_origin: [a0]
// [Asm] defined: v20 is X
// [Asm] defs: []
// [Asm] live_set: [v20]
// [Asm] move_origin: []
// [Asm] defs: [v21]
// [Asm] live_set: [v21]
// [Asm] move_origin: [v20]
// [Asm] defined: v21 is X
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [zero]
// [Asm] defined: a0 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v19]
// [Asm] live_set: [v19]
// [Asm] move_origin: [a0]
// [Asm] defined: v19 is X
// [Asm] defs: []
// [Asm] live_set: [v19]
// [Asm] move_origin: []
// [Asm] defs: [v21]
// [Asm] live_set: [v21]
// [Asm] move_origin: [v19]
// [Asm] defined: v21 is X
// [Asm] defs: []
// [Asm] live_set: [v21]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v21]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: [v25]
// [Asm] live_set: [v25, zero]
// [Asm] move_origin: []
// [Asm] defined: v25 is X
// [Asm] defs: [fv26]
// [Asm] live_set: [zero, fv26]
// [Asm] move_origin: []
// [Asm] defined: fv26 is F
// [Asm] defs: [v27]
// [Asm] live_set: [zero, fv26, v27]
// [Asm] move_origin: []
// [Asm] defined: v27 is X
// [Asm] defs: [fv28]
// [Asm] live_set: [fv28, zero, fv26]
// [Asm] move_origin: []
// [Asm] defined: fv28 is F
// [Asm] defs: [v18]
// [Asm] live_set: [v18, zero]
// [Asm] move_origin: []
// [Asm] defined: v18 is X
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: [v61]
// [Asm] live_set: [v61, zero]
// [Asm] move_origin: []
// [Asm] defined: v61 is X
// [Asm] defs: [fv62]
// [Asm] live_set: [fv62, zero]
// [Asm] move_origin: []
// [Asm] defined: fv62 is F
// [Asm] defs: [v63]
// [Asm] live_set: [v63, fv62, zero]
// [Asm] move_origin: []
// [Asm] defined: v63 is X
// [Asm] defs: [fv64]
// [Asm] live_set: [fv62, zero, fv64]
// [Asm] move_origin: []
// [Asm] defined: fv64 is F
// [Asm] defs: [fv2]
// [Asm] live_set: [fv2, zero]
// [Asm] move_origin: []
// [Asm] defined: fv2 is F
// [Asm] defs: [v3]
// [Asm] live_set: [zero, v3]
// [Asm] move_origin: []
// [Asm] defined: v3 is X
// [Asm] defs: []
// [Asm] live_set: [zero, v3]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: [v3]
// [Asm] defined: a0 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v4]
// [Asm] live_set: [zero]
// [Asm] move_origin: [a0]
// [Asm] defined: v4 is X
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: [v54]
// [Asm] live_set: [zero, v54]
// [Asm] move_origin: []
// [Asm] defined: v54 is X
// [Asm] defs: [fv55]
// [Asm] live_set: [fv55, zero]
// [Asm] move_origin: []
// [Asm] defined: fv55 is F
// [Asm] defs: [v56]
// [Asm] live_set: [fv55, v56, zero]
// [Asm] move_origin: []
// [Asm] defined: v56 is X
// [Asm] defs: [fv57]
// [Asm] live_set: [fv55, zero, fv57]
// [Asm] move_origin: []
// [Asm] defined: fv57 is F
// [Asm] defs: [fv5]
// [Asm] live_set: [fv5, zero]
// [Asm] move_origin: []
// [Asm] defined: fv5 is F
// [Asm] defs: [v6]
// [Asm] live_set: [v6, zero]
// [Asm] move_origin: []
// [Asm] defined: v6 is X
// [Asm] defs: []
// [Asm] live_set: [v6, zero]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: [v6]
// [Asm] defined: a0 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v7]
// [Asm] live_set: [zero]
// [Asm] move_origin: [a0]
// [Asm] defined: v7 is X
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: [v47]
// [Asm] live_set: [v47, zero]
// [Asm] move_origin: []
// [Asm] defined: v47 is X
// [Asm] defs: [fv48]
// [Asm] live_set: [fv48, zero]
// [Asm] move_origin: []
// [Asm] defined: fv48 is F
// [Asm] defs: [v49]
// [Asm] live_set: [fv48, v49, zero]
// [Asm] move_origin: []
// [Asm] defined: v49 is X
// [Asm] defs: [fv50]
// [Asm] live_set: [fv48, fv50, zero]
// [Asm] move_origin: []
// [Asm] defined: fv50 is F
// [Asm] defs: [fv8]
// [Asm] live_set: [zero, fv8]
// [Asm] move_origin: []
// [Asm] defined: fv8 is F
// [Asm] defs: [v9]
// [Asm] live_set: [zero, v9]
// [Asm] move_origin: []
// [Asm] defined: v9 is X
// [Asm] defs: []
// [Asm] live_set: [zero, v9]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: [v9]
// [Asm] defined: a0 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v10]
// [Asm] live_set: [zero]
// [Asm] move_origin: [a0]
// [Asm] defined: v10 is X
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: [v40]
// [Asm] live_set: [zero, v40]
// [Asm] move_origin: []
// [Asm] defined: v40 is X
// [Asm] defs: [fv41]
// [Asm] live_set: [zero, fv41]
// [Asm] move_origin: []
// [Asm] defined: fv41 is F
// [Asm] defs: [v42]
// [Asm] live_set: [zero, v42, fv41]
// [Asm] move_origin: []
// [Asm] defined: v42 is X
// [Asm] defs: [fv43]
// [Asm] live_set: [zero, fv41, fv43]
// [Asm] move_origin: []
// [Asm] defined: fv43 is F
// [Asm] defs: [fv11]
// [Asm] live_set: [zero, fv11]
// [Asm] move_origin: []
// [Asm] defined: fv11 is F
// [Asm] defs: [v12]
// [Asm] live_set: [v12, zero]
// [Asm] move_origin: []
// [Asm] defined: v12 is X
// [Asm] defs: []
// [Asm] live_set: [v12, zero]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: [v12]
// [Asm] defined: a0 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v13]
// [Asm] live_set: [zero]
// [Asm] move_origin: [a0]
// [Asm] defined: v13 is X
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: [v33]
// [Asm] live_set: [zero, v33]
// [Asm] move_origin: []
// [Asm] defined: v33 is X
// [Asm] defs: [fv34]
// [Asm] live_set: [zero, fv34]
// [Asm] move_origin: []
// [Asm] defined: fv34 is F
// [Asm] defs: [v35]
// [Asm] live_set: [zero, fv34, v35]
// [Asm] move_origin: []
// [Asm] defined: v35 is X
// [Asm] defs: [fv36]
// [Asm] live_set: [zero, fv36, fv34]
// [Asm] move_origin: []
// [Asm] defined: fv36 is F
// [Asm] defs: [v14]
// [Asm] live_set: [v14, zero]
// [Asm] move_origin: []
// [Asm] defined: v14 is X
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: [zero]
// [Asm] defined: a0 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v15]
// [Asm] live_set: [v15, zero]
// [Asm] move_origin: [a0]
// [Asm] defined: v15 is X
// [Asm] defs: []
// [Asm] live_set: [v15, zero]
// [Asm] move_origin: []
// [Asm] defs: [v17]
// [Asm] live_set: [v17, zero]
// [Asm] move_origin: [v15]
// [Asm] defined: v17 is X
// [Asm] defs: []
// [Asm] live_set: [v17, zero]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [zero]
// [Asm] move_origin: []
// [Asm] defs: [v30]
// [Asm] live_set: [zero, v30]
// [Asm] move_origin: []
// [Asm] defined: v30 is X
// [Asm] defs: [a0]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: [v30]
// [Asm] defined: a0 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [zero, a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v16]
// [Asm] live_set: [v16, zero]
// [Asm] move_origin: [a0]
// [Asm] defined: v16 is X
// [Asm] defs: []
// [Asm] live_set: [v16, zero]
// [Asm] move_origin: []
// [Asm] defs: [v17]
// [Asm] live_set: [v17, zero]
// [Asm] move_origin: [v16]
// [Asm] defined: v17 is X
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of main1_0"];
// [Asm]   r0 [label="v22 ← a0", color=green];
// [Asm]   r38 [label="v35 ← a0", color=green];
// [Asm]   r33 [label="v40 ← a0", color=green];
// [Asm]   r9 [label="a3", color=blue];
// [Asm]   r26 [label="v56 ← a0", color=green];
// [Asm]   r6 [label="t4", color=blue];
// [Asm]   r13 [label="a7", color=blue];
// [Asm]   r42 [label="v30 ← a0", color=green];
// [Asm]   r4 [label="t2", color=blue];
// [Asm]   r29 [label="v47 ← a0", color=green];
// [Asm]   r35 [label="v12 ← a0", color=green];
// [Asm]   r7 [label="a1", color=blue];
// [Asm]   r10 [label="a4", color=blue];
// [Asm]   r8 [label="a2", color=blue];
// [Asm]   r5 [label="t3", color=blue];
// [Asm]   r36 [label="v13 ← a0", color=green];
// [Asm]   r32 [label="v10 ← a0", color=green];
// [Asm]   r24 [label="v4 ← a0", color=green];
// [Asm]   r15 [label="v21 ← a0", color=green];
// [Asm]   r43 [label="v16 ← a0", color=green];
// [Asm]   r31 [label="v9 ← a0", color=green];
// [Asm]   r39 [label="v14 ← a0", color=green];
// [Asm]   r17 [label="v25 ← a0", color=green];
// [Asm]   r12 [label="a6", color=blue];
// [Asm]   r37 [label="v33 ← a0", color=green];
// [Asm]   r20 [label="v18 ← a0", color=green];
// [Asm]   r23 [label="v3 ← a0", color=green];
// [Asm]   r3 [label="t1", color=blue];
// [Asm]   r27 [label="v6 ← a0", color=green];
// [Asm]   r40 [label="v15 ← a0", color=green];
// [Asm]   r1 [label="a0", color=blue];
// [Asm]   r41 [label="v17 ← a0", color=green];
// [Asm]   r28 [label="v7 ← a0", color=green];
// [Asm]   r11 [label="a5", color=blue];
// [Asm]   r34 [label="v42 ← a0", color=green];
// [Asm]   r22 [label="v63 ← a0", color=green];
// [Asm]   r14 [label="v20 ← a0", color=green];
// [Asm]   r30 [label="v49 ← a0", color=green];
// [Asm]   r25 [label="v54 ← a0", color=green];
// [Asm]   r2 [label="t0", color=blue];
// [Asm]   r16 [label="v19 ← a0", color=green];
// [Asm]   r18 [label="zero", color=blue];
// [Asm]   r19 [label="v27 ← a0", color=green];
// [Asm]   r21 [label="v61 ← a0", color=green];
// [Asm]   r18 -- r23;
// [Asm]   r18 -- r32;
// [Asm]   r1 -- r9;
// [Asm]   r17 -- r18;
// [Asm]   r18 -- r26;
// [Asm]   r18 -- r19;
// [Asm]   r1 -- r12;
// [Asm]   r10 -- r18;
// [Asm]   r1 -- r8;
// [Asm]   r2 -- r18;
// [Asm]   r6 -- r18;
// [Asm]   r1 -- r4;
// [Asm]   r18 -- r42;
// [Asm]   r18 -- r29;
// [Asm]   r8 -- r18;
// [Asm]   r18 -- r30;
// [Asm]   r1 -- r7;
// [Asm]   r1 -- r18;
// [Asm]   r18 -- r25;
// [Asm]   r5 -- r18;
// [Asm]   r1 -- r10;
// [Asm]   r1 -- r2;
// [Asm]   r18 -- r41;
// [Asm]   r13 -- r18;
// [Asm]   r18 -- r40;
// [Asm]   r18 -- r27;
// [Asm]   r1 -- r13;
// [Asm]   r1 -- r11;
// [Asm]   r18 -- r21;
// [Asm]   r18 -- r33;
// [Asm]   r18 -- r20;
// [Asm]   r4 -- r18;
// [Asm]   r18 -- r37;
// [Asm]   r18 -- r38;
// [Asm]   r18 -- r31;
// [Asm]   r18 -- r22;
// [Asm]   r11 -- r18;
// [Asm]   r1 -- r6;
// [Asm]   r18 -- r35;
// [Asm]   r1 -- r5;
// [Asm]   r7 -- r18;
// [Asm]   r3 -- r18;
// [Asm]   r1 -- r3;
// [Asm]   r18 -- r36;
// [Asm]   r18 -- r34;
// [Asm]   r18 -- r43;
// [Asm]   r9 -- r18;
// [Asm]   r12 -- r18;
// [Asm]   r18 -- r39;
// [Asm]   r18 -- r28;
// [Asm]   r18 -- r24;
// [Asm]   comment = "0:v22-> 1:a0-> 2:t0-> 18:zero-> 3:t1-> 4:t2-> 5:t3-> 6:t4-> 7:a1-> 8:a2-> 9:a3-> 10:a4-> 11:a5-> 12:a6-> 13:a7-> 17:v25-> 19:v27-> 20:v18-> 21:v61-> 22:v63-> 23:v3-> 24:v4-> 25:v54-> 26:v56-> 27:v6-> 28:v7-> 29:v47-> 30:v49-> 31:v9-> 32:v10-> 33:v40-> 34:v42-> 35:v12-> 36:v13-> 37:v33-> 38:v35-> 39:v14-> 40:v15-> 41:v17-> 42:v30-> 43:v16-> 14:v20-> 15:v21-> 16:v19"
// [Asm]   comment = "v22<-a0;v35<-a0;v40<-a0;v56<-a0;v30<-a0;v47<-a0;v12<-a0;v13<-a0;v10<-a0;v4<-a0;v21<-a0;v16<-a0;v9<-a0;v14<-a0;v25<-a0;v33<-a0;v18<-a0;v3<-a0;v6<-a0;v15<-a0;v17<-a0;v7<-a0;v42<-a0;v63<-a0;v20<-a0;v49<-a0;v54<-a0;v19<-a0;v27<-a0;v61<-a0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of main1_0"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r33 [label="fv34 ← fa0", color=green];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r26 [label="fv5 ← fa0", color=green];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r29 [label="fv8 ← fa0", color=green];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r24 [label="fv55 ← fa0", color=green];
// [Asm]   r32 [label="fv11 ← fa0", color=green];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r31 [label="fv43 ← fa1", color=green];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   r20 [label="fv28 ← fa1", color=green];
// [Asm]   r23 [label="fv2 ← fa0", color=green];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r27 [label="fv48 ← fa0", color=green];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r28 [label="fv50 ← fa1", color=green];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r34 [label="fv36 ← fa1", color=green];
// [Asm]   r22 [label="fv64 ← fa1", color=green];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r30 [label="fv41 ← fa0", color=green];
// [Asm]   r25 [label="fv57 ← fa1", color=green];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r19 [label="fv26 ← fa0", color=green];
// [Asm]   r21 [label="fv62 ← fa0", color=green];
// [Asm]   r21 -- r22;
// [Asm]   r30 -- r31;
// [Asm]   r27 -- r28;
// [Asm]   r24 -- r25;
// [Asm]   r33 -- r34;
// [Asm]   r19 -- r20;
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7-> 19:fv26-> 20:fv28-> 21:fv62-> 22:fv64-> 23:fv2-> 24:fv55-> 25:fv57-> 26:fv5-> 27:fv48-> 28:fv50-> 29:fv8-> 30:fv41-> 31:fv43-> 32:fv11-> 33:fv34-> 34:fv36"
// [Asm]   comment = "fv34<-fa0;fv5<-fa0;fv8<-fa0;fv55<-fa0;fv11<-fa0;fv43<-fa1;fv28<-fa1;fv2<-fa0;fv48<-fa0;fv50<-fa1;fv36<-fa1;fv64<-fa1;fv41<-fa0;fv57<-fa1;fv26<-fa0;fv62<-fa0;"
// [Asm] }
// [Asm] 
// [Asm] subst   li v22, 1 ->   li a0, 1
// [Asm] subst   call minimbt_print_int ->   call minimbt_print_int
// [Asm] subst   mv a0, zero ->   mv a0, zero
// [Asm] subst   call minimbt_print_int ->   call minimbt_print_int
// [Asm] subst   j .main1_0_6 ->   j .main1_0_6
// [Asm] subst   ret ->   ret
// [Asm] subst   li v25, 4607182418800017408 ->   li a0, 4607182418800017408
// [Asm] subst   fmv.d.x fv26, v25 ->   fmv.d.x fa0, a0
// [Asm] subst   li v27, 4607182418800017408 ->   li a0, 4607182418800017408
// [Asm] subst   fmv.d.x fv28, v27 ->   fmv.d.x fa1, a0
// [Asm] subst   feq.d v18, fv26, fv28 ->   feq.d a0, fa0, fa1
// [Asm] subst   beq v18, zero, .main1_0_5 ->   beq a0, zero, .main1_0_5
// [Asm] subst   li v61, 4607182418800017408 ->   li a0, 4607182418800017408
// [Asm] subst   fmv.d.x fv62, v61 ->   fmv.d.x fa0, a0
// [Asm] subst   li v63, 4611686018427387904 ->   li a0, 4611686018427387904
// [Asm] subst   fmv.d.x fv64, v63 ->   fmv.d.x fa1, a0
// [Asm] subst   fadd.d fv2, fv62, fv64 ->   fadd.d fa0, fa0, fa1
// [Asm] subst   fcvt.w.d v3, fv2, rtz ->   fcvt.w.d a0, fa0, rtz
// [Asm] subst   call minimbt_print_int ->   call minimbt_print_int
// [Asm] subst   li v54, 4607182418800017408 ->   li a0, 4607182418800017408
// [Asm] subst   fmv.d.x fv55, v54 ->   fmv.d.x fa0, a0
// [Asm] subst   li v56, 4611686018427387904 ->   li a0, 4611686018427387904
// [Asm] subst   fmv.d.x fv57, v56 ->   fmv.d.x fa1, a0
// [Asm] subst   fsub.d fv5, fv55, fv57 ->   fsub.d fa0, fa0, fa1
// [Asm] subst   fcvt.w.d v6, fv5, rtz ->   fcvt.w.d a0, fa0, rtz
// [Asm] subst   call minimbt_print_int ->   call minimbt_print_int
// [Asm] subst   li v47, 4607182418800017408 ->   li a0, 4607182418800017408
// [Asm] subst   fmv.d.x fv48, v47 ->   fmv.d.x fa0, a0
// [Asm] subst   li v49, 4611686018427387904 ->   li a0, 4611686018427387904
// [Asm] subst   fmv.d.x fv50, v49 ->   fmv.d.x fa1, a0
// [Asm] subst   fmul.d fv8, fv48, fv50 ->   fmul.d fa0, fa0, fa1
// [Asm] subst   fcvt.w.d v9, fv8, rtz ->   fcvt.w.d a0, fa0, rtz
// [Asm] subst   call minimbt_print_int ->   call minimbt_print_int
// [Asm] subst   li v40, 4607182418800017408 ->   li a0, 4607182418800017408
// [Asm] subst   fmv.d.x fv41, v40 ->   fmv.d.x fa0, a0
// [Asm] subst   li v42, 4611686018427387904 ->   li a0, 4611686018427387904
// [Asm] subst   fmv.d.x fv43, v42 ->   fmv.d.x fa1, a0
// [Asm] subst   fdiv.d fv11, fv41, fv43 ->   fdiv.d fa0, fa0, fa1
// [Asm] subst   fcvt.w.d v12, fv11, rtz ->   fcvt.w.d a0, fa0, rtz
// [Asm] subst   call minimbt_print_int ->   call minimbt_print_int
// [Asm] subst   li v33, 4607182418800017408 ->   li a0, 4607182418800017408
// [Asm] subst   fmv.d.x fv34, v33 ->   fmv.d.x fa0, a0
// [Asm] subst   li v35, 4611686018427387904 ->   li a0, 4611686018427387904
// [Asm] subst   fmv.d.x fv36, v35 ->   fmv.d.x fa1, a0
// [Asm] subst   fle.d v14, fv34, fv36 ->   fle.d a0, fa0, fa1
// [Asm] subst   beq v14, zero, .main1_0_2 ->   beq a0, zero, .main1_0_2
// [Asm] subst   mv a0, zero ->   mv a0, zero
// [Asm] subst   call minimbt_print_int ->   call minimbt_print_int
// [Asm] subst   j .main1_0_3 ->   j .main1_0_3
// [Asm] subst   li v30, 1 ->   li a0, 1
// [Asm] subst   call minimbt_print_int ->   call minimbt_print_int
// [Asm] pre_assigned_registers: Self(fref=f2) -> v0, Insn(iref=%0) -> v2
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v2]
// [Asm] live_set: [v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v2]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] graph G {
// [Asm]   graph [label="integer interference graph of T$start_2"];
// [Asm]   r0 [label="t0", color=blue];
// [Asm]   r5 [label="t4", color=blue];
// [Asm]   r3 [label="t2", color=blue];
// [Asm]   r2 [label="t1", color=blue];
// [Asm]   r9 [label="a4", color=blue];
// [Asm]   r6 [label="a1", color=blue];
// [Asm]   r13 [label="v2 ← a0", color=green];
// [Asm]   r4 [label="t3", color=blue];
// [Asm]   r1 [label="a0", color=blue];
// [Asm]   r11 [label="a6", color=blue];
// [Asm]   r7 [label="a2", color=blue];
// [Asm]   r10 [label="a5", color=blue];
// [Asm]   r12 [label="a7", color=blue];
// [Asm]   r8 [label="a3", color=blue];
// [Asm]   r1 -- r2;
// [Asm]   r1 -- r8;
// [Asm]   r1 -- r5;
// [Asm]   r1 -- r9;
// [Asm]   r0 -- r1;
// [Asm]   r1 -- r3;
// [Asm]   r1 -- r4;
// [Asm]   r1 -- r11;
// [Asm]   r1 -- r7;
// [Asm]   r1 -- r12;
// [Asm]   r1 -- r6;
// [Asm]   r1 -- r10;
// [Asm]   comment = "0:t0-> 1:a0-> 2:t1-> 3:t2-> 4:t3-> 5:t4-> 6:a1-> 7:a2-> 8:a3-> 9:a4-> 10:a5-> 11:a6-> 12:a7-> 13:v2"
// [Asm]   comment = "v2<-a0;"
// [Asm] }
// [Asm] 
// [Asm] graph G {
// [Asm]   graph [label="float interference graph of T$start_2"];
// [Asm]   r0 [label="ft0", color=blue];
// [Asm]   r3 [label="ft3", color=blue];
// [Asm]   r9 [label="ft9", color=blue];
// [Asm]   r6 [label="ft6", color=blue];
// [Asm]   r13 [label="fa2", color=blue];
// [Asm]   r4 [label="ft4", color=blue];
// [Asm]   r1 [label="ft1", color=blue];
// [Asm]   r11 [label="fa0", color=blue];
// [Asm]   r7 [label="ft7", color=blue];
// [Asm]   r10 [label="ft10", color=blue];
// [Asm]   r14 [label="fa3", color=blue];
// [Asm]   r8 [label="ft8", color=blue];
// [Asm]   r5 [label="ft5", color=blue];
// [Asm]   r15 [label="fa4", color=blue];
// [Asm]   r2 [label="ft2", color=blue];
// [Asm]   r16 [label="fa5", color=blue];
// [Asm]   r18 [label="fa7", color=blue];
// [Asm]   r17 [label="fa6", color=blue];
// [Asm]   r12 [label="fa1", color=blue];
// [Asm]   comment = "0:ft0-> 1:ft1-> 2:ft2-> 3:ft3-> 4:ft4-> 5:ft5-> 6:ft6-> 7:ft7-> 8:ft8-> 9:ft9-> 10:ft10-> 11:fa0-> 12:fa1-> 13:fa2-> 14:fa3-> 15:fa4-> 16:fa5-> 17:fa6-> 18:fa7"
// [Asm]   comment = ""
// [Asm] }
// [Asm] 
// [Asm] subst   call main1_0 ->   call main1_0
// [Asm] subst   ret ->   ret
// [Asm] before colored: # leaf false
// [Asm] minimbt_main:
// [Asm] # block info: defs: [t1, ft0, ft1, a1, s11, ra, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, s0, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, sp, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [sp, s0, ra, s11, a0], upward_exposed: [s0, ra, s11], params_defs: []
// [Asm] # live_in: [s0, ra, s11], live_out: []
// [Asm] # block parameters: []
// [Asm] .minimbt_main_b0:
// [Asm]   addi sp, sp, -32  # live: [s0, ra, s11]
// [Asm]   sd ra, 0(sp)  # live: [s0, s11]
// [Asm]   sd s0, 8(sp)  # live: [s11]
// [Asm]   sd s11, 16(sp)  # live: []
// [Asm]   la s11, large_heap_end  # live: []
// [Asm]   mv s0, sp  # live: [s0]
// [Asm]   la sp, large_stack_end  # live: [s0]
// [Asm]   call T$start_2  # live: [s0, a0]
// [Asm]   mv sp, s0  # live: [a0]
// [Asm]   ld ra, 0(sp)  # live: [a0]
// [Asm]   ld s0, 8(sp)  # live: [a0]
// [Asm]   ld s11, 16(sp)  # live: [a0]
// [Asm]   addi sp, sp, 32  # live: [a0]
// [Asm] # control
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] main1_0:
// [Asm] # block info: defs: [fv55, a1, fa1, v33, v63, fv2, fa2, ft6, a4, fa6, fv41, a6, ft10, ft5, v6, v54, ft4, ft9, v49, v10, fa4, ft2, a3, a7, fa7, fv50, fa3, fv62, fv11, fv43, ft3, fv34, t2, v61, v3, v40, t1, v14, fv64, v42, v13, v7, ft0, ft1, v12, fv5, fv36, v4, v47, ft7, a5, a0, fv8, fv48, a2, fv57, v9, ft8, t3, t0, v56, fa5, fa0, v35, t4], uses: [v3, v14, fv64, v42, fv55, v12, v33, fv5, v63, fv2, fv36, zero, fv41, v47, v6, v54, v49, a0, fv8, fv48, fv57, v9, fv50, v56, fv62, fv11, fv43, fv34, v35, v61, v40], upward_exposed: [zero], params_defs: []
// [Asm] # live_in: [zero], live_out: [zero]
// [Asm] # block parameters: []
// [Asm] .main1_0_0:
// [Asm]   # save_ctx1  # live: [zero]
// [Asm]   li v61, 4607182418800017408  # live: [v61, zero]
// [Asm]   fmv.d.x fv62, v61  # live: [fv62, zero]
// [Asm]   li v63, 4611686018427387904  # live: [v63, fv62, zero]
// [Asm]   fmv.d.x fv64, v63  # live: [fv62, zero, fv64]
// [Asm]   fadd.d fv2, fv62, fv64  # live: [fv2, zero]
// [Asm]   fcvt.w.d v3, fv2, rtz  # live: [zero, v3]
// [Asm]   # save_ctx2  # live: [zero, v3]
// [Asm]   mv a0, v3  # live: [zero, a0]
// [Asm]   call minimbt_print_int  # live: [zero, a0]
// [Asm]   mv v4, a0  # live: [zero]
// [Asm]   # restore_ctx2  # live: [zero]
// [Asm]   li v54, 4607182418800017408  # live: [zero, v54]
// [Asm]   fmv.d.x fv55, v54  # live: [fv55, zero]
// [Asm]   li v56, 4611686018427387904  # live: [fv55, v56, zero]
// [Asm]   fmv.d.x fv57, v56  # live: [fv55, zero, fv57]
// [Asm]   fsub.d fv5, fv55, fv57  # live: [fv5, zero]
// [Asm]   fcvt.w.d v6, fv5, rtz  # live: [v6, zero]
// [Asm]   # save_ctx2  # live: [v6, zero]
// [Asm]   mv a0, v6  # live: [zero, a0]
// [Asm]   call minimbt_print_int  # live: [zero, a0]
// [Asm]   mv v7, a0  # live: [zero]
// [Asm]   # restore_ctx2  # live: [zero]
// [Asm]   li v47, 4607182418800017408  # live: [v47, zero]
// [Asm]   fmv.d.x fv48, v47  # live: [fv48, zero]
// [Asm]   li v49, 4611686018427387904  # live: [fv48, v49, zero]
// [Asm]   fmv.d.x fv50, v49  # live: [fv48, fv50, zero]
// [Asm]   fmul.d fv8, fv48, fv50  # live: [zero, fv8]
// [Asm]   fcvt.w.d v9, fv8, rtz  # live: [zero, v9]
// [Asm]   # save_ctx2  # live: [zero, v9]
// [Asm]   mv a0, v9  # live: [zero, a0]
// [Asm]   call minimbt_print_int  # live: [zero, a0]
// [Asm]   mv v10, a0  # live: [zero]
// [Asm]   # restore_ctx2  # live: [zero]
// [Asm]   li v40, 4607182418800017408  # live: [zero, v40]
// [Asm]   fmv.d.x fv41, v40  # live: [zero, fv41]
// [Asm]   li v42, 4611686018427387904  # live: [zero, v42, fv41]
// [Asm]   fmv.d.x fv43, v42  # live: [zero, fv41, fv43]
// [Asm]   fdiv.d fv11, fv41, fv43  # live: [zero, fv11]
// [Asm]   fcvt.w.d v12, fv11, rtz  # live: [v12, zero]
// [Asm]   # save_ctx2  # live: [v12, zero]
// [Asm]   mv a0, v12  # live: [zero, a0]
// [Asm]   call minimbt_print_int  # live: [zero, a0]
// [Asm]   mv v13, a0  # live: [zero]
// [Asm]   # restore_ctx2  # live: [zero]
// [Asm]   li v33, 4607182418800017408  # live: [zero, v33]
// [Asm]   fmv.d.x fv34, v33  # live: [zero, fv34]
// [Asm]   li v35, 4611686018427387904  # live: [zero, fv34, v35]
// [Asm]   fmv.d.x fv36, v35  # live: [zero, fv36, fv34]
// [Asm]   fle.d v14, fv34, fv36  # live: [v14, zero]
// [Asm] # control
// [Asm]   beq v14, zero, .main1_0_2  # live: [zero]
// [Asm] 
// [Asm] # block info: defs: [t1, v16, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, v30, ft2, a2, v17, a3, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [v16, a0, v30], upward_exposed: [], params_defs: []
// [Asm] # live_in: [zero], live_out: [v17, zero]
// [Asm] # block parameters: []
// [Asm] .main1_0_1:
// [Asm]   # save_ctx2  # live: [zero]
// [Asm]   li v30, 1  # live: [zero, v30]
// [Asm]   mv a0, v30  # live: [zero, a0]
// [Asm]   call minimbt_print_int  # live: [zero, a0]
// [Asm]   mv v16, a0  # live: [v16, zero]
// [Asm]   # restore_ctx2  # live: [v16, zero]
// [Asm] # control
// [Asm]   mv v17, v16  # live: [v17, zero]
// [Asm] 
// [Asm] # block info: defs: [v25, fv28, v18, fv26, v27], uses: [v25, fv28, v18, fv26, zero, v27], upward_exposed: [zero], params_defs: [v17]
// [Asm] # live_in: [v17, zero], live_out: [zero]
// [Asm] # block parameters: [v17]
// [Asm] .main1_0_3:
// [Asm]   li v25, 4607182418800017408  # live: [v25, zero]
// [Asm]   fmv.d.x fv26, v25  # live: [zero, fv26]
// [Asm]   li v27, 4607182418800017408  # live: [zero, fv26, v27]
// [Asm]   fmv.d.x fv28, v27  # live: [fv28, zero, fv26]
// [Asm]   feq.d v18, fv26, fv28  # live: [v18, zero]
// [Asm] # control
// [Asm]   beq v18, zero, .main1_0_5  # live: [zero]
// [Asm] 
// [Asm] # block info: defs: [t1, v22, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, v20, a6, ft10, ft5, ft7, ft4, ft9, v21, a5, fa4, a0, ft2, a2, a3, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [a0, v22, v20], upward_exposed: [], params_defs: []
// [Asm] # live_in: [], live_out: [v21]
// [Asm] # block parameters: []
// [Asm] .main1_0_4:
// [Asm]   # save_ctx2  # live: []
// [Asm]   li v22, 1  # live: [v22]
// [Asm]   mv a0, v22  # live: [a0]
// [Asm]   call minimbt_print_int  # live: [a0]
// [Asm]   mv v20, a0  # live: [v20]
// [Asm]   # restore_ctx2  # live: [v20]
// [Asm] # control
// [Asm]   mv v21, v20  # live: [v21]
// [Asm] 
// [Asm] # block info: defs: [a0], uses: [v21, a0], upward_exposed: [v21], params_defs: [v21]
// [Asm] # live_in: [v21], live_out: []
// [Asm] # block parameters: [v21]
// [Asm] .main1_0_6:
// [Asm] # control
// [Asm]   mv a0, v21  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, v17, a3, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v15], uses: [v15, zero, a0], upward_exposed: [zero], params_defs: []
// [Asm] # live_in: [zero], live_out: [v17, zero]
// [Asm] # block parameters: []
// [Asm] .main1_0_2:
// [Asm]   # save_ctx2  # live: [zero]
// [Asm]   mv a0, zero  # live: [zero, a0]
// [Asm]   call minimbt_print_int  # live: [zero, a0]
// [Asm]   mv v15, a0  # live: [v15, zero]
// [Asm]   # restore_ctx2  # live: [v15, zero]
// [Asm] # control
// [Asm]   mv v17, v15  # live: [v17, zero]
// [Asm]   j .main1_0_3  # live: [v17, zero]
// [Asm] 
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, v19, ft10, ft5, ft7, ft4, ft9, v21, a5, fa4, a0, ft2, a2, a3, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [v19, zero, a0], upward_exposed: [zero], params_defs: []
// [Asm] # live_in: [zero], live_out: [v21]
// [Asm] # block parameters: []
// [Asm] .main1_0_5:
// [Asm]   # save_ctx2  # live: [zero]
// [Asm]   mv a0, zero  # live: [a0]
// [Asm]   call minimbt_print_int  # live: [a0]
// [Asm]   mv v19, a0  # live: [v19]
// [Asm]   # restore_ctx2  # live: [v19]
// [Asm] # control
// [Asm]   mv v21, v19  # live: [v21]
// [Asm]   j .main1_0_6  # live: [v21]
// [Asm] 
// [Asm] # leaf false
// [Asm] T$start_2:
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v2], uses: [a0, v2], upward_exposed: [], params_defs: []
// [Asm] # live_in: [], live_out: []
// [Asm] # block parameters: []
// [Asm] .T$start_2_0:
// [Asm]   # save_ctx1  # live: []
// [Asm]   # save_ctx2  # live: []
// [Asm]   call main1_0  # live: [a0]
// [Asm]   mv v2, a0  # live: [v2]
// [Asm]   # restore_ctx2  # live: [v2]
// [Asm] # control
// [Asm]   mv a0, v2  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] start:
// [Asm]   .zero 4
// [Asm] 
// [Knf] build_knf: LetRec({name: ("main", Var({val: Some(Unit)})), args: [], body: Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Prim(Double(1), Double(2), Add, kind=Some(Double))])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Prim(Double(1), Double(2), Sub, kind=Some(Double))])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Prim(Double(1), Double(2), Mul, kind=Some(Double))])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Prim(Double(1), Double(2), Div, kind=Some(Double))])]), Let(("_", Var({val: Some(Unit)})), If(LE(Double(1), Double(2)), App(Var("print_int"), [Int(1)]), App(Var("print_int"), [Int(0)])), If(Eq(Double(1), Double(1)), App(Var("print_int"), [Int(1)]), App(Var("print_int"), [Int(0)])))))))}, App(Var("main"), []))
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Prim(Double(1), Double(2), Add, kind=Some(Double))])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Prim(Double(1), Double(2), Sub, kind=Some(Double))])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Prim(Double(1), Double(2), Mul, kind=Some(Double))])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Prim(Double(1), Double(2), Div, kind=Some(Double))])]), Let(("_", Var({val: Some(Unit)})), If(LE(Double(1), Double(2)), App(Var("print_int"), [Int(1)]), App(Var("print_int"), [Int(0)])), If(Eq(Double(1), Double(1)), App(Var("print_int"), [Int(1)]), App(Var("print_int"), [Int(0)])))))))
// [Knf] build_knf: App(Var("print_int"), [App(Var("int_of_float"), [Prim(Double(1), Double(2), Add, kind=Some(Double))])])
// [Knf] build_knf: App(Var("int_of_float"), [Prim(Double(1), Double(2), Add, kind=Some(Double))])
// [Knf] build_knf: Prim(Double(1), Double(2), Add, kind=Some(Double))
// [Knf] build_knf: Double(1)
// [Knf] build_knf: Double(2)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Prim(Double(1), Double(2), Sub, kind=Some(Double))])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Prim(Double(1), Double(2), Mul, kind=Some(Double))])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Prim(Double(1), Double(2), Div, kind=Some(Double))])]), Let(("_", Var({val: Some(Unit)})), If(LE(Double(1), Double(2)), App(Var("print_int"), [Int(1)]), App(Var("print_int"), [Int(0)])), If(Eq(Double(1), Double(1)), App(Var("print_int"), [Int(1)]), App(Var("print_int"), [Int(0)]))))))
// [Knf] build_knf: App(Var("print_int"), [App(Var("int_of_float"), [Prim(Double(1), Double(2), Sub, kind=Some(Double))])])
// [Knf] build_knf: App(Var("int_of_float"), [Prim(Double(1), Double(2), Sub, kind=Some(Double))])
// [Knf] build_knf: Prim(Double(1), Double(2), Sub, kind=Some(Double))
// [Knf] build_knf: Double(1)
// [Knf] build_knf: Double(2)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Prim(Double(1), Double(2), Mul, kind=Some(Double))])]), Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Prim(Double(1), Double(2), Div, kind=Some(Double))])]), Let(("_", Var({val: Some(Unit)})), If(LE(Double(1), Double(2)), App(Var("print_int"), [Int(1)]), App(Var("print_int"), [Int(0)])), If(Eq(Double(1), Double(1)), App(Var("print_int"), [Int(1)]), App(Var("print_int"), [Int(0)])))))
// [Knf] build_knf: App(Var("print_int"), [App(Var("int_of_float"), [Prim(Double(1), Double(2), Mul, kind=Some(Double))])])
// [Knf] build_knf: App(Var("int_of_float"), [Prim(Double(1), Double(2), Mul, kind=Some(Double))])
// [Knf] build_knf: Prim(Double(1), Double(2), Mul, kind=Some(Double))
// [Knf] build_knf: Double(1)
// [Knf] build_knf: Double(2)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), App(Var("print_int"), [App(Var("int_of_float"), [Prim(Double(1), Double(2), Div, kind=Some(Double))])]), Let(("_", Var({val: Some(Unit)})), If(LE(Double(1), Double(2)), App(Var("print_int"), [Int(1)]), App(Var("print_int"), [Int(0)])), If(Eq(Double(1), Double(1)), App(Var("print_int"), [Int(1)]), App(Var("print_int"), [Int(0)]))))
// [Knf] build_knf: App(Var("print_int"), [App(Var("int_of_float"), [Prim(Double(1), Double(2), Div, kind=Some(Double))])])
// [Knf] build_knf: App(Var("int_of_float"), [Prim(Double(1), Double(2), Div, kind=Some(Double))])
// [Knf] build_knf: Prim(Double(1), Double(2), Div, kind=Some(Double))
// [Knf] build_knf: Double(1)
// [Knf] build_knf: Double(2)
// [Knf] build_knf: Let(("_", Var({val: Some(Unit)})), If(LE(Double(1), Double(2)), App(Var("print_int"), [Int(1)]), App(Var("print_int"), [Int(0)])), If(Eq(Double(1), Double(1)), App(Var("print_int"), [Int(1)]), App(Var("print_int"), [Int(0)])))
// [Knf] build_knf: If(LE(Double(1), Double(2)), App(Var("print_int"), [Int(1)]), App(Var("print_int"), [Int(0)]))
// [Knf] build_knf: Double(1)
// [Knf] build_knf: Double(2)
// [Knf] build_knf: App(Var("print_int"), [Int(1)])
// [Knf] build_knf: Int(1)
// [Knf] build_knf: App(Var("print_int"), [Int(0)])
// [Knf] build_knf: Int(0)
// [Knf] build_knf: If(Eq(Double(1), Double(1)), App(Var("print_int"), [Int(1)]), App(Var("print_int"), [Int(0)]))
// [Knf] build_knf: Double(1)
// [Knf] build_knf: Double(1)
// [Knf] build_knf: App(Var("print_int"), [Int(1)])
// [Knf] build_knf: Int(1)
// [Knf] build_knf: App(Var("print_int"), [Int(0)])
// [Knf] build_knf: Int(0)
// [Knf] build_knf: App(Var("main"), [])
// [Knf] build_knf: Var("main")
// [Main]   .p2align 4
// [Main]   .bss
// [Main]   .type large_heap, @object
// [Main] large_heap:
// [Main]   .zero 1610612736
// [Main] large_heap_end:
// [Main] 
// [Main]   .p2align 4
// [Main]   .bss
// [Main]   .type large_stack, @object
// [Main] large_stack:
// [Main]   .zero 268435456
// [Main] large_stack_end:
// [Main] 
// [Main] __begin_text:
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl minimbt_main
// [Main]   .type minimbt_main, @function
// [Main] # leaf false
// [Main] minimbt_main:
// [Main] .minimbt_main_b0:
// [Main]   addi sp, sp, -32
// [Main]   sd ra, 0(sp)
// [Main]   sd s0, 8(sp)
// [Main]   sd s11, 16(sp)
// [Main]   la s11, large_heap_end
// [Main]   mv s0, sp
// [Main]   la sp, large_stack_end
// [Main]   call T$start_2
// [Main]   mv sp, s0
// [Main]   ld ra, 0(sp)
// [Main]   ld s0, 8(sp)
// [Main]   ld s11, 16(sp)
// [Main]   addi sp, sp, 32
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl main1_0
// [Main]   .type main1_0, @function
// [Main] # leaf false
// [Main] main1_0:
// [Main] .main1_0_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   li a0, 4607182418800017408
// [Main]   fmv.d.x fa0, a0
// [Main]   li a0, 4611686018427387904
// [Main]   fmv.d.x fa1, a0
// [Main]   fadd.d fa0, fa0, fa1
// [Main]   fcvt.w.d a0, fa0, rtz
// [Main]   call minimbt_print_int
// [Main]   li a0, 4607182418800017408
// [Main]   fmv.d.x fa0, a0
// [Main]   li a0, 4611686018427387904
// [Main]   fmv.d.x fa1, a0
// [Main]   fsub.d fa0, fa0, fa1
// [Main]   fcvt.w.d a0, fa0, rtz
// [Main]   call minimbt_print_int
// [Main]   li a0, 4607182418800017408
// [Main]   fmv.d.x fa0, a0
// [Main]   li a0, 4611686018427387904
// [Main]   fmv.d.x fa1, a0
// [Main]   fmul.d fa0, fa0, fa1
// [Main]   fcvt.w.d a0, fa0, rtz
// [Main]   call minimbt_print_int
// [Main]   li a0, 4607182418800017408
// [Main]   fmv.d.x fa0, a0
// [Main]   li a0, 4611686018427387904
// [Main]   fmv.d.x fa1, a0
// [Main]   fdiv.d fa0, fa0, fa1
// [Main]   fcvt.w.d a0, fa0, rtz
// [Main]   call minimbt_print_int
// [Main]   li a0, 4607182418800017408
// [Main]   fmv.d.x fa0, a0
// [Main]   li a0, 4611686018427387904
// [Main]   fmv.d.x fa1, a0
// [Main]   fle.d a0, fa0, fa1
// [Main]   beq a0, zero, .main1_0_2
// [Main] 
// [Main] .main1_0_1:
// [Main]   li a0, 1
// [Main]   call minimbt_print_int
// [Main] 
// [Main] .main1_0_3:
// [Main]   li a0, 4607182418800017408
// [Main]   fmv.d.x fa0, a0
// [Main]   li a0, 4607182418800017408
// [Main]   fmv.d.x fa1, a0
// [Main]   feq.d a0, fa0, fa1
// [Main]   beq a0, zero, .main1_0_5
// [Main] 
// [Main] .main1_0_4:
// [Main]   li a0, 1
// [Main]   call minimbt_print_int
// [Main] 
// [Main] .main1_0_6:
// [Main]   ld ra, 0(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main] .main1_0_2:
// [Main]   mv a0, zero
// [Main]   call minimbt_print_int
// [Main]   j .main1_0_3
// [Main] 
// [Main] .main1_0_5:
// [Main]   mv a0, zero
// [Main]   call minimbt_print_int
// [Main]   j .main1_0_6
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl T$start_2
// [Main]   .type T$start_2, @function
// [Main] # leaf false
// [Main] T$start_2:
// [Main] .T$start_2_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   call main1_0
// [Main]   ld ra, 0(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main] __end_text:
// [Main]   .p2align 2
// [Main]   .bss
// [Main]   .globl start
// [Main]   .type start, @object
// [Main] start:
// [Main]   .zero 4
// [Main] 
// [Wasm] Lowering function main1_0
// [Wasm] Lowering control Return(args=[BlockParam(bref=b6, bpref=$b.0)])
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_int", args=[Int32(val=1)])
// [Wasm] Lowering control Jump(target=b6, args=[Insn(iref=%16)])
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_int", args=[Int32(val=0)])
// [Wasm] Lowering control Jump(target=b6, args=[Insn(iref=%17)])
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Double(val=1), Double(val=1)])
// [Wasm] Get Local name Insn(iref=%15) -> $%15
// [Wasm] Lowering control Branch(cond=Insn(iref=%15), t=b4, t_args=[], f=b5, f_args=[])
// [Wasm] Get Local name Insn(iref=%15) -> $%15
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_int", args=[Int32(val=1)])
// [Wasm] Lowering control Jump(target=b3, args=[Insn(iref=%13)])
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_int", args=[Int32(val=0)])
// [Wasm] Lowering control Jump(target=b3, args=[Insn(iref=%14)])
// [Wasm] Lowering insn Op(ty=Double, op=Add, args=[Double(val=1), Double(val=2)])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Lowering insn Op(ty=Int32, op=D2I(rm=rtz), args=[Insn(iref=%0)])
// [Wasm] Get Local name Insn(iref=%0) -> $%0
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_int", args=[Insn(iref=%1)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering insn Op(ty=Double, op=Sub, args=[Double(val=1), Double(val=2)])
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Lowering insn Op(ty=Int32, op=D2I(rm=rtz), args=[Insn(iref=%3)])
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_int", args=[Insn(iref=%4)])
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Lowering insn Op(ty=Double, op=Mul, args=[Double(val=1), Double(val=2)])
// [Wasm] Get Local name Insn(iref=%6) -> $%6
// [Wasm] Lowering insn Op(ty=Int32, op=D2I(rm=rtz), args=[Insn(iref=%6)])
// [Wasm] Get Local name Insn(iref=%6) -> $%6
// [Wasm] Get Local name Insn(iref=%7) -> $%7
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_int", args=[Insn(iref=%7)])
// [Wasm] Get Local name Insn(iref=%7) -> $%7
// [Wasm] Lowering insn Op(ty=Double, op=Div, args=[Double(val=1), Double(val=2)])
// [Wasm] Get Local name Insn(iref=%9) -> $%9
// [Wasm] Lowering insn Op(ty=Int32, op=D2I(rm=rtz), args=[Insn(iref=%9)])
// [Wasm] Get Local name Insn(iref=%9) -> $%9
// [Wasm] Get Local name Insn(iref=%10) -> $%10
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_int", args=[Insn(iref=%10)])
// [Wasm] Get Local name Insn(iref=%10) -> $%10
// [Wasm] Lowering insn Op(ty=Bool, op=Le, args=[Double(val=1), Double(val=2)])
// [Wasm] Get Local name Insn(iref=%12) -> $%12
// [Wasm] Lowering control Branch(cond=Insn(iref=%12), t=b1, t_args=[], f=b2, f_args=[])
// [Wasm] Get Local name Insn(iref=%12) -> $%12
// [Wasm] Local Insn(iref=%4) -> $%4
// [Wasm] Local Insn(iref=%3) -> $%3
// [Wasm] Local Insn(iref=%15) -> $%15
// [Wasm] Local Insn(iref=%7) -> $%7
// [Wasm] Local Insn(iref=%9) -> $%9
// [Wasm] Local Insn(iref=%1) -> $%1
// [Wasm] Local Insn(iref=%10) -> $%10
// [Wasm] Local Insn(iref=%6) -> $%6
// [Wasm] Local Insn(iref=%0) -> $%0
// [Wasm] Local Insn(iref=%12) -> $%12
// [Wasm] Lowered function main1_0 to wasm
// [Wasm] Lowering function T$start_2
// [Wasm] Lowering insn Call(ty=Unit, f=f0, args=[])
// [Wasm] Lowering control Return(args=[Insn(iref=%0)])
// [Wasm] Lowered function T$start_2 to wasm
// [Parser] flags: []
