$date
	Mon Nov 12 23:22:25 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ms
$end
$scope module ModNCounter_tb $end
$var wire 2 ! Q [1:0] $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$scope module myCounter $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var reg 2 $ Q [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
1"
b0 !
$end
#10
0"
1#
#20
b1 !
b1 $
1"
#30
0"
#40
b10 !
b10 $
1"
#50
0"
#60
b0 !
b0 $
1"
#70
0"
#80
b1 !
b1 $
1"
#90
0"
#100
b10 !
b10 $
1"
#110
0"
#120
b0 !
b0 $
1"
#130
0"
#140
b1 !
b1 $
1"
#150
0"
#160
b10 !
b10 $
1"
#170
0"
#180
b0 !
b0 $
1"
#190
0"
#200
b1 !
b1 $
1"
#210
0"
#220
b0 !
b0 $
1"
0#
#230
0"
1#
#240
b1 !
b1 $
1"
#250
0"
#260
b10 !
b10 $
1"
#270
0"
#280
