

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_188_2'
================================================================
* Date:           Mon Aug 12 18:55:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.826 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_188_2  |        5|        5|         2|          1|          1|     5|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       9|     60|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln188_fu_188_p2   |         +|   0|  0|  11|           3|           1|
    |icmp_ln188_fu_182_p2  |      icmp|   0|  0|  11|           3|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  24|           7|           6|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    3|          6|
    |i_fu_44                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_1_reg_218              |  3|   0|    3|          0|
    |i_fu_44                  |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+--------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_188_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_188_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_188_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_188_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_188_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_188_2|  return value|
|results_0_address0  |  out|    3|   ap_memory|                       results_0|         array|
|results_0_ce0       |  out|    1|   ap_memory|                       results_0|         array|
|results_0_we0       |  out|    1|   ap_memory|                       results_0|         array|
|results_0_d0        |  out|   32|   ap_memory|                       results_0|         array|
|results_1_address0  |  out|    3|   ap_memory|                       results_1|         array|
|results_1_ce0       |  out|    1|   ap_memory|                       results_1|         array|
|results_1_we0       |  out|    1|   ap_memory|                       results_1|         array|
|results_1_d0        |  out|   32|   ap_memory|                       results_1|         array|
|results_2_address0  |  out|    3|   ap_memory|                       results_2|         array|
|results_2_ce0       |  out|    1|   ap_memory|                       results_2|         array|
|results_2_we0       |  out|    1|   ap_memory|                       results_2|         array|
|results_2_d0        |  out|   32|   ap_memory|                       results_2|         array|
|results_3_address0  |  out|    3|   ap_memory|                       results_3|         array|
|results_3_ce0       |  out|    1|   ap_memory|                       results_3|         array|
|results_3_we0       |  out|    1|   ap_memory|                       results_3|         array|
|results_3_d0        |  out|   32|   ap_memory|                       results_3|         array|
|results_4_address0  |  out|    3|   ap_memory|                       results_4|         array|
|results_4_ce0       |  out|    1|   ap_memory|                       results_4|         array|
|results_4_we0       |  out|    1|   ap_memory|                       results_4|         array|
|results_4_d0        |  out|   32|   ap_memory|                       results_4|         array|
|results_5_address0  |  out|    3|   ap_memory|                       results_5|         array|
|results_5_ce0       |  out|    1|   ap_memory|                       results_5|         array|
|results_5_we0       |  out|    1|   ap_memory|                       results_5|         array|
|results_5_d0        |  out|   32|   ap_memory|                       results_5|         array|
|results_6_address0  |  out|    3|   ap_memory|                       results_6|         array|
|results_6_ce0       |  out|    1|   ap_memory|                       results_6|         array|
|results_6_we0       |  out|    1|   ap_memory|                       results_6|         array|
|results_6_d0        |  out|   32|   ap_memory|                       results_6|         array|
|results_7_address0  |  out|    3|   ap_memory|                       results_7|         array|
|results_7_ce0       |  out|    1|   ap_memory|                       results_7|         array|
|results_7_we0       |  out|    1|   ap_memory|                       results_7|         array|
|results_7_d0        |  out|   32|   ap_memory|                       results_7|         array|
|results_address0    |  out|    3|   ap_memory|                         results|         array|
|results_ce0         |  out|    1|   ap_memory|                         results|         array|
|results_we0         |  out|    1|   ap_memory|                         results|         array|
|results_d0          |  out|   32|   ap_memory|                         results|         array|
+--------------------+-----+-----+------------+--------------------------------+--------------+

