A 5-stages RISC-V core
