============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  05:48:24 am
  Module:                 UART_RX
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

         Pin                  Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock CLK)                 launch                                    0 R 
U0_edge_bit_counter
  edge_count_reg[1]/CK                                100    +0       0 R 
  edge_count_reg[1]/QN      DFFRX1            5  1.9   60  +356     356 F 
  g1348__5115/B                                              +0     356   
  g1348__5115/Y             NAND2X1           1  0.4   31   +50     406 R 
  g1337__5526/B0                                             +0     406   
  g1337__5526/Y             OAI211X1          1  0.4  130  +137     543 F 
  g1330__6417/A1                                             +0     543   
  g1330__6417/Y             AOI21X1           1  0.4   58  +114     656 R 
  g1327__2346/B0                                             +0     656   
  g1327__2346/Y             OAI211X1          1  0.3  123  +147     803 F 
  g1326__2883/C0                                             +0     803   
  g1326__2883/Y             AOI221X1          1  0.4  105  +137     940 R 
  g1323__6161/C0                                             +0     940   
  g1323__6161/Y             OAI221X1          1  0.3  149  +180    1120 F 
  g1322__4733/C0                                             +0    1120   
  g1322__4733/Y             AOI221X1          2  0.6  120  +158    1278 R 
  g1320__5115/B                                              +0    1278   
  g1320__5115/Y             NAND2X1           5  1.6  129  +143    1421 F 
  g1319/A                                                    +0    1421   
  g1319/Y                   INVXL             1  0.2   35   +90    1511 R 
  g1311__2802/A0N                                            +0    1511   
  g1311__2802/Y             OAI2BB1X1         2  0.8   68  +141    1653 R 
  g1301__8428/A                                              +0    1653   
  g1301__8428/Y             NAND2X1           1  0.3   55   +84    1737 F 
  g1298__4319/B0                                             +0    1737   
  g1298__4319/Y             OAI31X1           1  0.2   83   +44    1782 R 
  bit_count_reg[2]/D   <<<  DFFRX1                           +0    1782   
  bit_count_reg[2]/CK       setup                     100  +127    1908 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                 capture                               10000 R 
                            uncertainty                     -10    9990 R 
--------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    8082ps 
Start-point  : U0_edge_bit_counter/edge_count_reg[1]/CK
End-point    : U0_edge_bit_counter/bit_count_reg[2]/D

