Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: R-2020.09
Date   : Mon Nov 15 19:35:35 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row2_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_65 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  row2_reg[6]/CK (DFF_X1)                0.0000     0.0000 r
  row2_reg[6]/Q (DFF_X1)                 0.6365     0.6365 r
  U818/ZN (XNOR2_X1)                     0.3756     1.0121 r
  U1096/ZN (NAND2_X1)                    0.1305     1.1426 f
  U1402/ZN (AOI22_X2)                    0.3273     1.4699 r
  U936/ZN (NOR2_X1)                      0.1088     1.5787 f
  U640/ZN (OR3_X1)                       0.4866     2.0653 f
  R_65/D (DFF_X1)                        0.0000     2.0653 f
  data arrival time                                 2.0653

  clock clk (rise edge)                  2.4370     2.4370
  clock network delay (ideal)            0.0000     2.4370
  clock uncertainty                     -0.0500     2.3870
  R_65/CK (DFF_X1)                       0.0000     2.3870 r
  library setup time                    -0.3206     2.0664
  data required time                                2.0664
  -----------------------------------------------------------
  data required time                                2.0664
  data arrival time                                -2.0653
  -----------------------------------------------------------
  slack (MET)                                       0.0011


1
