

================================================================
== Vitis HLS Report for 'tpgForeground_Pipeline_VITIS_LOOP_774_2'
================================================================
* Date:           Tue Nov 11 00:46:15 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  5.253 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min |  max  |                      Type                      |
    +---------+---------+-----------+----------+-----+-------+------------------------------------------------+
    |        2|    65539|  13.334 ns|  0.437 ms|    1|  65536|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_774_2  |        0|    65537|         4|          1|          1|  0 ~ 65535|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    568|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        0|   -|     10|      1|    -|
|Multiplexer      |        -|   -|      0|    211|    -|
|Register         |        -|   -|    288|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    298|    812|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      4|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |whiYuv_2_U  |tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R  |        0|  10|   1|    0|     3|   10|     1|           30|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                              |        0|  10|   1|    0|     3|   10|     1|           30|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1912_fu_467_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln1916_fu_521_p2              |         +|   0|  0|  23|          16|          16|
    |boxBottom_fu_622_p2               |         +|   0|  0|  23|          16|          16|
    |boxRight_fu_617_p2                |         +|   0|  0|  23|          16|          16|
    |x_2_fu_403_p2                     |         +|   0|  0|  23|          16|           1|
    |sub_ln1914_fu_462_p2              |         -|   0|  0|  23|          16|          16|
    |sub_ln1918_fu_516_p2              |         -|   0|  0|  23|          16|          16|
    |and10_i_fu_377_p2                 |       and|   0|  0|   2|           1|           1|
    |and26_i_fu_371_p2                 |       and|   0|  0|   2|           1|           1|
    |and4_i_fu_383_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln1942_1_fu_665_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln1942_2_fu_659_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln1942_fu_671_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln1947_fu_677_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_269                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_276                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_300                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_329                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_691                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred260_state3       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred288_state3       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred294_state3       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred335_state3       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred375_state3       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1884_fu_419_p2             |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln1889_fu_472_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1894_fu_489_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1901_fu_526_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1906_fu_537_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1932_1_fu_638_p2           |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1932_fu_627_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1937_1_fu_654_p2           |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1937_fu_643_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1963_fu_425_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln774_fu_397_p2              |      icmp|   0|  0|  23|          16|          16|
    |tobool_fu_365_p2                  |      icmp|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_condition_393                  |        or|   0|  0|   2|           1|           1|
    |ap_condition_400                  |        or|   0|  0|   2|           1|           1|
    |or_ln1884_fu_413_p2               |        or|   0|  0|  16|          16|          16|
    |or_ln1963_fu_431_p2               |        or|   0|  0|   2|           1|           1|
    |pixOut_10_fu_694_p3               |    select|   0|  0|  10|           1|           1|
    |pixOut_11_fu_701_p3               |    select|   0|  0|  10|           1|           1|
    |pixOut_12_fu_708_p3               |    select|   0|  0|  10|           1|          10|
    |pixOut_13_fu_715_p3               |    select|   0|  0|  10|           1|          10|
    |pixOut_14_fu_722_p3               |    select|   0|  0|  10|           1|          10|
    |pixOut_5_fu_681_p3                |    select|   0|  0|  10|           1|          10|
    |pixOut_9_fu_687_p3                |    select|   0|  0|  10|           1|           1|
    |select_ln1975_fu_437_p3           |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln1932_fu_632_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln1937_fu_648_p2              |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 568|         345|         349|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_phi_ln1975_phi_fu_294_p4      |   9|          2|    2|          4|
    |ap_phi_mux_pix_3_phi_fu_322_p12          |  14|          3|   10|         30|
    |ap_phi_mux_pix_4_phi_fu_304_p12          |  14|          3|   10|         30|
    |ap_phi_mux_pix_phi_fu_341_p12            |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter1_phi_ln1975_reg_290  |   9|          2|    2|          4|
    |ap_phi_reg_pp0_iter1_pix_3_reg_318       |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter1_pix_4_reg_301       |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter1_pix_reg_337         |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter3_pix_3_reg_318       |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter3_pix_4_reg_301       |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter3_pix_reg_337         |  14|          3|   10|         30|
    |ap_sig_allocacmp_x_1                     |   9|          2|   16|         32|
    |bckgndYUV_blk_n                          |   9|          2|    1|          2|
    |boxHCoord_loc_1_out_o                    |  14|          3|   16|         48|
    |boxVCoord_loc_1_out_o                    |  14|          3|   16|         48|
    |ovrlayYUV_blk_n                          |   9|          2|    1|          2|
    |x_fu_134                                 |   9|          2|   16|         32|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 211|         46|  162|        416|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |and10_i_reg_830                            |   1|   0|    1|          0|
    |and26_i_reg_825                            |   1|   0|    1|          0|
    |and4_i_reg_835                             |   1|   0|    1|          0|
    |and_ln1942_reg_912                         |   1|   0|    1|          0|
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_phi_ln1975_reg_290    |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter1_pix_3_reg_318         |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_pix_4_reg_301         |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_pix_reg_337           |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_pix_3_reg_318         |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_pix_4_reg_301         |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter2_pix_reg_337           |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter3_pix_3_reg_318         |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter3_pix_4_reg_301         |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter3_pix_reg_337           |  10|   0|   10|          0|
    |ap_predicate_pred260_state3                |   1|   0|    1|          0|
    |ap_predicate_pred288_state3                |   1|   0|    1|          0|
    |ap_predicate_pred294_state3                |   1|   0|    1|          0|
    |ap_predicate_pred335_state3                |   1|   0|    1|          0|
    |ap_predicate_pred375_state3                |   1|   0|    1|          0|
    |hDir                                       |   1|   0|    1|          0|
    |icmp_ln1884_reg_855                        |   1|   0|    1|          0|
    |icmp_ln774_reg_846                         |   1|   0|    1|          0|
    |motionSpeed_cast_reg_810                   |   8|   0|   16|          8|
    |or_ln1963_reg_859                          |   1|   0|    1|          0|
    |pixIn_5_reg_898                            |  10|   0|   10|          0|
    |pixIn_6_reg_905                            |  10|   0|   10|          0|
    |pixIn_reg_891                              |  10|   0|   10|          0|
    |pixOut_5_reg_916                           |  10|   0|   10|          0|
    |select_ln1975_reg_863                      |   2|   0|    2|          0|
    |tobool_reg_818                             |   1|   0|    1|          0|
    |trunc_ln774_reg_850                        |   1|   0|    1|          0|
    |trunc_ln774_reg_850_pp0_iter1_reg          |   1|   0|    1|          0|
    |vDir                                       |   1|   0|    1|          0|
    |x_1_reg_840                                |  16|   0|   16|          0|
    |x_1_reg_840_pp0_iter1_reg                  |  16|   0|   16|          0|
    |x_fu_134                                   |  16|   0|   16|          0|
    |zext_ln1889_cast_reg_804                   |   9|   0|   16|          7|
    |icmp_ln774_reg_846                         |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 288|  32|  240|         15|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|bckgndYUV_dout                |   in|   30|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_empty_n             |   in|    1|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_read                |  out|    1|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_num_data_valid      |   in|    5|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_fifo_cap            |   in|    5|     ap_fifo|                                bckgndYUV|       pointer|
|ovrlayYUV_din                 |  out|   30|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_full_n              |   in|    1|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_write               |  out|    1|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_num_data_valid      |   in|   32|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_fifo_cap            |   in|   32|     ap_fifo|                                ovrlayYUV|       pointer|
|loopWidth                     |   in|   16|     ap_none|                                loopWidth|        scalar|
|boxColorB                     |   in|   10|     ap_none|                                boxColorB|        scalar|
|conv2_i_i_i129                |   in|   10|     ap_none|                           conv2_i_i_i129|        scalar|
|boxColorR                     |   in|   10|     ap_none|                                boxColorR|        scalar|
|patternId_val_load            |   in|    8|     ap_none|                       patternId_val_load|        scalar|
|boxSize                       |   in|   16|     ap_none|                                  boxSize|        scalar|
|y                             |   in|   16|     ap_none|                                        y|        scalar|
|vMax                          |   in|   16|     ap_none|                                     vMax|        scalar|
|motionSpeed                   |   in|    8|     ap_none|                              motionSpeed|        scalar|
|hMax                          |   in|   16|     ap_none|                                     hMax|        scalar|
|zext_ln1889                   |   in|    9|     ap_none|                              zext_ln1889|        scalar|
|icmp                          |   in|    1|     ap_none|                                     icmp|        scalar|
|boxColorG                     |   in|   10|     ap_none|                                boxColorG|        scalar|
|crossHairX                    |   in|   16|     ap_none|                               crossHairX|        scalar|
|cmp2_i                        |   in|    1|     ap_none|                                   cmp2_i|        scalar|
|color                         |   in|    8|     ap_none|                                    color|        scalar|
|maskId                        |   in|    8|     ap_none|                                   maskId|        scalar|
|cmp31_i                       |   in|    1|     ap_none|                                  cmp31_i|        scalar|
|empty_46                      |   in|    1|     ap_none|                                 empty_46|        scalar|
|empty_47                      |   in|    1|     ap_none|                                 empty_47|        scalar|
|empty                         |   in|    1|     ap_none|                                    empty|        scalar|
|boxHCoord_loc_1_out_i         |   in|   16|     ap_ovld|                      boxHCoord_loc_1_out|       pointer|
|boxHCoord_loc_1_out_o         |  out|   16|     ap_ovld|                      boxHCoord_loc_1_out|       pointer|
|boxHCoord_loc_1_out_o_ap_vld  |  out|    1|     ap_ovld|                      boxHCoord_loc_1_out|       pointer|
|boxVCoord_loc_1_out_i         |   in|   16|     ap_ovld|                      boxVCoord_loc_1_out|       pointer|
|boxVCoord_loc_1_out_o         |  out|   16|     ap_ovld|                      boxVCoord_loc_1_out|       pointer|
|boxVCoord_loc_1_out_o_ap_vld  |  out|    1|     ap_ovld|                      boxVCoord_loc_1_out|       pointer|
|boxVCoord                     |  out|   16|      ap_vld|                                boxVCoord|       pointer|
|boxVCoord_ap_vld              |  out|    1|      ap_vld|                                boxVCoord|       pointer|
|boxHCoord                     |  out|   16|      ap_vld|                                boxHCoord|       pointer|
|boxHCoord_ap_vld              |  out|    1|      ap_vld|                                boxHCoord|       pointer|
+------------------------------+-----+-----+------------+-----------------------------------------+--------------+

