# Reading E:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do simpleCPU_run_msim_gate_verilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying E:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied E:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+. {simpleCPU.vo}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module simpleCPU
# 
# Top level modules:
# 	simpleCPU
# 
# vlog -vlog01compat -work work +incdir+D:/Study/ComputerEngineering/Verilog-working/simpleCPU {D:/Study/ComputerEngineering/Verilog-working/simpleCPU/testbench_CPU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module testbench_CPU
# 
# Top level modules:
# 	testbench_CPU
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L cycloneii_ver -L gate_work -L work -voptargs="+acc"  testbench_CPU
# vsim +transport_int_delays +transport_path_delays -L cycloneii_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps testbench_CPU 
# Loading work.testbench_CPU
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit 
# Simulation stop requested.
