{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/Front Panel Examples/Components/FrontPanel01.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/Front Panel Examples/Components/FrontPanel01.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625530094256 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625530094256 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/Front Panel Examples/FrontPanel01B/FrontPanel01_test.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/Front Panel Examples/FrontPanel01B/FrontPanel01_test.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625530094256 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1625530094256 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/Front Panel Examples/Components/FrontPanel01.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/Front Panel Examples/Components/FrontPanel01.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625530094480 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625530094480 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/Front Panel Examples/FrontPanel01B/FrontPanel01_test.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/Front Panel Examples/FrontPanel01B/FrontPanel01_test.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625530094480 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1625530094480 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/Front Panel Examples/Components/FrontPanel01.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/Front Panel Examples/Components/FrontPanel01.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625530094701 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625530094701 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/Front Panel Examples/FrontPanel01B/FrontPanel01_test.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/Front Panel Examples/FrontPanel01B/FrontPanel01_test.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625530094701 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1625530094701 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625530095843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625530095843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 05 20:08:15 2021 " "Processing started: Mon Jul 05 20:08:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625530095843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625530095843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FrontPanel01 -c FrontPanel01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FrontPanel01 -c FrontPanel01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625530095844 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625530096971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625530096971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/iop16/higher_level_examples/front panel examples/components/i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/iop16/higher_level_examples/front panel examples/components/i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c-rtc_arch " "Found design unit 1: i2c-rtc_arch" {  } { { "../Components/i2c.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/Front Panel Examples/Components/i2c.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625530111918 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "../Components/i2c.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/Front Panel Examples/Components/i2c.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625530111918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625530111918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/iop16/higher_level_examples/front panel examples/components/frontpanel01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/iop16/higher_level_examples/front panel examples/components/frontpanel01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrontPanel01-struct " "Found design unit 1: FrontPanel01-struct" {  } { { "../Components/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/Front Panel Examples/Components/FrontPanel01.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625530111924 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrontPanel01 " "Found entity 1: FrontPanel01" {  } { { "../Components/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/Front Panel Examples/Components/FrontPanel01.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625530111924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625530111924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/iop16/higher_level_examples/front panel examples/components/debounce32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/iop16/higher_level_examples/front panel examples/components/debounce32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer32-struct " "Found design unit 1: Debouncer32-struct" {  } { { "../Components/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/Front Panel Examples/Components/Debounce32.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625530111931 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer32 " "Found entity 1: Debouncer32" {  } { { "../Components/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/Front Panel Examples/Components/Debounce32.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625530111931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625530111931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/iop16/regfile8x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/iop16/regfile8x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile8x8-RegFile8x8_beh " "Found design unit 1: RegFile8x8-RegFile8x8_beh" {  } { { "../../../RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/RegFile8x8.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625530111936 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile8x8 " "Found entity 1: RegFile8x8" {  } { { "../../../RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/RegFile8x8.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625530111936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625530111936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/iop16/n-bit-gray-counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/iop16/n-bit-gray-counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GrayCounter-GrayCounter_beh " "Found design unit 1: GrayCounter-GrayCounter_beh" {  } { { "../../../n-bit-gray-counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/n-bit-gray-counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625530111941 ""} { "Info" "ISGN_ENTITY_NAME" "1 GrayCounter " "Found entity 1: GrayCounter" {  } { { "../../../n-bit-gray-counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/n-bit-gray-counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625530111941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625530111941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/iop16/lifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/iop16/lifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lifo-rtl " "Found design unit 1: lifo-rtl" {  } { { "../../../lifo.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/lifo.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625530111948 ""} { "Info" "ISGN_ENTITY_NAME" "1 lifo " "Found entity 1: lifo" {  } { { "../../../lifo.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/lifo.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625530111948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625530111948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/iop16/iop16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/iop16/iop16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOP16-IOP16_beh " "Found design unit 1: IOP16-IOP16_beh" {  } { { "../../../IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625530111954 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOP16 " "Found entity 1: IOP16" {  } { { "../../../IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625530111954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625530111954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/iop16/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/iop16/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-struct " "Found design unit 1: Debouncer-struct" {  } { { "../../../Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Debounce.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625530111959 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "../../../Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Debounce.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625530111959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625530111959 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"THEN\";  expecting \"(\", or \"'\", or \".\" FrontPanel01_test.vhd(159) " "VHDL syntax error at FrontPanel01_test.vhd(159) near text \"THEN\";  expecting \"(\", or \"'\", or \".\"" {  } { { "FrontPanel01_test.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/Front Panel Examples/FrontPanel01B/FrontPanel01_test.vhd" 159 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625530111965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frontpanel01_test.vhd 0 0 " "Found 0 design units, including 0 entities, in source file frontpanel01_test.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625530111966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iop_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iop_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iop_rom-SYN " "Found design unit 1: iop_rom-SYN" {  } { { "IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/Front Panel Examples/FrontPanel01B/IOP_ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625530111971 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOP_ROM " "Found entity 1: IOP_ROM" {  } { { "IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/Front Panel Examples/FrontPanel01B/IOP_ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625530111971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625530111971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_8kb_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_8kb_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_8kb_dp-SYN " "Found design unit 1: ram_8kb_dp-SYN" {  } { { "RAM_8KB_DP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/Front Panel Examples/FrontPanel01B/RAM_8KB_DP.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625530111976 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_8KB_DP " "Found entity 1: RAM_8KB_DP" {  } { { "RAM_8KB_DP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/Front Panel Examples/FrontPanel01B/RAM_8KB_DP.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625530111976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625530111976 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625530112388 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 05 20:08:32 2021 " "Processing ended: Mon Jul 05 20:08:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625530112388 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625530112388 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625530112388 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625530112388 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625530113057 ""}
