// SPDX-License-Identifier: MPL-2.0

use alloc::{boxed::Box, vec::Vec};
use core::{
    arch::asm,
    ops::Range,
    sync::atomic::{AtomicU8, AtomicU32, Ordering},
};

use fdt::Fdt;

use super::{InterruptSourceInFdt, InterruptSourceOnChip};
use crate::{
    Error, Result,
    arch::irq::{HwIrqLine, IRQ_NUM_INVALID},
    io::{IoMem, IoMemAllocatorBuilder, Sensitive},
    irq::IrqLine,
    sync::{LocalIrqDisabled, SpinLock},
};

/// The Generic Interrupt Controller (GIC) for ARM.
pub(super) struct Gic {
    phandle: u32,
    inner: SpinLock<Inner, LocalIrqDisabled>,
    interrupt_number_mappings: Box<[AtomicU8]>,
    private_edge_triggers: AtomicU32,
}

struct Inner {
    distributor: Distributor,
    redistributors: Redistributors,
}

impl Gic {
    pub(super) fn from_fdt(
        fdt: &Fdt,
        io_mem_allocator_builder: &mut IoMemAllocatorBuilder,
    ) -> Option<Self> {
        let node = fdt.find_compatible(&["arm,gic-v3"])?;

        let phandle = node
            .property("phandle")
            .and_then(|phandle| phandle.as_usize())
            .expect("Failed to read 'phandle' property from GIC node") as u32;

        let mut regs = node
            .reg()
            .expect("Failed to read 'reg' property from GIC node");
        let mut next_reg = || {
            let reg = regs.next().expect("Empty 'reg' property found in GIC node");

            let addr = reg.starting_address as usize;
            let size = reg
                .size
                .expect("Incomplete 'reg' property found in GIC node");

            (
                io_mem_allocator_builder
                    .reserve(addr..addr + size, crate::mm::CachePolicy::Uncacheable),
                size,
            )
        };

        let mut distributor = {
            let (io_mem, _) = next_reg();
            Distributor(DistributorBase {
                offset: Distributor::BASE_OFFSET,
                io_mem,
            })
        };
        let redistributors = {
            let (io_mem, size) = next_reg();
            let stride = node
                .property("redistributor-stride")
                .and_then(|property| property.as_usize());
            Redistributors {
                io_mem,
                size,
                stride,
            }
        };

        distributor.init();
        redistributors.init_current();
        init_cpu_interface();

        let inner = Inner {
            distributor,
            redistributors,
        };
        let mappings = (0..inner.distributor.get_interrupt_count())
            .map(|_| AtomicU8::new(0xFF))
            .collect::<Vec<_>>()
            .into_boxed_slice();
        Some(Self {
            phandle,
            inner: SpinLock::new(inner),
            interrupt_number_mappings: mappings,
            private_edge_triggers: AtomicU32::new(0),
        })
    }

    /// Initializes the GIC state that is private to the current AP.
    ///
    /// # Safety
    ///
    /// This must be called exactly once on each AP after the BSP has initialized the GIC.
    pub(super) unsafe fn init_on_ap(&self) {
        let inner = self.inner.lock();
        inner.redistributors.init_current();

        for intid in 0..Distributor::BASE_SPI {
            if self.interrupt_number_mappings[intid as usize].load(Ordering::Acquire)
                != IRQ_NUM_INVALID
            {
                let edge_triggers = self.private_edge_triggers.load(Ordering::Relaxed);
                inner
                    .redistributors
                    .configure_current(intid, edge_triggers & (1 << intid) != 0);
            }
        }

        init_cpu_interface();
    }

    pub(super) fn map_interrupt_source_to(
        &self,
        interrupt_source: InterruptSourceInFdt,
        irq_line: &IrqLine,
    ) -> Result<InterruptSourceOnChip> {
        const TYPE_SPI: u32 = 0;
        const TYPE_PPI: u32 = 1;

        const TRIGGER_MASK: u32 = 0xF;
        const TRIGGER_EDGE: u32 = 1;
        const TRIGGER_LEVEL: u32 = 4;

        if interrupt_source.interrupt_parent != self.phandle {
            return Err(Error::InvalidArgs);
        }

        let typ = interrupt_source.arguments[0];
        let id = interrupt_source.arguments[1];
        let flags = interrupt_source.arguments[2];

        let is_spi = if typ == TYPE_SPI {
            true
        } else if typ == TYPE_PPI {
            false
        } else {
            return Err(Error::InvalidArgs);
        };

        let is_edge = if flags & TRIGGER_MASK == TRIGGER_EDGE {
            true
        } else if flags & TRIGGER_MASK == TRIGGER_LEVEL {
            false
        } else {
            return Err(Error::InvalidArgs);
        };

        let mut inner = self.inner.lock();

        let (base_id, max_id) = if is_spi {
            (Distributor::BASE_SPI, Distributor::MAX_SPI)
        } else {
            (Redistributor::BASE_PPI, Redistributor::MAX_PPI)
        };
        let intid = base_id.checked_add(id).ok_or(Error::InvalidArgs)?;
        if intid > max_id {
            return Err(Error::InvalidArgs);
        }

        if self.interrupt_number_mappings[intid as usize].load(Ordering::Relaxed) != IRQ_NUM_INVALID
        {
            return Err(Error::AccessDenied);
        }

        if is_spi {
            inner.distributor.set_priority(intid, 0x80);
            inner.distributor.set_group1(intid);
            inner.distributor.set_edge_or_level(intid, is_edge);
            inner.distributor.set_enabled(intid, true);
        } else {
            self.set_private_edge_trigger(intid, is_edge);
            inner.redistributors.configure_current(intid, is_edge);
        }
        self.interrupt_number_mappings[intid as usize].store(irq_line.num(), Ordering::Release);

        Ok(InterruptSourceOnChip {
            interrupt_parent: self.phandle,
            interrupt: intid,
        })
    }

    pub(super) fn map_ipi_to(&self, irq_line: &IrqLine) -> Result<InterruptSourceOnChip> {
        let intid = u32::from(super::super::ipi::IPI_SGI_ID);
        let inner = self.inner.lock();

        if self.interrupt_number_mappings[intid as usize].load(Ordering::Relaxed) != IRQ_NUM_INVALID
        {
            return Err(Error::AccessDenied);
        }

        self.set_private_edge_trigger(intid, true);
        inner.redistributors.configure_current(intid, true);
        self.interrupt_number_mappings[intid as usize].store(irq_line.num(), Ordering::Release);

        Ok(InterruptSourceOnChip {
            interrupt_parent: self.phandle,
            interrupt: intid,
        })
    }

    fn set_private_edge_trigger(&self, intid: u32, is_edge: bool) {
        let bit = 1u32 << intid;
        if is_edge {
            self.private_edge_triggers.fetch_or(bit, Ordering::Relaxed);
        } else {
            self.private_edge_triggers
                .fetch_and(!bit, Ordering::Relaxed);
        }
    }

    pub(super) fn unmap_interrupt_source(&self, interrupt_source: InterruptSourceOnChip) {
        assert_eq!(interrupt_source.interrupt_parent, self.phandle);

        let mut inner = self.inner.lock();

        let intid = interrupt_source.interrupt;
        if intid >= Distributor::BASE_SPI {
            inner.distributor.set_enabled(intid, false);
        } else {
            inner.redistributors.set_current_enabled(intid, false);
        };

        self.interrupt_number_mappings[intid as usize].store(IRQ_NUM_INVALID, Ordering::Release);
    }

    pub(super) fn claim_interrupt(&self) -> Option<HwIrqLine> {
        const RESERVED_INTIDS: Range<usize> = 1020..1024;

        let iar1: usize;
        unsafe { asm!("mrs {}, icc_iar1_el1", out(reg) iar1) };

        if RESERVED_INTIDS.contains(&iar1) {
            return None;
        }

        let irq_num = self.interrupt_number_mappings[iar1].load(Ordering::Acquire);
        Some(HwIrqLine {
            irq_num,
            source: InterruptSourceOnChip {
                interrupt_parent: self.phandle,
                interrupt: iar1 as u32,
            },
        })
    }

    pub(super) fn complete_interrupt(&self, interrupt_source: InterruptSourceOnChip) {
        assert_eq!(interrupt_source.interrupt_parent, self.phandle);

        unsafe { asm!("msr icc_eoir1_el1, {}", in(reg) interrupt_source.interrupt as u64) }
    }
}

fn init_cpu_interface() {
    // SAFETY: These system registers are the GICv3 CPU interface for the current processor. This
    // function is called once per processor before local interrupts are enabled.
    unsafe {
        asm!(
            "mrs {tmp}, icc_sre_el1",
            "orr {tmp}, {tmp}, #1", // Enable the system-register interface.
            "msr icc_sre_el1, {tmp}",
            "isb",

            "mov {tmp}, #0xff", // Accept every interrupt priority.
            "msr icc_pmr_el1, {tmp}",
            "mov {tmp}, #7", // Disable priority preemption.
            "msr icc_bpr1_el1, {tmp}",

            "mrs {tmp}, icc_ctlr_el1",
            "and {tmp}, {tmp}, #~2", // EOIR also deactivates the interrupt.
            "msr icc_ctlr_el1, {tmp}",

            "mov {tmp}, #1",
            "msr icc_igrpen1_el1, {tmp}",
            "isb",
            tmp = out(reg) _,
            options(nostack),
        );
    }
}

struct DistributorBase {
    offset: usize,
    io_mem: IoMem<Sensitive>,
}

impl DistributorBase {
    const GICD_IGROUPR: usize = 0x0080;
    const GICD_ISENABLER: usize = 0x0100;
    const GICD_ICENABLER: usize = 0x0180;
    const GICD_IPRIORITYR: usize = 0x0400;
    const GICD_ICFGR: usize = 0x0c00;

    unsafe fn set_priority(&mut self, intid: u32, prio: u8) {
        let offset = self.offset + Self::GICD_IPRIORITYR + (intid as usize & !3);
        let shift = (intid & 3) * 8;
        // SAFETY: The safety is upheld by the caller.
        unsafe {
            let mut val = self.io_mem.read_once::<u32>(offset);
            val &= !(0xff << shift);
            val |= (prio as u32) << shift;
            self.io_mem.write_once(offset, &val);
        }
    }

    unsafe fn set_group1(&mut self, intid: u32) {
        let offset = self.offset + Self::GICD_IGROUPR + (intid as usize / 32) * 4;
        let bit = 1u32 << (intid % 32);
        // SAFETY: The safety is upheld by the caller.
        unsafe {
            let mut val = self.io_mem.read_once::<u32>(offset);
            val |= bit;
            self.io_mem.write_once(offset, &val);
        }
    }

    unsafe fn set_edge_or_level(&mut self, intid: u32, is_edge: bool) {
        let offset = self.offset + Self::GICD_ICFGR + (intid as usize / 16) * 4;
        let bit = 1u32 << ((intid % 16) * 2 + 1);
        // SAFETY: The safety is upheld by the caller.
        unsafe {
            let mut val = self.io_mem.read_once::<u32>(offset);
            if is_edge {
                val |= bit;
            } else {
                val &= !bit;
            }
            self.io_mem.write_once(offset, &val);
        }
    }

    unsafe fn set_enabled(&mut self, intid: u32, is_enabled: bool) {
        let offset = if is_enabled {
            self.offset + Self::GICD_ISENABLER + (intid as usize / 32) * 4
        } else {
            self.offset + Self::GICD_ICENABLER + (intid as usize / 32) * 4
        };
        let bit = 1u32 << (intid % 32);
        // SAFETY: The safety is upheld by the caller.
        unsafe { self.io_mem.write_once(offset, &bit) };
    }
}

struct Distributor(DistributorBase);

impl Distributor {
    const BASE_OFFSET: usize = 0;

    const GICD_CTLR: usize = 0x0000;
    const GICD_TYPER: usize = 0x0004;

    const BASE_SPI: u32 = 32;
    const MAX_SPI: u32 = 1019;

    fn init(&mut self) {
        const ARE: u32 = 1 << 4;
        const ENABLE_GRP1: u32 = 1 << 1;
        const ENABLE_GRP0: u32 = 1 << 0;

        unsafe {
            let mut ctrl = self.0.io_mem.read_once::<u32>(Self::GICD_CTLR);
            ctrl &= !(ENABLE_GRP1 | ENABLE_GRP0);
            self.0.io_mem.write_once::<u32>(Self::GICD_CTLR, &ctrl);

            let mut ctrl = self.0.io_mem.read_once::<u32>(Self::GICD_CTLR);
            ctrl |= ARE;
            self.0.io_mem.write_once::<u32>(Self::GICD_CTLR, &ctrl);

            let mut ctrl = self.0.io_mem.read_once::<u32>(Self::GICD_CTLR);
            ctrl |= ENABLE_GRP1;
            self.0.io_mem.write_once::<u32>(Self::GICD_CTLR, &ctrl);
        }
    }

    fn get_interrupt_count(&self) -> usize {
        let typ = unsafe { self.0.io_mem.read_once::<u32>(Self::GICD_TYPER) };
        let cnt = ((typ & 31) + 1) * 32;
        cnt.min(Self::MAX_SPI + 1) as usize
    }

    fn set_priority(&mut self, intid: u32, prio: u8) {
        assert!(intid <= Self::MAX_SPI);
        // SAFETY: We've checked that the interrupt ID is valid.
        unsafe { self.0.set_priority(intid, prio) };
    }

    fn set_group1(&mut self, intid: u32) {
        assert!(intid <= Self::MAX_SPI);
        // SAFETY: We've checked that the interrupt ID is valid.
        unsafe { self.0.set_group1(intid) };
    }

    fn set_edge_or_level(&mut self, intid: u32, is_edge: bool) {
        assert!(intid <= Self::MAX_SPI);
        // SAFETY: We've checked that the interrupt ID is valid.
        unsafe { self.0.set_edge_or_level(intid, is_edge) };
    }

    fn set_enabled(&mut self, intid: u32, is_enabled: bool) {
        assert!(intid <= Self::MAX_SPI);
        // SAFETY: We've checked that the interrupt ID is valid.
        unsafe { self.0.set_enabled(intid, is_enabled) };
    }
}

struct Redistributors {
    io_mem: IoMem<Sensitive>,
    size: usize,
    stride: Option<usize>,
}

impl Redistributors {
    const FRAME_SIZE: usize = 128 * 1024;
    const FRAME_SIZE_WITH_VLPIS: usize = 256 * 1024;
    const GICR_TYPER: usize = 0x0008;
    const GICR_TYPER_VLPIS: u64 = 1 << 1;
    const GICR_TYPER_LAST: u64 = 1 << 4;

    fn init_current(&self) {
        self.current().init();
    }

    fn configure_current(&self, intid: u32, is_edge: bool) {
        let mut redistributor = self.current();
        redistributor.set_priority(intid, 0x80);
        redistributor.set_group1(intid);
        if intid >= Redistributor::BASE_PPI {
            redistributor.set_edge_or_level(intid, is_edge);
        }
        redistributor.set_enabled(intid, true);
    }

    fn set_current_enabled(&self, intid: u32, is_enabled: bool) {
        self.current().set_enabled(intid, is_enabled);
    }

    fn current(&self) -> Redistributor {
        let target_affinity = compact_mpidr_affinity(crate::arch::boot::smp::current_hw_cpu_id());
        let mut offset = 0usize;

        while offset
            .checked_add(Self::FRAME_SIZE)
            .is_some_and(|end| end <= self.size)
        {
            let frame = self.io_mem.slice(offset..offset + Self::FRAME_SIZE);
            // SAFETY: GICR_TYPER is a read-only 64-bit register in every redistributor frame.
            let typer = unsafe { frame.read_once::<u64>(Self::GICR_TYPER) };
            if (typer >> 32) as u32 == target_affinity {
                return Redistributor(DistributorBase {
                    offset: Redistributor::BASE_OFFSET,
                    io_mem: frame,
                });
            }

            if typer & Self::GICR_TYPER_LAST != 0 {
                break;
            }
            let default_stride = if typer & Self::GICR_TYPER_VLPIS != 0 {
                Self::FRAME_SIZE_WITH_VLPIS
            } else {
                Self::FRAME_SIZE
            };
            let stride = self.stride.unwrap_or(default_stride);
            assert!(stride >= Self::FRAME_SIZE);
            offset = offset
                .checked_add(stride)
                .expect("GIC redistributor offset overflow");
        }

        panic!(
            "No GIC redistributor found for MPIDR affinity {:#x}",
            target_affinity
        );
    }
}

const fn compact_mpidr_affinity(mpidr: u64) -> u32 {
    (((mpidr >> 8) & 0xff00_0000) | (mpidr & 0x00ff_ffff)) as u32
}

struct Redistributor(DistributorBase);

impl Redistributor {
    const BASE_OFFSET: usize = 65536;

    const GICR_WAKER: usize = 0x0014;

    const BASE_PPI: u32 = 16;
    const MAX_PPI: u32 = 31;

    fn init(&mut self) {
        const PROCESSOR_SLEEP: u32 = 1 << 1;
        const CHILDREN_ASLEEP: u32 = 1 << 2;

        unsafe {
            let mut waker = self.0.io_mem.read_once::<u32>(Self::GICR_WAKER);
            waker &= !PROCESSOR_SLEEP;
            self.0.io_mem.write_once(Self::GICR_WAKER, &waker);
        }

        loop {
            let waker = unsafe { self.0.io_mem.read_once::<u32>(Self::GICR_WAKER) };
            if waker & CHILDREN_ASLEEP == 0 {
                return;
            }
            core::hint::spin_loop();
        }
    }

    fn set_priority(&mut self, intid: u32, prio: u8) {
        assert!(intid <= Self::MAX_PPI);
        // SAFETY: We've checked that the interrupt ID is valid.
        unsafe { self.0.set_priority(intid, prio) };
    }

    fn set_group1(&mut self, intid: u32) {
        assert!(intid <= Self::MAX_PPI);
        // SAFETY: We've checked that the interrupt ID is valid.
        unsafe { self.0.set_group1(intid) };
    }

    fn set_edge_or_level(&mut self, intid: u32, is_edge: bool) {
        assert!(intid <= Self::MAX_PPI);
        // SAFETY: We've checked that the interrupt ID is valid.
        unsafe { self.0.set_edge_or_level(intid, is_edge) };
    }

    fn set_enabled(&mut self, intid: u32, is_enabled: bool) {
        assert!(intid <= Self::MAX_PPI);
        // SAFETY: We've checked that the interrupt ID is valid.
        unsafe { self.0.set_enabled(intid, is_enabled) };
    }
}
