<stg><name>dft</name>


<trans_list>

<trans id="340" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="2" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="14" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="29" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="30" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="32" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap([256 x i16]* %sample_real_V), !map !87

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap([256 x i16]* %sample_imag_V), !map !93

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dft_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:3  %temp_real_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="temp_real_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:4  %temp_imag_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="temp_imag_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:5  br label %.preheader654

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader654:0  %i_0 = phi i9 [ %i_2, %dft_label1_end ], [ 0, %arrayctor.loop1.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader654:1  %icmp_ln18 = icmp eq i9 %i_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader654:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader654:3  %i_2 = add i9 %i_0, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader654:4  br i1 %icmp_ln18, label %.preheader.preheader, label %dft_label1_begin

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="9">
<![CDATA[
dft_label1_begin:0  %zext_ln18 = zext i9 %i_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
dft_label1_begin:8  %tmp = sitofp i32 %zext_ln18 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
dft_label1_begin:8  %tmp = sitofp i32 %zext_ln18 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
dft_label1_begin:8  %tmp = sitofp i32 %zext_ln18 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
dft_label1_begin:8  %tmp = sitofp i32 %zext_ln18 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="50" st_id="6" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
dft_label1_begin:8  %tmp = sitofp i32 %zext_ln18 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="51" st_id="7" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dft_label1_begin:9  %v_assign = fmul double %tmp, 0x3F9921FB5444261E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="52" st_id="8" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dft_label1_begin:9  %v_assign = fmul double %tmp, 0x3F9921FB5444261E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="53" st_id="9" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dft_label1_begin:9  %v_assign = fmul double %tmp, 0x3F9921FB5444261E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="54" st_id="10" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dft_label1_begin:9  %v_assign = fmul double %tmp, 0x3F9921FB5444261E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="55" st_id="11" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dft_label1_begin:9  %v_assign = fmul double %tmp, 0x3F9921FB5444261E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="56" st_id="12" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dft_label1_begin:9  %v_assign = fmul double %tmp, 0x3F9921FB5444261E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="57" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
dft_label1_begin:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="58" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
dft_label1_begin:2  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="59" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="9">
<![CDATA[
dft_label1_begin:3  %zext_ln19 = zext i9 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="60" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
dft_label1_begin:4  %temp_real_V_addr = getelementptr [256 x i16]* %temp_real_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="temp_real_V_addr"/></StgValue>
</operation>

<operation id="61" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
dft_label1_begin:5  store i16 0, i16* %temp_real_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="62" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
dft_label1_begin:6  %temp_imag_V_addr = getelementptr [256 x i16]* %temp_imag_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="temp_imag_V_addr"/></StgValue>
</operation>

<operation id="63" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
dft_label1_begin:7  store i16 0, i16* %temp_imag_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="64" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64">
<![CDATA[
dft_label1_begin:10  %ireg_V = bitcast double %v_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="65" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="63" op_0_bw="64">
<![CDATA[
dft_label1_begin:11  %trunc_ln556 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556"/></StgValue>
</operation>

<operation id="66" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
dft_label1_begin:12  %p_Result_35 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_35"/></StgValue>
</operation>

<operation id="67" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
dft_label1_begin:13  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="68" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="11">
<![CDATA[
dft_label1_begin:14  %zext_ln461 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="zext_ln461"/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="52" op_0_bw="64">
<![CDATA[
dft_label1_begin:15  %trunc_ln565 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
dft_label1_begin:16  %tmp_1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="71" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="54" op_0_bw="53">
<![CDATA[
dft_label1_begin:17  %p_Result_36 = zext i53 %tmp_1 to i54

]]></Node>
<StgValue><ssdm name="p_Result_36"/></StgValue>
</operation>

<operation id="72" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
dft_label1_begin:18  %man_V_1 = sub i54 0, %p_Result_36

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
dft_label1_begin:19  %man_V_2 = select i1 %p_Result_35, i54 %man_V_1, i54 %p_Result_36

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="74" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
dft_label1_begin:20  %icmp_ln571 = icmp eq i63 %trunc_ln556, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
dft_label1_begin:21  %F2 = sub i12 1075, %zext_ln461

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
dft_label1_begin:22  %icmp_ln581 = icmp sgt i12 %F2, 12

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="77" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
dft_label1_begin:23  %add_ln581 = add i12 -12, %F2

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="78" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
dft_label1_begin:24  %sub_ln581 = sub i12 12, %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="79" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
dft_label1_begin:25  %sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="12">
<![CDATA[
dft_label1_begin:26  %sext_ln581 = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="81" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
dft_label1_begin:27  %icmp_ln582 = icmp eq i12 %F2, 12

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="54">
<![CDATA[
dft_label1_begin:28  %trunc_ln583 = trunc i54 %man_V_2 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="83" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
dft_label1_begin:29  %icmp_ln585 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
dft_label1_begin:30  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
dft_label1_begin:31  %icmp_ln603 = icmp eq i8 %tmp_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="86" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="54" op_0_bw="32">
<![CDATA[
dft_label1_begin:32  %zext_ln586 = zext i32 %sext_ln581 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
dft_label1_begin:33  %ashr_ln586 = ashr i54 %man_V_2, %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="54">
<![CDATA[
dft_label1_begin:34  %trunc_ln586 = trunc i54 %ashr_ln586 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
dft_label1_begin:35  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
dft_label1_begin:36  %select_ln588 = select i1 %tmp_14, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="32">
<![CDATA[
dft_label1_begin:37  %sext_ln581cast = trunc i32 %sext_ln581 to i16

]]></Node>
<StgValue><ssdm name="sext_ln581cast"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
dft_label1_begin:38  %shl_ln604 = shl i16 %trunc_ln583, %sext_ln581cast

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label1_begin:39  %xor_ln571 = xor i1 %icmp_ln571, true

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label1_begin:40  %and_ln582 = and i1 %icmp_ln582, %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label1_begin:41  %or_ln582 = or i1 %icmp_ln571, %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label1_begin:42  %xor_ln582 = xor i1 %or_ln582, true

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label1_begin:43  %and_ln581 = and i1 %icmp_ln581, %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label1_begin:44  %xor_ln585 = xor i1 %icmp_ln585, true

]]></Node>
<StgValue><ssdm name="xor_ln585"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label1_begin:45  %and_ln585 = and i1 %and_ln581, %xor_ln585

]]></Node>
<StgValue><ssdm name="and_ln585"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label1_begin:46  %and_ln585_1 = and i1 %and_ln581, %icmp_ln585

]]></Node>
<StgValue><ssdm name="and_ln585_1"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label1_begin:47  %or_ln581 = or i1 %or_ln582, %icmp_ln581

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label1_begin:48  %xor_ln581 = xor i1 %or_ln581, true

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label1_begin:49  %and_ln603 = and i1 %icmp_ln603, %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
dft_label1_begin:50  %select_ln603 = select i1 %and_ln603, i16 %shl_ln604, i16 %trunc_ln586

]]></Node>
<StgValue><ssdm name="select_ln603"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label1_begin:51  %or_ln603 = or i1 %and_ln603, %and_ln585_1

]]></Node>
<StgValue><ssdm name="or_ln603"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
dft_label1_begin:52  %select_ln603_1 = select i1 %and_ln585, i16 %select_ln588, i16 %trunc_ln583

]]></Node>
<StgValue><ssdm name="select_ln603_1"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label1_begin:53  %or_ln603_1 = or i1 %and_ln585, %and_ln582

]]></Node>
<StgValue><ssdm name="or_ln603_1"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
dft_label1_begin:54  %select_ln603_2 = select i1 %or_ln603, i16 %select_ln603, i16 %select_ln603_1

]]></Node>
<StgValue><ssdm name="select_ln603_2"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label1_begin:55  %or_ln603_2 = or i1 %or_ln603, %or_ln603_1

]]></Node>
<StgValue><ssdm name="or_ln603_2"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
dft_label1_begin:56  %w_V = select i1 %or_ln603_2, i16 %select_ln603_2, i16 0

]]></Node>
<StgValue><ssdm name="w_V"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="16">
<![CDATA[
dft_label1_begin:57  %sext_ln1118 = sext i16 %w_V to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
dft_label1_begin:58  br label %0

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %tmp_V_2 = phi i9 [ 0, %dft_label1_begin ], [ %j, %dft_label0 ]

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
:1  %phi_mul = phi i24 [ 0, %dft_label1_begin ], [ %add_ln1118, %dft_label0 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln27 = icmp eq i9 %tmp_V_2, -256

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %j = add i9 %tmp_V_2, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln27, label %dft_label1_end, label %dft_label0

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
dft_label0:3  %add_ln1118 = add i24 %phi_mul, %sext_ln1118

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
dft_label0:4  %icmp_ln885 = icmp eq i24 %phi_mul, 0

]]></Node>
<StgValue><ssdm name="icmp_ln885"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
dft_label0:5  %p_Result_37 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %phi_mul, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_37"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
dft_label0:6  %tmp_V = sub i24 0, %phi_mul

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
dft_label0:7  %tmp_V_4 = select i1 %p_Result_37, i24 %tmp_V, i24 %phi_mul

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="48" op_0_bw="24">
<![CDATA[
dft_label0:8  %sext_ln888 = sext i24 %tmp_V_4 to i48

]]></Node>
<StgValue><ssdm name="sext_ln888"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
dft_label0:9  %p_Result_1 = call i48 @llvm.part.select.i48(i48 %sext_ln888, i32 47, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="48">
<![CDATA[
dft_label0:10  %p_Result_38 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i48(i16 -1, i48 %p_Result_1)

]]></Node>
<StgValue><ssdm name="p_Result_38"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
dft_label0:11  %tmp_2 = call i64 @llvm.cttz.i64(i64 %p_Result_38, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="64">
<![CDATA[
dft_label0:12  %l = trunc i64 %tmp_2 to i32

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
dft_label0:13  %sub_ln894 = sub nsw i32 48, %l

]]></Node>
<StgValue><ssdm name="sub_ln894"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="32">
<![CDATA[
dft_label0:17  %trunc_ln897 = trunc i32 %sub_ln894 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln897"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
dft_label0:18  %sub_ln897 = sub i6 -26, %trunc_ln897

]]></Node>
<StgValue><ssdm name="sub_ln897"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="48" op_0_bw="6">
<![CDATA[
dft_label0:19  %zext_ln897 = zext i6 %sub_ln897 to i48

]]></Node>
<StgValue><ssdm name="zext_ln897"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
dft_label0:20  %lshr_ln897 = lshr i48 -1, %zext_ln897

]]></Node>
<StgValue><ssdm name="lshr_ln897"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
dft_label0:21  %p_Result_s = and i48 %sext_ln888, %lshr_ln897

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="48" op_1_bw="48">
<![CDATA[
dft_label0:22  %icmp_ln897_1 = icmp ne i48 %p_Result_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897_1"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="64">
<![CDATA[
dft_label0:46  %trunc_ln893 = trunc i64 %tmp_2 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln893"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="137" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
dft_label0:14  %lsb_index = add nsw i32 -53, %sub_ln894

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
dft_label0:15  %tmp_16 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
dft_label0:16  %icmp_ln897 = icmp sgt i31 %tmp_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:23  %a = and i1 %icmp_ln897, %icmp_ln897_1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
dft_label0:24  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:25  %xor_ln899 = xor i1 %tmp_17, true

]]></Node>
<StgValue><ssdm name="xor_ln899"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
dft_label0:26  %p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %sext_ln888, i32 %lsb_index)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:27  %and_ln899 = and i1 %p_Result_4, %xor_ln899

]]></Node>
<StgValue><ssdm name="and_ln899"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:28  %or_ln899 = or i1 %and_ln899, %a

]]></Node>
<StgValue><ssdm name="or_ln899"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
dft_label0:29  %or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="48">
<![CDATA[
dft_label0:30  %m = zext i48 %sext_ln888 to i64

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
dft_label0:31  %icmp_ln908 = icmp sgt i32 %lsb_index, 0

]]></Node>
<StgValue><ssdm name="icmp_ln908"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
dft_label0:32  %add_ln908 = add nsw i32 -54, %sub_ln894

]]></Node>
<StgValue><ssdm name="add_ln908"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="48" op_0_bw="32">
<![CDATA[
dft_label0:33  %zext_ln908 = zext i32 %add_ln908 to i48

]]></Node>
<StgValue><ssdm name="zext_ln908"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
dft_label0:34  %lshr_ln908 = lshr i48 %sext_ln888, %zext_ln908

]]></Node>
<StgValue><ssdm name="lshr_ln908"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="48">
<![CDATA[
dft_label0:35  %zext_ln908_2 = zext i48 %lshr_ln908 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908_2"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
dft_label0:36  %sub_ln908 = sub i32 54, %sub_ln894

]]></Node>
<StgValue><ssdm name="sub_ln908"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="32">
<![CDATA[
dft_label0:37  %zext_ln908_1 = zext i32 %sub_ln908 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908_1"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dft_label0:38  %shl_ln908 = shl i64 %m, %zext_ln908_1

]]></Node>
<StgValue><ssdm name="shl_ln908"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
dft_label0:39  %m_1 = select i1 %icmp_ln908, i64 %zext_ln908_2, i64 %shl_ln908

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="32">
<![CDATA[
dft_label0:40  %zext_ln911 = zext i32 %or_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln911"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dft_label0:41  %m_2 = add i64 %zext_ln911, %m_1

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
dft_label0:42  %m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="m_5"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="63">
<![CDATA[
dft_label0:43  %m_6 = zext i63 %m_5 to i64

]]></Node>
<StgValue><ssdm name="m_6"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
dft_label0:44  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
dft_label0:45  %select_ln915 = select i1 %tmp_18, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln915"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
dft_label0:47  %sub_ln915 = sub i11 36, %trunc_ln893

]]></Node>
<StgValue><ssdm name="sub_ln915"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
dft_label0:48  %add_ln915 = add i11 %sub_ln915, %select_ln915

]]></Node>
<StgValue><ssdm name="add_ln915"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
dft_label0:49  %tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_37, i11 %add_ln915)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
dft_label0:50  %p_Result_39 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_6, i12 %tmp_6, i32 52, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_39"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64">
<![CDATA[
dft_label0:51  %bitcast_ln729 = bitcast i64 %p_Result_39 to double

]]></Node>
<StgValue><ssdm name="bitcast_ln729"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
dft_label0:52  %select_ln885 = select i1 %icmp_ln885, double 0.000000e+00, double %bitcast_ln729

]]></Node>
<StgValue><ssdm name="select_ln885"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="169" st_id="16" stage="11" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
dft_label0:53  %v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="170" st_id="17" stage="10" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
dft_label0:53  %v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="11" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
dft_label0:101  %tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="172" st_id="18" stage="9" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
dft_label0:53  %v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="173" st_id="18" stage="10" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
dft_label0:101  %tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="174" st_id="19" stage="8" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
dft_label0:53  %v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="175" st_id="19" stage="9" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
dft_label0:101  %tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="176" st_id="20" stage="7" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
dft_label0:53  %v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="177" st_id="20" stage="8" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
dft_label0:101  %tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="178" st_id="21" stage="6" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
dft_label0:53  %v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="179" st_id="21" stage="7" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
dft_label0:101  %tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="180" st_id="22" stage="5" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
dft_label0:53  %v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="181" st_id="22" stage="6" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
dft_label0:101  %tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="182" st_id="23" stage="4" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
dft_label0:53  %v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="183" st_id="23" stage="5" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
dft_label0:101  %tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="184" st_id="24" stage="3" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
dft_label0:53  %v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="185" st_id="24" stage="4" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
dft_label0:101  %tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="186" st_id="25" stage="2" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
dft_label0:53  %v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="187" st_id="25" stage="3" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
dft_label0:101  %tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="188" st_id="26" stage="1" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
dft_label0:53  %v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="189" st_id="26" stage="2" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
dft_label0:101  %tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="190" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="9">
<![CDATA[
dft_label0:150  %zext_ln34 = zext i9 %tmp_V_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="191" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
dft_label0:151  %sample_real_V_addr_1 = getelementptr [256 x i16]* %sample_real_V, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_real_V_addr_1"/></StgValue>
</operation>

<operation id="192" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="8">
<![CDATA[
dft_label0:152  %sample_real_V_load = load i16* %sample_real_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="sample_real_V_load"/></StgValue>
</operation>

<operation id="193" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
dft_label0:155  %sample_imag_V_addr_1 = getelementptr [256 x i16]* %sample_imag_V, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sample_imag_V_addr_1"/></StgValue>
</operation>

<operation id="194" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="8">
<![CDATA[
dft_label0:156  %sample_imag_V_load = load i16* %sample_imag_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="sample_imag_V_load"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="195" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64">
<![CDATA[
dft_label0:54  %ireg_V_1 = bitcast double %v_assign_1 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1"/></StgValue>
</operation>

<operation id="196" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="63" op_0_bw="64">
<![CDATA[
dft_label0:55  %trunc_ln556_1 = trunc i64 %ireg_V_1 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556_1"/></StgValue>
</operation>

<operation id="197" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
dft_label0:56  %p_Result_40 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_40"/></StgValue>
</operation>

<operation id="198" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
dft_label0:57  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_1"/></StgValue>
</operation>

<operation id="199" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="11">
<![CDATA[
dft_label0:58  %zext_ln461_1 = zext i11 %exp_tmp_V_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_1"/></StgValue>
</operation>

<operation id="200" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="52" op_0_bw="64">
<![CDATA[
dft_label0:59  %trunc_ln565_1 = trunc i64 %ireg_V_1 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_1"/></StgValue>
</operation>

<operation id="201" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
dft_label0:60  %tmp_7 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_1)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="202" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="54" op_0_bw="53">
<![CDATA[
dft_label0:61  %p_Result_41 = zext i53 %tmp_7 to i54

]]></Node>
<StgValue><ssdm name="p_Result_41"/></StgValue>
</operation>

<operation id="203" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
dft_label0:62  %man_V_4 = sub i54 0, %p_Result_41

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="204" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
dft_label0:63  %man_V_5 = select i1 %p_Result_40, i54 %man_V_4, i54 %p_Result_41

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="205" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
dft_label0:64  %icmp_ln571_1 = icmp eq i63 %trunc_ln556_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_1"/></StgValue>
</operation>

<operation id="206" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
dft_label0:65  %F2_1 = sub i12 1075, %zext_ln461_1

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="207" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
dft_label0:66  %icmp_ln581_1 = icmp sgt i12 %F2_1, 12

]]></Node>
<StgValue><ssdm name="icmp_ln581_1"/></StgValue>
</operation>

<operation id="208" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
dft_label0:67  %add_ln581_1 = add i12 -12, %F2_1

]]></Node>
<StgValue><ssdm name="add_ln581_1"/></StgValue>
</operation>

<operation id="209" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
dft_label0:68  %sub_ln581_1 = sub i12 12, %F2_1

]]></Node>
<StgValue><ssdm name="sub_ln581_1"/></StgValue>
</operation>

<operation id="210" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
dft_label0:69  %sh_amt_1 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="211" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="12">
<![CDATA[
dft_label0:70  %sext_ln581_1 = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_1"/></StgValue>
</operation>

<operation id="212" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
dft_label0:71  %icmp_ln582_1 = icmp eq i12 %F2_1, 12

]]></Node>
<StgValue><ssdm name="icmp_ln582_1"/></StgValue>
</operation>

<operation id="213" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="54">
<![CDATA[
dft_label0:72  %trunc_ln583_1 = trunc i54 %man_V_5 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln583_1"/></StgValue>
</operation>

<operation id="214" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
dft_label0:73  %icmp_ln585_1 = icmp ult i12 %sh_amt_1, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_1"/></StgValue>
</operation>

<operation id="215" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
dft_label0:74  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_1, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="216" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
dft_label0:75  %icmp_ln603_1 = icmp eq i8 %tmp_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_1"/></StgValue>
</operation>

<operation id="217" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="54" op_0_bw="32">
<![CDATA[
dft_label0:76  %zext_ln586_1 = zext i32 %sext_ln581_1 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_1"/></StgValue>
</operation>

<operation id="218" st_id="27" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
dft_label0:77  %ashr_ln586_1 = ashr i54 %man_V_5, %zext_ln586_1

]]></Node>
<StgValue><ssdm name="ashr_ln586_1"/></StgValue>
</operation>

<operation id="219" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="54">
<![CDATA[
dft_label0:78  %trunc_ln586_1 = trunc i54 %ashr_ln586_1 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln586_1"/></StgValue>
</operation>

<operation id="220" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
dft_label0:79  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="221" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
dft_label0:80  %select_ln588_1 = select i1 %tmp_21, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln588_1"/></StgValue>
</operation>

<operation id="222" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="32">
<![CDATA[
dft_label0:81  %sext_ln581_1cast = trunc i32 %sext_ln581_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln581_1cast"/></StgValue>
</operation>

<operation id="223" st_id="27" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
dft_label0:82  %shl_ln604_1 = shl i16 %trunc_ln583_1, %sext_ln581_1cast

]]></Node>
<StgValue><ssdm name="shl_ln604_1"/></StgValue>
</operation>

<operation id="224" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:83  %xor_ln571_1 = xor i1 %icmp_ln571_1, true

]]></Node>
<StgValue><ssdm name="xor_ln571_1"/></StgValue>
</operation>

<operation id="225" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:84  %and_ln582_1 = and i1 %icmp_ln582_1, %xor_ln571_1

]]></Node>
<StgValue><ssdm name="and_ln582_1"/></StgValue>
</operation>

<operation id="226" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:85  %or_ln582_1 = or i1 %icmp_ln571_1, %icmp_ln582_1

]]></Node>
<StgValue><ssdm name="or_ln582_1"/></StgValue>
</operation>

<operation id="227" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:86  %xor_ln582_1 = xor i1 %or_ln582_1, true

]]></Node>
<StgValue><ssdm name="xor_ln582_1"/></StgValue>
</operation>

<operation id="228" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:87  %and_ln581_1 = and i1 %icmp_ln581_1, %xor_ln582_1

]]></Node>
<StgValue><ssdm name="and_ln581_1"/></StgValue>
</operation>

<operation id="229" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:88  %xor_ln585_1 = xor i1 %icmp_ln585_1, true

]]></Node>
<StgValue><ssdm name="xor_ln585_1"/></StgValue>
</operation>

<operation id="230" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:89  %and_ln585_2 = and i1 %and_ln581_1, %xor_ln585_1

]]></Node>
<StgValue><ssdm name="and_ln585_2"/></StgValue>
</operation>

<operation id="231" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:90  %and_ln585_3 = and i1 %and_ln581_1, %icmp_ln585_1

]]></Node>
<StgValue><ssdm name="and_ln585_3"/></StgValue>
</operation>

<operation id="232" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:91  %or_ln581_1 = or i1 %or_ln582_1, %icmp_ln581_1

]]></Node>
<StgValue><ssdm name="or_ln581_1"/></StgValue>
</operation>

<operation id="233" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:92  %xor_ln581_1 = xor i1 %or_ln581_1, true

]]></Node>
<StgValue><ssdm name="xor_ln581_1"/></StgValue>
</operation>

<operation id="234" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:93  %and_ln603_1 = and i1 %icmp_ln603_1, %xor_ln581_1

]]></Node>
<StgValue><ssdm name="and_ln603_1"/></StgValue>
</operation>

<operation id="235" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
dft_label0:94  %select_ln603_4 = select i1 %and_ln603_1, i16 %shl_ln604_1, i16 %trunc_ln586_1

]]></Node>
<StgValue><ssdm name="select_ln603_4"/></StgValue>
</operation>

<operation id="236" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:95  %or_ln603_3 = or i1 %and_ln603_1, %and_ln585_3

]]></Node>
<StgValue><ssdm name="or_ln603_3"/></StgValue>
</operation>

<operation id="237" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
dft_label0:96  %select_ln603_5 = select i1 %and_ln585_2, i16 %select_ln588_1, i16 %trunc_ln583_1

]]></Node>
<StgValue><ssdm name="select_ln603_5"/></StgValue>
</operation>

<operation id="238" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:97  %or_ln603_4 = or i1 %and_ln585_2, %and_ln582_1

]]></Node>
<StgValue><ssdm name="or_ln603_4"/></StgValue>
</operation>

<operation id="239" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
dft_label0:98  %select_ln603_6 = select i1 %or_ln603_3, i16 %select_ln603_4, i16 %select_ln603_5

]]></Node>
<StgValue><ssdm name="select_ln603_6"/></StgValue>
</operation>

<operation id="240" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:99  %or_ln603_5 = or i1 %or_ln603_3, %or_ln603_4

]]></Node>
<StgValue><ssdm name="or_ln603_5"/></StgValue>
</operation>

<operation id="241" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
dft_label0:100  %c_V = select i1 %or_ln603_5, i16 %select_ln603_6, i16 0

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="242" st_id="27" stage="1" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
dft_label0:101  %tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="243" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="8">
<![CDATA[
dft_label0:152  %sample_real_V_load = load i16* %sample_real_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="sample_real_V_load"/></StgValue>
</operation>

<operation id="244" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="8">
<![CDATA[
dft_label0:156  %sample_imag_V_load = load i16* %sample_imag_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="sample_imag_V_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="245" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64">
<![CDATA[
dft_label0:102  %bitcast_ln30 = bitcast double %tmp_i_i9 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln30"/></StgValue>
</operation>

<operation id="246" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="63" op_0_bw="64">
<![CDATA[
dft_label0:103  %trunc_ln30 = trunc i64 %bitcast_ln30 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="247" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dft_label0:104  %ireg_V_2 = xor i64 %bitcast_ln30, -9223372036854775808

]]></Node>
<StgValue><ssdm name="ireg_V_2"/></StgValue>
</operation>

<operation id="248" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
dft_label0:105  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln30, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="249" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
dft_label0:106  %exp_tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_2"/></StgValue>
</operation>

<operation id="250" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="11">
<![CDATA[
dft_label0:107  %zext_ln461_2 = zext i11 %exp_tmp_V_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_2"/></StgValue>
</operation>

<operation id="251" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="52" op_0_bw="64">
<![CDATA[
dft_label0:108  %trunc_ln565_2 = trunc i64 %ireg_V_2 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_2"/></StgValue>
</operation>

<operation id="252" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
dft_label0:109  %tmp_3 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_2)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="253" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="54" op_0_bw="53">
<![CDATA[
dft_label0:110  %p_Result_42 = zext i53 %tmp_3 to i54

]]></Node>
<StgValue><ssdm name="p_Result_42"/></StgValue>
</operation>

<operation id="254" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
dft_label0:111  %man_V_7 = sub i54 0, %p_Result_42

]]></Node>
<StgValue><ssdm name="man_V_7"/></StgValue>
</operation>

<operation id="255" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
dft_label0:112  %man_V_8 = select i1 %tmp_22, i54 %p_Result_42, i54 %man_V_7

]]></Node>
<StgValue><ssdm name="man_V_8"/></StgValue>
</operation>

<operation id="256" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
dft_label0:113  %icmp_ln571_2 = icmp eq i63 %trunc_ln30, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_2"/></StgValue>
</operation>

<operation id="257" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
dft_label0:114  %F2_2 = sub i12 1075, %zext_ln461_2

]]></Node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="258" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
dft_label0:115  %icmp_ln581_2 = icmp sgt i12 %F2_2, 12

]]></Node>
<StgValue><ssdm name="icmp_ln581_2"/></StgValue>
</operation>

<operation id="259" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
dft_label0:116  %add_ln581_2 = add i12 -12, %F2_2

]]></Node>
<StgValue><ssdm name="add_ln581_2"/></StgValue>
</operation>

<operation id="260" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
dft_label0:117  %sub_ln581_2 = sub i12 12, %F2_2

]]></Node>
<StgValue><ssdm name="sub_ln581_2"/></StgValue>
</operation>

<operation id="261" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
dft_label0:118  %sh_amt_2 = select i1 %icmp_ln581_2, i12 %add_ln581_2, i12 %sub_ln581_2

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="262" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="12">
<![CDATA[
dft_label0:119  %sext_ln581_2 = sext i12 %sh_amt_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_2"/></StgValue>
</operation>

<operation id="263" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
dft_label0:120  %icmp_ln582_2 = icmp eq i12 %F2_2, 12

]]></Node>
<StgValue><ssdm name="icmp_ln582_2"/></StgValue>
</operation>

<operation id="264" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="54">
<![CDATA[
dft_label0:121  %trunc_ln583_2 = trunc i54 %man_V_8 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln583_2"/></StgValue>
</operation>

<operation id="265" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
dft_label0:122  %icmp_ln585_2 = icmp ult i12 %sh_amt_2, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_2"/></StgValue>
</operation>

<operation id="266" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
dft_label0:123  %tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_2, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="267" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
dft_label0:124  %icmp_ln603_2 = icmp eq i8 %tmp_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_2"/></StgValue>
</operation>

<operation id="268" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="54" op_0_bw="32">
<![CDATA[
dft_label0:125  %zext_ln586_2 = zext i32 %sext_ln581_2 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_2"/></StgValue>
</operation>

<operation id="269" st_id="28" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
dft_label0:126  %ashr_ln586_2 = ashr i54 %man_V_8, %zext_ln586_2

]]></Node>
<StgValue><ssdm name="ashr_ln586_2"/></StgValue>
</operation>

<operation id="270" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="54">
<![CDATA[
dft_label0:127  %trunc_ln586_2 = trunc i54 %ashr_ln586_2 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln586_2"/></StgValue>
</operation>

<operation id="271" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
dft_label0:128  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="272" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
dft_label0:129  %select_ln588_2 = select i1 %tmp_24, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln588_2"/></StgValue>
</operation>

<operation id="273" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="32">
<![CDATA[
dft_label0:130  %sext_ln581_2cast = trunc i32 %sext_ln581_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln581_2cast"/></StgValue>
</operation>

<operation id="274" st_id="28" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
dft_label0:131  %shl_ln604_2 = shl i16 %trunc_ln583_2, %sext_ln581_2cast

]]></Node>
<StgValue><ssdm name="shl_ln604_2"/></StgValue>
</operation>

<operation id="275" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:132  %xor_ln571_2 = xor i1 %icmp_ln571_2, true

]]></Node>
<StgValue><ssdm name="xor_ln571_2"/></StgValue>
</operation>

<operation id="276" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:133  %and_ln582_2 = and i1 %icmp_ln582_2, %xor_ln571_2

]]></Node>
<StgValue><ssdm name="and_ln582_2"/></StgValue>
</operation>

<operation id="277" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:134  %or_ln582_2 = or i1 %icmp_ln571_2, %icmp_ln582_2

]]></Node>
<StgValue><ssdm name="or_ln582_2"/></StgValue>
</operation>

<operation id="278" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:135  %xor_ln582_2 = xor i1 %or_ln582_2, true

]]></Node>
<StgValue><ssdm name="xor_ln582_2"/></StgValue>
</operation>

<operation id="279" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:136  %and_ln581_2 = and i1 %icmp_ln581_2, %xor_ln582_2

]]></Node>
<StgValue><ssdm name="and_ln581_2"/></StgValue>
</operation>

<operation id="280" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:137  %xor_ln585_2 = xor i1 %icmp_ln585_2, true

]]></Node>
<StgValue><ssdm name="xor_ln585_2"/></StgValue>
</operation>

<operation id="281" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:138  %and_ln585_4 = and i1 %and_ln581_2, %xor_ln585_2

]]></Node>
<StgValue><ssdm name="and_ln585_4"/></StgValue>
</operation>

<operation id="282" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:139  %and_ln585_5 = and i1 %and_ln581_2, %icmp_ln585_2

]]></Node>
<StgValue><ssdm name="and_ln585_5"/></StgValue>
</operation>

<operation id="283" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:140  %or_ln581_2 = or i1 %or_ln582_2, %icmp_ln581_2

]]></Node>
<StgValue><ssdm name="or_ln581_2"/></StgValue>
</operation>

<operation id="284" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:141  %xor_ln581_2 = xor i1 %or_ln581_2, true

]]></Node>
<StgValue><ssdm name="xor_ln581_2"/></StgValue>
</operation>

<operation id="285" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:142  %and_ln603_2 = and i1 %icmp_ln603_2, %xor_ln581_2

]]></Node>
<StgValue><ssdm name="and_ln603_2"/></StgValue>
</operation>

<operation id="286" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
dft_label0:143  %select_ln603_8 = select i1 %and_ln603_2, i16 %shl_ln604_2, i16 %trunc_ln586_2

]]></Node>
<StgValue><ssdm name="select_ln603_8"/></StgValue>
</operation>

<operation id="287" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:144  %or_ln603_6 = or i1 %and_ln603_2, %and_ln585_5

]]></Node>
<StgValue><ssdm name="or_ln603_6"/></StgValue>
</operation>

<operation id="288" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
dft_label0:145  %select_ln603_9 = select i1 %and_ln585_4, i16 %select_ln588_2, i16 %trunc_ln583_2

]]></Node>
<StgValue><ssdm name="select_ln603_9"/></StgValue>
</operation>

<operation id="289" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:146  %or_ln603_7 = or i1 %and_ln585_4, %and_ln582_2

]]></Node>
<StgValue><ssdm name="or_ln603_7"/></StgValue>
</operation>

<operation id="290" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
dft_label0:147  %select_ln603_10 = select i1 %or_ln603_6, i16 %select_ln603_8, i16 %select_ln603_9

]]></Node>
<StgValue><ssdm name="select_ln603_10"/></StgValue>
</operation>

<operation id="291" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dft_label0:148  %or_ln603_8 = or i1 %or_ln603_6, %or_ln603_7

]]></Node>
<StgValue><ssdm name="or_ln603_8"/></StgValue>
</operation>

<operation id="292" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
dft_label0:149  %s_V = select i1 %or_ln603_8, i16 %select_ln603_10, i16 0

]]></Node>
<StgValue><ssdm name="s_V"/></StgValue>
</operation>

<operation id="293" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="28" op_0_bw="16">
<![CDATA[
dft_label0:153  %sext_ln1118_1 = sext i16 %c_V to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="294" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="28" op_0_bw="16">
<![CDATA[
dft_label0:154  %sext_ln1118_2 = sext i16 %sample_real_V_load to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="295" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="28" op_0_bw="16">
<![CDATA[
dft_label0:158  %sext_ln1118_4 = sext i16 %sample_imag_V_load to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="296" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
dft_label0:159  %mul_ln1192 = mul i28 %sext_ln1118_2, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="297" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="8">
<![CDATA[
dft_label0:162  %p_Val2_42 = load i16* %temp_real_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_42"/></StgValue>
</operation>

<operation id="298" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
dft_label0:168  %mul_ln1192_3 = mul i28 %sext_ln1118_4, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="299" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="8">
<![CDATA[
dft_label0:170  %p_Val2_44 = load i16* %temp_imag_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_44"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="300" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
dft_label0:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="301" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
dft_label0:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="302" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
dft_label0:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln28"/></StgValue>
</operation>

<operation id="303" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="28" op_0_bw="16">
<![CDATA[
dft_label0:157  %sext_ln1118_3 = sext i16 %s_V to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="304" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
dft_label0:160  %mul_ln1192_1 = mul i28 %sext_ln1118_4, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="305" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
dft_label0:161  %sub_ln1192 = sub i28 %mul_ln1192, %mul_ln1192_1

]]></Node>
<StgValue><ssdm name="sub_ln1192"/></StgValue>
</operation>

<operation id="306" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="8">
<![CDATA[
dft_label0:162  %p_Val2_42 = load i16* %temp_real_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_42"/></StgValue>
</operation>

<operation id="307" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
dft_label0:163  %lhs_V = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_42, i12 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="308" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
dft_label0:164  %ret_V = add i28 %sub_ln1192, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="309" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
dft_label0:165  %trunc_ln9 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %ret_V, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="310" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
dft_label0:166  store i16 %trunc_ln9, i16* %temp_real_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="311" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
dft_label0:167  %mul_ln1192_2 = mul i28 %sext_ln1118_2, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="312" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
dft_label0:169  %add_ln1192 = add i28 %mul_ln1192_3, %mul_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="313" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="8">
<![CDATA[
dft_label0:170  %p_Val2_44 = load i16* %temp_imag_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_44"/></StgValue>
</operation>

<operation id="314" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
dft_label0:171  %lhs_V_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_44, i12 0)

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="315" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
dft_label0:172  %ret_V_19 = add i28 %add_ln1192, %lhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="316" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
dft_label0:173  %trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %ret_V_19, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="317" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
dft_label0:174  store i16 %trunc_ln708_1, i16* %temp_imag_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="318" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
dft_label0:175  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="319" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
dft_label0:176  br label %0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="320" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
dft_label1_end:0  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="321" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
dft_label1_end:1  br label %.preheader654

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="322" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader:0  %i_1 = phi i9 [ %i, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="323" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:1  %icmp_ln40 = icmp eq i9 %i_1, -256

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="324" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="325" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:3  %i = add i9 %i_1, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="326" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln40, label %2, label %1

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="327" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="9">
<![CDATA[
:0  %zext_ln41 = zext i9 %i_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="328" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %temp_real_V_addr_1 = getelementptr [256 x i16]* %temp_real_V, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="temp_real_V_addr_1"/></StgValue>
</operation>

<operation id="329" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="8">
<![CDATA[
:2  %temp_real_V_load = load i16* %temp_real_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="temp_real_V_load"/></StgValue>
</operation>

<operation id="330" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %temp_imag_V_addr_1 = getelementptr [256 x i16]* %temp_imag_V, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="temp_imag_V_addr_1"/></StgValue>
</operation>

<operation id="331" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="8">
<![CDATA[
:6  %temp_imag_V_load = load i16* %temp_imag_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="temp_imag_V_load"/></StgValue>
</operation>

<operation id="332" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln44"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="333" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="8">
<![CDATA[
:2  %temp_real_V_load = load i16* %temp_real_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="temp_real_V_load"/></StgValue>
</operation>

<operation id="334" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %sample_real_V_addr = getelementptr [256 x i16]* %sample_real_V, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="sample_real_V_addr"/></StgValue>
</operation>

<operation id="335" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:4  store i16 %temp_real_V_load, i16* %sample_real_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="336" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="8">
<![CDATA[
:6  %temp_imag_V_load = load i16* %temp_imag_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="temp_imag_V_load"/></StgValue>
</operation>

<operation id="337" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %sample_imag_V_addr = getelementptr [256 x i16]* %sample_imag_V, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="sample_imag_V_addr"/></StgValue>
</operation>

<operation id="338" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:8  store i16 %temp_imag_V_load, i16* %sample_imag_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="339" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
