--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM 
   TIMEGRP "rx_fifo_rd_to_wr_0" TO TIMEGRP        "clk_125_eth" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
128 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! Ring[0].Ring/c<1>                 SLICE_X0Y75.A     SLICE_X0Y76.A4   !
 ! Ring[1].Ring/c<1>                 SLICE_X1Y75.A     SLICE_X0Y76.B4   !
 ! Ring[2].Ring/c<1>                 SLICE_X0Y75.D     SLICE_X0Y76.C1   !
 ! Ring[3].Ring/c<1>                 SLICE_X1Y76.B     SLICE_X0Y76.D3   !
 ! Ring[12].Ring/c<1>                SLICE_X0Y66.A     SLICE_X1Y68.A4   !
 ! Ring[13].Ring/c<1>                SLICE_X0Y68.D     SLICE_X1Y68.B1   !
 ! Ring[14].Ring/c<1>                SLICE_X0Y67.D     SLICE_X1Y68.C1   !
 ! Ring[15].Ring/c<1>                SLICE_X3Y68.C     SLICE_X1Y68.D5   !
 ! Ring[8].Ring/c<1>                 SLICE_X2Y68.C     SLICE_X1Y69.A2   !
 ! Ring[9].Ring/c<1>                 SLICE_X2Y68.A     SLICE_X1Y69.B6   !
 ! Ring[10].Ring/c<1>                SLICE_X3Y68.A     SLICE_X1Y69.C3   !
 ! Ring[11].Ring/c<1>                SLICE_X1Y67.A     SLICE_X1Y69.D5   !
 ! Ring[4].Ring/c<1>                 SLICE_X1Y78.A     SLICE_X1Y77.A4   !
 ! Ring[5].Ring/c<1>                 SLICE_X0Y78.B     SLICE_X1Y77.B3   !
 ! Ring[6].Ring/c<1>                 SLICE_X3Y77.A     SLICE_X1Y77.C1   !
 ! Ring[7].Ring/c<1>                 SLICE_X0Y77.D     SLICE_X1Y77.D6   !
 ! Ring[0].Ring/c<1>                 SLICE_X0Y80.C     SLICE_X0Y81.A3   !
 ! Ring[1].Ring/c<1>                 SLICE_X0Y80.A     SLICE_X0Y81.B4   !
 ! Ring[2].Ring/c<1>                 SLICE_X1Y82.D     SLICE_X0Y81.C6   !
 ! Ring[3].Ring/c<1>                 SLICE_X1Y83.D     SLICE_X0Y81.D4   !
 ! Ring[4].Ring/c<1>                 SLICE_X1Y81.D     SLICE_X0Y82.A6   !
 ! Ring[5].Ring/c<1>                 SLICE_X1Y82.C     SLICE_X0Y82.B6   !
 ! Ring[6].Ring/c<1>                 SLICE_X0Y83.C     SLICE_X0Y82.C5   !
 ! Ring[7].Ring/c<1>                 SLICE_X0Y83.B     SLICE_X0Y82.D3   !
 ! Ring[12].Ring/c<1>                SLICE_X1Y72.D     SLICE_X1Y73.A6   !
 ! Ring[13].Ring/c<1>                SLICE_X2Y73.B     SLICE_X1Y73.B4   !
 ! Ring[14].Ring/c<1>                SLICE_X0Y74.A     SLICE_X1Y73.C2   !
 ! Ring[15].Ring/c<1>                SLICE_X3Y73.D     SLICE_X1Y73.D5   !
 ! Ring[8].Ring/c<1>                 SLICE_X3Y73.C     SLICE_X1Y74.A3   !
 ! Ring[9].Ring/c<1>                 SLICE_X3Y73.A     SLICE_X1Y74.B5   !
 ! Ring[10].Ring/c<1>                SLICE_X3Y73.B     SLICE_X1Y74.C2   !
 ! Ring[11].Ring/c<1>                SLICE_X1Y72.C     SLICE_X1Y74.D5   !
 ! Ring[4].Ring/c<1>                 SLICE_X45Y114.A   SLICE_X44Y113.A4 !
 ! Ring[5].Ring/c<1>                 SLICE_X44Y112.D   SLICE_X44Y113.B6 !
 ! Ring[6].Ring/c<1>                 SLICE_X45Y114.C   SLICE_X44Y113.C6 !
 ! Ring[7].Ring/c<1>                 SLICE_X44Y114.C   SLICE_X44Y113.D5 !
 ! Ring[0].Ring/c<1>                 SLICE_X47Y113.B   SLICE_X46Y113.A1 !
 ! Ring[1].Ring/c<1>                 SLICE_X45Y113.B   SLICE_X46Y113.B4 !
 ! Ring[2].Ring/c<1>                 SLICE_X46Y114.A   SLICE_X46Y113.C4 !
 ! Ring[3].Ring/c<1>                 SLICE_X44Y114.A   SLICE_X46Y113.D4 !
 ! Ring[8].Ring/c<1>                 SLICE_X54Y111.B   SLICE_X54Y112.A3 !
 ! Ring[9].Ring/c<1>                 SLICE_X53Y112.B   SLICE_X54Y112.B4 !
 ! Ring[10].Ring/c<1>                SLICE_X53Y112.D   SLICE_X54Y112.C6 !
 ! Ring[11].Ring/c<1>                SLICE_X55Y113.B   SLICE_X54Y112.D5 !
 ! Ring[12].Ring/c<1>                SLICE_X57Y112.C   SLICE_X56Y112.A3 !
 ! Ring[13].Ring/c<1>                SLICE_X57Y112.B   SLICE_X56Y112.B5 !
 ! Ring[14].Ring/c<1>                SLICE_X56Y113.D   SLICE_X56Y112.C4 !
 ! Ring[15].Ring/c<1>                SLICE_X57Y113.A   SLICE_X56Y112.D2 !
 ! Ring[4].Ring/c<1>                 SLICE_X65Y124.B   SLICE_X64Y124.A1 !
 ! Ring[5].Ring/c<1>                 SLICE_X64Y125.B   SLICE_X64Y124.B3 !
 ! Ring[6].Ring/c<1>                 SLICE_X64Y125.D   SLICE_X64Y124.C4 !
 ! Ring[7].Ring/c<1>                 SLICE_X65Y125.A   SLICE_X64Y124.D2 !
 ! Ring[0].Ring/c<1>                 SLICE_X67Y124.C   SLICE_X66Y124.A3 !
 ! Ring[1].Ring/c<1>                 SLICE_X66Y125.C   SLICE_X66Y124.B3 !
 ! Ring[2].Ring/c<1>                 SLICE_X67Y125.D   SLICE_X66Y124.C6 !
 ! Ring[3].Ring/c<1>                 SLICE_X66Y125.A   SLICE_X66Y124.D4 !
 ! Ring[8].Ring/c<1>                 SLICE_X81Y120.C   SLICE_X78Y120.A3 !
 ! Ring[9].Ring/c<1>                 SLICE_X81Y119.A   SLICE_X78Y120.B5 !
 ! Ring[10].Ring/c<1>                SLICE_X80Y120.B   SLICE_X78Y120.C2 !
 ! Ring[11].Ring/c<1>                SLICE_X80Y121.A   SLICE_X78Y120.D1 !
 ! Ring[12].Ring/c<1>                SLICE_X80Y121.C   SLICE_X78Y121.A6 !
 ! Ring[13].Ring/c<1>                SLICE_X81Y121.C   SLICE_X78Y121.B3 !
 ! Ring[14].Ring/c<1>                SLICE_X80Y122.C   SLICE_X78Y121.C3 !
 ! Ring[15].Ring/c<1>                SLICE_X81Y121.B   SLICE_X78Y121.D2 !
 ! Ring[0].Ring/c<1>                 SLICE_X35Y137.C   SLICE_X34Y136.A1 !
 ! Ring[1].Ring/c<1>                 SLICE_X34Y135.C   SLICE_X34Y136.B3 !
 ! Ring[2].Ring/c<1>                 SLICE_X35Y136.A   SLICE_X34Y136.C1 !
 ! Ring[3].Ring/c<1>                 SLICE_X34Y137.C   SLICE_X34Y136.D5 !
 ! Ring[4].Ring/c<1>                 SLICE_X35Y137.B   SLICE_X34Y138.A4 !
 ! Ring[5].Ring/c<1>                 SLICE_X35Y138.B   SLICE_X34Y138.B5 !
 ! Ring[6].Ring/c<1>                 SLICE_X35Y138.C   SLICE_X34Y138.C5 !
 ! Ring[7].Ring/c<1>                 SLICE_X35Y139.A   SLICE_X34Y138.D2 !
 ! Ring[8].Ring/c<1>                 SLICE_X45Y132.D   SLICE_X44Y133.A6 !
 ! Ring[9].Ring/c<1>                 SLICE_X45Y132.B   SLICE_X44Y133.B4 !
 ! Ring[10].Ring/c<1>                SLICE_X45Y132.A   SLICE_X44Y133.C2 !
 ! Ring[11].Ring/c<1>                SLICE_X45Y133.B   SLICE_X44Y133.D3 !
 ! Ring[12].Ring/c<1>                SLICE_X44Y135.C   SLICE_X45Y134.A5 !
 ! Ring[13].Ring/c<1>                SLICE_X43Y134.D   SLICE_X45Y134.B1 !
 ! Ring[14].Ring/c<1>                SLICE_X45Y135.B   SLICE_X45Y134.C1 !
 ! Ring[15].Ring/c<1>                SLICE_X44Y135.B   SLICE_X45Y134.D5 !
 ! Ring[0].Ring/c<1>                 SLICE_X46Y126.D   SLICE_X46Y125.A2 !
 ! Ring[1].Ring/c<1>                 SLICE_X47Y125.B   SLICE_X46Y125.B5 !
 ! Ring[2].Ring/c<1>                 SLICE_X46Y127.A   SLICE_X46Y125.C4 !
 ! Ring[3].Ring/c<1>                 SLICE_X46Y126.B   SLICE_X46Y125.D5 !
 ! Ring[4].Ring/c<1>                 SLICE_X47Y130.B   SLICE_X47Y129.A3 !
 ! Ring[5].Ring/c<1>                 SLICE_X46Y130.C   SLICE_X47Y129.B5 !
 ! Ring[6].Ring/c<1>                 SLICE_X47Y130.D   SLICE_X47Y129.C6 !
 ! Ring[7].Ring/c<1>                 SLICE_X46Y129.D   SLICE_X47Y129.D6 !
 ! Ring[8].Ring/c<1>                 SLICE_X57Y124.B   SLICE_X55Y123.A5 !
 ! Ring[9].Ring/c<1>                 SLICE_X54Y123.B   SLICE_X55Y123.B5 !
 ! Ring[10].Ring/c<1>                SLICE_X56Y123.D   SLICE_X55Y123.C1 !
 ! Ring[11].Ring/c<1>                SLICE_X58Y123.B   SLICE_X55Y123.D1 !
 ! Ring[12].Ring/c<1>                SLICE_X58Y122.A   SLICE_X57Y122.A6 !
 ! Ring[13].Ring/c<1>                SLICE_X57Y123.C   SLICE_X57Y122.B1 !
 ! Ring[14].Ring/c<1>                SLICE_X59Y122.A   SLICE_X57Y122.C1 !
 ! Ring[15].Ring/c<1>                SLICE_X56Y124.A   SLICE_X57Y122.D4 !
 ! Ring[0].Ring/c<1>                 SLICE_X40Y108.B   SLICE_X41Y107.A3 !
 ! Ring[1].Ring/c<1>                 SLICE_X40Y106.C   SLICE_X41Y107.B3 !
 ! Ring[2].Ring/c<1>                 SLICE_X41Y108.C   SLICE_X41Y107.C6 !
 ! Ring[3].Ring/c<1>                 SLICE_X40Y108.A   SLICE_X41Y107.D4 !
 ! Ring[4].Ring/c<1>                 SLICE_X43Y107.A   SLICE_X42Y107.A6 !
 ! Ring[5].Ring/c<1>                 SLICE_X44Y107.A   SLICE_X42Y107.B6 !
 ! Ring[6].Ring/c<1>                 SLICE_X43Y107.B   SLICE_X42Y107.C6 !
 ! Ring[7].Ring/c<1>                 SLICE_X43Y108.B   SLICE_X42Y107.D1 !
 ! Ring[8].Ring/c<1>                 SLICE_X45Y104.B   SLICE_X45Y103.A3 !
 ! Ring[9].Ring/c<1>                 SLICE_X44Y104.A   SLICE_X45Y103.B2 !
 ! Ring[10].Ring/c<1>                SLICE_X44Y104.B   SLICE_X45Y103.C3 !
 ! Ring[11].Ring/c<1>                SLICE_X47Y105.A   SLICE_X45Y103.D2 !
 ! Ring[12].Ring/c<1>                SLICE_X47Y104.B   SLICE_X47Y103.A3 !
 ! Ring[13].Ring/c<1>                SLICE_X47Y102.A   SLICE_X47Y103.B4 !
 ! Ring[14].Ring/c<1>                SLICE_X46Y103.D   SLICE_X47Y103.C3 !
 ! Ring[15].Ring/c<1>                SLICE_X46Y104.A   SLICE_X47Y103.D4 !
 ! Ring[8].Ring/c<1>                 SLICE_X1Y89.A     SLICE_X0Y90.A3   !
 ! Ring[9].Ring/c<1>                 SLICE_X0Y89.B     SLICE_X0Y90.B3   !
 ! Ring[10].Ring/c<1>                SLICE_X1Y90.D     SLICE_X0Y90.C3   !
 ! Ring[11].Ring/c<1>                SLICE_X1Y90.B     SLICE_X0Y90.D3   !
 ! Ring[12].Ring/c<1>                SLICE_X1Y90.C     SLICE_X0Y91.A3   !
 ! Ring[13].Ring/c<1>                SLICE_X0Y92.B     SLICE_X0Y91.B3   !
 ! Ring[14].Ring/c<1>                SLICE_X0Y92.D     SLICE_X0Y91.C4   !
 ! Ring[15].Ring/c<1>                SLICE_X0Y92.A     SLICE_X0Y91.D4   !
 ! Ring[4].Ring/c<1>                 SLICE_X0Y96.C     SLICE_X1Y97.A3   !
 ! Ring[5].Ring/c<1>                 SLICE_X3Y97.D     SLICE_X1Y97.B3   !
 ! Ring[6].Ring/c<1>                 SLICE_X0Y97.A     SLICE_X1Y97.C1   !
 ! Ring[7].Ring/c<1>                 SLICE_X2Y97.A     SLICE_X1Y97.D1   !
 ! Ring[0].Ring/c<1>                 SLICE_X1Y96.A     SLICE_X1Y98.A3   !
 ! Ring[1].Ring/c<1>                 SLICE_X0Y98.D     SLICE_X1Y98.B1   !
 ! Ring[2].Ring/c<1>                 SLICE_X1Y96.D     SLICE_X1Y98.C2   !
 ! Ring[3].Ring/c<1>                 SLICE_X3Y97.A     SLICE_X1Y98.D3   !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 128699 paths analyzed, 5192 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.841ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_36 (SLICE_X88Y72.B2), 273 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_3 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_36 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.755ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (1.250 - 1.254)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_3 to E2M/EC/tx_header_buffer_src_add_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y84.AQ      Tcko                  0.471   E2M/EC/rx_state<2>
                                                       E2M/EC/rx_state_3
    SLICE_X72Y84.C2      net (fanout=128)      1.482   E2M/EC/rx_state<3>
    SLICE_X72Y84.C       Tilo                  0.094   E2M/EC/tx_packet_payload_55_mux00000
                                                       E2M/EC/rx_state_cmp_eq00451
    SLICE_X70Y72.A2      net (fanout=23)       1.934   E2M/EC/rx_state_cmp_eq0045
    SLICE_X70Y72.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X73Y64.A2      net (fanout=1)        1.223   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X73Y64.A       Tilo                  0.094   N835
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X77Y74.C5      net (fanout=97)       0.862   E2M/EC/N45
    SLICE_X77Y74.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X88Y72.B2      net (fanout=25)       1.404   E2M/EC/N01
    SLICE_X88Y72.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_src_add<38>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<36>1
                                                       E2M/EC/tx_header_buffer_src_add_36
    -------------------------------------------------  ---------------------------
    Total                                      7.755ns (0.850ns logic, 6.905ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_0 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_36 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.561ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (1.250 - 1.257)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_0 to E2M/EC/tx_header_buffer_src_add_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y83.BQ      Tcko                  0.471   E2M/EC/rx_state<1>
                                                       E2M/EC/rx_state_0
    SLICE_X67Y84.C1      net (fanout=128)      1.136   E2M/EC/rx_state<0>
    SLICE_X67Y84.C       Tilo                  0.094   E2M/EC/rx_state_mux0000<1>90
                                                       E2M/EC/rx_state_cmp_eq00411
    SLICE_X70Y78.A2      net (fanout=37)       1.224   E2M/EC/rx_state_cmp_eq0041
    SLICE_X70Y78.A       Tilo                  0.094   N1133
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115128_SW0
    SLICE_X73Y74.A2      net (fanout=1)        1.241   N732
    SLICE_X73Y74.A       Tilo                  0.094   E2M/EC/N291
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115139
    SLICE_X73Y64.A6      net (fanout=3)        0.750   E2M/EC/N296
    SLICE_X73Y64.A       Tilo                  0.094   N835
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X77Y74.C5      net (fanout=97)       0.862   E2M/EC/N45
    SLICE_X77Y74.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X88Y72.B2      net (fanout=25)       1.404   E2M/EC/N01
    SLICE_X88Y72.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_src_add<38>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<36>1
                                                       E2M/EC/tx_header_buffer_src_add_36
    -------------------------------------------------  ---------------------------
    Total                                      7.561ns (0.944ns logic, 6.617ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_SA_reg_value_13 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_36 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.447ns (Levels of Logic = 6)
  Clock Path Skew:      -0.045ns (1.250 - 1.295)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_SA_reg_value_13 to E2M/EC/tx_header_buffer_src_add_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y83.BQ      Tcko                  0.450   E2M/EC/rx_SA_reg_value<15>
                                                       E2M/EC/rx_SA_reg_value_13
    SLICE_X73Y82.D1      net (fanout=4)        0.872   E2M/EC/rx_SA_reg_value<13>
    SLICE_X73Y82.D       Tilo                  0.094   E2M/EC/rx_state_cmp_gt0004
                                                       E2M/EC/rx_state_cmp_gt00041
    SLICE_X70Y78.A3      net (fanout=10)       1.395   E2M/EC/rx_state_cmp_gt0004
    SLICE_X70Y78.A       Tilo                  0.094   N1133
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115128_SW0
    SLICE_X73Y74.A2      net (fanout=1)        1.241   N732
    SLICE_X73Y74.A       Tilo                  0.094   E2M/EC/N291
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115139
    SLICE_X73Y64.A6      net (fanout=3)        0.750   E2M/EC/N296
    SLICE_X73Y64.A       Tilo                  0.094   N835
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X77Y74.C5      net (fanout=97)       0.862   E2M/EC/N45
    SLICE_X77Y74.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X88Y72.B2      net (fanout=25)       1.404   E2M/EC/N01
    SLICE_X88Y72.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_src_add<38>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<36>1
                                                       E2M/EC/tx_header_buffer_src_add_36
    -------------------------------------------------  ---------------------------
    Total                                      7.447ns (0.923ns logic, 6.524ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_28 (SLICE_X89Y72.B2), 273 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_3 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_28 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.740ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (1.250 - 1.254)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_3 to E2M/EC/tx_header_buffer_src_add_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y84.AQ      Tcko                  0.471   E2M/EC/rx_state<2>
                                                       E2M/EC/rx_state_3
    SLICE_X72Y84.C2      net (fanout=128)      1.482   E2M/EC/rx_state<3>
    SLICE_X72Y84.C       Tilo                  0.094   E2M/EC/tx_packet_payload_55_mux00000
                                                       E2M/EC/rx_state_cmp_eq00451
    SLICE_X70Y72.A2      net (fanout=23)       1.934   E2M/EC/rx_state_cmp_eq0045
    SLICE_X70Y72.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X73Y64.A2      net (fanout=1)        1.223   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X73Y64.A       Tilo                  0.094   N835
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X77Y74.C5      net (fanout=97)       0.862   E2M/EC/N45
    SLICE_X77Y74.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X89Y72.B2      net (fanout=25)       1.365   E2M/EC/N01
    SLICE_X89Y72.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_src_add<30>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<28>1
                                                       E2M/EC/tx_header_buffer_src_add_28
    -------------------------------------------------  ---------------------------
    Total                                      7.740ns (0.874ns logic, 6.866ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_0 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_28 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.546ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (1.250 - 1.257)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_0 to E2M/EC/tx_header_buffer_src_add_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y83.BQ      Tcko                  0.471   E2M/EC/rx_state<1>
                                                       E2M/EC/rx_state_0
    SLICE_X67Y84.C1      net (fanout=128)      1.136   E2M/EC/rx_state<0>
    SLICE_X67Y84.C       Tilo                  0.094   E2M/EC/rx_state_mux0000<1>90
                                                       E2M/EC/rx_state_cmp_eq00411
    SLICE_X70Y78.A2      net (fanout=37)       1.224   E2M/EC/rx_state_cmp_eq0041
    SLICE_X70Y78.A       Tilo                  0.094   N1133
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115128_SW0
    SLICE_X73Y74.A2      net (fanout=1)        1.241   N732
    SLICE_X73Y74.A       Tilo                  0.094   E2M/EC/N291
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115139
    SLICE_X73Y64.A6      net (fanout=3)        0.750   E2M/EC/N296
    SLICE_X73Y64.A       Tilo                  0.094   N835
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X77Y74.C5      net (fanout=97)       0.862   E2M/EC/N45
    SLICE_X77Y74.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X89Y72.B2      net (fanout=25)       1.365   E2M/EC/N01
    SLICE_X89Y72.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_src_add<30>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<28>1
                                                       E2M/EC/tx_header_buffer_src_add_28
    -------------------------------------------------  ---------------------------
    Total                                      7.546ns (0.968ns logic, 6.578ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_SA_reg_value_13 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_28 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.432ns (Levels of Logic = 6)
  Clock Path Skew:      -0.045ns (1.250 - 1.295)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_SA_reg_value_13 to E2M/EC/tx_header_buffer_src_add_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y83.BQ      Tcko                  0.450   E2M/EC/rx_SA_reg_value<15>
                                                       E2M/EC/rx_SA_reg_value_13
    SLICE_X73Y82.D1      net (fanout=4)        0.872   E2M/EC/rx_SA_reg_value<13>
    SLICE_X73Y82.D       Tilo                  0.094   E2M/EC/rx_state_cmp_gt0004
                                                       E2M/EC/rx_state_cmp_gt00041
    SLICE_X70Y78.A3      net (fanout=10)       1.395   E2M/EC/rx_state_cmp_gt0004
    SLICE_X70Y78.A       Tilo                  0.094   N1133
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115128_SW0
    SLICE_X73Y74.A2      net (fanout=1)        1.241   N732
    SLICE_X73Y74.A       Tilo                  0.094   E2M/EC/N291
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115139
    SLICE_X73Y64.A6      net (fanout=3)        0.750   E2M/EC/N296
    SLICE_X73Y64.A       Tilo                  0.094   N835
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X77Y74.C5      net (fanout=97)       0.862   E2M/EC/N45
    SLICE_X77Y74.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X89Y72.B2      net (fanout=25)       1.365   E2M/EC/N01
    SLICE_X89Y72.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_src_add<30>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<28>1
                                                       E2M/EC/tx_header_buffer_src_add_28
    -------------------------------------------------  ---------------------------
    Total                                      7.432ns (0.947ns logic, 6.485ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_46 (SLICE_X73Y56.B1), 179 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_3 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_46 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.750ns (Levels of Logic = 5)
  Clock Path Skew:      0.044ns (1.298 - 1.254)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_3 to E2M/EC/tx_header_buffer_dest_add_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y84.AQ      Tcko                  0.471   E2M/EC/rx_state<2>
                                                       E2M/EC/rx_state_3
    SLICE_X72Y84.C2      net (fanout=128)      1.482   E2M/EC/rx_state<3>
    SLICE_X72Y84.C       Tilo                  0.094   E2M/EC/tx_packet_payload_55_mux00000
                                                       E2M/EC/rx_state_cmp_eq00451
    SLICE_X70Y72.A2      net (fanout=23)       1.934   E2M/EC/rx_state_cmp_eq0045
    SLICE_X70Y72.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X73Y64.A2      net (fanout=1)        1.223   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X73Y64.A       Tilo                  0.094   N835
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X72Y56.D2      net (fanout=97)       1.536   E2M/EC/N45
    SLICE_X72Y56.D       Tilo                  0.094   N769
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<46>30_SW1
    SLICE_X73Y56.B1      net (fanout=1)        0.701   N769
    SLICE_X73Y56.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_dest_add<47>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<46>35
                                                       E2M/EC/tx_header_buffer_dest_add_46
    -------------------------------------------------  ---------------------------
    Total                                      7.750ns (0.874ns logic, 6.876ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_0 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_46 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.556ns (Levels of Logic = 6)
  Clock Path Skew:      0.041ns (1.298 - 1.257)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_0 to E2M/EC/tx_header_buffer_dest_add_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y83.BQ      Tcko                  0.471   E2M/EC/rx_state<1>
                                                       E2M/EC/rx_state_0
    SLICE_X67Y84.C1      net (fanout=128)      1.136   E2M/EC/rx_state<0>
    SLICE_X67Y84.C       Tilo                  0.094   E2M/EC/rx_state_mux0000<1>90
                                                       E2M/EC/rx_state_cmp_eq00411
    SLICE_X70Y78.A2      net (fanout=37)       1.224   E2M/EC/rx_state_cmp_eq0041
    SLICE_X70Y78.A       Tilo                  0.094   N1133
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115128_SW0
    SLICE_X73Y74.A2      net (fanout=1)        1.241   N732
    SLICE_X73Y74.A       Tilo                  0.094   E2M/EC/N291
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115139
    SLICE_X73Y64.A6      net (fanout=3)        0.750   E2M/EC/N296
    SLICE_X73Y64.A       Tilo                  0.094   N835
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X72Y56.D2      net (fanout=97)       1.536   E2M/EC/N45
    SLICE_X72Y56.D       Tilo                  0.094   N769
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<46>30_SW1
    SLICE_X73Y56.B1      net (fanout=1)        0.701   N769
    SLICE_X73Y56.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_dest_add<47>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<46>35
                                                       E2M/EC/tx_header_buffer_dest_add_46
    -------------------------------------------------  ---------------------------
    Total                                      7.556ns (0.968ns logic, 6.588ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_header_buffer_len_7 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_46 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.450ns (Levels of Logic = 7)
  Clock Path Skew:      -0.037ns (1.298 - 1.335)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_header_buffer_len_7 to E2M/EC/tx_header_buffer_dest_add_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y75.BQ      Tcko                  0.450   E2M/EC/rx_header_buffer_len<7>
                                                       E2M/EC/rx_header_buffer_len_7
    SLICE_X76Y75.B1      net (fanout=5)        1.093   E2M/EC/rx_header_buffer_len<7>
    SLICE_X76Y75.B       Tilo                  0.094   E2M/EC/N3341
                                                       E2M/EC/rx_state_and0015135
    SLICE_X83Y75.A1      net (fanout=6)        1.033   E2M/EC/rx_state_and0015135
    SLICE_X83Y75.A       Tilo                  0.094   E2M/EC/rx_state_and0015171
                                                       E2M/EC/rx_state_and0015172
    SLICE_X73Y74.B1      net (fanout=2)        1.064   E2M/EC/N307
    SLICE_X73Y74.B       Tilo                  0.094   E2M/EC/N291
                                                       E2M/EC/tx_header_counter_mux0000<0>312
    SLICE_X73Y74.A5      net (fanout=5)        0.232   E2M/EC/N291
    SLICE_X73Y74.A       Tilo                  0.094   E2M/EC/N291
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115139
    SLICE_X73Y64.A6      net (fanout=3)        0.750   E2M/EC/N296
    SLICE_X73Y64.A       Tilo                  0.094   N835
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X72Y56.D2      net (fanout=97)       1.536   E2M/EC/N45
    SLICE_X72Y56.D       Tilo                  0.094   N769
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<46>30_SW1
    SLICE_X73Y56.B1      net (fanout=1)        0.701   N769
    SLICE_X73Y56.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_dest_add<47>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<46>35
                                                       E2M/EC/tx_header_buffer_dest_add_46
    -------------------------------------------------  ---------------------------
    Total                                      7.450ns (1.041ns logic, 6.409ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y18.ADDRBL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.755 - 0.603)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_2 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y93.CQ         Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr<3>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_2
    RAMB36_X3Y18.ADDRBL6    net (fanout=6)        0.336   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr<2>
    RAMB36_X3Y18.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.456ns (0.120ns logic, 0.336ns route)
                                                          (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y17.DIADIL9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/ethToFifoData_9 (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 0)
  Clock Path Skew:      0.221ns (0.766 - 0.545)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/ethToFifoData_9 to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X81Y86.BQ         Tcko                  0.414   E2M/EC/ethToFifoData<11>
                                                          E2M/EC/ethToFifoData_9
    RAMB36_X3Y17.DIADIL9    net (fanout=2)        0.496   E2M/EC/ethToFifoData<9>
    RAMB36_X3Y17.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.624ns (0.128ns logic, 0.496ns route)
                                                          (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/rx_header_buffer_src_add_16 (SLICE_X85Y59.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_header_buffer_src_add_8 (FF)
  Destination:          E2M/EC/rx_header_buffer_src_add_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (1.444 - 1.249)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_header_buffer_src_add_8 to E2M/EC/rx_header_buffer_src_add_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y61.AQ      Tcko                  0.414   E2M/EC/rx_header_buffer_src_add<11>
                                                       E2M/EC/rx_header_buffer_src_add_8
    SLICE_X85Y59.AX      net (fanout=3)        0.417   E2M/EC/rx_header_buffer_src_add<8>
    SLICE_X85Y59.CLK     Tckdi       (-Th)     0.229   E2M/EC/rx_header_buffer_src_add<19>
                                                       E2M/EC/rx_header_buffer_src_add_16
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.185ns logic, 0.417ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X2Y28.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Location pin: RAMB36_X2Y28.CLKARDCLKU
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X2Y19.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.054ns.
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X50Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          4.900ns
  Data Path Delay:      0.769ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y63.AQ      Tcko                  0.450   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X50Y63.BX      net (fanout=1)        0.330   E2M/delayCtrl0Reset<0>
    SLICE_X50Y63.CLK     Tdick                -0.011   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.769ns (0.439ns logic, 0.330ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X50Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y63.AQ      Tcko                  0.414   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X50Y63.BX      net (fanout=1)        0.303   E2M/delayCtrl0Reset<0>
    SLICE_X50Y63.CLK     Tckdi       (-Th)     0.231   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_0/SR
  Location pin: SLICE_X50Y63.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.900ns
  High pulse: 2.450ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_0/SR
  Location pin: SLICE_X50Y63.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_1/SR
  Location pin: SLICE_X50Y63.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 
5.888 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7270 paths analyzed, 2114 endpoints analyzed, 58 failing endpoints
 58 timing errors detected. (58 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 439.953ns.
--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_0 (SLICE_X10Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -144.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Destination:          sh/outputMemoryWriteData_0 (FF)
  Requirement:          1.963ns
  Data Path Delay:      1.533ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -144.879ns (1.906 - 146.785)
  Source Clock:         sh/testPUF/puf_map/picn/puf1/i2<0> rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf1/FDC1 to sh/outputMemoryWriteData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.DQ       Tcko                  0.450   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    SLICE_X5Y19.D6       net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf1/puf_out
    SLICE_X5Y19.D        Tilo                  0.094   sh/responseReg<0>
                                                       sh/testPUF/puf_map/picn/puf1/LUT1_inst_2
    SLICE_X10Y18.A6      net (fanout=2)        0.695   sh/responseReg<0>
    SLICE_X10Y18.CLK     Tas                   0.026   sh/outputMemoryWriteData<3>
                                                       sh/outputMemoryWriteData_mux0000<0>1
                                                       sh/outputMemoryWriteData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.533ns (0.570ns logic, 0.963ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_5 (SLICE_X22Y18.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -144.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf6/FDC1 (FF)
  Destination:          sh/outputMemoryWriteData_5 (FF)
  Requirement:          1.963ns
  Data Path Delay:      1.290ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -145.028ns (1.878 - 146.906)
  Source Clock:         sh/testPUF/puf_map/picn/puf6/i2<0> rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf6/FDC1 to sh/outputMemoryWriteData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf6/puf_out
                                                       sh/testPUF/puf_map/picn/puf6/FDC1
    SLICE_X25Y19.D6      net (fanout=1)        0.265   sh/testPUF/puf_map/picn/puf6/puf_out
    SLICE_X25Y19.D       Tilo                  0.094   sh/responseReg<5>
                                                       sh/testPUF/puf_map/picn/puf6/LUT1_inst_2
    SLICE_X22Y18.B6      net (fanout=2)        0.454   sh/responseReg<5>
    SLICE_X22Y18.CLK     Tas                   0.027   sh/outputMemoryWriteData<7>
                                                       sh/outputMemoryWriteData_mux0000<5>1
                                                       sh/outputMemoryWriteData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.290ns (0.571ns logic, 0.719ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_4 (SLICE_X22Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -144.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf5/FDC1 (FF)
  Destination:          sh/outputMemoryWriteData_4 (FF)
  Requirement:          1.963ns
  Data Path Delay:      1.289ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -144.995ns (1.878 - 146.873)
  Source Clock:         sh/testPUF/puf_map/picn/puf5/i2<0> rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf5/FDC1 to sh/outputMemoryWriteData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf5/puf_out
                                                       sh/testPUF/puf_map/picn/puf5/FDC1
    SLICE_X21Y19.D6      net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf5/puf_out
    SLICE_X21Y19.D       Tilo                  0.094   sh/responseReg<4>
                                                       sh/testPUF/puf_map/picn/puf5/LUT1_inst_2
    SLICE_X22Y18.A6      net (fanout=2)        0.451   sh/responseReg<4>
    SLICE_X22Y18.CLK     Tas                   0.026   sh/outputMemoryWriteData<7>
                                                       sh/outputMemoryWriteData_mux0000<4>1
                                                       sh/outputMemoryWriteData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (0.570ns logic, 0.719ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/op_mode_12 (SLICE_X24Y91.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/pc_challenge_12 (FF)
  Destination:          sh/op_mode_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (0.637 - 0.614)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/pc_challenge_12 to sh/op_mode_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y91.AQ      Tcko                  0.414   sh/pc_challenge<15>
                                                       sh/pc_challenge_12
    SLICE_X24Y91.AX      net (fanout=2)        0.288   sh/pc_challenge<12>
    SLICE_X24Y91.CLK     Tckdi       (-Th)     0.236   sh/op_mode<15>
                                                       sh/op_mode_12
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.178ns logic, 0.288ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point sh/op_mode_14 (SLICE_X24Y91.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/pc_challenge_14 (FF)
  Destination:          sh/op_mode_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (0.637 - 0.614)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/pc_challenge_14 to sh/op_mode_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y91.CQ      Tcko                  0.414   sh/pc_challenge<15>
                                                       sh/pc_challenge_14
    SLICE_X24Y91.CX      net (fanout=2)        0.288   sh/pc_challenge<14>
    SLICE_X24Y91.CLK     Tckdi       (-Th)     0.230   sh/op_mode<15>
                                                       sh/op_mode_14
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.184ns logic, 0.288ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T (RAMB36_X2Y18.ADDRBU2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/inputMemoryReadAdd_2 (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.667ns (Levels of Logic = 0)
  Clock Path Skew:      0.216ns (0.659 - 0.443)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/inputMemoryReadAdd_2 to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y92.CQ         Tcko                  0.414   sh/inputMemoryReadAdd<3>
                                                          sh/inputMemoryReadAdd_2
    RAMB36_X2Y18.ADDRBU2    net (fanout=67)       0.547   sh/inputMemoryReadAdd<2>
    RAMB36_X2Y18.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
    ----------------------------------------------------  ---------------------------
    Total                                         0.667ns (0.120ns logic, 0.547ns route)
                                                          (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.888ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.888ns
  Low pulse: 2.944ns
  Low pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Logical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 2.888ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.888ns
  High pulse: 2.944ns
  High pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Logical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Location pin: RAMB36_X2Y28.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_2 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.755ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.721 - 0.643)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_2 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y87.CQ         Tcko                  0.471   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_2
    RAMB36_X3Y16.DIBDIL2    net (fanout=3)        0.942   E2M/EC/sysACE_MPADD<2>
    RAMB36_X3Y16.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.755ns (0.813ns logic, 0.942ns route)
                                                          (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_5 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.755ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.721 - 0.638)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_5 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y88.CQ         Tcko                  0.471   E2M/EC/sysACE_MPADD<6>
                                                          E2M/EC/sysACE_MPADD_5
    RAMB36_X3Y16.DIBDIL5    net (fanout=3)        0.942   E2M/EC/sysACE_MPADD<5>
    RAMB36_X3Y16.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.755ns (0.813ns logic, 0.942ns route)
                                                          (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_1 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.590ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.721 - 0.643)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_1 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y87.BQ         Tcko                  0.471   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_1
    RAMB36_X3Y16.DIBDIL1    net (fanout=3)        0.777   E2M/EC/sysACE_MPADD<1>
    RAMB36_X3Y16.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.590ns (0.813ns logic, 0.777ns route)
                                                          (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACEToFifoWrite (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.501ns (Levels of Logic = 0)
  Clock Path Skew:      0.164ns (0.775 - 0.611)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACEToFifoWrite to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y82.BQ         Tcko                  0.414   E2M/EC/sysACEToFifoWrite
                                                          E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y16.ENBWRENL   net (fanout=2)        0.482   E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y16.CLKBWRCLKL Trckc_WREN  (-Th)     0.395   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.501ns (0.019ns logic, 0.482ns route)
                                                          (3.8% logic, 96.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y17.ENARDENL), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 0)
  Clock Path Skew:      0.205ns (0.762 - 0.557)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X89Y88.AQ         Tcko                  0.414   E2M/EC/fifoToSysACERead
                                                          E2M/EC/fifoToSysACERead
    RAMB36_X3Y17.ENARDENL   net (fanout=2)        0.566   E2M/EC/fifoToSysACERead
    RAMB36_X3Y17.CLKARDCLKL Trckc_RDEN  (-Th)     0.395   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.585ns (0.019ns logic, 0.566ns route)
                                                          (3.2% logic, 96.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 0)
  Clock Path Skew:      0.191ns (0.748 - 0.557)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X89Y88.AQ             Tcko                  0.414   E2M/EC/fifoToSysACERead
                                                              E2M/EC/fifoToSysACERead
    RAMB36_X3Y17.ENARDENL       net (fanout=2)        0.566   E2M/EC/fifoToSysACERead
    RAMB36_X3Y17.REGCLKARDRCLKL Trckc_RDEN  (-Th)     0.395   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                              E2M/EC/EthToSysACEFifo/FIFO18_inst
    --------------------------------------------------------  ---------------------------
    Total                                             0.585ns (0.019ns logic, 0.566ns route)
                                                              (3.2% logic, 96.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_0 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.719ns (Levels of Logic = 0)
  Clock Path Skew:      0.177ns (0.775 - 0.598)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_0 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y87.AQ         Tcko                  0.433   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_0
    RAMB36_X3Y16.DIBDIL0    net (fanout=3)        0.572   E2M/EC/sysACE_MPADD<0>
    RAMB36_X3Y16.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.719ns (0.147ns logic, 0.572ns route)
                                                          (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_WRCLK)
  Physical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Logical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Location pin: RAMB36_X3Y16.CLKBWRCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_RDCLK)
  Physical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Logical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Location pin: RAMB36_X3Y17.CLKARDCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 29.382ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.200ns
  Low pulse: 15.100ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: E2M/EC/sysACECounter<1>/CLK
  Logical resource: E2M/EC/sysACECounter_1/CK
  Location pin: SLICE_X84Y84.CLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.693ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.747ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      3.693ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y87.BQ      Tcko                  0.450   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.309   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.934   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.693ns (2.384ns logic, 1.309ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.395ns (data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Data Path Delay:      3.395ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y87.BQ      Tcko                  0.414   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.204   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.777   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (2.191ns logic, 1.204ns route)
                                                       (64.5% logic, 35.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.866ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.574ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      3.866ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y91.DQ      Tcko                  0.450   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.463   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.953   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      3.866ns (2.403ns logic, 1.463ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.553ns (data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Data Path Delay:      3.553ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y91.DQ      Tcko                  0.414   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.346   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.793   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      3.553ns (2.207ns logic, 1.346ns route)
                                                       (62.1% logic, 37.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" 
TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.847ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL12), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.313ns (requirement - data path)
  Source:               sysACE_MPDATA<12> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.847ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<12> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J5.I                    Tiopi                 0.922   sysACE_MPDATA<12>
                                                          sysACE_MPDATA<12>
                                                          E2M/EC/sysACEIO/IOBUF_B12/IBUF
    RAMB36_X3Y16.DIADIL12   net (fanout=1)        1.583   E2M/EC/sysACE_MPDATA_Out<12>
    RAMB36_X3Y16.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.847ns (1.264ns logic, 1.583ns route)
                                                          (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL9), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.334ns (requirement - data path)
  Source:               sysACE_MPDATA<9> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<9> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    L5.I                    Tiopi                 0.905   sysACE_MPDATA<9>
                                                          sysACE_MPDATA<9>
                                                          E2M/EC/sysACEIO/IOBUF_B9/IBUF
    RAMB36_X3Y16.DIADIL9    net (fanout=1)        1.579   E2M/EC/sysACE_MPDATA_Out<9>
    RAMB36_X3Y16.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.826ns (1.247ns logic, 1.579ns route)
                                                          (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL10), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.340ns (requirement - data path)
  Source:               sysACE_MPDATA<10> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.820ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<10> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    L4.I                    Tiopi                 0.912   sysACE_MPDATA<10>
                                                          sysACE_MPDATA<10>
                                                          E2M/EC/sysACEIO/IOBUF_B10/IBUF
    RAMB36_X3Y16.DIADIL10   net (fanout=1)        1.566   E2M/EC/sysACE_MPDATA_Out<10>
    RAMB36_X3Y16.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.820ns (1.254ns logic, 1.566ns route)
                                                          (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACEToFifoWrite (SLICE_X90Y82.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACEToFifoWrite (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.312ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACEToFifoWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y16.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X90Y82.B4      net (fanout=2)        0.560   E2M/EC/fromSysACEFifoFull
    SLICE_X90Y82.CLK     Tah         (-Th)     0.196   E2M/EC/sysACEToFifoWrite
                                                       E2M/EC/sysACEToFifoWrite_mux00001
                                                       E2M/EC/sysACEToFifoWrite
    -------------------------------------------------  ---------------------------
    Total                                      1.312ns (0.752ns logic, 0.560ns route)
                                                       (57.3% logic, 42.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACE_state_FSM_FFd1 (SLICE_X91Y84.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACE_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.459ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACE_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y16.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X91Y84.A5      net (fanout=2)        0.708   E2M/EC/fromSysACEFifoFull
    SLICE_X91Y84.CLK     Tah         (-Th)     0.197   E2M/EC/sysACE_state_FSM_FFd1
                                                       E2M/EC/sysACE_state_FSM_FFd1-In1
                                                       E2M/EC/sysACE_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.459ns (0.751ns logic, 0.708ns route)
                                                       (51.5% logic, 48.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL0), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.720ns (data path)
  Source:               sysACE_MPDATA<0> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.720ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<0> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    P9.I                    Tiopi                 0.835   sysACE_MPDATA<0>
                                                          sysACE_MPDATA<0>
                                                          E2M/EC/sysACEIO/IOBUF_B0/IBUF
    RAMB36_X3Y16.DIADIL0    net (fanout=1)        1.171   E2M/EC/sysACE_MPDATA_Out<0>
    RAMB36_X3Y16.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.720ns (0.549ns logic, 1.171ns route)
                                                          (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 
7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1872 paths analyzed, 437 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.313ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.363ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (1.598 - 1.513)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y194.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<4>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4
    TEMAC_X0Y0.PHYEMAC0RXD4  net (fanout=1)        6.596   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<4>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.363ns (0.767ns logic, 6.596ns route)
                                                           (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXER), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.026ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (1.598 - 1.505)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y186.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXER  net (fanout=1)        6.259   E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_ERROR         0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.026ns (0.767ns logic, 6.259ns route)
                                                           (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      6.699ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (1.598 - 1.513)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y195.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<3>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3
    TEMAC_X0Y0.PHYEMAC0RXD3  net (fanout=1)        5.932   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<3>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          6.699ns (0.767ns logic, 5.932ns route)
                                                           (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_0 (SLICE_X96Y96.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.676 - 0.652)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_0 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y96.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_0
    SLICE_X96Y96.AX      net (fanout=5)        0.301   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<0>
    SLICE_X96Y96.CLK     Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.178ns logic, 0.301ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_4 (SLICE_X96Y97.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.678 - 0.654)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_4 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y97.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_4
    SLICE_X96Y97.AX      net (fanout=5)        0.303   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<4>
    SLICE_X96Y97.CLK     Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.178ns logic, 0.303ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_2 (SLICE_X96Y96.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.676 - 0.652)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_2 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y96.CQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_2
    SLICE_X96Y96.CX      net (fanout=5)        0.302   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<2>
    SLICE_X96Y96.CLK     Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.184ns logic, 0.302ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL
  Location pin: RAMB36_X3Y19.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL
  Location pin: RAMB36_X3Y19.REGCLKARDRCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X3Y18.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.230ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (SLICE_X90Y48.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.230ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y53.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X90Y48.DX      net (fanout=2)        0.778   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X90Y48.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.230ns (0.452ns logic, 0.778ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X90Y42.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.993ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y42.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X90Y42.DX      net (fanout=1)        0.541   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X90Y42.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      0.993ns (0.452ns logic, 0.541ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (SLICE_X82Y40.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.933ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y40.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X82Y40.DX      net (fanout=2)        0.481   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X82Y40.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.452ns logic, 0.481ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (SLICE_X87Y40.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y40.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X87Y40.D4      net (fanout=2)        0.337   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X87Y40.CLK     Tah         (-Th)     0.195   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.219ns logic, 0.337ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (SLICE_X94Y53.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.566ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.566ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y53.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X94Y53.A4      net (fanout=2)        0.349   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X94Y53.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.566ns (0.217ns logic, 0.349ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (SLICE_X90Y34.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.568ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.568ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y34.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X90Y34.A4      net (fanout=2)        0.351   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X90Y34.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.568ns (0.217ns logic, 0.351ns route)
                                                       (38.2% logic, 61.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.800ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X56Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.800ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y44.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X67Y44.C6      net (fanout=3)        0.600   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X67Y44.CMUX    Tilo                  0.392   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X56Y47.SR      net (fanout=1)        0.813   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X56Y47.CLK     Tsrck                 0.545   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (1.387ns logic, 1.413ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X66Y44.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.786ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y44.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X66Y44.B1      net (fanout=3)        1.195   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X66Y44.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X66Y44.A1      net (fanout=1)        1.021   N20
    SLICE_X66Y44.CLK     Tas                   0.026   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.786ns (0.570ns logic, 2.216ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X92Y44.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.430ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y44.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X92Y44.DX      net (fanout=3)        0.985   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X92Y44.CLK     Tdick                -0.005   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.430ns (0.445ns logic, 0.985ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X92Y44.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.091ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y44.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X92Y44.DX      net (fanout=3)        0.907   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X92Y44.CLK     Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.091ns (0.184ns logic, 0.907ns route)
                                                       (16.9% logic, 83.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X56Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.279ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y44.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X67Y44.C6      net (fanout=3)        0.552   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X67Y44.CMUX    Tilo                  0.361   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X56Y47.SR      net (fanout=1)        0.748   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X56Y47.CLK     Tcksr       (-Th)    -0.204   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      2.279ns (0.979ns logic, 1.300ns route)
                                                       (43.0% logic, 57.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X66Y44.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.344ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y44.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X66Y44.B1      net (fanout=3)        1.100   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X66Y44.B       Tilo                  0.087   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X66Y44.A1      net (fanout=1)        0.940   N20
    SLICE_X66Y44.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.344ns (0.304ns logic, 2.040ns route)
                                                       (13.0% logic, 87.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 170 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.998ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_7 (SLICE_X102Y31.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.998ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y46.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X101Y46.B5     net (fanout=2)        0.837   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X101Y46.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X100Y33.A1     net (fanout=2)        1.548   N4
    SLICE_X100Y33.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X101Y33.A6     net (fanout=13)       0.171   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X101Y33.A      Tilo                  0.094   N87
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X102Y31.CE     net (fanout=4)        0.481   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X102Y31.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<10>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      3.998ns (0.961ns logic, 3.037ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8 (SLICE_X102Y31.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.998ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y46.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X101Y46.B5     net (fanout=2)        0.837   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X101Y46.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X100Y33.A1     net (fanout=2)        1.548   N4
    SLICE_X100Y33.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X101Y33.A6     net (fanout=13)       0.171   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X101Y33.A      Tilo                  0.094   N87
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X102Y31.CE     net (fanout=4)        0.481   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X102Y31.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<10>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      3.998ns (0.961ns logic, 3.037ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9 (SLICE_X102Y31.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.998ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y46.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X101Y46.B5     net (fanout=2)        0.837   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X101Y46.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X100Y33.A1     net (fanout=2)        1.548   N4
    SLICE_X100Y33.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X101Y33.A6     net (fanout=13)       0.171   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X101Y33.A      Tilo                  0.094   N87
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X102Y31.CE     net (fanout=4)        0.481   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X102Y31.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<10>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      3.998ns (0.961ns logic, 3.037ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP "tx_metastable_0" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4 (SLICE_X90Y28.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.626ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y30.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    SLICE_X90Y28.A6      net (fanout=2)        0.283   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<4>
    SLICE_X90Y28.CLK     Tah         (-Th)     0.071   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut<4>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.343ns logic, 0.283ns route)
                                                       (54.8% logic, 45.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_8 (SLICE_X90Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.627ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y31.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8
    SLICE_X90Y29.A6      net (fanout=2)        0.284   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<8>
    SLICE_X90Y29.CLK     Tah         (-Th)     0.071   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut<8>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_xor<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_8
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.343ns logic, 0.284ns route)
                                                       (54.7% logic, 45.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (SLICE_X79Y40.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.634ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y40.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X79Y40.AX      net (fanout=1)        0.449   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X79Y40.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.185ns logic, 0.449ns route)
                                                       (29.2% logic, 70.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.338ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (SLICE_X91Y29.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.174ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.563 - 0.645)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y31.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2
    SLICE_X91Y29.CX      net (fanout=1)        0.720   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<2>
    SLICE_X91Y29.CLK     Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      1.174ns (0.454ns logic, 0.720ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (SLICE_X90Y30.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.185ns (Levels of Logic = 0)
  Clock Path Skew:      -0.049ns (0.589 - 0.638)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y31.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4
    SLICE_X90Y30.AX      net (fanout=1)        0.743   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<4>
    SLICE_X90Y30.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.185ns (0.442ns logic, 0.743ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (SLICE_X91Y29.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.150ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.563 - 0.645)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y31.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0
    SLICE_X91Y29.AX      net (fanout=1)        0.708   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<0>
    SLICE_X91Y29.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      1.150ns (0.442ns logic, 0.708ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO TIMEGRP         "tx_addr_wr_0" 10 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (SLICE_X90Y30.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.668ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.708ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.040ns (0.633 - 0.593)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y31.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5
    SLICE_X90Y30.BX      net (fanout=1)        0.525   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<5>
    SLICE_X90Y30.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.708ns (0.183ns logic, 0.525ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7 (SLICE_X90Y30.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.673ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.713ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.040ns (0.633 - 0.593)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y31.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7
    SLICE_X90Y30.DX      net (fanout=1)        0.518   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
    SLICE_X90Y30.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.713ns (0.195ns logic, 0.518ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (SLICE_X90Y31.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.690ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.705ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.015ns (0.640 - 0.625)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y31.CQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10
    SLICE_X90Y31.CX      net (fanout=1)        0.509   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<10>
    SLICE_X90Y31.CLK     Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.705ns (0.196ns logic, 0.509ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.147ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X85Y90.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.147ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y94.CQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X85Y90.BX      net (fanout=2)        0.687   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X85Y90.CLK     Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.147ns (0.460ns logic, 0.687ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X85Y90.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.834ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.834ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y94.CQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X85Y90.BX      net (fanout=2)        0.632   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X85Y90.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.834ns (0.202ns logic, 0.632ns route)
                                                       (24.2% logic, 75.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"rx_metastable_0" 5 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.048ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (SLICE_X79Y90.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.907ns (Levels of Logic = 0)
  Clock Path Skew:      -0.059ns (0.519 - 0.578)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y90.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X79Y90.AX      net (fanout=1)        0.465   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X79Y90.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.907ns (0.442ns logic, 0.465ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2 (SLICE_X93Y100.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.993ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (1.391 - 1.402)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y97.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2
    SLICE_X93Y100.CX     net (fanout=1)        0.539   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<2>
    SLICE_X93Y100.CLK    Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2
    -------------------------------------------------  ---------------------------
    Total                                      0.993ns (0.454ns logic, 0.539ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X93Y100.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.952ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (1.391 - 1.402)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y97.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1
    SLICE_X93Y100.BX     net (fanout=1)        0.513   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<1>
    SLICE_X93Y100.CLK    Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1
    -------------------------------------------------  ---------------------------
    Total                                      0.952ns (0.439ns logic, 0.513ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP "rx_metastable_0" 5 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (SLICE_X93Y100.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.192ns (1.496 - 1.304)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y97.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0
    SLICE_X93Y100.AX     net (fanout=1)        0.416   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<0>
    SLICE_X93Y100.CLK    Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.185ns logic, 0.416ns route)
                                                       (30.8% logic, 69.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X93Y100.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.612ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.192ns (1.496 - 1.304)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y97.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3
    SLICE_X93Y100.DX     net (fanout=1)        0.417   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
    SLICE_X93Y100.CLK    Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3
    -------------------------------------------------  ---------------------------
    Total                                      0.612ns (0.195ns logic, 0.417ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X92Y99.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.011ns (0.156 - 0.145)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y99.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9
    SLICE_X92Y99.BX      net (fanout=1)        0.282   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<9>
    SLICE_X92Y99.CLK     Tckdi       (-Th)     0.242   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.172ns logic, 0.282ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" 
TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 48358 paths analyzed, 609 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.854ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_read_len_10 (SLICE_X54Y63.D1), 991 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_6 (FF)
  Destination:          E2M/EC/tx_read_len_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.854ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_6 to E2M/EC/tx_read_len_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y63.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_6
    SLICE_X48Y61.C1      net (fanout=6)        1.080   E2M/EC/tx_curr_bytes_left<6>
    SLICE_X48Y61.COUT    Topcyc                0.409   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<6>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X48Y62.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X48Y62.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y63.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y63.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y64.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y64.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y65.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y65.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X48Y66.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X48Y66.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X48Y67.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X48Y67.AMUX    Tcina                 0.274   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X46Y64.B1      net (fanout=2)        1.434   E2M/EC/_sub0001<28>
    SLICE_X46Y64.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X57Y66.A1      net (fanout=6)        1.795   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X57Y66.A       Tilo                  0.094   E2M/EC/tx_read_len<5>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X54Y63.D1      net (fanout=11)       1.072   E2M/EC/N55
    SLICE_X54Y63.CLK     Tas                   0.028   E2M/EC/tx_read_len<10>
                                                       E2M/EC/tx_read_len_mux0000<5>52
                                                       E2M/EC/tx_read_len_10
    -------------------------------------------------  ---------------------------
    Total                                      7.854ns (2.473ns logic, 5.381ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_1 (FF)
  Destination:          E2M/EC/tx_read_len_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.774ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_1 to E2M/EC/tx_read_len_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y65.AQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<0>
                                                       E2M/EC/tx_curr_bytes_left_1
    SLICE_X48Y60.B5      net (fanout=6)        0.801   E2M/EC/tx_curr_bytes_left<1>
    SLICE_X48Y60.COUT    Topcyb                0.483   E2M/EC/Msub__sub0001_cy<3>
                                                       E2M/EC/Msub__sub0001_lut<1>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X48Y61.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X48Y61.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X48Y62.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X48Y62.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y63.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y63.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y64.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y64.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y65.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y65.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X48Y66.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X48Y66.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X48Y67.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X48Y67.AMUX    Tcina                 0.274   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X46Y64.B1      net (fanout=2)        1.434   E2M/EC/_sub0001<28>
    SLICE_X46Y64.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X57Y66.A1      net (fanout=6)        1.795   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X57Y66.A       Tilo                  0.094   E2M/EC/tx_read_len<5>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X54Y63.D1      net (fanout=11)       1.072   E2M/EC/N55
    SLICE_X54Y63.CLK     Tas                   0.028   E2M/EC/tx_read_len<10>
                                                       E2M/EC/tx_read_len_mux0000<5>52
                                                       E2M/EC/tx_read_len_10
    -------------------------------------------------  ---------------------------
    Total                                      7.774ns (2.672ns logic, 5.102ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_6 (FF)
  Destination:          E2M/EC/tx_read_len_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.766ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_6 to E2M/EC/tx_read_len_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y63.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_6
    SLICE_X48Y61.C1      net (fanout=6)        1.080   E2M/EC/tx_curr_bytes_left<6>
    SLICE_X48Y61.COUT    Topcyc                0.409   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<6>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X48Y62.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X48Y62.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y63.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y63.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y64.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y64.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y65.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y65.BMUX    Tcinb                 0.342   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X46Y64.A1      net (fanout=2)        1.474   E2M/EC/_sub0001<21>
    SLICE_X46Y64.CMUX    Topac                 0.710   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<4>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X57Y66.A1      net (fanout=6)        1.795   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X57Y66.A       Tilo                  0.094   E2M/EC/tx_read_len<5>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X54Y63.D1      net (fanout=11)       1.072   E2M/EC/N55
    SLICE_X54Y63.CLK     Tas                   0.028   E2M/EC/tx_read_len<10>
                                                       E2M/EC/tx_read_len_mux0000<5>52
                                                       E2M/EC/tx_read_len_10
    -------------------------------------------------  ---------------------------
    Total                                      7.766ns (2.345ns logic, 5.421ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_6 (SLICE_X61Y68.B1), 991 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_6 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.838ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_6 to E2M/EC/tx_header_buffer_len_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y63.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_6
    SLICE_X48Y61.C1      net (fanout=6)        1.080   E2M/EC/tx_curr_bytes_left<6>
    SLICE_X48Y61.COUT    Topcyc                0.409   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<6>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X48Y62.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X48Y62.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y63.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y63.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y64.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y64.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y65.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y65.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X48Y66.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X48Y66.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X48Y67.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X48Y67.AMUX    Tcina                 0.274   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X46Y64.B1      net (fanout=2)        1.434   E2M/EC/_sub0001<28>
    SLICE_X46Y64.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X57Y66.A1      net (fanout=6)        1.795   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X57Y66.A       Tilo                  0.094   E2M/EC/tx_read_len<5>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X61Y68.B1      net (fanout=11)       1.057   E2M/EC/N55
    SLICE_X61Y68.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_mux0000<6>
                                                       E2M/EC/tx_header_buffer_len_6
    -------------------------------------------------  ---------------------------
    Total                                      7.838ns (2.472ns logic, 5.366ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.758ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_1 to E2M/EC/tx_header_buffer_len_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y65.AQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<0>
                                                       E2M/EC/tx_curr_bytes_left_1
    SLICE_X48Y60.B5      net (fanout=6)        0.801   E2M/EC/tx_curr_bytes_left<1>
    SLICE_X48Y60.COUT    Topcyb                0.483   E2M/EC/Msub__sub0001_cy<3>
                                                       E2M/EC/Msub__sub0001_lut<1>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X48Y61.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X48Y61.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X48Y62.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X48Y62.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y63.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y63.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y64.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y64.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y65.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y65.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X48Y66.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X48Y66.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X48Y67.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X48Y67.AMUX    Tcina                 0.274   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X46Y64.B1      net (fanout=2)        1.434   E2M/EC/_sub0001<28>
    SLICE_X46Y64.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X57Y66.A1      net (fanout=6)        1.795   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X57Y66.A       Tilo                  0.094   E2M/EC/tx_read_len<5>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X61Y68.B1      net (fanout=11)       1.057   E2M/EC/N55
    SLICE_X61Y68.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_mux0000<6>
                                                       E2M/EC/tx_header_buffer_len_6
    -------------------------------------------------  ---------------------------
    Total                                      7.758ns (2.671ns logic, 5.087ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_6 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.750ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_6 to E2M/EC/tx_header_buffer_len_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y63.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_6
    SLICE_X48Y61.C1      net (fanout=6)        1.080   E2M/EC/tx_curr_bytes_left<6>
    SLICE_X48Y61.COUT    Topcyc                0.409   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<6>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X48Y62.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X48Y62.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y63.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X48Y63.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y64.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X48Y64.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y65.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X48Y65.BMUX    Tcinb                 0.342   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X46Y64.A1      net (fanout=2)        1.474   E2M/EC/_sub0001<21>
    SLICE_X46Y64.CMUX    Topac                 0.710   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<4>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X57Y66.A1      net (fanout=6)        1.795   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X57Y66.A       Tilo                  0.094   E2M/EC/tx_read_len<5>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X61Y68.B1      net (fanout=11)       1.057   E2M/EC/N55
    SLICE_X61Y68.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_mux0000<6>
                                                       E2M/EC/tx_header_buffer_len_6
    -------------------------------------------------  ---------------------------
    Total                                      7.750ns (2.344ns logic, 5.406ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_1 (SLICE_X76Y64.D1), 50 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_12 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.760ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_12 to E2M/EC/tx_header_buffer_dest_add_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y67.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<12>
                                                       E2M/EC/tx_curr_bytes_left_12
    SLICE_X53Y66.D2      net (fanout=6)        1.282   E2M/EC/tx_curr_bytes_left<12>
    SLICE_X53Y66.D       Tilo                  0.094   E2M/EC/tx_curr_bytes_left<10>
                                                       E2M/EC/tx_state_cmp_eq002770
    SLICE_X55Y67.A1      net (fanout=1)        0.848   E2M/EC/tx_state_cmp_eq002770
    SLICE_X55Y67.A       Tilo                  0.094   N588
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X64Y71.B4      net (fanout=22)       1.103   E2M/EC/tx_state_cmp_eq0027
    SLICE_X64Y71.B       Tilo                  0.094   E2M/EC/tx_state_cmp_eq0024
                                                       E2M/EC/N305
    SLICE_X80Y64.A3      net (fanout=91)       1.522   E2M/EC/N305
    SLICE_X80Y64.A       Tilo                  0.094   E2M/EC/rx_header_buffer_src_add<3>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<1>4
    SLICE_X75Y64.B1      net (fanout=2)        1.018   E2M/EC/tx_header_buffer_dest_add_mux0000<1>4
    SLICE_X75Y64.B       Tilo                  0.094   N754
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<1>30_SW1
    SLICE_X76Y64.D1      net (fanout=1)        1.057   N856
    SLICE_X76Y64.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<1>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<1>35
                                                       E2M/EC/tx_header_buffer_dest_add_1
    -------------------------------------------------  ---------------------------
    Total                                      7.760ns (0.930ns logic, 6.830ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_8 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.713ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_8 to E2M/EC/tx_header_buffer_dest_add_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y63.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_8
    SLICE_X53Y65.C1      net (fanout=6)        1.202   E2M/EC/tx_curr_bytes_left<8>
    SLICE_X53Y65.C       Tilo                  0.094   E2M/EC/N105
                                                       E2M/EC/tx_state_cmp_eq002734
    SLICE_X55Y67.A2      net (fanout=1)        0.881   E2M/EC/tx_state_cmp_eq002734
    SLICE_X55Y67.A       Tilo                  0.094   N588
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X64Y71.B4      net (fanout=22)       1.103   E2M/EC/tx_state_cmp_eq0027
    SLICE_X64Y71.B       Tilo                  0.094   E2M/EC/tx_state_cmp_eq0024
                                                       E2M/EC/N305
    SLICE_X80Y64.A3      net (fanout=91)       1.522   E2M/EC/N305
    SLICE_X80Y64.A       Tilo                  0.094   E2M/EC/rx_header_buffer_src_add<3>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<1>4
    SLICE_X75Y64.B1      net (fanout=2)        1.018   E2M/EC/tx_header_buffer_dest_add_mux0000<1>4
    SLICE_X75Y64.B       Tilo                  0.094   N754
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<1>30_SW1
    SLICE_X76Y64.D1      net (fanout=1)        1.057   N856
    SLICE_X76Y64.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<1>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<1>35
                                                       E2M/EC/tx_header_buffer_dest_add_1
    -------------------------------------------------  ---------------------------
    Total                                      7.713ns (0.930ns logic, 6.783ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_7 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.380ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_7 to E2M/EC/tx_header_buffer_dest_add_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y63.BQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_7
    SLICE_X53Y65.C4      net (fanout=6)        0.869   E2M/EC/tx_curr_bytes_left<7>
    SLICE_X53Y65.C       Tilo                  0.094   E2M/EC/N105
                                                       E2M/EC/tx_state_cmp_eq002734
    SLICE_X55Y67.A2      net (fanout=1)        0.881   E2M/EC/tx_state_cmp_eq002734
    SLICE_X55Y67.A       Tilo                  0.094   N588
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X64Y71.B4      net (fanout=22)       1.103   E2M/EC/tx_state_cmp_eq0027
    SLICE_X64Y71.B       Tilo                  0.094   E2M/EC/tx_state_cmp_eq0024
                                                       E2M/EC/N305
    SLICE_X80Y64.A3      net (fanout=91)       1.522   E2M/EC/N305
    SLICE_X80Y64.A       Tilo                  0.094   E2M/EC/rx_header_buffer_src_add<3>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<1>4
    SLICE_X75Y64.B1      net (fanout=2)        1.018   E2M/EC/tx_header_buffer_dest_add_mux0000<1>4
    SLICE_X75Y64.B       Tilo                  0.094   N754
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<1>30_SW1
    SLICE_X76Y64.D1      net (fanout=1)        1.057   N856
    SLICE_X76Y64.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<1>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<1>35
                                                       E2M/EC/tx_header_buffer_dest_add_1
    -------------------------------------------------  ---------------------------
    Total                                      7.380ns (0.930ns logic, 6.450ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_0 (SLICE_X61Y70.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_0 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_0 to E2M/EC/tx_header_buffer_len_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y70.AQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/tx_header_buffer_len_0
    SLICE_X61Y70.A6      net (fanout=2)        0.259   E2M/EC/tx_header_buffer_len<0>
    SLICE_X61Y70.CLK     Tah         (-Th)     0.197   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>76
                                                       E2M/EC/tx_header_buffer_len_0
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.217ns logic, 0.259ns route)
                                                       (45.6% logic, 54.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_8 (SLICE_X47Y70.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_packet_payload_8 (FF)
  Destination:          E2M/EC/tx_packet_payload_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_packet_payload_8 to E2M/EC/tx_packet_payload_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y70.AQ      Tcko                  0.414   E2M/EC/tx_packet_payload<11>
                                                       E2M/EC/tx_packet_payload_8
    SLICE_X47Y70.A6      net (fanout=2)        0.264   E2M/EC/tx_packet_payload<8>
    SLICE_X47Y70.CLK     Tah         (-Th)     0.197   E2M/EC/tx_packet_payload<11>
                                                       E2M/EC/tx_packet_payload_8_mux0000
                                                       E2M/EC/tx_packet_payload_8
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.217ns logic, 0.264ns route)
                                                       (45.1% logic, 54.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_13 (SLICE_X60Y69.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_13 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.506ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_13 to E2M/EC/tx_header_buffer_len_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y69.BQ      Tcko                  0.433   E2M/EC/tx_header_buffer_len<15>
                                                       E2M/EC/tx_header_buffer_len_13
    SLICE_X60Y69.B6      net (fanout=2)        0.295   E2M/EC/tx_header_buffer_len<13>
    SLICE_X60Y69.CLK     Tah         (-Th)     0.222   E2M/EC/tx_header_buffer_len<15>
                                                       E2M/EC/tx_header_buffer_len_mux0000<13>1
                                                       E2M/EC/tx_header_buffer_len_13
    -------------------------------------------------  ---------------------------
    Total                                      0.506ns (0.211ns logic, 0.295ns route)
                                                       (41.7% logic, 58.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP 
"userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.003ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X33Y66.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.003ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y69.AQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X32Y67.A2      net (fanout=3)        0.804   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X32Y67.A       Tilo                  0.094   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X33Y66.CE      net (fanout=1)        0.426   E2M/EC/userLogicReset_not0001
    SLICE_X33Y66.CLK     Tceck                 0.229   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      2.003ns (0.773ns logic, 1.230ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X33Y68.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.743ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y69.AQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X32Y68.A4      net (fanout=3)        0.548   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X32Y68.A       Tilo                  0.094   E2M/EC/userRunRegisterUserSide_xor0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X33Y68.CE      net (fanout=1)        0.422   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X33Y68.CLK     Tceck                 0.229   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.743ns (0.773ns logic, 0.970ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP "userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X33Y68.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.440ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y69.AQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X32Y68.A4      net (fanout=3)        0.504   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X32Y68.A       Tilo                  0.087   E2M/EC/userRunRegisterUserSide_xor0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X33Y68.CE      net (fanout=1)        0.389   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X33Y68.CLK     Tckce       (-Th)    -0.046   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.440ns (0.547ns logic, 0.893ns route)
                                                       (38.0% logic, 62.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X33Y66.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.679ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.679ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y69.AQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X32Y67.A2      net (fanout=3)        0.740   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X32Y67.A       Tilo                  0.087   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X33Y66.CE      net (fanout=1)        0.392   E2M/EC/userLogicReset_not0001
    SLICE_X33Y66.CLK     Tckce       (-Th)    -0.046   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.679ns (0.547ns logic, 1.132ns route)
                                                       (32.6% logic, 67.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "FFS" 8 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12319 paths analyzed, 3238 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.896ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_36 (SLICE_X88Y72.B2), 18 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.896ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_header_buffer_src_add_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y47.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X66Y70.A1      net (fanout=21)       1.890   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X66Y70.A       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X55Y67.B3      net (fanout=194)      1.643   E2M/tx_ll_dst_rdy_in
    SLICE_X55Y67.B       Tilo                  0.094   N588
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X73Y64.A3      net (fanout=6)        1.247   E2M/EC/N97
    SLICE_X73Y64.A       Tilo                  0.094   N835
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X77Y74.C5      net (fanout=97)       0.862   E2M/EC/N45
    SLICE_X77Y74.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X88Y72.B2      net (fanout=25)       1.404   E2M/EC/N01
    SLICE_X88Y72.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_src_add<38>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<36>1
                                                       E2M/EC/tx_header_buffer_src_add_36
    -------------------------------------------------  ---------------------------
    Total                                      7.896ns (0.850ns logic, 7.046ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.613ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_src_add_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y82.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X61Y77.A3      net (fanout=112)      1.683   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X61Y77.A       Tilo                  0.094   E2M/EC/executeAfterReceive_not0001
                                                       E2M/EC/rx_state_cmp_eq0032247_SW2
    SLICE_X63Y75.B4      net (fanout=1)        0.663   N1023
    SLICE_X63Y75.B       Tilo                  0.094   E2M/EC/N137
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X70Y72.A3      net (fanout=23)       0.855   E2M/EC/N259
    SLICE_X70Y72.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X73Y64.A2      net (fanout=1)        1.223   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X73Y64.A       Tilo                  0.094   N835
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X77Y74.C5      net (fanout=97)       0.862   E2M/EC/N45
    SLICE_X77Y74.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X88Y72.B2      net (fanout=25)       1.404   E2M/EC/N01
    SLICE_X88Y72.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_src_add<38>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<36>1
                                                       E2M/EC/tx_header_buffer_src_add_36
    -------------------------------------------------  ---------------------------
    Total                                      7.613ns (0.923ns logic, 6.690ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.581ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_header_buffer_src_add_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y43.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X66Y70.A3      net (fanout=23)       1.596   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X66Y70.A       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X55Y67.B3      net (fanout=194)      1.643   E2M/tx_ll_dst_rdy_in
    SLICE_X55Y67.B       Tilo                  0.094   N588
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X73Y64.A3      net (fanout=6)        1.247   E2M/EC/N97
    SLICE_X73Y64.A       Tilo                  0.094   N835
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X77Y74.C5      net (fanout=97)       0.862   E2M/EC/N45
    SLICE_X77Y74.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X88Y72.B2      net (fanout=25)       1.404   E2M/EC/N01
    SLICE_X88Y72.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_src_add<38>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<36>1
                                                       E2M/EC/tx_header_buffer_src_add_36
    -------------------------------------------------  ---------------------------
    Total                                      7.581ns (0.829ns logic, 6.752ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_46 (SLICE_X73Y56.B1), 22 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_46 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.891ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_header_buffer_dest_add_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y47.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X66Y70.A1      net (fanout=21)       1.890   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X66Y70.A       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X55Y67.B3      net (fanout=194)      1.643   E2M/tx_ll_dst_rdy_in
    SLICE_X55Y67.B       Tilo                  0.094   N588
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X73Y64.A3      net (fanout=6)        1.247   E2M/EC/N97
    SLICE_X73Y64.A       Tilo                  0.094   N835
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X72Y56.D2      net (fanout=97)       1.536   E2M/EC/N45
    SLICE_X72Y56.D       Tilo                  0.094   N769
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<46>30_SW1
    SLICE_X73Y56.B1      net (fanout=1)        0.701   N769
    SLICE_X73Y56.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_dest_add<47>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<46>35
                                                       E2M/EC/tx_header_buffer_dest_add_46
    -------------------------------------------------  ---------------------------
    Total                                      7.891ns (0.874ns logic, 7.017ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_46 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.608ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_dest_add_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y82.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X61Y77.A3      net (fanout=112)      1.683   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X61Y77.A       Tilo                  0.094   E2M/EC/executeAfterReceive_not0001
                                                       E2M/EC/rx_state_cmp_eq0032247_SW2
    SLICE_X63Y75.B4      net (fanout=1)        0.663   N1023
    SLICE_X63Y75.B       Tilo                  0.094   E2M/EC/N137
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X70Y72.A3      net (fanout=23)       0.855   E2M/EC/N259
    SLICE_X70Y72.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X73Y64.A2      net (fanout=1)        1.223   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X73Y64.A       Tilo                  0.094   N835
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X72Y56.D2      net (fanout=97)       1.536   E2M/EC/N45
    SLICE_X72Y56.D       Tilo                  0.094   N769
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<46>30_SW1
    SLICE_X73Y56.B1      net (fanout=1)        0.701   N769
    SLICE_X73Y56.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_dest_add<47>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<46>35
                                                       E2M/EC/tx_header_buffer_dest_add_46
    -------------------------------------------------  ---------------------------
    Total                                      7.608ns (0.947ns logic, 6.661ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_46 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.576ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_header_buffer_dest_add_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y43.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X66Y70.A3      net (fanout=23)       1.596   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X66Y70.A       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X55Y67.B3      net (fanout=194)      1.643   E2M/tx_ll_dst_rdy_in
    SLICE_X55Y67.B       Tilo                  0.094   N588
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X73Y64.A3      net (fanout=6)        1.247   E2M/EC/N97
    SLICE_X73Y64.A       Tilo                  0.094   N835
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X72Y56.D2      net (fanout=97)       1.536   E2M/EC/N45
    SLICE_X72Y56.D       Tilo                  0.094   N769
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<46>30_SW1
    SLICE_X73Y56.B1      net (fanout=1)        0.701   N769
    SLICE_X73Y56.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_dest_add<47>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<46>35
                                                       E2M/EC/tx_header_buffer_dest_add_46
    -------------------------------------------------  ---------------------------
    Total                                      7.576ns (0.853ns logic, 6.723ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_28 (SLICE_X89Y72.B2), 18 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.881ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_header_buffer_src_add_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y47.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X66Y70.A1      net (fanout=21)       1.890   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X66Y70.A       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X55Y67.B3      net (fanout=194)      1.643   E2M/tx_ll_dst_rdy_in
    SLICE_X55Y67.B       Tilo                  0.094   N588
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X73Y64.A3      net (fanout=6)        1.247   E2M/EC/N97
    SLICE_X73Y64.A       Tilo                  0.094   N835
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X77Y74.C5      net (fanout=97)       0.862   E2M/EC/N45
    SLICE_X77Y74.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X89Y72.B2      net (fanout=25)       1.365   E2M/EC/N01
    SLICE_X89Y72.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_src_add<30>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<28>1
                                                       E2M/EC/tx_header_buffer_src_add_28
    -------------------------------------------------  ---------------------------
    Total                                      7.881ns (0.874ns logic, 7.007ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.598ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_src_add_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y82.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X61Y77.A3      net (fanout=112)      1.683   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X61Y77.A       Tilo                  0.094   E2M/EC/executeAfterReceive_not0001
                                                       E2M/EC/rx_state_cmp_eq0032247_SW2
    SLICE_X63Y75.B4      net (fanout=1)        0.663   N1023
    SLICE_X63Y75.B       Tilo                  0.094   E2M/EC/N137
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X70Y72.A3      net (fanout=23)       0.855   E2M/EC/N259
    SLICE_X70Y72.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X73Y64.A2      net (fanout=1)        1.223   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X73Y64.A       Tilo                  0.094   N835
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X77Y74.C5      net (fanout=97)       0.862   E2M/EC/N45
    SLICE_X77Y74.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X89Y72.B2      net (fanout=25)       1.365   E2M/EC/N01
    SLICE_X89Y72.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_src_add<30>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<28>1
                                                       E2M/EC/tx_header_buffer_src_add_28
    -------------------------------------------------  ---------------------------
    Total                                      7.598ns (0.947ns logic, 6.651ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.566ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_header_buffer_src_add_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y43.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X66Y70.A3      net (fanout=23)       1.596   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X66Y70.A       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X55Y67.B3      net (fanout=194)      1.643   E2M/tx_ll_dst_rdy_in
    SLICE_X55Y67.B       Tilo                  0.094   N588
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X73Y64.A3      net (fanout=6)        1.247   E2M/EC/N97
    SLICE_X73Y64.A       Tilo                  0.094   N835
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X77Y74.C5      net (fanout=97)       0.862   E2M/EC/N45
    SLICE_X77Y74.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X89Y72.B2      net (fanout=25)       1.365   E2M/EC/N01
    SLICE_X89Y72.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_src_add<30>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<28>1
                                                       E2M/EC/tx_header_buffer_src_add_28
    -------------------------------------------------  ---------------------------
    Total                                      7.566ns (0.853ns logic, 6.713ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "FFS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_5 (SLICE_X57Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_4 (FF)
  Destination:          E2M/delayCtrl0Reset_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_4 to E2M/delayCtrl0Reset_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y63.AQ      Tcko                  0.414   E2M/delayCtrl0Reset<7>
                                                       E2M/delayCtrl0Reset_4
    SLICE_X57Y63.BX      net (fanout=1)        0.282   E2M/delayCtrl0Reset<4>
    SLICE_X57Y63.CLK     Tckdi       (-Th)     0.231   E2M/delayCtrl0Reset<7>
                                                       E2M/delayCtrl0Reset_5
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/tx_pre_reset_0_i_5 (SLICE_X95Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/tx_pre_reset_0_i_4 (FF)
  Destination:          E2M/emac_ll/tx_pre_reset_0_i_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/tx_pre_reset_0_i_4 to E2M/emac_ll/tx_pre_reset_0_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y39.AQ      Tcko                  0.414   E2M/emac_ll/tx_pre_reset_0_i<5>
                                                       E2M/emac_ll/tx_pre_reset_0_i_4
    SLICE_X95Y39.BX      net (fanout=1)        0.282   E2M/emac_ll/tx_pre_reset_0_i<4>
    SLICE_X95Y39.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/tx_pre_reset_0_i<5>
                                                       E2M/emac_ll/tx_pre_reset_0_i_5
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_9 (SLICE_X56Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_8 (FF)
  Destination:          E2M/delayCtrl0Reset_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_8 to E2M/delayCtrl0Reset_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.AQ      Tcko                  0.433   E2M/delayCtrl0Reset<11>
                                                       E2M/delayCtrl0Reset_8
    SLICE_X56Y63.BX      net (fanout=1)        0.285   E2M/delayCtrl0Reset<8>
    SLICE_X56Y63.CLK     Tckdi       (-Th)     0.242   E2M/delayCtrl0Reset<11>
                                                       E2M/delayCtrl0Reset_9
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT0_BUF"         TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19806 paths analyzed, 2036 endpoints analyzed, 16 failing endpoints
 22 timing errors detected. (16 setup errors, 6 hold errors, 0 component switching limit errors)
 Minimum period is 371.548ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/sum_resp_3 (SLICE_X16Y24.A6), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -81.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Destination:          sh/testPUF/sum_resp_3 (FF)
  Requirement:          62.805ns
  Data Path Delay:      3.005ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.408ns (1.805 - 143.213)
  Source Clock:         sh/testPUF/puf_map/picn/puf1/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf1/FDC1 to sh/testPUF/sum_resp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.DQ       Tcko                  0.450   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    SLICE_X5Y19.D6       net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf1/puf_out
    SLICE_X5Y19.D        Tilo                  0.094   sh/responseReg<0>
                                                       sh/testPUF/puf_map/picn/puf1/LUT1_inst_2
    SLICE_X16Y22.D3      net (fanout=2)        1.324   sh/responseReg<0>
    SLICE_X16Y22.D       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X16Y24.A6      net (fanout=10)       0.628   sh/testPUF/xor_response
    SLICE_X16Y24.CLK     Tas                   0.147   sh/testPUF/test_bit
                                                       sh/testPUF/sum_resp_mux0000<4>_G
                                                       sh/testPUF/sum_resp_mux0000<4>
                                                       sh/testPUF/sum_resp_3
    -------------------------------------------------  ---------------------------
    Total                                      3.005ns (0.785ns logic, 2.220ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -81.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf5/FDC1 (FF)
  Destination:          sh/testPUF/sum_resp_3 (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.719ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.496ns (1.805 - 143.301)
  Source Clock:         sh/testPUF/puf_map/picn/puf5/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf5/FDC1 to sh/testPUF/sum_resp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf5/puf_out
                                                       sh/testPUF/puf_map/picn/puf5/FDC1
    SLICE_X21Y19.D6      net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf5/puf_out
    SLICE_X21Y19.D       Tilo                  0.094   sh/responseReg<4>
                                                       sh/testPUF/puf_map/picn/puf5/LUT1_inst_2
    SLICE_X16Y22.D1      net (fanout=2)        1.038   sh/responseReg<4>
    SLICE_X16Y22.D       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X16Y24.A6      net (fanout=10)       0.628   sh/testPUF/xor_response
    SLICE_X16Y24.CLK     Tas                   0.147   sh/testPUF/test_bit
                                                       sh/testPUF/sum_resp_mux0000<4>_G
                                                       sh/testPUF/sum_resp_mux0000<4>
                                                       sh/testPUF/sum_resp_3
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (0.785ns logic, 1.934ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -81.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf6/FDC1 (FF)
  Destination:          sh/testPUF/sum_resp_3 (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.420ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.529ns (1.805 - 143.334)
  Source Clock:         sh/testPUF/puf_map/picn/puf6/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf6/FDC1 to sh/testPUF/sum_resp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf6/puf_out
                                                       sh/testPUF/puf_map/picn/puf6/FDC1
    SLICE_X25Y19.D6      net (fanout=1)        0.265   sh/testPUF/puf_map/picn/puf6/puf_out
    SLICE_X25Y19.D       Tilo                  0.094   sh/responseReg<5>
                                                       sh/testPUF/puf_map/picn/puf6/LUT1_inst_2
    SLICE_X16Y22.D4      net (fanout=2)        0.742   sh/responseReg<5>
    SLICE_X16Y22.D       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X16Y24.A6      net (fanout=10)       0.628   sh/testPUF/xor_response
    SLICE_X16Y24.CLK     Tas                   0.147   sh/testPUF/test_bit
                                                       sh/testPUF/sum_resp_mux0000<4>_G
                                                       sh/testPUF/sum_resp_mux0000<4>
                                                       sh/testPUF/sum_resp_3
    -------------------------------------------------  ---------------------------
    Total                                      2.420ns (0.785ns logic, 1.635ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/test_bit (SLICE_X16Y24.C6), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -81.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Destination:          sh/testPUF/test_bit (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.888ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.408ns (1.805 - 143.213)
  Source Clock:         sh/testPUF/puf_map/picn/puf1/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf1/FDC1 to sh/testPUF/test_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.DQ       Tcko                  0.450   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    SLICE_X5Y19.D6       net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf1/puf_out
    SLICE_X5Y19.D        Tilo                  0.094   sh/responseReg<0>
                                                       sh/testPUF/puf_map/picn/puf1/LUT1_inst_2
    SLICE_X16Y22.D3      net (fanout=2)        1.324   sh/responseReg<0>
    SLICE_X16Y22.D       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X16Y24.C6      net (fanout=10)       0.649   sh/testPUF/xor_response
    SLICE_X16Y24.CLK     Tas                   0.009   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit_mux0000
                                                       sh/testPUF/test_bit
    -------------------------------------------------  ---------------------------
    Total                                      2.888ns (0.647ns logic, 2.241ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -81.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf5/FDC1 (FF)
  Destination:          sh/testPUF/test_bit (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.602ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.496ns (1.805 - 143.301)
  Source Clock:         sh/testPUF/puf_map/picn/puf5/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf5/FDC1 to sh/testPUF/test_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf5/puf_out
                                                       sh/testPUF/puf_map/picn/puf5/FDC1
    SLICE_X21Y19.D6      net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf5/puf_out
    SLICE_X21Y19.D       Tilo                  0.094   sh/responseReg<4>
                                                       sh/testPUF/puf_map/picn/puf5/LUT1_inst_2
    SLICE_X16Y22.D1      net (fanout=2)        1.038   sh/responseReg<4>
    SLICE_X16Y22.D       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X16Y24.C6      net (fanout=10)       0.649   sh/testPUF/xor_response
    SLICE_X16Y24.CLK     Tas                   0.009   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit_mux0000
                                                       sh/testPUF/test_bit
    -------------------------------------------------  ---------------------------
    Total                                      2.602ns (0.647ns logic, 1.955ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -81.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf6/FDC1 (FF)
  Destination:          sh/testPUF/test_bit (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.303ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.529ns (1.805 - 143.334)
  Source Clock:         sh/testPUF/puf_map/picn/puf6/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf6/FDC1 to sh/testPUF/test_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf6/puf_out
                                                       sh/testPUF/puf_map/picn/puf6/FDC1
    SLICE_X25Y19.D6      net (fanout=1)        0.265   sh/testPUF/puf_map/picn/puf6/puf_out
    SLICE_X25Y19.D       Tilo                  0.094   sh/responseReg<5>
                                                       sh/testPUF/puf_map/picn/puf6/LUT1_inst_2
    SLICE_X16Y22.D4      net (fanout=2)        0.742   sh/responseReg<5>
    SLICE_X16Y22.D       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X16Y24.C6      net (fanout=10)       0.649   sh/testPUF/xor_response
    SLICE_X16Y24.CLK     Tas                   0.009   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit_mux0000
                                                       sh/testPUF/test_bit
    -------------------------------------------------  ---------------------------
    Total                                      2.303ns (0.647ns logic, 1.656ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/sum_resp_4 (SLICE_X18Y22.C6), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -81.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Destination:          sh/testPUF/sum_resp_4 (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.891ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.383ns (1.830 - 143.213)
  Source Clock:         sh/testPUF/puf_map/picn/puf1/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf1/FDC1 to sh/testPUF/sum_resp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.DQ       Tcko                  0.450   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    SLICE_X5Y19.D6       net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf1/puf_out
    SLICE_X5Y19.D        Tilo                  0.094   sh/responseReg<0>
                                                       sh/testPUF/puf_map/picn/puf1/LUT1_inst_2
    SLICE_X16Y22.D3      net (fanout=2)        1.324   sh/responseReg<0>
    SLICE_X16Y22.D       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X18Y22.C6      net (fanout=10)       0.632   sh/testPUF/xor_response
    SLICE_X18Y22.CLK     Tas                   0.029   sh/testPUF/sum_resp<6>
                                                       sh/testPUF/sum_resp_mux0000<3>1
                                                       sh/testPUF/sum_resp_4
    -------------------------------------------------  ---------------------------
    Total                                      2.891ns (0.667ns logic, 2.224ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -81.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf5/FDC1 (FF)
  Destination:          sh/testPUF/sum_resp_4 (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.605ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.471ns (1.830 - 143.301)
  Source Clock:         sh/testPUF/puf_map/picn/puf5/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf5/FDC1 to sh/testPUF/sum_resp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf5/puf_out
                                                       sh/testPUF/puf_map/picn/puf5/FDC1
    SLICE_X21Y19.D6      net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf5/puf_out
    SLICE_X21Y19.D       Tilo                  0.094   sh/responseReg<4>
                                                       sh/testPUF/puf_map/picn/puf5/LUT1_inst_2
    SLICE_X16Y22.D1      net (fanout=2)        1.038   sh/responseReg<4>
    SLICE_X16Y22.D       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X18Y22.C6      net (fanout=10)       0.632   sh/testPUF/xor_response
    SLICE_X18Y22.CLK     Tas                   0.029   sh/testPUF/sum_resp<6>
                                                       sh/testPUF/sum_resp_mux0000<3>1
                                                       sh/testPUF/sum_resp_4
    -------------------------------------------------  ---------------------------
    Total                                      2.605ns (0.667ns logic, 1.938ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -81.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf6/FDC1 (FF)
  Destination:          sh/testPUF/sum_resp_4 (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.306ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.504ns (1.830 - 143.334)
  Source Clock:         sh/testPUF/puf_map/picn/puf6/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf6/FDC1 to sh/testPUF/sum_resp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf6/puf_out
                                                       sh/testPUF/puf_map/picn/puf6/FDC1
    SLICE_X25Y19.D6      net (fanout=1)        0.265   sh/testPUF/puf_map/picn/puf6/puf_out
    SLICE_X25Y19.D       Tilo                  0.094   sh/responseReg<5>
                                                       sh/testPUF/puf_map/picn/puf6/LUT1_inst_2
    SLICE_X16Y22.D4      net (fanout=2)        0.742   sh/responseReg<5>
    SLICE_X16Y22.D       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X18Y22.C6      net (fanout=10)       0.632   sh/testPUF/xor_response
    SLICE_X18Y22.CLK     Tas                   0.029   sh/testPUF/sum_resp<6>
                                                       sh/testPUF/sum_resp_mux0000<3>1
                                                       sh/testPUF/sum_resp_4
    -------------------------------------------------  ---------------------------
    Total                                      2.306ns (0.667ns logic, 1.639ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT0_BUF"
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/puf_map/picn/puf6/FDC1 (SLICE_X25Y20.DX), 2152 paths
--------------------------------------------------------------------------------
Slack (hold path):      -139.924ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf6/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.614ns (Levels of Logic = 1)
  Clock Path Skew:      145.200ns (146.906 - 1.706)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf6/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf6/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y47.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X25Y21.D6      net (fanout=60)       1.028   sh/challenge_0_0
    SLICE_X25Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf6/i1<0>
                                                       sh/testPUF/puf_map/picn/puf6/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X25Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf6/i1<0>
    SLICE_X25Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf6/puf_out
                                                       sh/testPUF/puf_map/picn/puf6/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.614ns (0.301ns logic, 1.313ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.705ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf6/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.833ns (Levels of Logic = 1)
  Clock Path Skew:      145.200ns (146.906 - 1.706)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf6/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf6/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y47.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X25Y21.D4      net (fanout=60)       1.247   sh/challenge_0_0
    SLICE_X25Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf6/i1<0>
                                                       sh/testPUF/puf_map/picn/puf6/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X25Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf6/i1<0>
    SLICE_X25Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf6/puf_out
                                                       sh/testPUF/puf_map/picn/puf6/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.833ns (0.301ns logic, 1.532ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.670ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf6/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.868ns (Levels of Logic = 1)
  Clock Path Skew:      145.200ns (146.906 - 1.706)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf6/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf6/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y47.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X25Y21.D5      net (fanout=60)       1.282   sh/challenge_0_0
    SLICE_X25Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf6/i1<0>
                                                       sh/testPUF/puf_map/picn/puf6/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X25Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf6/i1<0>
    SLICE_X25Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf6/puf_out
                                                       sh/testPUF/puf_map/picn/puf6/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.868ns (0.301ns logic, 1.567ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/puf_map/picn/puf1/FDC1 (SLICE_X5Y20.DX), 2152 paths
--------------------------------------------------------------------------------
Slack (hold path):      -139.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.324ns (Levels of Logic = 1)
  Clock Path Skew:      145.079ns (146.785 - 1.706)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf1/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf1/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y47.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X5Y21.D5       net (fanout=60)       1.738   sh/challenge_0_0
    SLICE_X5Y21.D        Tilo                  0.087   sh/testPUF/puf_map/picn/puf1/i1<0>
                                                       sh/testPUF/puf_map/picn/puf1/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X5Y20.DX       net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf1/i1<0>
    SLICE_X5Y20.CLK      Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.324ns (0.301ns logic, 2.023ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.409ns (Levels of Logic = 1)
  Clock Path Skew:      145.079ns (146.785 - 1.706)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf1/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf1/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y47.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X5Y21.D6       net (fanout=60)       1.823   sh/challenge_0_0
    SLICE_X5Y21.D        Tilo                  0.087   sh/testPUF/puf_map/picn/puf1/i1<0>
                                                       sh/testPUF/puf_map/picn/puf1/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X5Y20.DX       net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf1/i1<0>
    SLICE_X5Y20.CLK      Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.409ns (0.301ns logic, 2.108ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -138.803ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.614ns (Levels of Logic = 1)
  Clock Path Skew:      145.079ns (146.785 - 1.706)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf1/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf1/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y47.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X5Y21.D4       net (fanout=60)       2.028   sh/challenge_0_0
    SLICE_X5Y21.D        Tilo                  0.087   sh/testPUF/puf_map/picn/puf1/i1<0>
                                                       sh/testPUF/puf_map/picn/puf1/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X5Y20.DX       net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf1/i1<0>
    SLICE_X5Y20.CLK      Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.614ns (0.301ns logic, 2.313ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/puf_map/picn/puf4/FDC1 (SLICE_X17Y20.DX), 2152 paths
--------------------------------------------------------------------------------
Slack (hold path):      -139.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.396ns (Levels of Logic = 1)
  Clock Path Skew:      145.088ns (146.794 - 1.706)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf4/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf4/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y47.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X17Y21.D5      net (fanout=60)       1.810   sh/challenge_0_0
    SLICE_X17Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf4/i1<0>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X17Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf4/i1<0>
    SLICE_X17Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (0.301ns logic, 2.095ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -138.945ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.481ns (Levels of Logic = 1)
  Clock Path Skew:      145.088ns (146.794 - 1.706)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf4/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf4/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y47.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X17Y21.D6      net (fanout=60)       1.895   sh/challenge_0_0
    SLICE_X17Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf4/i1<0>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X17Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf4/i1<0>
    SLICE_X17Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.481ns (0.301ns logic, 2.180ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -138.740ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.686ns (Levels of Logic = 1)
  Clock Path Skew:      145.088ns (146.794 - 1.706)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf4/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf4/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y47.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X17Y21.D4      net (fanout=60)       2.100   sh/challenge_0_0
    SLICE_X17Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf4/i1<0>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X17Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf4/i1<0>
    SLICE_X17Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.686ns (0.301ns logic, 2.385ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT0_BUF"
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 58.805ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 4.000ns (250.000MHz) (Tmon_DCLK)
  Physical resource: sh/testPUF/SystemMonitor1/SysMon1/SYSMON_INST/DCLK
  Logical resource: sh/testPUF/SystemMonitor1/SysMon1/SYSMON_INST/DCLK
  Location pin: SYSMON_X0Y0.DCLK
  Clock network: sh/clk_1
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Logical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Location pin: DSP48_X0Y10.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Logical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Location pin: DSP48_X0Y14.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT1_BUF"         TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 51244 paths analyzed, 1895 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.997ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test4/count_run_2 (SLICE_X46Y39.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     57.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_2 (FF)
  Requirement:          62.805ns
  Data Path Delay:      5.550ns (Levels of Logic = 2)
  Clock Path Skew:      0.768ns (2.708 - 1.940)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test4/count_run_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.CQ      Tcko                  0.471   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X48Y36.B1      net (fanout=36)       3.100   sh/testPUF/test_bit
    SLICE_X48Y36.B       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/count_run_or00001
    SLICE_X48Y36.A5      net (fanout=2)        0.252   sh/testPUF/NIST/test4/count_run_or0000
    SLICE_X48Y36.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X46Y39.SR      net (fanout=1)        0.992   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X46Y39.CLK     Tsrck                 0.547   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_2
    -------------------------------------------------  ---------------------------
    Total                                      5.550ns (1.206ns logic, 4.344ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     121.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_4 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_2 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.843ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (1.369 - 1.394)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_4 to sh/testPUF/NIST/test4/count_run_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y35.AQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_4
    SLICE_X49Y36.D2      net (fanout=5)        0.777   sh/testPUF/NIST/test4/count_bits0<4>
    SLICE_X49Y36.D       Tilo                  0.094   N83
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X48Y36.A1      net (fanout=1)        0.889   N83
    SLICE_X48Y36.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X46Y39.SR      net (fanout=1)        0.992   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X46Y39.CLK     Tsrck                 0.547   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_2
    -------------------------------------------------  ---------------------------
    Total                                      3.843ns (1.185ns logic, 2.658ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     121.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_5 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_2 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.680ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (1.369 - 1.394)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_5 to sh/testPUF/NIST/test4/count_run_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y35.BQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_5
    SLICE_X49Y36.D3      net (fanout=5)        0.614   sh/testPUF/NIST/test4/count_bits0<5>
    SLICE_X49Y36.D       Tilo                  0.094   N83
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X48Y36.A1      net (fanout=1)        0.889   N83
    SLICE_X48Y36.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X46Y39.SR      net (fanout=1)        0.992   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X46Y39.CLK     Tsrck                 0.547   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_2
    -------------------------------------------------  ---------------------------
    Total                                      3.680ns (1.185ns logic, 2.495ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test4/count_run_1 (SLICE_X46Y39.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     57.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_1 (FF)
  Requirement:          62.805ns
  Data Path Delay:      5.548ns (Levels of Logic = 2)
  Clock Path Skew:      0.768ns (2.708 - 1.940)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test4/count_run_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.CQ      Tcko                  0.471   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X48Y36.B1      net (fanout=36)       3.100   sh/testPUF/test_bit
    SLICE_X48Y36.B       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/count_run_or00001
    SLICE_X48Y36.A5      net (fanout=2)        0.252   sh/testPUF/NIST/test4/count_run_or0000
    SLICE_X48Y36.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X46Y39.SR      net (fanout=1)        0.992   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X46Y39.CLK     Tsrck                 0.545   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_1
    -------------------------------------------------  ---------------------------
    Total                                      5.548ns (1.204ns logic, 4.344ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     121.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_4 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_1 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.841ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (1.369 - 1.394)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_4 to sh/testPUF/NIST/test4/count_run_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y35.AQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_4
    SLICE_X49Y36.D2      net (fanout=5)        0.777   sh/testPUF/NIST/test4/count_bits0<4>
    SLICE_X49Y36.D       Tilo                  0.094   N83
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X48Y36.A1      net (fanout=1)        0.889   N83
    SLICE_X48Y36.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X46Y39.SR      net (fanout=1)        0.992   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X46Y39.CLK     Tsrck                 0.545   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_1
    -------------------------------------------------  ---------------------------
    Total                                      3.841ns (1.183ns logic, 2.658ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     121.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_5 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_1 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.678ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (1.369 - 1.394)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_5 to sh/testPUF/NIST/test4/count_run_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y35.BQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_5
    SLICE_X49Y36.D3      net (fanout=5)        0.614   sh/testPUF/NIST/test4/count_bits0<5>
    SLICE_X49Y36.D       Tilo                  0.094   N83
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X48Y36.A1      net (fanout=1)        0.889   N83
    SLICE_X48Y36.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X46Y39.SR      net (fanout=1)        0.992   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X46Y39.CLK     Tsrck                 0.545   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_1
    -------------------------------------------------  ---------------------------
    Total                                      3.678ns (1.183ns logic, 2.495ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test4/count_run_0 (SLICE_X46Y27.DX), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     57.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_0 (FF)
  Requirement:          62.805ns
  Data Path Delay:      5.419ns (Levels of Logic = 2)
  Clock Path Skew:      0.748ns (2.688 - 1.940)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test4/count_run_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.CQ      Tcko                  0.471   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X49Y36.A1      net (fanout=36)       3.065   sh/testPUF/test_bit
    SLICE_X49Y36.A       Tilo                  0.094   N83
                                                       sh/testPUF/NIST/test4/count_run_cst_SW0
    SLICE_X49Y36.B6      net (fanout=1)        0.135   N81
    SLICE_X49Y36.B       Tilo                  0.094   N83
                                                       sh/testPUF/NIST/test4/count_run_cst
    SLICE_X46Y27.DX      net (fanout=1)        0.980   sh/testPUF/NIST/test4/count_run_cst
    SLICE_X46Y27.CLK     Tsrck                 0.580   sh/testPUF/NIST/test4/count_run<0>
                                                       sh/testPUF/NIST/test4/count_run_0
    -------------------------------------------------  ---------------------------
    Total                                      5.419ns (1.239ns logic, 4.180ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_0 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_0 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.291ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (1.349 - 1.391)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_0 to sh/testPUF/NIST/test4/count_run_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y34.AQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<3>
                                                       sh/testPUF/NIST/test4/count_bits0_0
    SLICE_X49Y36.B1      net (fanout=5)        1.187   sh/testPUF/NIST/test4/count_bits0<0>
    SLICE_X49Y36.B       Tilo                  0.094   N83
                                                       sh/testPUF/NIST/test4/count_run_cst
    SLICE_X46Y27.DX      net (fanout=1)        0.980   sh/testPUF/NIST/test4/count_run_cst
    SLICE_X46Y27.CLK     Tsrck                 0.580   sh/testPUF/NIST/test4/count_run<0>
                                                       sh/testPUF/NIST/test4/count_run_0
    -------------------------------------------------  ---------------------------
    Total                                      3.291ns (1.124ns logic, 2.167ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_7 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_0 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.092ns (Levels of Logic = 2)
  Clock Path Skew:      -0.045ns (1.349 - 1.394)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_7 to sh/testPUF/NIST/test4/count_run_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y35.DQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_7
    SLICE_X49Y36.A2      net (fanout=5)        0.759   sh/testPUF/NIST/test4/count_bits0<7>
    SLICE_X49Y36.A       Tilo                  0.094   N83
                                                       sh/testPUF/NIST/test4/count_run_cst_SW0
    SLICE_X49Y36.B6      net (fanout=1)        0.135   N81
    SLICE_X49Y36.B       Tilo                  0.094   N83
                                                       sh/testPUF/NIST/test4/count_run_cst
    SLICE_X46Y27.DX      net (fanout=1)        0.980   sh/testPUF/NIST/test4/count_run_cst
    SLICE_X46Y27.CLK     Tsrck                 0.580   sh/testPUF/NIST/test4/count_run<0>
                                                       sh/testPUF/NIST/test4/count_run_0
    -------------------------------------------------  ---------------------------
    Total                                      3.092ns (1.218ns logic, 1.874ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT1_BUF"
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test13/cum_sum_14 (SLICE_X28Y13.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.481ns (Levels of Logic = 1)
  Clock Path Skew:      1.217ns (3.022 - 1.805)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test13/cum_sum_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.CQ      Tcko                  0.433   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X28Y13.C6      net (fanout=36)       1.108   sh/testPUF/test_bit
    SLICE_X28Y13.CLK     Tah         (-Th)     0.060   sh/testPUF/NIST/test13/cum_sum<15>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_lut<14>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_xor<15>
                                                       sh/testPUF/NIST/test13/cum_sum_14
    -------------------------------------------------  ---------------------------
    Total                                      1.481ns (0.373ns logic, 1.108ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test13/cum_sum_15 (SLICE_X28Y13.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.545ns (Levels of Logic = 1)
  Clock Path Skew:      1.217ns (3.022 - 1.805)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test13/cum_sum_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.CQ      Tcko                  0.433   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X28Y13.C6      net (fanout=36)       1.108   sh/testPUF/test_bit
    SLICE_X28Y13.CLK     Tah         (-Th)    -0.004   sh/testPUF/NIST/test13/cum_sum<15>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_lut<14>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_xor<15>
                                                       sh/testPUF/NIST/test13/cum_sum_15
    -------------------------------------------------  ---------------------------
    Total                                      1.545ns (0.437ns logic, 1.108ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test13/cum_sum_6 (SLICE_X28Y11.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.540ns (Levels of Logic = 1)
  Clock Path Skew:      1.208ns (3.013 - 1.805)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test13/cum_sum_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.CQ      Tcko                  0.433   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X28Y11.C6      net (fanout=36)       1.167   sh/testPUF/test_bit
    SLICE_X28Y11.CLK     Tah         (-Th)     0.060   sh/testPUF/NIST/test13/cum_sum<7>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_lut<6>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_cy<7>
                                                       sh/testPUF/NIST/test13/cum_sum_6
    -------------------------------------------------  ---------------------------
    Total                                      1.540ns (0.373ns logic, 1.167ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT1_BUF"
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 123.388ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Logical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Location pin: DSP48_X0Y10.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 123.388ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Logical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Location pin: DSP48_X0Y14.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 123.944ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 1.666ns (600.240MHz) (Tbcper_I)
  Physical resource: sh/testPUF/mux_clk_test/I0
  Logical resource: sh/testPUF/mux_clk_test/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: sh/clk_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT2_BUF"         TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 160 paths analyzed, 80 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.351ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture (SLICE_X47Y113.C1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[13].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.232ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (1.256 - 1.297)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[13].Ring/Sample to sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y112.BQ     Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[13].Ring/Sample
    SLICE_X55Y112.D1     net (fanout=1)        0.849   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<13>
    SLICE_X55Y112.D      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X55Y112.C6     net (fanout=1)        0.139   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
    SLICE_X55Y112.C      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X47Y113.C1     net (fanout=1)        1.556   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<1><1>
    SLICE_X47Y113.CLK    Tas                   0.029   sh/testPUF/challenge_gen/RAND<2>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (0.688ns logic, 2.544ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[12].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.137ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (1.256 - 1.297)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[12].Ring/Sample to sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y112.AQ     Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[12].Ring/Sample
    SLICE_X55Y112.D2     net (fanout=1)        0.754   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<12>
    SLICE_X55Y112.D      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X55Y112.C6     net (fanout=1)        0.139   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
    SLICE_X55Y112.C      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X47Y113.C1     net (fanout=1)        1.556   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<1><1>
    SLICE_X47Y113.CLK    Tas                   0.029   sh/testPUF/challenge_gen/RAND<2>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (0.688ns logic, 2.449ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[15].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.975ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (1.256 - 1.297)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[15].Ring/Sample to sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y112.DQ     Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[15].Ring/Sample
    SLICE_X55Y112.D3     net (fanout=1)        0.592   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<15>
    SLICE_X55Y112.D      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X55Y112.C6     net (fanout=1)        0.139   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
    SLICE_X55Y112.C      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X47Y113.C1     net (fanout=1)        1.556   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<1><1>
    SLICE_X47Y113.CLK    Tas                   0.029   sh/testPUF/challenge_gen/RAND<2>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (0.688ns logic, 2.287ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture (SLICE_X1Y82.A1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[15].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.993ns (Levels of Logic = 3)
  Clock Path Skew:      -0.090ns (1.366 - 1.456)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[15].Ring/Sample to sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y73.DQ       Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[15].Ring/Sample
    SLICE_X0Y74.D1       net (fanout=1)        0.936   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<15>
    SLICE_X0Y74.D        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X0Y74.C6       net (fanout=1)        0.153   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
    SLICE_X0Y74.C        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X1Y82.A1       net (fanout=1)        1.240   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<1><1>
    SLICE_X1Y82.CLK      Tas                   0.026   sh/testPUF/challenge_gen/RAND<1>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.993ns (0.664ns logic, 2.329ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[12].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.893ns (Levels of Logic = 3)
  Clock Path Skew:      -0.090ns (1.366 - 1.456)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[12].Ring/Sample to sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y73.AQ       Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[12].Ring/Sample
    SLICE_X0Y74.D2       net (fanout=1)        0.836   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<12>
    SLICE_X0Y74.D        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X0Y74.C6       net (fanout=1)        0.153   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
    SLICE_X0Y74.C        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X1Y82.A1       net (fanout=1)        1.240   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<1><1>
    SLICE_X1Y82.CLK      Tas                   0.026   sh/testPUF/challenge_gen/RAND<1>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.893ns (0.664ns logic, 2.229ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[13].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.658ns (Levels of Logic = 3)
  Clock Path Skew:      -0.090ns (1.366 - 1.456)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[13].Ring/Sample to sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y73.BQ       Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[13].Ring/Sample
    SLICE_X0Y74.D3       net (fanout=1)        0.601   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<13>
    SLICE_X0Y74.D        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X0Y74.C6       net (fanout=1)        0.153   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
    SLICE_X0Y74.C        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X1Y82.A1       net (fanout=1)        1.240   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<1><1>
    SLICE_X1Y82.CLK      Tas                   0.026   sh/testPUF/challenge_gen/RAND<1>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.658ns (0.664ns logic, 1.994ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (SLICE_X0Y98.A1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[15].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.936ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.145 - 0.130)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[15].Ring/Sample to sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.DQ       Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[15].Ring/Sample
    SLICE_X1Y91.B3       net (fanout=1)        0.590   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<15>
    SLICE_X1Y91.B        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[13].Ring/c<2>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X1Y91.A5       net (fanout=1)        0.224   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<2><3>
    SLICE_X1Y91.A        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[13].Ring/c<2>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X0Y98.A1       net (fanout=1)        1.456   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<1><1>
    SLICE_X0Y98.CLK      Tas                   0.007   sh/testPUF/challenge_gen/RAND<7>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (0.666ns logic, 2.270ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[14].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.934ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.145 - 0.130)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[14].Ring/Sample to sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.CQ       Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[14].Ring/Sample
    SLICE_X1Y91.B2       net (fanout=1)        0.588   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<14>
    SLICE_X1Y91.B        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[13].Ring/c<2>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X1Y91.A5       net (fanout=1)        0.224   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<2><3>
    SLICE_X1Y91.A        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[13].Ring/c<2>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X0Y98.A1       net (fanout=1)        1.456   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<1><1>
    SLICE_X0Y98.CLK      Tas                   0.007   sh/testPUF/challenge_gen/RAND<7>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.934ns (0.666ns logic, 2.268ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[9].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.896ns (Levels of Logic = 2)
  Clock Path Skew:      0.022ns (0.145 - 0.123)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[9].Ring/Sample to sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.BQ       Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<11>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[9].Ring/Sample
    SLICE_X1Y91.A1       net (fanout=1)        0.868   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<9>
    SLICE_X1Y91.A        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[13].Ring/c<2>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X0Y98.A1       net (fanout=1)        1.456   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<1><1>
    SLICE_X0Y98.CLK      Tas                   0.007   sh/testPUF/challenge_gen/RAND<7>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.896ns (0.572ns logic, 2.324ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT2_BUF"
        TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (SLICE_X0Y98.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[0].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.156 - 0.145)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[0].Ring/Sample to sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y98.AQ       Tcko                  0.414   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<3>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[0].Ring/Sample
    SLICE_X0Y98.A6       net (fanout=1)        0.268   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<0>
    SLICE_X0Y98.CLK      Tah         (-Th)     0.219   sh/testPUF/challenge_gen/RAND<7>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.195ns logic, 0.268ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture (SLICE_X40Y107.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[0].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.134 - 0.125)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[0].Ring/Sample to sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y107.AQ     Tcko                  0.414   sh/testPUF/challenge_gen/TRNG[6].TRNG/R<3>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[0].Ring/Sample
    SLICE_X40Y107.A6     net (fanout=1)        0.268   sh/testPUF/challenge_gen/TRNG[6].TRNG/R<0>
    SLICE_X40Y107.CLK    Tah         (-Th)     0.219   sh/testPUF/challenge_gen/RAND<6>
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.195ns logic, 0.268ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/C_5 (SLICE_X22Y104.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/C_13 (FF)
  Destination:          sh/testPUF/challenge_gen/C_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.173 - 0.163)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/C_13 to sh/testPUF/challenge_gen/C_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.BQ     Tcko                  0.414   sh/testPUF/challenge_gen/C<15>
                                                       sh/testPUF/challenge_gen/C_13
    SLICE_X22Y104.BX     net (fanout=3)        0.301   sh/testPUF/challenge_gen/C<13>
    SLICE_X22Y104.CLK    Tckdi       (-Th)     0.231   sh/testPUF/challenge_gen/C<7>
                                                       sh/testPUF/challenge_gen/C_5
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.183ns logic, 0.301ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT2_BUF"
        TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.150ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.850ns
  Low pulse: 3.925ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: sh/testPUF/challenge_gen/C<24>/CLK
  Logical resource: sh/testPUF/challenge_gen/Mshreg_C_24/CLK
  Location pin: SLICE_X8Y91.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------
Slack: 6.150ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.850ns
  High pulse: 3.925ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: sh/testPUF/challenge_gen/C<24>/CLK
  Logical resource: sh/testPUF/challenge_gen/Mshreg_C_24/CLK
  Location pin: SLICE_X8Y91.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------
Slack: 6.150ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.850ns
  Low pulse: 3.925ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: sh/testPUF/challenge_gen/C<25>/CLK
  Logical resource: sh/testPUF/challenge_gen/Mshreg_C_25/CLK
  Location pin: SLICE_X8Y93.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_USER_INTERFACE
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_USER_INTERFACE          |      5.888ns|    439.953ns|     34.833ns|           58|           22|         7270|        71210|
| TS_sh_CLOCK_TRNG1_CLKOUT0_BUF |     62.805ns|    371.548ns|          N/A|           22|            0|        19806|            0|
| TS_sh_CLOCK_TRNG1_CLKOUT1_BUF |    125.611ns|     10.997ns|          N/A|            0|            0|        51244|            0|
| TS_sh_CLOCK_TRNG1_CLKOUT2_BUF |      7.851ns|      3.351ns|          N/A|            0|            0|          160|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysACE_CLK
-----------------+------------+------------+-------------------+--------+
                 |Max Setup to|Max Hold to |                   | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s)  | Phase  |
-----------------+------------+------------+-------------------+--------+
sysACE_MPDATA<0> |   -1.000(R)|    3.776(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<1> |   -0.970(R)|    3.749(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<2> |   -0.916(R)|    3.703(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<3> |   -0.908(R)|    3.696(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<4> |   -0.790(R)|    3.583(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<5> |   -0.883(R)|    3.670(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<6> |   -0.696(R)|    3.496(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<7> |   -0.695(R)|    3.496(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<8> |   -0.685(R)|    3.486(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<9> |   -0.655(R)|    3.461(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<10>|   -0.661(R)|    3.467(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<11>|   -0.663(R)|    3.469(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<12>|   -0.634(R)|    3.444(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<13>|   -0.901(R)|    3.687(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<14>|   -0.736(R)|    3.536(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<15>|   -0.864(R)|    3.655(R)|E2M/EC/sysACE_clk_o|   0.000|
-----------------+------------+------------+-------------------+--------+

Clock sysACE_CLK to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
sysACE_MPOE |    9.233(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPWE |    9.065(R)|E2M/EC/sysACE_clk_o|   0.000|
------------+------------+-------------------+--------+

Clock to Setup on destination clock CLK_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |  146.676|         |    4.434|         |
GMII_RX_CLK_0  |    1.147|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    1.188|         |         |         |
GMII_RX_CLK_0  |    7.313|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysACE_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    4.052|         |         |         |
sysACE_CLK     |    4.625|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 80  Score: 2787266  (Setup/Max: 1953040, Hold: 834226)

Constraints cover 269967 paths, 0 nets, and 31268 connections

Design statistics:
   Minimum period: 439.953ns{1}   (Maximum frequency:   2.273MHz)
   Maximum path delay from/to any node:   7.896ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jul 18 06:30:24 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 574 MB



