{
  "crash_id": "circt-bc260128-00000c7d",
  "status": "report_ready",
  "phase": "completed",
  "created_at": "2026-01-31T23:33:51+00:00",
  "updated_at": "2026-02-01T00:03:19+00:00",
  "parallel_mode": true,
  "input": {
    "source_file": "source.sv",
    "error_file": "error.txt"
  },
  "output": {
    "issue_file": "issue.md",
    "minimized_testcase": "bug.sv",
    "reproduction_command": "circt-verilog --ir-hw bug.sv"
  },
  "phases": {
    "phase1": {
      "status": "completed",
      "reproduce": {
        "reproduced": true,
        "signature_match": true
      },
      "root_cause": {
        "dialect": "moore",
        "crash_type": "assertion_failure",
        "hypothesis": "string type as module output port not properly handled in MooreToCore conversion"
      }
    },
    "phase2": {
      "status": "completed",
      "minimize": {
        "original_lines": 22,
        "minimized_lines": 5,
        "reduction_percent": 77.27
      },
      "validate": {
        "result": "report",
        "syntax_valid": true
      },
      "duplicates": {
        "recommendation": "likely_new",
        "top_score": 5,
        "top_issue": 8332
      }
    },
    "phase3": {
      "status": "completed",
      "issue_generated": true
    }
  },
  "summary": {
    "title": "[MooreToCore] Assertion failure when module has string output port",
    "severity": "high",
    "category": "type_conversion",
    "affected_pass": "MooreToCore"
  }
}
