--------------------------------------------------------------------------------
Release 13.3 Trace  (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.3/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml spec_top_fmc_adc_100Ms.twx spec_top_fmc_adc_100Ms.ncd -o
spec_top_fmc_adc_100Ms.twr spec_top_fmc_adc_100Ms.pcf

Design file:              spec_top_fmc_adc_100Ms.ncd
Physical constraint file: spec_top_fmc_adc_100Ms.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.20 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_p2l_clkp = PERIOD TIMEGRP "p2l_clkp_grp" 5 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clkp = PERIOD TIMEGRP "p2l_clkp_grp" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_p2l_clkn = PERIOD TIMEGRP "p2l_clkn_grp" 5 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clkn = PERIOD TIMEGRP "p2l_clkn_grp" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk20_vcxo_i = PERIOD TIMEGRP "clk20_vcxo_i_grp" 50 ns 
HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk20_vcxo_i = PERIOD TIMEGRP "clk20_vcxo_i_grp" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.630ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Logical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: cmp_sys_clk_pll/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 2.630ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: cmp_sys_clk_pll/PLL_ADV/CLKFBOUT
  Logical resource: cmp_sys_clk_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y3.CLKFBOUT
  Clock network: sys_clk_fb
--------------------------------------------------------------------------------
Slack: 7.075ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_sys_clk_pll/PLL_ADV/CLKOUT0
  Logical resource: cmp_sys_clk_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y3.CLKOUT0
  Clock network: sys_clk_125_buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK5 = PERIOD TIMEGRP "SYS_CLK5" 3 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.572ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK5 = PERIOD TIMEGRP "SYS_CLK5" 3 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 1.286ns (Tdcmpw_CLKIN_300_350)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------
Slack: 0.428ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 1.286ns (Tdcmpw_CLKIN_300_350)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------
Slack: 0.575ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_dco_n_i = PERIOD TIMEGRP "adc_dco_n_i" 2 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.636ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_dco_n_i = PERIOD TIMEGRP "adc_dco_n_i" 2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV/CLKOUT0
  Logical resource: cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: cmp_fmc_adc_100Ms_core/serdes_clk
--------------------------------------------------------------------------------
Slack: 0.148ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV/CLKIN1
  Logical resource: cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 0.148ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKFB)
  Physical resource: cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV/CLKFBOUT
  Logical resource: cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: cmp_fmc_adc_100Ms_core/clk_fb_buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP     
    "cmp_gn4124_core_cmp_clk_in_buf_P_clk" TS_p2l_clkp HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk" TS_p2l_clkp HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 = PERIOD TIMEGRP   
      "cmp_gn4124_core_cmp_clk_in_buf_P_clk_0" TS_p2l_clkn HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk_0" TS_p2l_clkn HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_125_buf = PERIOD TIMEGRP "sys_clk_125_buf" 
TS_clk20_vcxo_i / 6.25         HIGH 50%;

 392695 paths analyzed, 16551 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.961ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_16 (SLICE_X16Y62.AX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar/crossbar/matrix_old_0_0 (FF)
  Destination:          cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.854ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.506 - 0.508)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar/crossbar/matrix_old_0_0 to cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y51.AQ      Tcko                  0.408   cmp_sdb_crossbar/crossbar/matrix_old_0<3>
                                                       cmp_sdb_crossbar/crossbar/matrix_old_0_0
    SLICE_X48Y80.A3      net (fanout=87)       4.074   cmp_sdb_crossbar/crossbar/matrix_old_0<0>
    SLICE_X48Y80.A       Tilo                  0.203   cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write<19>
                                                       cmp_sdb_crossbar/crossbar/master_oe[0]_dat<16>1
    SLICE_X16Y62.AX      net (fanout=7)        3.033   cnx_master_out[0]_dat<16>
    SLICE_X16Y62.CLK     Tdick                 0.136   cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write<19>
                                                       cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_16
    -------------------------------------------------  ---------------------------
    Total                                      7.854ns (0.747ns logic, 7.107ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_16 (FF)
  Destination:          cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.927ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.598 - 0.570)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_16 to cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y89.AQ      Tcko                  0.447   cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t<16>
                                                       cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_16
    SLICE_X48Y80.A1      net (fanout=12)       1.108   cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t<16>
    SLICE_X48Y80.A       Tilo                  0.203   cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write<19>
                                                       cmp_sdb_crossbar/crossbar/master_oe[0]_dat<16>1
    SLICE_X16Y62.AX      net (fanout=7)        3.033   cnx_master_out[0]_dat<16>
    SLICE_X16Y62.CLK     Tdick                 0.136   cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write<19>
                                                       cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_16
    -------------------------------------------------  ---------------------------
    Total                                      4.927ns (0.786ns logic, 4.141ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/cmp_multishot_dpram1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y44.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cmp_fmc_adc_100Ms_core/cmp_multishot_dpram1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.757ns (Levels of Logic = 0)
  Clock Path Skew:      -0.086ns (0.542 - 0.628)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to cmp_fmc_adc_100Ms_core/cmp_multishot_dpram1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOB10   Trcko_DOB             1.850   cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    RAMB16_X2Y44.DIA0    net (fanout=9)        5.607   cmp_fmc_adc_100Ms_core/sync_fifo_dout<46>
    RAMB16_X2Y44.CLKA    Trdck_DIA             0.300   cmp_fmc_adc_100Ms_core/cmp_multishot_dpram1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       cmp_fmc_adc_100Ms_core/cmp_multishot_dpram1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.757ns (2.150ns logic, 5.607ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_post_samples_int_18 (SLICE_X32Y34.CX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_18 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_post_samples_int_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.822ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.552 - 0.571)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_18 to cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_post_samples_int_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y86.CQ      Tcko                  0.447   cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t<18>
                                                       cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_18
    SLICE_X30Y28.B5      net (fanout=12)       5.093   cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t<18>
    SLICE_X30Y28.B       Tilo                  0.203   cnx_master_out[8]_dat<18>
                                                       cmp_sdb_crossbar/crossbar/master_oe[8]_dat<18>1
    SLICE_X32Y34.CX      net (fanout=19)       1.943   cnx_master_out[8]_dat<18>
    SLICE_X32Y34.CLK     Tdick                 0.136   cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_post_samples_int<19>
                                                       cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_post_samples_int_18
    -------------------------------------------------  ---------------------------
    Total                                      7.822ns (0.786ns logic, 7.036ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar/crossbar/matrix_old_0_8 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_post_samples_int_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.695ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.244 - 0.247)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar/crossbar/matrix_old_0_8 to cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_post_samples_int_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y39.BQ      Tcko                  0.408   cmp_sdb_crossbar/crossbar/matrix_old_0<9>
                                                       cmp_sdb_crossbar/crossbar/matrix_old_0_8
    SLICE_X30Y28.B2      net (fanout=275)      2.005   cmp_sdb_crossbar/crossbar/matrix_old_0<8>
    SLICE_X30Y28.B       Tilo                  0.203   cnx_master_out[8]_dat<18>
                                                       cmp_sdb_crossbar/crossbar/master_oe[8]_dat<18>1
    SLICE_X32Y34.CX      net (fanout=19)       1.943   cnx_master_out[8]_dat<18>
    SLICE_X32Y34.CLK     Tdick                 0.136   cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_post_samples_int<19>
                                                       cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_post_samples_int_18
    -------------------------------------------------  ---------------------------
    Total                                      4.695ns (0.747ns logic, 3.948ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_125_buf = PERIOD TIMEGRP "sys_clk_125_buf" TS_clk20_vcxo_i / 6.25
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/Mram_mem (RAMB16_X0Y18.DIA28), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wb_1/wb_data_o_28 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.070 - 0.065)
  Source Clock:         sys_clk_125 rising at 8.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wb_1/wb_data_o_28 to cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y38.AQ       Tcko                  0.198   cmp_ddr_ctrl/cmp_ddr3_ctrl_wb_1/wb_data_o<31>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wb_1/wb_data_o_28
    RAMB16_X0Y18.DIA28   net (fanout=1)        0.123   cmp_ddr_ctrl/cmp_ddr3_ctrl_wb_1/wb_data_o<28>
    RAMB16_X0Y18.CLKA    Trckd_DIA   (-Th)     0.053   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/Mram_mem
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.145ns logic, 0.123ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/Mram_mem (RAMB16_X0Y18.DIA30), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wb_1/wb_data_o_30 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/Mram_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.070 - 0.065)
  Source Clock:         sys_clk_125 rising at 8.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wb_1/wb_data_o_30 to cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y38.CQ       Tcko                  0.198   cmp_ddr_ctrl/cmp_ddr3_ctrl_wb_1/wb_data_o<31>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wb_1/wb_data_o_30
    RAMB16_X0Y18.DIA30   net (fanout=1)        0.123   cmp_ddr_ctrl/cmp_ddr3_ctrl_wb_1/wb_data_o<30>
    RAMB16_X0Y18.CLKA    Trckd_DIA   (-Th)     0.053   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/Mram_mem
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.145ns logic, 0.123ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/cmp_wb_ddr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y34.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_100Ms_core/wb_ddr_fifo_din_38 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/cmp_wb_ddr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.070 - 0.069)
  Source Clock:         sys_clk_125 rising at 8.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_100Ms_core/wb_ddr_fifo_din_38 to cmp_fmc_adc_100Ms_core/cmp_wb_ddr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y68.BQ      Tcko                  0.198   cmp_fmc_adc_100Ms_core/wb_ddr_fifo_din<39>
                                                       cmp_fmc_adc_100Ms_core/wb_ddr_fifo_din_38
    RAMB16_X1Y34.DIA2    net (fanout=1)        0.123   cmp_fmc_adc_100Ms_core/wb_ddr_fifo_din<38>
    RAMB16_X1Y34.CLKA    Trckd_DIA   (-Th)     0.053   cmp_fmc_adc_100Ms_core/cmp_wb_ddr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       cmp_fmc_adc_100Ms_core/cmp_wb_ddr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.145ns logic, 0.123ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_125_buf = PERIOD TIMEGRP "sys_clk_125_buf" TS_clk20_vcxo_i / 6.25
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_fmc_adc_100Ms_core/cmp_multishot_dpram0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: cmp_fmc_adc_100Ms_core/cmp_multishot_dpram0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y30.CLKAWRCLK
  Clock network: sys_clk_125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_fmc_adc_100Ms_core/cmp_multishot_dpram0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: cmp_fmc_adc_100Ms_core/cmp_multishot_dpram0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y30.CLKBRDCLK
  Clock network: sys_clk_125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_fmc_adc_100Ms_core/cmp_multishot_dpram1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: cmp_fmc_adc_100Ms_core/cmp_multishot_dpram1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y31.CLKAWRCLK
  Clock network: sys_clk_125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr_clk_buf = PERIOD TIMEGRP "ddr_clk_buf" 
TS_clk20_vcxo_i / 16.6666667         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.572ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr_clk_buf = PERIOD TIMEGRP "ddr_clk_buf" TS_clk20_vcxo_i / 16.6666667
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 1.286ns (Tdcmpw_CLKIN_300_350)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------
Slack: 0.428ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 1.286ns (Tdcmpw_CLKIN_300_350)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------
Slack: 0.575ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3
_infrastructure_inst_mcb_drp_clk_bufg_in         = PERIOD TIMEGRP         
"cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_i
nfrastructure_inst_mcb_drp_clk_bufg_in"         TS_SYS_CLK5 / 0.25 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_SYS_CLK5 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.270ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.570ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/CLK
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK
  Location pin: SLICE_X28Y79.CLK
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3
_infrastructure_inst_clk_2x_180         = PERIOD TIMEGRP         
"cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_i
nfrastructure_inst_clk_2x_180"         TS_SYS_CLK5 / 2 PHASE 0.75 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_180
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_180"
        TS_SYS_CLK5 / 2 PHASE 0.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3
_infrastructure_inst_clk_2x_0         = PERIOD TIMEGRP         
"cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_i
nfrastructure_inst_clk_2x_0"         TS_SYS_CLK5 / 2 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_0
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_0"
        TS_SYS_CLK5 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_fmc_adc_100Ms_core_fs_clk_buf = PERIOD TIMEGRP        
 "cmp_fmc_adc_100Ms_core_fs_clk_buf" TS_adc_dco_n_i / 0.25 HIGH 50%;

 18373 paths analyzed, 1922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.671ns.
--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_11 (SLICE_X8Y34.D5), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3 (DSP)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.570ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.478 - 0.498)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.M26       Tdspcko_M_OPMODEREG   5.489   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X8Y34.D5       net (fanout=1)        1.740   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/product<26>
    SLICE_X8Y34.CLK      Tas                   0.341   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o<11>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/Mmux_product[30]_GND_565_o_mux_8_OUT31
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_11
    -------------------------------------------------  ---------------------------
    Total                                      7.570ns (5.830ns logic, 1.740ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_10 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.845ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.478 - 0.506)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_10 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.CQ      Tcko                  0.447   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset<11>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_10
    DSP48_X0Y5.B10       net (fanout=1)        0.953   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset<10>
    DSP48_X0Y5.M26       Tdspdo_B_M            3.364   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X8Y34.D5       net (fanout=1)        1.740   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/product<26>
    SLICE_X8Y34.CLK      Tas                   0.341   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o<11>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/Mmux_product[30]_GND_565_o_mux_8_OUT31
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_11
    -------------------------------------------------  ---------------------------
    Total                                      6.845ns (4.152ns logic, 2.693ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_3 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.787ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.478 - 0.509)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_3 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y17.DQ      Tcko                  0.447   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset<3>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_3
    DSP48_X0Y5.B3        net (fanout=1)        0.895   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset<3>
    DSP48_X0Y5.M26       Tdspdo_B_M            3.364   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X8Y34.D5       net (fanout=1)        1.740   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/product<26>
    SLICE_X8Y34.CLK      Tas                   0.341   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o<11>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/Mmux_product[30]_GND_565_o_mux_8_OUT31
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_11
    -------------------------------------------------  ---------------------------
    Total                                      6.787ns (4.152ns logic, 2.635ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_12 (SLICE_X12Y36.A5), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3 (DSP)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.515ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.475 - 0.498)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.M27       Tdspcko_M_OPMODEREG   5.489   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X12Y36.A5      net (fanout=1)        1.685   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/product<27>
    SLICE_X12Y36.CLK     Tas                   0.341   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o<15>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/Mmux_product[30]_GND_565_o_mux_8_OUT41
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_12
    -------------------------------------------------  ---------------------------
    Total                                      7.515ns (5.830ns logic, 1.685ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_10 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.790ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.475 - 0.506)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_10 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.CQ      Tcko                  0.447   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset<11>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_10
    DSP48_X0Y5.B10       net (fanout=1)        0.953   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset<10>
    DSP48_X0Y5.M27       Tdspdo_B_M            3.364   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X12Y36.A5      net (fanout=1)        1.685   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/product<27>
    SLICE_X12Y36.CLK     Tas                   0.341   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o<15>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/Mmux_product[30]_GND_565_o_mux_8_OUT41
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_12
    -------------------------------------------------  ---------------------------
    Total                                      6.790ns (4.152ns logic, 2.638ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_3 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.732ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.475 - 0.509)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_3 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y17.DQ      Tcko                  0.447   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset<3>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_3
    DSP48_X0Y5.B3        net (fanout=1)        0.895   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset<3>
    DSP48_X0Y5.M27       Tdspdo_B_M            3.364   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X12Y36.A5      net (fanout=1)        1.685   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/product<27>
    SLICE_X12Y36.CLK     Tas                   0.341   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o<15>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/Mmux_product[30]_GND_565_o_mux_8_OUT41
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_12
    -------------------------------------------------  ---------------------------
    Total                                      6.732ns (4.152ns logic, 2.580ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_9 (SLICE_X12Y37.B5), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3 (DSP)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.478ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.472 - 0.500)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.M24       Tdspcko_M_OPMODEREG   5.489   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X12Y37.B5      net (fanout=1)        1.648   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/product<24>
    SLICE_X12Y37.CLK     Tas                   0.341   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o<11>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/Mmux_product[30]_GND_565_o_mux_8_OUT161
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_9
    -------------------------------------------------  ---------------------------
    Total                                      7.478ns (5.830ns logic, 1.648ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset_0 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.957ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.472 - 0.508)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset_0 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y18.AQ      Tcko                  0.408   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset<3>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset_0
    DSP48_X0Y6.B0        net (fanout=1)        1.196   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset<0>
    DSP48_X0Y6.M24       Tdspdo_B_M            3.364   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X12Y37.B5      net (fanout=1)        1.648   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/product<24>
    SLICE_X12Y37.CLK     Tas                   0.341   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o<11>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/Mmux_product[30]_GND_565_o_mux_8_OUT161
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_9
    -------------------------------------------------  ---------------------------
    Total                                      6.957ns (4.113ns logic, 2.844ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset_3 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.954ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.472 - 0.508)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset_3 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y18.DQ      Tcko                  0.408   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset<3>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset_3
    DSP48_X0Y6.B3        net (fanout=1)        1.193   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset<3>
    DSP48_X0Y6.M24       Tdspdo_B_M            3.364   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X12Y37.B5      net (fanout=1)        1.648   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/product<24>
    SLICE_X12Y37.CLK     Tas                   0.341   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o<11>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/Mmux_product[30]_GND_565_o_mux_8_OUT161
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_9
    -------------------------------------------------  ---------------------------
    Total                                      6.954ns (4.113ns logic, 2.841ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cmp_fmc_adc_100Ms_core_fs_clk_buf = PERIOD TIMEGRP
        "cmp_fmc_adc_100Ms_core_fs_clk_buf" TS_adc_dco_n_i / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2 (SLICE_X0Y60.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2 to cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y60.CQ       Tcko                  0.200   cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2
    SLICE_X0Y60.C5       net (fanout=1)        0.060   cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<2>
    SLICE_X0Y60.CLK      Tah         (-Th)    -0.121   cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<2>_rt
                                                       cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1 (SLICE_X0Y60.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 to cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y60.BQ       Tcko                  0.200   cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1
    SLICE_X0Y60.B5       net (fanout=1)        0.070   cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<1>
    SLICE_X0Y60.CLK      Tah         (-Th)    -0.121   cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<1>_rt
                                                       cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/cmp_trig_sync/s_sync_pulse_1 (SLICE_X31Y8.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_100Ms_core/cmp_trig_sync/s_sync_pulse_0 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/cmp_trig_sync/s_sync_pulse_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_100Ms_core/cmp_trig_sync/s_sync_pulse_0 to cmp_fmc_adc_100Ms_core/cmp_trig_sync/s_sync_pulse_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y8.AQ       Tcko                  0.198   cmp_fmc_adc_100Ms_core/cmp_trig_sync/s_output_pulse
                                                       cmp_fmc_adc_100Ms_core/cmp_trig_sync/s_sync_pulse_0
    SLICE_X31Y8.BX       net (fanout=2)        0.142   cmp_fmc_adc_100Ms_core/cmp_trig_sync/s_sync_pulse_0
    SLICE_X31Y8.CLK      Tckdi       (-Th)    -0.059   cmp_fmc_adc_100Ms_core/cmp_trig_sync/s_output_pulse
                                                       cmp_fmc_adc_100Ms_core/cmp_trig_sync/s_sync_pulse_1
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_fmc_adc_100Ms_core_fs_clk_buf = PERIOD TIMEGRP
        "cmp_fmc_adc_100Ms_core_fs_clk_buf" TS_adc_dco_n_i / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: cmp_fmc_adc_100Ms_core/fs_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: cmp_fmc_adc_100Ms_core/fs_clk
--------------------------------------------------------------------------------
Slack: 5.780ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.220ns (450.450MHz) (Tdspper_CARRYINREG_CARRYOUTREG)
  Physical resource: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3/CLK
  Logical resource: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3/CLK
  Location pin: DSP48_X0Y4.CLK
  Clock network: cmp_fmc_adc_100Ms_core/fs_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_fmc_adc_100Ms_core_serdes_clk = PERIOD TIMEGRP        
 "cmp_fmc_adc_100Ms_core_serdes_clk" TS_adc_dco_n_i / 2 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk / 2 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP  
       "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X0Y38.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mram_mem2/CLKA
  Logical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mram_mem2/CLKA
  Location pin: RAMB16_X0Y44.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X3Y46.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_0 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_0"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 / 2 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;

 30220 paths analyzed, 8028 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.965ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_5 (SLICE_X9Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_decode32/p2l_d_5 (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.914ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.600 - 0.576)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_decode32/p2l_d_5 to cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y84.BQ      Tcko                  0.391   cmp_gn4124_core/cmp_p2l_decode32/p2l_d<7>
                                                       cmp_gn4124_core/cmp_p2l_decode32/p2l_d_5
    SLICE_X9Y63.BX       net (fanout=9)        4.460   cmp_gn4124_core/cmp_p2l_decode32/p2l_d<5>
    SLICE_X9Y63.CLK      Tdick                 0.063   cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o<7>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_5
    -------------------------------------------------  ---------------------------
    Total                                      4.914ns (0.454ns logic, 4.460ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_28 (SLICE_X11Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_decode32/p2l_d_28 (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_28 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.906ns (Levels of Logic = 0)
  Clock Path Skew:      0.029ns (0.598 - 0.569)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_decode32/p2l_d_28 to cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.AMUX    Tshcko                0.455   cmp_gn4124_core/cmp_p2l_decode32/p2l_d<27>
                                                       cmp_gn4124_core/cmp_p2l_decode32/p2l_d_28
    SLICE_X11Y62.AX      net (fanout=9)        4.388   cmp_gn4124_core/cmp_p2l_decode32/p2l_d<28>
    SLICE_X11Y62.CLK     Tdick                 0.063   cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o<31>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_28
    -------------------------------------------------  ---------------------------
    Total                                      4.906ns (0.518ns logic, 4.388ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/full_int (SLICE_X9Y94.A5), 170 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/wcb_bin_6 (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/full_int (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.859ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.243 - 0.258)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/wcb_bin_6 to cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/full_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y95.CQ      Tcko                  0.447   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/wcb_bin<7>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/wcb_bin_6
    SLICE_X10Y93.A6      net (fanout=11)       0.945   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/wcb_bin<6>
    SLICE_X10Y93.A       Tilo                  0.203   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/rcb_gray_x<8>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Msub_GND_149_o_GND_149_o_sub_25_OUT<9:0>_lut<6>
    SLICE_X9Y93.B4       net (fanout=2)        0.626   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Msub_GND_149_o_GND_149_o_sub_25_OUT<9:0>_lut<6>
    SLICE_X9Y93.B        Tilo                  0.259   N64
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mmux_going_full18_SW0
    SLICE_X9Y93.A6       net (fanout=1)        0.340   N64
    SLICE_X9Y93.A        Tilo                  0.259   N64
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mmux_going_full18
    SLICE_X8Y93.C3       net (fanout=2)        0.319   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mmux_going_full18
    SLICE_X8Y93.C        Tilo                  0.205   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/rcb_gray_x<6>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mmux_going_full11
    SLICE_X9Y94.B4       net (fanout=1)        0.488   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mmux_going_full1
    SLICE_X9Y94.B        Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mmux_going_full13
    SLICE_X9Y94.A5       net (fanout=1)        0.187   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mmux_going_full12
    SLICE_X9Y94.CLK      Tas                   0.322   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mmux_going_full15
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/full_int
    -------------------------------------------------  ---------------------------
    Total                                      4.859ns (1.954ns logic, 2.905ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/wcb_bin_0 (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/full_int (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.786ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.243 - 0.258)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/wcb_bin_0 to cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/full_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y94.AQ      Tcko                  0.447   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/wcb_bin<3>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/wcb_bin_0
    SLICE_X9Y95.D4       net (fanout=11)       0.941   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/wcb_bin<0>
    SLICE_X9Y95.D        Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mxor_wcb_gray_next<8:0>_5_xo<0>1
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mxor_wcb_gray_next<8:0>_5_xo<0>11
    SLICE_X8Y94.C6       net (fanout=6)        0.297   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mxor_wcb_gray_next<8:0>_5_xo<0>1
    SLICE_X8Y94.C        Tilo                  0.205   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/wcb_gray<9>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Madd_wcb_bin_next_xor<9>11
    SLICE_X9Y93.A2       net (fanout=1)        0.598   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/wcb_bin_next<9>
    SLICE_X9Y93.A        Tilo                  0.259   N64
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mmux_going_full18
    SLICE_X8Y93.C3       net (fanout=2)        0.319   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mmux_going_full18
    SLICE_X8Y93.C        Tilo                  0.205   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/rcb_gray_x<6>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mmux_going_full11
    SLICE_X9Y94.B4       net (fanout=1)        0.488   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mmux_going_full1
    SLICE_X9Y94.B        Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mmux_going_full13
    SLICE_X9Y94.A5       net (fanout=1)        0.187   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mmux_going_full12
    SLICE_X9Y94.CLK      Tas                   0.322   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mmux_going_full15
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/full_int
    -------------------------------------------------  ---------------------------
    Total                                      4.786ns (1.956ns logic, 2.830ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/wcb_bin_0 (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/full_int (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.757ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.243 - 0.258)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/wcb_bin_0 to cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/full_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y94.AQ      Tcko                  0.447   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/wcb_bin<3>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/wcb_bin_0
    SLICE_X9Y95.D4       net (fanout=11)       0.941   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/wcb_bin<0>
    SLICE_X9Y95.D        Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mxor_wcb_gray_next<8:0>_5_xo<0>1
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mxor_wcb_gray_next<8:0>_5_xo<0>11
    SLICE_X9Y93.B6       net (fanout=6)        0.472   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mxor_wcb_gray_next<8:0>_5_xo<0>1
    SLICE_X9Y93.B        Tilo                  0.259   N64
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mmux_going_full18_SW0
    SLICE_X9Y93.A6       net (fanout=1)        0.340   N64
    SLICE_X9Y93.A        Tilo                  0.259   N64
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mmux_going_full18
    SLICE_X8Y93.C3       net (fanout=2)        0.319   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mmux_going_full18
    SLICE_X8Y93.C        Tilo                  0.205   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/rcb_gray_x<6>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mmux_going_full11
    SLICE_X9Y94.B4       net (fanout=1)        0.488   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mmux_going_full1
    SLICE_X9Y94.B        Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mmux_going_full13
    SLICE_X9Y94.A5       net (fanout=1)        0.187   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mmux_going_full12
    SLICE_X9Y94.CLK      Tas                   0.322   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mmux_going_full15
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/full_int
    -------------------------------------------------  ---------------------------
    Total                                      4.757ns (2.010ns logic, 2.747ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[14].loop3.oserdes_m (OLOGIC_X27Y41.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_14 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[14].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.246 - 0.230)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_14 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[14].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y39.CQ      Tcko                  0.421   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<15>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_14
    OLOGIC_X27Y41.D1     net (fanout=1)        1.033   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<14>
    OLOGIC_X27Y41.CLKDIV Tosckd_D    (-Th)     1.313   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[14].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[14].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (-0.892ns logic, 1.033ns route)
                                                       (-632.6% logic, 732.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_dframe_out/loop0[0].loop3.oserdes_m (OLOGIC_X27Y44.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.230ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_dframe_o (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_dframe_out/loop0[0].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.246ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.257 - 0.241)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_dframe_o to cmp_gn4124_core/cmp_l2p_ser/cmp_dframe_out/loop0[0].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y45.AQ      Tcko                  0.368   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_dframe_o
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_dframe_o
    OLOGIC_X27Y44.D1     net (fanout=2)        1.191   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_dframe_o
    OLOGIC_X27Y44.CLKDIV Tosckd_D    (-Th)     1.313   cmp_gn4124_core/cmp_l2p_ser/cmp_dframe_out/loop0[0].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_dframe_out/loop0[0].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.246ns (-0.945ns logic, 1.191ns route)
                                                       (-384.1% logic, 484.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2 (RAMB16_X2Y50.DIA26), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_62 (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.070 - 0.064)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_62 to cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y102.CQ     Tcko                  0.198   cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din<63>
                                                       cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_62
    RAMB16_X2Y50.DIA26   net (fanout=2)        0.128   cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din<62>
    RAMB16_X2Y50.CLKA    Trckd_DIA   (-Th)     0.053   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.145ns logic, 0.128ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X0Y38.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mram_mem2/CLKA
  Logical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mram_mem2/CLKA
  Location pin: RAMB16_X0Y44.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X3Y46.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3
_infrastructure_inst_mcb_drp_clk_bufg_in_0         = PERIOD TIMEGRP         
"cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_i
nfrastructure_inst_mcb_drp_clk_bufg_in_0"         TS_ddr_clk_buf / 0.25 HIGH 
50%;

 10400 paths analyzed, 1129 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.348ns.
--------------------------------------------------------------------------------

Paths for end point cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (SLICE_X25Y83.B4), 71 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.238ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.242 - 0.260)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y81.AQ      Tcko                  0.408   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X22Y82.B1      net (fanout=2)        0.986   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X22Y82.B       Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X22Y82.C4      net (fanout=1)        0.267   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X22Y82.C       Tilo                  0.204   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X21Y82.A1      net (fanout=1)        0.621   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X21Y82.AMUX    Tilo                  0.313   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X21Y82.B1      net (fanout=2)        0.589   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X21Y82.B       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X22Y83.B5      net (fanout=5)        0.407   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X22Y83.B       Tilo                  0.203   N140
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1
    SLICE_X22Y83.A5      net (fanout=1)        0.222   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1
    SLICE_X22Y83.A       Tilo                  0.203   N140
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In2
    SLICE_X25Y83.A5      net (fanout=1)        0.373   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In2
    SLICE_X25Y83.A       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1727_inv
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In3
    SLICE_X25Y83.B4      net (fanout=1)        0.494   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In3
    SLICE_X25Y83.CLK     Tas                   0.227   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1727_inv
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In7
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      6.238ns (2.279ns logic, 3.959ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.019ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y83.BQ      Tcko                  0.408   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X22Y82.B3      net (fanout=6)        0.767   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X22Y82.B       Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X22Y82.C4      net (fanout=1)        0.267   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X22Y82.C       Tilo                  0.204   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X21Y82.A1      net (fanout=1)        0.621   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X21Y82.AMUX    Tilo                  0.313   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X21Y82.B1      net (fanout=2)        0.589   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X21Y82.B       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X22Y83.B5      net (fanout=5)        0.407   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X22Y83.B       Tilo                  0.203   N140
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1
    SLICE_X22Y83.A5      net (fanout=1)        0.222   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1
    SLICE_X22Y83.A       Tilo                  0.203   N140
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In2
    SLICE_X25Y83.A5      net (fanout=1)        0.373   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In2
    SLICE_X25Y83.A       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1727_inv
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In3
    SLICE_X25Y83.B4      net (fanout=1)        0.494   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In3
    SLICE_X25Y83.CLK     Tas                   0.227   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1727_inv
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In7
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      6.019ns (2.279ns logic, 3.740ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Requirement:          12.000ns
  Data Path Delay:      5.941ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y83.AQ      Tcko                  0.408   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X22Y82.B2      net (fanout=6)        0.689   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X22Y82.B       Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X22Y82.C4      net (fanout=1)        0.267   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X22Y82.C       Tilo                  0.204   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X21Y82.A1      net (fanout=1)        0.621   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X21Y82.AMUX    Tilo                  0.313   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X21Y82.B1      net (fanout=2)        0.589   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X21Y82.B       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X22Y83.B5      net (fanout=5)        0.407   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X22Y83.B       Tilo                  0.203   N140
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1
    SLICE_X22Y83.A5      net (fanout=1)        0.222   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1
    SLICE_X22Y83.A       Tilo                  0.203   N140
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In2
    SLICE_X25Y83.A5      net (fanout=1)        0.373   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In2
    SLICE_X25Y83.A       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1727_inv
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In3
    SLICE_X25Y83.B4      net (fanout=1)        0.494   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In3
    SLICE_X25Y83.CLK     Tas                   0.227   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1727_inv
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In7
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      5.941ns (2.279ns logic, 3.662ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (SLICE_X20Y84.CE), 160 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.189ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.241 - 0.255)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y84.BQ      Tcko                  0.391   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X22Y82.A1      net (fanout=11)       0.928   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X22Y82.A       Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X22Y82.C1      net (fanout=1)        0.456   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
    SLICE_X22Y82.CMUX    Tilo                  0.261   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X16Y83.A4      net (fanout=1)        0.768   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X16Y83.A       Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o12
    SLICE_X16Y83.D3      net (fanout=2)        0.277   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X16Y83.D       Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_729_o_AND_2286_o
    SLICE_X18Y82.D3      net (fanout=2)        0.884   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_729_o_AND_2286_o
    SLICE_X18Y82.D       Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X18Y82.C4      net (fanout=1)        0.375   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X18Y82.C       Tilo                  0.204   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv2
    SLICE_X20Y84.CE      net (fanout=2)        0.494   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv
    SLICE_X20Y84.CLK     Tceck                 0.335   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.189ns (2.007ns logic, 4.182ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.141ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.150 - 0.164)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y81.AQ      Tcko                  0.408   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X22Y82.B1      net (fanout=2)        0.986   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X22Y82.B       Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X22Y82.C4      net (fanout=1)        0.267   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X22Y82.C       Tilo                  0.204   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X21Y82.A1      net (fanout=1)        0.621   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X21Y82.AMUX    Tilo                  0.313   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X21Y82.B1      net (fanout=2)        0.589   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X21Y82.B       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X18Y82.D1      net (fanout=5)        0.680   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X18Y82.D       Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X18Y82.C4      net (fanout=1)        0.375   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X18Y82.C       Tilo                  0.204   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv2
    SLICE_X20Y84.CE      net (fanout=2)        0.494   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv
    SLICE_X20Y84.CLK     Tceck                 0.335   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.141ns (2.129ns logic, 4.012ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.112ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.241 - 0.255)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y84.BMUX    Tshcko                0.461   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X22Y82.A3      net (fanout=12)       0.781   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X22Y82.A       Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X22Y82.C1      net (fanout=1)        0.456   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
    SLICE_X22Y82.CMUX    Tilo                  0.261   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X16Y83.A4      net (fanout=1)        0.768   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X16Y83.A       Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o12
    SLICE_X16Y83.D3      net (fanout=2)        0.277   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X16Y83.D       Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_729_o_AND_2286_o
    SLICE_X18Y82.D3      net (fanout=2)        0.884   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_729_o_AND_2286_o
    SLICE_X18Y82.D       Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X18Y82.C4      net (fanout=1)        0.375   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X18Y82.C       Tilo                  0.204   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv2
    SLICE_X20Y84.CE      net (fanout=2)        0.494   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv
    SLICE_X20Y84.CLK     Tceck                 0.335   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.112ns (2.077ns logic, 4.035ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (SLICE_X25Y83.B3), 131 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.179ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.242 - 0.255)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y84.AQ      Tcko                  0.391   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X28Y82.A1      net (fanout=10)       1.136   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X28Y82.BMUX    Topab                 0.432   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X29Y82.C1      net (fanout=1)        0.447   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<1>
    SLICE_X29Y82.C       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o<27>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n02501_SW0
    SLICE_X29Y82.A2      net (fanout=1)        0.437   N144
    SLICE_X29Y82.A       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o<27>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n02501
    SLICE_X28Y91.A2      net (fanout=4)        1.197   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0250
    SLICE_X28Y91.A       Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In4
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In6
    SLICE_X25Y83.B3      net (fanout=1)        1.189   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In6
    SLICE_X25Y83.CLK     Tas                   0.227   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1727_inv
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In7
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      6.179ns (1.773ns logic, 4.406ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.151ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.242 - 0.255)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y84.AQ      Tcko                  0.391   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X28Y82.A1      net (fanout=10)       1.136   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X28Y82.CMUX    Topac                 0.533   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X29Y82.C3      net (fanout=1)        0.318   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<2>
    SLICE_X29Y82.C       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o<27>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n02501_SW0
    SLICE_X29Y82.A2      net (fanout=1)        0.437   N144
    SLICE_X29Y82.A       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o<27>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n02501
    SLICE_X28Y91.A2      net (fanout=4)        1.197   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0250
    SLICE_X28Y91.A       Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In4
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In6
    SLICE_X25Y83.B3      net (fanout=1)        1.189   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In6
    SLICE_X25Y83.CLK     Tas                   0.227   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1727_inv
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In7
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      6.151ns (1.874ns logic, 4.277ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.001ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.242 - 0.252)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y85.CQ      Tcko                  0.447   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X27Y82.A4      net (fanout=6)        1.042   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X27Y82.A       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value_int[7]_LessThan_313_o11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_308_o3
    SLICE_X27Y82.C2      net (fanout=1)        0.427   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_308_o1
    SLICE_X27Y82.CMUX    Tilo                  0.313   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value_int[7]_LessThan_313_o11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_308_o11
    SLICE_X29Y83.A6      net (fanout=1)        0.330   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_308_o11
    SLICE_X29Y83.A       Tilo                  0.259   cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write<27>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_308_o12
    SLICE_X29Y83.B6      net (fanout=1)        0.118   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_308_o2
    SLICE_X29Y83.B       Tilo                  0.259   cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write<27>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_308_o21
    SLICE_X28Y91.A3      net (fanout=4)        0.926   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_308_o
    SLICE_X28Y91.A       Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In4
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In6
    SLICE_X25Y83.B3      net (fanout=1)        1.189   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In6
    SLICE_X25Y83.CLK     Tas                   0.227   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1727_inv
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In7
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      6.001ns (1.969ns logic, 4.032ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0"
        TS_ddr_clk_buf / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2 (SLICE_X13Y81.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y81.AQ      Tcko                  0.198   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1
    SLICE_X13Y81.BX      net (fanout=1)        0.136   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1
    SLICE_X13Y81.CLK     Tckdi       (-Th)    -0.059   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_4 (SLICE_X20Y88.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_4 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_4 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y88.AQ      Tcko                  0.198   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<6>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_4
    SLICE_X20Y88.B6      net (fanout=1)        0.017   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<4>
    SLICE_X20Y88.CLK     Tah         (-Th)    -0.190   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<6>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/mux1131
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.388ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 (SLICE_X28Y92.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y92.DQ      Tcko                  0.200   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5
    SLICE_X28Y92.D6      net (fanout=2)        0.022   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
    SLICE_X28Y92.CLK     Tah         (-Th)    -0.190   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count_xor<5>11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0"
        TS_ddr_clk_buf / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.270ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.570ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/CLK
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK
  Location pin: SLICE_X28Y79.CLK
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3
_infrastructure_inst_clk_2x_180_0         = PERIOD TIMEGRP         
"cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_i
nfrastructure_inst_clk_2x_180_0"         TS_ddr_clk_buf / 2 PHASE 0.75 ns HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_180_0
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_180_0"
        TS_ddr_clk_buf / 2 PHASE 0.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3
_infrastructure_inst_clk_2x_0_0         = PERIOD TIMEGRP         
"cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_i
nfrastructure_inst_clk_2x_0_0"         TS_ddr_clk_buf / 2 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_0_0
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_0_0"
        TS_ddr_clk_buf / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_sysclk_2x
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_p2l_clkp
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p2l_clkp                    |      5.000ns|      0.925ns|      3.124ns|            0|            0|            0|            0|
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      3.124ns|            0|            0|            0|            0|
| buf_P_clk                     |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int            |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
|  _rx_pllout_x1                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_p2l_clkn
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p2l_clkn                    |      5.000ns|      0.925ns|      4.965ns|            0|            0|            0|        30220|
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      4.965ns|            0|            0|            0|        30220|
| buf_P_clk_0                   |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int_0          |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      4.965ns|          N/A|            0|            0|        30220|            0|
|  _rx_pllout_x1_0              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk20_vcxo_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk20_vcxo_i                |     50.000ns|     20.000ns|     49.967ns|            0|            0|            0|       403095|
| TS_sys_clk_125_buf            |      8.000ns|      7.961ns|          N/A|            0|            0|       392695|            0|
| TS_ddr_clk_buf                |      3.000ns|      2.572ns|      2.998ns|            0|            0|            0|        10400|
|  TS_cmp_ddr_ctrl_cmp_ddr3_ctrl|     12.000ns|      6.348ns|          N/A|            0|            0|        10400|            0|
|  _wrapper_gen_spec_bank3_64b_3|             |             |             |             |             |             |             |
|  2b_cmp_ddr3_ctrl_memc3_infras|             |             |             |             |             |             |             |
|  tructure_inst_mcb_drp_clk_buf|             |             |             |             |             |             |             |
|  g_in_0                       |             |             |             |             |             |             |             |
|  TS_cmp_ddr_ctrl_cmp_ddr3_ctrl|      1.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
|  _wrapper_gen_spec_bank3_64b_3|             |             |             |             |             |             |             |
|  2b_cmp_ddr3_ctrl_memc3_infras|             |             |             |             |             |             |             |
|  tructure_inst_clk_2x_180_0   |             |             |             |             |             |             |             |
|  TS_cmp_ddr_ctrl_cmp_ddr3_ctrl|      1.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
|  _wrapper_gen_spec_bank3_64b_3|             |             |             |             |             |             |             |
|  2b_cmp_ddr3_ctrl_memc3_infras|             |             |             |             |             |             |             |
|  tructure_inst_clk_2x_0_0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYS_CLK5
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK5                    |      3.000ns|      2.572ns|      2.998ns|            0|            0|            0|            0|
| TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_|     12.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| wrapper_gen_spec_bank3_64b_32b|             |             |             |             |             |             |             |
| _cmp_ddr3_ctrl_memc3_infrastru|             |             |             |             |             |             |             |
| cture_inst_mcb_drp_clk_bufg_in|             |             |             |             |             |             |             |
| TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_|      1.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
| wrapper_gen_spec_bank3_64b_32b|             |             |             |             |             |             |             |
| _cmp_ddr3_ctrl_memc3_infrastru|             |             |             |             |             |             |             |
| cture_inst_clk_2x_180         |             |             |             |             |             |             |             |
| TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_|      1.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
| wrapper_gen_spec_bank3_64b_32b|             |             |             |             |             |             |             |
| _cmp_ddr3_ctrl_memc3_infrastru|             |             |             |             |             |             |             |
| cture_inst_clk_2x_0           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_adc_dco_n_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_adc_dco_n_i                 |      2.000ns|      1.636ns|      1.918ns|            0|            0|            0|        18373|
| TS_cmp_fmc_adc_100Ms_core_fs_c|      8.000ns|      7.671ns|          N/A|            0|            0|        18373|            0|
| lk_buf                        |             |             |             |             |             |             |             |
| TS_cmp_fmc_adc_100Ms_core_serd|      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
| es_clk                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock P2L_CLKn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
P2L_CLKn       |    4.965|         |         |         |
P2L_CLKp       |    4.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock P2L_CLKp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
P2L_CLKn       |    4.965|         |         |         |
P2L_CLKp       |    4.965|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc_dco_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc_dco_n_i    |    7.671|         |         |         |
adc_dco_p_i    |    7.671|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc_dco_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc_dco_n_i    |    7.671|         |         |         |
adc_dco_p_i    |    7.671|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk20_vcxo_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk20_vcxo_i   |    7.961|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 451688 paths, 0 nets, and 32560 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 30 14:50:51 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 270 MB



