<strong>vhdl-platform-spec</strong> is a variable defined in `<code>vhdl-mode.el</code>'.</br>
Its value is <pre>""</pre></br>
</br>
<strong id="documentation">Documentation:</strong></br>
Specification of VHDL platform to insert in file header.</br>
The platform specification should contain names and versions of the</br>
simulation and synthesis tools used.</br>
See option `vhdl-file-header'.</br>
</br>
You can customize this variable.