<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP3C120/EP4CE115 (0x020F70DD)" sof_file="Project2_main.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2025/02/10 20:39:17  #0">
      <clock name="CLOCK_50" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="LCD_EN" tap_mode="classic"/>
          <wire name="LCD_ON" tap_mode="classic"/>
          <wire name="LCD_RS" tap_mode="classic"/>
          <wire name="LCD_RW" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|GPIO[0]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW[0]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW[1]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW[2]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW[3]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|PWM_gen:inst_PWM|PWMout" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[0]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[10]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[11]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[12]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[13]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[14]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[15]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[1]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[2]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[3]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[4]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[5]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[6]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[7]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[8]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[9]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys[0]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys[1]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys[2]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys[3]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[0]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[1]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[2]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[3]" tap_mode="classic"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="LCD_EN" tap_mode="classic"/>
          <wire name="LCD_ON" tap_mode="classic"/>
          <wire name="LCD_RS" tap_mode="classic"/>
          <wire name="LCD_RW" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|GPIO[0]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW[0]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW[1]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW[2]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW[3]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|PWM_gen:inst_PWM|PWMout" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[0]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[10]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[11]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[12]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[13]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[14]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[15]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[1]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[2]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[3]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[4]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[5]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[6]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[7]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[8]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[9]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys[0]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys[1]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys[2]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys[3]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[0]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[1]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[2]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[3]" tap_mode="classic"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="LCD_EN" tap_mode="classic"/>
          <wire name="LCD_ON" tap_mode="classic"/>
          <wire name="LCD_RS" tap_mode="classic"/>
          <wire name="LCD_RW" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|GPIO[0]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW[0]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW[1]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW[2]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW[3]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|PWM_gen:inst_PWM|PWMout" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[0]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[10]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[11]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[12]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[13]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[14]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[15]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[1]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[2]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[3]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[4]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[5]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[6]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[7]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[8]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[9]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys[0]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys[1]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys[2]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys[3]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[0]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[1]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[2]" tap_mode="classic"/>
          <wire name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[3]" tap_mode="classic"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="4" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|GPIO[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="combinatorial"/>
          <node name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys" order="msb_to_lsb" radix="bin" state="expand" type="combinatorial">
            <node data_index="29" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="combinatorial"/>
            <node data_index="28" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="combinatorial"/>
            <node data_index="27" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="combinatorial"/>
            <node data_index="26" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="combinatorial"/>
          </node>
          <node name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut" order="msb_to_lsb" radix="bin" state="collapse" type="combinatorial">
            <node data_index="33" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" trigger_index="33" type="combinatorial"/>
            <node data_index="32" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="combinatorial"/>
            <node data_index="31" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="combinatorial"/>
            <node data_index="30" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="combinatorial"/>
          </node>
          <node data_index="9" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|PWM_gen:inst_PWM|PWMout" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="combinatorial"/>
          <node data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="LCD_EN" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="output pin"/>
          <node data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="LCD_ON" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="output pin"/>
          <node data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="LCD_RS" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="output pin"/>
          <node data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="LCD_RW" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="output pin"/>
          <node name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW" order="msb_to_lsb" radix="bin" state="expand" type="combinatorial">
            <node data_index="8" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="combinatorial"/>
            <node data_index="7" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="combinatorial"/>
            <node data_index="6" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="combinatorial"/>
            <node data_index="5" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="combinatorial"/>
          </node>
          <node name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r" order="msb_to_lsb" type="combinatorial">
            <node data_index="16" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="combinatorial"/>
            <node data_index="15" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="combinatorial"/>
            <node data_index="14" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="combinatorial"/>
            <node data_index="13" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="combinatorial"/>
            <node data_index="12" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="combinatorial"/>
            <node data_index="11" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="combinatorial"/>
            <node data_index="25" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="combinatorial"/>
            <node data_index="24" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="combinatorial"/>
            <node data_index="23" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="combinatorial"/>
            <node data_index="22" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="combinatorial"/>
            <node data_index="21" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="combinatorial"/>
            <node data_index="20" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="combinatorial"/>
            <node data_index="19" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="combinatorial"/>
            <node data_index="18" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="combinatorial"/>
            <node data_index="17" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="combinatorial"/>
            <node data_index="10" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="combinatorial"/>
          </node>
        </unified_setup_data_view>
        <data_view>
          <net data_index="4" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|GPIO[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="combinatorial"/>
          <bus name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys" order="msb_to_lsb" radix="bin" state="expand" type="combinatorial">
            <net data_index="29" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="combinatorial"/>
            <net data_index="28" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="combinatorial"/>
            <net data_index="27" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="combinatorial"/>
            <net data_index="26" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="combinatorial"/>
          </bus>
          <bus name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut" order="msb_to_lsb" radix="bin" state="collapse" type="combinatorial">
            <net data_index="33" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" trigger_index="33" type="combinatorial"/>
            <net data_index="32" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="combinatorial"/>
            <net data_index="31" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="combinatorial"/>
            <net data_index="30" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="combinatorial"/>
          </bus>
          <net data_index="9" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|PWM_gen:inst_PWM|PWMout" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="combinatorial"/>
          <net data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="LCD_EN" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="output pin"/>
          <net data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="LCD_ON" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="output pin"/>
          <net data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="LCD_RS" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="output pin"/>
          <net data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="LCD_RW" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="output pin"/>
          <bus name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW" order="msb_to_lsb" radix="bin" state="expand" type="combinatorial">
            <net data_index="8" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="combinatorial"/>
            <net data_index="7" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="combinatorial"/>
            <net data_index="6" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="combinatorial"/>
            <net data_index="5" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="combinatorial"/>
          </bus>
          <bus name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r" order="msb_to_lsb" type="combinatorial">
            <net data_index="16" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="combinatorial"/>
            <net data_index="15" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="combinatorial"/>
            <net data_index="14" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="combinatorial"/>
            <net data_index="13" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="combinatorial"/>
            <net data_index="12" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="combinatorial"/>
            <net data_index="11" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="combinatorial"/>
            <net data_index="25" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="combinatorial"/>
            <net data_index="24" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="combinatorial"/>
            <net data_index="23" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="combinatorial"/>
            <net data_index="22" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="combinatorial"/>
            <net data_index="21" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="combinatorial"/>
            <net data_index="20" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="combinatorial"/>
            <net data_index="19" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="combinatorial"/>
            <net data_index="18" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="combinatorial"/>
            <net data_index="17" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="combinatorial"/>
            <net data_index="10" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="combinatorial"/>
          </bus>
        </data_view>
        <setup_view>
          <net data_index="4" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|GPIO[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="combinatorial"/>
          <bus name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys" order="msb_to_lsb" radix="bin" state="expand" type="combinatorial">
            <net data_index="29" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" trigger_index="29" type="combinatorial"/>
            <net data_index="28" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" trigger_index="28" type="combinatorial"/>
            <net data_index="27" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" trigger_index="27" type="combinatorial"/>
            <net data_index="26" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|statemachine:Inst_StateMachine|Keys[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="combinatorial"/>
          </bus>
          <bus name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut" order="msb_to_lsb" radix="bin" state="collapse" type="combinatorial">
            <net data_index="33" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" trigger_index="33" type="combinatorial"/>
            <net data_index="32" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" trigger_index="32" type="combinatorial"/>
            <net data_index="31" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" trigger_index="31" type="combinatorial"/>
            <net data_index="30" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|statemachine:Inst_StateMachine|stateOut[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" trigger_index="30" type="combinatorial"/>
          </bus>
          <net data_index="9" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|PWM_gen:inst_PWM|PWMout" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="combinatorial"/>
          <net data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="LCD_EN" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="output pin"/>
          <net data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="LCD_ON" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="output pin"/>
          <net data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="LCD_RS" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="output pin"/>
          <net data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="LCD_RW" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="output pin"/>
          <bus name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW" order="msb_to_lsb" radix="bin" state="expand" type="combinatorial">
            <net data_index="8" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="combinatorial"/>
            <net data_index="7" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="combinatorial"/>
            <net data_index="6" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="combinatorial"/>
            <net data_index="5" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|LCD_Controller:Inst_LCD_Controller|LCD_Mode_SW[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="combinatorial"/>
          </bus>
          <bus name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r" order="msb_to_lsb" type="combinatorial">
            <net data_index="16" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="combinatorial"/>
            <net data_index="15" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="combinatorial"/>
            <net data_index="14" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="combinatorial"/>
            <net data_index="13" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="combinatorial"/>
            <net data_index="12" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="combinatorial"/>
            <net data_index="11" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="combinatorial"/>
            <net data_index="25" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="combinatorial"/>
            <net data_index="24" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="combinatorial"/>
            <net data_index="23" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="combinatorial"/>
            <net data_index="22" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="combinatorial"/>
            <net data_index="21" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="combinatorial"/>
            <net data_index="20" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="combinatorial"/>
            <net data_index="19" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="combinatorial"/>
            <net data_index="18" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="combinatorial"/>
            <net data_index="17" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="combinatorial"/>
            <net data_index="10" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|data_s2f_r[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="combinatorial"/>
          </bus>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger CRC="6D277176" attribute_mem_mode="false" gap_record="true" global_temp="1" is_expanded="true" name="trigger: 2025/02/10 20:39:17  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up><op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>1111111111111111111111111111111111
            <pwr_up_transitional>1111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2025/02/10 21:06:38  #0" power_up_mode="false" sample_depth="128" trigger_position="16">01000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111010000111000000000000000000000011101000011100000000000000000000001110100001110000000000000000000000111</data>
          <extradata>1111111111111111T111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="1"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="16"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="8184"/>
    </position_info>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="frame size" size="2" value="1920,1017"/>
    <multi attribute="jtag widget size" size="2" value="334,120"/>
  </global_info>
</session>
