

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Oct 12 16:44:29 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        optimized4
* Solution:       factor_2_II_1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  132|  132|  132|  132|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  130|  130|         4|          2|          1|    64|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|     93|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       5|     10|    0|
|Multiplexer      |        -|      -|       -|    138|    -|
|Register         |        -|      -|     118|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      2|     123|    241|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |fir_mac_muladd_8sbkb_U1  |fir_mac_muladd_8sbkb  | i0 + i1 * i2 |
    |fir_mac_muladd_8scud_U2  |fir_mac_muladd_8scud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-----------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |    Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |c_U        |fir_c        |        0|  5|  10|    0|   128|    5|     1|          640|
    |reg_x_V_U  |fir_reg_x_V  |        1|  0|   0|    0|   128|    8|     1|         1024|
    +-----------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |             |        1|  5|  10|    0|   256|   13|     2|         1664|
    +-----------+-------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |add_ln34_1_fu_193_p2          |     +    |      0|  0|  15|           8|           3|
    |add_ln34_fu_176_p2            |     +    |      0|  0|  15|           8|           2|
    |ret_V_fu_244_p2               |     +    |      0|  0|  12|          12|          12|
    |y_V                           |     +    |      0|  0|  23|          16|          16|
    |ap_condition_86               |    and   |      0|  0|   2|           1|           1|
    |icmp_ln29_1_fu_187_p2         |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln29_fu_165_p2           |   icmp   |      0|  0|  11|           8|           1|
    |ap_predicate_tran4to6_state3  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                 |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0|  93|          63|          39|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_phi_mux_i_0_0_phi_fu_132_p4  |   9|          2|    8|         16|
    |c_address0                      |  15|          3|    7|         21|
    |i_0_0_reg_128                   |   9|          2|    8|         16|
    |p_0563_0_0_reg_139              |   9|          2|   16|         32|
    |p_0563_0_lcssa_reg_151          |   9|          2|   16|         32|
    |reg_x_V_address0                |  21|          4|    7|         28|
    |reg_x_V_address1                |  15|          3|    7|         21|
    |reg_x_V_d0                      |  15|          3|    8|         24|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 138|         28|   79|        197|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln34_1_reg_312                 |   8|   0|    8|          0|
    |add_ln700_reg_337                  |  16|   0|   16|          0|
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |i_0_0_reg_128                      |   8|   0|    8|          0|
    |icmp_ln29_1_reg_308                |   1|   0|    1|          0|
    |icmp_ln29_1_reg_308_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln29_reg_283                  |   1|   0|    1|          0|
    |icmp_ln29_reg_283_pp0_iter1_reg    |   1|   0|    1|          0|
    |p_0563_0_0_reg_139                 |  16|   0|   16|          0|
    |p_0563_0_lcssa_reg_151             |  16|   0|   16|          0|
    |reg_161                            |   5|   0|    5|          0|
    |reg_x_V_addr_reg_297               |   7|   0|    7|          0|
    |reg_x_V_load_1_reg_327             |   8|   0|    8|          0|
    |reg_x_V_load_reg_322               |   8|   0|    8|          0|
    |zext_ln34_1_reg_292                |   8|   0|   64|         56|
    |zext_ln34_reg_287                  |   8|   0|   64|         56|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 118|   0|  230|        112|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      fir     | return value |
|y_V         | out |   16|   ap_vld   |      y_V     |    pointer   |
|y_V_ap_vld  | out |    1|   ap_vld   |      y_V     |    pointer   |
|x_V         |  in |    8|   ap_none  |      x_V     |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

