#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Sep 25 22:56:28 2018
# Process ID: 7692
# Current directory: C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8252 C:\Xilinx\Vivado\MyProjects\PMOD_WIFI_OLD\PMOD_WIFI.xpr
# Log file: C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/vivado.log
# Journal file: C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/College/Thesis/vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/MyProjects/myIps'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_ilmb_bram_if_cntlr_0' generated file not found 'c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 898.461 ; gain = 202.211
update_compile_order -fileset sources_1
open_bd_design {C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding cell -- digilentinc.com:IP:PmodWIFI:1.0 - PmodWIFI_0
Adding cell -- xilinx.com:ip:axi_emc:3.0 - axi_emc_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_sw
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:user:led_ip:1.0 - led_ip_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - axi_bram_ctrl_0_bram
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Successfully read diagram <design_1> from BD file <C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 938.797 ; gain = 40.336
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:sevenSegment:1.0 sevenSegment_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins sevenSegment_0/S_AXI]
</sevenSegment_0/S_AXI/S_AXI_reg> is being mapped into </microblaze_0/Data> at <0x44A50000 [ 64K ]>
startgroup
make_bd_pins_external  [get_bd_pins sevenSegment_0/segment_out]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins sevenSegment_0/anode_out]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] design_1_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] design_1_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Cached)" intc_ip "Auto" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
</axi_bram_ctrl_1/S_AXI/Mem0> is being mapped into </microblaze_0/Data> at <0xC2000000 [ 8K ]>
</axi_bram_ctrl_1/S_AXI/Mem0> is being mapped into </microblaze_0/Instruction> at <0xC2000000 [ 8K ]>
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_1]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA]
regenerate_bd_layout
validate_bd_design
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:microblaze:10.0-14] /microblaze_0: The D-cache cacheable segment 0x60000000 - 0x61FFFFFF does not include the M_AXI_DC segment 0xC0000000-0xC0001FFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
WARNING: [xilinx.com:ip:microblaze:10.0-14] /microblaze_0: The D-cache cacheable segment 0x60000000 - 0x61FFFFFF does not include the M_AXI_DC segment 0xC2000000-0xC2001FFF, which prevents this M_AXI_DC segment from being accessed by the cache. To resolve this issue assign parameters C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x60000000 and high address C_DCACHE_HIGHADDR to 0x61FFFFFF.
WARNING: [xilinx.com:ip:microblaze:10.0-14] /microblaze_0: The I-cache cacheable segment 0x60000000 - 0x61FFFFFF does not include the M_AXI_IC segment 0xC0000000-0xC0001FFF, which prevents this M_AXI_IC segment from being accessed by the cache. To resolve this issue assign parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR manually, or modify the address map.
WARNING: [xilinx.com:ip:microblaze:10.0-14] /microblaze_0: The I-cache cacheable segment 0x60000000 - 0x61FFFFFF does not include the M_AXI_IC segment 0xC2000000-0xC2001FFF, which prevents this M_AXI_IC segment from being accessed by the cache. To resolve this issue assign parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x60000000 and high address C_ICACHE_HIGHADDR to 0x61FFFFFF.
validate_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1196.625 ; gain = 0.000
save_bd_design
Wrote  : <C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_emc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodWIFI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_sw .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sevenSegment_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
Exporting to file C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1241.723 ; gain = 11.875
catch { config_ip_cache -export [get_ips -all design_1_xbar_1] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_bram_ctrl_0_bram_0] }
catch { config_ip_cache -export [get_ips -all design_1_sevenSegment_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_bram_ctrl_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_bram_ctrl_1_0, cache-ID = 98dc32f8b99bfd5e; cache size = 41.819 MB.
export_ip_user_files -of_objects [get_files C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 {design_1_xbar_1_synth_1 design_1_xbar_0_synth_1 design_1_axi_bram_ctrl_0_bram_0_synth_1 design_1_sevenSegment_0_0_synth_1}
[Tue Sep 25 23:00:58 2018] Launched design_1_xbar_1_synth_1, design_1_xbar_0_synth_1, design_1_axi_bram_ctrl_0_bram_0_synth_1, design_1_sevenSegment_0_0_synth_1...
Run output will be captured here:
design_1_xbar_1_synth_1: C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/design_1_xbar_1_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_bram_ctrl_0_bram_0_synth_1: C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/design_1_axi_bram_ctrl_0_bram_0_synth_1/runme.log
design_1_sevenSegment_0_0_synth_1: C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/design_1_sevenSegment_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.ip_user_files/sim_scripts -ip_user_files_dir C:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.ip_user_files -ipstatic_source_dir C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.cache/compile_simlib/modelsim} {questa=C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.cache/compile_simlib/questa} {riviera=C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.cache/compile_simlib/riviera} {activehdl=C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Sep 25 23:04:35 2018] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/synth_1/runme.log
[Tue Sep 25 23:04:35 2018] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/impl_1/runme.log
file copy -force C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/impl_1/design_1_wrapper.sysdef C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk/design_1_wrapper.hdf

file copy -force C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/impl_1/design_1_wrapper.sysdef C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk -hwspec C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk -hwspec C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/impl_1/design_1_wrapper.sysdef C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk -hwspec C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk -hwspec C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 26 00:09:55 2018...
