{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649267932170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649267932170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 06 19:58:51 2022 " "Processing started: Wed Apr 06 19:58:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649267932170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649267932170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CIC_pc -c CIC_pc " "Command: quartus_map --read_settings_files=on --write_settings_files=off CIC_pc -c CIC_pc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649267932170 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649267932670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649267932670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file cic_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC_pc " "Found entity 1: CIC_pc" {  } { { "CIC_pc.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649267940934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649267940934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r_int.v 1 1 " "Found 1 design units, including 1 entities, in source file r_int.v" { { "Info" "ISGN_ENTITY_NAME" "1 R_INT " "Found entity 1: R_INT" {  } { { "R_INT.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/R_INT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649267940934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649267940934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int.v 1 1 " "Found 1 design units, including 1 entities, in source file int.v" { { "Info" "ISGN_ENTITY_NAME" "1 INT " "Found entity 1: INT" {  } { { "INT.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/INT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649267940934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649267940934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb.v 1 1 " "Found 1 design units, including 1 entities, in source file comb.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMB " "Found entity 1: COMB" {  } { { "COMB.v" "" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/COMB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649267940949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649267940949 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CIC_pc " "Elaborating entity \"CIC_pc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649267940981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMB COMB:CIC\[0\].COMB0 " "Elaborating entity \"COMB\" for hierarchy \"COMB:CIC\[0\].COMB0\"" {  } { { "CIC_pc.v" "CIC\[0\].COMB0" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649267940996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT INT:CIC\[0\].INT0 " "Elaborating entity \"INT\" for hierarchy \"INT:CIC\[0\].INT0\"" {  } { { "CIC_pc.v" "CIC\[0\].INT0" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649267940996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMB COMB:CIC\[1\].COMB0 " "Elaborating entity \"COMB\" for hierarchy \"COMB:CIC\[1\].COMB0\"" {  } { { "CIC_pc.v" "CIC\[1\].COMB0" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649267940996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMB COMB:CIC\[2\].COMB0 " "Elaborating entity \"COMB\" for hierarchy \"COMB:CIC\[2\].COMB0\"" {  } { { "CIC_pc.v" "CIC\[2\].COMB0" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649267940996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_INT R_INT:R_INT0 " "Elaborating entity \"R_INT\" for hierarchy \"R_INT:R_INT0\"" {  } { { "CIC_pc.v" "R_INT0" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649267940996 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_comb_wire\[2\]\[18\] " "Net \"data_comb_wire\[2\]\[18\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_comb_wire\[2\]\[18\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1649267941028 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[37\] " "Net \"data_int_wire\[0\]\[37\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[37\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[36\] " "Net \"data_int_wire\[0\]\[36\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[36\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[35\] " "Net \"data_int_wire\[0\]\[35\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[35\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[34\] " "Net \"data_int_wire\[0\]\[34\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[34\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[33\] " "Net \"data_int_wire\[0\]\[33\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[33\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[32\] " "Net \"data_int_wire\[0\]\[32\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[32\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[31\] " "Net \"data_int_wire\[0\]\[31\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[31\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[30\] " "Net \"data_int_wire\[0\]\[30\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[30\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[29\] " "Net \"data_int_wire\[0\]\[29\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[29\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[28\] " "Net \"data_int_wire\[0\]\[28\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[28\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[27\] " "Net \"data_int_wire\[0\]\[27\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[27\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[26\] " "Net \"data_int_wire\[0\]\[26\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[26\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[25\] " "Net \"data_int_wire\[0\]\[25\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[25\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[24\] " "Net \"data_int_wire\[0\]\[24\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[24\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[23\] " "Net \"data_int_wire\[0\]\[23\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[23\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[22\] " "Net \"data_int_wire\[0\]\[22\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[22\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[21\] " "Net \"data_int_wire\[0\]\[21\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[21\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[20\] " "Net \"data_int_wire\[0\]\[20\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[20\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[19\] " "Net \"data_int_wire\[0\]\[19\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[19\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_comb_wire\[2\]\[18\] " "Net \"data_comb_wire\[2\]\[18\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_comb_wire\[2\]\[18\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1649267941028 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[37\] " "Net \"data_int_wire\[0\]\[37\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[37\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[36\] " "Net \"data_int_wire\[0\]\[36\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[36\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[35\] " "Net \"data_int_wire\[0\]\[35\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[35\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[34\] " "Net \"data_int_wire\[0\]\[34\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[34\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[33\] " "Net \"data_int_wire\[0\]\[33\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[33\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[32\] " "Net \"data_int_wire\[0\]\[32\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[32\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[31\] " "Net \"data_int_wire\[0\]\[31\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[31\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[30\] " "Net \"data_int_wire\[0\]\[30\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[30\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[29\] " "Net \"data_int_wire\[0\]\[29\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[29\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[28\] " "Net \"data_int_wire\[0\]\[28\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[28\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[27\] " "Net \"data_int_wire\[0\]\[27\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[27\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[26\] " "Net \"data_int_wire\[0\]\[26\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[26\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[25\] " "Net \"data_int_wire\[0\]\[25\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[25\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[24\] " "Net \"data_int_wire\[0\]\[24\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[24\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[23\] " "Net \"data_int_wire\[0\]\[23\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[23\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[22\] " "Net \"data_int_wire\[0\]\[22\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[22\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[21\] " "Net \"data_int_wire\[0\]\[21\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[21\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[20\] " "Net \"data_int_wire\[0\]\[20\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[20\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_int_wire\[0\]\[19\] " "Net \"data_int_wire\[0\]\[19\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_int_wire\[0\]\[19\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_comb_wire\[1\]\[18\] " "Net \"data_comb_wire\[1\]\[18\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_comb_wire\[1\]\[18\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_comb_wire\[1\]\[17\] " "Net \"data_comb_wire\[1\]\[17\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_comb_wire\[1\]\[17\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_comb_wire\[2\]\[18\] " "Net \"data_comb_wire\[2\]\[18\]\" is missing source, defaulting to GND" {  } { { "CIC_pc.v" "data_comb_wire\[2\]\[18\]" { Text "C:/Users/gsandar/Documents/Github/PSFPGA/Practica3/Quartus_project/CIC_pc.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1649267941028 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1649267941028 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1649267941387 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649267941496 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649267941918 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649267941918 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "423 " "Implemented 423 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649267941965 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649267941965 ""} { "Info" "ICUT_CUT_TM_LCELLS" "365 " "Implemented 365 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649267941965 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649267941965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649267941980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 06 19:59:01 2022 " "Processing ended: Wed Apr 06 19:59:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649267941980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649267941980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649267941980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649267941980 ""}
