#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Aug 27 18:09:11 2023
# Process ID: 6196
# Current directory: C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.runs/synth_1
# Command line: vivado.exe -log i2c_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2c_top.tcl
# Log file: C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.runs/synth_1/i2c_top.vds
# Journal file: C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.runs/synth_1\vivado.jou
# Running On: DESKTOP-FG0QD84, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 8, Host memory: 17109 MB
#-----------------------------------------------------------
source i2c_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Jihoon Lee/Desktop/h264v2/rtl'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.cache/ip 
Command: synth_design -top i2c_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12180
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'cam_rstn' is not allowed [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.srcs/sources_1/new/i2c_top.sv:19]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1257.051 ; gain = 406.191
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'i2c_top' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.srcs/sources_1/new/i2c_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mmcm_i2c' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.runs/synth_1/.Xil/Vivado-6196-DESKTOP-FG0QD84/realtime/mmcm_i2c_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mmcm_i2c' (0#1) [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.runs/synth_1/.Xil/Vivado-6196-DESKTOP-FG0QD84/realtime/mmcm_i2c_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'sccb_wr' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.srcs/sources_1/new/sccb_wr.sv:17]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.srcs/sources_1/new/sccb_wr.sv:198]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.srcs/sources_1/new/sccb_wr.sv:192]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.srcs/sources_1/new/sccb_wr.sv:115]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.srcs/sources_1/new/sccb_wr.sv:238]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.srcs/sources_1/new/sccb_wr.sv:269]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.srcs/sources_1/new/sccb_wr.sv:115]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.srcs/sources_1/new/sccb_wr.sv:172]
INFO: [Synth 8-6155] done synthesizing module 'sccb_wr' (0#1) [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.srcs/sources_1/new/sccb_wr.sv:17]
INFO: [Synth 8-6157] synthesizing module 'vio_i2c' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.runs/synth_1/.Xil/Vivado-6196-DESKTOP-FG0QD84/realtime/vio_i2c_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vio_i2c' (0#1) [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.runs/synth_1/.Xil/Vivado-6196-DESKTOP-FG0QD84/realtime/vio_i2c_stub.v:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.srcs/sources_1/new/i2c_top.sv:72]
INFO: [Synth 8-6157] synthesizing module 'ila_i2c' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.runs/synth_1/.Xil/Vivado-6196-DESKTOP-FG0QD84/realtime/ila_i2c_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ila_i2c' (0#1) [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.runs/synth_1/.Xil/Vivado-6196-DESKTOP-FG0QD84/realtime/ila_i2c_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'i2c_top' (0#1) [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.srcs/sources_1/new/i2c_top.sv:1]
WARNING: [Synth 8-6014] Unused sequential element ack_reg was removed.  [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.srcs/sources_1/new/sccb_wr.sv:85]
WARNING: [Synth 8-7137] Register addr_reg in module sccb_wr has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.srcs/sources_1/new/sccb_wr.sv:177]
WARNING: [Synth 8-7137] Register cnt_wait_reg in module sccb_wr has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.srcs/sources_1/new/sccb_wr.sv:180]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio'. This will prevent further optimization [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.srcs/sources_1/new/i2c_top.sv:65]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sccb'. This will prevent further optimization [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.srcs/sources_1/new/i2c_top.sv:38]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila'. This will prevent further optimization [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.srcs/sources_1/new/i2c_top.sv:72]
WARNING: [Synth 8-7137] Register clk_i2c_reg in module i2c_top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.srcs/sources_1/new/i2c_top.sv:39]
WARNING: [Synth 8-3917] design i2c_top has port cam_pwdn driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1352.828 ; gain = 501.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1352.828 ; gain = 501.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1352.828 ; gain = 501.969
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1352.828 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.gen/sources_1/ip/mmcm_i2c/mmcm_i2c/mmcm_i2c_in_context.xdc] for cell 'mmcm'
Finished Parsing XDC File [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.gen/sources_1/ip/mmcm_i2c/mmcm_i2c/mmcm_i2c_in_context.xdc] for cell 'mmcm'
Parsing XDC File [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.gen/sources_1/ip/ila_i2c/ila_i2c/ila_i2c_in_context.xdc] for cell 'ila'
Finished Parsing XDC File [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.gen/sources_1/ip/ila_i2c/ila_i2c/ila_i2c_in_context.xdc] for cell 'ila'
Parsing XDC File [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.gen/sources_1/ip/vio_i2c/vio_i2c/vio_i2c_in_context.xdc] for cell 'vio'
Finished Parsing XDC File [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.gen/sources_1/ip/vio_i2c/vio_i2c/vio_i2c_in_context.xdc] for cell 'vio'
Parsing XDC File [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.srcs/constrs_1/new/i2c.xdc]
Finished Parsing XDC File [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.srcs/constrs_1/new/i2c.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.srcs/constrs_1/new/i2c.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/i2c_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/i2c_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1409.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1409.102 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1409.102 ; gain = 558.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1409.102 ; gain = 558.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for osc_12m. (constraint file  {c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.gen/sources_1/ip/mmcm_i2c/mmcm_i2c/mmcm_i2c_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for osc_12m. (constraint file  {c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.gen/sources_1/ip/mmcm_i2c/mmcm_i2c/mmcm_i2c_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for mmcm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vio. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1409.102 ; gain = 558.242
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sccb_wr'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'sccb_wr', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                     ERR |                            01010 |                            01010
                   RESET |                            00000 |                            00000
               GET_WDATA |                            00001 |                            00001
                    WAIT |                            00010 |                            00010
                START_WR |                            00011 |                            00011
                   WRITE |                            00100 |                            00100
                 STOP_WR |                            00101 |                            00101
                START_RD |                            00110 |                            00110
              WR_SLAVEID |                            00111 |                            00111
                    READ |                            01000 |                            01000
                 STOP_RD |                            01001 |                            01001
                    DONE |                            01011 |                            01011
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1409.102 ; gain = 558.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 4     
	  11 Input    8 Bit        Muxes := 2     
	  14 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	  13 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 17    
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 3     
	  11 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
	  11 Input    1 Bit        Muxes := 12    
	   5 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design i2c_top has port cam_pwdn driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1409.102 ; gain = 558.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1409.102 ; gain = 558.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1409.102 ; gain = 558.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1409.102 ; gain = 558.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.srcs/sources_1/new/sccb_wr.sv:88]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1409.102 ; gain = 558.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1409.102 ; gain = 558.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1409.102 ; gain = 558.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1409.102 ; gain = 558.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1409.102 ; gain = 558.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1409.102 ; gain = 558.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mmcm_i2c      |         1|
|2     |vio_i2c       |         1|
|3     |ila_i2c       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |ila_i2c  |     1|
|2     |mmcm_i2c |     1|
|3     |vio_i2c  |     1|
|4     |CARRY4   |     8|
|5     |LUT1     |     7|
|6     |LUT2     |    21|
|7     |LUT3     |    13|
|8     |LUT4     |    21|
|9     |LUT5     |    27|
|10    |LUT6     |    60|
|11    |FDCE     |    38|
|12    |FDCP     |     1|
|13    |FDPE     |     3|
|14    |FDRE     |    14|
|15    |LDC      |     1|
|16    |IOBUF    |     1|
|17    |OBUF     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1409.102 ; gain = 558.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1409.102 ; gain = 501.969
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1409.102 ; gain = 558.242
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1409.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1409.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDCP => FDCP (FDCE, FDPE, LDCE, LUT3, VCC): 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LDC => LDCE: 1 instance 

Synth Design complete, checksum: 8724f160
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold, tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week4/week4/week4.runs/synth_1/i2c_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file i2c_top_utilization_synth.rpt -pb i2c_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 27 18:09:52 2023...
