m255
K3
13
cModel Technology
Z0 d/home/user/school/emb_sys/project_1/simulation/modelsim
vbcd_sub
ImTO3FZ]9i`K0]^`^YEo`01
VDX30I=ia_YezdA<naC_:K2
Z1 d/home/user/school/emb_sys/project_1/simulation/modelsim
w1348128414
8/home/user/school/emb_sys/project_1/verilog/bcd_sub.v
F/home/user/school/emb_sys/project_1/verilog/bcd_sub.v
L0 1
Z2 OV;L;10.0d;49
r1
31
Z3 o-vlog01compat -work work -O0
Z4 !s92 -vlog01compat -work work +incdir+/home/user/school/emb_sys/project_1/verilog -O0
!s100 gGXSP9TV_oo5;BIc2Q9HE3
!s85 0
!s108 1348272455.778023
!s107 /home/user/school/emb_sys/project_1/verilog/bcd_sub.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/user/school/emb_sys/project_1/verilog|/home/user/school/emb_sys/project_1/verilog/bcd_sub.v|
!s101 -O0
vclk_div
I1h6@oSSjL<_^Jm0Xk=7243
V?O>c;0W5Zmchzd^Z:_7z01
R1
w1347936826
8/home/user/school/emb_sys/project_1/verilog/clk_div.v
F/home/user/school/emb_sys/project_1/verilog/clk_div.v
L0 1
R2
r1
31
R3
R4
!s100 HiQ=m6DTQ]nzX?lgDCO=A1
!s85 0
!s108 1348272455.789278
!s107 /home/user/school/emb_sys/project_1/verilog/clk_div.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/user/school/emb_sys/project_1/verilog|/home/user/school/emb_sys/project_1/verilog/clk_div.v|
!s101 -O0
vmonitor
I>J3>67^lIgA?RT?D[WeBK0
V05l9:@efje`1NclN5J]Bg1
R1
w1348271977
8/home/user/school/emb_sys/project_1/verilog/monitor.v
F/home/user/school/emb_sys/project_1/verilog/monitor.v
L0 3
R2
r1
31
R3
R4
!s100 7QNWM;L;JP7an@7YZk?2>3
!s85 0
!s108 1348272455.816305
!s107 /home/user/school/emb_sys/project_1/verilog/constants.h|/home/user/school/emb_sys/project_1/verilog/monitor.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/user/school/emb_sys/project_1/verilog|/home/user/school/emb_sys/project_1/verilog/monitor.v|
!s101 -O0
vmonitor_tb
!s100 Qe;Eol_I:`KQS^ak<K@Me0
IRhzUCbL_1X25ben^`F<EZ2
VOAJJbz[TzYkUmBSieEiC03
R1
w1348272445
8/home/user/school/emb_sys/project_1/verilog/tb/monitor_tb.v
F/home/user/school/emb_sys/project_1/verilog/tb/monitor_tb.v
L0 1
R2
r1
!s85 0
31
!s108 1348272455.822084
!s107 /home/user/school/emb_sys/project_1/verilog/tb/monitor_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/user/school/emb_sys/project_1/verilog/tb|/home/user/school/emb_sys/project_1/verilog/tb/monitor_tb.v|
!s101 -O0
R3
!s92 -vlog01compat -work work +incdir+/home/user/school/emb_sys/project_1/verilog/tb -O0
vpulse_led
I[hFD[GO7iSUW6HBjhm<4G0
V[4<=^lb_HV6eEom2eG2`G3
R1
w1347944843
8/home/user/school/emb_sys/project_1/verilog/pulse_led.v
F/home/user/school/emb_sys/project_1/verilog/pulse_led.v
L0 1
R2
r1
31
R3
R4
!s100 C:@BPjfj@5ZMJGeD1gXHn1
!s85 0
!s108 1348272455.784512
!s107 /home/user/school/emb_sys/project_1/verilog/pulse_led.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/user/school/emb_sys/project_1/verilog|/home/user/school/emb_sys/project_1/verilog/pulse_led.v|
!s101 -O0
vseven_seg
I2:LZXYV8P5Dimdjg_?lIL2
V3B<eZeikZ3OBZ?@<o4;ZV3
R1
w1348174475
8/home/user/school/emb_sys/project_1/verilog/seven_seg.v
F/home/user/school/emb_sys/project_1/verilog/seven_seg.v
L0 3
R2
r1
31
R3
R4
!s100 zT1z<=TWkFigFh<e`HWS<1
!s85 0
!s108 1348272455.811119
!s107 /home/user/school/emb_sys/project_1/verilog/constants.h|/home/user/school/emb_sys/project_1/verilog/seven_seg.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/user/school/emb_sys/project_1/verilog|/home/user/school/emb_sys/project_1/verilog/seven_seg.v|
!s101 -O0
vstate_2_bcd
IU<GkN1ELTk`_VMZzO]EO]2
VnFA]d1;?QM6X`073E:Ucz2
R1
w1348007503
8/home/user/school/emb_sys/project_1/verilog/state_2_bcd.v
F/home/user/school/emb_sys/project_1/verilog/state_2_bcd.v
L0 3
R2
r1
31
R3
R4
!s100 B@dHMF;17<>1>_]9SHd8[2
!s85 0
!s108 1348272455.798709
!s107 /home/user/school/emb_sys/project_1/verilog/constants.h|/home/user/school/emb_sys/project_1/verilog/state_2_bcd.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/user/school/emb_sys/project_1/verilog|/home/user/school/emb_sys/project_1/verilog/state_2_bcd.v|
!s101 -O0
vtemp_input
I3D8VK9B0TH3^KeMgN0MBD2
VHjbJ9]Q0n@gaAhjg^@_L?0
R1
w1348178082
8/home/user/school/emb_sys/project_1/verilog/temp_input.v
F/home/user/school/emb_sys/project_1/verilog/temp_input.v
L0 3
R2
r1
31
R3
R4
!s100 fNAN[BQAXM9>blH>ARYkF3
!s85 0
!s108 1348272455.793543
!s107 /home/user/school/emb_sys/project_1/verilog/constants.h|/home/user/school/emb_sys/project_1/verilog/temp_input.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/user/school/emb_sys/project_1/verilog|/home/user/school/emb_sys/project_1/verilog/temp_input.v|
!s101 -O0
vtop
IB<[AQoW8W8PHaIG10iS;53
VkP?]U]Xf<5dJ_QVDS<Wh=2
R1
w1348272370
8/home/user/school/emb_sys/project_1/verilog/top.v
F/home/user/school/emb_sys/project_1/verilog/top.v
L0 3
R2
r1
31
R3
R4
!s100 `d>=F=]EVeF6c]4B:06<S3
!s85 0
!s108 1348272455.803761
!s107 /home/user/school/emb_sys/project_1/verilog/constants.h|/home/user/school/emb_sys/project_1/verilog/top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/user/school/emb_sys/project_1/verilog|/home/user/school/emb_sys/project_1/verilog/top.v|
!s101 -O0
