// Seed: 1432281489
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output supply0 id_1;
  assign id_1 = 1 << id_8;
endmodule
module module_1 #(
    parameter id_5 = 32'd51
) (
    output uwire id_0,
    input tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    input tri1 id_4,
    input uwire _id_5,
    input supply0 id_6,
    input uwire id_7,
    input supply0 id_8,
    input wand id_9,
    input supply0 id_10,
    input supply1 id_11
);
  wire [id_5 : 1] id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
