
*** Running vivado
    with args -log TopModule.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopModule.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source TopModule.tcl -notrace
Command: synth_design -top TopModule -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12992 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 793.098 ; gain = 177.688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopModule' [C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/project/project/TermProject/TermProject.srcs/sources_1/new/TopModule.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ButtonClock' [C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/project/project/TermProject/TermProject.srcs/sources_1/new/ButtonClock.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ButtonClock' (1#1) [C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/project/project/TermProject/TermProject.srcs/sources_1/new/ButtonClock.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ValueAssigner' [C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/project/project/TermProject/TermProject.srcs/sources_1/new/ValueAssigner.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ValueAssigner' (2#1) [C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/project/project/TermProject/TermProject.srcs/sources_1/new/ValueAssigner.sv:23]
INFO: [Synth 8-6157] synthesizing module 'SevenSegmentDisplay' [C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/project/project/TermProject/TermProject.srcs/sources_1/new/SevenSegmentDisplay.sv:23]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/project/project/TermProject/TermProject.srcs/sources_1/new/SevenSegmentDisplay.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegmentDisplay' (3#1) [C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/project/project/TermProject/TermProject.srcs/sources_1/new/SevenSegmentDisplay.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Register' [C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/project/project/TermProject/TermProject.srcs/sources_1/new/Register.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/project/project/TermProject/TermProject.srcs/sources_1/new/Register.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'Register' (4#1) [C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/project/project/TermProject/TermProject.srcs/sources_1/new/Register.sv:23]
INFO: [Synth 8-6157] synthesizing module 'converter' [C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/converter.sv:2]
INFO: [Synth 8-226] default block is never used [C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/converter.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'converter' (5#1) [C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/converter.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'TopModule' (6#1) [C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/project/project/TermProject/TermProject.srcs/sources_1/new/TopModule.sv:23]
WARNING: [Synth 8-3331] design TopModule has unconnected port restart
WARNING: [Synth 8-3331] design TopModule has unconnected port reset
WARNING: [Synth 8-3331] design TopModule has unconnected port butL
WARNING: [Synth 8-3331] design TopModule has unconnected port butR
WARNING: [Synth 8-3331] design TopModule has unconnected port butU
WARNING: [Synth 8-3331] design TopModule has unconnected port butD
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 856.621 ; gain = 241.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 856.621 ; gain = 241.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 856.621 ; gain = 241.211
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/project/project/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/project/project/constraints.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/project/project/constraints.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/project/project/constraints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/project/project/constraints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/project/project/constraints.xdc:40]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/project/project/constraints.xdc:40]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/project/project/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/project/project/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 971.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 971.008 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 971.008 ; gain = 355.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 971.008 ; gain = 355.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 971.008 ; gain = 355.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 971.008 ; gain = 355.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ButtonClock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ValueAssigner 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
Module SevenSegmentDisplay 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module Register 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
Module converter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design TopModule has port dp driven by constant 1
WARNING: [Synth 8-3331] design TopModule has unconnected port restart
WARNING: [Synth 8-3331] design TopModule has unconnected port reset
WARNING: [Synth 8-3331] design TopModule has unconnected port butL
WARNING: [Synth 8-3331] design TopModule has unconnected port butR
WARNING: [Synth 8-3331] design TopModule has unconnected port butU
WARNING: [Synth 8-3331] design TopModule has unconnected port butD
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 971.008 ; gain = 355.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 971.008 ; gain = 355.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 971.008 ; gain = 355.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 976.832 ; gain = 361.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 982.609 ; gain = 367.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 982.609 ; gain = 367.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 982.609 ; gain = 367.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 982.609 ; gain = 367.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 982.609 ; gain = 367.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 982.609 ; gain = 367.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    44|
|3     |LUT1   |     8|
|4     |LUT2   |   149|
|5     |LUT3   |    19|
|6     |LUT4   |    11|
|7     |LUT5   |     6|
|8     |LUT6   |    48|
|9     |MUXF7  |     8|
|10    |MUXF8  |     2|
|11    |FDRE   |   189|
|12    |FDSE   |     1|
|13    |IBUF   |    11|
|14    |OBUF   |    41|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+--------------------+------+
|      |Instance         |Module              |Cells |
+------+-----------------+--------------------+------+
|1     |top              |                    |   539|
|2     |  myAssigner     |ValueAssigner       |    31|
|3     |  mybuttonclock  |ButtonClock         |    47|
|4     |  mydisplay      |SevenSegmentDisplay |    28|
|5     |  myregister     |Register            |   122|
|6     |  nolabel_line52 |converter           |   257|
+------+-----------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 982.609 ; gain = 367.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 982.609 ; gain = 252.813
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 982.609 ; gain = 367.199
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 995.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 16 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 995.820 ; gain = 640.840
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 995.820 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/project/project/TermProject/TermProject.runs/synth_1/TopModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopModule_utilization_synth.rpt -pb TopModule_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 29 18:40:21 2019...
