<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf atlys.ucf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="NETSKEW" ><twConstHead uID="1"><twConstName UCFConstName="NET &quot;slaves/TDCchannels/SYSCLK&quot; MAXSKEW = 0 ns;" ScopeName="">NET &quot;slaves/SYSCLK&quot; MAXSKEW = 0 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetSkew>0.092</twMaxNetSkew></twConstHead><twNetRpt><twSkewNet><twSlack>-0.092</twSlack><twNet>SYSCLK</twNet><twSkew>0.092</twSkew><twNotMet></twNotMet><twTimeConst>0.000</twTimeConst><twAbsSlack>0.092</twAbsSlack><twDetSkewNet><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>RAMB16_X2Y28.CLKA</twDest><twNetDelInfo twAcc="twRouted">1.241</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>RAMB16_X2Y26.CLKA</twDest><twNetDelInfo twAcc="twRouted">1.243</twNetDelInfo><twSkew>0.060</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X24Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X25Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X26Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X29Y67.CLK</twDest><twNetDelInfo twAcc="twRouted">1.270</twNetDelInfo><twSkew>0.087</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X30Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.254</twNetDelInfo><twSkew>0.071</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X30Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X30Y67.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X30Y68.CLK</twDest><twNetDelInfo twAcc="twRouted">1.248</twNetDelInfo><twSkew>0.065</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X30Y70.CLK</twDest><twNetDelInfo twAcc="twRouted">1.242</twNetDelInfo><twSkew>0.059</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X36Y70.CLK</twDest><twNetDelInfo twAcc="twRouted">1.241</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X31Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.253</twNetDelInfo><twSkew>0.070</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X31Y67.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X31Y69.CLK</twDest><twNetDelInfo twAcc="twRouted">1.245</twNetDelInfo><twSkew>0.062</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X32Y68.CLK</twDest><twNetDelInfo twAcc="twRouted">1.247</twNetDelInfo><twSkew>0.064</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X32Y69.CLK</twDest><twNetDelInfo twAcc="twRouted">1.244</twNetDelInfo><twSkew>0.061</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X33Y67.CLK</twDest><twNetDelInfo twAcc="twRouted">1.249</twNetDelInfo><twSkew>0.066</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X34Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X34Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X34Y68.CLK</twDest><twNetDelInfo twAcc="twRouted">1.246</twNetDelInfo><twSkew>0.063</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X35Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X37Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.254</twNetDelInfo><twSkew>0.071</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X37Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X38Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X48Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.249</twNetDelInfo><twSkew>0.066</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X48Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X26Y67.CLK</twDest><twNetDelInfo twAcc="twRouted">1.270</twNetDelInfo><twSkew>0.087</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X26Y68.CLK</twDest><twNetDelInfo twAcc="twRouted">1.268</twNetDelInfo><twSkew>0.085</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X27Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X37Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.248</twNetDelInfo><twSkew>0.065</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X37Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.253</twNetDelInfo><twSkew>0.070</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X38Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X40Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.241</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X40Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.244</twNetDelInfo><twSkew>0.061</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X40Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X36Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.245</twNetDelInfo><twSkew>0.062</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X36Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.248</twNetDelInfo><twSkew>0.065</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X36Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X36Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X36Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.253</twNetDelInfo><twSkew>0.070</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X36Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.254</twNetDelInfo><twSkew>0.071</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X36Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X36Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X28Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X28Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X29Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X29Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X30Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.253</twNetDelInfo><twSkew>0.070</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X31Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X33Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X31Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.254</twNetDelInfo><twSkew>0.071</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X26Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.275</twNetDelInfo><twSkew>0.092</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X35Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X22Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X22Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X23Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X23Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X24Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.271</twNetDelInfo><twSkew>0.088</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X24Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X24Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X25Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X26Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.261</twNetDelInfo><twSkew>0.078</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X26Y56.CLK</twDest><twNetDelInfo twAcc="twRouted">1.261</twNetDelInfo><twSkew>0.078</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X26Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.263</twNetDelInfo><twSkew>0.080</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X26Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X26Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X30Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.254</twNetDelInfo><twSkew>0.071</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X26Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X27Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X27Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.275</twNetDelInfo><twSkew>0.092</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X30Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.240</twNetDelInfo><twSkew>0.057</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X35Y70.CLK</twDest><twNetDelInfo twAcc="twRouted">1.241</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X31Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.240</twNetDelInfo><twSkew>0.057</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X31Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.245</twNetDelInfo><twSkew>0.062</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X34Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.240</twNetDelInfo><twSkew>0.057</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X34Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X35Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.241</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X35Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.240</twNetDelInfo><twSkew>0.057</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X48Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X49Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X38Y67.CLK</twDest><twNetDelInfo twAcc="twRouted">1.248</twNetDelInfo><twSkew>0.065</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X38Y68.CLK</twDest><twNetDelInfo twAcc="twRouted">1.246</twNetDelInfo><twSkew>0.063</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X30Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.242</twNetDelInfo><twSkew>0.059</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X38Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X39Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X40Y52.CLK</twDest><twNetDelInfo twAcc="twRouted">1.247</twNetDelInfo><twSkew>0.064</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X40Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.241</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X41Y52.CLK</twDest><twNetDelInfo twAcc="twRouted">1.247</twNetDelInfo><twSkew>0.064</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X41Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.241</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X41Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X32Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.247</twNetDelInfo><twSkew>0.064</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X32Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X32Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X32Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X32Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.253</twNetDelInfo><twSkew>0.070</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X32Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.253</twNetDelInfo><twSkew>0.070</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X32Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X32Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X24Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.268</twNetDelInfo><twSkew>0.085</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X25Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.271</twNetDelInfo><twSkew>0.088</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X26Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.266</twNetDelInfo><twSkew>0.083</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X26Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.269</twNetDelInfo><twSkew>0.086</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X27Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.266</twNetDelInfo><twSkew>0.083</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X27Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.269</twNetDelInfo><twSkew>0.086</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X28Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.266</twNetDelInfo><twSkew>0.083</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X29Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.263</twNetDelInfo><twSkew>0.080</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X29Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.266</twNetDelInfo><twSkew>0.083</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X29Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.269</twNetDelInfo><twSkew>0.086</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X31Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.248</twNetDelInfo><twSkew>0.065</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X43Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.249</twNetDelInfo><twSkew>0.066</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X28Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.269</twNetDelInfo><twSkew>0.086</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X28Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.271</twNetDelInfo><twSkew>0.088</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X26Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.275</twNetDelInfo><twSkew>0.092</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X27Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.275</twNetDelInfo><twSkew>0.092</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X28Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.275</twNetDelInfo><twSkew>0.092</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X29Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.271</twNetDelInfo><twSkew>0.088</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X29Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X29Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X29Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.275</twNetDelInfo><twSkew>0.092</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X30Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.248</twNetDelInfo><twSkew>0.065</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X30Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.253</twNetDelInfo><twSkew>0.070</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X31Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X31Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X31Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.253</twNetDelInfo><twSkew>0.070</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X31Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.254</twNetDelInfo><twSkew>0.071</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X33Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y15.O</twSrc><twDest>SLICE_X33Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew></twDetSkewNet></twSkewNet></twNetRpt></twConst><twConst anchorID="7" twConstType="NETSKEW" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;slaves/TDCchannels/SYSCLK&quot; MAXSKEW = 0 ns;" ScopeName="">NET &quot;slaves/TDCchannels/dc2/TDCcore/hit&quot; MAXSKEW = 0 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetSkew>0.382</twMaxNetSkew></twConstHead><twNetRpt><twSkewNet><twSlack>-0.382</twSlack><twNet>hit</twNet><twSkew>0.382</twSkew><twNotMet></twNotMet><twTimeConst>0.000</twTimeConst><twAbsSlack>0.382</twAbsSlack><twDetSkewNet><twNetSkew><twSrc>BUFGMUX_X3Y7.O</twSrc><twDest>SLICE_X36Y70.A5</twDest><twNetDelInfo twAcc="twRouted">1.564</twNetDelInfo><twSkew>0.382</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y7.O</twSrc><twDest>SLICE_X46Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.248</twNetDelInfo><twSkew>0.066</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y7.O</twSrc><twDest>SLICE_X46Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y7.O</twSrc><twDest>SLICE_X47Y56.CLK</twDest><twNetDelInfo twAcc="twRouted">1.238</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y7.O</twSrc><twDest>SLICE_X47Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.240</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew></twDetSkewNet></twSkewNet></twNetRpt></twConst><twConst anchorID="8" twConstType="NETSKEW" ><twConstHead uID="3"><twConstName UCFConstName="NET &quot;slaves/TDCchannels/SYSCLK&quot; MAXSKEW = 0 ns;" ScopeName="">NET &quot;slaves/TDCchannels/dc1/TDCcore/hit&quot; MAXSKEW = 0 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetSkew>0.255</twMaxNetSkew></twConstHead><twNetRpt><twSkewNet><twSlack>-0.255</twSlack><twNet>hit</twNet><twSkew>0.255</twSkew><twNotMet></twNotMet><twTimeConst>0.000</twTimeConst><twAbsSlack>0.255</twAbsSlack><twDetSkewNet><twNetSkew><twSrc>BUFGMUX_X2Y2.O</twSrc><twDest>SLICE_X35Y70.AX</twDest><twNetDelInfo twAcc="twRouted">1.441</twNetDelInfo><twSkew>0.255</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y2.O</twSrc><twDest>SLICE_X47Y48.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.064</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y2.O</twSrc><twDest>SLICE_X47Y49.CLK</twDest><twNetDelInfo twAcc="twRouted">1.249</twNetDelInfo><twSkew>0.063</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y2.O</twSrc><twDest>SLICE_X47Y53.CLK</twDest><twNetDelInfo twAcc="twRouted">1.242</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew></twDetSkewNet></twSkewNet></twNetRpt></twConst><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_sysclk = PERIOD TIMEGRP &quot;tnm_sysclk&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>6019</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1454</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.696</twMinPer></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point myprogrammer/_i000001/shiftregister_73 (SLICE_X49Y13.B1), 8 paths
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.304</twSlack><twSrc BELType="FF">myprogrammer/_i000001/prescaler_0</twSrc><twDest BELType="FF">myprogrammer/_i000001/shiftregister_73</twDest><twTotPathDel>4.997</twTotPathDel><twClkSkew dest = "0.478" src = "4.142">3.664</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000001/prescaler_0</twSrc><twDest BELType='FF'>myprogrammer/_i000001/shiftregister_73</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X24Y7.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>myprogrammer/_i000001/prescaler&lt;3&gt;</twComp><twBEL>myprogrammer/_i000001/prescaler_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y7.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>myprogrammer/_i000001/prescaler&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000001/N4</twComp><twBEL>myprogrammer/_i000001/_n0342_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y7.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>myprogrammer/_i000001/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000001/N4</twComp><twBEL>myprogrammer/_i000001/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y13.B1</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>myprogrammer/_i000001/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>myprogrammer/_i000001/shiftregister&lt;75&gt;</twComp><twBEL>myprogrammer/_i000001/Mmux__n0313121</twBEL><twBEL>myprogrammer/_i000001/shiftregister_73</twBEL></twPathDel><twLogDel>1.248</twLogDel><twRouteDel>3.749</twRouteDel><twTotDel>4.997</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.919</twSlack><twSrc BELType="FF">myprogrammer/_i000001/prescaler_1</twSrc><twDest BELType="FF">myprogrammer/_i000001/shiftregister_73</twDest><twTotPathDel>4.382</twTotPathDel><twClkSkew dest = "0.478" src = "4.142">3.664</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000001/prescaler_1</twSrc><twDest BELType='FF'>myprogrammer/_i000001/shiftregister_73</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X24Y7.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>myprogrammer/_i000001/prescaler&lt;3&gt;</twComp><twBEL>myprogrammer/_i000001/prescaler_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y7.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>myprogrammer/_i000001/prescaler&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000001/N4</twComp><twBEL>myprogrammer/_i000001/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y13.B1</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>myprogrammer/_i000001/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>myprogrammer/_i000001/shiftregister&lt;75&gt;</twComp><twBEL>myprogrammer/_i000001/Mmux__n0313121</twBEL><twBEL>myprogrammer/_i000001/shiftregister_73</twBEL></twPathDel><twLogDel>0.989</twLogDel><twRouteDel>3.393</twRouteDel><twTotDel>4.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.070</twSlack><twSrc BELType="FF">myprogrammer/_i000001/prescaler_3</twSrc><twDest BELType="FF">myprogrammer/_i000001/shiftregister_73</twDest><twTotPathDel>4.231</twTotPathDel><twClkSkew dest = "0.478" src = "4.142">3.664</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000001/prescaler_3</twSrc><twDest BELType='FF'>myprogrammer/_i000001/shiftregister_73</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X24Y7.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>myprogrammer/_i000001/prescaler&lt;3&gt;</twComp><twBEL>myprogrammer/_i000001/prescaler_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y7.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>myprogrammer/_i000001/prescaler&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000001/N4</twComp><twBEL>myprogrammer/_i000001/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y13.B1</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>myprogrammer/_i000001/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>myprogrammer/_i000001/shiftregister&lt;75&gt;</twComp><twBEL>myprogrammer/_i000001/Mmux__n0313121</twBEL><twBEL>myprogrammer/_i000001/shiftregister_73</twBEL></twPathDel><twLogDel>0.989</twLogDel><twRouteDel>3.242</twRouteDel><twTotDel>4.231</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point myprogrammer/_i000001/shiftregister_75 (SLICE_X49Y13.D3), 8 paths
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.408</twSlack><twSrc BELType="FF">myprogrammer/_i000001/prescaler_0</twSrc><twDest BELType="FF">myprogrammer/_i000001/shiftregister_75</twDest><twTotPathDel>4.893</twTotPathDel><twClkSkew dest = "0.478" src = "4.142">3.664</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000001/prescaler_0</twSrc><twDest BELType='FF'>myprogrammer/_i000001/shiftregister_75</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X24Y7.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>myprogrammer/_i000001/prescaler&lt;3&gt;</twComp><twBEL>myprogrammer/_i000001/prescaler_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y7.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>myprogrammer/_i000001/prescaler&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000001/N4</twComp><twBEL>myprogrammer/_i000001/_n0342_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y7.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>myprogrammer/_i000001/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000001/N4</twComp><twBEL>myprogrammer/_i000001/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y13.D3</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.886</twDelInfo><twComp>myprogrammer/_i000001/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>myprogrammer/_i000001/shiftregister&lt;75&gt;</twComp><twBEL>myprogrammer/_i000001/Mmux__n031391</twBEL><twBEL>myprogrammer/_i000001/shiftregister_75</twBEL></twPathDel><twLogDel>1.248</twLogDel><twRouteDel>3.645</twRouteDel><twTotDel>4.893</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.023</twSlack><twSrc BELType="FF">myprogrammer/_i000001/prescaler_1</twSrc><twDest BELType="FF">myprogrammer/_i000001/shiftregister_75</twDest><twTotPathDel>4.278</twTotPathDel><twClkSkew dest = "0.478" src = "4.142">3.664</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000001/prescaler_1</twSrc><twDest BELType='FF'>myprogrammer/_i000001/shiftregister_75</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X24Y7.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>myprogrammer/_i000001/prescaler&lt;3&gt;</twComp><twBEL>myprogrammer/_i000001/prescaler_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y7.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>myprogrammer/_i000001/prescaler&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000001/N4</twComp><twBEL>myprogrammer/_i000001/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y13.D3</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.886</twDelInfo><twComp>myprogrammer/_i000001/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>myprogrammer/_i000001/shiftregister&lt;75&gt;</twComp><twBEL>myprogrammer/_i000001/Mmux__n031391</twBEL><twBEL>myprogrammer/_i000001/shiftregister_75</twBEL></twPathDel><twLogDel>0.989</twLogDel><twRouteDel>3.289</twRouteDel><twTotDel>4.278</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.174</twSlack><twSrc BELType="FF">myprogrammer/_i000001/prescaler_3</twSrc><twDest BELType="FF">myprogrammer/_i000001/shiftregister_75</twDest><twTotPathDel>4.127</twTotPathDel><twClkSkew dest = "0.478" src = "4.142">3.664</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000001/prescaler_3</twSrc><twDest BELType='FF'>myprogrammer/_i000001/shiftregister_75</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X24Y7.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>myprogrammer/_i000001/prescaler&lt;3&gt;</twComp><twBEL>myprogrammer/_i000001/prescaler_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y7.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>myprogrammer/_i000001/prescaler&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000001/N4</twComp><twBEL>myprogrammer/_i000001/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y13.D3</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.886</twDelInfo><twComp>myprogrammer/_i000001/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>myprogrammer/_i000001/shiftregister&lt;75&gt;</twComp><twBEL>myprogrammer/_i000001/Mmux__n031391</twBEL><twBEL>myprogrammer/_i000001/shiftregister_75</twBEL></twPathDel><twLogDel>0.989</twLogDel><twRouteDel>3.138</twRouteDel><twTotDel>4.127</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point myprogrammer/_i000001/shiftregister_74 (SLICE_X49Y13.C3), 8 paths
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.434</twSlack><twSrc BELType="FF">myprogrammer/_i000001/prescaler_0</twSrc><twDest BELType="FF">myprogrammer/_i000001/shiftregister_74</twDest><twTotPathDel>4.867</twTotPathDel><twClkSkew dest = "0.478" src = "4.142">3.664</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000001/prescaler_0</twSrc><twDest BELType='FF'>myprogrammer/_i000001/shiftregister_74</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X24Y7.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>myprogrammer/_i000001/prescaler&lt;3&gt;</twComp><twBEL>myprogrammer/_i000001/prescaler_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y7.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>myprogrammer/_i000001/prescaler&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000001/N4</twComp><twBEL>myprogrammer/_i000001/_n0342_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y7.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>myprogrammer/_i000001/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000001/N4</twComp><twBEL>myprogrammer/_i000001/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y13.C3</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.860</twDelInfo><twComp>myprogrammer/_i000001/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>myprogrammer/_i000001/shiftregister&lt;75&gt;</twComp><twBEL>myprogrammer/_i000001/Mmux__n0313101</twBEL><twBEL>myprogrammer/_i000001/shiftregister_74</twBEL></twPathDel><twLogDel>1.248</twLogDel><twRouteDel>3.619</twRouteDel><twTotDel>4.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.049</twSlack><twSrc BELType="FF">myprogrammer/_i000001/prescaler_1</twSrc><twDest BELType="FF">myprogrammer/_i000001/shiftregister_74</twDest><twTotPathDel>4.252</twTotPathDel><twClkSkew dest = "0.478" src = "4.142">3.664</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000001/prescaler_1</twSrc><twDest BELType='FF'>myprogrammer/_i000001/shiftregister_74</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X24Y7.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>myprogrammer/_i000001/prescaler&lt;3&gt;</twComp><twBEL>myprogrammer/_i000001/prescaler_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y7.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>myprogrammer/_i000001/prescaler&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000001/N4</twComp><twBEL>myprogrammer/_i000001/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y13.C3</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.860</twDelInfo><twComp>myprogrammer/_i000001/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>myprogrammer/_i000001/shiftregister&lt;75&gt;</twComp><twBEL>myprogrammer/_i000001/Mmux__n0313101</twBEL><twBEL>myprogrammer/_i000001/shiftregister_74</twBEL></twPathDel><twLogDel>0.989</twLogDel><twRouteDel>3.263</twRouteDel><twTotDel>4.252</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.200</twSlack><twSrc BELType="FF">myprogrammer/_i000001/prescaler_3</twSrc><twDest BELType="FF">myprogrammer/_i000001/shiftregister_74</twDest><twTotPathDel>4.101</twTotPathDel><twClkSkew dest = "0.478" src = "4.142">3.664</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000001/prescaler_3</twSrc><twDest BELType='FF'>myprogrammer/_i000001/shiftregister_74</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X24Y7.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>myprogrammer/_i000001/prescaler&lt;3&gt;</twComp><twBEL>myprogrammer/_i000001/prescaler_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y7.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>myprogrammer/_i000001/prescaler&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000001/N4</twComp><twBEL>myprogrammer/_i000001/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y13.C3</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.860</twDelInfo><twComp>myprogrammer/_i000001/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>myprogrammer/_i000001/shiftregister&lt;75&gt;</twComp><twBEL>myprogrammer/_i000001/Mmux__n0313101</twBEL><twBEL>myprogrammer/_i000001/shiftregister_74</twBEL></twPathDel><twLogDel>0.989</twLogDel><twRouteDel>3.112</twRouteDel><twTotDel>4.101</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sysclk = PERIOD TIMEGRP &quot;tnm_sysclk&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point myprogrammer/_i000001/shiftregister_33 (SLICE_X35Y15.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.173</twSlack><twSrc BELType="FF">myprogrammer/UCOMM/u_registerInterface/myReg9_3</twSrc><twDest BELType="FF">myprogrammer/_i000001/shiftregister_33</twDest><twTotPathDel>0.530</twTotPathDel><twClkSkew dest = "1.034" src = "0.677">-0.357</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>myprogrammer/UCOMM/u_registerInterface/myReg9_3</twSrc><twDest BELType='FF'>myprogrammer/_i000001/shiftregister_33</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X35Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>myprogrammer/myReg9&lt;3&gt;</twComp><twBEL>myprogrammer/UCOMM/u_registerInterface/myReg9_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y15.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.117</twDelInfo><twComp>myprogrammer/myReg9&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y15.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>myprogrammer/_i000001/shiftregister&lt;35&gt;</twComp><twBEL>myprogrammer/_i000001/Mmux__n0313561</twBEL><twBEL>myprogrammer/_i000001/shiftregister_33</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.117</twRouteDel><twTotDel>0.530</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks/rst (SLICE_X39Y43.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.182</twSlack><twSrc BELType="FF">clocks/d17_d</twSrc><twDest BELType="FF">clocks/rst</twDest><twTotPathDel>0.901</twTotPathDel><twClkSkew dest = "0.719" src = "0.000">-0.719</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clocks/d17_d</twSrc><twDest BELType='FF'>clocks/rst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X46Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>clocks/d17_d</twComp><twBEL>clocks/d17_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.017</twDelInfo><twComp>clocks/d17_d</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>clocks/d17_d</twComp><twBEL>clocks/d17_d17_d_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y43.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.360</twDelInfo><twComp>clocks/d17_d17_d_AND_3_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y43.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.182</twDelInfo><twComp>clocks/rst</twComp><twBEL>clocks/rst</twBEL></twPathDel><twLogDel>0.524</twLogDel><twRouteDel>0.377</twRouteDel><twTotDel>0.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.955</twSlack><twSrc BELType="FF">clocks/clkdiv/d17</twSrc><twDest BELType="FF">clocks/rst</twDest><twTotPathDel>1.630</twTotPathDel><twClkSkew dest = "1.282" src = "0.607">-0.675</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clocks/clkdiv/d17</twSrc><twDest BELType='FF'>clocks/rst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X54Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>clocks/d17</twComp><twBEL>clocks/clkdiv/d17</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y43.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>clocks/d17</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>clocks/d17_d</twComp><twBEL>clocks/d17_d17_d_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y43.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.360</twDelInfo><twComp>clocks/d17_d17_d_AND_3_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y43.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.182</twDelInfo><twComp>clocks/rst</twComp><twBEL>clocks/rst</twBEL></twPathDel><twLogDel>0.524</twLogDel><twRouteDel>1.106</twRouteDel><twTotDel>1.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point myprogrammer/_i000001/shiftregister_34 (SLICE_X35Y15.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.209</twSlack><twSrc BELType="FF">myprogrammer/UCOMM/u_registerInterface/myReg9_2</twSrc><twDest BELType="FF">myprogrammer/_i000001/shiftregister_34</twDest><twTotPathDel>0.566</twTotPathDel><twClkSkew dest = "1.034" src = "0.677">-0.357</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>myprogrammer/UCOMM/u_registerInterface/myReg9_2</twSrc><twDest BELType='FF'>myprogrammer/_i000001/shiftregister_34</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X35Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>myprogrammer/myReg9&lt;3&gt;</twComp><twBEL>myprogrammer/UCOMM/u_registerInterface/myReg9_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y15.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>myprogrammer/myReg9&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y15.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>myprogrammer/_i000001/shiftregister&lt;35&gt;</twComp><twBEL>myprogrammer/_i000001/Mmux__n0313541</twBEL><twBEL>myprogrammer/_i000001/shiftregister_34</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.153</twRouteDel><twTotDel>0.566</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>73.0</twPctLog><twPctRoute>27.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="36"><twPinLimitBanner>Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP &quot;tnm_sysclk&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="37" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.626" period="3.125" constraintValue="3.125" deviceLimit="2.499" freqLimit="400.160" physResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3" logResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3" locationPin="PLL_ADV_X0Y1.CLKOUT3" clockNet="slaves/TDCchannels/PLLgen/clkout3"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.200" period="3.125" constraintValue="3.125" deviceLimit="0.925" freqLimit="1081.081" physResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0" logResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="slaves/TDCchannels/PLLgen/clkout0"/><twPinLimit anchorID="39" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.200" period="3.125" constraintValue="3.125" deviceLimit="0.925" freqLimit="1081.081" physResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1" logResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="slaves/TDCchannels/PLLgen/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="40" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="NET &quot;clocks/rst&quot; TIG;" ScopeName="">PATH &quot;TS_tig_ipb_125_path&quot; TIG;</twConstName><twItemCnt>59</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="35" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/we_buf_0 (SLICE_X1Y71.AX), 35 paths
</twPathRptBanner><twPathRpt anchorID="41"><twUnconstPath anchorID="42" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.357</twTotDel><twSrc BELType="FF">slaves/slave4/ack</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twDel>10.836</twDel><twSUTime>0.063</twSUTime><twTotPathDel>10.899</twTotPathDel><twClkSkew dest = "2.133" src = "2.280">0.147</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave4/ack</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X53Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X53Y52.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/slave4/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o</twComp><twBEL>slaves/slave4/ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y50.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>slaves/ipbr[4]_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/fabric/N01</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>ipbus/trans/sm/tx_we1</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y47.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.674</twDelInfo><twComp>ipbus/trans/tx_we</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/trans_out_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y71.AX</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">4.762</twDelInfo><twComp>ipbus/trans_out_we</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y71.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/we_buf&lt;0&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/we_buf_0</twBEL></twPathDel><twLogDel>1.452</twLogDel><twRouteDel>9.447</twRouteDel><twTotDel>10.899</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="43"><twUnconstPath anchorID="44" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.332</twTotDel><twSrc BELType="FF">slaves/slave1/ack</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twDel>10.807</twDel><twSUTime>0.063</twSUTime><twTotPathDel>10.870</twTotPathDel><twClkSkew dest = "2.133" src = "2.284">0.151</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave1/ack</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X57Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X57Y51.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o</twComp><twBEL>slaves/slave1/ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y50.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>slaves/ipbr[1]_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/fabric/N01</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y50.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>slaves/fabric/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/fabric/N01</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>ipbus/trans/sm/tx_we1</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y47.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.674</twDelInfo><twComp>ipbus/trans/tx_we</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/trans_out_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y71.AX</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">4.762</twDelInfo><twComp>ipbus/trans_out_we</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y71.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/we_buf&lt;0&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/we_buf_0</twBEL></twPathDel><twLogDel>1.657</twLogDel><twRouteDel>9.213</twRouteDel><twTotDel>10.870</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="45"><twUnconstPath anchorID="46" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.174</twTotDel><twSrc BELType="FF">slaves/slave3/ack</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twDel>10.650</twDel><twSUTime>0.063</twSUTime><twTotPathDel>10.713</twTotPathDel><twClkSkew dest = "2.133" src = "2.283">0.150</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave3/ack</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X58Y51.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>slaves/slave3/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o</twComp><twBEL>slaves/slave3/ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>slaves/ipbr[3]_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/fabric/N01</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>ipbus/trans/sm/tx_we1</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y47.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.674</twDelInfo><twComp>ipbus/trans/tx_we</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/trans_out_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y71.AX</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">4.762</twDelInfo><twComp>ipbus/trans_out_we</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y71.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/we_buf&lt;0&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/we_buf_0</twBEL></twPathDel><twLogDel>1.446</twLogDel><twRouteDel>9.267</twRouteDel><twTotDel>10.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/stretch_tx/d_sync (SLICE_X51Y31.A2), 12 paths
</twPathRptBanner><twPathRpt anchorID="47"><twUnconstPath anchorID="48" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.394</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd1_BRB0</twSrc><twDest BELType="FF">ipbus/stretch_tx/d_sync</twDest><twDel>4.697</twDel><twSUTime>0.227</twSUTime><twTotPathDel>4.924</twTotPathDel><twClkSkew dest = "2.100" src = "2.259">0.159</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd1_BRB0</twSrc><twDest BELType='FF'>ipbus/stretch_tx/d_sync</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X54Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X54Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB0</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1_BRB0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB0</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1-In8</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">1.480</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/pkt_tx</twComp><twBEL>ipbus/trans/iface/state_trans_out_pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.442</twDelInfo><twComp>ipbus/pkt_tx</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>ipbus/stretch_tx/d_edge</twComp><twBEL>ipbus/pkt_tx_rt</twBEL><twBEL>ipbus/stretch_tx/d_sync</twBEL></twPathDel><twLogDel>1.043</twLogDel><twRouteDel>3.881</twRouteDel><twTotDel>4.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="49"><twUnconstPath anchorID="50" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.218</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd1_BRB5</twSrc><twDest BELType="FF">ipbus/stretch_tx/d_sync</twDest><twDel>4.528</twDel><twSUTime>0.227</twSUTime><twTotPathDel>4.755</twTotPathDel><twClkSkew dest = "2.100" src = "2.252">0.152</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd1_BRB5</twSrc><twDest BELType='FF'>ipbus/stretch_tx/d_sync</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X43Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X43Y42.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd2</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1_BRB5</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y44.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB5</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1-In8</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">1.480</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/pkt_tx</twComp><twBEL>ipbus/trans/iface/state_trans_out_pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.442</twDelInfo><twComp>ipbus/pkt_tx</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>ipbus/stretch_tx/d_edge</twComp><twBEL>ipbus/pkt_tx_rt</twBEL><twBEL>ipbus/stretch_tx/d_sync</twBEL></twPathDel><twLogDel>1.096</twLogDel><twRouteDel>3.659</twRouteDel><twTotDel>4.755</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.203</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd1_BRB2</twSrc><twDest BELType="FF">ipbus/stretch_tx/d_sync</twDest><twDel>4.508</twDel><twSUTime>0.227</twSUTime><twTotPathDel>4.735</twTotPathDel><twClkSkew dest = "2.100" src = "2.257">0.157</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd1_BRB2</twSrc><twDest BELType='FF'>ipbus/stretch_tx/d_sync</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X45Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X45Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB4</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1_BRB2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y44.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB2</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1-In8</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">1.480</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/pkt_tx</twComp><twBEL>ipbus/trans/iface/state_trans_out_pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.442</twDelInfo><twComp>ipbus/pkt_tx</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>ipbus/stretch_tx/d_edge</twComp><twBEL>ipbus/pkt_tx_rt</twBEL><twBEL>ipbus/stretch_tx/d_sync</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>3.709</twRouteDel><twTotDel>4.735</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0 (SLICE_X17Y33.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.079</twTotDel><twSrc BELType="FF">clocks/rst_ipb</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0</twDest><twDel>3.540</twDel><twSUTime>0.063</twSUTime><twTotPathDel>3.603</twTotPathDel><twClkSkew dest = "2.118" src = "2.283">0.165</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clocks/rst_ipb</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X41Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_ipb</twComp><twBEL>clocks/rst_ipb</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.AX</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>rst_ipb</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/rst_ipb_buf&lt;0&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>3.149</twRouteDel><twTotDel>3.603</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_tig_ipb_125_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (SLICE_X23Y27.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMinDelay" ><twTotDel>0.208</twTotDel><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0</twDest><twDel>0.521</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.580</twTotPathDel><twClkSkew dest = "1.144" src = "1.083">-0.061</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X25Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y27.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y27.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_read_buf&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.323</twRouteDel><twTotDel>0.580</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk125</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/rarp_buf_0 (SLICE_X49Y41.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twUnconstPath anchorID="58" twDataPathType="twDataPathMinDelay" ><twTotDel>0.272</twTotDel><twSrc BELType="FF">ipbus/trans/cfg/vec_out_81</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/rarp_buf_0</twDest><twDel>0.582</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.641</twTotPathDel><twClkSkew dest = "1.111" src = "1.053">-0.058</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/trans/cfg/vec_out_81</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/rarp_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>ipbus/cfg&lt;81&gt;</twComp><twBEL>ipbus/trans/cfg/vec_out_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y41.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>ipbus/cfg&lt;81&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y41.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/rarp_buf&lt;0&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/rarp_buf_0</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>0.641</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk125</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (SLICE_X5Y53.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twUnconstPath anchorID="60" twDataPathType="twDataPathMinDelay" ><twTotDel>0.415</twTotDel><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0</twDest><twDel>0.729</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.788</twTotPathDel><twClkSkew dest = "1.162" src = "1.100">-0.062</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X17Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y53.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_write_buf&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.531</twRouteDel><twTotDel>0.788</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk125</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="61" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="NET &quot;clocks/rst&quot; TIG;" ScopeName="">PATH &quot;TS_tig_125_ipb_path&quot; TIG;</twConstName><twItemCnt>43</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>43</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB16_X1Y38.DIA1), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twUnconstPath anchorID="63" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.316</twTotDel><twSrc BELType="FF">ipbus/udp_if/IPADDR/My_IP_addr_1</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twDel>7.594</twDel><twSUTime>0.300</twSUTime><twTotPathDel>7.894</twTotPathDel><twClkSkew dest = "2.142" src = "2.253">0.111</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/IPADDR/My_IP_addr_1</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X38Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X38Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;3&gt;</twComp><twBEL>ipbus/udp_if/IPADDR/My_IP_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y44.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;17&gt;</twComp><twBEL>ipbus/trans/cfg/dout&lt;1&gt;&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_data&lt;1&gt;</twComp><twBEL>ipbus/trans/sm/mux10111</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y44.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>ipbus/trans/tx_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;1&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata121</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y38.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.430</twDelInfo><twComp>ipbus/trans_out_wdata&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y38.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twBEL></twPathDel><twLogDel>1.578</twLogDel><twRouteDel>6.316</twRouteDel><twTotDel>7.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram13 (RAMB16_X2Y38.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twUnconstPath anchorID="65" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.164</twTotDel><twSrc BELType="FF">ipbus/udp_if/IPADDR/My_IP_addr_24</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram13</twDest><twDel>7.426</twDel><twSUTime>0.300</twSUTime><twTotPathDel>7.726</twTotPathDel><twClkSkew dest = "2.122" src = "2.249">0.127</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/IPADDR/My_IP_addr_24</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X41Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;27&gt;</twComp><twBEL>ipbus/udp_if/IPADDR/My_IP_addr_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y54.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.075</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y54.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;23&gt;</twComp><twBEL>ipbus/trans/cfg/dout&lt;24&gt;&lt;24&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y53.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/sm/rmw_input&lt;15&gt;</twComp><twBEL>ipbus/trans/sm/mux10161</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y47.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>ipbus/trans/tx_data&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/iface/hlen&lt;9&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata171</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y38.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.644</twDelInfo><twComp>ipbus/trans_out_wdata&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y38.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram13</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram13</twBEL></twPathDel><twLogDel>1.414</twLogDel><twRouteDel>6.312</twRouteDel><twTotDel>7.726</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB16_X3Y34.DIA1), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twUnconstPath anchorID="67" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.159</twTotDel><twSrc BELType="FF">ipbus/udp_if/IPADDR/My_IP_addr_5</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twDest><twDel>7.413</twDel><twSUTime>0.300</twSUTime><twTotPathDel>7.713</twTotPathDel><twClkSkew dest = "2.114" src = "2.249">0.135</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/IPADDR/My_IP_addr_5</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X37Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;7&gt;</twComp><twBEL>ipbus/udp_if/IPADDR/My_IP_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.361</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;30&gt;</twComp><twBEL>ipbus/trans/cfg/dout&lt;5&gt;&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y52.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/tx_data&lt;5&gt;</twComp><twBEL>ipbus/trans/sm/mux101171</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>ipbus/trans/tx_data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/iface/blen&lt;5&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata281</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y34.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.221</twDelInfo><twComp>ipbus/trans_out_wdata&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y34.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twBEL></twPathDel><twLogDel>1.414</twLogDel><twRouteDel>6.299</twRouteDel><twTotDel>7.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_tig_125_ipb_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/req_send_buf_0 (SLICE_X42Y36.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twUnconstPath anchorID="69" twDataPathType="twDataPathMinDelay" ><twTotDel>0.275</twTotDel><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/req_send_tff</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/req_send_buf_0</twDest><twDel>0.599</twDel><twSUTime>-0.048</twSUTime><twTotPathDel>0.647</twTotPathDel><twClkSkew dest = "1.117" src = "1.056">-0.061</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/req_send_tff</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/req_send_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X43Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/req_send_tff</twComp><twBEL>ipbus/udp_if/clock_crossing_if/req_send_tff</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y36.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/req_send_tff</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y36.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/req_send_buf&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/req_send_buf_0</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.401</twRouteDel><twTotDel>0.647</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_0 (SLICE_X17Y69.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twUnconstPath anchorID="71" twDataPathType="twDataPathMinDelay" ><twTotDel>0.585</twTotDel><twSrc BELType="FF">ipbus/udp_if/tx_ram_selector/write_block.write_i_0</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_0</twDest><twDel>0.892</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.951</twTotPathDel><twClkSkew dest = "1.161" src = "1.106">-0.055</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/tx_ram_selector/write_block.write_i_0</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X7Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ipbus/udp_if/tx_write_buffer_125&lt;2&gt;</twComp><twBEL>ipbus/udp_if/tx_ram_selector/write_block.write_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y69.AX</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>ipbus/udp_if/tx_write_buffer_125&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y69.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/tx_write_buf_buf&lt;3&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_0</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.694</twRouteDel><twTotDel>0.951</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0 (SLICE_X33Y32.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twUnconstPath anchorID="73" twDataPathType="twDataPathMinDelay" ><twTotDel>0.671</twTotDel><twSrc BELType="FF">ipbus/udp_if/rx_ram_selector/send_block.send_i_0</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0</twDest><twDel>0.964</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>1.023</twTotPathDel><twClkSkew dest = "1.123" src = "1.082">-0.041</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/rx_ram_selector/send_block.send_i_0</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X28Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>ipbus/udp_if/rx_read_buffer_125&lt;3&gt;</twComp><twBEL>ipbus/udp_if/rx_ram_selector/send_block.send_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>ipbus/udp_if/rx_read_buffer_125&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y32.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf&lt;3&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.764</twRouteDel><twTotDel>1.023</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="74" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_GMII_RX_CLK = PERIOD &quot;gmii_rx_clk&quot; 125 MHz;" ScopeName="">TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>1797</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1137</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.633</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13 (SLICE_X56Y116.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.367</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13</twDest><twTotPathDel>4.588</twTotPathDel><twClkSkew dest = "0.471" src = "0.481">0.010</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X41Y101.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y110.A2</twSite><twDelType>net</twDelType><twFanCnt>59</twFanCnt><twDelInfo twEdge="twRising">1.877</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y116.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;14&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>3.496</twRouteDel><twTotDel>4.588</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.973</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13</twDest><twTotPathDel>3.985</twTotPathDel><twClkSkew dest = "0.471" src = "0.478">0.007</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y116.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;14&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>2.876</twRouteDel><twTotDel>3.985</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.353</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13</twDest><twTotPathDel>3.608</twTotPathDel><twClkSkew dest = "0.471" src = "0.475">0.004</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X47Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y110.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y116.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;14&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>2.516</twRouteDel><twTotDel>3.608</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14 (SLICE_X56Y116.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.378</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14</twDest><twTotPathDel>4.577</twTotPathDel><twClkSkew dest = "0.471" src = "0.481">0.010</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X41Y101.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y110.A2</twSite><twDelType>net</twDelType><twFanCnt>59</twFanCnt><twDelInfo twEdge="twRising">1.877</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y116.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;14&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14</twBEL></twPathDel><twLogDel>1.081</twLogDel><twRouteDel>3.496</twRouteDel><twTotDel>4.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.984</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14</twDest><twTotPathDel>3.974</twTotPathDel><twClkSkew dest = "0.471" src = "0.478">0.007</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y116.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;14&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>2.876</twRouteDel><twTotDel>3.974</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.364</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14</twDest><twTotPathDel>3.597</twTotPathDel><twClkSkew dest = "0.471" src = "0.475">0.004</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X47Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y110.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y116.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;14&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14</twBEL></twPathDel><twLogDel>1.081</twLogDel><twRouteDel>2.516</twRouteDel><twTotDel>3.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12 (SLICE_X56Y116.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.384</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12</twDest><twTotPathDel>4.571</twTotPathDel><twClkSkew dest = "0.471" src = "0.481">0.010</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X41Y101.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y110.A2</twSite><twDelType>net</twDelType><twFanCnt>59</twFanCnt><twDelInfo twEdge="twRising">1.877</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y116.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;14&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12</twBEL></twPathDel><twLogDel>1.075</twLogDel><twRouteDel>3.496</twRouteDel><twTotDel>4.571</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.990</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12</twDest><twTotPathDel>3.968</twTotPathDel><twClkSkew dest = "0.471" src = "0.478">0.007</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y116.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;14&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12</twBEL></twPathDel><twLogDel>1.092</twLogDel><twRouteDel>2.876</twRouteDel><twTotDel>3.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.370</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12</twDest><twTotPathDel>3.591</twTotPathDel><twClkSkew dest = "0.471" src = "0.475">0.004</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X47Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y110.A3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y116.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER&lt;14&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12</twBEL></twPathDel><twLogDel>1.075</twLogDel><twRouteDel>2.516</twRouteDel><twTotDel>3.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_16 (SLICE_X48Y100.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.316</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_16</twDest><twTotPathDel>0.319</twTotPathDel><twClkSkew dest = "0.071" src = "0.068">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X51Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y100.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twFalling">0.225</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y100.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC&lt;16&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_16</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.225</twRouteDel><twTotDel>0.319</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_10 (SLICE_X48Y100.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.318</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_10</twDest><twTotPathDel>0.321</twTotPathDel><twClkSkew dest = "0.071" src = "0.068">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X51Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y100.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twFalling">0.225</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y100.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC&lt;16&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_10</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.225</twRouteDel><twTotDel>0.321</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2 (SLICE_X48Y99.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.350</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2</twDest><twTotPathDel>0.356</twTotPathDel><twClkSkew dest = "0.074" src = "0.068">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X51Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y99.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twFalling">0.262</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y99.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC&lt;2&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.356</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="99"><twPinLimitBanner>Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="100" type="MINPERIOD" name="Tbcper_I" slack="6.270" period="8.000" constraintValue="8.000" deviceLimit="1.730" freqLimit="578.035" physResource="eth/bufg0/I0" logResource="eth/bufg0/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="gmii_rx_clk_IBUFG"/><twPinLimit anchorID="101" type="MINPERIOD" name="Tcp" slack="6.962" period="8.000" constraintValue="8.000" deviceLimit="1.038" freqLimit="963.391" physResource="eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;/CLK" logResource="eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK" locationPin="SLICE_X34Y82.CLK" clockNet="eth/rx_clk"/><twPinLimit anchorID="102" type="MINPERIOD" name="Tcp" slack="6.962" period="8.000" constraintValue="8.000" deviceLimit="1.038" freqLimit="963.391" physResource="eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;/CLK" logResource="eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK" locationPin="SLICE_X34Y82.CLK" clockNet="eth/rx_clk"/></twPinLimitRpt></twConst><twConst anchorID="103" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_Hit1_to_SYSCLK = FROM &quot;GRPhit1&quot; TO &quot;GRPSYSCLK&quot; 1 ns DATAPATHONLY;" ScopeName="">TS_Hit1_to_SYSCLK = MAXDELAY FROM TIMEGRP &quot;GRPhit1&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 1         ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="104" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_Hit2_to_SYSCLK = FROM &quot;GRPhit2&quot; TO &quot;GRPSYSCLK&quot; 1 ns DATAPATHONLY;" ScopeName="">TS_Hit2_to_SYSCLK = MAXDELAY FROM TIMEGRP &quot;GRPhit2&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 1         ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="105" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_CLK_0_to_Hit1 = FROM &quot;GRPCLK_0&quot; TO &quot;GRPhit1&quot; 1 ns DATAPATHONLY;" ScopeName="">TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP &quot;GRPCLK_0&quot; TO TIMEGRP &quot;GRPhit1&quot; 1 ns         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>2</twErrCntSetup><twErrCntEndPt>2</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>2</twPathErrCnt><twMaxDel>1.091</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (SLICE_X47Y53.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathFromToDelay"><twSlack>-0.091</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twDest><twTotPathDel>1.091</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;0&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twBEL></twPathDel><twLogDel>0.618</twLogDel><twRouteDel>0.473</twRouteDel><twTotDel>1.091</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.781">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>56.6</twPctLog><twPctRoute>43.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (SLICE_X47Y53.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathFromToDelay"><twSlack>-0.026</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twDest><twTotPathDel>1.026</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y52.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;2&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twBEL></twPathDel><twLogDel>0.688</twLogDel><twRouteDel>0.338</twRouteDel><twTotDel>1.026</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.781">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>67.1</twPctLog><twPctRoute>32.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (SLICE_X47Y53.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathFromToDelay"><twSlack>0.019</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twDest><twTotPathDel>0.981</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twBEL></twPathDel><twLogDel>0.618</twLogDel><twRouteDel>0.363</twRouteDel><twTotDel>0.981</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.781">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP &quot;GRPCLK_0&quot; TO TIMEGRP &quot;GRPhit1&quot; 1 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y53.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="112"><twSlack>0.446</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.687">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.189</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y53.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.189</twRouteDel><twTotDel>0.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (SLICE_X47Y53.BX), 1 path
</twPathRptBanner><twRacePath anchorID="113"><twSlack>0.447</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.687">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y53.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.190</twRouteDel><twTotDel>0.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (SLICE_X47Y53.CX), 1 path
</twPathRptBanner><twRacePath anchorID="114"><twSlack>0.449</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.687">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y53.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.192</twRouteDel><twTotDel>0.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>57.2</twPctLog><twPctRoute>42.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="115" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC TS_CLK_0_to_Hit2 = FROM &quot;GRPCLK_0&quot; TO &quot;GRPhit2&quot; 1 ns DATAPATHONLY;" ScopeName="">TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP &quot;GRPCLK_0&quot; TO TIMEGRP &quot;GRPhit2&quot; 1 ns         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>2</twErrCntSetup><twErrCntEndPt>2</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>2</twPathErrCnt><twMaxDel>1.025</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 (SLICE_X46Y63.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathFromToDelay"><twSlack>-0.025</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0</twDest><twTotPathDel>1.025</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;0&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y63.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;0&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0</twBEL></twPathDel><twLogDel>0.604</twLogDel><twRouteDel>0.421</twRouteDel><twTotDel>1.025</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.781">slaves/TDCchannels/dc2/TDCcore/hit</twDestClk><twPctLog>58.9</twPctLog><twPctRoute>41.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (SLICE_X46Y61.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathFromToDelay"><twSlack>-0.019</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2</twDest><twTotPathDel>1.019</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y59.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y61.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2</twBEL></twPathDel><twLogDel>0.597</twLogDel><twRouteDel>0.422</twRouteDel><twTotDel>1.019</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.781">slaves/TDCchannels/dc2/TDCcore/hit</twDestClk><twPctLog>58.6</twPctLog><twPctRoute>41.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (SLICE_X46Y61.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathFromToDelay"><twSlack>0.053</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1</twDest><twTotPathDel>0.947</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y59.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y61.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1</twBEL></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>0.420</twRouteDel><twTotDel>0.947</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.781">slaves/TDCchannels/dc2/TDCcore/hit</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP &quot;GRPCLK_0&quot; TO TIMEGRP &quot;GRPhit2&quot; 1 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (SLICE_X46Y63.CX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="122"><twSlack>0.433</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.687">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y63.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.185</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y63.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.185</twRouteDel><twTotDel>0.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc2/TDCcore/hit</twDestClk><twPctLog>57.3</twPctLog><twPctRoute>42.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (SLICE_X46Y63.BX), 1 path
</twPathRptBanner><twRacePath anchorID="123"><twSlack>0.442</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.687">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y63.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y63.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.194</twRouteDel><twTotDel>0.442</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc2/TDCcore/hit</twDestClk><twPctLog>56.1</twPctLog><twPctRoute>43.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (SLICE_X46Y63.AX), 1 path
</twPathRptBanner><twRacePath anchorID="124"><twSlack>0.446</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.687">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y63.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y63.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.198</twRouteDel><twTotDel>0.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc2/TDCcore/hit</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="125" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC TS_hit1Divider = FROM &quot;GRPinputhit1&quot; TO &quot;GRPSYSCLK&quot; 4 ns DATAPATHONLY;" ScopeName="">TS_hit1Divider = MAXDELAY FROM TIMEGRP &quot;GRPinputhit1&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 4         ns DATAPATHONLY;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.710</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_syn (SLICE_X31Y58.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathFromToDelay"><twSlack>2.290</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_syn0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_syn</twDest><twTotPathDel>1.710</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_syn0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_syn</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X35Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_syn0</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_syn0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y58.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_syn0</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y58.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_syn</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_syn</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>1.256</twRouteDel><twTotDel>1.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2 (SLICE_X49Y54.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathFromToDelay"><twSlack>2.546</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2</twDest><twTotPathDel>1.454</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.156">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>1.000</twRouteDel><twTotDel>1.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (SLICE_X48Y54.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathFromToDelay"><twSlack>2.607</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3</twDest><twTotPathDel>1.393</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.375">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y49.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.916</twRouteDel><twTotDel>1.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hit1Divider = MAXDELAY FROM TIMEGRP &quot;GRPinputhit1&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 4
        ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0 (SLICE_X48Y54.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="132"><twSlack>0.575</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.281">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y53.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.131</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;0&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0</twBEL></twPathDel><twLogDel>0.375</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>0.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>65.2</twPctLog><twPctRoute>34.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2 (SLICE_X48Y54.C3), 1 path
</twPathRptBanner><twRacePath anchorID="133"><twSlack>0.674</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.281">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y53.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.131</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2</twBEL></twPathDel><twLogDel>0.375</twLogDel><twRouteDel>0.299</twRouteDel><twTotDel>0.674</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1 (SLICE_X48Y54.B3), 1 path
</twPathRptBanner><twRacePath anchorID="134"><twSlack>0.676</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.281">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y53.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.131</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;1&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1</twBEL></twPathDel><twLogDel>0.375</twLogDel><twRouteDel>0.301</twRouteDel><twTotDel>0.676</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>55.5</twPctLog><twPctRoute>44.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="135" twConstType="PATHDELAY" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC TS_hit2Divider = FROM &quot;GRPinputhit2&quot; TO &quot;GRPSYSCLK&quot; 4 ns DATAPATHONLY;" ScopeName="">TS_hit2Divider = MAXDELAY FROM TIMEGRP &quot;GRPinputhit2&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 4         ns DATAPATHONLY;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.393</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3 (SLICE_X48Y62.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathFromToDelay"><twSlack>2.607</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3</twDest><twTotPathDel>1.393</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.375">slaves/TDCchannels/dc2/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y62.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.916</twRouteDel><twTotDel>1.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1 (SLICE_X48Y63.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathFromToDelay"><twSlack>2.610</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1</twDest><twTotPathDel>1.390</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.156">slaves/TDCchannels/dc2/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X46Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y63.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0&lt;1&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>1.390</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0 (SLICE_X48Y62.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathFromToDelay"><twSlack>2.678</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0</twDest><twTotPathDel>1.322</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.296">slaves/TDCchannels/dc2/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y62.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.845</twRouteDel><twTotDel>1.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hit2Divider = MAXDELAY FROM TIMEGRP &quot;GRPinputhit2&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 4
        ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0 (SLICE_X48Y63.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="142"><twSlack>0.536</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.281">slaves/TDCchannels/dc2/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X46Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y63.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y63.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0</twBEL></twPathDel><twLogDel>0.241</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.536</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_syn (SLICE_X36Y70.AX), 1 path
</twPathRptBanner><twRacePath anchorID="143"><twSlack>0.560</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_syn0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_syn</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_syn0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_syn</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X36Y70.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_syn</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_syn0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y70.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_syn0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y70.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_syn</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_syn</twBEL></twPathDel><twLogDel>0.286</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>0.560</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1 (SLICE_X48Y63.BX), 1 path
</twPathRptBanner><twRacePath anchorID="144"><twSlack>0.598</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.281">slaves/TDCchannels/dc2/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X46Y63.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y63.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y63.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1</twBEL></twPathDel><twLogDel>0.241</twLogDel><twRouteDel>0.357</twRouteDel><twTotDel>0.598</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="145" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC TS_SYSCLK_to_IPBCLK = FROM &quot;GRPSYSCLK&quot; TO &quot;GRPIPBCLK&quot; 2 ns DATAPATHONLY;" ScopeName="">TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP &quot;GRPSYSCLK&quot; TO TIMEGRP &quot;GRPIPBCLK&quot;         2 ns DATAPATHONLY;</twConstName><twItemCnt>66</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>66</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.902</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave4/ipbus_out_ipb_rdata_20 (SLICE_X41Y61.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathFromToDelay"><twSlack>0.098</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/hitCount_20</twSrc><twDest BELType="FF">slaves/slave4/ipbus_out_ipb_rdata_20</twDest><twTotPathDel>1.902</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/hitCount_20</twSrc><twDest BELType='FF'>slaves/slave4/ipbus_out_ipb_rdata_20</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="223.958">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X36Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/hitcount2&lt;23&gt;</twComp><twBEL>slaves/TDCchannels/dc2/hitCount_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y61.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>slaves/hitcount2&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>slaves/ipbr[4]_ipb_rdata&lt;22&gt;</twComp><twBEL>slaves/slave4/mux1211</twBEL><twBEL>slaves/slave4/ipbus_out_ipb_rdata_20</twBEL></twPathDel><twLogDel>0.730</twLogDel><twRouteDel>1.172</twRouteDel><twTotDel>1.902</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="224.000">ipb_clk</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave2/ipbus_out_ipb_rdata_31 (SLICE_X38Y61.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathFromToDelay"><twSlack>0.158</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/hitCount_31</twSrc><twDest BELType="FF">slaves/slave2/ipbus_out_ipb_rdata_31</twDest><twTotPathDel>1.842</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/hitCount_31</twSrc><twDest BELType='FF'>slaves/slave2/ipbus_out_ipb_rdata_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="223.958">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X32Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/hitcount1&lt;31&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hitCount_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>slaves/hitcount1&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>slaves/ipbr[2]_ipb_rdata&lt;31&gt;</twComp><twBEL>slaves/slave2/mux2411</twBEL><twBEL>slaves/slave2/ipbus_out_ipb_rdata_31</twBEL></twPathDel><twLogDel>0.697</twLogDel><twRouteDel>1.145</twRouteDel><twTotDel>1.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="224.000">ipb_clk</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave4/ipbus_out_ipb_rdata_24 (SLICE_X40Y61.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathFromToDelay"><twSlack>0.159</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/hitCount_24</twSrc><twDest BELType="FF">slaves/slave4/ipbus_out_ipb_rdata_24</twDest><twTotPathDel>1.841</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/hitCount_24</twSrc><twDest BELType='FF'>slaves/slave4/ipbus_out_ipb_rdata_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="223.958">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X36Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/hitcount2&lt;27&gt;</twComp><twBEL>slaves/TDCchannels/dc2/hitCount_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y61.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>slaves/hitcount2&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>slaves/ipbr[4]_ipb_rdata&lt;31&gt;</twComp><twBEL>slaves/slave4/mux1611</twBEL><twBEL>slaves/slave4/ipbus_out_ipb_rdata_24</twBEL></twPathDel><twLogDel>0.749</twLogDel><twRouteDel>1.092</twRouteDel><twTotDel>1.841</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="224.000">ipb_clk</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP &quot;GRPSYSCLK&quot; TO TIMEGRP &quot;GRPIPBCLK&quot;
        2 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave2/ipbus_out_ipb_rdata_9 (SLICE_X37Y61.C4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="152"><twSlack>0.597</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/hitCount_9</twSrc><twDest BELType="FF">slaves/slave2/ipbus_out_ipb_rdata_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/hitCount_9</twSrc><twDest BELType='FF'>slaves/slave2/ipbus_out_ipb_rdata_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="229.166">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X32Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/hitcount1&lt;11&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hitCount_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y61.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>slaves/hitcount1&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y61.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>slaves/ipbr[2]_ipb_rdata&lt;13&gt;</twComp><twBEL>slaves/slave2/mux31111</twBEL><twBEL>slaves/slave2/ipbus_out_ipb_rdata_9</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>0.242</twRouteDel><twTotDel>0.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="224.000">ipb_clk</twDestClk><twPctLog>59.5</twPctLog><twPctRoute>40.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave4/ipbus_out_ipb_rdata_9 (SLICE_X39Y59.C4), 1 path
</twPathRptBanner><twRacePath anchorID="153"><twSlack>0.599</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/hitCount_9</twSrc><twDest BELType="FF">slaves/slave4/ipbus_out_ipb_rdata_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/hitCount_9</twSrc><twDest BELType='FF'>slaves/slave4/ipbus_out_ipb_rdata_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="229.166">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X36Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/hitcount2&lt;11&gt;</twComp><twBEL>slaves/TDCchannels/dc2/hitCount_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y59.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>slaves/hitcount2&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>slaves/ipbr[4]_ipb_rdata&lt;13&gt;</twComp><twBEL>slaves/slave4/mux31111</twBEL><twBEL>slaves/slave4/ipbus_out_ipb_rdata_9</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>0.244</twRouteDel><twTotDel>0.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="224.000">ipb_clk</twDestClk><twPctLog>59.3</twPctLog><twPctRoute>40.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave2/ipbus_out_ipb_rdata_5 (SLICE_X37Y60.C4), 1 path
</twPathRptBanner><twRacePath anchorID="154"><twSlack>0.606</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/hitCount_5</twSrc><twDest BELType="FF">slaves/slave2/ipbus_out_ipb_rdata_5</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/hitCount_5</twSrc><twDest BELType='FF'>slaves/slave2/ipbus_out_ipb_rdata_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="229.166">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X32Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/hitcount1&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hitCount_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y60.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>slaves/hitcount1&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y60.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>slaves/ipbr[2]_ipb_rdata&lt;6&gt;</twComp><twBEL>slaves/slave2/mux2711</twBEL><twBEL>slaves/slave2/ipbus_out_ipb_rdata_5</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>0.251</twRouteDel><twTotDel>0.606</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="224.000">ipb_clk</twDestClk><twPctLog>58.6</twPctLog><twPctRoute>41.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="155" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC TS_IPBCLK_to_SYSCLK = FROM &quot;GRPIPBCLK&quot; TO &quot;GRPSYSCLK&quot; 2 ns DATAPATHONLY;" ScopeName="">TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP &quot;GRPIPBCLK&quot; TO TIMEGRP &quot;GRPSYSCLK&quot;         2 ns DATAPATHONLY;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.579</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X37Y59.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathFromToDelay"><twSlack>0.421</twSlack><twSrc BELType="FF">slaves/slave3/reg_0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1</twDest><twTotPathDel>1.579</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave3/reg_0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3776.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/ctrl_reg_PChandshake2&lt;0&gt;</twComp><twBEL>slaves/slave3/reg_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>slaves/ctrl_reg_PChandshake2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2</twComp><twBEL>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21</twBEL><twBEL>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1</twBEL></twPathDel><twLogDel>0.730</twLogDel><twRouteDel>0.849</twRouteDel><twTotDel>1.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3776.041">slaves/SYSCLK</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X41Y62.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathFromToDelay"><twSlack>0.554</twSlack><twSrc BELType="FF">slaves/slave1/reg_0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1</twDest><twTotPathDel>1.446</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave1/reg_0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3776.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/ctrl_reg_PChandshake1&lt;0&gt;</twComp><twBEL>slaves/slave1/reg_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>slaves/ctrl_reg_PChandshake1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2</twComp><twBEL>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21</twBEL><twBEL>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1</twBEL></twPathDel><twLogDel>0.730</twLogDel><twRouteDel>0.716</twRouteDel><twTotDel>1.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3776.041">slaves/SYSCLK</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP &quot;GRPIPBCLK&quot; TO TIMEGRP &quot;GRPSYSCLK&quot;
        2 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X41Y62.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="160"><twSlack>0.851</twSlack><twSrc BELType="FF">slaves/slave1/reg_0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/slave1/reg_0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3776.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/ctrl_reg_PChandshake1&lt;0&gt;</twComp><twBEL>slaves/slave1/reg_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>slaves/ctrl_reg_PChandshake1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y62.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2</twComp><twBEL>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21</twBEL><twBEL>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.436</twRouteDel><twTotDel>0.851</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3770.833">slaves/SYSCLK</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X37Y59.A6), 1 path
</twPathRptBanner><twRacePath anchorID="161"><twSlack>0.897</twSlack><twSrc BELType="FF">slaves/slave3/reg_0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/slave3/reg_0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3776.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/ctrl_reg_PChandshake2&lt;0&gt;</twComp><twBEL>slaves/slave3/reg_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>slaves/ctrl_reg_PChandshake2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2</twComp><twBEL>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21</twBEL><twBEL>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.482</twRouteDel><twTotDel>0.897</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3770.833">slaves/SYSCLK</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="162" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; TS_sysclk * 1.25 HIGH         50%;</twConstName><twItemCnt>49427</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>14976</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.651</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/RARP_block/data_block.data_buffer_193 (SLICE_X12Y111.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.349</twSlack><twSrc BELType="FF">clocks/rst_125</twSrc><twDest BELType="FF">ipbus/udp_if/RARP_block/data_block.data_buffer_193</twDest><twTotPathDel>7.480</twTotPathDel><twClkSkew dest = "0.559" src = "0.579">0.020</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clocks/rst_125</twSrc><twDest BELType='FF'>ipbus/udp_if/RARP_block/data_block.data_buffer_193</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X38Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_125</twComp><twBEL>clocks/rst_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y111.D2</twSite><twDelType>net</twDelType><twFanCnt>499</twFanCnt><twDelInfo twEdge="twRising">6.692</twDelInfo><twComp>rst_125</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>ipbus/udp_if/RARP_block/data_block.data_buffer&lt;193&gt;</twComp><twBEL>ipbus/udp_if/RARP_block/data_block.data_buffer[335]_data_block.data_buffer[335]_mux_6_OUT&lt;185&gt;1</twBEL><twBEL>ipbus/udp_if/RARP_block/data_block.data_buffer_193</twBEL></twPathDel><twLogDel>0.788</twLogDel><twRouteDel>6.692</twRouteDel><twTotDel>7.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/RARP_block/data_block.data_buffer_192 (SLICE_X12Y111.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.386</twSlack><twSrc BELType="FF">clocks/rst_125</twSrc><twDest BELType="FF">ipbus/udp_if/RARP_block/data_block.data_buffer_192</twDest><twTotPathDel>7.443</twTotPathDel><twClkSkew dest = "0.559" src = "0.579">0.020</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clocks/rst_125</twSrc><twDest BELType='FF'>ipbus/udp_if/RARP_block/data_block.data_buffer_192</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X38Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_125</twComp><twBEL>clocks/rst_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y111.C2</twSite><twDelType>net</twDelType><twFanCnt>499</twFanCnt><twDelInfo twEdge="twRising">6.655</twDelInfo><twComp>rst_125</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>ipbus/udp_if/RARP_block/data_block.data_buffer&lt;193&gt;</twComp><twBEL>ipbus/udp_if/RARP_block/data_block.data_buffer[335]_data_block.data_buffer[335]_mux_6_OUT&lt;184&gt;1</twBEL><twBEL>ipbus/udp_if/RARP_block/data_block.data_buffer_192</twBEL></twPathDel><twLogDel>0.788</twLogDel><twRouteDel>6.655</twRouteDel><twTotDel>7.443</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="30" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0 (SLICE_X24Y32.C1), 30 paths
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.447</twSlack><twSrc BELType="FF">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6</twSrc><twDest BELType="FF">ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0</twDest><twTotPathDel>7.381</twTotPathDel><twClkSkew dest = "0.575" src = "0.596">0.021</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6</twSrc><twDest BELType='FF'>ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X40Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mac_rx_data&lt;4&gt;</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">4.872</twDelInfo><twComp>mac_rx_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o12</twComp><twBEL>ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i</twComp><twBEL>ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o17</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o18</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0</twComp><twBEL>ipbus/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o_inv1</twBEL><twBEL>ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0</twBEL></twPathDel><twLogDel>1.157</twLogDel><twRouteDel>6.224</twRouteDel><twTotDel>7.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.811</twSlack><twSrc BELType="FF">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8</twSrc><twDest BELType="FF">ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0</twDest><twTotPathDel>7.012</twTotPathDel><twClkSkew dest = "0.575" src = "0.601">0.026</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8</twSrc><twDest BELType='FF'>ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X40Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mac_rx_data&lt;6&gt;</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">4.503</twDelInfo><twComp>mac_rx_data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o12</twComp><twBEL>ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i</twComp><twBEL>ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o17</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o18</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0</twComp><twBEL>ipbus/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o_inv1</twBEL><twBEL>ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0</twBEL></twPathDel><twLogDel>1.157</twLogDel><twRouteDel>5.855</twRouteDel><twTotDel>7.012</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.034</twSlack><twSrc BELType="FF">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8</twSrc><twDest BELType="FF">ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0</twDest><twTotPathDel>6.789</twTotPathDel><twClkSkew dest = "0.575" src = "0.601">0.026</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8</twSrc><twDest BELType='FF'>ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X40Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mac_rx_data&lt;6&gt;</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.A2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">4.665</twDelInfo><twComp>mac_rx_data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o14</twComp><twBEL>ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i</twComp><twBEL>ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o17</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>ipbus/udp_if/rx_packet_parser/Mmux_bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o18</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0</twComp><twBEL>ipbus/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i_enable_125_MUX_1325_o_inv1</twBEL><twBEL>ipbus/udp_if/rx_packet_parser/pkt_drop_payload_sig_BRB0</twBEL></twPathDel><twLogDel>1.213</twLogDel><twRouteDel>5.576</twRouteDel><twTotDel>6.789</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; TS_sysclk * 1.25 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/internal_ram/Mram_ram2 (RAMB16_X1Y34.ADDRA11), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.290</twSlack><twSrc BELType="FF">ipbus/udp_if/rx_ram_mux/addra_9</twSrc><twDest BELType="RAM">ipbus/udp_if/internal_ram/Mram_ram2</twDest><twTotPathDel>0.294</twTotPathDel><twClkSkew dest = "0.070" src = "0.066">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/rx_ram_mux/addra_9</twSrc><twDest BELType='RAM'>ipbus/udp_if/internal_ram/Mram_ram2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X15Y69.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ipbus/udp_if/addra&lt;9&gt;</twComp><twBEL>ipbus/udp_if/rx_ram_mux/addra_9</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y34.ADDRA11</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>ipbus/udp_if/addra&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y34.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>ipbus/udp_if/internal_ram/Mram_ram2</twComp><twBEL>ipbus/udp_if/internal_ram/Mram_ram2</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.162</twRouteDel><twTotDel>0.294</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG (SLICE_X43Y83.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.363</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG</twDest><twTotPathDel>0.369</twTotPathDel><twClkSkew dest = "0.074" src = "0.068">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X44Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y83.SR</twSite><twDelType>net</twDelType><twFanCnt>95</twFanCnt><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y83.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG</twBEL></twPathDel><twLogDel>0.103</twLogDel><twRouteDel>0.266</twRouteDel><twTotDel>0.369</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/internal_ram/Mram_ram2 (RAMB16_X1Y34.ADDRA7), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.366</twSlack><twSrc BELType="FF">ipbus/udp_if/rx_ram_mux/addra_5</twSrc><twDest BELType="RAM">ipbus/udp_if/internal_ram/Mram_ram2</twDest><twTotPathDel>0.370</twTotPathDel><twClkSkew dest = "0.070" src = "0.066">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/rx_ram_mux/addra_5</twSrc><twDest BELType='RAM'>ipbus/udp_if/internal_ram/Mram_ram2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X15Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ipbus/udp_if/addra&lt;9&gt;</twComp><twBEL>ipbus/udp_if/rx_ram_mux/addra_5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y34.ADDRA7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>ipbus/udp_if/addra&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y34.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>ipbus/udp_if/internal_ram/Mram_ram2</twComp><twBEL>ipbus/udp_if/internal_ram/Mram_ram2</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.238</twRouteDel><twTotDel>0.370</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="179"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; TS_sysclk * 1.25 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="180" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB" locationPin="RAMB16_X1Y28.CLKB" clockNet="clk125"/><twPinLimit anchorID="181" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB" locationPin="RAMB16_X3Y28.CLKB" clockNet="clk125"/><twPinLimit anchorID="182" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB" locationPin="RAMB16_X2Y30.CLKB" clockNet="clk125"/></twPinLimitRpt></twConst><twConst anchorID="183" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_sysclk * 0.3125         HIGH 50%;</twConstName><twItemCnt>31713</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3360</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.748</twMinPer></twConstHead><twPathRptBanner iPaths="75" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB16_X1Y32.DIA1), 75 paths
</twPathRptBanner><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.252</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_8</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram4</twDest><twTotPathDel>10.713</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_8</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X46Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X46Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;10&gt;</twComp><twBEL>ipbus/trans/sm/addr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.915</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/N119</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata301</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata30</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y56.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>slaves/fabric/N119</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata302_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>slaves/fabric/N118</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/N119</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata303</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y43.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.004</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_data&lt;9&gt;</twComp><twBEL>ipbus/trans/sm/mux101191</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y41.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>ipbus/trans/tx_data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;7&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata301</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y32.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.846</twDelInfo><twComp>ipbus/trans_out_wdata&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y32.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram4</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram4</twBEL></twPathDel><twLogDel>2.057</twLogDel><twRouteDel>8.656</twRouteDel><twTotDel>10.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.831</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_8</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram4</twDest><twTotPathDel>10.134</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_8</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X46Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X46Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;10&gt;</twComp><twBEL>ipbus/trans/sm/addr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.896</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y56.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>slaves/fabric/N119</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata302_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>slaves/fabric/N118</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/N119</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata303</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y43.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.004</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_data&lt;9&gt;</twComp><twBEL>ipbus/trans/sm/mux101191</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y41.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>ipbus/trans/tx_data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;7&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata301</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y32.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.846</twDelInfo><twComp>ipbus/trans_out_wdata&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y32.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram4</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram4</twBEL></twPathDel><twLogDel>1.798</twLogDel><twRouteDel>8.336</twRouteDel><twTotDel>10.134</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.897</twSlack><twSrc BELType="FF">slaves/slave2/ipbus_out_ipb_rdata_7</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram4</twDest><twTotPathDel>10.060</twTotPathDel><twClkSkew dest = "0.597" src = "0.605">0.008</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave2/ipbus_out_ipb_rdata_7</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X37Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X37Y60.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/ipbr[2]_ipb_rdata&lt;6&gt;</twComp><twBEL>slaves/slave2/ipbus_out_ipb_rdata_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.209</twDelInfo><twComp>slaves/ipbr[2]_ipb_rdata&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/N119</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata301</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata30</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y56.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>slaves/fabric/N119</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata302_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>slaves/fabric/N118</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/N119</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata303</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y43.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.004</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_data&lt;9&gt;</twComp><twBEL>ipbus/trans/sm/mux101191</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y41.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>ipbus/trans/tx_data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;7&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata301</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y32.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.846</twDelInfo><twComp>ipbus/trans_out_wdata&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y32.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram4</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram4</twBEL></twPathDel><twLogDel>2.110</twLogDel><twRouteDel>7.950</twRouteDel><twTotDel>10.060</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="35" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB16_X0Y32.WEA3), 35 paths
</twPathRptBanner><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.536</twSlack><twSrc BELType="FF">slaves/slave4/ack</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twTotPathDel>10.425</twTotPathDel><twClkSkew dest = "0.598" src = "0.602">0.004</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave4/ack</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X53Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X53Y52.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/slave4/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o</twComp><twBEL>slaves/slave4/ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y50.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>slaves/ipbr[4]_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/fabric/N01</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>ipbus/trans/sm/tx_we1</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y47.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.674</twDelInfo><twComp>ipbus/trans/tx_we</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/trans_out_we1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y32.WEA3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">4.051</twDelInfo><twComp>ipbus/trans_out_we</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y32.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twBEL></twPathDel><twLogDel>1.689</twLogDel><twRouteDel>8.736</twRouteDel><twTotDel>10.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.561</twSlack><twSrc BELType="FF">slaves/slave1/ack</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twTotPathDel>10.396</twTotPathDel><twClkSkew dest = "0.598" src = "0.606">0.008</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave1/ack</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X57Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X57Y51.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o</twComp><twBEL>slaves/slave1/ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y50.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>slaves/ipbr[1]_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/fabric/N01</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y50.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>slaves/fabric/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/fabric/N01</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>ipbus/trans/sm/tx_we1</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y47.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.674</twDelInfo><twComp>ipbus/trans/tx_we</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/trans_out_we1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y32.WEA3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">4.051</twDelInfo><twComp>ipbus/trans_out_we</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y32.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twBEL></twPathDel><twLogDel>1.894</twLogDel><twRouteDel>8.502</twRouteDel><twTotDel>10.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.719</twSlack><twSrc BELType="FF">slaves/slave3/ack</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twTotPathDel>10.239</twTotPathDel><twClkSkew dest = "0.598" src = "0.605">0.007</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave3/ack</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X58Y51.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>slaves/slave3/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o</twComp><twBEL>slaves/slave3/ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>slaves/ipbr[3]_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/fabric/N01</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>ipbus/trans/sm/tx_we1</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y47.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.674</twDelInfo><twComp>ipbus/trans/tx_we</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/trans_out_we1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y32.WEA3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">4.051</twDelInfo><twComp>ipbus/trans_out_we</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y32.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twBEL></twPathDel><twLogDel>1.683</twLogDel><twRouteDel>8.556</twRouteDel><twTotDel>10.239</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="35" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB16_X0Y32.WEA2), 35 paths
</twPathRptBanner><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.544</twSlack><twSrc BELType="FF">slaves/slave4/ack</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twTotPathDel>10.417</twTotPathDel><twClkSkew dest = "0.598" src = "0.602">0.004</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave4/ack</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X53Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X53Y52.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/slave4/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o</twComp><twBEL>slaves/slave4/ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y50.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>slaves/ipbr[4]_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/fabric/N01</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>ipbus/trans/sm/tx_we1</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y47.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.674</twDelInfo><twComp>ipbus/trans/tx_we</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/trans_out_we1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y32.WEA2</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">4.043</twDelInfo><twComp>ipbus/trans_out_we</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y32.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twBEL></twPathDel><twLogDel>1.689</twLogDel><twRouteDel>8.728</twRouteDel><twTotDel>10.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.569</twSlack><twSrc BELType="FF">slaves/slave1/ack</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twTotPathDel>10.388</twTotPathDel><twClkSkew dest = "0.598" src = "0.606">0.008</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave1/ack</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X57Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X57Y51.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o</twComp><twBEL>slaves/slave1/ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y50.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>slaves/ipbr[1]_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/fabric/N01</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y50.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>slaves/fabric/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/fabric/N01</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>ipbus/trans/sm/tx_we1</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y47.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.674</twDelInfo><twComp>ipbus/trans/tx_we</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/trans_out_we1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y32.WEA2</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">4.043</twDelInfo><twComp>ipbus/trans_out_we</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y32.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twBEL></twPathDel><twLogDel>1.894</twLogDel><twRouteDel>8.494</twRouteDel><twTotDel>10.388</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.727</twSlack><twSrc BELType="FF">slaves/slave3/ack</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twTotPathDel>10.231</twTotPathDel><twClkSkew dest = "0.598" src = "0.605">0.007</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave3/ack</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X58Y51.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>slaves/slave3/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o</twComp><twBEL>slaves/slave3/ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>slaves/ipbr[3]_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/fabric/N01</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y44.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>ipbus/trans/sm/tx_we1</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y47.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.674</twDelInfo><twComp>ipbus/trans/tx_we</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/trans_out_we1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y32.WEA2</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">4.043</twDelInfo><twComp>ipbus/trans_out_we</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y32.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram6</twBEL></twPathDel><twLogDel>1.683</twLogDel><twRouteDel>8.548</twRouteDel><twTotDel>10.231</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_sysclk * 0.3125
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1 (SLICE_X17Y53.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_0</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1</twDest><twTotPathDel>0.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_0</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X17Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y53.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y53.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_1 (SLICE_X25Y28.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_0</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_1</twDest><twTotPathDel>0.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_0</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X25Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y28.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_1</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/tx_write_buffer_2 (SLICE_X17Y69.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.404</twSlack><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/tx_write_buffer_2</twDest><twTotPathDel>0.404</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/tx_write_buffer_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X17Y69.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/tx_write_buf_buf&lt;3&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y69.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.051</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/tx_write_buf_buf&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y69.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/tx_write_buf_buf&lt;3&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/tx_write_buf_buf&lt;2&gt;_rt</twBEL><twBEL>ipbus/udp_if/clock_crossing_if/tx_write_buffer_2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.051</twRouteDel><twTotDel>0.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>87.4</twPctLog><twPctRoute>12.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="208"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_sysclk * 0.3125
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="209" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="28.876" period="32.000" constraintValue="32.000" deviceLimit="3.124" freqLimit="320.102" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA" locationPin="RAMB16_X1Y28.CLKA" clockNet="ipb_clk"/><twPinLimit anchorID="210" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="28.876" period="32.000" constraintValue="32.000" deviceLimit="3.124" freqLimit="320.102" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKA" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKA" locationPin="RAMB16_X3Y28.CLKA" clockNet="ipb_clk"/><twPinLimit anchorID="211" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="28.876" period="32.000" constraintValue="32.000" deviceLimit="3.124" freqLimit="320.102" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKA" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKA" locationPin="RAMB16_X2Y30.CLKA" clockNet="ipb_clk"/></twPinLimitRpt></twConst><twConst anchorID="212" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout3&quot; TS_sysclk * 3.2 PHASE 1.171875 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="213"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout3&quot; TS_sysclk * 3.2 PHASE 1.171875 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="214" type="MINPERIOD" name="Tbcper_I" slack="1.395" period="3.125" constraintValue="3.125" deviceLimit="1.730" freqLimit="578.035" physResource="slaves/TDCchannels/PLLgen/clkout4_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout4_buf/I0" locationPin="BUFGMUX_X3Y5.I0" clockNet="slaves/TDCchannels/PLLgen/clkout3"/><twPinLimit anchorID="215" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;1&gt;/CLK" logResource="slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0/CK" locationPin="SLICE_X47Y56.CLK" clockNet="slaves/TDCchannels/dc2/TDCcore/hit"/><twPinLimit anchorID="216" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;1&gt;/CLK" logResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0/CK" locationPin="SLICE_X47Y48.CLK" clockNet="slaves/TDCchannels/dc1/TDCcore/hit"/></twPinLimitRpt></twConst><twConst anchorID="217" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout1&quot; TS_sysclk * 3.2 PHASE 0.390625 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="218"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout1&quot; TS_sysclk * 3.2 PHASE 0.390625 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="219" type="MINPERIOD" name="Tbcper_I" slack="1.395" period="3.125" constraintValue="3.125" deviceLimit="1.730" freqLimit="578.035" physResource="slaves/TDCchannels/PLLgen/clkout2_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout2_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="slaves/TDCchannels/PLLgen/clkout1"/><twPinLimit anchorID="220" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;3&gt;/CLK" logResource="slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2/CK" locationPin="SLICE_X47Y57.CLK" clockNet="slaves/TDCchannels/dc2/TDCcore/hit"/><twPinLimit anchorID="221" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;3&gt;/CLK" logResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2/CK" locationPin="SLICE_X47Y49.CLK" clockNet="slaves/TDCchannels/dc1/TDCcore/hit"/></twPinLimitRpt></twConst><twConst anchorID="222" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout0&quot; TS_sysclk * 3.2 HIGH 50%;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.564</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (SLICE_X46Y62.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.280</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twDest><twTotPathDel>1.182</twTotPathDel><twClkSkew dest = "0.154" src = "0.159">0.005</twClkSkew><twDelConst>1.562</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y59.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y62.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twBEL></twPathDel><twLogDel>0.597</twLogDel><twRouteDel>0.585</twRouteDel><twTotDel>1.182</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 (SLICE_X46Y62.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.354</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1</twDest><twTotPathDel>1.108</twTotPathDel><twClkSkew dest = "0.154" src = "0.159">0.005</twClkSkew><twDelConst>1.562</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y59.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y62.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1</twBEL></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>0.581</twRouteDel><twTotDel>1.108</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (SLICE_X47Y54.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.378</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twDest><twTotPathDel>1.075</twTotPathDel><twClkSkew dest = "0.145" src = "0.159">0.014</twClkSkew><twDelConst>1.562</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y52.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twBEL></twPathDel><twLogDel>0.524</twLogDel><twRouteDel>0.551</twRouteDel><twTotDel>1.075</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout0&quot; TS_sysclk * 3.2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (SLICE_X47Y52.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.425</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twDest><twTotPathDel>0.425</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.072</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y52.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor&lt;2&gt;11</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>83.1</twPctLog><twPctRoute>16.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (SLICE_X47Y59.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.429</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twDest><twTotPathDel>0.429</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y59.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.076</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor&lt;2&gt;11</twBEL><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.076</twRouteDel><twTotDel>0.429</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>82.3</twPctLog><twPctRoute>17.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (SLICE_X47Y62.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.450</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twDest><twTotPathDel>0.450</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;0&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.037</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y62.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;0&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor&lt;0&gt;11_INV_0</twBEL><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.037</twRouteDel><twTotDel>0.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>91.8</twPctLog><twPctRoute>8.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="235"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout0&quot; TS_sysclk * 3.2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="236" type="MINPERIOD" name="Tbcper_I" slack="1.395" period="3.125" constraintValue="3.125" deviceLimit="1.730" freqLimit="578.035" physResource="slaves/TDCchannels/PLLgen/clkout1_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout1_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="slaves/TDCchannels/PLLgen/clkout0"/><twPinLimit anchorID="237" type="MINPERIOD" name="Tcp" slack="2.695" period="3.125" constraintValue="3.125" deviceLimit="0.430" freqLimit="2325.581" physResource="slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;/CLK" logResource="slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0/CK" locationPin="SLICE_X46Y62.CLK" clockNet="slaves/TDCchannels/CLK_0"/><twPinLimit anchorID="238" type="MINPERIOD" name="Tcp" slack="2.695" period="3.125" constraintValue="3.125" deviceLimit="0.430" freqLimit="2325.581" physResource="slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;/CLK" logResource="slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1/CK" locationPin="SLICE_X46Y62.CLK" clockNet="slaves/TDCchannels/CLK_0"/></twPinLimitRpt></twConst><twConst anchorID="239" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout4&quot; TS_sysclk * 1.92 HIGH 50%;</twConstName><twItemCnt>13192</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1661</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.131</twMinPer></twConstHead><twPathRptBanner iPaths="128" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/hitCount1_tm1_19 (SLICE_X29Y63.CE), 128 paths
</twPathRptBanner><twPathRpt anchorID="240"><twConstPath anchorID="241" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.077</twSlack><twSrc BELType="FF">slaves/TDCchannels/hitCount2_tm1_9</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount1_tm1_19</twDest><twTotPathDel>5.031</twTotPathDel><twClkSkew dest = "0.510" src = "0.508">-0.002</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/hitCount2_tm1_9</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount1_tm1_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X30Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y59.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/hitCount2_tm1_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y60.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut&lt;3&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y62.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;24&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y63.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y63.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;27&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_19</twBEL></twPathDel><twLogDel>1.731</twLogDel><twRouteDel>3.300</twRouteDel><twTotDel>5.031</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="242"><twConstPath anchorID="243" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.208</twSlack><twSrc BELType="FF">slaves/TDCchannels/hitCount2_tm1_12</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount1_tm1_19</twDest><twTotPathDel>4.896</twTotPathDel><twClkSkew dest = "0.510" src = "0.512">0.002</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/hitCount2_tm1_12</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount1_tm1_19</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X31Y61.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/hitCount2_tm1_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y61.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y61.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut&lt;4&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y62.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;24&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y63.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y63.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;27&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_19</twBEL></twPathDel><twLogDel>1.746</twLogDel><twRouteDel>3.150</twRouteDel><twTotDel>4.896</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="244"><twConstPath anchorID="245" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.215</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/hitCount_16</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount1_tm1_19</twDest><twTotPathDel>4.888</twTotPathDel><twClkSkew dest = "0.510" src = "0.513">0.003</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/hitCount_16</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount1_tm1_19</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X36Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/hitcount2&lt;19&gt;</twComp><twBEL>slaves/TDCchannels/dc2/hitCount_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.342</twDelInfo><twComp>slaves/hitcount2&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y61.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut&lt;5&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y62.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;24&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y63.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y63.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;27&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_19</twBEL></twPathDel><twLogDel>1.694</twLogDel><twRouteDel>3.194</twRouteDel><twTotDel>4.888</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="128" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/hitCount1_tm1_17 (SLICE_X29Y63.CE), 128 paths
</twPathRptBanner><twPathRpt anchorID="246"><twConstPath anchorID="247" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.078</twSlack><twSrc BELType="FF">slaves/TDCchannels/hitCount2_tm1_9</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount1_tm1_17</twDest><twTotPathDel>5.030</twTotPathDel><twClkSkew dest = "0.510" src = "0.508">-0.002</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/hitCount2_tm1_9</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount1_tm1_17</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X30Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y59.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/hitCount2_tm1_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y60.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut&lt;3&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y62.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;24&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y63.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y63.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;27&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_17</twBEL></twPathDel><twLogDel>1.730</twLogDel><twRouteDel>3.300</twRouteDel><twTotDel>5.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="248"><twConstPath anchorID="249" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.209</twSlack><twSrc BELType="FF">slaves/TDCchannels/hitCount2_tm1_12</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount1_tm1_17</twDest><twTotPathDel>4.895</twTotPathDel><twClkSkew dest = "0.510" src = "0.512">0.002</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/hitCount2_tm1_12</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount1_tm1_17</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X31Y61.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/hitCount2_tm1_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y61.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y61.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut&lt;4&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y62.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;24&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y63.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y63.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;27&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_17</twBEL></twPathDel><twLogDel>1.745</twLogDel><twRouteDel>3.150</twRouteDel><twTotDel>4.895</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="250"><twConstPath anchorID="251" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.216</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/hitCount_16</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount1_tm1_17</twDest><twTotPathDel>4.887</twTotPathDel><twClkSkew dest = "0.510" src = "0.513">0.003</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/hitCount_16</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount1_tm1_17</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X36Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/hitcount2&lt;19&gt;</twComp><twBEL>slaves/TDCchannels/dc2/hitCount_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.342</twDelInfo><twComp>slaves/hitcount2&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y61.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut&lt;5&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y62.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;24&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y63.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y63.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;27&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_17</twBEL></twPathDel><twLogDel>1.693</twLogDel><twRouteDel>3.194</twRouteDel><twTotDel>4.887</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="128" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/hitCount1_tm1_18 (SLICE_X29Y63.CE), 128 paths
</twPathRptBanner><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.079</twSlack><twSrc BELType="FF">slaves/TDCchannels/hitCount2_tm1_9</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount1_tm1_18</twDest><twTotPathDel>5.029</twTotPathDel><twClkSkew dest = "0.510" src = "0.508">-0.002</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/hitCount2_tm1_9</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount1_tm1_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X30Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y59.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/hitCount2_tm1_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y60.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut&lt;3&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y62.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;24&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y63.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y63.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;27&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_18</twBEL></twPathDel><twLogDel>1.729</twLogDel><twRouteDel>3.300</twRouteDel><twTotDel>5.029</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.210</twSlack><twSrc BELType="FF">slaves/TDCchannels/hitCount2_tm1_12</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount1_tm1_18</twDest><twTotPathDel>4.894</twTotPathDel><twClkSkew dest = "0.510" src = "0.512">0.002</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/hitCount2_tm1_12</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount1_tm1_18</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X31Y61.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/hitCount2_tm1_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y61.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y61.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut&lt;4&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y62.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;24&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y63.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y63.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;27&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_18</twBEL></twPathDel><twLogDel>1.744</twLogDel><twRouteDel>3.150</twRouteDel><twTotDel>4.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.217</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/hitCount_16</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount1_tm1_18</twDest><twTotPathDel>4.886</twTotPathDel><twClkSkew dest = "0.510" src = "0.513">0.003</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/hitCount_16</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount1_tm1_18</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X36Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/hitcount2&lt;19&gt;</twComp><twBEL>slaves/TDCchannels/dc2/hitCount_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.342</twDelInfo><twComp>slaves/hitcount2&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y61.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut&lt;5&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y62.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1&lt;24&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y63.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_372_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y63.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;27&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_18</twBEL></twPathDel><twLogDel>1.692</twLogDel><twRouteDel>3.194</twRouteDel><twTotDel>4.886</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout4&quot; TS_sysclk * 1.92 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y26.DIA21), 1 path
</twPathRptBanner><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.270</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/ramManager/SR_15_13</twSrc><twDest BELType="RAM">slaves/RAM1/Mram_ram</twDest><twTotPathDel>0.276</twTotPathDel><twClkSkew dest = "0.070" src = "0.064">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/ramManager/SR_15_13</twSrc><twDest BELType='RAM'>slaves/RAM1/Mram_ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X40Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>slaves/ramData1&lt;23&gt;</twComp><twBEL>slaves/TDCchannels/dc1/ramManager/SR_15_13</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y26.DIA21</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>slaves/ramData1&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y26.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>slaves/RAM1/Mram_ram</twComp><twBEL>slaves/RAM1/Mram_ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y26.DIA22), 1 path
</twPathRptBanner><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.270</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/ramManager/SR_15_14</twSrc><twDest BELType="RAM">slaves/RAM1/Mram_ram</twDest><twTotPathDel>0.276</twTotPathDel><twClkSkew dest = "0.070" src = "0.064">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/ramManager/SR_15_14</twSrc><twDest BELType='RAM'>slaves/RAM1/Mram_ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X40Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>slaves/ramData1&lt;23&gt;</twComp><twBEL>slaves/TDCchannels/dc1/ramManager/SR_15_14</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y26.DIA22</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>slaves/ramData1&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y26.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>slaves/RAM1/Mram_ram</twComp><twBEL>slaves/RAM1/Mram_ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/RAM2/Mram_ram (RAMB16_X2Y28.DIA18), 1 path
</twPathRptBanner><twPathRpt anchorID="262"><twConstPath anchorID="263" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.272</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/ramManager/SR_15_10</twSrc><twDest BELType="RAM">slaves/RAM2/Mram_ram</twDest><twTotPathDel>0.276</twTotPathDel><twClkSkew dest = "0.068" src = "0.064">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/ramManager/SR_15_10</twSrc><twDest BELType='RAM'>slaves/RAM2/Mram_ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X40Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>slaves/ramData2&lt;19&gt;</twComp><twBEL>slaves/TDCchannels/dc2/ramManager/SR_15_10</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y28.DIA18</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>slaves/ramData2&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y28.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>slaves/RAM2/Mram_ram</twComp><twBEL>slaves/RAM2/Mram_ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="264"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout4&quot; TS_sysclk * 1.92 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="265" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.084" period="5.208" constraintValue="5.208" deviceLimit="3.124" freqLimit="320.102" physResource="slaves/RAM2/Mram_ram/CLKA" logResource="slaves/RAM2/Mram_ram/CLKA" locationPin="RAMB16_X2Y28.CLKA" clockNet="slaves/SYSCLK"/><twPinLimit anchorID="266" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.084" period="5.208" constraintValue="5.208" deviceLimit="3.124" freqLimit="320.102" physResource="slaves/RAM1/Mram_ram/CLKA" logResource="slaves/RAM1/Mram_ram/CLKA" locationPin="RAMB16_X2Y26.CLKA" clockNet="slaves/SYSCLK"/><twPinLimit anchorID="267" type="MINPERIOD" name="Tbcper_I" slack="3.478" period="5.208" constraintValue="5.208" deviceLimit="1.730" freqLimit="578.035" physResource="slaves/TDCchannels/PLLgen/clkout5_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout5_buf/I0" locationPin="BUFGMUX_X3Y15.I0" clockNet="slaves/TDCchannels/PLLgen/clkout4"/></twPinLimitRpt></twConst><twConst anchorID="268" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout2&quot; TS_sysclk * 3.2 PHASE 0.78125 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="269"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout2&quot; TS_sysclk * 3.2 PHASE 0.78125 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="270" type="MINPERIOD" name="Tbcper_I" slack="1.395" period="3.125" constraintValue="3.125" deviceLimit="1.730" freqLimit="578.035" physResource="slaves/TDCchannels/PLLgen/clkout3_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout3_buf/I0" locationPin="BUFGMUX_X3Y6.I0" clockNet="slaves/TDCchannels/PLLgen/clkout2"/><twPinLimit anchorID="271" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;1&gt;/CLK" logResource="slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_1/CK" locationPin="SLICE_X47Y56.CLK" clockNet="slaves/TDCchannels/dc2/TDCcore/hit"/><twPinLimit anchorID="272" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;1&gt;/CLK" logResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1/CK" locationPin="SLICE_X47Y48.CLK" clockNet="slaves/TDCchannels/dc1/TDCcore/hit"/></twPinLimitRpt></twConst><twConst anchorID="273" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="TIMESPEC TS_GMII_RX_CLK = PERIOD &quot;gmii_rx_clk&quot; 125 MHz;" ScopeName="">TS_eth_rx_clk_io = PERIOD TIMEGRP &quot;eth_rx_clk_io&quot; TS_GMII_RX_CLK HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.059</twMinPer></twConstHead><twPinLimitRpt anchorID="274"><twPinLimitBanner>Component Switching Limit Checks: TS_eth_rx_clk_io = PERIOD TIMEGRP &quot;eth_rx_clk_io&quot; TS_GMII_RX_CLK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="275" type="MINPERIOD" name="Tickper" slack="6.941" period="8.000" constraintValue="8.000" deviceLimit="1.059" freqLimit="944.287" physResource="eth/rxd_r&lt;0&gt;/CLK0" logResource="eth/rxd_r_0/CLK0" locationPin="ILOGIC_X27Y67.CLK0" clockNet="eth/rx_clk_io"/><twPinLimit anchorID="276" type="MINPERIOD" name="Tickper" slack="6.941" period="8.000" constraintValue="8.000" deviceLimit="1.059" freqLimit="944.287" physResource="eth/rxd_r&lt;1&gt;/CLK0" logResource="eth/rxd_r_1/CLK0" locationPin="ILOGIC_X27Y70.CLK0" clockNet="eth/rx_clk_io"/><twPinLimit anchorID="277" type="MINPERIOD" name="Tickper" slack="6.941" period="8.000" constraintValue="8.000" deviceLimit="1.059" freqLimit="944.287" physResource="eth/rxd_r&lt;2&gt;/CLK0" logResource="eth/rxd_r_2/CLK0" locationPin="ILOGIC_X27Y77.CLK0" clockNet="eth/rx_clk_io"/></twPinLimitRpt></twConst><twConst anchorID="278" twConstType="OFFSETOUTCLOCK" ><twConstHead uID="24"><twConstName UCFConstName="TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT  AFTER &quot;sysclk&quot; REFERENCE_PIN &quot;gmii_gtx_clk&quot; RISING;" ScopeName="">TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sysclk&quot; REFERENCE_PIN BEL         &quot;gmii_gtx_clk&quot; &quot;RISING&quot;;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>18.054</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_tx_er (G18.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="279"><twUnconstOffOut anchorID="280" twDataPathType="twDataPathMaxDelay"><twOff>18.054</twOff><twSrc BELType="FF">eth/gmii_tx_er</twSrc><twDest BELType="PAD">gmii_tx_er</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_tx_er</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp658.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y6.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">8.760</twDelInfo><twComp>sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y6.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y77.CLK</twSite><twDelType>net</twDelType><twFanCnt>983</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.869</twLogDel><twRouteDel>10.836</twRouteDel><twTotDel>12.705</twTotDel><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/gmii_tx_er</twSrc><twDest BELType='PAD'>gmii_tx_er</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X56Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>gmii_tx_er_OBUF</twComp><twBEL>eth/gmii_tx_er</twBEL></twPathDel><twPathDel><twSite>G18.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.230</twDelInfo><twComp>gmii_tx_er_OBUF</twComp></twPathDel><twPathDel><twSite>G18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>gmii_tx_er</twComp><twBEL>gmii_tx_er_OBUF</twBEL><twBEL>gmii_tx_er</twBEL></twPathDel><twLogDel>2.828</twLogDel><twRouteDel>2.230</twRouteDel><twTotDel>5.058</twTotDel><twPctLog>55.9</twPctLog><twPctRoute>44.1</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;4&gt; (J13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="281"><twUnconstOffOut anchorID="282" twDataPathType="twDataPathMaxDelay"><twOff>17.771</twOff><twSrc BELType="FF">eth/gmii_txd_4</twSrc><twDest BELType="PAD">gmii_txd&lt;4&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_txd_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp658.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y6.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">8.760</twDelInfo><twComp>sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y6.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y75.CLK</twSite><twDelType>net</twDelType><twFanCnt>983</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.869</twLogDel><twRouteDel>10.832</twRouteDel><twTotDel>12.701</twTotDel><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/gmii_txd_4</twSrc><twDest BELType='PAD'>gmii_txd&lt;4&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X57Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>gmii_txd_4_OBUF</twComp><twBEL>eth/gmii_txd_4</twBEL></twPathDel><twPathDel><twSite>J13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.007</twDelInfo><twComp>gmii_txd_4_OBUF</twComp></twPathDel><twPathDel><twSite>J13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>gmii_txd&lt;4&gt;</twComp><twBEL>gmii_txd_4_OBUF</twBEL><twBEL>gmii_txd&lt;4&gt;</twBEL></twPathDel><twLogDel>2.772</twLogDel><twRouteDel>2.007</twRouteDel><twTotDel>4.779</twTotDel><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_tx_en (H15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="283"><twUnconstOffOut anchorID="284" twDataPathType="twDataPathMaxDelay"><twOff>17.732</twOff><twSrc BELType="FF">eth/gmii_tx_en</twSrc><twDest BELType="PAD">gmii_tx_en</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_tx_en</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp658.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y6.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">8.760</twDelInfo><twComp>sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y6.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y77.CLK</twSite><twDelType>net</twDelType><twFanCnt>983</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.869</twLogDel><twRouteDel>10.836</twRouteDel><twTotDel>12.705</twTotDel><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/gmii_tx_en</twSrc><twDest BELType='PAD'>gmii_tx_en</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X56Y77.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>gmii_tx_er_OBUF</twComp><twBEL>eth/gmii_tx_en</twBEL></twPathDel><twPathDel><twSite>H15.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.867</twDelInfo><twComp>gmii_tx_en_OBUF</twComp></twPathDel><twPathDel><twSite>H15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>gmii_tx_en</twComp><twBEL>gmii_tx_en_OBUF</twBEL><twBEL>gmii_tx_en</twBEL></twPathDel><twLogDel>2.869</twLogDel><twRouteDel>1.867</twRouteDel><twTotDel>4.736</twTotDel><twPctLog>60.6</twPctLog><twPctRoute>39.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sysclk&quot; REFERENCE_PIN BEL
        &quot;gmii_gtx_clk&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;6&gt; (H12.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="285"><twUnconstOffOut anchorID="286" twDataPathType="twDataPathMinDelay"><twOff>9.919</twOff><twSrc BELType="FF">eth/gmii_txd_6</twSrc><twDest BELType="PAD">gmii_txd&lt;6&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_txd_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp658.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y6.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">5.431</twDelInfo><twComp>sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y6.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y84.CLK</twSite><twDelType>net</twDelType><twFanCnt>983</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>6.429</twRouteDel><twTotDel>7.581</twTotDel><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/gmii_txd_6</twSrc><twDest BELType='PAD'>gmii_txd&lt;6&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X57Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>gmii_txd_6_OBUF</twComp><twBEL>eth/gmii_txd_6</twBEL></twPathDel><twPathDel><twSite>H12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>gmii_txd_6_OBUF</twComp></twPathDel><twPathDel><twSite>H12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>gmii_txd&lt;6&gt;</twComp><twBEL>gmii_txd_6_OBUF</twBEL><twBEL>gmii_txd&lt;6&gt;</twBEL></twPathDel><twLogDel>1.594</twLogDel><twRouteDel>1.035</twRouteDel><twTotDel>2.629</twTotDel><twPctLog>60.6</twPctLog><twPctRoute>39.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;7&gt; (K12.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="287"><twUnconstOffOut anchorID="288" twDataPathType="twDataPathMinDelay"><twOff>9.934</twOff><twSrc BELType="FF">eth/gmii_txd_7</twSrc><twDest BELType="PAD">gmii_txd&lt;7&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_txd_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp658.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y6.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">5.431</twDelInfo><twComp>sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y6.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y83.CLK</twSite><twDelType>net</twDelType><twFanCnt>983</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>6.431</twRouteDel><twTotDel>7.583</twTotDel><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/gmii_txd_7</twSrc><twDest BELType='PAD'>gmii_txd&lt;7&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X57Y83.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>gmii_txd_7_OBUF</twComp><twBEL>eth/gmii_txd_7</twBEL></twPathDel><twPathDel><twSite>K12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>gmii_txd_7_OBUF</twComp></twPathDel><twPathDel><twSite>K12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>gmii_txd&lt;7&gt;</twComp><twBEL>gmii_txd_7_OBUF</twBEL><twBEL>gmii_txd&lt;7&gt;</twBEL></twPathDel><twLogDel>1.594</twLogDel><twRouteDel>1.048</twRouteDel><twTotDel>2.642</twTotDel><twPctLog>60.3</twPctLog><twPctRoute>39.7</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;1&gt; (H13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="289"><twUnconstOffOut anchorID="290" twDataPathType="twDataPathMinDelay"><twOff>9.969</twOff><twSrc BELType="FF">eth/gmii_txd_1</twSrc><twDest BELType="PAD">gmii_txd&lt;1&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_txd_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp658.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y6.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>112</twFanCnt><twDelInfo twEdge="twRising">5.431</twDelInfo><twComp>sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y6.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y74.CLK</twSite><twDelType>net</twDelType><twFanCnt>983</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>6.452</twRouteDel><twTotDel>7.604</twTotDel><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/gmii_txd_1</twSrc><twDest BELType='PAD'>gmii_txd&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X57Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>gmii_txd_1_OBUF</twComp><twBEL>eth/gmii_txd_1</twBEL></twPathDel><twPathDel><twSite>H13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>gmii_txd_1_OBUF</twComp></twPathDel><twPathDel><twSite>H13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>gmii_txd&lt;1&gt;</twComp><twBEL>gmii_txd_1_OBUF</twBEL><twBEL>gmii_txd&lt;1&gt;</twBEL></twPathDel><twLogDel>1.594</twLogDel><twRouteDel>1.062</twRouteDel><twTotDel>2.656</twTotDel><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt></twConst><twConst anchorID="291" twConstType="OFFSETINDELAY" ><twConstHead uID="25"><twConstName UCFConstName="OFFSET = IN 2 ns VALID 3 ns BEFORE &quot;gmii_rx_clk&quot;;" ScopeName="">OFFSET = IN 2 ns VALID 3 ns BEFORE COMP &quot;gmii_rx_clk&quot;;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.687</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_3 (ILOGIC_X27Y115.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="292"><twConstOffIn anchorID="293" twDataPathType="twDataPathMaxDelay"><twSlack>0.313</twSlack><twSrc BELType="PAD">gmii_rxd&lt;3&gt;</twSrc><twDest BELType="FF">eth/rxd_r_3</twDest><twClkDel>2.619</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;3&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>gmii_rxd&lt;3&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;3&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>F15.PAD</twSrcSite><twPathDel><twSite>F15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>gmii_rxd&lt;3&gt;</twComp><twBEL>gmii_rxd&lt;3&gt;</twBEL><twBEL>gmii_rxd_3_IBUF</twBEL><twBEL>ProtoComp658.IMUX.4</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y115.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>gmii_rxd_3_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y115.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">2.570</twDelInfo><twComp>eth/iodelgen[3].iodelay</twComp><twBEL>eth/iodelgen[3].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y115.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>eth/gmii_rxd_del&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X27Y115.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.302</twDelInfo><twComp>eth/rxd_r&lt;3&gt;</twComp><twBEL>ProtoComp664.D2OFFBYP_SRC.3</twBEL><twBEL>eth/rxd_r_3</twBEL></twPathDel><twLogDel>4.182</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>4.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>97.7</twPctLog><twPctRoute>2.3</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp658.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y115.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>1.281</twLogDel><twRouteDel>1.338</twRouteDel><twTotDel>2.619</twTotDel><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_0 (ILOGIC_X27Y67.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="294"><twConstOffIn anchorID="295" twDataPathType="twDataPathMaxDelay"><twSlack>0.315</twSlack><twSrc BELType="PAD">gmii_rxd&lt;0&gt;</twSrc><twDest BELType="FF">eth/rxd_r_0</twDest><twClkDel>2.621</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;0&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>gmii_rxd&lt;0&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;0&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>G16.PAD</twSrcSite><twPathDel><twSite>G16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>gmii_rxd&lt;0&gt;</twComp><twBEL>gmii_rxd&lt;0&gt;</twBEL><twBEL>gmii_rxd_0_IBUF</twBEL><twBEL>ProtoComp658.IMUX.1</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y67.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>gmii_rxd_0_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y67.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">2.570</twDelInfo><twComp>eth/iodelgen[0].iodelay</twComp><twBEL>eth/iodelgen[0].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y67.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>eth/gmii_rxd_del&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X27Y67.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.302</twDelInfo><twComp>eth/rxd_r&lt;0&gt;</twComp><twBEL>ProtoComp664.D2OFFBYP_SRC</twBEL><twBEL>eth/rxd_r_0</twBEL></twPathDel><twLogDel>4.182</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>4.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>97.7</twPctLog><twPctRoute>2.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp658.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y67.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>1.281</twLogDel><twRouteDel>1.340</twRouteDel><twTotDel>2.621</twTotDel><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_1 (ILOGIC_X27Y70.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="296"><twConstOffIn anchorID="297" twDataPathType="twDataPathMaxDelay"><twSlack>0.315</twSlack><twSrc BELType="PAD">gmii_rxd&lt;1&gt;</twSrc><twDest BELType="FF">eth/rxd_r_1</twDest><twClkDel>2.621</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;1&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>gmii_rxd&lt;1&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;1&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>gmii_rxd&lt;1&gt;</twComp><twBEL>gmii_rxd&lt;1&gt;</twBEL><twBEL>gmii_rxd_1_IBUF</twBEL><twBEL>ProtoComp658.IMUX.2</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y70.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>gmii_rxd_1_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y70.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">2.570</twDelInfo><twComp>eth/iodelgen[1].iodelay</twComp><twBEL>eth/iodelgen[1].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y70.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>eth/gmii_rxd_del&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X27Y70.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.302</twDelInfo><twComp>eth/rxd_r&lt;1&gt;</twComp><twBEL>ProtoComp664.D2OFFBYP_SRC.1</twBEL><twBEL>eth/rxd_r_1</twBEL></twPathDel><twLogDel>4.182</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>4.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>97.7</twPctLog><twPctRoute>2.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp658.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y70.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>1.281</twLogDel><twRouteDel>1.340</twRouteDel><twTotDel>2.621</twTotDel><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP &quot;gmii_rx_clk&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_2 (ILOGIC_X27Y77.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="298"><twConstOffIn anchorID="299" twDataPathType="twDataPathMinDelay"><twSlack>0.611</twSlack><twSrc BELType="PAD">gmii_rxd&lt;2&gt;</twSrc><twDest BELType="FF">eth/rxd_r_2</twDest><twClkDel>1.716</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;2&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>gmii_rxd&lt;2&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;2&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>E16.PAD</twSrcSite><twPathDel><twSite>E16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>gmii_rxd&lt;2&gt;</twComp><twBEL>gmii_rxd&lt;2&gt;</twBEL><twBEL>gmii_rxd_2_IBUF</twBEL><twBEL>ProtoComp658.IMUX.3</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y77.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>gmii_rxd_2_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y77.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>eth/iodelgen[2].iodelay</twComp><twBEL>eth/iodelgen[2].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y77.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>eth/gmii_rxd_del&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X27Y77.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>eth/rxd_r&lt;2&gt;</twComp><twBEL>ProtoComp664.D2OFFBYP_SRC.2</twBEL><twBEL>eth/rxd_r_2</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp658.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y77.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>0.996</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.716</twTotDel><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_5 (ILOGIC_X27Y76.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="300"><twConstOffIn anchorID="301" twDataPathType="twDataPathMinDelay"><twSlack>0.611</twSlack><twSrc BELType="PAD">gmii_rxd&lt;5&gt;</twSrc><twDest BELType="FF">eth/rxd_r_5</twDest><twClkDel>1.716</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;5&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>gmii_rxd&lt;5&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;5&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>E18.PAD</twSrcSite><twPathDel><twSite>E18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>gmii_rxd&lt;5&gt;</twComp><twBEL>gmii_rxd&lt;5&gt;</twBEL><twBEL>gmii_rxd_5_IBUF</twBEL><twBEL>ProtoComp658.IMUX.6</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y76.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>gmii_rxd_5_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y76.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>eth/iodelgen[5].iodelay</twComp><twBEL>eth/iodelgen[5].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y76.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>eth/gmii_rxd_del&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X27Y76.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>eth/rxd_r&lt;5&gt;</twComp><twBEL>ProtoComp664.D2OFFBYP_SRC.5</twBEL><twBEL>eth/rxd_r_5</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp658.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y76.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>0.996</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.716</twTotDel><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rx_er_r (ILOGIC_X27Y72.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="302"><twConstOffIn anchorID="303" twDataPathType="twDataPathMinDelay"><twSlack>0.611</twSlack><twSrc BELType="PAD">gmii_rx_er</twSrc><twDest BELType="FF">eth/rx_er_r</twDest><twClkDel>1.716</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rx_er_r</twClkDest><twOff>1.000</twOff><twOffSrc>gmii_rx_er</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rx_er</twSrc><twDest BELType='FF'>eth/rx_er_r</twDest><twLogLvls>3</twLogLvls><twSrcSite>F18.PAD</twSrcSite><twPathDel><twSite>F18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>gmii_rx_er</twComp><twBEL>gmii_rx_er</twBEL><twBEL>gmii_rx_er_IBUF</twBEL><twBEL>ProtoComp658.IMUX.15</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y72.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>gmii_rx_er_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y72.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>eth/iodelay_er</twComp><twBEL>eth/iodelay_er</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y72.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>eth/gmii_rx_er_del</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X27Y72.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>eth/rx_er_r</twComp><twBEL>ProtoComp664.D2OFFBYP_SRC.8</twBEL><twBEL>eth/rx_er_r</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rx_er_r</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp658.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y72.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>0.996</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.716</twTotDel><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="4" anchorID="304"><twConstRollup name="TS_sysclk" fullName="TS_sysclk = PERIOD TIMEGRP &quot;tnm_sysclk&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="8.696" actualRollup="9.852" errors="0" errorRollup="0" items="6019" itemsRollup="94350"/><twConstRollup name="TS_clocks_clk_125_i" fullName="TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; TS_sysclk * 1.25 HIGH         50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.651" actualRollup="N/A" errors="0" errorRollup="0" items="49427" itemsRollup="0"/><twConstRollup name="TS_clocks_clk_ipb_i" fullName="TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_sysclk * 0.3125         HIGH 50%;" type="child" depth="1" requirement="32.000" prefType="period" actual="10.748" actualRollup="N/A" errors="0" errorRollup="0" items="31713" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout3" fullName="TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout3&quot; TS_sysclk * 3.2 PHASE 1.171875 ns         HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout1" fullName="TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout1&quot; TS_sysclk * 3.2 PHASE 0.390625 ns         HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout0" fullName="TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout0&quot; TS_sysclk * 3.2 HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="2.564" actualRollup="N/A" errors="0" errorRollup="0" items="18" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout4" fullName="TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout4&quot; TS_sysclk * 1.92 HIGH 50%;" type="child" depth="1" requirement="5.208" prefType="period" actual="5.131" actualRollup="N/A" errors="0" errorRollup="0" items="13192" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout2" fullName="TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout2&quot; TS_sysclk * 3.2 PHASE 0.78125 ns         HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="7" anchorID="305"><twConstRollup name="TS_GMII_RX_CLK" fullName="TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="4.633" actualRollup="1.059" errors="0" errorRollup="0" items="1797" itemsRollup="0"/><twConstRollup name="TS_eth_rx_clk_io" fullName="TS_eth_rx_clk_io = PERIOD TIMEGRP &quot;eth_rx_clk_io&quot; TS_GMII_RX_CLK HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="1.059" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="306">5</twUnmetConstCnt><twDataSheet anchorID="307" twNameLen="15"><twSUH2ClkList anchorID="308" twDestWidth="11" twPhaseWidth="13"><twDest>gmii_rx_clk</twDest><twSUH2Clk ><twSrc>gmii_rx_dv</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rx_er</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;0&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.685</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.384</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;1&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.685</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.384</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;2&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;3&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.687</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.382</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;4&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.387</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;5&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;6&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.387</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;7&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.387</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="309" twDestWidth="11" twPhaseWidth="6"><twSrc>sysclk</twSrc><twClk2Out  twOutPad = "gmii_tx_en" twMinTime = "10.152" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.732" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_tx_er" twMinTime = "10.357" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "18.054" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;0&gt;" twMinTime = "9.974" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.417" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;1&gt;" twMinTime = "9.969" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.407" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;2&gt;" twMinTime = "10.048" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.555" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;3&gt;" twMinTime = "10.020" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.522" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;4&gt;" twMinTime = "10.206" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.771" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;5&gt;" twMinTime = "10.137" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.703" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;6&gt;" twMinTime = "9.919" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.357" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;7&gt;" twMinTime = "9.934" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.367" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="310" twDestWidth="11"><twDest>gmii_rx_clk</twDest><twClk2SU><twSrc>gmii_rx_clk</twSrc><twRiseRise>4.633</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="311" twDestWidth="6"><twDest>sysclk</twDest><twClk2SU><twSrc>sysclk</twSrc><twRiseRise>11.357</twRiseRise><twRiseFall>1.282</twRiseFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="312" twDestWidth="11" twWorstWindow="2.076" twWorstSetup="1.687" twWorstHold="0.389" twWorstSetupSlack="0.313" twWorstHoldSlack="0.611" ><twConstName>OFFSET = IN 2 ns VALID 3 ns BEFORE COMP &quot;gmii_rx_clk&quot;;</twConstName><twOffInTblRow ><twSrc>gmii_rx_dv</twSrc><twSUHSlackTime twSetupSlack = "0.320" twHoldSlack = "0.611" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rx_er</twSrc><twSUHSlackTime twSetupSlack = "0.320" twHoldSlack = "0.611" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.315" twHoldSlack = "0.616" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.685</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.384</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.315" twHoldSlack = "0.616" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.685</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.384</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.320" twHoldSlack = "0.611" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.313" twHoldSlack = "0.618" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.687</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.382</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.318" twHoldSlack = "0.613" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.387</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.320" twHoldSlack = "0.611" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.318" twHoldSlack = "0.613" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.387</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.318" twHoldSlack = "0.613" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.387</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="313" twDestWidth="11" twMinSlack="-18.054" twMaxSlack="-17.357" twRelSkew="0.697" ><twConstName>TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sysclk&quot; REFERENCE_PIN BEL         &quot;gmii_gtx_clk&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "gmii_tx_en" twSlack = "17.732" twMaxDelayCrnr="f" twMinDelay = "10.152" twMinDelayCrnr="t" twRelSkew = "0.375" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_tx_er" twSlack = "18.054" twMaxDelayCrnr="f" twMinDelay = "10.357" twMinDelayCrnr="t" twRelSkew = "0.697" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;0&gt;" twSlack = "17.417" twMaxDelayCrnr="f" twMinDelay = "9.974" twMinDelayCrnr="t" twRelSkew = "0.060" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;1&gt;" twSlack = "17.407" twMaxDelayCrnr="f" twMinDelay = "9.969" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;2&gt;" twSlack = "17.555" twMaxDelayCrnr="f" twMinDelay = "10.048" twMinDelayCrnr="t" twRelSkew = "0.198" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;3&gt;" twSlack = "17.522" twMaxDelayCrnr="f" twMinDelay = "10.020" twMinDelayCrnr="t" twRelSkew = "0.165" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;4&gt;" twSlack = "17.771" twMaxDelayCrnr="f" twMinDelay = "10.206" twMinDelayCrnr="t" twRelSkew = "0.414" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;5&gt;" twSlack = "17.703" twMaxDelayCrnr="f" twMinDelay = "10.137" twMinDelayCrnr="t" twRelSkew = "0.346" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;6&gt;" twSlack = "17.357" twMaxDelayCrnr="f" twMinDelay = "9.919" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;7&gt;" twSlack = "17.367" twMaxDelayCrnr="f" twMinDelay = "9.934" twMinDelayCrnr="t" twRelSkew = "0.010" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet><twWarn anchorID="314">WARNING:Timing:3379 - The REFERENCE_PIN gmii_gtx_clk on constraint TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sysclk&quot; REFERENCE_PIN BEL        &quot;gmii_gtx_clk&quot; &quot;RISING&quot;; was not included as part of analysis.  The REFERENCE_PIN keyword is being ignored.
</twWarn></twVerboseRpt></twBody><twSum anchorID="315"><twErrCnt>7</twErrCnt><twScore>890</twScore><twSetupScore>890</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>102390</twPathCnt><twNetCnt>3</twNetCnt><twConnCnt>24415</twConnCnt></twConstCov><twStats anchorID="316"><twMinPer>10.748</twMinPer><twFootnote number="1" /><twMaxFreq>93.041</twMaxFreq><twMaxFromToDel>1.902</twMaxFromToDel><twMaxNetSkew>0.382</twMaxNetSkew><twMinInBeforeClk>1.687</twMinInBeforeClk><twMaxOutBeforeClk>18.054</twMaxOutBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Mar 29 14:09:06 2016 </twTimestamp></twFoot><twClientInfo anchorID="317"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 557 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
