Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot top_func_synth xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4940] 'dbg_hub_cv' remains a black box since it has no binding entity [C:/Users/danie/w5500StateMachine/w5500StateMachine.sim/sim_1/synth/func/xsim/top_func_synth.vhd:8150]
WARNING: [VRFC 10-4940] 'u_ila_0_cv' remains a black box since it has no binding entity [C:/Users/danie/w5500StateMachine/w5500StateMachine.sim/sim_1/synth/func/xsim/top_func_synth.vhd:8227]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(1,9)(1,7)(1,4)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000101")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101110001010101")(0...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000101011100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110000011100110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001100101010100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001100000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111011111111011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111100000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010101010101010...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000011")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01011100")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010101110101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001010001010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001010101010101")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000010001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001100111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100011110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010110010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001011111100110000...]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture structure of entity xil_defaultlib.axis_data_fifo_8bit_xpm_cdc_sync_rst [axis_data_fifo_8bit_xpm_cdc_sync...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010000101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011111111110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001110000000")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011010101110101")(0...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture ram32x1d_v of entity unisim.RAM32X1D [ram32x1d_default]
Compiling architecture structure of entity xil_defaultlib.axis_data_fifo_8bit_xpm_memory_base [axis_data_fifo_8bit_xpm_memory_b...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01100010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000011101111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111010101110101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011111101")(0...]
Compiling architecture structure of entity xil_defaultlib.\axis_data_fifo_8bit_xpm_counter_updn__parameterized0\ [\axis_data_fifo_8bit_xpm_counter...]
Compiling architecture structure of entity xil_defaultlib.\axis_data_fifo_8bit_xpm_counter_updn__parameterized1\ [\axis_data_fifo_8bit_xpm_counter...]
Compiling architecture structure of entity xil_defaultlib.axis_data_fifo_8bit_xpm_fifo_reg_bit [axis_data_fifo_8bit_xpm_fifo_reg...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111111111110000...]
Compiling architecture structure of entity xil_defaultlib.\axis_data_fifo_8bit_xpm_counter_updn__parameterized0_0\ [\axis_data_fifo_8bit_xpm_counter...]
Compiling architecture structure of entity xil_defaultlib.\axis_data_fifo_8bit_xpm_counter_updn__parameterized1_1\ [\axis_data_fifo_8bit_xpm_counter...]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE(init='0')\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture structure of entity xil_defaultlib.axis_data_fifo_8bit_xpm_fifo_rst [axis_data_fifo_8bit_xpm_fifo_rst...]
Compiling architecture structure of entity xil_defaultlib.axis_data_fifo_8bit_xpm_fifo_base [axis_data_fifo_8bit_xpm_fifo_bas...]
Compiling architecture structure of entity xil_defaultlib.axis_data_fifo_8bit_xpm_fifo_axis [axis_data_fifo_8bit_xpm_fifo_axi...]
Compiling architecture structure of entity xil_defaultlib.axis_data_fifo_8bit_axis_data_fifo_v2_0_11_top [axis_data_fifo_8bit_axis_data_fi...]
Compiling architecture structure of entity xil_defaultlib.axis_data_fifo_8bit [axis_data_fifo_8bit_default]
Compiling architecture structure of entity xil_defaultlib.spi_streamer [spi_streamer_default]
Compiling architecture structure of entity xil_defaultlib.spi_master [spi_master_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001010101000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010101010101010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010101110101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101110111010101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010101")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010010001001010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001110111111001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111110000...]
Compiling architecture fdpe_v of entity unisim.FDPE [\FDPE(init='0')\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001101111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011111111111110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101000010000")(0...]
Compiling architecture structure of entity xil_defaultlib.transceive_unit [transceive_unit_default]
Compiling architecture structure of entity xil_defaultlib.top
Built simulation snapshot top_func_synth
