$date
	Mon Mar 17 23:52:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module wallaceTreeMultiplier8Bit_tb $end
$var wire 16 ! result [15:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$var reg 16 $ expected_result [15:0] $end
$var integer 32 % errors [31:0] $end
$var integer 32 & tests [31:0] $end
$scope module uut $end
$var wire 8 ' a [7:0] $end
$var wire 8 ( b [7:0] $end
$var wire 1 ) result9_temp_5 $end
$var wire 1 * result9_temp_4 $end
$var wire 1 + result9_temp_3 $end
$var wire 1 , result9_temp_2 $end
$var wire 1 - result9_temp_1 $end
$var wire 1 . result9_c_temp_5 $end
$var wire 1 / result9_c_temp_4 $end
$var wire 1 0 result9_c_temp_3 $end
$var wire 1 1 result9_c_temp_2 $end
$var wire 1 2 result9_c_temp_1 $end
$var wire 1 3 result9_c $end
$var wire 1 4 result8_temp_6 $end
$var wire 1 5 result8_temp_5 $end
$var wire 1 6 result8_temp_4 $end
$var wire 1 7 result8_temp_3 $end
$var wire 1 8 result8_temp_2 $end
$var wire 1 9 result8_temp_1 $end
$var wire 1 : result8_c_temp_6 $end
$var wire 1 ; result8_c_temp_5 $end
$var wire 1 < result8_c_temp_4 $end
$var wire 1 = result8_c_temp_3 $end
$var wire 1 > result8_c_temp_2 $end
$var wire 1 ? result8_c_temp_1 $end
$var wire 1 @ result8_c $end
$var wire 1 A result7_temp_6 $end
$var wire 1 B result7_temp_5 $end
$var wire 1 C result7_temp_4 $end
$var wire 1 D result7_temp_3 $end
$var wire 1 E result7_temp_2 $end
$var wire 1 F result7_temp_1 $end
$var wire 1 G result7_c_temp_6 $end
$var wire 1 H result7_c_temp_5 $end
$var wire 1 I result7_c_temp_4 $end
$var wire 1 J result7_c_temp_3 $end
$var wire 1 K result7_c_temp_2 $end
$var wire 1 L result7_c_temp_1 $end
$var wire 1 M result7_c $end
$var wire 1 N result6_temp_5 $end
$var wire 1 O result6_temp_4 $end
$var wire 1 P result6_temp_3 $end
$var wire 1 Q result6_temp_2 $end
$var wire 1 R result6_temp_1 $end
$var wire 1 S result6_c_temp_5 $end
$var wire 1 T result6_c_temp_4 $end
$var wire 1 U result6_c_temp_3 $end
$var wire 1 V result6_c_temp_2 $end
$var wire 1 W result6_c_temp_1 $end
$var wire 1 X result6_c $end
$var wire 1 Y result5_temp_4 $end
$var wire 1 Z result5_temp_3 $end
$var wire 1 [ result5_temp_2 $end
$var wire 1 \ result5_temp_1 $end
$var wire 1 ] result5_c_temp_4 $end
$var wire 1 ^ result5_c_temp_3 $end
$var wire 1 _ result5_c_temp_2 $end
$var wire 1 ` result5_c_temp_1 $end
$var wire 1 a result5_c $end
$var wire 1 b result4_temp_3 $end
$var wire 1 c result4_temp_2 $end
$var wire 1 d result4_temp_1 $end
$var wire 1 e result4_c_temp_3 $end
$var wire 1 f result4_c_temp_2 $end
$var wire 1 g result4_c_temp_1 $end
$var wire 1 h result4_c $end
$var wire 1 i result3_temp_2 $end
$var wire 1 j result3_temp_1 $end
$var wire 1 k result3_c_temp_2 $end
$var wire 1 l result3_c_temp_1 $end
$var wire 1 m result3_c $end
$var wire 1 n result2_temp_1 $end
$var wire 1 o result2_c_temp_1 $end
$var wire 1 p result2_c $end
$var wire 1 q result1_c $end
$var wire 1 r result14_c $end
$var wire 1 s result13_temp_1 $end
$var wire 1 t result13_c_temp_1 $end
$var wire 1 u result13_c $end
$var wire 1 v result12_temp_2 $end
$var wire 1 w result12_temp_1 $end
$var wire 1 x result12_c_temp_2 $end
$var wire 1 y result12_c_temp_1 $end
$var wire 1 z result12_c $end
$var wire 1 { result11_temp_3 $end
$var wire 1 | result11_temp_2 $end
$var wire 1 } result11_temp_1 $end
$var wire 1 ~ result11_c_temp_3 $end
$var wire 1 !" result11_c_temp_2 $end
$var wire 1 "" result11_c_temp_1 $end
$var wire 1 #" result11_c $end
$var wire 1 $" result10_temp_4 $end
$var wire 1 %" result10_temp_3 $end
$var wire 1 &" result10_temp_2 $end
$var wire 1 '" result10_temp_1 $end
$var wire 1 (" result10_c_temp_4 $end
$var wire 1 )" result10_c_temp_3 $end
$var wire 1 *" result10_c_temp_2 $end
$var wire 1 +" result10_c_temp_1 $end
$var wire 1 ," result10_c $end
$var wire 16 -" result [15:0] $end
$var integer 32 ." i [31:0] $end
$var integer 32 /" j [31:0] $end
$scope module result10_FA_1 $end
$var wire 1 0" a $end
$var wire 1 1" b $end
$var wire 1 +" c $end
$var wire 1 '" s $end
$var wire 1 3 cin $end
$upscope $end
$scope module result10_FA_2 $end
$var wire 1 2" a $end
$var wire 1 '" b $end
$var wire 1 *" c $end
$var wire 1 &" s $end
$var wire 1 2 cin $end
$upscope $end
$scope module result10_FA_3 $end
$var wire 1 3" a $end
$var wire 1 &" b $end
$var wire 1 )" c $end
$var wire 1 %" s $end
$var wire 1 1 cin $end
$upscope $end
$scope module result10_FA_4 $end
$var wire 1 4" a $end
$var wire 1 %" b $end
$var wire 1 (" c $end
$var wire 1 $" s $end
$var wire 1 0 cin $end
$upscope $end
$scope module result10_FA_5 $end
$var wire 1 $" a $end
$var wire 1 ," c $end
$var wire 1 5" s $end
$var wire 1 . cin $end
$var wire 1 / b $end
$upscope $end
$scope module result11_FA_1 $end
$var wire 1 6" a $end
$var wire 1 7" b $end
$var wire 1 "" c $end
$var wire 1 ," cin $end
$var wire 1 } s $end
$upscope $end
$scope module result11_FA_2 $end
$var wire 1 8" a $end
$var wire 1 } b $end
$var wire 1 !" c $end
$var wire 1 +" cin $end
$var wire 1 | s $end
$upscope $end
$scope module result11_FA_3 $end
$var wire 1 9" a $end
$var wire 1 | b $end
$var wire 1 ~ c $end
$var wire 1 *" cin $end
$var wire 1 { s $end
$upscope $end
$scope module result11_FA_4 $end
$var wire 1 { a $end
$var wire 1 )" b $end
$var wire 1 #" c $end
$var wire 1 (" cin $end
$var wire 1 :" s $end
$upscope $end
$scope module result12_FA_1 $end
$var wire 1 ;" a $end
$var wire 1 <" b $end
$var wire 1 y c $end
$var wire 1 #" cin $end
$var wire 1 w s $end
$upscope $end
$scope module result12_FA_2 $end
$var wire 1 =" a $end
$var wire 1 w b $end
$var wire 1 x c $end
$var wire 1 "" cin $end
$var wire 1 v s $end
$upscope $end
$scope module result12_FA_3 $end
$var wire 1 v a $end
$var wire 1 !" b $end
$var wire 1 z c $end
$var wire 1 ~ cin $end
$var wire 1 >" s $end
$upscope $end
$scope module result13_FA_1 $end
$var wire 1 ?" a $end
$var wire 1 @" b $end
$var wire 1 t c $end
$var wire 1 z cin $end
$var wire 1 s s $end
$upscope $end
$scope module result13_FA_2 $end
$var wire 1 s a $end
$var wire 1 x b $end
$var wire 1 u c $end
$var wire 1 y cin $end
$var wire 1 A" s $end
$upscope $end
$scope module result14_FA_1 $end
$var wire 1 B" a $end
$var wire 1 u b $end
$var wire 1 r c $end
$var wire 1 t cin $end
$var wire 1 C" s $end
$upscope $end
$scope module result1_HA_1 $end
$var wire 1 D" a $end
$var wire 1 E" b $end
$var wire 1 q c $end
$var wire 1 F" s $end
$upscope $end
$scope module result2_FA_1 $end
$var wire 1 G" a $end
$var wire 1 H" b $end
$var wire 1 o c $end
$var wire 1 q cin $end
$var wire 1 n s $end
$upscope $end
$scope module result2_HA_1 $end
$var wire 1 I" a $end
$var wire 1 n b $end
$var wire 1 p c $end
$var wire 1 J" s $end
$upscope $end
$scope module result3_FA_1 $end
$var wire 1 K" a $end
$var wire 1 L" b $end
$var wire 1 l c $end
$var wire 1 p cin $end
$var wire 1 j s $end
$upscope $end
$scope module result3_FA_2 $end
$var wire 1 M" a $end
$var wire 1 j b $end
$var wire 1 k c $end
$var wire 1 o cin $end
$var wire 1 i s $end
$upscope $end
$scope module result3_HA_1 $end
$var wire 1 N" a $end
$var wire 1 i b $end
$var wire 1 m c $end
$var wire 1 O" s $end
$upscope $end
$scope module result4_FA_1 $end
$var wire 1 P" a $end
$var wire 1 Q" b $end
$var wire 1 g c $end
$var wire 1 m cin $end
$var wire 1 d s $end
$upscope $end
$scope module result4_FA_2 $end
$var wire 1 R" a $end
$var wire 1 d b $end
$var wire 1 f c $end
$var wire 1 l cin $end
$var wire 1 c s $end
$upscope $end
$scope module result4_FA_3 $end
$var wire 1 S" a $end
$var wire 1 c b $end
$var wire 1 e c $end
$var wire 1 k cin $end
$var wire 1 b s $end
$upscope $end
$scope module result4_HA_1 $end
$var wire 1 T" a $end
$var wire 1 b b $end
$var wire 1 h c $end
$var wire 1 U" s $end
$upscope $end
$scope module result5_FA_1 $end
$var wire 1 V" a $end
$var wire 1 W" b $end
$var wire 1 ` c $end
$var wire 1 h cin $end
$var wire 1 \ s $end
$upscope $end
$scope module result5_FA_2 $end
$var wire 1 X" a $end
$var wire 1 \ b $end
$var wire 1 _ c $end
$var wire 1 g cin $end
$var wire 1 [ s $end
$upscope $end
$scope module result5_FA_3 $end
$var wire 1 Y" a $end
$var wire 1 [ b $end
$var wire 1 ^ c $end
$var wire 1 f cin $end
$var wire 1 Z s $end
$upscope $end
$scope module result5_FA_4 $end
$var wire 1 Z" a $end
$var wire 1 Z b $end
$var wire 1 ] c $end
$var wire 1 e cin $end
$var wire 1 Y s $end
$upscope $end
$scope module result5_HA_1 $end
$var wire 1 [" a $end
$var wire 1 Y b $end
$var wire 1 a c $end
$var wire 1 \" s $end
$upscope $end
$scope module result6_FA_1 $end
$var wire 1 ]" a $end
$var wire 1 ^" b $end
$var wire 1 W c $end
$var wire 1 a cin $end
$var wire 1 R s $end
$upscope $end
$scope module result6_FA_2 $end
$var wire 1 _" a $end
$var wire 1 R b $end
$var wire 1 V c $end
$var wire 1 ` cin $end
$var wire 1 Q s $end
$upscope $end
$scope module result6_FA_3 $end
$var wire 1 `" a $end
$var wire 1 Q b $end
$var wire 1 U c $end
$var wire 1 _ cin $end
$var wire 1 P s $end
$upscope $end
$scope module result6_FA_4 $end
$var wire 1 a" a $end
$var wire 1 P b $end
$var wire 1 T c $end
$var wire 1 ^ cin $end
$var wire 1 O s $end
$upscope $end
$scope module result6_FA_5 $end
$var wire 1 b" a $end
$var wire 1 O b $end
$var wire 1 S c $end
$var wire 1 ] cin $end
$var wire 1 N s $end
$upscope $end
$scope module result6_HA_1 $end
$var wire 1 c" a $end
$var wire 1 N b $end
$var wire 1 X c $end
$var wire 1 d" s $end
$upscope $end
$scope module result7_FA_1 $end
$var wire 1 e" a $end
$var wire 1 f" b $end
$var wire 1 L c $end
$var wire 1 X cin $end
$var wire 1 F s $end
$upscope $end
$scope module result7_FA_2 $end
$var wire 1 g" a $end
$var wire 1 F b $end
$var wire 1 K c $end
$var wire 1 W cin $end
$var wire 1 E s $end
$upscope $end
$scope module result7_FA_3 $end
$var wire 1 h" a $end
$var wire 1 E b $end
$var wire 1 J c $end
$var wire 1 V cin $end
$var wire 1 D s $end
$upscope $end
$scope module result7_FA_4 $end
$var wire 1 i" a $end
$var wire 1 D b $end
$var wire 1 I c $end
$var wire 1 U cin $end
$var wire 1 C s $end
$upscope $end
$scope module result7_FA_5 $end
$var wire 1 j" a $end
$var wire 1 C b $end
$var wire 1 H c $end
$var wire 1 T cin $end
$var wire 1 B s $end
$upscope $end
$scope module result7_FA_6 $end
$var wire 1 k" a $end
$var wire 1 B b $end
$var wire 1 G c $end
$var wire 1 S cin $end
$var wire 1 A s $end
$upscope $end
$scope module result7_HA_1 $end
$var wire 1 l" a $end
$var wire 1 A b $end
$var wire 1 M c $end
$var wire 1 m" s $end
$upscope $end
$scope module result8_FA_1 $end
$var wire 1 n" a $end
$var wire 1 o" b $end
$var wire 1 ? c $end
$var wire 1 M cin $end
$var wire 1 9 s $end
$upscope $end
$scope module result8_FA_2 $end
$var wire 1 p" a $end
$var wire 1 9 b $end
$var wire 1 > c $end
$var wire 1 L cin $end
$var wire 1 8 s $end
$upscope $end
$scope module result8_FA_3 $end
$var wire 1 q" a $end
$var wire 1 8 b $end
$var wire 1 = c $end
$var wire 1 K cin $end
$var wire 1 7 s $end
$upscope $end
$scope module result8_FA_4 $end
$var wire 1 r" a $end
$var wire 1 7 b $end
$var wire 1 < c $end
$var wire 1 J cin $end
$var wire 1 6 s $end
$upscope $end
$scope module result8_FA_5 $end
$var wire 1 s" a $end
$var wire 1 6 b $end
$var wire 1 ; c $end
$var wire 1 I cin $end
$var wire 1 5 s $end
$upscope $end
$scope module result8_FA_6 $end
$var wire 1 t" a $end
$var wire 1 5 b $end
$var wire 1 : c $end
$var wire 1 H cin $end
$var wire 1 4 s $end
$upscope $end
$scope module result8_HA_1 $end
$var wire 1 4 a $end
$var wire 1 G b $end
$var wire 1 @ c $end
$var wire 1 u" s $end
$upscope $end
$scope module result9_FA_1 $end
$var wire 1 v" a $end
$var wire 1 w" b $end
$var wire 1 2 c $end
$var wire 1 @ cin $end
$var wire 1 - s $end
$upscope $end
$scope module result9_FA_2 $end
$var wire 1 x" a $end
$var wire 1 - b $end
$var wire 1 1 c $end
$var wire 1 ? cin $end
$var wire 1 , s $end
$upscope $end
$scope module result9_FA_3 $end
$var wire 1 y" a $end
$var wire 1 , b $end
$var wire 1 0 c $end
$var wire 1 > cin $end
$var wire 1 + s $end
$upscope $end
$scope module result9_FA_4 $end
$var wire 1 z" a $end
$var wire 1 + b $end
$var wire 1 / c $end
$var wire 1 = cin $end
$var wire 1 * s $end
$upscope $end
$scope module result9_FA_5 $end
$var wire 1 {" a $end
$var wire 1 * b $end
$var wire 1 . c $end
$var wire 1 < cin $end
$var wire 1 ) s $end
$upscope $end
$scope module result9_FA_6 $end
$var wire 1 ) a $end
$var wire 1 ; b $end
$var wire 1 3 c $end
$var wire 1 : cin $end
$var wire 1 |" s $end
$upscope $end
$upscope $end
$scope task verify_result $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
b1000 /"
b1000 ."
b0 -"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
b0 (
b0 '
b0 &
b0 %
bx $
b0 #
b0 "
b0 !
$end
#100000
b0 $
#110000
b1 !
b1 -"
b1000 /"
b1000 ."
b1 $
b1 #
b1 (
b1 "
b1 '
b1 &
#120000
1\"
1Y
1e
1k
0U"
0b
1j
0O"
1p
1c
0i
1n
0J"
b100011 !
b100011 -"
1F"
1R"
1M"
1I"
1G"
1D"
b1000 /"
b1000 ."
b100011 $
b111 #
b111 (
b101 "
b101 '
b10 &
#130000
1m"
1d"
1A
1N
1\"
1U"
1B
1O
1Y
1Z
1b
0e
1C
1P
1[
0O"
0k
1D
1Q
1c
0i
0j
1\
1d
0n
0J"
0p
0F"
1h"
1_"
0R"
0M"
0I"
1W"
1P"
0G"
0D"
b11110000 !
b11110000 -"
b1000 /"
b1000 ."
b11110000 $
b10000 #
b10000 (
b1111 "
b1111 '
b11 &
#140000
0Y
0u"
04
0Z
05
0[
06
0A
0N
0\
07
0B
0O
0b
08
0E
0C
0P
0c
09
0F
0R
0D
0Q
0d
1m"
0M
1d"
0X
1\"
0a
1U"
0h
1O"
1J"
1F"
1l"
1c"
1["
1T"
0h"
1N"
0_"
1I"
0W"
1E"
0P"
b11111111 !
b11111111 -"
b1000 /"
b1000 ."
b11111111 $
b1 #
b1 (
b11111111 "
b11111111 '
b100 &
#150000
1u"
14
1A
1N
1Y
1b
1i
1n
1m"
1d"
1\"
1U"
1O"
1J"
1t"
0l"
1k"
0c"
1b"
0["
1Z"
0T"
1S"
0N"
1M"
0I"
1H"
0E"
1D"
b111111110 !
b111111110 -"
b1000 /"
b1000 ."
b111111110 $
b10 #
b10 (
b101 &
#160000
1-
0u"
1@
1w
1}
1'"
1s
1#"
1,"
13
1u
1z
1r
1~
1("
1.
1:
1)"
1/
1;
1G
1x
10
1<
1H
1S
1!"
1=
1I
1T
1]
1*"
1J
1U
1^
1e
11
1>
1K
1V
1_
1f
1k
1>"
1:"
15"
1|"
14
1A"
1A
1N
1Y
1b
1t
1y
1""
1+"
12
1?
1L
1W
1`
1g
1l
1o
1C"
1v
1{
1$"
1)
19
1|
1%"
1*
15
1F
1&"
1+
16
1B
1R
1,
17
1C
1O
1\
18
1D
1P
1Z
1d
1E
1Q
1[
1c
1j
0m"
1M
0d"
1X
0\"
1a
0U"
1h
0O"
1m
0J"
1p
0F"
1q
1B"
1@"
1="
19"
14"
1{"
1l"
1?"
1<"
18"
13"
1z"
1s"
1c"
1;"
17"
12"
1y"
1r"
1j"
1["
16"
11"
1x"
1q"
1i"
1a"
1T"
10"
1w"
1p"
1h"
1`"
1Y"
1N"
1v"
1o"
1g"
1_"
1X"
1R"
1I"
1n"
1f"
1^"
1W"
1Q"
1L"
1E"
1e"
1]"
1V"
1P"
1K"
1G"
b1111111000000001 !
b1111111000000001 -"
b1000 /"
b1000 ."
b1111111000000001 $
b11111111 #
b11111111 (
b110 &
#170000
0!"
1*"
0s
1;
0}
0z
0,"
1'"
0I
13
0U
1=
0w
0u
0:
0G
0S
0#"
01
0.
1K
1~
0)"
0<
0]
00
0r
0x
05
1W
1B
1O
0g
0("
0`
0J
0e
0k
0_
0>
0V
1f
1>"
0:"
15"
0|"
0-
0A"
1*
1F
16
1|
1C
0&"
1P
1Z
1,
1u"
0@
0t
0y
0d"
1X
0""
0\"
1a
0+"
1U"
0h
02
1O"
0m
0?
0L
0o
0C"
0v
0{
0$"
1)
14
09
0%"
1A
1+
1N
07
1Y
0D
0b
0E
0Q
1[
0c
0i
0j
1\
0R
1d
1m"
0M
1J"
0p
b1010110011111 !
b1010110011111 -"
1F"
0q
0B"
0@"
0="
09"
04"
0{"
0t"
0l"
0?"
0<"
03"
0k"
0;"
07"
0y"
0b"
06"
01"
0q"
0Z"
00"
0w"
0h"
0S"
0v"
0o"
0g"
0_"
0X"
0R"
0M"
0I"
0n"
0f"
0W"
0H"
0e"
0]"
0P"
0D"
b1000 /"
b1000 ."
b1010110011111 $
b101101 #
b101101 (
b1111011 "
b1111011 '
b111 &
#180000
0u"
04
0!"
1u
1|
1C"
0=
0t
0}
0/
0^
0'"
0,"
17
0$"
1:"
0~
03
1x
0K
1;
0m"
0H
0T
0f
0A"
0>"
0z
1|"
15"
0%"
1{
05
0A
1+
0N
0[
1.
0*"
0W
0l
0J"
1s
0v
0)
1w
1*
0F
0&"
16
0B
1,
0C
0O
1-
0P
0d
0\
0n
0d"
0X
1\"
0a
0U"
0O"
0F"
1@"
1="
1{"
1<"
0z"
0c"
02"
0r"
0j"
0["
0x"
0i"
0a"
0T"
1w"
0`"
0N"
0^"
0Q"
0L"
0E"
0V"
0K"
0G"
b100111000100000 !
b100111000100000 -"
b1000 /"
b1000 ."
b100111000100000 $
b1100100 #
b1100100 (
b11001000 "
b11001000 '
b1000 &
#190000
0A"
0z
0!"
0:
1J
0m"
0^
0}
0A
0H
0u"
0,"
1+"
04
1E
0B
0[
0C
0C"
0)"
1;
0T
1O"
1:"
05
0/
1F
0+
0\
0D
1i
0u
13
1X
1\"
0h
1V
1f
1>"
0|"
15"
1{
1$"
0&"
16
1*
1N
0,
1Y
0P
0b
1j
0x
0.
1=
1p
0s
1v
1)
1|
1%"
0'"
07
1O
0-
18
1Z
19
0Q
0c
1R
1d
1n
0d"
1U"
0J"
0@"
0="
0{"
08"
13"
1c"
11"
1q"
1a"
1T"
0w"
0p"
0Y"
1o"
1_"
1R"
1I"
1]"
1P"
1G"
b1110000111001 !
b1110000111001 -"
b1000 /"
b1000 ."
b1110000111001 $
b1010101 #
b1010101 (
b1010101 "
b1010101 '
b1001 &
#200000
b1010 &
