<def f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.h' l='524' ll='642'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='178' c='_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='186' c='_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='199' c='_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='208' c='_ZL12readPrefixesPN4llvm15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='508' c='_ZL7readSIBPN4llvm15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='570' c='_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='601' c='_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='740' c='_ZL13fixupRegValuePN4llvm15X86Disassembler19InternalInstructionENS0_11OperandTypeEhPh'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='740' c='_ZL12fixupRMValuePN4llvm15X86Disassembler19InternalInstructionENS0_11OperandTypeEhPh'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='836' c='_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='873' c='_ZL10readOpcodePN4llvm15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='1017' c='_ZL28getInstructionIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='1065' c='_ZL16getInstructionIDPN4llvm15X86Disassembler19InternalInstructionEPKNS_11MCInstrInfoE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='1356' c='_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='1399' c='_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='1443' c='_ZL8readVVVVPN4llvm15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='1470' c='_ZL16readMaskRegisterPN4llvm15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='1483' c='_ZL12readOperandsPN4llvm15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='1671' c='_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='1720' c='_ZNK12_GLOBAL__N_122X86GenericDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='1721' c='_ZNK12_GLOBAL__N_122X86GenericDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='1834' c='_ZL17translateSrcIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='1859' c='_ZL17translateDstIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='1883' c='_ZL18translateImmediateRN4llvm6MCInstEmRKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='1988' c='_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='2026' c='_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerEb'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='2189' c='_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='2255' c='_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='2318' c='_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE'/>
<size>200</size>
<doc f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.h' l='523'>/// The x86 internal instruction, which is produced by the decoder.</doc>
<mbr r='llvm::X86Disassembler::InternalInstruction::bytes' o='0' t='llvm::ArrayRef&lt;uint8_t&gt;'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::readerCursor' o='128' t='uint64_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::mode' o='192' t='llvm::X86Disassembler::DisassemblerMode'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::startLocation' o='256' t='uint64_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::length' o='320' t='size_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::mandatoryPrefix' o='384' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' o='392' t='uint8_t [4]'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' o='448' t='llvm::X86Disassembler::VectorExtensionType'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::rexPrefix' o='480' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::segmentOverride' o='512' t='llvm::X86Disassembler::SegmentOverride'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::xAcquireRelease' o='544' t='bool'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::hasAdSize' o='552' t='bool'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::hasOpSize' o='560' t='bool'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::hasLockPrefix' o='568' t='bool'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::repeatPrefix' o='576' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::registerSize' o='584' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::addressSize' o='592' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::displacementSize' o='600' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::immediateSize' o='608' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::displacementOffset' o='616' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::immediateOffset' o='624' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::opcode' o='632' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::opcodeType' o='640' t='llvm::X86Disassembler::OpcodeType'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::instructionID' o='672' t='uint16_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::spec' o='704' t='const llvm::X86Disassembler::InstructionSpecifier *'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::vvvv' o='768' t='llvm::X86Disassembler::Reg'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::writemask' o='800' t='llvm::X86Disassembler::Reg'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::consumedModRM' o='832' t='bool'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::modRM' o='840' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::sib' o='848' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::displacement' o='864' t='int32_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed' o='896' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::numImmediatesTranslated' o='904' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::immediates' o='960' t='uint64_t [2]'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::opcodeRegister' o='1088' t='llvm::X86Disassembler::Reg'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::eaRegBase' o='1120' t='llvm::X86Disassembler::EABase'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::regBase' o='1152' t='llvm::X86Disassembler::Reg'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::eaBase' o='1184' t='llvm::X86Disassembler::EABase'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::eaDisplacement' o='1216' t='llvm::X86Disassembler::EADisplacement'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::reg' o='1248' t='llvm::X86Disassembler::Reg'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::sibIndexBase' o='1280' t='llvm::X86Disassembler::SIBIndex'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::sibIndex' o='1312' t='llvm::X86Disassembler::SIBIndex'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::sibScale' o='1344' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::sibBase' o='1376' t='llvm::X86Disassembler::SIBBase'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::RC' o='1408' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::operands' o='1472' t='ArrayRef&lt;llvm::X86Disassembler::OperandSpecifier&gt;'/>
