// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _kernel7_HH_
#define _kernel7_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "kernel7_faddfsub_bkb.h"
#include "kernel7_fsub_32nscud.h"
#include "kernel7_fcmp_32nsdEe.h"

namespace ap_rtl {

struct kernel7 : public sc_module {
    // Port declarations 19
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > a_address0;
    sc_out< sc_logic > a_ce0;
    sc_in< sc_lv<32> > a_q0;
    sc_out< sc_lv<10> > a_address1;
    sc_out< sc_logic > a_ce1;
    sc_in< sc_lv<32> > a_q1;
    sc_out< sc_lv<10> > b_address0;
    sc_out< sc_logic > b_ce0;
    sc_in< sc_lv<32> > b_q0;
    sc_out< sc_lv<10> > b_address1;
    sc_out< sc_logic > b_ce1;
    sc_in< sc_lv<32> > b_q1;
    sc_out< sc_lv<32> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    kernel7(sc_module_name name);
    SC_HAS_PROCESS(kernel7);

    ~kernel7();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    kernel7_faddfsub_bkb<1,4,32,32,32>* kernel7_faddfsub_bkb_U1;
    kernel7_fsub_32nscud<1,4,32,32,32>* kernel7_fsub_32nscud_U2;
    kernel7_fcmp_32nsdEe<1,2,32,32,1>* kernel7_fcmp_32nsdEe_U3;
    sc_signal< sc_lv<24> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<11> > i_0_reg_144;
    sc_signal< sc_lv<32> > diff1_1_reg_156;
    sc_signal< sc_lv<32> > diff1_0_reg_166;
    sc_signal< sc_lv<32> > sum_0_reg_177;
    sc_signal< sc_lv<32> > diff2_1_reg_189;
    sc_signal< sc_lv<32> > reg_220;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln12_reg_501;
    sc_signal< sc_lv<32> > reg_226;
    sc_signal< sc_lv<32> > a_load_1_reg_466;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<32> > b_load_1_reg_471;
    sc_signal< sc_lv<32> > a_load_2_reg_476;
    sc_signal< sc_lv<32> > b_load_2_reg_481;
    sc_signal< sc_lv<32> > grp_fu_200_p2;
    sc_signal< sc_lv<32> > diff1_reg_486;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<32> > diff2_reg_491;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<32> > grp_fu_204_p2;
    sc_signal< sc_lv<32> > diff3_reg_496;
    sc_signal< sc_lv<1> > icmp_ln12_fu_232_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln12_reg_501_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln16_fu_262_p2;
    sc_signal< sc_lv<1> > icmp_ln16_reg_515;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state12_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<1> > icmp_ln16_1_fu_268_p2;
    sc_signal< sc_lv<1> > icmp_ln16_1_reg_520;
    sc_signal< sc_lv<11> > i_fu_274_p2;
    sc_signal< sc_lv<11> > i_reg_525;
    sc_signal< sc_lv<1> > grp_fu_212_p2;
    sc_signal< sc_lv<1> > tmp_8_reg_530;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > diff4_reg_535;
    sc_signal< sc_lv<32> > sum_7_fu_289_p3;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state11_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state15_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<1> > icmp_ln22_fu_315_p2;
    sc_signal< sc_lv<1> > icmp_ln22_reg_545;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<1> > icmp_ln22_1_fu_321_p2;
    sc_signal< sc_lv<1> > icmp_ln22_1_reg_550;
    sc_signal< sc_lv<1> > tmp_1_reg_555;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<32> > sum_1_fu_336_p3;
    sc_signal< sc_lv<32> > sum_1_reg_560;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<1> > icmp_ln24_fu_362_p2;
    sc_signal< sc_lv<1> > icmp_ln24_reg_566;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<1> > icmp_ln24_1_fu_368_p2;
    sc_signal< sc_lv<1> > icmp_ln24_1_reg_571;
    sc_signal< sc_lv<1> > tmp_4_reg_576;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<32> > sum_3_fu_383_p3;
    sc_signal< sc_lv<32> > sum_3_reg_581;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<1> > icmp_ln26_fu_408_p2;
    sc_signal< sc_lv<1> > icmp_ln26_reg_587;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<1> > icmp_ln26_1_fu_414_p2;
    sc_signal< sc_lv<1> > icmp_ln26_1_reg_592;
    sc_signal< sc_lv<1> > tmp_6_reg_597;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state11;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_lv<11> > ap_phi_mux_i_0_phi_fu_148_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln14_fu_238_p1;
    sc_signal< sc_lv<32> > grp_fu_200_p0;
    sc_signal< sc_lv<32> > grp_fu_200_p1;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<32> > grp_fu_212_p0;
    sc_signal< sc_lv<32> > bitcast_ln16_fu_244_p1;
    sc_signal< sc_lv<8> > tmp_7_fu_248_p4;
    sc_signal< sc_lv<23> > trunc_ln16_fu_258_p1;
    sc_signal< sc_lv<1> > or_ln16_fu_280_p2;
    sc_signal< sc_lv<1> > and_ln16_fu_284_p2;
    sc_signal< sc_lv<32> > bitcast_ln22_fu_297_p1;
    sc_signal< sc_lv<8> > tmp_fu_301_p4;
    sc_signal< sc_lv<23> > trunc_ln22_fu_311_p1;
    sc_signal< sc_lv<1> > or_ln22_fu_327_p2;
    sc_signal< sc_lv<1> > and_ln22_fu_331_p2;
    sc_signal< sc_lv<32> > bitcast_ln24_fu_344_p1;
    sc_signal< sc_lv<8> > tmp_3_fu_348_p4;
    sc_signal< sc_lv<23> > trunc_ln24_fu_358_p1;
    sc_signal< sc_lv<1> > or_ln24_fu_374_p2;
    sc_signal< sc_lv<1> > and_ln24_fu_378_p2;
    sc_signal< sc_lv<32> > bitcast_ln26_fu_390_p1;
    sc_signal< sc_lv<8> > tmp_5_fu_394_p4;
    sc_signal< sc_lv<23> > trunc_ln26_fu_404_p1;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<1> > or_ln26_fu_420_p2;
    sc_signal< sc_lv<1> > and_ln26_fu_424_p2;
    sc_signal< sc_lv<2> > grp_fu_200_opcode;
    sc_signal< bool > ap_block_pp0_stage3_00001;
    sc_signal< bool > ap_block_pp0_stage2_00001;
    sc_signal< sc_lv<24> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<24> ap_ST_fsm_state1;
    static const sc_lv<24> ap_ST_fsm_state2;
    static const sc_lv<24> ap_ST_fsm_state3;
    static const sc_lv<24> ap_ST_fsm_state4;
    static const sc_lv<24> ap_ST_fsm_state5;
    static const sc_lv<24> ap_ST_fsm_state6;
    static const sc_lv<24> ap_ST_fsm_state7;
    static const sc_lv<24> ap_ST_fsm_state8;
    static const sc_lv<24> ap_ST_fsm_pp0_stage0;
    static const sc_lv<24> ap_ST_fsm_pp0_stage1;
    static const sc_lv<24> ap_ST_fsm_pp0_stage2;
    static const sc_lv<24> ap_ST_fsm_pp0_stage3;
    static const sc_lv<24> ap_ST_fsm_state16;
    static const sc_lv<24> ap_ST_fsm_state17;
    static const sc_lv<24> ap_ST_fsm_state18;
    static const sc_lv<24> ap_ST_fsm_state19;
    static const sc_lv<24> ap_ST_fsm_state20;
    static const sc_lv<24> ap_ST_fsm_state21;
    static const sc_lv<24> ap_ST_fsm_state22;
    static const sc_lv<24> ap_ST_fsm_state23;
    static const sc_lv<24> ap_ST_fsm_state24;
    static const sc_lv<24> ap_ST_fsm_state25;
    static const sc_lv<24> ap_ST_fsm_state26;
    static const sc_lv<24> ap_ST_fsm_state27;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_9;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<11> ap_const_lv11_3;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_a_address0();
    void thread_a_address1();
    void thread_a_ce0();
    void thread_a_ce1();
    void thread_and_ln16_fu_284_p2();
    void thread_and_ln22_fu_331_p2();
    void thread_and_ln24_fu_378_p2();
    void thread_and_ln26_fu_424_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_00001();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_00001();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state10_pp0_stage1_iter0();
    void thread_ap_block_state11_pp0_stage2_iter0();
    void thread_ap_block_state12_pp0_stage3_iter0();
    void thread_ap_block_state13_pp0_stage0_iter1();
    void thread_ap_block_state14_pp0_stage1_iter1();
    void thread_ap_block_state15_pp0_stage2_iter1();
    void thread_ap_block_state9_pp0_stage0_iter0();
    void thread_ap_condition_pp0_exit_iter0_state11();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_0_phi_fu_148_p4();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_b_address0();
    void thread_b_address1();
    void thread_b_ce0();
    void thread_b_ce1();
    void thread_bitcast_ln16_fu_244_p1();
    void thread_bitcast_ln22_fu_297_p1();
    void thread_bitcast_ln24_fu_344_p1();
    void thread_bitcast_ln26_fu_390_p1();
    void thread_grp_fu_200_opcode();
    void thread_grp_fu_200_p0();
    void thread_grp_fu_200_p1();
    void thread_grp_fu_212_p0();
    void thread_i_fu_274_p2();
    void thread_icmp_ln12_fu_232_p2();
    void thread_icmp_ln16_1_fu_268_p2();
    void thread_icmp_ln16_fu_262_p2();
    void thread_icmp_ln22_1_fu_321_p2();
    void thread_icmp_ln22_fu_315_p2();
    void thread_icmp_ln24_1_fu_368_p2();
    void thread_icmp_ln24_fu_362_p2();
    void thread_icmp_ln26_1_fu_414_p2();
    void thread_icmp_ln26_fu_408_p2();
    void thread_or_ln16_fu_280_p2();
    void thread_or_ln22_fu_327_p2();
    void thread_or_ln24_fu_374_p2();
    void thread_or_ln26_fu_420_p2();
    void thread_sum_1_fu_336_p3();
    void thread_sum_3_fu_383_p3();
    void thread_sum_7_fu_289_p3();
    void thread_tmp_3_fu_348_p4();
    void thread_tmp_5_fu_394_p4();
    void thread_tmp_7_fu_248_p4();
    void thread_tmp_fu_301_p4();
    void thread_trunc_ln16_fu_258_p1();
    void thread_trunc_ln22_fu_311_p1();
    void thread_trunc_ln24_fu_358_p1();
    void thread_trunc_ln26_fu_404_p1();
    void thread_zext_ln14_fu_238_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
