Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Aug 24 16:44:58 2020
| Host         : DESKTOP-U2J9HLS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ov_carplate_wrapper_timing_summary_routed.rpt -pb ov_carplate_wrapper_timing_summary_routed.pb -rpx ov_carplate_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ov_carplate_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 206 register/latch pins with no clock driven by root clock pin: cmos_pclk_i_0 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 451 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.208       -1.447                     19               112424        0.019        0.000                      0               112373        3.000        0.000                       0                 50130  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
clk_fpga_0                          {0.000 5.500}      11.000          90.909          
clk_fpga_1                          {0.000 20.000}     40.000          25.000          
clk_fpga_2                          {0.000 5.000}      10.000          100.000         
  clk_out1_ov_carplate_clk_wiz_0_0  {0.000 6.734}      13.468          74.250          
  clk_out2_ov_carplate_clk_wiz_0_0  {3.367 10.101}     13.468          74.250          
  clkfbout_ov_carplate_clk_wiz_0_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               -0.208       -1.447                     19               111107        0.019        0.000                      0               111107        4.250        0.000                       0                 49614  
clk_fpga_1                               37.900        0.000                      0                    2        0.214        0.000                      0                    2       19.020        0.000                       0                     4  
clk_fpga_2                                                                                                                                                                            3.000        0.000                       0                     2  
  clk_out1_ov_carplate_clk_wiz_0_0        6.889        0.000                      0                 1168        0.121        0.000                      0                 1168        5.754        0.000                       0                   505  
  clk_out2_ov_carplate_clk_wiz_0_0                                                                                                                                                   11.313        0.000                       0                     2  
  clkfbout_ov_carplate_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                                  clk_fpga_0                            998.668        0.000                      0                   10                                                                        
clk_out1_ov_carplate_clk_wiz_0_0  clk_fpga_0                             12.096        0.000                      0                   10                                                                        
clk_fpga_0                        clk_out1_ov_carplate_clk_wiz_0_0        9.537        0.000                      0                   21                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               7.047        0.000                      0                   96        0.623        0.000                      0                   96  
**default**        clk_fpga_0                                  9.582        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           19  Failing Endpoints,  Worst Slack       -0.208ns,  Total Violation       -1.447ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_reg_4964_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.978ns  (logic 3.213ns (29.267%)  route 7.765ns (70.733%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 13.777 - 11.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.852     3.146    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/ap_clk
    SLICE_X107Y68        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y68        FDRE (Prop_fdre_C_Q)         0.456     3.602 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/Q
                         net (fo=8, routed)           1.294     4.896    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/tmp_9_fu_170_p4[1]
    SLICE_X104Y64        LUT4 (Prop_lut4_I1_O)        0.124     5.020 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_24/O
                         net (fo=1, routed)           0.000     5.020    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_24_n_1
    SLICE_X104Y64        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.533 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_5/CO[3]
                         net (fo=48, routed)          1.122     6.656    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_5_n_1
    SLICE_X102Y65        LUT3 (Prop_lut3_I1_O)        0.148     6.804 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_27_reg_4957[1]_i_5/O
                         net (fo=2, routed)           0.884     7.688    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_27_reg_4957[1]_i_5_n_1
    SLICE_X106Y65        LUT6 (Prop_lut6_I0_O)        0.328     8.016 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_28/O
                         net (fo=1, routed)           0.695     8.711    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_28_n_1
    SLICE_X105Y65        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.237 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_6/CO[3]
                         net (fo=16, routed)          1.608    10.845    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_6_n_1
    SLICE_X106Y67        LUT5 (Prop_lut5_I3_O)        0.154    10.999 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[1]_i_2/O
                         net (fo=4, routed)           1.059    12.058    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[1]_i_2_n_1
    SLICE_X104Y68        LUT4 (Prop_lut4_I1_O)        0.327    12.385 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_15/O
                         net (fo=1, routed)           0.000    12.385    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_15_n_1
    SLICE_X104Y68        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.898 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_3/CO[3]
                         net (fo=16, routed)          1.102    14.000    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_3_n_1
    SLICE_X102Y70        LUT3 (Prop_lut3_I1_O)        0.124    14.124 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_reg_4964[7]_i_1/O
                         net (fo=1, routed)           0.000    14.124    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_fu_982_p3[7]
    SLICE_X102Y70        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_reg_4964_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.598    13.777    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/ap_clk
    SLICE_X102Y70        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_reg_4964_reg[7]/C
                         clock pessimism              0.229    14.006    
                         clock uncertainty           -0.169    13.837    
    SLICE_X102Y70        FDRE (Setup_fdre_C_D)        0.079    13.916    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_reg_4964_reg[7]
  -------------------------------------------------------------------
                         required time                         13.916    
                         arrival time                         -14.124    
  -------------------------------------------------------------------
                         slack                                 -0.208    

Slack (VIOLATED) :        -0.194ns  (required time - arrival time)
  Source:                 ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.003ns  (logic 3.238ns (29.428%)  route 7.765ns (70.572%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 13.777 - 11.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.852     3.146    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/ap_clk
    SLICE_X107Y68        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y68        FDRE (Prop_fdre_C_Q)         0.456     3.602 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/Q
                         net (fo=8, routed)           1.294     4.896    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/tmp_9_fu_170_p4[1]
    SLICE_X104Y64        LUT4 (Prop_lut4_I1_O)        0.124     5.020 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_24/O
                         net (fo=1, routed)           0.000     5.020    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_24_n_1
    SLICE_X104Y64        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.533 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_5/CO[3]
                         net (fo=48, routed)          1.122     6.656    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_5_n_1
    SLICE_X102Y65        LUT3 (Prop_lut3_I1_O)        0.148     6.804 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_27_reg_4957[1]_i_5/O
                         net (fo=2, routed)           0.884     7.688    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_27_reg_4957[1]_i_5_n_1
    SLICE_X106Y65        LUT6 (Prop_lut6_I0_O)        0.328     8.016 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_28/O
                         net (fo=1, routed)           0.695     8.711    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_28_n_1
    SLICE_X105Y65        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.237 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_6/CO[3]
                         net (fo=16, routed)          1.608    10.845    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_6_n_1
    SLICE_X106Y67        LUT5 (Prop_lut5_I3_O)        0.154    10.999 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[1]_i_2/O
                         net (fo=4, routed)           1.059    12.058    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[1]_i_2_n_1
    SLICE_X104Y68        LUT4 (Prop_lut4_I1_O)        0.327    12.385 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_15/O
                         net (fo=1, routed)           0.000    12.385    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_15_n_1
    SLICE_X104Y68        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.898 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_3/CO[3]
                         net (fo=16, routed)          1.102    14.000    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_3_n_1
    SLICE_X102Y70        LUT3 (Prop_lut3_I1_O)        0.149    14.149 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_1/O
                         net (fo=1, routed)           0.000    14.149    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_fu_990_p3[7]
    SLICE_X102Y70        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.598    13.777    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/ap_clk
    SLICE_X102Y70        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]/C
                         clock pessimism              0.229    14.006    
                         clock uncertainty           -0.169    13.837    
    SLICE_X102Y70        FDRE (Setup_fdre_C_D)        0.118    13.955    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                         -14.149    
  -------------------------------------------------------------------
                         slack                                 -0.194    

Slack (VIOLATED) :        -0.191ns  (required time - arrival time)
  Source:                 ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_reg_4964_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.961ns  (logic 3.213ns (29.312%)  route 7.748ns (70.688%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 13.777 - 11.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.852     3.146    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/ap_clk
    SLICE_X107Y68        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y68        FDRE (Prop_fdre_C_Q)         0.456     3.602 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/Q
                         net (fo=8, routed)           1.294     4.896    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/tmp_9_fu_170_p4[1]
    SLICE_X104Y64        LUT4 (Prop_lut4_I1_O)        0.124     5.020 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_24/O
                         net (fo=1, routed)           0.000     5.020    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_24_n_1
    SLICE_X104Y64        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.533 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_5/CO[3]
                         net (fo=48, routed)          1.122     6.656    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_5_n_1
    SLICE_X102Y65        LUT3 (Prop_lut3_I1_O)        0.148     6.804 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_27_reg_4957[1]_i_5/O
                         net (fo=2, routed)           0.884     7.688    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_27_reg_4957[1]_i_5_n_1
    SLICE_X106Y65        LUT6 (Prop_lut6_I0_O)        0.328     8.016 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_28/O
                         net (fo=1, routed)           0.695     8.711    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_28_n_1
    SLICE_X105Y65        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.237 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_6/CO[3]
                         net (fo=16, routed)          1.608    10.845    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_6_n_1
    SLICE_X106Y67        LUT5 (Prop_lut5_I3_O)        0.154    10.999 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[1]_i_2/O
                         net (fo=4, routed)           1.059    12.058    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[1]_i_2_n_1
    SLICE_X104Y68        LUT4 (Prop_lut4_I1_O)        0.327    12.385 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_15/O
                         net (fo=1, routed)           0.000    12.385    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_15_n_1
    SLICE_X104Y68        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.898 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_3/CO[3]
                         net (fo=16, routed)          1.085    13.983    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_3_n_1
    SLICE_X102Y70        LUT3 (Prop_lut3_I1_O)        0.124    14.107 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_reg_4964[5]_i_1/O
                         net (fo=1, routed)           0.000    14.107    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_fu_982_p3[5]
    SLICE_X102Y70        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_reg_4964_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.598    13.777    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/ap_clk
    SLICE_X102Y70        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_reg_4964_reg[5]/C
                         clock pessimism              0.229    14.006    
                         clock uncertainty           -0.169    13.837    
    SLICE_X102Y70        FDRE (Setup_fdre_C_D)        0.079    13.916    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_reg_4964_reg[5]
  -------------------------------------------------------------------
                         required time                         13.916    
                         arrival time                         -14.107    
  -------------------------------------------------------------------
                         slack                                 -0.191    

Slack (VIOLATED) :        -0.181ns  (required time - arrival time)
  Source:                 ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.990ns  (logic 3.242ns (29.499%)  route 7.748ns (70.501%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 13.777 - 11.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.852     3.146    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/ap_clk
    SLICE_X107Y68        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y68        FDRE (Prop_fdre_C_Q)         0.456     3.602 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/Q
                         net (fo=8, routed)           1.294     4.896    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/tmp_9_fu_170_p4[1]
    SLICE_X104Y64        LUT4 (Prop_lut4_I1_O)        0.124     5.020 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_24/O
                         net (fo=1, routed)           0.000     5.020    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_24_n_1
    SLICE_X104Y64        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.533 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_5/CO[3]
                         net (fo=48, routed)          1.122     6.656    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_5_n_1
    SLICE_X102Y65        LUT3 (Prop_lut3_I1_O)        0.148     6.804 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_27_reg_4957[1]_i_5/O
                         net (fo=2, routed)           0.884     7.688    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_27_reg_4957[1]_i_5_n_1
    SLICE_X106Y65        LUT6 (Prop_lut6_I0_O)        0.328     8.016 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_28/O
                         net (fo=1, routed)           0.695     8.711    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_28_n_1
    SLICE_X105Y65        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.237 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_6/CO[3]
                         net (fo=16, routed)          1.608    10.845    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_6_n_1
    SLICE_X106Y67        LUT5 (Prop_lut5_I3_O)        0.154    10.999 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[1]_i_2/O
                         net (fo=4, routed)           1.059    12.058    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[1]_i_2_n_1
    SLICE_X104Y68        LUT4 (Prop_lut4_I1_O)        0.327    12.385 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_15/O
                         net (fo=1, routed)           0.000    12.385    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_15_n_1
    SLICE_X104Y68        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.898 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_3/CO[3]
                         net (fo=16, routed)          1.085    13.983    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_3_n_1
    SLICE_X102Y70        LUT3 (Prop_lut3_I1_O)        0.153    14.136 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[5]_i_1/O
                         net (fo=1, routed)           0.000    14.136    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_fu_990_p3[5]
    SLICE_X102Y70        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.598    13.777    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/ap_clk
    SLICE_X102Y70        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[5]/C
                         clock pessimism              0.229    14.006    
                         clock uncertainty           -0.169    13.837    
    SLICE_X102Y70        FDRE (Setup_fdre_C_D)        0.118    13.955    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[5]
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                         -14.136    
  -------------------------------------------------------------------
                         slack                                 -0.181    

Slack (VIOLATED) :        -0.164ns  (required time - arrival time)
  Source:                 ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_reg_4964_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.934ns  (logic 3.213ns (29.385%)  route 7.721ns (70.615%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 13.777 - 11.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.852     3.146    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/ap_clk
    SLICE_X107Y68        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y68        FDRE (Prop_fdre_C_Q)         0.456     3.602 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/Q
                         net (fo=8, routed)           1.294     4.896    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/tmp_9_fu_170_p4[1]
    SLICE_X104Y64        LUT4 (Prop_lut4_I1_O)        0.124     5.020 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_24/O
                         net (fo=1, routed)           0.000     5.020    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_24_n_1
    SLICE_X104Y64        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.533 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_5/CO[3]
                         net (fo=48, routed)          1.122     6.656    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_5_n_1
    SLICE_X102Y65        LUT3 (Prop_lut3_I1_O)        0.148     6.804 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_27_reg_4957[1]_i_5/O
                         net (fo=2, routed)           0.884     7.688    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_27_reg_4957[1]_i_5_n_1
    SLICE_X106Y65        LUT6 (Prop_lut6_I0_O)        0.328     8.016 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_28/O
                         net (fo=1, routed)           0.695     8.711    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_28_n_1
    SLICE_X105Y65        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.237 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_6/CO[3]
                         net (fo=16, routed)          1.608    10.845    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_6_n_1
    SLICE_X106Y67        LUT5 (Prop_lut5_I3_O)        0.154    10.999 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[1]_i_2/O
                         net (fo=4, routed)           1.059    12.058    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[1]_i_2_n_1
    SLICE_X104Y68        LUT4 (Prop_lut4_I1_O)        0.327    12.385 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_15/O
                         net (fo=1, routed)           0.000    12.385    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_15_n_1
    SLICE_X104Y68        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.898 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_3/CO[3]
                         net (fo=16, routed)          1.058    13.956    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_3_n_1
    SLICE_X104Y70        LUT3 (Prop_lut3_I1_O)        0.124    14.080 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_reg_4964[6]_i_1/O
                         net (fo=1, routed)           0.000    14.080    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_fu_982_p3[6]
    SLICE_X104Y70        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_reg_4964_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.598    13.777    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/ap_clk
    SLICE_X104Y70        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_reg_4964_reg[6]/C
                         clock pessimism              0.229    14.006    
                         clock uncertainty           -0.169    13.837    
    SLICE_X104Y70        FDRE (Setup_fdre_C_D)        0.079    13.916    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_reg_4964_reg[6]
  -------------------------------------------------------------------
                         required time                         13.916    
                         arrival time                         -14.080    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (VIOLATED) :        -0.118ns  (required time - arrival time)
  Source:                 ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.927ns  (logic 3.206ns (29.340%)  route 7.721ns (70.660%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 13.777 - 11.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.852     3.146    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/ap_clk
    SLICE_X107Y68        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y68        FDRE (Prop_fdre_C_Q)         0.456     3.602 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/Q
                         net (fo=8, routed)           1.294     4.896    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/tmp_9_fu_170_p4[1]
    SLICE_X104Y64        LUT4 (Prop_lut4_I1_O)        0.124     5.020 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_24/O
                         net (fo=1, routed)           0.000     5.020    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_24_n_1
    SLICE_X104Y64        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.533 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_5/CO[3]
                         net (fo=48, routed)          1.122     6.656    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_5_n_1
    SLICE_X102Y65        LUT3 (Prop_lut3_I1_O)        0.148     6.804 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_27_reg_4957[1]_i_5/O
                         net (fo=2, routed)           0.884     7.688    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_27_reg_4957[1]_i_5_n_1
    SLICE_X106Y65        LUT6 (Prop_lut6_I0_O)        0.328     8.016 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_28/O
                         net (fo=1, routed)           0.695     8.711    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_28_n_1
    SLICE_X105Y65        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.237 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_6/CO[3]
                         net (fo=16, routed)          1.608    10.845    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_6_n_1
    SLICE_X106Y67        LUT5 (Prop_lut5_I3_O)        0.154    10.999 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[1]_i_2/O
                         net (fo=4, routed)           1.059    12.058    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[1]_i_2_n_1
    SLICE_X104Y68        LUT4 (Prop_lut4_I1_O)        0.327    12.385 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_15/O
                         net (fo=1, routed)           0.000    12.385    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_15_n_1
    SLICE_X104Y68        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.898 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_3/CO[3]
                         net (fo=16, routed)          1.058    13.956    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_3_n_1
    SLICE_X104Y70        LUT3 (Prop_lut3_I1_O)        0.117    14.073 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[6]_i_1/O
                         net (fo=1, routed)           0.000    14.073    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_fu_990_p3[6]
    SLICE_X104Y70        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.598    13.777    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/ap_clk
    SLICE_X104Y70        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[6]/C
                         clock pessimism              0.229    14.006    
                         clock uncertainty           -0.169    13.837    
    SLICE_X104Y70        FDRE (Setup_fdre_C_D)        0.118    13.955    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[6]
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                         -14.073    
  -------------------------------------------------------------------
                         slack                                 -0.118    

Slack (VIOLATED) :        -0.093ns  (required time - arrival time)
  Source:                 ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_reg_4964_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.816ns  (logic 3.213ns (29.707%)  route 7.603ns (70.293%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 13.777 - 11.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.852     3.146    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/ap_clk
    SLICE_X107Y68        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y68        FDRE (Prop_fdre_C_Q)         0.456     3.602 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/Q
                         net (fo=8, routed)           1.294     4.896    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/tmp_9_fu_170_p4[1]
    SLICE_X104Y64        LUT4 (Prop_lut4_I1_O)        0.124     5.020 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_24/O
                         net (fo=1, routed)           0.000     5.020    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_24_n_1
    SLICE_X104Y64        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.533 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_5/CO[3]
                         net (fo=48, routed)          1.122     6.656    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_5_n_1
    SLICE_X102Y65        LUT3 (Prop_lut3_I1_O)        0.148     6.804 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_27_reg_4957[1]_i_5/O
                         net (fo=2, routed)           0.884     7.688    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_27_reg_4957[1]_i_5_n_1
    SLICE_X106Y65        LUT6 (Prop_lut6_I0_O)        0.328     8.016 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_28/O
                         net (fo=1, routed)           0.695     8.711    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_28_n_1
    SLICE_X105Y65        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.237 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_6/CO[3]
                         net (fo=16, routed)          1.608    10.845    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_6_n_1
    SLICE_X106Y67        LUT5 (Prop_lut5_I3_O)        0.154    10.999 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[1]_i_2/O
                         net (fo=4, routed)           1.059    12.058    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[1]_i_2_n_1
    SLICE_X104Y68        LUT4 (Prop_lut4_I1_O)        0.327    12.385 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_15/O
                         net (fo=1, routed)           0.000    12.385    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_15_n_1
    SLICE_X104Y68        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.898 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_3/CO[3]
                         net (fo=16, routed)          0.940    13.838    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_3_n_1
    SLICE_X103Y69        LUT3 (Prop_lut3_I1_O)        0.124    13.962 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_reg_4964[3]_i_1/O
                         net (fo=1, routed)           0.000    13.962    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_fu_982_p3[3]
    SLICE_X103Y69        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_reg_4964_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.598    13.777    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/ap_clk
    SLICE_X103Y69        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_reg_4964_reg[3]/C
                         clock pessimism              0.229    14.006    
                         clock uncertainty           -0.169    13.837    
    SLICE_X103Y69        FDRE (Setup_fdre_C_D)        0.031    13.868    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_reg_4964_reg[3]
  -------------------------------------------------------------------
                         required time                         13.868    
                         arrival time                         -13.962    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.842ns  (logic 3.239ns (29.875%)  route 7.603ns (70.125%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 13.777 - 11.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.852     3.146    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/ap_clk
    SLICE_X107Y68        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y68        FDRE (Prop_fdre_C_Q)         0.456     3.602 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/Q
                         net (fo=8, routed)           1.294     4.896    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/tmp_9_fu_170_p4[1]
    SLICE_X104Y64        LUT4 (Prop_lut4_I1_O)        0.124     5.020 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_24/O
                         net (fo=1, routed)           0.000     5.020    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_24_n_1
    SLICE_X104Y64        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.533 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_5/CO[3]
                         net (fo=48, routed)          1.122     6.656    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_5_n_1
    SLICE_X102Y65        LUT3 (Prop_lut3_I1_O)        0.148     6.804 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_27_reg_4957[1]_i_5/O
                         net (fo=2, routed)           0.884     7.688    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_27_reg_4957[1]_i_5_n_1
    SLICE_X106Y65        LUT6 (Prop_lut6_I0_O)        0.328     8.016 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_28/O
                         net (fo=1, routed)           0.695     8.711    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_28_n_1
    SLICE_X105Y65        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.237 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_6/CO[3]
                         net (fo=16, routed)          1.608    10.845    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_6_n_1
    SLICE_X106Y67        LUT5 (Prop_lut5_I3_O)        0.154    10.999 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[1]_i_2/O
                         net (fo=4, routed)           1.059    12.058    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[1]_i_2_n_1
    SLICE_X104Y68        LUT4 (Prop_lut4_I1_O)        0.327    12.385 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_15/O
                         net (fo=1, routed)           0.000    12.385    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_15_n_1
    SLICE_X104Y68        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.898 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_3/CO[3]
                         net (fo=16, routed)          0.940    13.838    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_3_n_1
    SLICE_X103Y69        LUT3 (Prop_lut3_I1_O)        0.150    13.988 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[3]_i_1/O
                         net (fo=1, routed)           0.000    13.988    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_fu_990_p3[3]
    SLICE_X103Y69        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.598    13.777    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/ap_clk
    SLICE_X103Y69        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[3]/C
                         clock pessimism              0.229    14.006    
                         clock uncertainty           -0.169    13.837    
    SLICE_X103Y69        FDRE (Setup_fdre_C_D)        0.075    13.912    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[3]
  -------------------------------------------------------------------
                         required time                         13.912    
                         arrival time                         -13.988    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.035ns  (required time - arrival time)
  Source:                 ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_29_reg_4985_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_66_reg_5167_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.828ns  (logic 3.375ns (31.170%)  route 7.453ns (68.830%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 13.773 - 11.000 ) 
    Source Clock Delay      (SCD):    3.070ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.776     3.070    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/ap_clk
    SLICE_X105Y67        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_29_reg_4985_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDRE (Prop_fdre_C_Q)         0.419     3.489 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_29_reg_4985_reg[1]/Q
                         net (fo=8, routed)           1.170     4.659    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_29_reg_4985[1]
    SLICE_X105Y72        LUT4 (Prop_lut4_I1_O)        0.299     4.958 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_66_reg_5174[7]_i_24/O
                         net (fo=1, routed)           0.000     4.958    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_66_reg_5174[7]_i_24_n_1
    SLICE_X105Y72        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.490 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_66_reg_5174_reg[7]_i_5/CO[3]
                         net (fo=48, routed)          1.552     7.042    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_66_reg_5174_reg[7]_i_5_n_1
    SLICE_X107Y75        LUT3 (Prop_lut3_I1_O)        0.120     7.162 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_65_reg_5160[1]_i_5/O
                         net (fo=2, routed)           0.527     7.689    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_65_reg_5160[1]_i_5_n_1
    SLICE_X106Y74        LUT6 (Prop_lut6_I0_O)        0.327     8.016 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_66_reg_5174[7]_i_28/O
                         net (fo=1, routed)           0.566     8.582    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_66_reg_5174[7]_i_28_n_1
    SLICE_X105Y74        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.108 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_66_reg_5174_reg[7]_i_6/CO[3]
                         net (fo=16, routed)          1.431    10.539    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_66_reg_5174_reg[7]_i_6_n_1
    SLICE_X106Y73        LUT5 (Prop_lut5_I3_O)        0.152    10.691 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_66_reg_5174[2]_i_2/O
                         net (fo=4, routed)           1.058    11.749    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_66_reg_5174[2]_i_2_n_1
    SLICE_X103Y73        LUT4 (Prop_lut4_I3_O)        0.326    12.075 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_66_reg_5174[7]_i_14/O
                         net (fo=1, routed)           0.000    12.075    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_66_reg_5174[7]_i_14_n_1
    SLICE_X103Y73        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.625 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_66_reg_5174_reg[7]_i_3/CO[3]
                         net (fo=16, routed)          1.148    13.774    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_66_reg_5174_reg[7]_i_3_n_1
    SLICE_X105Y76        LUT3 (Prop_lut3_I1_O)        0.124    13.898 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_66_reg_5167[0]_i_1/O
                         net (fo=1, routed)           0.000    13.898    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_66_fu_1743_p3[0]
    SLICE_X105Y76        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_66_reg_5167_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.594    13.773    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/ap_clk
    SLICE_X105Y76        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_66_reg_5167_reg[0]/C
                         clock pessimism              0.229    14.002    
                         clock uncertainty           -0.169    13.833    
    SLICE_X105Y76        FDRE (Setup_fdre_C_D)        0.029    13.862    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_66_reg_5167_reg[0]
  -------------------------------------------------------------------
                         required time                         13.862    
                         arrival time                         -13.898    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (VIOLATED) :        -0.035ns  (required time - arrival time)
  Source:                 ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_reg_4964_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.807ns  (logic 3.213ns (29.730%)  route 7.594ns (70.270%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 13.777 - 11.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.852     3.146    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/ap_clk
    SLICE_X107Y68        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y68        FDRE (Prop_fdre_C_Q)         0.456     3.602 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/window_read_int_reg_reg[49]/Q
                         net (fo=8, routed)           1.294     4.896    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/tmp_9_fu_170_p4[1]
    SLICE_X104Y64        LUT4 (Prop_lut4_I1_O)        0.124     5.020 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_24/O
                         net (fo=1, routed)           0.000     5.020    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_24_n_1
    SLICE_X104Y64        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.533 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_5/CO[3]
                         net (fo=48, routed)          1.122     6.656    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_5_n_1
    SLICE_X102Y65        LUT3 (Prop_lut3_I1_O)        0.148     6.804 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_27_reg_4957[1]_i_5/O
                         net (fo=2, routed)           0.884     7.688    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_27_reg_4957[1]_i_5_n_1
    SLICE_X106Y65        LUT6 (Prop_lut6_I0_O)        0.328     8.016 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_28/O
                         net (fo=1, routed)           0.695     8.711    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_28_n_1
    SLICE_X105Y65        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.237 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_6/CO[3]
                         net (fo=16, routed)          1.608    10.845    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_6_n_1
    SLICE_X106Y67        LUT5 (Prop_lut5_I3_O)        0.154    10.999 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[1]_i_2/O
                         net (fo=4, routed)           1.059    12.058    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[1]_i_2_n_1
    SLICE_X104Y68        LUT4 (Prop_lut4_I1_O)        0.327    12.385 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_15/O
                         net (fo=1, routed)           0.000    12.385    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971[7]_i_15_n_1
    SLICE_X104Y68        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.898 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_3/CO[3]
                         net (fo=16, routed)          0.931    13.829    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln195_28_reg_4971_reg[7]_i_3_n_1
    SLICE_X104Y70        LUT3 (Prop_lut3_I1_O)        0.124    13.953 r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_reg_4964[4]_i_1/O
                         net (fo=1, routed)           0.000    13.953    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_fu_982_p3[4]
    SLICE_X104Y70        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_reg_4964_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.598    13.777    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/ap_clk
    SLICE_X104Y70        FDRE                                         r  ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_reg_4964_reg[4]/C
                         clock pessimism              0.229    14.006    
                         clock uncertainty           -0.169    13.837    
    SLICE_X104Y70        FDRE (Setup_fdre_C_D)        0.081    13.918    ov_carplate_i/top_0/inst/MedianBlur_5_U0/grp_median_5_fu_254/select_ln194_28_reg_4964_reg[4]
  -------------------------------------------------------------------
                         required time                         13.918    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                 -0.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.566%)  route 0.170ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.592     0.928    ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X8Y14          FDRE                                         r  ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.148     1.076 r  ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][4]/Q
                         net (fo=1, routed)           0.170     1.245    ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[36]
    RAMB36_X0Y3          RAMB36E1                                     r  ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.900     1.266    ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.283     0.983    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.243     1.226    ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[12].axi_rdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.187ns (48.414%)  route 0.199ns (51.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.546     0.882    ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X48Y79         FDRE                                         r  ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[12]/Q
                         net (fo=1, routed)           0.199     1.222    ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[12]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.046     1.268 r  ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[12].axi_rdata_int[12]_i_1/O
                         net (fo=1, routed)           0.000     1.268    ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[12].axi_rdata_int[12]_i_1_n_0
    SLICE_X51Y79         FDRE                                         r  ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[12].axi_rdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.809     1.175    ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X51Y79         FDRE                                         r  ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[12].axi_rdata_int_reg[12]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X51Y79         FDRE (Hold_fdre_C_D)         0.107     1.247    ov_carplate_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[12].axi_rdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.809%)  route 0.178ns (58.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.548     0.884    ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/m_axis_mm2s_aclk
    SLICE_X53Y22         FDRE                                         r  ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/Q
                         net (fo=1, routed)           0.178     1.190    ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/srst_d4
    SLICE_X45Y23         FDRE                                         r  ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.814     1.180    ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/m_axis_mm2s_aclk
    SLICE_X45Y23         FDRE                                         r  ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                         clock pessimism             -0.035     1.145    
    SLICE_X45Y23         FDRE (Hold_fdre_C_D)         0.022     1.167    ov_carplate_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 ov_carplate_i/box_0/inst/Loop_BRAM_LOOP_proc1_U0/store_V_1_fu_74_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.655%)  route 0.254ns (64.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.577     0.913    ov_carplate_i/box_0/inst/Loop_BRAM_LOOP_proc1_U0/ap_clk
    SLICE_X59Y54         FDRE                                         r  ov_carplate_i/box_0/inst/Loop_BRAM_LOOP_proc1_U0/store_V_1_fu_74_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  ov_carplate_i/box_0/inst/Loop_BRAM_LOOP_proc1_U0/store_V_1_fu_74_reg[11]/Q
                         net (fo=2, routed)           0.254     1.308    ov_carplate_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[3]
    RAMB36_X3Y11         RAMB36E1                                     r  ov_carplate_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.887     1.253    ov_carplate_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  ov_carplate_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.264     0.989    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     1.285    ov_carplate_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.899%)  route 0.157ns (55.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.638     0.974    ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X48Y100        FDRE                                         r  ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.128     1.102 r  ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.157     1.259    ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[25]
    SLICE_X50Y101        FDRE                                         r  ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.907     1.273    ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X50Y101        FDRE                                         r  ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)        -0.001     1.233    ov_carplate_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ov_carplate_i/Lenet_HLS_0/inst/Lenet_HLS_AXILiteS_s_axi_U/rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.279%)  route 0.243ns (59.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.551     0.887    ov_carplate_i/Lenet_HLS_0/inst/Lenet_HLS_AXILiteS_s_axi_U/ap_clk
    SLICE_X50Y58         FDRE                                         r  ov_carplate_i/Lenet_HLS_0/inst/Lenet_HLS_AXILiteS_s_axi_U/rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  ov_carplate_i/Lenet_HLS_0/inst/Lenet_HLS_AXILiteS_s_axi_U/rdata_reg[14]/Q
                         net (fo=1, routed)           0.243     1.294    ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X46Y62         SRLC32E                                      r  ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.820     1.186    ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y62         SRLC32E                                      r  ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.035     1.151    
    SLICE_X46Y62         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.268    ov_carplate_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 ov_carplate_i/top_0/inst/CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/quot_reg[19]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/top_0/inst/CvtColor_U0/mul_ln703_fu_576_p2__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.279ns (64.008%)  route 0.157ns (35.992%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.577     0.913    ov_carplate_i/top_0/inst/CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/ap_clk
    SLICE_X54Y50         FDRE                                         r  ov_carplate_i/top_0/inst/CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/quot_reg[19]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.164     1.077 f  ov_carplate_i/top_0/inst/CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/quot_reg[19]__0/Q
                         net (fo=3, routed)           0.157     1.233    ov_carplate_i/top_0/inst/CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/grp_fu_437_p2[19]
    SLICE_X54Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.278 r  ov_carplate_i/top_0/inst/CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/mul_ln703_fu_576_p2_i_3/O
                         net (fo=1, routed)           0.000     1.278    ov_carplate_i/top_0/inst/CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/mul_ln703_fu_576_p2_i_3_n_1
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.348 r  ov_carplate_i/top_0/inst/CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/mul_ln703_fu_576_p2_i_1/O[0]
                         net (fo=1, routed)           0.000     1.348    ov_carplate_i/top_0/inst/CvtColor_U0/p_0_in[23]
    SLICE_X54Y49         FDRE                                         r  ov_carplate_i/top_0/inst/CvtColor_U0/mul_ln703_fu_576_p2__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.851     1.217    ov_carplate_i/top_0/inst/CvtColor_U0/ap_clk
    SLICE_X54Y49         FDRE                                         r  ov_carplate_i/top_0/inst/CvtColor_U0/mul_ln703_fu_576_p2__0/C
                         clock pessimism             -0.030     1.187    
    SLICE_X54Y49         FDRE (Hold_fdre_C_D)         0.134     1.321    ov_carplate_i/top_0/inst/CvtColor_U0/mul_ln703_fu_576_p2__0
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg3_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.909%)  route 0.202ns (52.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.552     0.888    ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y53         FDRE                                         r  ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg3_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg3_reg[18]/Q
                         net (fo=1, routed)           0.202     1.231    ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/slv_reg3[18]
    SLICE_X48Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.276 r  ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.276    ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X48Y54         FDRE                                         r  ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.824     1.190    ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y54         FDRE                                         r  ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y54         FDRE (Hold_fdre_C_D)         0.092     1.247    ov_carplate_i/oled_driver_0/inst/oled_driver_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter6_dy_reg_354_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter7_dy_reg_354_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.106%)  route 0.200ns (54.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.630     0.966    ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_clk
    SLICE_X50Y134        FDRE                                         r  ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter6_dy_reg_354_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y134        FDRE (Prop_fdre_C_Q)         0.164     1.130 r  ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter6_dy_reg_354_reg[9]/Q
                         net (fo=1, routed)           0.200     1.330    ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter6_dy_reg_354[9]
    SLICE_X46Y137        FDRE                                         r  ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter7_dy_reg_354_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.906     1.272    ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_clk
    SLICE_X46Y137        FDRE                                         r  ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter7_dy_reg_354_reg[9]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X46Y137        FDRE (Hold_fdre_C_D)         0.064     1.297    ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/ap_phi_reg_pp0_iter7_dy_reg_354_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ov_carplate_i/top_0/inst/CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/top_udiv_20s_8ns_bkb_div_u_0/loop[3].divisor_tmp_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/top_0/inst/CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/top_udiv_20s_8ns_bkb_div_u_0/loop[4].divisor_tmp_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.738%)  route 0.214ns (60.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.578     0.914    ov_carplate_i/top_0/inst/CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/top_udiv_20s_8ns_bkb_div_u_0/ap_clk
    SLICE_X57Y51         FDRE                                         r  ov_carplate_i/top_0/inst/CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/top_udiv_20s_8ns_bkb_div_u_0/loop[3].divisor_tmp_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  ov_carplate_i/top_0/inst/CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/top_udiv_20s_8ns_bkb_div_u_0/loop[3].divisor_tmp_reg[4][1]/Q
                         net (fo=2, routed)           0.214     1.268    ov_carplate_i/top_0/inst/CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/top_udiv_20s_8ns_bkb_div_u_0/loop[3].divisor_tmp_reg[4]_47[1]
    SLICE_X57Y48         FDRE                                         r  ov_carplate_i/top_0/inst/CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/top_udiv_20s_8ns_bkb_div_u_0/loop[4].divisor_tmp_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.853     1.219    ov_carplate_i/top_0/inst/CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/top_udiv_20s_8ns_bkb_div_u_0/ap_clk
    SLICE_X57Y48         FDRE                                         r  ov_carplate_i/top_0/inst/CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/top_udiv_20s_8ns_bkb_div_u_0/loop[4].divisor_tmp_reg[5][1]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X57Y48         FDRE (Hold_fdre_C_D)         0.047     1.236    ov_carplate_i/top_0/inst/CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/top_udiv_20s_8ns_bkb_div_u_0/loop[4].divisor_tmp_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.500 }
Period(ns):         11.000
Sources:            { ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         11.000      7.116      DSP48_X3Y13    ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/mul_ln1118_1_reg_3249_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         11.000      7.116      DSP48_X3Y43    ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/mul_ln1118_1_reg_2173_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         11.000      7.116      DSP48_X4Y33    ov_carplate_i/top_0/inst/Resize_U0/grp_Resize_opr_linear_fu_166/mul_ln1118_5_reg_2199_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         11.000      7.116      DSP48_X2Y16    ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/mul_ln703_1_reg_2949_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         11.000      7.116      DSP48_X4Y4     ov_carplate_i/Lenet_HLS_0/inst/grp_Fullc1_Cal_fu_343/trunc_ln718_reg_545_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         11.000      7.116      DSP48_X2Y9     ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/mul_ln1118_15_reg_3269_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         11.000      7.116      DSP48_X2Y11    ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/mul_ln1118_5_reg_3199_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         11.000      7.116      DSP48_X4Y49    ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/mul_ln703_1_reg_2015_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         11.000      7.116      DSP48_X1Y6     ov_carplate_i/box_0/inst/Resize_U0/grp_Resize_opr_linear_fu_220/mul_ln1118_21_reg_3239_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         11.000      7.116      DSP48_X2Y49    ov_carplate_i/top_0/inst/Resize204_U0/grp_Resize_opr_linear_fu_166/mul_ln1118_3_reg_2178_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.500       4.250      SLICE_X6Y15    ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.500       4.250      SLICE_X6Y15    ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.500       4.250      SLICE_X6Y15    ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.500       4.250      SLICE_X6Y15    ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.500       4.250      SLICE_X6Y15    ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.500       4.250      SLICE_X6Y15    ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.500       4.250      SLICE_X6Y15    ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.500       4.250      SLICE_X6Y15    ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.500       4.250      SLICE_X6Y15    ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.500       4.250      SLICE_X6Y15    ov_carplate_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.500       4.250      SLICE_X104Y27  ov_carplate_i/Lenet_HLS_0/inst/flatten2_V_U/Lenet_HLS_flattenlbW_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.500       4.250      SLICE_X104Y27  ov_carplate_i/Lenet_HLS_0/inst/flatten2_V_U/Lenet_HLS_flattenlbW_ram_U/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.500       4.250      SLICE_X104Y27  ov_carplate_i/Lenet_HLS_0/inst/flatten2_V_U/Lenet_HLS_flattenlbW_ram_U/ram_reg_0_15_0_0__12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.500       4.250      SLICE_X104Y27  ov_carplate_i/Lenet_HLS_0/inst/flatten2_V_U/Lenet_HLS_flattenlbW_ram_U/ram_reg_0_15_0_0__14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.500       4.250      SLICE_X104Y22  ov_carplate_i/Lenet_HLS_0/inst/flatten2_V_U/Lenet_HLS_flattenlbW_ram_U/ram_reg_0_15_0_0__15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.500       4.250      SLICE_X104Y22  ov_carplate_i/Lenet_HLS_0/inst/flatten2_V_U/Lenet_HLS_flattenlbW_ram_U/ram_reg_0_15_0_0__17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.500       4.250      SLICE_X104Y22  ov_carplate_i/Lenet_HLS_0/inst/flatten2_V_U/Lenet_HLS_flattenlbW_ram_U/ram_reg_0_15_0_0__19/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.500       4.250      SLICE_X104Y22  ov_carplate_i/Lenet_HLS_0/inst/flatten2_V_U/Lenet_HLS_flattenlbW_ram_U/ram_reg_0_15_0_0__21/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.500       4.250      SLICE_X104Y26  ov_carplate_i/Lenet_HLS_0/inst/flatten2_V_U/Lenet_HLS_flattenlbW_ram_U/ram_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.500       4.250      SLICE_X104Y26  ov_carplate_i/Lenet_HLS_0/inst/flatten2_V_U/Lenet_HLS_flattenlbW_ram_U/ram_reg_0_15_0_0__5/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       37.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.900ns  (required time - arrival time)
  Source:                 ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 1.617ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 42.838 - 40.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4, routed)           1.837     3.131    ov_carplate_i/OV5640_DRIVE_0/inst/cmos_clk_i
    SLICE_X0Y7           SRL16E                                       r  ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.748 r  ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     4.748    ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[3]_srl3_n_0
    SLICE_X0Y7           FDRE                                         r  ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4, routed)           1.658    42.838    ov_carplate_i/OV5640_DRIVE_0/inst/cmos_clk_i
    SLICE_X0Y7           FDRE                                         r  ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[4]/C
                         clock pessimism              0.294    43.131    
                         clock uncertainty           -0.601    42.530    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.118    42.648    ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         42.648    
                         arrival time                          -4.748    
  -------------------------------------------------------------------
                         slack                                 37.900    

Slack (MET) :             38.257ns  (required time - arrival time)
  Source:                 ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.456ns (42.527%)  route 0.616ns (57.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 42.838 - 40.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4, routed)           1.838     3.132    ov_carplate_i/OV5640_DRIVE_0/inst/cmos_clk_i
    SLICE_X1Y3           FDRE                                         r  ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     3.588 r  ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[0]/Q
                         net (fo=1, routed)           0.616     4.204    ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg_n_0_[0]
    SLICE_X0Y7           SRL16E                                       r  ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4, routed)           1.658    42.838    ov_carplate_i/OV5640_DRIVE_0/inst/cmos_clk_i
    SLICE_X0Y7           SRL16E                                       r  ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[3]_srl3/CLK
                         clock pessimism              0.269    43.106    
                         clock uncertainty           -0.601    42.505    
    SLICE_X0Y7           SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    42.461    ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         42.461    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                 38.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.720%)  route 0.205ns (59.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4, routed)           0.625     0.961    ov_carplate_i/OV5640_DRIVE_0/inst/cmos_clk_i
    SLICE_X1Y3           FDRE                                         r  ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     1.102 r  ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[0]/Q
                         net (fo=1, routed)           0.205     1.307    ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg_n_0_[0]
    SLICE_X0Y7           SRL16E                                       r  ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4, routed)           0.894     1.260    ov_carplate_i/OV5640_DRIVE_0/inst/cmos_clk_i
    SLICE_X0Y7           SRL16E                                       r  ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[3]_srl3/CLK
                         clock pessimism             -0.284     0.976    
    SLICE_X0Y7           SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.093    ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4, routed)           0.624     0.960    ov_carplate_i/OV5640_DRIVE_0/inst/cmos_clk_i
    SLICE_X0Y7           SRL16E                                       r  ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     1.447 r  ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     1.447    ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[3]_srl3_n_0
    SLICE_X0Y7           FDRE                                         r  ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=4, routed)           0.894     1.260    ov_carplate_i/OV5640_DRIVE_0/inst/cmos_clk_i
    SLICE_X0Y7           FDRE                                         r  ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[4]/C
                         clock pessimism             -0.300     0.960    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.131     1.091    ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.357    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X1Y3      ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X0Y7      ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[4]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X0Y7      ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X0Y7      ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C      n/a            0.500         20.000      19.500     SLICE_X0Y7      ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         20.000      19.500     SLICE_X1Y3      ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         20.000      19.500     SLICE_X0Y7      ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         20.000      19.500     SLICE_X1Y3      ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X0Y7      ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X0Y7      ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         20.000      19.500     SLICE_X1Y3      ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         20.000      19.500     SLICE_X1Y3      ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         20.000      19.500     SLICE_X0Y7      ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         20.000      19.500     SLICE_X0Y7      ov_carplate_i/OV5640_DRIVE_0/inst/rst_n_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ov_carplate_clk_wiz_0_0
  To Clock:  clk_out1_ov_carplate_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_ov_carplate_clk_wiz_0_0 rise@13.468ns - clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 1.133ns (21.050%)  route 4.250ns (78.950%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 16.262 - 13.468 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         1.879     3.176    ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y45        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.518     3.694 r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          1.289     4.983    ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X112Y50        LUT5 (Prop_lut5_I3_O)        0.124     5.107 r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.286     5.393    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X112Y50        LUT2 (Prop_lut2_I1_O)        0.117     5.510 r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.771     7.281    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X106Y59        LUT4 (Prop_lut4_I2_O)        0.374     7.655 r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.903     8.559    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X104Y56        FDRE                                         r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.556    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    14.647 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    16.260    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         1.612    16.262    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X104Y56        FDRE                                         r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/C
                         clock pessimism              0.115    16.377    
                         clock uncertainty           -0.203    16.173    
    SLICE_X104Y56        FDRE (Setup_fdre_C_R)       -0.726    15.447    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_ov_carplate_clk_wiz_0_0 rise@13.468ns - clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 1.133ns (21.050%)  route 4.250ns (78.950%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 16.262 - 13.468 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         1.879     3.176    ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y45        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.518     3.694 r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          1.289     4.983    ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X112Y50        LUT5 (Prop_lut5_I3_O)        0.124     5.107 r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.286     5.393    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X112Y50        LUT2 (Prop_lut2_I1_O)        0.117     5.510 r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.771     7.281    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X106Y59        LUT4 (Prop_lut4_I2_O)        0.374     7.655 r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.903     8.559    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X104Y56        FDRE                                         r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.556    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    14.647 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    16.260    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         1.612    16.262    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X104Y56        FDRE                                         r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/C
                         clock pessimism              0.115    16.377    
                         clock uncertainty           -0.203    16.173    
    SLICE_X104Y56        FDRE (Setup_fdre_C_R)       -0.726    15.447    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_ov_carplate_clk_wiz_0_0 rise@13.468ns - clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 1.133ns (21.050%)  route 4.250ns (78.950%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 16.262 - 13.468 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         1.879     3.176    ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y45        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.518     3.694 r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          1.289     4.983    ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X112Y50        LUT5 (Prop_lut5_I3_O)        0.124     5.107 r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.286     5.393    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X112Y50        LUT2 (Prop_lut2_I1_O)        0.117     5.510 r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.771     7.281    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X106Y59        LUT4 (Prop_lut4_I2_O)        0.374     7.655 r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.903     8.559    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X104Y56        FDRE                                         r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.556    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    14.647 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    16.260    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         1.612    16.262    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X104Y56        FDRE                                         r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]/C
                         clock pessimism              0.115    16.377    
                         clock uncertainty           -0.203    16.173    
    SLICE_X104Y56        FDRE (Setup_fdre_C_R)       -0.726    15.447    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_ov_carplate_clk_wiz_0_0 rise@13.468ns - clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 1.133ns (21.050%)  route 4.250ns (78.950%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 16.262 - 13.468 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         1.879     3.176    ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y45        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.518     3.694 r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          1.289     4.983    ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X112Y50        LUT5 (Prop_lut5_I3_O)        0.124     5.107 r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.286     5.393    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X112Y50        LUT2 (Prop_lut2_I1_O)        0.117     5.510 r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.771     7.281    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X106Y59        LUT4 (Prop_lut4_I2_O)        0.374     7.655 r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.903     8.559    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X104Y56        FDRE                                         r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.556    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    14.647 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    16.260    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         1.612    16.262    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X104Y56        FDRE                                         r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]/C
                         clock pessimism              0.115    16.377    
                         clock uncertainty           -0.203    16.173    
    SLICE_X104Y56        FDRE (Setup_fdre_C_R)       -0.726    15.447    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.891ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_ov_carplate_clk_wiz_0_0 rise@13.468ns - clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 1.574ns (25.093%)  route 4.699ns (74.907%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 16.351 - 13.468 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         1.830     3.127    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X5Y11         RAMB36E1                                     r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.882     4.009 f  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=11, routed)          1.839     5.848    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/dout[25]
    SLICE_X113Y46        LUT2 (Prop_lut2_I0_O)        0.118     5.966 f  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/FSM_sequential_state[3]_i_14/O
                         net (fo=6, routed)           1.384     7.350    ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]_0
    SLICE_X113Y48        LUT6 (Prop_lut6_I0_O)        0.326     7.676 r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_13/O
                         net (fo=2, routed)           0.820     8.496    ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[3]_i_13_n_0
    SLICE_X112Y47        LUT6 (Prop_lut6_I1_O)        0.124     8.620 r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.656     9.276    ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_2_n_0
    SLICE_X113Y47        LUT6 (Prop_lut6_I0_O)        0.124     9.400 r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.400    ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_1_n_0
    SLICE_X113Y47        FDSE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.556    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    14.647 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    16.260    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         1.700    16.351    ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X113Y47        FDSE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.115    16.465    
                         clock uncertainty           -0.203    16.262    
    SLICE_X113Y47        FDSE (Setup_fdse_C_D)        0.029    16.291    ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         16.291    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  6.891    

Slack (MET) :             6.891ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_ov_carplate_clk_wiz_0_0 rise@13.468ns - clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 1.133ns (21.062%)  route 4.246ns (78.938%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 16.261 - 13.468 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         1.879     3.176    ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y45        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.518     3.694 r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          1.289     4.983    ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X112Y50        LUT5 (Prop_lut5_I3_O)        0.124     5.107 r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.286     5.393    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X112Y50        LUT2 (Prop_lut2_I1_O)        0.117     5.510 r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.771     7.281    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X106Y59        LUT4 (Prop_lut4_I2_O)        0.374     7.655 r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.900     8.555    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X104Y57        FDRE                                         r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.556    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    14.647 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    16.260    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         1.611    16.261    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X104Y57        FDRE                                         r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/C
                         clock pessimism              0.115    16.376    
                         clock uncertainty           -0.203    16.172    
    SLICE_X104Y57        FDRE (Setup_fdre_C_R)       -0.726    15.446    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.446    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  6.891    

Slack (MET) :             6.891ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_ov_carplate_clk_wiz_0_0 rise@13.468ns - clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 1.133ns (21.062%)  route 4.246ns (78.938%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 16.261 - 13.468 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         1.879     3.176    ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y45        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.518     3.694 r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          1.289     4.983    ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X112Y50        LUT5 (Prop_lut5_I3_O)        0.124     5.107 r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.286     5.393    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X112Y50        LUT2 (Prop_lut2_I1_O)        0.117     5.510 r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.771     7.281    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X106Y59        LUT4 (Prop_lut4_I2_O)        0.374     7.655 r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.900     8.555    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X104Y57        FDRE                                         r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.556    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    14.647 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    16.260    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         1.611    16.261    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X104Y57        FDRE                                         r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/C
                         clock pessimism              0.115    16.376    
                         clock uncertainty           -0.203    16.172    
    SLICE_X104Y57        FDRE (Setup_fdre_C_R)       -0.726    15.446    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.446    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  6.891    

Slack (MET) :             6.891ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_ov_carplate_clk_wiz_0_0 rise@13.468ns - clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 1.133ns (21.062%)  route 4.246ns (78.938%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 16.261 - 13.468 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         1.879     3.176    ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y45        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.518     3.694 r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          1.289     4.983    ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X112Y50        LUT5 (Prop_lut5_I3_O)        0.124     5.107 r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.286     5.393    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X112Y50        LUT2 (Prop_lut2_I1_O)        0.117     5.510 r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.771     7.281    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X106Y59        LUT4 (Prop_lut4_I2_O)        0.374     7.655 r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.900     8.555    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X104Y57        FDRE                                         r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.556    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    14.647 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    16.260    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         1.611    16.261    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X104Y57        FDRE                                         r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[6]/C
                         clock pessimism              0.115    16.376    
                         clock uncertainty           -0.203    16.172    
    SLICE_X104Y57        FDRE (Setup_fdre_C_R)       -0.726    15.446    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.446    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  6.891    

Slack (MET) :             6.891ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_ov_carplate_clk_wiz_0_0 rise@13.468ns - clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 1.133ns (21.062%)  route 4.246ns (78.938%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 16.261 - 13.468 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         1.879     3.176    ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y45        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.518     3.694 r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          1.289     4.983    ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X112Y50        LUT5 (Prop_lut5_I3_O)        0.124     5.107 r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.286     5.393    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X112Y50        LUT2 (Prop_lut2_I1_O)        0.117     5.510 r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.771     7.281    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X106Y59        LUT4 (Prop_lut4_I2_O)        0.374     7.655 r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.900     8.555    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X104Y57        FDRE                                         r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.556    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    14.647 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    16.260    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         1.611    16.261    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X104Y57        FDRE                                         r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]/C
                         clock pessimism              0.115    16.376    
                         clock uncertainty           -0.203    16.172    
    SLICE_X104Y57        FDRE (Setup_fdre_C_R)       -0.726    15.446    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.446    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  6.891    

Slack (MET) :             7.032ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_ov_carplate_clk_wiz_0_0 rise@13.468ns - clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 1.133ns (21.628%)  route 4.105ns (78.372%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 16.261 - 13.468 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         1.879     3.176    ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X112Y45        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.518     3.694 r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          1.289     4.983    ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X112Y50        LUT5 (Prop_lut5_I3_O)        0.124     5.107 r  ov_carplate_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.286     5.393    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X112Y50        LUT2 (Prop_lut2_I1_O)        0.117     5.510 r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.771     7.281    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X106Y59        LUT4 (Prop_lut4_I2_O)        0.374     7.655 r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.759     8.414    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X104Y58        FDRE                                         r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    PS7_X0Y0             PS7                          0.000    13.468 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.556    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    14.647 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    16.260    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    12.834 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    14.559    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.650 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         1.611    16.261    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X104Y58        FDRE                                         r  ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/C
                         clock pessimism              0.115    16.376    
                         clock uncertainty           -0.203    16.172    
    SLICE_X104Y58        FDRE (Setup_fdre_C_R)       -0.726    15.446    ov_carplate_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.446    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  7.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns - clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         0.612     0.950    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X97Y47         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y47         FDRE (Prop_fdre_C_Q)         0.141     1.091 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     1.146    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X97Y47         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         0.882     1.250    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X97Y47         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.300     0.949    
    SLICE_X97Y47         FDRE (Hold_fdre_C_D)         0.076     1.025    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns - clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         0.611     0.949    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X91Y47         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y47         FDRE (Prop_fdre_C_Q)         0.141     1.090 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.145    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff[0]
    SLICE_X91Y47         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         0.880     1.248    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X91Y47         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.299     0.948    
    SLICE_X91Y47         FDRE (Hold_fdre_C_D)         0.075     1.023    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns - clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         0.609     0.947    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X95Y53         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         FDRE (Prop_fdre_C_Q)         0.141     1.088 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.143    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][0]
    SLICE_X95Y53         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         0.879     1.247    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X95Y53         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.300     0.947    
    SLICE_X95Y53         FDRE (Hold_fdre_C_D)         0.075     1.022    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns - clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         0.610     0.948    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X103Y53        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y53        FDRE (Prop_fdre_C_Q)         0.141     1.089 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056     1.144    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][10]
    SLICE_X103Y53        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         0.880     1.248    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X103Y53        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.300     0.948    
    SLICE_X103Y53        FDRE (Hold_fdre_C_D)         0.075     1.023    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns - clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         0.610     0.948    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X95Y52         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y52         FDRE (Prop_fdre_C_Q)         0.141     1.089 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     1.144    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][1]
    SLICE_X95Y52         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         0.880     1.248    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X95Y52         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.300     0.948    
    SLICE_X95Y52         FDRE (Hold_fdre_C_D)         0.075     1.023    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns - clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         0.612     0.950    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X97Y49         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y49         FDRE (Prop_fdre_C_Q)         0.141     1.091 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     1.146    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][2]
    SLICE_X97Y49         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         0.882     1.250    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X97Y49         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.300     0.949    
    SLICE_X97Y49         FDRE (Hold_fdre_C_D)         0.075     1.025    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns - clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         0.610     0.948    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X95Y51         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y51         FDRE (Prop_fdre_C_Q)         0.141     1.089 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     1.144    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][3]
    SLICE_X95Y51         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         0.880     1.248    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X95Y51         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.300     0.948    
    SLICE_X95Y51         FDRE (Hold_fdre_C_D)         0.075     1.023    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns - clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         0.613     0.951    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X103Y48        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y48        FDRE (Prop_fdre_C_Q)         0.141     1.092 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     1.147    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][4]
    SLICE_X103Y48        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         0.883     1.251    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X103Y48        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.300     0.951    
    SLICE_X103Y48        FDRE (Hold_fdre_C_D)         0.075     1.026    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns - clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         0.611     0.949    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X103Y50        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDRE (Prop_fdre_C_Q)         0.141     1.090 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     1.145    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][8]
    SLICE_X103Y50        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         0.881     1.249    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X103Y50        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.300     0.949    
    SLICE_X103Y50        FDRE (Hold_fdre_C_D)         0.075     1.024    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns - clk_out1_ov_carplate_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         0.610     0.948    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y56        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y56        FDRE (Prop_fdre_C_Q)         0.141     1.089 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     1.144    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][9]
    SLICE_X101Y56        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov_carplate_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    ov_carplate_i/clk_wiz_0/inst/clk_in1_ov_carplate_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    ov_carplate_i/clk_wiz_0/inst/clk_out1_ov_carplate_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  ov_carplate_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=503, routed)         0.880     1.248    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y56        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.300     0.948    
    SLICE_X101Y56        FDRE (Hold_fdre_C_D)         0.075     1.023    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ov_carplate_clk_wiz_0_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.468      10.892     RAMB36_X5Y11     ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    ov_carplate_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         13.468      11.314     DSP48_X3Y26      ov_carplate_i/hdmi_display_0/inst/my_colour_space_conversion/mult_r1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         13.468      11.314     DSP48_X4Y26      ov_carplate_i/hdmi_display_0/inst/my_colour_space_conversion/mult_r2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         13.468      11.314     DSP48_X3Y28      ov_carplate_i/hdmi_display_0/inst/my_colour_space_conversion/mult_b1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         13.468      11.314     DSP48_X4Y28      ov_carplate_i/hdmi_display_0/inst/my_colour_space_conversion/mult_b2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         13.468      11.314     DSP48_X3Y27      ov_carplate_i/hdmi_display_0/inst/my_colour_space_conversion/mult_g1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         13.468      11.314     DSP48_X4Y27      ov_carplate_i/hdmi_display_0/inst/my_colour_space_conversion/mult_g2/CLK
Min Period        n/a     ODDR/C              n/a            1.474         13.468      11.994     OLOGIC_X1Y16     ov_carplate_i/hdmi_display_0/inst/my_hdmi_ddr_output/inst_generate[0].ODDR_hdmi_d/C
Min Period        n/a     ODDR/C              n/a            1.474         13.468      11.994     OLOGIC_X1Y7      ov_carplate_i/hdmi_display_0/inst/my_hdmi_ddr_output/inst_generate[1].ODDR_hdmi_d/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X112Y58    ov_carplate_i/hdmi_display_0/inst/my_colour_space_conversion/de_delay_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X112Y55    ov_carplate_i/hdmi_display_0/inst/my_colour_space_conversion/vsync_out_r_reg_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X112Y55    ov_carplate_i/hdmi_display_0/inst/my_colour_space_conversion/hsync_out_r_reg_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X112Y58    ov_carplate_i/hdmi_display_0/inst/my_colour_space_conversion/de_delay_reg[3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X112Y55    ov_carplate_i/hdmi_display_0/inst/my_colour_space_conversion/vsync_out_r_reg_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X112Y55    ov_carplate_i/hdmi_display_0/inst/my_colour_space_conversion/hsync_out_r_reg_srl6/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X102Y63    ov_carplate_i/hdmi_display_0/inst/my_convert_444_422/b2_out_r_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X101Y65    ov_carplate_i/hdmi_display_0/inst/my_convert_444_422/g2_out_r_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X101Y65    ov_carplate_i/hdmi_display_0/inst/my_convert_444_422/g2_out_r_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X101Y65    ov_carplate_i/hdmi_display_0/inst/my_convert_444_422/g2_out_r_reg[8]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X112Y55    ov_carplate_i/hdmi_display_0/inst/my_colour_space_conversion/vsync_out_r_reg_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X112Y55    ov_carplate_i/hdmi_display_0/inst/my_colour_space_conversion/hsync_out_r_reg_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X112Y55    ov_carplate_i/hdmi_display_0/inst/my_colour_space_conversion/vsync_out_r_reg_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X112Y58    ov_carplate_i/hdmi_display_0/inst/my_colour_space_conversion/de_delay_reg[3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X112Y58    ov_carplate_i/hdmi_display_0/inst/my_colour_space_conversion/de_delay_reg[3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X112Y55    ov_carplate_i/hdmi_display_0/inst/my_colour_space_conversion/hsync_out_r_reg_srl6/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y40    ov_carplate_i/hdmi_display_0/inst/my_colour_space_conversion/y_out_r_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X96Y17     ov_carplate_i/hdmi_display_0/inst/my_colour_space_conversion/y_out_r_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y46    ov_carplate_i/hdmi_display_0/inst/my_colour_space_conversion/y_out_r_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X96Y17     ov_carplate_i/hdmi_display_0/inst/my_colour_space_conversion/y_out_r_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ov_carplate_clk_wiz_0_0
  To Clock:  clk_out2_ov_carplate_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_ov_carplate_clk_wiz_0_0
Waveform(ns):       { 3.367 10.101 }
Period(ns):         13.468
Sources:            { ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y1    ov_carplate_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ov_carplate_clk_wiz_0_0
  To Clock:  clkfbout_ov_carplate_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ov_carplate_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    ov_carplate_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  ov_carplate_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      998.668ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.668ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.067ns  (logic 0.478ns (44.813%)  route 0.589ns (55.187%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE                         0.000     0.000 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.589     1.067    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X7Y0           FDRE                                         r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X7Y0           FDRE (Setup_fdre_C_D)       -0.265   999.735    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.735    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                998.668    

Slack (MET) :             998.814ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.922ns  (logic 0.478ns (51.816%)  route 0.444ns (48.184%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE                         0.000     0.000 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.444     0.922    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X3Y1           FDRE                                         r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X3Y1           FDRE (Setup_fdre_C_D)       -0.264   999.736    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.736    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                998.814    

Slack (MET) :             998.902ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.002ns  (logic 0.518ns (51.672%)  route 0.484ns (48.328%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE                         0.000     0.000 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.484     1.002    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X3Y1           FDRE                                         r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X3Y1           FDRE (Setup_fdre_C_D)       -0.095   999.905    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                998.902    

Slack (MET) :             998.911ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.869ns  (logic 0.419ns (48.232%)  route 0.450ns (51.768%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE                         0.000     0.000 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.450     0.869    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X6Y1           FDRE                                         r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X6Y1           FDRE (Setup_fdre_C_D)       -0.220   999.780    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.780    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                998.911    

Slack (MET) :             999.019ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.713ns  (logic 0.419ns (58.802%)  route 0.294ns (41.198%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE                         0.000     0.000 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.294     0.713    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X7Y1           FDRE                                         r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X7Y1           FDRE (Setup_fdre_C_D)       -0.268   999.732    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                999.019    

Slack (MET) :             999.045ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.908ns  (logic 0.456ns (50.203%)  route 0.452ns (49.797%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE                         0.000     0.000 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.452     0.908    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X8Y0           FDRE                                         r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X8Y0           FDRE (Setup_fdre_C_D)       -0.047   999.953    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.953    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                999.045    

Slack (MET) :             999.048ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.732ns  (logic 0.419ns (57.216%)  route 0.313ns (42.784%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE                         0.000     0.000 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.313     0.732    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X8Y0           FDRE                                         r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X8Y0           FDRE (Setup_fdre_C_D)       -0.220   999.780    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.780    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                999.048    

Slack (MET) :             999.054ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.901ns  (logic 0.456ns (50.608%)  route 0.445ns (49.392%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE                         0.000     0.000 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.445     0.901    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X6Y1           FDRE                                         r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X6Y1           FDRE (Setup_fdre_C_D)       -0.045   999.955    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.955    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                999.054    

Slack (MET) :             999.154ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.751ns  (logic 0.456ns (60.705%)  route 0.295ns (39.295%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE                         0.000     0.000 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.295     0.751    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X7Y1           FDRE                                         r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X7Y1           FDRE (Setup_fdre_C_D)       -0.095   999.905    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                999.154    

Slack (MET) :             999.233ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.672ns  (logic 0.518ns (77.071%)  route 0.154ns (22.929%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE                         0.000     0.000 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.154     0.672    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X7Y0           FDRE                                         r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X7Y0           FDRE (Setup_fdre_C_D)       -0.095   999.905    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                999.233    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ov_carplate_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.096ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.096ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.277ns  (logic 0.518ns (40.566%)  route 0.759ns (59.434%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y57                                     0.000     0.000 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X100Y57        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.759     1.277    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X99Y57         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X99Y57         FDRE (Setup_fdre_C_D)       -0.095    13.373    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -1.277    
  -------------------------------------------------------------------
                         slack                                 12.096    

Slack (MET) :             12.131ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.119ns  (logic 0.478ns (42.726%)  route 0.641ns (57.274%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y57                                     0.000     0.000 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X100Y57        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.641     1.119    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X100Y58        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X100Y58        FDRE (Setup_fdre_C_D)       -0.218    13.250    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.250    
                         arrival time                          -1.119    
  -------------------------------------------------------------------
                         slack                                 12.131    

Slack (MET) :             12.182ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.016ns  (logic 0.419ns (41.237%)  route 0.597ns (58.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y56                                     0.000     0.000 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X101Y56        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.597     1.016    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X97Y60         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X97Y60         FDRE (Setup_fdre_C_D)       -0.270    13.198    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.198    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                 12.182    

Slack (MET) :             12.187ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.059ns  (logic 0.478ns (45.140%)  route 0.581ns (54.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y57                                     0.000     0.000 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X100Y57        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.581     1.059    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X98Y57         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X98Y57         FDRE (Setup_fdre_C_D)       -0.222    13.246    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                 12.187    

Slack (MET) :             12.189ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.009ns  (logic 0.419ns (41.524%)  route 0.590ns (58.476%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y55                                      0.000     0.000 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X95Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.590     1.009    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X97Y57         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X97Y57         FDRE (Setup_fdre_C_D)       -0.270    13.198    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.198    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 12.189    

Slack (MET) :             12.218ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.157ns  (logic 0.518ns (44.786%)  route 0.639ns (55.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y57                                     0.000     0.000 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X100Y57        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.639     1.157    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X99Y57         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X99Y57         FDRE (Setup_fdre_C_D)       -0.093    13.375    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                          -1.157    
  -------------------------------------------------------------------
                         slack                                 12.218    

Slack (MET) :             12.289ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        0.914ns  (logic 0.478ns (52.297%)  route 0.436ns (47.703%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y57                                     0.000     0.000 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X100Y57        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.436     0.914    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X97Y57         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X97Y57         FDRE (Setup_fdre_C_D)       -0.265    13.203    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         13.203    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                 12.289    

Slack (MET) :             12.332ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.089ns  (logic 0.456ns (41.864%)  route 0.633ns (58.136%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y55                                      0.000     0.000 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X95Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.633     1.089    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X94Y56         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X94Y56         FDRE (Setup_fdre_C_D)       -0.047    13.421    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                 12.332    

Slack (MET) :             12.378ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.045ns  (logic 0.456ns (43.629%)  route 0.589ns (56.371%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y56                                     0.000     0.000 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X101Y56        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.589     1.045    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X94Y56         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X94Y56         FDRE (Setup_fdre_C_D)       -0.045    13.423    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.423    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                 12.378    

Slack (MET) :             12.449ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        0.972ns  (logic 0.518ns (53.275%)  route 0.454ns (46.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y57                                     0.000     0.000 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X100Y57        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.454     0.972    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X98Y57         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X98Y57         FDRE (Setup_fdre_C_D)       -0.047    13.421    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                 12.449    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ov_carplate_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.537ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.537ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (MaxDelay Path 11.000ns)
  Data Path Delay:        1.195ns  (logic 0.419ns (35.076%)  route 0.776ns (64.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y54                                     0.000     0.000 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X103Y54        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.776     1.195    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X106Y49        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.000    11.000    
    SLICE_X106Y49        FDRE (Setup_fdre_C_D)       -0.268    10.732    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  9.537    

Slack (MET) :             9.697ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (MaxDelay Path 11.000ns)
  Data Path Delay:        1.208ns  (logic 0.456ns (37.749%)  route 0.752ns (62.251%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y51                                      0.000     0.000 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X97Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.752     1.208    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[2]
    SLICE_X97Y49         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.000    11.000    
    SLICE_X97Y49         FDRE (Setup_fdre_C_D)       -0.095    10.905    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.905    
                         arrival time                          -1.208    
  -------------------------------------------------------------------
                         slack                                  9.697    

Slack (MET) :             9.711ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (MaxDelay Path 11.000ns)
  Data Path Delay:        1.071ns  (logic 0.478ns (44.636%)  route 0.593ns (55.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51                                     0.000     0.000 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X104Y51        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.593     1.071    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X104Y47        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.000    11.000    
    SLICE_X104Y47        FDRE (Setup_fdre_C_D)       -0.218    10.782    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.782    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  9.711    

Slack (MET) :             9.712ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (MaxDelay Path 11.000ns)
  Data Path Delay:        1.018ns  (logic 0.419ns (41.168%)  route 0.599ns (58.832%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y51                                      0.000     0.000 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X97Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.599     1.018    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X95Y52         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.000    11.000    
    SLICE_X95Y52         FDRE (Setup_fdre_C_D)       -0.270    10.730    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.730    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                  9.712    

Slack (MET) :             9.712ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (MaxDelay Path 11.000ns)
  Data Path Delay:        1.016ns  (logic 0.478ns (47.058%)  route 0.538ns (52.942%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51                                     0.000     0.000 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X104Y51        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.538     1.016    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X106Y50        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.000    11.000    
    SLICE_X106Y50        FDRE (Setup_fdre_C_D)       -0.272    10.728    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.728    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                  9.712    

Slack (MET) :             9.714ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (MaxDelay Path 11.000ns)
  Data Path Delay:        1.193ns  (logic 0.518ns (43.424%)  route 0.675ns (56.576%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50                                     0.000     0.000 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X108Y50        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.675     1.193    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X106Y49        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.000    11.000    
    SLICE_X106Y49        FDRE (Setup_fdre_C_D)       -0.093    10.907    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                  9.714    

Slack (MET) :             9.716ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (MaxDelay Path 11.000ns)
  Data Path Delay:        1.189ns  (logic 0.518ns (43.580%)  route 0.671ns (56.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51                                     0.000     0.000 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X104Y51        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.671     1.189    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X107Y51        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.000    11.000    
    SLICE_X107Y51        FDRE (Setup_fdre_C_D)       -0.095    10.905    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.905    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                  9.716    

Slack (MET) :             9.744ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (MaxDelay Path 11.000ns)
  Data Path Delay:        1.034ns  (logic 0.419ns (40.523%)  route 0.615ns (59.477%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y54                                     0.000     0.000 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X103Y54        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.615     1.034    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X104Y53        FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.000    11.000    
    SLICE_X104Y53        FDRE (Setup_fdre_C_D)       -0.222    10.778    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         10.778    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  9.744    

Slack (MET) :             9.748ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (MaxDelay Path 11.000ns)
  Data Path Delay:        1.032ns  (logic 0.419ns (40.601%)  route 0.613ns (59.399%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y51                                      0.000     0.000 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X97Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.613     1.032    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X98Y47         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.000    11.000    
    SLICE_X98Y47         FDRE (Setup_fdre_C_D)       -0.220    10.780    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.780    
                         arrival time                          -1.032    
  -------------------------------------------------------------------
                         slack                                  9.748    

Slack (MET) :             9.754ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov_carplate_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_ov_carplate_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (MaxDelay Path 11.000ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.842%)  route 0.607ns (59.158%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y51                                      0.000     0.000 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X97Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.607     1.026    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X98Y47         FDRE                                         r  ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.000    11.000    
    SLICE_X98Y47         FDRE (Setup_fdre_C_D)       -0.220    10.780    ov_carplate_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.780    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                  9.754    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.623ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.047ns  (required time - arrival time)
  Source:                 ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.773ns (22.746%)  route 2.625ns (77.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 13.840 - 11.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.756     3.050    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y44          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDPE (Prop_fdpe_C_Q)         0.478     3.528 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.007     4.535    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.295     4.830 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.618     6.448    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y47          FDCE                                         f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.660    13.840    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y47          FDCE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.230    14.069    
                         clock uncertainty           -0.169    13.900    
    SLICE_X1Y47          FDCE (Recov_fdce_C_CLR)     -0.405    13.495    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.495    
                         arrival time                          -6.448    
  -------------------------------------------------------------------
                         slack                                  7.047    

Slack (MET) :             7.047ns  (required time - arrival time)
  Source:                 ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.773ns (22.746%)  route 2.625ns (77.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 13.840 - 11.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.756     3.050    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y44          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDPE (Prop_fdpe_C_Q)         0.478     3.528 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.007     4.535    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.295     4.830 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.618     6.448    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y47          FDCE                                         f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.660    13.840    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y47          FDCE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.230    14.069    
                         clock uncertainty           -0.169    13.900    
    SLICE_X1Y47          FDCE (Recov_fdce_C_CLR)     -0.405    13.495    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.495    
                         arrival time                          -6.448    
  -------------------------------------------------------------------
                         slack                                  7.047    

Slack (MET) :             7.047ns  (required time - arrival time)
  Source:                 ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.773ns (22.746%)  route 2.625ns (77.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 13.840 - 11.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.756     3.050    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y44          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDPE (Prop_fdpe_C_Q)         0.478     3.528 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.007     4.535    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.295     4.830 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.618     6.448    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y47          FDCE                                         f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.660    13.840    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y47          FDCE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.230    14.069    
                         clock uncertainty           -0.169    13.900    
    SLICE_X1Y47          FDCE (Recov_fdce_C_CLR)     -0.405    13.495    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.495    
                         arrival time                          -6.448    
  -------------------------------------------------------------------
                         slack                                  7.047    

Slack (MET) :             7.184ns  (required time - arrival time)
  Source:                 ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.773ns (23.712%)  route 2.487ns (76.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 13.839 - 11.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.756     3.050    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y44          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDPE (Prop_fdpe_C_Q)         0.478     3.528 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.007     4.535    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.295     4.830 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.480     6.310    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y46          FDCE                                         f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.659    13.839    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y46          FDCE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.230    14.068    
                         clock uncertainty           -0.169    13.899    
    SLICE_X1Y46          FDCE (Recov_fdce_C_CLR)     -0.405    13.494    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  7.184    

Slack (MET) :             7.184ns  (required time - arrival time)
  Source:                 ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.773ns (23.712%)  route 2.487ns (76.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 13.839 - 11.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.756     3.050    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y44          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDPE (Prop_fdpe_C_Q)         0.478     3.528 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.007     4.535    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.295     4.830 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.480     6.310    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y46          FDCE                                         f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.659    13.839    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y46          FDCE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.230    14.068    
                         clock uncertainty           -0.169    13.899    
    SLICE_X1Y46          FDCE (Recov_fdce_C_CLR)     -0.405    13.494    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  7.184    

Slack (MET) :             7.184ns  (required time - arrival time)
  Source:                 ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.773ns (23.712%)  route 2.487ns (76.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 13.839 - 11.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.756     3.050    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y44          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDPE (Prop_fdpe_C_Q)         0.478     3.528 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.007     4.535    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.295     4.830 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.480     6.310    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y46          FDCE                                         f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.659    13.839    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y46          FDCE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.230    14.068    
                         clock uncertainty           -0.169    13.899    
    SLICE_X1Y46          FDCE (Recov_fdce_C_CLR)     -0.405    13.494    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  7.184    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.773ns (23.712%)  route 2.487ns (76.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 13.839 - 11.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.756     3.050    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y44          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDPE (Prop_fdpe_C_Q)         0.478     3.528 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.007     4.535    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.295     4.830 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.480     6.310    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y46          FDPE                                         f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.659    13.839    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y46          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.230    14.068    
                         clock uncertainty           -0.169    13.899    
    SLICE_X1Y46          FDPE (Recov_fdpe_C_PRE)     -0.359    13.540    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.540    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.773ns (23.712%)  route 2.487ns (76.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 13.839 - 11.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.756     3.050    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y44          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDPE (Prop_fdpe_C_Q)         0.478     3.528 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.007     4.535    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.295     4.830 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.480     6.310    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y46          FDPE                                         f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.659    13.839    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y46          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.230    14.068    
                         clock uncertainty           -0.169    13.899    
    SLICE_X1Y46          FDPE (Recov_fdpe_C_PRE)     -0.359    13.540    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         13.540    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.773ns (23.712%)  route 2.487ns (76.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 13.839 - 11.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.756     3.050    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y44          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDPE (Prop_fdpe_C_Q)         0.478     3.528 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.007     4.535    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.295     4.830 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.480     6.310    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y46          FDPE                                         f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.659    13.839    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y46          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.230    14.068    
                         clock uncertainty           -0.169    13.899    
    SLICE_X1Y46          FDPE (Recov_fdpe_C_PRE)     -0.359    13.540    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.540    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.773ns (23.712%)  route 2.487ns (76.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 13.839 - 11.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.756     3.050    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y44          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDPE (Prop_fdpe_C_Q)         0.478     3.528 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.007     4.535    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.295     4.830 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.480     6.310    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y46          FDPE                                         f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       1.659    13.839    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y46          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.230    14.068    
                         clock uncertainty           -0.169    13.899    
    SLICE_X1Y46          FDPE (Recov_fdpe_C_PRE)     -0.359    13.540    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         13.540    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  7.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.226ns (39.502%)  route 0.346ns (60.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.625     0.961    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y45          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.089 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.151     1.240    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y46          LUT3 (Prop_lut3_I2_O)        0.098     1.338 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.195     1.533    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X2Y46          FDCE                                         f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.895     1.261    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y46          FDCE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.284     0.977    
    SLICE_X2Y46          FDCE (Remov_fdce_C_CLR)     -0.067     0.910    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.226ns (39.502%)  route 0.346ns (60.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.625     0.961    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y45          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.089 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.151     1.240    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y46          LUT3 (Prop_lut3_I2_O)        0.098     1.338 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.195     1.533    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X2Y46          FDCE                                         f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.895     1.261    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y46          FDCE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.284     0.977    
    SLICE_X2Y46          FDCE (Remov_fdce_C_CLR)     -0.067     0.910    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.226ns (39.502%)  route 0.346ns (60.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.625     0.961    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y45          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.089 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.151     1.240    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y46          LUT3 (Prop_lut3_I2_O)        0.098     1.338 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.195     1.533    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y46          FDPE                                         f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.895     1.261    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y46          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.284     0.977    
    SLICE_X2Y46          FDPE (Remov_fdpe_C_PRE)     -0.071     0.906    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.226ns (39.502%)  route 0.346ns (60.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.625     0.961    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y45          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.089 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.151     1.240    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y46          LUT3 (Prop_lut3_I2_O)        0.098     1.338 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.195     1.533    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y46          FDPE                                         f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.895     1.261    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y46          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.284     0.977    
    SLICE_X2Y46          FDPE (Remov_fdpe_C_PRE)     -0.071     0.906    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.226ns (38.896%)  route 0.355ns (61.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.625     0.961    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y45          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.089 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.151     1.240    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y46          LUT3 (Prop_lut3_I2_O)        0.098     1.338 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.204     1.542    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y44          FDCE                                         f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.895     1.261    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y44          FDCE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.284     0.977    
    SLICE_X0Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.910    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.226ns (38.896%)  route 0.355ns (61.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.625     0.961    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y45          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.089 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.151     1.240    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y46          LUT3 (Prop_lut3_I2_O)        0.098     1.338 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.204     1.542    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y44          FDCE                                         f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.895     1.261    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y44          FDCE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.284     0.977    
    SLICE_X0Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.910    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.226ns (38.896%)  route 0.355ns (61.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.625     0.961    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y45          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.089 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.151     1.240    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y46          LUT3 (Prop_lut3_I2_O)        0.098     1.338 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.204     1.542    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y44          FDCE                                         f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.895     1.261    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y44          FDCE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.284     0.977    
    SLICE_X0Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.910    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.226ns (38.896%)  route 0.355ns (61.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.625     0.961    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y45          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.089 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.151     1.240    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y46          LUT3 (Prop_lut3_I2_O)        0.098     1.338 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.204     1.542    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y44          FDCE                                         f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.895     1.261    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y44          FDCE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.284     0.977    
    SLICE_X0Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.910    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.226ns (38.896%)  route 0.355ns (61.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.625     0.961    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y45          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.089 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.151     1.240    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y46          LUT3 (Prop_lut3_I2_O)        0.098     1.338 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.204     1.542    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y44          FDCE                                         f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.895     1.261    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y44          FDCE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.284     0.977    
    SLICE_X0Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.910    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.226ns (38.896%)  route 0.355ns (61.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.625     0.961    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y45          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.089 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.151     1.240    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y46          LUT3 (Prop_lut3_I2_O)        0.098     1.338 f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.204     1.542    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y44          FDPE                                         f  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov_carplate_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov_carplate_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov_carplate_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49639, routed)       0.895     1.261    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y44          FDPE                                         r  ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.284     0.977    
    SLICE_X0Y44          FDPE (Remov_fdpe_C_PRE)     -0.071     0.906    ov_carplate_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.636    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_fpga_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        9.582ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.582ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (MaxDelay Path 11.000ns)
  Data Path Delay:        1.146ns  (logic 0.478ns (41.705%)  route 0.668ns (58.295%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2                                        0.000     0.000 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.668     1.146    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X5Y1           FDRE                                         r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.000    11.000    
    SLICE_X5Y1           FDRE (Setup_fdre_C_D)       -0.272    10.728    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.728    
                         arrival time                          -1.146    
  -------------------------------------------------------------------
                         slack                                  9.582    

Slack (MET) :             9.630ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (MaxDelay Path 11.000ns)
  Data Path Delay:        1.151ns  (logic 0.478ns (41.522%)  route 0.673ns (58.478%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2                                        0.000     0.000 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.673     1.151    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X6Y3           FDRE                                         r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.000    11.000    
    SLICE_X6Y3           FDRE (Setup_fdre_C_D)       -0.219    10.781    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.781    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  9.630    

Slack (MET) :             9.702ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (MaxDelay Path 11.000ns)
  Data Path Delay:        1.079ns  (logic 0.478ns (44.288%)  route 0.601ns (55.712%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2                                        0.000     0.000 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.601     1.079    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X6Y3           FDRE                                         r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.000    11.000    
    SLICE_X6Y3           FDRE (Setup_fdre_C_D)       -0.219    10.781    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         10.781    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                  9.702    

Slack (MET) :             9.746ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (MaxDelay Path 11.000ns)
  Data Path Delay:        1.207ns  (logic 0.518ns (42.921%)  route 0.689ns (57.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2                                        0.000     0.000 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.689     1.207    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X6Y0           FDRE                                         r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.000    11.000    
    SLICE_X6Y0           FDRE (Setup_fdre_C_D)       -0.047    10.953    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                  9.746    

Slack (MET) :             9.761ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (MaxDelay Path 11.000ns)
  Data Path Delay:        1.192ns  (logic 0.518ns (43.441%)  route 0.674ns (56.559%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2                                        0.000     0.000 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.674     1.192    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X4Y0           FDRE                                         r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.000    11.000    
    SLICE_X4Y0           FDRE (Setup_fdre_C_D)       -0.047    10.953    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                  9.761    

Slack (MET) :             9.774ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (MaxDelay Path 11.000ns)
  Data Path Delay:        1.008ns  (logic 0.478ns (47.413%)  route 0.530ns (52.587%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2                                        0.000     0.000 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.530     1.008    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X6Y2           FDRE                                         r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.000    11.000    
    SLICE_X6Y2           FDRE (Setup_fdre_C_D)       -0.218    10.782    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.782    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  9.774    

Slack (MET) :             9.843ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (MaxDelay Path 11.000ns)
  Data Path Delay:        1.062ns  (logic 0.518ns (48.776%)  route 0.544ns (51.224%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2                                        0.000     0.000 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.544     1.062    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X7Y2           FDRE                                         r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.000    11.000    
    SLICE_X7Y2           FDRE (Setup_fdre_C_D)       -0.095    10.905    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         10.905    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                  9.843    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (MaxDelay Path 11.000ns)
  Data Path Delay:        0.773ns  (logic 0.419ns (54.231%)  route 0.354ns (45.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0                                        0.000     0.000 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.354     0.773    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X4Y0           FDRE                                         r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.000    11.000    
    SLICE_X4Y0           FDRE (Setup_fdre_C_D)       -0.220    10.780    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         10.780    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.024ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (MaxDelay Path 11.000ns)
  Data Path Delay:        0.883ns  (logic 0.456ns (51.624%)  route 0.427ns (48.376%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0                                        0.000     0.000 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.427     0.883    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X5Y1           FDRE                                         r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.000    11.000    
    SLICE_X5Y1           FDRE (Setup_fdre_C_D)       -0.093    10.907    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                 10.024    

Slack (MET) :             10.040ns  (required time - arrival time)
  Source:                 ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (MaxDelay Path 11.000ns)
  Data Path Delay:        0.915ns  (logic 0.518ns (56.596%)  route 0.397ns (43.404%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2                                        0.000     0.000 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.397     0.915    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X6Y2           FDRE                                         r  ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.000    11.000    
    SLICE_X6Y2           FDRE (Setup_fdre_C_D)       -0.045    10.955    ov_carplate_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                 10.040    





