# Test script to read Verilog file directly in Yosys
read_verilog -sv dut.sv
# Write RTLIL immediately after reading, before hierarchy
write_rtlil asym_ram_sdp_read_wider_from_verilog_nohier.il
hierarchy -check -top asym_ram_sdp_read_wider
stat
proc
opt
stat
write_rtlil asym_ram_sdp_read_wider_from_verilog.il
# Synthesize to gate-level netlist
synth -top asym_ram_sdp_read_wider
write_verilog -noexpr asym_ram_sdp_read_wider_from_verilog_synth.v
