
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F6)
	S9= ALU.Out=>ALUOut_MEM.In                                  Premise(F7)
	S10= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F8)
	S11= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F9)
	S12= FU.OutID1=>A_EX.In                                     Premise(F10)
	S13= A_MEM.Out=>A_WB.In                                     Premise(F11)
	S14= FU.OutID2=>B_EX.In                                     Premise(F12)
	S15= B_MEM.Out=>B_WB.In                                     Premise(F13)
	S16= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F14)
	S17= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F15)
	S18= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F16)
	S19= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F17)
	S20= FU.Bub_ID=>CU_ID.Bub                                   Premise(F18)
	S21= FU.Halt_ID=>CU_ID.Halt                                 Premise(F19)
	S22= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F20)
	S23= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F21)
	S24= FU.Bub_IF=>CU_IF.Bub                                   Premise(F22)
	S25= FU.Halt_IF=>CU_IF.Halt                                 Premise(F23)
	S26= ICache.Hit=>CU_IF.ICacheHit                            Premise(F24)
	S27= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F25)
	S28= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F26)
	S29= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F27)
	S30= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F28)
	S31= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F29)
	S32= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F30)
	S33= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F31)
	S34= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F32)
	S35= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F33)
	S36= ICache.Hit=>FU.ICacheHit                               Premise(F34)
	S37= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F35)
	S38= IR_EX.Out=>FU.IR_EX                                    Premise(F36)
	S39= IR_ID.Out=>FU.IR_ID                                    Premise(F37)
	S40= IR_MEM.Out=>FU.IR_MEM                                  Premise(F38)
	S41= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F39)
	S42= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F40)
	S43= ALU.Out=>FU.InEX                                       Premise(F41)
	S44= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F42)
	S45= GPR.Rdata1=>FU.InID1                                   Premise(F43)
	S46= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F44)
	S47= GPR.Rdata2=>FU.InID2                                   Premise(F45)
	S48= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F46)
	S49= ALUOut_MEM.Out=>FU.InMEM                               Premise(F47)
	S50= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F48)
	S51= IR_ID.Out25_21=>GPR.RReg1                              Premise(F49)
	S52= IR_ID.Out20_16=>GPR.RReg2                              Premise(F50)
	S53= IMMU.Addr=>IAddrReg.In                                 Premise(F51)
	S54= PC.Out=>ICache.IEA                                     Premise(F52)
	S55= ICache.IEA=addr                                        Path(S5,S54)
	S56= ICache.Hit=ICacheHit(addr)                             ICache-Search(S55)
	S57= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S55,S3)
	S58= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S56,S26)
	S59= FU.ICacheHit=ICacheHit(addr)                           Path(S56,S36)
	S60= ICache.Out=>ICacheReg.In                               Premise(F53)
	S61= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S57,S60)
	S62= PC.Out=>IMMU.IEA                                       Premise(F54)
	S63= IMMU.IEA=addr                                          Path(S5,S62)
	S64= CP0.ASID=>IMMU.PID                                     Premise(F55)
	S65= IMMU.PID=pid                                           Path(S4,S64)
	S66= IMMU.Addr={pid,addr}                                   IMMU-Search(S65,S63)
	S67= IAddrReg.In={pid,addr}                                 Path(S66,S53)
	S68= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S65,S63)
	S69= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S68,S27)
	S70= IR_MEM.Out=>IR_DMMU1.In                                Premise(F56)
	S71= IR_ID.Out=>IR_EX.In                                    Premise(F57)
	S72= ICache.Out=>IR_ID.In                                   Premise(F58)
	S73= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S57,S72)
	S74= ICache.Out=>IR_IMMU.In                                 Premise(F59)
	S75= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S57,S74)
	S76= IR_EX.Out=>IR_MEM.In                                   Premise(F60)
	S77= IR_DMMU2.Out=>IR_WB.In                                 Premise(F61)
	S78= IR_MEM.Out=>IR_WB.In                                   Premise(F62)
	S79= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F63)
	S80= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F64)
	S81= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F65)
	S82= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F66)
	S83= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F67)
	S84= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F68)
	S85= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F69)
	S86= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F70)
	S87= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F71)
	S88= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F72)
	S89= IR_EX.Out31_26=>CU_EX.Op                               Premise(F73)
	S90= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F74)
	S91= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F75)
	S92= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F76)
	S93= IR_ID.Out31_26=>CU_ID.Op                               Premise(F77)
	S94= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F78)
	S95= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F79)
	S96= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F80)
	S97= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F81)
	S98= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F82)
	S99= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F83)
	S100= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F84)
	S101= IR_WB.Out31_26=>CU_WB.Op                              Premise(F85)
	S102= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F86)
	S103= CtrlA_EX=0                                            Premise(F87)
	S104= CtrlB_EX=0                                            Premise(F88)
	S105= CtrlALUOut_MEM=0                                      Premise(F89)
	S106= CtrlALUOut_DMMU1=0                                    Premise(F90)
	S107= CtrlALUOut_DMMU2=0                                    Premise(F91)
	S108= CtrlALUOut_WB=0                                       Premise(F92)
	S109= CtrlA_MEM=0                                           Premise(F93)
	S110= CtrlA_WB=0                                            Premise(F94)
	S111= CtrlB_MEM=0                                           Premise(F95)
	S112= CtrlB_WB=0                                            Premise(F96)
	S113= CtrlICache=0                                          Premise(F97)
	S114= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S3,S113)
	S115= CtrlIMMU=0                                            Premise(F98)
	S116= CtrlIR_DMMU1=0                                        Premise(F99)
	S117= CtrlIR_DMMU2=0                                        Premise(F100)
	S118= CtrlIR_EX=0                                           Premise(F101)
	S119= CtrlIR_ID=1                                           Premise(F102)
	S120= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S73,S119)
	S121= CtrlIR_IMMU=0                                         Premise(F103)
	S122= CtrlIR_MEM=0                                          Premise(F104)
	S123= CtrlIR_WB=0                                           Premise(F105)
	S124= CtrlGPR=0                                             Premise(F106)
	S125= CtrlIAddrReg=0                                        Premise(F107)
	S126= CtrlPC=0                                              Premise(F108)
	S127= CtrlPCInc=1                                           Premise(F109)
	S128= PC[Out]=addr+4                                        PC-Inc(S1,S126,S127)
	S129= PC[CIA]=addr                                          PC-Inc(S1,S126,S127)
	S130= CtrlIMem=0                                            Premise(F110)
	S131= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S130)
	S132= CtrlICacheReg=0                                       Premise(F111)
	S133= CtrlASIDIn=0                                          Premise(F112)
	S134= CtrlCP0=0                                             Premise(F113)
	S135= CP0[ASID]=pid                                         CP0-Hold(S0,S134)
	S136= CtrlEPCIn=0                                           Premise(F114)
	S137= CtrlExCodeIn=0                                        Premise(F115)
	S138= CtrlIRMux=0                                           Premise(F116)
	S139= GPR[rS]=a                                             Premise(F117)
	S140= GPR[rT]=b                                             Premise(F118)

ID	S141= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S120)
	S142= IR_ID.Out31_26=0                                      IR-Out(S120)
	S143= IR_ID.Out25_21=rS                                     IR-Out(S120)
	S144= IR_ID.Out20_16=rT                                     IR-Out(S120)
	S145= IR_ID.Out15_11=rD                                     IR-Out(S120)
	S146= IR_ID.Out10_6=0                                       IR-Out(S120)
	S147= IR_ID.Out5_0=37                                       IR-Out(S120)
	S148= PC.Out=addr+4                                         PC-Out(S128)
	S149= PC.CIA=addr                                           PC-Out(S129)
	S150= PC.CIA31_28=addr[31:28]                               PC-Out(S129)
	S151= CP0.ASID=pid                                          CP0-Read-ASID(S135)
	S152= A_EX.Out=>ALU.A                                       Premise(F232)
	S153= B_EX.Out=>ALU.B                                       Premise(F233)
	S154= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F234)
	S155= ALU.Out=>ALUOut_MEM.In                                Premise(F235)
	S156= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F236)
	S157= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F237)
	S158= FU.OutID1=>A_EX.In                                    Premise(F238)
	S159= A_MEM.Out=>A_WB.In                                    Premise(F239)
	S160= FU.OutID2=>B_EX.In                                    Premise(F240)
	S161= B_MEM.Out=>B_WB.In                                    Premise(F241)
	S162= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F242)
	S163= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F243)
	S164= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F244)
	S165= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F245)
	S166= FU.Bub_ID=>CU_ID.Bub                                  Premise(F246)
	S167= FU.Halt_ID=>CU_ID.Halt                                Premise(F247)
	S168= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F248)
	S169= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F249)
	S170= FU.Bub_IF=>CU_IF.Bub                                  Premise(F250)
	S171= FU.Halt_IF=>CU_IF.Halt                                Premise(F251)
	S172= ICache.Hit=>CU_IF.ICacheHit                           Premise(F252)
	S173= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F253)
	S174= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F254)
	S175= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F255)
	S176= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F256)
	S177= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F257)
	S178= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F258)
	S179= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F259)
	S180= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F260)
	S181= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F261)
	S182= ICache.Hit=>FU.ICacheHit                              Premise(F262)
	S183= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F263)
	S184= IR_EX.Out=>FU.IR_EX                                   Premise(F264)
	S185= IR_ID.Out=>FU.IR_ID                                   Premise(F265)
	S186= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S141,S185)
	S187= IR_MEM.Out=>FU.IR_MEM                                 Premise(F266)
	S188= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F267)
	S189= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F268)
	S190= ALU.Out=>FU.InEX                                      Premise(F269)
	S191= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F270)
	S192= GPR.Rdata1=>FU.InID1                                  Premise(F271)
	S193= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F272)
	S194= FU.InID1_RReg=rS                                      Path(S143,S193)
	S195= GPR.Rdata2=>FU.InID2                                  Premise(F273)
	S196= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F274)
	S197= FU.InID2_RReg=rT                                      Path(S144,S196)
	S198= ALUOut_MEM.Out=>FU.InMEM                              Premise(F275)
	S199= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F276)
	S200= IR_ID.Out25_21=>GPR.RReg1                             Premise(F277)
	S201= GPR.RReg1=rS                                          Path(S143,S200)
	S202= GPR.Rdata1=a                                          GPR-Read(S201,S139)
	S203= FU.InID1=a                                            Path(S202,S192)
	S204= FU.OutID1=FU(a)                                       FU-Forward(S203)
	S205= A_EX.In=FU(a)                                         Path(S204,S158)
	S206= IR_ID.Out20_16=>GPR.RReg2                             Premise(F278)
	S207= GPR.RReg2=rT                                          Path(S144,S206)
	S208= GPR.Rdata2=b                                          GPR-Read(S207,S140)
	S209= FU.InID2=b                                            Path(S208,S195)
	S210= FU.OutID2=FU(b)                                       FU-Forward(S209)
	S211= B_EX.In=FU(b)                                         Path(S210,S160)
	S212= IMMU.Addr=>IAddrReg.In                                Premise(F279)
	S213= PC.Out=>ICache.IEA                                    Premise(F280)
	S214= ICache.IEA=addr+4                                     Path(S148,S213)
	S215= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S214)
	S216= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S215,S172)
	S217= FU.ICacheHit=ICacheHit(addr+4)                        Path(S215,S182)
	S218= ICache.Out=>ICacheReg.In                              Premise(F281)
	S219= PC.Out=>IMMU.IEA                                      Premise(F282)
	S220= IMMU.IEA=addr+4                                       Path(S148,S219)
	S221= CP0.ASID=>IMMU.PID                                    Premise(F283)
	S222= IMMU.PID=pid                                          Path(S151,S221)
	S223= IMMU.Addr={pid,addr+4}                                IMMU-Search(S222,S220)
	S224= IAddrReg.In={pid,addr+4}                              Path(S223,S212)
	S225= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S222,S220)
	S226= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S225,S173)
	S227= IR_MEM.Out=>IR_DMMU1.In                               Premise(F284)
	S228= IR_ID.Out=>IR_EX.In                                   Premise(F285)
	S229= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S141,S228)
	S230= ICache.Out=>IR_ID.In                                  Premise(F286)
	S231= ICache.Out=>IR_IMMU.In                                Premise(F287)
	S232= IR_EX.Out=>IR_MEM.In                                  Premise(F288)
	S233= IR_DMMU2.Out=>IR_WB.In                                Premise(F289)
	S234= IR_MEM.Out=>IR_WB.In                                  Premise(F290)
	S235= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F291)
	S236= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F292)
	S237= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F293)
	S238= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F294)
	S239= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F295)
	S240= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F296)
	S241= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F297)
	S242= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F298)
	S243= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F299)
	S244= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F300)
	S245= IR_EX.Out31_26=>CU_EX.Op                              Premise(F301)
	S246= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F302)
	S247= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F303)
	S248= CU_ID.IRFunc1=rT                                      Path(S144,S247)
	S249= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F304)
	S250= CU_ID.IRFunc2=rS                                      Path(S143,S249)
	S251= IR_ID.Out31_26=>CU_ID.Op                              Premise(F305)
	S252= CU_ID.Op=0                                            Path(S142,S251)
	S253= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F306)
	S254= CU_ID.IRFunc=37                                       Path(S147,S253)
	S255= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F307)
	S256= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F308)
	S257= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F309)
	S258= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F310)
	S259= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F311)
	S260= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F312)
	S261= IR_WB.Out31_26=>CU_WB.Op                              Premise(F313)
	S262= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F314)
	S263= CtrlA_EX=1                                            Premise(F315)
	S264= [A_EX]=FU(a)                                          A_EX-Write(S205,S263)
	S265= CtrlB_EX=1                                            Premise(F316)
	S266= [B_EX]=FU(b)                                          B_EX-Write(S211,S265)
	S267= CtrlALUOut_MEM=0                                      Premise(F317)
	S268= CtrlALUOut_DMMU1=0                                    Premise(F318)
	S269= CtrlALUOut_DMMU2=0                                    Premise(F319)
	S270= CtrlALUOut_WB=0                                       Premise(F320)
	S271= CtrlA_MEM=0                                           Premise(F321)
	S272= CtrlA_WB=0                                            Premise(F322)
	S273= CtrlB_MEM=0                                           Premise(F323)
	S274= CtrlB_WB=0                                            Premise(F324)
	S275= CtrlICache=0                                          Premise(F325)
	S276= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S114,S275)
	S277= CtrlIMMU=0                                            Premise(F326)
	S278= CtrlIR_DMMU1=0                                        Premise(F327)
	S279= CtrlIR_DMMU2=0                                        Premise(F328)
	S280= CtrlIR_EX=1                                           Premise(F329)
	S281= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Write(S229,S280)
	S282= CtrlIR_ID=0                                           Premise(F330)
	S283= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S120,S282)
	S284= CtrlIR_IMMU=0                                         Premise(F331)
	S285= CtrlIR_MEM=0                                          Premise(F332)
	S286= CtrlIR_WB=0                                           Premise(F333)
	S287= CtrlGPR=0                                             Premise(F334)
	S288= GPR[rS]=a                                             GPR-Hold(S139,S287)
	S289= GPR[rT]=b                                             GPR-Hold(S140,S287)
	S290= CtrlIAddrReg=0                                        Premise(F335)
	S291= CtrlPC=0                                              Premise(F336)
	S292= CtrlPCInc=0                                           Premise(F337)
	S293= PC[CIA]=addr                                          PC-Hold(S129,S292)
	S294= PC[Out]=addr+4                                        PC-Hold(S128,S291,S292)
	S295= CtrlIMem=0                                            Premise(F338)
	S296= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S131,S295)
	S297= CtrlICacheReg=0                                       Premise(F339)
	S298= CtrlASIDIn=0                                          Premise(F340)
	S299= CtrlCP0=0                                             Premise(F341)
	S300= CP0[ASID]=pid                                         CP0-Hold(S135,S299)
	S301= CtrlEPCIn=0                                           Premise(F342)
	S302= CtrlExCodeIn=0                                        Premise(F343)
	S303= CtrlIRMux=0                                           Premise(F344)

EX	S304= A_EX.Out=FU(a)                                        A_EX-Out(S264)
	S305= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S264)
	S306= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S264)
	S307= B_EX.Out=FU(b)                                        B_EX-Out(S266)
	S308= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S266)
	S309= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S266)
	S310= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S281)
	S311= IR_EX.Out31_26=0                                      IR_EX-Out(S281)
	S312= IR_EX.Out25_21=rS                                     IR_EX-Out(S281)
	S313= IR_EX.Out20_16=rT                                     IR_EX-Out(S281)
	S314= IR_EX.Out15_11=rD                                     IR_EX-Out(S281)
	S315= IR_EX.Out10_6=0                                       IR_EX-Out(S281)
	S316= IR_EX.Out5_0=37                                       IR_EX-Out(S281)
	S317= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S283)
	S318= IR_ID.Out31_26=0                                      IR-Out(S283)
	S319= IR_ID.Out25_21=rS                                     IR-Out(S283)
	S320= IR_ID.Out20_16=rT                                     IR-Out(S283)
	S321= IR_ID.Out15_11=rD                                     IR-Out(S283)
	S322= IR_ID.Out10_6=0                                       IR-Out(S283)
	S323= IR_ID.Out5_0=37                                       IR-Out(S283)
	S324= PC.CIA=addr                                           PC-Out(S293)
	S325= PC.CIA31_28=addr[31:28]                               PC-Out(S293)
	S326= PC.Out=addr+4                                         PC-Out(S294)
	S327= CP0.ASID=pid                                          CP0-Read-ASID(S300)
	S328= A_EX.Out=>ALU.A                                       Premise(F345)
	S329= ALU.A=FU(a)                                           Path(S304,S328)
	S330= B_EX.Out=>ALU.B                                       Premise(F346)
	S331= ALU.B=FU(b)                                           Path(S307,S330)
	S332= ALU.Func=6'b000001                                    Premise(F347)
	S333= ALU.Out=FU(a)|FU(b)                                   ALU(S329,S331)
	S334= ALU.Out1_0={FU(a)|FU(b)}[1:0]                         ALU(S329,S331)
	S335= ALU.CMP=Compare0(FU(a)|FU(b))                         ALU(S329,S331)
	S336= ALU.OV=OverFlow(FU(a)|FU(b))                          ALU(S329,S331)
	S337= ALU.CA=Carry(FU(a)|FU(b))                             ALU(S329,S331)
	S338= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F348)
	S339= ALU.Out=>ALUOut_MEM.In                                Premise(F349)
	S340= ALUOut_MEM.In=FU(a)|FU(b)                             Path(S333,S339)
	S341= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F350)
	S342= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F351)
	S343= FU.OutID1=>A_EX.In                                    Premise(F352)
	S344= A_MEM.Out=>A_WB.In                                    Premise(F353)
	S345= FU.OutID2=>B_EX.In                                    Premise(F354)
	S346= B_MEM.Out=>B_WB.In                                    Premise(F355)
	S347= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F356)
	S348= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F357)
	S349= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F358)
	S350= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F359)
	S351= FU.Bub_ID=>CU_ID.Bub                                  Premise(F360)
	S352= FU.Halt_ID=>CU_ID.Halt                                Premise(F361)
	S353= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F362)
	S354= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F363)
	S355= FU.Bub_IF=>CU_IF.Bub                                  Premise(F364)
	S356= FU.Halt_IF=>CU_IF.Halt                                Premise(F365)
	S357= ICache.Hit=>CU_IF.ICacheHit                           Premise(F366)
	S358= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F367)
	S359= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F368)
	S360= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F369)
	S361= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F370)
	S362= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F371)
	S363= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F372)
	S364= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F373)
	S365= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F374)
	S366= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F375)
	S367= ICache.Hit=>FU.ICacheHit                              Premise(F376)
	S368= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F377)
	S369= IR_EX.Out=>FU.IR_EX                                   Premise(F378)
	S370= FU.IR_EX={0,rS,rT,rD,0,37}                            Path(S310,S369)
	S371= IR_ID.Out=>FU.IR_ID                                   Premise(F379)
	S372= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S317,S371)
	S373= IR_MEM.Out=>FU.IR_MEM                                 Premise(F380)
	S374= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F381)
	S375= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F382)
	S376= ALU.Out=>FU.InEX                                      Premise(F383)
	S377= FU.InEX=FU(a)|FU(b)                                   Path(S333,S376)
	S378= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F384)
	S379= FU.InEX_WReg=rD                                       Path(S314,S378)
	S380= GPR.Rdata1=>FU.InID1                                  Premise(F385)
	S381= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F386)
	S382= FU.InID1_RReg=rS                                      Path(S319,S381)
	S383= GPR.Rdata2=>FU.InID2                                  Premise(F387)
	S384= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F388)
	S385= FU.InID2_RReg=rT                                      Path(S320,S384)
	S386= ALUOut_MEM.Out=>FU.InMEM                              Premise(F389)
	S387= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F390)
	S388= IR_ID.Out25_21=>GPR.RReg1                             Premise(F391)
	S389= GPR.RReg1=rS                                          Path(S319,S388)
	S390= GPR.Rdata1=a                                          GPR-Read(S389,S288)
	S391= FU.InID1=a                                            Path(S390,S380)
	S392= FU.OutID1=FU(a)                                       FU-Forward(S391)
	S393= A_EX.In=FU(a)                                         Path(S392,S343)
	S394= IR_ID.Out20_16=>GPR.RReg2                             Premise(F392)
	S395= GPR.RReg2=rT                                          Path(S320,S394)
	S396= GPR.Rdata2=b                                          GPR-Read(S395,S289)
	S397= FU.InID2=b                                            Path(S396,S383)
	S398= FU.OutID2=FU(b)                                       FU-Forward(S397)
	S399= B_EX.In=FU(b)                                         Path(S398,S345)
	S400= IMMU.Addr=>IAddrReg.In                                Premise(F393)
	S401= PC.Out=>ICache.IEA                                    Premise(F394)
	S402= ICache.IEA=addr+4                                     Path(S326,S401)
	S403= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S402)
	S404= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S403,S357)
	S405= FU.ICacheHit=ICacheHit(addr+4)                        Path(S403,S367)
	S406= ICache.Out=>ICacheReg.In                              Premise(F395)
	S407= PC.Out=>IMMU.IEA                                      Premise(F396)
	S408= IMMU.IEA=addr+4                                       Path(S326,S407)
	S409= CP0.ASID=>IMMU.PID                                    Premise(F397)
	S410= IMMU.PID=pid                                          Path(S327,S409)
	S411= IMMU.Addr={pid,addr+4}                                IMMU-Search(S410,S408)
	S412= IAddrReg.In={pid,addr+4}                              Path(S411,S400)
	S413= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S410,S408)
	S414= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S413,S358)
	S415= IR_MEM.Out=>IR_DMMU1.In                               Premise(F398)
	S416= IR_ID.Out=>IR_EX.In                                   Premise(F399)
	S417= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S317,S416)
	S418= ICache.Out=>IR_ID.In                                  Premise(F400)
	S419= ICache.Out=>IR_IMMU.In                                Premise(F401)
	S420= IR_EX.Out=>IR_MEM.In                                  Premise(F402)
	S421= IR_MEM.In={0,rS,rT,rD,0,37}                           Path(S310,S420)
	S422= IR_DMMU2.Out=>IR_WB.In                                Premise(F403)
	S423= IR_MEM.Out=>IR_WB.In                                  Premise(F404)
	S424= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F405)
	S425= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F406)
	S426= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F407)
	S427= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F408)
	S428= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F409)
	S429= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F410)
	S430= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F411)
	S431= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F412)
	S432= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F413)
	S433= CU_EX.IRFunc1=rT                                      Path(S313,S432)
	S434= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F414)
	S435= CU_EX.IRFunc2=rS                                      Path(S312,S434)
	S436= IR_EX.Out31_26=>CU_EX.Op                              Premise(F415)
	S437= CU_EX.Op=0                                            Path(S311,S436)
	S438= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F416)
	S439= CU_EX.IRFunc=37                                       Path(S316,S438)
	S440= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F417)
	S441= CU_ID.IRFunc1=rT                                      Path(S320,S440)
	S442= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F418)
	S443= CU_ID.IRFunc2=rS                                      Path(S319,S442)
	S444= IR_ID.Out31_26=>CU_ID.Op                              Premise(F419)
	S445= CU_ID.Op=0                                            Path(S318,S444)
	S446= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F420)
	S447= CU_ID.IRFunc=37                                       Path(S323,S446)
	S448= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F421)
	S449= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F422)
	S450= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F423)
	S451= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F424)
	S452= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F425)
	S453= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F426)
	S454= IR_WB.Out31_26=>CU_WB.Op                              Premise(F427)
	S455= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F428)
	S456= CtrlA_EX=0                                            Premise(F429)
	S457= [A_EX]=FU(a)                                          A_EX-Hold(S264,S456)
	S458= CtrlB_EX=0                                            Premise(F430)
	S459= [B_EX]=FU(b)                                          B_EX-Hold(S266,S458)
	S460= CtrlALUOut_MEM=1                                      Premise(F431)
	S461= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Write(S340,S460)
	S462= CtrlALUOut_DMMU1=0                                    Premise(F432)
	S463= CtrlALUOut_DMMU2=0                                    Premise(F433)
	S464= CtrlALUOut_WB=0                                       Premise(F434)
	S465= CtrlA_MEM=0                                           Premise(F435)
	S466= CtrlA_WB=0                                            Premise(F436)
	S467= CtrlB_MEM=0                                           Premise(F437)
	S468= CtrlB_WB=0                                            Premise(F438)
	S469= CtrlICache=0                                          Premise(F439)
	S470= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S276,S469)
	S471= CtrlIMMU=0                                            Premise(F440)
	S472= CtrlIR_DMMU1=0                                        Premise(F441)
	S473= CtrlIR_DMMU2=0                                        Premise(F442)
	S474= CtrlIR_EX=0                                           Premise(F443)
	S475= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S281,S474)
	S476= CtrlIR_ID=0                                           Premise(F444)
	S477= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S283,S476)
	S478= CtrlIR_IMMU=0                                         Premise(F445)
	S479= CtrlIR_MEM=1                                          Premise(F446)
	S480= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Write(S421,S479)
	S481= CtrlIR_WB=0                                           Premise(F447)
	S482= CtrlGPR=0                                             Premise(F448)
	S483= GPR[rS]=a                                             GPR-Hold(S288,S482)
	S484= GPR[rT]=b                                             GPR-Hold(S289,S482)
	S485= CtrlIAddrReg=0                                        Premise(F449)
	S486= CtrlPC=0                                              Premise(F450)
	S487= CtrlPCInc=0                                           Premise(F451)
	S488= PC[CIA]=addr                                          PC-Hold(S293,S487)
	S489= PC[Out]=addr+4                                        PC-Hold(S294,S486,S487)
	S490= CtrlIMem=0                                            Premise(F452)
	S491= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S296,S490)
	S492= CtrlICacheReg=0                                       Premise(F453)
	S493= CtrlASIDIn=0                                          Premise(F454)
	S494= CtrlCP0=0                                             Premise(F455)
	S495= CP0[ASID]=pid                                         CP0-Hold(S300,S494)
	S496= CtrlEPCIn=0                                           Premise(F456)
	S497= CtrlExCodeIn=0                                        Premise(F457)
	S498= CtrlIRMux=0                                           Premise(F458)

MEM	S499= A_EX.Out=FU(a)                                        A_EX-Out(S457)
	S500= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S457)
	S501= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S457)
	S502= B_EX.Out=FU(b)                                        B_EX-Out(S459)
	S503= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S459)
	S504= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S459)
	S505= ALUOut_MEM.Out=FU(a)|FU(b)                            ALUOut_MEM-Out(S461)
	S506= ALUOut_MEM.Out1_0={FU(a)|FU(b)}[1:0]                  ALUOut_MEM-Out(S461)
	S507= ALUOut_MEM.Out4_0={FU(a)|FU(b)}[4:0]                  ALUOut_MEM-Out(S461)
	S508= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S475)
	S509= IR_EX.Out31_26=0                                      IR_EX-Out(S475)
	S510= IR_EX.Out25_21=rS                                     IR_EX-Out(S475)
	S511= IR_EX.Out20_16=rT                                     IR_EX-Out(S475)
	S512= IR_EX.Out15_11=rD                                     IR_EX-Out(S475)
	S513= IR_EX.Out10_6=0                                       IR_EX-Out(S475)
	S514= IR_EX.Out5_0=37                                       IR_EX-Out(S475)
	S515= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S477)
	S516= IR_ID.Out31_26=0                                      IR-Out(S477)
	S517= IR_ID.Out25_21=rS                                     IR-Out(S477)
	S518= IR_ID.Out20_16=rT                                     IR-Out(S477)
	S519= IR_ID.Out15_11=rD                                     IR-Out(S477)
	S520= IR_ID.Out10_6=0                                       IR-Out(S477)
	S521= IR_ID.Out5_0=37                                       IR-Out(S477)
	S522= IR_MEM.Out={0,rS,rT,rD,0,37}                          IR_MEM-Out(S480)
	S523= IR_MEM.Out31_26=0                                     IR_MEM-Out(S480)
	S524= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S480)
	S525= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S480)
	S526= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S480)
	S527= IR_MEM.Out10_6=0                                      IR_MEM-Out(S480)
	S528= IR_MEM.Out5_0=37                                      IR_MEM-Out(S480)
	S529= PC.CIA=addr                                           PC-Out(S488)
	S530= PC.CIA31_28=addr[31:28]                               PC-Out(S488)
	S531= PC.Out=addr+4                                         PC-Out(S489)
	S532= CP0.ASID=pid                                          CP0-Read-ASID(S495)
	S533= A_EX.Out=>ALU.A                                       Premise(F459)
	S534= ALU.A=FU(a)                                           Path(S499,S533)
	S535= B_EX.Out=>ALU.B                                       Premise(F460)
	S536= ALU.B=FU(b)                                           Path(S502,S535)
	S537= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F461)
	S538= ALUOut_DMMU1.In=FU(a)|FU(b)                           Path(S505,S537)
	S539= ALU.Out=>ALUOut_MEM.In                                Premise(F462)
	S540= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F463)
	S541= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F464)
	S542= ALUOut_WB.In=FU(a)|FU(b)                              Path(S505,S541)
	S543= FU.OutID1=>A_EX.In                                    Premise(F465)
	S544= A_MEM.Out=>A_WB.In                                    Premise(F466)
	S545= FU.OutID2=>B_EX.In                                    Premise(F467)
	S546= B_MEM.Out=>B_WB.In                                    Premise(F468)
	S547= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F469)
	S548= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F470)
	S549= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F471)
	S550= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F472)
	S551= FU.Bub_ID=>CU_ID.Bub                                  Premise(F473)
	S552= FU.Halt_ID=>CU_ID.Halt                                Premise(F474)
	S553= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F475)
	S554= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F476)
	S555= FU.Bub_IF=>CU_IF.Bub                                  Premise(F477)
	S556= FU.Halt_IF=>CU_IF.Halt                                Premise(F478)
	S557= ICache.Hit=>CU_IF.ICacheHit                           Premise(F479)
	S558= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F480)
	S559= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F481)
	S560= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F482)
	S561= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F483)
	S562= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F484)
	S563= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F485)
	S564= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F486)
	S565= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F487)
	S566= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F488)
	S567= ICache.Hit=>FU.ICacheHit                              Premise(F489)
	S568= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F490)
	S569= IR_EX.Out=>FU.IR_EX                                   Premise(F491)
	S570= FU.IR_EX={0,rS,rT,rD,0,37}                            Path(S508,S569)
	S571= IR_ID.Out=>FU.IR_ID                                   Premise(F492)
	S572= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S515,S571)
	S573= IR_MEM.Out=>FU.IR_MEM                                 Premise(F493)
	S574= FU.IR_MEM={0,rS,rT,rD,0,37}                           Path(S522,S573)
	S575= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F494)
	S576= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F495)
	S577= ALU.Out=>FU.InEX                                      Premise(F496)
	S578= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F497)
	S579= FU.InEX_WReg=rD                                       Path(S512,S578)
	S580= GPR.Rdata1=>FU.InID1                                  Premise(F498)
	S581= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F499)
	S582= FU.InID1_RReg=rS                                      Path(S517,S581)
	S583= GPR.Rdata2=>FU.InID2                                  Premise(F500)
	S584= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F501)
	S585= FU.InID2_RReg=rT                                      Path(S518,S584)
	S586= ALUOut_MEM.Out=>FU.InMEM                              Premise(F502)
	S587= FU.InMEM=FU(a)|FU(b)                                  Path(S505,S586)
	S588= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F503)
	S589= FU.InMEM_WReg=rD                                      Path(S526,S588)
	S590= IR_ID.Out25_21=>GPR.RReg1                             Premise(F504)
	S591= GPR.RReg1=rS                                          Path(S517,S590)
	S592= GPR.Rdata1=a                                          GPR-Read(S591,S483)
	S593= FU.InID1=a                                            Path(S592,S580)
	S594= FU.OutID1=FU(a)                                       FU-Forward(S593)
	S595= A_EX.In=FU(a)                                         Path(S594,S543)
	S596= IR_ID.Out20_16=>GPR.RReg2                             Premise(F505)
	S597= GPR.RReg2=rT                                          Path(S518,S596)
	S598= GPR.Rdata2=b                                          GPR-Read(S597,S484)
	S599= FU.InID2=b                                            Path(S598,S583)
	S600= FU.OutID2=FU(b)                                       FU-Forward(S599)
	S601= B_EX.In=FU(b)                                         Path(S600,S545)
	S602= IMMU.Addr=>IAddrReg.In                                Premise(F506)
	S603= PC.Out=>ICache.IEA                                    Premise(F507)
	S604= ICache.IEA=addr+4                                     Path(S531,S603)
	S605= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S604)
	S606= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S605,S557)
	S607= FU.ICacheHit=ICacheHit(addr+4)                        Path(S605,S567)
	S608= ICache.Out=>ICacheReg.In                              Premise(F508)
	S609= PC.Out=>IMMU.IEA                                      Premise(F509)
	S610= IMMU.IEA=addr+4                                       Path(S531,S609)
	S611= CP0.ASID=>IMMU.PID                                    Premise(F510)
	S612= IMMU.PID=pid                                          Path(S532,S611)
	S613= IMMU.Addr={pid,addr+4}                                IMMU-Search(S612,S610)
	S614= IAddrReg.In={pid,addr+4}                              Path(S613,S602)
	S615= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S612,S610)
	S616= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S615,S558)
	S617= IR_MEM.Out=>IR_DMMU1.In                               Premise(F511)
	S618= IR_DMMU1.In={0,rS,rT,rD,0,37}                         Path(S522,S617)
	S619= IR_ID.Out=>IR_EX.In                                   Premise(F512)
	S620= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S515,S619)
	S621= ICache.Out=>IR_ID.In                                  Premise(F513)
	S622= ICache.Out=>IR_IMMU.In                                Premise(F514)
	S623= IR_EX.Out=>IR_MEM.In                                  Premise(F515)
	S624= IR_MEM.In={0,rS,rT,rD,0,37}                           Path(S508,S623)
	S625= IR_DMMU2.Out=>IR_WB.In                                Premise(F516)
	S626= IR_MEM.Out=>IR_WB.In                                  Premise(F517)
	S627= IR_WB.In={0,rS,rT,rD,0,37}                            Path(S522,S626)
	S628= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F518)
	S629= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F519)
	S630= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F520)
	S631= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F521)
	S632= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F522)
	S633= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F523)
	S634= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F524)
	S635= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F525)
	S636= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F526)
	S637= CU_EX.IRFunc1=rT                                      Path(S511,S636)
	S638= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F527)
	S639= CU_EX.IRFunc2=rS                                      Path(S510,S638)
	S640= IR_EX.Out31_26=>CU_EX.Op                              Premise(F528)
	S641= CU_EX.Op=0                                            Path(S509,S640)
	S642= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F529)
	S643= CU_EX.IRFunc=37                                       Path(S514,S642)
	S644= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F530)
	S645= CU_ID.IRFunc1=rT                                      Path(S518,S644)
	S646= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F531)
	S647= CU_ID.IRFunc2=rS                                      Path(S517,S646)
	S648= IR_ID.Out31_26=>CU_ID.Op                              Premise(F532)
	S649= CU_ID.Op=0                                            Path(S516,S648)
	S650= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F533)
	S651= CU_ID.IRFunc=37                                       Path(S521,S650)
	S652= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F534)
	S653= CU_MEM.IRFunc1=rT                                     Path(S525,S652)
	S654= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F535)
	S655= CU_MEM.IRFunc2=rS                                     Path(S524,S654)
	S656= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F536)
	S657= CU_MEM.Op=0                                           Path(S523,S656)
	S658= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F537)
	S659= CU_MEM.IRFunc=37                                      Path(S528,S658)
	S660= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F538)
	S661= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F539)
	S662= IR_WB.Out31_26=>CU_WB.Op                              Premise(F540)
	S663= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F541)
	S664= CtrlA_EX=0                                            Premise(F542)
	S665= [A_EX]=FU(a)                                          A_EX-Hold(S457,S664)
	S666= CtrlB_EX=0                                            Premise(F543)
	S667= [B_EX]=FU(b)                                          B_EX-Hold(S459,S666)
	S668= CtrlALUOut_MEM=0                                      Premise(F544)
	S669= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Hold(S461,S668)
	S670= CtrlALUOut_DMMU1=1                                    Premise(F545)
	S671= [ALUOut_DMMU1]=FU(a)|FU(b)                            ALUOut_DMMU1-Write(S538,S670)
	S672= CtrlALUOut_DMMU2=0                                    Premise(F546)
	S673= CtrlALUOut_WB=1                                       Premise(F547)
	S674= [ALUOut_WB]=FU(a)|FU(b)                               ALUOut_WB-Write(S542,S673)
	S675= CtrlA_MEM=0                                           Premise(F548)
	S676= CtrlA_WB=1                                            Premise(F549)
	S677= CtrlB_MEM=0                                           Premise(F550)
	S678= CtrlB_WB=1                                            Premise(F551)
	S679= CtrlICache=0                                          Premise(F552)
	S680= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S470,S679)
	S681= CtrlIMMU=0                                            Premise(F553)
	S682= CtrlIR_DMMU1=1                                        Premise(F554)
	S683= [IR_DMMU1]={0,rS,rT,rD,0,37}                          IR_DMMU1-Write(S618,S682)
	S684= CtrlIR_DMMU2=0                                        Premise(F555)
	S685= CtrlIR_EX=0                                           Premise(F556)
	S686= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S475,S685)
	S687= CtrlIR_ID=0                                           Premise(F557)
	S688= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S477,S687)
	S689= CtrlIR_IMMU=0                                         Premise(F558)
	S690= CtrlIR_MEM=0                                          Premise(F559)
	S691= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Hold(S480,S690)
	S692= CtrlIR_WB=1                                           Premise(F560)
	S693= [IR_WB]={0,rS,rT,rD,0,37}                             IR_WB-Write(S627,S692)
	S694= CtrlGPR=0                                             Premise(F561)
	S695= GPR[rS]=a                                             GPR-Hold(S483,S694)
	S696= GPR[rT]=b                                             GPR-Hold(S484,S694)
	S697= CtrlIAddrReg=0                                        Premise(F562)
	S698= CtrlPC=0                                              Premise(F563)
	S699= CtrlPCInc=0                                           Premise(F564)
	S700= PC[CIA]=addr                                          PC-Hold(S488,S699)
	S701= PC[Out]=addr+4                                        PC-Hold(S489,S698,S699)
	S702= CtrlIMem=0                                            Premise(F565)
	S703= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S491,S702)
	S704= CtrlICacheReg=0                                       Premise(F566)
	S705= CtrlASIDIn=0                                          Premise(F567)
	S706= CtrlCP0=0                                             Premise(F568)
	S707= CP0[ASID]=pid                                         CP0-Hold(S495,S706)
	S708= CtrlEPCIn=0                                           Premise(F569)
	S709= CtrlExCodeIn=0                                        Premise(F570)
	S710= CtrlIRMux=0                                           Premise(F571)

WB	S711= A_EX.Out=FU(a)                                        A_EX-Out(S665)
	S712= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S665)
	S713= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S665)
	S714= B_EX.Out=FU(b)                                        B_EX-Out(S667)
	S715= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S667)
	S716= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S667)
	S717= ALUOut_MEM.Out=FU(a)|FU(b)                            ALUOut_MEM-Out(S669)
	S718= ALUOut_MEM.Out1_0={FU(a)|FU(b)}[1:0]                  ALUOut_MEM-Out(S669)
	S719= ALUOut_MEM.Out4_0={FU(a)|FU(b)}[4:0]                  ALUOut_MEM-Out(S669)
	S720= ALUOut_DMMU1.Out=FU(a)|FU(b)                          ALUOut_DMMU1-Out(S671)
	S721= ALUOut_DMMU1.Out1_0={FU(a)|FU(b)}[1:0]                ALUOut_DMMU1-Out(S671)
	S722= ALUOut_DMMU1.Out4_0={FU(a)|FU(b)}[4:0]                ALUOut_DMMU1-Out(S671)
	S723= ALUOut_WB.Out=FU(a)|FU(b)                             ALUOut_WB-Out(S674)
	S724= ALUOut_WB.Out1_0={FU(a)|FU(b)}[1:0]                   ALUOut_WB-Out(S674)
	S725= ALUOut_WB.Out4_0={FU(a)|FU(b)}[4:0]                   ALUOut_WB-Out(S674)
	S726= IR_DMMU1.Out={0,rS,rT,rD,0,37}                        IR_DMMU1-Out(S683)
	S727= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S683)
	S728= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S683)
	S729= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S683)
	S730= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S683)
	S731= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S683)
	S732= IR_DMMU1.Out5_0=37                                    IR_DMMU1-Out(S683)
	S733= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S686)
	S734= IR_EX.Out31_26=0                                      IR_EX-Out(S686)
	S735= IR_EX.Out25_21=rS                                     IR_EX-Out(S686)
	S736= IR_EX.Out20_16=rT                                     IR_EX-Out(S686)
	S737= IR_EX.Out15_11=rD                                     IR_EX-Out(S686)
	S738= IR_EX.Out10_6=0                                       IR_EX-Out(S686)
	S739= IR_EX.Out5_0=37                                       IR_EX-Out(S686)
	S740= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S688)
	S741= IR_ID.Out31_26=0                                      IR-Out(S688)
	S742= IR_ID.Out25_21=rS                                     IR-Out(S688)
	S743= IR_ID.Out20_16=rT                                     IR-Out(S688)
	S744= IR_ID.Out15_11=rD                                     IR-Out(S688)
	S745= IR_ID.Out10_6=0                                       IR-Out(S688)
	S746= IR_ID.Out5_0=37                                       IR-Out(S688)
	S747= IR_MEM.Out={0,rS,rT,rD,0,37}                          IR_MEM-Out(S691)
	S748= IR_MEM.Out31_26=0                                     IR_MEM-Out(S691)
	S749= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S691)
	S750= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S691)
	S751= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S691)
	S752= IR_MEM.Out10_6=0                                      IR_MEM-Out(S691)
	S753= IR_MEM.Out5_0=37                                      IR_MEM-Out(S691)
	S754= IR_WB.Out={0,rS,rT,rD,0,37}                           IR-Out(S693)
	S755= IR_WB.Out31_26=0                                      IR-Out(S693)
	S756= IR_WB.Out25_21=rS                                     IR-Out(S693)
	S757= IR_WB.Out20_16=rT                                     IR-Out(S693)
	S758= IR_WB.Out15_11=rD                                     IR-Out(S693)
	S759= IR_WB.Out10_6=0                                       IR-Out(S693)
	S760= IR_WB.Out5_0=37                                       IR-Out(S693)
	S761= PC.CIA=addr                                           PC-Out(S700)
	S762= PC.CIA31_28=addr[31:28]                               PC-Out(S700)
	S763= PC.Out=addr+4                                         PC-Out(S701)
	S764= CP0.ASID=pid                                          CP0-Read-ASID(S707)
	S765= A_EX.Out=>ALU.A                                       Premise(F798)
	S766= ALU.A=FU(a)                                           Path(S711,S765)
	S767= B_EX.Out=>ALU.B                                       Premise(F799)
	S768= ALU.B=FU(b)                                           Path(S714,S767)
	S769= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F800)
	S770= ALUOut_DMMU1.In=FU(a)|FU(b)                           Path(S717,S769)
	S771= ALU.Out=>ALUOut_MEM.In                                Premise(F801)
	S772= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F802)
	S773= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F803)
	S774= ALUOut_WB.In=FU(a)|FU(b)                              Path(S717,S773)
	S775= FU.OutID1=>A_EX.In                                    Premise(F804)
	S776= A_MEM.Out=>A_WB.In                                    Premise(F805)
	S777= FU.OutID2=>B_EX.In                                    Premise(F806)
	S778= B_MEM.Out=>B_WB.In                                    Premise(F807)
	S779= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F808)
	S780= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F809)
	S781= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F810)
	S782= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F811)
	S783= FU.Bub_ID=>CU_ID.Bub                                  Premise(F812)
	S784= FU.Halt_ID=>CU_ID.Halt                                Premise(F813)
	S785= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F814)
	S786= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F815)
	S787= FU.Bub_IF=>CU_IF.Bub                                  Premise(F816)
	S788= FU.Halt_IF=>CU_IF.Halt                                Premise(F817)
	S789= ICache.Hit=>CU_IF.ICacheHit                           Premise(F818)
	S790= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F819)
	S791= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F820)
	S792= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F821)
	S793= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F822)
	S794= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F823)
	S795= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F824)
	S796= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F825)
	S797= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F826)
	S798= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F827)
	S799= ICache.Hit=>FU.ICacheHit                              Premise(F828)
	S800= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F829)
	S801= IR_EX.Out=>FU.IR_EX                                   Premise(F830)
	S802= FU.IR_EX={0,rS,rT,rD,0,37}                            Path(S733,S801)
	S803= IR_ID.Out=>FU.IR_ID                                   Premise(F831)
	S804= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S740,S803)
	S805= IR_MEM.Out=>FU.IR_MEM                                 Premise(F832)
	S806= FU.IR_MEM={0,rS,rT,rD,0,37}                           Path(S747,S805)
	S807= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F833)
	S808= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F834)
	S809= ALU.Out=>FU.InEX                                      Premise(F835)
	S810= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F836)
	S811= FU.InEX_WReg=rD                                       Path(S737,S810)
	S812= GPR.Rdata1=>FU.InID1                                  Premise(F837)
	S813= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F838)
	S814= FU.InID1_RReg=rS                                      Path(S742,S813)
	S815= GPR.Rdata2=>FU.InID2                                  Premise(F839)
	S816= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F840)
	S817= FU.InID2_RReg=rT                                      Path(S743,S816)
	S818= ALUOut_MEM.Out=>FU.InMEM                              Premise(F841)
	S819= FU.InMEM=FU(a)|FU(b)                                  Path(S717,S818)
	S820= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F842)
	S821= FU.InMEM_WReg=rD                                      Path(S751,S820)
	S822= IR_ID.Out25_21=>GPR.RReg1                             Premise(F843)
	S823= GPR.RReg1=rS                                          Path(S742,S822)
	S824= GPR.Rdata1=a                                          GPR-Read(S823,S695)
	S825= FU.InID1=a                                            Path(S824,S812)
	S826= FU.OutID1=FU(a)                                       FU-Forward(S825)
	S827= A_EX.In=FU(a)                                         Path(S826,S775)
	S828= IR_ID.Out20_16=>GPR.RReg2                             Premise(F844)
	S829= GPR.RReg2=rT                                          Path(S743,S828)
	S830= GPR.Rdata2=b                                          GPR-Read(S829,S696)
	S831= FU.InID2=b                                            Path(S830,S815)
	S832= FU.OutID2=FU(b)                                       FU-Forward(S831)
	S833= B_EX.In=FU(b)                                         Path(S832,S777)
	S834= IMMU.Addr=>IAddrReg.In                                Premise(F845)
	S835= PC.Out=>ICache.IEA                                    Premise(F846)
	S836= ICache.IEA=addr+4                                     Path(S763,S835)
	S837= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S836)
	S838= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S837,S789)
	S839= FU.ICacheHit=ICacheHit(addr+4)                        Path(S837,S799)
	S840= ICache.Out=>ICacheReg.In                              Premise(F847)
	S841= PC.Out=>IMMU.IEA                                      Premise(F848)
	S842= IMMU.IEA=addr+4                                       Path(S763,S841)
	S843= CP0.ASID=>IMMU.PID                                    Premise(F849)
	S844= IMMU.PID=pid                                          Path(S764,S843)
	S845= IMMU.Addr={pid,addr+4}                                IMMU-Search(S844,S842)
	S846= IAddrReg.In={pid,addr+4}                              Path(S845,S834)
	S847= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S844,S842)
	S848= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S847,S790)
	S849= IR_MEM.Out=>IR_DMMU1.In                               Premise(F850)
	S850= IR_DMMU1.In={0,rS,rT,rD,0,37}                         Path(S747,S849)
	S851= IR_ID.Out=>IR_EX.In                                   Premise(F851)
	S852= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S740,S851)
	S853= ICache.Out=>IR_ID.In                                  Premise(F852)
	S854= ICache.Out=>IR_IMMU.In                                Premise(F853)
	S855= IR_EX.Out=>IR_MEM.In                                  Premise(F854)
	S856= IR_MEM.In={0,rS,rT,rD,0,37}                           Path(S733,S855)
	S857= IR_DMMU2.Out=>IR_WB.In                                Premise(F855)
	S858= IR_MEM.Out=>IR_WB.In                                  Premise(F856)
	S859= IR_WB.In={0,rS,rT,rD,0,37}                            Path(S747,S858)
	S860= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F857)
	S861= CU_DMMU1.IRFunc1=rT                                   Path(S729,S860)
	S862= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F858)
	S863= CU_DMMU1.IRFunc2=rS                                   Path(S728,S862)
	S864= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F859)
	S865= CU_DMMU1.Op=0                                         Path(S727,S864)
	S866= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F860)
	S867= CU_DMMU1.IRFunc=37                                    Path(S732,S866)
	S868= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F861)
	S869= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F862)
	S870= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F863)
	S871= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F864)
	S872= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F865)
	S873= CU_EX.IRFunc1=rT                                      Path(S736,S872)
	S874= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F866)
	S875= CU_EX.IRFunc2=rS                                      Path(S735,S874)
	S876= IR_EX.Out31_26=>CU_EX.Op                              Premise(F867)
	S877= CU_EX.Op=0                                            Path(S734,S876)
	S878= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F868)
	S879= CU_EX.IRFunc=37                                       Path(S739,S878)
	S880= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F869)
	S881= CU_ID.IRFunc1=rT                                      Path(S743,S880)
	S882= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F870)
	S883= CU_ID.IRFunc2=rS                                      Path(S742,S882)
	S884= IR_ID.Out31_26=>CU_ID.Op                              Premise(F871)
	S885= CU_ID.Op=0                                            Path(S741,S884)
	S886= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F872)
	S887= CU_ID.IRFunc=37                                       Path(S746,S886)
	S888= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F873)
	S889= CU_MEM.IRFunc1=rT                                     Path(S750,S888)
	S890= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F874)
	S891= CU_MEM.IRFunc2=rS                                     Path(S749,S890)
	S892= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F875)
	S893= CU_MEM.Op=0                                           Path(S748,S892)
	S894= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F876)
	S895= CU_MEM.IRFunc=37                                      Path(S753,S894)
	S896= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F877)
	S897= CU_WB.IRFunc1=rT                                      Path(S757,S896)
	S898= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F878)
	S899= CU_WB.IRFunc2=rS                                      Path(S756,S898)
	S900= IR_WB.Out31_26=>CU_WB.Op                              Premise(F879)
	S901= CU_WB.Op=0                                            Path(S755,S900)
	S902= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F880)
	S903= CU_WB.IRFunc=37                                       Path(S760,S902)
	S904= CtrlA_EX=0                                            Premise(F881)
	S905= [A_EX]=FU(a)                                          A_EX-Hold(S665,S904)
	S906= CtrlB_EX=0                                            Premise(F882)
	S907= [B_EX]=FU(b)                                          B_EX-Hold(S667,S906)
	S908= CtrlALUOut_MEM=0                                      Premise(F883)
	S909= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Hold(S669,S908)
	S910= CtrlALUOut_DMMU1=0                                    Premise(F884)
	S911= [ALUOut_DMMU1]=FU(a)|FU(b)                            ALUOut_DMMU1-Hold(S671,S910)
	S912= CtrlALUOut_DMMU2=0                                    Premise(F885)
	S913= CtrlALUOut_WB=0                                       Premise(F886)
	S914= [ALUOut_WB]=FU(a)|FU(b)                               ALUOut_WB-Hold(S674,S913)
	S915= CtrlA_MEM=0                                           Premise(F887)
	S916= CtrlA_WB=0                                            Premise(F888)
	S917= CtrlB_MEM=0                                           Premise(F889)
	S918= CtrlB_WB=0                                            Premise(F890)
	S919= CtrlICache=0                                          Premise(F891)
	S920= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S680,S919)
	S921= CtrlIMMU=0                                            Premise(F892)
	S922= CtrlIR_DMMU1=0                                        Premise(F893)
	S923= [IR_DMMU1]={0,rS,rT,rD,0,37}                          IR_DMMU1-Hold(S683,S922)
	S924= CtrlIR_DMMU2=0                                        Premise(F894)
	S925= CtrlIR_EX=0                                           Premise(F895)
	S926= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S686,S925)
	S927= CtrlIR_ID=0                                           Premise(F896)
	S928= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S688,S927)
	S929= CtrlIR_IMMU=0                                         Premise(F897)
	S930= CtrlIR_MEM=0                                          Premise(F898)
	S931= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Hold(S691,S930)
	S932= CtrlIR_WB=0                                           Premise(F899)
	S933= [IR_WB]={0,rS,rT,rD,0,37}                             IR_WB-Hold(S693,S932)
	S934= CtrlGPR=1                                             Premise(F900)
	S935= CtrlIAddrReg=0                                        Premise(F901)
	S936= CtrlPC=0                                              Premise(F902)
	S937= CtrlPCInc=0                                           Premise(F903)
	S938= PC[CIA]=addr                                          PC-Hold(S700,S937)
	S939= PC[Out]=addr+4                                        PC-Hold(S701,S936,S937)
	S940= CtrlIMem=0                                            Premise(F904)
	S941= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S703,S940)
	S942= CtrlICacheReg=0                                       Premise(F905)
	S943= CtrlASIDIn=0                                          Premise(F906)
	S944= CtrlCP0=0                                             Premise(F907)
	S945= CP0[ASID]=pid                                         CP0-Hold(S707,S944)
	S946= CtrlEPCIn=0                                           Premise(F908)
	S947= CtrlExCodeIn=0                                        Premise(F909)
	S948= CtrlIRMux=0                                           Premise(F910)

POST	S905= [A_EX]=FU(a)                                          A_EX-Hold(S665,S904)
	S907= [B_EX]=FU(b)                                          B_EX-Hold(S667,S906)
	S909= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Hold(S669,S908)
	S911= [ALUOut_DMMU1]=FU(a)|FU(b)                            ALUOut_DMMU1-Hold(S671,S910)
	S914= [ALUOut_WB]=FU(a)|FU(b)                               ALUOut_WB-Hold(S674,S913)
	S920= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S680,S919)
	S923= [IR_DMMU1]={0,rS,rT,rD,0,37}                          IR_DMMU1-Hold(S683,S922)
	S926= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S686,S925)
	S928= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S688,S927)
	S931= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Hold(S691,S930)
	S933= [IR_WB]={0,rS,rT,rD,0,37}                             IR_WB-Hold(S693,S932)
	S938= PC[CIA]=addr                                          PC-Hold(S700,S937)
	S939= PC[Out]=addr+4                                        PC-Hold(S701,S936,S937)
	S941= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S703,S940)
	S945= CP0[ASID]=pid                                         CP0-Hold(S707,S944)

