WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1315559 cumulative IPC: 3.801 (Simulation time: 00 hr 01 min 03 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1315559 cumulative IPC: 3.801 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 52865372 heartbeat IPC: 0.1892 cumulative IPC: 0.09699 (Simulation time: 00 hr 09 min 32 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 51549814 cumulative IPC: 0.09699 (Simulation time: 00 hr 09 min 32 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 51549814 cumulative IPC: 0.09699 (Simulation time: 00 hr 09 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_46B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.09699 instructions: 5000001 cycles: 51549814
CPU 0 Branch Prediction Accuracy: 94.47% MPKI: 14.92 Average ROB Occupancy at Mispredict: 50.85
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.571
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 14.3
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     649731 HIT:     226488 MISS:     423243
LLC LOAD         ACCESS:     462545 HIT:     103510 MISS:     359035
LLC RFO          ACCESS:      11604 HIT:       3597 MISS:       8007
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     108810 HIT:     108736 MISS:         74
LLC TRANSLATION  ACCESS:      66772 HIT:      10645 MISS:      56127
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1146 cycles
cpu0_DTLB TOTAL        ACCESS:    1257732 HIT:     642257 MISS:     615475
cpu0_DTLB LOAD         ACCESS:    1257732 HIT:     642257 MISS:     615475
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 154.8 cycles
cpu0_ITLB TOTAL        ACCESS:          7 HIT:          7 MISS:          0
cpu0_ITLB LOAD         ACCESS:          7 HIT:          7 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1564533 HIT:     635238 MISS:     929295
cpu0_L1D LOAD         ACCESS:    1212036 HIT:     405411 MISS:     806625
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     251220 HIT:     219455 MISS:      31765
cpu0_L1D TRANSLATION  ACCESS:     101277 HIT:      10372 MISS:      90905
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 538 cycles
cpu0_L1I TOTAL        ACCESS:          8 HIT:          8 MISS:          0
cpu0_L1I LOAD         ACCESS:          8 HIT:          8 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     856669 HIT:     315740 MISS:     540929
cpu0_L2C LOAD         ACCESS:     599156 HIT:     136610 MISS:     462546
cpu0_L2C RFO          ACCESS:      20653 HIT:       9049 MISS:      11604
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     146382 HIT:     146375 MISS:          7
cpu0_L2C TRANSLATION  ACCESS:      90478 HIT:      23706 MISS:      66772
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 917.3 cycles
cpu0_STLB TOTAL        ACCESS:     466490 HIT:     389620 MISS:      76870
cpu0_STLB LOAD         ACCESS:     466490 HIT:     389620 MISS:      76870
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1225 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      18433
  ROW_BUFFER_MISS:     404669
 AVG DBUS CONGESTED CYCLE: 3.977
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1217
  FULL:      90235
