Analysis & Synthesis report for simd
Fri Apr  5 21:42:05 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for datapath:cpu|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_v1g1:auto_generated
 17. Source assignments for datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|altsyncram_jcg2:altsyncram1
 18. Source assignments for flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst
 19. Source assignments for flags:flagsAritmetric|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst
 20. Source assignments for flags:flagsMemory|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst
 21. Source assignments for flags:flagsCycle|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst
 22. Parameter Settings for User Entity Instance: datapath:cpu|new_clk:frec_mem
 23. Parameter Settings for User Entity Instance: datapath:cpu|new_clk:frec_clk
 24. Parameter Settings for User Entity Instance: datapath:cpu|mux_2to1:mux_inst
 25. Parameter Settings for User Entity Instance: datapath:cpu|adder:adder_if
 26. Parameter Settings for User Entity Instance: datapath:cpu|rom:rom_inst|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: datapath:cpu|mux_4to1:mux_RS1_id
 28. Parameter Settings for User Entity Instance: datapath:cpu|mux_2to1:mux_RS2_id
 29. Parameter Settings for User Entity Instance: datapath:cpu|mux_4to1:mux_RS3_id
 30. Parameter Settings for User Entity Instance: datapath:cpu|scalar_rf:scalar_rf_id
 31. Parameter Settings for User Entity Instance: datapath:cpu|vectorial_rf:vectorial_rf_id
 32. Parameter Settings for User Entity Instance: datapath:cpu|mux_2to1:mux_2to1_ex
 33. Parameter Settings for User Entity Instance: datapath:cpu|mux_2to1:mux_2to1_ex_vec
 34. Parameter Settings for User Entity Instance: datapath:cpu|adder:adder_ex
 35. Parameter Settings for User Entity Instance: datapath:cpu|alu_scalar:alu_ex
 36. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance
 37. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance0
 38. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance0
 39. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance1
 40. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance1
 41. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance2
 42. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance2
 43. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance3
 44. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance3
 45. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance4
 46. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance4
 47. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance5
 48. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance5
 49. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance6
 50. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance6
 51. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance7
 52. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance7
 53. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance8
 54. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance8
 55. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance9
 56. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance9
 57. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance10
 58. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance10
 59. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance11
 60. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance11
 61. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance12
 62. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance12
 63. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance13
 64. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance13
 65. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance14
 66. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance14
 67. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance15
 68. Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance15
 69. Parameter Settings for User Entity Instance: datapath:cpu|compare:compare_wb_inst
 70. Parameter Settings for User Entity Instance: datapath:cpu|mux_2to1:mux_WD_mem
 71. Parameter Settings for User Entity Instance: datapath:cpu|ram7:mem|altsyncram:altsyncram_component
 72. Parameter Settings for User Entity Instance: datapath:cpu|mux_2to1:mux_data_mem
 73. Parameter Settings for User Entity Instance: datapath:cpu|mux_2to1:mux_WD_wb
 74. Parameter Settings for User Entity Instance: datapath:cpu|mux_2to1:mux_RD_wb
 75. Parameter Settings for User Entity Instance: flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0
 76. Parameter Settings for User Entity Instance: flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
 77. Parameter Settings for User Entity Instance: flags:flagsAritmetric|altsource_probe_top:in_system_sources_probes_0
 78. Parameter Settings for User Entity Instance: flags:flagsAritmetric|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
 79. Parameter Settings for User Entity Instance: flags:flagsMemory|altsource_probe_top:in_system_sources_probes_0
 80. Parameter Settings for User Entity Instance: flags:flagsMemory|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
 81. Parameter Settings for User Entity Instance: flags:flagsCycle|altsource_probe_top:in_system_sources_probes_0
 82. Parameter Settings for User Entity Instance: flags:flagsCycle|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
 83. Parameter Settings for Inferred Entity Instance: datapath:cpu|alu_scalar:alu_ex|lpm_divide:Div0
 84. Parameter Settings for Inferred Entity Instance: datapath:cpu|scalar_rf:scalar_rf_id|lpm_divide:Div0
 85. altsyncram Parameter Settings by Entity Instance
 86. Port Connectivity Checks: "flags:flagsCycle"
 87. Port Connectivity Checks: "flags:flagsMemory"
 88. Port Connectivity Checks: "flags:flagsAritmetric"
 89. Port Connectivity Checks: "flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"
 90. Port Connectivity Checks: "flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0"
 91. Port Connectivity Checks: "flags:flagsStalls"
 92. Port Connectivity Checks: "datapath:cpu|ram7:mem"
 93. Port Connectivity Checks: "datapath:cpu|mux_2to1:mux_WD_mem"
 94. Port Connectivity Checks: "datapath:cpu|compare:compare_wb_inst"
 95. Port Connectivity Checks: "datapath:cpu|segment_ex_mem:ex_mem_inst"
 96. Port Connectivity Checks: "datapath:cpu|adder:adder_ex"
 97. Port Connectivity Checks: "datapath:cpu|mux_2to1:mux_2to1_ex_vec"
 98. Port Connectivity Checks: "datapath:cpu|mux_4to1:mux_RS3_id"
 99. Port Connectivity Checks: "datapath:cpu|adder:adder_if"
100. Port Connectivity Checks: "datapath:cpu|pc:pc_if"
101. Port Connectivity Checks: "datapath:cpu|extend_pc:extend_pc_inst"
102. In-System Memory Content Editor Settings
103. Post-Synthesis Netlist Statistics for Top Partition
104. Elapsed Time Per Partition
105. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Apr  5 21:42:04 2024          ;
; Quartus Prime Version           ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                   ; simd                                           ;
; Top-level Entity Name           ; top                                            ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 11969                                          ;
; Total pins                      ; 3                                              ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 3,208,688                                      ;
; Total DSP Blocks                ; 17                                             ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; simd               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 3.46        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  22.3%      ;
;     Processor 3            ;  19.0%      ;
;     Processor 4            ;  18.8%      ;
;     Processor 5            ;  18.7%      ;
;     Processor 6            ;  17.1%      ;
;     Processor 7            ;  17.1%      ;
;     Processor 8            ;  17.1%      ;
;     Processor 9            ;  17.1%      ;
;     Processor 10           ;  17.1%      ;
;     Processor 11           ;  14.0%      ;
;     Processor 12           ;  14.0%      ;
;     Processor 13           ;  13.9%      ;
;     Processor 14           ;  13.4%      ;
;     Processor 15           ;  13.4%      ;
;     Processor 16           ;  13.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; adder.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/adder.sv                                                           ;             ;
; alu_element_vec.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_element_vec.sv                                                 ;             ;
; alu_scalar.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_scalar.sv                                                      ;             ;
; alu_vec.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec.sv                                                         ;             ;
; branch_unit.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/branch_unit.sv                                                     ;             ;
; compare.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/compare.sv                                                         ;             ;
; control_unit.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv                                                    ;             ;
; datapath.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv                                                        ;             ;
; decode.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/decode.sv                                                          ;             ;
; extend.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/extend.sv                                                          ;             ;
; extend_vector_size.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/extend_vector_size.sv                                              ;             ;
; mem_addr_manager.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_addr_manager.sv                                                ;             ;
; mem_input_manager.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_input_manager.sv                                               ;             ;
; mem_output_manager.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_output_manager.sv                                              ;             ;
; mux_2to1.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mux_2to1.sv                                                        ;             ;
; mux_4to1.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mux_4to1.sv                                                        ;             ;
; new_clk.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/new_clk.sv                                                         ;             ;
; pc.sv                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/pc.sv                                                              ;             ;
; scalar_rf.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/scalar_rf.sv                                                       ;             ;
; segment_ex_mem.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_ex_mem.sv                                                  ;             ;
; segment_id_ex.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_id_ex.sv                                                   ;             ;
; segment_if_id.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_if_id.sv                                                   ;             ;
; segment_mem_wb.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_mem_wb.sv                                                  ;             ;
; vectorial_rf.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/vectorial_rf.sv                                                    ;             ;
; rom.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/rom.v                                                              ;             ;
; flags/synthesis/flags.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/flags/synthesis/flags.v                                            ; flags       ;
; flags/synthesis/submodules/altsource_probe_top.v                   ; yes             ; User Verilog HDL File                        ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/flags/synthesis/submodules/altsource_probe_top.v                   ; flags       ;
; top.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/top.sv                                                             ;             ;
; ram7.v                                                             ; yes             ; User Wizard-Generated File                   ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/ram7.v                                                             ;             ;
; extend_pc.sv                                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/extend_pc.sv                                                       ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                              ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                       ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                                 ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                              ;             ;
; aglobal221.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                              ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                               ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                                                                  ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                                                                  ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                                                ;             ;
; db/altsyncram_v1g1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_v1g1.tdf                                             ;             ;
; instruction.mif                                                    ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/instruction.mif                                                    ;             ;
; special_register_manager.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/special_register_manager.sv                                        ;             ;
; db/altsyncram_3up1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_3up1.tdf                                             ;             ;
; db/altsyncram_jcg2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_jcg2.tdf                                             ;             ;
; memory.mif                                                         ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/memory.mif                                                         ;             ;
; db/decode_uma.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/decode_uma.tdf                                                  ;             ;
; db/decode_n2a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/decode_n2a.tdf                                                  ;             ;
; db/mux_tib.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/mux_tib.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                               ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                           ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                              ;             ;
; altsource_probe.v                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe.v                                                                           ;             ;
; altsource_probe_body.vhd                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd                                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                                                 ; altera_sld  ;
; db/ip/sld80cbc395/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/ip/sld80cbc395/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                            ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                                                              ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/abs_divider.inc                                                                             ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                         ;             ;
; db/lpm_divide_ddm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/lpm_divide_ddm.tdf                                              ;             ;
; db/sign_div_unsign_jnh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/sign_div_unsign_jnh.tdf                                         ;             ;
; db/alt_u_div_c3f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/alt_u_div_c3f.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                         ;
+---------------------------------------------+---------------------------------------+
; Resource                                    ; Usage                                 ;
+---------------------------------------------+---------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 12612                                 ;
;                                             ;                                       ;
; Combinational ALUT usage for logic          ; 13241                                 ;
;     -- 7 input functions                    ; 17                                    ;
;     -- 6 input functions                    ; 9698                                  ;
;     -- 5 input functions                    ; 1168                                  ;
;     -- 4 input functions                    ; 590                                   ;
;     -- <=3 input functions                  ; 1768                                  ;
;                                             ;                                       ;
; Dedicated logic registers                   ; 11969                                 ;
;                                             ;                                       ;
; I/O pins                                    ; 3                                     ;
; Total MLAB memory bits                      ; 0                                     ;
; Total block memory bits                     ; 3208688                               ;
;                                             ;                                       ;
; Total DSP Blocks                            ; 17                                    ;
;                                             ;                                       ;
; Maximum fan-out node                        ; datapath:cpu|new_clk:frec_clk|seconds ;
; Maximum fan-out                             ; 11544                                 ;
; Total fan-out                               ; 133624                                ;
; Average fan-out                             ; 5.20                                  ;
+---------------------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 13241 (2)           ; 11969 (0)                 ; 3208688           ; 17         ; 3    ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |datapath:cpu|                                                                                                                       ; 12903 (0)           ; 11648 (0)                 ; 3208688           ; 17         ; 0    ; 0            ; |top|datapath:cpu                                                                                                                                                                                                                                                                                                                               ; datapath                          ; work         ;
;       |adder:adder_ex|                                                                                                                  ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|adder:adder_ex                                                                                                                                                                                                                                                                                                                ; adder                             ; work         ;
;       |adder:adder_if|                                                                                                                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|adder:adder_if                                                                                                                                                                                                                                                                                                                ; adder                             ; work         ;
;       |alu_scalar:alu_ex|                                                                                                               ; 595 (194)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top|datapath:cpu|alu_scalar:alu_ex                                                                                                                                                                                                                                                                                                             ; alu_scalar                        ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 401 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|alu_scalar:alu_ex|lpm_divide:Div0                                                                                                                                                                                                                                                                                             ; lpm_divide                        ; work         ;
;             |lpm_divide_ddm:auto_generated|                                                                                             ; 401 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|alu_scalar:alu_ex|lpm_divide:Div0|lpm_divide_ddm:auto_generated                                                                                                                                                                                                                                                               ; lpm_divide_ddm                    ; work         ;
;                |sign_div_unsign_jnh:divider|                                                                                            ; 401 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|alu_scalar:alu_ex|lpm_divide:Div0|lpm_divide_ddm:auto_generated|sign_div_unsign_jnh:divider                                                                                                                                                                                                                                   ; sign_div_unsign_jnh               ; work         ;
;                   |alt_u_div_c3f:divider|                                                                                               ; 401 (401)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|alu_scalar:alu_ex|lpm_divide:Div0|lpm_divide_ddm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_c3f:divider                                                                                                                                                                                                             ; alt_u_div_c3f                     ; work         ;
;       |alu_vec:alu_instance|                                                                                                            ; 2018 (0)            ; 0 (0)                     ; 0                 ; 16         ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance                                                                                                                                                                                                                                                                                                          ; alu_vec                           ; work         ;
;          |alu_element_vec:alu_instance0|                                                                                                ; 110 (110)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance0                                                                                                                                                                                                                                                                            ; alu_element_vec                   ; work         ;
;          |alu_element_vec:alu_instance10|                                                                                               ; 110 (110)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance10                                                                                                                                                                                                                                                                           ; alu_element_vec                   ; work         ;
;          |alu_element_vec:alu_instance11|                                                                                               ; 110 (110)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance11                                                                                                                                                                                                                                                                           ; alu_element_vec                   ; work         ;
;          |alu_element_vec:alu_instance12|                                                                                               ; 110 (110)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance12                                                                                                                                                                                                                                                                           ; alu_element_vec                   ; work         ;
;          |alu_element_vec:alu_instance13|                                                                                               ; 110 (110)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance13                                                                                                                                                                                                                                                                           ; alu_element_vec                   ; work         ;
;          |alu_element_vec:alu_instance14|                                                                                               ; 111 (111)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance14                                                                                                                                                                                                                                                                           ; alu_element_vec                   ; work         ;
;          |alu_element_vec:alu_instance15|                                                                                               ; 110 (110)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance15                                                                                                                                                                                                                                                                           ; alu_element_vec                   ; work         ;
;          |alu_element_vec:alu_instance1|                                                                                                ; 110 (110)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance1                                                                                                                                                                                                                                                                            ; alu_element_vec                   ; work         ;
;          |alu_element_vec:alu_instance2|                                                                                                ; 110 (110)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance2                                                                                                                                                                                                                                                                            ; alu_element_vec                   ; work         ;
;          |alu_element_vec:alu_instance3|                                                                                                ; 110 (110)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance3                                                                                                                                                                                                                                                                            ; alu_element_vec                   ; work         ;
;          |alu_element_vec:alu_instance4|                                                                                                ; 110 (110)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance4                                                                                                                                                                                                                                                                            ; alu_element_vec                   ; work         ;
;          |alu_element_vec:alu_instance5|                                                                                                ; 110 (110)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance5                                                                                                                                                                                                                                                                            ; alu_element_vec                   ; work         ;
;          |alu_element_vec:alu_instance6|                                                                                                ; 110 (110)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance6                                                                                                                                                                                                                                                                            ; alu_element_vec                   ; work         ;
;          |alu_element_vec:alu_instance7|                                                                                                ; 111 (111)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance7                                                                                                                                                                                                                                                                            ; alu_element_vec                   ; work         ;
;          |alu_element_vec:alu_instance8|                                                                                                ; 110 (110)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance8                                                                                                                                                                                                                                                                            ; alu_element_vec                   ; work         ;
;          |alu_element_vec:alu_instance9|                                                                                                ; 110 (110)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance9                                                                                                                                                                                                                                                                            ; alu_element_vec                   ; work         ;
;          |mux_2to1:mux_alu_instance0|                                                                                                   ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance0                                                                                                                                                                                                                                                                               ; mux_2to1                          ; work         ;
;          |mux_2to1:mux_alu_instance10|                                                                                                  ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance10                                                                                                                                                                                                                                                                              ; mux_2to1                          ; work         ;
;          |mux_2to1:mux_alu_instance11|                                                                                                  ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance11                                                                                                                                                                                                                                                                              ; mux_2to1                          ; work         ;
;          |mux_2to1:mux_alu_instance12|                                                                                                  ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance12                                                                                                                                                                                                                                                                              ; mux_2to1                          ; work         ;
;          |mux_2to1:mux_alu_instance13|                                                                                                  ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance13                                                                                                                                                                                                                                                                              ; mux_2to1                          ; work         ;
;          |mux_2to1:mux_alu_instance14|                                                                                                  ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance14                                                                                                                                                                                                                                                                              ; mux_2to1                          ; work         ;
;          |mux_2to1:mux_alu_instance15|                                                                                                  ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance15                                                                                                                                                                                                                                                                              ; mux_2to1                          ; work         ;
;          |mux_2to1:mux_alu_instance1|                                                                                                   ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance1                                                                                                                                                                                                                                                                               ; mux_2to1                          ; work         ;
;          |mux_2to1:mux_alu_instance2|                                                                                                   ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance2                                                                                                                                                                                                                                                                               ; mux_2to1                          ; work         ;
;          |mux_2to1:mux_alu_instance3|                                                                                                   ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance3                                                                                                                                                                                                                                                                               ; mux_2to1                          ; work         ;
;          |mux_2to1:mux_alu_instance4|                                                                                                   ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance4                                                                                                                                                                                                                                                                               ; mux_2to1                          ; work         ;
;          |mux_2to1:mux_alu_instance5|                                                                                                   ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance5                                                                                                                                                                                                                                                                               ; mux_2to1                          ; work         ;
;          |mux_2to1:mux_alu_instance6|                                                                                                   ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance6                                                                                                                                                                                                                                                                               ; mux_2to1                          ; work         ;
;          |mux_2to1:mux_alu_instance7|                                                                                                   ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance7                                                                                                                                                                                                                                                                               ; mux_2to1                          ; work         ;
;          |mux_2to1:mux_alu_instance8|                                                                                                   ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance8                                                                                                                                                                                                                                                                               ; mux_2to1                          ; work         ;
;          |mux_2to1:mux_alu_instance9|                                                                                                   ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance9                                                                                                                                                                                                                                                                               ; mux_2to1                          ; work         ;
;       |compare:compare_wb_inst|                                                                                                         ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|compare:compare_wb_inst                                                                                                                                                                                                                                                                                                       ; compare                           ; work         ;
;       |control_unit:control_unit_inst|                                                                                                  ; 68 (68)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|control_unit:control_unit_inst                                                                                                                                                                                                                                                                                                ; control_unit                      ; work         ;
;       |decode:decode_scalar_WD_wb|                                                                                                      ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|decode:decode_scalar_WD_wb                                                                                                                                                                                                                                                                                                    ; decode                            ; work         ;
;       |extend:extend_id_inst|                                                                                                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|extend:extend_id_inst                                                                                                                                                                                                                                                                                                         ; extend                            ; work         ;
;       |jump_unit:jump_unit_ex|                                                                                                          ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|jump_unit:jump_unit_ex                                                                                                                                                                                                                                                                                                        ; jump_unit                         ; work         ;
;       |mem_addr_manager:mem_addr_manager_inst|                                                                                          ; 53 (53)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|mem_addr_manager:mem_addr_manager_inst                                                                                                                                                                                                                                                                                        ; mem_addr_manager                  ; work         ;
;       |mem_input_manager:mem_input_manager_inst|                                                                                        ; 106 (106)           ; 277 (277)                 ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|mem_input_manager:mem_input_manager_inst                                                                                                                                                                                                                                                                                      ; mem_input_manager                 ; work         ;
;       |mem_output_manager:instance_name|                                                                                                ; 22 (22)             ; 266 (266)                 ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|mem_output_manager:instance_name                                                                                                                                                                                                                                                                                              ; mem_output_manager                ; work         ;
;       |mux_2to1:mux_2to1_ex_vec|                                                                                                        ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|mux_2to1:mux_2to1_ex_vec                                                                                                                                                                                                                                                                                                      ; mux_2to1                          ; work         ;
;       |mux_2to1:mux_2to1_ex|                                                                                                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|mux_2to1:mux_2to1_ex                                                                                                                                                                                                                                                                                                          ; mux_2to1                          ; work         ;
;       |mux_2to1:mux_RD_wb|                                                                                                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|mux_2to1:mux_RD_wb                                                                                                                                                                                                                                                                                                            ; mux_2to1                          ; work         ;
;       |mux_2to1:mux_RS2_id|                                                                                                             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|mux_2to1:mux_RS2_id                                                                                                                                                                                                                                                                                                           ; mux_2to1                          ; work         ;
;       |mux_2to1:mux_WD_mem|                                                                                                             ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|mux_2to1:mux_WD_mem                                                                                                                                                                                                                                                                                                           ; mux_2to1                          ; work         ;
;       |mux_2to1:mux_WD_wb|                                                                                                              ; 256 (256)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|mux_2to1:mux_WD_wb                                                                                                                                                                                                                                                                                                            ; mux_2to1                          ; work         ;
;       |mux_4to1:mux_RS1_id|                                                                                                             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|mux_4to1:mux_RS1_id                                                                                                                                                                                                                                                                                                           ; mux_4to1                          ; work         ;
;       |mux_4to1:mux_RS3_id|                                                                                                             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|mux_4to1:mux_RS3_id                                                                                                                                                                                                                                                                                                           ; mux_4to1                          ; work         ;
;       |new_clk:frec_clk|                                                                                                                ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|new_clk:frec_clk                                                                                                                                                                                                                                                                                                              ; new_clk                           ; work         ;
;       |new_clk:frec_mem|                                                                                                                ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|new_clk:frec_mem                                                                                                                                                                                                                                                                                                              ; new_clk                           ; work         ;
;       |pc:pc_if|                                                                                                                        ; 9 (9)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|pc:pc_if                                                                                                                                                                                                                                                                                                                      ; pc                                ; work         ;
;       |ram7:mem|                                                                                                                        ; 444 (0)             ; 71 (0)                    ; 3200496           ; 0          ; 0    ; 0            ; |top|datapath:cpu|ram7:mem                                                                                                                                                                                                                                                                                                                      ; ram7                              ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 444 (0)             ; 71 (0)                    ; 3200496           ; 0          ; 0    ; 0            ; |top|datapath:cpu|ram7:mem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_3up1:auto_generated|                                                                                            ; 444 (0)             ; 71 (0)                    ; 3200496           ; 0          ; 0    ; 0            ; |top|datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_3up1                   ; work         ;
;                |altsyncram_jcg2:altsyncram1|                                                                                            ; 263 (0)             ; 15 (15)                   ; 3200496           ; 0          ; 0    ; 0            ; |top|datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|altsyncram_jcg2:altsyncram1                                                                                                                                                                                                                           ; altsyncram_jcg2                   ; work         ;
;                   |decode_n2a:rden_decode_a|                                                                                            ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|altsyncram_jcg2:altsyncram1|decode_n2a:rden_decode_a                                                                                                                                                                                                  ; decode_n2a                        ; work         ;
;                   |decode_n2a:rden_decode_b|                                                                                            ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|altsyncram_jcg2:altsyncram1|decode_n2a:rden_decode_b                                                                                                                                                                                                  ; decode_n2a                        ; work         ;
;                   |decode_uma:decode4|                                                                                                  ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|altsyncram_jcg2:altsyncram1|decode_uma:decode4                                                                                                                                                                                                        ; decode_uma                        ; work         ;
;                   |decode_uma:decode5|                                                                                                  ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|altsyncram_jcg2:altsyncram1|decode_uma:decode5                                                                                                                                                                                                        ; decode_uma                        ; work         ;
;                   |mux_tib:mux6|                                                                                                        ; 146 (146)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|altsyncram_jcg2:altsyncram1|mux_tib:mux6                                                                                                                                                                                                              ; mux_tib                           ; work         ;
;                   |mux_tib:mux7|                                                                                                        ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|altsyncram_jcg2:altsyncram1|mux_tib:mux7                                                                                                                                                                                                              ; mux_tib                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 181 (165)           ; 56 (47)                   ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                             ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;       |rom:rom_inst|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|datapath:cpu|rom:rom_inst                                                                                                                                                                                                                                                                                                                  ; rom                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|datapath:cpu|rom:rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;             |altsyncram_v1g1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|datapath:cpu|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_v1g1:auto_generated                                                                                                                                                                                                                                                   ; altsyncram_v1g1                   ; work         ;
;       |scalar_rf:scalar_rf_id|                                                                                                          ; 1074 (642)          ; 608 (608)                 ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|scalar_rf:scalar_rf_id                                                                                                                                                                                                                                                                                                        ; scalar_rf                         ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 432 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|scalar_rf:scalar_rf_id|lpm_divide:Div0                                                                                                                                                                                                                                                                                        ; lpm_divide                        ; work         ;
;             |lpm_divide_ddm:auto_generated|                                                                                             ; 432 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|scalar_rf:scalar_rf_id|lpm_divide:Div0|lpm_divide_ddm:auto_generated                                                                                                                                                                                                                                                          ; lpm_divide_ddm                    ; work         ;
;                |sign_div_unsign_jnh:divider|                                                                                            ; 432 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|scalar_rf:scalar_rf_id|lpm_divide:Div0|lpm_divide_ddm:auto_generated|sign_div_unsign_jnh:divider                                                                                                                                                                                                                              ; sign_div_unsign_jnh               ; work         ;
;                   |alt_u_div_c3f:divider|                                                                                               ; 432 (432)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|scalar_rf:scalar_rf_id|lpm_divide:Div0|lpm_divide_ddm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_c3f:divider                                                                                                                                                                                                        ; alt_u_div_c3f                     ; work         ;
;       |segment_ex_mem:ex_mem_inst|                                                                                                      ; 214 (214)           ; 561 (561)                 ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst                                                                                                                                                                                                                                                                                                    ; segment_ex_mem                    ; work         ;
;       |segment_id_ex:id_ex_inst|                                                                                                        ; 1 (1)               ; 886 (886)                 ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|segment_id_ex:id_ex_inst                                                                                                                                                                                                                                                                                                      ; segment_id_ex                     ; work         ;
;       |segment_if_id:if_id_inst|                                                                                                        ; 0 (0)               ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|segment_if_id:if_id_inst                                                                                                                                                                                                                                                                                                      ; segment_if_id                     ; work         ;
;       |segment_mem_wb:segment_mem_wb_inst|                                                                                              ; 0 (0)               ; 526 (526)                 ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|segment_mem_wb:segment_mem_wb_inst                                                                                                                                                                                                                                                                                            ; segment_mem_wb                    ; work         ;
;       |special_register_manager:special_register_manager_inst|                                                                          ; 82 (82)             ; 83 (83)                   ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|special_register_manager:special_register_manager_inst                                                                                                                                                                                                                                                                        ; special_register_manager          ; work         ;
;       |vectorial_rf:vectorial_rf_id|                                                                                                    ; 7712 (7712)         ; 8192 (8192)               ; 0                 ; 0          ; 0    ; 0            ; |top|datapath:cpu|vectorial_rf:vectorial_rf_id                                                                                                                                                                                                                                                                                                  ; vectorial_rf                      ; work         ;
;    |flags:flagsAritmetric|                                                                                                              ; 38 (0)              ; 47 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|flags:flagsAritmetric                                                                                                                                                                                                                                                                                                                      ; flags                             ; flags        ;
;       |altsource_probe_top:in_system_sources_probes_0|                                                                                  ; 38 (0)              ; 47 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|flags:flagsAritmetric|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                                                       ; altsource_probe_top               ; flags        ;
;          |altsource_probe:issp_impl|                                                                                                    ; 38 (0)              ; 47 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|flags:flagsAritmetric|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                                             ; altsource_probe                   ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                                                            ; 38 (2)              ; 47 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|flags:flagsAritmetric|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                              ; altsource_probe_body              ; work         ;
;                |altsource_probe_impl:\equal_width_gen:equal_width_inst|                                                                 ; 36 (22)             ; 47 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |top|flags:flagsAritmetric|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst                                                                                                                                       ; altsource_probe_impl              ; work         ;
;                   |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                           ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|flags:flagsAritmetric|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                             ; sld_rom_sr                        ; work         ;
;    |flags:flagsCycle|                                                                                                                   ; 38 (0)              ; 47 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|flags:flagsCycle                                                                                                                                                                                                                                                                                                                           ; flags                             ; flags        ;
;       |altsource_probe_top:in_system_sources_probes_0|                                                                                  ; 38 (0)              ; 47 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|flags:flagsCycle|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                                                            ; altsource_probe_top               ; flags        ;
;          |altsource_probe:issp_impl|                                                                                                    ; 38 (0)              ; 47 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|flags:flagsCycle|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                                                  ; altsource_probe                   ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                                                            ; 38 (2)              ; 47 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|flags:flagsCycle|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                   ; altsource_probe_body              ; work         ;
;                |altsource_probe_impl:\equal_width_gen:equal_width_inst|                                                                 ; 36 (22)             ; 47 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |top|flags:flagsCycle|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst                                                                                                                                            ; altsource_probe_impl              ; work         ;
;                   |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                           ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|flags:flagsCycle|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                  ; sld_rom_sr                        ; work         ;
;    |flags:flagsMemory|                                                                                                                  ; 38 (0)              ; 47 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|flags:flagsMemory                                                                                                                                                                                                                                                                                                                          ; flags                             ; flags        ;
;       |altsource_probe_top:in_system_sources_probes_0|                                                                                  ; 38 (0)              ; 47 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|flags:flagsMemory|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                                                           ; altsource_probe_top               ; flags        ;
;          |altsource_probe:issp_impl|                                                                                                    ; 38 (0)              ; 47 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|flags:flagsMemory|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                                                 ; altsource_probe                   ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                                                            ; 38 (2)              ; 47 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|flags:flagsMemory|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                  ; altsource_probe_body              ; work         ;
;                |altsource_probe_impl:\equal_width_gen:equal_width_inst|                                                                 ; 36 (22)             ; 47 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |top|flags:flagsMemory|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst                                                                                                                                           ; altsource_probe_impl              ; work         ;
;                   |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                           ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|flags:flagsMemory|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                 ; sld_rom_sr                        ; work         ;
;    |flags:flagsStalls|                                                                                                                  ; 38 (0)              ; 47 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|flags:flagsStalls                                                                                                                                                                                                                                                                                                                          ; flags                             ; flags        ;
;       |altsource_probe_top:in_system_sources_probes_0|                                                                                  ; 38 (0)              ; 47 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                                                           ; altsource_probe_top               ; flags        ;
;          |altsource_probe:issp_impl|                                                                                                    ; 38 (0)              ; 47 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                                                 ; altsource_probe                   ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                                                            ; 38 (2)              ; 47 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                  ; altsource_probe_body              ; work         ;
;                |altsource_probe_impl:\equal_width_gen:equal_width_inst|                                                                 ; 36 (22)             ; 47 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |top|flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst                                                                                                                                           ; altsource_probe_impl              ; work         ;
;                   |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                           ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                 ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 184 (1)             ; 133 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 183 (0)             ; 133 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 183 (0)             ; 133 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 183 (1)             ; 133 (9)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 182 (0)             ; 124 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 182 (143)           ; 124 (95)                  ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-----------------+
; Name                                                                                                                        ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF             ;
+-----------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-----------------+
; datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|altsyncram_jcg2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 200031       ; 16           ; 200031       ; 16           ; 3200496 ; memory.mif      ;
; datapath:cpu|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_v1g1:auto_generated|ALTSYNCRAM                         ; AUTO ; ROM            ; 256          ; 32           ; --           ; --           ; 8192    ; instruction.mif ;
+-----------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-----------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 16          ;
; Independent 27x27               ; 1           ;
; Total number of DSP blocks      ; 17          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 17          ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT                     ; 22.1    ; N/A          ; N/A          ; |top|datapath:cpu|ram7:mem                                                                                                                                                                                                                                               ; ram7.v          ;
; Altera ; ROM: 1-PORT                     ; 22.1    ; N/A          ; N/A          ; |top|datapath:cpu|rom:rom_inst                                                                                                                                                                                                                                           ; rom.v           ;
; N/A    ; altera_in_system_sources_probes ; 22.1    ; N/A          ; N/A          ; |top|flags:flagsAritmetric                                                                                                                                                                                                                                               ; flags.qsys      ;
; N/A    ; altera_in_system_sources_probes ; 22.1    ; N/A          ; N/A          ; |top|flags:flagsCycle                                                                                                                                                                                                                                                    ; flags.qsys      ;
; N/A    ; altera_in_system_sources_probes ; 22.1    ; N/A          ; N/A          ; |top|flags:flagsMemory                                                                                                                                                                                                                                                   ; flags.qsys      ;
; N/A    ; altera_in_system_sources_probes ; 22.1    ; N/A          ; N/A          ; |top|flags:flagsStalls                                                                                                                                                                                                                                                   ; flags.qsys      ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                       ;
+----------------------------------------------------------+-------------------------------------------------------+------------------------+
; Latch Name                                               ; Latch Enable Signal                                   ; Free of Timing Hazards ;
+----------------------------------------------------------+-------------------------------------------------------+------------------------+
; datapath:cpu|control_unit:control_unit_inst|EnableWrite  ; datapath:cpu|control_unit:control_unit_inst|MemRead   ; yes                    ;
; datapath:cpu|control_unit:control_unit_inst|WriteDataSrc ; datapath:cpu|control_unit:control_unit_inst|MemRead   ; yes                    ;
; datapath:cpu|control_unit:control_unit_inst|MemToReg     ; datapath:cpu|control_unit:control_unit_inst|MemToReg  ; yes                    ;
; datapath:cpu|control_unit:control_unit_inst|RegWriteS    ; datapath:cpu|control_unit:control_unit_inst|MemRead   ; yes                    ;
; datapath:cpu|control_unit:control_unit_inst|RegWriteV    ; datapath:cpu|control_unit:control_unit_inst|MemRead   ; yes                    ;
; datapath:cpu|control_unit:control_unit_inst|ImmSrc[1]    ; datapath:cpu|control_unit:control_unit_inst|ImmSrc[1] ; yes                    ;
; datapath:cpu|control_unit:control_unit_inst|ImmSrc[0]    ; datapath:cpu|control_unit:control_unit_inst|ImmSrc[1] ; yes                    ;
; datapath:cpu|control_unit:control_unit_inst|RegSrc2      ; GND                                                   ; yes                    ;
; datapath:cpu|control_unit:control_unit_inst|RegDest[0]   ; GND                                                   ; yes                    ;
; datapath:cpu|control_unit:control_unit_inst|RegDest[1]   ; GND                                                   ; yes                    ;
; datapath:cpu|control_unit:control_unit_inst|ALUOpS[2]    ; datapath:cpu|control_unit:control_unit_inst|ALUOpS[2] ; yes                    ;
; datapath:cpu|control_unit:control_unit_inst|ALUOpS[1]    ; datapath:cpu|control_unit:control_unit_inst|ALUOpS[2] ; yes                    ;
; datapath:cpu|control_unit:control_unit_inst|ALUOpS[0]    ; datapath:cpu|control_unit:control_unit_inst|ALUOpS[2] ; yes                    ;
; datapath:cpu|control_unit:control_unit_inst|Brinco       ; datapath:cpu|control_unit:control_unit_inst|Brinco    ; yes                    ;
; datapath:cpu|control_unit:control_unit_inst|Equal        ; datapath:cpu|control_unit:control_unit_inst|Brinco    ; yes                    ;
; datapath:cpu|control_unit:control_unit_inst|GreaterEqual ; datapath:cpu|control_unit:control_unit_inst|Brinco    ; yes                    ;
; datapath:cpu|control_unit:control_unit_inst|LessEqual    ; datapath:cpu|control_unit:control_unit_inst|Brinco    ; yes                    ;
; datapath:cpu|control_unit:control_unit_inst|ALUSrc       ; GND                                                   ; yes                    ;
; datapath:cpu|control_unit:control_unit_inst|FlagRDSrc    ; datapath:cpu|control_unit:control_unit_inst|MemRead   ; yes                    ;
; datapath:cpu|control_unit:control_unit_inst|ALUOpV[2]    ; datapath:cpu|control_unit:control_unit_inst|ALUOpV[2] ; yes                    ;
; datapath:cpu|control_unit:control_unit_inst|ALUOpV[1]    ; datapath:cpu|control_unit:control_unit_inst|ALUOpV[2] ; yes                    ;
; datapath:cpu|control_unit:control_unit_inst|ALUOpV[0]    ; datapath:cpu|control_unit:control_unit_inst|ALUOpV[2] ; yes                    ;
; datapath:cpu|control_unit:control_unit_inst|EnableRead   ; datapath:cpu|control_unit:control_unit_inst|MemRead   ; yes                    ;
; datapath:cpu|control_unit:control_unit_inst|MemWrite     ; datapath:cpu|control_unit:control_unit_inst|MemRead   ; yes                    ;
; datapath:cpu|control_unit:control_unit_inst|AluData      ; GND                                                   ; yes                    ;
; Number of user-specified and inferred latches = 25       ;                                                       ;                        ;
+----------------------------------------------------------+-------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; Register name                                                                                                                                 ; Reason for Removal                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; datapath:cpu|segment_if_id:if_id_inst|instr_27_23[4]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_opcode[2] ;
; datapath:cpu|segment_if_id:if_id_inst|instr_26_22[4]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_opcode[1] ;
; datapath:cpu|segment_if_id:if_id_inst|instr_27_23[3]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_opcode[1] ;
; datapath:cpu|segment_if_id:if_id_inst|instr_25_21[4]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_opcode[0] ;
; datapath:cpu|segment_if_id:if_id_inst|instr_26_22[3]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_opcode[0] ;
; datapath:cpu|segment_if_id:if_id_inst|instr_27_23[2]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_opcode[0] ;
; datapath:cpu|segment_if_id:if_id_inst|instr_22_18[0]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_27_0[18]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_20_16[2]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_27_0[18]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_19_15[3]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_27_0[18]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_21_17[1]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_27_0[18]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_20_16[1]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_27_0[17]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_19_15[2]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_27_0[17]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_21_17[0]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_27_0[17]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_20_16[0]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_27_0[16]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_19_15[1]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_27_0[16]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_19_15[0]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_27_0[15]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_14_10[4]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_27_0[14]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_14_10[3]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_27_0[13]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_14_10[2]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_27_0[12]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_14_10[1]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_27_0[11]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_14_10[0]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_27_0[10]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_25_21[0]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_21_17[4]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_24_20[1]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_21_17[4]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_22_18[3]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_21_17[4]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_24_20[0]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_21_17[3]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_22_18[2]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_21_17[3]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_20_16[4]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_21_17[3]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_22_18[1]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_21_17[2]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_20_16[3]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_21_17[2]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_19_15[4]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_21_17[2]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_25_21[3]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_27_23[1]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_24_20[4]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_27_23[1]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_26_22[2]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_27_23[1]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_25_21[2]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_27_23[0]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_24_20[3]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_27_23[0]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_26_22[1]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_27_23[0]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_25_21[1]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_22_18[4]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_24_20[2]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_22_18[4]  ;
; datapath:cpu|segment_if_id:if_id_inst|instr_26_22[0]                                                                                          ; Merged with datapath:cpu|segment_if_id:if_id_inst|instr_22_18[4]  ;
; datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; Stuck at GND due to stuck port data_in                            ;
; Total Number of Removed Registers = 40                                                                                                        ;                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 11969 ;
; Number of registers using Synchronous Clear  ; 319   ;
; Number of registers using Synchronous Load   ; 1031  ;
; Number of registers using Asynchronous Clear ; 11440 ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 9788  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; datapath:cpu|new_clk:frec_clk|count[0]                                                                                                                                                                                                                                                                                          ; 2       ;
; datapath:cpu|new_clk:frec_mem|count[0]                                                                                                                                                                                                                                                                                          ; 2       ;
; datapath:cpu|mem_input_manager:mem_input_manager_inst|count[4]                                                                                                                                                                                                                                                                  ; 6       ;
; datapath:cpu|mem_output_manager:instance_name|count[4]                                                                                                                                                                                                                                                                          ; 21      ;
; datapath:cpu|scalar_rf:scalar_rf_id|R1[6]                                                                                                                                                                                                                                                                                       ; 3       ;
; datapath:cpu|scalar_rf:scalar_rf_id|R10[11]                                                                                                                                                                                                                                                                                     ; 3       ;
; datapath:cpu|scalar_rf:scalar_rf_id|R1[11]                                                                                                                                                                                                                                                                                      ; 3       ;
; datapath:cpu|scalar_rf:scalar_rf_id|R10[10]                                                                                                                                                                                                                                                                                     ; 3       ;
; datapath:cpu|scalar_rf:scalar_rf_id|R1[10]                                                                                                                                                                                                                                                                                      ; 3       ;
; datapath:cpu|scalar_rf:scalar_rf_id|R10[8]                                                                                                                                                                                                                                                                                      ; 3       ;
; datapath:cpu|scalar_rf:scalar_rf_id|R1[8]                                                                                                                                                                                                                                                                                       ; 3       ;
; datapath:cpu|scalar_rf:scalar_rf_id|R10[16]                                                                                                                                                                                                                                                                                     ; 2       ;
; datapath:cpu|scalar_rf:scalar_rf_id|R1[16]                                                                                                                                                                                                                                                                                      ; 2       ;
; datapath:cpu|scalar_rf:scalar_rf_id|R10[17]                                                                                                                                                                                                                                                                                     ; 2       ;
; datapath:cpu|scalar_rf:scalar_rf_id|R1[17]                                                                                                                                                                                                                                                                                      ; 2       ;
; datapath:cpu|scalar_rf:scalar_rf_id|R10[5]                                                                                                                                                                                                                                                                                      ; 3       ;
; datapath:cpu|scalar_rf:scalar_rf_id|R10[3]                                                                                                                                                                                                                                                                                      ; 3       ;
; datapath:cpu|scalar_rf:scalar_rf_id|R10[2]                                                                                                                                                                                                                                                                                      ; 3       ;
; datapath:cpu|scalar_rf:scalar_rf_id|R10[0]                                                                                                                                                                                                                                                                                      ; 3       ;
; datapath:cpu|scalar_rf:scalar_rf_id|R10[1]                                                                                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 22                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|flags:flagsCycle|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]      ;
; 5:1                ; 19 bits   ; 57 LEs        ; 38 LEs               ; 19 LEs                 ; Yes        ; |top|flags:flagsCycle|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[0]                                                   ;
; 32:1               ; 275 bits  ; 5775 LEs      ; 5775 LEs             ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_id_ex:id_ex_inst|RD1V_ex[14][10]                                                                                                                                                                                                          ;
; 32:1               ; 16 bits   ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_id_ex:id_ex_inst|RD3S_ex[15]                                                                                                                                                                                                              ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; Yes        ; |top|flags:flagsCycle|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|datapath:cpu|mux_4to1:mux_RS1_id|Mux0                                                                                                                                                                                                                          ;
; 32:1               ; 275 bits  ; 5775 LEs      ; 5775 LEs             ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_id_ex:id_ex_inst|RD2V_ex[3][12]                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_scalar:alu_ex|ShiftLeft0                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_scalar:alu_ex|ShiftRight0                                                                                                                                                                                                                     ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_scalar:alu_ex|ShiftLeft0                                                                                                                                                                                                                      ;
; 17:1               ; 3 bits    ; 33 LEs        ; 30 LEs               ; 3 LEs                  ; No         ; |top|datapath:cpu|alu_scalar:alu_ex|Mux2                                                                                                                                                                                                                            ;
; 17:1               ; 3 bits    ; 33 LEs        ; 30 LEs               ; 3 LEs                  ; No         ; |top|datapath:cpu|alu_scalar:alu_ex|Mux6                                                                                                                                                                                                                            ;
; 17:1               ; 3 bits    ; 33 LEs        ; 30 LEs               ; 3 LEs                  ; No         ; |top|datapath:cpu|alu_scalar:alu_ex|Mux9                                                                                                                                                                                                                            ;
; 17:1               ; 3 bits    ; 33 LEs        ; 30 LEs               ; 3 LEs                  ; No         ; |top|datapath:cpu|alu_scalar:alu_ex|Mux14                                                                                                                                                                                                                           ;
; 17:1               ; 3 bits    ; 33 LEs        ; 30 LEs               ; 3 LEs                  ; No         ; |top|datapath:cpu|alu_scalar:alu_ex|Mux16                                                                                                                                                                                                                           ;
; 32:1               ; 256 bits  ; 5376 LEs      ; 5376 LEs             ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_id_ex:id_ex_inst|RD3V_ex[15][15]                                                                                                                                                                                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |top|datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[16]                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                              ;
; 26:1               ; 4 bits    ; 68 LEs        ; 60 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                   ;
; 27:1               ; 16 bits   ; 288 LEs       ; 256 LEs              ; 32 LEs                 ; Yes        ; |top|datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                             ;
; 25:1               ; 16 bits   ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; No         ; |top|datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|altsyncram_jcg2:altsyncram1|mux_tib:mux6|l5_w0_n0_mux_dataout                                                                                                             ;
; 32:1               ; 16 bits   ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; Yes        ; |top|datapath:cpu|mem_input_manager:mem_input_manager_inst|temp_output_data[14]                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|control_unit:control_unit_inst|EnableWrite                                                                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|datapath:cpu|mux_4to1:mux_RS3_id|Mux4                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|control_unit:control_unit_inst|FlagRDSrc                                                                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|control_unit:control_unit_inst|RegDest[1]                                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|control_unit:control_unit_inst|RegSrc1[1]                                                                                                                                                                                                         ;
; 18:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|datapath:cpu|control_unit:control_unit_inst|ALUOpS[1]                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|flags:flagsAritmetric|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1] ;
; 5:1                ; 19 bits   ; 57 LEs        ; 38 LEs               ; 19 LEs                 ; Yes        ; |top|flags:flagsAritmetric|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[0]                                              ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; Yes        ; |top|flags:flagsAritmetric|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |top|datapath:cpu|scalar_rf:scalar_rf_id|R27[14]                                                                                                                                                                                                                    ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |top|datapath:cpu|scalar_rf:scalar_rf_id|R31[3]                                                                                                                                                                                                                     ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[15][10]                                                                                                                                                                                                 ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[15][7]                                                                                                                                                                                                  ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[14][11]                                                                                                                                                                                                 ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[14][5]                                                                                                                                                                                                  ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[13][8]                                                                                                                                                                                                  ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[13][6]                                                                                                                                                                                                  ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[12][10]                                                                                                                                                                                                 ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[12][4]                                                                                                                                                                                                  ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[11][11]                                                                                                                                                                                                 ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[11][5]                                                                                                                                                                                                  ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[10][9]                                                                                                                                                                                                  ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[10][6]                                                                                                                                                                                                  ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[9][11]                                                                                                                                                                                                  ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[9][7]                                                                                                                                                                                                   ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[8][10]                                                                                                                                                                                                  ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[8][5]                                                                                                                                                                                                   ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[7][11]                                                                                                                                                                                                  ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[7][5]                                                                                                                                                                                                   ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[6][10]                                                                                                                                                                                                  ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[6][4]                                                                                                                                                                                                   ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[5][9]                                                                                                                                                                                                   ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[5][6]                                                                                                                                                                                                   ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[4][9]                                                                                                                                                                                                   ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[4][5]                                                                                                                                                                                                   ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[3][10]                                                                                                                                                                                                  ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[3][4]                                                                                                                                                                                                   ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[2][8]                                                                                                                                                                                                   ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[2][4]                                                                                                                                                                                                   ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[1][9]                                                                                                                                                                                                   ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[1][5]                                                                                                                                                                                                   ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[0][9]                                                                                                                                                                                                   ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[0][7]                                                                                                                                                                                                   ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[15][2]                                                                                                                                                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[14][0]                                                                                                                                                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[13][0]                                                                                                                                                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[12][3]                                                                                                                                                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[11][2]                                                                                                                                                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[10][2]                                                                                                                                                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[9][1]                                                                                                                                                                                                   ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[8][3]                                                                                                                                                                                                   ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[7][3]                                                                                                                                                                                                   ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[6][3]                                                                                                                                                                                                   ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[5][3]                                                                                                                                                                                                   ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[4][0]                                                                                                                                                                                                   ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[3][1]                                                                                                                                                                                                   ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[2][0]                                                                                                                                                                                                   ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[1][0]                                                                                                                                                                                                   ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[0][2]                                                                                                                                                                                                   ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[15][15]                                                                                                                                                                                                 ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[14][15]                                                                                                                                                                                                 ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[13][12]                                                                                                                                                                                                 ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[12][15]                                                                                                                                                                                                 ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[11][14]                                                                                                                                                                                                 ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[10][12]                                                                                                                                                                                                 ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[9][15]                                                                                                                                                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[8][13]                                                                                                                                                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[7][14]                                                                                                                                                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[6][13]                                                                                                                                                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[5][15]                                                                                                                                                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[4][12]                                                                                                                                                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[3][15]                                                                                                                                                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[2][12]                                                                                                                                                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[1][15]                                                                                                                                                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|datapath:cpu|segment_ex_mem:ex_mem_inst|ALUResultV_mem[0][13]                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance15|ShiftLeft0                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance15|ShiftLeft0                                                                                                                                                                                    ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance15|ShiftLeft0                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance14|ShiftLeft0                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance14|ShiftLeft0                                                                                                                                                                                    ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance14|ShiftRight0                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance13|ShiftLeft0                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance13|ShiftLeft0                                                                                                                                                                                    ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance13|ShiftLeft0                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance12|ShiftRight0                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance12|ShiftLeft0                                                                                                                                                                                    ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance12|ShiftRight0                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance11|ShiftRight0                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance11|ShiftLeft0                                                                                                                                                                                    ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance11|ShiftRight0                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance10|ShiftRight0                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance10|ShiftLeft0                                                                                                                                                                                    ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance10|ShiftLeft0                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance9|ShiftLeft0                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance9|ShiftRight0                                                                                                                                                                                    ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance9|ShiftLeft0                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance8|ShiftRight0                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance8|ShiftLeft0                                                                                                                                                                                     ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance8|ShiftLeft0                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance7|ShiftLeft0                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance7|ShiftRight0                                                                                                                                                                                    ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance7|ShiftLeft0                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance6|ShiftRight0                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance6|ShiftRight0                                                                                                                                                                                    ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance6|ShiftRight0                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance5|ShiftRight0                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance5|ShiftLeft0                                                                                                                                                                                     ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance5|ShiftLeft0                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance4|ShiftLeft0                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance4|ShiftRight0                                                                                                                                                                                    ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance4|ShiftLeft0                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance3|ShiftRight0                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance3|ShiftLeft0                                                                                                                                                                                     ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance3|ShiftLeft0                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance2|ShiftRight0                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance2|ShiftLeft0                                                                                                                                                                                     ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance2|ShiftLeft0                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance1|ShiftRight0                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance1|ShiftLeft0                                                                                                                                                                                     ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance1|ShiftLeft0                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance0|ShiftRight0                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance0|ShiftRight0                                                                                                                                                                                    ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance0|ShiftLeft0                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|flags:flagsMemory|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]     ;
; 5:1                ; 19 bits   ; 57 LEs        ; 38 LEs               ; 19 LEs                 ; Yes        ; |top|flags:flagsMemory|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[0]                                                  ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; Yes        ; |top|flags:flagsMemory|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]          ;
; 6:1                ; 19 bits   ; 76 LEs        ; 0 LEs                ; 76 LEs                 ; Yes        ; |top|datapath:cpu|mem_addr_manager:mem_addr_manager_inst|temp_addr_vec[7]                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]     ;
; 5:1                ; 19 bits   ; 57 LEs        ; 38 LEs               ; 19 LEs                 ; Yes        ; |top|flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[16]                                                 ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; Yes        ; |top|flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3]          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:cpu|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_v1g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|altsyncram_jcg2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                                      ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                                      ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[18]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[17]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[16]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[15]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[14]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[13]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[12]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[11]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[10]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[9]                                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[8]                                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[7]                                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[6]                                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[5]                                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[4]                                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[3]                                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[2]                                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[1]                                                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for flags:flagsAritmetric|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                          ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[18]                                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[17]                                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[16]                                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[15]                                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[14]                                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[13]                                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[12]                                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[11]                                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[10]                                                                                                                                                               ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[9]                                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[8]                                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[7]                                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[6]                                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[5]                                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[4]                                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[3]                                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[2]                                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[1]                                                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for flags:flagsMemory|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                                      ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                                      ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[18]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[17]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[16]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[15]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[14]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[13]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[12]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[11]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[10]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[9]                                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[8]                                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[7]                                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[6]                                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[5]                                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[4]                                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[3]                                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[2]                                                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[1]                                                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for flags:flagsCycle|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                                     ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[18]                                                                                                                                                          ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[17]                                                                                                                                                          ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[16]                                                                                                                                                          ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[15]                                                                                                                                                          ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[14]                                                                                                                                                          ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[13]                                                                                                                                                          ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[12]                                                                                                                                                          ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[11]                                                                                                                                                          ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[10]                                                                                                                                                          ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[9]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[8]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[7]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[6]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[5]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[4]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[3]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[2]                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[1]                                                                                                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|new_clk:frec_mem ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; frec           ; 8     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|new_clk:frec_clk ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; frec           ; 113   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|mux_2to1:mux_inst ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|adder:adder_if ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; element        ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|rom:rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; instruction.mif      ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_v1g1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|mux_4to1:mux_RS1_id ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|mux_2to1:mux_RS2_id ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|mux_4to1:mux_RS3_id ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|scalar_rf:scalar_rf_id ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 19    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|vectorial_rf:vectorial_rf_id ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|mux_2to1:mux_2to1_ex ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 19    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|mux_2to1:mux_2to1_ex_vec ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; N              ; 19    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|adder:adder_ex ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; element        ; 19    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_scalar:alu_ex ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH          ; 19    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; element        ; 16    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance0 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance1 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance1 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance2 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance2 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance3 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance3 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance4 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance4 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance5 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance5 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance6 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance6 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance7 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance7 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance8 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance8 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance9 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance9 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance10 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance10 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance11 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance11 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance12 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance12 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance13 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance13 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance14 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance14 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance15 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance15 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; element        ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|compare:compare_wb_inst ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 19    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|mux_2to1:mux_WD_mem ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|ram7:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 18                   ; Signed Integer                         ;
; NUMWORDS_A                         ; 200031               ; Signed Integer                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; memory.mif           ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_3up1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|mux_2to1:mux_data_mem ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 256   ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|mux_2to1:mux_WD_wb ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 256   ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu|mux_2to1:mux_RD_wb ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 5     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0 ;
+-------------------------+-----------------+-------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                              ;
+-------------------------+-----------------+-------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                            ;
; lpm_hint                ; UNUSED          ; String                                                            ;
; sld_auto_instance_index ; YES             ; String                                                            ;
; sld_instance_index      ; 0               ; Signed Integer                                                    ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                                    ;
; sld_ir_width            ; 4               ; Signed Integer                                                    ;
; instance_id             ; flag            ; String                                                            ;
; probe_width             ; 19              ; Signed Integer                                                    ;
; source_width            ; 19              ; Signed Integer                                                    ;
; source_initial_value    ; 0               ; String                                                            ;
; enable_metastability    ; NO              ; String                                                            ;
+-------------------------+-----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                        ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                      ;
; lpm_hint                ; UNUSED          ; String                                                                                      ;
; sld_auto_instance_index ; YES             ; String                                                                                      ;
; sld_instance_index      ; 0               ; Signed Integer                                                                              ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                              ;
; sld_ir_width            ; 4               ; Signed Integer                                                                              ;
; instance_id             ; flag            ; String                                                                                      ;
; probe_width             ; 19              ; Signed Integer                                                                              ;
; source_width            ; 19              ; Signed Integer                                                                              ;
; source_initial_value    ; 0               ; String                                                                                      ;
; enable_metastability    ; NO              ; String                                                                                      ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flags:flagsAritmetric|altsource_probe_top:in_system_sources_probes_0 ;
+-------------------------+-----------------+-----------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                  ;
+-------------------------+-----------------+-----------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                ;
; lpm_hint                ; UNUSED          ; String                                                                ;
; sld_auto_instance_index ; YES             ; String                                                                ;
; sld_instance_index      ; 0               ; Signed Integer                                                        ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                                        ;
; sld_ir_width            ; 4               ; Signed Integer                                                        ;
; instance_id             ; flag            ; String                                                                ;
; probe_width             ; 19              ; Signed Integer                                                        ;
; source_width            ; 19              ; Signed Integer                                                        ;
; source_initial_value    ; 0               ; String                                                                ;
; enable_metastability    ; NO              ; String                                                                ;
+-------------------------+-----------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flags:flagsAritmetric|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl ;
+-------------------------+-----------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                            ;
+-------------------------+-----------------+-------------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                          ;
; lpm_hint                ; UNUSED          ; String                                                                                          ;
; sld_auto_instance_index ; YES             ; String                                                                                          ;
; sld_instance_index      ; 0               ; Signed Integer                                                                                  ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                                  ;
; sld_ir_width            ; 4               ; Signed Integer                                                                                  ;
; instance_id             ; flag            ; String                                                                                          ;
; probe_width             ; 19              ; Signed Integer                                                                                  ;
; source_width            ; 19              ; Signed Integer                                                                                  ;
; source_initial_value    ; 0               ; String                                                                                          ;
; enable_metastability    ; NO              ; String                                                                                          ;
+-------------------------+-----------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flags:flagsMemory|altsource_probe_top:in_system_sources_probes_0 ;
+-------------------------+-----------------+-------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                              ;
+-------------------------+-----------------+-------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                            ;
; lpm_hint                ; UNUSED          ; String                                                            ;
; sld_auto_instance_index ; YES             ; String                                                            ;
; sld_instance_index      ; 0               ; Signed Integer                                                    ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                                    ;
; sld_ir_width            ; 4               ; Signed Integer                                                    ;
; instance_id             ; flag            ; String                                                            ;
; probe_width             ; 19              ; Signed Integer                                                    ;
; source_width            ; 19              ; Signed Integer                                                    ;
; source_initial_value    ; 0               ; String                                                            ;
; enable_metastability    ; NO              ; String                                                            ;
+-------------------------+-----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flags:flagsMemory|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                        ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                      ;
; lpm_hint                ; UNUSED          ; String                                                                                      ;
; sld_auto_instance_index ; YES             ; String                                                                                      ;
; sld_instance_index      ; 0               ; Signed Integer                                                                              ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                              ;
; sld_ir_width            ; 4               ; Signed Integer                                                                              ;
; instance_id             ; flag            ; String                                                                                      ;
; probe_width             ; 19              ; Signed Integer                                                                              ;
; source_width            ; 19              ; Signed Integer                                                                              ;
; source_initial_value    ; 0               ; String                                                                                      ;
; enable_metastability    ; NO              ; String                                                                                      ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flags:flagsCycle|altsource_probe_top:in_system_sources_probes_0 ;
+-------------------------+-----------------+------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                             ;
+-------------------------+-----------------+------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                           ;
; lpm_hint                ; UNUSED          ; String                                                           ;
; sld_auto_instance_index ; YES             ; String                                                           ;
; sld_instance_index      ; 0               ; Signed Integer                                                   ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                                   ;
; sld_ir_width            ; 4               ; Signed Integer                                                   ;
; instance_id             ; flag            ; String                                                           ;
; probe_width             ; 19              ; Signed Integer                                                   ;
; source_width            ; 19              ; Signed Integer                                                   ;
; source_initial_value    ; 0               ; String                                                           ;
; enable_metastability    ; NO              ; String                                                           ;
+-------------------------+-----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flags:flagsCycle|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                       ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                     ;
; lpm_hint                ; UNUSED          ; String                                                                                     ;
; sld_auto_instance_index ; YES             ; String                                                                                     ;
; sld_instance_index      ; 0               ; Signed Integer                                                                             ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                             ;
; sld_ir_width            ; 4               ; Signed Integer                                                                             ;
; instance_id             ; flag            ; String                                                                                     ;
; probe_width             ; 19              ; Signed Integer                                                                             ;
; source_width            ; 19              ; Signed Integer                                                                             ;
; source_initial_value    ; 0               ; String                                                                                     ;
; enable_metastability    ; NO              ; String                                                                                     ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:cpu|alu_scalar:alu_ex|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                               ;
; LPM_WIDTHD             ; 19             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_ddm ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:cpu|scalar_rf:scalar_rf_id|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                                    ;
; LPM_WIDTHD             ; 19             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_ddm ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                      ;
+-------------------------------------------+-----------------------------------------------------------+
; Name                                      ; Value                                                     ;
+-------------------------------------------+-----------------------------------------------------------+
; Number of entity instances                ; 2                                                         ;
; Entity Instance                           ; datapath:cpu|rom:rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                       ;
;     -- WIDTH_A                            ; 32                                                        ;
;     -- NUMWORDS_A                         ; 256                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                    ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; datapath:cpu|ram7:mem|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 16                                                        ;
;     -- NUMWORDS_A                         ; 200031                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                    ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
+-------------------------------------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flags:flagsCycle"                                                                                                             ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                     ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; source ; Output ; Warning  ; Output or bidir port (19 bits) is wider than the port expression (1 bits) it drives; bit(s) "source[18..1]" have no fanouts ;
; source ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flags:flagsMemory"                                                                                                            ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                     ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; source ; Output ; Warning  ; Output or bidir port (19 bits) is wider than the port expression (1 bits) it drives; bit(s) "source[18..1]" have no fanouts ;
; source ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flags:flagsAritmetric"                                                                                                        ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                     ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; source ; Output ; Warning  ; Output or bidir port (19 bits) is wider than the port expression (1 bits) it drives; bit(s) "source[18..1]" have no fanouts ;
; source ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"                                                             ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0"                                                                                 ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; source_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flags:flagsStalls"                                                                                                            ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                     ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; source ; Output ; Warning  ; Output or bidir port (19 bits) is wider than the port expression (1 bits) it drives; bit(s) "source[18..1]" have no fanouts ;
; source ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:cpu|ram7:mem"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (19 bits) is wider than the input port (18 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:cpu|mux_2to1:mux_WD_mem"                                                                                                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A    ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (16 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:cpu|compare:compare_wb_inst"                                                ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; b[18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:cpu|segment_ex_mem:ex_mem_inst"                                                        ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; MemRead_mem      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RD3S_mem[18..17] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:cpu|adder:adder_ex"                                                                                                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (19 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; C    ; Output ; Warning  ; Output or bidir port (19 bits) is smaller than the port expression (32 bits) it drives.  The 13 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:cpu|mux_2to1:mux_2to1_ex_vec"                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; C[18..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "datapath:cpu|mux_4to1:mux_RS3_id" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "datapath:cpu|adder:adder_if" ;
+----------+-------+----------+---------------------------+
; Port     ; Type  ; Severity ; Details                   ;
+----------+-------+----------+---------------------------+
; B[31..1] ; Input ; Info     ; Stuck at GND              ;
; B[0]     ; Input ; Info     ; Stuck at VCC              ;
+----------+-------+----------+---------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "datapath:cpu|pc:pc_if" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; load ; Input ; Info     ; Stuck at VCC            ;
+------+-------+----------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:cpu|extend_pc:extend_pc_inst"                                                                                                                                              ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pc_in ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (19 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                          ;
+----------------+-------------+-------+--------+------------+--------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth  ; Mode       ; Hierarchy Location                                                                   ;
+----------------+-------------+-------+--------+------------+--------------------------------------------------------------------------------------+
; 0              ; ram7        ; 16    ; 200031 ; Read/Write ; datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated ;
+----------------+-------------+-------+--------+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 11836                       ;
;     CLR               ; 978                         ;
;     CLR SCLR          ; 250                         ;
;     CLR SLD           ; 844                         ;
;     ENA               ; 302                         ;
;     ENA CLR           ; 9214                        ;
;     ENA CLR SLD       ; 75                          ;
;     ENA SLD           ; 92                          ;
;     SCLR              ; 62                          ;
;     plain             ; 19                          ;
; arriav_lcell_comb     ; 13056                       ;
;     arith             ; 975                         ;
;         0 data inputs ; 66                          ;
;         1 data inputs ; 241                         ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 256                         ;
;         4 data inputs ; 19                          ;
;         5 data inputs ; 355                         ;
;     extend            ; 15                          ;
;         7 data inputs ; 15                          ;
;     normal            ; 12052                       ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 204                         ;
;         3 data inputs ; 829                         ;
;         4 data inputs ; 541                         ;
;         5 data inputs ; 790                         ;
;         6 data inputs ; 9658                        ;
;     shared            ; 14                          ;
;         0 data inputs ; 5                           ;
;         2 data inputs ; 5                           ;
;         4 data inputs ; 4                           ;
; arriav_mac            ; 17                          ;
; boundary_port         ; 114                         ;
; stratixv_ram_block    ; 432                         ;
;                       ;                             ;
; Max LUT depth         ; 44.00                       ;
; Average LUT depth     ; 4.80                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:25     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Fri Apr  5 21:41:09 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off simd -c simd
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_element_vec.sv
    Info (12023): Found entity 1: alu_element_vec File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_element_vec.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_element_vec_tb.sv
    Info (12023): Found entity 1: alu_element_vec_tb File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_element_vec_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu_scalar.sv
    Info (12023): Found entity 1: alu_scalar File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_scalar.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_scalar_tb.sv
    Info (12023): Found entity 1: alu_scalar_tb File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_scalar_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu_vec.sv
    Info (12023): Found entity 1: alu_vec File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec.sv Line: 1
Warning (10229): Verilog HDL Expression warning at alu_vec_tb.sv(31): truncated literal to match 32 bits File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec_tb.sv Line: 31
Warning (10229): Verilog HDL Expression warning at alu_vec_tb.sv(32): truncated literal to match 32 bits File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec_tb.sv Line: 32
Warning (10229): Verilog HDL Expression warning at alu_vec_tb.sv(37): truncated literal to match 32 bits File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec_tb.sv Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file alu_vec_tb.sv
    Info (12023): Found entity 1: alu_vec_tb File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file branch_unit.sv
    Info (12023): Found entity 1: jump_unit File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/branch_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file compare.sv
    Info (12023): Found entity 1: compare File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/compare.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.sv
    Info (12023): Found entity 1: control_unit File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb.sv
    Info (12023): Found entity 1: datapath_tb File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file decode.sv
    Info (12023): Found entity 1: decode File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/decode.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: extend File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend_tb.sv
    Info (12023): Found entity 1: extend_tb File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/extend_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend_vector_size.sv
    Info (12023): Found entity 1: extend_vector_size File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/extend_vector_size.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_addr_manager.sv
    Info (12023): Found entity 1: mem_addr_manager File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_addr_manager.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_addr_manager_tb.sv
    Info (12023): Found entity 1: mem_addr_manager_tb File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_addr_manager_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_input_manager.sv
    Info (12023): Found entity 1: mem_input_manager File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_input_manager.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_input_manager_tb.sv
    Info (12023): Found entity 1: mem_input_manager_tb File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_input_manager_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_output_manager.sv
    Info (12023): Found entity 1: mem_output_manager File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_output_manager.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_output_manager_tb.sv
    Info (12023): Found entity 1: mem_output_manager_tb File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_output_manager_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2to1.sv
    Info (12023): Found entity 1: mux_2to1 File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mux_2to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_4to1.sv
    Info (12023): Found entity 1: mux_4to1 File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mux_4to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file new_clk.sv
    Info (12023): Found entity 1: new_clk File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/new_clk.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: pc File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/pc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file scalar_rf.sv
    Info (12023): Found entity 1: scalar_rf File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/scalar_rf.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file scalar_rf_tb.sv
    Info (12023): Found entity 1: scalar_rf_tb File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/scalar_rf_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segment_ex_mem.sv
    Info (12023): Found entity 1: segment_ex_mem File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_ex_mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segment_id_ex.sv
    Info (12023): Found entity 1: segment_id_ex File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_id_ex.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segment_if_id.sv
    Info (12023): Found entity 1: segment_if_id File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_if_id.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segment_mem_wb.sv
    Info (12023): Found entity 1: segment_mem_wb File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_mem_wb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vectorial_rf.sv
    Info (12023): Found entity 1: vectorial_rf File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/vectorial_rf.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vectorial_rf_tb.sv
    Info (12023): Found entity 1: vectorial_rf_tb File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/vectorial_rf_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file flags/synthesis/flags.v
    Info (12023): Found entity 1: flags File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/flags/synthesis/flags.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file flags/synthesis/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/flags/synthesis/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram7.v
    Info (12023): Found entity 1: ram7 File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/ram7.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at datapath.sv(59): created implicit net for "clk_mem" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 59
Warning (10236): Verilog HDL Implicit Net warning at datapath.sv(60): created implicit net for "clk" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 60
Warning (10236): Verilog HDL Implicit Net warning at top.sv(11): created implicit net for "R28_stall_count_probes" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/top.sv Line: 11
Warning (10236): Verilog HDL Implicit Net warning at top.sv(16): created implicit net for "R29_aritmetric_count_probes" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/top.sv Line: 16
Warning (10236): Verilog HDL Implicit Net warning at top.sv(20): created implicit net for "R30_memory_count_probes" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/top.sv Line: 20
Warning (10236): Verilog HDL Implicit Net warning at top.sv(24): created implicit net for "R31_cicles_per_inst_probes" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/top.sv Line: 24
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:cpu" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/top.sv Line: 5
Info (12128): Elaborating entity "new_clk" for hierarchy "datapath:cpu|new_clk:frec_mem" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 59
Info (12128): Elaborating entity "new_clk" for hierarchy "datapath:cpu|new_clk:frec_clk" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 60
Warning (12125): Using design file extend_pc.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: extend_pc File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/extend_pc.sv Line: 1
Info (12128): Elaborating entity "extend_pc" for hierarchy "datapath:cpu|extend_pc:extend_pc_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 66
Info (12128): Elaborating entity "mux_2to1" for hierarchy "datapath:cpu|mux_2to1:mux_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 72
Info (12128): Elaborating entity "pc" for hierarchy "datapath:cpu|pc:pc_if" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 79
Warning (10036): Verilog HDL or VHDL warning at pc.sv(10): object "pc_temp" assigned a value but never read File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/pc.sv Line: 10
Info (12128): Elaborating entity "adder" for hierarchy "datapath:cpu|adder:adder_if" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 84
Info (12128): Elaborating entity "rom" for hierarchy "datapath:cpu|rom:rom_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 89
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:cpu|rom:rom_inst|altsyncram:altsyncram_component" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "datapath:cpu|rom:rom_inst|altsyncram:altsyncram_component" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/rom.v Line: 82
Info (12133): Instantiated megafunction "datapath:cpu|rom:rom_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "instruction.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v1g1.tdf
    Info (12023): Found entity 1: altsyncram_v1g1 File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_v1g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_v1g1" for hierarchy "datapath:cpu|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_v1g1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (93) in the Memory Initialization File "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/instruction.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/rom.v Line: 82
Info (12128): Elaborating entity "segment_if_id" for hierarchy "datapath:cpu|segment_if_id:if_id_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 110
Info (12128): Elaborating entity "control_unit" for hierarchy "datapath:cpu|control_unit:control_unit_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 140
Info (10041): Inferred latch for "ALUOpV[0]" at control_unit.sv(514) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
Info (10041): Inferred latch for "ALUOpV[1]" at control_unit.sv(514) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
Info (10041): Inferred latch for "ALUOpV[2]" at control_unit.sv(514) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
Info (10041): Inferred latch for "RegDest[0]" at control_unit.sv(514) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
Info (10041): Inferred latch for "RegDest[1]" at control_unit.sv(514) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
Info (10041): Inferred latch for "RegSrc1[0]" at control_unit.sv(514) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
Info (10041): Inferred latch for "RegSrc1[1]" at control_unit.sv(514) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
Info (10041): Inferred latch for "ImmSrc[0]" at control_unit.sv(514) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
Info (10041): Inferred latch for "ImmSrc[1]" at control_unit.sv(514) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
Info (10041): Inferred latch for "operand_flag" at control_unit.sv(514) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
Info (10041): Inferred latch for "ALUSrc" at control_unit.sv(514) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
Info (10041): Inferred latch for "FlagRDSrc" at control_unit.sv(514) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
Info (10041): Inferred latch for "MemToReg" at control_unit.sv(514) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
Info (10041): Inferred latch for "RegWriteV" at control_unit.sv(514) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
Info (10041): Inferred latch for "RegWriteS" at control_unit.sv(514) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
Info (10041): Inferred latch for "WriteDataSrc" at control_unit.sv(514) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
Info (10041): Inferred latch for "EnableWrite" at control_unit.sv(514) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
Info (10041): Inferred latch for "EnableRead" at control_unit.sv(514) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
Info (10041): Inferred latch for "MemWrite" at control_unit.sv(514) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
Info (10041): Inferred latch for "MemRead" at control_unit.sv(514) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
Info (10041): Inferred latch for "AluData" at control_unit.sv(514) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
Info (10041): Inferred latch for "LessEqual" at control_unit.sv(514) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
Info (10041): Inferred latch for "GreaterEqual" at control_unit.sv(514) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
Info (10041): Inferred latch for "Equal" at control_unit.sv(514) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
Info (10041): Inferred latch for "Brinco" at control_unit.sv(514) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
Info (10041): Inferred latch for "RegSrc2" at control_unit.sv(470) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 470
Info (10041): Inferred latch for "ALUOpS[0]" at control_unit.sv(331) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 331
Info (10041): Inferred latch for "ALUOpS[1]" at control_unit.sv(331) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 331
Info (10041): Inferred latch for "ALUOpS[2]" at control_unit.sv(331) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 331
Warning (12125): Using design file special_register_manager.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: special_register_manager File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/special_register_manager.sv Line: 1
Info (12128): Elaborating entity "special_register_manager" for hierarchy "datapath:cpu|special_register_manager:special_register_manager_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 152
Warning (10230): Verilog HDL assignment warning at special_register_manager.sv(30): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/special_register_manager.sv Line: 30
Warning (10230): Verilog HDL assignment warning at special_register_manager.sv(35): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/special_register_manager.sv Line: 35
Warning (10230): Verilog HDL assignment warning at special_register_manager.sv(40): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/special_register_manager.sv Line: 40
Warning (10230): Verilog HDL assignment warning at special_register_manager.sv(45): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/special_register_manager.sv Line: 45
Warning (10230): Verilog HDL assignment warning at special_register_manager.sv(50): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/special_register_manager.sv Line: 50
Warning (10230): Verilog HDL assignment warning at special_register_manager.sv(55): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/special_register_manager.sv Line: 55
Warning (10230): Verilog HDL assignment warning at special_register_manager.sv(60): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/special_register_manager.sv Line: 60
Warning (10230): Verilog HDL assignment warning at special_register_manager.sv(65): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/special_register_manager.sv Line: 65
Warning (10230): Verilog HDL assignment warning at special_register_manager.sv(70): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/special_register_manager.sv Line: 70
Warning (10230): Verilog HDL assignment warning at special_register_manager.sv(75): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/special_register_manager.sv Line: 75
Warning (10230): Verilog HDL assignment warning at special_register_manager.sv(76): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/special_register_manager.sv Line: 76
Warning (10230): Verilog HDL assignment warning at special_register_manager.sv(82): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/special_register_manager.sv Line: 82
Warning (10230): Verilog HDL assignment warning at special_register_manager.sv(83): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/special_register_manager.sv Line: 83
Warning (10230): Verilog HDL assignment warning at special_register_manager.sv(89): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/special_register_manager.sv Line: 89
Warning (10230): Verilog HDL assignment warning at special_register_manager.sv(90): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/special_register_manager.sv Line: 90
Warning (10230): Verilog HDL assignment warning at special_register_manager.sv(95): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/special_register_manager.sv Line: 95
Warning (10230): Verilog HDL assignment warning at special_register_manager.sv(96): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/special_register_manager.sv Line: 96
Warning (10230): Verilog HDL assignment warning at special_register_manager.sv(102): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/special_register_manager.sv Line: 102
Warning (10230): Verilog HDL assignment warning at special_register_manager.sv(103): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/special_register_manager.sv Line: 103
Info (12128): Elaborating entity "mux_4to1" for hierarchy "datapath:cpu|mux_4to1:mux_RS1_id" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 161
Info (12128): Elaborating entity "mux_2to1" for hierarchy "datapath:cpu|mux_2to1:mux_RS2_id" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 168
Info (12128): Elaborating entity "extend" for hierarchy "datapath:cpu|extend:extend_id_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 183
Info (12128): Elaborating entity "scalar_rf" for hierarchy "datapath:cpu|scalar_rf:scalar_rf_id" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 206
Warning (10230): Verilog HDL assignment warning at scalar_rf.sv(170): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/scalar_rf.sv Line: 170
Warning (10230): Verilog HDL assignment warning at scalar_rf.sv(210): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/scalar_rf.sv Line: 210
Info (12128): Elaborating entity "vectorial_rf" for hierarchy "datapath:cpu|vectorial_rf:vectorial_rf_id" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 220
Info (12128): Elaborating entity "segment_id_ex" for hierarchy "datapath:cpu|segment_id_ex:id_ex_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 281
Info (12128): Elaborating entity "mux_2to1" for hierarchy "datapath:cpu|mux_2to1:mux_2to1_ex" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 284
Info (12128): Elaborating entity "adder" for hierarchy "datapath:cpu|adder:adder_ex" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 287
Info (12128): Elaborating entity "alu_scalar" for hierarchy "datapath:cpu|alu_scalar:alu_ex" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 289
Info (12128): Elaborating entity "alu_vec" for hierarchy "datapath:cpu|alu_vec:alu_instance" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 298
Info (12128): Elaborating entity "mux_2to1" for hierarchy "datapath:cpu|alu_vec:alu_instance|mux_2to1:mux_alu_instance0" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec.sv Line: 32
Info (12128): Elaborating entity "alu_element_vec" for hierarchy "datapath:cpu|alu_vec:alu_instance|alu_element_vec:alu_instance0" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_vec.sv Line: 39
Info (12128): Elaborating entity "jump_unit" for hierarchy "datapath:cpu|jump_unit:jump_unit_ex" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 300
Info (12128): Elaborating entity "segment_ex_mem" for hierarchy "datapath:cpu|segment_ex_mem:ex_mem_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 336
Info (12128): Elaborating entity "mem_addr_manager" for hierarchy "datapath:cpu|mem_addr_manager:mem_addr_manager_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 346
Warning (10036): Verilog HDL or VHDL warning at mem_addr_manager.sv(10): object "temp_addr_sca" assigned a value but never read File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/mem_addr_manager.sv Line: 10
Info (12128): Elaborating entity "compare" for hierarchy "datapath:cpu|compare:compare_wb_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 351
Warning (10230): Verilog HDL assignment warning at compare.sv(6): truncated value with size 32 to match size of target (19) File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/compare.sv Line: 6
Info (12128): Elaborating entity "mem_input_manager" for hierarchy "datapath:cpu|mem_input_manager:mem_input_manager_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 359
Info (12128): Elaborating entity "ram7" for hierarchy "datapath:cpu|ram7:mem" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 372
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:cpu|ram7:mem|altsyncram:altsyncram_component" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/ram7.v Line: 86
Info (12130): Elaborated megafunction instantiation "datapath:cpu|ram7:mem|altsyncram:altsyncram_component" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/ram7.v Line: 86
Info (12133): Instantiated megafunction "datapath:cpu|ram7:mem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/ram7.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "memory.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram7"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "200031"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "18"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3up1.tdf
    Info (12023): Found entity 1: altsyncram_3up1 File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_3up1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3up1" for hierarchy "datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jcg2.tdf
    Info (12023): Found entity 1: altsyncram_jcg2 File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_jcg2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_jcg2" for hierarchy "datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|altsyncram_jcg2:altsyncram1" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_3up1.tdf Line: 37
Critical Warning (127005): Memory depth (200031) in the design file differs from memory depth (200016) in the Memory Initialization File "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/memory.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/ram7.v Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_uma.tdf
    Info (12023): Found entity 1: decode_uma File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/decode_uma.tdf Line: 23
Info (12128): Elaborating entity "decode_uma" for hierarchy "datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|altsyncram_jcg2:altsyncram1|decode_uma:decode4" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_jcg2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_n2a.tdf
    Info (12023): Found entity 1: decode_n2a File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/decode_n2a.tdf Line: 23
Info (12128): Elaborating entity "decode_n2a" for hierarchy "datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|altsyncram_jcg2:altsyncram1|decode_n2a:rden_decode_a" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_jcg2.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tib.tdf
    Info (12023): Found entity 1: mux_tib File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/mux_tib.tdf Line: 23
Info (12128): Elaborating entity "mux_tib" for hierarchy "datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|altsyncram_jcg2:altsyncram1|mux_tib:mux6" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_jcg2.tdf Line: 55
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_3up1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_3up1.tdf Line: 38
Info (12133): Instantiated megafunction "datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/altsyncram_3up1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987575"
    Info (12134): Parameter "NUMWORDS" = "200031"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "18"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "datapath:cpu|ram7:mem|altsyncram:altsyncram_component|altsyncram_3up1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "extend_vector_size" for hierarchy "datapath:cpu|extend_vector_size:extend_vector_size_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 377
Info (12128): Elaborating entity "mux_2to1" for hierarchy "datapath:cpu|mux_2to1:mux_data_mem" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 384
Info (12128): Elaborating entity "mem_output_manager" for hierarchy "datapath:cpu|mem_output_manager:instance_name" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 394
Info (12128): Elaborating entity "segment_mem_wb" for hierarchy "datapath:cpu|segment_mem_wb:segment_mem_wb_inst" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 416
Info (12128): Elaborating entity "decode" for hierarchy "datapath:cpu|decode:decode_scalar_WD_wb" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 432
Info (12128): Elaborating entity "flags" for hierarchy "flags:flagsStalls" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/top.sv Line: 11
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/flags/synthesis/flags.v Line: 23
Info (12128): Elaborating entity "altsource_probe" for hierarchy "flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/flags/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/flags/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" with the following parameter: File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/flags/synthesis/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "flag"
    Info (12134): Parameter "probe_width" = "19"
    Info (12134): Parameter "source_width" = "19"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe.v Line: 205
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 564
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "flags:flagsStalls|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 756
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "datapath:cpu|pc_plus_imm_ex[31]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 27
    Warning (12110): Net "datapath:cpu|pc_plus_imm_ex[30]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 27
    Warning (12110): Net "datapath:cpu|pc_plus_imm_ex[29]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 27
    Warning (12110): Net "datapath:cpu|pc_plus_imm_ex[28]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 27
    Warning (12110): Net "datapath:cpu|pc_plus_imm_ex[27]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 27
    Warning (12110): Net "datapath:cpu|pc_plus_imm_ex[26]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 27
    Warning (12110): Net "datapath:cpu|pc_plus_imm_ex[25]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 27
    Warning (12110): Net "datapath:cpu|pc_plus_imm_ex[24]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 27
    Warning (12110): Net "datapath:cpu|pc_plus_imm_ex[23]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 27
    Warning (12110): Net "datapath:cpu|pc_plus_imm_ex[22]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 27
    Warning (12110): Net "datapath:cpu|pc_plus_imm_ex[21]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 27
    Warning (12110): Net "datapath:cpu|pc_plus_imm_ex[20]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 27
    Warning (12110): Net "datapath:cpu|pc_plus_imm_ex[19]" is missing source, defaulting to GND File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/datapath.sv Line: 27
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.04.05.21:41:27 Progress: Loading sld80cbc395/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld80cbc395/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/ip/sld80cbc395/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 262
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:cpu|alu_scalar:alu_ex|Div0" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_scalar.sv Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:cpu|scalar_rf:scalar_rf_id|Div0" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/scalar_rf.sv Line: 212
Info (12130): Elaborated megafunction instantiation "datapath:cpu|alu_scalar:alu_ex|lpm_divide:Div0" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_scalar.sv Line: 23
Info (12133): Instantiated megafunction "datapath:cpu|alu_scalar:alu_ex|lpm_divide:Div0" with the following parameter: File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/alu_scalar.sv Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "19"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ddm.tdf
    Info (12023): Found entity 1: lpm_divide_ddm File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/lpm_divide_ddm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jnh File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/sign_div_unsign_jnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c3f.tdf
    Info (12023): Found entity 1: alt_u_div_c3f File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/db/alt_u_div_c3f.tdf Line: 23
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch datapath:cpu|control_unit:control_unit_inst|MemToReg has unsafe behavior File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 4
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:cpu|segment_if_id:if_id_inst|instr_opcode[3]~synth File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_if_id.sv Line: 27
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal datapath:cpu|segment_if_id:if_id_inst|instr_type[1]~synth File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_if_id.sv Line: 27
Warning (13012): Latch datapath:cpu|control_unit:control_unit_inst|RegWriteS has unsafe behavior File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:cpu|control_unit:control_unit_inst|Equal22~synth File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 331
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal datapath:cpu|segment_if_id:if_id_inst|instr_type[1]~synth File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_if_id.sv Line: 27
Warning (13012): Latch datapath:cpu|control_unit:control_unit_inst|RegWriteV has unsafe behavior File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:cpu|control_unit:control_unit_inst|Equal8~synth File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 191
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal datapath:cpu|segment_if_id:if_id_inst|instr_type[1]~synth File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_if_id.sv Line: 27
Warning (13012): Latch datapath:cpu|control_unit:control_unit_inst|ImmSrc[1] has unsafe behavior File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:cpu|control_unit:control_unit_inst|RegSrc1[1]~synth File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal datapath:cpu|segment_if_id:if_id_inst|instr_type[1]~synth File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_if_id.sv Line: 27
Warning (13012): Latch datapath:cpu|control_unit:control_unit_inst|ImmSrc[0] has unsafe behavior File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:cpu|control_unit:control_unit_inst|RegSrc1[1]~synth File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 514
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal datapath:cpu|segment_if_id:if_id_inst|instr_type[1]~synth File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_if_id.sv Line: 27
Warning (13012): Latch datapath:cpu|control_unit:control_unit_inst|ALUOpS[2] has unsafe behavior File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 331
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:cpu|control_unit:control_unit_inst|Equal8~synth File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 191
Warning (13012): Latch datapath:cpu|control_unit:control_unit_inst|ALUOpS[1] has unsafe behavior File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 331
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:cpu|segment_if_id:if_id_inst|instr_opcode[4]~synth File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_if_id.sv Line: 27
Warning (13012): Latch datapath:cpu|control_unit:control_unit_inst|ALUOpS[0] has unsafe behavior File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 331
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:cpu|segment_if_id:if_id_inst|instr_opcode[4]~synth File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_if_id.sv Line: 27
Warning (13012): Latch datapath:cpu|control_unit:control_unit_inst|Brinco has unsafe behavior File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 4
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:cpu|control_unit:control_unit_inst|Equal8~synth File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 191
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal datapath:cpu|segment_if_id:if_id_inst|instr_type[1]~synth File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_if_id.sv Line: 27
Warning (13012): Latch datapath:cpu|control_unit:control_unit_inst|Equal has unsafe behavior File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 4
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:cpu|control_unit:control_unit_inst|Equal8~synth File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 191
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal datapath:cpu|segment_if_id:if_id_inst|instr_type[1]~synth File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_if_id.sv Line: 27
Warning (13012): Latch datapath:cpu|control_unit:control_unit_inst|GreaterEqual has unsafe behavior File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 4
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:cpu|control_unit:control_unit_inst|Equal8~synth File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 191
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal datapath:cpu|segment_if_id:if_id_inst|instr_type[1]~synth File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_if_id.sv Line: 27
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "datapath:cpu|control_unit:control_unit_inst|WriteDataSrc" merged with LATCH primitive "datapath:cpu|control_unit:control_unit_inst|EnableWrite" File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 5
Warning (13012): Latch datapath:cpu|control_unit:control_unit_inst|LessEqual has unsafe behavior File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 4
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:cpu|control_unit:control_unit_inst|Equal8~synth File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/control_unit.sv Line: 191
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal datapath:cpu|segment_if_id:if_id_inst|instr_type[1]~synth File: C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2024/Arqui_II/Proyecto2/segment_if_id.sv Line: 27
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 24062 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 23605 logic cells
    Info (21064): Implemented 432 RAM segments
    Info (21062): Implemented 17 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings
    Info: Peak virtual memory: 5261 megabytes
    Info: Processing ended: Fri Apr  5 21:42:05 2024
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:02:11


