

================================================================
== Vivado HLS Report for 'Linear_layer_qkv'
================================================================
* Date:           Thu Aug 24 04:13:47 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.303 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  7115114|  7115114| 71.151 ms | 71.151 ms |  7115114|  7115114|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1          |     9240|     9240|       770|          -|          -|      12|    no    |
        | + Loop 1.1       |      768|      768|         1|          -|          -|     768|    no    |
        |- l_bias_i        |  7105872|  7105872|    592156|          -|          -|      12|    no    |
        | + l_j_init       |      768|      768|         1|          1|          1|     768|    yes   |
        | + l_S_k_0_k_l_j  |   589837|   589837|        15|          1|          1|  589824|    yes   |
        | + l_j_back       |      768|      768|         2|          1|          1|     768|    yes   |
        | + l_j1           |      774|      774|         8|          1|          1|     768|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    430|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    293|    -|
|Register         |        0|      -|     817|    192|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      5|    1165|   1626|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Bert_layer_fadd_3bkb_U1  |Bert_layer_fadd_3bkb  |        0|      2|  205|  390|    0|
    |Bert_layer_fmul_3cud_U2  |Bert_layer_fmul_3cud  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  348|  711|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |v7_U   |Linear_layer_qkv_v7  |        2|  0|   0|    0|   768|   32|     1|        24576|
    +-------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                     |        2|  0|   0|    0|   768|   32|     1|        24576|
    +-------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln24_fu_357_p2       |     +    |      0|  0|  21|          15|          15|
    |add_ln33_fu_432_p2       |     +    |      0|  0|  27|          20|           1|
    |add_ln36_fu_517_p2       |     +    |      0|  0|  21|          15|          15|
    |add_ln37_fu_503_p2       |     +    |      0|  0|  17|          21|          21|
    |add_ln47_fu_552_p2       |     +    |      0|  0|  21|          15|          15|
    |add_ln52_fu_582_p2       |     +    |      0|  0|  21|          15|          15|
    |i_fu_373_p2              |     +    |      0|  0|  13|           4|           1|
    |j1_fu_567_p2             |     +    |      0|  0|  14|          10|           1|
    |j_back_fu_537_p2         |     +    |      0|  0|  14|          10|           1|
    |j_fu_466_p2              |     +    |      0|  0|  14|          10|           1|
    |j_init_fu_385_p2         |     +    |      0|  0|  14|          10|           1|
    |k_fu_438_p2              |     +    |      0|  0|  14|          10|           1|
    |v4_fu_305_p2             |     +    |      0|  0|  13|           4|           1|
    |v5_fu_347_p2             |     +    |      0|  0|  14|          10|           1|
    |sub_ln24_fu_335_p2       |     -    |      0|  0|  21|          15|          15|
    |sub_ln36_fu_420_p2       |     -    |      0|  0|  21|          15|          15|
    |sub_ln37_fu_497_p2       |     -    |      0|  0|  17|          21|          21|
    |icmp_ln22_fu_299_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln23_fu_341_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln27_fu_367_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln29_fu_379_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln33_fu_426_p2      |   icmp   |      0|  0|  18|          20|          20|
    |icmp_ln34_fu_444_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln44_fu_531_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln49_fu_561_p2      |   icmp   |      0|  0|  13|          10|          10|
    |select_ln36_1_fu_458_p3  |  select  |      0|  0|  10|           1|          10|
    |select_ln36_fu_450_p3    |  select  |      0|  0|  10|           1|           1|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 430|         309|         239|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  56|         13|    1|         13|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter14      |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1       |  15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter7       |   9|          2|    1|          2|
    |ap_phi_mux_k_0_phi_fu_245_p4  |   9|          2|   10|         20|
    |grp_fu_285_p0                 |  15|          3|   32|         96|
    |grp_fu_285_p1                 |  15|          3|   32|         96|
    |i_0_reg_207                   |   9|          2|    4|          8|
    |indvar_flatten_reg_230        |   9|          2|   20|         40|
    |j1_0_reg_274                  |   9|          2|   10|         20|
    |j_0_reg_252                   |   9|          2|   10|         20|
    |j_back_0_reg_263              |   9|          2|   10|         20|
    |j_init_0_reg_219              |   9|          2|   10|         20|
    |k_0_reg_241                   |   9|          2|   10|         20|
    |v3_address0                   |  21|          4|   14|         56|
    |v3_d0                         |  15|          3|   32|         96|
    |v4_0_reg_185                  |   9|          2|    4|          8|
    |v5_0_reg_196                  |   9|          2|   10|         20|
    |v7_address0                   |  15|          3|   10|         30|
    |v7_address1                   |  15|          3|   10|         30|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 293|         63|  234|        624|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln47_reg_710          |  15|   0|   15|          0|
    |ap_CS_fsm                 |  12|   0|   12|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7   |   1|   0|    1|          0|
    |i_0_reg_207               |   4|   0|    4|          0|
    |i_reg_617                 |   4|   0|    4|          0|
    |icmp_ln33_reg_637         |   1|   0|    1|          0|
    |icmp_ln44_reg_701         |   1|   0|    1|          0|
    |icmp_ln49_reg_720         |   1|   0|    1|          0|
    |indvar_flatten_reg_230    |  20|   0|   20|          0|
    |j1_0_reg_274              |  10|   0|   10|          0|
    |j_0_reg_252               |  10|   0|   10|          0|
    |j_back_0_reg_263          |  10|   0|   10|          0|
    |j_init_0_reg_219          |  10|   0|   10|          0|
    |k_0_reg_241               |  10|   0|   10|          0|
    |reg_293                   |  32|   0|   32|          0|
    |select_ln36_1_reg_653     |  10|   0|   10|          0|
    |select_ln36_reg_646       |  10|   0|   10|          0|
    |sub_ln24_reg_600          |   7|   0|   15|          8|
    |sub_ln36_reg_630          |   7|   0|   15|          8|
    |v0_load_reg_675           |  32|   0|   32|          0|
    |v12_reg_680               |  32|   0|   32|          0|
    |v13_reg_691               |  32|   0|   32|          0|
    |v14_reg_696               |  32|   0|   32|          0|
    |v19_reg_740               |  32|   0|   32|          0|
    |v20_reg_745               |  32|   0|   32|          0|
    |v3_addr_2_reg_729         |  14|   0|   14|          0|
    |v4_0_reg_185              |   4|   0|    4|          0|
    |v4_reg_595                |   4|   0|    4|          0|
    |v5_0_reg_196              |  10|   0|   10|          0|
    |v7_addr_2_reg_685         |  10|   0|   10|          0|
    |icmp_ln33_reg_637         |  64|  32|    1|          0|
    |icmp_ln49_reg_720         |  64|  32|    1|          0|
    |select_ln36_1_reg_653     |  64|  32|   10|          0|
    |select_ln36_reg_646       |  64|  32|   10|          0|
    |v3_addr_2_reg_729         |  64|  32|   14|          0|
    |v7_addr_2_reg_685         |  64|  32|   10|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 817| 192|  495|         16|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------+-----+-----+------------+------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | Linear_layer_qkv | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | Linear_layer_qkv | return value |
|ap_start     |  in |    1| ap_ctrl_hs | Linear_layer_qkv | return value |
|ap_done      | out |    1| ap_ctrl_hs | Linear_layer_qkv | return value |
|ap_idle      | out |    1| ap_ctrl_hs | Linear_layer_qkv | return value |
|ap_ready     | out |    1| ap_ctrl_hs | Linear_layer_qkv | return value |
|v0_address0  | out |   14|  ap_memory |        v0        |     array    |
|v0_ce0       | out |    1|  ap_memory |        v0        |     array    |
|v0_q0        |  in |   32|  ap_memory |        v0        |     array    |
|v1_address0  | out |   20|  ap_memory |        v1        |     array    |
|v1_ce0       | out |    1|  ap_memory |        v1        |     array    |
|v1_q0        |  in |   32|  ap_memory |        v1        |     array    |
|v2_address0  | out |   10|  ap_memory |        v2        |     array    |
|v2_ce0       | out |    1|  ap_memory |        v2        |     array    |
|v2_q0        |  in |   32|  ap_memory |        v2        |     array    |
|v3_address0  | out |   14|  ap_memory |        v3        |     array    |
|v3_ce0       | out |    1|  ap_memory |        v3        |     array    |
|v3_we0       | out |    1|  ap_memory |        v3        |     array    |
|v3_d0        | out |   32|  ap_memory |        v3        |     array    |
|v3_q0        |  in |   32|  ap_memory |        v3        |     array    |
|v3_address1  | out |   14|  ap_memory |        v3        |     array    |
|v3_ce1       | out |    1|  ap_memory |        v3        |     array    |
|v3_we1       | out |    1|  ap_memory |        v3        |     array    |
|v3_d1        | out |   32|  ap_memory |        v3        |     array    |
+-------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 15
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 5 }
  Pipeline-1 : II = 1, D = 15, States = { 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
  Pipeline-2 : II = 1, D = 2, States = { 23 24 }
  Pipeline-3 : II = 1, D = 8, States = { 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 
5 --> 6 5 
6 --> 7 
7 --> 22 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 7 
22 --> 23 
23 --> 25 24 
24 --> 23 
25 --> 26 
26 --> 34 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 26 
34 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%v7 = alloca [768 x float], align 16" [kernel.cpp:28]   --->   Operation 35 'alloca' 'v7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "br label %.loopexit" [kernel.cpp:22]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%v4_0 = phi i4 [ 0, %0 ], [ %v4, %.loopexit.loopexit ]"   --->   Operation 37 'phi' 'v4_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.30ns)   --->   "%icmp_ln22 = icmp eq i4 %v4_0, -4" [kernel.cpp:22]   --->   Operation 38 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.73ns)   --->   "%v4 = add i4 %v4_0, 1" [kernel.cpp:22]   --->   Operation 40 'add' 'v4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %.preheader3.preheader, label %.preheader4.preheader" [kernel.cpp:22]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_21 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %v4_0, i10 0)" [kernel.cpp:24]   --->   Operation 42 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i14 %tmp_21 to i15" [kernel.cpp:24]   --->   Operation 43 'zext' 'zext_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_22 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %v4_0, i8 0)" [kernel.cpp:24]   --->   Operation 44 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i12 %tmp_22 to i15" [kernel.cpp:24]   --->   Operation 45 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.81ns)   --->   "%sub_ln24 = sub i15 %zext_ln24, %zext_ln24_1" [kernel.cpp:24]   --->   Operation 46 'sub' 'sub_ln24' <Predicate = (!icmp_ln22)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.76ns)   --->   "br label %.preheader4" [kernel.cpp:23]   --->   Operation 47 'br' <Predicate = (!icmp_ln22)> <Delay = 1.76>
ST_2 : Operation 48 [1/1] (1.76ns)   --->   "br label %.preheader3" [kernel.cpp:27]   --->   Operation 48 'br' <Predicate = (icmp_ln22)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%v5_0 = phi i10 [ %v5, %1 ], [ 0, %.preheader4.preheader ]"   --->   Operation 49 'phi' 'v5_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.77ns)   --->   "%icmp_ln23 = icmp eq i10 %v5_0, -256" [kernel.cpp:23]   --->   Operation 50 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_342 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 51 'speclooptripcount' 'empty_342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.73ns)   --->   "%v5 = add i10 %v5_0, 1" [kernel.cpp:23]   --->   Operation 52 'add' 'v5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %.loopexit.loopexit, label %1" [kernel.cpp:23]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i10 %v5_0 to i15" [kernel.cpp:24]   --->   Operation 54 'zext' 'zext_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.94ns)   --->   "%add_ln24 = add i15 %sub_ln24, %zext_ln24_2" [kernel.cpp:24]   --->   Operation 55 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i15 %add_ln24 to i64" [kernel.cpp:24]   --->   Operation 56 'sext' 'sext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%v3_addr = getelementptr [9216 x float]* %v3, i64 0, i64 %sext_ln24" [kernel.cpp:24]   --->   Operation 57 'getelementptr' 'v3_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %v3_addr, align 4" [kernel.cpp:24]   --->   Operation 58 'store' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader4" [kernel.cpp:23]   --->   Operation 59 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 60 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %l_bias_i_end ], [ 0, %.preheader3.preheader ]"   --->   Operation 61 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.30ns)   --->   "%icmp_ln27 = icmp eq i4 %i_0, -4" [kernel.cpp:27]   --->   Operation 62 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty_343 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 63 'speclooptripcount' 'empty_343' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [kernel.cpp:27]   --->   Operation 64 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %4, label %l_bias_i_begin" [kernel.cpp:27]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [kernel.cpp:27]   --->   Operation 66 'specloopname' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str)" [kernel.cpp:27]   --->   Operation 67 'specregionbegin' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:29]   --->   Operation 68 'br' <Predicate = (!icmp_ln27)> <Delay = 1.76>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:57]   --->   Operation 69 'ret' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.25>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%j_init_0 = phi i10 [ 0, %l_bias_i_begin ], [ %j_init, %l_j_init ]"   --->   Operation 70 'phi' 'j_init_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.77ns)   --->   "%icmp_ln29 = icmp eq i10 %j_init_0, -256" [kernel.cpp:29]   --->   Operation 71 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_344 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 72 'speclooptripcount' 'empty_344' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.73ns)   --->   "%j_init = add i10 %j_init_0, 1" [kernel.cpp:29]   --->   Operation 73 'add' 'j_init' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.preheader2.preheader, label %l_j_init" [kernel.cpp:29]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [kernel.cpp:29]   --->   Operation 75 'specloopname' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1)" [kernel.cpp:29]   --->   Operation 76 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:30]   --->   Operation 77 'specpipeline' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i10 %j_init_0 to i64" [kernel.cpp:31]   --->   Operation 78 'zext' 'zext_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%v7_addr = getelementptr inbounds [768 x float]* %v7, i64 0, i64 %zext_ln31" [kernel.cpp:31]   --->   Operation 79 'getelementptr' 'v7_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %v7_addr, align 4" [kernel.cpp:31]   --->   Operation 80 'store' <Predicate = (!icmp_ln29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%empty_345 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_s)" [kernel.cpp:32]   --->   Operation 81 'specregionend' 'empty_345' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:29]   --->   Operation 82 'br' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.81>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_23 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i_0, i10 0)" [kernel.cpp:36]   --->   Operation 83 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i14 %tmp_23 to i15" [kernel.cpp:36]   --->   Operation 84 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_24 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i_0, i8 0)" [kernel.cpp:36]   --->   Operation 85 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i12 %tmp_24 to i15" [kernel.cpp:36]   --->   Operation 86 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (1.81ns)   --->   "%sub_ln36 = sub i15 %zext_ln36, %zext_ln36_1" [kernel.cpp:36]   --->   Operation 87 'sub' 'sub_ln36' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:33]   --->   Operation 88 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 4.18>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i20 [ 0, %.preheader2.preheader ], [ %add_ln33, %l_j ]" [kernel.cpp:33]   --->   Operation 89 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%k_0 = phi i10 [ 0, %.preheader2.preheader ], [ %select_ln36_1, %l_j ]" [kernel.cpp:36]   --->   Operation 90 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%j_0 = phi i10 [ 0, %.preheader2.preheader ], [ %j, %l_j ]"   --->   Operation 91 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (2.44ns)   --->   "%icmp_ln33 = icmp eq i20 %indvar_flatten, -458752" [kernel.cpp:33]   --->   Operation 92 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (2.19ns)   --->   "%add_ln33 = add i20 %indvar_flatten, 1" [kernel.cpp:33]   --->   Operation 93 'add' 'add_ln33' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.preheader1.preheader, label %l_j" [kernel.cpp:33]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.73ns)   --->   "%k = add i10 %k_0, 1" [kernel.cpp:33]   --->   Operation 95 'add' 'k' <Predicate = (!icmp_ln33)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (1.77ns)   --->   "%icmp_ln34 = icmp eq i10 %j_0, -256" [kernel.cpp:34]   --->   Operation 96 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.68ns)   --->   "%select_ln36 = select i1 %icmp_ln34, i10 0, i10 %j_0" [kernel.cpp:36]   --->   Operation 97 'select' 'select_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.68ns)   --->   "%select_ln36_1 = select i1 %icmp_ln34, i10 %k, i10 %k_0" [kernel.cpp:36]   --->   Operation 98 'select' 'select_ln36_1' <Predicate = (!icmp_ln33)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (1.73ns)   --->   "%j = add i10 %select_ln36, 1" [kernel.cpp:34]   --->   Operation 99 'add' 'j' <Predicate = (!icmp_ln33)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 7.30>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i10 %select_ln36_1 to i21" [kernel.cpp:36]   --->   Operation 100 'zext' 'zext_ln36_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_25 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %select_ln36, i10 0)" [kernel.cpp:37]   --->   Operation 101 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i20 %tmp_25 to i21" [kernel.cpp:37]   --->   Operation 102 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_26 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %select_ln36, i8 0)" [kernel.cpp:37]   --->   Operation 103 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i18 %tmp_26 to i21" [kernel.cpp:37]   --->   Operation 104 'zext' 'zext_ln37_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln37 = sub i21 %zext_ln37_1, %zext_ln37_2" [kernel.cpp:37]   --->   Operation 105 'sub' 'sub_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 106 [1/1] (4.04ns) (root node of TernaryAdder)   --->   "%add_ln37 = add i21 %sub_ln37, %zext_ln36_3" [kernel.cpp:37]   --->   Operation 106 'add' 'add_ln37' <Predicate = (!icmp_ln33)> <Delay = 4.04> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i21 %add_ln37 to i64" [kernel.cpp:37]   --->   Operation 107 'sext' 'sext_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr [589824 x float]* %v1, i64 0, i64 %sext_ln37" [kernel.cpp:37]   --->   Operation 108 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 109 [4/4] (3.25ns)   --->   "%v12 = load float* %v1_addr, align 4" [kernel.cpp:37]   --->   Operation 109 'load' 'v12' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 110 [3/4] (3.25ns)   --->   "%v12 = load float* %v1_addr, align 4" [kernel.cpp:37]   --->   Operation 110 'load' 'v12' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 10 <SV = 8> <Delay = 5.19>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i10 %select_ln36_1 to i15" [kernel.cpp:36]   --->   Operation 111 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (1.94ns)   --->   "%add_ln36 = add i15 %sub_ln36, %zext_ln36_2" [kernel.cpp:36]   --->   Operation 112 'add' 'add_ln36' <Predicate = (!icmp_ln33)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i15 %add_ln36 to i64" [kernel.cpp:36]   --->   Operation 113 'sext' 'sext_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%v0_addr = getelementptr [9216 x float]* %v0, i64 0, i64 %sext_ln36" [kernel.cpp:36]   --->   Operation 114 'getelementptr' 'v0_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 115 [2/2] (3.25ns)   --->   "%v0_load = load float* %v0_addr, align 4" [kernel.cpp:36]   --->   Operation 115 'load' 'v0_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_10 : Operation 116 [2/4] (3.25ns)   --->   "%v12 = load float* %v1_addr, align 4" [kernel.cpp:37]   --->   Operation 116 'load' 'v12' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 11 <SV = 9> <Delay = 3.25>
ST_11 : Operation 117 [1/2] (3.25ns)   --->   "%v0_load = load float* %v0_addr, align 4" [kernel.cpp:36]   --->   Operation 117 'load' 'v0_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_11 : Operation 118 [1/4] (3.25ns)   --->   "%v12 = load float* %v1_addr, align 4" [kernel.cpp:37]   --->   Operation 118 'load' 'v12' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 12 <SV = 10> <Delay = 5.70>
ST_12 : Operation 119 [4/4] (5.70ns)   --->   "%v13 = fmul float %v0_load, %v12" [kernel.cpp:38]   --->   Operation 119 'fmul' 'v13' <Predicate = (!icmp_ln33)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 5.70>
ST_13 : Operation 120 [3/4] (5.70ns)   --->   "%v13 = fmul float %v0_load, %v12" [kernel.cpp:38]   --->   Operation 120 'fmul' 'v13' <Predicate = (!icmp_ln33)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 5.70>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i10 %select_ln36 to i64" [kernel.cpp:37]   --->   Operation 121 'zext' 'zext_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 122 [2/4] (5.70ns)   --->   "%v13 = fmul float %v0_load, %v12" [kernel.cpp:38]   --->   Operation 122 'fmul' 'v13' <Predicate = (!icmp_ln33)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%v7_addr_2 = getelementptr inbounds [768 x float]* %v7, i64 0, i64 %zext_ln37" [kernel.cpp:39]   --->   Operation 123 'getelementptr' 'v7_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 124 [2/2] (3.25ns)   --->   "%v14 = load float* %v7_addr_2, align 4" [kernel.cpp:39]   --->   Operation 124 'load' 'v14' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 15 <SV = 13> <Delay = 5.70>
ST_15 : Operation 125 [1/4] (5.70ns)   --->   "%v13 = fmul float %v0_load, %v12" [kernel.cpp:38]   --->   Operation 125 'fmul' 'v13' <Predicate = (!icmp_ln33)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 126 [1/2] (3.25ns)   --->   "%v14 = load float* %v7_addr_2, align 4" [kernel.cpp:39]   --->   Operation 126 'load' 'v14' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 16 <SV = 14> <Delay = 7.25>
ST_16 : Operation 127 [5/5] (7.25ns)   --->   "%v15 = fadd float %v14, %v13" [kernel.cpp:40]   --->   Operation 127 'fadd' 'v15' <Predicate = (!icmp_ln33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.25>
ST_17 : Operation 128 [4/5] (7.25ns)   --->   "%v15 = fadd float %v14, %v13" [kernel.cpp:40]   --->   Operation 128 'fadd' 'v15' <Predicate = (!icmp_ln33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.25>
ST_18 : Operation 129 [3/5] (7.25ns)   --->   "%v15 = fadd float %v14, %v13" [kernel.cpp:40]   --->   Operation 129 'fadd' 'v15' <Predicate = (!icmp_ln33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 7.25>
ST_19 : Operation 130 [2/5] (7.25ns)   --->   "%v15 = fadd float %v14, %v13" [kernel.cpp:40]   --->   Operation 130 'fadd' 'v15' <Predicate = (!icmp_ln33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 7.25>
ST_20 : Operation 131 [1/5] (7.25ns)   --->   "%v15 = fadd float %v14, %v13" [kernel.cpp:40]   --->   Operation 131 'fadd' 'v15' <Predicate = (!icmp_ln33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 3.25>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @l_S_k_0_k_l_j_str)"   --->   Operation 132 'specloopname' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%empty_346 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 589824, i64 589824, i64 589824)"   --->   Operation 133 'speclooptripcount' 'empty_346' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str4) nounwind" [kernel.cpp:34]   --->   Operation 134 'specloopname' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str4)" [kernel.cpp:34]   --->   Operation 135 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:35]   --->   Operation 136 'specpipeline' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (3.25ns)   --->   "store float %v15, float* %v7_addr_2, align 4" [kernel.cpp:41]   --->   Operation 137 'store' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%empty_347 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str4, i32 %tmp_3)" [kernel.cpp:42]   --->   Operation 138 'specregionend' 'empty_347' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 139 'br' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 22 <SV = 6> <Delay = 1.76>
ST_22 : Operation 140 [1/1] (1.76ns)   --->   "br label %.preheader1" [kernel.cpp:44]   --->   Operation 140 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 7> <Delay = 3.25>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%j_back_0 = phi i10 [ %j_back, %l_j_back ], [ 0, %.preheader1.preheader ]"   --->   Operation 141 'phi' 'j_back_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 142 [1/1] (1.77ns)   --->   "%icmp_ln44 = icmp eq i10 %j_back_0, -256" [kernel.cpp:44]   --->   Operation 142 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%empty_348 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 143 'speclooptripcount' 'empty_348' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 144 [1/1] (1.73ns)   --->   "%j_back = add i10 %j_back_0, 1" [kernel.cpp:44]   --->   Operation 144 'add' 'j_back' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %.preheader.preheader, label %l_j_back" [kernel.cpp:44]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i10 %j_back_0 to i64" [kernel.cpp:46]   --->   Operation 146 'zext' 'zext_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i10 %j_back_0 to i15" [kernel.cpp:47]   --->   Operation 147 'zext' 'zext_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_23 : Operation 148 [1/1] (1.94ns)   --->   "%add_ln47 = add i15 %sub_ln36, %zext_ln47" [kernel.cpp:47]   --->   Operation 148 'add' 'add_ln47' <Predicate = (!icmp_ln44)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%v7_addr_1 = getelementptr inbounds [768 x float]* %v7, i64 0, i64 %zext_ln46" [kernel.cpp:46]   --->   Operation 149 'getelementptr' 'v7_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_23 : Operation 150 [2/2] (3.25ns)   --->   "%v17 = load float* %v7_addr_1, align 4" [kernel.cpp:46]   --->   Operation 150 'load' 'v17' <Predicate = (!icmp_ln44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 24 <SV = 8> <Delay = 6.50>
ST_24 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str5) nounwind" [kernel.cpp:44]   --->   Operation 151 'specloopname' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str5)" [kernel.cpp:44]   --->   Operation 152 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_24 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:45]   --->   Operation 153 'specpipeline' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_24 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i15 %add_ln47 to i64" [kernel.cpp:47]   --->   Operation 154 'sext' 'sext_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%v3_addr_1 = getelementptr [9216 x float]* %v3, i64 0, i64 %sext_ln47" [kernel.cpp:47]   --->   Operation 155 'getelementptr' 'v3_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_24 : Operation 156 [1/2] (3.25ns)   --->   "%v17 = load float* %v7_addr_1, align 4" [kernel.cpp:46]   --->   Operation 156 'load' 'v17' <Predicate = (!icmp_ln44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_24 : Operation 157 [1/1] (3.25ns)   --->   "store float %v17, float* %v3_addr_1, align 4" [kernel.cpp:47]   --->   Operation 157 'store' <Predicate = (!icmp_ln44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "%empty_349 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str5, i32 %tmp_2)" [kernel.cpp:48]   --->   Operation 158 'specregionend' 'empty_349' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "br label %.preheader1" [kernel.cpp:44]   --->   Operation 159 'br' <Predicate = (!icmp_ln44)> <Delay = 0.00>

State 25 <SV = 8> <Delay = 1.76>
ST_25 : Operation 160 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:49]   --->   Operation 160 'br' <Predicate = true> <Delay = 1.76>

State 26 <SV = 9> <Delay = 5.19>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%j1_0 = phi i10 [ %j1, %l_j1 ], [ 0, %.preheader.preheader ]"   --->   Operation 161 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 162 [1/1] (1.77ns)   --->   "%icmp_ln49 = icmp eq i10 %j1_0, -256" [kernel.cpp:49]   --->   Operation 162 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 163 [1/1] (0.00ns)   --->   "%empty_350 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 163 'speclooptripcount' 'empty_350' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 164 [1/1] (1.73ns)   --->   "%j1 = add i10 %j1_0, 1" [kernel.cpp:49]   --->   Operation 164 'add' 'j1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %icmp_ln49, label %l_bias_i_end, label %l_j1" [kernel.cpp:49]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i10 %j1_0 to i64" [kernel.cpp:51]   --->   Operation 166 'zext' 'zext_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_26 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i10 %j1_0 to i15" [kernel.cpp:52]   --->   Operation 167 'zext' 'zext_ln52' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (1.94ns)   --->   "%add_ln52 = add i15 %sub_ln36, %zext_ln52" [kernel.cpp:52]   --->   Operation 168 'add' 'add_ln52' <Predicate = (!icmp_ln49)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i15 %add_ln52 to i64" [kernel.cpp:52]   --->   Operation 169 'sext' 'sext_ln52' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%v3_addr_2 = getelementptr [9216 x float]* %v3, i64 0, i64 %sext_ln52" [kernel.cpp:52]   --->   Operation 170 'getelementptr' 'v3_addr_2' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr [768 x float]* %v2, i64 0, i64 %zext_ln51" [kernel.cpp:51]   --->   Operation 171 'getelementptr' 'v2_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_26 : Operation 172 [2/2] (3.25ns)   --->   "%v19 = load float* %v2_addr, align 4" [kernel.cpp:51]   --->   Operation 172 'load' 'v19' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_26 : Operation 173 [2/2] (3.25ns)   --->   "%v20 = load float* %v3_addr_2, align 4" [kernel.cpp:52]   --->   Operation 173 'load' 'v20' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 27 <SV = 10> <Delay = 3.25>
ST_27 : Operation 174 [1/2] (3.25ns)   --->   "%v19 = load float* %v2_addr, align 4" [kernel.cpp:51]   --->   Operation 174 'load' 'v19' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_27 : Operation 175 [1/2] (3.25ns)   --->   "%v20 = load float* %v3_addr_2, align 4" [kernel.cpp:52]   --->   Operation 175 'load' 'v20' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 28 <SV = 11> <Delay = 7.25>
ST_28 : Operation 176 [5/5] (7.25ns)   --->   "%v21 = fadd float %v20, %v19" [kernel.cpp:53]   --->   Operation 176 'fadd' 'v21' <Predicate = (!icmp_ln49)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 12> <Delay = 7.25>
ST_29 : Operation 177 [4/5] (7.25ns)   --->   "%v21 = fadd float %v20, %v19" [kernel.cpp:53]   --->   Operation 177 'fadd' 'v21' <Predicate = (!icmp_ln49)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 13> <Delay = 7.25>
ST_30 : Operation 178 [3/5] (7.25ns)   --->   "%v21 = fadd float %v20, %v19" [kernel.cpp:53]   --->   Operation 178 'fadd' 'v21' <Predicate = (!icmp_ln49)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 14> <Delay = 7.25>
ST_31 : Operation 179 [2/5] (7.25ns)   --->   "%v21 = fadd float %v20, %v19" [kernel.cpp:53]   --->   Operation 179 'fadd' 'v21' <Predicate = (!icmp_ln49)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 15> <Delay = 7.25>
ST_32 : Operation 180 [1/5] (7.25ns)   --->   "%v21 = fadd float %v20, %v19" [kernel.cpp:53]   --->   Operation 180 'fadd' 'v21' <Predicate = (!icmp_ln49)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 16> <Delay = 3.25>
ST_33 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [kernel.cpp:49]   --->   Operation 181 'specloopname' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_33 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [kernel.cpp:49]   --->   Operation 182 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_33 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:50]   --->   Operation 183 'specpipeline' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_33 : Operation 184 [1/1] (3.25ns)   --->   "store float %v21, float* %v3_addr_2, align 4" [kernel.cpp:54]   --->   Operation 184 'store' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_33 : Operation 185 [1/1] (0.00ns)   --->   "%empty_351 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_4)" [kernel.cpp:55]   --->   Operation 185 'specregionend' 'empty_351' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_33 : Operation 186 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:49]   --->   Operation 186 'br' <Predicate = (!icmp_ln49)> <Delay = 0.00>

State 34 <SV = 10> <Delay = 0.00>
ST_34 : Operation 187 [1/1] (0.00ns)   --->   "%empty_352 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp)" [kernel.cpp:56]   --->   Operation 187 'specregionend' 'empty_352' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 188 [1/1] (0.00ns)   --->   "br label %.preheader3" [kernel.cpp:27]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v7                (alloca           ) [ 00111111111111111111111111111111111]
br_ln22           (br               ) [ 01110000000000000000000000000000000]
v4_0              (phi              ) [ 00100000000000000000000000000000000]
icmp_ln22         (icmp             ) [ 00110000000000000000000000000000000]
empty             (speclooptripcount) [ 00000000000000000000000000000000000]
v4                (add              ) [ 01110000000000000000000000000000000]
br_ln22           (br               ) [ 00000000000000000000000000000000000]
tmp_21            (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln24         (zext             ) [ 00000000000000000000000000000000000]
tmp_22            (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln24_1       (zext             ) [ 00000000000000000000000000000000000]
sub_ln24          (sub              ) [ 00010000000000000000000000000000000]
br_ln23           (br               ) [ 00110000000000000000000000000000000]
br_ln27           (br               ) [ 00111111111111111111111111111111111]
v5_0              (phi              ) [ 00010000000000000000000000000000000]
icmp_ln23         (icmp             ) [ 00110000000000000000000000000000000]
empty_342         (speclooptripcount) [ 00000000000000000000000000000000000]
v5                (add              ) [ 00110000000000000000000000000000000]
br_ln23           (br               ) [ 00000000000000000000000000000000000]
zext_ln24_2       (zext             ) [ 00000000000000000000000000000000000]
add_ln24          (add              ) [ 00000000000000000000000000000000000]
sext_ln24         (sext             ) [ 00000000000000000000000000000000000]
v3_addr           (getelementptr    ) [ 00000000000000000000000000000000000]
store_ln24        (store            ) [ 00000000000000000000000000000000000]
br_ln23           (br               ) [ 00110000000000000000000000000000000]
br_ln0            (br               ) [ 01110000000000000000000000000000000]
i_0               (phi              ) [ 00001110000000000000000000000000000]
icmp_ln27         (icmp             ) [ 00001111111111111111111111111111111]
empty_343         (speclooptripcount) [ 00000000000000000000000000000000000]
i                 (add              ) [ 00101111111111111111111111111111111]
br_ln27           (br               ) [ 00000000000000000000000000000000000]
specloopname_ln27 (specloopname     ) [ 00000000000000000000000000000000000]
tmp               (specregionbegin  ) [ 00000111111111111111111111111111111]
br_ln29           (br               ) [ 00001111111111111111111111111111111]
ret_ln57          (ret              ) [ 00000000000000000000000000000000000]
j_init_0          (phi              ) [ 00000100000000000000000000000000000]
icmp_ln29         (icmp             ) [ 00001111111111111111111111111111111]
empty_344         (speclooptripcount) [ 00000000000000000000000000000000000]
j_init            (add              ) [ 00001111111111111111111111111111111]
br_ln29           (br               ) [ 00000000000000000000000000000000000]
specloopname_ln29 (specloopname     ) [ 00000000000000000000000000000000000]
tmp_s             (specregionbegin  ) [ 00000000000000000000000000000000000]
specpipeline_ln30 (specpipeline     ) [ 00000000000000000000000000000000000]
zext_ln31         (zext             ) [ 00000000000000000000000000000000000]
v7_addr           (getelementptr    ) [ 00000000000000000000000000000000000]
store_ln31        (store            ) [ 00000000000000000000000000000000000]
empty_345         (specregionend    ) [ 00000000000000000000000000000000000]
br_ln29           (br               ) [ 00001111111111111111111111111111111]
tmp_23            (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln36         (zext             ) [ 00000000000000000000000000000000000]
tmp_24            (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln36_1       (zext             ) [ 00000000000000000000000000000000000]
sub_ln36          (sub              ) [ 00000001111111111111111111111111110]
br_ln33           (br               ) [ 00001111111111111111111111111111111]
indvar_flatten    (phi              ) [ 00000001000000000000000000000000000]
k_0               (phi              ) [ 00000001000000000000000000000000000]
j_0               (phi              ) [ 00000001000000000000000000000000000]
icmp_ln33         (icmp             ) [ 00001111111111111111111111111111111]
add_ln33          (add              ) [ 00001111111111111111111111111111111]
br_ln33           (br               ) [ 00000000000000000000000000000000000]
k                 (add              ) [ 00000000000000000000000000000000000]
icmp_ln34         (icmp             ) [ 00000000000000000000000000000000000]
select_ln36       (select           ) [ 00000001111111100000000000000000000]
select_ln36_1     (select           ) [ 00001111111111111111111111111111111]
j                 (add              ) [ 00001111111111111111111111111111111]
zext_ln36_3       (zext             ) [ 00000000000000000000000000000000000]
tmp_25            (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln37_1       (zext             ) [ 00000000000000000000000000000000000]
tmp_26            (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln37_2       (zext             ) [ 00000000000000000000000000000000000]
sub_ln37          (sub              ) [ 00000000000000000000000000000000000]
add_ln37          (add              ) [ 00000000000000000000000000000000000]
sext_ln37         (sext             ) [ 00000000000000000000000000000000000]
v1_addr           (getelementptr    ) [ 00000001011100000000000000000000000]
zext_ln36_2       (zext             ) [ 00000000000000000000000000000000000]
add_ln36          (add              ) [ 00000000000000000000000000000000000]
sext_ln36         (sext             ) [ 00000000000000000000000000000000000]
v0_addr           (getelementptr    ) [ 00000001000100000000000000000000000]
v0_load           (load             ) [ 00000001000011110000000000000000000]
v12               (load             ) [ 00000001000011110000000000000000000]
zext_ln37         (zext             ) [ 00000000000000000000000000000000000]
v7_addr_2         (getelementptr    ) [ 00000001000000011111110000000000000]
v13               (fmul             ) [ 00000001000000001111100000000000000]
v14               (load             ) [ 00000001000000001111100000000000000]
v15               (fadd             ) [ 00000001000000000000010000000000000]
specloopname_ln0  (specloopname     ) [ 00000000000000000000000000000000000]
empty_346         (speclooptripcount) [ 00000000000000000000000000000000000]
specloopname_ln34 (specloopname     ) [ 00000000000000000000000000000000000]
tmp_3             (specregionbegin  ) [ 00000000000000000000000000000000000]
specpipeline_ln35 (specpipeline     ) [ 00000000000000000000000000000000000]
store_ln41        (store            ) [ 00000000000000000000000000000000000]
empty_347         (specregionend    ) [ 00000000000000000000000000000000000]
br_ln0            (br               ) [ 00001111111111111111111111111111111]
br_ln44           (br               ) [ 00001111111111111111111111111111111]
j_back_0          (phi              ) [ 00000000000000000000000100000000000]
icmp_ln44         (icmp             ) [ 00001111111111111111111111111111111]
empty_348         (speclooptripcount) [ 00000000000000000000000000000000000]
j_back            (add              ) [ 00001111111111111111111111111111111]
br_ln44           (br               ) [ 00000000000000000000000000000000000]
zext_ln46         (zext             ) [ 00000000000000000000000000000000000]
zext_ln47         (zext             ) [ 00000000000000000000000000000000000]
add_ln47          (add              ) [ 00000000000000000000000110000000000]
v7_addr_1         (getelementptr    ) [ 00000000000000000000000110000000000]
specloopname_ln44 (specloopname     ) [ 00000000000000000000000000000000000]
tmp_2             (specregionbegin  ) [ 00000000000000000000000000000000000]
specpipeline_ln45 (specpipeline     ) [ 00000000000000000000000000000000000]
sext_ln47         (sext             ) [ 00000000000000000000000000000000000]
v3_addr_1         (getelementptr    ) [ 00000000000000000000000000000000000]
v17               (load             ) [ 00000000000000000000000000000000000]
store_ln47        (store            ) [ 00000000000000000000000000000000000]
empty_349         (specregionend    ) [ 00000000000000000000000000000000000]
br_ln44           (br               ) [ 00001111111111111111111111111111111]
br_ln49           (br               ) [ 00001111111111111111111111111111111]
j1_0              (phi              ) [ 00000000000000000000000000100000000]
icmp_ln49         (icmp             ) [ 00001111111111111111111111111111111]
empty_350         (speclooptripcount) [ 00000000000000000000000000000000000]
j1                (add              ) [ 00001111111111111111111111111111111]
br_ln49           (br               ) [ 00000000000000000000000000000000000]
zext_ln51         (zext             ) [ 00000000000000000000000000000000000]
zext_ln52         (zext             ) [ 00000000000000000000000000000000000]
add_ln52          (add              ) [ 00000000000000000000000000000000000]
sext_ln52         (sext             ) [ 00000000000000000000000000000000000]
v3_addr_2         (getelementptr    ) [ 00000000000000000000000000111111110]
v2_addr           (getelementptr    ) [ 00000000000000000000000000110000000]
v19               (load             ) [ 00000000000000000000000000101111100]
v20               (load             ) [ 00000000000000000000000000101111100]
v21               (fadd             ) [ 00000000000000000000000000100000010]
specloopname_ln49 (specloopname     ) [ 00000000000000000000000000000000000]
tmp_4             (specregionbegin  ) [ 00000000000000000000000000000000000]
specpipeline_ln50 (specpipeline     ) [ 00000000000000000000000000000000000]
store_ln54        (store            ) [ 00000000000000000000000000000000000]
empty_351         (specregionend    ) [ 00000000000000000000000000000000000]
br_ln49           (br               ) [ 00001111111111111111111111111111111]
empty_352         (specregionend    ) [ 00000000000000000000000000000000000]
br_ln27           (br               ) [ 00101111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v3"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_k_0_k_l_j_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="v7_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v7/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="v3_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="15" slack="0"/>
<pin id="84" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v3_addr/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="14" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="7"/>
<pin id="181" dir="0" index="4" bw="14" slack="1"/>
<pin id="182" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="1"/>
<pin id="184" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln24/3 store_ln47/24 v20/26 store_ln54/33 "/>
</bind>
</comp>

<comp id="94" class="1004" name="v7_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="10" slack="0"/>
<pin id="98" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v7_addr/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="10" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="0"/>
<pin id="140" dir="0" index="4" bw="10" slack="1"/>
<pin id="141" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="1"/>
<pin id="143" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln31/5 v14/14 store_ln41/21 v17/23 "/>
</bind>
</comp>

<comp id="107" class="1004" name="v1_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="21" slack="0"/>
<pin id="111" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v1_addr/8 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="20" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v12/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="v0_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="15" slack="0"/>
<pin id="124" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v0_addr/10 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="14" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v0_load/10 "/>
</bind>
</comp>

<comp id="133" class="1004" name="v7_addr_2_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="10" slack="0"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v7_addr_2/14 "/>
</bind>
</comp>

<comp id="144" class="1004" name="v7_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="10" slack="0"/>
<pin id="148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v7_addr_1/23 "/>
</bind>
</comp>

<comp id="151" class="1004" name="v3_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="15" slack="0"/>
<pin id="155" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v3_addr_1/24 "/>
</bind>
</comp>

<comp id="160" class="1004" name="v3_addr_2_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="15" slack="0"/>
<pin id="164" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v3_addr_2/26 "/>
</bind>
</comp>

<comp id="167" class="1004" name="v2_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="10" slack="0"/>
<pin id="171" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v2_addr/26 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v19/26 "/>
</bind>
</comp>

<comp id="185" class="1005" name="v4_0_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="1"/>
<pin id="187" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v4_0 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="v4_0_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v4_0/2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="v5_0_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="1"/>
<pin id="198" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v5_0 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="v5_0_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v5_0/3 "/>
</bind>
</comp>

<comp id="207" class="1005" name="i_0_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="1"/>
<pin id="209" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="i_0_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="1" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="219" class="1005" name="j_init_0_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="1"/>
<pin id="221" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_init_0 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="j_init_0_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="10" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_init_0/5 "/>
</bind>
</comp>

<comp id="230" class="1005" name="indvar_flatten_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="20" slack="1"/>
<pin id="232" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="indvar_flatten_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="20" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/7 "/>
</bind>
</comp>

<comp id="241" class="1005" name="k_0_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="1"/>
<pin id="243" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="k_0_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="10" slack="0"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/7 "/>
</bind>
</comp>

<comp id="252" class="1005" name="j_0_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="1"/>
<pin id="254" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="j_0_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="10" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/7 "/>
</bind>
</comp>

<comp id="263" class="1005" name="j_back_0_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="1"/>
<pin id="265" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_back_0 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="j_back_0_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="0"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="1" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_back_0/23 "/>
</bind>
</comp>

<comp id="274" class="1005" name="j1_0_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="1"/>
<pin id="276" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j1_0 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="j1_0_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="1" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1_0/26 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="0" index="1" bw="32" slack="1"/>
<pin id="288" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v15/16 v21/28 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="0" index="1" bw="32" slack="1"/>
<pin id="292" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v13/12 "/>
</bind>
</comp>

<comp id="293" class="1005" name="reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v15 v21 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln22_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="4" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="v4_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v4/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_21_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="14" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln24_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="14" slack="0"/>
<pin id="321" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_22_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="12" slack="0"/>
<pin id="325" dir="0" index="1" bw="4" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln24_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="12" slack="0"/>
<pin id="333" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sub_ln24_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="14" slack="0"/>
<pin id="337" dir="0" index="1" bw="12" slack="0"/>
<pin id="338" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln24/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln23_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="0" index="1" bw="10" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="v5_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="10" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v5/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln24_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="0"/>
<pin id="355" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_2/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln24_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="15" slack="1"/>
<pin id="359" dir="0" index="1" bw="10" slack="0"/>
<pin id="360" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sext_ln24_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="15" slack="0"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln27_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="0" index="1" bw="4" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="i_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln29_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="0"/>
<pin id="381" dir="0" index="1" bw="10" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="j_init_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_init/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln31_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_23_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="14" slack="0"/>
<pin id="398" dir="0" index="1" bw="4" slack="2"/>
<pin id="399" dir="0" index="2" bw="1" slack="0"/>
<pin id="400" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln36_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="14" slack="0"/>
<pin id="406" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_24_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="12" slack="0"/>
<pin id="410" dir="0" index="1" bw="4" slack="2"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln36_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="12" slack="0"/>
<pin id="418" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="sub_ln36_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="14" slack="0"/>
<pin id="422" dir="0" index="1" bw="12" slack="0"/>
<pin id="423" dir="1" index="2" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="icmp_ln33_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="20" slack="0"/>
<pin id="428" dir="0" index="1" bw="20" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln33_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="20" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="k_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="10" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/7 "/>
</bind>
</comp>

<comp id="444" class="1004" name="icmp_ln34_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="10" slack="0"/>
<pin id="446" dir="0" index="1" bw="10" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="select_ln36_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="10" slack="0"/>
<pin id="453" dir="0" index="2" bw="10" slack="0"/>
<pin id="454" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/7 "/>
</bind>
</comp>

<comp id="458" class="1004" name="select_ln36_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="10" slack="0"/>
<pin id="461" dir="0" index="2" bw="10" slack="0"/>
<pin id="462" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_1/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="j_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="10" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln36_3_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="1"/>
<pin id="474" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_3/8 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_25_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="20" slack="0"/>
<pin id="477" dir="0" index="1" bw="10" slack="1"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/8 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln37_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="20" slack="0"/>
<pin id="484" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_26_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="18" slack="0"/>
<pin id="488" dir="0" index="1" bw="10" slack="1"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/8 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln37_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="18" slack="0"/>
<pin id="495" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_2/8 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sub_ln37_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="20" slack="0"/>
<pin id="499" dir="0" index="1" bw="18" slack="0"/>
<pin id="500" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/8 "/>
</bind>
</comp>

<comp id="503" class="1004" name="add_ln37_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="21" slack="0"/>
<pin id="505" dir="0" index="1" bw="10" slack="0"/>
<pin id="506" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/8 "/>
</bind>
</comp>

<comp id="509" class="1004" name="sext_ln37_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="21" slack="0"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/8 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln36_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="10" slack="3"/>
<pin id="516" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/10 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln36_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="15" slack="4"/>
<pin id="519" dir="0" index="1" bw="10" slack="0"/>
<pin id="520" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/10 "/>
</bind>
</comp>

<comp id="522" class="1004" name="sext_ln36_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="15" slack="0"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/10 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln37_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="10" slack="7"/>
<pin id="529" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/14 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln44_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="10" slack="0"/>
<pin id="533" dir="0" index="1" bw="10" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/23 "/>
</bind>
</comp>

<comp id="537" class="1004" name="j_back_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="10" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_back/23 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln46_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="10" slack="0"/>
<pin id="545" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/23 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln47_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="10" slack="0"/>
<pin id="550" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/23 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln47_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="15" slack="3"/>
<pin id="554" dir="0" index="1" bw="10" slack="0"/>
<pin id="555" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/23 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sext_ln47_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="15" slack="1"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/24 "/>
</bind>
</comp>

<comp id="561" class="1004" name="icmp_ln49_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="10" slack="0"/>
<pin id="563" dir="0" index="1" bw="10" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/26 "/>
</bind>
</comp>

<comp id="567" class="1004" name="j1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="10" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j1/26 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln51_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="10" slack="0"/>
<pin id="575" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/26 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln52_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="10" slack="0"/>
<pin id="580" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/26 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln52_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="15" slack="5"/>
<pin id="584" dir="0" index="1" bw="10" slack="0"/>
<pin id="585" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/26 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sext_ln52_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="15" slack="0"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52/26 "/>
</bind>
</comp>

<comp id="595" class="1005" name="v4_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="4" slack="0"/>
<pin id="597" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v4 "/>
</bind>
</comp>

<comp id="600" class="1005" name="sub_ln24_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="15" slack="1"/>
<pin id="602" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln24 "/>
</bind>
</comp>

<comp id="608" class="1005" name="v5_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="10" slack="0"/>
<pin id="610" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="v5 "/>
</bind>
</comp>

<comp id="613" class="1005" name="icmp_ln27_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="1"/>
<pin id="615" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="617" class="1005" name="i_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="4" slack="0"/>
<pin id="619" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="625" class="1005" name="j_init_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="10" slack="0"/>
<pin id="627" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_init "/>
</bind>
</comp>

<comp id="630" class="1005" name="sub_ln36_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="15" slack="3"/>
<pin id="632" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln36 "/>
</bind>
</comp>

<comp id="637" class="1005" name="icmp_ln33_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="1"/>
<pin id="639" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="641" class="1005" name="add_ln33_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="20" slack="0"/>
<pin id="643" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="646" class="1005" name="select_ln36_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="10" slack="1"/>
<pin id="648" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36 "/>
</bind>
</comp>

<comp id="653" class="1005" name="select_ln36_1_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="10" slack="0"/>
<pin id="655" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln36_1 "/>
</bind>
</comp>

<comp id="660" class="1005" name="j_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="10" slack="0"/>
<pin id="662" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="665" class="1005" name="v1_addr_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="20" slack="1"/>
<pin id="667" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="v1_addr "/>
</bind>
</comp>

<comp id="670" class="1005" name="v0_addr_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="14" slack="1"/>
<pin id="672" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v0_addr "/>
</bind>
</comp>

<comp id="675" class="1005" name="v0_load_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v0_load "/>
</bind>
</comp>

<comp id="680" class="1005" name="v12_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v12 "/>
</bind>
</comp>

<comp id="685" class="1005" name="v7_addr_2_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="10" slack="1"/>
<pin id="687" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v7_addr_2 "/>
</bind>
</comp>

<comp id="691" class="1005" name="v13_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="1"/>
<pin id="693" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v13 "/>
</bind>
</comp>

<comp id="696" class="1005" name="v14_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="1"/>
<pin id="698" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v14 "/>
</bind>
</comp>

<comp id="701" class="1005" name="icmp_ln44_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="1"/>
<pin id="703" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="705" class="1005" name="j_back_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="10" slack="0"/>
<pin id="707" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_back "/>
</bind>
</comp>

<comp id="710" class="1005" name="add_ln47_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="15" slack="1"/>
<pin id="712" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln47 "/>
</bind>
</comp>

<comp id="715" class="1005" name="v7_addr_1_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="10" slack="1"/>
<pin id="717" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v7_addr_1 "/>
</bind>
</comp>

<comp id="720" class="1005" name="icmp_ln49_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="1"/>
<pin id="722" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln49 "/>
</bind>
</comp>

<comp id="724" class="1005" name="j1_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="10" slack="0"/>
<pin id="726" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="729" class="1005" name="v3_addr_2_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="14" slack="1"/>
<pin id="731" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v3_addr_2 "/>
</bind>
</comp>

<comp id="735" class="1005" name="v2_addr_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="10" slack="1"/>
<pin id="737" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v2_addr "/>
</bind>
</comp>

<comp id="740" class="1005" name="v19_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="1"/>
<pin id="742" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v19 "/>
</bind>
</comp>

<comp id="745" class="1005" name="v20_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="1"/>
<pin id="747" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v20 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="34" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="36" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="93"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="36" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="139"><net_src comp="133" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="144" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="100" pin="7"/><net_sink comp="87" pin=1"/></net>

<net id="159"><net_src comp="151" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="4" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="160" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="188"><net_src comp="10" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="210"><net_src comp="10" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="222"><net_src comp="22" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="56" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="22" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="22" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="22" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="277"><net_src comp="22" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="296"><net_src comp="285" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="100" pin=4"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="87" pin=4"/></net>

<net id="303"><net_src comp="189" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="12" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="189" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="18" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="20" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="189" pin="4"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="22" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="322"><net_src comp="311" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="24" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="189" pin="4"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="26" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="323" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="319" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="331" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="200" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="28" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="200" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="32" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="200" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="357" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="371"><net_src comp="211" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="12" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="211" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="18" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="223" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="28" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="223" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="32" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="223" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="401"><net_src comp="20" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="207" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="22" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="407"><net_src comp="396" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="24" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="207" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="26" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="404" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="416" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="234" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="58" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="234" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="60" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="245" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="32" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="256" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="28" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="455"><net_src comp="444" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="22" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="256" pin="4"/><net_sink comp="450" pin=2"/></net>

<net id="463"><net_src comp="444" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="438" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="245" pin="4"/><net_sink comp="458" pin=2"/></net>

<net id="470"><net_src comp="450" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="32" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="480"><net_src comp="62" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="22" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="485"><net_src comp="475" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="64" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="26" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="496"><net_src comp="486" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="482" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="493" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="472" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="521"><net_src comp="514" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="525"><net_src comp="517" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="530"><net_src comp="527" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="535"><net_src comp="267" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="28" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="267" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="32" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="267" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="551"><net_src comp="267" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="548" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="560"><net_src comp="557" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="565"><net_src comp="278" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="28" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="278" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="32" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="278" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="581"><net_src comp="278" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="578" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="582" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="598"><net_src comp="305" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="603"><net_src comp="335" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="611"><net_src comp="347" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="616"><net_src comp="367" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="373" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="628"><net_src comp="385" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="633"><net_src comp="420" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="636"><net_src comp="630" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="640"><net_src comp="426" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="432" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="649"><net_src comp="450" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="656"><net_src comp="458" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="659"><net_src comp="653" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="663"><net_src comp="466" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="668"><net_src comp="107" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="673"><net_src comp="120" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="678"><net_src comp="127" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="683"><net_src comp="114" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="688"><net_src comp="133" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="694"><net_src comp="289" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="699"><net_src comp="100" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="704"><net_src comp="531" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="537" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="713"><net_src comp="552" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="718"><net_src comp="144" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="723"><net_src comp="561" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="567" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="732"><net_src comp="160" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="738"><net_src comp="167" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="743"><net_src comp="174" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="748"><net_src comp="87" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="285" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v0 | {}
	Port: v1 | {}
	Port: v2 | {}
	Port: v3 | {3 24 33 }
 - Input state : 
	Port: Linear_layer_qkv : v0 | {10 11 }
	Port: Linear_layer_qkv : v1 | {8 9 10 11 }
	Port: Linear_layer_qkv : v2 | {26 27 }
	Port: Linear_layer_qkv : v3 | {26 27 }
  - Chain level:
	State 1
	State 2
		icmp_ln22 : 1
		v4 : 1
		br_ln22 : 2
		tmp_21 : 1
		zext_ln24 : 2
		tmp_22 : 1
		zext_ln24_1 : 2
		sub_ln24 : 3
	State 3
		icmp_ln23 : 1
		v5 : 1
		br_ln23 : 2
		zext_ln24_2 : 1
		add_ln24 : 2
		sext_ln24 : 3
		v3_addr : 4
		store_ln24 : 5
	State 4
		icmp_ln27 : 1
		i : 1
		br_ln27 : 2
	State 5
		icmp_ln29 : 1
		j_init : 1
		br_ln29 : 2
		zext_ln31 : 1
		v7_addr : 2
		store_ln31 : 3
		empty_345 : 1
	State 6
		zext_ln36 : 1
		zext_ln36_1 : 1
		sub_ln36 : 2
	State 7
		icmp_ln33 : 1
		add_ln33 : 1
		br_ln33 : 2
		k : 1
		icmp_ln34 : 1
		select_ln36 : 2
		select_ln36_1 : 2
		j : 3
	State 8
		zext_ln37_1 : 1
		zext_ln37_2 : 1
		sub_ln37 : 2
		add_ln37 : 3
		sext_ln37 : 4
		v1_addr : 5
		v12 : 6
	State 9
	State 10
		add_ln36 : 1
		sext_ln36 : 2
		v0_addr : 3
		v0_load : 4
	State 11
	State 12
	State 13
	State 14
		v7_addr_2 : 1
		v14 : 2
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		empty_347 : 1
	State 22
	State 23
		icmp_ln44 : 1
		j_back : 1
		br_ln44 : 2
		zext_ln46 : 1
		zext_ln47 : 1
		add_ln47 : 2
		v7_addr_1 : 2
		v17 : 3
	State 24
		v3_addr_1 : 1
		store_ln47 : 2
		empty_349 : 1
	State 25
	State 26
		icmp_ln49 : 1
		j1 : 1
		br_ln49 : 2
		zext_ln51 : 1
		zext_ln52 : 1
		add_ln52 : 2
		sext_ln52 : 3
		v3_addr_2 : 4
		v2_addr : 2
		v19 : 3
		v20 : 5
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		empty_351 : 1
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_285      |    2    |   205   |   390   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_289      |    3    |   143   |   321   |
|----------|----------------------|---------|---------|---------|
|          |       v4_fu_305      |    0    |    0    |    13   |
|          |       v5_fu_347      |    0    |    0    |    14   |
|          |    add_ln24_fu_357   |    0    |    0    |    21   |
|          |       i_fu_373       |    0    |    0    |    13   |
|          |     j_init_fu_385    |    0    |    0    |    14   |
|          |    add_ln33_fu_432   |    0    |    0    |    27   |
|    add   |       k_fu_438       |    0    |    0    |    14   |
|          |       j_fu_466       |    0    |    0    |    14   |
|          |    add_ln37_fu_503   |    0    |    0    |    17   |
|          |    add_ln36_fu_517   |    0    |    0    |    21   |
|          |     j_back_fu_537    |    0    |    0    |    14   |
|          |    add_ln47_fu_552   |    0    |    0    |    21   |
|          |       j1_fu_567      |    0    |    0    |    14   |
|          |    add_ln52_fu_582   |    0    |    0    |    21   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln22_fu_299   |    0    |    0    |    9    |
|          |   icmp_ln23_fu_341   |    0    |    0    |    13   |
|          |   icmp_ln27_fu_367   |    0    |    0    |    9    |
|   icmp   |   icmp_ln29_fu_379   |    0    |    0    |    13   |
|          |   icmp_ln33_fu_426   |    0    |    0    |    18   |
|          |   icmp_ln34_fu_444   |    0    |    0    |    13   |
|          |   icmp_ln44_fu_531   |    0    |    0    |    13   |
|          |   icmp_ln49_fu_561   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln24_fu_335   |    0    |    0    |    19   |
|    sub   |    sub_ln36_fu_420   |    0    |    0    |    19   |
|          |    sub_ln37_fu_497   |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln36_fu_450  |    0    |    0    |    10   |
|          | select_ln36_1_fu_458 |    0    |    0    |    10   |
|----------|----------------------|---------|---------|---------|
|          |     tmp_21_fu_311    |    0    |    0    |    0    |
|          |     tmp_22_fu_323    |    0    |    0    |    0    |
|bitconcatenate|     tmp_23_fu_396    |    0    |    0    |    0    |
|          |     tmp_24_fu_408    |    0    |    0    |    0    |
|          |     tmp_25_fu_475    |    0    |    0    |    0    |
|          |     tmp_26_fu_486    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln24_fu_319   |    0    |    0    |    0    |
|          |  zext_ln24_1_fu_331  |    0    |    0    |    0    |
|          |  zext_ln24_2_fu_353  |    0    |    0    |    0    |
|          |   zext_ln31_fu_391   |    0    |    0    |    0    |
|          |   zext_ln36_fu_404   |    0    |    0    |    0    |
|          |  zext_ln36_1_fu_416  |    0    |    0    |    0    |
|          |  zext_ln36_3_fu_472  |    0    |    0    |    0    |
|   zext   |  zext_ln37_1_fu_482  |    0    |    0    |    0    |
|          |  zext_ln37_2_fu_493  |    0    |    0    |    0    |
|          |  zext_ln36_2_fu_514  |    0    |    0    |    0    |
|          |   zext_ln37_fu_527   |    0    |    0    |    0    |
|          |   zext_ln46_fu_543   |    0    |    0    |    0    |
|          |   zext_ln47_fu_548   |    0    |    0    |    0    |
|          |   zext_ln51_fu_573   |    0    |    0    |    0    |
|          |   zext_ln52_fu_578   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln24_fu_362   |    0    |    0    |    0    |
|          |   sext_ln37_fu_509   |    0    |    0    |    0    |
|   sext   |   sext_ln36_fu_522   |    0    |    0    |    0    |
|          |   sext_ln47_fu_557   |    0    |    0    |    0    |
|          |   sext_ln52_fu_587   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |   348   |   1125  |
|----------|----------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| v7 |    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln33_reg_641   |   20   |
|   add_ln47_reg_710   |   15   |
|      i_0_reg_207     |    4   |
|       i_reg_617      |    4   |
|   icmp_ln27_reg_613  |    1   |
|   icmp_ln33_reg_637  |    1   |
|   icmp_ln44_reg_701  |    1   |
|   icmp_ln49_reg_720  |    1   |
|indvar_flatten_reg_230|   20   |
|     j1_0_reg_274     |   10   |
|      j1_reg_724      |   10   |
|      j_0_reg_252     |   10   |
|   j_back_0_reg_263   |   10   |
|    j_back_reg_705    |   10   |
|   j_init_0_reg_219   |   10   |
|    j_init_reg_625    |   10   |
|       j_reg_660      |   10   |
|      k_0_reg_241     |   10   |
|        reg_293       |   32   |
| select_ln36_1_reg_653|   10   |
|  select_ln36_reg_646 |   10   |
|   sub_ln24_reg_600   |   15   |
|   sub_ln36_reg_630   |   15   |
|    v0_addr_reg_670   |   14   |
|    v0_load_reg_675   |   32   |
|      v12_reg_680     |   32   |
|      v13_reg_691     |   32   |
|      v14_reg_696     |   32   |
|      v19_reg_740     |   32   |
|    v1_addr_reg_665   |   20   |
|      v20_reg_745     |   32   |
|    v2_addr_reg_735   |   10   |
|   v3_addr_2_reg_729  |   14   |
|     v4_0_reg_185     |    4   |
|      v4_reg_595      |    4   |
|     v5_0_reg_196     |   10   |
|      v5_reg_608      |   10   |
|   v7_addr_1_reg_715  |   10   |
|   v7_addr_2_reg_685  |   10   |
+----------------------+--------+
|         Total        |   537  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_87 |  p0  |   4  |  14  |   56   ||    21   |
|  grp_access_fu_87 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_100 |  p0  |   3  |  10  |   30   ||    15   |
| grp_access_fu_100 |  p2  |   3  |   0  |    0   ||    15   |
| grp_access_fu_114 |  p0  |   2  |  20  |   40   ||    9    |
| grp_access_fu_127 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_174 |  p0  |   2  |  10  |   20   ||    9    |
|    i_0_reg_207    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_285    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_285    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   374  ||  17.873 ||   114   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |  1125  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   114  |    -   |
|  Register |    -   |    -   |    -   |   537  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   17   |   885  |  1239  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
