{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1656340829508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656340829509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 27 22:40:29 2022 " "Processing started: Mon Jun 27 22:40:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656340829509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1656340829509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rom -c rom " "Command: quartus_map --read_settings_files=on --write_settings_files=off rom -c rom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1656340829509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1656340829936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/rom/sim/tb_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/rom/sim/tb_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_rom " "Found entity 1: tb_rom" {  } { { "../sim/tb_rom.v" "" { Text "E:/code/workspace_FPGA/ROM/sim/tb_rom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656340829996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656340829996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_1MS cnt_1ms seg_dynamic.v(15) " "Verilog HDL Declaration information at seg_dynamic.v(15): object \"CNT_1MS\" differs only in case from object \"cnt_1ms\" in the same scope" {  } { { "../rtl/seg_dynamic.v" "" { Text "E:/code/workspace_FPGA/ROM/rtl/seg_dynamic.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1656340830001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/rom/rtl/seg_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/rom/rtl/seg_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_dynamic " "Found entity 1: seg_dynamic" {  } { { "../rtl/seg_dynamic.v" "" { Text "E:/code/workspace_FPGA/ROM/rtl/seg_dynamic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656340830002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656340830002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/rom/rtl/seg_595_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/rom/rtl/seg_595_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_595_dynamic " "Found entity 1: seg_595_dynamic" {  } { { "../rtl/seg_595_dynamic.v" "" { Text "E:/code/workspace_FPGA/ROM/rtl/seg_595_dynamic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656340830005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656340830005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/rom/rtl/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/rom/rtl/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../rtl/rom.v" "" { Text "E:/code/workspace_FPGA/ROM/rtl/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656340830007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656340830007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/rom/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/rom/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "E:/code/workspace_FPGA/ROM/rtl/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656340830010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656340830010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/rom/rtl/hc595_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/rom/rtl/hc595_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc595_ctrl " "Found entity 1: hc595_ctrl" {  } { { "../rtl/hc595_ctrl.v" "" { Text "E:/code/workspace_FPGA/ROM/rtl/hc595_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656340830015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656340830015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/rom/rtl/bcd_8421.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/rom/rtl/bcd_8421.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_8421 " "Found entity 1: bcd_8421" {  } { { "../rtl/bcd_8421.v" "" { Text "E:/code/workspace_FPGA/ROM/rtl/bcd_8421.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656340830017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656340830017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/rom/sim/tb_rom_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/rom/sim/tb_rom_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_rom_ctrl " "Found entity 1: tb_rom_ctrl" {  } { { "../sim/tb_rom_ctrl.v" "" { Text "E:/code/workspace_FPGA/ROM/sim/tb_rom_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656340830020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656340830020 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "23 rom_ctrl.v(3) " "Verilog HDL Expression warning at rom_ctrl.v(3): truncated literal to match 23 bits" {  } { { "../rtl/rom_ctrl.v" "" { Text "E:/code/workspace_FPGA/ROM/rtl/rom_ctrl.v" 3 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1656340830023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/rom/rtl/rom_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/rom/rtl/rom_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_ctrl " "Found entity 1: rom_ctrl" {  } { { "../rtl/rom_ctrl.v" "" { Text "E:/code/workspace_FPGA/ROM/rtl/rom_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656340830023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656340830023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom_8x256/rom_8x256.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom_8x256/rom_8x256.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_8x256 " "Found entity 1: rom_8x256" {  } { { "ipcore/rom_8x256/rom_8x256.v" "" { Text "E:/code/workspace_FPGA/ROM/prj/ipcore/rom_8x256/rom_8x256.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656340830027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656340830027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom_8x256_double/rom_8x256_double.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom_8x256_double/rom_8x256_double.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_8x256_double " "Found entity 1: rom_8x256_double" {  } { { "ipcore/rom_8x256_double/rom_8x256_double.v" "" { Text "E:/code/workspace_FPGA/ROM/prj/ipcore/rom_8x256_double/rom_8x256_double.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656340830036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656340830036 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rom " "Elaborating entity \"rom\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1656340830085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key1_filter_inst " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key1_filter_inst\"" {  } { { "../rtl/rom.v" "key1_filter_inst" { Text "E:/code/workspace_FPGA/ROM/rtl/rom.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656340830088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_ctrl rom_ctrl:rom_ctrl_inst " "Elaborating entity \"rom_ctrl\" for hierarchy \"rom_ctrl:rom_ctrl_inst\"" {  } { { "../rtl/rom.v" "rom_ctrl_inst" { Text "E:/code/workspace_FPGA/ROM/rtl/rom.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656340830093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_8x256 rom_8x256:rom_8x256_inst " "Elaborating entity \"rom_8x256\" for hierarchy \"rom_8x256:rom_8x256_inst\"" {  } { { "../rtl/rom.v" "rom_8x256_inst" { Text "E:/code/workspace_FPGA/ROM/rtl/rom.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656340830096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_8x256:rom_8x256_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_8x256:rom_8x256_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_8x256/rom_8x256.v" "altsyncram_component" { Text "E:/code/workspace_FPGA/ROM/prj/ipcore/rom_8x256/rom_8x256.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656340830172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_8x256:rom_8x256_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_8x256:rom_8x256_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_8x256/rom_8x256.v" "" { Text "E:/code/workspace_FPGA/ROM/prj/ipcore/rom_8x256/rom_8x256.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656340830204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_8x256:rom_8x256_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_8x256:rom_8x256_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656340830204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656340830204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656340830204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ipcore/rom_8x256/rom_8x256.mif " "Parameter \"init_file\" = \"./ipcore/rom_8x256/rom_8x256.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656340830204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656340830204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656340830204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656340830204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656340830204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656340830204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656340830204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656340830204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656340830204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656340830204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656340830204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656340830204 ""}  } { { "ipcore/rom_8x256/rom_8x256.v" "" { Text "E:/code/workspace_FPGA/ROM/prj/ipcore/rom_8x256/rom_8x256.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1656340830204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i7d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i7d1 " "Found entity 1: altsyncram_i7d1" {  } { { "db/altsyncram_i7d1.tdf" "" { Text "E:/code/workspace_FPGA/ROM/prj/db/altsyncram_i7d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656340830288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656340830288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i7d1 rom_8x256:rom_8x256_inst\|altsyncram:altsyncram_component\|altsyncram_i7d1:auto_generated " "Elaborating entity \"altsyncram_i7d1\" for hierarchy \"rom_8x256:rom_8x256_inst\|altsyncram:altsyncram_component\|altsyncram_i7d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656340830289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_595_dynamic seg_595_dynamic:seg_595_dynamic_inst " "Elaborating entity \"seg_595_dynamic\" for hierarchy \"seg_595_dynamic:seg_595_dynamic_inst\"" {  } { { "../rtl/rom.v" "seg_595_dynamic_inst" { Text "E:/code/workspace_FPGA/ROM/rtl/rom.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656340830315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_dynamic seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst " "Elaborating entity \"seg_dynamic\" for hierarchy \"seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\"" {  } { { "../rtl/seg_595_dynamic.v" "seg_dynamic_inst" { Text "E:/code/workspace_FPGA/ROM/rtl/seg_595_dynamic.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656340830317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_8421 seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\|bcd_8421:bcd_8421_inst " "Elaborating entity \"bcd_8421\" for hierarchy \"seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\|bcd_8421:bcd_8421_inst\"" {  } { { "../rtl/seg_dynamic.v" "bcd_8421_inst" { Text "E:/code/workspace_FPGA/ROM/rtl/seg_dynamic.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656340830320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc595_ctrl seg_595_dynamic:seg_595_dynamic_inst\|hc595_ctrl:hc595_ctrl_inst " "Elaborating entity \"hc595_ctrl\" for hierarchy \"seg_595_dynamic:seg_595_dynamic_inst\|hc595_ctrl:hc595_ctrl_inst\"" {  } { { "../rtl/seg_595_dynamic.v" "hc595_ctrl_inst" { Text "E:/code/workspace_FPGA/ROM/rtl/seg_595_dynamic.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656340830324 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/seg_dynamic.v" "" { Text "E:/code/workspace_FPGA/ROM/rtl/seg_dynamic.v" 128 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1656340831088 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1656340831088 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1656340831426 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/code/workspace_FPGA/ROM/prj/output_files/rom.map.smsg " "Generated suppressed messages file E:/code/workspace_FPGA/ROM/prj/output_files/rom.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1656340831727 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1656340831855 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656340831855 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "362 " "Implemented 362 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1656340831963 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1656340831963 ""} { "Info" "ICUT_CUT_TM_LCELLS" "346 " "Implemented 346 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1656340831963 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1656340831963 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1656340831963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656340831999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 27 22:40:31 2022 " "Processing ended: Mon Jun 27 22:40:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656340831999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656340831999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656340831999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656340831999 ""}
