A simple single port memory module in Verilog is simulated using Verilator.