

================================================================
== Vitis HLS Report for 'mmult_Pipeline_1'
================================================================
* Date:           Fri Jan  6 17:11:10 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        mxu
* Solution:       CAT (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       65|       65|         3|          1|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     31|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     45|    -|
|Register         |        -|   -|     57|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     57|     76|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |empty_23_fu_92_p2                 |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |exitcond2510_fu_86_p2             |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  31|          17|          13|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |A_port_blk_n_R                      |   9|          2|    1|          2|
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index13_load  |   9|          2|    7|         14|
    |loop_index13_fu_46                  |   9|          2|    7|         14|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  45|         10|   17|         34|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_port_addr_read_reg_138          |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_24_reg_133                  |   6|   0|    6|          0|
    |empty_24_reg_133_pp0_iter1_reg    |   6|   0|    6|          0|
    |exitcond2510_reg_129              |   1|   0|    1|          0|
    |loop_index13_fu_46                |   7|   0|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  57|   0|   57|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  mmult_Pipeline_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  mmult_Pipeline_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  mmult_Pipeline_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  mmult_Pipeline_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  mmult_Pipeline_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  mmult_Pipeline_1|  return value|
|m_axi_A_port_AWVALID   |  out|    1|       m_axi|            A_port|       pointer|
|m_axi_A_port_AWREADY   |   in|    1|       m_axi|            A_port|       pointer|
|m_axi_A_port_AWADDR    |  out|   64|       m_axi|            A_port|       pointer|
|m_axi_A_port_AWID      |  out|    1|       m_axi|            A_port|       pointer|
|m_axi_A_port_AWLEN     |  out|   32|       m_axi|            A_port|       pointer|
|m_axi_A_port_AWSIZE    |  out|    3|       m_axi|            A_port|       pointer|
|m_axi_A_port_AWBURST   |  out|    2|       m_axi|            A_port|       pointer|
|m_axi_A_port_AWLOCK    |  out|    2|       m_axi|            A_port|       pointer|
|m_axi_A_port_AWCACHE   |  out|    4|       m_axi|            A_port|       pointer|
|m_axi_A_port_AWPROT    |  out|    3|       m_axi|            A_port|       pointer|
|m_axi_A_port_AWQOS     |  out|    4|       m_axi|            A_port|       pointer|
|m_axi_A_port_AWREGION  |  out|    4|       m_axi|            A_port|       pointer|
|m_axi_A_port_AWUSER    |  out|    1|       m_axi|            A_port|       pointer|
|m_axi_A_port_WVALID    |  out|    1|       m_axi|            A_port|       pointer|
|m_axi_A_port_WREADY    |   in|    1|       m_axi|            A_port|       pointer|
|m_axi_A_port_WDATA     |  out|   32|       m_axi|            A_port|       pointer|
|m_axi_A_port_WSTRB     |  out|    4|       m_axi|            A_port|       pointer|
|m_axi_A_port_WLAST     |  out|    1|       m_axi|            A_port|       pointer|
|m_axi_A_port_WID       |  out|    1|       m_axi|            A_port|       pointer|
|m_axi_A_port_WUSER     |  out|    1|       m_axi|            A_port|       pointer|
|m_axi_A_port_ARVALID   |  out|    1|       m_axi|            A_port|       pointer|
|m_axi_A_port_ARREADY   |   in|    1|       m_axi|            A_port|       pointer|
|m_axi_A_port_ARADDR    |  out|   64|       m_axi|            A_port|       pointer|
|m_axi_A_port_ARID      |  out|    1|       m_axi|            A_port|       pointer|
|m_axi_A_port_ARLEN     |  out|   32|       m_axi|            A_port|       pointer|
|m_axi_A_port_ARSIZE    |  out|    3|       m_axi|            A_port|       pointer|
|m_axi_A_port_ARBURST   |  out|    2|       m_axi|            A_port|       pointer|
|m_axi_A_port_ARLOCK    |  out|    2|       m_axi|            A_port|       pointer|
|m_axi_A_port_ARCACHE   |  out|    4|       m_axi|            A_port|       pointer|
|m_axi_A_port_ARPROT    |  out|    3|       m_axi|            A_port|       pointer|
|m_axi_A_port_ARQOS     |  out|    4|       m_axi|            A_port|       pointer|
|m_axi_A_port_ARREGION  |  out|    4|       m_axi|            A_port|       pointer|
|m_axi_A_port_ARUSER    |  out|    1|       m_axi|            A_port|       pointer|
|m_axi_A_port_RVALID    |   in|    1|       m_axi|            A_port|       pointer|
|m_axi_A_port_RREADY    |  out|    1|       m_axi|            A_port|       pointer|
|m_axi_A_port_RDATA     |   in|   32|       m_axi|            A_port|       pointer|
|m_axi_A_port_RLAST     |   in|    1|       m_axi|            A_port|       pointer|
|m_axi_A_port_RID       |   in|    1|       m_axi|            A_port|       pointer|
|m_axi_A_port_RFIFONUM  |   in|    9|       m_axi|            A_port|       pointer|
|m_axi_A_port_RUSER     |   in|    1|       m_axi|            A_port|       pointer|
|m_axi_A_port_RRESP     |   in|    2|       m_axi|            A_port|       pointer|
|m_axi_A_port_BVALID    |   in|    1|       m_axi|            A_port|       pointer|
|m_axi_A_port_BREADY    |  out|    1|       m_axi|            A_port|       pointer|
|m_axi_A_port_BRESP     |   in|    2|       m_axi|            A_port|       pointer|
|m_axi_A_port_BID       |   in|    1|       m_axi|            A_port|       pointer|
|m_axi_A_port_BUSER     |   in|    1|       m_axi|            A_port|       pointer|
|sext_ln19              |   in|   62|     ap_none|         sext_ln19|        scalar|
|a_buffer_address0      |  out|    6|   ap_memory|          a_buffer|         array|
|a_buffer_ce0           |  out|    1|   ap_memory|          a_buffer|         array|
|a_buffer_we0           |  out|    1|   ap_memory|          a_buffer|         array|
|a_buffer_d0            |  out|   32|   ap_memory|          a_buffer|         array|
+-----------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index13 = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln19_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln19"   --->   Operation 7 'read' 'sext_ln19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln19_cast = sext i62 %sext_ln19_read"   --->   Operation 8 'sext' 'sext_ln19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_port, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %loop_index13"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop12"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%loop_index13_load = load i7 %loop_index13"   --->   Operation 12 'load' 'loop_index13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.48ns)   --->   "%exitcond2510 = icmp_eq  i7 %loop_index13_load, i7 64"   --->   Operation 13 'icmp' 'exitcond2510' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.87ns)   --->   "%empty_23 = add i7 %loop_index13_load, i7 1"   --->   Operation 14 'add' 'empty_23' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2510, void %load-store-loop12.split, void %memcpy-split11.exitStub"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_24 = trunc i7 %loop_index13_load"   --->   Operation 16 'trunc' 'empty_24' <Predicate = (!exitcond2510)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 %empty_23, i7 %loop_index13"   --->   Operation 17 'store' 'store_ln0' <Predicate = (!exitcond2510)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_port"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%A_port_addr = getelementptr i32 %A_port, i64 %sext_ln19_cast" [mmult.cpp:19]   --->   Operation 19 'getelementptr' 'A_port_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (7.30ns)   --->   "%A_port_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %A_port_addr" [mmult.cpp:19]   --->   Operation 22 'read' 'A_port_addr_read' <Predicate = (!exitcond2510)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (exitcond2510)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_cast = zext i6 %empty_24"   --->   Operation 23 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%a_buffer_addr = getelementptr i32 %a_buffer, i64 0, i64 %tmp_cast"   --->   Operation 24 'getelementptr' 'a_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %A_port_addr_read, i6 %a_buffer_addr" [mmult.cpp:19]   --->   Operation 25 'store' 'store_ln19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop12"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_port]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index13      (alloca           ) [ 0100]
sext_ln19_read    (read             ) [ 0000]
sext_ln19_cast    (sext             ) [ 0110]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
loop_index13_load (load             ) [ 0000]
exitcond2510      (icmp             ) [ 0110]
empty_23          (add              ) [ 0000]
br_ln0            (br               ) [ 0000]
empty_24          (trunc            ) [ 0111]
store_ln0         (store            ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
A_port_addr       (getelementptr    ) [ 0000]
specpipeline_ln0  (specpipeline     ) [ 0000]
empty             (speclooptripcount) [ 0000]
A_port_addr_read  (read             ) [ 0101]
tmp_cast          (zext             ) [ 0000]
a_buffer_addr     (getelementptr    ) [ 0000]
store_ln19        (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_port">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_port"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln19">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_buffer">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_buffer"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="loop_index13_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index13/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="sext_ln19_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="62" slack="0"/>
<pin id="52" dir="0" index="1" bw="62" slack="0"/>
<pin id="53" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln19_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="A_port_addr_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_port_addr_read/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="a_buffer_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="6" slack="0"/>
<pin id="65" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_buffer_addr/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln19_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="6" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="1"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sext_ln19_cast_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="62" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_cast/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln0_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="7" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="loop_index13_load_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="7" slack="0"/>
<pin id="85" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index13_load/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="exitcond2510_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="7" slack="0"/>
<pin id="88" dir="0" index="1" bw="7" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2510/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="empty_23_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="7" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_23/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="empty_24_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="7" slack="0"/>
<pin id="100" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_24/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln0_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="0" index="1" bw="7" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="A_port_addr_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="0"/>
<pin id="109" dir="0" index="1" bw="64" slack="1"/>
<pin id="110" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_port_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_cast_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="2"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="117" class="1005" name="loop_index13_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="0"/>
<pin id="119" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="loop_index13 "/>
</bind>
</comp>

<comp id="124" class="1005" name="sext_ln19_cast_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="1"/>
<pin id="126" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19_cast "/>
</bind>
</comp>

<comp id="129" class="1005" name="exitcond2510_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2510 "/>
</bind>
</comp>

<comp id="133" class="1005" name="empty_24_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="6" slack="2"/>
<pin id="135" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="empty_24 "/>
</bind>
</comp>

<comp id="138" class="1005" name="A_port_addr_read_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_port_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="42" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="44" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="50" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="83" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="83" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="83" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="92" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="107" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="116"><net_src comp="113" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="120"><net_src comp="46" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="123"><net_src comp="117" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="127"><net_src comp="74" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="132"><net_src comp="86" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="98" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="141"><net_src comp="56" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="68" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_port | {}
	Port: a_buffer | {3 }
 - Input state : 
	Port: mmult_Pipeline_1 : A_port | {2 }
	Port: mmult_Pipeline_1 : sext_ln19 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		loop_index13_load : 1
		exitcond2510 : 2
		empty_23 : 2
		br_ln0 : 3
		empty_24 : 2
		store_ln0 : 3
	State 2
		A_port_addr_read : 1
	State 3
		a_buffer_addr : 1
		store_ln19 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |        empty_23_fu_92       |    0    |    14   |
|----------|-----------------------------|---------|---------|
|   icmp   |      exitcond2510_fu_86     |    0    |    10   |
|----------|-----------------------------|---------|---------|
|   read   |  sext_ln19_read_read_fu_50  |    0    |    0    |
|          | A_port_addr_read_read_fu_56 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |     sext_ln19_cast_fu_74    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |        empty_24_fu_98       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       tmp_cast_fu_113       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    24   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|A_port_addr_read_reg_138|   32   |
|    empty_24_reg_133    |    6   |
|  exitcond2510_reg_129  |    1   |
|  loop_index13_reg_117  |    7   |
| sext_ln19_cast_reg_124 |   64   |
+------------------------+--------+
|          Total         |   110  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   24   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   110  |    -   |
+-----------+--------+--------+
|   Total   |   110  |   24   |
+-----------+--------+--------+
