// Copyright 2023 Commissariat a l'Energie Atomique et aux Energies
//                Alternatives (CEA)
// Copyright 2025 Inria, Universite Grenoble Alpes
//
// Licensed under the Solderpad Hardware License, Version 2.1 (the “License”);
// you may not use this file except in compliance with the License.
// SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1
// You may obtain a copy of the License at https://solderpad.org/licenses/
//
// Authors: Cesar Fuguet
// Date: June, 2025
// Description: Interface adapter for the CVA6 core fetch interface
//
// Additional contributions by:
// June, 2025 - Yannick Casamatta, Thales : YBP Protocol

module cva6_hpicache_if_adapter
//  Parameters
//  {{{
#(
    parameter config_pkg::cva6_cfg_t CVA6Cfg = config_pkg::cva6_cfg_empty,
    parameter hpdcache_pkg::hpdcache_cfg_t HPDcacheCfg = '0,
    parameter type hpdcache_tag_t = logic,
    parameter type hpdcache_req_offset_t = logic,
    parameter type hpdcache_req_t = logic,
    parameter type hpdcache_rsp_t = logic,
    parameter type ypb_fetch_req_t = logic,
    parameter type ypb_fetch_rsp_t = logic
)
//  }}}

//  Ports
//  {{{
(
    //  Clock and active-low reset pins
    input logic clk_i,
    input logic rst_ni,

    //  Request/response ports from/to the CVA6 core
    input  ypb_fetch_req_t ypb_fetch_req_i,
    output ypb_fetch_rsp_t ypb_fetch_rsp_o,

    //  Icache flush signal
    input  logic cva6_icache_flush_i,
    output logic cva6_icache_flush_ack_o,

    //  Request port to the L1 Icache
    output logic                        hpicache_req_valid_o,
    input  logic                        hpicache_req_ready_i,
    output hpdcache_req_t               hpicache_req_o,
    output logic                        hpicache_req_abort_o,
    output hpdcache_tag_t               hpicache_req_tag_o,
    output hpdcache_pkg::hpdcache_pma_t hpicache_req_pma_o,

    //  Response port from the L1 Icache
    input logic          hpicache_rsp_valid_i,
    input hpdcache_rsp_t hpicache_rsp_i
);
  //  }}}

  //  Internal nets and registers
  //  {{{
  typedef enum {
    FLUSH_IDLE,
    FLUSH_PEND
  } flush_fsm_t;

  // ----------------------
  // Addr split Functions
  // ----------------------
  // extract Icache tag from addr
  function automatic logic [CVA6Cfg.ICACHE_TAG_WIDTH-1:0] get_icache_addr_tag(
      logic [CVA6Cfg.PLEN-1:0] addr);
    return addr[CVA6Cfg.ICACHE_TAG_WIDTH+CVA6Cfg.ICACHE_INDEX_WIDTH-1 : CVA6Cfg.ICACHE_INDEX_WIDTH];
  endfunction

  // extract Icache index from addr
  function automatic logic [CVA6Cfg.ICACHE_INDEX_WIDTH-1:0] get_icache_addr_index(
      logic [CVA6Cfg.PLEN-1:0] addr);
    return addr[CVA6Cfg.ICACHE_INDEX_WIDTH-1:0];
  endfunction
  //  }}}

  //  Request forwarding
  //  {{{
  logic hpicache_req_is_uncacheable;
  hpdcache_req_t hpicache_req;
  hpdcache_req_t hpicache_req_fetch;
  hpdcache_req_t hpicache_req_flush;
  logic forward_fetch, forward_flush;
  logic flush_not_sent;

  //  ICACHE flush request
  //  {{{
  flush_fsm_t flush_fsm_q, flush_fsm_d;

  always_ff @(posedge clk_i or negedge rst_ni) begin : flush_ff
    if (!rst_ni) begin
      flush_fsm_q <= FLUSH_IDLE;
    end else begin
      flush_fsm_q <= flush_fsm_d;

      if (flush_fsm_q == FLUSH_IDLE && cva6_icache_flush_i && !hpicache_req_ready_i)
        flush_not_sent <= '1;
      else flush_not_sent <= forward_flush;
    end
  end

  always_comb begin : flush_comb
    forward_flush = 1'b0;
    cva6_icache_flush_ack_o = 1'b0;

    flush_fsm_d = flush_fsm_q;

    case (flush_fsm_q)
      FLUSH_IDLE: begin
        if (cva6_icache_flush_i || flush_not_sent) begin
          forward_flush = 1'b1;
          if (hpicache_req_ready_i) begin
            flush_fsm_d = FLUSH_PEND;
          end
        end
      end
      FLUSH_PEND: begin
        if (hpicache_rsp_valid_i) begin
          if (hpicache_rsp_i.tid == '1) begin
            cva6_icache_flush_ack_o = 1'b1;
            flush_fsm_d = FLUSH_IDLE;
          end
        end
      end
      default: begin
      end
    endcase
  end
  //  }}}

  assign forward_fetch = ypb_fetch_req_i.preq;

  //  A fetch is sent in two phases, so that the frontend can still abort it:
  //  the index with the request, the tag and the PMA in the next cycle,
  //  together with the abort. The index comes from the physical address.
  //  An aborted fetch never reaches the miss handler.
  logic fetch_gnt_q;
  hpdcache_tag_t fetch_tag_q;
  hpdcache_pkg::hpdcache_pma_t fetch_pma_q;

  always_ff @(posedge clk_i or negedge rst_ni) begin : fetch_tag_ff
    if (!rst_ni) begin
      fetch_gnt_q <= 1'b0;
      fetch_tag_q <= '0;
      fetch_pma_q <= '0;
    end else begin
      fetch_gnt_q <= ypb_fetch_rsp_o.pgnt;
      if (ypb_fetch_rsp_o.pgnt) begin
        fetch_tag_q <= get_icache_addr_tag(ypb_fetch_req_i.paddr);
        fetch_pma_q <= '{
            bufferable: ypb_fetch_req_i.bufferable,
            uncacheable: !ypb_fetch_req_i.cacheable,
            io: 1'b0,
            wr_policy_hint: hpdcache_pkg::HPDCACHE_WR_POLICY_AUTO
        };
      end
    end
  end

  //  The fetch buffer entry; the all-ones identifier is the flush's.
  logic [HPDcacheCfg.u.reqTransIdWidth-1:0] fetch_tid;
  assign fetch_tid = ypb_fetch_req_i.aid[HPDcacheCfg.u.reqTransIdWidth-1:0];

  assign hpicache_req_fetch = '{
          addr_offset: get_icache_addr_index(ypb_fetch_req_i.paddr),
          wdata: ypb_fetch_req_i.wdata,
          op: hpdcache_pkg::HPDCACHE_REQ_LOAD,
          be: ypb_fetch_req_i.be,
          size: ypb_fetch_req_i.size,
          sid: '0,
          tid: fetch_tid,
          need_rsp: 1'b1,
          phys_indexed: 1'b0,
          addr_tag: '0,  // sent in the next cycle
          pma: '0  // sent in the next cycle
      };



  assign hpicache_req_flush = '{
          addr_offset: '0,
          addr_tag: '0,
          wdata: '0,
          op: hpdcache_pkg::HPDCACHE_REQ_CMO_FLUSH_INVAL_ALL,
          be: '0,
          size: '0,
          sid: '0,
          tid: '1,
          need_rsp: 1'b1,
          phys_indexed: 1'b0,
          pma: '{
              bufferable: 1'b0,
              uncacheable: 1'b0,
              io: 1'b0,
              wr_policy_hint: hpdcache_pkg::HPDCACHE_WR_POLICY_AUTO
          }
      };

  assign hpicache_req_valid_o = forward_fetch | forward_flush;
  //  A fetch can meet the flush, for instance one held for its grant while the
  //  cache writes a refill: the flush goes first, the fetch is granted after it.
  assign hpicache_req = forward_flush ? hpicache_req_flush : hpicache_req_fetch;
  //  The abort applies to the fetch granted in the previous cycle only: the
  //  flush is sent in the same two phases and is never aborted.
  assign hpicache_req_abort_o = fetch_gnt_q && ypb_fetch_req_i.kill_req;
  assign hpicache_req_tag_o = fetch_tag_q;
  assign hpicache_req_pma_o = fetch_pma_q;
  assign hpicache_req_o = hpicache_req;
  //  }}}

  //  Response forwarding
  //  {{{
  //  An aborted fetch is answered too: the frontend drops the response of a
  //  fetch it killed, and frees its fetch buffer entry with it.
  logic ypb_fetch_valid;
  assign ypb_fetch_valid = hpicache_rsp_valid_i && (hpicache_rsp_i.tid != '1);
  assign ypb_fetch_rsp_o.pgnt = hpicache_req_ready_i & ypb_fetch_req_i.preq & !forward_flush;
  assign ypb_fetch_rsp_o.vgnt = ypb_fetch_req_i.vreq;
  assign ypb_fetch_rsp_o.rvalid = ypb_fetch_valid;
  assign ypb_fetch_rsp_o.rid = hpicache_rsp_i.tid;
  assign ypb_fetch_rsp_o.err = '0;
  assign ypb_fetch_rsp_o.rdata = hpicache_rsp_i.rdata;
  //  }}}
  //  Assertions
  //  {{{
`ifndef HPDCACHE_ASSERT_OFF
  v_and_p_request_active_assert :
  assert property (@(posedge clk_i) disable iff (rst_ni !== 1'b1)
      (ypb_fetch_req_i.preq |-> ypb_fetch_req_i.vreq))
  else $error("Fetch physical requests imply a virtual request");
`endif  // HPDCACHE_ASSERT_OFF
  //  }}}

endmodule
