David Bernstein , Michael Rodeh, Global instruction scheduling for superscalar machines, Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation, p.241-255, June 24-28, 1991, Toronto, Ontario, Canada[doi>10.1145/113445.113466]
Bharadwaj, J., Menezes, K., and Mckinsey, C. 2000. Wavefront scheduling: path based data representation and scheduling of subgraphs. J. Instruc.-Level Paral., 2, 7.
C. Chekuri , R. Johnson , R. Motwani , B. Natarajan , B. R. Rau , M. Schlansker, Profile-driven instruction level parallel scheduling with application to super blocks, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.58-67, December 02-04, 1996, Paris, France
Hong-Chich Chou , Chung-Ping Chung, An Optimal Instruction Scheduler for Superscalar Processor, IEEE Transactions on Parallel and Distributed Systems, v.6 n.3, p.303-313, March 1995[doi>10.1109/71.372778]
J. A. Fisher, Trace Scheduling: A Technique for Global Microcode Compaction, IEEE Transactions on Computers, v.30 n.7, p.478-490, July 1981[doi>10.1109/TC.1981.1675827]
Stefan M. Freudenberger , Thomas R. Gross , P. Geoffrey Lowney, Avoidance and suppression of compensation code in a trace scheduling compiler, ACM Transactions on Programming Languages and Systems (TOPLAS), v.16 n.4, p.1156-1214, July 1994[doi>10.1145/183432.183446]
W. Havanki , S. Banerjia , T. Conte, Treegion Scheduling for Wide Issue Processors, Proceedings of the 4th International Symposium on High-Performance Computer Architecture, p.266, January 31-February 04, 1998
John L. Hennessy , Thomas Gross, Postpass Code Optimization of Pipeline Constraints, ACM Transactions on Programming Languages and Systems (TOPLAS), v.5 n.3, p.422-448, July 1983[doi>10.1145/2166.357217]
Wen-Mei W. Hwu , Scott A. Mahlke , William Y. Chen , Pohua P. Chang , Nancy J. Warter , Roger A. Bringmann , Roland G. Ouellette , Richard E. Hank , Tokuzo Kiyohara , Grant E. Haab , John G. Holm , Daniel M. Lavery, The superblock: an effective technique for VLIW and superscalar compilation, The Journal of Supercomputing, v.7 n.1-2, p.229-248, May 1993[doi>10.1007/BF01205185]
Lah, J. and Atkin, D. 1983. Tree compaction of micro-programs. In Proceedings of the 16th Annual Workshop on Micro-Programming. ACM, New York.
M. Langevin , E. Cerny, A recursive technique for computing lower-bound performance of schedules, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.1 n.4, p.443-455, Oct. 1996[doi>10.1145/238997.239002]
Linn, J. 1983. SRDAG Compactionâ€”a generalization of trace scheduling to increase the use of global context information. In Proceedings of the 16th Annual Workshop on Micro-Programming. ACM, New York.
Scott A. Mahlke , David C. Lin , William Y. Chen , Richard E. Hank , Roger A. Bringmann, Effective compiler support for predicated execution using the hyperblock, Proceedings of the 25th annual international symposium on Microarchitecture, p.45-54, December 01-04, 1992, Portland, Oregon, USA
Steven S. Muchnick, Advanced compiler design and implementation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998
M. Narasimhan , J. Ramanujam, A fast approach to computing exact solutions to the resource-constrained scheduling problem, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.4, p.490-500, October 2001[doi>10.1145/502175.502178]
Rim, M. and Jain, R. 1994. Lower-bound performance estimation for the high-level synthesis scheduling problem. IEEE Trans. Comput. Aid. Des. Integr. Circ. Syst. 13, 451--458.
Ghassan Shobaki , Kent Wilken, Optimal Superblock Scheduling Using Enumeration, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.283-293, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.27]
Ghassan Omar Shobaki , Kent Wilken, Optimal global instruction scheduling using enumeration, University of California at Davis, Davis, CA, 2006
Michael D. Smith , Mark Horowitz , Monica S. Lam, Efficient superscalar performance through boosting, Proceedings of the fifth international conference on Architectural support for programming languages and operating systems, p.248-259, October 12-15, 1992, Boston, Massachusetts, USA[doi>10.1145/143365.143534]
Bogong Su , Shiyuan Ding , Lan Jin, An improvement of trace scheduling for global microcode compaction, Proceedings of the 17th annual workshop on Microprogramming, p.78-85, December 1984[doi>10.1145/800016.808217]
Sun Microsystems, 2004. UltraSPARC Processors Documentation, www.sun.com/processors/documentation.html.
Kent Wilken , Jack Liu , Mark Heffernan, Optimal instruction scheduling using integer programming, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, p.121-133, June 18-21, 2000, Vancouver, British Columbia, Canada[doi>10.1145/349299.349318]
Sebastian Winkel, Optimal versus Heuristic Global Code Scheduling, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.43-55, December 01-05, 2007[doi>10.1109/MICRO.2007.10]
Wolsey, L. 1998. Integer Programming. John Wiley and Sons, New York.
