INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Verilog/Mini_Project/Mini_CPU/Mini_CPU.srcs/sources_1/new/addN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa1
INFO: [VRFC 10-311] analyzing module addN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Verilog/Mini_Project/Mini_CPU/Mini_CPU.srcs/sources_1/new/alu32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Verilog/Mini_Project/Mini_CPU/Mini_CPU.srcs/sources_1/new/andGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andG
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Verilog/Mini_Project/Mini_CPU/Mini_CPU.srcs/sources_1/new/cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Verilog/Mini_Project/Mini_CPU/Mini_CPU.srcs/sources_1/new/notGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module notG
INFO: [VRFC 10-311] analyzing module notGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Verilog/Mini_Project/Mini_CPU/Mini_CPU.srcs/sources_1/new/orGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module orG
INFO: [VRFC 10-311] analyzing module orGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Verilog/Mini_Project/Mini_CPU/Mini_CPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Verilog/Mini_Project/Mini_CPU/Mini_CPU.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Verilog/Mini_Project/Mini_CPU/Mini_CPU.srcs/sources_1/new/shl32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel32
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Verilog/Mini_Project/Mini_CPU/Mini_CPU.srcs/sources_1/new/sp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Verilog/Mini_Project/Mini_CPU/Mini_CPU.srcs/sources_1/new/subN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Verilog/Mini_Project/Mini_CPU/Mini_CPU.srcs/sources_1/new/xorGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xorG
INFO: [VRFC 10-311] analyzing module xorGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Verilog/Mini_Project/Mini_CPU/Mini_CPU.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
