<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AVRRegisterInfo.cpp source code [llvm/llvm/lib/Target/AVR/AVRRegisterInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AVR/AVRRegisterInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AVR</a>/<a href='AVRRegisterInfo.cpp.html'>AVRRegisterInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- AVRRegisterInfo.cpp - AVR Register Information --------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the AVR implementation of the TargetRegisterInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="AVRRegisterInfo.h.html">"AVRRegisterInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html">"llvm/CodeGen/TargetFrameLowering.h"</a></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="AVR.h.html">"AVR.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="AVRInstrInfo.h.html">"AVRInstrInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="AVRMachineFunctionInfo.h.html">"AVRMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="AVRTargetMachine.h.html">"AVRTargetMachine.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="MCTargetDesc/AVRMCTargetDesc.h.html">"MCTargetDesc/AVRMCTargetDesc.h"</a></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_TARGET_DESC" data-ref="_M/GET_REGINFO_TARGET_DESC">GET_REGINFO_TARGET_DESC</dfn></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html">"AVRGenRegisterInfo.inc"</a></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><a class="type" href="AVRRegisterInfo.h.html#llvm::AVRRegisterInfo" title='llvm::AVRRegisterInfo' data-ref="llvm::AVRRegisterInfo" data-ref-filename="llvm..AVRRegisterInfo">AVRRegisterInfo</a>::<dfn class="decl def fn" id="_ZN4llvm15AVRRegisterInfoC1Ev" title='llvm::AVRRegisterInfo::AVRRegisterInfo' data-ref="_ZN4llvm15AVRRegisterInfoC1Ev" data-ref-filename="_ZN4llvm15AVRRegisterInfoC1Ev">AVRRegisterInfo</dfn>() : <a class="type" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVRGenRegisterInfo" title='llvm::AVRGenRegisterInfo' data-ref="llvm::AVRGenRegisterInfo" data-ref-filename="llvm..AVRGenRegisterInfo">AVRGenRegisterInfo</a><a class="ref fn" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#_ZN4llvm18AVRGenRegisterInfoC1Ejjjjj" title='llvm::AVRGenRegisterInfo::AVRGenRegisterInfo' data-ref="_ZN4llvm18AVRGenRegisterInfoC1Ejjjjj" data-ref-filename="_ZN4llvm18AVRGenRegisterInfoC1Ejjjjj">(</a><var>0</var>) {}</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> *</td></tr>
<tr><th id="37">37</th><td><a class="type" href="AVRRegisterInfo.h.html#llvm::AVRRegisterInfo" title='llvm::AVRRegisterInfo' data-ref="llvm::AVRRegisterInfo" data-ref-filename="llvm..AVRRegisterInfo">AVRRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15AVRRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::AVRRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm15AVRRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15AVRRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="1MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="1MF" data-ref-filename="1MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="38">38</th><td>  <em>const</em> <a class="type" href="AVRMachineFunctionInfo.h.html#llvm::AVRMachineFunctionInfo" title='llvm::AVRMachineFunctionInfo' data-ref="llvm::AVRMachineFunctionInfo" data-ref-filename="llvm..AVRMachineFunctionInfo">AVRMachineFunctionInfo</a> *<dfn class="local col2 decl" id="2AFI" title='AFI' data-type='const llvm::AVRMachineFunctionInfo *' data-ref="2AFI" data-ref-filename="2AFI">AFI</dfn> = <a class="local col1 ref" href="#1MF" title='MF' data-ref="1MF" data-ref-filename="1MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AVRMachineFunctionInfo.h.html#llvm::AVRMachineFunctionInfo" title='llvm::AVRMachineFunctionInfo' data-ref="llvm::AVRMachineFunctionInfo" data-ref-filename="llvm..AVRMachineFunctionInfo">AVRMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td>  <b>return</b> <a class="local col2 ref" href="#2AFI" title='AFI' data-ref="2AFI" data-ref-filename="2AFI">AFI</a>-&gt;<a class="ref fn" href="AVRMachineFunctionInfo.h.html#_ZNK4llvm22AVRMachineFunctionInfo26isInterruptOrSignalHandlerEv" title='llvm::AVRMachineFunctionInfo::isInterruptOrSignalHandler' data-ref="_ZNK4llvm22AVRMachineFunctionInfo26isInterruptOrSignalHandlerEv" data-ref-filename="_ZNK4llvm22AVRMachineFunctionInfo26isInterruptOrSignalHandlerEv">isInterruptOrSignalHandler</a>()</td></tr>
<tr><th id="41">41</th><td>              ? <a class="ref" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::CSR_Interrupts_SaveList" title='llvm::CSR_Interrupts_SaveList' data-ref="llvm::CSR_Interrupts_SaveList" data-ref-filename="llvm..CSR_Interrupts_SaveList">CSR_Interrupts_SaveList</a></td></tr>
<tr><th id="42">42</th><td>              : <a class="ref" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::CSR_Normal_SaveList" title='llvm::CSR_Normal_SaveList' data-ref="llvm::CSR_Normal_SaveList" data-ref-filename="llvm..CSR_Normal_SaveList">CSR_Normal_SaveList</a>;</td></tr>
<tr><th id="43">43</th><td>}</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *</td></tr>
<tr><th id="46">46</th><td><a class="type" href="AVRRegisterInfo.h.html#llvm::AVRRegisterInfo" title='llvm::AVRRegisterInfo' data-ref="llvm::AVRRegisterInfo" data-ref-filename="llvm..AVRRegisterInfo">AVRRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15AVRRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::AVRRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm15AVRRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm15AVRRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="3MF" data-ref-filename="3MF">MF</dfn>,</td></tr>
<tr><th id="47">47</th><td>                                      <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col4 decl" id="4CC" title='CC' data-type='CallingConv::ID' data-ref="4CC" data-ref-filename="4CC">CC</dfn>) <em>const</em> {</td></tr>
<tr><th id="48">48</th><td>  <em>const</em> <a class="type" href="AVRMachineFunctionInfo.h.html#llvm::AVRMachineFunctionInfo" title='llvm::AVRMachineFunctionInfo' data-ref="llvm::AVRMachineFunctionInfo" data-ref-filename="llvm..AVRMachineFunctionInfo">AVRMachineFunctionInfo</a> *<dfn class="local col5 decl" id="5AFI" title='AFI' data-type='const llvm::AVRMachineFunctionInfo *' data-ref="5AFI" data-ref-filename="5AFI">AFI</dfn> = <a class="local col3 ref" href="#3MF" title='MF' data-ref="3MF" data-ref-filename="3MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AVRMachineFunctionInfo.h.html#llvm::AVRMachineFunctionInfo" title='llvm::AVRMachineFunctionInfo' data-ref="llvm::AVRMachineFunctionInfo" data-ref-filename="llvm..AVRMachineFunctionInfo">AVRMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <b>return</b> <a class="local col5 ref" href="#5AFI" title='AFI' data-ref="5AFI" data-ref-filename="5AFI">AFI</a>-&gt;<a class="ref fn" href="AVRMachineFunctionInfo.h.html#_ZNK4llvm22AVRMachineFunctionInfo26isInterruptOrSignalHandlerEv" title='llvm::AVRMachineFunctionInfo::isInterruptOrSignalHandler' data-ref="_ZNK4llvm22AVRMachineFunctionInfo26isInterruptOrSignalHandlerEv" data-ref-filename="_ZNK4llvm22AVRMachineFunctionInfo26isInterruptOrSignalHandlerEv">isInterruptOrSignalHandler</a>()</td></tr>
<tr><th id="51">51</th><td>              ? <a class="ref" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::CSR_Interrupts_RegMask" title='llvm::CSR_Interrupts_RegMask' data-ref="llvm::CSR_Interrupts_RegMask" data-ref-filename="llvm..CSR_Interrupts_RegMask">CSR_Interrupts_RegMask</a></td></tr>
<tr><th id="52">52</th><td>              : <a class="ref" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::CSR_Normal_RegMask" title='llvm::CSR_Normal_RegMask' data-ref="llvm::CSR_Normal_RegMask" data-ref-filename="llvm..CSR_Normal_RegMask">CSR_Normal_RegMask</a>;</td></tr>
<tr><th id="53">53</th><td>}</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <a class="type" href="AVRRegisterInfo.h.html#llvm::AVRRegisterInfo" title='llvm::AVRRegisterInfo' data-ref="llvm::AVRRegisterInfo" data-ref-filename="llvm..AVRRegisterInfo">AVRRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15AVRRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::AVRRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm15AVRRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15AVRRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="6MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="6MF" data-ref-filename="6MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="56">56</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <dfn class="local col7 decl" id="7Reserved" title='Reserved' data-type='llvm::BitVector' data-ref="7Reserved" data-ref-filename="7Reserved">Reserved</dfn><a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb" data-ref-filename="_ZN4llvm9BitVectorC1Ejb">(</a><a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>  <i>// Reserve the intermediate result registers r1 and r2</i></td></tr>
<tr><th id="59">59</th><td><i>  // The result of instructions like 'mul' is always stored here.</i></td></tr>
<tr><th id="60">60</th><td>  <a class="local col7 ref" href="#7Reserved" title='Reserved' data-ref="7Reserved" data-ref-filename="7Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::R0" title='llvm::AVR::R0' data-ref="llvm::AVR::R0" data-ref-filename="llvm..AVR..R0">R0</a>);</td></tr>
<tr><th id="61">61</th><td>  <a class="local col7 ref" href="#7Reserved" title='Reserved' data-ref="7Reserved" data-ref-filename="7Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::R1" title='llvm::AVR::R1' data-ref="llvm::AVR::R1" data-ref-filename="llvm..AVR..R1">R1</a>);</td></tr>
<tr><th id="62">62</th><td>  <a class="local col7 ref" href="#7Reserved" title='Reserved' data-ref="7Reserved" data-ref-filename="7Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::R1R0" title='llvm::AVR::R1R0' data-ref="llvm::AVR::R1R0" data-ref-filename="llvm..AVR..R1R0">R1R0</a>);</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <i>//  Reserve the stack pointer.</i></td></tr>
<tr><th id="65">65</th><td>  <a class="local col7 ref" href="#7Reserved" title='Reserved' data-ref="7Reserved" data-ref-filename="7Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::SPL" title='llvm::AVR::SPL' data-ref="llvm::AVR::SPL" data-ref-filename="llvm..AVR..SPL">SPL</a>);</td></tr>
<tr><th id="66">66</th><td>  <a class="local col7 ref" href="#7Reserved" title='Reserved' data-ref="7Reserved" data-ref-filename="7Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::SPH" title='llvm::AVR::SPH' data-ref="llvm::AVR::SPH" data-ref-filename="llvm..AVR..SPH">SPH</a>);</td></tr>
<tr><th id="67">67</th><td>  <a class="local col7 ref" href="#7Reserved" title='Reserved' data-ref="7Reserved" data-ref-filename="7Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::SP" title='llvm::AVR::SP' data-ref="llvm::AVR::SP" data-ref-filename="llvm..AVR..SP">SP</a>);</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <i>// We tenatively reserve the frame pointer register r29:r28 because the</i></td></tr>
<tr><th id="70">70</th><td><i>  // function may require one, but we cannot tell until register allocation</i></td></tr>
<tr><th id="71">71</th><td><i>  // is complete, which can be too late.</i></td></tr>
<tr><th id="72">72</th><td><i>  //</i></td></tr>
<tr><th id="73">73</th><td><i>  // Instead we just unconditionally reserve the Y register.</i></td></tr>
<tr><th id="74">74</th><td><i>  //</i></td></tr>
<tr><th id="75">75</th><td><i>  // TODO: Write a pass to enumerate functions which reserved the Y register</i></td></tr>
<tr><th id="76">76</th><td><i>  //       but didn't end up needing a frame pointer. In these, we can</i></td></tr>
<tr><th id="77">77</th><td><i>  //       convert one or two of the spills inside to use the Y register.</i></td></tr>
<tr><th id="78">78</th><td>  <a class="local col7 ref" href="#7Reserved" title='Reserved' data-ref="7Reserved" data-ref-filename="7Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::R28" title='llvm::AVR::R28' data-ref="llvm::AVR::R28" data-ref-filename="llvm..AVR..R28">R28</a>);</td></tr>
<tr><th id="79">79</th><td>  <a class="local col7 ref" href="#7Reserved" title='Reserved' data-ref="7Reserved" data-ref-filename="7Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::R29" title='llvm::AVR::R29' data-ref="llvm::AVR::R29" data-ref-filename="llvm..AVR..R29">R29</a>);</td></tr>
<tr><th id="80">80</th><td>  <a class="local col7 ref" href="#7Reserved" title='Reserved' data-ref="7Reserved" data-ref-filename="7Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::R29R28" title='llvm::AVR::R29R28' data-ref="llvm::AVR::R29R28" data-ref-filename="llvm..AVR..R29R28">R29R28</a>);</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <b>return</b> <a class="local col7 ref" href="#7Reserved" title='Reserved' data-ref="7Reserved" data-ref-filename="7Reserved">Reserved</a>;</td></tr>
<tr><th id="83">83</th><td>}</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="86">86</th><td><a class="type" href="AVRRegisterInfo.h.html#llvm::AVRRegisterInfo" title='llvm::AVRRegisterInfo' data-ref="llvm::AVRRegisterInfo" data-ref-filename="llvm..AVRRegisterInfo">AVRRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15AVRRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" title='llvm::AVRRegisterInfo::getLargestLegalSuperClass' data-ref="_ZNK4llvm15AVRRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15AVRRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE">getLargestLegalSuperClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="8RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="8RC" data-ref-filename="8RC">RC</dfn>,</td></tr>
<tr><th id="87">87</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="9MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="9MF" data-ref-filename="9MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="88">88</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="10TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="10TRI" data-ref-filename="10TRI">TRI</dfn> = <a class="local col9 ref" href="#9MF" title='MF' data-ref="9MF" data-ref-filename="9MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="89">89</th><td>  <b>if</b> (<a class="local col0 ref" href="#10TRI" title='TRI' data-ref="10TRI" data-ref-filename="10TRI">TRI</a>-&gt;<a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col8 ref" href="#8RC" title='RC' data-ref="8RC" data-ref-filename="8RC">RC</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>)) {</td></tr>
<tr><th id="90">90</th><td>    <b>return</b> &amp;<span class="namespace">AVR::</span><a class="ref" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::DREGSRegClass" title='llvm::AVR::DREGSRegClass' data-ref="llvm::AVR::DREGSRegClass" data-ref-filename="llvm..AVR..DREGSRegClass">DREGSRegClass</a>;</td></tr>
<tr><th id="91">91</th><td>  }</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <b>if</b> (<a class="local col0 ref" href="#10TRI" title='TRI' data-ref="10TRI" data-ref-filename="10TRI">TRI</a>-&gt;<a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col8 ref" href="#8RC" title='RC' data-ref="8RC" data-ref-filename="8RC">RC</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>)) {</td></tr>
<tr><th id="94">94</th><td>    <b>return</b> &amp;<span class="namespace">AVR::</span><a class="ref" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::GPR8RegClass" title='llvm::AVR::GPR8RegClass' data-ref="llvm::AVR::GPR8RegClass" data-ref-filename="llvm..AVR..GPR8RegClass">GPR8RegClass</a>;</td></tr>
<tr><th id="95">95</th><td>  }</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid register size"</q>);</td></tr>
<tr><th id="98">98</th><td>}</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><i class="doc" data-doc="_ZN4llvmL15foldFrameOffsetERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERiNS_8RegisterE">/// Fold a frame offset shared between two add instructions into a single one.</i></td></tr>
<tr><th id="101">101</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZN4llvmL15foldFrameOffsetERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERiNS_8RegisterE" title='llvm::foldFrameOffset' data-type='void llvm::foldFrameOffset(MachineBasicBlock::iterator &amp; II, int &amp; Offset, llvm::Register DstReg)' data-ref="_ZN4llvmL15foldFrameOffsetERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERiNS_8RegisterE" data-ref-filename="_ZN4llvmL15foldFrameOffsetERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERiNS_8RegisterE">foldFrameOffset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col1 decl" id="11II" title='II' data-type='MachineBasicBlock::iterator &amp;' data-ref="11II" data-ref-filename="11II">II</dfn>, <em>int</em> &amp;<dfn class="local col2 decl" id="12Offset" title='Offset' data-type='int &amp;' data-ref="12Offset" data-ref-filename="12Offset">Offset</dfn>,</td></tr>
<tr><th id="102">102</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="13DstReg" title='DstReg' data-type='llvm::Register' data-ref="13DstReg" data-ref-filename="13DstReg">DstReg</dfn>) {</td></tr>
<tr><th id="103">103</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="14MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="14MI" data-ref-filename="14MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#11II" title='II' data-ref="11II" data-ref-filename="11II">II</a>;</td></tr>
<tr><th id="104">104</th><td>  <em>int</em> <dfn class="local col5 decl" id="15Opcode" title='Opcode' data-type='int' data-ref="15Opcode" data-ref-filename="15Opcode">Opcode</dfn> = <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI" data-ref-filename="14MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <i>// Don't bother trying if the next instruction is not an add or a sub.</i></td></tr>
<tr><th id="107">107</th><td>  <b>if</b> ((<a class="local col5 ref" href="#15Opcode" title='Opcode' data-ref="15Opcode" data-ref-filename="15Opcode">Opcode</a> != <span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenInstrInfo.inc.html#llvm::AVR::SUBIWRdK" title='llvm::AVR::SUBIWRdK' data-ref="llvm::AVR::SUBIWRdK" data-ref-filename="llvm..AVR..SUBIWRdK">SUBIWRdK</a>) &amp;&amp; (<a class="local col5 ref" href="#15Opcode" title='Opcode' data-ref="15Opcode" data-ref-filename="15Opcode">Opcode</a> != <span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenInstrInfo.inc.html#llvm::AVR::ADIWRdK" title='llvm::AVR::ADIWRdK' data-ref="llvm::AVR::ADIWRdK" data-ref-filename="llvm..AVR..ADIWRdK">ADIWRdK</a>)) {</td></tr>
<tr><th id="108">108</th><td>    <b>return</b>;</td></tr>
<tr><th id="109">109</th><td>  }</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>  <i>// Check that DstReg matches with next instruction, otherwise the instruction</i></td></tr>
<tr><th id="112">112</th><td><i>  // is not related to stack address manipulation.</i></td></tr>
<tr><th id="113">113</th><td>  <b>if</b> (<a class="local col3 ref" href="#13DstReg" title='DstReg' data-ref="13DstReg" data-ref-filename="13DstReg">DstReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI" data-ref-filename="14MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="114">114</th><td>    <b>return</b>;</td></tr>
<tr><th id="115">115</th><td>  }</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <i>// Add the offset in the next instruction to our offset.</i></td></tr>
<tr><th id="118">118</th><td>  <b>switch</b> (<a class="local col5 ref" href="#15Opcode" title='Opcode' data-ref="15Opcode" data-ref-filename="15Opcode">Opcode</a>) {</td></tr>
<tr><th id="119">119</th><td>  <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenInstrInfo.inc.html#llvm::AVR::SUBIWRdK" title='llvm::AVR::SUBIWRdK' data-ref="llvm::AVR::SUBIWRdK" data-ref-filename="llvm..AVR..SUBIWRdK">SUBIWRdK</a>:</td></tr>
<tr><th id="120">120</th><td>    <a class="local col2 ref" href="#12Offset" title='Offset' data-ref="12Offset" data-ref-filename="12Offset">Offset</a> += -<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI" data-ref-filename="14MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="121">121</th><td>    <b>break</b>;</td></tr>
<tr><th id="122">122</th><td>  <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenInstrInfo.inc.html#llvm::AVR::ADIWRdK" title='llvm::AVR::ADIWRdK' data-ref="llvm::AVR::ADIWRdK" data-ref-filename="llvm..AVR..ADIWRdK">ADIWRdK</a>:</td></tr>
<tr><th id="123">123</th><td>    <a class="local col2 ref" href="#12Offset" title='Offset' data-ref="12Offset" data-ref-filename="12Offset">Offset</a> += <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI" data-ref-filename="14MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="124">124</th><td>    <b>break</b>;</td></tr>
<tr><th id="125">125</th><td>  }</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <i>// Finally remove the instruction.</i></td></tr>
<tr><th id="128">128</th><td>  <a class="local col1 ref" href="#11II" title='II' data-ref="11II" data-ref-filename="11II">II</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="129">129</th><td>  <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI" data-ref-filename="14MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="130">130</th><td>}</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><em>void</em> <a class="type" href="AVRRegisterInfo.h.html#llvm::AVRRegisterInfo" title='llvm::AVRRegisterInfo' data-ref="llvm::AVRRegisterInfo" data-ref-filename="llvm..AVRRegisterInfo">AVRRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15AVRRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::AVRRegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm15AVRRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" data-ref-filename="_ZNK4llvm15AVRRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="16II" title='II' data-type='MachineBasicBlock::iterator' data-ref="16II" data-ref-filename="16II">II</dfn>,</td></tr>
<tr><th id="133">133</th><td>                                          <em>int</em> <dfn class="local col7 decl" id="17SPAdj" title='SPAdj' data-type='int' data-ref="17SPAdj" data-ref-filename="17SPAdj">SPAdj</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="18FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="18FIOperandNum" data-ref-filename="18FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="134">134</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col9 decl" id="19RS" title='RS' data-type='llvm::RegScavenger *' data-ref="19RS" data-ref-filename="19RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="135">135</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SPAdj == <var>0</var> &amp;&amp; <q>"Unexpected SPAdj value"</q>);</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="20MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="20MI" data-ref-filename="20MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#16II" title='II' data-ref="16II" data-ref-filename="16II">II</a>;</td></tr>
<tr><th id="138">138</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="21dl" title='dl' data-type='llvm::DebugLoc' data-ref="21dl" data-ref-filename="21dl">dl</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI" data-ref-filename="20MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="139">139</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="22MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="22MBB" data-ref-filename="22MBB">MBB</dfn> = *<a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI" data-ref-filename="20MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="140">140</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="23MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="23MF" data-ref-filename="23MF">MF</dfn> = *<a class="local col2 ref" href="#22MBB" title='MBB' data-ref="22MBB" data-ref-filename="22MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="141">141</th><td>  <em>const</em> <a class="type" href="AVRTargetMachine.h.html#llvm::AVRTargetMachine" title='llvm::AVRTargetMachine' data-ref="llvm::AVRTargetMachine" data-ref-filename="llvm..AVRTargetMachine">AVRTargetMachine</a> &amp;<dfn class="local col4 decl" id="24TM" title='TM' data-type='const llvm::AVRTargetMachine &amp;' data-ref="24TM" data-ref-filename="24TM">TM</dfn> = (<em>const</em> <a class="type" href="AVRTargetMachine.h.html#llvm::AVRTargetMachine" title='llvm::AVRTargetMachine' data-ref="llvm::AVRTargetMachine" data-ref-filename="llvm..AVRTargetMachine">AVRTargetMachine</a> &amp;)<a class="local col3 ref" href="#23MF" title='MF' data-ref="23MF" data-ref-filename="23MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>();</td></tr>
<tr><th id="142">142</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col5 decl" id="25TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="25TII" data-ref-filename="25TII">TII</dfn> = *<a class="local col4 ref" href="#24TM" title='TM' data-ref="24TM" data-ref-filename="24TM">TM</a>.<a class="ref fn" href="AVRTargetMachine.h.html#_ZNK4llvm16AVRTargetMachine16getSubtargetImplEv" title='llvm::AVRTargetMachine::getSubtargetImpl' data-ref="_ZNK4llvm16AVRTargetMachine16getSubtargetImplEv" data-ref-filename="_ZNK4llvm16AVRTargetMachine16getSubtargetImplEv">getSubtargetImpl</a>()-&gt;<a class="virtual ref fn" href="AVRSubtarget.h.html#_ZNK4llvm12AVRSubtarget12getInstrInfoEv" title='llvm::AVRSubtarget::getInstrInfo' data-ref="_ZNK4llvm12AVRSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12AVRSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="143">143</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col6 decl" id="26MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="26MFI" data-ref-filename="26MFI">MFI</dfn> = <a class="local col3 ref" href="#23MF" title='MF' data-ref="23MF" data-ref-filename="23MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="144">144</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering" data-ref-filename="llvm..TargetFrameLowering">TargetFrameLowering</a> *<dfn class="local col7 decl" id="27TFI" title='TFI' data-type='const llvm::TargetFrameLowering *' data-ref="27TFI" data-ref-filename="27TFI">TFI</dfn> = <a class="local col4 ref" href="#24TM" title='TM' data-ref="24TM" data-ref-filename="24TM">TM</a>.<a class="ref fn" href="AVRTargetMachine.h.html#_ZNK4llvm16AVRTargetMachine16getSubtargetImplEv" title='llvm::AVRTargetMachine::getSubtargetImpl' data-ref="_ZNK4llvm16AVRTargetMachine16getSubtargetImplEv" data-ref-filename="_ZNK4llvm16AVRTargetMachine16getSubtargetImplEv">getSubtargetImpl</a>()-&gt;<a class="virtual ref fn" href="AVRSubtarget.h.html#_ZNK4llvm12AVRSubtarget16getFrameLoweringEv" title='llvm::AVRSubtarget::getFrameLowering' data-ref="_ZNK4llvm12AVRSubtarget16getFrameLoweringEv" data-ref-filename="_ZNK4llvm12AVRSubtarget16getFrameLoweringEv">getFrameLowering</a>();</td></tr>
<tr><th id="145">145</th><td>  <em>int</em> <dfn class="local col8 decl" id="28FrameIndex" title='FrameIndex' data-type='int' data-ref="28FrameIndex" data-ref-filename="28FrameIndex">FrameIndex</dfn> = <a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI" data-ref-filename="20MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#18FIOperandNum" title='FIOperandNum' data-ref="18FIOperandNum" data-ref-filename="18FIOperandNum">FIOperandNum</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="146">146</th><td>  <em>int</em> <dfn class="local col9 decl" id="29Offset" title='Offset' data-type='int' data-ref="29Offset" data-ref-filename="29Offset">Offset</dfn> = <a class="local col6 ref" href="#26MFI" title='MFI' data-ref="26MFI" data-ref-filename="26MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col8 ref" href="#28FrameIndex" title='FrameIndex' data-ref="28FrameIndex" data-ref-filename="28FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <i>// Add one to the offset because SP points to an empty slot.</i></td></tr>
<tr><th id="149">149</th><td>  <a class="local col9 ref" href="#29Offset" title='Offset' data-ref="29Offset" data-ref-filename="29Offset">Offset</a> += <a class="local col6 ref" href="#26MFI" title='MFI' data-ref="26MFI" data-ref-filename="26MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>() - <a class="local col7 ref" href="#27TFI" title='TFI' data-ref="27TFI" data-ref-filename="27TFI">TFI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering20getOffsetOfLocalAreaEv" title='llvm::TargetFrameLowering::getOffsetOfLocalArea' data-ref="_ZNK4llvm19TargetFrameLowering20getOffsetOfLocalAreaEv" data-ref-filename="_ZNK4llvm19TargetFrameLowering20getOffsetOfLocalAreaEv">getOffsetOfLocalArea</a>() + <var>1</var>;</td></tr>
<tr><th id="150">150</th><td>  <i>// Fold incoming offset.</i></td></tr>
<tr><th id="151">151</th><td>  <a class="local col9 ref" href="#29Offset" title='Offset' data-ref="29Offset" data-ref-filename="29Offset">Offset</a> += <a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI" data-ref-filename="20MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#18FIOperandNum" title='FIOperandNum' data-ref="18FIOperandNum" data-ref-filename="18FIOperandNum">FIOperandNum</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <i>// This is actually "load effective address" of the stack slot</i></td></tr>
<tr><th id="154">154</th><td><i>  // instruction. We have only two-address instructions, thus we need to</i></td></tr>
<tr><th id="155">155</th><td><i>  // expand it into move + add.</i></td></tr>
<tr><th id="156">156</th><td>  <b>if</b> (<a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI" data-ref-filename="20MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenInstrInfo.inc.html#llvm::AVR::FRMIDX" title='llvm::AVR::FRMIDX' data-ref="llvm::AVR::FRMIDX" data-ref-filename="llvm..AVR..FRMIDX">FRMIDX</a>) {</td></tr>
<tr><th id="157">157</th><td>    <a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI" data-ref-filename="20MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col5 ref" href="#25TII" title='TII' data-ref="25TII" data-ref-filename="25TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenInstrInfo.inc.html#llvm::AVR::MOVWRdRr" title='llvm::AVR::MOVWRdRr' data-ref="llvm::AVR::MOVWRdRr" data-ref-filename="llvm..AVR..MOVWRdRr">MOVWRdRr</a>));</td></tr>
<tr><th id="158">158</th><td>    <a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI" data-ref-filename="20MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#18FIOperandNum" title='FIOperandNum' data-ref="18FIOperandNum" data-ref-filename="18FIOperandNum">FIOperandNum</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::R29R28" title='llvm::AVR::R29R28' data-ref="llvm::AVR::R29R28" data-ref-filename="llvm..AVR..R29R28">R29R28</a>, <b>false</b>);</td></tr>
<tr><th id="159">159</th><td>    <a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI" data-ref-filename="20MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>2</var>);</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Offset &gt; <var>0</var> &amp;&amp; <q>"Invalid offset"</q>);</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>    <i>// We need to materialize the offset via an add instruction.</i></td></tr>
<tr><th id="164">164</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="30Opcode" title='Opcode' data-type='unsigned int' data-ref="30Opcode" data-ref-filename="30Opcode">Opcode</dfn>;</td></tr>
<tr><th id="165">165</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="31DstReg" title='DstReg' data-type='llvm::Register' data-ref="31DstReg" data-ref-filename="31DstReg">DstReg</dfn> = <a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI" data-ref-filename="20MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="166">166</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DstReg != AVR::R29R28 &amp;&amp; <q>"Dest reg cannot be the frame pointer"</q>);</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>    <a class="local col6 ref" href="#16II" title='II' data-ref="16II" data-ref-filename="16II">II</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>; <i>// Skip over the FRMIDX (and now MOVW) instruction.</i></td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>    <i>// Generally, to load a frame address two add instructions are emitted that</i></td></tr>
<tr><th id="171">171</th><td><i>    // could get folded into a single one:</i></td></tr>
<tr><th id="172">172</th><td><i>    //  movw    r31:r30, r29:r28</i></td></tr>
<tr><th id="173">173</th><td><i>    //  adiw    r31:r30, 29</i></td></tr>
<tr><th id="174">174</th><td><i>    //  adiw    r31:r30, 16</i></td></tr>
<tr><th id="175">175</th><td><i>    // to:</i></td></tr>
<tr><th id="176">176</th><td><i>    //  movw    r31:r30, r29:r28</i></td></tr>
<tr><th id="177">177</th><td><i>    //  adiw    r31:r30, 45</i></td></tr>
<tr><th id="178">178</th><td>    <b>if</b> (<a class="local col6 ref" href="#16II" title='II' data-ref="16II" data-ref-filename="16II">II</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#22MBB" title='MBB' data-ref="22MBB" data-ref-filename="22MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="179">179</th><td>      <a class="tu ref fn" href="#_ZN4llvmL15foldFrameOffsetERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERiNS_8RegisterE" title='llvm::foldFrameOffset' data-use='c' data-ref="_ZN4llvmL15foldFrameOffsetERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERiNS_8RegisterE" data-ref-filename="_ZN4llvmL15foldFrameOffsetERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERiNS_8RegisterE">foldFrameOffset</a>(<span class='refarg'><a class="local col6 ref" href="#16II" title='II' data-ref="16II" data-ref-filename="16II">II</a></span>, <span class='refarg'><a class="local col9 ref" href="#29Offset" title='Offset' data-ref="29Offset" data-ref-filename="29Offset">Offset</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#31DstReg" title='DstReg' data-ref="31DstReg" data-ref-filename="31DstReg">DstReg</a>);</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>    <i>// Select the best opcode based on DstReg and the offset size.</i></td></tr>
<tr><th id="182">182</th><td>    <b>switch</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#31DstReg" title='DstReg' data-ref="31DstReg" data-ref-filename="31DstReg">DstReg</a>) {</td></tr>
<tr><th id="183">183</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::R25R24" title='llvm::AVR::R25R24' data-ref="llvm::AVR::R25R24" data-ref-filename="llvm..AVR..R25R24">R25R24</a>:</td></tr>
<tr><th id="184">184</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::R27R26" title='llvm::AVR::R27R26' data-ref="llvm::AVR::R27R26" data-ref-filename="llvm..AVR..R27R26">R27R26</a>:</td></tr>
<tr><th id="185">185</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::R31R30" title='llvm::AVR::R31R30' data-ref="llvm::AVR::R31R30" data-ref-filename="llvm..AVR..R31R30">R31R30</a>: {</td></tr>
<tr><th id="186">186</th><td>      <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>6</var>&gt;(<a class="local col9 ref" href="#29Offset" title='Offset' data-ref="29Offset" data-ref-filename="29Offset">Offset</a>)) {</td></tr>
<tr><th id="187">187</th><td>        <a class="local col0 ref" href="#30Opcode" title='Opcode' data-ref="30Opcode" data-ref-filename="30Opcode">Opcode</a> = <span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenInstrInfo.inc.html#llvm::AVR::ADIWRdK" title='llvm::AVR::ADIWRdK' data-ref="llvm::AVR::ADIWRdK" data-ref-filename="llvm..AVR..ADIWRdK">ADIWRdK</a>;</td></tr>
<tr><th id="188">188</th><td>        <b>break</b>;</td></tr>
<tr><th id="189">189</th><td>      }</td></tr>
<tr><th id="190">190</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="191">191</th><td>    }</td></tr>
<tr><th id="192">192</th><td>    <b>default</b>: {</td></tr>
<tr><th id="193">193</th><td>      <i>// This opcode will get expanded into a pair of subi/sbci.</i></td></tr>
<tr><th id="194">194</th><td>      <a class="local col0 ref" href="#30Opcode" title='Opcode' data-ref="30Opcode" data-ref-filename="30Opcode">Opcode</a> = <span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenInstrInfo.inc.html#llvm::AVR::SUBIWRdK" title='llvm::AVR::SUBIWRdK' data-ref="llvm::AVR::SUBIWRdK" data-ref-filename="llvm..AVR..SUBIWRdK">SUBIWRdK</a>;</td></tr>
<tr><th id="195">195</th><td>      <a class="local col9 ref" href="#29Offset" title='Offset' data-ref="29Offset" data-ref-filename="29Offset">Offset</a> = -<a class="local col9 ref" href="#29Offset" title='Offset' data-ref="29Offset" data-ref-filename="29Offset">Offset</a>;</td></tr>
<tr><th id="196">196</th><td>      <b>break</b>;</td></tr>
<tr><th id="197">197</th><td>    }</td></tr>
<tr><th id="198">198</th><td>    }</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="32New" title='New' data-type='llvm::MachineInstr *' data-ref="32New" data-ref-filename="32New">New</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#22MBB" title='MBB' data-ref="22MBB" data-ref-filename="22MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#16II" title='II' data-ref="16II" data-ref-filename="16II">II</a>, <a class="local col1 ref" href="#21dl" title='dl' data-ref="21dl" data-ref-filename="21dl">dl</a>, <a class="local col5 ref" href="#25TII" title='TII' data-ref="25TII" data-ref-filename="25TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#30Opcode" title='Opcode' data-ref="30Opcode" data-ref-filename="30Opcode">Opcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#31DstReg" title='DstReg' data-ref="31DstReg" data-ref-filename="31DstReg">DstReg</a>)</td></tr>
<tr><th id="201">201</th><td>                            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#31DstReg" title='DstReg' data-ref="31DstReg" data-ref-filename="31DstReg">DstReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="202">202</th><td>                            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#29Offset" title='Offset' data-ref="29Offset" data-ref-filename="29Offset">Offset</a>);</td></tr>
<tr><th id="203">203</th><td>    <a class="local col2 ref" href="#32New" title='New' data-ref="32New" data-ref-filename="32New">New</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>();</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>    <b>return</b>;</td></tr>
<tr><th id="206">206</th><td>  }</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <i>// If the offset is too big we have to adjust and restore the frame pointer</i></td></tr>
<tr><th id="209">209</th><td><i>  // to materialize a valid load/store with displacement.</i></td></tr>
<tr><th id="210">210</th><td><i>  //:TODO: consider using only one adiw/sbiw chain for more than one frame index</i></td></tr>
<tr><th id="211">211</th><td>  <b>if</b> (<a class="local col9 ref" href="#29Offset" title='Offset' data-ref="29Offset" data-ref-filename="29Offset">Offset</a> &gt; <var>62</var>) {</td></tr>
<tr><th id="212">212</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="33AddOpc" title='AddOpc' data-type='unsigned int' data-ref="33AddOpc" data-ref-filename="33AddOpc">AddOpc</dfn> = <span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenInstrInfo.inc.html#llvm::AVR::ADIWRdK" title='llvm::AVR::ADIWRdK' data-ref="llvm::AVR::ADIWRdK" data-ref-filename="llvm..AVR..ADIWRdK">ADIWRdK</a>, <dfn class="local col4 decl" id="34SubOpc" title='SubOpc' data-type='unsigned int' data-ref="34SubOpc" data-ref-filename="34SubOpc">SubOpc</dfn> = <span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenInstrInfo.inc.html#llvm::AVR::SBIWRdK" title='llvm::AVR::SBIWRdK' data-ref="llvm::AVR::SBIWRdK" data-ref-filename="llvm..AVR..SBIWRdK">SBIWRdK</a>;</td></tr>
<tr><th id="213">213</th><td>    <em>int</em> <dfn class="local col5 decl" id="35AddOffset" title='AddOffset' data-type='int' data-ref="35AddOffset" data-ref-filename="35AddOffset">AddOffset</dfn> = <a class="local col9 ref" href="#29Offset" title='Offset' data-ref="29Offset" data-ref-filename="29Offset">Offset</a> - <var>63</var> + <var>1</var>;</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>    <i>// For huge offsets where adiw/sbiw cannot be used use a pair of subi/sbci.</i></td></tr>
<tr><th id="216">216</th><td>    <b>if</b> ((<a class="local col9 ref" href="#29Offset" title='Offset' data-ref="29Offset" data-ref-filename="29Offset">Offset</a> - <var>63</var> + <var>1</var>) &gt; <var>63</var>) {</td></tr>
<tr><th id="217">217</th><td>      <a class="local col3 ref" href="#33AddOpc" title='AddOpc' data-ref="33AddOpc" data-ref-filename="33AddOpc">AddOpc</a> = <span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenInstrInfo.inc.html#llvm::AVR::SUBIWRdK" title='llvm::AVR::SUBIWRdK' data-ref="llvm::AVR::SUBIWRdK" data-ref-filename="llvm..AVR..SUBIWRdK">SUBIWRdK</a>;</td></tr>
<tr><th id="218">218</th><td>      <a class="local col4 ref" href="#34SubOpc" title='SubOpc' data-ref="34SubOpc" data-ref-filename="34SubOpc">SubOpc</a> = <span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenInstrInfo.inc.html#llvm::AVR::SUBIWRdK" title='llvm::AVR::SUBIWRdK' data-ref="llvm::AVR::SUBIWRdK" data-ref-filename="llvm..AVR..SUBIWRdK">SUBIWRdK</a>;</td></tr>
<tr><th id="219">219</th><td>      <a class="local col5 ref" href="#35AddOffset" title='AddOffset' data-ref="35AddOffset" data-ref-filename="35AddOffset">AddOffset</a> = -<a class="local col5 ref" href="#35AddOffset" title='AddOffset' data-ref="35AddOffset" data-ref-filename="35AddOffset">AddOffset</a>;</td></tr>
<tr><th id="220">220</th><td>    }</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>    <i>// It is possible that the spiller places this frame instruction in between</i></td></tr>
<tr><th id="223">223</th><td><i>    // a compare and branch, invalidating the contents of SREG set by the</i></td></tr>
<tr><th id="224">224</th><td><i>    // compare instruction because of the add/sub pairs. Conservatively save and</i></td></tr>
<tr><th id="225">225</th><td><i>    // restore SREG before and after each add/sub pair.</i></td></tr>
<tr><th id="226">226</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#22MBB" title='MBB' data-ref="22MBB" data-ref-filename="22MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#16II" title='II' data-ref="16II" data-ref-filename="16II">II</a>, <a class="local col1 ref" href="#21dl" title='dl' data-ref="21dl" data-ref-filename="21dl">dl</a>, <a class="local col5 ref" href="#25TII" title='TII' data-ref="25TII" data-ref-filename="25TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenInstrInfo.inc.html#llvm::AVR::INRdA" title='llvm::AVR::INRdA' data-ref="llvm::AVR::INRdA" data-ref-filename="llvm..AVR..INRdA">INRdA</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::R0" title='llvm::AVR::R0' data-ref="llvm::AVR::R0" data-ref-filename="llvm..AVR..R0">R0</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0x3f</var>);</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="36New" title='New' data-type='llvm::MachineInstr *' data-ref="36New" data-ref-filename="36New">New</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#22MBB" title='MBB' data-ref="22MBB" data-ref-filename="22MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#16II" title='II' data-ref="16II" data-ref-filename="16II">II</a>, <a class="local col1 ref" href="#21dl" title='dl' data-ref="21dl" data-ref-filename="21dl">dl</a>, <a class="local col5 ref" href="#25TII" title='TII' data-ref="25TII" data-ref-filename="25TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#33AddOpc" title='AddOpc' data-ref="33AddOpc" data-ref-filename="33AddOpc">AddOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::R29R28" title='llvm::AVR::R29R28' data-ref="llvm::AVR::R29R28" data-ref-filename="llvm..AVR..R29R28">R29R28</a>)</td></tr>
<tr><th id="229">229</th><td>                            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::R29R28" title='llvm::AVR::R29R28' data-ref="llvm::AVR::R29R28" data-ref-filename="llvm..AVR..R29R28">R29R28</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="230">230</th><td>                            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#35AddOffset" title='AddOffset' data-ref="35AddOffset" data-ref-filename="35AddOffset">AddOffset</a>);</td></tr>
<tr><th id="231">231</th><td>    <a class="local col6 ref" href="#36New" title='New' data-ref="36New" data-ref-filename="36New">New</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>();</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>    <i>// Restore SREG.</i></td></tr>
<tr><th id="234">234</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#22MBB" title='MBB' data-ref="22MBB" data-ref-filename="22MBB">MBB</a></span>, <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#16II" title='II' data-ref="16II" data-ref-filename="16II">II</a>), <a class="local col1 ref" href="#21dl" title='dl' data-ref="21dl" data-ref-filename="21dl">dl</a>, <a class="local col5 ref" href="#25TII" title='TII' data-ref="25TII" data-ref-filename="25TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenInstrInfo.inc.html#llvm::AVR::OUTARr" title='llvm::AVR::OUTARr' data-ref="llvm::AVR::OUTARr" data-ref-filename="llvm..AVR..OUTARr">OUTARr</a>))</td></tr>
<tr><th id="235">235</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0x3f</var>)</td></tr>
<tr><th id="236">236</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::R0" title='llvm::AVR::R0' data-ref="llvm::AVR::R0" data-ref-filename="llvm..AVR..R0">R0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>    <i>// No need to set SREG as dead here otherwise if the next instruction is a</i></td></tr>
<tr><th id="239">239</th><td><i>    // cond branch it will be using a dead register.</i></td></tr>
<tr><th id="240">240</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#22MBB" title='MBB' data-ref="22MBB" data-ref-filename="22MBB">MBB</a></span>, <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#16II" title='II' data-ref="16II" data-ref-filename="16II">II</a>), <a class="local col1 ref" href="#21dl" title='dl' data-ref="21dl" data-ref-filename="21dl">dl</a>, <a class="local col5 ref" href="#25TII" title='TII' data-ref="25TII" data-ref-filename="25TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#34SubOpc" title='SubOpc' data-ref="34SubOpc" data-ref-filename="34SubOpc">SubOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::R29R28" title='llvm::AVR::R29R28' data-ref="llvm::AVR::R29R28" data-ref-filename="llvm..AVR..R29R28">R29R28</a>)</td></tr>
<tr><th id="241">241</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::R29R28" title='llvm::AVR::R29R28' data-ref="llvm::AVR::R29R28" data-ref-filename="llvm..AVR..R29R28">R29R28</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="242">242</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#29Offset" title='Offset' data-ref="29Offset" data-ref-filename="29Offset">Offset</a> - <var>63</var> + <var>1</var>);</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>    <a class="local col9 ref" href="#29Offset" title='Offset' data-ref="29Offset" data-ref-filename="29Offset">Offset</a> = <var>62</var>;</td></tr>
<tr><th id="245">245</th><td>  }</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>  <a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI" data-ref-filename="20MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#18FIOperandNum" title='FIOperandNum' data-ref="18FIOperandNum" data-ref-filename="18FIOperandNum">FIOperandNum</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::R29R28" title='llvm::AVR::R29R28' data-ref="llvm::AVR::R29R28" data-ref-filename="llvm..AVR..R29R28">R29R28</a>, <b>false</b>);</td></tr>
<tr><th id="248">248</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isUInt&lt;<var>6</var>&gt;(Offset) &amp;&amp; <q>"Offset is out of range"</q>);</td></tr>
<tr><th id="249">249</th><td>  <a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI" data-ref-filename="20MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#18FIOperandNum" title='FIOperandNum' data-ref="18FIOperandNum" data-ref-filename="18FIOperandNum">FIOperandNum</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col9 ref" href="#29Offset" title='Offset' data-ref="29Offset" data-ref-filename="29Offset">Offset</a>);</td></tr>
<tr><th id="250">250</th><td>}</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="AVRRegisterInfo.h.html#llvm::AVRRegisterInfo" title='llvm::AVRRegisterInfo' data-ref="llvm::AVRRegisterInfo" data-ref-filename="llvm..AVRRegisterInfo">AVRRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15AVRRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::AVRRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm15AVRRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15AVRRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="37MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="37MF" data-ref-filename="37MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="253">253</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering" data-ref-filename="llvm..TargetFrameLowering">TargetFrameLowering</a> *<dfn class="local col8 decl" id="38TFI" title='TFI' data-type='const llvm::TargetFrameLowering *' data-ref="38TFI" data-ref-filename="38TFI">TFI</dfn> = <a class="local col7 ref" href="#37MF" title='MF' data-ref="37MF" data-ref-filename="37MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo16getFrameLoweringEv" title='llvm::TargetSubtargetInfo::getFrameLowering' data-ref="_ZNK4llvm19TargetSubtargetInfo16getFrameLoweringEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo16getFrameLoweringEv">getFrameLowering</a>();</td></tr>
<tr><th id="254">254</th><td>  <b>if</b> (<a class="local col8 ref" href="#38TFI" title='TFI' data-ref="38TFI" data-ref-filename="38TFI">TFI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::TargetFrameLowering::hasFP' data-ref="_ZNK4llvm19TargetFrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19TargetFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col7 ref" href="#37MF" title='MF' data-ref="37MF" data-ref-filename="37MF">MF</a>)) {</td></tr>
<tr><th id="255">255</th><td>    <i>// The Y pointer register</i></td></tr>
<tr><th id="256">256</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::R28" title='llvm::AVR::R28' data-ref="llvm::AVR::R28" data-ref-filename="llvm..AVR..R28">R28</a>;</td></tr>
<tr><th id="257">257</th><td>  }</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::SP" title='llvm::AVR::SP' data-ref="llvm::AVR::SP" data-ref-filename="llvm..AVR..SP">SP</a>;</td></tr>
<tr><th id="260">260</th><td>}</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="263">263</th><td><a class="type" href="AVRRegisterInfo.h.html#llvm::AVRRegisterInfo" title='llvm::AVRRegisterInfo' data-ref="llvm::AVRRegisterInfo" data-ref-filename="llvm..AVRRegisterInfo">AVRRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15AVRRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::AVRRegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm15AVRRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm15AVRRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="39MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="39MF" data-ref-filename="39MF">MF</dfn>,</td></tr>
<tr><th id="264">264</th><td>                                    <em>unsigned</em> <dfn class="local col0 decl" id="40Kind" title='Kind' data-type='unsigned int' data-ref="40Kind" data-ref-filename="40Kind">Kind</dfn>) <em>const</em> {</td></tr>
<tr><th id="265">265</th><td>  <i>// FIXME: Currently we're using avr-gcc as reference, so we restrict</i></td></tr>
<tr><th id="266">266</th><td><i>  // ptrs to Y and Z regs. Though avr-gcc has buggy implementation</i></td></tr>
<tr><th id="267">267</th><td><i>  // of memory constraint, so we can fix it and bit avr-gcc here ;-)</i></td></tr>
<tr><th id="268">268</th><td>  <b>return</b> &amp;<span class="namespace">AVR::</span><a class="ref" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::PTRDISPREGSRegClass" title='llvm::AVR::PTRDISPREGSRegClass' data-ref="llvm::AVR::PTRDISPREGSRegClass" data-ref-filename="llvm..AVR..PTRDISPREGSRegClass">PTRDISPREGSRegClass</a>;</td></tr>
<tr><th id="269">269</th><td>}</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><em>void</em> <a class="type" href="AVRRegisterInfo.h.html#llvm::AVRRegisterInfo" title='llvm::AVRRegisterInfo' data-ref="llvm::AVRRegisterInfo" data-ref-filename="llvm..AVRRegisterInfo">AVRRegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15AVRRegisterInfo8splitRegENS_8RegisterERS1_S2_" title='llvm::AVRRegisterInfo::splitReg' data-ref="_ZNK4llvm15AVRRegisterInfo8splitRegENS_8RegisterERS1_S2_" data-ref-filename="_ZNK4llvm15AVRRegisterInfo8splitRegENS_8RegisterERS1_S2_">splitReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="41Reg" title='Reg' data-type='llvm::Register' data-ref="41Reg" data-ref-filename="41Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col2 decl" id="42LoReg" title='LoReg' data-type='llvm::Register &amp;' data-ref="42LoReg" data-ref-filename="42LoReg">LoReg</dfn>,</td></tr>
<tr><th id="272">272</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col3 decl" id="43HiReg" title='HiReg' data-type='llvm::Register &amp;' data-ref="43HiReg" data-ref-filename="43HiReg">HiReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="273">273</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AVR::DREGSRegClass.contains(Reg) &amp;&amp; <q>"can only split 16-bit registers"</q>);</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <a class="local col2 ref" href="#42LoReg" title='LoReg' data-ref="42LoReg" data-ref-filename="42LoReg">LoReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col1 ref" href="#41Reg" title='Reg' data-ref="41Reg" data-ref-filename="41Reg">Reg</a>, <span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::sub_lo" title='llvm::AVR::sub_lo' data-ref="llvm::AVR::sub_lo" data-ref-filename="llvm..AVR..sub_lo">sub_lo</a>);</td></tr>
<tr><th id="276">276</th><td>  <a class="local col3 ref" href="#43HiReg" title='HiReg' data-ref="43HiReg" data-ref-filename="43HiReg">HiReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col1 ref" href="#41Reg" title='Reg' data-ref="41Reg" data-ref-filename="41Reg">Reg</a>, <span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::sub_hi" title='llvm::AVR::sub_hi' data-ref="llvm::AVR::sub_hi" data-ref-filename="llvm..AVR..sub_hi">sub_hi</a>);</td></tr>
<tr><th id="277">277</th><td>}</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><em>bool</em> <a class="type" href="AVRRegisterInfo.h.html#llvm::AVRRegisterInfo" title='llvm::AVRRegisterInfo' data-ref="llvm::AVRRegisterInfo" data-ref-filename="llvm..AVRRegisterInfo">AVRRegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15AVRRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE" title='llvm::AVRRegisterInfo::shouldCoalesce' data-ref="_ZNK4llvm15AVRRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE" data-ref-filename="_ZNK4llvm15AVRRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE">shouldCoalesce</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="44MI" title='MI' data-type='llvm::MachineInstr *' data-ref="44MI" data-ref-filename="44MI">MI</dfn>,</td></tr>
<tr><th id="280">280</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="45SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="45SrcRC" data-ref-filename="45SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="281">281</th><td>                                     <em>unsigned</em> <dfn class="local col6 decl" id="46SubReg" title='SubReg' data-type='unsigned int' data-ref="46SubReg" data-ref-filename="46SubReg">SubReg</dfn>,</td></tr>
<tr><th id="282">282</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="47DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="47DstRC" data-ref-filename="47DstRC">DstRC</dfn>,</td></tr>
<tr><th id="283">283</th><td>                                     <em>unsigned</em> <dfn class="local col8 decl" id="48DstSubReg" title='DstSubReg' data-type='unsigned int' data-ref="48DstSubReg" data-ref-filename="48DstSubReg">DstSubReg</dfn>,</td></tr>
<tr><th id="284">284</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="49NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="49NewRC" data-ref-filename="49NewRC">NewRC</dfn>,</td></tr>
<tr><th id="285">285</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col0 decl" id="50LIS" title='LIS' data-type='llvm::LiveIntervals &amp;' data-ref="50LIS" data-ref-filename="50LIS">LIS</dfn>) <em>const</em> {</td></tr>
<tr><th id="286">286</th><td>  <b>if</b>(<b>this</b>-&gt;<a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11getRegClassEj" title='llvm::TargetRegisterInfo::getRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">AVR::</span><a class="enum" href="../../../../build/lib/Target/AVR/AVRGenRegisterInfo.inc.html#llvm::AVR::PTRDISPREGSRegClassID" title='llvm::AVR::PTRDISPREGSRegClassID' data-ref="llvm::AVR::PTRDISPREGSRegClassID" data-ref-filename="llvm..AVR..PTRDISPREGSRegClassID">PTRDISPREGSRegClassID</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col9 ref" href="#49NewRC" title='NewRC' data-ref="49NewRC" data-ref-filename="49NewRC">NewRC</a>)) {</td></tr>
<tr><th id="287">287</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="288">288</th><td>  }</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE" title='llvm::TargetRegisterInfo::shouldCoalesce' data-ref="_ZNK4llvm18TargetRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE">shouldCoalesce</a>(<a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI" data-ref-filename="44MI">MI</a>, <a class="local col5 ref" href="#45SrcRC" title='SrcRC' data-ref="45SrcRC" data-ref-filename="45SrcRC">SrcRC</a>, <a class="local col6 ref" href="#46SubReg" title='SubReg' data-ref="46SubReg" data-ref-filename="46SubReg">SubReg</a>, <a class="local col7 ref" href="#47DstRC" title='DstRC' data-ref="47DstRC" data-ref-filename="47DstRC">DstRC</a>, <a class="local col8 ref" href="#48DstSubReg" title='DstSubReg' data-ref="48DstSubReg" data-ref-filename="48DstSubReg">DstSubReg</a>, <a class="local col9 ref" href="#49NewRC" title='NewRC' data-ref="49NewRC" data-ref-filename="49NewRC">NewRC</a>, <span class='refarg'><a class="local col0 ref" href="#50LIS" title='LIS' data-ref="50LIS" data-ref-filename="50LIS">LIS</a></span>);</td></tr>
<tr><th id="291">291</th><td>}</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>} <i>// end of namespace llvm</i></td></tr>
<tr><th id="294">294</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>