library verilog;
use verilog.vl_types.all;
entity clk_rst_tb is
    generic(
        PERIOD          : integer := 5
    );
    port(
        clk             : out    vl_logic;
        rst_n           : out    vl_logic
    );
end clk_rst_tb;
