// Seed: 1631930348
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = (id_6);
endmodule
module module_0 #(
    parameter id_22 = 32'd59,
    parameter id_24 = 32'd26,
    parameter id_29 = 32'd65,
    parameter id_31 = 32'd99,
    parameter id_33 = 32'd4,
    parameter id_4  = 32'd23
) (
    id_1,
    id_2,
    module_1,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    _id_22,
    id_23,
    _id_24,
    id_25,
    id_26,
    id_27
);
  inout wire id_27;
  inout wire id_26;
  inout wire id_25;
  output wire _id_24;
  input wire id_23;
  output wire _id_22;
  input wire id_21;
  inout wire id_20;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_2,
      id_13,
      id_12,
      id_1,
      id_15,
      id_2
  );
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout logic [7:0] id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire _id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [id_24 : (  id_4  )] id_28;
  wire _id_29;
  wire id_30;
  wire _id_31;
  logic id_32[id_22 : id_24] = id_6;
  wire [-1 'd0 : ( "" )] _id_33;
  assign id_11[-1'b0] = id_3;
  assign id_19 = -1 ? id_32[-1 :-1'b0] : id_9;
  wire id_34;
  supply1 id_35;
  wire id_36;
  assign id_35 = 1;
  wire [1 : id_33] id_37;
  wire [id_31 : id_29] id_38;
endmodule
