{"type": "meta", "device": "ES9821", "schema": "es-reg-map-minimal-v1", "source": "app/eqcore/maps/es9821_registers_revised.csv", "fields": ["addr", "register num", "name", "reset", "bits"]}
{"addr": "0x00", "register num": 0, "name": "SYS CONFIG", "reset": "0b01100100", "bits": [{"name": "SOFT_RESET", "msb": 7, "lsb": 7}, {"name": "AUTO_FS_DETECT_BLOCK_64FS", "msb": 6, "lsb": 6}, {"name": "AUTO_FS_DETECT", "msb": 5, "lsb": 5}, {"name": "ENABLE_64FS_MODE", "msb": 4, "lsb": 4}, {"name": "ENABLE_SPDIF_ENCODE", "msb": 3, "lsb": 3}, {"name": "ENABLE_TDM_ENCODE", "msb": 2, "lsb": 2}, {"name": "ENABLE_ADC", "msb": 1, "lsb": 1}, {"name": "RESERVED", "msb": 0, "lsb": 0}]}
{"addr": "0x01", "register num": 1, "name": "ADC CLOCK CONFIG1", "reset": "0b00000011", "bits": [{"name": "AUTO_CH_DETECT", "msb": 7, "lsb": 7}, {"name": "SELECT_ADC_HALF", "msb": 6, "lsb": 6}, {"name": "SELECT_ADC_NUM", "msb": 5, "lsb": 0}]}
{"addr": "0x02", "register num": 2, "name": "ADC CLOCK CONFIG2", "reset": "0b0xxxx000", "bits": [{"name": "ADC_CLK_DIV2", "msb": 7, "lsb": 7}, {"name": "RESERVED", "msb": 6, "lsb": 3}, {"name": "SELECT_IADC_NUM", "msb": 2, "lsb": 0}]}
{"addr": "0x03", "register num": 3, "name": "I2S/TDM MASTER CLK CONFIG", "reset": "0b00000011", "bits": [{"name": "SELECT_I2S_TDM_HALF", "msb": 7, "lsb": 7}, {"name": "SELECT_I2S_TDM_NUM", "msb": 6, "lsb": 0}]}
{"addr": "0x04", "register num": 4, "name": "I2S/TDM MASTER MODE CONFIG", "reset": "0b00000111", "bits": [{"name": "MASTER_BCK_DIV1", "msb": 7, "lsb": 7}, {"name": "MASTER_WS_IDLE", "msb": 6, "lsb": 6}, {"name": "MASTER_FRAME_LENGTH", "msb": 5, "lsb": 4}, {"name": "MASTER_WS_PULSE_MODE", "msb": 3, "lsb": 3}, {"name": "MASTER_BCK_INVERT", "msb": 2, "lsb": 2}, {"name": "MASTER_WS_INVERT", "msb": 1, "lsb": 1}, {"name": "MASTER_MODE_ENABLE", "msb": 0, "lsb": 0}]}
{"addr": "0x05", "register num": 5, "name": "TDM CONFIG1", "reset": "0b00000100", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 3}, {"name": "TDM_VALID_EDGE", "msb": 2, "lsb": 2}, {"name": "TDM_LJ", "msb": 1, "lsb": 1}, {"name": "TDM_LENGTH", "msb": 0, "lsb": 0}]}
{"addr": "0x06", "register num": 6, "name": "TDM CONFIG2", "reset": "0b00000001", "bits": [{"name": "MASTER_WS_SCALE", "msb": 7, "lsb": 5}, {"name": "TDM_CH_NUM", "msb": 4, "lsb": 0}]}
{"addr": "0x07", "register num": 7, "name": "TDM SLOT CONFIG CH1", "reset": "0bxx000000", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 6}, {"name": "SLAVE_BCK_INVERT", "msb": 5, "lsb": 5}, {"name": "TDM_SLOT_SEL_CH1", "msb": 4, "lsb": 0}]}
{"addr": "0x08", "register num": 8, "name": "TDM SLOT CONFIG CH2", "reset": "0b00000001", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 5}, {"name": "TDM_SLOT_SEL_CH2", "msb": 4, "lsb": 0}]}
{"addr": "0x09", "register num": 9, "name": "RESERVED", "reset": "", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 0}]}
{"addr": "0x0A", "register num": 10, "name": "RESERVED", "reset": "", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 0}]}
{"addr": "0x0B", "register num": 11, "name": "RESERVED", "reset": "", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 0}]}
{"addr": "0x0C", "register num": 12, "name": "INTERRUPT", "reset": "0bxx00xx00", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 6}, {"name": "INTERRUPT_CLEAR_CH2_CLIP_DETECT", "msb": 5, "lsb": 5}, {"name": "INTERRUPT_CLEAR_CH1_CLIP_DETECT", "msb": 4, "lsb": 4}, {"name": "RESERVED", "msb": 3, "lsb": 2}, {"name": "INTERRUPT_MASK_CH2_CLIP_DETECT", "msb": 1, "lsb": 1}, {"name": "INTERRUPT_MASK_CH1_CLIP_DETECT", "msb": 0, "lsb": 0}]}
{"addr": "0x0D", "register num": 13, "name": "SPDIF CONFIG", "reset": "0b00000000", "bits": [{"name": "SPDIF_CS", "msb": 7, "lsb": 0}]}
{"addr": "0x0E", "register num": 14, "name": "SPDIF CONFIG", "reset": "0b00000000", "bits": [{"name": "SPDIF_CS", "msb": 7, "lsb": 0}]}
{"addr": "0x0F", "register num": 15, "name": "SPDIF CONFIG", "reset": "0b00000000", "bits": [{"name": "SPDIF_CS", "msb": 7, "lsb": 0}]}
{"addr": "0x10", "register num": 16, "name": "SPDIF CONFIG", "reset": "0b00000000", "bits": [{"name": "SPDIF_CS", "msb": 7, "lsb": 0}]}
{"addr": "0x11", "register num": 17, "name": "SPDIF CONFIG", "reset": "0b00000000", "bits": [{"name": "SPDIF_CS", "msb": 7, "lsb": 0}]}
{"addr": "0x12", "register num": 18, "name": "SYNC CONTROL 1", "reset": "0b1000xxxx", "bits": [{"name": "FORCE_PLL_LOCKED", "msb": 7, "lsb": 7}, {"name": "SYNC_POSEDGE_FRAME", "msb": 6, "lsb": 6}, {"name": "RESERVED", "msb": 5, "lsb": 5}, {"name": "FORCE_FIR_SYNC", "msb": 4, "lsb": 4}, {"name": "RESERVED", "msb": 3, "lsb": 0}]}
{"addr": "0x13", "register num": 19, "name": "FS GEN PHASE CONTROL", "reset": "", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 0}]}
{"addr": "0x14", "register num": 20, "name": "AUTO_FIR_SYNC", "reset": "0bxxxxxx11", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 2}, {"name": "AUTO_FIR_SYNC", "msb": 1, "lsb": 1}, {"name": "RESERVED", "msb": 0, "lsb": 0}]}
{"addr": "0x15", "register num": 21, "name": "RESERVED", "reset": "", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 0}]}
{"addr": "0x16", "register num": 22, "name": "RESERVED", "reset": "", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 0}]}
{"addr": "0x17", "register num": 23, "name": "RESERVED", "reset": "", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 0}]}
{"addr": "0x18", "register num": 24, "name": "RESERVED", "reset": "", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 0}]}
{"addr": "0x19", "register num": 25, "name": "RESERVED", "reset": "", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 0}]}
{"addr": "0x1A", "register num": 26, "name": "GPIO1/2 CONFIG", "reset": "0b00100010", "bits": [{"name": "GPIO2_CFG", "msb": 7, "lsb": 4}, {"name": "GPIO1_CFG", "msb": 3, "lsb": 0}]}
{"addr": "0x1B", "register num": 27, "name": "GPIO3/4 CONFIG", "reset": "0b00000010", "bits": [{"name": "GPIO4_CFG", "msb": 7, "lsb": 4}, {"name": "GPIO3_CFG", "msb": 3, "lsb": 0}]}
{"addr": "0x1C", "register num": 28, "name": "GPIO5 CONFIG", "reset": "0b00000000", "bits": [{"name": "GPIO5_READ", "msb": 7, "lsb": 7}, {"name": "RESERVED", "msb": 6, "lsb": 4}, {"name": "GPIO5_CFG", "msb": 3, "lsb": 0}]}
{"addr": "0x1D", "register num": 29, "name": "GPIO SETTINGS 1", "reset": "0b01100111", "bits": [{"name": "GPIO3_SDB", "msb": 7, "lsb": 7}, {"name": "GPIO2_SDB", "msb": 6, "lsb": 6}, {"name": "GPIO1_SDB", "msb": 5, "lsb": 5}, {"name": "GPIO5_OE", "msb": 4, "lsb": 4}, {"name": "GPIO4_OE", "msb": 3, "lsb": 3}, {"name": "GPIO3_OE", "msb": 2, "lsb": 2}, {"name": "GPIO2_OE", "msb": 1, "lsb": 1}, {"name": "GPIO1_OE", "msb": 0, "lsb": 0}]}
{"addr": "0x1E", "register num": 30, "name": "GPIO SETTINGS 2", "reset": "0b00000000", "bits": [{"name": "INVERT_GPIO1", "msb": 7, "lsb": 7}, {"name": "GPIO5_WK_EN", "msb": 6, "lsb": 6}, {"name": "GPIO4_WK_EN", "msb": 5, "lsb": 5}, {"name": "GPIO3_WK_EN", "msb": 4, "lsb": 4}, {"name": "GPIO2_WK_EN", "msb": 3, "lsb": 3}, {"name": "GPIO1_WK_EN", "msb": 2, "lsb": 2}, {"name": "GPIO5_SDB", "msb": 1, "lsb": 1}, {"name": "GPIO4_SDB", "msb": 0, "lsb": 0}]}
{"addr": "0x1F", "register num": 31, "name": "GPIO SETTINGS 3", "reset": "0b00000000", "bits": [{"name": "GPIO4_READ", "msb": 7, "lsb": 7}, {"name": "GPIO3_READ", "msb": 6, "lsb": 6}, {"name": "GPIO2_READ", "msb": 5, "lsb": 5}, {"name": "GPIO1_READ", "msb": 4, "lsb": 4}, {"name": "INVERT_GPIO5", "msb": 3, "lsb": 3}, {"name": "INVERT_GPIO4", "msb": 2, "lsb": 2}, {"name": "INVERT_GPIO3", "msb": 1, "lsb": 1}, {"name": "INVERT_GPIO2", "msb": 0, "lsb": 0}]}
{"addr": "0x20", "register num": 32, "name": "PWM1 COUNT", "reset": "0b00000000", "bits": [{"name": "PWM1_COUNT", "msb": 7, "lsb": 0}]}
{"addr": "0x21", "register num": 33, "name": "PWM1 FREQUENCY", "reset": "0b00000000", "bits": [{"name": "PWM1_FREQ", "msb": 7, "lsb": 0}]}
{"addr": "0x22", "register num": 34, "name": "PWM1 FREQUENCY", "reset": "0b00000000", "bits": [{"name": "PWM1_FREQ", "msb": 7, "lsb": 0}]}
{"addr": "0x23", "register num": 35, "name": "PWM2 COUNT", "reset": "0b00000000", "bits": [{"name": "PWM2_COUNT", "msb": 7, "lsb": 0}]}
{"addr": "0x24", "register num": 36, "name": "PWM2 FREQUENCY", "reset": "0b00000000", "bits": [{"name": "PWM2_FREQ", "msb": 7, "lsb": 0}]}
{"addr": "0x25", "register num": 37, "name": "PWM2 FREQUENCY", "reset": "0b00000000", "bits": [{"name": "PWM2_FREQ", "msb": 7, "lsb": 0}]}
{"addr": "0x26", "register num": 38, "name": "PWM3 COUNT", "reset": "0b00000000", "bits": [{"name": "PWM3_COUNT", "msb": 7, "lsb": 0}]}
{"addr": "0x27", "register num": 39, "name": "PWM3 FREQUENCY", "reset": "0b00000000", "bits": [{"name": "PWM3_FREQ", "msb": 7, "lsb": 0}]}
{"addr": "0x28", "register num": 40, "name": "PWM3 FREQUENCY", "reset": "0b00000000", "bits": [{"name": "PWM3_FREQ", "msb": 7, "lsb": 0}]}
{"addr": "0x29", "register num": 41, "name": "ADC DATAPATH CONTROL", "reset": "0b100xxx00", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 7}, {"name": "ADC_BYPASS_FIR2X", "msb": 6, "lsb": 6}, {"name": "ADC_BYPASS_FIR4X", "msb": 5, "lsb": 5}, {"name": "RESERVED", "msb": 4, "lsb": 2}, {"name": "CH1_AVR", "msb": 1, "lsb": 1}, {"name": "MONO_MODE", "msb": 0, "lsb": 0}]}
{"addr": "0x2A", "register num": 42, "name": "ADC DC BLOCKING & SCALE CONFIG", "reset": "0b00000000", "bits": [{"name": "ADC_DATA_SCALE_CH2", "msb": 7, "lsb": 6}, {"name": "ADC_DATA_SCALE_CH1", "msb": 5, "lsb": 4}, {"name": "ADC_SELECT_DC_BLOCK_CH2", "msb": 3, "lsb": 3}, {"name": "ADC_SELECT_DC_BLOCK_CH1", "msb": 2, "lsb": 2}, {"name": "ADC_ENABLE_DC_BLOCK_CH2", "msb": 1, "lsb": 1}, {"name": "ADC_ENABLE_DC_BLOCK_CH1", "msb": 0, "lsb": 0}]}
{"addr": "0x2B", "register num": 43, "name": "ADC PEAK DETECTOR CONFIG", "reset": "0b00101000", "bits": [{"name": "ADC_LOCK_PEAK", "msb": 7, "lsb": 7}, {"name": "ADC_DECAY_RATE", "msb": 6, "lsb": 2}, {"name": "ADC_ENABLE_PEAK_DETECT_CH2", "msb": 1, "lsb": 1}, {"name": "ADC_ENABLE_PEAK_DETECT_CH1", "msb": 0, "lsb": 0}]}
{"addr": "0x2C", "register num": 44, "name": "ADC CH1 PEAK DETECTOR LEVEL", "reset": "0b11111111", "bits": [{"name": "ADC_CLIP_LEVEL_CH1", "msb": 7, "lsb": 0}]}
{"addr": "0x2D", "register num": 45, "name": "ADC CH2 PEAK DETECTOR LEVEL", "reset": "0b11111111", "bits": [{"name": "ADC_CLIP_LEVEL_CH2", "msb": 7, "lsb": 0}]}
{"addr": "0x2E", "register num": 46, "name": "ADC CH1 DC OFFSET", "reset": "0b00000000", "bits": [{"name": "ADC_CH1_DC_OFFSET", "msb": 7, "lsb": 0}]}
{"addr": "0x2F", "register num": 47, "name": "ADC CH1 DC OFFSET", "reset": "0b00000000", "bits": [{"name": "ADC_CH1_DC_OFFSET", "msb": 7, "lsb": 0}]}
{"addr": "0x30", "register num": 48, "name": "ADC CH2 DC OFFSET", "reset": "0b00000000", "bits": [{"name": "ADC_CH2_DC_OFFSET", "msb": 7, "lsb": 0}]}
{"addr": "0x31", "register num": 49, "name": "ADC CH2 DC OFFSET", "reset": "0b00000000", "bits": [{"name": "ADC_CH2_DC_OFFSET", "msb": 7, "lsb": 0}]}
{"addr": "0x32", "register num": 50, "name": "ADC CH1 VOLUME", "reset": "0b11111111", "bits": [{"name": "ADC_CH1_VOLUME", "msb": 7, "lsb": 0}]}
{"addr": "0x33", "register num": 51, "name": "ADC CH1 VOLUME", "reset": "0b00001111", "bits": [{"name": "ADC_CH1_VOLUME", "msb": 7, "lsb": 0}]}
{"addr": "0x34", "register num": 52, "name": "ADC CH2 VOLUME", "reset": "0b11111111", "bits": [{"name": "ADC_CH2_VOLUME", "msb": 7, "lsb": 0}]}
{"addr": "0x35", "register num": 53, "name": "ADC CH2 VOLUME", "reset": "0b00001111", "bits": [{"name": "ADC_CH2_VOLUME", "msb": 7, "lsb": 0}]}
{"addr": "0x36", "register num": 54, "name": "ADC VOLUME RATE", "reset": "0b00000000", "bits": [{"name": "ADC_VOLUME_RATE", "msb": 7, "lsb": 0}]}
{"addr": "0x37", "register num": 55, "name": "THD COMP C2 CH1", "reset": "0b00000000", "bits": [{"name": "THD_C2_CH1", "msb": 7, "lsb": 0}]}
{"addr": "0x38", "register num": 56, "name": "THD COMP C2 CH1", "reset": "0b00000000", "bits": [{"name": "THD_C2_CH1", "msb": 7, "lsb": 0}]}
{"addr": "0x39", "register num": 57, "name": "THD COMP C3 CH1", "reset": "0b00000000", "bits": [{"name": "THD_C3_CH1", "msb": 7, "lsb": 0}]}
{"addr": "0x3A", "register num": 58, "name": "THD COMP C3 CH1", "reset": "0b00000000", "bits": [{"name": "THD_C3_CH1", "msb": 7, "lsb": 0}]}
{"addr": "0x3B", "register num": 59, "name": "THD COMP C2 CH2", "reset": "0b00000000", "bits": [{"name": "THD_C2_CH2", "msb": 7, "lsb": 0}]}
{"addr": "0x3C", "register num": 60, "name": "THD COMP C2 CH2", "reset": "0b00000000", "bits": [{"name": "THD_C2_CH2", "msb": 7, "lsb": 0}]}
{"addr": "0x3D", "register num": 61, "name": "THD COMP C3 CH2", "reset": "0b00000000", "bits": [{"name": "THD_C3_CH2", "msb": 7, "lsb": 0}]}
{"addr": "0x3E", "register num": 62, "name": "THD COMP C3 CH2", "reset": "0b00000000", "bits": [{"name": "THD_C3_CH2", "msb": 7, "lsb": 0}]}
{"addr": "0x3F", "register num": 63, "name": "ADC 16 BIT DEPTH", "reset": "0bxxxxxx00", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 2}, {"name": "ENABLE_16BIT_CH2", "msb": 1, "lsb": 1}, {"name": "ENABLE_16BIT_CH1", "msb": 0, "lsb": 0}]}
{"addr": "0x40", "register num": 64, "name": "ADC FIR FILTER", "reset": "0b10000000", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 5}, {"name": "ADC_FILTER_SHAPE", "msb": 4, "lsb": 2}, {"name": "ENABLE_32BIT_CH2", "msb": 1, "lsb": 1}, {"name": "ENABLE_32BIT_CH1", "msb": 0, "lsb": 0}]}
{"addr": "0x41", "register num": 65, "name": "RESERVED", "reset": "", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 0}]}
{"addr": "0xC0", "register num": 192, "name": "PLL SOFT RESET", "reset": "0b00xxxxx0", "bits": [{"name": "AO_SOFT_RESET", "msb": 7, "lsb": 7}, {"name": "PLL_SOFT_RESET", "msb": 6, "lsb": 6}, {"name": "RESERVED", "msb": 5, "lsb": 1}, {"name": "PLL_CLK_PHASE", "msb": 0, "lsb": 0}]}
{"addr": "0xC1", "register num": 193, "name": "PLL CLOCK SELECT", "reset": "0b01100001", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 7}, {"name": "EN_ADC_CLK", "msb": 6, "lsb": 6}, {"name": "SEL_PLL_IN", "msb": 5, "lsb": 4}, {"name": "EN_PLL_CLKIN", "msb": 3, "lsb": 3}, {"name": "SEL_SYSCLK_IN", "msb": 2, "lsb": 1}, {"name": "RESERVED", "msb": 0, "lsb": 0}]}
{"addr": "0xC2", "register num": 194, "name": "RESERVED", "reset": "", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 0}]}
{"addr": "0xC3", "register num": 195, "name": "PLL VCO & CP CONFIG", "reset": "0b111xxx00", "bits": [{"name": "PLL_CP_BIAS_SEL", "msb": 7, "lsb": 5}, {"name": "RESERVED", "msb": 4, "lsb": 2}, {"name": "PLL_VCO_PDB", "msb": 1, "lsb": 1}, {"name": "PLL_CP_PDB", "msb": 0, "lsb": 0}]}
{"addr": "0xC4", "register num": 196, "name": "PLL VCO CONTROL", "reset": "0b011xxxxx", "bits": [{"name": "PLL_VCO_BAND_CTRL", "msb": 7, "lsb": 5}, {"name": "RESERVED", "msb": 4, "lsb": 0}]}
{"addr": "0xC5", "register num": 197, "name": "PLL FEEDBACK DIV", "reset": "0b00000000", "bits": [{"name": "PLL_CLK_FB_DIV", "msb": 7, "lsb": 0}]}
{"addr": "0xC6", "register num": 198, "name": "PLL FEEDBACK DIV", "reset": "0b00000000", "bits": [{"name": "PLL_CLK_FB_DIV", "msb": 7, "lsb": 0}]}
{"addr": "0xC7", "register num": 199, "name": "PLL FEEDBACK DIV", "reset": "0b00000000", "bits": [{"name": "PLL_CLK_FB_DIV", "msb": 7, "lsb": 0}]}
{"addr": "0xC8", "register num": 200, "name": "PLL IN & OUT DIV", "reset": "0b00000000", "bits": [{"name": "PLL_CLK_IN_DIV", "msb": 7, "lsb": 1}, {"name": "PLL_FB_DIV_LOAD", "msb": 0, "lsb": 0}]}
{"addr": "0xC9", "register num": 201, "name": "PLL IN & OUT DIV", "reset": "0b00000000", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 6}, {"name": "PLL_CLK_OUT_DIV", "msb": 5, "lsb": 2}, {"name": "PLL_CLK_IN_DIV", "msb": 1, "lsb": 0}]}
{"addr": "0xCA", "register num": 202, "name": "PLL IN & OUT DIV", "reset": "0b00001000", "bits": [{"name": "PLL_REG_PDB", "msb": 7, "lsb": 6}, {"name": "PLL_REG_BYP", "msb": 5, "lsb": 4}, {"name": "RESERVED", "msb": 3, "lsb": 3}, {"name": "PLL_CLK_OUT_DIV_PHASE_ENB", "msb": 2, "lsb": 2}, {"name": "RESERVED", "msb": 1, "lsb": 0}]}
{"addr": "0xCB", "register num": 203, "name": "PLL VREF SELECT", "reset": "0b000xxx01", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 6}, {"name": "PLL_DIG_RSTB", "msb": 5, "lsb": 5}, {"name": "RESERVED", "msb": 4, "lsb": 2}, {"name": "PLL_HVREG_VREF_SEL", "msb": 1, "lsb": 0}]}
{"addr": "0xCC", "register num": 204, "name": "PLL CONFIG", "reset": "", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 0}]}
{"addr": "0xE0", "register num": 224, "name": "READ SYSTEM REGISTER 0", "reset": "0bxxxxxxxx", "bits": [{"name": "CLIP_FLAG_CH2", "msb": 7, "lsb": 7}, {"name": "CLIP_FLAG_CH1", "msb": 6, "lsb": 6}, {"name": "RESERVED", "msb": 5, "lsb": 0}]}
{"addr": "0xE1", "register num": 225, "name": "CHIP ID", "reset": "0b10001000", "bits": [{"name": "CHIP_ID", "msb": 7, "lsb": 0}]}
{"addr": "0xE2", "register num": 226, "name": "RESERVED", "reset": "0bxxxxxxxx", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 0}]}
{"addr": "0xE3", "register num": 227, "name": "RESERVED", "reset": "", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 0}]}
{"addr": "0xE4", "register num": 228, "name": "RESERVED", "reset": "", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 0}]}
{"addr": "0xE5", "register num": 229, "name": "RESERVED", "reset": "", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 0}]}
{"addr": "0xE6", "register num": 230, "name": "RESERVED", "reset": "", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 0}]}
{"addr": "0xE7", "register num": 231, "name": "TDM VALID READ", "reset": "0bxxxxxxxx", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 6}, {"name": "TDM_VALID", "msb": 5, "lsb": 5}, {"name": "RESERVED", "msb": 4, "lsb": 0}]}
{"addr": "0xE8", "register num": 232, "name": "GPIO INPUT READ", "reset": "0bxxxxxxxx", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 5}, {"name": "GPIO5_I_R", "msb": 4, "lsb": 4}, {"name": "GPIO4_I_R", "msb": 3, "lsb": 3}, {"name": "GPIO3_I_R", "msb": 2, "lsb": 2}, {"name": "GPIO2_I_R", "msb": 1, "lsb": 1}, {"name": "GPIO1_I_R", "msb": 0, "lsb": 0}]}
{"addr": "0xE9", "register num": 233, "name": "RESERVED", "reset": "0bxxxxxxxx", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 0}]}
{"addr": "0xEA", "register num": 234, "name": "RESERVED", "reset": "0bxxxxxxxx", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 0}]}
{"addr": "0xEB", "register num": 235, "name": "RESERVED", "reset": "", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 0}]}
{"addr": "0xEC", "register num": 236, "name": "RESERVED", "reset": "", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 0}]}
{"addr": "0xED", "register num": 237, "name": "ADC PEAK CH1", "reset": "0bxxxxxxxx", "bits": [{"name": "ADC1_PEAK", "msb": 7, "lsb": 0}]}
{"addr": "0xEE", "register num": 238, "name": "ADC PEAK CH1", "reset": "0bxxxxxxxx", "bits": [{"name": "ADC1_PEAK", "msb": 7, "lsb": 0}]}
{"addr": "0xEF", "register num": 239, "name": "ADC PEAK CH2", "reset": "0bxxxxxxxx", "bits": [{"name": "ADC2_PEAK", "msb": 7, "lsb": 0}]}
{"addr": "0xF0", "register num": 240, "name": "ADC PEAK CH2", "reset": "0bxxxxxxxx", "bits": [{"name": "ADC2_PEAK", "msb": 7, "lsb": 0}]}
