// Seed: 1766787087
module module_0 (
    output id_0,
    output id_1,
    output id_2,
    output id_3,
    input logic id_4
);
  logic id_5;
  logic id_6 = id_5;
  logic id_7;
endmodule
module module_1 ();
  logic id_5;
  assign id_5 = (1);
  assign id_3 = id_4 & id_5;
  type_9(
      id_6, 1 * id_0 - id_0
  );
  logic id_7;
  assign id_0 = 1;
endmodule
