`include "include/lagartoII_const.vh"

module CtrlModule (
	input					clk_i			,
	input		`OPCODE		instruction_i	,

	output  				branch_o		,
	output  				memRead_o		,
	output  				memtoReg_o		,
	output  		[2:0]	ALUOp_o			,
	output  				memWrite_o		,
	output  				aluSrc_o		,
	output					regWrite_o 		
	);

	wire 			[7:0]	FuncCat;		

	always @(posedge clk_i) begin
		case (instruction_i)
			//7'b001 0011//OP-IMM
			7'b0110011:	FuncCat	<= 	00100010;//R-Type
			7'b1100011:	FuncCat	<= 	11110000;//Branch
			7'b0000011:	FuncCat	<= 	1x001000;//Load
			7'b0100011:	FuncCat	<= 	0x000101;//Store
			default:	FuncCat	<=	00000000;
		endcase

		aluSrc_o		<=	FuncCat[7];
		memtoReg_o		<=	FuncCat[6];
		regWrite_o		<=	FuncCat[5];
		memRead_o		<=	FuncCat[4];
		memWrite_o		<=	FuncCat[3];
		branch_o		<=	FuncCat[2];
		ALUOp_o			<=	FuncCat[1:0];
	end


endmodule