# CoE168 Exercise

*FPGA, Verilog, Vivado
