// Seed: 614422691
module module_0;
  reg id_1 = id_1 + id_1 - id_1;
  id_2 :
  assert property (@(-1'h0) 1);
  initial id_1 <= id_1;
  wire id_3;
  wire id_4, id_5;
  assign id_4 = id_4;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    output logic id_2,
    input  logic id_3,
    output logic id_4
);
  assign id_1 = id_3 - id_0 - id_0;
  id_6 :
  assert property (@(negedge 1'b0) 1) begin : LABEL_0
    if (id_0) id_2 = id_3;
    if (id_0) id_2 <= 1'b0;
    else
      @(posedge 1'b0, posedge id_6)
      if (1) id_4 = 1'd0;
      else id_4 <= id_0;
    if (-1 + id_3 <= 1 & id_3) if (-1) id_1 <= 1'b0;
  end
  assign id_1 = -1 * 1'b0;
  xnor primCall (id_1, id_3, id_6);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
