$date
	Sun Aug 09 18:47:44 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! pz8 $end
$var wire 1 " pz7 $end
$var wire 1 # pz6 $end
$var wire 1 $ pz5 $end
$var wire 1 % pz4 $end
$var wire 1 & pz3 $end
$var wire 1 ' pz2 $end
$var wire 1 ( pz1 $end
$var reg 1 ) o1 $end
$var reg 1 * o10 $end
$var reg 1 + o11 $end
$var reg 1 , o12 $end
$var reg 1 - o13 $end
$var reg 1 . o14 $end
$var reg 1 / o2 $end
$var reg 1 0 o3 $end
$var reg 1 1 o4 $end
$var reg 1 2 o5 $end
$var reg 1 3 o6 $end
$var reg 1 4 o7 $end
$var reg 1 5 o8 $end
$var reg 1 6 o9 $end
$var reg 1 7 p1 $end
$var reg 1 8 p10 $end
$var reg 1 9 p11 $end
$var reg 1 : p12 $end
$var reg 1 ; p13 $end
$var reg 1 < p14 $end
$var reg 1 = p2 $end
$var reg 1 > p3 $end
$var reg 1 ? p4 $end
$var reg 1 @ p5 $end
$var reg 1 A p6 $end
$var reg 1 B p7 $end
$var reg 1 C p8 $end
$var reg 1 D p9 $end
$scope module G1 $end
$var wire 1 7 A $end
$var wire 1 = B $end
$var wire 1 > C $end
$var wire 1 ( Y $end
$var wire 1 E n1 $end
$var wire 1 F n2 $end
$var wire 1 G n3 $end
$var wire 1 H w1 $end
$var wire 1 I w2 $end
$var wire 1 J w3 $end
$upscope $end
$scope module G2 $end
$var wire 1 ? A $end
$var wire 1 @ B $end
$var wire 1 A C $end
$var wire 1 & Y $end
$var wire 1 K n2 $end
$upscope $end
$scope module G3 $end
$var wire 1 B A $end
$var wire 1 C B $end
$var wire 1 D C $end
$var wire 1 8 D $end
$var wire 1 $ Y $end
$var wire 1 L n1 $end
$var wire 1 M n2 $end
$var wire 1 N n3 $end
$var wire 1 O n4 $end
$var wire 1 P w1 $end
$var wire 1 Q w2 $end
$var wire 1 R w3 $end
$var wire 1 S w4 $end
$var wire 1 T w5 $end
$var wire 1 U w6 $end
$var wire 1 V w7 $end
$var wire 1 W w8 $end
$upscope $end
$scope module G4 $end
$var wire 1 9 A $end
$var wire 1 : B $end
$var wire 1 ; C $end
$var wire 1 < D $end
$var wire 1 " Y $end
$var wire 1 X n3 $end
$var wire 1 Y n4 $end
$var wire 1 Z w1 $end
$var wire 1 [ w2 $end
$var wire 1 \ w3 $end
$upscope $end
$scope module L1 $end
$var wire 1 ) A $end
$var wire 1 / B $end
$var wire 1 0 C $end
$var wire 1 1 D $end
$var wire 1 ' Y $end
$upscope $end
$scope module L2 $end
$var wire 1 2 A $end
$var wire 1 3 B $end
$var wire 1 4 C $end
$var wire 1 % Y $end
$upscope $end
$scope module L3 $end
$var wire 1 5 A $end
$var wire 1 6 B $end
$var wire 1 * C $end
$var wire 1 + D $end
$var wire 1 # Y $end
$upscope $end
$scope module L4 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 . C $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
0J
0I
1H
1G
1F
1E
xD
xC
xB
xA
x@
x?
0>
0=
x<
x;
x:
x9
x8
07
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
1(
x'
x&
x%
x$
x#
x"
x!
$end
#1
0(
0H
0G
1>
#2
1(
1H
1G
0F
0>
1=
#3
0(
0H
0G
1>
#4
1(
1J
1G
1F
0E
0>
0=
17
#5
0G
1I
1>
#6
0(
0J
1G
0I
0F
0>
1=
#7
1(
0G
1I
1>
#9
1&
1K
0A
0@
0?
#10
1A
#11
0&
0K
0A
1@
#12
1A
#13
1&
1K
0A
0@
1?
#14
1A
#15
0&
0K
0A
1@
#16
1A
#17
1$
1P
1O
1N
0T
1M
0R
0V
1L
0Q
0S
0U
0W
08
0D
0C
0B
#18
0$
0P
0O
18
#19
1O
0N
08
1D
#20
1$
0O
1T
18
#21
0$
1O
1N
0T
0M
08
0D
1C
#22
1$
0O
1R
18
#23
1$
1V
1O
0R
0N
08
1D
#24
0$
0V
0O
18
#25
1O
1N
1M
0L
08
0D
0C
1B
#26
1$
0O
1S
18
#27
1$
1W
1O
0S
0N
08
1D
#28
0$
0W
0O
18
#29
1$
1Q
1O
1N
0M
08
0D
1C
#30
0$
0Q
0O
18
#31
1O
0N
08
1D
#32
1$
0O
1U
18
#33
0"
1Y
1X
0Z
0[
0\
0<
0;
0:
09
#34
0Y
1<
#35
1Y
0X
0<
1;
#36
0Y
1<
#37
1Y
1X
0<
0;
1:
#38
0Y
1<
#39
1Y
0X
0<
1;
#40
0Y
1<
#41
1"
1Z
1Y
1X
0<
0;
0:
19
#42
0"
0Z
0Y
1<
#43
1"
1Y
0X
1\
0<
1;
#44
0Y
1<
#45
1Z
1Y
1X
0\
1[
0<
0;
1:
#46
0Z
0Y
1<
#47
1Y
0X
1\
0<
1;
#48
0Y
1<
#49
1'
01
00
0/
0)
#50
0'
11
#51
01
10
#52
11
#53
01
00
1/
#54
11
#55
01
10
#56
11
#57
1'
01
00
0/
1)
#58
11
#59
01
10
#60
11
#61
1'
01
00
1/
#62
11
#63
01
10
#64
0'
11
#65
1%
04
03
02
#66
14
#67
0%
04
13
#68
1%
14
#69
04
03
12
#70
14
#71
0%
04
13
#72
1%
14
#73
0#
0+
0*
06
05
#74
1#
1+
#75
0#
0+
1*
#76
1+
#77
1#
0+
0*
16
#78
1+
#79
0+
1*
#80
1+
#81
0#
0+
0*
06
15
#82
1#
1+
#83
0#
0+
1*
#84
1#
1+
#85
0+
0*
16
#86
1+
#87
0+
1*
#88
1+
#89
1!
0.
0-
0,
#90
0!
1.
#91
1!
0.
1-
#92
1.
#93
0!
0.
0-
1,
#94
1.
#95
1!
0.
1-
#96
1.
#97
