{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1620253602215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620253602215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 05 19:26:42 2021 " "Processing started: Wed May 05 19:26:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620253602215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1620253602215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cronometro -c cronometro " "Command: quartus_map --read_settings_files=on --write_settings_files=off cronometro -c cronometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1620253602216 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1620253602884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/conta4/conta4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/conta4/conta4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta4-hardware " "Found design unit 1: conta4-hardware" {  } { { "../conta4/conta4.vhd" "" { Text "C:/altera/conta4/conta4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620253603681 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta4 " "Found entity 1: conta4" {  } { { "../conta4/conta4.vhd" "" { Text "C:/altera/conta4/conta4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620253603681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620253603681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/conta59/conta59.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/conta59/conta59.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta59-X " "Found design unit 1: conta59-X" {  } { { "../conta59/conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620253603685 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta59 " "Found entity 1: conta59" {  } { { "../conta59/conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620253603685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620253603685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/conta99/conta99.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/conta99/conta99.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta99-X " "Found design unit 1: conta99-X" {  } { { "../conta99/conta99.vhd" "" { Text "C:/altera/conta99/conta99.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620253603690 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta99 " "Found entity 1: conta99" {  } { { "../conta99/conta99.vhd" "" { Text "C:/altera/conta99/conta99.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620253603690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620253603690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cronometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cronometro-X " "Found design unit 1: cronometro-X" {  } { { "cronometro.vhd" "" { Text "C:/altera/cronometro/cronometro.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620253603695 ""} { "Info" "ISGN_ENTITY_NAME" "1 cronometro " "Found entity 1: cronometro" {  } { { "cronometro.vhd" "" { Text "C:/altera/cronometro/cronometro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620253603695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620253603695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cronometro_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cronometro_tb-X " "Found design unit 1: cronometro_tb-X" {  } { { "cronometro_tb.vhd" "" { Text "C:/altera/cronometro/cronometro_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620253603699 ""} { "Info" "ISGN_ENTITY_NAME" "1 cronometro_tb " "Found entity 1: cronometro_tb" {  } { { "cronometro_tb.vhd" "" { Text "C:/altera/cronometro/cronometro_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620253603699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620253603699 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cronometro " "Elaborating entity \"cronometro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1620253603761 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CenOut cronometro.vhd(67) " "VHDL Process Statement warning at cronometro.vhd(67): signal \"CenOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cronometro.vhd" "" { Text "C:/altera/cronometro/cronometro.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620253603767 "|cronometro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B1 cronometro.vhd(73) " "VHDL Process Statement warning at cronometro.vhd(73): signal \"B1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cronometro.vhd" "" { Text "C:/altera/cronometro/cronometro.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620253603768 "|cronometro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B2 cronometro.vhd(75) " "VHDL Process Statement warning at cronometro.vhd(75): signal \"B2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cronometro.vhd" "" { Text "C:/altera/cronometro/cronometro.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620253603768 "|cronometro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conta99 conta99:centesimos " "Elaborating entity \"conta99\" for hierarchy \"conta99:centesimos\"" {  } { { "cronometro.vhd" "centesimos" { Text "C:/altera/cronometro/cronometro.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620253603795 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UniLoad conta99.vhd(28) " "VHDL Signal Declaration warning at conta99.vhd(28): used implicit default value for signal \"UniLoad\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../conta99/conta99.vhd" "" { Text "C:/altera/conta99/conta99.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1620253603798 "|cronometro|conta99:centesimos"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DezLoad conta99.vhd(28) " "VHDL Signal Declaration warning at conta99.vhd(28): used implicit default value for signal \"DezLoad\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../conta99/conta99.vhd" "" { Text "C:/altera/conta99/conta99.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1620253603798 "|cronometro|conta99:centesimos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DezOut conta99.vhd(58) " "VHDL Process Statement warning at conta99.vhd(58): signal \"DezOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../conta99/conta99.vhd" "" { Text "C:/altera/conta99/conta99.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620253603798 "|cronometro|conta99:centesimos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "UniOut conta99.vhd(58) " "VHDL Process Statement warning at conta99.vhd(58): signal \"UniOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../conta99/conta99.vhd" "" { Text "C:/altera/conta99/conta99.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620253603798 "|cronometro|conta99:centesimos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "UniOut conta99.vhd(61) " "VHDL Process Statement warning at conta99.vhd(61): signal \"UniOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../conta99/conta99.vhd" "" { Text "C:/altera/conta99/conta99.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620253603798 "|cronometro|conta99:centesimos"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CleaR2 conta99.vhd(56) " "VHDL Process Statement warning at conta99.vhd(56): inferring latch(es) for signal or variable \"CleaR2\", which holds its previous value in one or more paths through the process" {  } { { "../conta99/conta99.vhd" "" { Text "C:/altera/conta99/conta99.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1620253603799 "|cronometro|conta99:centesimos"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CarrY conta99.vhd(56) " "VHDL Process Statement warning at conta99.vhd(56): inferring latch(es) for signal or variable \"CarrY\", which holds its previous value in one or more paths through the process" {  } { { "../conta99/conta99.vhd" "" { Text "C:/altera/conta99/conta99.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1620253603799 "|cronometro|conta99:centesimos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CarrY conta99.vhd(56) " "Inferred latch for \"CarrY\" at conta99.vhd(56)" {  } { { "../conta99/conta99.vhd" "" { Text "C:/altera/conta99/conta99.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620253603799 "|cronometro|conta99:centesimos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CleaR2 conta99.vhd(56) " "Inferred latch for \"CleaR2\" at conta99.vhd(56)" {  } { { "../conta99/conta99.vhd" "" { Text "C:/altera/conta99/conta99.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620253603801 "|cronometro|conta99:centesimos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conta4 conta99:centesimos\|conta4:unidade " "Elaborating entity \"conta4\" for hierarchy \"conta99:centesimos\|conta4:unidade\"" {  } { { "../conta99/conta99.vhd" "unidade" { Text "C:/altera/conta99/conta99.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620253603804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conta59 conta59:segundos " "Elaborating entity \"conta59\" for hierarchy \"conta59:segundos\"" {  } { { "cronometro.vhd" "segundos" { Text "C:/altera/cronometro/cronometro.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620253603820 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UniLoad conta59.vhd(29) " "VHDL Signal Declaration warning at conta59.vhd(29): used implicit default value for signal \"UniLoad\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../conta59/conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1620253603821 "|cronometro|conta59:segundos"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DezLoad conta59.vhd(29) " "VHDL Signal Declaration warning at conta59.vhd(29): used implicit default value for signal \"DezLoad\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../conta59/conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1620253603821 "|cronometro|conta59:segundos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DezOut conta59.vhd(59) " "VHDL Process Statement warning at conta59.vhd(59): signal \"DezOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../conta59/conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620253603822 "|cronometro|conta59:segundos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "UniOut conta59.vhd(59) " "VHDL Process Statement warning at conta59.vhd(59): signal \"UniOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../conta59/conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620253603822 "|cronometro|conta59:segundos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NOV9 conta59.vhd(59) " "VHDL Process Statement warning at conta59.vhd(59): signal \"NOV9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../conta59/conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620253603822 "|cronometro|conta59:segundos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "UniOut conta59.vhd(62) " "VHDL Process Statement warning at conta59.vhd(62): signal \"UniOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../conta59/conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620253603822 "|cronometro|conta59:segundos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NOV9 conta59.vhd(62) " "VHDL Process Statement warning at conta59.vhd(62): signal \"NOV9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../conta59/conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620253603823 "|cronometro|conta59:segundos"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CleaR2 conta59.vhd(57) " "VHDL Process Statement warning at conta59.vhd(57): inferring latch(es) for signal or variable \"CleaR2\", which holds its previous value in one or more paths through the process" {  } { { "../conta59/conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1620253603823 "|cronometro|conta59:segundos"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CarrY conta59.vhd(57) " "VHDL Process Statement warning at conta59.vhd(57): inferring latch(es) for signal or variable \"CarrY\", which holds its previous value in one or more paths through the process" {  } { { "../conta59/conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1620253603823 "|cronometro|conta59:segundos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CarrY conta59.vhd(57) " "Inferred latch for \"CarrY\" at conta59.vhd(57)" {  } { { "../conta59/conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620253603827 "|cronometro|conta59:segundos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CleaR2 conta59.vhd(57) " "Inferred latch for \"CleaR2\" at conta59.vhd(57)" {  } { { "../conta59/conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620253603827 "|cronometro|conta59:segundos"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conta99:centesimos\|CarrY " "Latch conta99:centesimos\|CarrY has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA conta99:centesimos\|conta4:unidade\|CONT\[3\] " "Ports D and ENA on the latch are fed by the same signal conta99:centesimos\|conta4:unidade\|CONT\[3\]" {  } { { "../conta4/conta4.vhd" "" { Text "C:/altera/conta4/conta4.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620253604727 ""}  } { { "../conta99/conta99.vhd" "" { Text "C:/altera/conta99/conta99.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620253604727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conta59:segundos\|CarrY " "Latch conta59:segundos\|CarrY has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA conta99:centesimos\|conta4:unidade\|CONT\[3\] " "Ports D and ENA on the latch are fed by the same signal conta99:centesimos\|conta4:unidade\|CONT\[3\]" {  } { { "../conta4/conta4.vhd" "" { Text "C:/altera/conta4/conta4.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620253604727 ""}  } { { "../conta59/conta59.vhd" "" { Text "C:/altera/conta59/conta59.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620253604727 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1620253605027 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1620253605452 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620253605452 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1620253605532 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1620253605532 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1620253605532 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1620253605532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620253605583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 05 19:26:45 2021 " "Processing ended: Wed May 05 19:26:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620253605583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620253605583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620253605583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620253605583 ""}
