-- Project:   C:\Users\Hans Susilo\Documents\smc\Frog Leg Jacobian QUADRUPED\Design02.cydsn\Design02.cyprj
-- Generated: 02/18/2015 20:05:54
-- 

ENTITY Design02 IS
    PORT(
        Enable_1(0)_PAD : OUT std_ulogic;
        Enable_2(0)_PAD : OUT std_ulogic;
        Enable_3(0)_PAD : OUT std_ulogic;
        Enable_4(0)_PAD : OUT std_ulogic;
        Enable_5(0)_PAD : OUT std_ulogic;
        Enable_6(0)_PAD : OUT std_ulogic;
        Enable_7(0)_PAD : OUT std_ulogic;
        Enable_8(0)_PAD : OUT std_ulogic;
        Encoder_1_A(0)_PAD : IN std_ulogic;
        Encoder_1_B(0)_PAD : IN std_ulogic;
        Encoder_2_A(0)_PAD : IN std_ulogic;
        Encoder_2_B(0)_PAD : IN std_ulogic;
        Encoder_3_A(0)_PAD : IN std_ulogic;
        Encoder_3_B(0)_PAD : IN std_ulogic;
        Encoder_4_A(0)_PAD : IN std_ulogic;
        Encoder_4_B(0)_PAD : IN std_ulogic;
        Encoder_5_A(0)_PAD : IN std_ulogic;
        Encoder_5_B(0)_PAD : IN std_ulogic;
        Encoder_6_A(0)_PAD : IN std_ulogic;
        Encoder_6_B(0)_PAD : IN std_ulogic;
        Encoder_7_A(0)_PAD : IN std_ulogic;
        Encoder_7_B(0)_PAD : IN std_ulogic;
        Encoder_8_A(0)_PAD : IN std_ulogic;
        Encoder_8_B(0)_PAD : IN std_ulogic;
        LED1(0)_PAD : OUT std_ulogic;
        LED2(0)_PAD : OUT std_ulogic;
        LED3(0)_PAD : OUT std_ulogic;
        LED4(0)_PAD : OUT std_ulogic;
        LED5(0)_PAD : OUT std_ulogic;
        MotorPWM_1(0)_PAD : OUT std_ulogic;
        MotorPWM_2(0)_PAD : OUT std_ulogic;
        MotorPWM_3(0)_PAD : OUT std_ulogic;
        MotorPWM_4(0)_PAD : OUT std_ulogic;
        MotorPWM_5(0)_PAD : OUT std_ulogic;
        MotorPWM_6(0)_PAD : OUT std_ulogic;
        MotorPWM_7(0)_PAD : OUT std_ulogic;
        MotorPWM_8(0)_PAD : OUT std_ulogic;
        Rx_1(0)_PAD : IN std_ulogic;
        Rx_2(0)_PAD : IN std_ulogic;
        Tx_1(0)_PAD : OUT std_ulogic;
        ePin(0)_PAD : IN std_ulogic;
        foot12(0)_PAD : IN std_ulogic;
        foot34(0)_PAD : IN std_ulogic;
        foot56(0)_PAD : IN std_ulogic;
        foot78(0)_PAD : IN std_ulogic;
        pinA(0)_PAD : OUT std_ulogic;
        startPin(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_Vio1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vusb OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vddd OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vio3 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vdda OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vio0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vio2 OF __DEFAULT__ : ENTITY IS 5e0;
END Design02;

ARCHITECTURE __DEFAULT__ OF Design02 IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Enable_1(0)__PA : bit;
    SIGNAL Enable_2(0)__PA : bit;
    SIGNAL Enable_3(0)__PA : bit;
    SIGNAL Enable_4(0)__PA : bit;
    SIGNAL Enable_5(0)__PA : bit;
    SIGNAL Enable_6(0)__PA : bit;
    SIGNAL Enable_7(0)__PA : bit;
    SIGNAL Enable_8(0)__PA : bit;
    SIGNAL Encoder_1_A(0)__PA : bit;
    SIGNAL Encoder_1_B(0)__PA : bit;
    SIGNAL Encoder_2_A(0)__PA : bit;
    SIGNAL Encoder_2_B(0)__PA : bit;
    SIGNAL Encoder_3_A(0)__PA : bit;
    SIGNAL Encoder_3_B(0)__PA : bit;
    SIGNAL Encoder_4_A(0)__PA : bit;
    SIGNAL Encoder_4_B(0)__PA : bit;
    SIGNAL Encoder_5_A(0)__PA : bit;
    SIGNAL Encoder_5_B(0)__PA : bit;
    SIGNAL Encoder_6_A(0)__PA : bit;
    SIGNAL Encoder_6_B(0)__PA : bit;
    SIGNAL Encoder_7_A(0)__PA : bit;
    SIGNAL Encoder_7_B(0)__PA : bit;
    SIGNAL Encoder_8_A(0)__PA : bit;
    SIGNAL Encoder_8_B(0)__PA : bit;
    SIGNAL LED1(0)__PA : bit;
    SIGNAL LED2(0)__PA : bit;
    SIGNAL LED3(0)__PA : bit;
    SIGNAL LED4(0)__PA : bit;
    SIGNAL LED5(0)__PA : bit;
    SIGNAL MODIN3_0 : bit;
    ATTRIBUTE placement_force OF MODIN3_0 : SIGNAL IS "U(3,2,B)1";
    SIGNAL MODIN3_1 : bit;
    ATTRIBUTE placement_force OF MODIN3_1 : SIGNAL IS "U(3,2,B)0";
    SIGNAL MODIN6_3 : bit;
    SIGNAL MODIN6_4 : bit;
    SIGNAL MODIN6_5 : bit;
    SIGNAL MODIN6_6 : bit;
    SIGNAL MotorPWM_1(0)__PA : bit;
    SIGNAL MotorPWM_2(0)__PA : bit;
    SIGNAL MotorPWM_3(0)__PA : bit;
    SIGNAL MotorPWM_4(0)__PA : bit;
    SIGNAL MotorPWM_5(0)__PA : bit;
    SIGNAL MotorPWM_6(0)__PA : bit;
    SIGNAL MotorPWM_7(0)__PA : bit;
    SIGNAL MotorPWM_8(0)__PA : bit;
    SIGNAL Net_140 : bit;
    SIGNAL Net_158 : bit;
    ATTRIBUTE placement_force OF Net_158 : SIGNAL IS "U(3,2,B)2";
    SIGNAL Net_163 : bit;
    SIGNAL Net_163_SYNCOUT : bit;
    SIGNAL Net_193 : bit;
    SIGNAL Net_200 : bit;
    ATTRIBUTE global_signal OF Net_200 : SIGNAL IS true;
    SIGNAL Net_200_local : bit;
    SIGNAL Net_349 : bit;
    ATTRIBUTE placement_force OF Net_349 : SIGNAL IS "U(2,1,B)1";
    SIGNAL Net_350 : bit;
    ATTRIBUTE placement_force OF Net_350 : SIGNAL IS "U(3,2,A)0";
    SIGNAL Net_460 : bit;
    SIGNAL Net_460_SYNCOUT : bit;
    SIGNAL Net_462 : bit;
    SIGNAL Net_474 : bit;
    ATTRIBUTE global_signal OF Net_474 : SIGNAL IS true;
    SIGNAL Net_474_local : bit;
    SIGNAL Net_503 : bit;
    ATTRIBUTE placement_force OF Net_503 : SIGNAL IS "U(2,5,A)0";
    SIGNAL Net_504 : bit;
    ATTRIBUTE placement_force OF Net_504 : SIGNAL IS "U(2,3,B)1";
    SIGNAL Net_525 : bit;
    ATTRIBUTE global_signal OF Net_525 : SIGNAL IS true;
    SIGNAL Net_525_local : bit;
    SIGNAL Net_548 : bit;
    ATTRIBUTE placement_force OF Net_548 : SIGNAL IS "U(0,5,B)1";
    SIGNAL Net_549 : bit;
    ATTRIBUTE placement_force OF Net_549 : SIGNAL IS "U(0,5,A)0";
    SIGNAL Net_605 : bit;
    SIGNAL Net_605_SYNCOUT : bit;
    SIGNAL Net_606 : bit;
    SIGNAL Net_606_SYNCOUT : bit;
    SIGNAL Net_608 : bit;
    SIGNAL Net_608_SYNCOUT : bit;
    SIGNAL Net_609 : bit;
    SIGNAL Net_609_SYNCOUT : bit;
    SIGNAL Net_623 : bit;
    SIGNAL Net_623_SYNCOUT : bit;
    SIGNAL Net_624 : bit;
    SIGNAL Net_624_SYNCOUT : bit;
    SIGNAL Net_638 : bit;
    SIGNAL Net_638_SYNCOUT : bit;
    SIGNAL Net_639 : bit;
    SIGNAL Net_639_SYNCOUT : bit;
    SIGNAL Net_653 : bit;
    SIGNAL Net_653_SYNCOUT : bit;
    SIGNAL Net_654 : bit;
    SIGNAL Net_654_SYNCOUT : bit;
    SIGNAL Net_668 : bit;
    SIGNAL Net_668_SYNCOUT : bit;
    SIGNAL Net_669 : bit;
    SIGNAL Net_669_SYNCOUT : bit;
    SIGNAL Net_683 : bit;
    SIGNAL Net_683_SYNCOUT : bit;
    SIGNAL Net_684 : bit;
    SIGNAL Net_684_SYNCOUT : bit;
    SIGNAL Net_698 : bit;
    SIGNAL Net_698_SYNCOUT : bit;
    SIGNAL Net_699 : bit;
    SIGNAL Net_699_SYNCOUT : bit;
    SIGNAL Net_766 : bit;
    SIGNAL Net_780 : bit;
    SIGNAL Net_812 : bit;
    ATTRIBUTE global_signal OF Net_812 : SIGNAL IS true;
    SIGNAL Net_812_local : bit;
    SIGNAL Rx_1(0)__PA : bit;
    SIGNAL Rx_2(0)__PA : bit;
    SIGNAL Tx_1(0)__PA : bit;
    SIGNAL \Counter_1:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Counter_1:CounterUDB:control_0\ : bit;
    SIGNAL \Counter_1:CounterUDB:control_1\ : bit;
    SIGNAL \Counter_1:CounterUDB:control_2\ : bit;
    SIGNAL \Counter_1:CounterUDB:control_3\ : bit;
    SIGNAL \Counter_1:CounterUDB:control_4\ : bit;
    SIGNAL \Counter_1:CounterUDB:control_5\ : bit;
    SIGNAL \Counter_1:CounterUDB:control_6\ : bit;
    SIGNAL \Counter_1:CounterUDB:control_7\ : bit;
    SIGNAL \Counter_1:CounterUDB:count_down\ : bit;
    ATTRIBUTE placement_force OF \Counter_1:CounterUDB:count_down\ : SIGNAL IS "U(3,5,A)3";
    SIGNAL \Counter_1:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Counter_1:CounterUDB:count_enable\ : SIGNAL IS "U(3,4,A)3";
    SIGNAL \Counter_1:CounterUDB:count_up\ : bit;
    ATTRIBUTE placement_force OF \Counter_1:CounterUDB:count_up\ : SIGNAL IS "U(3,5,A)0";
    SIGNAL \Counter_1:CounterUDB:dp_dir\ : bit;
    ATTRIBUTE placement_force OF \Counter_1:CounterUDB:dp_dir\ : SIGNAL IS "U(3,5,A)2";
    SIGNAL \Counter_1:CounterUDB:dwncnt_stored\ : bit;
    ATTRIBUTE placement_force OF \Counter_1:CounterUDB:dwncnt_stored\ : SIGNAL IS "U(3,5,A)1";
    SIGNAL \Counter_1:CounterUDB:overflow\ : bit;
    SIGNAL \Counter_1:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_1:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(2,4,B)1";
    SIGNAL \Counter_1:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Counter_1:CounterUDB:prevCompare\ : SIGNAL IS "U(2,5,B)1";
    SIGNAL \Counter_1:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \Counter_1:CounterUDB:reload\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \Counter_2:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Counter_1:CounterUDB:status_0\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \Counter_1:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Counter_1:CounterUDB:status_2\ : SIGNAL IS "U(2,4,B)2";
    SIGNAL \Counter_1:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \Counter_1:CounterUDB:status_3\ : SIGNAL IS "U(3,4,B)1";
    SIGNAL \Counter_1:CounterUDB:status_5\ : bit;
    SIGNAL \Counter_1:CounterUDB:status_6\ : bit;
    SIGNAL \Counter_1:CounterUDB:underflow\ : bit;
    SIGNAL \Counter_1:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_1:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(2,4,B)3";
    SIGNAL \Counter_1:CounterUDB:upcnt_stored\ : bit;
    ATTRIBUTE placement_force OF \Counter_1:CounterUDB:upcnt_stored\ : SIGNAL IS "U(3,5,B)3";
    SIGNAL \Counter_2:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Counter_2:CounterUDB:control_0\ : bit;
    SIGNAL \Counter_2:CounterUDB:control_1\ : bit;
    SIGNAL \Counter_2:CounterUDB:control_2\ : bit;
    SIGNAL \Counter_2:CounterUDB:control_3\ : bit;
    SIGNAL \Counter_2:CounterUDB:control_4\ : bit;
    SIGNAL \Counter_2:CounterUDB:control_5\ : bit;
    SIGNAL \Counter_2:CounterUDB:control_6\ : bit;
    SIGNAL \Counter_2:CounterUDB:control_7\ : bit;
    SIGNAL \Counter_2:CounterUDB:count_down\ : bit;
    ATTRIBUTE placement_force OF \Counter_2:CounterUDB:count_down\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \Counter_2:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Counter_2:CounterUDB:count_enable\ : SIGNAL IS "U(1,2,B)3";
    SIGNAL \Counter_2:CounterUDB:count_up\ : bit;
    ATTRIBUTE placement_force OF \Counter_2:CounterUDB:count_up\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \Counter_2:CounterUDB:dp_dir\ : bit;
    ATTRIBUTE placement_force OF \Counter_2:CounterUDB:dp_dir\ : SIGNAL IS "U(1,2,B)2";
    SIGNAL \Counter_2:CounterUDB:dwncnt_stored\ : bit;
    ATTRIBUTE placement_force OF \Counter_2:CounterUDB:dwncnt_stored\ : SIGNAL IS "U(1,2,A)2";
    SIGNAL \Counter_2:CounterUDB:overflow\ : bit;
    SIGNAL \Counter_2:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_2:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \Counter_2:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Counter_2:CounterUDB:prevCompare\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \Counter_2:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \Counter_2:CounterUDB:reload\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \Counter_3:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Counter_2:CounterUDB:status_0\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \Counter_2:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Counter_2:CounterUDB:status_2\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \Counter_2:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \Counter_2:CounterUDB:status_3\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \Counter_2:CounterUDB:status_5\ : bit;
    SIGNAL \Counter_2:CounterUDB:status_6\ : bit;
    SIGNAL \Counter_2:CounterUDB:underflow\ : bit;
    SIGNAL \Counter_2:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_2:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(0,2,B)3";
    SIGNAL \Counter_2:CounterUDB:upcnt_stored\ : bit;
    ATTRIBUTE placement_force OF \Counter_2:CounterUDB:upcnt_stored\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \Counter_3:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Counter_3:CounterUDB:control_0\ : bit;
    SIGNAL \Counter_3:CounterUDB:control_1\ : bit;
    SIGNAL \Counter_3:CounterUDB:control_2\ : bit;
    SIGNAL \Counter_3:CounterUDB:control_3\ : bit;
    SIGNAL \Counter_3:CounterUDB:control_4\ : bit;
    SIGNAL \Counter_3:CounterUDB:control_5\ : bit;
    SIGNAL \Counter_3:CounterUDB:control_6\ : bit;
    SIGNAL \Counter_3:CounterUDB:control_7\ : bit;
    SIGNAL \Counter_3:CounterUDB:count_down\ : bit;
    ATTRIBUTE placement_force OF \Counter_3:CounterUDB:count_down\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \Counter_3:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Counter_3:CounterUDB:count_enable\ : SIGNAL IS "U(3,1,A)2";
    SIGNAL \Counter_3:CounterUDB:count_up\ : bit;
    ATTRIBUTE placement_force OF \Counter_3:CounterUDB:count_up\ : SIGNAL IS "U(3,1,A)3";
    SIGNAL \Counter_3:CounterUDB:dp_dir\ : bit;
    ATTRIBUTE placement_force OF \Counter_3:CounterUDB:dp_dir\ : SIGNAL IS "U(3,1,B)2";
    SIGNAL \Counter_3:CounterUDB:dwncnt_stored\ : bit;
    ATTRIBUTE placement_force OF \Counter_3:CounterUDB:dwncnt_stored\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \Counter_3:CounterUDB:overflow\ : bit;
    SIGNAL \Counter_3:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_3:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \Counter_3:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Counter_3:CounterUDB:prevCompare\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \Counter_3:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \Counter_3:CounterUDB:reload\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \Counter_4:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Counter_3:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Counter_3:CounterUDB:status_0\ : SIGNAL IS "U(1,1,B)3";
    SIGNAL \Counter_3:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Counter_3:CounterUDB:status_2\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \Counter_3:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \Counter_3:CounterUDB:status_3\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \Counter_3:CounterUDB:status_5\ : bit;
    SIGNAL \Counter_3:CounterUDB:status_6\ : bit;
    SIGNAL \Counter_3:CounterUDB:underflow\ : bit;
    SIGNAL \Counter_3:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_3:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(2,1,A)3";
    SIGNAL \Counter_3:CounterUDB:upcnt_stored\ : bit;
    ATTRIBUTE placement_force OF \Counter_3:CounterUDB:upcnt_stored\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \Counter_4:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Counter_4:CounterUDB:control_0\ : bit;
    SIGNAL \Counter_4:CounterUDB:control_1\ : bit;
    SIGNAL \Counter_4:CounterUDB:control_2\ : bit;
    SIGNAL \Counter_4:CounterUDB:control_3\ : bit;
    SIGNAL \Counter_4:CounterUDB:control_4\ : bit;
    SIGNAL \Counter_4:CounterUDB:control_5\ : bit;
    SIGNAL \Counter_4:CounterUDB:control_6\ : bit;
    SIGNAL \Counter_4:CounterUDB:control_7\ : bit;
    SIGNAL \Counter_4:CounterUDB:count_down\ : bit;
    ATTRIBUTE placement_force OF \Counter_4:CounterUDB:count_down\ : SIGNAL IS "U(3,0,B)2";
    SIGNAL \Counter_4:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Counter_4:CounterUDB:count_enable\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \Counter_4:CounterUDB:count_up\ : bit;
    ATTRIBUTE placement_force OF \Counter_4:CounterUDB:count_up\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \Counter_4:CounterUDB:dp_dir\ : bit;
    ATTRIBUTE placement_force OF \Counter_4:CounterUDB:dp_dir\ : SIGNAL IS "U(3,0,A)3";
    SIGNAL \Counter_4:CounterUDB:dwncnt_stored\ : bit;
    ATTRIBUTE placement_force OF \Counter_4:CounterUDB:dwncnt_stored\ : SIGNAL IS "U(3,0,B)1";
    SIGNAL \Counter_4:CounterUDB:overflow\ : bit;
    SIGNAL \Counter_4:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_4:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(2,0,B)1";
    SIGNAL \Counter_4:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Counter_4:CounterUDB:prevCompare\ : SIGNAL IS "U(3,1,A)1";
    SIGNAL \Counter_4:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \Counter_4:CounterUDB:reload\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \Counter_5:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Counter_4:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Counter_4:CounterUDB:status_0\ : SIGNAL IS "U(3,0,A)2";
    SIGNAL \Counter_4:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Counter_4:CounterUDB:status_2\ : SIGNAL IS "U(2,0,B)2";
    SIGNAL \Counter_4:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \Counter_4:CounterUDB:status_3\ : SIGNAL IS "U(2,0,A)2";
    SIGNAL \Counter_4:CounterUDB:status_5\ : bit;
    SIGNAL \Counter_4:CounterUDB:status_6\ : bit;
    SIGNAL \Counter_4:CounterUDB:underflow\ : bit;
    SIGNAL \Counter_4:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_4:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(2,0,A)3";
    SIGNAL \Counter_4:CounterUDB:upcnt_stored\ : bit;
    ATTRIBUTE placement_force OF \Counter_4:CounterUDB:upcnt_stored\ : SIGNAL IS "U(3,0,B)3";
    SIGNAL \Counter_5:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Counter_5:CounterUDB:control_0\ : bit;
    SIGNAL \Counter_5:CounterUDB:control_1\ : bit;
    SIGNAL \Counter_5:CounterUDB:control_2\ : bit;
    SIGNAL \Counter_5:CounterUDB:control_3\ : bit;
    SIGNAL \Counter_5:CounterUDB:control_4\ : bit;
    SIGNAL \Counter_5:CounterUDB:control_5\ : bit;
    SIGNAL \Counter_5:CounterUDB:control_6\ : bit;
    SIGNAL \Counter_5:CounterUDB:control_7\ : bit;
    SIGNAL \Counter_5:CounterUDB:count_down\ : bit;
    ATTRIBUTE placement_force OF \Counter_5:CounterUDB:count_down\ : SIGNAL IS "U(0,3,A)0";
    SIGNAL \Counter_5:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Counter_5:CounterUDB:count_enable\ : SIGNAL IS "U(0,3,B)1";
    SIGNAL \Counter_5:CounterUDB:count_up\ : bit;
    ATTRIBUTE placement_force OF \Counter_5:CounterUDB:count_up\ : SIGNAL IS "U(0,3,A)2";
    SIGNAL \Counter_5:CounterUDB:dp_dir\ : bit;
    ATTRIBUTE placement_force OF \Counter_5:CounterUDB:dp_dir\ : SIGNAL IS "U(0,3,A)3";
    SIGNAL \Counter_5:CounterUDB:dwncnt_stored\ : bit;
    ATTRIBUTE placement_force OF \Counter_5:CounterUDB:dwncnt_stored\ : SIGNAL IS "U(0,3,A)1";
    SIGNAL \Counter_5:CounterUDB:overflow\ : bit;
    SIGNAL \Counter_5:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_5:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(0,0,A)3";
    SIGNAL \Counter_5:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Counter_5:CounterUDB:prevCompare\ : SIGNAL IS "U(0,2,A)2";
    SIGNAL \Counter_5:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \Counter_5:CounterUDB:reload\ : SIGNAL IS "U(0,3,B)3";
    SIGNAL \Counter_6:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Counter_5:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Counter_5:CounterUDB:status_0\ : SIGNAL IS "U(0,2,A)3";
    SIGNAL \Counter_5:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Counter_5:CounterUDB:status_2\ : SIGNAL IS "U(0,0,A)1";
    SIGNAL \Counter_5:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \Counter_5:CounterUDB:status_3\ : SIGNAL IS "U(0,1,A)2";
    SIGNAL \Counter_5:CounterUDB:status_5\ : bit;
    SIGNAL \Counter_5:CounterUDB:status_6\ : bit;
    SIGNAL \Counter_5:CounterUDB:underflow\ : bit;
    SIGNAL \Counter_5:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_5:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(0,1,A)3";
    SIGNAL \Counter_5:CounterUDB:upcnt_stored\ : bit;
    ATTRIBUTE placement_force OF \Counter_5:CounterUDB:upcnt_stored\ : SIGNAL IS "U(0,3,B)0";
    SIGNAL \Counter_6:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Counter_6:CounterUDB:control_0\ : bit;
    SIGNAL \Counter_6:CounterUDB:control_1\ : bit;
    SIGNAL \Counter_6:CounterUDB:control_2\ : bit;
    SIGNAL \Counter_6:CounterUDB:control_3\ : bit;
    SIGNAL \Counter_6:CounterUDB:control_4\ : bit;
    SIGNAL \Counter_6:CounterUDB:control_5\ : bit;
    SIGNAL \Counter_6:CounterUDB:control_6\ : bit;
    SIGNAL \Counter_6:CounterUDB:control_7\ : bit;
    SIGNAL \Counter_6:CounterUDB:count_down\ : bit;
    ATTRIBUTE placement_force OF \Counter_6:CounterUDB:count_down\ : SIGNAL IS "U(1,0,B)3";
    SIGNAL \Counter_6:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Counter_6:CounterUDB:count_enable\ : SIGNAL IS "U(1,0,A)3";
    SIGNAL \Counter_6:CounterUDB:count_up\ : bit;
    ATTRIBUTE placement_force OF \Counter_6:CounterUDB:count_up\ : SIGNAL IS "U(1,0,B)2";
    SIGNAL \Counter_6:CounterUDB:dp_dir\ : bit;
    ATTRIBUTE placement_force OF \Counter_6:CounterUDB:dp_dir\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \Counter_6:CounterUDB:dwncnt_stored\ : bit;
    ATTRIBUTE placement_force OF \Counter_6:CounterUDB:dwncnt_stored\ : SIGNAL IS "U(1,1,A)3";
    SIGNAL \Counter_6:CounterUDB:overflow\ : bit;
    SIGNAL \Counter_6:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_6:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \Counter_6:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Counter_6:CounterUDB:prevCompare\ : SIGNAL IS "U(0,0,A)2";
    SIGNAL \Counter_6:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \Counter_6:CounterUDB:reload\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \Counter_7:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Counter_6:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Counter_6:CounterUDB:status_0\ : SIGNAL IS "U(0,0,A)0";
    SIGNAL \Counter_6:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Counter_6:CounterUDB:status_2\ : SIGNAL IS "U(1,0,A)2";
    SIGNAL \Counter_6:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \Counter_6:CounterUDB:status_3\ : SIGNAL IS "U(1,1,A)2";
    SIGNAL \Counter_6:CounterUDB:status_5\ : bit;
    SIGNAL \Counter_6:CounterUDB:status_6\ : bit;
    SIGNAL \Counter_6:CounterUDB:underflow\ : bit;
    SIGNAL \Counter_6:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_6:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(1,2,A)3";
    SIGNAL \Counter_6:CounterUDB:upcnt_stored\ : bit;
    ATTRIBUTE placement_force OF \Counter_6:CounterUDB:upcnt_stored\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \Counter_7:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Counter_7:CounterUDB:control_0\ : bit;
    SIGNAL \Counter_7:CounterUDB:control_1\ : bit;
    SIGNAL \Counter_7:CounterUDB:control_2\ : bit;
    SIGNAL \Counter_7:CounterUDB:control_3\ : bit;
    SIGNAL \Counter_7:CounterUDB:control_4\ : bit;
    SIGNAL \Counter_7:CounterUDB:control_5\ : bit;
    SIGNAL \Counter_7:CounterUDB:control_6\ : bit;
    SIGNAL \Counter_7:CounterUDB:control_7\ : bit;
    SIGNAL \Counter_7:CounterUDB:count_down\ : bit;
    ATTRIBUTE placement_force OF \Counter_7:CounterUDB:count_down\ : SIGNAL IS "U(0,1,B)3";
    SIGNAL \Counter_7:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Counter_7:CounterUDB:count_enable\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \Counter_7:CounterUDB:count_up\ : bit;
    ATTRIBUTE placement_force OF \Counter_7:CounterUDB:count_up\ : SIGNAL IS "U(0,1,B)1";
    SIGNAL \Counter_7:CounterUDB:dp_dir\ : bit;
    ATTRIBUTE placement_force OF \Counter_7:CounterUDB:dp_dir\ : SIGNAL IS "U(0,1,B)2";
    SIGNAL \Counter_7:CounterUDB:dwncnt_stored\ : bit;
    ATTRIBUTE placement_force OF \Counter_7:CounterUDB:dwncnt_stored\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \Counter_7:CounterUDB:overflow\ : bit;
    SIGNAL \Counter_7:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_7:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(0,0,B)0";
    SIGNAL \Counter_7:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Counter_7:CounterUDB:prevCompare\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \Counter_7:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \Counter_7:CounterUDB:reload\ : SIGNAL IS "U(1,1,B)2";
    SIGNAL \Counter_8:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Counter_7:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Counter_7:CounterUDB:status_0\ : SIGNAL IS "U(2,0,A)1";
    SIGNAL \Counter_7:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Counter_7:CounterUDB:status_2\ : SIGNAL IS "U(0,0,B)2";
    SIGNAL \Counter_7:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \Counter_7:CounterUDB:status_3\ : SIGNAL IS "U(2,0,B)3";
    SIGNAL \Counter_7:CounterUDB:status_5\ : bit;
    SIGNAL \Counter_7:CounterUDB:status_6\ : bit;
    SIGNAL \Counter_7:CounterUDB:underflow\ : bit;
    SIGNAL \Counter_7:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_7:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(0,0,B)1";
    SIGNAL \Counter_7:CounterUDB:upcnt_stored\ : bit;
    ATTRIBUTE placement_force OF \Counter_7:CounterUDB:upcnt_stored\ : SIGNAL IS "U(0,0,B)3";
    SIGNAL \Counter_8:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Counter_8:CounterUDB:control_0\ : bit;
    SIGNAL \Counter_8:CounterUDB:control_1\ : bit;
    SIGNAL \Counter_8:CounterUDB:control_2\ : bit;
    SIGNAL \Counter_8:CounterUDB:control_3\ : bit;
    SIGNAL \Counter_8:CounterUDB:control_4\ : bit;
    SIGNAL \Counter_8:CounterUDB:control_5\ : bit;
    SIGNAL \Counter_8:CounterUDB:control_6\ : bit;
    SIGNAL \Counter_8:CounterUDB:control_7\ : bit;
    SIGNAL \Counter_8:CounterUDB:count_down\ : bit;
    ATTRIBUTE placement_force OF \Counter_8:CounterUDB:count_down\ : SIGNAL IS "U(1,4,B)2";
    SIGNAL \Counter_8:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Counter_8:CounterUDB:count_enable\ : SIGNAL IS "U(1,4,A)0";
    SIGNAL \Counter_8:CounterUDB:count_up\ : bit;
    ATTRIBUTE placement_force OF \Counter_8:CounterUDB:count_up\ : SIGNAL IS "U(1,4,B)1";
    SIGNAL \Counter_8:CounterUDB:dp_dir\ : bit;
    ATTRIBUTE placement_force OF \Counter_8:CounterUDB:dp_dir\ : SIGNAL IS "U(1,4,B)3";
    SIGNAL \Counter_8:CounterUDB:dwncnt_stored\ : bit;
    ATTRIBUTE placement_force OF \Counter_8:CounterUDB:dwncnt_stored\ : SIGNAL IS "U(1,4,B)0";
    SIGNAL \Counter_8:CounterUDB:overflow\ : bit;
    SIGNAL \Counter_8:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_8:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(0,4,B)1";
    SIGNAL \Counter_8:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Counter_8:CounterUDB:prevCompare\ : SIGNAL IS "U(0,4,A)0";
    SIGNAL \Counter_8:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \Counter_8:CounterUDB:reload\ : SIGNAL IS "U(0,4,B)0";
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Counter_8:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Counter_8:CounterUDB:status_0\ : SIGNAL IS "U(0,4,A)1";
    SIGNAL \Counter_8:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Counter_8:CounterUDB:status_2\ : SIGNAL IS "U(0,4,B)2";
    SIGNAL \Counter_8:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \Counter_8:CounterUDB:status_3\ : SIGNAL IS "U(1,3,B)1";
    SIGNAL \Counter_8:CounterUDB:status_5\ : bit;
    SIGNAL \Counter_8:CounterUDB:status_6\ : bit;
    SIGNAL \Counter_8:CounterUDB:underflow\ : bit;
    SIGNAL \Counter_8:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_8:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \Counter_8:CounterUDB:upcnt_stored\ : bit;
    ATTRIBUTE placement_force OF \Counter_8:CounterUDB:upcnt_stored\ : SIGNAL IS "U(1,4,A)3";
    SIGNAL \EdgeDetect_10:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_10:last\ : SIGNAL IS "U(0,3,B)2";
    SIGNAL \EdgeDetect_11:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_11:last\ : SIGNAL IS "U(1,0,B)1";
    SIGNAL \EdgeDetect_13:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_13:last\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \EdgeDetect_15:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_15:last\ : SIGNAL IS "U(1,4,A)1";
    SIGNAL \EdgeDetect_1:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_1:last\ : SIGNAL IS "U(3,5,B)2";
    SIGNAL \EdgeDetect_3:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_3:last\ : SIGNAL IS "U(1,2,A)1";
    SIGNAL \EdgeDetect_5:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_5:last\ : SIGNAL IS "U(3,1,B)3";
    SIGNAL \EdgeDetect_7:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_7:last\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \PWM_1:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_1:PWMUDB:cmp2_less\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_1:PWMUDB:final_kill_reg\ : bit;
    ATTRIBUTE placement_force OF \PWM_1:PWMUDB:final_kill_reg\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \PWM_1:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \PWM_1:PWMUDB:prevCompare1\ : SIGNAL IS "U(2,1,B)2";
    SIGNAL \PWM_1:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \PWM_1:PWMUDB:prevCompare2\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \PWM_1:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_1:PWMUDB:runmode_enable\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PWM_1:PWMUDB:status_0\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \PWM_1:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \PWM_1:PWMUDB:status_1\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \PWM_1:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_1:PWMUDB:status_5\ : bit;
    ATTRIBUTE placement_force OF \PWM_1:PWMUDB:status_5\ : SIGNAL IS "U(2,3,A)3";
    SIGNAL \PWM_1:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_2:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_2:PWMUDB:cmp2_less\ : bit;
    SIGNAL \PWM_2:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_2:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_2:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_2:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_2:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_2:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_2:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_2:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_2:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \PWM_2:PWMUDB:prevCompare1\ : SIGNAL IS "U(2,5,A)2";
    SIGNAL \PWM_2:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \PWM_2:PWMUDB:prevCompare2\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \PWM_2:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_2:PWMUDB:runmode_enable\ : SIGNAL IS "U(2,3,B)3";
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PWM_2:PWMUDB:status_0\ : SIGNAL IS "U(2,5,A)3";
    SIGNAL \PWM_2:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \PWM_2:PWMUDB:status_1\ : SIGNAL IS "U(2,4,A)2";
    SIGNAL \PWM_2:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_2:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_3:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_3:PWMUDB:cmp2_less\ : bit;
    SIGNAL \PWM_3:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_3:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_3:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_3:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_3:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_3:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_3:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_3:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_3:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \PWM_3:PWMUDB:prevCompare1\ : SIGNAL IS "U(0,5,B)2";
    SIGNAL \PWM_3:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \PWM_3:PWMUDB:prevCompare2\ : SIGNAL IS "U(0,5,A)1";
    SIGNAL \PWM_3:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_3:PWMUDB:runmode_enable\ : SIGNAL IS "U(0,5,B)0";
    SIGNAL \PWM_3:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PWM_3:PWMUDB:status_0\ : SIGNAL IS "U(0,5,B)3";
    SIGNAL \PWM_3:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \PWM_3:PWMUDB:status_1\ : SIGNAL IS "U(0,5,A)2";
    SIGNAL \PWM_3:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_3:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_4:Net_54\ : bit;
    SIGNAL \PWM_4:Net_63\ : bit;
    SIGNAL \PWM_5:Net_54\ : bit;
    SIGNAL \PWM_5:Net_63\ : bit;
    SIGNAL \Timer_2:Net_261\ : bit;
    SIGNAL \Timer_2:Net_57\ : bit;
    SIGNAL \Timer_3:Net_261\ : bit;
    SIGNAL \Timer_3:Net_57\ : bit;
    SIGNAL \UART_1:BUART:HalfDuplexSend_last\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:HalfDuplexSend_last\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \UART_1:BUART:control_0\ : bit;
    SIGNAL \UART_1:BUART:control_1\ : bit;
    SIGNAL \UART_1:BUART:control_2\ : bit;
    SIGNAL \UART_1:BUART:control_3\ : bit;
    SIGNAL \UART_1:BUART:control_4\ : bit;
    SIGNAL \UART_1:BUART:control_5\ : bit;
    SIGNAL \UART_1:BUART:control_6\ : bit;
    SIGNAL \UART_1:BUART:control_7\ : bit;
    SIGNAL \UART_1:BUART:hd_shift_out\ : bit;
    SIGNAL \UART_1:BUART:hd_tx_fifo_empty\ : bit;
    SIGNAL \UART_1:BUART:hd_tx_fifo_notfull\ : bit;
    SIGNAL \UART_1:BUART:reset_sr\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:reset_sr\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \UART_1:BUART:rx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_bitclk\ : SIGNAL IS "U(2,3,A)2";
    SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_bitclk_enable\ : SIGNAL IS "U(2,3,A)1";
    SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_1:BUART:rx_count_0\ : bit;
    SIGNAL \UART_1:BUART:rx_count_1\ : bit;
    SIGNAL \UART_1:BUART:rx_count_2\ : bit;
    SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_counter_load\ : SIGNAL IS "U(2,5,B)3";
    SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_1:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_last\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_load_fifo\ : SIGNAL IS "U(1,5,A)1";
    SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_postpoll\ : SIGNAL IS "U(2,4,A)3";
    SIGNAL \UART_1:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_0\ : SIGNAL IS "U(1,5,A)0";
    SIGNAL \UART_1:BUART:rx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_1\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \UART_1:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_2\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \UART_1:BUART:rx_state_2_split\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_2_split\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \UART_1:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_3\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(1,5,B)1";
    SIGNAL \UART_1:BUART:rx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_0\ : SIGNAL IS "U(2,5,B)2";
    SIGNAL \UART_1:BUART:rx_status_1\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_1\ : SIGNAL IS "U(1,3,B)3";
    SIGNAL \UART_1:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_3\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \UART_1:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_4\ : SIGNAL IS "U(1,4,A)2";
    SIGNAL \UART_1:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_5\ : SIGNAL IS "U(2,5,B)0";
    SIGNAL \UART_1:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:txn\ : SIGNAL IS "U(1,3,A)2";
    SIGNAL \UART_1:BUART:txn_split\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:txn_split\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \UART_1:Net_9\ : bit;
    ATTRIBUTE global_signal OF \UART_1:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_1:Net_9_local\ : bit;
    SIGNAL \UART_2:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:pollcount_0\ : SIGNAL IS "U(3,4,A)0";
    SIGNAL \UART_2:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:pollcount_1\ : SIGNAL IS "U(3,4,A)2";
    SIGNAL \UART_2:BUART:rx_address_detected\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:rx_address_detected\ : SIGNAL IS "U(3,4,B)2";
    SIGNAL \UART_2:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:rx_bitclk_enable\ : SIGNAL IS "U(3,4,A)1";
    SIGNAL \UART_2:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_2:BUART:rx_count_0\ : bit;
    SIGNAL \UART_2:BUART:rx_count_1\ : bit;
    SIGNAL \UART_2:BUART:rx_count_2\ : bit;
    SIGNAL \UART_2:BUART:rx_count_3\ : bit;
    SIGNAL \UART_2:BUART:rx_count_4\ : bit;
    SIGNAL \UART_2:BUART:rx_count_5\ : bit;
    SIGNAL \UART_2:BUART:rx_count_6\ : bit;
    SIGNAL \UART_2:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:rx_counter_load\ : SIGNAL IS "U(3,3,A)3";
    SIGNAL \UART_2:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_2:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_2:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:rx_last\ : SIGNAL IS "U(3,4,B)0";
    SIGNAL \UART_2:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:rx_load_fifo\ : SIGNAL IS "U(3,3,B)2";
    SIGNAL \UART_2:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:rx_postpoll\ : SIGNAL IS "U(3,3,A)2";
    SIGNAL \UART_2:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:rx_state_0\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \UART_2:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:rx_state_2\ : SIGNAL IS "U(3,3,B)3";
    SIGNAL \UART_2:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:rx_state_3\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \UART_2:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \UART_2:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:rx_status_3\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \UART_2:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:rx_status_4\ : SIGNAL IS "U(3,5,B)0";
    SIGNAL \UART_2:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_2:BUART:rx_status_5\ : SIGNAL IS "U(3,5,B)1";
    SIGNAL \UART_2:Net_9\ : bit;
    ATTRIBUTE global_signal OF \UART_2:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_2:Net_9_local\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(0,4,A)3";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL ePin(0)__PA : bit;
    SIGNAL foot12(0)__PA : bit;
    SIGNAL foot34(0)__PA : bit;
    SIGNAL foot56(0)__PA : bit;
    SIGNAL foot78(0)__PA : bit;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL pinA(0)__PA : bit;
    SIGNAL startPin(0)__PA : bit;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.dclk_glb_ff_1__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_4__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_5__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Counter_1:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Counter_2:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Counter_3:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Counter_3:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Counter_3:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Counter_3:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Counter_3:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Counter_3:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Counter_3:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Counter_3:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Counter_3:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Counter_3:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Counter_3:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Counter_3:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Counter_4:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Counter_4:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Counter_4:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Counter_4:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Counter_4:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Counter_4:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Counter_4:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Counter_4:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Counter_4:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Counter_4:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Counter_4:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Counter_4:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Counter_5:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Counter_5:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Counter_5:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Counter_5:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Counter_5:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Counter_5:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Counter_5:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Counter_5:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Counter_5:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Counter_5:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Counter_5:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Counter_5:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Counter_6:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Counter_6:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Counter_6:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Counter_6:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Counter_6:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Counter_6:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Counter_6:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Counter_6:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Counter_6:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Counter_6:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Counter_6:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Counter_6:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Counter_7:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Counter_7:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Counter_7:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Counter_7:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Counter_7:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Counter_7:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Counter_7:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Counter_7:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Counter_7:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Counter_7:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Counter_7:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Counter_7:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Counter_8:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Counter_8:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Counter_8:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Counter_8:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Counter_8:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Counter_8:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Counter_8:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Counter_8:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Counter_8:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Counter_8:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Counter_8:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Counter_8:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF Enable_1(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Enable_1(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF Enable_2(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Enable_2(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF Enable_3(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Enable_3(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF Enable_4(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Enable_4(0) : LABEL IS "P4[1]";
    ATTRIBUTE lib_model OF Enable_5(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Enable_5(0) : LABEL IS "P5[0]";
    ATTRIBUTE lib_model OF Enable_6(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Enable_6(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Enable_7(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF Enable_7(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF Enable_8(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF Enable_8(0) : LABEL IS "P4[2]";
    ATTRIBUTE lib_model OF Encoder_1_A(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF Encoder_1_A(0) : LABEL IS "P2[7]";
    ATTRIBUTE Location OF Encoder_1_A(0)_SYNC : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF Encoder_1_B(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Encoder_1_B(0) : LABEL IS "P12[4]";
    ATTRIBUTE Location OF Encoder_1_B(0)_SYNC : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF Encoder_2_A(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Encoder_2_A(0) : LABEL IS "P6[5]";
    ATTRIBUTE Location OF Encoder_2_A(0)_SYNC : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Encoder_2_B(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Encoder_2_B(0) : LABEL IS "P6[6]";
    ATTRIBUTE Location OF Encoder_2_B(0)_SYNC : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Encoder_3_A(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Encoder_3_A(0) : LABEL IS "P12[3]";
    ATTRIBUTE Location OF Encoder_3_A(0)_SYNC : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Encoder_3_B(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Encoder_3_B(0) : LABEL IS "P4[0]";
    ATTRIBUTE Location OF Encoder_3_B(0)_SYNC : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Encoder_4_A(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF Encoder_4_A(0) : LABEL IS "P0[1]";
    ATTRIBUTE Location OF Encoder_4_A(0)_SYNC : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Encoder_4_B(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF Encoder_4_B(0) : LABEL IS "P0[2]";
    ATTRIBUTE Location OF Encoder_4_B(0)_SYNC : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Encoder_5_A(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF Encoder_5_A(0) : LABEL IS "P5[2]";
    ATTRIBUTE Location OF Encoder_5_A(0)_SYNC : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Encoder_5_B(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF Encoder_5_B(0) : LABEL IS "P5[3]";
    ATTRIBUTE Location OF Encoder_5_B(0)_SYNC : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Encoder_6_A(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF Encoder_6_A(0) : LABEL IS "P1[2]";
    ATTRIBUTE Location OF Encoder_6_A(0)_SYNC : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Encoder_6_B(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF Encoder_6_B(0) : LABEL IS "P1[7]";
    ATTRIBUTE Location OF Encoder_6_B(0)_SYNC : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Encoder_7_A(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF Encoder_7_A(0) : LABEL IS "P0[6]";
    ATTRIBUTE Location OF Encoder_7_A(0)_SYNC : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Encoder_7_B(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF Encoder_7_B(0) : LABEL IS "P0[7]";
    ATTRIBUTE Location OF Encoder_7_B(0)_SYNC : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Encoder_8_A(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF Encoder_8_A(0) : LABEL IS "P4[4]";
    ATTRIBUTE Location OF Encoder_8_A(0)_SYNC : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF Encoder_8_B(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF Encoder_8_B(0) : LABEL IS "P4[5]";
    ATTRIBUTE Location OF Encoder_8_B(0)_SYNC : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF LED1(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF LED1(0) : LABEL IS "P5[5]";
    ATTRIBUTE lib_model OF LED2(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF LED2(0) : LABEL IS "P5[6]";
    ATTRIBUTE lib_model OF LED3(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF LED3(0) : LABEL IS "P5[7]";
    ATTRIBUTE lib_model OF LED4(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF LED4(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF LED5(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF LED5(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF MODIN3_0 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF MODIN3_0 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF MODIN3_1 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF MODIN3_1 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF MotorPWM_1(0) : LABEL IS "iocell30";
    ATTRIBUTE Location OF MotorPWM_1(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF MotorPWM_2(0) : LABEL IS "iocell31";
    ATTRIBUTE Location OF MotorPWM_2(0) : LABEL IS "P6[4]";
    ATTRIBUTE lib_model OF MotorPWM_3(0) : LABEL IS "iocell32";
    ATTRIBUTE Location OF MotorPWM_3(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF MotorPWM_4(0) : LABEL IS "iocell33";
    ATTRIBUTE Location OF MotorPWM_4(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF MotorPWM_5(0) : LABEL IS "iocell34";
    ATTRIBUTE Location OF MotorPWM_5(0) : LABEL IS "P5[1]";
    ATTRIBUTE lib_model OF MotorPWM_6(0) : LABEL IS "iocell35";
    ATTRIBUTE Location OF MotorPWM_6(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF MotorPWM_7(0) : LABEL IS "iocell36";
    ATTRIBUTE Location OF MotorPWM_7(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF MotorPWM_8(0) : LABEL IS "iocell37";
    ATTRIBUTE Location OF MotorPWM_8(0) : LABEL IS "P4[3]";
    ATTRIBUTE lib_model OF Net_158 : LABEL IS "macrocell3";
    ATTRIBUTE Location OF Net_158 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_349 : LABEL IS "macrocell4";
    ATTRIBUTE Location OF Net_349 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_350 : LABEL IS "macrocell5";
    ATTRIBUTE Location OF Net_350 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_503 : LABEL IS "macrocell6";
    ATTRIBUTE Location OF Net_503 : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF Net_504 : LABEL IS "macrocell7";
    ATTRIBUTE Location OF Net_504 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_548 : LABEL IS "macrocell8";
    ATTRIBUTE Location OF Net_548 : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF Net_549 : LABEL IS "macrocell9";
    ATTRIBUTE Location OF Net_549 : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF Rx_1(0) : LABEL IS "iocell38";
    ATTRIBUTE Location OF Rx_1(0) : LABEL IS "P4[7]";
    ATTRIBUTE Location OF Rx_1(0)_SYNC : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Rx_2(0) : LABEL IS "iocell39";
    ATTRIBUTE Location OF Rx_2(0) : LABEL IS "P1[5]";
    ATTRIBUTE Location OF Rx_2(0)_SYNC : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Tx_1(0) : LABEL IS "iocell40";
    ATTRIBUTE Location OF Tx_1(0) : LABEL IS "P6[0]";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:count_down\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:count_down\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:count_enable\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:count_enable\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:count_up\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:count_up\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:dp_dir\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:dp_dir\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:dwncnt_stored\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:dwncnt_stored\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:overflow_reg_i\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:prevCompare\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:prevCompare\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:reload\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:reload\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:status_0\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:status_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:status_2\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:status_2\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:status_3\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:status_3\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:underflow_reg_i\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Counter_1:CounterUDB:upcnt_stored\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \Counter_1:CounterUDB:upcnt_stored\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:count_down\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:count_down\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:count_enable\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:count_enable\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:count_up\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:count_up\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:dp_dir\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:dp_dir\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:dwncnt_stored\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:dwncnt_stored\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:overflow_reg_i\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:prevCompare\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:prevCompare\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:reload\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:reload\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:status_0\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:status_0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:status_2\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:status_2\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:status_3\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:status_3\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:underflow_reg_i\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Counter_2:CounterUDB:upcnt_stored\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \Counter_2:CounterUDB:upcnt_stored\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Counter_3:CounterUDB:count_down\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \Counter_3:CounterUDB:count_down\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Counter_3:CounterUDB:count_enable\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \Counter_3:CounterUDB:count_enable\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Counter_3:CounterUDB:count_up\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \Counter_3:CounterUDB:count_up\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Counter_3:CounterUDB:dp_dir\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \Counter_3:CounterUDB:dp_dir\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Counter_3:CounterUDB:dwncnt_stored\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \Counter_3:CounterUDB:dwncnt_stored\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Counter_3:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \Counter_3:CounterUDB:overflow_reg_i\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Counter_3:CounterUDB:prevCompare\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \Counter_3:CounterUDB:prevCompare\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Counter_3:CounterUDB:reload\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \Counter_3:CounterUDB:reload\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Counter_3:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \Counter_3:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Counter_3:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \Counter_3:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Counter_3:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \Counter_3:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Counter_3:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \Counter_3:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Counter_3:CounterUDB:status_0\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \Counter_3:CounterUDB:status_0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Counter_3:CounterUDB:status_2\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \Counter_3:CounterUDB:status_2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Counter_3:CounterUDB:status_3\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \Counter_3:CounterUDB:status_3\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Counter_3:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \Counter_3:CounterUDB:underflow_reg_i\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Counter_3:CounterUDB:upcnt_stored\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \Counter_3:CounterUDB:upcnt_stored\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Counter_4:CounterUDB:count_down\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \Counter_4:CounterUDB:count_down\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Counter_4:CounterUDB:count_enable\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \Counter_4:CounterUDB:count_enable\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Counter_4:CounterUDB:count_up\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \Counter_4:CounterUDB:count_up\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Counter_4:CounterUDB:dp_dir\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \Counter_4:CounterUDB:dp_dir\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Counter_4:CounterUDB:dwncnt_stored\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \Counter_4:CounterUDB:dwncnt_stored\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Counter_4:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \Counter_4:CounterUDB:overflow_reg_i\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Counter_4:CounterUDB:prevCompare\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \Counter_4:CounterUDB:prevCompare\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Counter_4:CounterUDB:reload\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \Counter_4:CounterUDB:reload\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Counter_4:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \Counter_4:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Counter_4:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \Counter_4:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Counter_4:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \Counter_4:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Counter_4:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \Counter_4:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Counter_4:CounterUDB:status_0\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \Counter_4:CounterUDB:status_0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Counter_4:CounterUDB:status_2\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \Counter_4:CounterUDB:status_2\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Counter_4:CounterUDB:status_3\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \Counter_4:CounterUDB:status_3\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Counter_4:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \Counter_4:CounterUDB:underflow_reg_i\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Counter_4:CounterUDB:upcnt_stored\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \Counter_4:CounterUDB:upcnt_stored\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Counter_5:CounterUDB:count_down\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \Counter_5:CounterUDB:count_down\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Counter_5:CounterUDB:count_enable\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \Counter_5:CounterUDB:count_enable\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Counter_5:CounterUDB:count_up\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \Counter_5:CounterUDB:count_up\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Counter_5:CounterUDB:dp_dir\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \Counter_5:CounterUDB:dp_dir\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Counter_5:CounterUDB:dwncnt_stored\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \Counter_5:CounterUDB:dwncnt_stored\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Counter_5:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \Counter_5:CounterUDB:overflow_reg_i\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Counter_5:CounterUDB:prevCompare\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \Counter_5:CounterUDB:prevCompare\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Counter_5:CounterUDB:reload\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \Counter_5:CounterUDB:reload\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Counter_5:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \Counter_5:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Counter_5:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \Counter_5:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Counter_5:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \Counter_5:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Counter_5:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \Counter_5:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Counter_5:CounterUDB:status_0\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \Counter_5:CounterUDB:status_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Counter_5:CounterUDB:status_2\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \Counter_5:CounterUDB:status_2\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Counter_5:CounterUDB:status_3\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \Counter_5:CounterUDB:status_3\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Counter_5:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \Counter_5:CounterUDB:underflow_reg_i\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Counter_5:CounterUDB:upcnt_stored\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \Counter_5:CounterUDB:upcnt_stored\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Counter_6:CounterUDB:count_down\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \Counter_6:CounterUDB:count_down\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Counter_6:CounterUDB:count_enable\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \Counter_6:CounterUDB:count_enable\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Counter_6:CounterUDB:count_up\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \Counter_6:CounterUDB:count_up\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Counter_6:CounterUDB:dp_dir\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \Counter_6:CounterUDB:dp_dir\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Counter_6:CounterUDB:dwncnt_stored\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \Counter_6:CounterUDB:dwncnt_stored\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Counter_6:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \Counter_6:CounterUDB:overflow_reg_i\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Counter_6:CounterUDB:prevCompare\ : LABEL IS "macrocell81";
    ATTRIBUTE Location OF \Counter_6:CounterUDB:prevCompare\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Counter_6:CounterUDB:reload\ : LABEL IS "macrocell82";
    ATTRIBUTE Location OF \Counter_6:CounterUDB:reload\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Counter_6:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \Counter_6:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Counter_6:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell12";
    ATTRIBUTE Location OF \Counter_6:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Counter_6:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \Counter_6:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Counter_6:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \Counter_6:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Counter_6:CounterUDB:status_0\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \Counter_6:CounterUDB:status_0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Counter_6:CounterUDB:status_2\ : LABEL IS "macrocell84";
    ATTRIBUTE Location OF \Counter_6:CounterUDB:status_2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Counter_6:CounterUDB:status_3\ : LABEL IS "macrocell85";
    ATTRIBUTE Location OF \Counter_6:CounterUDB:status_3\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Counter_6:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell86";
    ATTRIBUTE Location OF \Counter_6:CounterUDB:underflow_reg_i\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Counter_6:CounterUDB:upcnt_stored\ : LABEL IS "macrocell87";
    ATTRIBUTE Location OF \Counter_6:CounterUDB:upcnt_stored\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Counter_7:CounterUDB:count_down\ : LABEL IS "macrocell88";
    ATTRIBUTE Location OF \Counter_7:CounterUDB:count_down\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Counter_7:CounterUDB:count_enable\ : LABEL IS "macrocell89";
    ATTRIBUTE Location OF \Counter_7:CounterUDB:count_enable\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Counter_7:CounterUDB:count_up\ : LABEL IS "macrocell90";
    ATTRIBUTE Location OF \Counter_7:CounterUDB:count_up\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Counter_7:CounterUDB:dp_dir\ : LABEL IS "macrocell91";
    ATTRIBUTE Location OF \Counter_7:CounterUDB:dp_dir\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Counter_7:CounterUDB:dwncnt_stored\ : LABEL IS "macrocell92";
    ATTRIBUTE Location OF \Counter_7:CounterUDB:dwncnt_stored\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Counter_7:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell93";
    ATTRIBUTE Location OF \Counter_7:CounterUDB:overflow_reg_i\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Counter_7:CounterUDB:prevCompare\ : LABEL IS "macrocell94";
    ATTRIBUTE Location OF \Counter_7:CounterUDB:prevCompare\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Counter_7:CounterUDB:reload\ : LABEL IS "macrocell95";
    ATTRIBUTE Location OF \Counter_7:CounterUDB:reload\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Counter_7:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell13";
    ATTRIBUTE Location OF \Counter_7:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Counter_7:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell14";
    ATTRIBUTE Location OF \Counter_7:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Counter_7:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \Counter_7:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Counter_7:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \Counter_7:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Counter_7:CounterUDB:status_0\ : LABEL IS "macrocell96";
    ATTRIBUTE Location OF \Counter_7:CounterUDB:status_0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Counter_7:CounterUDB:status_2\ : LABEL IS "macrocell97";
    ATTRIBUTE Location OF \Counter_7:CounterUDB:status_2\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Counter_7:CounterUDB:status_3\ : LABEL IS "macrocell98";
    ATTRIBUTE Location OF \Counter_7:CounterUDB:status_3\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Counter_7:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell99";
    ATTRIBUTE Location OF \Counter_7:CounterUDB:underflow_reg_i\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Counter_7:CounterUDB:upcnt_stored\ : LABEL IS "macrocell100";
    ATTRIBUTE Location OF \Counter_7:CounterUDB:upcnt_stored\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Counter_8:CounterUDB:count_down\ : LABEL IS "macrocell101";
    ATTRIBUTE Location OF \Counter_8:CounterUDB:count_down\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Counter_8:CounterUDB:count_enable\ : LABEL IS "macrocell102";
    ATTRIBUTE Location OF \Counter_8:CounterUDB:count_enable\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Counter_8:CounterUDB:count_up\ : LABEL IS "macrocell103";
    ATTRIBUTE Location OF \Counter_8:CounterUDB:count_up\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Counter_8:CounterUDB:dp_dir\ : LABEL IS "macrocell104";
    ATTRIBUTE Location OF \Counter_8:CounterUDB:dp_dir\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Counter_8:CounterUDB:dwncnt_stored\ : LABEL IS "macrocell105";
    ATTRIBUTE Location OF \Counter_8:CounterUDB:dwncnt_stored\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Counter_8:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell106";
    ATTRIBUTE Location OF \Counter_8:CounterUDB:overflow_reg_i\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Counter_8:CounterUDB:prevCompare\ : LABEL IS "macrocell107";
    ATTRIBUTE Location OF \Counter_8:CounterUDB:prevCompare\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Counter_8:CounterUDB:reload\ : LABEL IS "macrocell108";
    ATTRIBUTE Location OF \Counter_8:CounterUDB:reload\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Counter_8:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell15";
    ATTRIBUTE Location OF \Counter_8:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Counter_8:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell16";
    ATTRIBUTE Location OF \Counter_8:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Counter_8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell8";
    ATTRIBUTE Location OF \Counter_8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Counter_8:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "statusicell8";
    ATTRIBUTE Location OF \Counter_8:CounterUDB:sSTSReg:rstSts:stsreg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Counter_8:CounterUDB:status_0\ : LABEL IS "macrocell109";
    ATTRIBUTE Location OF \Counter_8:CounterUDB:status_0\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Counter_8:CounterUDB:status_2\ : LABEL IS "macrocell110";
    ATTRIBUTE Location OF \Counter_8:CounterUDB:status_2\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Counter_8:CounterUDB:status_3\ : LABEL IS "macrocell111";
    ATTRIBUTE Location OF \Counter_8:CounterUDB:status_3\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Counter_8:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell112";
    ATTRIBUTE Location OF \Counter_8:CounterUDB:underflow_reg_i\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Counter_8:CounterUDB:upcnt_stored\ : LABEL IS "macrocell113";
    ATTRIBUTE Location OF \Counter_8:CounterUDB:upcnt_stored\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \EdgeDetect_10:last\ : LABEL IS "macrocell114";
    ATTRIBUTE Location OF \EdgeDetect_10:last\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \EdgeDetect_11:last\ : LABEL IS "macrocell115";
    ATTRIBUTE Location OF \EdgeDetect_11:last\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \EdgeDetect_13:last\ : LABEL IS "macrocell116";
    ATTRIBUTE Location OF \EdgeDetect_13:last\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \EdgeDetect_15:last\ : LABEL IS "macrocell117";
    ATTRIBUTE Location OF \EdgeDetect_15:last\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \EdgeDetect_1:last\ : LABEL IS "macrocell118";
    ATTRIBUTE Location OF \EdgeDetect_1:last\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \EdgeDetect_3:last\ : LABEL IS "macrocell119";
    ATTRIBUTE Location OF \EdgeDetect_3:last\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \EdgeDetect_5:last\ : LABEL IS "macrocell120";
    ATTRIBUTE Location OF \EdgeDetect_5:last\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \EdgeDetect_7:last\ : LABEL IS "macrocell121";
    ATTRIBUTE Location OF \EdgeDetect_7:last\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:final_kill_reg\ : LABEL IS "macrocell122";
    ATTRIBUTE Location OF \PWM_1:PWMUDB:final_kill_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell9";
    ATTRIBUTE Location OF \PWM_1:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell9";
    ATTRIBUTE Location OF \PWM_1:PWMUDB:genblk8:stsreg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:prevCompare1\ : LABEL IS "macrocell123";
    ATTRIBUTE Location OF \PWM_1:PWMUDB:prevCompare1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:prevCompare2\ : LABEL IS "macrocell124";
    ATTRIBUTE Location OF \PWM_1:PWMUDB:prevCompare2\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:runmode_enable\ : LABEL IS "macrocell125";
    ATTRIBUTE Location OF \PWM_1:PWMUDB:runmode_enable\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell17";
    ATTRIBUTE Location OF \PWM_1:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell18";
    ATTRIBUTE Location OF \PWM_1:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:status_0\ : LABEL IS "macrocell126";
    ATTRIBUTE Location OF \PWM_1:PWMUDB:status_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:status_1\ : LABEL IS "macrocell127";
    ATTRIBUTE Location OF \PWM_1:PWMUDB:status_1\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:status_5\ : LABEL IS "macrocell128";
    ATTRIBUTE Location OF \PWM_1:PWMUDB:status_5\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \PWM_2:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell10";
    ATTRIBUTE Location OF \PWM_2:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \PWM_2:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell10";
    ATTRIBUTE Location OF \PWM_2:PWMUDB:genblk8:stsreg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \PWM_2:PWMUDB:prevCompare1\ : LABEL IS "macrocell129";
    ATTRIBUTE Location OF \PWM_2:PWMUDB:prevCompare1\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \PWM_2:PWMUDB:prevCompare2\ : LABEL IS "macrocell130";
    ATTRIBUTE Location OF \PWM_2:PWMUDB:prevCompare2\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \PWM_2:PWMUDB:runmode_enable\ : LABEL IS "macrocell131";
    ATTRIBUTE Location OF \PWM_2:PWMUDB:runmode_enable\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \PWM_2:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell19";
    ATTRIBUTE Location OF \PWM_2:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \PWM_2:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell20";
    ATTRIBUTE Location OF \PWM_2:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \PWM_2:PWMUDB:status_0\ : LABEL IS "macrocell132";
    ATTRIBUTE Location OF \PWM_2:PWMUDB:status_0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \PWM_2:PWMUDB:status_1\ : LABEL IS "macrocell133";
    ATTRIBUTE Location OF \PWM_2:PWMUDB:status_1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \PWM_3:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell11";
    ATTRIBUTE Location OF \PWM_3:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \PWM_3:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell11";
    ATTRIBUTE Location OF \PWM_3:PWMUDB:genblk8:stsreg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \PWM_3:PWMUDB:prevCompare1\ : LABEL IS "macrocell134";
    ATTRIBUTE Location OF \PWM_3:PWMUDB:prevCompare1\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \PWM_3:PWMUDB:prevCompare2\ : LABEL IS "macrocell135";
    ATTRIBUTE Location OF \PWM_3:PWMUDB:prevCompare2\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \PWM_3:PWMUDB:runmode_enable\ : LABEL IS "macrocell136";
    ATTRIBUTE Location OF \PWM_3:PWMUDB:runmode_enable\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \PWM_3:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell21";
    ATTRIBUTE Location OF \PWM_3:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \PWM_3:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell22";
    ATTRIBUTE Location OF \PWM_3:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \PWM_3:PWMUDB:status_0\ : LABEL IS "macrocell137";
    ATTRIBUTE Location OF \PWM_3:PWMUDB:status_0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \PWM_3:PWMUDB:status_1\ : LABEL IS "macrocell138";
    ATTRIBUTE Location OF \PWM_3:PWMUDB:status_1\ : LABEL IS "U(0,5)";
    ATTRIBUTE Location OF \PWM_4:PWMHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE Location OF \PWM_5:PWMHW\ : LABEL IS "F(Timer,1)";
    ATTRIBUTE Location OF \Timer_2:TimerHW\ : LABEL IS "F(Timer,2)";
    ATTRIBUTE Location OF \Timer_3:TimerHW\ : LABEL IS "F(Timer,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:HalfDuplexSend_last\ : LABEL IS "macrocell139";
    ATTRIBUTE Location OF \UART_1:BUART:HalfDuplexSend_last\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:reset_sr\ : LABEL IS "macrocell140";
    ATTRIBUTE Location OF \UART_1:BUART:reset_sr\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_bitclk\ : LABEL IS "macrocell141";
    ATTRIBUTE Location OF \UART_1:BUART:rx_bitclk\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_bitclk_enable\ : LABEL IS "macrocell142";
    ATTRIBUTE Location OF \UART_1:BUART:rx_bitclk_enable\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_counter_load\ : LABEL IS "macrocell143";
    ATTRIBUTE Location OF \UART_1:BUART:rx_counter_load\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_last\ : LABEL IS "macrocell144";
    ATTRIBUTE Location OF \UART_1:BUART:rx_last\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_load_fifo\ : LABEL IS "macrocell145";
    ATTRIBUTE Location OF \UART_1:BUART:rx_load_fifo\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_postpoll\ : LABEL IS "macrocell146";
    ATTRIBUTE Location OF \UART_1:BUART:rx_postpoll\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_0\ : LABEL IS "macrocell147";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_0\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_1\ : LABEL IS "macrocell148";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_1\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_2\ : LABEL IS "macrocell149";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_2_split\ : LABEL IS "macrocell150";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_2_split\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_3\ : LABEL IS "macrocell151";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_3\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell152";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_stop1_reg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_0\ : LABEL IS "macrocell153";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_1\ : LABEL IS "macrocell154";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_1\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_3\ : LABEL IS "macrocell155";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_3\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_4\ : LABEL IS "macrocell156";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_4\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_5\ : LABEL IS "macrocell157";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_5\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sCR:SyncCtl:CtrlReg\ : LABEL IS "controlcell12";
    ATTRIBUTE Location OF \UART_1:BUART:sCR:SyncCtl:CtrlReg\ : LABEL IS "U(1,2)";
    ATTRIBUTE Location OF \UART_1:BUART:sRX:RxBitCounter\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell23";
    ATTRIBUTE Location OF \UART_1:BUART:sRX:RxShifter:u0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxSts\ : LABEL IS "statusicell12";
    ATTRIBUTE Location OF \UART_1:BUART:sRX:RxSts\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:txn\ : LABEL IS "macrocell158";
    ATTRIBUTE Location OF \UART_1:BUART:txn\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_1:BUART:txn_split\ : LABEL IS "macrocell159";
    ATTRIBUTE Location OF \UART_1:BUART:txn_split\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART_2:BUART:pollcount_0\ : LABEL IS "macrocell160";
    ATTRIBUTE Location OF \UART_2:BUART:pollcount_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_2:BUART:pollcount_1\ : LABEL IS "macrocell161";
    ATTRIBUTE Location OF \UART_2:BUART:pollcount_1\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_address_detected\ : LABEL IS "macrocell162";
    ATTRIBUTE Location OF \UART_2:BUART:rx_address_detected\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_bitclk_enable\ : LABEL IS "macrocell163";
    ATTRIBUTE Location OF \UART_2:BUART:rx_bitclk_enable\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_counter_load\ : LABEL IS "macrocell164";
    ATTRIBUTE Location OF \UART_2:BUART:rx_counter_load\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_last\ : LABEL IS "macrocell165";
    ATTRIBUTE Location OF \UART_2:BUART:rx_last\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_load_fifo\ : LABEL IS "macrocell166";
    ATTRIBUTE Location OF \UART_2:BUART:rx_load_fifo\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_postpoll\ : LABEL IS "macrocell167";
    ATTRIBUTE Location OF \UART_2:BUART:rx_postpoll\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_state_0\ : LABEL IS "macrocell168";
    ATTRIBUTE Location OF \UART_2:BUART:rx_state_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_state_2\ : LABEL IS "macrocell169";
    ATTRIBUTE Location OF \UART_2:BUART:rx_state_2\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_state_3\ : LABEL IS "macrocell170";
    ATTRIBUTE Location OF \UART_2:BUART:rx_state_3\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell171";
    ATTRIBUTE Location OF \UART_2:BUART:rx_state_stop1_reg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_status_3\ : LABEL IS "macrocell172";
    ATTRIBUTE Location OF \UART_2:BUART:rx_status_3\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_status_4\ : LABEL IS "macrocell173";
    ATTRIBUTE Location OF \UART_2:BUART:rx_status_4\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_2:BUART:rx_status_5\ : LABEL IS "macrocell174";
    ATTRIBUTE Location OF \UART_2:BUART:rx_status_5\ : LABEL IS "U(3,5)";
    ATTRIBUTE Location OF \UART_2:BUART:sRX:RxBitCounter\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_2:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell24";
    ATTRIBUTE Location OF \UART_2:BUART:sRX:RxShifter:u0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_2:BUART:sRX:RxSts\ : LABEL IS "statusicell13";
    ATTRIBUTE Location OF \UART_2:BUART:sRX:RxSts\ : LABEL IS "U(3,5)";
    ATTRIBUTE Location OF \UART_2:RXInternalInterrupt\ : LABEL IS "[IntrHod=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell175";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF ePin(0) : LABEL IS "iocell41";
    ATTRIBUTE Location OF ePin(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF foot12(0) : LABEL IS "iocell42";
    ATTRIBUTE Location OF foot12(0) : LABEL IS "P6[7]";
    ATTRIBUTE lib_model OF foot34(0) : LABEL IS "iocell43";
    ATTRIBUTE Location OF foot34(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF foot56(0) : LABEL IS "iocell44";
    ATTRIBUTE Location OF foot56(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF foot78(0) : LABEL IS "iocell45";
    ATTRIBUTE Location OF foot78(0) : LABEL IS "P4[6]";
    ATTRIBUTE Location OF isr_1 : LABEL IS "[IntrHod=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF isr_3 : LABEL IS "[IntrHod=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF pinA(0) : LABEL IS "iocell46";
    ATTRIBUTE Location OF pinA(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF startPin(0) : LABEL IS "iocell47";
    ATTRIBUTE Location OF startPin(0) : LABEL IS "P5[4]";
    COMPONENT abufcell
    END COMPONENT;
    COMPONENT boostcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT cachecell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT cancell
        PORT (
            clock : IN std_ulogic;
            can_rx : IN std_ulogic;
            can_tx : OUT std_ulogic;
            can_tx_en : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT capsensecell
        PORT (
            lft : IN std_ulogic;
            rt : IN std_ulogic);
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT csabufcell
        PORT (
            swon : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT dfbcell
        PORT (
            clock : IN std_ulogic;
            in_1 : IN std_ulogic;
            in_2 : IN std_ulogic;
            out_1 : OUT std_ulogic;
            out_2 : OUT std_ulogic;
            dmareq_1 : OUT std_ulogic;
            dmareq_2 : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT emifcell
        PORT (
            EM_clock : OUT std_ulogic;
            EM_CEn : OUT std_ulogic;
            EM_OEn : OUT std_ulogic;
            EM_ADSCn : OUT std_ulogic;
            EM_sleep : OUT std_ulogic;
            EM_WRn : OUT std_ulogic;
            dataport_OE : OUT std_ulogic;
            dataport_OEn : OUT std_ulogic;
            wr : OUT std_ulogic;
            rd : OUT std_ulogic;
            udb_stall : IN std_ulogic;
            udb_ready : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT lcdctrlcell
        PORT (
            drive_en : IN std_ulogic;
            frame : IN std_ulogic;
            data_clk : IN std_ulogic;
            en_hi : IN std_ulogic;
            dac_dis : IN std_ulogic;
            chop_clk : IN std_ulogic;
            int_clr : IN std_ulogic;
            lp_ack_udb : IN std_ulogic;
            mode_1 : IN std_ulogic;
            mode_2 : IN std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT lpfcell
    END COMPONENT;
    COMPONENT lvdcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockblockcell
        PORT (
            imo : OUT std_ulogic;
            ext : OUT std_ulogic;
            eco : OUT std_ulogic;
            ilo : OUT std_ulogic;
            wco : OUT std_ulogic;
            dbl : OUT std_ulogic;
            pll : OUT std_ulogic;
            dpll : OUT std_ulogic;
            dsi_out_0 : OUT std_ulogic;
            dsi_out_1 : OUT std_ulogic;
            dsi_out_2 : OUT std_ulogic;
            dsi_out_3 : OUT std_ulogic;
            lfclk : OUT std_ulogic;
            hfclk : OUT std_ulogic;
            sysclk : OUT std_ulogic;
            halfsysclk : OUT std_ulogic;
            udb_div_0 : OUT std_ulogic;
            udb_div_1 : OUT std_ulogic;
            udb_div_2 : OUT std_ulogic;
            udb_div_3 : OUT std_ulogic;
            udb_div_4 : OUT std_ulogic;
            udb_div_5 : OUT std_ulogic;
            udb_div_6 : OUT std_ulogic;
            udb_div_7 : OUT std_ulogic;
            udb_div_8 : OUT std_ulogic;
            udb_div_9 : OUT std_ulogic;
            udb_div_10 : OUT std_ulogic;
            udb_div_11 : OUT std_ulogic;
            udb_div_12 : OUT std_ulogic;
            udb_div_13 : OUT std_ulogic;
            udb_div_14 : OUT std_ulogic;
            udb_div_15 : OUT std_ulogic;
            uab_div_0 : OUT std_ulogic;
            uab_div_1 : OUT std_ulogic;
            uab_div_2 : OUT std_ulogic;
            uab_div_3 : OUT std_ulogic;
            ff_div_0 : OUT std_ulogic;
            ff_div_1 : OUT std_ulogic;
            ff_div_2 : OUT std_ulogic;
            ff_div_3 : OUT std_ulogic;
            ff_div_4 : OUT std_ulogic;
            ff_div_5 : OUT std_ulogic;
            ff_div_6 : OUT std_ulogic;
            ff_div_7 : OUT std_ulogic;
            ff_div_8 : OUT std_ulogic;
            ff_div_9 : OUT std_ulogic;
            ff_div_10 : OUT std_ulogic;
            ff_div_11 : OUT std_ulogic;
            ff_div_12 : OUT std_ulogic;
            ff_div_13 : OUT std_ulogic;
            ff_div_14 : OUT std_ulogic;
            ff_div_15 : OUT std_ulogic;
            dsi_in_0 : IN std_ulogic;
            dsi_in_1 : IN std_ulogic;
            dsi_in_2 : IN std_ulogic;
            dsi_in_3 : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockgenblockcell
        PORT (
            gen_clk_in_0 : IN std_ulogic;
            gen_clk_in_1 : IN std_ulogic;
            gen_clk_in_2 : IN std_ulogic;
            gen_clk_in_3 : IN std_ulogic;
            gen_clk_in_4 : IN std_ulogic;
            gen_clk_in_5 : IN std_ulogic;
            gen_clk_in_6 : IN std_ulogic;
            gen_clk_in_7 : IN std_ulogic;
            gen_clk_out_0 : OUT std_ulogic;
            gen_clk_out_1 : OUT std_ulogic;
            gen_clk_out_2 : OUT std_ulogic;
            gen_clk_out_3 : OUT std_ulogic;
            gen_clk_out_4 : OUT std_ulogic;
            gen_clk_out_5 : OUT std_ulogic;
            gen_clk_out_6 : OUT std_ulogic;
            gen_clk_out_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8lcdcell
        PORT (
            common_0 : OUT std_ulogic;
            common_1 : OUT std_ulogic;
            common_2 : OUT std_ulogic;
            common_3 : OUT std_ulogic;
            common_4 : OUT std_ulogic;
            common_5 : OUT std_ulogic;
            common_6 : OUT std_ulogic;
            common_7 : OUT std_ulogic;
            common_8 : OUT std_ulogic;
            common_9 : OUT std_ulogic;
            common_10 : OUT std_ulogic;
            common_11 : OUT std_ulogic;
            common_12 : OUT std_ulogic;
            common_13 : OUT std_ulogic;
            common_14 : OUT std_ulogic;
            common_15 : OUT std_ulogic;
            segment_0 : OUT std_ulogic;
            segment_1 : OUT std_ulogic;
            segment_2 : OUT std_ulogic;
            segment_3 : OUT std_ulogic;
            segment_4 : OUT std_ulogic;
            segment_5 : OUT std_ulogic;
            segment_6 : OUT std_ulogic;
            segment_7 : OUT std_ulogic;
            segment_8 : OUT std_ulogic;
            segment_9 : OUT std_ulogic;
            segment_10 : OUT std_ulogic;
            segment_11 : OUT std_ulogic;
            segment_12 : OUT std_ulogic;
            segment_13 : OUT std_ulogic;
            segment_14 : OUT std_ulogic;
            segment_15 : OUT std_ulogic;
            segment_16 : OUT std_ulogic;
            segment_17 : OUT std_ulogic;
            segment_18 : OUT std_ulogic;
            segment_19 : OUT std_ulogic;
            segment_20 : OUT std_ulogic;
            segment_21 : OUT std_ulogic;
            segment_22 : OUT std_ulogic;
            segment_23 : OUT std_ulogic;
            segment_24 : OUT std_ulogic;
            segment_25 : OUT std_ulogic;
            segment_26 : OUT std_ulogic;
            segment_27 : OUT std_ulogic;
            segment_28 : OUT std_ulogic;
            segment_29 : OUT std_ulogic;
            segment_30 : OUT std_ulogic;
            segment_31 : OUT std_ulogic;
            segment_32 : OUT std_ulogic;
            segment_33 : OUT std_ulogic;
            segment_34 : OUT std_ulogic;
            segment_35 : OUT std_ulogic;
            segment_36 : OUT std_ulogic;
            segment_37 : OUT std_ulogic;
            segment_38 : OUT std_ulogic;
            segment_39 : OUT std_ulogic;
            segment_40 : OUT std_ulogic;
            segment_41 : OUT std_ulogic;
            segment_42 : OUT std_ulogic;
            segment_43 : OUT std_ulogic;
            segment_44 : OUT std_ulogic;
            segment_45 : OUT std_ulogic;
            segment_46 : OUT std_ulogic;
            segment_47 : OUT std_ulogic;
            segment_48 : OUT std_ulogic;
            segment_49 : OUT std_ulogic;
            segment_50 : OUT std_ulogic;
            segment_51 : OUT std_ulogic;
            segment_52 : OUT std_ulogic;
            segment_53 : OUT std_ulogic;
            segment_54 : OUT std_ulogic;
            segment_55 : OUT std_ulogic;
            segment_56 : OUT std_ulogic;
            segment_57 : OUT std_ulogic;
            segment_58 : OUT std_ulogic;
            segment_59 : OUT std_ulogic;
            segment_60 : OUT std_ulogic;
            segment_61 : OUT std_ulogic;
            segment_62 : OUT std_ulogic;
            segment_63 : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8pmcell
        PORT (
            pm_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8scbcell
        PORT (
            clock : IN std_ulogic;
            interrupt : OUT std_ulogic;
            rx : IN std_ulogic;
            tx : OUT std_ulogic;
            mosi_m : OUT std_ulogic;
            miso_m : IN std_ulogic;
            select_m_0 : OUT std_ulogic;
            select_m_1 : OUT std_ulogic;
            select_m_2 : OUT std_ulogic;
            select_m_3 : OUT std_ulogic;
            sclk_m : OUT std_ulogic;
            mosi_s : IN std_ulogic;
            miso_s : OUT std_ulogic;
            select_s : IN std_ulogic;
            sclk_s : IN std_ulogic;
            scl : INOUT std_ulogic;
            sda : INOUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8spcifcell
        PORT (
            spcif_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8tcpwmcell
        PORT (
            clock : IN std_ulogic;
            capture : IN std_ulogic;
            count : IN std_ulogic;
            reload : IN std_ulogic;
            stop : IN std_ulogic;
            start : IN std_ulogic;
            tr_underflow : OUT std_ulogic;
            tr_overflow : OUT std_ulogic;
            tr_compare_match : OUT std_ulogic;
            line_out : OUT std_ulogic;
            line_out_compl : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8tsscell
        PORT (
            clk_seq : IN std_ulogic;
            clk_adc : IN std_ulogic;
            ext_reject : IN std_ulogic;
            ext_sync : IN std_ulogic;
            tx_sync : IN std_ulogic;
            reject_in : IN std_ulogic;
            start_in : IN std_ulogic;
            lx_det_hi : OUT std_ulogic;
            lx_det_lo : OUT std_ulogic;
            rej_window : OUT std_ulogic;
            tx_hilo : OUT std_ulogic;
            phase_end : OUT std_ulogic;
            phase_num_0 : OUT std_ulogic;
            phase_num_1 : OUT std_ulogic;
            phase_num_2 : OUT std_ulogic;
            phase_num_3 : OUT std_ulogic;
            ipq_reject : OUT std_ulogic;
            ipq_start : OUT std_ulogic;
            epq_reject : OUT std_ulogic;
            epq_start : OUT std_ulogic;
            mcs_reject : OUT std_ulogic;
            mcs_start : OUT std_ulogic;
            do_switch : OUT std_ulogic;
            adc_start : OUT std_ulogic;
            adc_done : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8wdtcell
        PORT (
            wdt_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4abufcell
        PORT (
            ctb_dsi_comp : OUT std_ulogic;
            dsi_out : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4anapumpcell
        PORT (
            pump_clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4csdcell
        PORT (
            sense_out : OUT std_ulogic;
            sample_out : OUT std_ulogic;
            sense_in : IN std_ulogic;
            sample_in : IN std_ulogic;
            clk1 : IN std_ulogic;
            clk2 : IN std_ulogic;
            irq : OUT std_ulogic;
            comp : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4csidac7cell
        PORT (
            en : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4csidac8cell
        PORT (
            en : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4ctbmblockcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4halfuabcell
        PORT (
            clock : IN std_ulogic;
            comp : OUT std_ulogic;
            ctrl : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4lpcompblockcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4lpcompcell
        PORT (
            cmpout : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4rsbcell
    END COMPONENT;
    COMPONENT p4sarcell
        PORT (
            clock : IN std_ulogic;
            sample_done : OUT std_ulogic;
            chan_id_valid : OUT std_ulogic;
            chan_id_0 : OUT std_ulogic;
            chan_id_1 : OUT std_ulogic;
            chan_id_2 : OUT std_ulogic;
            chan_id_3 : OUT std_ulogic;
            data_valid : OUT std_ulogic;
            data_0 : OUT std_ulogic;
            data_1 : OUT std_ulogic;
            data_2 : OUT std_ulogic;
            data_3 : OUT std_ulogic;
            data_4 : OUT std_ulogic;
            data_5 : OUT std_ulogic;
            data_6 : OUT std_ulogic;
            data_7 : OUT std_ulogic;
            data_8 : OUT std_ulogic;
            data_9 : OUT std_ulogic;
            data_10 : OUT std_ulogic;
            data_11 : OUT std_ulogic;
            eos_intr : OUT std_ulogic;
            irq : OUT std_ulogic;
            sw_negvref : IN std_ulogic;
            cfg_st_sel_0 : IN std_ulogic;
            cfg_st_sel_1 : IN std_ulogic;
            cfg_average : IN std_ulogic;
            cfg_resolution : IN std_ulogic;
            cfg_differential : IN std_ulogic;
            trigger : IN std_ulogic;
            data_hilo_sel : IN std_ulogic;
            swctrl0 : IN std_ulogic;
            swctrl1 : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4sarmuxcell
    END COMPONENT;
    COMPONENT p4tempcell
    END COMPONENT;
    COMPONENT p4vrefcell
    END COMPONENT;
    COMPONENT pmcell
        PORT (
            ctw_int : OUT std_ulogic;
            ftw_int : OUT std_ulogic;
            limact_int : OUT std_ulogic;
            onepps_int : OUT std_ulogic;
            pm_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sccell
        PORT (
            aclk : IN std_ulogic;
            bst_clk : IN std_ulogic;
            clk_udb : IN std_ulogic;
            modout : OUT std_ulogic;
            dyn_cntl_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT spccell
        PORT (
            data_ready : OUT std_ulogic;
            eeprom_fault_int : OUT std_ulogic;
            idle : OUT std_ulogic);
    END COMPONENT;
    COMPONENT ssccell
        PORT (
            rst_n : IN std_ulogic;
            scli : IN std_ulogic;
            sdai : IN std_ulogic;
            csel : IN std_ulogic;
            sclo : OUT std_ulogic;
            sdao : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT tfaultcell
        PORT (
            tfault_dsi : OUT std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT udbclockencell
        PORT (
            clock_in : IN std_ulogic;
            enable : IN std_ulogic;
            clock_out : OUT std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            xtal => ClockBlock_XTAL,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            pllout => ClockBlock_PLL_OUT,
            imo => ClockBlock_IMO,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_812,
            dclk_0 => Net_812_local,
            dclk_glb_1 => Net_525,
            dclk_1 => Net_525_local,
            dclk_glb_2 => \UART_2:Net_9\,
            dclk_2 => \UART_2:Net_9_local\,
            dclk_glb_3 => \UART_1:Net_9\,
            dclk_3 => \UART_1:Net_9_local\,
            dclk_glb_4 => Net_474,
            dclk_4 => Net_474_local,
            dclk_glb_5 => Net_200,
            dclk_5 => Net_200_local,
            dclk_glb_ff_1 => \ClockBlock.dclk_glb_ff_1__sig\,
            dclk_glb_ff_4 => \ClockBlock.dclk_glb_ff_4__sig\,
            dclk_glb_ff_5 => \ClockBlock.dclk_glb_ff_5__sig\);

    Enable_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "dbd862c0-88dc-4a0a-99c3-7f75b4ad4a78",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Enable_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Enable_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Enable_1(0)__PA,
            oe => open,
            pad_in => Enable_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Enable_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b9235af3-837c-449f-bada-1bc9d014b68a",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Enable_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Enable_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Enable_2(0)__PA,
            oe => open,
            pad_in => Enable_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Enable_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "75a60a7e-4f18-4d96-a4a9-9b74e21baf5a",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Enable_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Enable_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Enable_3(0)__PA,
            oe => open,
            pad_in => Enable_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Enable_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "de7fb962-d132-45a7-a2ea-35b409130e38",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Enable_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Enable_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Enable_4(0)__PA,
            oe => open,
            pad_in => Enable_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Enable_5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6adadbc3-b440-4335-910f-54578debfa0c",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Enable_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Enable_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Enable_5(0)__PA,
            oe => open,
            pad_in => Enable_5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Enable_6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "64084035-fd28-4e32-ba9b-32097b3c5078",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Enable_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Enable_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Enable_6(0)__PA,
            oe => open,
            pad_in => Enable_6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Enable_7:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8fadfde8-2751-4a66-a249-50db2c1f9c29",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Enable_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Enable_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Enable_7(0)__PA,
            oe => open,
            pad_in => Enable_7(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Enable_8:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b6d90a6d-f6c0-48e3-bc56-2c2f8894ba28",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Enable_8(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Enable_8",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Enable_8(0)__PA,
            oe => open,
            pad_in => Enable_8(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Encoder_1_A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "44906eef-7414-4079-8114-eb0c25d01ec7",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Encoder_1_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Encoder_1_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Encoder_1_A(0)__PA,
            oe => open,
            fb => Net_606,
            pad_in => Encoder_1_A(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Encoder_1_A(0)_SYNC:synccell
        PORT MAP(
            in => Net_606,
            out => Net_606_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Encoder_1_B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "64ddc2b9-4d44-4b1a-b398-4456327e72c5",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Encoder_1_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Encoder_1_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Encoder_1_B(0)__PA,
            oe => open,
            fb => Net_605,
            pad_in => Encoder_1_B(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Encoder_1_B(0)_SYNC:synccell
        PORT MAP(
            in => Net_605,
            out => Net_605_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Encoder_2_A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "98430266-2cfb-4857-acd5-f6c551c0f802",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Encoder_2_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Encoder_2_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Encoder_2_A(0)__PA,
            oe => open,
            fb => Net_608,
            pad_in => Encoder_2_A(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Encoder_2_A(0)_SYNC:synccell
        PORT MAP(
            in => Net_608,
            out => Net_608_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Encoder_2_B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "0b332f77-90b5-454e-a35a-35dea1f307d8",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Encoder_2_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Encoder_2_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Encoder_2_B(0)__PA,
            oe => open,
            fb => Net_609,
            pad_in => Encoder_2_B(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Encoder_2_B(0)_SYNC:synccell
        PORT MAP(
            in => Net_609,
            out => Net_609_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Encoder_3_A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "689230a6-71d4-43a0-8ef5-d5ba63c81bef",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Encoder_3_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Encoder_3_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Encoder_3_A(0)__PA,
            oe => open,
            fb => Net_623,
            pad_in => Encoder_3_A(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Encoder_3_A(0)_SYNC:synccell
        PORT MAP(
            in => Net_623,
            out => Net_623_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Encoder_3_B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "d036f0fe-e500-4de4-b412-57d2c4ebfb34",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Encoder_3_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Encoder_3_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Encoder_3_B(0)__PA,
            oe => open,
            fb => Net_624,
            pad_in => Encoder_3_B(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Encoder_3_B(0)_SYNC:synccell
        PORT MAP(
            in => Net_624,
            out => Net_624_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Encoder_4_A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1f6e2f07-f75e-4137-a2c9-4c8a50a20fbe",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Encoder_4_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Encoder_4_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Encoder_4_A(0)__PA,
            oe => open,
            fb => Net_638,
            pad_in => Encoder_4_A(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Encoder_4_A(0)_SYNC:synccell
        PORT MAP(
            in => Net_638,
            out => Net_638_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Encoder_4_B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "85142f05-0586-477a-9a5c-ff0bfd2dd549",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Encoder_4_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Encoder_4_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Encoder_4_B(0)__PA,
            oe => open,
            fb => Net_639,
            pad_in => Encoder_4_B(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Encoder_4_B(0)_SYNC:synccell
        PORT MAP(
            in => Net_639,
            out => Net_639_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Encoder_5_A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "899c675a-674a-4e46-97d7-3753686f7944",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Encoder_5_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Encoder_5_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Encoder_5_A(0)__PA,
            oe => open,
            fb => Net_653,
            pad_in => Encoder_5_A(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Encoder_5_A(0)_SYNC:synccell
        PORT MAP(
            in => Net_653,
            out => Net_653_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Encoder_5_B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "62fcdde9-15e4-4282-a850-83dec609da84",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Encoder_5_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Encoder_5_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Encoder_5_B(0)__PA,
            oe => open,
            fb => Net_654,
            pad_in => Encoder_5_B(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Encoder_5_B(0)_SYNC:synccell
        PORT MAP(
            in => Net_654,
            out => Net_654_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Encoder_6_A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "2d6baeb3-9f59-4784-a2f6-68432afee36c",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Encoder_6_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Encoder_6_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Encoder_6_A(0)__PA,
            oe => open,
            fb => Net_668,
            pad_in => Encoder_6_A(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Encoder_6_A(0)_SYNC:synccell
        PORT MAP(
            in => Net_668,
            out => Net_668_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Encoder_6_B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "bf58100f-0405-4817-abba-7fab290be80c",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Encoder_6_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Encoder_6_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Encoder_6_B(0)__PA,
            oe => open,
            fb => Net_669,
            pad_in => Encoder_6_B(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Encoder_6_B(0)_SYNC:synccell
        PORT MAP(
            in => Net_669,
            out => Net_669_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Encoder_7_A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8b0f9606-414e-4338-90c7-571d8e149110",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Encoder_7_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Encoder_7_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Encoder_7_A(0)__PA,
            oe => open,
            fb => Net_683,
            pad_in => Encoder_7_A(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Encoder_7_A(0)_SYNC:synccell
        PORT MAP(
            in => Net_683,
            out => Net_683_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Encoder_7_B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "959d2849-569e-4f69-b937-d7bd7f0b714c",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Encoder_7_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Encoder_7_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Encoder_7_B(0)__PA,
            oe => open,
            fb => Net_684,
            pad_in => Encoder_7_B(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Encoder_7_B(0)_SYNC:synccell
        PORT MAP(
            in => Net_684,
            out => Net_684_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Encoder_8_A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "d8d5d351-23e5-4087-97a7-ec7f4dd28bda",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Encoder_8_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Encoder_8_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Encoder_8_A(0)__PA,
            oe => open,
            fb => Net_698,
            pad_in => Encoder_8_A(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Encoder_8_A(0)_SYNC:synccell
        PORT MAP(
            in => Net_698,
            out => Net_698_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Encoder_8_B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "ee74dfdf-8029-469a-b341-a0a4c1b53f2d",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Encoder_8_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Encoder_8_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Encoder_8_B(0)__PA,
            oe => open,
            fb => Net_699,
            pad_in => Encoder_8_B(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Encoder_8_B(0)_SYNC:synccell
        PORT MAP(
            in => Net_699,
            out => Net_699_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    LED1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "733aec05-d44c-465f-b7f5-cb8547d5d19d",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED1(0)__PA,
            oe => open,
            pad_in => LED1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "046e9815-928b-4c87-ace1-2f31ccca34d9",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED2(0)__PA,
            oe => open,
            pad_in => LED2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "18801061-90aa-4343-9fd4-7451d6efe684",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED3(0)__PA,
            oe => open,
            pad_in => LED3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "837b6881-5f3d-47ac-b4fa-2e8a330a1582",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED4(0)__PA,
            oe => open,
            pad_in => LED4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "513c60c1-35b7-49c8-9e21-13ecee08a392",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED5(0)__PA,
            oe => open,
            pad_in => LED5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MODIN3_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)")
        PORT MAP(
            q => MODIN3_0,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => MODIN3_0,
            main_3 => Net_163_SYNCOUT);

    MODIN3_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)")
        PORT MAP(
            q => MODIN3_1,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => MODIN3_1,
            main_3 => MODIN3_0,
            main_4 => Net_163_SYNCOUT);

    MotorPWM_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "fbc8dada-7ca5-46cf-844c-8dafd485cd79",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MotorPWM_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MotorPWM_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MotorPWM_1(0)__PA,
            oe => open,
            pin_input => Net_349,
            pad_out => MotorPWM_1(0)_PAD,
            pad_in => MotorPWM_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MotorPWM_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1d62d4a3-e21b-42e5-9421-c8f41311fa95",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MotorPWM_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MotorPWM_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MotorPWM_2(0)__PA,
            oe => open,
            pin_input => Net_350,
            pad_out => MotorPWM_2(0)_PAD,
            pad_in => MotorPWM_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MotorPWM_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "84150a95-c2a9-4aaa-82be-1db1f5fe6952",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MotorPWM_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MotorPWM_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MotorPWM_3(0)__PA,
            oe => open,
            pin_input => Net_503,
            pad_out => MotorPWM_3(0)_PAD,
            pad_in => MotorPWM_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MotorPWM_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b18a1f8c-c113-4f6c-b968-10da9218f557",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MotorPWM_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MotorPWM_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MotorPWM_4(0)__PA,
            oe => open,
            pin_input => Net_504,
            pad_out => MotorPWM_4(0)_PAD,
            pad_in => MotorPWM_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MotorPWM_5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7c7dee59-95f9-4607-8268-bbd757689c3b",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MotorPWM_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MotorPWM_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MotorPWM_5(0)__PA,
            oe => open,
            pin_input => Net_548,
            pad_out => MotorPWM_5(0)_PAD,
            pad_in => MotorPWM_5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MotorPWM_6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3e03c82a-9dff-435f-b38b-a66044fdf69e",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MotorPWM_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MotorPWM_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MotorPWM_6(0)__PA,
            oe => open,
            pin_input => Net_549,
            pad_out => MotorPWM_6(0)_PAD,
            pad_in => MotorPWM_6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MotorPWM_7:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b601513b-9c41-4ca7-b59a-2acc3e3c14dd",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MotorPWM_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MotorPWM_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MotorPWM_7(0)__PA,
            oe => open,
            pin_input => Net_766,
            pad_out => MotorPWM_7(0)_PAD,
            pad_in => MotorPWM_7(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MotorPWM_8:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6c64f4e9-2323-417a-8c65-3f3a3578f0fb",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MotorPWM_8(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MotorPWM_8",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MotorPWM_8(0)__PA,
            oe => open,
            pin_input => Net_780,
            pad_out => MotorPWM_8(0)_PAD,
            pad_in => MotorPWM_8(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_158:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => Net_158,
            main_0 => \UART_1:BUART:txn\);

    Net_349:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => Net_349,
            clock_0 => Net_525,
            main_0 => \PWM_1:PWMUDB:control_7\,
            main_1 => \PWM_1:PWMUDB:cmp1_less\);

    Net_350:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => Net_350,
            clock_0 => Net_525,
            main_0 => \PWM_1:PWMUDB:control_7\,
            main_1 => \PWM_1:PWMUDB:cmp2_less\);

    Net_503:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => Net_503,
            clock_0 => Net_525,
            main_0 => \PWM_2:PWMUDB:control_7\,
            main_1 => \PWM_2:PWMUDB:cmp1_less\);

    Net_504:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => Net_504,
            clock_0 => Net_525,
            main_0 => \PWM_2:PWMUDB:control_7\,
            main_1 => \PWM_2:PWMUDB:cmp2_less\);

    Net_548:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => Net_548,
            clock_0 => Net_525,
            main_0 => \PWM_3:PWMUDB:control_7\,
            main_1 => \PWM_3:PWMUDB:cmp1_less\);

    Net_549:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => Net_549,
            clock_0 => Net_525,
            main_0 => \PWM_3:PWMUDB:control_7\,
            main_1 => \PWM_3:PWMUDB:cmp2_less\);

    Rx_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "06319eee-cf9c-468c-a322-8e6eeb4906ce",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Rx_1(0)__PA,
            oe => open,
            fb => Net_163,
            pad_in => Rx_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_1(0)_SYNC:synccell
        PORT MAP(
            in => Net_163,
            out => Net_163_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Rx_2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "fbbe5259-a41a-40df-94c1-18ac9a510eff",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Rx_2(0)__PA,
            oe => open,
            fb => Net_460,
            pad_in => Rx_2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_2(0)_SYNC:synccell
        PORT MAP(
            in => Net_460,
            out => Net_460_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Tx_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Tx_1(0)__PA,
            oe => open,
            pin_input => Net_158,
            pad_out => Tx_1(0)_PAD,
            pad_in => Tx_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Counter_1:CounterUDB:count_down\:macrocell
        GENERIC MAP(
            eqn_main => "(main_1 * !main_0 * !main_2 * main_3)")
        PORT MAP(
            q => \Counter_1:CounterUDB:count_down\,
            clock_0 => Net_812,
            main_0 => \Counter_1:CounterUDB:dwncnt_stored\,
            main_1 => \EdgeDetect_1:last\,
            main_2 => Net_606_SYNCOUT,
            main_3 => Net_605_SYNCOUT);

    \Counter_1:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)")
        PORT MAP(
            q => \Counter_1:CounterUDB:count_enable\,
            main_0 => \Counter_1:CounterUDB:control_7\,
            main_1 => \Counter_1:CounterUDB:count_up\,
            main_2 => \Counter_1:CounterUDB:count_down\);

    \Counter_1:CounterUDB:count_up\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)")
        PORT MAP(
            q => \Counter_1:CounterUDB:count_up\,
            clock_0 => Net_812,
            main_0 => \EdgeDetect_1:last\,
            main_1 => \Counter_1:CounterUDB:upcnt_stored\,
            main_2 => Net_606_SYNCOUT,
            main_3 => Net_605_SYNCOUT);

    \Counter_1:CounterUDB:dp_dir\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_0 * main_2 * !main_3 * main_4) + (!main_1 * !main_3) + (!main_1 * !main_4)")
        PORT MAP(
            q => \Counter_1:CounterUDB:dp_dir\,
            main_0 => \EdgeDetect_1:last\,
            main_1 => \Counter_1:CounterUDB:upcnt_stored\,
            main_2 => \Counter_1:CounterUDB:dwncnt_stored\,
            main_3 => Net_606_SYNCOUT,
            main_4 => Net_605_SYNCOUT);

    \Counter_1:CounterUDB:dwncnt_stored\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)")
        PORT MAP(
            q => \Counter_1:CounterUDB:dwncnt_stored\,
            clock_0 => Net_812,
            main_0 => \EdgeDetect_1:last\,
            main_1 => Net_606_SYNCOUT,
            main_2 => Net_605_SYNCOUT);

    \Counter_1:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Counter_1:CounterUDB:overflow_reg_i\,
            main_0 => \Counter_1:CounterUDB:overflow\,
            clock_0 => Net_812);

    \Counter_1:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Counter_1:CounterUDB:prevCompare\,
            main_0 => \Counter_1:CounterUDB:cmp_out_i\,
            clock_0 => Net_812);

    \Counter_1:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)")
        PORT MAP(
            q => \Counter_1:CounterUDB:reload\,
            main_0 => \Counter_1:CounterUDB:overflow\,
            main_1 => \Counter_1:CounterUDB:underflow\);

    \Counter_1:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_812,
            cs_addr_2 => \Counter_1:CounterUDB:dp_dir\,
            cs_addr_1 => \Counter_1:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_1:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Counter_1:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Counter_1:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Counter_1:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Counter_1:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Counter_1:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Counter_1:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Counter_1:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Counter_1:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Counter_1:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Counter_1:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Counter_1:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Counter_1:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Counter_1:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Counter_1:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_812,
            cs_addr_2 => \Counter_1:CounterUDB:dp_dir\,
            cs_addr_1 => \Counter_1:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_1:CounterUDB:reload\,
            z0_comb => \Counter_1:CounterUDB:underflow\,
            f0_comb => \Counter_1:CounterUDB:overflow\,
            cl1_comb => \Counter_1:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Counter_1:CounterUDB:status_6\,
            f0_blk_stat_comb => \Counter_1:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Counter_1:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Counter_1:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Counter_1:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Counter_1:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Counter_1:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Counter_1:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Counter_1:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Counter_1:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Counter_1:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Counter_1:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Counter_1:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Counter_1:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Counter_1:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Counter_1:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => Net_812,
            control_7 => \Counter_1:CounterUDB:control_7\,
            control_6 => \Counter_1:CounterUDB:control_6\,
            control_5 => \Counter_1:CounterUDB:control_5\,
            control_4 => \Counter_1:CounterUDB:control_4\,
            control_3 => \Counter_1:CounterUDB:control_3\,
            control_2 => \Counter_1:CounterUDB:control_2\,
            control_1 => \Counter_1:CounterUDB:control_1\,
            control_0 => \Counter_1:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Counter_1:CounterUDB:sSTSReg:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111")
        PORT MAP(
            clock => Net_812,
            status_6 => \Counter_1:CounterUDB:status_6\,
            status_5 => \Counter_1:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \Counter_1:CounterUDB:status_3\,
            status_2 => \Counter_1:CounterUDB:status_2\,
            status_1 => \Counter_1:CounterUDB:underflow\,
            status_0 => \Counter_1:CounterUDB:status_0\);

    \Counter_1:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Counter_1:CounterUDB:status_0\,
            main_0 => \Counter_1:CounterUDB:cmp_out_i\,
            main_1 => \Counter_1:CounterUDB:prevCompare\);

    \Counter_1:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Counter_1:CounterUDB:status_2\,
            main_0 => \Counter_1:CounterUDB:overflow\,
            main_1 => \Counter_1:CounterUDB:overflow_reg_i\);

    \Counter_1:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Counter_1:CounterUDB:status_3\,
            main_0 => \Counter_1:CounterUDB:underflow\,
            main_1 => \Counter_1:CounterUDB:underflow_reg_i\);

    \Counter_1:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Counter_1:CounterUDB:underflow_reg_i\,
            main_0 => \Counter_1:CounterUDB:underflow\,
            clock_0 => Net_812);

    \Counter_1:CounterUDB:upcnt_stored\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)")
        PORT MAP(
            q => \Counter_1:CounterUDB:upcnt_stored\,
            clock_0 => Net_812,
            main_0 => \EdgeDetect_1:last\,
            main_1 => Net_606_SYNCOUT,
            main_2 => Net_605_SYNCOUT);

    \Counter_2:CounterUDB:count_down\:macrocell
        GENERIC MAP(
            eqn_main => "(main_1 * !main_0 * !main_2 * main_3)")
        PORT MAP(
            q => \Counter_2:CounterUDB:count_down\,
            clock_0 => Net_812,
            main_0 => \Counter_2:CounterUDB:dwncnt_stored\,
            main_1 => \EdgeDetect_3:last\,
            main_2 => Net_608_SYNCOUT,
            main_3 => Net_609_SYNCOUT);

    \Counter_2:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)")
        PORT MAP(
            q => \Counter_2:CounterUDB:count_enable\,
            main_0 => \Counter_2:CounterUDB:control_7\,
            main_1 => \Counter_2:CounterUDB:count_up\,
            main_2 => \Counter_2:CounterUDB:count_down\);

    \Counter_2:CounterUDB:count_up\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)")
        PORT MAP(
            q => \Counter_2:CounterUDB:count_up\,
            clock_0 => Net_812,
            main_0 => \EdgeDetect_3:last\,
            main_1 => \Counter_2:CounterUDB:upcnt_stored\,
            main_2 => Net_608_SYNCOUT,
            main_3 => Net_609_SYNCOUT);

    \Counter_2:CounterUDB:dp_dir\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_0 * main_2 * !main_3 * main_4) + (!main_1 * !main_3) + (!main_1 * !main_4)")
        PORT MAP(
            q => \Counter_2:CounterUDB:dp_dir\,
            main_0 => \EdgeDetect_3:last\,
            main_1 => \Counter_2:CounterUDB:upcnt_stored\,
            main_2 => \Counter_2:CounterUDB:dwncnt_stored\,
            main_3 => Net_608_SYNCOUT,
            main_4 => Net_609_SYNCOUT);

    \Counter_2:CounterUDB:dwncnt_stored\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)")
        PORT MAP(
            q => \Counter_2:CounterUDB:dwncnt_stored\,
            clock_0 => Net_812,
            main_0 => \EdgeDetect_3:last\,
            main_1 => Net_608_SYNCOUT,
            main_2 => Net_609_SYNCOUT);

    \Counter_2:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Counter_2:CounterUDB:overflow_reg_i\,
            main_0 => \Counter_2:CounterUDB:overflow\,
            clock_0 => Net_812);

    \Counter_2:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Counter_2:CounterUDB:prevCompare\,
            main_0 => \Counter_2:CounterUDB:cmp_out_i\,
            clock_0 => Net_812);

    \Counter_2:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)")
        PORT MAP(
            q => \Counter_2:CounterUDB:reload\,
            main_0 => \Counter_2:CounterUDB:overflow\,
            main_1 => \Counter_2:CounterUDB:underflow\);

    \Counter_2:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_812,
            cs_addr_2 => \Counter_2:CounterUDB:dp_dir\,
            cs_addr_1 => \Counter_2:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_2:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Counter_2:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Counter_2:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Counter_2:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Counter_2:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Counter_2:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Counter_2:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Counter_2:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Counter_2:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Counter_2:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Counter_2:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Counter_2:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Counter_2:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Counter_2:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Counter_2:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_812,
            cs_addr_2 => \Counter_2:CounterUDB:dp_dir\,
            cs_addr_1 => \Counter_2:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_2:CounterUDB:reload\,
            z0_comb => \Counter_2:CounterUDB:underflow\,
            f0_comb => \Counter_2:CounterUDB:overflow\,
            cl1_comb => \Counter_2:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Counter_2:CounterUDB:status_6\,
            f0_blk_stat_comb => \Counter_2:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Counter_2:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Counter_2:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Counter_2:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Counter_2:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Counter_2:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Counter_2:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Counter_2:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Counter_2:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Counter_2:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Counter_2:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Counter_2:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Counter_2:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Counter_2:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Counter_2:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => Net_812,
            control_7 => \Counter_2:CounterUDB:control_7\,
            control_6 => \Counter_2:CounterUDB:control_6\,
            control_5 => \Counter_2:CounterUDB:control_5\,
            control_4 => \Counter_2:CounterUDB:control_4\,
            control_3 => \Counter_2:CounterUDB:control_3\,
            control_2 => \Counter_2:CounterUDB:control_2\,
            control_1 => \Counter_2:CounterUDB:control_1\,
            control_0 => \Counter_2:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Counter_2:CounterUDB:sSTSReg:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111")
        PORT MAP(
            clock => Net_812,
            status_6 => \Counter_2:CounterUDB:status_6\,
            status_5 => \Counter_2:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \Counter_2:CounterUDB:status_3\,
            status_2 => \Counter_2:CounterUDB:status_2\,
            status_1 => \Counter_2:CounterUDB:underflow\,
            status_0 => \Counter_2:CounterUDB:status_0\);

    \Counter_2:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Counter_2:CounterUDB:status_0\,
            main_0 => \Counter_2:CounterUDB:cmp_out_i\,
            main_1 => \Counter_2:CounterUDB:prevCompare\);

    \Counter_2:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Counter_2:CounterUDB:status_2\,
            main_0 => \Counter_2:CounterUDB:overflow\,
            main_1 => \Counter_2:CounterUDB:overflow_reg_i\);

    \Counter_2:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Counter_2:CounterUDB:status_3\,
            main_0 => \Counter_2:CounterUDB:underflow\,
            main_1 => \Counter_2:CounterUDB:underflow_reg_i\);

    \Counter_2:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Counter_2:CounterUDB:underflow_reg_i\,
            main_0 => \Counter_2:CounterUDB:underflow\,
            clock_0 => Net_812);

    \Counter_2:CounterUDB:upcnt_stored\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)")
        PORT MAP(
            q => \Counter_2:CounterUDB:upcnt_stored\,
            clock_0 => Net_812,
            main_0 => \EdgeDetect_3:last\,
            main_1 => Net_608_SYNCOUT,
            main_2 => Net_609_SYNCOUT);

    \Counter_3:CounterUDB:count_down\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_0 * !main_2 * main_3)")
        PORT MAP(
            q => \Counter_3:CounterUDB:count_down\,
            clock_0 => Net_812,
            main_0 => \EdgeDetect_5:last\,
            main_1 => \Counter_3:CounterUDB:dwncnt_stored\,
            main_2 => Net_623_SYNCOUT,
            main_3 => Net_624_SYNCOUT);

    \Counter_3:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)")
        PORT MAP(
            q => \Counter_3:CounterUDB:count_enable\,
            main_0 => \Counter_3:CounterUDB:control_7\,
            main_1 => \Counter_3:CounterUDB:count_up\,
            main_2 => \Counter_3:CounterUDB:count_down\);

    \Counter_3:CounterUDB:count_up\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)")
        PORT MAP(
            q => \Counter_3:CounterUDB:count_up\,
            clock_0 => Net_812,
            main_0 => \Counter_3:CounterUDB:upcnt_stored\,
            main_1 => \EdgeDetect_5:last\,
            main_2 => Net_623_SYNCOUT,
            main_3 => Net_624_SYNCOUT);

    \Counter_3:CounterUDB:dp_dir\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2) + (!main_0 * !main_3) + (!main_0 * !main_4) + (main_1 * main_2 * !main_3 * main_4)")
        PORT MAP(
            q => \Counter_3:CounterUDB:dp_dir\,
            main_0 => \Counter_3:CounterUDB:upcnt_stored\,
            main_1 => \Counter_3:CounterUDB:dwncnt_stored\,
            main_2 => \EdgeDetect_5:last\,
            main_3 => Net_623_SYNCOUT,
            main_4 => Net_624_SYNCOUT);

    \Counter_3:CounterUDB:dwncnt_stored\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)")
        PORT MAP(
            q => \Counter_3:CounterUDB:dwncnt_stored\,
            clock_0 => Net_812,
            main_0 => \EdgeDetect_5:last\,
            main_1 => Net_623_SYNCOUT,
            main_2 => Net_624_SYNCOUT);

    \Counter_3:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Counter_3:CounterUDB:overflow_reg_i\,
            main_0 => \Counter_3:CounterUDB:overflow\,
            clock_0 => Net_812);

    \Counter_3:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Counter_3:CounterUDB:prevCompare\,
            main_0 => \Counter_3:CounterUDB:cmp_out_i\,
            clock_0 => Net_812);

    \Counter_3:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)")
        PORT MAP(
            q => \Counter_3:CounterUDB:reload\,
            main_0 => \Counter_3:CounterUDB:overflow\,
            main_1 => \Counter_3:CounterUDB:underflow\);

    \Counter_3:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_812,
            cs_addr_2 => \Counter_3:CounterUDB:dp_dir\,
            cs_addr_1 => \Counter_3:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_3:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Counter_3:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Counter_3:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Counter_3:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Counter_3:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Counter_3:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Counter_3:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Counter_3:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Counter_3:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Counter_3:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Counter_3:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Counter_3:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Counter_3:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Counter_3:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Counter_3:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_812,
            cs_addr_2 => \Counter_3:CounterUDB:dp_dir\,
            cs_addr_1 => \Counter_3:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_3:CounterUDB:reload\,
            z0_comb => \Counter_3:CounterUDB:underflow\,
            f0_comb => \Counter_3:CounterUDB:overflow\,
            cl1_comb => \Counter_3:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Counter_3:CounterUDB:status_6\,
            f0_blk_stat_comb => \Counter_3:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Counter_3:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Counter_3:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Counter_3:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Counter_3:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Counter_3:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Counter_3:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Counter_3:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Counter_3:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Counter_3:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Counter_3:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Counter_3:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Counter_3:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Counter_3:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Counter_3:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => Net_812,
            control_7 => \Counter_3:CounterUDB:control_7\,
            control_6 => \Counter_3:CounterUDB:control_6\,
            control_5 => \Counter_3:CounterUDB:control_5\,
            control_4 => \Counter_3:CounterUDB:control_4\,
            control_3 => \Counter_3:CounterUDB:control_3\,
            control_2 => \Counter_3:CounterUDB:control_2\,
            control_1 => \Counter_3:CounterUDB:control_1\,
            control_0 => \Counter_3:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Counter_3:CounterUDB:sSTSReg:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111")
        PORT MAP(
            clock => Net_812,
            status_6 => \Counter_3:CounterUDB:status_6\,
            status_5 => \Counter_3:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \Counter_3:CounterUDB:status_3\,
            status_2 => \Counter_3:CounterUDB:status_2\,
            status_1 => \Counter_3:CounterUDB:underflow\,
            status_0 => \Counter_3:CounterUDB:status_0\);

    \Counter_3:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Counter_3:CounterUDB:status_0\,
            main_0 => \Counter_3:CounterUDB:cmp_out_i\,
            main_1 => \Counter_3:CounterUDB:prevCompare\);

    \Counter_3:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Counter_3:CounterUDB:status_2\,
            main_0 => \Counter_3:CounterUDB:overflow\,
            main_1 => \Counter_3:CounterUDB:overflow_reg_i\);

    \Counter_3:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Counter_3:CounterUDB:status_3\,
            main_0 => \Counter_3:CounterUDB:underflow\,
            main_1 => \Counter_3:CounterUDB:underflow_reg_i\);

    \Counter_3:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Counter_3:CounterUDB:underflow_reg_i\,
            main_0 => \Counter_3:CounterUDB:underflow\,
            clock_0 => Net_812);

    \Counter_3:CounterUDB:upcnt_stored\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)")
        PORT MAP(
            q => \Counter_3:CounterUDB:upcnt_stored\,
            clock_0 => Net_812,
            main_0 => \EdgeDetect_5:last\,
            main_1 => Net_623_SYNCOUT,
            main_2 => Net_624_SYNCOUT);

    \Counter_4:CounterUDB:count_down\:macrocell
        GENERIC MAP(
            eqn_main => "(main_1 * !main_0 * !main_2 * main_3)")
        PORT MAP(
            q => \Counter_4:CounterUDB:count_down\,
            clock_0 => Net_812,
            main_0 => \Counter_4:CounterUDB:dwncnt_stored\,
            main_1 => \EdgeDetect_7:last\,
            main_2 => Net_638_SYNCOUT,
            main_3 => Net_639_SYNCOUT);

    \Counter_4:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)")
        PORT MAP(
            q => \Counter_4:CounterUDB:count_enable\,
            main_0 => \Counter_4:CounterUDB:control_7\,
            main_1 => \Counter_4:CounterUDB:count_up\,
            main_2 => \Counter_4:CounterUDB:count_down\);

    \Counter_4:CounterUDB:count_up\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)")
        PORT MAP(
            q => \Counter_4:CounterUDB:count_up\,
            clock_0 => Net_812,
            main_0 => \EdgeDetect_7:last\,
            main_1 => \Counter_4:CounterUDB:upcnt_stored\,
            main_2 => Net_638_SYNCOUT,
            main_3 => Net_639_SYNCOUT);

    \Counter_4:CounterUDB:dp_dir\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_0 * main_2 * !main_3 * main_4) + (!main_1 * !main_3) + (!main_1 * !main_4)")
        PORT MAP(
            q => \Counter_4:CounterUDB:dp_dir\,
            main_0 => \EdgeDetect_7:last\,
            main_1 => \Counter_4:CounterUDB:upcnt_stored\,
            main_2 => \Counter_4:CounterUDB:dwncnt_stored\,
            main_3 => Net_638_SYNCOUT,
            main_4 => Net_639_SYNCOUT);

    \Counter_4:CounterUDB:dwncnt_stored\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)")
        PORT MAP(
            q => \Counter_4:CounterUDB:dwncnt_stored\,
            clock_0 => Net_812,
            main_0 => \EdgeDetect_7:last\,
            main_1 => Net_638_SYNCOUT,
            main_2 => Net_639_SYNCOUT);

    \Counter_4:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Counter_4:CounterUDB:overflow_reg_i\,
            main_0 => \Counter_4:CounterUDB:overflow\,
            clock_0 => Net_812);

    \Counter_4:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Counter_4:CounterUDB:prevCompare\,
            main_0 => \Counter_4:CounterUDB:cmp_out_i\,
            clock_0 => Net_812);

    \Counter_4:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)")
        PORT MAP(
            q => \Counter_4:CounterUDB:reload\,
            main_0 => \Counter_4:CounterUDB:overflow\,
            main_1 => \Counter_4:CounterUDB:underflow\);

    \Counter_4:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_812,
            cs_addr_2 => \Counter_4:CounterUDB:dp_dir\,
            cs_addr_1 => \Counter_4:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_4:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Counter_4:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Counter_4:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Counter_4:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Counter_4:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Counter_4:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Counter_4:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Counter_4:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Counter_4:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Counter_4:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Counter_4:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Counter_4:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Counter_4:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Counter_4:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Counter_4:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_812,
            cs_addr_2 => \Counter_4:CounterUDB:dp_dir\,
            cs_addr_1 => \Counter_4:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_4:CounterUDB:reload\,
            z0_comb => \Counter_4:CounterUDB:underflow\,
            f0_comb => \Counter_4:CounterUDB:overflow\,
            cl1_comb => \Counter_4:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Counter_4:CounterUDB:status_6\,
            f0_blk_stat_comb => \Counter_4:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Counter_4:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Counter_4:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Counter_4:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Counter_4:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Counter_4:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Counter_4:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Counter_4:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Counter_4:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Counter_4:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Counter_4:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Counter_4:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Counter_4:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Counter_4:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Counter_4:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => Net_812,
            control_7 => \Counter_4:CounterUDB:control_7\,
            control_6 => \Counter_4:CounterUDB:control_6\,
            control_5 => \Counter_4:CounterUDB:control_5\,
            control_4 => \Counter_4:CounterUDB:control_4\,
            control_3 => \Counter_4:CounterUDB:control_3\,
            control_2 => \Counter_4:CounterUDB:control_2\,
            control_1 => \Counter_4:CounterUDB:control_1\,
            control_0 => \Counter_4:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Counter_4:CounterUDB:sSTSReg:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111")
        PORT MAP(
            clock => Net_812,
            status_6 => \Counter_4:CounterUDB:status_6\,
            status_5 => \Counter_4:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \Counter_4:CounterUDB:status_3\,
            status_2 => \Counter_4:CounterUDB:status_2\,
            status_1 => \Counter_4:CounterUDB:underflow\,
            status_0 => \Counter_4:CounterUDB:status_0\);

    \Counter_4:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Counter_4:CounterUDB:status_0\,
            main_0 => \Counter_4:CounterUDB:cmp_out_i\,
            main_1 => \Counter_4:CounterUDB:prevCompare\);

    \Counter_4:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Counter_4:CounterUDB:status_2\,
            main_0 => \Counter_4:CounterUDB:overflow\,
            main_1 => \Counter_4:CounterUDB:overflow_reg_i\);

    \Counter_4:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Counter_4:CounterUDB:status_3\,
            main_0 => \Counter_4:CounterUDB:underflow\,
            main_1 => \Counter_4:CounterUDB:underflow_reg_i\);

    \Counter_4:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Counter_4:CounterUDB:underflow_reg_i\,
            main_0 => \Counter_4:CounterUDB:underflow\,
            clock_0 => Net_812);

    \Counter_4:CounterUDB:upcnt_stored\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)")
        PORT MAP(
            q => \Counter_4:CounterUDB:upcnt_stored\,
            clock_0 => Net_812,
            main_0 => \EdgeDetect_7:last\,
            main_1 => Net_638_SYNCOUT,
            main_2 => Net_639_SYNCOUT);

    \Counter_5:CounterUDB:count_down\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3)")
        PORT MAP(
            q => \Counter_5:CounterUDB:count_down\,
            clock_0 => Net_812,
            main_0 => \EdgeDetect_10:last\,
            main_1 => \Counter_5:CounterUDB:dwncnt_stored\,
            main_2 => Net_653_SYNCOUT,
            main_3 => Net_654_SYNCOUT);

    \Counter_5:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)")
        PORT MAP(
            q => \Counter_5:CounterUDB:count_enable\,
            main_0 => \Counter_5:CounterUDB:control_7\,
            main_1 => \Counter_5:CounterUDB:count_up\,
            main_2 => \Counter_5:CounterUDB:count_down\);

    \Counter_5:CounterUDB:count_up\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * !main_0 * main_2 * main_3)")
        PORT MAP(
            q => \Counter_5:CounterUDB:count_up\,
            clock_0 => Net_812,
            main_0 => \Counter_5:CounterUDB:upcnt_stored\,
            main_1 => \EdgeDetect_10:last\,
            main_2 => Net_653_SYNCOUT,
            main_3 => Net_654_SYNCOUT);

    \Counter_5:CounterUDB:dp_dir\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_0 * main_2 * !main_3 * main_4) + (!main_1 * !main_3) + (!main_1 * !main_4)")
        PORT MAP(
            q => \Counter_5:CounterUDB:dp_dir\,
            main_0 => \EdgeDetect_10:last\,
            main_1 => \Counter_5:CounterUDB:upcnt_stored\,
            main_2 => \Counter_5:CounterUDB:dwncnt_stored\,
            main_3 => Net_653_SYNCOUT,
            main_4 => Net_654_SYNCOUT);

    \Counter_5:CounterUDB:dwncnt_stored\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)")
        PORT MAP(
            q => \Counter_5:CounterUDB:dwncnt_stored\,
            clock_0 => Net_812,
            main_0 => \EdgeDetect_10:last\,
            main_1 => Net_653_SYNCOUT,
            main_2 => Net_654_SYNCOUT);

    \Counter_5:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Counter_5:CounterUDB:overflow_reg_i\,
            main_0 => \Counter_5:CounterUDB:overflow\,
            clock_0 => Net_812);

    \Counter_5:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Counter_5:CounterUDB:prevCompare\,
            main_0 => \Counter_5:CounterUDB:cmp_out_i\,
            clock_0 => Net_812);

    \Counter_5:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)")
        PORT MAP(
            q => \Counter_5:CounterUDB:reload\,
            main_0 => \Counter_5:CounterUDB:overflow\,
            main_1 => \Counter_5:CounterUDB:underflow\);

    \Counter_5:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_812,
            cs_addr_2 => \Counter_5:CounterUDB:dp_dir\,
            cs_addr_1 => \Counter_5:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_5:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Counter_5:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Counter_5:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Counter_5:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Counter_5:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Counter_5:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Counter_5:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Counter_5:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Counter_5:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Counter_5:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Counter_5:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Counter_5:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Counter_5:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Counter_5:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Counter_5:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_812,
            cs_addr_2 => \Counter_5:CounterUDB:dp_dir\,
            cs_addr_1 => \Counter_5:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_5:CounterUDB:reload\,
            z0_comb => \Counter_5:CounterUDB:underflow\,
            f0_comb => \Counter_5:CounterUDB:overflow\,
            cl1_comb => \Counter_5:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Counter_5:CounterUDB:status_6\,
            f0_blk_stat_comb => \Counter_5:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Counter_5:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Counter_5:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Counter_5:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Counter_5:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Counter_5:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Counter_5:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Counter_5:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Counter_5:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Counter_5:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Counter_5:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Counter_5:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Counter_5:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Counter_5:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Counter_5:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => Net_812,
            control_7 => \Counter_5:CounterUDB:control_7\,
            control_6 => \Counter_5:CounterUDB:control_6\,
            control_5 => \Counter_5:CounterUDB:control_5\,
            control_4 => \Counter_5:CounterUDB:control_4\,
            control_3 => \Counter_5:CounterUDB:control_3\,
            control_2 => \Counter_5:CounterUDB:control_2\,
            control_1 => \Counter_5:CounterUDB:control_1\,
            control_0 => \Counter_5:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Counter_5:CounterUDB:sSTSReg:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111")
        PORT MAP(
            clock => Net_812,
            status_6 => \Counter_5:CounterUDB:status_6\,
            status_5 => \Counter_5:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \Counter_5:CounterUDB:status_3\,
            status_2 => \Counter_5:CounterUDB:status_2\,
            status_1 => \Counter_5:CounterUDB:underflow\,
            status_0 => \Counter_5:CounterUDB:status_0\);

    \Counter_5:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Counter_5:CounterUDB:status_0\,
            main_0 => \Counter_5:CounterUDB:cmp_out_i\,
            main_1 => \Counter_5:CounterUDB:prevCompare\);

    \Counter_5:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Counter_5:CounterUDB:status_2\,
            main_0 => \Counter_5:CounterUDB:overflow\,
            main_1 => \Counter_5:CounterUDB:overflow_reg_i\);

    \Counter_5:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Counter_5:CounterUDB:status_3\,
            main_0 => \Counter_5:CounterUDB:underflow\,
            main_1 => \Counter_5:CounterUDB:underflow_reg_i\);

    \Counter_5:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Counter_5:CounterUDB:underflow_reg_i\,
            main_0 => \Counter_5:CounterUDB:underflow\,
            clock_0 => Net_812);

    \Counter_5:CounterUDB:upcnt_stored\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)")
        PORT MAP(
            q => \Counter_5:CounterUDB:upcnt_stored\,
            clock_0 => Net_812,
            main_0 => \EdgeDetect_10:last\,
            main_1 => Net_653_SYNCOUT,
            main_2 => Net_654_SYNCOUT);

    \Counter_6:CounterUDB:count_down\:macrocell
        GENERIC MAP(
            eqn_main => "(main_1 * !main_0 * !main_2 * main_3)")
        PORT MAP(
            q => \Counter_6:CounterUDB:count_down\,
            clock_0 => Net_812,
            main_0 => \Counter_6:CounterUDB:dwncnt_stored\,
            main_1 => \EdgeDetect_11:last\,
            main_2 => Net_668_SYNCOUT,
            main_3 => Net_669_SYNCOUT);

    \Counter_6:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)")
        PORT MAP(
            q => \Counter_6:CounterUDB:count_enable\,
            main_0 => \Counter_6:CounterUDB:control_7\,
            main_1 => \Counter_6:CounterUDB:count_up\,
            main_2 => \Counter_6:CounterUDB:count_down\);

    \Counter_6:CounterUDB:count_up\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)")
        PORT MAP(
            q => \Counter_6:CounterUDB:count_up\,
            clock_0 => Net_812,
            main_0 => \EdgeDetect_11:last\,
            main_1 => \Counter_6:CounterUDB:upcnt_stored\,
            main_2 => Net_668_SYNCOUT,
            main_3 => Net_669_SYNCOUT);

    \Counter_6:CounterUDB:dp_dir\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_0 * main_2 * !main_3 * main_4) + (!main_1 * !main_3) + (!main_1 * !main_4)")
        PORT MAP(
            q => \Counter_6:CounterUDB:dp_dir\,
            main_0 => \EdgeDetect_11:last\,
            main_1 => \Counter_6:CounterUDB:upcnt_stored\,
            main_2 => \Counter_6:CounterUDB:dwncnt_stored\,
            main_3 => Net_668_SYNCOUT,
            main_4 => Net_669_SYNCOUT);

    \Counter_6:CounterUDB:dwncnt_stored\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)")
        PORT MAP(
            q => \Counter_6:CounterUDB:dwncnt_stored\,
            clock_0 => Net_812,
            main_0 => \EdgeDetect_11:last\,
            main_1 => Net_668_SYNCOUT,
            main_2 => Net_669_SYNCOUT);

    \Counter_6:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Counter_6:CounterUDB:overflow_reg_i\,
            main_0 => \Counter_6:CounterUDB:overflow\,
            clock_0 => Net_812);

    \Counter_6:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Counter_6:CounterUDB:prevCompare\,
            main_0 => \Counter_6:CounterUDB:cmp_out_i\,
            clock_0 => Net_812);

    \Counter_6:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)")
        PORT MAP(
            q => \Counter_6:CounterUDB:reload\,
            main_0 => \Counter_6:CounterUDB:overflow\,
            main_1 => \Counter_6:CounterUDB:underflow\);

    \Counter_6:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_812,
            cs_addr_2 => \Counter_6:CounterUDB:dp_dir\,
            cs_addr_1 => \Counter_6:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_6:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Counter_6:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Counter_6:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Counter_6:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Counter_6:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Counter_6:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Counter_6:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Counter_6:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Counter_6:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Counter_6:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Counter_6:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Counter_6:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Counter_6:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Counter_6:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Counter_6:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_812,
            cs_addr_2 => \Counter_6:CounterUDB:dp_dir\,
            cs_addr_1 => \Counter_6:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_6:CounterUDB:reload\,
            z0_comb => \Counter_6:CounterUDB:underflow\,
            f0_comb => \Counter_6:CounterUDB:overflow\,
            cl1_comb => \Counter_6:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Counter_6:CounterUDB:status_6\,
            f0_blk_stat_comb => \Counter_6:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Counter_6:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Counter_6:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Counter_6:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Counter_6:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Counter_6:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Counter_6:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Counter_6:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Counter_6:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Counter_6:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Counter_6:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Counter_6:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Counter_6:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Counter_6:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Counter_6:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => Net_812,
            control_7 => \Counter_6:CounterUDB:control_7\,
            control_6 => \Counter_6:CounterUDB:control_6\,
            control_5 => \Counter_6:CounterUDB:control_5\,
            control_4 => \Counter_6:CounterUDB:control_4\,
            control_3 => \Counter_6:CounterUDB:control_3\,
            control_2 => \Counter_6:CounterUDB:control_2\,
            control_1 => \Counter_6:CounterUDB:control_1\,
            control_0 => \Counter_6:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Counter_6:CounterUDB:sSTSReg:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111")
        PORT MAP(
            clock => Net_812,
            status_6 => \Counter_6:CounterUDB:status_6\,
            status_5 => \Counter_6:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \Counter_6:CounterUDB:status_3\,
            status_2 => \Counter_6:CounterUDB:status_2\,
            status_1 => \Counter_6:CounterUDB:underflow\,
            status_0 => \Counter_6:CounterUDB:status_0\);

    \Counter_6:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Counter_6:CounterUDB:status_0\,
            main_0 => \Counter_6:CounterUDB:cmp_out_i\,
            main_1 => \Counter_6:CounterUDB:prevCompare\);

    \Counter_6:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Counter_6:CounterUDB:status_2\,
            main_0 => \Counter_6:CounterUDB:overflow\,
            main_1 => \Counter_6:CounterUDB:overflow_reg_i\);

    \Counter_6:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Counter_6:CounterUDB:status_3\,
            main_0 => \Counter_6:CounterUDB:underflow\,
            main_1 => \Counter_6:CounterUDB:underflow_reg_i\);

    \Counter_6:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Counter_6:CounterUDB:underflow_reg_i\,
            main_0 => \Counter_6:CounterUDB:underflow\,
            clock_0 => Net_812);

    \Counter_6:CounterUDB:upcnt_stored\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)")
        PORT MAP(
            q => \Counter_6:CounterUDB:upcnt_stored\,
            clock_0 => Net_812,
            main_0 => \EdgeDetect_11:last\,
            main_1 => Net_668_SYNCOUT,
            main_2 => Net_669_SYNCOUT);

    \Counter_7:CounterUDB:count_down\:macrocell
        GENERIC MAP(
            eqn_main => "(main_1 * !main_0 * !main_2 * main_3)")
        PORT MAP(
            q => \Counter_7:CounterUDB:count_down\,
            clock_0 => Net_812,
            main_0 => \Counter_7:CounterUDB:dwncnt_stored\,
            main_1 => \EdgeDetect_13:last\,
            main_2 => Net_683_SYNCOUT,
            main_3 => Net_684_SYNCOUT);

    \Counter_7:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)")
        PORT MAP(
            q => \Counter_7:CounterUDB:count_enable\,
            main_0 => \Counter_7:CounterUDB:control_7\,
            main_1 => \Counter_7:CounterUDB:count_up\,
            main_2 => \Counter_7:CounterUDB:count_down\);

    \Counter_7:CounterUDB:count_up\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)")
        PORT MAP(
            q => \Counter_7:CounterUDB:count_up\,
            clock_0 => Net_812,
            main_0 => \EdgeDetect_13:last\,
            main_1 => \Counter_7:CounterUDB:upcnt_stored\,
            main_2 => Net_683_SYNCOUT,
            main_3 => Net_684_SYNCOUT);

    \Counter_7:CounterUDB:dp_dir\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_0 * main_2 * !main_3 * main_4) + (!main_1 * !main_3) + (!main_1 * !main_4)")
        PORT MAP(
            q => \Counter_7:CounterUDB:dp_dir\,
            main_0 => \EdgeDetect_13:last\,
            main_1 => \Counter_7:CounterUDB:upcnt_stored\,
            main_2 => \Counter_7:CounterUDB:dwncnt_stored\,
            main_3 => Net_683_SYNCOUT,
            main_4 => Net_684_SYNCOUT);

    \Counter_7:CounterUDB:dwncnt_stored\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)")
        PORT MAP(
            q => \Counter_7:CounterUDB:dwncnt_stored\,
            clock_0 => Net_812,
            main_0 => \EdgeDetect_13:last\,
            main_1 => Net_683_SYNCOUT,
            main_2 => Net_684_SYNCOUT);

    \Counter_7:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Counter_7:CounterUDB:overflow_reg_i\,
            main_0 => \Counter_7:CounterUDB:overflow\,
            clock_0 => Net_812);

    \Counter_7:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Counter_7:CounterUDB:prevCompare\,
            main_0 => \Counter_7:CounterUDB:cmp_out_i\,
            clock_0 => Net_812);

    \Counter_7:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)")
        PORT MAP(
            q => \Counter_7:CounterUDB:reload\,
            main_0 => \Counter_7:CounterUDB:overflow\,
            main_1 => \Counter_7:CounterUDB:underflow\);

    \Counter_7:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_812,
            cs_addr_2 => \Counter_7:CounterUDB:dp_dir\,
            cs_addr_1 => \Counter_7:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_7:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Counter_7:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Counter_7:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Counter_7:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Counter_7:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Counter_7:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Counter_7:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Counter_7:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Counter_7:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Counter_7:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Counter_7:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Counter_7:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Counter_7:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Counter_7:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Counter_7:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_812,
            cs_addr_2 => \Counter_7:CounterUDB:dp_dir\,
            cs_addr_1 => \Counter_7:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_7:CounterUDB:reload\,
            z0_comb => \Counter_7:CounterUDB:underflow\,
            f0_comb => \Counter_7:CounterUDB:overflow\,
            cl1_comb => \Counter_7:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Counter_7:CounterUDB:status_6\,
            f0_blk_stat_comb => \Counter_7:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Counter_7:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Counter_7:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Counter_7:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Counter_7:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Counter_7:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Counter_7:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Counter_7:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Counter_7:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Counter_7:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Counter_7:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Counter_7:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Counter_7:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Counter_7:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Counter_7:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => Net_812,
            control_7 => \Counter_7:CounterUDB:control_7\,
            control_6 => \Counter_7:CounterUDB:control_6\,
            control_5 => \Counter_7:CounterUDB:control_5\,
            control_4 => \Counter_7:CounterUDB:control_4\,
            control_3 => \Counter_7:CounterUDB:control_3\,
            control_2 => \Counter_7:CounterUDB:control_2\,
            control_1 => \Counter_7:CounterUDB:control_1\,
            control_0 => \Counter_7:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Counter_7:CounterUDB:sSTSReg:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111")
        PORT MAP(
            clock => Net_812,
            status_6 => \Counter_7:CounterUDB:status_6\,
            status_5 => \Counter_7:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \Counter_7:CounterUDB:status_3\,
            status_2 => \Counter_7:CounterUDB:status_2\,
            status_1 => \Counter_7:CounterUDB:underflow\,
            status_0 => \Counter_7:CounterUDB:status_0\);

    \Counter_7:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Counter_7:CounterUDB:status_0\,
            main_0 => \Counter_7:CounterUDB:cmp_out_i\,
            main_1 => \Counter_7:CounterUDB:prevCompare\);

    \Counter_7:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Counter_7:CounterUDB:status_2\,
            main_0 => \Counter_7:CounterUDB:overflow\,
            main_1 => \Counter_7:CounterUDB:overflow_reg_i\);

    \Counter_7:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Counter_7:CounterUDB:status_3\,
            main_0 => \Counter_7:CounterUDB:underflow\,
            main_1 => \Counter_7:CounterUDB:underflow_reg_i\);

    \Counter_7:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Counter_7:CounterUDB:underflow_reg_i\,
            main_0 => \Counter_7:CounterUDB:underflow\,
            clock_0 => Net_812);

    \Counter_7:CounterUDB:upcnt_stored\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)")
        PORT MAP(
            q => \Counter_7:CounterUDB:upcnt_stored\,
            clock_0 => Net_812,
            main_0 => \EdgeDetect_13:last\,
            main_1 => Net_683_SYNCOUT,
            main_2 => Net_684_SYNCOUT);

    \Counter_8:CounterUDB:count_down\:macrocell
        GENERIC MAP(
            eqn_main => "(main_1 * !main_0 * !main_2 * main_3)")
        PORT MAP(
            q => \Counter_8:CounterUDB:count_down\,
            clock_0 => Net_812,
            main_0 => \Counter_8:CounterUDB:dwncnt_stored\,
            main_1 => \EdgeDetect_15:last\,
            main_2 => Net_698_SYNCOUT,
            main_3 => Net_699_SYNCOUT);

    \Counter_8:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)")
        PORT MAP(
            q => \Counter_8:CounterUDB:count_enable\,
            main_0 => \Counter_8:CounterUDB:control_7\,
            main_1 => \Counter_8:CounterUDB:count_up\,
            main_2 => \Counter_8:CounterUDB:count_down\);

    \Counter_8:CounterUDB:count_up\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)")
        PORT MAP(
            q => \Counter_8:CounterUDB:count_up\,
            clock_0 => Net_812,
            main_0 => \EdgeDetect_15:last\,
            main_1 => \Counter_8:CounterUDB:upcnt_stored\,
            main_2 => Net_698_SYNCOUT,
            main_3 => Net_699_SYNCOUT);

    \Counter_8:CounterUDB:dp_dir\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_0 * main_2 * !main_3 * main_4) + (!main_1 * !main_3) + (!main_1 * !main_4)")
        PORT MAP(
            q => \Counter_8:CounterUDB:dp_dir\,
            main_0 => \EdgeDetect_15:last\,
            main_1 => \Counter_8:CounterUDB:upcnt_stored\,
            main_2 => \Counter_8:CounterUDB:dwncnt_stored\,
            main_3 => Net_698_SYNCOUT,
            main_4 => Net_699_SYNCOUT);

    \Counter_8:CounterUDB:dwncnt_stored\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)")
        PORT MAP(
            q => \Counter_8:CounterUDB:dwncnt_stored\,
            clock_0 => Net_812,
            main_0 => \EdgeDetect_15:last\,
            main_1 => Net_698_SYNCOUT,
            main_2 => Net_699_SYNCOUT);

    \Counter_8:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Counter_8:CounterUDB:overflow_reg_i\,
            main_0 => \Counter_8:CounterUDB:overflow\,
            clock_0 => Net_812);

    \Counter_8:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Counter_8:CounterUDB:prevCompare\,
            main_0 => \Counter_8:CounterUDB:cmp_out_i\,
            clock_0 => Net_812);

    \Counter_8:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)")
        PORT MAP(
            q => \Counter_8:CounterUDB:reload\,
            main_0 => \Counter_8:CounterUDB:overflow\,
            main_1 => \Counter_8:CounterUDB:underflow\);

    \Counter_8:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_812,
            cs_addr_2 => \Counter_8:CounterUDB:dp_dir\,
            cs_addr_1 => \Counter_8:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_8:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Counter_8:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Counter_8:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Counter_8:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Counter_8:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Counter_8:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Counter_8:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Counter_8:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Counter_8:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Counter_8:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Counter_8:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Counter_8:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Counter_8:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Counter_8:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Counter_8:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_812,
            cs_addr_2 => \Counter_8:CounterUDB:dp_dir\,
            cs_addr_1 => \Counter_8:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_8:CounterUDB:reload\,
            z0_comb => \Counter_8:CounterUDB:underflow\,
            f0_comb => \Counter_8:CounterUDB:overflow\,
            cl1_comb => \Counter_8:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Counter_8:CounterUDB:status_6\,
            f0_blk_stat_comb => \Counter_8:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Counter_8:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Counter_8:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Counter_8:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Counter_8:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Counter_8:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Counter_8:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Counter_8:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Counter_8:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Counter_8:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Counter_8:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Counter_8:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Counter_8:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Counter_8:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Counter_8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => Net_812,
            control_7 => \Counter_8:CounterUDB:control_7\,
            control_6 => \Counter_8:CounterUDB:control_6\,
            control_5 => \Counter_8:CounterUDB:control_5\,
            control_4 => \Counter_8:CounterUDB:control_4\,
            control_3 => \Counter_8:CounterUDB:control_3\,
            control_2 => \Counter_8:CounterUDB:control_2\,
            control_1 => \Counter_8:CounterUDB:control_1\,
            control_0 => \Counter_8:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Counter_8:CounterUDB:sSTSReg:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111")
        PORT MAP(
            clock => Net_812,
            status_6 => \Counter_8:CounterUDB:status_6\,
            status_5 => \Counter_8:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \Counter_8:CounterUDB:status_3\,
            status_2 => \Counter_8:CounterUDB:status_2\,
            status_1 => \Counter_8:CounterUDB:underflow\,
            status_0 => \Counter_8:CounterUDB:status_0\);

    \Counter_8:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Counter_8:CounterUDB:status_0\,
            main_0 => \Counter_8:CounterUDB:cmp_out_i\,
            main_1 => \Counter_8:CounterUDB:prevCompare\);

    \Counter_8:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Counter_8:CounterUDB:status_2\,
            main_0 => \Counter_8:CounterUDB:overflow\,
            main_1 => \Counter_8:CounterUDB:overflow_reg_i\);

    \Counter_8:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \Counter_8:CounterUDB:status_3\,
            main_0 => \Counter_8:CounterUDB:underflow\,
            main_1 => \Counter_8:CounterUDB:underflow_reg_i\);

    \Counter_8:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \Counter_8:CounterUDB:underflow_reg_i\,
            main_0 => \Counter_8:CounterUDB:underflow\,
            clock_0 => Net_812);

    \Counter_8:CounterUDB:upcnt_stored\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)")
        PORT MAP(
            q => \Counter_8:CounterUDB:upcnt_stored\,
            clock_0 => Net_812,
            main_0 => \EdgeDetect_15:last\,
            main_1 => Net_698_SYNCOUT,
            main_2 => Net_699_SYNCOUT);

    \EdgeDetect_10:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \EdgeDetect_10:last\,
            clock_0 => Net_812,
            main_0 => Net_653_SYNCOUT);

    \EdgeDetect_11:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \EdgeDetect_11:last\,
            clock_0 => Net_812,
            main_0 => Net_668_SYNCOUT);

    \EdgeDetect_13:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \EdgeDetect_13:last\,
            clock_0 => Net_812,
            main_0 => Net_683_SYNCOUT);

    \EdgeDetect_15:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \EdgeDetect_15:last\,
            clock_0 => Net_812,
            main_0 => Net_698_SYNCOUT);

    \EdgeDetect_1:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \EdgeDetect_1:last\,
            clock_0 => Net_812,
            main_0 => Net_606_SYNCOUT);

    \EdgeDetect_3:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \EdgeDetect_3:last\,
            clock_0 => Net_812,
            main_0 => Net_608_SYNCOUT);

    \EdgeDetect_5:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \EdgeDetect_5:last\,
            clock_0 => Net_812,
            main_0 => Net_623_SYNCOUT);

    \EdgeDetect_7:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \EdgeDetect_7:last\,
            clock_0 => Net_812,
            main_0 => Net_638_SYNCOUT);

    \PWM_1:PWMUDB:final_kill_reg\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => \PWM_1:PWMUDB:final_kill_reg\,
            clock_0 => Net_525);

    \PWM_1:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => Net_525,
            control_7 => \PWM_1:PWMUDB:control_7\,
            control_6 => \PWM_1:PWMUDB:control_6\,
            control_5 => \PWM_1:PWMUDB:control_5\,
            control_4 => \PWM_1:PWMUDB:control_4\,
            control_3 => \PWM_1:PWMUDB:control_3\,
            control_2 => \PWM_1:PWMUDB:control_2\,
            control_1 => \PWM_1:PWMUDB:control_1\,
            control_0 => \PWM_1:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_1:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111")
        PORT MAP(
            clock => Net_525,
            status_6 => open,
            status_5 => \PWM_1:PWMUDB:status_5\,
            status_4 => open,
            status_3 => \PWM_1:PWMUDB:status_3\,
            status_2 => \PWM_1:PWMUDB:tc_i\,
            status_1 => \PWM_1:PWMUDB:status_1\,
            status_0 => \PWM_1:PWMUDB:status_0\);

    \PWM_1:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \PWM_1:PWMUDB:prevCompare1\,
            main_0 => \PWM_1:PWMUDB:cmp1_less\,
            clock_0 => Net_525);

    \PWM_1:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \PWM_1:PWMUDB:prevCompare2\,
            main_0 => \PWM_1:PWMUDB:cmp2_less\,
            clock_0 => Net_525);

    \PWM_1:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \PWM_1:PWMUDB:runmode_enable\,
            main_0 => \PWM_1:PWMUDB:control_7\,
            clock_0 => Net_525);

    \PWM_1:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_525,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PWM_1:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \PWM_1:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \PWM_1:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \PWM_1:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \PWM_1:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \PWM_1:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \PWM_1:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \PWM_1:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \PWM_1:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \PWM_1:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \PWM_1:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \PWM_1:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \PWM_1:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_1:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_525,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\,
            z0_comb => \PWM_1:PWMUDB:tc_i\,
            cl1_comb => \PWM_1:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PWM_1:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \PWM_1:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \PWM_1:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \PWM_1:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \PWM_1:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \PWM_1:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \PWM_1:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \PWM_1:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \PWM_1:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \PWM_1:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \PWM_1:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \PWM_1:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \PWM_1:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_1:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)")
        PORT MAP(
            q => \PWM_1:PWMUDB:status_0\,
            clock_0 => Net_525,
            main_0 => \PWM_1:PWMUDB:prevCompare1\,
            main_1 => \PWM_1:PWMUDB:cmp1_less\);

    \PWM_1:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)")
        PORT MAP(
            q => \PWM_1:PWMUDB:status_1\,
            clock_0 => Net_525,
            main_0 => \PWM_1:PWMUDB:prevCompare2\,
            main_1 => \PWM_1:PWMUDB:cmp2_less\);

    \PWM_1:PWMUDB:status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \PWM_1:PWMUDB:status_5\,
            main_0 => \PWM_1:PWMUDB:final_kill_reg\);

    \PWM_2:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => Net_525,
            control_7 => \PWM_2:PWMUDB:control_7\,
            control_6 => \PWM_2:PWMUDB:control_6\,
            control_5 => \PWM_2:PWMUDB:control_5\,
            control_4 => \PWM_2:PWMUDB:control_4\,
            control_3 => \PWM_2:PWMUDB:control_3\,
            control_2 => \PWM_2:PWMUDB:control_2\,
            control_1 => \PWM_2:PWMUDB:control_1\,
            control_0 => \PWM_2:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_2:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111")
        PORT MAP(
            clock => Net_525,
            status_6 => open,
            status_5 => \PWM_1:PWMUDB:status_5\,
            status_4 => open,
            status_3 => \PWM_2:PWMUDB:status_3\,
            status_2 => \PWM_2:PWMUDB:tc_i\,
            status_1 => \PWM_2:PWMUDB:status_1\,
            status_0 => \PWM_2:PWMUDB:status_0\);

    \PWM_2:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \PWM_2:PWMUDB:prevCompare1\,
            main_0 => \PWM_2:PWMUDB:cmp1_less\,
            clock_0 => Net_525);

    \PWM_2:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \PWM_2:PWMUDB:prevCompare2\,
            main_0 => \PWM_2:PWMUDB:cmp2_less\,
            clock_0 => Net_525);

    \PWM_2:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \PWM_2:PWMUDB:runmode_enable\,
            main_0 => \PWM_2:PWMUDB:control_7\,
            clock_0 => Net_525);

    \PWM_2:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_525,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PWM_2:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \PWM_2:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \PWM_2:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \PWM_2:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \PWM_2:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \PWM_2:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \PWM_2:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \PWM_2:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \PWM_2:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \PWM_2:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \PWM_2:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \PWM_2:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \PWM_2:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_2:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_525,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\,
            cl0_comb => \PWM_2:PWMUDB:cmp1_less\,
            z0_comb => \PWM_2:PWMUDB:tc_i\,
            cl1_comb => \PWM_2:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PWM_2:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \PWM_2:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \PWM_2:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \PWM_2:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \PWM_2:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \PWM_2:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \PWM_2:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \PWM_2:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \PWM_2:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \PWM_2:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \PWM_2:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \PWM_2:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \PWM_2:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_2:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)")
        PORT MAP(
            q => \PWM_2:PWMUDB:status_0\,
            clock_0 => Net_525,
            main_0 => \PWM_2:PWMUDB:prevCompare1\,
            main_1 => \PWM_2:PWMUDB:cmp1_less\);

    \PWM_2:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)")
        PORT MAP(
            q => \PWM_2:PWMUDB:status_1\,
            clock_0 => Net_525,
            main_0 => \PWM_2:PWMUDB:prevCompare2\,
            main_1 => \PWM_2:PWMUDB:cmp2_less\);

    \PWM_3:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => Net_525,
            control_7 => \PWM_3:PWMUDB:control_7\,
            control_6 => \PWM_3:PWMUDB:control_6\,
            control_5 => \PWM_3:PWMUDB:control_5\,
            control_4 => \PWM_3:PWMUDB:control_4\,
            control_3 => \PWM_3:PWMUDB:control_3\,
            control_2 => \PWM_3:PWMUDB:control_2\,
            control_1 => \PWM_3:PWMUDB:control_1\,
            control_0 => \PWM_3:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_3:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111")
        PORT MAP(
            clock => Net_525,
            status_6 => open,
            status_5 => \PWM_1:PWMUDB:status_5\,
            status_4 => open,
            status_3 => \PWM_3:PWMUDB:status_3\,
            status_2 => \PWM_3:PWMUDB:tc_i\,
            status_1 => \PWM_3:PWMUDB:status_1\,
            status_0 => \PWM_3:PWMUDB:status_0\);

    \PWM_3:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \PWM_3:PWMUDB:prevCompare1\,
            main_0 => \PWM_3:PWMUDB:cmp1_less\,
            clock_0 => Net_525);

    \PWM_3:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \PWM_3:PWMUDB:prevCompare2\,
            main_0 => \PWM_3:PWMUDB:cmp2_less\,
            clock_0 => Net_525);

    \PWM_3:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \PWM_3:PWMUDB:runmode_enable\,
            main_0 => \PWM_3:PWMUDB:control_7\,
            clock_0 => Net_525);

    \PWM_3:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_525,
            cs_addr_2 => \PWM_3:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PWM_3:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \PWM_3:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \PWM_3:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \PWM_3:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \PWM_3:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \PWM_3:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \PWM_3:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \PWM_3:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \PWM_3:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \PWM_3:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \PWM_3:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \PWM_3:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \PWM_3:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_3:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_525,
            cs_addr_2 => \PWM_3:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\,
            cl0_comb => \PWM_3:PWMUDB:cmp1_less\,
            z0_comb => \PWM_3:PWMUDB:tc_i\,
            cl1_comb => \PWM_3:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \PWM_3:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PWM_3:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \PWM_3:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \PWM_3:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \PWM_3:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \PWM_3:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \PWM_3:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \PWM_3:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \PWM_3:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \PWM_3:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \PWM_3:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \PWM_3:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \PWM_3:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \PWM_3:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_3:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)")
        PORT MAP(
            q => \PWM_3:PWMUDB:status_0\,
            clock_0 => Net_525,
            main_0 => \PWM_3:PWMUDB:prevCompare1\,
            main_1 => \PWM_3:PWMUDB:cmp1_less\);

    \PWM_3:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)")
        PORT MAP(
            q => \PWM_3:PWMUDB:status_1\,
            clock_0 => Net_525,
            main_0 => \PWM_3:PWMUDB:prevCompare2\,
            main_1 => \PWM_3:PWMUDB:cmp2_less\);

    \PWM_4:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_1__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \PWM_4:Net_63\,
            cmp => Net_766,
            irq => \PWM_4:Net_54\);

    \PWM_5:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_1__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \PWM_5:Net_63\,
            cmp => Net_780,
            irq => \PWM_5:Net_54\);

    \Timer_2:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_4__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => Net_140,
            cmp => \Timer_2:Net_261\,
            irq => \Timer_2:Net_57\);

    \Timer_3:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_5__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => Net_193,
            cmp => \Timer_3:Net_261\,
            irq => \Timer_3:Net_57\);

    \UART_1:BUART:HalfDuplexSend_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \UART_1:BUART:HalfDuplexSend_last\,
            main_0 => \UART_1:BUART:control_0\,
            clock_0 => \UART_1:Net_9\);

    \UART_1:BUART:reset_sr\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)")
        PORT MAP(
            q => \UART_1:BUART:reset_sr\,
            main_0 => \UART_1:BUART:control_0\,
            main_1 => \UART_1:BUART:HalfDuplexSend_last\);

    \UART_1:BUART:rx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)")
        PORT MAP(
            q => \UART_1:BUART:rx_bitclk\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:rx_count_0\);

    \UART_1:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_4) + (main_0 * !main_1 * !main_2 * !main_3)")
        PORT MAP(
            q => \UART_1:BUART:rx_bitclk_enable\,
            main_0 => \UART_1:BUART:control_0\,
            main_1 => \UART_1:BUART:rx_count_2\,
            main_2 => \UART_1:BUART:rx_count_1\,
            main_3 => \UART_1:BUART:rx_count_0\,
            main_4 => \UART_1:BUART:rx_bitclk\);

    \UART_1:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)")
        PORT MAP(
            q => \UART_1:BUART:rx_counter_load\,
            main_0 => \UART_1:BUART:rx_state_1\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \UART_1:BUART:rx_last\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_163_SYNCOUT);

    \UART_1:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_1 * main_2 * !main_3 * !main_4 * !main_6 * !main_8)")
        PORT MAP(
            q => \UART_1:BUART:rx_load_fifo\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:control_0\,
            main_1 => \UART_1:BUART:rx_state_1\,
            main_2 => \UART_1:BUART:rx_state_0\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_bitclk\,
            main_6 => MODIN6_6,
            main_7 => MODIN6_5,
            main_8 => MODIN6_4);

    \UART_1:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)")
        PORT MAP(
            q => \UART_1:BUART:rx_postpoll\,
            main_0 => MODIN3_1,
            main_1 => MODIN3_0,
            main_2 => Net_163_SYNCOUT);

    \UART_1:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6 * !main_7) + (!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6 * !main_11) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5) + (main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_8 * !main_9) + (!main_1 * main_2 * !main_3 * !main_4 * !main_8 * !main_10)")
        PORT MAP(
            q => \UART_1:BUART:rx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:control_0\,
            main_1 => \UART_1:BUART:rx_state_1\,
            main_2 => \UART_1:BUART:rx_state_0\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_bitclk\,
            main_6 => MODIN3_1,
            main_7 => MODIN3_0,
            main_8 => MODIN6_6,
            main_9 => MODIN6_5,
            main_10 => MODIN6_4,
            main_11 => Net_163_SYNCOUT);

    \UART_1:BUART:rx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_0 * !main_1 * !main_2 * main_4 * !main_5 * main_6) + (main_0 * main_1 * main_2 * !main_4 * main_5 * main_6)")
        PORT MAP(
            q => \UART_1:BUART:rx_state_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:control_0\,
            main_1 => \UART_1:BUART:rx_state_1\,
            main_2 => \UART_1:BUART:rx_state_0\,
            main_3 => \UART_1:BUART:hd_tx_fifo_empty\,
            main_4 => \UART_1:BUART:rx_state_3\,
            main_5 => \UART_1:BUART:rx_state_2\,
            main_6 => \UART_1:BUART:rx_bitclk\);

    \UART_1:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * !main_7) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * !main_8 * !main_9) + (main_10)")
        PORT MAP(
            q => \UART_1:BUART:rx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:control_1\,
            main_1 => \UART_1:BUART:control_0\,
            main_2 => \UART_1:BUART:rx_state_0\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_bitclk\,
            main_6 => MODIN6_6,
            main_7 => MODIN6_5,
            main_8 => MODIN6_4,
            main_9 => MODIN6_3,
            main_10 => \UART_1:BUART:rx_state_2_split\);

    \UART_1:BUART:rx_state_2_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_6 * !main_11) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_5) + (main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_7 * !main_8 * !main_9 * !main_10) + (!main_1 * !main_2 * main_3 * main_5) + (!main_1 * !main_2 * main_4 * main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_1 * main_2 * !main_3 * !main_4 * !main_7 * !main_9)")
        PORT MAP(
            q => \UART_1:BUART:rx_state_2_split\,
            main_0 => \UART_1:BUART:control_0\,
            main_1 => \UART_1:BUART:rx_state_1\,
            main_2 => \UART_1:BUART:rx_state_0\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_bitclk\,
            main_6 => \UART_1:BUART:rx_last\,
            main_7 => MODIN6_6,
            main_8 => MODIN6_5,
            main_9 => MODIN6_4,
            main_10 => MODIN6_3,
            main_11 => Net_163_SYNCOUT);

    \UART_1:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_5) + (!main_1 * !main_2 * main_3 * main_4 * main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_1 * main_2 * !main_3 * !main_4 * !main_6 * !main_8)")
        PORT MAP(
            q => \UART_1:BUART:rx_state_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:control_0\,
            main_1 => \UART_1:BUART:rx_state_1\,
            main_2 => \UART_1:BUART:rx_state_0\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_bitclk\,
            main_6 => MODIN6_6,
            main_7 => MODIN6_5,
            main_8 => MODIN6_4);

    \UART_1:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)")
        PORT MAP(
            q => \UART_1:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_state_1\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:rx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * main_6)")
        PORT MAP(
            q => \UART_1:BUART:rx_status_0\,
            main_0 => \UART_1:BUART:control_0\,
            main_1 => \UART_1:BUART:rx_state_1\,
            main_2 => \UART_1:BUART:rx_state_0\,
            main_3 => \UART_1:BUART:hd_tx_fifo_empty\,
            main_4 => \UART_1:BUART:rx_state_3\,
            main_5 => \UART_1:BUART:rx_state_2\,
            main_6 => \UART_1:BUART:rx_bitclk\);

    \UART_1:BUART:rx_status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \UART_1:BUART:rx_status_1\,
            main_0 => \UART_1:BUART:control_0\,
            main_1 => \UART_1:BUART:hd_tx_fifo_empty\);

    \UART_1:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)")
        PORT MAP(
            q => \UART_1:BUART:rx_status_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_state_1\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\,
            main_4 => \UART_1:BUART:rx_bitclk\,
            main_5 => MODIN3_1,
            main_6 => MODIN3_0,
            main_7 => Net_163_SYNCOUT);

    \UART_1:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \UART_1:BUART:rx_status_4\,
            main_0 => \UART_1:BUART:rx_load_fifo\,
            main_1 => \UART_1:BUART:rx_fifofull\);

    \UART_1:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_3) + (main_0 * !main_2)")
        PORT MAP(
            q => \UART_1:BUART:rx_status_5\,
            main_0 => \UART_1:BUART:control_0\,
            main_1 => \UART_1:BUART:rx_fifonotempty\,
            main_2 => \UART_1:BUART:hd_tx_fifo_notfull\,
            main_3 => \UART_1:BUART:rx_state_stop1_reg\);

    \UART_1:BUART:sCR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => \UART_1:Net_9\,
            control_7 => \UART_1:BUART:control_7\,
            control_6 => \UART_1:BUART:control_6\,
            control_5 => \UART_1:BUART:control_5\,
            control_4 => \UART_1:BUART:control_4\,
            control_3 => \UART_1:BUART:control_3\,
            control_2 => \UART_1:BUART:control_2\,
            control_1 => \UART_1:BUART:control_1\,
            control_0 => \UART_1:BUART:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1)
        PORT MAP(
            clock => \UART_1:Net_9\,
            reset => open,
            load => \UART_1:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN6_6,
            count_5 => MODIN6_5,
            count_4 => MODIN6_4,
            count_3 => MODIN6_3,
            count_2 => \UART_1:BUART:rx_count_2\,
            count_1 => \UART_1:BUART:rx_count_1\,
            count_0 => \UART_1:BUART:rx_count_0\,
            tc => \UART_1:BUART:rx_count7_tc\);

    \UART_1:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:rx_state_1\,
            cs_addr_1 => \UART_1:BUART:rx_state_0\,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\,
            route_si => \UART_1:BUART:rx_postpoll\,
            f0_load => \UART_1:BUART:rx_load_fifo\,
            so_comb => \UART_1:BUART:hd_shift_out\,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\,
            f1_bus_stat_comb => \UART_1:BUART:hd_tx_fifo_notfull\,
            f1_blk_stat_comb => \UART_1:BUART:hd_tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111")
        PORT MAP(
            reset => \UART_1:BUART:reset_sr\,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => \UART_1:BUART:rx_status_5\,
            status_4 => \UART_1:BUART:rx_status_4\,
            status_3 => \UART_1:BUART:rx_status_3\,
            status_2 => open,
            status_1 => \UART_1:BUART:rx_status_1\,
            status_0 => \UART_1:BUART:rx_status_0\);

    \UART_1:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2 * !main_3 * !main_4 * !main_5 * !main_7) + (main_0 * main_2 * !main_4 * !main_5 * main_6 * !main_7) + (main_1 * !main_7)")
        PORT MAP(
            q => \UART_1:BUART:txn\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:control_0\,
            main_1 => \UART_1:BUART:txn\,
            main_2 => \UART_1:BUART:rx_state_1\,
            main_3 => \UART_1:BUART:rx_state_0\,
            main_4 => \UART_1:BUART:rx_state_3\,
            main_5 => \UART_1:BUART:rx_state_2\,
            main_6 => \UART_1:BUART:rx_bitclk\,
            main_7 => \UART_1:BUART:txn_split\);

    \UART_1:BUART:txn_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * !main_5 * !main_6 * main_7 * !main_8 * !main_9) + (!main_0 * main_1 * main_2 * main_3 * !main_5 * !main_6 * main_7 * !main_8 * !main_10 * !main_11) + (!main_0 * main_1 * main_2 * main_4 * !main_5 * !main_6 * main_7) + (main_1 * !main_2 * !main_3 * !main_6 * main_7) + (main_1 * main_2 * main_3 * !main_5 * !main_6 * main_7 * !main_8 * !main_9 * !main_10 * !main_11) + (main_1 * !main_3 * main_4 * !main_5 * !main_6 * main_7) + (!main_2 * !main_3 * !main_5 * !main_6)")
        PORT MAP(
            q => \UART_1:BUART:txn_split\,
            main_0 => \UART_1:BUART:control_1\,
            main_1 => \UART_1:BUART:control_0\,
            main_2 => \UART_1:BUART:rx_state_1\,
            main_3 => \UART_1:BUART:rx_state_0\,
            main_4 => \UART_1:BUART:hd_shift_out\,
            main_5 => \UART_1:BUART:rx_state_3\,
            main_6 => \UART_1:BUART:rx_state_2\,
            main_7 => \UART_1:BUART:rx_bitclk\,
            main_8 => MODIN6_6,
            main_9 => MODIN6_5,
            main_10 => MODIN6_4,
            main_11 => MODIN6_3);

    \UART_2:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)")
        PORT MAP(
            q => \UART_2:BUART:pollcount_0\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:rx_count_2\,
            main_1 => \UART_2:BUART:rx_count_1\,
            main_2 => \UART_2:BUART:pollcount_0\,
            main_3 => Net_460_SYNCOUT);

    \UART_2:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)")
        PORT MAP(
            q => \UART_2:BUART:pollcount_1\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:rx_count_2\,
            main_1 => \UART_2:BUART:rx_count_1\,
            main_2 => \UART_2:BUART:pollcount_1\,
            main_3 => \UART_2:BUART:pollcount_0\,
            main_4 => Net_460_SYNCOUT);

    \UART_2:BUART:rx_address_detected\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => \UART_2:BUART:rx_address_detected\,
            clock_0 => \UART_2:Net_9\);

    \UART_2:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)")
        PORT MAP(
            q => \UART_2:BUART:rx_bitclk_enable\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:rx_count_2\,
            main_1 => \UART_2:BUART:rx_count_1\,
            main_2 => \UART_2:BUART:rx_count_0\);

    \UART_2:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * !main_2 * !main_3 * !main_0)")
        PORT MAP(
            q => \UART_2:BUART:rx_counter_load\,
            main_0 => \UART_2:BUART:rx_address_detected\,
            main_1 => \UART_2:BUART:rx_state_0\,
            main_2 => \UART_2:BUART:rx_state_3\,
            main_3 => \UART_2:BUART:rx_state_2\);

    \UART_2:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \UART_2:BUART:rx_last\,
            clock_0 => \UART_2:Net_9\,
            main_0 => Net_460_SYNCOUT);

    \UART_2:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_4 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_0)")
        PORT MAP(
            q => \UART_2:BUART:rx_load_fifo\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:rx_address_detected\,
            main_1 => \UART_2:BUART:rx_state_0\,
            main_2 => \UART_2:BUART:rx_bitclk_enable\,
            main_3 => \UART_2:BUART:rx_state_3\,
            main_4 => \UART_2:BUART:rx_state_2\,
            main_5 => \UART_2:BUART:rx_count_6\,
            main_6 => \UART_2:BUART:rx_count_5\);

    \UART_2:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)")
        PORT MAP(
            q => \UART_2:BUART:rx_postpoll\,
            main_0 => \UART_2:BUART:pollcount_1\,
            main_1 => \UART_2:BUART:pollcount_0\,
            main_2 => Net_460_SYNCOUT);

    \UART_2:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * !main_3 * main_4 * !main_7 * !main_8 * !main_0) + (!main_1 * main_2 * !main_3 * main_4 * !main_7 * !main_0 * !main_9) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_0)")
        PORT MAP(
            q => \UART_2:BUART:rx_state_0\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:rx_address_detected\,
            main_1 => \UART_2:BUART:rx_state_0\,
            main_2 => \UART_2:BUART:rx_bitclk_enable\,
            main_3 => \UART_2:BUART:rx_state_3\,
            main_4 => \UART_2:BUART:rx_state_2\,
            main_5 => \UART_2:BUART:rx_count_6\,
            main_6 => \UART_2:BUART:rx_count_5\,
            main_7 => \UART_2:BUART:pollcount_1\,
            main_8 => \UART_2:BUART:pollcount_0\,
            main_9 => Net_460_SYNCOUT);

    \UART_2:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_0) + (!main_1 * main_2 * main_4 * !main_0) + (!main_1 * !main_3 * !main_4 * !main_0 * main_7 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_0)")
        PORT MAP(
            q => \UART_2:BUART:rx_state_2\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:rx_address_detected\,
            main_1 => \UART_2:BUART:rx_state_0\,
            main_2 => \UART_2:BUART:rx_bitclk_enable\,
            main_3 => \UART_2:BUART:rx_state_3\,
            main_4 => \UART_2:BUART:rx_state_2\,
            main_5 => \UART_2:BUART:rx_count_6\,
            main_6 => \UART_2:BUART:rx_count_5\,
            main_7 => \UART_2:BUART:rx_last\,
            main_8 => Net_460_SYNCOUT);

    \UART_2:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * main_4 * !main_0) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_0)")
        PORT MAP(
            q => \UART_2:BUART:rx_state_3\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:rx_address_detected\,
            main_1 => \UART_2:BUART:rx_state_0\,
            main_2 => \UART_2:BUART:rx_bitclk_enable\,
            main_3 => \UART_2:BUART:rx_state_3\,
            main_4 => \UART_2:BUART:rx_state_2\,
            main_5 => \UART_2:BUART:rx_count_6\,
            main_6 => \UART_2:BUART:rx_count_5\);

    \UART_2:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_0)")
        PORT MAP(
            q => \UART_2:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:rx_address_detected\,
            main_1 => \UART_2:BUART:rx_state_0\,
            main_2 => \UART_2:BUART:rx_state_3\,
            main_3 => \UART_2:BUART:rx_state_2\);

    \UART_2:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_0) + (!main_1 * main_2 * main_3 * main_4 * !main_5 * !main_0 * !main_7)")
        PORT MAP(
            q => \UART_2:BUART:rx_status_3\,
            clock_0 => \UART_2:Net_9\,
            main_0 => \UART_2:BUART:rx_address_detected\,
            main_1 => \UART_2:BUART:rx_state_0\,
            main_2 => \UART_2:BUART:rx_bitclk_enable\,
            main_3 => \UART_2:BUART:rx_state_3\,
            main_4 => \UART_2:BUART:rx_state_2\,
            main_5 => \UART_2:BUART:pollcount_1\,
            main_6 => \UART_2:BUART:pollcount_0\,
            main_7 => Net_460_SYNCOUT);

    \UART_2:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \UART_2:BUART:rx_status_4\,
            main_0 => \UART_2:BUART:rx_load_fifo\,
            main_1 => \UART_2:BUART:rx_fifofull\);

    \UART_2:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \UART_2:BUART:rx_status_5\,
            main_0 => \UART_2:BUART:rx_fifonotempty\,
            main_1 => \UART_2:BUART:rx_state_stop1_reg\);

    \UART_2:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1100010",
            cy_route_en => 1,
            cy_route_ld => 1)
        PORT MAP(
            clock => \UART_2:Net_9\,
            reset => open,
            load => \UART_2:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_2:BUART:rx_count_6\,
            count_5 => \UART_2:BUART:rx_count_5\,
            count_4 => \UART_2:BUART:rx_count_4\,
            count_3 => \UART_2:BUART:rx_count_3\,
            count_2 => \UART_2:BUART:rx_count_2\,
            count_1 => \UART_2:BUART:rx_count_1\,
            count_0 => \UART_2:BUART:rx_count_0\,
            tc => \UART_2:BUART:rx_count7_tc\);

    \UART_2:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            reset => open,
            clock => \UART_2:Net_9\,
            cs_addr_2 => \UART_2:BUART:rx_address_detected\,
            cs_addr_1 => \UART_2:BUART:rx_state_0\,
            cs_addr_0 => \UART_2:BUART:rx_bitclk_enable\,
            route_si => \UART_2:BUART:rx_postpoll\,
            f0_load => \UART_2:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_2:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_2:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_2:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111")
        PORT MAP(
            reset => open,
            clock => \UART_2:Net_9\,
            status_6 => open,
            status_5 => \UART_2:BUART:rx_status_5\,
            status_4 => \UART_2:BUART:rx_status_4\,
            status_3 => \UART_2:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_462);

    \UART_2:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_462,
            clock => ClockBlock_BUS_CLK);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => __ONE__);

    ePin:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "12ed70cd-b578-450a-b3af-c964782b9405",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    ePin(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ePin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => ePin(0)__PA,
            oe => open,
            pad_in => ePin(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    foot12:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "0035fc62-241a-40d1-bc30-1ed3f18ff2b9",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    foot12(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "foot12",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => foot12(0)__PA,
            oe => open,
            pad_in => foot12(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    foot34:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "84e359fc-f3ce-4a68-b36e-6af10b3ec06e",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    foot34(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "foot34",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => foot34(0)__PA,
            oe => open,
            pad_in => foot34(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    foot56:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "832473f1-d4ae-4750-a0fb-a4286395d7f2",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    foot56(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "foot56",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => foot56(0)__PA,
            oe => open,
            pad_in => foot56(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    foot78:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "d322741a-e2e4-4343-a227-aeb8f829d820",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    foot78(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "foot78",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => foot78(0)__PA,
            oe => open,
            pad_in => foot78(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    isr_1:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => Net_140,
            clock => ClockBlock_BUS_CLK);

    isr_3:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => Net_193,
            clock => ClockBlock_BUS_CLK);

    pinA:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0ac9bccc-1eb4-4e16-a888-d5e300fa4266",
            init_dr_st => "0",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    pinA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pinA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => pinA(0)__PA,
            oe => open,
            pad_in => pinA(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    startPin:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "156b1509-eab4-4a03-9ac7-4bc88d1d4dd6",
            init_dr_st => "1",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    startPin(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "startPin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000100000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => startPin(0)__PA,
            oe => open,
            pad_in => startPin(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

END __DEFAULT__;
