// Seed: 1558119947
module module_0 (
    id_1
);
  output wire id_1;
endmodule
module module_1;
  always_ff id_1 = id_1;
  module_0 modCall_1 (id_1);
  wire id_2;
  id_3(
      1, -1
  );
  wire id_4;
endmodule
module module_2 ();
  assign id_1 = -1;
  module_0 modCall_1 (id_1);
endmodule
module module_3 (
    input tri1 id_0,
    output wor id_1,
    output supply1 id_2,
    input wand id_3,
    input tri1 id_4,
    input supply0 id_5,
    input wire id_6,
    output tri0 id_7,
    output supply0 id_8,
    output tri0 id_9,
    input supply1 id_10,
    input tri0 id_11,
    input supply1 id_12,
    input tri id_13,
    input tri1 id_14,
    output tri0 id_15,
    input uwire id_16,
    input tri1 id_17,
    input tri1 id_18,
    id_32,
    output tri0 id_19,
    input wor id_20,
    input supply0 id_21,
    output wire id_22,
    input wor id_23,
    input supply0 id_24,
    output supply1 id_25,
    input tri id_26,
    output supply1 id_27,
    input wor id_28,
    output tri id_29,
    output uwire id_30
);
  module_0 modCall_1 (id_32);
endmodule
