{"Source Block": ["hdl/library/axi_dacfifo/axi_dacfifo.v@210:220@HdlStmAssign", "\n  always @(posedge dma_clk) begin\n    dma_dacrst_m1 <= dac_reset;\n    dma_dacrst_m2 <= dma_dacrst_m1;\n  end\n  assign dma_rst_s = dma_dacrst_m2;\n  wire    [(DAC_DATA_WIDTH-1):0]      dac_data_s;\n  wire                                dma_ready_s;\n\n  // instantiations\n\n"], "Clone Blocks": [["hdl/library/axi_dacfifo/axi_dacfifo.v@211:221", "  always @(posedge dma_clk) begin\n    dma_dacrst_m1 <= dac_reset;\n    dma_dacrst_m2 <= dma_dacrst_m1;\n  end\n  assign dma_rst_s = dma_dacrst_m2;\n  wire    [(DAC_DATA_WIDTH-1):0]      dac_data_s;\n  wire                                dma_ready_s;\n\n  // instantiations\n\n  axi_dacfifo_wr #(\n"], ["hdl/library/axi_dacfifo/axi_dacfifo.v@212:222", "    dma_dacrst_m1 <= dac_reset;\n    dma_dacrst_m2 <= dma_dacrst_m1;\n  end\n  assign dma_rst_s = dma_dacrst_m2;\n  wire    [(DAC_DATA_WIDTH-1):0]      dac_data_s;\n  wire                                dma_ready_s;\n\n  // instantiations\n\n  axi_dacfifo_wr #(\n    .AXI_DATA_WIDTH (AXI_DATA_WIDTH),\n"], ["hdl/library/axi_dacfifo/axi_dacfifo.v@206:219", "  wire                                axi_xfer_req_s;\n  wire                                dma_rst_s;\n\n  // DAC reset the DMA side too\n\n  always @(posedge dma_clk) begin\n    dma_dacrst_m1 <= dac_reset;\n    dma_dacrst_m2 <= dma_dacrst_m1;\n  end\n  assign dma_rst_s = dma_dacrst_m2;\n  wire    [(DAC_DATA_WIDTH-1):0]      dac_data_s;\n  wire                                dma_ready_s;\n\n  // instantiations\n"]], "Diff Content": {"Delete": [[215, "  assign dma_rst_s = dma_dacrst_m2;\n"]], "Add": []}}