//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_mm
.extern .shared .align 16 .b8 global_smem[];

.visible .entry triton_mm(
	.param .u64 triton_mm_param_0,
	.param .u64 triton_mm_param_1,
	.param .u64 triton_mm_param_2,
	.param .u32 triton_mm_param_3
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<19>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<154>;
	.reg .f32 	%f<110>;
	.reg .b64 	%rd<39>;
	.loc	1 18 0
$L__func_begin0:
	.loc	1 18 0

	ld.param.u32 	%r17, [triton_mm_param_3];
$L__tmp0:
	.loc	1 33 11
	mul.lo.s32 	%r18, %r17, 3072;
	.loc	1 33 16
	setp.ne.s32 	%p1, %r18, 0;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:
	.loc	1 0 16
	ld.param.u64 	%rd11, [triton_mm_param_2];
	ld.param.u64 	%rd10, [triton_mm_param_1];
	ld.param.u64 	%rd9, [triton_mm_param_0];
	.loc	1 42 24
	// begin inline asm
	mov.u32 %r19, %ctaid.x;
	// end inline asm
	.loc	1 43 28
	add.s32 	%r39, %r17, 63;
	.loc	1 43 34
	shr.s32 	%r40, %r39, 31;
	shr.u32 	%r41, %r40, 26;
	add.s32 	%r42, %r39, %r41;
	shr.s32 	%r43, %r42, 6;
	.loc	1 48 22
	mul.hi.s32 	%r44, %r19, 715827883;
	shr.u32 	%r45, %r44, 31;
	shr.s32 	%r46, %r44, 7;
	add.s32 	%r47, %r46, %r45;
	.loc	1 49 41
	shl.b32 	%r48, %r47, 3;
	.loc	1 49 30
	sub.s32 	%r49, %r43, %r48;
	.loc	1 49 50
	min.s32 	%r50, %r49, 8;
	.loc	1 50 40
	rem.s32 	%r51, %r19, %r50;
	.loc	1 50 34
	add.s32 	%r52, %r48, %r51;
	mul.lo.s32 	%r53, %r47, 768;
	sub.s32 	%r54, %r19, %r53;
	.loc	1 51 30
	div.s32 	%r55, %r54, %r50;
	.loc	1 53 17
	shl.b32 	%r56, %r52, 6;
	.loc	1 53 40
	mov.u32 	%r1, %tid.x;
	shr.u32 	%r2, %r1, 5;
	shr.u32 	%r3, %r1, 2;
	bfe.u32 	%r57, %r1, 2, 6;
	.loc	1 53 27
	or.b32  	%r4, %r56, %r57;
	.loc	1 54 17
	shl.b32 	%r5, %r55, 5;
	.loc	1 54 40
	shr.u32 	%r6, %r1, 3;
	bfe.u32 	%r58, %r1, 3, 5;
	shl.b32 	%r59, %r1, 3;
	and.b32  	%r7, %r59, 24;
	.loc	1 54 27
	or.b32  	%r60, %r5, %r58;
	.loc	1 56 52
	rem.s32 	%r61, %r4, %r17;
	.loc	1 60 52
	mul.hi.s32 	%r62, %r60, 715827883;
	shr.u32 	%r63, %r62, 31;
	shr.u32 	%r64, %r62, 9;
	add.s32 	%r65, %r64, %r63;
	mul.lo.s32 	%r66, %r65, 3072;
	sub.s32 	%r67, %r60, %r66;
	.loc	1 64 28
	mul.lo.s32 	%r68, %r61, 12288;
	.loc	1 64 40
	or.b32  	%r69, %r68, %r7;
	.loc	1 64 13
	mul.wide.s32 	%rd20, %r69, 2;
	add.s64 	%rd12, %rd9, %rd20;
	.loc	1 65 16
	shl.b32 	%r70, %r1, 2;
	and.b32  	%r71, %r70, 28;
	.loc	1 65 54
	mul.lo.s32 	%r72, %r67, 12288;
	.loc	1 65 39
	or.b32  	%r73, %r72, %r71;
	.loc	1 65 13
	mul.wide.s32 	%rd21, %r73, 2;
	add.s64 	%rd13, %rd10, %rd21;
	.loc	1 70 24
	xor.b32  	%r74, %r59, %r1;
	and.b32  	%r75, %r74, 24;
	shl.b32 	%r76, %r75, 1;
	shl.b32 	%r77, %r57, 6;
	or.b32  	%r78, %r77, %r76;
	mov.u32 	%r79, global_smem;
	add.s32 	%r20, %r79, %r78;
	mov.b32 	%r21, 16;
	mov.pred 	%p2, -1;
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r20 + 0 ], [ %rd12 + 0 ], 0x10, %r21;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 71 24
	xor.b32  	%r80, %r6, %r1;
	shl.b32 	%r81, %r80, 2;
	and.b32  	%r82, %r81, 24;
	and.b32  	%r83, %r70, 4;
	or.b32  	%r84, %r83, %r82;
	shl.b32 	%r85, %r84, 1;
	shl.b32 	%r86, %r58, 6;
	or.b32  	%r87, %r86, %r85;
	add.s32 	%r88, %r79, %r87;
	add.s32 	%r22, %r88, 20480;
	mov.b32 	%r23, 8;
	// begin inline asm
	@%p2 cp.async.ca.shared.global [ %r22 + 0 ], [ %rd13 + 0 ], 0x8, %r23;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 78 13
	add.s64 	%rd14, %rd12, 64;
	.loc	1 79 13
	add.s64 	%rd15, %rd13, 64;
	.loc	1 70 24
	bar.sync 	0;
	add.s32 	%r24, %r20, 4096;
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r24 + 0 ], [ %rd14 + 0 ], 0x10, %r21;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 71 24
	add.s32 	%r26, %r88, 22528;
	// begin inline asm
	@%p2 cp.async.ca.shared.global [ %r26 + 0 ], [ %rd15 + 0 ], 0x8, %r23;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 78 13
	add.s64 	%rd16, %rd12, 128;
	.loc	1 79 13
	add.s64 	%rd17, %rd13, 128;
	.loc	1 70 24
	bar.sync 	0;
	add.s32 	%r28, %r20, 8192;
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r28 + 0 ], [ %rd16 + 0 ], 0x10, %r21;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 71 24
	add.s32 	%r30, %r88, 24576;
	// begin inline asm
	@%p2 cp.async.ca.shared.global [ %r30 + 0 ], [ %rd17 + 0 ], 0x8, %r23;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 78 13
	add.s64 	%rd18, %rd12, 192;
	.loc	1 79 13
	add.s64 	%rd19, %rd13, 192;
	.loc	1 70 24
	bar.sync 	0;
	add.s32 	%r32, %r20, 12288;
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r32 + 0 ], [ %rd18 + 0 ], 0x10, %r21;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 71 24
	add.s32 	%r34, %r88, 26624;
	// begin inline asm
	@%p2 cp.async.ca.shared.global [ %r34 + 0 ], [ %rd19 + 0 ], 0x8, %r23;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	and.b32  	%r10, %r2, 134217724;
	shr.u32 	%r89, %r1, 1;
	and.b32  	%r90, %r89, 64;
	cvt.u64.u32 	%rd22, %r90;
	or.b64  	%rd1, %rd22, -9223371899407433728;
	or.b64  	%rd2, %rd22, -9223371899407433726;
	.loc	1 68 25
	add.s64 	%rd38, %rd13, 256;
	add.s64 	%rd37, %rd12, 256;
	mov.f32 	%f79, 0f00000000;
	mov.b32 	%r153, 3;
	mov.b32 	%r152, -1;
	mov.b32 	%r151, -32;
	mov.f32 	%f78, 0f00000001;
	mov.f32 	%f77, 0f00000020;
	mov.f32 	%f102, %f79;
	mov.f32 	%f103, %f79;
	mov.f32 	%f104, %f79;
	mov.f32 	%f105, %f79;
	mov.f32 	%f106, %f79;
	mov.f32 	%f107, %f79;
	mov.f32 	%f108, %f79;
	mov.f32 	%f109, %f79;
$L__BB0_3:
	add.s32 	%r151, %r151, 32;
	setp.lt.u32 	%p12, %r151, 12160;
	add.s32 	%r95, %r152, 1;
	setp.lt.s32 	%p13, %r95, 5;
	selp.b32 	%r152, %r95, 0, %p13;
	.loc	1 70 24
	shl.b32 	%r96, %r152, 11;
	shl.b32 	%r97, %r152, 12;
	add.s32 	%r99, %r79, %r97;
	// begin inline asm
	cp.async.wait_group 0x6;
	// end inline asm
	bar.sync 	0;
	.loc	1 71 24
	add.s32 	%r100, %r79, %r96;
	add.s32 	%r101, %r100, 20480;
	.loc	1 77 25
	shfl.sync.idx.b32	%r102, %r10, 0, 31, -1;
	// begin inline asm
	wgmma.fence.sync.aligned;
	// end inline asm
	shl.b32 	%r103, %r102, 6;
	and.b32  	%r104, %r103, 192;
	cvt.u64.u32 	%rd29, %r104;
	shr.u32 	%r105, %r99, 4;
	cvt.u64.u32 	%rd30, %r105;
	and.b64  	%rd31, %rd30, 16383;
	add.s64 	%rd32, %rd31, %rd29;
	or.b64  	%rd23, %rd32, -9223371899399045120;
	shr.u32 	%r106, %r101, 4;
	cvt.u64.u32 	%rd33, %r106;
	and.b64  	%rd34, %rd33, 16383;
	add.s64 	%rd24, %rd1, %rd34;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n16k16.f32.bf16.bf16 {%f102,%f103,%f104,%f105,%f106,%f107,%f108,%f109}, %rd23, %rd24, 1, 1, 1, 0, 0;
	// end inline asm
	add.s64 	%rd25, %rd32, -9223371899399045118;
	add.s64 	%rd26, %rd2, %rd34;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n16k16.f32.bf16.bf16 {%f102,%f103,%f104,%f105,%f106,%f107,%f108,%f109}, %rd25, %rd26, 1, 1, 1, 0, 0;
	// end inline asm
	// begin inline asm
	wgmma.commit_group.sync.aligned;
	// end inline asm
	mov.b32 	%f58, %r99;
	mov.b32 	%f63, %r101;
	mov.f32 	%f64, %f78;
	mov.f32 	%f59, %f77;
	mov.f32 	%f61, %f79;
	mov.f32 	%f62, %f79;
	mov.f32 	%f66, %f79;
	mov.f32 	%f67, %f79;
	mov.f32 	%f65, %f77;
	mov.f32 	%f60, %f78;
	// begin inline asm
	// wait for regs: %f102,%f103,%f104,%f105,%f106,%f107,%f108,%f109,%f58,%f59,%f60,%f61,%f62,%f63,%f64,%f65,%f66,%f67
	wgmma.wait_group.sync.aligned 1;
	// end inline asm
	.loc	1 68 25
	add.s32 	%r107, %r153, 1;
	setp.lt.s32 	%p14, %r107, 5;
	selp.b32 	%r153, %r107, 0, %p14;
	.loc	1 70 24
	shl.b32 	%r108, %r153, 11;
	bar.sync 	0;
	shl.b32 	%r109, %r153, 12;
	add.s32 	%r91, %r20, %r109;
	selp.b32 	%r92, 16, 0, %p12;
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r91 + 0 ], [ %rd37 + 0 ], 0x10, %r92;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 71 24
	add.s32 	%r93, %r22, %r108;
	selp.b32 	%r94, 8, 0, %p12;
	// begin inline asm
	@%p2 cp.async.ca.shared.global [ %r93 + 0 ], [ %rd38 + 0 ], 0x8, %r94;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 68 25
	add.s64 	%rd38, %rd38, 64;
	add.s64 	%rd37, %rd37, 64;
	setp.lt.u32 	%p15, %r151, 12256;
	@%p15 bra 	$L__BB0_3;
	.loc	1 54 40
	and.b32  	%r127, %r6, 16;
	.loc	1 54 27
	or.b32  	%r128, %r5, %r7;
	.loc	1 68 25
	// begin inline asm
	// wait for regs: %f102,%f103,%f104,%f105,%f106,%f107,%f108,%f109
	wgmma.wait_group.sync.aligned 0;
	// end inline asm
	// begin inline asm
	cp.async.wait_group 0x0;
	// end inline asm
	bar.sync 	0;
	.loc	1 86 20
	setp.lt.s32 	%p17, %r4, %r17;
	.loc	1 86 34
	setp.lt.s32 	%p18, %r128, 3072;
	.loc	1 86 26
	and.pred  	%p16, %p18, %p17;
	.loc	1 89 22
	mad.lo.s32 	%r129, %r4, 3072, %r128;
	.loc	1 90 25
	mul.wide.s32 	%rd36, %r129, 2;
	add.s64 	%rd35, %rd11, %rd36;
	.loc	1 90 67
	mov.b32 	%r110, %f102;
	// begin inline asm
	cvt.rn.bf16.f32 %rs1, %r110;
	// end inline asm
	mov.b32 	%r111, %f103;
	// begin inline asm
	cvt.rn.bf16.f32 %rs2, %r111;
	// end inline asm
	mov.b32 	%r112, %f104;
	// begin inline asm
	cvt.rn.bf16.f32 %rs3, %r112;
	// end inline asm
	mov.b32 	%r113, %f105;
	// begin inline asm
	cvt.rn.bf16.f32 %rs4, %r113;
	// end inline asm
	mov.b32 	%r114, %f106;
	// begin inline asm
	cvt.rn.bf16.f32 %rs5, %r114;
	// end inline asm
	mov.b32 	%r115, %f107;
	// begin inline asm
	cvt.rn.bf16.f32 %rs6, %r115;
	// end inline asm
	mov.b32 	%r116, %f108;
	// begin inline asm
	cvt.rn.bf16.f32 %rs7, %r116;
	// end inline asm
	mov.b32 	%r117, %f109;
	// begin inline asm
	cvt.rn.bf16.f32 %rs8, %r117;
	// end inline asm
	and.b32  	%r130, %r1, 15;
	and.b32  	%r132, %r89, 8;
	shl.b32 	%r133, %r2, 4;
	and.b32  	%r134, %r133, 48;
	or.b32  	%r135, %r134, %r130;
	or.b32  	%r136, %r127, %r132;
	mad.lo.s32 	%r137, %r135, 40, %r136;
	mov.b32 	%r138, {%rs1, %rs2};
	mov.b32 	%r139, {%rs3, %rs4};
	mov.b32 	%r140, {%rs5, %rs6};
	mov.b32 	%r141, {%rs7, %rs8};
	shl.b32 	%r142, %r137, 1;
	add.s32 	%r118, %r79, %r142;
	// begin inline asm
	stmatrix.sync.aligned.m8n8.x4.shared.b16 [%r118], {%r138, %r139, %r140, %r141};
	// end inline asm
	bar.sync 	0;
	and.b32  	%r144, %r3, 7;
	shl.b32 	%r145, %r2, 3;
	and.b32  	%r146, %r145, 56;
	or.b32  	%r147, %r146, %r144;
	mad.lo.s32 	%r148, %r147, 40, %r7;
	shl.b32 	%r149, %r148, 1;
	add.s32 	%r150, %r79, %r149;
	ld.shared.v4.u32 	{%r123, %r124, %r125, %r126}, [%r150];
	// begin inline asm
	@%p16 st.global.v4.b32 [ %rd35 + 0 ], { %r123, %r124, %r125, %r126 };
	// end inline asm
$L__BB0_1:
	.loc	1 0 0
	ret;
$L__tmp1:
$L__func_end0:

}
	.file	1 "/opt/inductor_cache/mi/cmizhg2ujnbsttje3yaqfozgzpsfkemvmu6bctjqe4qjrigccmux.py"
	.section	.debug_abbrev
	{
.b8 1
.b8 17
.b8 0
.b8 37
.b8 8
.b8 19
.b8 5
.b8 3
.b8 8
.b8 16
.b8 6
.b8 27
.b8 8
.b8 17
.b8 1
.b8 18
.b8 1
.b8 0
.b8 0
.b8 0
	}
	.section	.debug_info
	{
.b32 116
.b8 2
.b8 0
.b32 .debug_abbrev
.b8 8
.b8 1
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2
.b8 0
.b8 99
.b8 109
.b8 105
.b8 122
.b8 104
.b8 103
.b8 50
.b8 117
.b8 106
.b8 110
.b8 98
.b8 115
.b8 116
.b8 116
.b8 106
.b8 101
.b8 51
.b8 121
.b8 97
.b8 113
.b8 102
.b8 111
.b8 122
.b8 103
.b8 122
.b8 112
.b8 115
.b8 102
.b8 107
.b8 101
.b8 109
.b8 118
.b8 109
.b8 117
.b8 54
.b8 98
.b8 99
.b8 116
.b8 106
.b8 113
.b8 101
.b8 52
.b8 113
.b8 106
.b8 114
.b8 105
.b8 103
.b8 99
.b8 99
.b8 109
.b8 117
.b8 120
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line
.b8 47
.b8 111
.b8 112
.b8 116
.b8 47
.b8 105
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 109
.b8 105
.b8 0
.b64 $L__func_begin0
.b64 $L__func_end0
	}
	.section	.debug_loc	{	}
