Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_with_nios_imp/QuartusMT/SDF_ABC_ACTORqsys.qsys --block-symbol-file --output-directory=/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_with_nios_imp/QuartusMT/SDF_ABC_ACTORqsys --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading QuartusMT/SDF_ABC_ACTORqsys.qsys
Progress: Reading input file
Progress: Adding ACTOR_0 [SDF_ABC_ACTOR 1.0]
Progress: Reading input file
Progress: Adding SDF_ABC_ACTOR_internal_inst [SDF_ABC_ACTOR_internal 1.0]
Progress: Parameterizing module SDF_ABC_ACTOR_internal_inst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module ACTOR_0
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_with_nios_imp/QuartusMT/SDF_ABC_ACTORqsys.qsys --synthesis=VERILOG --output-directory=/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_with_nios_imp/QuartusMT/SDF_ABC_ACTORqsys/synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading QuartusMT/SDF_ABC_ACTORqsys.qsys
Progress: Reading input file
Progress: Adding ACTOR_0 [SDF_ABC_ACTOR 1.0]
Progress: Parameterizing module ACTOR_0
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SDF_ABC_ACTORqsys: Generating SDF_ABC_ACTORqsys "SDF_ABC_ACTORqsys" for QUARTUS_SYNTH
Info: ACTOR_0: "SDF_ABC_ACTORqsys" instantiated SDF_ABC_ACTOR "ACTOR_0"
Info: rst_controller: "SDF_ABC_ACTORqsys" instantiated altera_reset_controller "rst_controller"
Info: SDF_ABC_ACTOR_internal_inst: "ACTOR_0" instantiated SDF_ABC_ACTOR_internal "SDF_ABC_ACTOR_internal_inst"
Info: SDF_ABC_ACTORqsys: Done "SDF_ABC_ACTORqsys" with 4 modules, 214 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
