/* Generated by Yosys 0.53+81 (git sha1 c21cd300a, clang++ 18.1.8 -fPIC -O3) */

(* keep =  1  *)
(* top =  1  *)
(* src = "verilog/multiplier_miter.sv:49.1-109.10" *)
module top(in_a, in_in_valid, in_b_1, in_b_2, in_clk, trigger, cmp_out_valid, cmp_o);
  (* src = "verilog/multiplier_miter.sv:107.20-107.54" *)
  wire _03_;
  wire [6:0] _04_;
  (* src = "verilog/multiplier_miter.sv:34.57-34.98" *)
  wire [127:0] _05_;
  (* src = "verilog/multiplier_miter.sv:30.25-30.35" *)
  wire _06_;
  (* src = "verilog/multiplier_miter.sv:30.39-30.49" *)
  wire _07_;
  (* src = "verilog/multiplier_miter.sv:29.22-29.39" *)
  wire _08_;
  (* src = "verilog/multiplier_miter.sv:29.43-29.58" *)
  wire _09_;
  (* src = "verilog/multiplier_miter.sv:29.34-29.39" *)
  wire _10_;
  (* src = "verilog/multiplier_miter.sv:29.51-29.58" *)
  wire _11_;
  (* src = "verilog/multiplier_miter.sv:30.25-30.49" *)
  wire _12_;
  (* src = "verilog/multiplier_miter.sv:34.77-34.93" *)
  wire [127:0] _13_;
  (* src = "verilog/multiplier_miter.sv:34.66-34.97" *)
  wire [127:0] _14_;
  wire [6:0] _15_;
  (* src = "verilog/multiplier_miter.sv:34.57-34.98" *)
  wire [127:0] _16_;
  (* src = "verilog/multiplier_miter.sv:30.25-30.35" *)
  wire _17_;
  (* src = "verilog/multiplier_miter.sv:30.39-30.49" *)
  wire _18_;
  (* src = "verilog/multiplier_miter.sv:29.22-29.39" *)
  wire _19_;
  (* src = "verilog/multiplier_miter.sv:29.43-29.58" *)
  wire _20_;
  (* src = "verilog/multiplier_miter.sv:29.34-29.39" *)
  wire _21_;
  (* src = "verilog/multiplier_miter.sv:29.51-29.58" *)
  wire _22_;
  (* src = "verilog/multiplier_miter.sv:30.25-30.49" *)
  wire _23_;
  (* src = "verilog/multiplier_miter.sv:34.77-34.93" *)
  wire [127:0] _24_;
  (* src = "verilog/multiplier_miter.sv:34.66-34.97" *)
  wire [127:0] _25_;
  (* src = "verilog/multiplier_miter.sv:99.53-99.82" *)
  wire _26_;
  (* src = "verilog/multiplier_miter.sv:107.20-107.72" *)
  wire _27_;
  (* src = "verilog/multiplier_miter.sv:99.53-99.62" *)
  wire _28_;
  (* src = "verilog/multiplier_miter.sv:99.66-99.82" *)
  wire _29_;
  (* src = "verilog/multiplier_miter.sv:50.8-50.11" *)
  wire _0_;
  (* src = "verilog/multiplier_miter.sv:51.8-51.11" *)
  wire _1_;
  (* src = "verilog/multiplier_miter.sv:52.8-52.11" *)
  wire _2_;
  (* src = "verilog/multiplier_miter.sv:97.7-97.23" *)
  reg assume_1_violate = 1'h0;
  (* src = "verilog/multiplier_miter.sv:98.8-98.27" *)
  wire assume_1_violate_in;
  (* src = "verilog/multiplier_miter.sv:104.8-104.22" *)
  wire assume_violate;
  (* src = "verilog/multiplier_miter.sv:53.10-53.15" *)
  output cmp_o;
  wire cmp_o;
  (* src = "verilog/multiplier_miter.sv:55.10-55.23" *)
  output cmp_out_valid;
  wire cmp_out_valid;
  (* hdlname = "copy1 a" *)
  (* src = "verilog/multiplier_miter.sv:9.26-9.27" *)
  wire [63:0] \copy1.a ;
  (* hdlname = "copy1 a_reg" *)
  (* src = "verilog/multiplier_miter.sv:14.24-14.29" *)
  reg [63:0] \copy1.a_reg  = 64'h0000000000000000;
  (* hdlname = "copy1 a_reg_next" *)
  (* src = "verilog/multiplier_miter.sv:31.25-31.35" *)
  wire [63:0] \copy1.a_reg_next ;
  (* hdlname = "copy1 b" *)
  (* src = "verilog/multiplier_miter.sv:10.26-10.27" *)
  wire [63:0] \copy1.b ;
  (* hdlname = "copy1 b_reg" *)
  (* src = "verilog/multiplier_miter.sv:14.31-14.36" *)
  reg [63:0] \copy1.b_reg  = 64'h0000000000000000;
  (* hdlname = "copy1 b_reg_next" *)
  (* src = "verilog/multiplier_miter.sv:32.25-32.35" *)
  wire [63:0] \copy1.b_reg_next ;
  (* hdlname = "copy1 busy" *)
  (* src = "verilog/multiplier_miter.sv:16.9-16.13" *)
  reg \copy1.busy  = 1'h0;
  (* hdlname = "copy1 busy_next" *)
  (* src = "verilog/multiplier_miter.sv:29.10-29.19" *)
  wire \copy1.busy_next ;
  (* hdlname = "copy1 clk" *)
  (* src = "verilog/multiplier_miter.sv:7.11-7.14" *)
  wire \copy1.clk ;
  (* hdlname = "copy1 counter" *)
  (* src = "verilog/multiplier_miter.sv:18.15-18.22" *)
  reg [6:0] \copy1.counter  = 7'h00;
  (* hdlname = "copy1 counter_next" *)
  (* src = "verilog/multiplier_miter.sv:33.16-33.28" *)
  wire [6:0] \copy1.counter_next ;
  (* hdlname = "copy1 finish" *)
  (* src = "verilog/multiplier_miter.sv:17.9-17.15" *)
  reg \copy1.finish  = 1'h0;
  (* hdlname = "copy1 finish_next" *)
  (* src = "verilog/multiplier_miter.sv:30.10-30.21" *)
  wire \copy1.finish_next ;
  (* hdlname = "copy1 in_valid" *)
  (* src = "verilog/multiplier_miter.sv:8.11-8.19" *)
  wire \copy1.in_valid ;
  (* hdlname = "copy1 o" *)
  (* src = "verilog/multiplier_miter.sv:11.34-11.35" *)
  wire [127:0] \copy1.o ;
  (* hdlname = "copy1 o_reg" *)
  (* src = "verilog/multiplier_miter.sv:15.31-15.36" *)
  reg [127:0] \copy1.o_reg  = 128'h00000000000000000000000000000000;
  (* hdlname = "copy1 o_reg_next" *)
  (* src = "verilog/multiplier_miter.sv:34.32-34.42" *)
  wire [127:0] \copy1.o_reg_next ;
  (* hdlname = "copy1 out_valid" *)
  (* src = "verilog/multiplier_miter.sv:12.12-12.21" *)
  wire \copy1.out_valid ;
  (* src = "verilog/multiplier_miter.sv:59.26-59.33" *)
  wire [64:0] copy1_o;
  (* src = "verilog/multiplier_miter.sv:60.8-60.23" *)
  wire copy1_out_valid;
  (* hdlname = "copy2 a" *)
  (* src = "verilog/multiplier_miter.sv:9.26-9.27" *)
  wire [63:0] \copy2.a ;
  (* hdlname = "copy2 a_reg" *)
  (* src = "verilog/multiplier_miter.sv:14.24-14.29" *)
  wire [63:0] \copy2.a_reg ;
  (* hdlname = "copy2 a_reg_next" *)
  (* src = "verilog/multiplier_miter.sv:31.25-31.35" *)
  wire [63:0] \copy2.a_reg_next ;
  (* hdlname = "copy2 b" *)
  (* src = "verilog/multiplier_miter.sv:10.26-10.27" *)
  wire [63:0] \copy2.b ;
  (* hdlname = "copy2 b_reg" *)
  (* src = "verilog/multiplier_miter.sv:14.31-14.36" *)
  reg [63:0] \copy2.b_reg  = 64'h0000000000000000;
  (* hdlname = "copy2 b_reg_next" *)
  (* src = "verilog/multiplier_miter.sv:32.25-32.35" *)
  wire [63:0] \copy2.b_reg_next ;
  (* hdlname = "copy2 busy" *)
  (* src = "verilog/multiplier_miter.sv:16.9-16.13" *)
  reg \copy2.busy  = 1'h0;
  (* hdlname = "copy2 busy_next" *)
  (* src = "verilog/multiplier_miter.sv:29.10-29.19" *)
  wire \copy2.busy_next ;
  (* hdlname = "copy2 clk" *)
  (* src = "verilog/multiplier_miter.sv:7.11-7.14" *)
  wire \copy2.clk ;
  (* hdlname = "copy2 counter" *)
  (* src = "verilog/multiplier_miter.sv:18.15-18.22" *)
  reg [6:0] \copy2.counter  = 7'h00;
  (* hdlname = "copy2 counter_next" *)
  (* src = "verilog/multiplier_miter.sv:33.16-33.28" *)
  wire [6:0] \copy2.counter_next ;
  (* hdlname = "copy2 finish" *)
  (* src = "verilog/multiplier_miter.sv:17.9-17.15" *)
  reg \copy2.finish  = 1'h0;
  (* hdlname = "copy2 finish_next" *)
  (* src = "verilog/multiplier_miter.sv:30.10-30.21" *)
  wire \copy2.finish_next ;
  (* hdlname = "copy2 in_valid" *)
  (* src = "verilog/multiplier_miter.sv:8.11-8.19" *)
  wire \copy2.in_valid ;
  (* hdlname = "copy2 o" *)
  (* src = "verilog/multiplier_miter.sv:11.34-11.35" *)
  wire [127:0] \copy2.o ;
  (* hdlname = "copy2 o_reg" *)
  (* src = "verilog/multiplier_miter.sv:15.31-15.36" *)
  reg [127:0] \copy2.o_reg  = 128'h00000000000000000000000000000000;
  (* hdlname = "copy2 o_reg_next" *)
  (* src = "verilog/multiplier_miter.sv:34.32-34.42" *)
  wire [127:0] \copy2.o_reg_next ;
  (* hdlname = "copy2 out_valid" *)
  (* src = "verilog/multiplier_miter.sv:12.12-12.21" *)
  wire \copy2.out_valid ;
  (* src = "verilog/multiplier_miter.sv:57.26-57.33" *)
  wire [64:0] copy2_o;
  (* src = "verilog/multiplier_miter.sv:58.8-58.23" *)
  wire copy2_out_valid;
  (* src = "verilog/multiplier_miter.sv:61.24-61.28" *)
  input [63:0] in_a;
  wire [63:0] in_a;
  (* src = "verilog/multiplier_miter.sv:63.24-63.30" *)
  input [63:0] in_b_1;
  wire [63:0] in_b_1;
  (* src = "verilog/multiplier_miter.sv:64.24-64.30" *)
  input [63:0] in_b_2;
  wire [63:0] in_b_2;
  (* src = "verilog/multiplier_miter.sv:67.9-67.15" *)
  input in_clk;
  wire in_clk;
  (* src = "verilog/multiplier_miter.sv:69.9-69.20" *)
  input in_in_valid;
  wire in_in_valid;
  (* src = "verilog/multiplier_miter.sv:71.10-71.17" *)
  output trigger;
  wire trigger;
  always @* if (1'h1) assert(_27_);
  assign _03_ = \copy1.finish  == (* src = "verilog/multiplier_miter.sv:107.20-107.54" *) \copy2.finish ;
  assign _0_ = \copy1.o_reg [64:0] === (* src = "verilog/multiplier_miter.sv:73.16-73.35" *) \copy2.o_reg [64:0];
  assign _1_ = \copy1.finish  === (* src = "verilog/multiplier_miter.sv:74.16-74.51" *) \copy2.finish ;
  assign _04_ = \copy1.counter  + (* src = "verilog/multiplier_miter.sv:33.43-33.54" *) 1'h1;
  assign _05_ = \copy1.o_reg  + (* src = "verilog/multiplier_miter.sv:34.57-34.98" *) _14_;
  assign _06_ = ! (* src = "verilog/multiplier_miter.sv:30.25-30.35" *) \copy1.a_reg ;
  assign _07_ = ! (* src = "verilog/multiplier_miter.sv:30.39-30.49" *) \copy1.b_reg ;
  assign _08_ = in_in_valid && (* src = "verilog/multiplier_miter.sv:29.22-29.39" *) _10_;
  assign _09_ = \copy1.busy  && (* src = "verilog/multiplier_miter.sv:29.43-29.58" *) _11_;
  assign \copy1.finish_next  = _12_ && (* src = "verilog/multiplier_miter.sv:30.24-30.58" *) \copy1.busy ;
  assign _10_ = ! (* src = "verilog/multiplier_miter.sv:29.34-29.39" *) \copy1.busy ;
  assign _11_ = ! (* src = "verilog/multiplier_miter.sv:29.51-29.58" *) \copy1.finish ;
  assign \copy1.busy_next  = _08_ || (* src = "verilog/multiplier_miter.sv:29.22-29.58" *) _09_;
  assign _12_ = _06_ || (* src = "verilog/multiplier_miter.sv:30.25-30.49" *) _07_;
  (* src = "verilog/multiplier_miter.sv:36.5-43.8" *)
  always @(posedge in_clk)
    \copy1.a_reg  <= in_a;
  (* src = "verilog/multiplier_miter.sv:36.5-43.8" *)
  always @(posedge in_clk)
    \copy1.b_reg  <= \copy1.b_reg_next ;
  (* src = "verilog/multiplier_miter.sv:36.5-43.8" *)
  always @(posedge in_clk)
    \copy1.o_reg  <= \copy1.o_reg_next ;
  (* src = "verilog/multiplier_miter.sv:36.5-43.8" *)
  always @(posedge in_clk)
    \copy1.busy  <= \copy1.busy_next ;
  (* src = "verilog/multiplier_miter.sv:36.5-43.8" *)
  always @(posedge in_clk)
    \copy1.finish  <= \copy1.finish_next ;
  (* src = "verilog/multiplier_miter.sv:36.5-43.8" *)
  always @(posedge in_clk)
    \copy1.counter  <= \copy1.counter_next ;
  assign _13_ = \copy1.a_reg  << (* src = "verilog/multiplier_miter.sv:34.77-34.93" *) \copy1.counter ;
  assign \copy1.b_reg_next  = _08_ ? (* src = "verilog/multiplier_miter.sv:32.38-32.72" *) in_b_1 : { 1'h0, \copy1.b_reg [63:1] };
  assign \copy1.counter_next  = \copy1.busy  ? (* src = "verilog/multiplier_miter.sv:33.31-33.54" *) _04_ : 7'h00;
  assign _14_ = \copy1.b_reg [0] ? (* src = "verilog/multiplier_miter.sv:34.66-34.97" *) _13_ : 128'h00000000000000000000000000000000;
  assign \copy1.o_reg_next  = \copy1.busy  ? (* src = "verilog/multiplier_miter.sv:34.45-34.98" *) _05_ : 128'h00000000000000000000000000000000;
  assign _15_ = \copy2.counter  + (* src = "verilog/multiplier_miter.sv:33.43-33.54" *) 1'h1;
  assign _16_ = \copy2.o_reg  + (* src = "verilog/multiplier_miter.sv:34.57-34.98" *) _25_;
  assign _18_ = ! (* src = "verilog/multiplier_miter.sv:30.39-30.49" *) \copy2.b_reg ;
  assign _19_ = in_in_valid && (* src = "verilog/multiplier_miter.sv:29.22-29.39" *) _21_;
  assign _20_ = \copy2.busy  && (* src = "verilog/multiplier_miter.sv:29.43-29.58" *) _22_;
  assign \copy2.finish_next  = _23_ && (* src = "verilog/multiplier_miter.sv:30.24-30.58" *) \copy2.busy ;
  assign _21_ = ! (* src = "verilog/multiplier_miter.sv:29.34-29.39" *) \copy2.busy ;
  assign _22_ = ! (* src = "verilog/multiplier_miter.sv:29.51-29.58" *) \copy2.finish ;
  assign \copy2.busy_next  = _19_ || (* src = "verilog/multiplier_miter.sv:29.22-29.58" *) _20_;
  assign _23_ = _17_ || (* src = "verilog/multiplier_miter.sv:30.25-30.49" *) _18_;
  (* src = "verilog/multiplier_miter.sv:36.5-43.8" *)
  always @(posedge in_clk)
    \copy2.b_reg  <= \copy2.b_reg_next ;
  (* src = "verilog/multiplier_miter.sv:36.5-43.8" *)
  always @(posedge in_clk)
    \copy2.o_reg  <= \copy2.o_reg_next ;
  (* src = "verilog/multiplier_miter.sv:36.5-43.8" *)
  always @(posedge in_clk)
    \copy2.busy  <= \copy2.busy_next ;
  (* src = "verilog/multiplier_miter.sv:36.5-43.8" *)
  always @(posedge in_clk)
    \copy2.finish  <= \copy2.finish_next ;
  (* src = "verilog/multiplier_miter.sv:36.5-43.8" *)
  always @(posedge in_clk)
    \copy2.counter  <= \copy2.counter_next ;
  assign _24_ = \copy2.a_reg  << (* src = "verilog/multiplier_miter.sv:34.77-34.93" *) \copy2.counter ;
  assign \copy2.b_reg_next  = _19_ ? (* src = "verilog/multiplier_miter.sv:32.38-32.72" *) in_b_2 : { 1'h0, \copy2.b_reg [63:1] };
  assign \copy2.counter_next  = \copy2.busy  ? (* src = "verilog/multiplier_miter.sv:33.31-33.54" *) _15_ : 7'h00;
  assign _25_ = \copy2.b_reg [0] ? (* src = "verilog/multiplier_miter.sv:34.66-34.97" *) _24_ : 128'h00000000000000000000000000000000;
  assign \copy2.o_reg_next  = \copy2.busy  ? (* src = "verilog/multiplier_miter.sv:34.45-34.98" *) _16_ : 128'h00000000000000000000000000000000;
  assign _26_ = _28_ && (* src = "verilog/multiplier_miter.sv:99.53-99.82" *) _29_;
  assign _27_ = _03_ || (* src = "verilog/multiplier_miter.sv:107.20-107.72" *) assume_violate;
  assign assume_violate = assume_1_violate || (* src = "verilog/multiplier_miter.sv:99.32-99.83" *) _26_;
  assign _28_ = | (* src = "verilog/multiplier_miter.sv:99.53-99.62" *) in_a;
  assign _29_ = in_b_1 != (* src = "verilog/multiplier_miter.sv:99.66-99.82" *) in_b_2;
  assign trigger = ~ (* src = "verilog/multiplier_miter.sv:76.20-76.25" *) _2_;
  (* src = "verilog/multiplier_miter.sv:100.3-102.6" *)
  always @(posedge in_clk)
    assume_1_violate <= assume_violate;
  assign _2_ = & (* src = "verilog/multiplier_miter.sv:75.16-75.30" *) { _1_, _0_ };
  assign assume_1_violate_in = assume_violate;
  assign cmp_o = _0_;
  assign cmp_out_valid = _1_;
  assign \copy1.a  = in_a;
  assign \copy1.a_reg_next  = in_a;
  assign \copy1.b  = in_b_1;
  assign \copy1.clk  = in_clk;
  assign \copy1.in_valid  = in_in_valid;
  assign \copy1.o  = \copy1.o_reg ;
  assign \copy1.out_valid  = \copy1.finish ;
  assign copy1_o = \copy1.o_reg [64:0];
  assign copy1_out_valid = \copy1.finish ;
  assign \copy2.a  = in_a;
  assign \copy2.a_reg_next  = in_a;
  assign \copy2.b  = in_b_2;
  assign \copy2.clk  = in_clk;
  assign \copy2.in_valid  = in_in_valid;
  assign \copy2.o  = \copy2.o_reg ;
  assign \copy2.out_valid  = \copy2.finish ;
  assign copy2_o = \copy2.o_reg [64:0];
  assign copy2_out_valid = \copy2.finish ;
  assign \copy2.a_reg  = \copy1.a_reg ;
  assign _17_ = _06_;
endmodule
