Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto e001659db4714a5d8d584e638b1d6c2f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_23 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_24 -L axi_protocol_converter_v2_1_24 -L axi_clock_converter_v2_1_23 -L blk_mem_gen_v8_4_4 -L axi_dwidth_converter_v2_1_24 -L axi_crossbar_v2_1_25 -L axi_bram_ctrl_v4_1_5 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_28 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot xlx_subsystem_behav xil_defaultlib.xlx_subsystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'XBAR1Addr_s_arregion' [/home/muheet/Desktop/nova_project/nova_project.srcs/sources_1/new/xlx_subsystem.sv:463]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'XBAR1Addr_s_awregion' [/home/muheet/Desktop/nova_project/nova_project.srcs/sources_1/new/xlx_subsystem.sv:475]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'XBAR2Addr_s_arregion' [/home/muheet/Desktop/nova_project/nova_project.srcs/sources_1/new/xlx_subsystem.sv:539]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'XBAR2Addr_s_awregion' [/home/muheet/Desktop/nova_project/nova_project.srcs/sources_1/new/xlx_subsystem.sv:551]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_5.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_5.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_5.ua_narrow [\ua_narrow(c_axi_data_width=64,c...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_5.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_5.SRL_FIFO [\SRL_FIFO(c_data_bits=5,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_5.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_5.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_5.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_5.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_5.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture xlx_design_subsystem_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.xlx_design_subsystem_axi_bram_ctrl_0_0 [xlx_design_subsystem_axi_bram_ct...]
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_data_fifo_v2_1_23.axi_data_fifo_v2_1_23_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_23.axi_data_fifo_v2_1_23_axic_srl_f...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_si_transact...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_splitter
Compiling module axi_data_fifo_v2_1_23.axi_data_fifo_v2_1_23_axic_reg_s...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_wdata_route...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_arbiter_res...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_si_transact...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_si_transact...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_addr_decode...
Compiling module axi_data_fifo_v2_1_23.axi_data_fifo_v2_1_23_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_23.axi_data_fifo_v2_1_23_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_24.axi_register_slice_v2_1_24_axic_...
Compiling module axi_register_slice_v2_1_24.axi_register_slice_v2_1_24_axic_...
Compiling module axi_register_slice_v2_1_24.axi_register_slice_v2_1_24_axic_...
Compiling module axi_register_slice_v2_1_24.axi_register_slice_v2_1_24_axic_...
Compiling module axi_register_slice_v2_1_24.axi_register_slice_v2_1_24_axi_r...
Compiling module axi_data_fifo_v2_1_23.axi_data_fifo_v2_1_23_axic_reg_s...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_23.axi_data_fifo_v2_1_23_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_addr_arbite...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_decerr_slav...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_crossbar(C_...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_axi_crossba...
Compiling module xil_defaultlib.xlx_design_subsystem_axi_crossba...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_addr_decode...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_si_transact...
Compiling module axi_data_fifo_v2_1_23.axi_data_fifo_v2_1_23_axic_reg_s...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_wdata_route...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_si_transact...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_si_transact...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_si_transact...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_si_transact...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_addr_decode...
Compiling module axi_data_fifo_v2_1_23.axi_data_fifo_v2_1_23_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_23.axi_data_fifo_v2_1_23_axic_reg_s...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_wdata_mux(C...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_addr_arbite...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_crossbar(C_...
Compiling module axi_crossbar_v2_1_25.axi_crossbar_v2_1_25_axi_crossba...
Compiling module xil_defaultlib.xlx_design_subsystem_axi_crossba...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_23.axi_data_fifo_v2_1_23_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_23.axi_data_fifo_v2_1_23_axic_fifo(...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_23.axi_data_fifo_v2_1_23_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_23.axi_data_fifo_v2_1_23_axic_fifo(...
Compiling module axi_dwidth_converter_v2_1_24.axi_dwidth_converter_v2_1_24_a_d...
Compiling module axi_dwidth_converter_v2_1_24.axi_dwidth_converter_v2_1_24_w_d...
Compiling module axi_dwidth_converter_v2_1_24.axi_dwidth_converter_v2_1_24_b_d...
Compiling module axi_dwidth_converter_v2_1_24.axi_dwidth_converter_v2_1_24_a_d...
Compiling module axi_dwidth_converter_v2_1_24.axi_dwidth_converter_v2_1_24_r_d...
Compiling module axi_dwidth_converter_v2_1_24.axi_dwidth_converter_v2_1_24_axi...
Compiling module axi_dwidth_converter_v2_1_24.axi_dwidth_converter_v2_1_24_top...
Compiling module xil_defaultlib.xlx_design_subsystem_axi_dwidth_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_24.axi_register_slice_v2_1_24_axic_...
Compiling module axi_register_slice_v2_1_24.axi_register_slice_v2_1_24_axic_...
Compiling module axi_register_slice_v2_1_24.axi_register_slice_v2_1_24_axic_...
Compiling module axi_register_slice_v2_1_24.axi_register_slice_v2_1_24_axic_...
Compiling module axi_register_slice_v2_1_24.axi_register_slice_v2_1_24_axi_r...
Compiling module axi_protocol_converter_v2_1_24.axi_protocol_converter_v2_1_24_b...
Compiling module axi_protocol_converter_v2_1_24.axi_protocol_converter_v2_1_24_b...
Compiling module axi_protocol_converter_v2_1_24.axi_protocol_converter_v2_1_24_b...
Compiling module axi_protocol_converter_v2_1_24.axi_protocol_converter_v2_1_24_b...
Compiling module axi_protocol_converter_v2_1_24.axi_protocol_converter_v2_1_24_b...
Compiling module axi_protocol_converter_v2_1_24.axi_protocol_converter_v2_1_24_b...
Compiling module axi_protocol_converter_v2_1_24.axi_protocol_converter_v2_1_24_b...
Compiling module axi_protocol_converter_v2_1_24.axi_protocol_converter_v2_1_24_b...
Compiling module axi_protocol_converter_v2_1_24.axi_protocol_converter_v2_1_24_b...
Compiling module axi_protocol_converter_v2_1_24.axi_protocol_converter_v2_1_24_b...
Compiling module axi_protocol_converter_v2_1_24.axi_protocol_converter_v2_1_24_b...
Compiling module axi_protocol_converter_v2_1_24.axi_protocol_converter_v2_1_24_b...
Compiling module axi_protocol_converter_v2_1_24.axi_protocol_converter_v2_1_24_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_24.axi_register_slice_v2_1_24_axic_...
Compiling module axi_register_slice_v2_1_24.axi_register_slice_v2_1_24_axic_...
Compiling module axi_register_slice_v2_1_24.axi_register_slice_v2_1_24_axic_...
Compiling module axi_register_slice_v2_1_24.axi_register_slice_v2_1_24_axic_...
Compiling module axi_register_slice_v2_1_24.axi_register_slice_v2_1_24_axi_r...
Compiling module axi_protocol_converter_v2_1_24.axi_protocol_converter_v2_1_24_b...
Compiling module axi_protocol_converter_v2_1_24.axi_protocol_converter_v2_1_24_a...
Compiling module xil_defaultlib.xlx_design_subsystem_axi_protoco...
Compiling architecture rtl of entity axi_uartlite_v2_0_28.baudrate [\baudrate(c_ratio=65)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_28.uartlite_rx [\uartlite_rx(c_family="virtexupl...]
Compiling architecture rtl of entity axi_uartlite_v2_0_28.uartlite_tx [\uartlite_tx(c_family="virtexupl...]
Compiling architecture rtl of entity axi_uartlite_v2_0_28.uartlite_core [\uartlite_core(c_family="virtexu...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_28.axi_uartlite [\axi_uartlite(c_family="virtexup...]
Compiling architecture xlx_design_subsystem_axi_uartlite_0_0_arch of entity xil_defaultlib.xlx_design_subsystem_axi_uartlite_0_0 [xlx_design_subsystem_axi_uartlit...]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="vir...
Compiling module xil_defaultlib.xlx_design_subsystem_blk_mem_gen...
Compiling module xil_defaultlib.xlx_design_subsystem
Compiling module xil_defaultlib.xlx_design_subsystem_wrapper
Compiling module xil_defaultlib.xlx_subsystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot xlx_subsystem_behav
