
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.200122                       # Number of seconds simulated
sim_ticks                                200122310500                       # Number of ticks simulated
final_tick                               200122310500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 288433                       # Simulator instruction rate (inst/s)
host_op_rate                                   306635                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1321418807                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669856                       # Number of bytes of host memory used
host_seconds                                   151.45                       # Real time elapsed on the host
sim_insts                                    43681711                       # Number of instructions simulated
sim_ops                                      46438296                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 200122310500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          98544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5033888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5132432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        98544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         98544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       266144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          266144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           12318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          629236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              641554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        33268                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33268                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            492419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          25154057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              25646476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       492419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           492419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1329907                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1329907                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1329907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           492419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         25154057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             26976383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     19659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    626924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011336732500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1119                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1119                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1350804                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              18699                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      641554                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33268                       # Number of write requests accepted
system.mem_ctrls.readBursts                    641554                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33268                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               40911488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  147968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1256640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5132432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               266144                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2312                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13609                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            118683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            121737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             43176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            57277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           114455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           117491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              345                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  200122232500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                641554                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                33268                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  639069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        76473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    551.393564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   350.223723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   413.252024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13555     17.73%     17.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17581     22.99%     40.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4148      5.42%     46.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3667      4.80%     50.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2497      3.27%     54.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2195      2.87%     57.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2332      3.05%     60.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2153      2.82%     62.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        28345     37.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        76473                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     570.445934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    327.782792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    690.910975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           611     54.60%     54.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          376     33.60%     88.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           76      6.79%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           22      1.97%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           11      0.98%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           11      0.98%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.09%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            3      0.27%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            2      0.18%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            2      0.18%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            2      0.18%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1119                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.546917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.528152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.795384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              215     19.21%     19.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               77      6.88%     26.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              827     73.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1119                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        98544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5015392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       157080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 492418.860015110578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 25061633.495381813496                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 784919.980223794119                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        12318                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       629236                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        33268                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    379592000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  21013401750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4803162313250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30816.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33395.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 144377849.98                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   9407206250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             21392993750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3196210000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14716.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33466.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       204.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     25.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   564621                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   17777                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.43                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     296555.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                342762840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                182167590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2471168280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               96726600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         14751974640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           7996379520                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            578668800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     52599214680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     20392990560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       4299801600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           103720626840                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            518.286175                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         181059500750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    799601500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    6240260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  12603968500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  53107072250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   12022655500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 115348752750                       # Time in different power states
system.mem_ctrls_1.actEnergy                203297220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                108047445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2093019600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                5768100                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         9721146240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           5357324550                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            521412960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     33368976480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     14396709600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      19704968880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            85510494165                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            427.291160                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         186949623000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    845527000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    4112160000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  76280721500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  37491537000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    8214958750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  73177406250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 200122310500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 200122310500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 200122310500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 200122310500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 200122310500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    200122310500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        400244621                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681711                       # Number of instructions committed
system.cpu.committedOps                      46438296                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36551152                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36551152                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405820                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331323                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328399                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199997                       # number of memory refs
system.cpu.num_load_insts                     9180679                       # Number of load instructions
system.cpu.num_store_insts                    5019318                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  400244621                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367985     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180679     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019302     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587450                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 200122310500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.987168                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14284468                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4436585                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.219699                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.987168                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999900                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999900                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          33005521                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         33005521                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 200122310500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      5152962                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5152962                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      4504461                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4504461                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data      9657423                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9657423                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9657423                       # number of overall hits
system.cpu.dcache.overall_hits::total         9657423                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4078647                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4078647                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       357938                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       357938                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      4436585                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4436585                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4436585                       # number of overall misses
system.cpu.dcache.overall_misses::total       4436585                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  98226354000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  98226354000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5786016000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5786016000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data 104012370000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 104012370000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 104012370000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 104012370000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9231609                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9231609                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     14094008                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14094008                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     14094008                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14094008                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.441813                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.441813                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.073613                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.073613                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.314785                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.314785                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.314785                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.314785                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24083.073137                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24083.073137                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 16164.855366                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16164.855366                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23444.241460                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23444.241460                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23444.241460                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23444.241460                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3122259                       # number of writebacks
system.cpu.dcache.writebacks::total           3122259                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      4078647                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4078647                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       357938                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       357938                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data      4436585                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4436585                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      4436585                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4436585                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  94147707000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  94147707000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5428078000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5428078000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  99575785000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  99575785000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  99575785000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  99575785000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.441813                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.441813                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.073613                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.073613                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.314785                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.314785                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.314785                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.314785                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23083.073137                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23083.073137                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 15164.855366                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15164.855366                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22444.241460                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22444.241460                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22444.241460                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22444.241460                       # average overall mshr miss latency
system.cpu.dcache.replacements                4436457                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 200122310500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.949608                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            43814015                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3477766                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.598322                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.949608                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999803                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999803                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          47291781                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         47291781                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 200122310500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     40336249                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        40336249                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     40336249                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         40336249                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     40336249                       # number of overall hits
system.cpu.icache.overall_hits::total        40336249                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3477766                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3477766                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst      3477766                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3477766                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3477766                       # number of overall misses
system.cpu.icache.overall_misses::total       3477766                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  46097098000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  46097098000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst  46097098000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  46097098000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  46097098000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  46097098000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     43814015                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814015                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     43814015                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814015                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.079376                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.079376                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.079376                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.079376                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.079376                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.079376                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13254.801502                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13254.801502                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13254.801502                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13254.801502                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13254.801502                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13254.801502                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3477510                       # number of writebacks
system.cpu.icache.writebacks::total           3477510                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3477766                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3477766                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst      3477766                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3477766                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3477766                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3477766                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  42619332000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  42619332000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  42619332000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  42619332000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  42619332000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  42619332000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.079376                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.079376                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.079376                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.079376                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.079376                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.079376                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12254.801502                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12254.801502                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12254.801502                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12254.801502                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12254.801502                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12254.801502                       # average overall mshr miss latency
system.cpu.icache.replacements                3477510                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 200122310500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.487519                       # Cycle average of tags in use
system.l2.tags.total_refs                    15817915                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    646016                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.485330                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      48.712029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       171.739347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1826.036143                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.083857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.891619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999261                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          878                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          791                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          155                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 253732816                       # Number of tag accesses
system.l2.tags.data_accesses                253732816                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 200122310500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks      3122259                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3122259                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks      3467320                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3467320                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data            344341                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                344341                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst        3465448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3465448                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data       3463008                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3463008                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst              3465448                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              3807349                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7272797                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3465448                       # number of overall hits
system.l2.overall_hits::.cpu.data             3807349                       # number of overall hits
system.l2.overall_hits::total                 7272797                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           13597                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13597                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst        12318                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12318                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data       615639                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          615639                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst              12318                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             629236                       # number of demand (read+write) misses
system.l2.demand_misses::total                 641554                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             12318                       # number of overall misses
system.l2.overall_misses::.cpu.data            629236                       # number of overall misses
system.l2.overall_misses::total                641554                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   1275590500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1275590500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst   1005267000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1005267000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data  51665459500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  51665459500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst   1005267000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  52941050000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      53946317000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   1005267000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  52941050000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     53946317000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks      3122259                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3122259                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks      3467320                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3467320                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        357938                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            357938                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst      3477766                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3477766                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data      4078647                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4078647                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst          3477766                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          4436585                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7914351                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3477766                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         4436585                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7914351                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.037987                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.037987                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.003542                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003542                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.150942                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.150942                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.003542                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.141829                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081062                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.003542                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.141829                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081062                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93814.113407                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93814.113407                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81609.595714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81609.595714                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83921.680563                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83921.680563                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 81609.595714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84135.443617                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84086.946695                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81609.595714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84135.443617                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84086.946695                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33268                       # number of writebacks
system.l2.writebacks::total                     33268                       # number of writebacks
system.l2.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            10                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        13597                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13597                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        12318                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12318                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       615639                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       615639                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst         12318                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        629236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            641554                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        12318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       629236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           641554                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1139620500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1139620500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    882087000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    882087000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  45509069500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  45509069500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    882087000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  46648690000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47530777000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    882087000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  46648690000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47530777000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.037987                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.037987                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.003542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.150942                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.150942                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.003542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.141829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.081062                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.003542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.141829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.081062                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83814.113407                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83814.113407                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71609.595714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71609.595714                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73921.680563                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73921.680563                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71609.595714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74135.443617                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74086.946695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71609.595714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74135.443617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74086.946695                       # average overall mshr miss latency
system.l2.replacements                         643968                       # number of replacements
system.membus.snoop_filter.tot_requests       1281024                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       639470                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 200122310500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             627957                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        33268                       # Transaction distribution
system.membus.trans_dist::CleanEvict           606202                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13597                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13597                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        627957                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1922578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1922578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5398576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5398576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            641554                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  641554    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              641554                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1316185000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1459046250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     15828318                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      7913968                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10393                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4508                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4508                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 200122310500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7556413                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3155527                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3477510                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1924898                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           357938                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          357938                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3477766                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4078647                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     10433042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     13309627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              23742669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     55642208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     60470752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              116112960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          643968                       # Total snoops (count)
system.tol2bus.snoopTraffic                    266144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8558319                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001741                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041692                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8543417     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14902      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8558319                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11214043500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3477766000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4436585000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
