example-0: 
// this is a shift left and rotate operation
module left_rotate(clk,reset,amount,data,load,out);
input clk,reset;
input [2:0] amount;
input [7:0] data;
input load;
output reg [7:0] out;
// when load is high, load data to out
// shift left and rotate the register out by amount bits
always@(posedge clk)
if (reset)
begin
out=8'bzzzzzzzz;
end
else if (load)
begin
out={data,data};
end
else
begin
case(amount)
 3'b000:out={data,data} ;
 3'b001:out = {1'b1,data,data[7:1]};
 3'b010:out = {2'b1,data,data[7:2]};
 3'b011:out = {3'b1,data,data[7:3]};
 3'b100:out = {4'b1,data,data[7:4]};
 3'b101:out = {5'b1,data,data[7:5]};
 3'b110:out = {6'b1,data,data
================================================================
