/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az1773-569
+ date
Sun Feb  9 17:46:01 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1739123161
+ CACTUS_STARTTIME=1739123161
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.17.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.17.0
Compile date:      Feb 09 2025 (17:39:28)
Run date:          Feb 09 2025 (17:46:01+0000)
Run host:          fv-az1773-569.5c5iphqueiuuvdxclnr0txjlua.dx.internal.cloudapp.net (pid=130257)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az1773-569
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16364592KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=a0122376-b220-3c4d-b115-da866825a62b, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.5.0-1025-azure, OSVersion="#26~22.04.1-Ubuntu SMP Thu Jul 11 22:33:04 UTC 2024", HostName=fv-az1773-569, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16364592KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00123736 sec
      iterations=10000000... time=0.012497 sec
      iterations=100000000... time=0.12378 sec
      iterations=900000000... time=1.11469 sec
      iterations=900000000... time=0.837303 sec
      result: 6.48911 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00197897 sec
      iterations=10000000... time=0.0197335 sec
      iterations=100000000... time=0.19795 sec
      iterations=600000000... time=1.18602 sec
      result: 16.1885 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00187024 sec
      iterations=10000000... time=0.018541 sec
      iterations=100000000... time=0.18563 sec
      iterations=600000000... time=1.11467 sec
      result: 8.61245 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000123411 sec
      iterations=10000... time=0.00123318 sec
      iterations=100000... time=0.0123905 sec
      iterations=1000000... time=0.123648 sec
      iterations=9000000... time=1.11314 sec
      result: 1.23683 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000410748 sec
      iterations=10000... time=0.00350426 sec
      iterations=100000... time=0.0347316 sec
      iterations=1000000... time=0.346334 sec
      iterations=3000000... time=1.02827 sec
      result: 3.42757 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.50999e-07 sec
      iterations=10... time=2.565e-06 sec
      iterations=100... time=2.4466e-05 sec
      iterations=1000... time=0.000242363 sec
      iterations=10000... time=0.00242105 sec
      iterations=100000... time=0.0244159 sec
      iterations=1000000... time=0.243397 sec
      iterations=5000000... time=1.21933 sec
      result: 100.776 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=5.741e-06 sec
      iterations=10... time=4.8951e-05 sec
      iterations=100... time=0.000490327 sec
      iterations=1000... time=0.00455886 sec
      iterations=10000... time=0.0446026 sec
      iterations=100000... time=0.453884 sec
      iterations=200000... time=0.909895 sec
      iterations=400000... time=1.81796 sec
      result: 86.518 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=2.535e-06 sec
      iterations=10000... time=2.4806e-05 sec
      iterations=100000... time=0.000247512 sec
      iterations=1000000... time=0.00247656 sec
      iterations=10000000... time=0.0247658 sec
      iterations=100000000... time=0.248815 sec
      iterations=400000000... time=0.989915 sec
      iterations=800000000... time=1.9808 sec
      result: 0.309499 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.092e-05 sec
      iterations=10000... time=0.000151403 sec
      iterations=100000... time=0.00144492 sec
      iterations=1000000... time=0.0152098 sec
      iterations=10000000... time=0.152675 sec
      iterations=70000000... time=1.06138 sec
      result: 1.89532 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.01e-07 sec
      iterations=10... time=2.665e-06 sec
      iterations=100... time=2.6029e-05 sec
      iterations=1000... time=0.000259646 sec
      iterations=10000... time=0.00261662 sec
      iterations=100000... time=0.0260567 sec
      iterations=1000000... time=0.260752 sec
      iterations=4000000... time=1.0453 sec
      result: 94.0436 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=4.749e-06 sec
      iterations=10... time=4.3271e-05 sec
      iterations=100... time=0.000428151 sec
      iterations=1000... time=0.00428309 sec
      iterations=10000... time=0.0428185 sec
      iterations=100000... time=0.430849 sec
      iterations=300000... time=1.29628 sec
      result: 91.0025 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=4.3201e-05 sec
      iterations=10... time=0.000403836 sec
      iterations=100... time=0.00400294 sec
      iterations=1000... time=0.0409938 sec
      iterations=10000... time=0.398915 sec
      iterations=30000... time=1.19701 sec
      result: 0.043308 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000144951 sec
      iterations=10... time=0.00157029 sec
      iterations=100... time=0.0157231 sec
      iterations=1000... time=0.155989 sec
      iterations=7000... time=1.08913 sec
      result: 0.156752 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00370138 sec
      iterations=10... time=0.0371844 sec
      iterations=100... time=0.367887 sec
      iterations=300... time=1.08825 sec
      result: 0.430294 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00132812 sec
      iterations=10000000... time=0.0123929 sec
      iterations=100000000... time=0.123813 sec
      iterations=900000000... time=1.1145 sec
      iterations=900000000... time=0.838475 sec
      result: 6.52107 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00197078 sec
      iterations=10000000... time=0.0197401 sec
      iterations=100000000... time=0.19733 sec
      iterations=600000000... time=1.18386 sec
      result: 16.2181 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00186419 sec
      iterations=10000000... time=0.0185546 sec
      iterations=100000000... time=0.185856 sec
      iterations=600000000... time=1.11621 sec
      result: 8.60054 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124723 sec
      iterations=10000... time=0.0012458 sec
      iterations=100000... time=0.0123782 sec
      iterations=1000000... time=0.123734 sec
      iterations=9000000... time=1.11447 sec
      result: 1.2383 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000455977 sec
      iterations=10000... time=0.00433749 sec
      iterations=100000... time=0.0434869 sec
      iterations=1000000... time=0.435537 sec
      iterations=3000000... time=1.31097 sec
      result: 4.3699 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.56e-07 sec
      iterations=10... time=2.9255e-06 sec
      iterations=100... time=3.11785e-05 sec
      iterations=1000... time=0.000277949 sec
      iterations=10000... time=0.00244382 sec
      iterations=100000... time=0.0243741 sec
      iterations=1000000... time=0.243834 sec
      iterations=5000000... time=1.2204 sec
      result: 100.688 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=8.8565e-06 sec
      iterations=10... time=5.17715e-05 sec
      iterations=100... time=0.000484281 sec
      iterations=1000... time=0.00474206 sec
      iterations=10000... time=0.0473957 sec
      iterations=100000... time=0.476044 sec
      iterations=200000... time=0.954191 sec
      iterations=400000... time=1.90818 sec
      result: 82.4276 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.215e-06 sec
      iterations=10000... time=3.14735e-05 sec
      iterations=100000... time=0.00028081 sec
      iterations=1000000... time=0.00252493 sec
      iterations=10000000... time=0.0247866 sec
      iterations=100000000... time=0.247631 sec
      iterations=400000000... time=0.99067 sec
      iterations=800000000... time=1.98356 sec
      result: 0.309931 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.03195e-05 sec
      iterations=10000... time=0.000116493 sec
      iterations=100000... time=0.00119245 sec
      iterations=1000000... time=0.0119249 sec
      iterations=10000000... time=0.118806 sec
      iterations=90000000... time=1.06878 sec
      result: 1.48442 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.45999e-07 sec
      iterations=10... time=3.6565e-06 sec
      iterations=100... time=3.51305e-05 sec
      iterations=1000... time=0.000309298 sec
      iterations=10000... time=0.00275095 sec
      iterations=100000... time=0.0269176 sec
      iterations=1000000... time=0.26877 sec
      iterations=4000000... time=1.07713 sec
      result: 91.265 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=8.7765e-06 sec
      iterations=10... time=5.7623e-05 sec
      iterations=100... time=0.000510219 sec
      iterations=1000... time=0.00446283 sec
      iterations=10000... time=0.0441029 sec
      iterations=100000... time=0.441741 sec
      iterations=200000... time=0.884024 sec
      iterations=400000... time=1.7773 sec
      result: 88.4974 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.0124e-05 sec
      iterations=10... time=0.000106479 sec
      iterations=100... time=0.00106052 sec
      iterations=1000... time=0.0105235 sec
      iterations=10000... time=0.105702 sec
      iterations=100000... time=1.05304 sec
      result: 0.164096 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=3.6388e-05 sec
      iterations=10... time=0.000431156 sec
      iterations=100... time=0.00432907 sec
      iterations=1000... time=0.04286 sec
      iterations=10000... time=0.425721 sec
      iterations=30000... time=1.2598 sec
      result: 0.58078 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000864482 sec
      iterations=10... time=0.0105008 sec
      iterations=100... time=0.105732 sec
      iterations=1000... time=1.05089 sec
      result: 1.4853 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sun Feb  9 17:46:56 UTC 2025
+ echo Done.
Done.
  Elapsed time: 55.5 s
