
Warning:  Site Information is not available ... Have you run install_site?


                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version J-2014.09-SP5 for RHEL64 -- Apr 22, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
source -echo -verbose ./setup/script/dc_setup.tcl
#################################################################################
# Design Compiler Reference Methodology Script for Top-Down Flow
# Script: dc.tcl
# Version: J-2014.09 (October 6, 2014)
# Copyright (C) 2007-2014 Synopsys, Inc. All rights reserved.
#################################################################################
set DESIGN_NAME parking
parking
#######################################################################
# Setup Variables
#######################################################################
set ::bus_naming_style {%s[%d]}
%s[%d]
set ::bus_dimension_separator_style {][}
][
set ::template_naming_style %s_%p
%s_%p
set ::template_parameter_style %s%d
%s%d
set ::template_separator_style _
_
set ::hdl_naming_threshold 20
20
set ::hdlin_field_naming_style {}
set ::hdlin_vrlg_std 2005
2005
set ::uniquify_naming_style %s_%d
%s_%d
set ::test_default_scan_style multiplexed_flip_flop
multiplexed_flip_flop
set ::alib_library_analysis_path ./
./
set ::alib_library_analysis_cache ./
./
set ::compile_seqmap_identify_shift_registers true
true
# The following variables are used by scripts in dc_scripts to direct the location
# of the output files
set REPORTS_DIR [file join . initial report]
./initial/report
set finalPhase initial
initial
if {[string equal $finalPhase "qmap"]} {
  set RESULTS_DIR [file join . $finalPhase db]
} else {
  set RESULTS_DIR [file join . initial db]
}
./initial/db
file mkdir $REPORTS_DIR
file mkdir $RESULTS_DIR
#######################################################################
# Library Setup
#######################################################################
set MW_POWER_NET VDD 
VDD
set MW_GROUND_NET VSS 
VSS
set mw_site_name_mapping [list CORE unit Core unit core unit]
CORE unit Core unit core unit
# The remainder of the setup below should only be performed in Design Compiler
if {[string equal $synopsys_program_name "dc_shell"] || 
    [string equal $synopsys_program_name "de_shell"]}  {

set ::dcSnpsRoot /project/linuxlab/synopsys/syncore
set ::target_library [list lsi_10k.db]
set ::link_library [list * lsi_10k.db]
set ::search_path [list . $::dcSnpsRoot/libraries/syn $::dcSnpsRoot/minpower/syn $::dcSnpsRoot/dw/syn_ver $::dcSnpsRoot/dw/sim_ver]


# Enable use of dw_foundation.sldb
if {[lsearch -exact $::synthetic_library dw_foundation.sldb] == -1} {
  lappend ::synthetic_library dw_foundation.sldb
}


## Make sure the synthetic_libraries are in link_library
foreach synLib $::synthetic_library {
  if { [lsearch -exact $::link_library $synLib] } {
    lappend ::link_library $synLib
  }
}


}
#######################################################################
# Library Modifications
#######################################################################
# Read in the target libraries before trying to modify
foreach rtLib $::target_library { read_db $rtLib }
Loading db file '/project/linuxlab/synopsys/syncore/libraries/syn/lsi_10k.db'
Loading db file '/project/linuxlab/synopsys/syncore/libraries/syn/dw_foundation.sldb'
Loading db file '/project/linuxlab/synopsys/syncore/libraries/syn/gtech.db'
Loading db file '/project/linuxlab/synopsys/syncore/libraries/syn/standard.sldb'
  Loading link library 'lsi_10k'
  Loading link library 'gtech'
Loading db file '/project/linuxlab/synopsys/syncore/libraries/syn/lsi_10k.db'
Warning: Overwriting design file '/project/linuxlab/synopsys/syncore/libraries/syn/lsi_10k.db'. (DDB-24)
Loaded 0 designs.
source ./initial/script/dontUseLibCells.tcl
#######################################################################
# Design Compiler Reference Methodology Script for Top-Down Flow
# Script: dc.tcl
# Version: J-2014.09 (October 6, 2014)
# Copyright (C) 2007-2014 Synopsys, Inc. All rights reserved.
#######################################################################
set componentDesignNames {
i_ahb_DW_ahb
  i_apb_DW_apb
  i_i2c_DW_apb_i2c
  parking
}

i_ahb_DW_ahb
  i_apb_DW_apb
  i_i2c_DW_apb_i2c
  parking

#######################################################################
# Additional Variables
#######################################################################
# dc_shell setup variables for i_apb_DW_apb
set_app_var hdlin_vrlg_std 2001
2001
set_app_var suppress_errors {DDB-74 DDB-95 EQN-10 HDL-176 HDL-395 HDL-410 LINT-2 LINT-28 LINT-29 LINT-3 LINT-30 LINT-31 LINT-32 LINT-33 LINT-45 OPT-915 SR-9 SYNDB-26 TIM-103 TIM-134 UID-348 VO-2 VO-4 ELAB-335 VER-61 VER-314 UCN-4 OPT-800 OPT-801 UIO-78 WL-40 UCN-1 TIM-175 LINT-1 ATTR-1}
DDB-74 DDB-95 EQN-10 HDL-176 HDL-395 HDL-410 LINT-2 LINT-28 LINT-29 LINT-3 LINT-30 LINT-31 LINT-32 LINT-33 LINT-45 OPT-915 SR-9 SYNDB-26 TIM-103 TIM-134 UID-348 VO-2 VO-4 ELAB-335 VER-61 VER-314 UCN-4 OPT-800 OPT-801 UIO-78 WL-40 UCN-1 TIM-175 LINT-1 ATTR-1
set_app_var synlib_wait_for_design_license {DesignWare DC-Ultra-Opt DC-Ultra-Features}
DesignWare DC-Ultra-Opt DC-Ultra-Features
set_app_var template_parameter_style %d
%d
# dc_shell setup variables for i_ahb_DW_ahb
set_app_var hdlin_vrlg_std 2001
2001
set_app_var suppress_errors {DDB-74 DDB-95 EQN-10 HDL-176 HDL-395 HDL-410 LINT-52 LINT-2 LINT-28 LINT-29 LINT-3 LINT-30 LINT-31 LINT-32 LINT-33 LINT-45 OPT-915 SR-9 SYNDB-26 TIM-103 TIM-134 UID-348 VO-2 VO-4 VER-61 VER-318 VER-314 UCN-4 UCN-1 OPT-800 OPT-801 UIO-78 WL-40 TIM-175 LINT-1 ATTR-1}
DDB-74 DDB-95 EQN-10 HDL-176 HDL-395 HDL-410 LINT-52 LINT-2 LINT-28 LINT-29 LINT-3 LINT-30 LINT-31 LINT-32 LINT-33 LINT-45 OPT-915 SR-9 SYNDB-26 TIM-103 TIM-134 UID-348 VO-2 VO-4 VER-61 VER-318 VER-314 UCN-4 UCN-1 OPT-800 OPT-801 UIO-78 WL-40 TIM-175 LINT-1 ATTR-1
set_app_var synlib_wait_for_design_license {DesignWare DC-Ultra-Opt DC-Ultra-Features}
DesignWare DC-Ultra-Opt DC-Ultra-Features
set_app_var template_parameter_style %d
%d
# dc_shell setup variables for i_i2c_DW_apb_i2c
set_app_var hdlin_vrlg_std 2001
2001
set_app_var suppress_errors {DDB-74 DDB-95 EQN-10 HDL-176 HDL-395 HDL-410 LINT-2 LINT-28 LINT-29 LINT-3 LINT-30 LINT-31 LINT-32 LINT-33 LINT-45 OPT-915 SR-9 SYNDB-26 TIM-103 TIM-134 UID-348 VO-2 VO-4 EQN-10 VER-936 VER-318 ELAB-349 LINT-0 OPT-800 OPT-801 UCN-4 EQN-10 UCN-1 VHDL-286 WL-40 TIM-175 LINT-1 ATTR-1}
DDB-74 DDB-95 EQN-10 HDL-176 HDL-395 HDL-410 LINT-2 LINT-28 LINT-29 LINT-3 LINT-30 LINT-31 LINT-32 LINT-33 LINT-45 OPT-915 SR-9 SYNDB-26 TIM-103 TIM-134 UID-348 VO-2 VO-4 EQN-10 VER-936 VER-318 ELAB-349 LINT-0 OPT-800 OPT-801 UCN-4 EQN-10 UCN-1 VHDL-286 WL-40 TIM-175 LINT-1 ATTR-1
set_app_var synlib_wait_for_design_license {DesignWare DC-Ultra-Opt DC-Ultra-Features}
DesignWare DC-Ultra-Opt DC-Ultra-Features
set_app_var template_parameter_style %d
%d
#######################################################################
# Setup for Formality verification
#######################################################################
set_svf ./initial/svf/parking.svf
1
set finalPhase initial
initial
#######################################################################
# Setup SAIF Name Mapping Database
#
# Include an RTL SAIF for better power optimization and analysis.
#
# saif_map should be issued prior to RTL elaboration to create a name mapping
# database for better annotation.
######################################################################
# saif_map -start
#######################################################################
# Read in the RTL Design
#######################################################################
define_design_lib work -path ./lib/work
1
## Analyze and elaborate the design from source.
foreach dir {analyze elab} {
  foreach desName $componentDesignNames {
    set fileName [file join . $dir script ${desName}.tcl]
    source $fileName
  }
}
Running PRESTO HDLC
Compiling source file ../src/DW_amba_constants.v
Compiling source file ../src/DW_ahb_cc_constants.v
Compiling source file ../src/DW_ahb_constants.v
Compiling source file ../src/DW_ahb_bcm_params.v
Compiling source file ../src/DW_ahb_bcm02.v
Compiling source file ../src/DW_ahb_bcm01.v
Compiling source file ../src/DW_ahb_bcm53.v
Compiling source file ../src/DW_ahb_arbif.v
Compiling source file ../src/DW_ahb_dcdr.v
Compiling source file ../src/DW_ahb_dfltslv.v
Compiling source file ../src/DW_ahb_ebt.v
Compiling source file ../src/DW_ahb_gctrl.v
Compiling source file ../src/DW_ahb_mask.v
Compiling source file ../src/DW_ahb_mux.v
Compiling source file ../src/DW_ahb_cntc.v
Compiling source file ../src/DW_ahb_gating.v
Compiling source file ../src/DW_ahb_wtps.v
Compiling source file ../src/DW_ahb_arb.v
Compiling source file ../src/DW_ahb.v
Compiling source file ../src/DW_ahb-undef.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/DW_amba_constants.v
Compiling source file ../src/DW_apb_cc_constants.v
Compiling source file ../src/DW_apb_constants.v
Compiling source file ../src/DW_apb_dcdr.v
Compiling source file ../src/DW_apb_slcr.v
Compiling source file ../src/DW_apb_ahbsif.v
Compiling source file ../src/DW_apb_prdmux.v
Compiling source file ../src/DW_apb_psel.v
Compiling source file ../src/DW_apb_deslcr.v
Compiling source file ../src/DW_apb_mux.v
Compiling source file ../src/DW_apb_rdretime.v
Compiling source file ../src/DW_apb.v
Compiling source file ../src/DW_apb-undef.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/DW_apb_i2c_cc_constants.v
Compiling source file ../src/DW_apb_i2c_bcm_params.v
Compiling source file ../src/DW_apb_i2c_bcm57.v
Compiling source file ../src/DW_apb_i2c_bcm21.v
Compiling source file ../src/DW_apb_i2c_bcm41.v
Compiling source file ../src/DW_apb_i2c_bcm06.v
Compiling source file ../src/DW_apb_i2c_biu.v
Compiling source file ../src/DW_apb_i2c_regfile.v
Compiling source file ../src/DW_apb_i2c_fifo.v
Compiling source file ../src/DW_apb_i2c_intctl.v
Compiling source file ../src/DW_apb_i2c_rx_filter.v
Compiling source file ../src/DW_apb_i2c_clk_gen.v
Compiling source file ../src/DW_apb_i2c_mstfsm.v
Compiling source file ../src/DW_apb_i2c_sync.v
Compiling source file ../src/DW_apb_i2c_slvfsm.v
Compiling source file ../src/DW_apb_i2c_tx_shift.v
Compiling source file ../src/DW_apb_i2c_rx_shift.v
Compiling source file ../src/DW_apb_i2c_toggle.v
Compiling source file ../src/DW_apb_i2c_dma.v
Compiling source file ../src/DW_apb_i2c.v
Compiling source file ../src/DW_apb_i2c-undef.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/parking.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'i_ahb_DW_ahb'.
Information: Building the design 'i_ahb_DW_ahb_mux'. (HDL-193)

Inferred memory devices in process
	in routine i_ahb_DW_ahb_mux line 220 in file
		'../src/DW_ahb_mux.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| r_ihmaster_data_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_mux line 266 in file
		'../src/DW_ahb_mux.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    hsel_prev_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'i_ahb_DW_ahb_dcdr' instantiated from design 'i_ahb_DW_ahb' with
	the parameters "32,32'h00011000,32'h00011fff,32'h00012000,32'h00032fff". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'i_ahb_DW_ahb_arb'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'i_ahb_DW_ahb_dfltslv'. (HDL-193)

Statistics for case statements in always block at line 79 in file
	'../src/DW_ahb_dfltslv.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            81            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 106 in file
	'../src/DW_ahb_dfltslv.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           112            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_dfltslv line 93 in file
		'../src/DW_ahb_dfltslv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_dfltslv line 106 in file
		'../src/DW_ahb_dfltslv.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| hready_resp_none_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    hresp_none_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'i_ahb_DW_ahb_bcm02' instantiated from design 'i_ahb_DW_ahb_mux' with
	the parameters "A_WIDTH=64,SEL_WIDTH=4,MUX_WIDTH=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'i_ahb_DW_ahb_bcm02' instantiated from design 'i_ahb_DW_ahb_mux' with
	the parameters "A_WIDTH=4,SEL_WIDTH=4,MUX_WIDTH=2". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'i_ahb_DW_ahb_bcm02' instantiated from design 'i_ahb_DW_ahb_mux' with
	the parameters "A_WIDTH=6,SEL_WIDTH=4,MUX_WIDTH=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'i_ahb_DW_ahb_bcm02' instantiated from design 'i_ahb_DW_ahb_mux' with
	the parameters "A_WIDTH=8,SEL_WIDTH=4,MUX_WIDTH=4". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'i_ahb_DW_ahb_bcm02' instantiated from design 'i_ahb_DW_ahb_mux' with
	the parameters "A_WIDTH=2,SEL_WIDTH=4,MUX_WIDTH=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'i_ahb_DW_ahb_arbif'. (HDL-193)

Statistics for case statements in always block at line 254 in file
	'../src/DW_ahb_arbif.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           257            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 321 in file
	'../src/DW_ahb_arbif.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           323            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 355 in file
	'../src/DW_ahb_arbif.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 519 in file
	'../src/DW_ahb_arbif.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           527            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_arbif line 208 in file
		'../src/DW_ahb_arbif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  r_hsel_arb_d_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_arbif line 218 in file
		'../src/DW_ahb_arbif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   r_hwrite_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    r_hsize_d_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_hmaster_d_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_haddr_d_reg    | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_htrans_d_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_arbif line 271 in file
		'../src/DW_ahb_arbif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   r_hresp_s0_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_arbif line 290 in file
		'../src/DW_ahb_arbif.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| r_hready_resp_s0_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_arbif line 312 in file
		'../src/DW_ahb_arbif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     r_state_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_arbif line 403 in file
		'../src/DW_ahb_arbif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      ipl1_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      ipl1_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_arbif line 422 in file
		'../src/DW_ahb_arbif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ebtcount_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ebtcount_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_arbif line 433 in file
		'../src/DW_ahb_arbif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      ebten_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_arbif line 444 in file
		'../src/DW_ahb_arbif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    idef_mst_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_arbif line 459 in file
		'../src/DW_ahb_arbif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ebt_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_arbif line 499 in file
		'../src/DW_ahb_arbif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ireg_hrdata_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'i_ahb_DW_ahb_ebt'. (HDL-193)

Statistics for case statements in always block at line 124 in file
	'../src/DW_ahb_ebt.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           130            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_ebt line 104 in file
		'../src/DW_ahb_ebt.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_ebt line 178 in file
		'../src/DW_ahb_ebt.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_ebt line 207 in file
		'../src/DW_ahb_ebt.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ahbarbint_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_ebt line 247 in file
		'../src/DW_ahb_ebt.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   reg_set_ebt_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'i_ahb_DW_ahb_mask'. (HDL-193)

Statistics for case statements in always block at line 156 in file
	'../src/DW_ahb_mask.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           166            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_mask line 245 in file
		'../src/DW_ahb_mask.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  r_rec_hsplit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_mask line 278 in file
		'../src/DW_ahb_mask.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   extend_ltip_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_mask line 293 in file
		'../src/DW_ahb_mask.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  r_mask_locked_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
================================================================
|   block name/line     | Inputs | Outputs | # sel inputs | MB |
================================================================
| i_ahb_DW_ahb_mask/185 |   8    |    1    |      3       | N  |
================================================================
Presto compilation completed successfully.
Information: Building the design 'i_ahb_DW_ahb_gctrl'. (HDL-193)
Warning:  ../src/DW_ahb_gctrl.v:303: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 362 in file
	'../src/DW_ahb_gctrl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           365            |    auto/auto     |
|           366            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 738 in file
	'../src/DW_ahb_gctrl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           741            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_gctrl line 244 in file
		'../src/DW_ahb_gctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ihlock_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_gctrl line 322 in file
		'../src/DW_ahb_gctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       bc_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_gctrl line 335 in file
		'../src/DW_ahb_gctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| hgrant_previous_reg | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_gctrl line 347 in file
		'../src/DW_ahb_gctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       bbc_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_gctrl line 525 in file
		'../src/DW_ahb_gctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   bus_hgrant_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   bus_hgrant_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_gctrl line 599 in file
		'../src/DW_ahb_gctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    r_hmaster_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_gctrl line 638 in file
		'../src/DW_ahb_gctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     wasinn_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_gctrl line 662 in file
		'../src/DW_ahb_gctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   r_hmaster_d_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_gctrl line 696 in file
		'../src/DW_ahb_gctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ihmastlock_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_gctrl line 731 in file
		'../src/DW_ahb_gctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     lock_sm_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_ahb_DW_ahb_gctrl line 834 in file
		'../src/DW_ahb_gctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      csilt_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=================================================================
|    block name/line     | Inputs | Outputs | # sel inputs | MB |
=================================================================
| i_ahb_DW_ahb_gctrl/549 |   16   |    1    |      4       | N  |
=================================================================
Presto compilation completed successfully.
Information: Building the design 'i_ahb_DW_ahb_gating'. (HDL-193)
Presto compilation completed successfully.
Information: Checking out the license 'DesignWare'. (SEC-104)
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'i_apb_DW_apb'.
Information: Building the design 'i_apb_DW_apb_ahbsif'. (HDL-193)

Statistics for case statements in always block at line 236 in file
	'../src/DW_apb_ahbsif.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           241            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 302 in file
	'../src/DW_apb_ahbsif.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           308            |    auto/auto     |
|           315            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 335 in file
	'../src/DW_apb_ahbsif.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           341            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 363 in file
	'../src/DW_apb_ahbsif.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           369            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 395 in file
	'../src/DW_apb_ahbsif.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           401            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 424 in file
	'../src/DW_apb_ahbsif.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           430            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 450 in file
	'../src/DW_apb_ahbsif.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           456            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 521 in file
	'../src/DW_apb_ahbsif.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           526            |    auto/auto     |
|           537            |    auto/auto     |
|           545            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 571 in file
	'../src/DW_apb_ahbsif.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           577            |    auto/auto     |
|           600            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 645 in file
	'../src/DW_apb_ahbsif.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           650            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 672 in file
	'../src/DW_apb_ahbsif.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           677            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 700 in file
	'../src/DW_apb_ahbsif.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           705            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 726 in file
	'../src/DW_apb_ahbsif.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           734            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 751 in file
	'../src/DW_apb_ahbsif.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           756            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 805 in file
	'../src/DW_apb_ahbsif.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           808            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine i_apb_DW_apb_ahbsif line 236 in file
		'../src/DW_apb_ahbsif.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| piped_ahb_trans_ver_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine i_apb_DW_apb_ahbsif line 262 in file
		'../src/DW_apb_ahbsif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  hresp_reg_s1_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  hresp_reg_s2_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_apb_DW_apb_ahbsif line 302 in file
		'../src/DW_apb_ahbsif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      paddr_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_apb_DW_apb_ahbsif line 335 in file
		'../src/DW_apb_ahbsif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    paddr_wr_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_apb_DW_apb_ahbsif line 363 in file
		'../src/DW_apb_ahbsif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     penable_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_apb_DW_apb_ahbsif line 395 in file
		'../src/DW_apb_ahbsif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pwrite_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_apb_DW_apb_ahbsif line 424 in file
		'../src/DW_apb_ahbsif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   pwdata_int_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_apb_DW_apb_ahbsif line 450 in file
		'../src/DW_apb_ahbsif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     psel_en_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_apb_DW_apb_ahbsif line 521 in file
		'../src/DW_apb_ahbsif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   hready_resp_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_apb_DW_apb_ahbsif line 571 in file
		'../src/DW_apb_ahbsif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    pipeline_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_apb_DW_apb_ahbsif line 645 in file
		'../src/DW_apb_ahbsif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   piped_haddr_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_apb_DW_apb_ahbsif line 672 in file
		'../src/DW_apb_ahbsif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   saved_haddr_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_apb_DW_apb_ahbsif line 700 in file
		'../src/DW_apb_ahbsif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  piped_hwrite_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_apb_DW_apb_ahbsif line 726 in file
		'../src/DW_apb_ahbsif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| saved_hwdata32_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_apb_DW_apb_ahbsif line 751 in file
		'../src/DW_apb_ahbsif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    use_saved_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_apb_DW_apb_ahbsif line 770 in file
		'../src/DW_apb_ahbsif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| use_saved_data_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_apb_DW_apb_ahbsif line 785 in file
		'../src/DW_apb_ahbsif.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'i_apb_DW_apb_dcdr'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'i_apb_DW_apb_slcr'. (HDL-193)

Statistics for case statements in always block at line 120 in file
	'../src/DW_apb_slcr.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           124            |    auto/auto     |
|           133            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'i_apb_DW_apb_deslcr'. (HDL-193)

Statistics for case statements in always block at line 77 in file
	'../src/DW_apb_deslcr.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            81            |    auto/auto     |
|            90            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'i_apb_DW_apb_prdmux'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'i_apb_DW_apb_psel'. (HDL-193)
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'i_i2c_DW_apb_i2c'.
Information: Building the design 'i_i2c_DW_apb_i2c_toggle'. (HDL-193)

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 281 in file
		'../src/DW_apb_i2c_toggle.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| slv_clr_leftover_tog_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 296 in file
		'../src/DW_apb_i2c_toggle.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| abrt_master_dis_tog_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 312 in file
		'../src/DW_apb_i2c_toggle.v'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| abrt_sbyte_norstrt_tog_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 329 in file
		'../src/DW_apb_i2c_toggle.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| abrt_sbyte_ackdet_tog_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 345 in file
		'../src/DW_apb_i2c_toggle.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| abrt_gcall_read_tog_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 361 in file
		'../src/DW_apb_i2c_toggle.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| abrt_gcall_noack_tog_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 377 in file
		'../src/DW_apb_i2c_toggle.v'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| abrt_7b_addr_noack_tog_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 393 in file
		'../src/DW_apb_i2c_toggle.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| abrt_txdata_noack_tog_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 409 in file
		'../src/DW_apb_i2c_toggle.v'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| abrt_10addr1_noack_tog_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 425 in file
		'../src/DW_apb_i2c_toggle.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| abrt_10b_rd_norstrt_tog_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=======================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 441 in file
		'../src/DW_apb_i2c_toggle.v'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| abrt_10addr2_noack_tog_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 457 in file
		'../src/DW_apb_i2c_toggle.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| abrt_user_abrt_tog_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 473 in file
		'../src/DW_apb_i2c_toggle.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  arb_lost_tog_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 489 in file
		'../src/DW_apb_i2c_toggle.v'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
| abrt_slvflush_txfifo_tog_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
========================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 505 in file
		'../src/DW_apb_i2c_toggle.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| abrt_slv_arblost_tog_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 521 in file
		'../src/DW_apb_i2c_toggle.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| abrt_slvrd_intx_tog_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 537 in file
		'../src/DW_apb_i2c_toggle.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    tx_abrt_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 547 in file
		'../src/DW_apb_i2c_toggle.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   tx_abrt_tog_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 563 in file
		'../src/DW_apb_i2c_toggle.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   rx_done_tog_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 579 in file
		'../src/DW_apb_i2c_toggle.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   tx_pop_tog_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 594 in file
		'../src/DW_apb_i2c_toggle.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   rx_push_tog_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 609 in file
		'../src/DW_apb_i2c_toggle.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ic_rd_req_tog_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 624 in file
		'../src/DW_apb_i2c_toggle.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    s_det_tog_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 639 in file
		'../src/DW_apb_i2c_toggle.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    p_det_tog_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 671 in file
		'../src/DW_apb_i2c_toggle.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| set_tx_empty_en_tog_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 686 in file
		'../src/DW_apb_i2c_toggle.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rx_gen_call_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 696 in file
		'../src/DW_apb_i2c_toggle.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| rx_gen_call_tog_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_toggle line 754 in file
		'../src/DW_apb_i2c_toggle.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| debug_slv_cstate_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| debug_mst_cstate_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   debug_s_gen_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   debug_p_gen_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    debug_data_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    debug_addr_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     debug_rd_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     debug_wr_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     debug_hs_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| debug_master_act_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| debug_slave_act_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| debug_addr_10bit_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'i_i2c_DW_apb_i2c_sync'. (HDL-193)

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_sync line 397 in file
		'../src/DW_apb_i2c_sync.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| tx_empty_sync_r_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'i_i2c_DW_apb_i2c_intctl'. (HDL-193)

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_intctl line 462 in file
		'../src/DW_apb_i2c_intctl.v'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
|    tx_abrt_source_sync_q_reg    | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
| set_tx_empty_en_flg_sync_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     tx_abrt_flg_sync_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     rx_done_flg_sync_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    ic_rd_req_flg_sync_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      p_det_flg_sync_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      s_det_flg_sync_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   rx_gen_call_flg_sync_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| slv_clr_leftover_flg_sync_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_intctl line 537 in file
		'../src/DW_apb_i2c_intctl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      ic_en_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_intctl line 598 in file
		'../src/DW_apb_i2c_intctl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   raw_tx_over_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_intctl line 614 in file
		'../src/DW_apb_i2c_intctl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   raw_rx_over_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_intctl line 630 in file
		'../src/DW_apb_i2c_intctl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  raw_rx_under_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_intctl line 646 in file
		'../src/DW_apb_i2c_intctl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   raw_rd_req_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_intctl line 663 in file
		'../src/DW_apb_i2c_intctl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   raw_tx_abrt_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_intctl line 685 in file
		'../src/DW_apb_i2c_intctl.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| ic_tx_abrt_source_reg | Flip-flop |  17   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_intctl line 716 in file
		'../src/DW_apb_i2c_intctl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   raw_rx_done_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_intctl line 732 in file
		'../src/DW_apb_i2c_intctl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  raw_activity_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_intctl line 748 in file
		'../src/DW_apb_i2c_intctl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  raw_start_det_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_intctl line 764 in file
		'../src/DW_apb_i2c_intctl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  raw_stop_det_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_intctl line 797 in file
		'../src/DW_apb_i2c_intctl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  raw_gen_call_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_intctl line 864 in file
		'../src/DW_apb_i2c_intctl.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|  ic_rx_full_intr_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  ic_rx_over_intr_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| ic_rx_under_intr_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| ic_gen_call_intr_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| ic_start_det_intr_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| ic_stop_det_intr_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| ic_activity_intr_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  ic_rx_done_intr_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  ic_tx_abrt_intr_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  ic_rd_req_intr_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| ic_tx_empty_intr_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  ic_tx_over_intr_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully.
Information: Building the design 'i_i2c_DW_apb_i2c_tx_shift'. (HDL-193)

Statistics for case statements in always block at line 940 in file
	'../src/DW_apb_i2c_tx_shift.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           942            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_tx_shift line 413 in file
		'../src/DW_apb_i2c_tx_shift.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|    ic_data_oe_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| scl_hld_low_en_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_tx_shift line 463 in file
		'../src/DW_apb_i2c_tx_shift.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| set_tx_empty_en_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_tx_shift line 496 in file
		'../src/DW_apb_i2c_tx_shift.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| mst_slv_ack_ext_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_tx_shift line 508 in file
		'../src/DW_apb_i2c_tx_shift.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|    ic_clk_oe_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| ic_data_oe_early_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_tx_shift line 548 in file
		'../src/DW_apb_i2c_tx_shift.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| tx_fifo_data_buf_reg | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_tx_shift line 565 in file
		'../src/DW_apb_i2c_tx_shift.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tx_pop_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_tx_shift line 586 in file
		'../src/DW_apb_i2c_tx_shift.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  byte_wait_scl_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_tx_shift line 592 in file
		'../src/DW_apb_i2c_tx_shift.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   mst_tx_bwen_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_tx_shift line 613 in file
		'../src/DW_apb_i2c_tx_shift.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    start_sda_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
| st_scl_s_hld_en_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_tx_shift line 663 in file
		'../src/DW_apb_i2c_tx_shift.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| re_start_sda_r_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_tx_shift line 669 in file
		'../src/DW_apb_i2c_tx_shift.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
|   re_scl_s_hld_en_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    scl_s_stp_int_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| re_start_scl_lcnt_en_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     re_start_sda_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     re_start_scl_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_tx_shift line 736 in file
		'../src/DW_apb_i2c_tx_shift.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|     stop_scl_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|  scl_p_stp_int_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| stop_scl_lcnt_en_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     stop_sda_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_tx_shift line 821 in file
		'../src/DW_apb_i2c_tx_shift.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| tx_data_capture_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  tx_shift_buf_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_tx_shift line 919 in file
		'../src/DW_apb_i2c_tx_shift.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| sda_hold_count_r_reg | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_tx_shift line 959 in file
		'../src/DW_apb_i2c_tx_shift.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| data_sda_prev_r_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_tx_shift line 981 in file
		'../src/DW_apb_i2c_tx_shift.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| start_sda_gate_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_tx_shift line 1002 in file
		'../src/DW_apb_i2c_tx_shift.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| stop_sda_gate_r_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_tx_shift line 1021 in file
		'../src/DW_apb_i2c_tx_shift.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|     data_sda_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
| data_scl_lcnt_en_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| scl_hcnt_en_int_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  mst_tx_ack_int_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     data_scl_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   tx_bit_count_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_tx_shift line 1134 in file
		'../src/DW_apb_i2c_tx_shift.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|  slv_tx_ack_vld_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| slv_tx_ready_dly2_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   slv_tx_cmplt_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   slv_tx_ready_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| slv_tx_ready_dly1_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| slv_tx_bit_count_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   slv_data_sda_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully.
Information: Building the design 'i_i2c_DW_apb_i2c_rx_shift'. (HDL-193)

Statistics for case statements in always block at line 303 in file
	'../src/DW_apb_i2c_rx_shift.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           329            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 474 in file
	'../src/DW_apb_i2c_rx_shift.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           517            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_rx_shift line 251 in file
		'../src/DW_apb_i2c_rx_shift.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rx_push_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_rx_shift line 264 in file
		'../src/DW_apb_i2c_rx_shift.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rx_push_data_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_rx_shift line 303 in file
		'../src/DW_apb_i2c_rx_shift.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| scl_hl_edg_cntr_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  rx_addr_10bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  slv_rx_ack_vld_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  rx_addr_match_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   rx_gen_call_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| slv_rx_bit_count_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  slv_rxbyte_rdy_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| slv_rx_shift_reg_reg | Flip-flop |   8   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_rx_shift line 426 in file
		'../src/DW_apb_i2c_rx_shift.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   rx_slv_read_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_rx_shift line 474 in file
		'../src/DW_apb_i2c_rx_shift.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|  mst_rx_bit_count_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mst_rx_ack_int_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   mst_rx_data_scl_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   mst_rxbyte_rdy_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   rx_scl_hcnt_en_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   rx_scl_lcnt_en_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mst_rxbyte_rdy_done_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  mst_rx_shift_reg_reg   | Flip-flop |   8   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_rx_shift line 619 in file
		'../src/DW_apb_i2c_rx_shift.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   mst_rx_bwen_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'i_i2c_DW_apb_i2c_biu'. (HDL-193)

Statistics for case statements in always block at line 143 in file
	'../src/DW_apb_i2c_biu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           152            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 190 in file
	'../src/DW_apb_i2c_biu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           195            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_biu line 190 in file
		'../src/DW_apb_i2c_biu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     prdata_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'i_i2c_DW_apb_i2c_slvfsm'. (HDL-193)

Statistics for case statements in always block at line 297 in file
	'../src/DW_apb_i2c_slvfsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           345            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_slvfsm line 280 in file
		'../src/DW_apb_i2c_slvfsm.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| slv_current_state_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_slvfsm line 675 in file
		'../src/DW_apb_i2c_slvfsm.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| ic_enable_sync_vld_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_slvfsm line 710 in file
		'../src/DW_apb_i2c_slvfsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| slv_rx_aborted_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_slvfsm line 733 in file
		'../src/DW_apb_i2c_slvfsm.v'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
| slv_fifo_filled_and_flushed_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_slvfsm line 845 in file
		'../src/DW_apb_i2c_slvfsm.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| stretch_scl_count_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_slvfsm line 870 in file
		'../src/DW_apb_i2c_slvfsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  slv_activity_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  slv_tx_flush_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  slv_rx_2addr_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_slvfsm line 933 in file
		'../src/DW_apb_i2c_slvfsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  slv_addressed_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'i_i2c_DW_apb_i2c_mstfsm'. (HDL-193)

Statistics for case statements in always block at line 770 in file
	'../src/DW_apb_i2c_mstfsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           865            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_mstfsm line 460 in file
		'../src/DW_apb_i2c_mstfsm.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| mst_current_state_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_mstfsm line 479 in file
		'../src/DW_apb_i2c_mstfsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  start_en_int_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_mstfsm line 512 in file
		'../src/DW_apb_i2c_mstfsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| re_start_en_int_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_mstfsm line 534 in file
		'../src/DW_apb_i2c_mstfsm.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| split_start_en_int_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_mstfsm line 547 in file
		'../src/DW_apb_i2c_mstfsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   old_is_read_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_mstfsm line 571 in file
		'../src/DW_apb_i2c_mstfsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| addr_1byte_sent_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_mstfsm line 595 in file
		'../src/DW_apb_i2c_mstfsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| addr_2byte_sent_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_mstfsm line 627 in file
		'../src/DW_apb_i2c_mstfsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| byte_waiting_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_mstfsm line 671 in file
		'../src/DW_apb_i2c_mstfsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mst_activity_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_mstfsm line 688 in file
		'../src/DW_apb_i2c_mstfsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mst_tx_flush_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_mstfsm line 719 in file
		'../src/DW_apb_i2c_mstfsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  abrt_in_idle_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_mstfsm line 728 in file
		'../src/DW_apb_i2c_mstfsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  tx_empty_hld_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_mstfsm line 1779 in file
		'../src/DW_apb_i2c_mstfsm.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| ic_abort_chk_win_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| ic_abort_sync_d_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_mstfsm line 1813 in file
		'../src/DW_apb_i2c_mstfsm.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| abrt_in_rcve_trns_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_mstfsm line 1873 in file
		'../src/DW_apb_i2c_mstfsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  delay_stop_en_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_mstfsm line 1893 in file
		'../src/DW_apb_i2c_mstfsm.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| mst_gen_ack_en_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'i_i2c_DW_apb_i2c_rx_filter'. (HDL-193)

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_rx_filter line 236 in file
		'../src/DW_apb_i2c_rx_filter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ack_det_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_rx_filter line 254 in file
		'../src/DW_apb_i2c_rx_filter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   slv_ack_det_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_rx_filter line 372 in file
		'../src/DW_apb_i2c_rx_filter.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|    scl_clk_int_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
| ic_scl_spklen_cnt_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_rx_filter line 412 in file
		'../src/DW_apb_i2c_rx_filter.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|   sda_data_int_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
| ic_sda_spklen_cnt_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_rx_filter line 446 in file
		'../src/DW_apb_i2c_rx_filter.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| ic_sda_rx_hold_cnt_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_rx_filter line 466 in file
		'../src/DW_apb_i2c_rx_filter.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| sda_post_hold_done_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_rx_filter line 506 in file
		'../src/DW_apb_i2c_rx_filter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     sda_cnt_reg     | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|   sda_vld_int_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_rx_filter line 567 in file
		'../src/DW_apb_i2c_rx_filter.v'.
===================================================================================================
|              Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================================
| delay_re_start_en_or_split_start_en_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_rx_filter line 575 in file
		'../src/DW_apb_i2c_rx_filter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mst_arb_lost_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_rx_filter line 606 in file
		'../src/DW_apb_i2c_rx_filter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  slv_arb_lost_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_rx_filter line 625 in file
		'../src/DW_apb_i2c_rx_filter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   p_det_intr_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    scl_int_q_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    sda_int_q_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|  scl_edg_hl_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      s_det_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      p_det_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'i_i2c_DW_apb_i2c_clk_gen'. (HDL-193)

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_clk_gen line 162 in file
		'../src/DW_apb_i2c_clk_gen.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ic_bus_idle_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_en_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_clk_gen line 181 in file
		'../src/DW_apb_i2c_clk_gen.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  bus_idle_cntr_reg  | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_clk_gen line 219 in file
		'../src/DW_apb_i2c_clk_gen.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| scl_lcnt_cmplt_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  scl_low_cntr_reg   | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_clk_gen line 250 in file
		'../src/DW_apb_i2c_clk_gen.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| scl_hcnt_cmplt_int_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   scl_high_cntr_reg    | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_clk_gen line 279 in file
		'../src/DW_apb_i2c_clk_gen.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    scl_int_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_clk_gen line 304 in file
		'../src/DW_apb_i2c_clk_gen.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| scl_s_hld_cmplt_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| scl_s_hld_cntr_reg  | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_clk_gen line 342 in file
		'../src/DW_apb_i2c_clk_gen.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  min_hld_cmplt_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  min_hld_cntr_reg   | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_clk_gen line 378 in file
		'../src/DW_apb_i2c_clk_gen.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| scl_s_setup_cmplt_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| scl_s_setup_cntr_reg  | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_clk_gen line 413 in file
		'../src/DW_apb_i2c_clk_gen.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| scl_p_setup_cmplt_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| scl_p_setup_cntr_reg  | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully.
Information: Building the design 'i_i2c_DW_apb_i2c_regfile'. (HDL-193)

Statistics for case statements in always block at line 813 in file
	'../src/DW_apb_i2c_regfile.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           822            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 841 in file
	'../src/DW_apb_i2c_regfile.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           846            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 886 in file
	'../src/DW_apb_i2c_regfile.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           891            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 913 in file
	'../src/DW_apb_i2c_regfile.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           918            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 945 in file
	'../src/DW_apb_i2c_regfile.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           950            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 989 in file
	'../src/DW_apb_i2c_regfile.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           994            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1144 in file
	'../src/DW_apb_i2c_regfile.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1150           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1197 in file
	'../src/DW_apb_i2c_regfile.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1218           |      no/no       |
===============================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_regfile line 564 in file
		'../src/DW_apb_i2c_regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mst_activity_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| slv_activity_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   activity_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_regfile line 621 in file
		'../src/DW_apb_i2c_regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ic_txflr_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_regfile line 648 in file
		'../src/DW_apb_i2c_regfile.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| ic_txflr_flushed_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_regfile line 670 in file
		'../src/DW_apb_i2c_regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ic_rxflr_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_regfile line 698 in file
		'../src/DW_apb_i2c_regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ic_enable_reg_reg  | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_regfile line 751 in file
		'../src/DW_apb_i2c_regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ic_con_pre_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   ic_con_pre_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   ic_con_pre_reg    | Flip-flop |   6   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_regfile line 813 in file
		'../src/DW_apb_i2c_regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ic_tar_reg_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   ic_tar_reg_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   ic_tar_reg_reg    | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_regfile line 841 in file
		'../src/DW_apb_i2c_regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ic_sar_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     ic_sar_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     ic_sar_reg      | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_regfile line 886 in file
		'../src/DW_apb_i2c_regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  r_ic_ss_hcnt_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  r_ic_ss_hcnt_reg   | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|  r_ic_ss_hcnt_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_regfile line 913 in file
		'../src/DW_apb_i2c_regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  r_ic_ss_lcnt_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  r_ic_ss_lcnt_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  r_ic_ss_lcnt_reg   | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_regfile line 945 in file
		'../src/DW_apb_i2c_regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| r_ic_fs_spklen_reg  | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_ic_fs_spklen_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_regfile line 989 in file
		'../src/DW_apb_i2c_regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ic_intr_mask_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|  ic_intr_mask_reg   | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
|  ic_intr_mask_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_regfile line 1055 in file
		'../src/DW_apb_i2c_regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ic_rx_tl_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_regfile line 1081 in file
		'../src/DW_apb_i2c_regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ic_tx_tl_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_regfile line 1129 in file
		'../src/DW_apb_i2c_regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ic_sda_setup_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|  ic_sda_setup_reg   | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_regfile line 1144 in file
		'../src/DW_apb_i2c_regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ic_sda_hold_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   ic_sda_hold_reg   | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|   ic_sda_hold_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_regfile line 1165 in file
		'../src/DW_apb_i2c_regfile.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| ic_ack_general_call_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_regfile line 1321 in file
		'../src/DW_apb_i2c_regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| fifo_rst_n_int_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'i_i2c_DW_apb_i2c_fifo'. (HDL-193)

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_fifo line 179 in file
		'../src/DW_apb_i2c_fifo.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| tx_pop_flg_sync_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| rx_push_flg_sync_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_fifo line 194 in file
		'../src/DW_apb_i2c_fifo.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|    rx_pop_dly_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| rx_push_sync_dly_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   tx_push_dly_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| tx_pop_sync_dly_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_fifo line 238 in file
		'../src/DW_apb_i2c_fifo.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| tx_fifo_cmd_cntr_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'i_i2c_DW_apb_i2c_bcm57' instantiated from design 'i_i2c_DW_apb_i2c' with
	the parameters "8,8,0,3". (HDL-193)

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_bcm57_8_8_0_3 line 141 in file
		'../src/DW_apb_i2c_bcm57.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=============================================================================
|          block name/line           | Inputs | Outputs | # sel inputs | MB |
=============================================================================
| i_i2c_DW_apb_i2c_bcm57_8_8_0_3/137 |   8    |    8    |      3       | N  |
=============================================================================
Presto compilation completed successfully.
Information: Building the design 'i_i2c_DW_apb_i2c_bcm57' instantiated from design 'i_i2c_DW_apb_i2c' with
	the parameters "9,8,0,3". (HDL-193)

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_bcm57_9_8_0_3 line 141 in file
		'../src/DW_apb_i2c_bcm57.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=============================================================================
|          block name/line           | Inputs | Outputs | # sel inputs | MB |
=============================================================================
| i_i2c_DW_apb_i2c_bcm57_9_8_0_3/137 |   8    |    9    |      3       | N  |
=============================================================================
Presto compilation completed successfully.
Information: Building the design 'i_i2c_DW_apb_i2c_bcm21'. (HDL-193)

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_bcm21 line 475 in file
		'../src/DW_apb_i2c_bcm21.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  sample_syncl_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   sample_meta_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'i_i2c_DW_apb_i2c_bcm21' instantiated from design 'i_i2c_DW_apb_i2c_sync' with
	the parameters "WIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_bcm21_24 line 475 in file
		'../src/DW_apb_i2c_bcm21.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  sample_syncl_reg   | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|   sample_meta_reg   | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'i_i2c_DW_apb_i2c_bcm21' instantiated from design 'i_i2c_DW_apb_i2c_intctl' with
	the parameters "WIDTH=17". (HDL-193)

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_bcm21_17 line 475 in file
		'../src/DW_apb_i2c_bcm21.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  sample_syncl_reg   | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
|   sample_meta_reg   | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'i_i2c_DW_apb_i2c_bcm41' instantiated from design 'i_i2c_DW_apb_i2c_rx_filter' with
	the parameters "RST_VAL=1,VERIF_EN=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'i_i2c_DW_apb_i2c_bcm06' instantiated from design 'i_i2c_DW_apb_i2c_fifo' with
	the parameters "8,2,3". (HDL-193)

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_bcm06_8_2_3 line 160 in file
		'../src/DW_apb_i2c_bcm06.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| wr_addr_at_max_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   rd_addr_int_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   word_count_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     empty_n_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| almost_empty_n_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  half_full_int_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| almost_full_int_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    full_int_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    error_int_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   wr_addr_int_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| rd_addr_at_max_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'i_i2c_DW_apb_i2c_bcm21' instantiated from design 'i_i2c_DW_apb_i2c_bcm41_1_0' with
	the parameters "1,10,0,0". (HDL-193)

Inferred memory devices in process
	in routine i_i2c_DW_apb_i2c_bcm21_1_10_0_0 line 475 in file
		'../src/DW_apb_i2c_bcm21.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  sample_syncl_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   sample_meta_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'parking'.
set topDesign [current_design]
Current design is 'parking'.
{parking}
set_attribute -type string $topDesign rt_design_name $DESIGN_NAME
Information: Creating new attribute 'rt_design_name' on design 'parking'. (UID-96)
parking
redirect ./elab/script/.topDesignName {echo [get_attribute $topDesign name]}
link

  Linking design 'parking'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (44 designs)              /home/warehouse/shenkaijie/Documents/coreAssembler/design/parkinggate/syn/parking.db, etc
  lsi_10k (library)           /project/linuxlab/synopsys/syncore/libraries/syn/lsi_10k.db
  dw_foundation.sldb (library) /project/linuxlab/synopsys/syncore/libraries/syn/dw_foundation.sldb

1
write -format ddc -hierarchy -output ./elab/db/${DESIGN_NAME}.ddc
Writing ddc file './elab/db/parking.ddc'.
1
exec /project/linuxlab/synopsys/coreTools/linux/dware/bin/gen_synth_index.pl -r /project/linuxlab/synopsys/coreTools -t coreAssembler
#######################################################################
# Apply Logical Design Constraints
#######################################################################
set ::rtRefDes parking
parking
read_sdc -version 1.9 -echo ./constrain/script/parking.sdc

Reading SDC version 1.9...
set sdc_version 1.9
# ****************************************************
# coreConsultant generated intent command file for design: parking
# Generator version: 2.0
# Generated at: 20:44:18 on 11/28/15
# ****************************************************
# Clock waveform definitions and synthesis directives.
create_clock [get_ports {HCLK_hclk}] -name HCLK_hclk -period 6 -waveform {0 3} 
set_clock_uncertainty 0 [get_clocks {HCLK_hclk}] 
set_clock_latency 0 [get_clocks {HCLK_hclk}] 
set_clock_latency -source 0 [get_clocks {HCLK_hclk}]
create_clock [get_ports {PCLK_pclk}] -name PCLK_pclk -period 6 -waveform {0 3} 
set_clock_uncertainty 0 [get_clocks {PCLK_pclk}] 
set_clock_latency 0 [get_clocks {PCLK_pclk}] 
set_clock_latency -source 0 [get_clocks {PCLK_pclk}]
create_clock [get_ports {i_i2c_ic_clk}] -name i_i2c_ic_clk -period 6 -waveform {0 3} 
set_clock_uncertainty 0 [get_clocks {i_i2c_ic_clk}] 
set_clock_latency 0 [get_clocks {i_i2c_ic_clk}] 
set_clock_latency -source 0 [get_clocks {i_i2c_ic_clk}]
# Virtual clock definitions.
# Operating conditions for the design.
set_operating_conditions nom_pvt -library lsi_10k
Using operating conditions 'nom_pvt' found in library 'lsi_10k'.
# Minimum/Maximum delay values (arrival times) for input ports.
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[31]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[31]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[30]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[30]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[29]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[29]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[28]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[28]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[27]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[27]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[26]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[26]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[25]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[25]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[24]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[24]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[23]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[23]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[22]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[22]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[21]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[21]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[20]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[20]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[19]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[19]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[18]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[18]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[17]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[17]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[16]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[16]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[15]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[15]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[14]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[14]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[13]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[13]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[12]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[12]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[11]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[11]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[10]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[10]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[9]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[9]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[8]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[8]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[7]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[7]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[6]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[6]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[5]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[5]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[4]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[4]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[3]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[3]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[2]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[2]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[1]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[1]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[0]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_haddr[0]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hburst}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hburst}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hburst[2]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hburst[2]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hburst[1]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hburst[1]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hburst[0]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hburst[0]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hbusreq}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hbusreq}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hlock}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hlock}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hprot}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hprot}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hprot[3]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hprot[3]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hprot[2]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hprot[2]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hprot[1]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hprot[1]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hprot[0]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hprot[0]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hsize}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hsize}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hsize[2]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hsize[2]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hsize[1]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hsize[1]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hsize[0]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hsize[0]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_htrans}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_htrans}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_htrans[1]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_htrans[1]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_htrans[0]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_htrans[0]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[31]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[31]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[30]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[30]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[29]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[29]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[28]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[28]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[27]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[27]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[26]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[26]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[25]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[25]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[24]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[24]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[23]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[23]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[22]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[22]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[21]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[21]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[20]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[20]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[19]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[19]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[18]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[18]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[17]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[17]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[16]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[16]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[15]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[15]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[14]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[14]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[13]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[13]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[12]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[12]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[11]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[11]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[10]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[10]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[9]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[9]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[8]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[8]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[7]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[7]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[6]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[6]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[5]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[5]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[4]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[4]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[3]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[3]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[2]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[2]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[1]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[1]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[0]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwdata[0]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwrite}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hwrite}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[31]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[31]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[30]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[30]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[29]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[29]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[28]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[28]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[27]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[27]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[26]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[26]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[25]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[25]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[24]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[24]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[23]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[23]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[22]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[22]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[21]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[21]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[20]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[20]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[19]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[19]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[18]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[18]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[17]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[17]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[16]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[16]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[15]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[15]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[14]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[14]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[13]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[13]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[12]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[12]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[11]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[11]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[10]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[10]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[9]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[9]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[8]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[8]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[7]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[7]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[6]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[6]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[5]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[5]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[4]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[4]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[3]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[3]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[2]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[2]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[1]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[1]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[0]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hrdata[0]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hready_resp}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hready_resp}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hresp}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hresp}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hresp[1]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hresp[1]}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hresp[0]}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hresp[0]}]
set_input_delay -add_delay -max 0 -clock HCLK_hclk [get_ports {HRESETn_hresetn}]
set_input_delay -add_delay -min 0 -clock HCLK_hclk [get_ports {HRESETn_hresetn}]
set_input_delay -add_delay -max 2.4 -clock PCLK_pclk [get_ports {PRESETn_presetn}]
set_input_delay -add_delay -min 2.4 -clock PCLK_pclk [get_ports {PRESETn_presetn}]
set_input_delay -add_delay -max 1.2 -clock HCLK_hclk [get_ports {i_ahb_pause}]
set_input_delay -add_delay -min 1.2 -clock HCLK_hclk [get_ports {i_ahb_pause}]
set_input_delay -add_delay -max 3.96 -clock HCLK_hclk [get_ports {i_apb_pclk_en}]
set_input_delay -add_delay -min 3.96 -clock HCLK_hclk [get_ports {i_apb_pclk_en}]
set_input_delay -add_delay -max 2.4 -clock i_i2c_ic_clk [get_ports {i_i2c_ic_clk_in_a}]
set_input_delay -add_delay -min 2.4 -clock i_i2c_ic_clk [get_ports {i_i2c_ic_clk_in_a}]
set_input_delay -add_delay -max 2.4 -clock i_i2c_ic_clk [get_ports {i_i2c_ic_data_in_a}]
set_input_delay -add_delay -min 2.4 -clock i_i2c_ic_clk [get_ports {i_i2c_ic_data_in_a}]
set_input_delay -add_delay -max 2.4 -clock i_i2c_ic_clk [get_ports {i_i2c_ic_rst_n}]
set_input_delay -add_delay -min 2.4 -clock i_i2c_ic_clk [get_ports {i_i2c_ic_rst_n}]
# Minimum/Maximum delay values (external required times) for output ports.
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hgrant}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hgrant}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[31]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[31]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[30]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[30]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[29]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[29]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[28]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[28]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[27]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[27]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[26]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[26]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[25]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[25]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[24]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[24]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[23]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[23]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[22]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[22]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[21]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[21]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[20]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[20]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[19]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[19]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[18]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[18]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[17]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[17]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[16]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[16]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[15]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[15]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[14]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[14]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[13]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[13]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[12]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[12]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[11]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[11]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[10]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[10]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[9]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[9]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[8]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[8]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[7]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[7]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[6]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[6]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[5]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[5]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[4]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[4]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[3]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[3]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[2]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[2]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[1]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[1]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[0]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hrdata[0]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hready}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hready}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hresp}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hresp}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hresp[1]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hresp[1]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hresp[0]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Master_hresp[0]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[31]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[31]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[30]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[30]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[29]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[29]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[28]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[28]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[27]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[27]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[26]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[26]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[25]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[25]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[24]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[24]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[23]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[23]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[22]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[22]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[21]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[21]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[20]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[20]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[19]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[19]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[18]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[18]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[17]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[17]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[16]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[16]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[15]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[15]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[14]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[14]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[13]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[13]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[12]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[12]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[11]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[11]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[10]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[10]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[9]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[9]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[8]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[8]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[7]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[7]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[6]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[6]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[5]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[5]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[4]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[4]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[3]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[3]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[2]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[2]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[1]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[1]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[0]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_haddr[0]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hburst}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hburst}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hburst[2]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hburst[2]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hburst[1]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hburst[1]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hburst[0]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hburst[0]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hmastlock}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hmastlock}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hprot}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hprot}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hprot[3]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hprot[3]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hprot[2]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hprot[2]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hprot[1]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hprot[1]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hprot[0]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hprot[0]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hready}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hready}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hsel}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hsel}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hsize}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hsize}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hsize[2]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hsize[2]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hsize[1]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hsize[1]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hsize[0]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hsize[0]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_htrans}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_htrans}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_htrans[1]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_htrans[1]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_htrans[0]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_htrans[0]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[31]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[31]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[30]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[30]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[29]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[29]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[28]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[28]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[27]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[27]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[26]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[26]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[25]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[25]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[24]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[24]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[23]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[23]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[22]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[22]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[21]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[21]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[20]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[20]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[19]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[19]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[18]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[18]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[17]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[17]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[16]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[16]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[15]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[15]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[14]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[14]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[13]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[13]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[12]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[12]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[11]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[11]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[10]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[10]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[9]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[9]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[8]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[8]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[7]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[7]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[6]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[6]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[5]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[5]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[4]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[4]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[3]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[3]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[2]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[2]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[1]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[1]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[0]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwdata[0]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwrite}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {ex_i_ahb_AHB_Slave_hwrite}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {i_ahb_ahbarbint}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {i_ahb_ahbarbint}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {i_ahb_hmaster_data}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {i_ahb_hmaster_data}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {i_ahb_hmaster_data[3]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {i_ahb_hmaster_data[3]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {i_ahb_hmaster_data[2]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {i_ahb_hmaster_data[2]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {i_ahb_hmaster_data[1]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {i_ahb_hmaster_data[1]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {i_ahb_hmaster_data[0]}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {i_ahb_hmaster_data[0]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[31]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[31]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[30]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[30]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[29]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[29]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[28]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[28]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[27]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[27]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[26]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[26]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[25]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[25]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[24]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[24]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[23]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[23]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[22]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[22]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[21]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[21]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[20]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[20]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[19]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[19]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[18]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[18]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[17]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[17]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[16]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[16]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[15]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[15]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[14]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[14]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[13]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[13]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[12]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[12]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[11]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[11]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[10]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[10]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[9]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[9]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[8]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[8]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[7]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[7]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[6]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[6]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[5]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[5]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[4]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[4]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[3]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[3]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[2]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[2]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[1]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[1]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[0]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hrdata_s0[0]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hready_resp_s0}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hready_resp_s0}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hresp_s0}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hresp_s0}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hresp_s0[1]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hresp_s0[1]}]
set_output_delay -add_delay -max 4.2 -clock HCLK_hclk [get_ports {i_ahb_hresp_s0[0]}]
set_output_delay -add_delay -min 4.2 -clock HCLK_hclk [get_ports {i_ahb_hresp_s0[0]}]
set_output_delay -add_delay -max 1.8 -clock HCLK_hclk [get_ports {i_ahb_hsel_s0}]
set_output_delay -add_delay -min 1.8 -clock HCLK_hclk [get_ports {i_ahb_hsel_s0}]
set_output_delay -add_delay -max 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_addr}]
set_output_delay -add_delay -min 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_addr}]
set_output_delay -add_delay -max 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_addr_10bit}]
set_output_delay -add_delay -min 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_addr_10bit}]
set_output_delay -add_delay -max 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_data}]
set_output_delay -add_delay -min 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_data}]
set_output_delay -add_delay -max 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_hs}]
set_output_delay -add_delay -min 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_hs}]
set_output_delay -add_delay -max 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_master_act}]
set_output_delay -add_delay -min 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_master_act}]
set_output_delay -add_delay -max 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_mst_cstate}]
set_output_delay -add_delay -min 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_mst_cstate}]
set_output_delay -add_delay -max 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_mst_cstate[4]}]
set_output_delay -add_delay -min 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_mst_cstate[4]}]
set_output_delay -add_delay -max 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_mst_cstate[3]}]
set_output_delay -add_delay -min 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_mst_cstate[3]}]
set_output_delay -add_delay -max 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_mst_cstate[2]}]
set_output_delay -add_delay -min 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_mst_cstate[2]}]
set_output_delay -add_delay -max 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_mst_cstate[1]}]
set_output_delay -add_delay -min 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_mst_cstate[1]}]
set_output_delay -add_delay -max 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_mst_cstate[0]}]
set_output_delay -add_delay -min 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_mst_cstate[0]}]
set_output_delay -add_delay -max 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_p_gen}]
set_output_delay -add_delay -min 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_p_gen}]
set_output_delay -add_delay -max 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_rd}]
set_output_delay -add_delay -min 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_rd}]
set_output_delay -add_delay -max 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_s_gen}]
set_output_delay -add_delay -min 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_s_gen}]
set_output_delay -add_delay -max 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_slave_act}]
set_output_delay -add_delay -min 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_slave_act}]
set_output_delay -add_delay -max 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_slv_cstate}]
set_output_delay -add_delay -min 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_slv_cstate}]
set_output_delay -add_delay -max 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_slv_cstate[3]}]
set_output_delay -add_delay -min 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_slv_cstate[3]}]
set_output_delay -add_delay -max 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_slv_cstate[2]}]
set_output_delay -add_delay -min 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_slv_cstate[2]}]
set_output_delay -add_delay -max 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_slv_cstate[1]}]
set_output_delay -add_delay -min 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_slv_cstate[1]}]
set_output_delay -add_delay -max 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_slv_cstate[0]}]
set_output_delay -add_delay -min 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_slv_cstate[0]}]
set_output_delay -add_delay -max 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_wr}]
set_output_delay -add_delay -min 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_debug_wr}]
set_output_delay -add_delay -max 1.8 -clock PCLK_pclk [get_ports {i_i2c_ic_activity_intr}]
set_output_delay -add_delay -min 1.8 -clock PCLK_pclk [get_ports {i_i2c_ic_activity_intr}]
set_output_delay -add_delay -max 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_ic_clk_oe}]
set_output_delay -add_delay -min 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_ic_clk_oe}]
set_output_delay -add_delay -max 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_ic_data_oe}]
set_output_delay -add_delay -min 1.8 -clock i_i2c_ic_clk [get_ports {i_i2c_ic_data_oe}]
set_output_delay -add_delay -max 3.6 -clock PCLK_pclk [get_ports {i_i2c_ic_en}]
set_output_delay -add_delay -min 3.6 -clock PCLK_pclk [get_ports {i_i2c_ic_en}]
set_output_delay -add_delay -max 1.8 -clock PCLK_pclk [get_ports {i_i2c_ic_gen_call_intr}]
set_output_delay -add_delay -min 1.8 -clock PCLK_pclk [get_ports {i_i2c_ic_gen_call_intr}]
set_output_delay -add_delay -max 1.8 -clock PCLK_pclk [get_ports {i_i2c_ic_rd_req_intr}]
set_output_delay -add_delay -min 1.8 -clock PCLK_pclk [get_ports {i_i2c_ic_rd_req_intr}]
set_output_delay -add_delay -max 1.8 -clock PCLK_pclk [get_ports {i_i2c_ic_rx_done_intr}]
set_output_delay -add_delay -min 1.8 -clock PCLK_pclk [get_ports {i_i2c_ic_rx_done_intr}]
set_output_delay -add_delay -max 1.8 -clock PCLK_pclk [get_ports {i_i2c_ic_rx_full_intr}]
set_output_delay -add_delay -min 1.8 -clock PCLK_pclk [get_ports {i_i2c_ic_rx_full_intr}]
set_output_delay -add_delay -max 1.8 -clock PCLK_pclk [get_ports {i_i2c_ic_rx_over_intr}]
set_output_delay -add_delay -min 1.8 -clock PCLK_pclk [get_ports {i_i2c_ic_rx_over_intr}]
set_output_delay -add_delay -max 1.8 -clock PCLK_pclk [get_ports {i_i2c_ic_rx_under_intr}]
set_output_delay -add_delay -min 1.8 -clock PCLK_pclk [get_ports {i_i2c_ic_rx_under_intr}]
set_output_delay -add_delay -max 1.8 -clock PCLK_pclk [get_ports {i_i2c_ic_start_det_intr}]
set_output_delay -add_delay -min 1.8 -clock PCLK_pclk [get_ports {i_i2c_ic_start_det_intr}]
set_output_delay -add_delay -max 1.8 -clock PCLK_pclk [get_ports {i_i2c_ic_stop_det_intr}]
set_output_delay -add_delay -min 1.8 -clock PCLK_pclk [get_ports {i_i2c_ic_stop_det_intr}]
set_output_delay -add_delay -max 1.8 -clock PCLK_pclk [get_ports {i_i2c_ic_tx_abrt_intr}]
set_output_delay -add_delay -min 1.8 -clock PCLK_pclk [get_ports {i_i2c_ic_tx_abrt_intr}]
set_output_delay -add_delay -max 1.8 -clock PCLK_pclk [get_ports {i_i2c_ic_tx_empty_intr}]
set_output_delay -add_delay -min 1.8 -clock PCLK_pclk [get_ports {i_i2c_ic_tx_empty_intr}]
set_output_delay -add_delay -max 1.8 -clock PCLK_pclk [get_ports {i_i2c_ic_tx_over_intr}]
set_output_delay -add_delay -min 1.8 -clock PCLK_pclk [get_ports {i_i2c_ic_tx_over_intr}]
# Estimated loads seen externally by ports.
set_load -pin_load 3 [get_ports {ex_i_ahb_AHB_Master_hgrant}]
set_port_fanout_number 3 [get_ports {ex_i_ahb_AHB_Master_hgrant}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[31]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[31]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[30]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[30]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[29]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[29]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[28]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[28]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[27]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[27]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[26]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[26]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[25]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[25]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[24]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[24]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[23]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[23]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[22]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[22]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[21]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[21]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[20]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[20]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[19]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[19]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[18]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[18]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[17]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[17]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[16]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[16]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[15]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[15]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[14]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[14]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[13]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[13]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[12]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[12]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[11]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[11]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[10]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[10]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[9]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[9]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[8]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[8]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[7]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[7]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[6]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[6]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[5]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[5]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[4]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[4]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[3]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[3]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[2]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[2]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[1]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[1]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[0]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hrdata[0]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hready}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hready}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hresp}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hresp}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hresp[1]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hresp[1]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Master_hresp[0]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Master_hresp[0]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[31]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[31]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[30]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[30]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[29]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[29]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[28]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[28]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[27]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[27]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[26]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[26]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[25]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[25]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[24]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[24]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[23]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[23]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[22]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[22]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[21]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[21]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[20]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[20]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[19]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[19]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[18]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[18]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[17]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[17]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[16]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[16]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[15]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[15]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[14]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[14]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[13]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[13]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[12]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[12]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[11]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[11]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[10]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[10]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[9]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[9]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[8]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[8]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[7]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[7]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[6]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[6]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[5]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[5]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[4]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[4]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[3]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[3]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[2]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[2]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[1]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[1]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[0]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_haddr[0]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hburst}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hburst}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hburst[2]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hburst[2]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hburst[1]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hburst[1]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hburst[0]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hburst[0]}]
set_load -pin_load 3 [get_ports {ex_i_ahb_AHB_Slave_hmastlock}]
set_port_fanout_number 3 [get_ports {ex_i_ahb_AHB_Slave_hmastlock}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hprot}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hprot}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hprot[3]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hprot[3]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hprot[2]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hprot[2]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hprot[1]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hprot[1]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hprot[0]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hprot[0]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hready}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hready}]
set_load -pin_load 3 [get_ports {ex_i_ahb_AHB_Slave_hsel}]
set_port_fanout_number 3 [get_ports {ex_i_ahb_AHB_Slave_hsel}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hsize}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hsize}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hsize[2]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hsize[2]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hsize[1]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hsize[1]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hsize[0]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hsize[0]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_htrans}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_htrans}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_htrans[1]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_htrans[1]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_htrans[0]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_htrans[0]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[31]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[31]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[30]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[30]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[29]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[29]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[28]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[28]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[27]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[27]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[26]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[26]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[25]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[25]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[24]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[24]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[23]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[23]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[22]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[22]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[21]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[21]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[20]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[20]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[19]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[19]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[18]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[18]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[17]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[17]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[16]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[16]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[15]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[15]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[14]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[14]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[13]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[13]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[12]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[12]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[11]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[11]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[10]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[10]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[9]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[9]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[8]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[8]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[7]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[7]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[6]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[6]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[5]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[5]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[4]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[4]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[3]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[3]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[2]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[2]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[1]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[1]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[0]}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwdata[0]}]
set_load -pin_load 6 [get_ports {ex_i_ahb_AHB_Slave_hwrite}]
set_port_fanout_number 6 [get_ports {ex_i_ahb_AHB_Slave_hwrite}]
set_load -pin_load 3 [get_ports {i_ahb_ahbarbint}]
set_port_fanout_number 3 [get_ports {i_ahb_ahbarbint}]
set_load -pin_load 3 [get_ports {i_ahb_hmaster_data}]
set_port_fanout_number 3 [get_ports {i_ahb_hmaster_data}]
set_load -pin_load 3 [get_ports {i_ahb_hmaster_data[3]}]
set_port_fanout_number 3 [get_ports {i_ahb_hmaster_data[3]}]
set_load -pin_load 3 [get_ports {i_ahb_hmaster_data[2]}]
set_port_fanout_number 3 [get_ports {i_ahb_hmaster_data[2]}]
set_load -pin_load 3 [get_ports {i_ahb_hmaster_data[1]}]
set_port_fanout_number 3 [get_ports {i_ahb_hmaster_data[1]}]
set_load -pin_load 3 [get_ports {i_ahb_hmaster_data[0]}]
set_port_fanout_number 3 [get_ports {i_ahb_hmaster_data[0]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[31]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[31]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[30]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[30]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[29]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[29]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[28]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[28]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[27]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[27]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[26]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[26]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[25]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[25]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[24]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[24]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[23]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[23]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[22]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[22]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[21]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[21]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[20]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[20]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[19]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[19]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[18]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[18]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[17]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[17]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[16]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[16]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[15]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[15]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[14]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[14]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[13]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[13]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[12]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[12]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[11]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[11]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[10]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[10]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[9]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[9]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[8]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[8]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[7]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[7]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[6]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[6]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[5]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[5]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[4]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[4]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[3]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[3]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[2]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[2]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[1]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[1]}]
set_load -pin_load 6 [get_ports {i_ahb_hrdata_s0[0]}]
set_port_fanout_number 6 [get_ports {i_ahb_hrdata_s0[0]}]
set_load -pin_load 6 [get_ports {i_ahb_hready_resp_s0}]
set_port_fanout_number 6 [get_ports {i_ahb_hready_resp_s0}]
set_load -pin_load 6 [get_ports {i_ahb_hresp_s0}]
set_port_fanout_number 6 [get_ports {i_ahb_hresp_s0}]
set_load -pin_load 6 [get_ports {i_ahb_hresp_s0[1]}]
set_port_fanout_number 6 [get_ports {i_ahb_hresp_s0[1]}]
set_load -pin_load 6 [get_ports {i_ahb_hresp_s0[0]}]
set_port_fanout_number 6 [get_ports {i_ahb_hresp_s0[0]}]
set_load -pin_load 3 [get_ports {i_ahb_hsel_s0}]
set_port_fanout_number 3 [get_ports {i_ahb_hsel_s0}]
set_load -pin_load 3 [get_ports {i_i2c_debug_addr}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_addr}]
set_load -pin_load 3 [get_ports {i_i2c_debug_addr_10bit}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_addr_10bit}]
set_load -pin_load 3 [get_ports {i_i2c_debug_data}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_data}]
set_load -pin_load 3 [get_ports {i_i2c_debug_hs}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_hs}]
set_load -pin_load 3 [get_ports {i_i2c_debug_master_act}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_master_act}]
set_load -pin_load 3 [get_ports {i_i2c_debug_mst_cstate}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_mst_cstate}]
set_load -pin_load 3 [get_ports {i_i2c_debug_mst_cstate[4]}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_mst_cstate[4]}]
set_load -pin_load 3 [get_ports {i_i2c_debug_mst_cstate[3]}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_mst_cstate[3]}]
set_load -pin_load 3 [get_ports {i_i2c_debug_mst_cstate[2]}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_mst_cstate[2]}]
set_load -pin_load 3 [get_ports {i_i2c_debug_mst_cstate[1]}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_mst_cstate[1]}]
set_load -pin_load 3 [get_ports {i_i2c_debug_mst_cstate[0]}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_mst_cstate[0]}]
set_load -pin_load 3 [get_ports {i_i2c_debug_p_gen}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_p_gen}]
set_load -pin_load 3 [get_ports {i_i2c_debug_rd}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_rd}]
set_load -pin_load 3 [get_ports {i_i2c_debug_s_gen}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_s_gen}]
set_load -pin_load 3 [get_ports {i_i2c_debug_slave_act}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_slave_act}]
set_load -pin_load 3 [get_ports {i_i2c_debug_slv_cstate}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_slv_cstate}]
set_load -pin_load 3 [get_ports {i_i2c_debug_slv_cstate[3]}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_slv_cstate[3]}]
set_load -pin_load 3 [get_ports {i_i2c_debug_slv_cstate[2]}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_slv_cstate[2]}]
set_load -pin_load 3 [get_ports {i_i2c_debug_slv_cstate[1]}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_slv_cstate[1]}]
set_load -pin_load 3 [get_ports {i_i2c_debug_slv_cstate[0]}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_slv_cstate[0]}]
set_load -pin_load 3 [get_ports {i_i2c_debug_wr}]
set_port_fanout_number 3 [get_ports {i_i2c_debug_wr}]
set_load -pin_load 3 [get_ports {i_i2c_ic_activity_intr}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_activity_intr}]
set_load -pin_load 3 [get_ports {i_i2c_ic_clk_oe}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_clk_oe}]
set_load -pin_load 3 [get_ports {i_i2c_ic_data_oe}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_data_oe}]
set_load -pin_load 3 [get_ports {i_i2c_ic_en}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_en}]
set_load -pin_load 3 [get_ports {i_i2c_ic_gen_call_intr}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_gen_call_intr}]
set_load -pin_load 3 [get_ports {i_i2c_ic_rd_req_intr}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_rd_req_intr}]
set_load -pin_load 3 [get_ports {i_i2c_ic_rx_done_intr}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_rx_done_intr}]
set_load -pin_load 3 [get_ports {i_i2c_ic_rx_full_intr}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_rx_full_intr}]
set_load -pin_load 3 [get_ports {i_i2c_ic_rx_over_intr}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_rx_over_intr}]
set_load -pin_load 3 [get_ports {i_i2c_ic_rx_under_intr}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_rx_under_intr}]
set_load -pin_load 3 [get_ports {i_i2c_ic_start_det_intr}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_start_det_intr}]
set_load -pin_load 3 [get_ports {i_i2c_ic_stop_det_intr}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_stop_det_intr}]
set_load -pin_load 3 [get_ports {i_i2c_ic_tx_abrt_intr}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_tx_abrt_intr}]
set_load -pin_load 3 [get_ports {i_i2c_ic_tx_empty_intr}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_tx_empty_intr}]
set_load -pin_load 3 [get_ports {i_i2c_ic_tx_over_intr}]
set_port_fanout_number 3 [get_ports {i_i2c_ic_tx_over_intr}]
# Assume the following drive cells for input ports.
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[31]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[30]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[29]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[28]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[27]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[26]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[25]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[24]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[23]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[22]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[21]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[20]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[19]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[18]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[17]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[16]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[15]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[14]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[13]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[12]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[11]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[10]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[9]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[8]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[7]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[6]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[5]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[4]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[3]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[2]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[1]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_haddr[0]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hburst}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hburst[2]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hburst[1]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hburst[0]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hbusreq}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hlock}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hprot}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hprot[3]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hprot[2]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hprot[1]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hprot[0]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hsize}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hsize[2]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hsize[1]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hsize[0]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_htrans}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_htrans[1]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_htrans[0]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[31]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[30]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[29]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[28]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[27]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[26]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[25]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[24]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[23]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[22]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[21]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[20]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[19]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[18]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[17]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[16]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[15]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[14]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[13]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[12]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[11]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[10]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[9]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[8]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[7]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[6]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[5]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[4]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[3]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[2]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[1]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwdata[0]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Master_hwrite}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[31]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[30]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[29]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[28]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[27]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[26]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[25]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[24]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[23]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[22]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[21]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[20]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[19]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[18]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[17]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[16]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[15]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[14]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[13]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[12]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[11]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[10]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[9]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[8]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[7]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[6]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[5]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[4]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[3]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[2]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[1]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hrdata[0]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hready_resp}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hresp}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hresp[1]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {ex_i_ahb_AHB_Slave_hresp[0]}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_drive 0 [get_ports {HRESETn_hresetn}]
set_driving_cell [get_ports {PRESETn_presetn}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {i_ahb_pause}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {i_apb_pclk_en}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {i_i2c_ic_clk_in_a}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {i_i2c_ic_data_in_a}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_driving_cell [get_ports {i_i2c_ic_rst_n}] -library lsi_10k -lib_cell FJK1 -pin Q -no_design_rule
set_false_path -from [get_clocks PCLK_pclk] -to [get_clocks i_i2c_ic_clk]
set_false_path -from [get_clocks i_i2c_ic_clk] -to [get_clocks PCLK_pclk]
1
#################################################################################
# Apply Operating Conditions
#################################################################################
# Set operating condition on top level
# Comment out if these are already set in your constraints file.
#set_operating_conditions -max <max_opcond> -min <min_opcond>
write -format ddc -hierarchy -output ./constrain/db/${DESIGN_NAME}.ddc
Writing ddc file './constrain/db/parking.ddc'.
1
exec /project/linuxlab/synopsys/coreTools/linux/dware/bin/gen_synth_index.pl -r /project/linuxlab/synopsys/coreTools -t coreAssembler
#######################################################################
# Create Default Path Groups
#######################################################################
set ports_clock_root [get_ports [all_fanout -flat -clock_tree -level 0]] 
{HCLK_hclk PCLK_pclk i_i2c_ic_clk}
set inputs  [all_inputs]
{HCLK_hclk HRESETn_hresetn PCLK_pclk PRESETn_presetn ex_i_ahb_AHB_Master_haddr[31] ex_i_ahb_AHB_Master_haddr[30] ex_i_ahb_AHB_Master_haddr[29] ex_i_ahb_AHB_Master_haddr[28] ex_i_ahb_AHB_Master_haddr[27] ex_i_ahb_AHB_Master_haddr[26] ex_i_ahb_AHB_Master_haddr[25] ex_i_ahb_AHB_Master_haddr[24] ex_i_ahb_AHB_Master_haddr[23] ex_i_ahb_AHB_Master_haddr[22] ex_i_ahb_AHB_Master_haddr[21] ex_i_ahb_AHB_Master_haddr[20] ex_i_ahb_AHB_Master_haddr[19] ex_i_ahb_AHB_Master_haddr[18] ex_i_ahb_AHB_Master_haddr[17] ex_i_ahb_AHB_Master_haddr[16] ex_i_ahb_AHB_Master_haddr[15] ex_i_ahb_AHB_Master_haddr[14] ex_i_ahb_AHB_Master_haddr[13] ex_i_ahb_AHB_Master_haddr[12] ex_i_ahb_AHB_Master_haddr[11] ex_i_ahb_AHB_Master_haddr[10] ex_i_ahb_AHB_Master_haddr[9] ex_i_ahb_AHB_Master_haddr[8] ex_i_ahb_AHB_Master_haddr[7] ex_i_ahb_AHB_Master_haddr[6] ex_i_ahb_AHB_Master_haddr[5] ex_i_ahb_AHB_Master_haddr[4] ex_i_ahb_AHB_Master_haddr[3] ex_i_ahb_AHB_Master_haddr[2] ex_i_ahb_AHB_Master_haddr[1] ex_i_ahb_AHB_Master_haddr[0] ex_i_ahb_AHB_Master_hburst[2] ex_i_ahb_AHB_Master_hburst[1] ex_i_ahb_AHB_Master_hburst[0] ex_i_ahb_AHB_Master_hbusreq ex_i_ahb_AHB_Master_hlock ex_i_ahb_AHB_Master_hprot[3] ex_i_ahb_AHB_Master_hprot[2] ex_i_ahb_AHB_Master_hprot[1] ex_i_ahb_AHB_Master_hprot[0] ex_i_ahb_AHB_Master_hsize[2] ex_i_ahb_AHB_Master_hsize[1] ex_i_ahb_AHB_Master_hsize[0] ex_i_ahb_AHB_Master_htrans[1] ex_i_ahb_AHB_Master_htrans[0] ex_i_ahb_AHB_Master_hwdata[31] ex_i_ahb_AHB_Master_hwdata[30] ex_i_ahb_AHB_Master_hwdata[29] ex_i_ahb_AHB_Master_hwdata[28] ex_i_ahb_AHB_Master_hwdata[27] ex_i_ahb_AHB_Master_hwdata[26] ex_i_ahb_AHB_Master_hwdata[25] ex_i_ahb_AHB_Master_hwdata[24] ex_i_ahb_AHB_Master_hwdata[23] ex_i_ahb_AHB_Master_hwdata[22] ex_i_ahb_AHB_Master_hwdata[21] ex_i_ahb_AHB_Master_hwdata[20] ex_i_ahb_AHB_Master_hwdata[19] ex_i_ahb_AHB_Master_hwdata[18] ex_i_ahb_AHB_Master_hwdata[17] ex_i_ahb_AHB_Master_hwdata[16] ex_i_ahb_AHB_Master_hwdata[15] ex_i_ahb_AHB_Master_hwdata[14] ex_i_ahb_AHB_Master_hwdata[13] ex_i_ahb_AHB_Master_hwdata[12] ex_i_ahb_AHB_Master_hwdata[11] ex_i_ahb_AHB_Master_hwdata[10] ex_i_ahb_AHB_Master_hwdata[9] ex_i_ahb_AHB_Master_hwdata[8] ex_i_ahb_AHB_Master_hwdata[7] ex_i_ahb_AHB_Master_hwdata[6] ex_i_ahb_AHB_Master_hwdata[5] ex_i_ahb_AHB_Master_hwdata[4] ex_i_ahb_AHB_Master_hwdata[3] ex_i_ahb_AHB_Master_hwdata[2] ex_i_ahb_AHB_Master_hwdata[1] ex_i_ahb_AHB_Master_hwdata[0] ex_i_ahb_AHB_Master_hwrite ex_i_ahb_AHB_Slave_hrdata[31] ex_i_ahb_AHB_Slave_hrdata[30] ex_i_ahb_AHB_Slave_hrdata[29] ex_i_ahb_AHB_Slave_hrdata[28] ex_i_ahb_AHB_Slave_hrdata[27] ex_i_ahb_AHB_Slave_hrdata[26] ex_i_ahb_AHB_Slave_hrdata[25] ex_i_ahb_AHB_Slave_hrdata[24] ex_i_ahb_AHB_Slave_hrdata[23] ex_i_ahb_AHB_Slave_hrdata[22] ex_i_ahb_AHB_Slave_hrdata[21] ex_i_ahb_AHB_Slave_hrdata[20] ex_i_ahb_AHB_Slave_hrdata[19] ex_i_ahb_AHB_Slave_hrdata[18] ex_i_ahb_AHB_Slave_hrdata[17] ex_i_ahb_AHB_Slave_hrdata[16] ex_i_ahb_AHB_Slave_hrdata[15] ...}
set outputs [all_outputs]
{ex_i_ahb_AHB_Master_hgrant ex_i_ahb_AHB_Master_hrdata[31] ex_i_ahb_AHB_Master_hrdata[30] ex_i_ahb_AHB_Master_hrdata[29] ex_i_ahb_AHB_Master_hrdata[28] ex_i_ahb_AHB_Master_hrdata[27] ex_i_ahb_AHB_Master_hrdata[26] ex_i_ahb_AHB_Master_hrdata[25] ex_i_ahb_AHB_Master_hrdata[24] ex_i_ahb_AHB_Master_hrdata[23] ex_i_ahb_AHB_Master_hrdata[22] ex_i_ahb_AHB_Master_hrdata[21] ex_i_ahb_AHB_Master_hrdata[20] ex_i_ahb_AHB_Master_hrdata[19] ex_i_ahb_AHB_Master_hrdata[18] ex_i_ahb_AHB_Master_hrdata[17] ex_i_ahb_AHB_Master_hrdata[16] ex_i_ahb_AHB_Master_hrdata[15] ex_i_ahb_AHB_Master_hrdata[14] ex_i_ahb_AHB_Master_hrdata[13] ex_i_ahb_AHB_Master_hrdata[12] ex_i_ahb_AHB_Master_hrdata[11] ex_i_ahb_AHB_Master_hrdata[10] ex_i_ahb_AHB_Master_hrdata[9] ex_i_ahb_AHB_Master_hrdata[8] ex_i_ahb_AHB_Master_hrdata[7] ex_i_ahb_AHB_Master_hrdata[6] ex_i_ahb_AHB_Master_hrdata[5] ex_i_ahb_AHB_Master_hrdata[4] ex_i_ahb_AHB_Master_hrdata[3] ex_i_ahb_AHB_Master_hrdata[2] ex_i_ahb_AHB_Master_hrdata[1] ex_i_ahb_AHB_Master_hrdata[0] ex_i_ahb_AHB_Master_hready ex_i_ahb_AHB_Master_hresp[1] ex_i_ahb_AHB_Master_hresp[0] ex_i_ahb_AHB_Slave_haddr[31] ex_i_ahb_AHB_Slave_haddr[30] ex_i_ahb_AHB_Slave_haddr[29] ex_i_ahb_AHB_Slave_haddr[28] ex_i_ahb_AHB_Slave_haddr[27] ex_i_ahb_AHB_Slave_haddr[26] ex_i_ahb_AHB_Slave_haddr[25] ex_i_ahb_AHB_Slave_haddr[24] ex_i_ahb_AHB_Slave_haddr[23] ex_i_ahb_AHB_Slave_haddr[22] ex_i_ahb_AHB_Slave_haddr[21] ex_i_ahb_AHB_Slave_haddr[20] ex_i_ahb_AHB_Slave_haddr[19] ex_i_ahb_AHB_Slave_haddr[18] ex_i_ahb_AHB_Slave_haddr[17] ex_i_ahb_AHB_Slave_haddr[16] ex_i_ahb_AHB_Slave_haddr[15] ex_i_ahb_AHB_Slave_haddr[14] ex_i_ahb_AHB_Slave_haddr[13] ex_i_ahb_AHB_Slave_haddr[12] ex_i_ahb_AHB_Slave_haddr[11] ex_i_ahb_AHB_Slave_haddr[10] ex_i_ahb_AHB_Slave_haddr[9] ex_i_ahb_AHB_Slave_haddr[8] ex_i_ahb_AHB_Slave_haddr[7] ex_i_ahb_AHB_Slave_haddr[6] ex_i_ahb_AHB_Slave_haddr[5] ex_i_ahb_AHB_Slave_haddr[4] ex_i_ahb_AHB_Slave_haddr[3] ex_i_ahb_AHB_Slave_haddr[2] ex_i_ahb_AHB_Slave_haddr[1] ex_i_ahb_AHB_Slave_haddr[0] ex_i_ahb_AHB_Slave_hburst[2] ex_i_ahb_AHB_Slave_hburst[1] ex_i_ahb_AHB_Slave_hburst[0] ex_i_ahb_AHB_Slave_hmastlock ex_i_ahb_AHB_Slave_hprot[3] ex_i_ahb_AHB_Slave_hprot[2] ex_i_ahb_AHB_Slave_hprot[1] ex_i_ahb_AHB_Slave_hprot[0] ex_i_ahb_AHB_Slave_hready ex_i_ahb_AHB_Slave_hsel ex_i_ahb_AHB_Slave_hsize[2] ex_i_ahb_AHB_Slave_hsize[1] ex_i_ahb_AHB_Slave_hsize[0] ex_i_ahb_AHB_Slave_htrans[1] ex_i_ahb_AHB_Slave_htrans[0] ex_i_ahb_AHB_Slave_hwdata[31] ex_i_ahb_AHB_Slave_hwdata[30] ex_i_ahb_AHB_Slave_hwdata[29] ex_i_ahb_AHB_Slave_hwdata[28] ex_i_ahb_AHB_Slave_hwdata[27] ex_i_ahb_AHB_Slave_hwdata[26] ex_i_ahb_AHB_Slave_hwdata[25] ex_i_ahb_AHB_Slave_hwdata[24] ex_i_ahb_AHB_Slave_hwdata[23] ex_i_ahb_AHB_Slave_hwdata[22] ex_i_ahb_AHB_Slave_hwdata[21] ex_i_ahb_AHB_Slave_hwdata[20] ex_i_ahb_AHB_Slave_hwdata[19] ex_i_ahb_AHB_Slave_hwdata[18] ex_i_ahb_AHB_Slave_hwdata[17] ex_i_ahb_AHB_Slave_hwdata[16] ex_i_ahb_AHB_Slave_hwdata[15] ...}
if {[sizeof_collection $outputs]} {
  group_path -name REGOUT -to $outputs
}
1
set regin_collection [remove_from_collection $inputs $ports_clock_root] 
{HRESETn_hresetn PRESETn_presetn ex_i_ahb_AHB_Master_haddr[31] ex_i_ahb_AHB_Master_haddr[30] ex_i_ahb_AHB_Master_haddr[29] ex_i_ahb_AHB_Master_haddr[28] ex_i_ahb_AHB_Master_haddr[27] ex_i_ahb_AHB_Master_haddr[26] ex_i_ahb_AHB_Master_haddr[25] ex_i_ahb_AHB_Master_haddr[24] ex_i_ahb_AHB_Master_haddr[23] ex_i_ahb_AHB_Master_haddr[22] ex_i_ahb_AHB_Master_haddr[21] ex_i_ahb_AHB_Master_haddr[20] ex_i_ahb_AHB_Master_haddr[19] ex_i_ahb_AHB_Master_haddr[18] ex_i_ahb_AHB_Master_haddr[17] ex_i_ahb_AHB_Master_haddr[16] ex_i_ahb_AHB_Master_haddr[15] ex_i_ahb_AHB_Master_haddr[14] ex_i_ahb_AHB_Master_haddr[13] ex_i_ahb_AHB_Master_haddr[12] ex_i_ahb_AHB_Master_haddr[11] ex_i_ahb_AHB_Master_haddr[10] ex_i_ahb_AHB_Master_haddr[9] ex_i_ahb_AHB_Master_haddr[8] ex_i_ahb_AHB_Master_haddr[7] ex_i_ahb_AHB_Master_haddr[6] ex_i_ahb_AHB_Master_haddr[5] ex_i_ahb_AHB_Master_haddr[4] ex_i_ahb_AHB_Master_haddr[3] ex_i_ahb_AHB_Master_haddr[2] ex_i_ahb_AHB_Master_haddr[1] ex_i_ahb_AHB_Master_haddr[0] ex_i_ahb_AHB_Master_hburst[2] ex_i_ahb_AHB_Master_hburst[1] ex_i_ahb_AHB_Master_hburst[0] ex_i_ahb_AHB_Master_hbusreq ex_i_ahb_AHB_Master_hlock ex_i_ahb_AHB_Master_hprot[3] ex_i_ahb_AHB_Master_hprot[2] ex_i_ahb_AHB_Master_hprot[1] ex_i_ahb_AHB_Master_hprot[0] ex_i_ahb_AHB_Master_hsize[2] ex_i_ahb_AHB_Master_hsize[1] ex_i_ahb_AHB_Master_hsize[0] ex_i_ahb_AHB_Master_htrans[1] ex_i_ahb_AHB_Master_htrans[0] ex_i_ahb_AHB_Master_hwdata[31] ex_i_ahb_AHB_Master_hwdata[30] ex_i_ahb_AHB_Master_hwdata[29] ex_i_ahb_AHB_Master_hwdata[28] ex_i_ahb_AHB_Master_hwdata[27] ex_i_ahb_AHB_Master_hwdata[26] ex_i_ahb_AHB_Master_hwdata[25] ex_i_ahb_AHB_Master_hwdata[24] ex_i_ahb_AHB_Master_hwdata[23] ex_i_ahb_AHB_Master_hwdata[22] ex_i_ahb_AHB_Master_hwdata[21] ex_i_ahb_AHB_Master_hwdata[20] ex_i_ahb_AHB_Master_hwdata[19] ex_i_ahb_AHB_Master_hwdata[18] ex_i_ahb_AHB_Master_hwdata[17] ex_i_ahb_AHB_Master_hwdata[16] ex_i_ahb_AHB_Master_hwdata[15] ex_i_ahb_AHB_Master_hwdata[14] ex_i_ahb_AHB_Master_hwdata[13] ex_i_ahb_AHB_Master_hwdata[12] ex_i_ahb_AHB_Master_hwdata[11] ex_i_ahb_AHB_Master_hwdata[10] ex_i_ahb_AHB_Master_hwdata[9] ex_i_ahb_AHB_Master_hwdata[8] ex_i_ahb_AHB_Master_hwdata[7] ex_i_ahb_AHB_Master_hwdata[6] ex_i_ahb_AHB_Master_hwdata[5] ex_i_ahb_AHB_Master_hwdata[4] ex_i_ahb_AHB_Master_hwdata[3] ex_i_ahb_AHB_Master_hwdata[2] ex_i_ahb_AHB_Master_hwdata[1] ex_i_ahb_AHB_Master_hwdata[0] ex_i_ahb_AHB_Master_hwrite ex_i_ahb_AHB_Slave_hrdata[31] ex_i_ahb_AHB_Slave_hrdata[30] ex_i_ahb_AHB_Slave_hrdata[29] ex_i_ahb_AHB_Slave_hrdata[28] ex_i_ahb_AHB_Slave_hrdata[27] ex_i_ahb_AHB_Slave_hrdata[26] ex_i_ahb_AHB_Slave_hrdata[25] ex_i_ahb_AHB_Slave_hrdata[24] ex_i_ahb_AHB_Slave_hrdata[23] ex_i_ahb_AHB_Slave_hrdata[22] ex_i_ahb_AHB_Slave_hrdata[21] ex_i_ahb_AHB_Slave_hrdata[20] ex_i_ahb_AHB_Slave_hrdata[19] ex_i_ahb_AHB_Slave_hrdata[18] ex_i_ahb_AHB_Slave_hrdata[17] ex_i_ahb_AHB_Slave_hrdata[16] ex_i_ahb_AHB_Slave_hrdata[15] ex_i_ahb_AHB_Slave_hrdata[14] ex_i_ahb_AHB_Slave_hrdata[13] ...}
if {[sizeof_collection $regin_collection]} {
  group_path -name REGIN -from $regin_collection
}
1
if {[sizeof_collection $regin_collection] && [sizeof_collection $outputs]} {
  group_path -name FEEDTHROUGH -from $regin_collection -to $outputs
}
1
#######################################################################
# Power Optimization Section
#######################################################################
###################################################################
# Apply Power Optimization Constraints
###################################################################
# Include a SAIF file, if possible, for power optimization.  If a SAIF file
# is not provided, the default toggle rate of 0.1 will be used for propagating
# switching activity.
# read_saif -auto_map_names -input ${DESIGN_NAME}.saif -instance < DESIGN_INSTANCE > -verbose
#######################################################################
# Apply Additional Optimization Constraints
#######################################################################
#######################################################################
# Compile the Design
#######################################################################
check_design -summary
 
****************************************
check_design summary:
Version:     J-2014.09-SP5
Date:        Sat Nov 28 20:44:32 2015
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     65
    Constant outputs (LINT-52)                                     65
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
if {[shell_is_in_exploration_mode]} {
  # Report all missing constraints
  report_missing_constraints > ${REPORTS_DIR}/${DESIGN_NAME}.missing_constraints.rpt
  # Report design mismatches that were circumvented
  report_design_mismatch > ${REPORTS_DIR}/${DESIGN_NAME}.design_mismatch.rpt
}
set ::saved_check_error_list {OPT-100 LINK-5 LINK-9 LNK-005}
OPT-100 LINK-5 LINK-9 LNK-005
check_error -reset
0
if {[info exists ::saved_check_error_list]} {
  set ::check_error_list $::saved_check_error_list
}
OPT-100 LINK-5 LINK-9 LNK-005
compile_ultra
Information: Performing power optimization. (PWR-850)
Analyzing: "/project/linuxlab/synopsys/syncore/libraries/syn/lsi_10k.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5 |     *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 544 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/lsi_10k.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy i_ahb before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_apb before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_ahb/U_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_ahb/U_dcdr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_ahb/U_arb before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_ahb/U_dfltslv before Pass 1 (OPT-776)
Information: Added key list 'DesignWare' to design 'parking'. (DDB-72)
Information: Ungrouping hierarchy i_apb/U_DW_apb_ahbsif before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_apb/U_DW_apb_dcdr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_apb/U_DW_apb_slcr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_apb/U_DW_apb_deslcr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_apb/U_DW_apb_prdmux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_apb/U_DW_apb_psel before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_toggle before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_intctl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_tx_shift before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_rx_shift before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_biu before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_slvfsm before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_mstfsm before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_rx_filter before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_clk_gen before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_regfile before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_dff_rx before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_dff_tx before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_ahb/U_mux/U_a before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_ahb/U_mux/U_t before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_ahb/U_mux/U_b before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_ahb/U_mux/U_s before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_ahb/U_mux/U_p before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_ahb/U_mux/U_hw before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_ahb/U_mux/U_dm before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_ahb/U_arb/U_arbif before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_ahb/U_arb/U_ebt before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_ahb/U_arb/U_mask before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_ahb/U_arb/U_gctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_ahb/U_arb/U_gating before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_sync/U_ic_enable_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_sync/U_ic_abort_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_sync/U_ic_gen_call before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_sync/U_ic_master_1_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_sync/U_ic_ss_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_sync/U_ic_10bit_mst_1_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_sync/U_tx_empty_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_sync/U_ic_10bit_slv_1_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_sync/U_ic_rstrt_en_1_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_sync/U_ic_slave_en_1_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_sync/U_p_det_ifaddr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_sync/U_ic_sda_hold_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_intctl/U_tx_abrt_source_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_intctl/U_tx_abrt_flg_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_intctl/U_rx_done_flg_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_intctl/U_ic_rd_req_flg_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_intctl/U_p_det_flg_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_intctl/U_s_det_flg_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_intctl/U_rx_gen_call_flg_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_intctl/U_slv_clr_leftover_flg_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_intctl/U_set_tx_empty_en_flg_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_intctl/U_mst_activity_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_intctl/U_slv_activity_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_intctl/U_slv_rx_aborted_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_intctl/U_slv_fifo_filled_and_flushed_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_rx_filter/U_scl_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_rx_filter/U_sda_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_fifo/U_tx_pop_flg_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_fifo/U_rx_push_flg_sync before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_fifo/U_tx_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_fifo/U_rx_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_rx_filter/U_scl_sync/U_SYNC before Pass 1 (OPT-776)
Information: Ungrouping hierarchy i_i2c/U_DW_apb_i2c_rx_filter/U_sda_sync/U_SYNC before Pass 1 (OPT-776)
Information: Ungrouping 72 of 73 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'parking'
Information: The register 'i_ahb/U_arb/U_arbif/r_hresp_s0_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_i2c/U_DW_apb_i2c_toggle/debug_hs_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_apb/U_DW_apb_ahbsif/hresp_reg_s1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_apb/U_DW_apb_ahbsif/hresp_reg_s1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_apb/U_DW_apb_ahbsif/hresp_reg_s2_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_apb/U_DW_apb_ahbsif/hresp_reg_s2_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_ahb/U_dfltslv/hresp_none_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_ahb/U_arb/U_arbif/r_hmaster_d_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_ahb/U_arb/U_arbif/r_hmaster_d_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_ahb/U_arb/U_arbif/r_hmaster_d_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_ahb/U_arb/U_arbif/ireg_hrdata_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_ahb/U_arb/U_arbif/ireg_hrdata_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_ahb/U_arb/U_arbif/ireg_hrdata_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_ahb/U_arb/U_arbif/ireg_hrdata_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_ahb/U_arb/U_arbif/ireg_hrdata_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_ahb/U_arb/U_arbif/ireg_hrdata_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_ahb/U_arb/U_arbif/ireg_hrdata_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_ahb/U_arb/U_arbif/ireg_hrdata_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_apb/U_DW_apb_ahbsif/piped_ahb_trans_ver_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_i2c/U_DW_apb_i2c_regfile/ic_intr_mask_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_i2c/U_DW_apb_i2c_regfile/ic_intr_mask_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_ahb/U_arb/U_arbif/ireg_hrdata_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_ahb/U_arb/U_arbif/ireg_hrdata_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_ahb/U_arb/U_arbif/ireg_hrdata_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_ahb/U_arb/U_arbif/ireg_hrdata_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_ahb/U_arb/U_arbif/ireg_hrdata_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_ahb/U_arb/U_arbif/ireg_hrdata_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_i2c/U_DW_apb_i2c_rx_shift/mst_rxbyte_rdy_done_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_i2c/U_DW_apb_i2c_intctl/U_tx_abrt_source_sync/sample_meta_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_i2c/U_DW_apb_i2c_intctl/U_tx_abrt_source_sync/sample_meta_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_i2c/U_DW_apb_i2c_intctl/U_tx_abrt_source_sync/sample_syncl_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_i2c/U_DW_apb_i2c_intctl/tx_abrt_source_sync_q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_i2c/U_DW_apb_i2c_intctl/U_tx_abrt_source_sync/sample_syncl_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_i2c/U_DW_apb_i2c_intctl/tx_abrt_source_sync_q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: In design 'parking', the register 'i_ahb/U_mux/r_ihmaster_data_reg[0]' is removed because it is merged to 'i_ahb/U_arb/U_arbif/r_hmaster_d_reg[0]'. (OPT-1215)
Information: In design 'parking', the register 'i_i2c/U_DW_apb_i2c_toggle/debug_wr_reg' is removed because it is merged to 'i_i2c/U_DW_apb_i2c_tx_shift/tx_data_capture_reg'. (OPT-1215)
 Implement Synthetic for 'parking'.
Information: The register 'i_ahb/U_arb/U_arbif/r_htrans_d_reg[0]' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Main library 'lsi_10k' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)
Information: The register 'i_i2c/U_DW_apb_i2c_intctl/ic_tx_abrt_source_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_i2c/U_DW_apb_i2c_intctl/ic_tx_abrt_source_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_i2c/U_DW_apb_i2c_regfile/ic_rx_tl_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_i2c/U_DW_apb_i2c_regfile/ic_rx_tl_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_i2c/U_DW_apb_i2c_regfile/ic_rx_tl_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_i2c/U_DW_apb_i2c_regfile/ic_rx_tl_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_i2c/U_DW_apb_i2c_regfile/ic_rx_tl_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_i2c/U_DW_apb_i2c_regfile/ic_tx_tl_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_i2c/U_DW_apb_i2c_regfile/ic_tx_tl_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_i2c/U_DW_apb_i2c_regfile/ic_tx_tl_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_i2c/U_DW_apb_i2c_regfile/ic_tx_tl_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_i2c/U_DW_apb_i2c_regfile/ic_tx_tl_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_i2c/U_DW_apb_i2c_regfile/ic_con_pre_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_i2c/U_DW_apb_i2c_regfile/ic_con_pre_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_ahb/U_arb/U_arbif/idef_mst_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_ahb/U_arb/U_arbif/idef_mst_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_ahb/U_arb/U_arbif/idef_mst_reg[1]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Updating design information... (UID-85)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
Information: The register 'i_apb/U_DW_apb_ahbsif/piped_haddr_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_apb/U_DW_apb_ahbsif/piped_haddr_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_apb/U_DW_apb_ahbsif/piped_haddr_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_apb/U_DW_apb_ahbsif/piped_haddr_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_apb/U_DW_apb_ahbsif/piped_haddr_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_apb/U_DW_apb_ahbsif/piped_haddr_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_apb/U_DW_apb_ahbsif/piped_haddr_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_apb/U_DW_apb_ahbsif/piped_haddr_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_apb/U_DW_apb_ahbsif/piped_haddr_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_apb/U_DW_apb_ahbsif/piped_haddr_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_apb/U_DW_apb_ahbsif/piped_haddr_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_apb/U_DW_apb_ahbsif/piped_haddr_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_apb/U_DW_apb_ahbsif/piped_haddr_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_apb/U_DW_apb_ahbsif/piped_haddr_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_apb/U_DW_apb_ahbsif/piped_haddr_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_apb/U_DW_apb_ahbsif/piped_haddr_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_apb/U_DW_apb_ahbsif/piped_haddr_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_apb/U_DW_apb_ahbsif/piped_haddr_reg[13]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:18   27749.0     13.66    8913.6       0.0                              0.0000
    0:01:19   27694.0     13.66    8918.6       0.0                              0.0000
    0:01:19   27694.0     13.66    8918.6       0.0                              0.0000
    0:01:19   27684.0     13.66    8919.8       0.0                              0.0000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
    0:02:02   22154.0     10.65    6778.6       0.0                              0.0000



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:02   22154.0     10.65    6778.6       0.0                              0.0000
    0:02:02   22154.0     10.65    6778.6       0.0                              0.0000
    0:02:03   21978.0     10.65    6802.4       0.0                              0.0000
    0:02:03   21978.0     10.65    6802.4       0.0                              0.0000
    0:02:20   22176.0     10.38    6818.4       0.0                              0.0000
    0:02:20   22176.0     10.38    6818.4       0.0                              0.0000
    0:02:20   22184.0     10.33    6813.2       0.0                              0.0000
    0:02:20   22184.0     10.33    6813.2       0.0                              0.0000
    0:02:40   22278.0     10.33    6838.4       0.0                              0.0000
    0:02:40   22278.0     10.33    6838.4       0.0                              0.0000
    0:02:45   22470.0      9.68    6715.2       0.0                              0.0000
    0:02:45   22470.0      9.68    6715.2       0.0                              0.0000
    0:03:02   22616.0      9.63    6785.8       0.0                              0.0000

  Beginning Delay Optimization
  ----------------------------
    0:03:03   22619.0      9.63    6821.5       0.0                              0.0000
    0:03:06   22633.0      9.62    6865.0       0.0                              0.0000
    0:03:06   22633.0      9.62    6865.0       0.0                              0.0000
    0:03:23   22793.0      9.62    6891.8       0.0                              0.0000
    0:03:23   22786.0      9.62    6913.0       0.0                              0.0000
    0:03:25   22814.0      9.62    6911.3       0.0                              0.0000
    0:03:25   22814.0      9.62    6911.3       0.0                              0.0000
    0:03:36   22814.0      9.62    6911.3       0.0                              0.0000
    0:03:37   22829.0      9.49    6841.2       0.0 i_apb/U_DW_apb_ahbsif/paddr_reg[2]/D    0.0000
    0:03:38   22820.0      9.49    6800.1       0.0                              0.0000
    0:04:02   23193.0      9.49    6757.0       0.0                              0.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:02   23193.0      9.49    6757.0       0.0                              0.0000
    0:04:04   22972.0      9.49    6807.8       0.0                              0.0000
Information: In design 'parking', the register 'i_ahb/U_dfltslv/current_state_reg' is removed because it is merged to 'i_ahb/U_dfltslv/hready_resp_none_reg'. (OPT-1215)
    0:04:06   22906.0      9.38    6711.6       0.0 i_apb/U_DW_apb_ahbsif/paddr_reg[16]/D    0.0000
    0:04:07   22923.0      9.38    6667.9       0.0                              0.0000
    0:04:29   23173.0      9.38    6758.7       0.0                              0.0000
    0:04:29   23173.0      9.38    6758.7       0.0                              0.0000
    0:04:30   22387.0      9.38    6758.6       0.0                              0.0000
    0:04:30   22387.0      9.38    6758.6       0.0                              0.0000
    0:04:52   22613.0      9.38    6802.1       0.0                              0.0000
    0:04:52   22613.0      9.38    6802.1       0.0                              0.0000
    0:04:52   22652.0      9.38    6791.2       0.0                              0.0000
    0:04:52   22652.0      9.38    6791.2       0.0                              0.0000
    0:04:54   22660.0      9.38    6785.0       0.0                              0.0000
    0:04:54   22660.0      9.38    6785.0       0.0                              0.0000
    0:04:57   22751.0      9.38    6717.3       0.0                              0.0000
    0:04:57   22751.0      9.38    6717.3       0.0                              0.0000
    0:05:18   22810.0      9.38    6870.4       0.0                              0.0000
    0:05:18   22810.0      9.38    6870.4       0.0                              0.0000
    0:05:22   22812.0      9.38    6711.2       0.0                              0.0000
    0:05:22   22812.0      9.38    6711.2       0.0                              0.0000
    0:05:39   22837.0      9.38    6810.6       0.0                              0.0000
    0:05:39   22837.0      9.38    6810.6       0.0                              0.0000
    0:05:44   22844.0      9.38    6714.2       0.0                              0.0000
    0:05:44   22844.0      9.38    6714.2       0.0                              0.0000
    0:05:49   22858.0      9.38    6759.8       0.0                              0.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:50   22857.0      9.38    6759.4       0.0                              0.0000
    0:05:50   22568.0      9.38    6667.4       0.0                              0.0000
    0:05:51   22453.0      9.38    6499.3       0.0                              0.0000
    0:05:51   22453.0      9.38    6499.3       0.0                              0.0000
    0:05:51   22447.0      9.38    6498.9       0.0                              0.0000
    0:05:52   21757.0      9.38    6399.2       0.0                              0.0000
    0:05:58   21822.0      9.38    6418.5       0.0                              0.0000
    0:06:00   21844.0      9.38    6326.4       0.0                              0.0000
    0:06:01   21420.0      9.38    6279.5       0.0                              0.0000
Loading db file '/project/linuxlab/synopsys/syncore/libraries/syn/lsi_10k.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Warning: Main library 'lsi_10k' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
if {[check_error]} {
  error "There were errors compiling the design. Please check logs"
}
#######################################################################
# Save Design after First Compile
#######################################################################
write -format ddc -hierarchy -output ${RESULTS_DIR}/${DESIGN_NAME}.ddc
Writing ddc file './initial/db/parking.ddc'.
1
file delete -force ./final
if {[string equal $finalPhase "initial"] || [string equal $finalPhase "dft"]} {
  exec ln -s  ./initial ./final
  file delete -force ./initial/.STATE
  redirect ./initial/.STATE {echo valid}
  redirect ./initial/.successor {echo ""}
} else {
  exec ln -s  ./qmap ./final
  file delete -force ./qmap/.STATE
  redirect ./qmap/.STATE {echo valid}
  redirect ./qmap/.successor {echo ""}
}
exec /project/linuxlab/synopsys/coreTools/linux/dware/bin/gen_synth_index.pl -r /project/linuxlab/synopsys/coreTools -t coreAssembler
#######################################################################
# Write Out Final Design and Reports
#######################################################################
change_names -hierarchy -rules verilog -log_changes /home/warehouse/shenkaijie/Documents/coreAssembler/design/parkinggate/syn/db/change_names.log
1
#################################################################################
# Write out Design
#################################################################################
# Write and close SVF file and make it available for immediate use
set_svf -off
1
write -format ddc -hierarchy -output ${RESULTS_DIR}/${DESIGN_NAME}.ddc
Writing ddc file './initial/db/parking.ddc'.
1
write -format verilog -hierarchy -output ${RESULTS_DIR}/${DESIGN_NAME}.v
Writing verilog file '/home/warehouse/shenkaijie/Documents/coreAssembler/design/parkinggate/syn/initial/db/parking.v'.
1
#################################################################################
# Write out Design Data
#################################################################################
write_sdf ${RESULTS_DIR}/${DESIGN_NAME}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/warehouse/shenkaijie/Documents/coreAssembler/design/parkinggate/syn/initial/db/parking.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc -nosplit ${RESULTS_DIR}/${DESIGN_NAME}.sdc
1
# If SAIF is used, write out SAIF name mapping file for PrimeTime-PX
# saif_map -type ptpx -write_map ${RESULTS_DIR}/${DESIGN_NAME}.SAIF.namemap
saif_map -type ptpx -write_map ${RESULTS_DIR}/${DESIGN_NAME}.mapped.SAIF.namemap
Information: Writing SAIF name mapping information into the PT-PX name mapping file './initial/db/parking.mapped.SAIF.namemap'. (PWR-636)
1
#######################################################################
# Generate Final Reports
#######################################################################
# Use SAIF file for power analysis
# read_saif -auto_map_names -input ${DESIGN_NAME}.saif -instance < DESIGN_INSTANCE > -verbose
##############################################################################
#
# Script         : report_gen.tcl
# Design         : parking
#
# Generated On   : November 28, 2015
# coreTools Version: J-2015.03-SP1
#
# DC Version     : J-2014.09-SP5
# Target Library : lsi_10k
#
##############################################################################
set rtReportBase parking
parking
set rtCurrentDesign [get_attribute [current_design] Name]
Current design is 'parking'.
parking
set rtReportDir ./initial/report
./initial/report
set rtScriptDir ./initial/script
./initial/script
# 0. Generate top-level 'checker' reports.
foreach check {setup checkdes latches loops ioreg throughpath notest} {
    if { [string equal $check no_test] } {
      set rtRptOut [file join $rtReportDir ${rtReportBase}_notest.rpt]
    } else {
      set rtRptOut [file join $rtReportDir ${rtReportBase}_${check}.rpt]
    }
    redirect $rtRptOut {
      source [file join $rtScriptDir report_$check.tcl]
    }
  }
redirect [file join $rtReportDir ${rtReportBase}_path_group.rpt] {
    report_path_group -nosplit
  }
# 1. Generate top-level detailed timing reports.
set rtRptOut [file join $rtReportDir ${rtReportBase}_timing.rpt]
./initial/report/parking_timing.rpt
redirect $rtRptOut {
    report_timing -net -max_paths 1 -nosplit
    set rtQpins [all_registers -clock_pins]
    set rtDpins [all_registers -data_pins]
    if { [sizeof_collection $rtQpins] && [sizeof_collection $rtDpins] } {
      group_path -name QtoD -from $rtQpins -to $rtDpins
      report_timing -group QtoD -path only -max_paths 25 -nosplit
#      report_timing -from $rtQpins -to $rtDpins -path only -max_paths 25 -nosplit 
      group_path -default -from $rtQpins -to $rtDpins
    }
  }
unset rtQpins
unset rtDpins
# 1a.  Short endpoint report
set rtRptOut [file join $rtReportDir ${rtReportBase}_short_endpoint.rpt]
./initial/report/parking_short_endpoint.rpt
redirect $rtRptOut {source [file join $rtScriptDir report_short.tcl]}
set rtRptOut [file join $rtReportDir ${rtReportBase}_long_endpoint.rpt]
./initial/report/parking_long_endpoint.rpt
redirect $rtRptOut { source [file join $rtScriptDir report_long.tcl] }
# Qor Report.
set rtRptOut [file join $rtReportDir ${rtReportBase}_qor.rpt]
./initial/report/parking_qor.rpt
redirect $rtRptOut {
    echo "RPT_INFO:Time Scale 1"
    echo ""
    echo "RPT_INFO:Time Units ns"
    echo ""
    report_qor -nosplit
  }
# Report on cumulative CPU time.
redirect /dev/null {
    set rtTmp [get_attribute [current_design] compile_tot_cpu_time]
    if {[string equal $rtTmp ""]} {
      set rtTmp 0
    }
  }
redirect -append $rtRptOut {echo "tot_cpu_time = $rtTmp"}
# Clock Reports.
set rtRptOut [file join $rtReportDir ${rtReportBase}_clock.rpt]
./initial/report/parking_clock.rpt
redirect $rtRptOut {
    echo "RPT_INFO:Time Scale 1"
    echo ""
    echo "RPT_INFO:Time Units ns"
    echo ""
    report_clock -nosplit
  }
# 2. Generate area and reference reports for all designs in the compile
#     frontier.  Generate a constraints report for the top-level design.
# Area reports.
proc rt_parse_area_report {desName fileName nonCombo combo total} {

  upvar $nonCombo _nonCombo
  upvar $combo _combo
  upvar $total _total

  ## Read the data from the file.
  if { [catch {open $fileName r} f] } {
    return -code error "Could not open Area report for parsing.\n\t$f"
  }
  set contents [read $f]
  close $f

  ## Parse it.
  foreach i {Combinational Noncombinational {Total cell}} {
    if {![regexp -line "^$i area:(.*)$" $contents match value($i)] } {
      echo "Warning: Unable to parse area report for $desName.\n\tCound not find $i area"
    }
  }

  ## Add values to the arrays
  set _nonCombo($desName) $value(Noncombinational)
  set _combo($desName) $value(Combinational)
  set _total($desName) $value(Total cell)

  return
}
set rtAreaRpt [file join $rtReportDir ${rtReportBase}_area.rpt]
./initial/report/parking_area.rpt
redirect $rtAreaRpt {
  echo "RPT_INFO:Area Scale 1"
  echo "RPT_INFO:Area Units libArea"
}
set rtTmpFile ./tmp.[pid]
./tmp.9036
redirect $rtTmpFile {report_area -hierarchy -nosplit}
array set rtNonCombo ""
array set rtCombo ""
array set rtTotal ""
rt_parse_area_report $rtCurrentDesign $rtTmpFile rtNonCombo rtCombo rtTotal
redirect -append $rtAreaRpt {exec cat $rtTmpFile}
# Create a reference report also.
set rtRefRpt [file join $rtReportDir ${rtReportBase}_reference.rpt]
./initial/report/parking_reference.rpt
file delete -force $rtRefRpt
redirect $rtRefRpt {report_reference -nosplit}
# Create a resource report also.
set rtResRpt [file join $rtReportDir ${rtReportBase}_resources.rpt]
./initial/report/parking_resources.rpt
file delete -force $rtResRpt
redirect $rtResRpt {report_resources -nosplit}
set nextCells [filter_collection [get_cells] is_hierarchical==true]
while {[sizeof_collection $nextCells]} {
  set currentCells $nextCells
  set nextCells ""
  foreach_in_collection cell $currentCells {
    set refName [get_attribute $cell ref_name]
    current_instance $cell
    set nextCells [add_to_collection $nextCells                      [filter_collection [get_cells] is_hierarchical==true]]
    redirect -append $rtRefRpt {report_reference -nosplit}
    redirect -append $rtResRpt {report_resources -nosplit}
  }
}
current_instance
Current instance is the top-level of design 'parking'.
# Annotate the area numbers back to the designs
foreach refName [array names rtNonCombo] {
  set_attribute [find design $refName]      reported_noncombinational_area $rtNonCombo($refName) -type float -quiet
}
Information: Creating new attribute 'reported_noncombinational_area' on design 'parking'. (UID-96)
foreach refName [array names rtCombo] {
  set_attribute [find design $refName]      reported_combinational_area $rtCombo($refName) -type float -quiet
}
Information: Creating new attribute 'reported_combinational_area' on design 'parking'. (UID-96)
foreach refName [array names rtTotal] {
  set_attribute [find design $refName]      reported_total_cell_area $rtTotal($refName) -type float -quiet
}
Information: Creating new attribute 'reported_total_cell_area' on design 'parking'. (UID-96)
array unset rtNonCombo
array unset rtCombo
array unset rtTotal
file delete -force $rtTmpFile
# Report constraints.
set rtRptOut [file join $rtReportDir ${rtReportBase}_constraints.rpt]
./initial/report/parking_constraints.rpt
redirect $rtRptOut {report_constraint -all_violators -nosplit}
# Report hierarchy
set rtRptOut [file join $rtReportDir ${rtReportBase}_hierarchy.rpt]
./initial/report/parking_hierarchy.rpt
redirect $rtRptOut {
    report_hierarchy -nosplit -full
  }
# Report register count
set rtRptOut [file join $rtReportDir ${rtReportBase}_register_count.rpt]
./initial/report/parking_register_count.rpt
redirect $rtRptOut {echo "****************************************"}
redirect -append $rtRptOut {echo "Report : register count"}
redirect -append $rtRptOut {echo "Design : ${rtCurrentDesign}"}
redirect -append $rtRptOut {echo "Version: $sh_product_version"}
redirect -append $rtRptOut {echo "Date   : [date]"}
redirect -append $rtRptOut {echo "****************************************"}
redirect -append $rtRptOut {echo "\n"}
redirect -append $rtRptOut {echo "The design ${rtCurrentDesign} contains [sizeof_collection [all_registers]] registers.\n"}
set clks [get_clocks]
{HCLK_hclk PCLK_pclk i_i2c_ic_clk}
foreach_in_collection i $clks {
    set thisclk [get_attribute $i Name]
    set numffs [sizeof_collection [all_registers -fall_clock $i -edge_triggered]]
    if {$numffs > 0} {
      redirect -append $rtRptOut {echo "There are ${numffs} negative edge flip-flops in clock domain '${thisclk}', as follows:"}
      redirect -append $rtRptOut {echo "****************************************"}
      set fflist [list [all_registers -fall_clock $i -cells -edge_triggered]]
      foreach_in_collection j $fflist {
        set ffname [get_attribute $j full_name]
        redirect -append $rtRptOut {echo "$ffname"}
      }
      redirect -append $rtRptOut {echo "\n"}
    }
    set numPosFlops [sizeof_collection [all_registers -rise_clock $i -edge_triggered]]
    if {$numPosFlops > 0} {
      redirect -append $rtRptOut {echo "There are ${numPosFlops} positive edge flip-flops in clock domain '${thisclk}', as follows:"}
      redirect -append $rtRptOut {echo "****************************************"}
      set fflist [list [all_registers -rise_clock $i -cells -edge_triggered]]
      foreach_in_collection j $fflist {
        set ffname [get_attribute $j full_name]
        redirect -append $rtRptOut {echo "$ffname"}
      }
      redirect -append $rtRptOut {echo "\n"}
    }
    set numLatches  [sizeof_collection [all_registers -clock $i -level_sensitive]]
    if {$numLatches > 0} {
      redirect -append $rtRptOut {echo "There are ${numLatches} latches in clock domain '${thisclk}', as follows:"}
      redirect -append $rtRptOut {echo "****************************************"}
      set fflist [list [all_registers -clock $i -cells -level_sensitive]]
      foreach_in_collection j $fflist {
        set ffname [get_attribute $j full_name]
        redirect -append $rtRptOut {echo "$ffname"}
      }
      redirect -append $rtRptOut {echo "\n"}
    } 
  }
set rtRptOut [file join $rtReportDir ${rtReportBase}_power_domains.rpt]
./initial/report/parking_power_domains.rpt
if {![string equal $::target_library "gtech.db"]} {
      redirect $rtRptOut {report_power_domain}
    }
# Generate HTML reports for coreTools.
set perlExec $::synopsys_root/$::sh_arch/bin/snpsperl
/project/linuxlab/synopsys/syncore/amd64/bin/snpsperl
if {![file exists $perlExec]} {
  set perlExec [file join /project/linuxlab/synopsys/coreTools/linux/dware/bin snpsperl]
}
/project/linuxlab/synopsys/coreTools/linux/dware/bin/snpsperl
exec $perlExec /project/linuxlab/synopsys/coreTools/linux/dware/bin/gen_html_reports.pl -d ./initial/report -r /project/linuxlab/synopsys/coreTools
exit

Thank you...
