// Autogenerated using stratification.
requires "x86-configuration.k"

module SHLB-RH-ONE
  imports X86-CONFIGURATION

  rule <k>
    execinstr (shlb $0x1, R2:Rh,  .Operands) => .
  ...</k>
    <regstate>
RSMap:Map => updateMap(RSMap,
 "CF" |-> (extractMInt(addMInt(concatenateMInt(mi(1, 0), extractMInt(getParentValue(R2, RSMap), 48, 56)), concatenateMInt(mi(1, 0), extractMInt(getParentValue(R2, RSMap), 48, 56))), 0, 1) )

 "SF" |-> (extractMInt(addMInt(concatenateMInt(mi(1, 0), extractMInt(getParentValue(R2, RSMap), 48, 56)), concatenateMInt(mi(1, 0), extractMInt(getParentValue(R2, RSMap), 48, 56))), 1, 2) )

 "AF" |-> (undef)

 "PF" |-> ((#ifMInt ( (  ( countOnes(extractMInt(addMInt(concatenateMInt(mi(1, 0), extractMInt(getParentValue(R2, RSMap), 48, 56)), concatenateMInt(mi(1, 0), extractMInt(getParentValue(R2, RSMap), 48, 56))), 1, 9), 0)  &Int  1 )  ==K  0 )  ) #then ( mi(1, 1) ) #else ( mi(1, 0) ) #fi)  )

 "OF" |-> ((#ifMInt ( ( eqMInt(extractMInt(getParentValue(R2, RSMap), 48, 49), extractMInt(getParentValue(R2, RSMap), 48, 49))  andBool   notBool  ( eqMInt(extractMInt(getParentValue(R2, RSMap), 48, 49), extractMInt(addMInt(concatenateMInt(mi(1, 0), extractMInt(getParentValue(R2, RSMap), 48, 56)), concatenateMInt(mi(1, 0), extractMInt(getParentValue(R2, RSMap), 48, 56))), 1, 2)) )  )  ) #then ( mi(1, 1) ) #else ( mi(1, 0) ) #fi)  )

convToRegKeys(R2) |-> (concatenateMInt(extractMInt(getParentValue(R2, RSMap), 0, 48), concatenateMInt(extractMInt(addMInt(concatenateMInt(mi(1, 0), extractMInt(getParentValue(R2, RSMap), 48, 56)), concatenateMInt(mi(1, 0), extractMInt(getParentValue(R2, RSMap), 48, 56))), 1, 9), extractMInt(getParentValue(R2, RSMap), 56, 64))) )

 "ZF" |-> ((#ifMInt (eqMInt(extractMInt(addMInt(concatenateMInt(mi(1, 0), extractMInt(getParentValue(R2, RSMap), 48, 56)), concatenateMInt(mi(1, 0), extractMInt(getParentValue(R2, RSMap), 48, 56))), 1, 9), mi(8, 0)) ) #then ( mi(1, 1) ) #else ( mi(1, 0) ) #fi)    )


)

    </regstate>
endmodule

module SHLB-RH-ONE-SEMANTICS
  imports SHLB-RH-ONE
endmodule
/*
TargetInstr:
shlb $0x1, %ah
RWSet:
maybe read:{ %ah }
must read:{ %ah }
maybe write:{ %ah %cf %pf %zf %sf %of }
must write:{ %ah %cf %pf %zf %sf %of }
maybe undef:{ %af }
must undef:{ %af }
required flags:{ }

Circuit:
circuit:movb %ah, %bl     #  1     0    2      OPC=movb_r8_rh
circuit:shlb $0x1, %bl    #  2     0x2  2      OPC=shlb_r8_one
circuit:movzbq %bl, %rcx  #  3     0x4  4      OPC=movzbq_r64_r8
circuit:movb %cl, %ah     #  4     0x8  2      OPC=movb_rh_r8
BVF:
WARNING: No live out values provided, assuming { }
WARNING: No def in values provided; assuming { %mxcsr::rc[0] }
Target

shlb $0x1, %ah

  maybe read:      { %ah }
  must read:       { %ah }
  maybe write:     { %ah %cf %pf %zf %sf %of }
  must write:      { %ah %cf %pf %zf %sf %of }
  maybe undef:     { %af }
  must undef:      { %af }
  required flags:  { }

Circuits:

%rax   : %rax[63:16] ∘ (0x0₁ ∘ %rax[15:8] + 0x0₁ ∘ %rax[15:8])[7:0] ∘ %rax[7:0]

%cf    : (0x0₁ ∘ %rax[15:8] + 0x0₁ ∘ %rax[15:8])[8:8] = 0x1₁
%pf    : !((0x0₁ ∘ %rax[15:8] + 0x0₁ ∘ %rax[15:8])[0:0] = 0x1₁ ⊕ (0x0₁ ∘ %rax[15:8] + 0x0₁ ∘ %rax[15:8])[1:1] = 0x1₁ ⊕ (0x0₁ ∘ %rax[15:8] + 0x0₁ ∘ %rax[15:8])[2:2] = 0x1₁ ⊕ (0x0₁ ∘ %rax[15:8] + 0x0₁ ∘ %rax[15:8])[3:3] = 0x1₁ ⊕ (0x0₁ ∘ %rax[15:8] + 0x0₁ ∘ %rax[15:8])[4:4] = 0x1₁ ⊕ (0x0₁ ∘ %rax[15:8] + 0x0₁ ∘ %rax[15:8])[5:5] = 0x1₁ ⊕ (0x0₁ ∘ %rax[15:8] + 0x0₁ ∘ %rax[15:8])[6:6] = 0x1₁ ⊕ (0x0₁ ∘ %rax[15:8] + 0x0₁ ∘ %rax[15:8])[7:7] = 0x1₁)
%zf    : (0x0₁ ∘ %rax[15:8] + 0x0₁ ∘ %rax[15:8])[7:0] = 0x0₈
%sf    : (0x0₁ ∘ %rax[15:8] + 0x0₁ ∘ %rax[15:8])[7:7] = 0x1₁
%of    : (%rax[15:15] = 0x1₁ ↔ %rax[15:15] = 0x1₁) ∧ !(%rax[15:15] = 0x1₁ ↔ (0x0₁ ∘ %rax[15:8] + 0x0₁ ∘ %rax[15:8])[7:7] = 0x1₁)

sigfpe  : sigfpe
sigbus  : sigbus
sigsegv : sigsegv

*/