Info: Generated by version: 18.0 build 219
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/pk/src/genrnd/fmc10g/c10gx/sfl.ip --synthesis=VERILOG --output-directory=/home/pk/src/genrnd/fmc10g/c10gx/sfl --family="Cyclone 10 GX" --part=10CX150YF672E5G
Info: sfl: "Transforming system: sfl"
Info: sfl: Running transform generation_view_transform
Info: sfl: Running transform generation_view_transform took 0.001s
Info: serial_flash_loader_0: Running transform generation_view_transform
Info: serial_flash_loader_0: Running transform generation_view_transform took 0.000s
Info: sfl: Running transform interconnect_transform_chooser
Info: sfl: Running transform interconnect_transform_chooser took 0.074s
Info: sfl: "Naming system components in system: sfl"
Info: sfl: "Processing generation queue"
Info: sfl: "Generating: sfl"
Info: sfl: "Generating: altera_serial_flash_loader"
Info: serial_flash_loader_0: generating top-level entity altera_serial_flash_loader
Info: sfl: Done "sfl" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in sfl. No files generated.
Info: Finished: Generate IP Core Documentation
