
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: D:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-DD7N7QM

Implementation : synthesis

#### START OF AREA REPORT #####[

Part:			MPFS250TFCG1152STD (Microchip)

-------------------------------------------------------------------------------------------
########   Utilization report for  Top level view:   MPFS_ICICLE_KIT_BASE_DESIGN   ########
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4013               100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block MPFS_ICICLE_KIT_BASE_DESIGN:	4013 (22.17 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           9668               100 %                
ARI1          3911               100 %                
BLACK BOX     12                 100 %                
======================================================
Total COMBINATIONAL LOGIC in the block MPFS_ICICLE_KIT_BASE_DESIGN:	13591 (75.10 % Utilization)


DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     16                 100 %                
====================================================
Total DSP in the block MPFS_ICICLE_KIT_BASE_DESIGN:	16 (0.09 % Utilization)


MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     107                100 %                
=====================================================
Total MEMORY ELEMENTS in the block MPFS_ICICLE_KIT_BASE_DESIGN:	107 (0.59 % Utilization)


GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     6                  100 %                
===================================================
Total GLOBAL BUFFERS in the block MPFS_ICICLE_KIT_BASE_DESIGN:	6 (0.03 % Utilization)


IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       148                100 %                
=================================================
Total IO PADS in the block MPFS_ICICLE_KIT_BASE_DESIGN:	148 (0.82 % Utilization)

-----------------------------------------------------------------------
########   Utilization report for  cell:   CLOCKS_AND_RESETS   ########
Instance path:   MPFS_ICICLE_KIT_BASE_DESIGN.CLOCKS_AND_RESETS         
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.3990 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MPFS_ICICLE_KIT_BASE_DESIGN.CLOCKS_AND_RESETS:	16 (0.09 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1                  0.01030 %            
BLACK BOX     3                  25 %                 
======================================================
Total COMBINATIONAL LOGIC in the block MPFS_ICICLE_KIT_BASE_DESIGN.CLOCKS_AND_RESETS:	4 (0.02 % Utilization)


GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     5                  83.3 %               
===================================================
Total GLOBAL BUFFERS in the block MPFS_ICICLE_KIT_BASE_DESIGN.CLOCKS_AND_RESETS:	5 (0.03 % Utilization)

---------------------------------------------------------------
########   Utilization report for  cell:   CORERESET   ########
Instance path:   CLOCKS_AND_RESETS.CORERESET                   
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.3990 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CLOCKS_AND_RESETS.CORERESET:	16 (0.09 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.01030 %            
=================================================
Total COMBINATIONAL LOGIC in the block CLOCKS_AND_RESETS.CORERESET:	1 (0.01 % Utilization)

----------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERESET_CORERESET_0_CORERESET_PF   ########
Instance path:   CORERESET.CORERESET_CORERESET_0_CORERESET_PF                           
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.3990 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERESET.CORERESET_CORERESET_0_CORERESET_PF:	16 (0.09 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.01030 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERESET.CORERESET_CORERESET_0_CORERESET_PF:	1 (0.01 % Utilization)

------------------------------------------------------------------
########   Utilization report for  cell:   INIT_MONITOR   ########
Instance path:   CLOCKS_AND_RESETS.INIT_MONITOR                   
==================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  8.33 %               
======================================================
Total COMBINATIONAL LOGIC in the block CLOCKS_AND_RESETS.INIT_MONITOR:	1 (0.01 % Utilization)

----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR   ########
Instance path:   INIT_MONITOR.INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR                        
====================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  8.33 %               
======================================================
Total COMBINATIONAL LOGIC in the block INIT_MONITOR.INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR:	1 (0.01 % Utilization)

---------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C0   ########
Instance path:   CLOCKS_AND_RESETS.PF_CCC_C0                   
===============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  8.33 %               
======================================================
Total COMBINATIONAL LOGIC in the block CLOCKS_AND_RESETS.PF_CCC_C0:	1 (0.01 % Utilization)


GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     4                  66.7 %               
===================================================
Total GLOBAL BUFFERS in the block CLOCKS_AND_RESETS.PF_CCC_C0:	4 (0.02 % Utilization)

----------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C0_PF_CCC_C0_0_PF_CCC   ########
Instance path:   PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC                           
==================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  8.33 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC:	1 (0.01 % Utilization)


GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     4                  66.7 %               
===================================================
Total GLOBAL BUFFERS in the block PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC:	4 (0.02 % Utilization)

-----------------------------------------------------------------------
########   Utilization report for  cell:   FIC_0_PERIPHERALS   ########
Instance path:   MPFS_ICICLE_KIT_BASE_DESIGN.FIC_0_PERIPHERALS         
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3997               99.6 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MPFS_ICICLE_KIT_BASE_DESIGN.FIC_0_PERIPHERALS:	3997 (22.09 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9662               99.9 %               
ARI1     3911               100 %                
=================================================
Total COMBINATIONAL LOGIC in the block MPFS_ICICLE_KIT_BASE_DESIGN.FIC_0_PERIPHERALS:	13573 (75.00 % Utilization)


DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     16                 100 %                
====================================================
Total DSP in the block MPFS_ICICLE_KIT_BASE_DESIGN.FIC_0_PERIPHERALS:	16 (0.09 % Utilization)


MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     107                100 %                
=====================================================
Total MEMORY ELEMENTS in the block MPFS_ICICLE_KIT_BASE_DESIGN.FIC_0_PERIPHERALS:	107 (0.59 % Utilization)


GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  16.7 %               
===================================================
Total GLOBAL BUFFERS in the block MPFS_ICICLE_KIT_BASE_DESIGN.FIC_0_PERIPHERALS:	1 (0.01 % Utilization)

------------------------------------------------------------------
########   Utilization report for  cell:   Core_Poly_Z3   ########
Instance path:   FIC_0_PERIPHERALS.Core_Poly_Z3                   
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2045               51 %                 
=================================================
Total SEQUENTIAL ELEMENTS in the block FIC_0_PERIPHERALS.Core_Poly_Z3:	2045 (11.30 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7264               75.1 %               
ARI1     3584               91.6 %               
=================================================
Total COMBINATIONAL LOGIC in the block FIC_0_PERIPHERALS.Core_Poly_Z3:	10848 (59.94 % Utilization)


DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     16                 100 %                
====================================================
Total DSP in the block FIC_0_PERIPHERALS.Core_Poly_Z3:	16 (0.09 % Utilization)


MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     100                93.5 %               
=====================================================
Total MEMORY ELEMENTS in the block FIC_0_PERIPHERALS.Core_Poly_Z3:	100 (0.55 % Utilization)

---------------------------------------------------------------------------------
########   Utilization report for  cell:   address_generator_shuffling   ########
Instance path:   Core_Poly_Z3.address_generator_shuffling                        
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      76                 1.89 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Core_Poly_Z3.address_generator_shuffling:	76 (0.42 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2068               21.4 %               
ARI1     109                2.79 %               
=================================================
Total COMBINATIONAL LOGIC in the block Core_Poly_Z3.address_generator_shuffling:	2177 (12.03 % Utilization)

------------------------------------------------------------------------------
########   Utilization report for  cell:   delay_2s_3s_Core_Poly_Z3   ########
Instance path:   address_generator_shuffling.delay_2s_3s_Core_Poly_Z3         
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.150 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block address_generator_shuffling.delay_2s_3s_Core_Poly_Z3:	6 (0.03 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.01030 %            
=================================================
Total COMBINATIONAL LOGIC in the block address_generator_shuffling.delay_2s_3s_Core_Poly_Z3:	1 (0.01 % Utilization)

-----------------------------------------------------------------
########   Utilization report for  cell:   delay_2s_4s   ########
Instance path:   address_generator_shuffling.delay_2s_4s         
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.1990 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block address_generator_shuffling.delay_2s_4s:	8 (0.04 % Utilization)

-------------------------------------------------------------------
########   Utilization report for  cell:   delay_2s_4s_0   ########
Instance path:   address_generator_shuffling.delay_2s_4s_0         
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.1990 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block address_generator_shuffling.delay_2s_4s_0:	8 (0.04 % Utilization)

-----------------------------------------------------------------
########   Utilization report for  cell:   delay_8s_3s   ########
Instance path:   address_generator_shuffling.delay_8s_3s         
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.5980 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block address_generator_shuffling.delay_8s_3s:	24 (0.13 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.08270 %            
=================================================
Total COMBINATIONAL LOGIC in the block address_generator_shuffling.delay_8s_3s:	8 (0.04 % Utilization)

-----------------------------------------------------------------
########   Utilization report for  cell:   shuffle_rom   ########
Instance path:   address_generator_shuffling.shuffle_rom         
=================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      197                2.04 %               
ARI1     26                 0.6650 %             
=================================================
Total COMBINATIONAL LOGIC in the block address_generator_shuffling.shuffle_rom:	223 (1.23 % Utilization)

------------------------------------------------------------------------------
########   Utilization report for  cell:   conflict_free_memory_map   ########
Instance path:   Core_Poly_Z3.conflict_free_memory_map                        
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.6980 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Core_Poly_Z3.conflict_free_memory_map:	28 (0.15 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.08270 %            
=================================================
Total COMBINATIONAL LOGIC in the block Core_Poly_Z3.conflict_free_memory_map:	8 (0.04 % Utilization)

--------------------------------------------------------------
########   Utilization report for  cell:   poly_mul   ########
Instance path:   Core_Poly_Z3.poly_mul                        
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      925                23.1 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Core_Poly_Z3.poly_mul:	925 (5.11 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3811               39.4 %               
ARI1     2022               51.7 %               
=================================================
Total COMBINATIONAL LOGIC in the block Core_Poly_Z3.poly_mul:	5833 (32.23 % Utilization)


DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     16                 100 %                
====================================================
Total DSP in the block Core_Poly_Z3.poly_mul:	16 (0.09 % Utilization)

------------------------------------------------------------
########   Utilization report for  cell:   add_rd   ########
Instance path:   poly_mul.add_rd                            
============================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      815                8.43 %               
ARI1     75                 1.92 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul.add_rd:	890 (4.92 % Utilization)

--------------------------------------------------------------
########   Utilization report for  cell:   add_rd_0   ########
Instance path:   poly_mul.add_rd_0                            
==============================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      117                1.21 %               
ARI1     47                 1.2 %                
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul.add_rd_0:	164 (0.91 % Utilization)

--------------------------------------------------------------
########   Utilization report for  cell:   add_rd_1   ########
Instance path:   poly_mul.add_rd_1                            
==============================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      118                1.22 %               
ARI1     47                 1.2 %                
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul.add_rd_1:	165 (0.91 % Utilization)

--------------------------------------------------------------
########   Utilization report for  cell:   add_rd_2   ########
Instance path:   poly_mul.add_rd_2                            
==============================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1284               13.3 %               
ARI1     53                 1.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul.add_rd_2:	1337 (7.39 % Utilization)

-----------------------------------------------------------------
########   Utilization report for  cell:   delay_2s_1s   ########
Instance path:   poly_mul.delay_2s_1s                            
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.04980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_mul.delay_2s_1s:	2 (0.01 % Utilization)

--------------------------------------------------------------------------
########   Utilization report for  cell:   delay_2s_3s_poly_mul   ########
Instance path:   poly_mul.delay_2s_3s_poly_mul                            
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.150 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_mul.delay_2s_3s_poly_mul:	6 (0.03 % Utilization)

-----------------------------------------------------------------
########   Utilization report for  cell:   mult_half_3   ########
Instance path:   poly_mul.mult_half_3                            
=================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
ARI1     22                 0.5630 %             
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul.mult_half_3:	22 (0.12 % Utilization)

-----------------------------------------------------------------
########   Utilization report for  cell:   mult_half_4   ########
Instance path:   poly_mul.mult_half_4                            
=================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
ARI1     22                 0.5630 %             
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul.mult_half_4:	22 (0.12 % Utilization)

-----------------------------------------------------------------
########   Utilization report for  cell:   mult_half_5   ########
Instance path:   poly_mul.mult_half_5                            
=================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
ARI1     22                 0.5630 %             
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul.mult_half_5:	22 (0.12 % Utilization)

-----------------------------------------------------------------
########   Utilization report for  cell:   mult_half_6   ########
Instance path:   poly_mul.mult_half_6                            
=================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
ARI1     22                 0.5630 %             
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul.mult_half_6:	22 (0.12 % Utilization)

-------------------------------------------------------------
########   Utilization report for  cell:   mult_rd   ########
Instance path:   poly_mul.mult_rd                            
=============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.6980 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_mul.mult_rd:	28 (0.15 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      120                1.24 %               
ARI1     220                5.63 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul.mult_rd:	340 (1.88 % Utilization)


DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     4                  25 %                 
====================================================
Total DSP in the block poly_mul.mult_rd:	4 (0.02 % Utilization)

---------------------------------------------------------------
########   Utilization report for  cell:   mult_rd_0   ########
Instance path:   poly_mul.mult_rd_0                            
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.6980 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_mul.mult_rd_0:	28 (0.15 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      120                1.24 %               
ARI1     220                5.63 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul.mult_rd_0:	340 (1.88 % Utilization)


DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     4                  25 %                 
====================================================
Total DSP in the block poly_mul.mult_rd_0:	4 (0.02 % Utilization)

---------------------------------------------------------------
########   Utilization report for  cell:   mult_rd_1   ########
Instance path:   poly_mul.mult_rd_1                            
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.6980 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_mul.mult_rd_1:	28 (0.15 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      120                1.24 %               
ARI1     220                5.63 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul.mult_rd_1:	340 (1.88 % Utilization)


DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     4                  25 %                 
====================================================
Total DSP in the block poly_mul.mult_rd_1:	4 (0.02 % Utilization)

---------------------------------------------------------------
########   Utilization report for  cell:   mult_rd_2   ########
Instance path:   poly_mul.mult_rd_2                            
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.6980 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_mul.mult_rd_2:	28 (0.15 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      120                1.24 %               
ARI1     220                5.63 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul.mult_rd_2:	340 (1.88 % Utilization)


DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     4                  25 %                 
====================================================
Total DSP in the block poly_mul.mult_rd_2:	4 (0.02 % Utilization)

------------------------------------------------------------
########   Utilization report for  cell:   sub_rd   ########
Instance path:   poly_mul.sub_rd                            
============================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.2380 %             
ARI1     46                 1.18 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul.sub_rd:	69 (0.38 % Utilization)

--------------------------------------------------------------
########   Utilization report for  cell:   sub_rd_0   ########
Instance path:   poly_mul.sub_rd_0                            
==============================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.2380 %             
ARI1     46                 1.18 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul.sub_rd_0:	69 (0.38 % Utilization)

--------------------------------------------------------------
########   Utilization report for  cell:   sub_rd_1   ########
Instance path:   poly_mul.sub_rd_1                            
==============================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.2380 %             
ARI1     46                 1.18 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul.sub_rd_1:	69 (0.38 % Utilization)

--------------------------------------------------------------
########   Utilization report for  cell:   sub_rd_2   ########
Instance path:   poly_mul.sub_rd_2                            
==============================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      122                1.26 %               
ARI1     58                 1.48 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul.sub_rd_2:	180 (0.99 % Utilization)

-------------------------------------------------------------
########   Utilization report for  cell:   tf0_ROM   ########
Instance path:   poly_mul.tf0_ROM                            
=============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      23                 0.5730 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_mul.tf0_ROM:	23 (0.13 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      157                1.62 %               
ARI1     46                 1.18 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul.tf0_ROM:	203 (1.12 % Utilization)

-------------------------------------------------------------
########   Utilization report for  cell:   tf1_ROM   ########
Instance path:   poly_mul.tf1_ROM                            
=============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      46                 1.15 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_mul.tf1_ROM:	46 (0.25 % Utilization)

-------------------------------------------------------------
########   Utilization report for  cell:   tf2_ROM   ########
Instance path:   poly_mul.tf2_ROM                            
=============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 2.29 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_mul.tf2_ROM:	92 (0.51 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      376                3.89 %               
ARI1     114                2.91 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_mul.tf2_ROM:	490 (2.71 % Utilization)

----------------------------------------------------------------------------------------
########   Utilization report for  cell:   poly_ram_5s_32s_46s_Core_Poly_Z3_1   ########
Instance path:   Core_Poly_Z3.poly_ram_5s_32s_46s_Core_Poly_Z3_1                        
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      129                3.21 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Core_Poly_Z3.poly_ram_5s_32s_46s_Core_Poly_Z3_1:	129 (0.71 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      608                6.29 %               
ARI1     408                10.4 %               
=================================================
Total COMBINATIONAL LOGIC in the block Core_Poly_Z3.poly_ram_5s_32s_46s_Core_Poly_Z3_1:	1016 (5.61 % Utilization)


MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     18                 16.8 %               
=====================================================
Total MEMORY ELEMENTS in the block Core_Poly_Z3.poly_ram_5s_32s_46s_Core_Poly_Z3_1:	18 (0.10 % Utilization)

-------------------------------------------------------------
########   Utilization report for  cell:   arbiter   ########
Instance path:   poly_ram_5s_32s_46s_Core_Poly_Z3_1.arbiter  
=============================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      20                 0.2070 %             
=================================================
Total COMBINATIONAL LOGIC in the block poly_ram_5s_32s_46s_Core_Poly_Z3_1.arbiter:	20 (0.11 % Utilization)

-----------------------------------------------------------------
########   Utilization report for  cell:   delay_3s_Z2   ########
Instance path:   poly_ram_5s_32s_46s_Core_Poly_Z3_1.delay_3s_Z2  
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      60                 1.5 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_ram_5s_32s_46s_Core_Poly_Z3_1.delay_3s_Z2:	60 (0.33 % Utilization)

-----------------------------------------------------------------
########   Utilization report for  cell:   delay_4s_Z1   ########
Instance path:   poly_ram_5s_32s_46s_Core_Poly_Z3_1.delay_4s_Z1  
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.04980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_ram_5s_32s_46s_Core_Poly_Z3_1.delay_4s_Z1:	2 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.02070 %            
=================================================
Total COMBINATIONAL LOGIC in the block poly_ram_5s_32s_46s_Core_Poly_Z3_1.delay_4s_Z1:	2 (0.01 % Utilization)


MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.87 %               
=====================================================
Total MEMORY ELEMENTS in the block poly_ram_5s_32s_46s_Core_Poly_Z3_1.delay_4s_Z1:	2 (0.01 % Utilization)

--------------------------------------------------------------------------
########   Utilization report for  cell:   network_bank_in_5s_1   ########
Instance path:   poly_ram_5s_32s_46s_Core_Poly_Z3_1.network_bank_in_5s_1  
==========================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      40                 0.4140 %             
ARI1     40                 1.02 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_ram_5s_32s_46s_Core_Poly_Z3_1.network_bank_in_5s_1:	80 (0.44 % Utilization)

-------------------------------------------------------------------------
########   Utilization report for  cell:   network_bf_in_46s_1   ########
Instance path:   poly_ram_5s_32s_46s_Core_Poly_Z3_1.network_bf_in_46s_1  
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.1990 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_ram_5s_32s_46s_Core_Poly_Z3_1.network_bf_in_46s_1:	8 (0.04 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      528                5.46 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_ram_5s_32s_46s_Core_Poly_Z3_1.network_bf_in_46s_1:	528 (2.92 % Utilization)

--------------------------------------------------------------------------
########   Utilization report for  cell:   network_bf_out_46s_1   ########
Instance path:   poly_ram_5s_32s_46s_Core_Poly_Z3_1.network_bf_out_46s_1  
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      56                 1.4 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_ram_5s_32s_46s_Core_Poly_Z3_1.network_bf_out_46s_1:	56 (0.31 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      16                 0.1650 %             
ARI1     368                9.41 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_ram_5s_32s_46s_Core_Poly_Z3_1.network_bf_out_46s_1:	384 (2.12 % Utilization)

-------------------------------------------------------------------
########   Utilization report for  cell:   delay_8s_3s_0   ########
Instance path:   network_bf_out_46s_1.delay_8s_3s_0                
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.5980 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block network_bf_out_46s_1.delay_8s_3s_0:	24 (0.13 % Utilization)

-----------------------------------------------------------------
########   Utilization report for  cell:   delay_8s_4s   ########
Instance path:   network_bf_out_46s_1.delay_8s_4s                
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.7970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block network_bf_out_46s_1.delay_8s_4s:	32 (0.18 % Utilization)

--------------------------------------------------------------------------
########   Utilization report for  cell:   poly_bank_5s_32s_46s   ########
Instance path:   poly_ram_5s_32s_46s_Core_Poly_Z3_1.poly_bank_5s_32s_46s  
==========================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     4                  3.74 %               
=====================================================
Total MEMORY ELEMENTS in the block poly_ram_5s_32s_46s_Core_Poly_Z3_1.poly_bank_5s_32s_46s:	4 (0.02 % Utilization)

----------------------------------------------------------------------------
########   Utilization report for  cell:   poly_bank_5s_32s_46s_0   ########
Instance path:   poly_ram_5s_32s_46s_Core_Poly_Z3_1.poly_bank_5s_32s_46s_0  
============================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     4                  3.74 %               
=====================================================
Total MEMORY ELEMENTS in the block poly_ram_5s_32s_46s_Core_Poly_Z3_1.poly_bank_5s_32s_46s_0:	4 (0.02 % Utilization)

----------------------------------------------------------------------------
########   Utilization report for  cell:   poly_bank_5s_32s_46s_1   ########
Instance path:   poly_ram_5s_32s_46s_Core_Poly_Z3_1.poly_bank_5s_32s_46s_1  
============================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     4                  3.74 %               
=====================================================
Total MEMORY ELEMENTS in the block poly_ram_5s_32s_46s_Core_Poly_Z3_1.poly_bank_5s_32s_46s_1:	4 (0.02 % Utilization)

----------------------------------------------------------------------------
########   Utilization report for  cell:   poly_bank_5s_32s_46s_2   ########
Instance path:   poly_ram_5s_32s_46s_Core_Poly_Z3_1.poly_bank_5s_32s_46s_2  
============================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     4                  3.74 %               
=====================================================
Total MEMORY ELEMENTS in the block poly_ram_5s_32s_46s_Core_Poly_Z3_1.poly_bank_5s_32s_46s_2:	4 (0.02 % Utilization)

------------------------------------------------------------------------------------------
########   Utilization report for  cell:   poly_ram_5s_32s_46s_Core_Poly_Z3_1_0   ########
Instance path:   Core_Poly_Z3.poly_ram_5s_32s_46s_Core_Poly_Z3_1_0                        
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 1.54 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Core_Poly_Z3.poly_ram_5s_32s_46s_Core_Poly_Z3_1_0:	62 (0.34 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      524                5.42 %               
ARI1     408                10.4 %               
=================================================
Total COMBINATIONAL LOGIC in the block Core_Poly_Z3.poly_ram_5s_32s_46s_Core_Poly_Z3_1_0:	932 (5.15 % Utilization)


MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     18                 16.8 %               
=====================================================
Total MEMORY ELEMENTS in the block Core_Poly_Z3.poly_ram_5s_32s_46s_Core_Poly_Z3_1_0:	18 (0.10 % Utilization)

-------------------------------------------------------------------
########   Utilization report for  cell:   delay_3s_Z2_0   ########
Instance path:   poly_ram_5s_32s_46s_Core_Poly_Z3_1_0.delay_3s_Z2_0
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      60                 1.5 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_ram_5s_32s_46s_Core_Poly_Z3_1_0.delay_3s_Z2_0:	60 (0.33 % Utilization)

-------------------------------------------------------------------
########   Utilization report for  cell:   delay_4s_Z1_0   ########
Instance path:   poly_ram_5s_32s_46s_Core_Poly_Z3_1_0.delay_4s_Z1_0
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.04980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block poly_ram_5s_32s_46s_Core_Poly_Z3_1_0.delay_4s_Z1_0:	2 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.02070 %            
=================================================
Total COMBINATIONAL LOGIC in the block poly_ram_5s_32s_46s_Core_Poly_Z3_1_0.delay_4s_Z1_0:	2 (0.01 % Utilization)


MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.87 %               
=====================================================
Total MEMORY ELEMENTS in the block poly_ram_5s_32s_46s_Core_Poly_Z3_1_0.delay_4s_Z1_0:	2 (0.01 % Utilization)

----------------------------------------------------------------------------
########   Utilization report for  cell:   network_bank_in_5s_1_0   ########
Instance path:   poly_ram_5s_32s_46s_Core_Poly_Z3_1_0.network_bank_in_5s_1_0
============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      40                 0.4140 %             
ARI1     40                 1.02 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_ram_5s_32s_46s_Core_Poly_Z3_1_0.network_bank_in_5s_1_0:	80 (0.44 % Utilization)

---------------------------------------------------------------------------
########   Utilization report for  cell:   network_bf_in_46s_1_0   ########
Instance path:   poly_ram_5s_32s_46s_Core_Poly_Z3_1_0.network_bf_in_46s_1_0
===========================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      466                4.82 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_ram_5s_32s_46s_Core_Poly_Z3_1_0.network_bf_in_46s_1_0:	466 (2.58 % Utilization)

----------------------------------------------------------------------------
########   Utilization report for  cell:   network_bf_out_46s_1_0   ########
Instance path:   poly_ram_5s_32s_46s_Core_Poly_Z3_1_0.network_bf_out_46s_1_0
============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      16                 0.1650 %             
ARI1     368                9.41 %               
=================================================
Total COMBINATIONAL LOGIC in the block poly_ram_5s_32s_46s_Core_Poly_Z3_1_0.network_bf_out_46s_1_0:	384 (2.12 % Utilization)

----------------------------------------------------------------------------
########   Utilization report for  cell:   poly_bank_5s_32s_46s_3   ########
Instance path:   poly_ram_5s_32s_46s_Core_Poly_Z3_1_0.poly_bank_5s_32s_46s_3
============================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     4                  3.74 %               
=====================================================
Total MEMORY ELEMENTS in the block poly_ram_5s_32s_46s_Core_Poly_Z3_1_0.poly_bank_5s_32s_46s_3:	4 (0.02 % Utilization)

----------------------------------------------------------------------------
########   Utilization report for  cell:   poly_bank_5s_32s_46s_4   ########
Instance path:   poly_ram_5s_32s_46s_Core_Poly_Z3_1_0.poly_bank_5s_32s_46s_4
============================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     4                  3.74 %               
=====================================================
Total MEMORY ELEMENTS in the block poly_ram_5s_32s_46s_Core_Poly_Z3_1_0.poly_bank_5s_32s_46s_4:	4 (0.02 % Utilization)

----------------------------------------------------------------------------
########   Utilization report for  cell:   poly_bank_5s_32s_46s_5   ########
Instance path:   poly_ram_5s_32s_46s_Core_Poly_Z3_1_0.poly_bank_5s_32s_46s_5
============================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     4                  3.74 %               
=====================================================
Total MEMORY ELEMENTS in the block poly_ram_5s_32s_46s_Core_Poly_Z3_1_0.poly_bank_5s_32s_46s_5:	4 (0.02 % Utilization)

----------------------------------------------------------------------------
########   Utilization report for  cell:   poly_bank_5s_32s_46s_6   ########
Instance path:   poly_ram_5s_32s_46s_Core_Poly_Z3_1_0.poly_bank_5s_32s_46s_6
============================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     4                  3.74 %               
=====================================================
Total MEMORY ELEMENTS in the block poly_ram_5s_32s_46s_Core_Poly_Z3_1_0.poly_bank_5s_32s_46s_6:	4 (0.02 % Utilization)

-----------------------------------------------------------------------------
########   Utilization report for  cell:   polyvec_ram_9s_512s_23s   ########
Instance path:   Core_Poly_Z3.polyvec_ram_9s_512s_23s                        
=============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      64                 0.6620 %             
ARI1     460                11.8 %               
=================================================
Total COMBINATIONAL LOGIC in the block Core_Poly_Z3.polyvec_ram_9s_512s_23s:	524 (2.90 % Utilization)


MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     64                 59.8 %               
=====================================================
Total MEMORY ELEMENTS in the block Core_Poly_Z3.polyvec_ram_9s_512s_23s:	64 (0.35 % Utilization)

--------------------------------------------------------------------
########   Utilization report for  cell:   FIC0_INITIATOR   ########
Instance path:   FIC_0_PERIPHERALS.FIC0_INITIATOR                   
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1952               48.6 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block FIC_0_PERIPHERALS.FIC0_INITIATOR:	1952 (10.79 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2398               24.8 %               
ARI1     327                8.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block FIC_0_PERIPHERALS.FIC0_INITIATOR:	2725 (15.06 % Utilization)


MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  6.54 %               
=====================================================
Total MEMORY ELEMENTS in the block FIC_0_PERIPHERALS.FIC0_INITIATOR:	7 (0.04 % Utilization)


GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  16.7 %               
===================================================
Total GLOBAL BUFFERS in the block FIC_0_PERIPHERALS.FIC0_INITIATOR:	1 (0.01 % Utilization)

-----------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXI4INTERCONNECT_Z5   ########
Instance path:   FIC0_INITIATOR.COREAXI4INTERCONNECT_Z5                      
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1952               48.6 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block FIC0_INITIATOR.COREAXI4INTERCONNECT_Z5:	1952 (10.79 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2398               24.8 %               
ARI1     327                8.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block FIC0_INITIATOR.COREAXI4INTERCONNECT_Z5:	2725 (15.06 % Utilization)


MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  6.54 %               
=====================================================
Total MEMORY ELEMENTS in the block FIC0_INITIATOR.COREAXI4INTERCONNECT_Z5:	7 (0.04 % Utilization)


GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  16.7 %               
===================================================
Total GLOBAL BUFFERS in the block FIC0_INITIATOR.COREAXI4INTERCONNECT_Z5:	1 (0.01 % Utilization)

------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterConvertor_Z8   ########
Instance path:   COREAXI4INTERCONNECT_Z5.caxi4interconnect_MasterConvertor_Z8             
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      504                12.6 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z5.caxi4interconnect_MasterConvertor_Z8:	504 (2.78 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      267                2.76 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z5.caxi4interconnect_MasterConvertor_Z8:	267 (1.48 % Utilization)

----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s   ########
Instance path:   caxi4interconnect_MasterConvertor_Z8.caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      504                12.6 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterConvertor_Z8.caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s:	504 (2.78 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      267                2.76 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterConvertor_Z8.caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s:	267 (1.48 % Utilization)

----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_11s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_11s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.4490 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_11s_0_1_3_2:	18 (0.10 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.1240 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_11s_0_1_3_2:	12 (0.07 % Utilization)

----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_76s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_76s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                3.69 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_76s_0_1_3_2:	148 (0.82 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 0.7960 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_76s_0_1_3_2:	77 (0.43 % Utilization)

----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_77s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_77s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      120                2.99 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_77s_0_1_3_0:	120 (0.66 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      63                 0.6520 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_77s_0_1_3_0:	63 (0.35 % Utilization)

----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_77s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_77s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      120                2.99 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_77s_0_1_3_2:	120 (0.66 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      63                 0.6520 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_77s_0_1_3_2:	63 (0.35 % Utilization)

----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_82s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_82s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      98                 2.44 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_82s_0_1_3_2:	98 (0.54 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      52                 0.5380 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.caxi4interconnect_RegSliceFull_82s_0_1_3_2:	52 (0.29 % Utilization)

----------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ResetSycnc   ########
Instance path:   COREAXI4INTERCONNECT_Z5.caxi4interconnect_ResetSycnc             
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.04980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z5.caxi4interconnect_ResetSycnc:	2 (0.01 % Utilization)


GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  16.7 %               
===================================================
Total GLOBAL BUFFERS in the block COREAXI4INTERCONNECT_Z5.caxi4interconnect_ResetSycnc:	1 (0.01 % Utilization)

------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlaveConvertor_Z13   ########
Instance path:   COREAXI4INTERCONNECT_Z5.caxi4interconnect_SlaveConvertor_Z13             
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1446               36 %                 
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z5.caxi4interconnect_SlaveConvertor_Z13:	1446 (7.99 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2131               22 %                 
ARI1     327                8.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z5.caxi4interconnect_SlaveConvertor_Z13:	2458 (13.58 % Utilization)


MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  6.54 %               
=====================================================
Total MEMORY ELEMENTS in the block COREAXI4INTERCONNECT_Z5.caxi4interconnect_SlaveConvertor_Z13:	7 (0.04 % Utilization)

----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z13.caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      484                12.1 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z13.caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0:	484 (2.67 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      262                2.71 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z13.caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0:	262 (1.45 % Utilization)

----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_12s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_12s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.4490 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_12s_0_1_3_0:	18 (0.10 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.1140 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_12s_0_1_3_0:	11 (0.06 % Utilization)

----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_77s_0_1_3_1   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_77s_0_1_3_1
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                3.69 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_77s_0_1_3_1:	148 (0.82 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 0.7960 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_77s_0_1_3_1:	77 (0.43 % Utilization)

----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_78s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      112                2.79 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_0:	112 (0.62 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      62                 0.6410 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_0:	62 (0.34 % Utilization)

----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_78s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      108                2.69 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_2:	108 (0.60 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      57                 0.590 %              
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_2:	57 (0.31 % Utilization)

----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_83s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_83s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      98                 2.44 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_83s_0_1_3_0:	98 (0.54 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      55                 0.5690 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_83s_0_1_3_0:	55 (0.30 % Utilization)

------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvDataWidthConverter_Z9   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z13.caxi4interconnect_SlvDataWidthConverter_Z9
================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      962                24 %                 
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z13.caxi4interconnect_SlvDataWidthConverter_Z9:	962 (5.32 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1869               19.3 %               
ARI1     327                8.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z13.caxi4interconnect_SlvDataWidthConverter_Z9:	2196 (12.13 % Utilization)


MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  6.54 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z13.caxi4interconnect_SlvDataWidthConverter_Z9:	7 (0.04 % Utilization)

-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0   ########      
Instance path:   caxi4interconnect_SlvDataWidthConverter_Z9.caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      962                24 %                 
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvDataWidthConverter_Z9.caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0:	962 (5.32 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1869               19.3 %               
ARI1     327                8.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvDataWidthConverter_Z9.caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0:	2196 (12.13 % Utilization)


MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  6.54 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvDataWidthConverter_Z9.caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0:	7 (0.04 % Utilization)

----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s   ########                         
Instance path:   caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0.caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      496                12.4 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0.caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s:	496 (2.74 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      975                10.1 %               
ARI1     158                4.04 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0.caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s:	1133 (6.26 % Utilization)


MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  2.8 %                
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0.caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s:	3 (0.02 % Utilization)

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1   ########                                       
Instance path:   caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1
===========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                3.69 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1:	148 (0.82 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      349                3.61 %               
ARI1     92                 2.35 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1:	441 (2.44 % Utilization)

----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s   ########                                       
Instance path:   caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      65                 1.62 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s:	65 (0.36 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      45                 0.4650 %             
ARI1     6                  0.1530 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s:	51 (0.28 % Utilization)

----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Hold_Reg_Ctrl_1   ########             
Instance path:   caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s.caxi4interconnect_Hold_Reg_Ctrl_1
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.02490 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s.caxi4interconnect_Hold_Reg_Ctrl_1:	1 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.02070 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s.caxi4interconnect_Hold_Reg_Ctrl_1:	2 (0.01 % Utilization)

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s   ########                                       
Instance path:   caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s
=============================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                2.89 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s:	116 (0.64 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      172                1.78 %               
ARI1     31                 0.7930 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s:	203 (1.12 % Utilization)

-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Hold_Reg_Ctrl_2   ########                                            
Instance path:   caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s.caxi4interconnect_Hold_Reg_Ctrl_2
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.02490 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s.caxi4interconnect_Hold_Reg_Ctrl_2:	1 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.04140 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s.caxi4interconnect_Hold_Reg_Ctrl_2:	4 (0.02 % Utilization)

------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_DownConv_widthConvrd_46s_1s_9s_32s_64s_1s   ########                                       
Instance path:   caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_widthConvrd_46s_1s_9s_32s_64s_1s
============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      151                3.76 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_widthConvrd_46s_1s_9s_32s_64s_1s:	151 (0.83 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      369                3.82 %               
ARI1     29                 0.7410 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_DWC_DownConv_widthConvrd_46s_1s_9s_32s_64s_1s:	398 (2.20 % Utilization)

----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1   ########                                       
Instance path:   caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.3990 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1:	16 (0.09 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      40                 0.4140 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1:	40 (0.22 % Utilization)


MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  2.8 %                
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s.caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1:	3 (0.02 % Utilization)

------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_1   ########                         
Instance path:   caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_1
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.3990 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_1:	16 (0.09 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      40                 0.4140 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_1:	40 (0.22 % Utilization)

--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s_1   ########                         
Instance path:   caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1.caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s_1
==========================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  2.8 %                
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1.caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s_1:	3 (0.02 % Utilization)

--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_DownConv_writeWidthConv_Z10   ########                         
Instance path:   caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0.caxi4interconnect_DWC_DownConv_writeWidthConv_Z10
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      466                11.6 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0.caxi4interconnect_DWC_DownConv_writeWidthConv_Z10:	466 (2.58 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      894                9.25 %               
ARI1     169                4.32 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0.caxi4interconnect_DWC_DownConv_writeWidthConv_Z10:	1063 (5.87 % Utilization)


MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     4                  3.74 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0.caxi4interconnect_DWC_DownConv_writeWidthConv_Z10:	4 (0.02 % Utilization)

---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1   ########             
Instance path:   caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      150                3.74 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1:	150 (0.83 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      416                4.3 %                
ARI1     92                 2.35 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1:	508 (2.81 % Utilization)

--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s   ########             
Instance path:   caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      46                 1.15 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s:	46 (0.25 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      27                 0.2790 %             
ARI1     8                  0.2050 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s:	35 (0.19 % Utilization)

--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Hold_Reg_Ctrl   ########             
Instance path:   caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s.caxi4interconnect_Hold_Reg_Ctrl
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.02490 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s.caxi4interconnect_Hold_Reg_Ctrl:	1 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.0310 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s.caxi4interconnect_Hold_Reg_Ctrl:	3 (0.02 % Utilization)

---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s   ########             
Instance path:   caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      105                2.62 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s:	105 (0.58 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      189                1.95 %               
ARI1     36                 0.920 %              
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s:	225 (1.24 % Utilization)

-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Hold_Reg_Ctrl_0   ########                                            
Instance path:   caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s.caxi4interconnect_Hold_Reg_Ctrl_0
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.02490 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s.caxi4interconnect_Hold_Reg_Ctrl_0:	1 (0.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.04140 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s.caxi4interconnect_Hold_Reg_Ctrl_0:	4 (0.02 % Utilization)

-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s   ########             
Instance path:   caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s
=====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      123                3.07 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s:	123 (0.68 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      174                1.8 %                
ARI1     33                 0.8440 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s:	207 (1.14 % Utilization)

--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_brespCtrl_1s_9s   ########             
Instance path:   caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_brespCtrl_1s_9s
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.2490 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_brespCtrl_1s_9s:	10 (0.06 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.08270 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_DWC_brespCtrl_1s_9s:	8 (0.04 % Utilization)

------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s   ########             
Instance path:   caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.3990 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s:	16 (0.09 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      40                 0.4140 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s:	40 (0.22 % Utilization)


MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.9350 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s:	1 (0.01 % Utilization)

----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_0   ########                       
Instance path:   caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_0
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.3990 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_0:	16 (0.09 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      40                 0.4140 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_0:	40 (0.22 % Utilization)

----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_10s_0s   ########                       
Instance path:   caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_10s_0s
======================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.9350 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_10s_0s:	1 (0.01 % Utilization)

--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0   ########             
Instance path:   caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.3990 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0:	16 (0.09 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      40                 0.4140 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0:	40 (0.22 % Utilization)


MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  2.8 %                
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_DWC_DownConv_writeWidthConv_Z10.caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0:	3 (0.02 % Utilization)

----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13   ########                         
Instance path:   caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.3990 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13:	16 (0.09 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      40                 0.4140 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13:	40 (0.22 % Utilization)

--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s_0   ########                         
Instance path:   caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0.caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s_0
==========================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  2.8 %                
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0.caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s_0:	3 (0.02 % Utilization)

-----------------------------------------------------------------
########   Utilization report for  cell:   MSS_WRAPPER   ########
Instance path:   MPFS_ICICLE_KIT_BASE_DESIGN.MSS_WRAPPER         
=================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2                  0.02070 %            
BLACK BOX     6                  50 %                 
======================================================
Total COMBINATIONAL LOGIC in the block MPFS_ICICLE_KIT_BASE_DESIGN.MSS_WRAPPER:	8 (0.04 % Utilization)


IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       114                77 %                 
=================================================
Total IO PADS in the block MPFS_ICICLE_KIT_BASE_DESIGN.MSS_WRAPPER:	114 (0.63 % Utilization)

----------------------------------------------------------------
########   Utilization report for  cell:   ICICLE_MSS   ########
Instance path:   MSS_WRAPPER.ICICLE_MSS                         
================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2                  0.02070 %            
BLACK BOX     5                  41.7 %               
======================================================
Total COMBINATIONAL LOGIC in the block MSS_WRAPPER.ICICLE_MSS:	7 (0.04 % Utilization)


IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       93                 62.8 %               
=================================================
Total IO PADS in the block MSS_WRAPPER.ICICLE_MSS:	93 (0.51 % Utilization)


##### END OF AREA REPORT #####]

