User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/Destiny/WriteLatency/SRAM/2048KB/2048KB.cfg) is loaded

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 2MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write latency ...
Using cell file: ./cell_defs/SRAM.cell
numSolutions = 26135 / numDesigns = 218700

=============
   SUMMARY   
=============
Optimized for: Write Latency
Memory Cell: SRAM
Cell Area (F^2)    : 146 (14.6Fx10F)
Cell Aspect Ratio  : 1.46
SRAM Cell Access Transistor Width: 1.31F
SRAM Cell NMOS Width: 2.08F
SRAM Cell PMOS Width: 1.23F

=============
CONFIGURATION
=============
Bank Organization: 256 x 32 x 16
 - Row Activation   : 1 / 256 x 1
 - Column Activation: 32 / 32 x 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 2 Rows x 16 Columns
Mux Level:
 - Senseamp Mux      : 8
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 2
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 945.87um x 275.633um = 295300um^2
 |--- Mat Area      = 3.69481um x 8.61353um = 31.8253um^2   (454.732%)
 |--- Subarray Area = 1.8474um x 3.75476um = 6.93655um^2   (521.585%)
 |--- TSV Area      = 81um^2
 - Area Efficiency = 401.472%
Timing:
 -  Read Latency = 265.497ps
 |--- TSV Latency    = 0.171162ps
 |--- H-Tree Latency = 136.849ps
 |--- Mat Latency    = 128.477ps
    |--- Predecoder Latency = 22.745ps
    |--- Subarray Latency   = 105.732ps
       |--- Row Decoder Latency = 34.8514ps
       |--- Bitline Latency     = 30.9627ps,2.07502e+10s,4.0023e+09s
       |--- Senseamp Latency    = 3.9879ps
       |--- Mux Latency         = 35.9301ps
       |--- Precharge Latency   = 12.8721ps
       |--- Read Pulse   = 0ps
 - Write Latency = 196.987ps
 |--- TSV Latency    = 0.0855811ps
 |--- H-Tree Latency = 68.4245ps
 |--- Mat Latency    = 128.477ps
    |--- Predecoder Latency = 22.745ps
    |--- Subarray Latency   = 105.732ps
       |--- Row Decoder Latency = 34.8514ps
       |--- Charge Latency      = 5.88455ps
 - Read Bandwidth  = 191.038GB/s
 - Write Bandwidth = 151.326GB/s
Power:
 -  Read Dynamic Energy = 258.918pJ
 |--- TSV Dynamic Energy    = 237.176pJ
 |--- H-Tree Dynamic Energy = 20.0079pJ
 |--- Mat Dynamic Energy    = 0.0541789pJ per mat
    |--- Predecoder Dynamic Energy = 0.00188455pJ
    |--- Subarray Dynamic Energy   = 0.0130736pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.00139783pJ
       |--- Mux Decoder Dynamic Energy = 0.00331425pJ
       |--- Senseamp Dynamic Energy    = 0.000726993pJ
       |--- Mux Dynamic Energy         = 0.000721795pJ
       |--- Precharge Dynamic Energy   = 0.00609574pJ
 - Write Dynamic Energy = 257.946pJ
 |--- TSV Dynamic Energy    = 237.176pJ
 |--- H-Tree Dynamic Energy = 20.0079pJ
 |--- Mat Dynamic Energy    = 0.0238243pJ per mat
    |--- Predecoder Dynamic Energy = 0.00188455pJ
    |--- Subarray Dynamic Energy   = 0.00548494pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.00139783pJ
       |--- Mux Decoder Dynamic Energy = 0.00331425pJ
       |--- Mux Dynamic Energy         = 0.000721795pJ
 - Leakage Power = 471.897uW
 |--- TSV Leakage              = 0pW
 |--- H-Tree Leakage Power     = 0pW
 |--- Mat Leakage Power        = 3.60029nW per mat

Finished!
