-- Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.


-- Generated by Quartus Prime Version 16.0 (Build Build 211 04/27/2016)
-- Created on Sat Sep 24 16:45:44 2016

COMPONENT Syndrome
	PORT
	(
		Clear		:	 IN STD_LOGIC;
		Clock		:	 IN STD_LOGIC;
		Input		:	 IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		S0		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		S1		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		S2		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		S3		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		S4		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		S5		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		S6		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		S7		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0)
	);
END COMPONENT;