// Seed: 1104586492
module module_0 (
    input wire id_0,
    input wire id_1,
    input tri0 id_2,
    input tri0 id_3,
    output supply0 id_4,
    output tri1 id_5,
    input wand id_6,
    input uwire id_7,
    input wire id_8,
    input wor id_9,
    input tri0 id_10,
    input supply1 id_11,
    input wor id_12,
    output supply1 id_13,
    input wand id_14,
    output wor id_15,
    input wor id_16,
    input uwire id_17,
    input wire id_18
);
  wire id_20;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input wire id_2,
    input uwire id_3,
    output tri0 id_4
    , id_8,
    input wire id_5,
    output tri1 id_6
);
  assign id_6 = 1;
  module_0(
      id_2,
      id_5,
      id_5,
      id_0,
      id_6,
      id_4,
      id_5,
      id_5,
      id_3,
      id_3,
      id_0,
      id_5,
      id_5,
      id_6,
      id_2,
      id_6,
      id_0,
      id_3,
      id_3
  );
endmodule
