// Seed: 1215436961
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = id_5;
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input supply0 id_3,
    input tri1 id_4,
    output supply1 id_5,
    input uwire id_6,
    input tri id_7,
    input wor id_8,
    input wand id_9,
    output supply0 id_10,
    output wor id_11,
    input wand id_12,
    input supply1 id_13,
    input tri1 id_14,
    output logic id_15,
    inout tri1 id_16,
    input uwire id_17,
    output supply1 id_18,
    output tri0 id_19,
    output supply0 id_20,
    input wire id_21
);
  tran (1, -1 === 1, id_20);
  wire id_23;
  wire id_24;
  ;
  assign id_0 = id_4;
  module_0 modCall_1 (
      id_23,
      id_24,
      id_23,
      id_24,
      id_23
  );
  parameter id_25 = 1;
  logic id_26;
  ;
  wire [-1 'b0 : ""] id_27;
  assign id_26 = id_13;
  wire id_28;
  initial begin : LABEL_0
    id_26 <= 1'h0 & -1;
    id_15 <= id_13;
  end
  assign id_11 = id_25 - -1;
endmodule
