<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RC4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="RC4.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RC4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RC4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RC4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="RC4.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RC4.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RC4.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RC4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RC4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RC4.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RC4_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RC4_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RC4_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RC4_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RC4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="key_gene.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="key_gene.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="key_gene.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="key_gene.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="key_gene.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="key_gene.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="key_gene.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="key_gene.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="key_gene.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="key_gene.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="key_gene.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="key_gene.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="key_gene.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="key_gene.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="key_gene.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="key_gene.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="key_gene.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="key_gene.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="key_gene.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="key_gene_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="key_gene_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="key_gene_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="key_gene_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="key_gene_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="key_gene_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="key_gene_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="key_gene_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="key_gene_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="key_gene_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="key_gene_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="key_gene_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="key_gene_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="key_gene_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="key_gene_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="key_gene_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="key_gene_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_keygene_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_keygene_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_keygene_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_keygene_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="text_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="text_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="text_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="text_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1439020158" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1439020158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1439270818" xil_pn:in_ck="1943252141086766913" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1439270818">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RC4.v"/>
      <outfile xil_pn:name="key_gene.v"/>
      <outfile xil_pn:name="text.v"/>
    </transform>
    <transform xil_pn:end_ts="1439099223" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1166269554787550044" xil_pn:start_ts="1439099223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1439099223" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2989824348578884838" xil_pn:start_ts="1439099223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1439020158" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2507921983485222607" xil_pn:start_ts="1439020158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1439270823" xil_pn:in_ck="1943252141086766913" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1439270822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RC4.v"/>
      <outfile xil_pn:name="key_gene.v"/>
      <outfile xil_pn:name="text.v"/>
    </transform>
    <transform xil_pn:end_ts="1439270828" xil_pn:in_ck="1943252141086766913" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8595701113357300137" xil_pn:start_ts="1439270823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="text_beh.prj"/>
      <outfile xil_pn:name="text_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1439270908" xil_pn:in_ck="5257284363799904512" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5250011074832979974" xil_pn:start_ts="1439270907">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="text_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1438845789" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1438845789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1438845900" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5399248060145429188" xil_pn:start_ts="1438845900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1438845900" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2507921983485222607" xil_pn:start_ts="1438845900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1438845900" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1438845900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1438845900" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4492794029816772414" xil_pn:start_ts="1438845900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1438845900" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-563469029221826088" xil_pn:start_ts="1438845900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1438845900" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2703119174451517863" xil_pn:start_ts="1438845900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1439270397" xil_pn:in_ck="-4451531051451879400" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5358074869304631102" xil_pn:start_ts="1439270320">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="key_gene.lso"/>
      <outfile xil_pn:name="key_gene.ngc"/>
      <outfile xil_pn:name="key_gene.ngr"/>
      <outfile xil_pn:name="key_gene.prj"/>
      <outfile xil_pn:name="key_gene.stx"/>
      <outfile xil_pn:name="key_gene.syr"/>
      <outfile xil_pn:name="key_gene.xst"/>
      <outfile xil_pn:name="key_gene_stx_beh.prj"/>
      <outfile xil_pn:name="key_gene_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1438845908" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893836233821929" xil_pn:start_ts="1438845908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1439270406" xil_pn:in_ck="1396957978730190748" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1460502596728692560" xil_pn:start_ts="1439270397">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="key_gene.bld"/>
      <outfile xil_pn:name="key_gene.ngd"/>
      <outfile xil_pn:name="key_gene_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1439270586" xil_pn:in_ck="3064847493683175710" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="346394261158932323" xil_pn:start_ts="1439270406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="key_gene.pcf"/>
      <outfile xil_pn:name="key_gene_map.map"/>
      <outfile xil_pn:name="key_gene_map.mrp"/>
      <outfile xil_pn:name="key_gene_map.ncd"/>
      <outfile xil_pn:name="key_gene_map.ngm"/>
      <outfile xil_pn:name="key_gene_map.xrpt"/>
      <outfile xil_pn:name="key_gene_summary.xml"/>
      <outfile xil_pn:name="key_gene_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1439270700" xil_pn:in_ck="8902150635423138311" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3717135755049403020" xil_pn:start_ts="1439270586">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="key_gene.ncd"/>
      <outfile xil_pn:name="key_gene.pad"/>
      <outfile xil_pn:name="key_gene.par"/>
      <outfile xil_pn:name="key_gene.ptwx"/>
      <outfile xil_pn:name="key_gene.unroutes"/>
      <outfile xil_pn:name="key_gene.xpi"/>
      <outfile xil_pn:name="key_gene_pad.csv"/>
      <outfile xil_pn:name="key_gene_pad.txt"/>
      <outfile xil_pn:name="key_gene_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1439270700" xil_pn:in_ck="5568448797476186986" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1439270683">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="key_gene.twr"/>
      <outfile xil_pn:name="key_gene.twx"/>
    </transform>
  </transforms>

</generated_project>
