# CMAKE generated file: DO NOT EDIT!
# Generated by "Unix Makefiles" Generator, CMake Version 3.22

# Delete rule output on recipe failure.
.DELETE_ON_ERROR:

#=============================================================================
# Special targets provided by cmake.

# Disable implicit rules so canonical targets will work.
.SUFFIXES:

# Disable VCS-based implicit rules.
% : %,v

# Disable VCS-based implicit rules.
% : RCS/%

# Disable VCS-based implicit rules.
% : RCS/%,v

# Disable VCS-based implicit rules.
% : SCCS/s.%

# Disable VCS-based implicit rules.
% : s.%

.SUFFIXES: .hpux_make_needs_suffix_list

# Command-line flag to silence nested $(MAKE).
$(VERBOSE)MAKESILENT = -s

#Suppress display of executed commands.
$(VERBOSE).SILENT:

# A target that is always out of date.
cmake_force:
.PHONY : cmake_force

#=============================================================================
# Set environment variables for the build.

# The shell in which to execute make rules.
SHELL = /bin/sh

# The CMake executable.
CMAKE_COMMAND = /usr/bin/cmake

# The command to remove a file.
RM = /usr/bin/cmake -E rm -f

# Escaping for special characters.
EQUALS = =

# The top-level source directory on which CMake was run.
CMAKE_SOURCE_DIR = "/home/achintya/Software/Sem6/VlArch/Project/ApproximateAdders/Verilog Codes"

# The top-level build directory on which CMake was run.
CMAKE_BINARY_DIR = "/home/achintya/Software/Sem6/VlArch/Project/ApproximateAdders/Verilog Codes/build"

# Utility rule file for compile_verilog1.

# Include any custom commands dependencies for this target.
include CMakeFiles/compile_verilog1.dir/compiler_depend.make

# Include the progress variables for this target.
include CMakeFiles/compile_verilog1.dir/progress.make

CMakeFiles/compile_verilog1:
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir="/home/achintya/Software/Sem6/VlArch/Project/ApproximateAdders/Verilog Codes/build/CMakeFiles" --progress-num=$(CMAKE_PROGRESS_1) "Compiling Verilog files 1 with Icarus Verilog"
	cd "/home/achintya/Software/Sem6/VlArch/Project/ApproximateAdders/Verilog Codes" && iverilog -o runAllAdder tb.v andOr.v orAnd.v gates.v FA.v HybridAdder.v nbitrca.v nBitRcpa1.v nBitRcpa2.v nBitRcpa3.v rcpfa1.v rcpfa2.v rcpfa3.v

compile_verilog1: CMakeFiles/compile_verilog1
compile_verilog1: CMakeFiles/compile_verilog1.dir/build.make
.PHONY : compile_verilog1

# Rule to build all files generated by this target.
CMakeFiles/compile_verilog1.dir/build: compile_verilog1
.PHONY : CMakeFiles/compile_verilog1.dir/build

CMakeFiles/compile_verilog1.dir/clean:
	$(CMAKE_COMMAND) -P CMakeFiles/compile_verilog1.dir/cmake_clean.cmake
.PHONY : CMakeFiles/compile_verilog1.dir/clean

CMakeFiles/compile_verilog1.dir/depend:
	cd "/home/achintya/Software/Sem6/VlArch/Project/ApproximateAdders/Verilog Codes/build" && $(CMAKE_COMMAND) -E cmake_depends "Unix Makefiles" "/home/achintya/Software/Sem6/VlArch/Project/ApproximateAdders/Verilog Codes" "/home/achintya/Software/Sem6/VlArch/Project/ApproximateAdders/Verilog Codes" "/home/achintya/Software/Sem6/VlArch/Project/ApproximateAdders/Verilog Codes/build" "/home/achintya/Software/Sem6/VlArch/Project/ApproximateAdders/Verilog Codes/build" "/home/achintya/Software/Sem6/VlArch/Project/ApproximateAdders/Verilog Codes/build/CMakeFiles/compile_verilog1.dir/DependInfo.cmake" --color=$(COLOR)
.PHONY : CMakeFiles/compile_verilog1.dir/depend

