Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.58 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.59 secs
 
--> Reading design: Ultimate.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Ultimate.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Ultimate"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : Ultimate
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Electronica/Lab. Electronica/proyecto/siete_segmentos/Vel_cont.vhd" in Library work.
Architecture velocidad of Entity vel_cont is up to date.
Compiling vhdl file "D:/Electronica/Lab. Electronica/proyecto/siete_segmentos/Cont_princ.vhd" in Library work.
Architecture c_principal of Entity cont_princ is up to date.
Compiling vhdl file "D:/Electronica/Lab. Electronica/proyecto/siete_segmentos/Cont_digits.vhd" in Library work.
Architecture behavioral of Entity cont_digits is up to date.
Compiling vhdl file "D:/Electronica/Lab. Electronica/proyecto/siete_segmentos/Act_disp.vhd" in Library work.
Architecture actualizador of Entity act_disp is up to date.
Compiling vhdl file "D:/Electronica/Lab. Electronica/proyecto/siete_segmentos/Maquina_est.vhd" in Library work.
Architecture behavioral of Entity maquina_est is up to date.
Compiling vhdl file "D:/Electronica/Lab. Electronica/proyecto/siete_segmentos/Mult.vhd" in Library work.
Architecture behavioral of Entity mult is up to date.
Compiling vhdl file "D:/Electronica/Lab. Electronica/proyecto/siete_segmentos/mod_display.vhd" in Library work.
Architecture behavioral of Entity mod_display is up to date.
Compiling vhdl file "D:/Electronica/Lab. Electronica/proyecto/siete_segmentos/Ultimate.vhd" in Library work.
Architecture behavioral of Entity ultimate is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Ultimate> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Cont_digits> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Act_disp> in library <work> (architecture <actualizador>).

Analyzing hierarchy for entity <Maquina_est> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mult> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mod_display> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Vel_cont> in library <work> (architecture <velocidad>).

Analyzing hierarchy for entity <Cont_princ> in library <work> (architecture <c_principal>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Ultimate> in library <work> (Architecture <behavioral>).
Entity <Ultimate> analyzed. Unit <Ultimate> generated.

Analyzing Entity <Cont_digits> in library <work> (Architecture <behavioral>).
Entity <Cont_digits> analyzed. Unit <Cont_digits> generated.

Analyzing Entity <Vel_cont> in library <work> (Architecture <velocidad>).
Entity <Vel_cont> analyzed. Unit <Vel_cont> generated.

Analyzing Entity <Cont_princ> in library <work> (Architecture <c_principal>).
Entity <Cont_princ> analyzed. Unit <Cont_princ> generated.

Analyzing Entity <Act_disp> in library <work> (Architecture <actualizador>).
Entity <Act_disp> analyzed. Unit <Act_disp> generated.

Analyzing Entity <Maquina_est> in library <work> (Architecture <behavioral>).
Entity <Maquina_est> analyzed. Unit <Maquina_est> generated.

Analyzing Entity <Mult> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/Electronica/Lab. Electronica/proyecto/siete_segmentos/Mult.vhd" line 45: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <uni>, <dec>, <cen>, <mil>
Entity <Mult> analyzed. Unit <Mult> generated.

Analyzing Entity <mod_display> in library <work> (Architecture <behavioral>).
Entity <mod_display> analyzed. Unit <mod_display> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Act_disp>.
    Related source file is "D:/Electronica/Lab. Electronica/proyecto/siete_segmentos/Act_disp.vhd".
    Found 1-bit register for signal <D_MHZ>.
    Found 18-bit up counter for signal <tmp>.
    Found 19-bit comparator greater for signal <tmp$cmp_gt0000> created at line 26.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Act_disp> synthesized.


Synthesizing Unit <Maquina_est>.
    Related source file is "D:/Electronica/Lab. Electronica/proyecto/siete_segmentos/Maquina_est.vhd".
    Found finite state machine <FSM_0> for signal <count>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 5                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | clkt                      (positive)           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Maquina_est> synthesized.


Synthesizing Unit <Mult>.
    Related source file is "D:/Electronica/Lab. Electronica/proyecto/siete_segmentos/Mult.vhd".
Unit <Mult> synthesized.


Synthesizing Unit <mod_display>.
    Related source file is "D:/Electronica/Lab. Electronica/proyecto/siete_segmentos/mod_display.vhd".
    Found 16x8-bit ROM for signal <siete_seg>.
    Summary:
	inferred   1 ROM(s).
Unit <mod_display> synthesized.


Synthesizing Unit <Vel_cont>.
    Related source file is "D:/Electronica/Lab. Electronica/proyecto/siete_segmentos/Vel_cont.vhd".
    Found 1-bit register for signal <D_MHZ>.
    Found 26-bit up counter for signal <tmp>.
    Found 27-bit comparator greater for signal <tmp$cmp_gt0000> created at line 28.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Vel_cont> synthesized.


Synthesizing Unit <Cont_princ>.
    Related source file is "D:/Electronica/Lab. Electronica/proyecto/siete_segmentos/Cont_princ.vhd".
    Found finite state machine <FSM_1> for signal <count>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 10                                             |
    | Inputs             | 0                                              |
    | Outputs            | 10                                             |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | clkout                    (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <CLKO>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <Cont_princ> synthesized.


Synthesizing Unit <Cont_digits>.
    Related source file is "D:/Electronica/Lab. Electronica/proyecto/siete_segmentos/Cont_digits.vhd".
WARNING:Xst:646 - Signal <c4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Cont_digits> synthesized.


Synthesizing Unit <Ultimate>.
    Related source file is "D:/Electronica/Lab. Electronica/proyecto/siete_segmentos/Ultimate.vhd".
WARNING:Xst:1780 - Signal <clkout2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CLK2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <AN4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Ultimate> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 2
 18-bit up counter                                     : 1
 26-bit up counter                                     : 1
# Registers                                            : 6
 1-bit register                                        : 6
# Comparators                                          : 2
 19-bit comparator greater                             : 1
 27-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Instant_cont_digits/Inst_unidades/count/FSM> on signal <count[1:10]> with one-hot encoding.
Optimizing FSM <Instant_cont_digits/Inst_decenas/count/FSM> on signal <count[1:10]> with one-hot encoding.
Optimizing FSM <Instant_cont_digits/Inst_centenas/count/FSM> on signal <count[1:10]> with one-hot encoding.
Optimizing FSM <Instant_cont_digits/Inst_miles/count/FSM> on signal <count[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 0000  | 0000000001
 0001  | 0000000010
 0010  | 0000000100
 0011  | 0000001000
 0100  | 0000010000
 0101  | 0000100000
 0110  | 0001000000
 0111  | 0010000000
 1000  | 0100000000
 1001  | 1000000000
---------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Instant_Maquina_est/count/FSM> on signal <count[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00001
 0010  | 00010
 0001  | 00100
 0100  | 01000
 1000  | 10000
-------------------
WARNING:Xst:1426 - The value init of the FF/Latch FFd5 hinder the constant cleaning in the block FSM.
   You should achieve better results by setting this init to 0.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 2
 18-bit up counter                                     : 1
 26-bit up counter                                     : 1
# Registers                                            : 6
 Flip-Flops                                            : 6
# Comparators                                          : 2
 19-bit comparator greater                             : 1
 27-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch FSM_FFd5 hinder the constant cleaning in the block FSM_0-parent.
   You should achieve better results by setting this init to 0.
WARNING:Xst:2677 - Node <Instant_cont_digits/Inst_miles/CLKO> of sequential type is unconnected in block <Ultimate>.

Optimizing unit <Ultimate> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Ultimate, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 94
 Flip-Flops                                            : 94

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Ultimate.ngr
Top Level Output File Name         : Ultimate
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 229
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 47
#      LUT2                        : 8
#      LUT3                        : 11
#      LUT4                        : 35
#      MUXCY                       : 64
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 44
# FlipFlops/Latches                : 94
#      FDE                         : 5
#      FDR                         : 49
#      FDRE                        : 36
#      FDSE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       67  out of    960     6%  
 Number of Slice Flip Flops:             94  out of   1920     4%  
 Number of 4 input LUTs:                116  out of   1920     6%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of     83    16%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 94    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.624ns (Maximum Frequency: 150.959MHz)
   Minimum input arrival time before clock: 4.598ns
   Maximum output required time after clock: 11.602ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.624ns (frequency: 150.959MHz)
  Total number of paths / destination ports: 1662 / 185
-------------------------------------------------------------------------
Delay:               6.624ns (Levels of Logic = 14)
  Source:            Instant_cont_digits/Instant_Vel_cont/tmp_1 (FF)
  Destination:       Instant_cont_digits/Instant_Vel_cont/tmp_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Instant_cont_digits/Instant_Vel_cont/tmp_1 to Instant_cont_digits/Instant_Vel_cont/tmp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  Instant_cont_digits/Instant_Vel_cont/tmp_1 (Instant_cont_digits/Instant_Vel_cont/tmp_1)
     LUT4:I0->O            1   0.704   0.000  Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_lut<1> (Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_cy<1> (Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_cy<2> (Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_cy<3> (Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_cy<4> (Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_cy<5> (Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_cy<6> (Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_cy<7> (Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_cy<8> (Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_cy<9> (Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_cy<10> (Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_cy<11> (Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_cy<11>)
     MUXCY:CI->O           2   0.331   0.447  Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_cy<12> (Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_cy<12>)
     INV:I->O             26   0.704   1.260  Instant_cont_digits/Instant_Vel_cont/Mcompar_tmp_cmp_gt0000_cy<12>_inv_INV_0 (Instant_cont_digits/Instant_Vel_cont/tmp_cmp_gt0000)
     FDR:R                     0.911          Instant_cont_digits/Instant_Vel_cont/tmp_0
    ----------------------------------------
    Total                      6.624ns (4.295ns logic, 2.329ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 43 / 43
-------------------------------------------------------------------------
Offset:              4.598ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       Instant_cont_digits/Inst_unidades/CLKO (FF)
  Destination Clock: CLK rising

  Data Path: RESET to Instant_cont_digits/Inst_unidades/CLKO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            43   1.218   1.345  RESET_IBUF (RESET_IBUF)
     LUT2:I1->O            1   0.704   0.420  Instant_cont_digits/Inst_unidades/CLKO_or00001 (Instant_cont_digits/Inst_unidades/CLKO_or0000)
     FDR:R                     0.911          Instant_cont_digits/Inst_unidades/CLKO
    ----------------------------------------
    Total                      4.598ns (2.833ns logic, 1.765ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 935 / 11
-------------------------------------------------------------------------
Offset:              11.602ns (Levels of Logic = 6)
  Source:            Instant_Maquina_est/count_FSM_FFd2 (FF)
  Destination:       siete_seg<7> (PAD)
  Source Clock:      CLK rising

  Data Path: Instant_Maquina_est/count_FSM_FFd2 to siete_seg<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.591   1.108  Instant_Maquina_est/count_FSM_FFd2 (Instant_Maquina_est/count_FSM_FFd2)
     LUT3:I0->O            4   0.704   0.762  Instant_Mult/fdisp_cmp_eq00021 (Instant_Mult/fdisp_cmp_eq0002)
     LUT3:I0->O            1   0.704   0.595  Instant_Mult/fdisp<0>115 (Instant_Mult/fdisp<0>115)
     LUT4:I0->O            2   0.704   0.451  Instant_Mult/fdisp<0>1116 (N5)
     LUT4:I3->O            7   0.704   0.883  Instant_Mult/fdisp<1>55 (AN3<1>)
     LUT4:I0->O            1   0.704   0.420  Instant_mod_display/Mrom_siete_seg51 (siete_seg_5_OBUF)
     OBUF:I->O                 3.272          siete_seg_5_OBUF (siete_seg<5>)
    ----------------------------------------
    Total                     11.602ns (7.383ns logic, 4.219ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.50 secs
 
--> 

Total memory usage is 214648 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    0 (   0 filtered)

