sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
6.727300
instruction cache misses l1

  l1 cache instruction misses                                36140000

