{"vcs1":{"timestamp_begin":1684310209.637598674, "rt":1.29, "ut":0.40, "st":0.19}}
{"vcselab":{"timestamp_begin":1684310211.012132411, "rt":1.22, "ut":0.45, "st":0.17}}
{"link":{"timestamp_begin":1684310212.303187215, "rt":0.45, "ut":0.22, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684310208.991747241}
{"VCS_COMP_START_TIME": 1684310208.991747241}
{"VCS_COMP_END_TIME": 1684310214.272525041}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330608}}
{"stitch_vcselab": {"peak_mem": 211888}}
