m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/sriram/Documents/Verilog/3 OR gate_Gate_level_implementation
vthreeorgateGateLevel
!s110 1597126598
!i10b 1
!s100 `gJJ[1]7mlzK`e?BACN<G3
I^Tan^e1iKI;nSHiP?jCh`3
VDg1SIo80bB@j0V0VzS_@n1
d/home/sriram/Documents/Verilog/threeOR_gate_Gate_level_implementation
w1597126594
8/home/sriram/Documents/Verilog/threeOR_gate_Gate_level_implementation/threeOR_gate_Gate_level_implementation.v
F/home/sriram/Documents/Verilog/threeOR_gate_Gate_level_implementation/threeOR_gate_Gate_level_implementation.v
L0 2
OV;L;10.5b;63
r1
!s85 0
31
!s108 1597126597.000000
!s107 /home/sriram/Documents/Verilog/threeOR_gate_Gate_level_implementation/threeOR_gate_Gate_level_implementation.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/threeOR_gate_Gate_level_implementation/threeOR_gate_Gate_level_implementation.v|
!i113 1
o-work work
tCvgOpt 0
nthreeorgate@gate@level
