# vsim -vopt work.hvl_top work.hdl_top -voptargs="+acc=npr" -assertdebug "+UVM_TESTNAME=base_test" -l base_test/base_test.log -c -do "log -r /*; add wave -r /*; run -all;" -wlf base_test/waveform.wlf 
# Start time: 23:13:48 on Nov 01,2021
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.uart_globals_pkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.uart_slave_pkg(fast)
# Loading work.uart_master_pkg(fast)
# Loading work.uart_env_pkg(fast)
# Loading work.test_pkg(fast)
# Loading work.hvl_top(fast)
# Loading work.uart_if(fast)
# Loading work.hdl_top(fast)
# Loading work.slave_agent_bfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.uart_if(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test base_test...
# HDL_TOP
# Slave Agent BFM
# UVM_INFO ../../src/hvl_top/env/env.sv(62) @ 0: uvm_test_top.env [uvm_test_top.env] ENV: build_phase
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------
# Name                        Type                    Size  Value
# ---------------------------------------------------------------
# uvm_test_top                base_test               -     @474 
#   env                       env                     -     @496 
#     master_agent_h          master_agent            -     @504 
#       master_driver_proxy   master_driver_proxy     -     @629 
#         rsp_port            uvm_analysis_port       -     @644 
#         seq_item_port       uvm_seq_item_pull_port  -     @636 
#       master_monitor_proxy  master_monitor_proxy    -     @761 
#       master_sequencer      master_sequencer        -     @652 
#         rsp_export          uvm_analysis_export     -     @659 
#         seq_item_export     uvm_seq_item_pull_imp   -     @753 
#         arbitration_queue   array                   0     -    
#         lock_queue          array                   0     -    
#         num_last_reqs       integral                32    'd1  
#         num_last_rsps       integral                32    'd1  
#     slave_agent_h           slave_agent             -     @511 
#       slave_drv_proxy_h     slave_driver_proxy      -     @775 
#         rsp_port            uvm_analysis_port       -     @790 
#         seq_item_port       uvm_seq_item_pull_port  -     @782 
#       slave_mon_proxy_h     slave_monitor_proxy     -     @907 
#       slave_seqr_h          slave_sequencer         -     @798 
#         rsp_export          uvm_analysis_export     -     @805 
#         seq_item_export     uvm_seq_item_pull_imp   -     @899 
#         arbitration_queue   array                   0     -    
#         lock_queue          array                   0     -    
#         num_last_reqs       integral                32    'd1  
#         num_last_rsps       integral                32    'd1  
#     virtual_seqr_h          virtual_sequencer       -     @518 
#       master_seqr_h         master_sequencer        -     @924 
#         rsp_export          uvm_analysis_export     -     @931 
#         seq_item_export     uvm_seq_item_pull_imp   -     @1025
#         arbitration_queue   array                   0     -    
#         lock_queue          array                   0     -    
#         num_last_reqs       integral                32    'd1  
#         num_last_rsps       integral                32    'd1  
#       rsp_export            uvm_analysis_export     -     @525 
#       seq_item_export       uvm_seq_item_pull_imp   -     @619 
#       slave_seqr_h          slave_sequencer         -     @1033
#         rsp_export          uvm_analysis_export     -     @1040
#         seq_item_export     uvm_seq_item_pull_imp   -     @1134
#         arbitration_queue   array                   0     -    
#         lock_queue          array                   0     -    
#         num_last_reqs       integral                32    'd1  
#         num_last_rsps       integral                32    'd1  
#       arbitration_queue     array                   0     -    
#       lock_queue            array                   0     -    
#       num_last_reqs         integral                32    'd1  
#       num_last_rsps         integral                32    'd1  
# ---------------------------------------------------------------
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 0: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    6
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [uvm_test_top.env]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ns  Iteration: 219  Instance: /hvl_top
# End time: 23:13:52 on Nov 01,2021, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
