dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_io iocell 1 3
set_location "\Encoder_3:CounterUDB:sC24:counterdp:u1\" datapathcell 1 2 2 
set_location "\Encoder_4:CounterUDB:sC24:counterdp:u1\" datapathcell 1 3 2 
set_location "\UART_1:BUART:tx_ctrl_mark_last\" macrocell 1 1 0 3
set_location "\UART_1:BUART:sRX:RxShifter:u0\" datapathcell 2 1 2 
set_location "\UART_1:BUART:rx_bitclk_enable\" macrocell 1 1 1 1
set_location "\Encoder_1:CounterUDB:sSTSReg:stsreg\" statusicell 0 0 4 
set_location "\Encoder_2:CounterUDB:sSTSReg:stsreg\" statusicell 3 1 4 
set_location "\Encoder_6:CounterUDB:sSTSReg:stsreg\" statusicell 3 2 4 
set_location "\Encoder_7:CounterUDB:sSTSReg:stsreg\" statusicell 3 4 4 
set_location "\Encoder_5:CounterUDB:sSTSReg:stsreg\" statusicell 1 5 4 
set_location "\Encoder_3:CounterUDB:sSTSReg:stsreg\" statusicell 0 2 4 
set_location "\Encoder_4:CounterUDB:sSTSReg:stsreg\" statusicell 1 4 4 
set_location "\Encoder_1:CounterUDB:sC24:counterdp:u0\" datapathcell 1 1 2 
set_location "\Encoder_2:CounterUDB:sC24:counterdp:u0\" datapathcell 2 0 2 
set_location "\Encoder_6:CounterUDB:sC24:counterdp:u0\" datapathcell 2 3 2 
set_location "\Encoder_7:CounterUDB:sC24:counterdp:u0\" datapathcell 2 5 2 
set_location "\Encoder_5:CounterUDB:sC24:counterdp:u2\" datapathcell 1 5 2 
set_location "__ONE__" macrocell 0 1 1 2
set_location "\Encoder_5:CounterUDB:count_stored_i\" macrocell 2 5 0 2
set_location "\Encoder_1:CounterUDB:count_stored_i\" macrocell 1 4 1 1
set_location "\Encoder_3:CounterUDB:sC24:counterdp:u0\" datapathcell 2 2 2 
set_location "\Encoder_4:CounterUDB:sC24:counterdp:u0\" datapathcell 0 3 2 
set_location "\UART_1:BUART:sTX:TxSts\" statusicell 2 3 4 
set_location "\Encoder_1:CounterUDB:sC24:counterdp:u1\" datapathcell 0 1 2 
set_location "\Encoder_2:CounterUDB:sC24:counterdp:u1\" datapathcell 3 0 2 
set_location "\Encoder_6:CounterUDB:sC24:counterdp:u1\" datapathcell 3 3 2 
set_location "\Encoder_7:CounterUDB:sC24:counterdp:u1\" datapathcell 3 5 2 
set_location "\UART_1:BUART:txn\" macrocell 1 3 1 1
set_location "\UART_1:BUART:rx_status_5\" macrocell 2 1 0 3
set_location "\UART_1:BUART:sRX:RxBitCounter\" count7cell 1 1 7 
set_location "\UART_1:BUART:counter_load_not\" macrocell 1 2 1 1
set_location "\Encoder_5:CounterUDB:status_2\" macrocell 1 5 1 1
set_location "\Encoder_3:CounterUDB:status_2\" macrocell 0 2 0 1
set_location "\Encoder_4:CounterUDB:status_2\" macrocell 1 4 0 3
set_location "\UART_1:BUART:rx_status_4\" macrocell 2 1 1 3
set_location "Net_9" macrocell 0 1 1 3
set_location "\Encoder_3:CounterUDB:sC24:counterdp:u2\" datapathcell 0 2 2 
set_location "\Encoder_4:CounterUDB:sC24:counterdp:u2\" datapathcell 1 4 2 
set_location "\Encoder_6:CounterUDB:count_enable\" macrocell 3 4 1 2
set_location "\Encoder_7:CounterUDB:count_stored_i\" macrocell 3 4 0 0
set_location "\Encoder_4:CounterUDB:count_stored_i\" macrocell 1 4 1 0
set_location "\Encoder_3:CounterUDB:count_stored_i\" macrocell 2 2 1 2
set_location "\UART_1:BUART:pollcount_0\" macrocell 1 0 1 0
set_location "\UART_1:BUART:rx_state_0\" macrocell 1 0 0 0
set_location "\UART_1:BUART:rx_counter_load\" macrocell 1 1 1 3
set_location "\UART_1:BUART:pollcount_1\" macrocell 1 0 1 2
set_location "\UART_1:BUART:tx_status_0\" macrocell 2 3 1 2
set_location "\UART_1:BUART:rx_last\" macrocell 1 1 0 2
set_location "\UART_1:BUART:tx_status_2\" macrocell 2 3 0 0
set_location "\UART_1:BUART:rx_postpoll\" macrocell 2 0 0 1
set_location "\Encoder_1:CounterUDB:sC24:counterdp:u2\" datapathcell 0 0 2 
set_location "\Encoder_2:CounterUDB:sC24:counterdp:u2\" datapathcell 3 1 2 
set_location "\Encoder_6:CounterUDB:sC24:counterdp:u2\" datapathcell 3 2 2 
set_location "\Encoder_7:CounterUDB:sC24:counterdp:u2\" datapathcell 3 4 2 
set_location "\UART_1:BUART:rx_load_fifo\" macrocell 2 0 1 0
set_location "\Encoder_1:CounterUDB:overflow_reg_i\" macrocell 0 2 0 3
set_location "\Encoder_2:CounterUDB:overflow_reg_i\" macrocell 3 1 0 0
set_location "\Encoder_6:CounterUDB:overflow_reg_i\" macrocell 3 3 0 0
set_location "\Encoder_7:CounterUDB:overflow_reg_i\" macrocell 3 5 1 3
set_location "\Encoder_5:CounterUDB:overflow_reg_i\" macrocell 1 5 0 0
set_location "\Encoder_3:CounterUDB:overflow_reg_i\" macrocell 0 2 1 2
set_location "\Encoder_4:CounterUDB:overflow_reg_i\" macrocell 1 4 1 3
set_location "\Encoder_3:CounterUDB:status_0\" macrocell 0 3 1 2
set_location "\Encoder_4:CounterUDB:status_0\" macrocell 1 4 0 2
set_location "\Encoder_5:CounterUDB:status_0\" macrocell 1 5 1 3
set_location "\Encoder_1:CounterUDB:status_0\" macrocell 0 0 0 0
set_location "\Encoder_2:CounterUDB:status_0\" macrocell 3 0 1 0
set_location "\Encoder_6:CounterUDB:status_0\" macrocell 3 2 0 3
set_location "\Encoder_7:CounterUDB:status_0\" macrocell 3 5 0 2
set_location "\Encoder_5:CounterUDB:sC24:counterdp:u0\" datapathcell 0 4 2 
set_location "\UART_1:BUART:tx_state_1\" macrocell 1 3 0 1
set_location "\UART_1:BUART:rx_state_2\" macrocell 1 1 0 0
set_location "\Encoder_5:CounterUDB:count_enable\" macrocell 2 5 1 0
set_location "\Encoder_1:CounterUDB:count_enable\" macrocell 1 3 1 0
set_location "\Encoder_7:CounterUDB:count_enable\" macrocell 3 4 1 3
set_location "\Encoder_4:CounterUDB:count_enable\" macrocell 1 4 0 0
set_location "\Encoder_3:CounterUDB:count_enable\" macrocell 2 2 0 0
set_location "\UART_1:BUART:tx_bitclk\" macrocell 1 3 1 3
set_location "\Encoder_6:CounterUDB:count_stored_i\" macrocell 3 4 0 2
set_location "\UART_1:BUART:tx_state_0\" macrocell 2 3 0 3
set_location "\Encoder_5:CounterUDB:prevCompare\" macrocell 1 5 0 1
set_location "\Encoder_1:CounterUDB:prevCompare\" macrocell 0 0 1 0
set_location "\Encoder_2:CounterUDB:prevCompare\" macrocell 3 0 0 2
set_location "\Encoder_6:CounterUDB:prevCompare\" macrocell 3 2 1 3
set_location "\Encoder_7:CounterUDB:prevCompare\" macrocell 3 5 1 1
set_location "\Encoder_3:CounterUDB:prevCompare\" macrocell 0 3 0 1
set_location "\Encoder_4:CounterUDB:prevCompare\" macrocell 1 4 1 2
set_location "\UART_1:BUART:rx_status_3\" macrocell 1 1 0 1
set_location "\UART_1:BUART:rx_state_stop1_reg\" macrocell 2 1 1 2
set_location "\Encoder_1:CounterUDB:status_2\" macrocell 0 2 1 3
set_location "\Encoder_2:CounterUDB:status_2\" macrocell 3 1 1 3
set_location "\Encoder_6:CounterUDB:status_2\" macrocell 3 3 1 0
set_location "\Encoder_7:CounterUDB:status_2\" macrocell 3 5 0 3
set_location "\UART_1:BUART:sRX:RxSts\" statusicell 2 1 4 
set_location "\Encoder_5:CounterUDB:sC24:counterdp:u1\" datapathcell 0 5 2 
set_location "\UART_1:BUART:tx_state_2\" macrocell 1 2 0 1
set_location "\UART_1:BUART:sTX:TxShifter:u0\" datapathcell 2 4 2 
set_location "\UART_1:BUART:rx_state_3\" macrocell 2 0 0 0
set_location "\Encoder_2:CounterUDB:count_enable\" macrocell 3 2 1 1
set_location "\Encoder_2:CounterUDB:count_stored_i\" macrocell 3 2 0 2
set_location "\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\" datapathcell 1 0 2 
set_location "\I2C_1:I2C_FF\" i2ccell -1 -1 0
set_io "Enc_4(0)" iocell 0 3
# Note: port 12 is the logical name for port 7
set_io "Rx_1(0)" iocell 12 6
set_io "Enc_3(0)" iocell 0 2
set_io "Enc_5(0)" iocell 0 4
set_io "Enc_1(0)" iocell 0 0
# Note: port 12 is the logical name for port 7
set_io "SCL_1(0)" iocell 12 0
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "Enc_7(0)" iocell 0 6
# Note: port 12 is the logical name for port 7
set_io "SDA_1(0)" iocell 12 1
set_location "\Encoder_3:CounterUDB:sCTRLReg:ctrlreg\" controlcell 2 2 6 
set_location "\Encoder_6:CounterUDB:sCTRLReg:ctrlreg\" controlcell 3 3 6 
set_location "\Encoder_2:CounterUDB:sCTRLReg:ctrlreg\" controlcell 3 2 6 
set_location "\Encoder_4:CounterUDB:sCTRLReg:ctrlreg\" controlcell 1 4 6 
set_location "\Encoder_7:CounterUDB:sCTRLReg:ctrlreg\" controlcell 3 4 6 
set_location "\Encoder_1:CounterUDB:sCTRLReg:ctrlreg\" controlcell 1 3 6 
set_location "\Encoder_5:CounterUDB:sCTRLReg:ctrlreg\" controlcell 2 5 6 
# Note: port 12 is the logical name for port 7
set_io "Tx_1(0)" iocell 12 7
set_location "\I2C_1:I2C_IRQ\" interrupt -1 -1 15
set_io "Enc_2(0)" iocell 0 1
set_io "Enc_6(0)" iocell 0 5
