ModuleName week0503
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b2
LV: 9
RV: 0
Width: 10
Edges
Edge X1: 152 ,Y1: 248 ,X2: 312 ,Y2: 248
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 872 ,Y1: 280 ,X2: 920 ,Y2: 280
Edge X1: 872 ,Y1: 280 ,X2: 872 ,Y2: 336
Edge X1: 464 ,Y1: 336 ,X2: 872 ,Y2: 336
Edge X1: 464 ,Y1: 296 ,X2: 464 ,Y2: 336
Edge X1: 152 ,Y1: 296 ,X2: 464 ,Y2: 296
Edge X1: 464 ,Y1: 296 ,X2: 584 ,Y2: 296
End
Branches
End
Wire Name: b5
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 1088 ,Y1: 232 ,X2: 1160 ,Y2: 232
End
Branches
End
Wire Name: b11
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 480 ,Y1: 264 ,X2: 552 ,Y2: 264
Edge X1: 552 ,Y1: 264 ,X2: 552 ,Y2: 280
Edge X1: 552 ,Y1: 280 ,X2: 584 ,Y2: 280
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 864 ,Y1: 248 ,X2: 920 ,Y2: 248
Edge X1: 864 ,Y1: 248 ,X2: 864 ,Y2: 320
Edge X1: 544 ,Y1: 320 ,X2: 864 ,Y2: 320
Edge X1: 864 ,Y1: 320 ,X2: 1080 ,Y2: 320
Edge X1: 544 ,Y1: 248 ,X2: 544 ,Y2: 320
Edge X1: 152 ,Y1: 320 ,X2: 544 ,Y2: 320
Edge X1: 544 ,Y1: 248 ,X2: 584 ,Y2: 248
End
Branches
End
Wire Name: b8
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 768 ,Y1: 152 ,X2: 768 ,Y2: 248
End
Branches
Branch Left: 768 ,Top: 232
BranchStrList
[1:0]
End
End
Wire Name: b9
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 768 ,Y1: 280 ,X2: 824 ,Y2: 280
Edge X1: 824 ,Y1: 264 ,X2: 824 ,Y2: 280
Edge X1: 824 ,Y1: 160 ,X2: 824 ,Y2: 264
Edge X1: 824 ,Y1: 264 ,X2: 920 ,Y2: 264
End
Branches
End
Wire Name: b10
LV: 1
RV: 0
Width: 2
Edges
Edge X1: 768 ,Y1: 232 ,X2: 896 ,Y2: 232
Edge X1: 896 ,Y1: 232 ,X2: 920 ,Y2: 232
Edge X1: 896 ,Y1: 176 ,X2: 896 ,Y2: 232
End
Branches
End
Wire Name: b12
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 768 ,Y1: 264 ,X2: 792 ,Y2: 264
Edge X1: 792 ,Y1: 160 ,X2: 792 ,Y2: 264
End
Branches
Branch Left: 792 ,Top: 256
BranchStrList
0
End
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 792 ,Y1: 256 ,X2: 808 ,Y2: 256
Edge X1: 808 ,Y1: 256 ,X2: 808 ,Y2: 432
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 760 ,Y1: 296 ,X2: 760 ,Y2: 312
Edge X1: 760 ,Y1: 296 ,X2: 792 ,Y2: 296
Edge X1: 512 ,Y1: 312 ,X2: 760 ,Y2: 312
Edge X1: 512 ,Y1: 248 ,X2: 512 ,Y2: 312
Edge X1: 480 ,Y1: 248 ,X2: 512 ,Y2: 248
Edge X1: 512 ,Y1: 248 ,X2: 528 ,Y2: 248
Edge X1: 528 ,Y1: 248 ,X2: 528 ,Y2: 256
Edge X1: 528 ,Y1: 256 ,X2: 568 ,Y2: 256
Edge X1: 568 ,Y1: 256 ,X2: 568 ,Y2: 264
Edge X1: 568 ,Y1: 264 ,X2: 584 ,Y2: 264
Edge X1: 792 ,Y1: 296 ,X2: 792 ,Y2: 448
Edge X1: 792 ,Y1: 448 ,X2: 808 ,Y2: 448
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 872 ,Y1: 440 ,X2: 920 ,Y2: 440
Edge X1: 920 ,Y1: 296 ,X2: 920 ,Y2: 440
End
Branches
End
End
Ports
Port Left: 152 Top: 248 ,Orientation: 0
Portname: Dec ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
9
,Width:
10
,RV:
0
Port Left: 152 Top: 320 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 152 Top: 296 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 1160 Top: 232 ,Orientation: 0
Portname: Dout ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 896 Top: 176 ,Orientation: 0
Portname: ADout ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
1
,Width:
2
,RV:
0
End
Symbols
Symbol Left: 336 Top: 240
Name: s0
LibraryName: (NoLibraryName)
IpName: week02te03
SymbolParameters
End
Symbol Left: 608 Top: 240
Name: s1
LibraryName: (NoLibraryName)
IpName: bit4shift3
SymbolParameters
End
Symbol Left: 944 Top: 224
Name: s2
LibraryName: (NoLibraryName)
IpName: week0502
SymbolParameters
End
Symbol Left: 808 Top: 424
Name: s3
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
End
Texts
End
Links
End
