# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../labo2_ta3_zebi.ip_user_files/bd/diviseur_5b_par4/ipshared/36fb/sim/ATAD_SPLIT_5.vhd" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/diviseur_5b_par4/ip/diviseur_5b_par4_ATAD_SPLIT_5_0_0/sim/diviseur_5b_par4_ATAD_SPLIT_5_0_0.vhd" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/diviseur_5b_par4/sim/diviseur_5b_par4.vhd" \
"../../../../labo2_ta3_zebi.srcs/sources_1/bd/diviseur_5b_par4/hdl/diviseur_5b_par4_wrapper.vhd" \

# Do not sort compile order
nosort
