{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527917617907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527917617913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 02 02:33:37 2018 " "Processing started: Sat Jun 02 02:33:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527917617913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1527917617913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=on --write_settings_files=off RISCV -c TopDE " "Command: quartus_eda --read_settings_files=on --write_settings_files=off RISCV -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1527917617913 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopDE.svo D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/simulation/qsim/ simulation " "Generated file TopDE.svo in folder \"D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/simulation/qsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1527917621401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527917622334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 02 02:33:42 2018 " "Processing ended: Sat Jun 02 02:33:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527917622334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527917622334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527917622334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1527917622334 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "EDA_SIMULATION_TOOL ModelSim-Altera (Verilog) ModelSim-Altera (SystemVerilog) " "Assignment EDA_SIMULATION_TOOL changed value from ModelSim-Altera (Verilog) to ModelSim-Altera (SystemVerilog)." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1527919455184 ""} { "Info" "IFLOW_ASSIGNMENT_CHANGED" "EDA_NETLIST_WRITER_OUTPUT_DIR D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/simulation/qsim/ simulation/qsim " "Assignment EDA_NETLIST_WRITER_OUTPUT_DIR changed value from D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/CoreNowOrNever/simulation/qsim/ to simulation/qsim." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1527919455184 ""} { "Info" "IFLOW_ASSIGNMENT_CHANGED" "EDA_OUTPUT_DATA_FORMAT Verilog HDL SYSTEMVERILOG HDL " "Assignment EDA_OUTPUT_DATA_FORMAT changed value from Verilog HDL to SYSTEMVERILOG HDL." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1527919455184 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "EDA Netlist Writer" 0 -1 1527919455184 ""}
