# Embedded-Logic-Design
This Repo contains several projects of verilog and hardware software codesign on FPGA and Zync SoC.

Lab Objective:

Lab 1: 

• Design and implement a 4-bit adder for unsigned inputs using Full
Adder

• Write the suitable testbench and verify the functionality of the full
adder.

LAB 2:

• Design 8-bit Up counter using behavioral modelling and verify using
the testbench

• For counter to increment every second, design 1 Hz clock from input
100 MHz clock using clock divider

• Lab Homework: Design up/down counter with maximum count of 85

LAB 3:

Design 8-bit Up counter using behavioral modelling

• For counter to increment every second, design 1 Hz clock from input
100 MHz clock using clock divider

• Verify the counter on hardware using virtual input and output (VIO).

• Lab Homework: Design up/down counter with maximum count of 85

LAB 4:

• Design digital clock with Second and Minute Display using behavioral
modelling

• Verify the circuit using virtual input and output (VIO) and Integrated
Logic Analyzer.

• Lab Homework: Modify the Digital Clock by using CMT output of
16.777 MHz

LAB 5:

• Design 1011 sequence detector using behavioral modelling

• Verify the circuit using virtual input and output (VIO).

• Lab Homework: Change the sequence to 1111

LAB 6:

• Understand the basics of AXI Interface

• Design floating point arithmetic using logarithmic and square root IPs available in Vivado

y =1/ln(x)

• Lab Homework: Design the floating point arithmetic circuit to implement following equation

z = x + 1/ln y + 1.5

LAB 7:

Understand the basics of Fourier Transform and AXI-FFT IP

• Design floating point FFT for input of size 8 elements

• Lab Homework 1: Design the floating point FFT for input of size 16 elements

• Lab Homework 2: Design the floating point arithmetic circuit to add 1.5 to the each output of the FFT as shown below

z = FFT x + 1.5

LAB 8:

• Run simple programs on ARM Cortex A9 processor of Zynq SoC

• Homework: Implement 8-point Fourier Transform on ARM Processor

LAB 9:

• Understand hardware software co-design

• Implement 8-point FFT on FPGA using DMA and Generate the bitstream

• Homework: Implement 16-point, 32-point, 64 and 256-point FFT on FPGA (Four different vivado projects) and generate bit stream

LAB 10:

• Understand hardware software co-design

• Compare the execution time of 8-point FFT on ARM Processor and FPGA

• Homework: Compare the execution time of 16 and 32-point FFT on ARM Processor and FPGA

LAB 11:

• Implement 8-point FFT followed by inverse on FPGA and ARM Cortex A9 processor of Zynq SoC and compare their execution time.
• Verify AXI transaction using ILA
• Homework: Complete the C Code and demonstrate the output of PS and PL. Compare the execution time. Also, demonstrate the output on ILA using the trigger.
