{"title": "SoC Physical Design Engineer, Electrical Analysis", "summary": "Posted: 23 May 2024 Role Number: 200458494", "description": "\u2022 As a senior member of our SoC physical design team, you will be performing various electrical analyses at the block or chip level, including but not limited to: Gridcheck, ESD, Static/Dynamic IR, EM, Noise and Signal EM. \u2022 You will collaborate with the CAD/library/circuit technology/system teams for tech/flow evaluation, bring-up, validation and qualification for SoC chip development. \u2022 You will also work with the implementation team during the entire chip design cycle to drive EMIR test planning, analysis support, and sign-off closure for tape-out. \u2022 You will manage schedules and support cross-functional engineering efforts for the success of Apple\u2019s SoC product development.", "key_qualifications": "Minimum BS and 10+ years of relevant industry experience. Solid background and knowledge of low-power circuit design, computer architecture, and digital systems. Multi-year hands-on experience working on ASIC or AMS physical implementation and analysis flow for IP blocks as well as SoC fullchip. Proficient in automating and debugging verification flows for digital VLSI design. Knowledge with industrial EDA backend tools like Redhawk, PrimeRail, Voltus or a similar tool is required. Experience with Innovus, Design Compiler, PrimeTime, and Tempus is preferred. Familiar with voltage drop budgeting, low-power design techniques, and sign-off criteria for solid-state digital circuit systems. You have engaged in multiple design tape-outs regarding power integrity signoff. Circuit design background and SPICE experience are a plus.", "preferred_qualifications": "", "education_experience": "Minimum BS and 10+ years of relevant industry experience", "additional_requirements": "", "pay_benefits": "", "company": "apple", "url": "https://jobs.apple.com/en-in/details/200458494"}