Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: LocalMemory.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LocalMemory.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LocalMemory"
Output Format                      : NGC
Target Device                      : xc7z020-3-clg484

---- Source Options
Top Module Name                    : LocalMemory
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\reg8.vhd" into library work
Parsing entity <reg8>.
Parsing architecture <Behavioral> of entity <reg8>.
Parsing VHDL file "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\RegCol.vhd" into library work
Parsing entity <RegCol>.
Parsing architecture <Behavioral> of entity <regcol>.
Parsing VHDL file "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\mux16x1.vhd" into library work
Parsing entity <mux16x1>.
Parsing architecture <behaviour> of entity <mux16x1>.
Parsing VHDL file "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\x6bit_counter.vhd" into library work
Parsing entity <x6bit_counter>.
Parsing architecture <Behavioral> of entity <x6bit_counter>.
Parsing VHDL file "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\SubMemory.vhd" into library work
Parsing entity <SubMemory>.
Parsing architecture <Behavioral> of entity <submemory>.
Parsing VHDL file "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\mux3x1.vhd" into library work
Parsing entity <mux3x1>.
Parsing architecture <behaviour> of entity <mux3x1>.
Parsing VHDL file "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\demux.vhd" into library work
Parsing entity <LocalMemory_Demux>.
Parsing architecture <Behavioral> of entity <localmemory_demux>.
Parsing VHDL file "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\LocalMemory.vhd" into library work
Parsing entity <LocalMemory>.
Parsing architecture <Behavioral> of entity <localmemory>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <LocalMemory> (architecture <Behavioral>) from library <work>.

Elaborating entity <LocalMemory_Demux> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\demux.vhd" Line 43. Case statement is complete. others clause is never selected

Elaborating entity <SubMemory> (architecture <Behavioral>) from library <work>.

Elaborating entity <RegCol> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg8> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <mux16x1> (architecture <behaviour>) with generics from library <work>.

Elaborating entity <x6bit_counter> (architecture <Behavioral>) from library <work>.

Elaborating entity <mux3x1> (architecture <behaviour>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <LocalMemory>.
    Related source file is "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\LocalMemory.vhd".
    Summary:
	no macro.
Unit <LocalMemory> synthesized.

Synthesizing Unit <LocalMemory_Demux>.
    Related source file is "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\demux.vhd".
    Summary:
	inferred   4 Multiplexer(s).
Unit <LocalMemory_Demux> synthesized.

Synthesizing Unit <SubMemory>.
    Related source file is "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\SubMemory.vhd".
    Summary:
	no macro.
Unit <SubMemory> synthesized.

Synthesizing Unit <RegCol>.
    Related source file is "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\RegCol.vhd".
    Summary:
	no macro.
Unit <RegCol> synthesized.

Synthesizing Unit <reg8>.
    Related source file is "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\reg8.vhd".
        regCount = 8
    Found 8-bit register for signal <reg_out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg8> synthesized.

Synthesizing Unit <mux16x1>.
    Related source file is "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\mux16x1.vhd".
        N = 128
        inputs = 16
    Found 128-bit 16-to-1 multiplexer for signal <data_out> created at line 27.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux16x1> synthesized.

Synthesizing Unit <x6bit_counter>.
    Related source file is "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\x6bit_counter.vhd".
    Found 6-bit register for signal <count>.
    Found 6-bit adder for signal <count[5]_count[5]_mux_1_OUT> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <x6bit_counter> synthesized.

Synthesizing Unit <mux3x1>.
    Related source file is "C:\Users\Thomas\Desktop\Britney\IMPLEMENTATION\mux3x1.vhd".
        N = 128
    Found 128-bit 4-to-1 multiplexer for signal <data_out> created at line 27.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux3x1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 6-bit adder                                           : 1
# Registers                                            : 769
 6-bit register                                        : 1
 8-bit register                                        : 768
# Multiplexers                                         : 9
 128-bit 16-to-1 multiplexer                           : 3
 128-bit 2-to-1 multiplexer                            : 4
 128-bit 4-to-1 multiplexer                            : 1
 6-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <x6bit_counter>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <x6bit_counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 6144
 Flip-Flops                                            : 6144
# Multiplexers                                         : 8
 128-bit 16-to-1 multiplexer                           : 3
 128-bit 2-to-1 multiplexer                            : 4
 128-bit 4-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SubMemory> ...

Optimizing unit <RegCol> ...

Optimizing unit <reg8> ...

Optimizing unit <LocalMemory> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LocalMemory, actual ratio is 18.
FlipFlop X6COUNTER/count_0 has been replicated 1 time(s)
FlipFlop X6COUNTER/count_1 has been replicated 1 time(s)
FlipFlop X6COUNTER/count_2 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 6154
 Flip-Flops                                            : 6154

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : LocalMemory.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3336
#      LUT2                        : 1
#      LUT3                        : 514
#      LUT4                        : 1
#      LUT5                        : 129
#      LUT6                        : 1539
#      MUXF7                       : 768
#      MUXF8                       : 384
# FlipFlops/Latches                : 6154
#      FDC                         : 10
#      FDCE                        : 6144
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 396
#      IBUF                        : 140
#      OBUF                        : 256

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            6154  out of  106400     5%  
 Number of Slice LUTs:                 2184  out of  53200     4%  
    Number used as Logic:              2184  out of  53200     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6488
   Number with an unused Flip Flop:     334  out of   6488     5%  
   Number with an unused LUT:          4304  out of   6488    66%  
   Number of fully used LUT-FF pairs:  1850  out of   6488    28%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         398
 Number of bonded IOBs:                 398  out of    200   199% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         2  out of    104     1%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_I                              | BUFGP                  | 6154  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.036ns (Maximum Frequency: 965.624MHz)
   Minimum input arrival time before clock: 0.886ns
   Maximum output required time after clock: 2.081ns
   Maximum combinational path delay: 0.844ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_I'
  Clock period: 1.036ns (frequency: 965.624MHz)
  Total number of paths / destination ports: 5790 / 5770
-------------------------------------------------------------------------
Delay:               1.036ns (Levels of Logic = 2)
  Source:            X6COUNTER/count_1_1 (FF)
  Destination:       X6COUNTER/count_5 (FF)
  Source Clock:      CLK_I rising
  Destination Clock: CLK_I rising

  Data Path: X6COUNTER/count_1_1 to X6COUNTER/count_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.232   0.428  X6COUNTER/count_1_1 (X6COUNTER/count_1_1)
     LUT3:I0->O            1   0.043   0.289  X6COUNTER/Mcount_count5_SW0 (N01)
     LUT6:I5->O            1   0.043   0.000  X6COUNTER/Mcount_count5 (X6COUNTER/Mcount_count5)
     FDC:D                    -0.001          X6COUNTER/count_5
    ----------------------------------------
    Total                      1.036ns (0.318ns logic, 0.718ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_I'
  Total number of paths / destination ports: 13470 / 12692
-------------------------------------------------------------------------
Offset:              0.886ns (Levels of Logic = 1)
  Source:            RST_I (PAD)
  Destination:       X6COUNTER/count_0 (FF)
  Destination Clock: CLK_I rising

  Data Path: RST_I to X6COUNTER/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O         6154   0.000   0.631  RST_I_BUFGP (RST_I_BUFGP)
     FDC:CLR                   0.255          X6COUNTER/count_0
    ----------------------------------------
    Total                      0.886ns (0.255ns logic, 0.631ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_I'
  Total number of paths / destination ports: 10624 / 128
-------------------------------------------------------------------------
Offset:              2.081ns (Levels of Logic = 5)
  Source:            X6COUNTER/count_1 (FF)
  Destination:       RB_O<127> (PAD)
  Source Clock:      CLK_I rising

  Data Path: X6COUNTER/count_1 to RB_O<127>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q           1540   0.232   0.761  X6COUNTER/count_1 (X6COUNTER/count_1)
     LUT6:I0->O            1   0.043   0.000  SUBMEM2/Mux/Mmux_data_out_51 (SUBMEM2/Mux/Mmux_data_out_51)
     MUXF7:I1->O           1   0.172   0.000  SUBMEM2/Mux/Mmux_data_out_4_f7 (SUBMEM2/Mux/Mmux_data_out_4_f7)
     MUXF8:I0->O           1   0.123   0.428  SUBMEM2/Mux/Mmux_data_out_2_f8 (SubMem2_out<0>)
     LUT5:I2->O            1   0.043   0.279  OUT_MUX/Mmux_data_out1311 (RB_O_0_OBUF)
     OBUF:I->O                 0.000          RB_O_0_OBUF (RB_O<0>)
    ----------------------------------------
    Total                      2.081ns (0.613ns logic, 1.468ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 384 / 128
-------------------------------------------------------------------------
Delay:               0.844ns (Levels of Logic = 3)
  Source:            SRC_SEL<1> (PAD)
  Destination:       CB_O<127> (PAD)

  Data Path: SRC_SEL<1> to CB_O<127>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           512   0.000   0.522  SRC_SEL_1_IBUF (SRC_SEL_1_IBUF)
     LUT3:I1->O            1   0.043   0.279  DEMUX/Mmux_cb0_o1281 (CB_O_9_OBUF)
     OBUF:I->O                 0.000          CB_O_9_OBUF (CB_O<9>)
    ----------------------------------------
    Total                      0.844ns (0.043ns logic, 0.801ns route)
                                       (5.1% logic, 94.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_I          |    1.036|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.72 secs
 
--> 

Total memory usage is 437004 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

