{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511708985933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511708985938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 13:09:45 2017 " "Processing started: Sun Nov 26 13:09:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511708985938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708985938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708985938 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511708986148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511708986148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULAarch " "Found design unit 1: ULA-ULAarch" {  } { { "../ULA.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/ULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994324 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../ULA.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/ucula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ucula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UCULA-UCULAarch " "Found design unit 1: UCULA-UCULAarch" {  } { { "../UCULA.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/UCULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994325 ""} { "Info" "ISGN_ENTITY_NAME" "1 UCULA " "Found entity 1: UCULA" {  } { { "../UCULA.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/UCULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/ucfd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ucfd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UCFD-UCFDarch " "Found design unit 1: UCFD-UCFDarch" {  } { { "../UCFD.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/UCFD.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994326 ""} { "Info" "ISGN_ENTITY_NAME" "1 UCFD " "Found entity 1: UCFD" {  } { { "../UCFD.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/UCFD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExtend-signExtendarch " "Found design unit 1: signExtend-signExtendarch" {  } { { "../signExtend.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/signExtend.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994328 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "../signExtend.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/signExtend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-shifterarch " "Found design unit 1: shifter-shifterarch" {  } { { "../shifter.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/shifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994329 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../shifter.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994330 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-rtl " "Found design unit 1: RAM-rtl" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994331 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994331 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX ../MUX.vhd " "Entity \"MUX\" obtained from \"../MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "../MUX.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MUX.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1511708994332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-MUX_ARCH " "Found design unit 1: MUX-MUX_ARCH" {  } { { "../MUX.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994333 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "../MUX.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/fluxodedados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/fluxodedados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDeDados-fluxoDeDadosarch " "Found design unit 1: fluxoDeDados-fluxoDeDadosarch" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994334 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDeDados " "Found entity 1: fluxoDeDados" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "../conversorHex7Seg.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/conversorHex7Seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994335 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "../conversorHex7Seg.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-comparadorarc " "Found design unit 1: comparador-comparadorarc" {  } { { "../comparador.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994336 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "../comparador.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-behaviour " "Found design unit 1: bancoRegistradores-behaviour" {  } { { "../bancoRegistradores.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/bancoRegistradores.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994337 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "../bancoRegistradores.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/bancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAMIPS-comportamento " "Found design unit 1: ULAMIPS-comportamento" {  } { { "../adder.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994339 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAMIPS " "Found entity 1: ULAMIPS" {  } { { "../adder.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511708994339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994339 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fluxoDeDados " "Elaborating entity \"fluxoDeDados\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511708994369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "../fluxoDeDados.vhd" "PC" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511708994408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:InstMem " "Elaborating entity \"RAM\" for hierarchy \"RAM:InstMem\"" {  } { { "../fluxoDeDados.vhd" "InstMem" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511708994410 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram RAM.vhd(76) " "VHDL Process Statement warning at RAM.vhd(76): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511708994416 "|fluxoDeDados|RAM:InstMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr RAM.vhd(76) " "VHDL Process Statement warning at RAM.vhd(76): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511708994416 "|fluxoDeDados|RAM:InstMem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q RAM.vhd(68) " "VHDL Process Statement warning at RAM.vhd(68): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511708994416 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] RAM.vhd(68) " "Inferred latch for \"q\[0\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994417 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] RAM.vhd(68) " "Inferred latch for \"q\[1\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994417 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] RAM.vhd(68) " "Inferred latch for \"q\[2\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994417 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] RAM.vhd(68) " "Inferred latch for \"q\[3\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994417 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] RAM.vhd(68) " "Inferred latch for \"q\[4\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994417 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] RAM.vhd(68) " "Inferred latch for \"q\[5\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994417 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] RAM.vhd(68) " "Inferred latch for \"q\[6\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994417 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] RAM.vhd(68) " "Inferred latch for \"q\[7\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994417 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] RAM.vhd(68) " "Inferred latch for \"q\[8\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994417 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] RAM.vhd(68) " "Inferred latch for \"q\[9\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994417 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] RAM.vhd(68) " "Inferred latch for \"q\[10\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994417 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] RAM.vhd(68) " "Inferred latch for \"q\[11\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994417 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] RAM.vhd(68) " "Inferred latch for \"q\[12\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994418 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] RAM.vhd(68) " "Inferred latch for \"q\[13\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994418 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] RAM.vhd(68) " "Inferred latch for \"q\[14\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994418 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] RAM.vhd(68) " "Inferred latch for \"q\[15\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994418 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] RAM.vhd(68) " "Inferred latch for \"q\[16\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994418 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] RAM.vhd(68) " "Inferred latch for \"q\[17\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994418 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] RAM.vhd(68) " "Inferred latch for \"q\[18\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994418 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] RAM.vhd(68) " "Inferred latch for \"q\[19\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994418 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] RAM.vhd(68) " "Inferred latch for \"q\[20\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994418 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] RAM.vhd(68) " "Inferred latch for \"q\[21\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994418 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] RAM.vhd(68) " "Inferred latch for \"q\[22\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994418 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] RAM.vhd(68) " "Inferred latch for \"q\[23\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994418 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] RAM.vhd(68) " "Inferred latch for \"q\[24\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994418 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] RAM.vhd(68) " "Inferred latch for \"q\[25\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994418 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] RAM.vhd(68) " "Inferred latch for \"q\[26\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994418 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] RAM.vhd(68) " "Inferred latch for \"q\[27\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994418 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] RAM.vhd(68) " "Inferred latch for \"q\[28\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994418 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] RAM.vhd(68) " "Inferred latch for \"q\[29\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994418 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] RAM.vhd(68) " "Inferred latch for \"q\[30\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994418 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] RAM.vhd(68) " "Inferred latch for \"q\[31\]\" at RAM.vhd(68)" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511708994418 "|fluxoDeDados|RAM:InstMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:MuxRtRd " "Elaborating entity \"MUX\" for hierarchy \"MUX:MuxRtRd\"" {  } { { "../fluxoDeDados.vhd" "MuxRtRd" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511708994436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:BancoReg " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:BancoReg\"" {  } { { "../fluxoDeDados.vhd" "BancoReg" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511708994437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:muxRtImm " "Elaborating entity \"MUX\" for hierarchy \"MUX:muxRtImm\"" {  } { { "../fluxoDeDados.vhd" "muxRtImm" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511708994444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "../fluxoDeDados.vhd" "ULA" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511708994445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend signExtend:SigExt " "Elaborating entity \"signExtend\" for hierarchy \"signExtend:SigExt\"" {  } { { "../fluxoDeDados.vhd" "SigExt" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511708994447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:ShifterImm " "Elaborating entity \"shifter\" for hierarchy \"shifter:ShifterImm\"" {  } { { "../fluxoDeDados.vhd" "ShifterImm" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511708994449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:ShifterInst " "Elaborating entity \"shifter\" for hierarchy \"shifter:ShifterInst\"" {  } { { "../fluxoDeDados.vhd" "ShifterInst" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511708994451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UCFD UCFD:UCFD " "Elaborating entity \"UCFD\" for hierarchy \"UCFD:UCFD\"" {  } { { "../fluxoDeDados.vhd" "UCFD" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511708994451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UCULA UCULA:UCULA " "Elaborating entity \"UCULA\" for hierarchy \"UCULA:UCULA\"" {  } { { "../fluxoDeDados.vhd" "UCULA" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511708994452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[11\] " "LATCH primitive \"RAM:InstMem\|q\[11\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[10\] " "LATCH primitive \"RAM:InstMem\|q\[10\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[9\] " "LATCH primitive \"RAM:InstMem\|q\[9\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[8\] " "LATCH primitive \"RAM:InstMem\|q\[8\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[7\] " "LATCH primitive \"RAM:InstMem\|q\[7\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[6\] " "LATCH primitive \"RAM:InstMem\|q\[6\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[5\] " "LATCH primitive \"RAM:InstMem\|q\[5\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[4\] " "LATCH primitive \"RAM:InstMem\|q\[4\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[3\] " "LATCH primitive \"RAM:InstMem\|q\[3\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[2\] " "LATCH primitive \"RAM:InstMem\|q\[2\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[1\] " "LATCH primitive \"RAM:InstMem\|q\[1\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[0\] " "LATCH primitive \"RAM:InstMem\|q\[0\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[13\] " "LATCH primitive \"RAM:InstMem\|q\[13\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[14\] " "LATCH primitive \"RAM:InstMem\|q\[14\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[15\] " "LATCH primitive \"RAM:InstMem\|q\[15\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[16\] " "LATCH primitive \"RAM:InstMem\|q\[16\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[17\] " "LATCH primitive \"RAM:InstMem\|q\[17\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[18\] " "LATCH primitive \"RAM:InstMem\|q\[18\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[19\] " "LATCH primitive \"RAM:InstMem\|q\[19\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[20\] " "LATCH primitive \"RAM:InstMem\|q\[20\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[21\] " "LATCH primitive \"RAM:InstMem\|q\[21\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[22\] " "LATCH primitive \"RAM:InstMem\|q\[22\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[23\] " "LATCH primitive \"RAM:InstMem\|q\[23\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[24\] " "LATCH primitive \"RAM:InstMem\|q\[24\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[25\] " "LATCH primitive \"RAM:InstMem\|q\[25\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[26\] " "LATCH primitive \"RAM:InstMem\|q\[26\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[27\] " "LATCH primitive \"RAM:InstMem\|q\[27\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[28\] " "LATCH primitive \"RAM:InstMem\|q\[28\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[29\] " "LATCH primitive \"RAM:InstMem\|q\[29\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[30\] " "LATCH primitive \"RAM:InstMem\|q\[30\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[31\] " "LATCH primitive \"RAM:InstMem\|q\[31\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:InstMem\|q\[12\] " "LATCH primitive \"RAM:InstMem\|q\[12\]\" is permanently enabled" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511708994626 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM:MemDados\|ram " "RAM logic \"RAM:MemDados\|ram\" is uninferred due to asynchronous read logic" {  } { { "../RAM.vhd" "ram" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 64 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1511708995101 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1511708995101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[0\] " "Latch RAM:MemDados\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708996998 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708996998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[1\] " "Latch RAM:MemDados\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708996998 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708996998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[2\] " "Latch RAM:MemDados\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708996998 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708996998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[3\] " "Latch RAM:MemDados\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708996998 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708996998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[4\] " "Latch RAM:MemDados\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708996998 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708996998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[5\] " "Latch RAM:MemDados\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708996998 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708996998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[6\] " "Latch RAM:MemDados\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708996998 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708996998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[7\] " "Latch RAM:MemDados\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708996998 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708996998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[8\] " "Latch RAM:MemDados\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708996998 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708996998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[9\] " "Latch RAM:MemDados\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708996998 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708996998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[10\] " "Latch RAM:MemDados\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708996999 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708996999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[11\] " "Latch RAM:MemDados\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708996999 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708996999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[12\] " "Latch RAM:MemDados\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708996999 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708996999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[13\] " "Latch RAM:MemDados\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708996999 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708996999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[14\] " "Latch RAM:MemDados\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708996999 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708996999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[15\] " "Latch RAM:MemDados\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708996999 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708996999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[16\] " "Latch RAM:MemDados\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708996999 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708996999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[17\] " "Latch RAM:MemDados\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708996999 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708996999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[18\] " "Latch RAM:MemDados\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708996999 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708996999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[19\] " "Latch RAM:MemDados\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708996999 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708996999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[20\] " "Latch RAM:MemDados\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708996999 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708996999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[21\] " "Latch RAM:MemDados\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708996999 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708996999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[22\] " "Latch RAM:MemDados\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708996999 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708996999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[23\] " "Latch RAM:MemDados\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708996999 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708996999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[24\] " "Latch RAM:MemDados\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708997000 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708997000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[25\] " "Latch RAM:MemDados\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708997000 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708997000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[26\] " "Latch RAM:MemDados\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708997000 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708997000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[27\] " "Latch RAM:MemDados\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708997000 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708997000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[28\] " "Latch RAM:MemDados\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708997000 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708997000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[29\] " "Latch RAM:MemDados\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708997000 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708997000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[30\] " "Latch RAM:MemDados\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708997000 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708997000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:MemDados\|q\[31\] " "Latch RAM:MemDados\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[4\]" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511708997000 ""}  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511708997000 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instRsOut\[3\] GND " "Pin \"instRsOut\[3\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511708997800 "|fluxoDeDados|instRsOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instRsOut\[4\] GND " "Pin \"instRsOut\[4\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511708997800 "|fluxoDeDados|instRsOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instRdOut\[0\] GND " "Pin \"instRdOut\[0\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511708997800 "|fluxoDeDados|instRdOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instRdOut\[1\] GND " "Pin \"instRdOut\[1\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511708997800 "|fluxoDeDados|instRdOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instRdOut\[3\] GND " "Pin \"instRdOut\[3\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511708997800 "|fluxoDeDados|instRdOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instRdOut\[4\] GND " "Pin \"instRdOut\[4\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511708997800 "|fluxoDeDados|instRdOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "word\[0\] GND " "Pin \"word\[0\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511708997800 "|fluxoDeDados|word[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "word\[4\] GND " "Pin \"word\[4\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511708997800 "|fluxoDeDados|word[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "word\[9\] GND " "Pin \"word\[9\]\" is stuck at GND" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511708997800 "|fluxoDeDados|word[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1511708997800 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511708997946 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511709000835 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511709000835 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[5\] " "No output dependent on input pin \"memTestEnd\[5\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[6\] " "No output dependent on input pin \"memTestEnd\[6\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[7\] " "No output dependent on input pin \"memTestEnd\[7\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[8\] " "No output dependent on input pin \"memTestEnd\[8\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[9\] " "No output dependent on input pin \"memTestEnd\[9\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[10\] " "No output dependent on input pin \"memTestEnd\[10\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[11\] " "No output dependent on input pin \"memTestEnd\[11\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[12\] " "No output dependent on input pin \"memTestEnd\[12\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[13\] " "No output dependent on input pin \"memTestEnd\[13\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[14\] " "No output dependent on input pin \"memTestEnd\[14\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[15\] " "No output dependent on input pin \"memTestEnd\[15\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[16\] " "No output dependent on input pin \"memTestEnd\[16\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[17\] " "No output dependent on input pin \"memTestEnd\[17\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[18\] " "No output dependent on input pin \"memTestEnd\[18\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[19\] " "No output dependent on input pin \"memTestEnd\[19\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[20\] " "No output dependent on input pin \"memTestEnd\[20\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[21\] " "No output dependent on input pin \"memTestEnd\[21\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[22\] " "No output dependent on input pin \"memTestEnd\[22\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[23\] " "No output dependent on input pin \"memTestEnd\[23\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[24\] " "No output dependent on input pin \"memTestEnd\[24\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[25\] " "No output dependent on input pin \"memTestEnd\[25\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[26\] " "No output dependent on input pin \"memTestEnd\[26\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[27\] " "No output dependent on input pin \"memTestEnd\[27\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[28\] " "No output dependent on input pin \"memTestEnd\[28\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[29\] " "No output dependent on input pin \"memTestEnd\[29\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[30\] " "No output dependent on input pin \"memTestEnd\[30\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memTestEnd\[31\] " "No output dependent on input pin \"memTestEnd\[31\]\"" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511709001125 "|fluxoDeDados|memTestEnd[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1511709001125 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3799 " "Implemented 3799 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511709001126 ""} { "Info" "ICUT_CUT_TM_OPINS" "317 " "Implemented 317 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511709001126 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3444 " "Implemented 3444 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511709001126 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511709001126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 139 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "705 " "Peak virtual memory: 705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511709001180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 13:10:01 2017 " "Processing ended: Sun Nov 26 13:10:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511709001180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511709001180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511709001180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511709001180 ""}
