{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718574210827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718574210834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 16 14:43:30 2024 " "Processing started: Sun Jun 16 14:43:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718574210834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574210834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574210834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718574211416 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718574211416 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "memory_handler.v " "Can't analyze file -- file memory_handler.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1718574222733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_init.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 meme_init " "Found entity 1: meme_init" {  } { { "mem_init.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574222735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574222735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa.v 1 1 " "Found 1 design units, including 1 entities, in source file ksa.v" { { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "ksa.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574222736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574222736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file s_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_memory " "Found entity 1: s_memory" {  } { { "s_memory.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/s_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574222738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574222738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ksa " "Elaborating entity \"ksa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718574222783 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_n ksa.v(14) " "Verilog HDL or VHDL warning at ksa.v(14): object \"reset_n\" assigned a value but never read" {  } { { "ksa.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718574222784 "|ksa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..6\] ksa.v(5) " "Output port \"LEDR\[9..6\]\" at ksa.v(5) has no driver" {  } { { "ksa.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718574222786 "|ksa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[4..1\] ksa.v(5) " "Output port \"LEDR\[4..1\]\" at ksa.v(5) has no driver" {  } { { "ksa.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718574222786 "|ksa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_memory s_memory:s_memory_inst " "Elaborating entity \"s_memory\" for hierarchy \"s_memory:s_memory_inst\"" {  } { { "ksa.v" "s_memory_inst" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574222799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram s_memory:s_memory_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"s_memory:s_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "s_memory.v" "altsyncram_component" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/s_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574222839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "s_memory:s_memory_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"s_memory:s_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "s_memory.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/s_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574222848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "s_memory:s_memory_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"s_memory:s_memory_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574222848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574222848 ""}  } { { "s_memory.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/s_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718574222848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2d32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2d32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2d32 " "Found entity 1: altsyncram_2d32" {  } { { "db/altsyncram_2d32.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_2d32.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574222884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574222884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2d32 s_memory:s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated " "Elaborating entity \"altsyncram_2d32\" for hierarchy \"s_memory:s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574222884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dsp2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dsp2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dsp2 " "Found entity 1: altsyncram_dsp2" {  } { { "db/altsyncram_dsp2.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_dsp2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574222924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574222924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dsp2 s_memory:s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|altsyncram_dsp2:altsyncram1 " "Elaborating entity \"altsyncram_dsp2\" for hierarchy \"s_memory:s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|altsyncram_dsp2:altsyncram1\"" {  } { { "db/altsyncram_2d32.tdf" "altsyncram1" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_2d32.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574222925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom s_memory:s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"s_memory:s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_2d32.tdf" "mgl_prim2" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_2d32.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574223370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "s_memory:s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"s_memory:s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_2d32.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_2d32.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574223383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "s_memory:s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"s_memory:s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1392508928 " "Parameter \"NODE_NAME\" = \"1392508928\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223383 ""}  } { { "db/altsyncram_2d32.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_2d32.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718574223383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter s_memory:s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"s_memory:s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574223504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl s_memory:s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"s_memory:s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574223627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr s_memory:s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"s_memory:s_memory_inst\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574223738 ""}
{ "Warning" "WSGN_SEARCH_FILE" "message.v 1 1 " "Using design file message.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 message " "Found entity 1: message" {  } { { "message.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/message.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574223786 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718574223786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "message message:encrypted_message " "Elaborating entity \"message\" for hierarchy \"message:encrypted_message\"" {  } { { "ksa.v" "encrypted_message" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574223787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram message:encrypted_message\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"message:encrypted_message\|altsyncram:altsyncram_component\"" {  } { { "message.v" "altsyncram_component" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/message.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574223797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "message:encrypted_message\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"message:encrypted_message\|altsyncram:altsyncram_component\"" {  } { { "message.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/message.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574223806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "message:encrypted_message\|altsyncram:altsyncram_component " "Instantiated megafunction \"message:encrypted_message\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../message.mif " "Parameter \"init_file\" = \"../message.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ENC " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ENC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223807 ""}  } { { "message.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/message.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718574223807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8it1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8it1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8it1 " "Found entity 1: altsyncram_8it1" {  } { { "db/altsyncram_8it1.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_8it1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574223841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574223841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8it1 message:encrypted_message\|altsyncram:altsyncram_component\|altsyncram_8it1:auto_generated " "Elaborating entity \"altsyncram_8it1\" for hierarchy \"message:encrypted_message\|altsyncram:altsyncram_component\|altsyncram_8it1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574223841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_31v2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_31v2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_31v2 " "Found entity 1: altsyncram_31v2" {  } { { "db/altsyncram_31v2.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_31v2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574223882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574223882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_31v2 message:encrypted_message\|altsyncram:altsyncram_component\|altsyncram_8it1:auto_generated\|altsyncram_31v2:altsyncram1 " "Elaborating entity \"altsyncram_31v2\" for hierarchy \"message:encrypted_message\|altsyncram:altsyncram_component\|altsyncram_8it1:auto_generated\|altsyncram_31v2:altsyncram1\"" {  } { { "db/altsyncram_8it1.tdf" "altsyncram1" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_8it1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574223883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom message:encrypted_message\|altsyncram:altsyncram_component\|altsyncram_8it1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"message:encrypted_message\|altsyncram:altsyncram_component\|altsyncram_8it1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8it1.tdf" "mgl_prim2" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_8it1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574223894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "message:encrypted_message\|altsyncram:altsyncram_component\|altsyncram_8it1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"message:encrypted_message\|altsyncram:altsyncram_component\|altsyncram_8it1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8it1.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_8it1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574223906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "message:encrypted_message\|altsyncram:altsyncram_component\|altsyncram_8it1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"message:encrypted_message\|altsyncram:altsyncram_component\|altsyncram_8it1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1162756864 " "Parameter \"NODE_NAME\" = \"1162756864\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223906 ""}  } { { "db/altsyncram_8it1.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_8it1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718574223906 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decrypted_message.v 1 1 " "Using design file decrypted_message.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decrypted_message " "Found entity 1: decrypted_message" {  } { { "decrypted_message.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/decrypted_message.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574223919 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718574223919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decrypted_message decrypted_message:write_decrypted_message " "Elaborating entity \"decrypted_message\" for hierarchy \"decrypted_message:write_decrypted_message\"" {  } { { "ksa.v" "write_decrypted_message" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574223919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram decrypted_message:write_decrypted_message\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"decrypted_message:write_decrypted_message\|altsyncram:altsyncram_component\"" {  } { { "decrypted_message.v" "altsyncram_component" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/decrypted_message.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574223929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decrypted_message:write_decrypted_message\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"decrypted_message:write_decrypted_message\|altsyncram:altsyncram_component\"" {  } { { "decrypted_message.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/decrypted_message.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574223937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decrypted_message:write_decrypted_message\|altsyncram:altsyncram_component " "Instantiated megafunction \"decrypted_message:write_decrypted_message\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DEC " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DEC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574223938 ""}  } { { "decrypted_message.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/decrypted_message.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718574223938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0h32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0h32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0h32 " "Found entity 1: altsyncram_0h32" {  } { { "db/altsyncram_0h32.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_0h32.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574223971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574223971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0h32 decrypted_message:write_decrypted_message\|altsyncram:altsyncram_component\|altsyncram_0h32:auto_generated " "Elaborating entity \"altsyncram_0h32\" for hierarchy \"decrypted_message:write_decrypted_message\|altsyncram:altsyncram_component\|altsyncram_0h32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574223972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nop2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nop2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nop2 " "Found entity 1: altsyncram_nop2" {  } { { "db/altsyncram_nop2.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_nop2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574224013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574224013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nop2 decrypted_message:write_decrypted_message\|altsyncram:altsyncram_component\|altsyncram_0h32:auto_generated\|altsyncram_nop2:altsyncram1 " "Elaborating entity \"altsyncram_nop2\" for hierarchy \"decrypted_message:write_decrypted_message\|altsyncram:altsyncram_component\|altsyncram_0h32:auto_generated\|altsyncram_nop2:altsyncram1\"" {  } { { "db/altsyncram_0h32.tdf" "altsyncram1" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_0h32.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574224014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom decrypted_message:write_decrypted_message\|altsyncram:altsyncram_component\|altsyncram_0h32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"decrypted_message:write_decrypted_message\|altsyncram:altsyncram_component\|altsyncram_0h32:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_0h32.tdf" "mgl_prim2" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_0h32.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574224021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decrypted_message:write_decrypted_message\|altsyncram:altsyncram_component\|altsyncram_0h32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"decrypted_message:write_decrypted_message\|altsyncram:altsyncram_component\|altsyncram_0h32:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_0h32.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_0h32.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574224033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decrypted_message:write_decrypted_message\|altsyncram:altsyncram_component\|altsyncram_0h32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"decrypted_message:write_decrypted_message\|altsyncram:altsyncram_component\|altsyncram_0h32:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574224033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574224033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574224033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1145389824 " "Parameter \"NODE_NAME\" = \"1145389824\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574224033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574224033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574224033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574224033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574224033 ""}  } { { "db/altsyncram_0h32.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_0h32.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718574224033 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memory_handler.sv 1 1 " "Using design file memory_handler.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memory_handler " "Found entity 1: memory_handler" {  } { { "memory_handler.sv" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/memory_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574224046 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718574224046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_handler memory_handler:memory_block_router " "Elaborating entity \"memory_handler\" for hierarchy \"memory_handler:memory_block_router\"" {  } { { "ksa.v" "memory_block_router" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574224046 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 memory_handler.sv(131) " "Verilog HDL assignment warning at memory_handler.sv(131): truncated value with size 8 to match size of target (5)" {  } { { "memory_handler.sv" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/memory_handler.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718574224047 "|ksa|memory_handler:memory_block_router"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 memory_handler.sv(145) " "Verilog HDL assignment warning at memory_handler.sv(145): truncated value with size 8 to match size of target (5)" {  } { { "memory_handler.sv" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/memory_handler.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718574224048 "|ksa|memory_handler:memory_block_router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meme_init meme_init:meme_init_inst " "Elaborating entity \"meme_init\" for hierarchy \"meme_init:meme_init_inst\"" {  } { { "ksa.v" "meme_init_inst" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574224056 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 mem_init.v(33) " "Verilog HDL assignment warning at mem_init.v(33): truncated value with size 32 to match size of target (9)" {  } { { "mem_init.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_init.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718574224057 "|ksa|meme_init:meme_init_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 mem_init.v(45) " "Verilog HDL assignment warning at mem_init.v(45): truncated value with size 9 to match size of target (8)" {  } { { "mem_init.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_init.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718574224057 "|ksa|meme_init:meme_init_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 mem_init.v(46) " "Verilog HDL assignment warning at mem_init.v(46): truncated value with size 9 to match size of target (8)" {  } { { "mem_init.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_init.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718574224057 "|ksa|meme_init:meme_init_inst"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH mem_shuffle.v(8) " "Verilog HDL Declaration information at mem_shuffle.v(8): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "mem_shuffle.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_shuffle.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718574224074 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mem_shuffle.v 1 1 " "Using design file mem_shuffle.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mem_shuffle " "Found entity 1: mem_shuffle" {  } { { "mem_shuffle.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_shuffle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574224074 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718574224074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_shuffle mem_shuffle:memory_shuffle_inst " "Elaborating entity \"mem_shuffle\" for hierarchy \"mem_shuffle:memory_shuffle_inst\"" {  } { { "ksa.v" "memory_shuffle_inst" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574224075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mem_shuffle.v(135) " "Verilog HDL assignment warning at mem_shuffle.v(135): truncated value with size 32 to match size of target (8)" {  } { { "mem_shuffle.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_shuffle.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718574224076 "|ksa|mem_shuffle:memory_shuffle_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "mem_decrypt.sv 1 1 " "Using design file mem_decrypt.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mem_decrypt " "Found entity 1: mem_decrypt" {  } { { "mem_decrypt.sv" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_decrypt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574224100 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718574224100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_decrypt mem_decrypt:get_decrypted_message " "Elaborating entity \"mem_decrypt\" for hierarchy \"mem_decrypt:get_decrypted_message\"" {  } { { "ksa.v" "get_decrypted_message" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574224101 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mem_decrypt.sv(150) " "Verilog HDL assignment warning at mem_decrypt.sv(150): truncated value with size 32 to match size of target (8)" {  } { { "mem_decrypt.sv" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_decrypt.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718574224103 "|ksa|mem_decrypt:get_decrypted_message"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 mem_decrypt.sv(314) " "Verilog HDL assignment warning at mem_decrypt.sv(314): truncated value with size 32 to match size of target (6)" {  } { { "mem_decrypt.sv" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_decrypt.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718574224104 "|ksa|mem_decrypt:get_decrypted_message"}
{ "Warning" "WSGN_SEARCH_FILE" "sevensegmentdisplaydecoder.v 1 1 " "Using design file sevensegmentdisplaydecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "sevensegmentdisplaydecoder.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/sevensegmentdisplaydecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574224128 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718574224128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1\"" {  } { { "ksa.v" "SevenSegmentDisplayDecoder_inst1" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574224129 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rc4_brute_force.v 1 1 " "Using design file rc4_brute_force.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rc4_brute_force " "Found entity 1: rc4_brute_force" {  } { { "rc4_brute_force.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/rc4_brute_force.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574224154 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718574224154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rc4_brute_force rc4_brute_force:rc4_brute_force_inst " "Elaborating entity \"rc4_brute_force\" for hierarchy \"rc4_brute_force:rc4_brute_force_inst\"" {  } { { "ksa.v" "rc4_brute_force_inst" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574224155 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 rc4_brute_force.v(36) " "Verilog HDL assignment warning at rc4_brute_force.v(36): truncated value with size 32 to match size of target (22)" {  } { { "rc4_brute_force.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/rc4_brute_force.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718574224156 "|ksa|rc4_brute_force:rc4_brute_force_inst"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_53i4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_53i4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_53i4 " "Found entity 1: altsyncram_53i4" {  } { { "db/altsyncram_53i4.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_53i4.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574225956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574225956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574226081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574226081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_fhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fhb " "Found entity 1: mux_fhb" {  } { { "db/mux_fhb.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/mux_fhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574226134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574226134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jlc " "Found entity 1: mux_jlc" {  } { { "db/mux_jlc.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/mux_jlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574226500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574226500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574226616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574226616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f9i " "Found entity 1: cntr_f9i" {  } { { "db/cntr_f9i.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/cntr_f9i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574226831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574226831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574226895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574226895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t3j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t3j " "Found entity 1: cntr_t3j" {  } { { "db/cntr_t3j.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/cntr_t3j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574226980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574226980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_69i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_69i " "Found entity 1: cntr_69i" {  } { { "db/cntr_69i.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/cntr_69i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574227069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574227069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574227115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574227115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574227182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574227182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574227226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574227226 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "FSM3 " "Analysis and Synthesis generated SignalTap II or debug node instance \"FSM3\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574227384 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718574227533 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.06.16.14:43:51 Progress: Loading sld73f98f60/alt_sld_fab_wrapper_hw.tcl " "2024.06.16.14:43:51 Progress: Loading sld73f98f60/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574231368 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574234906 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574235283 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574239883 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574240003 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574240157 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574240299 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574240304 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574240304 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718574241047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld73f98f60/alt_sld_fab.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574241240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574241240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574241341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574241341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574241367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574241367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574241424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574241424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574241513 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574241513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574241513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574241579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574241579 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mem_shuffle:memory_shuffle_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mem_shuffle:memory_shuffle_inst\|Mod0\"" {  } { { "mem_shuffle.v" "Mod0" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_shuffle.v" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718574243016 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1718574243016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_shuffle:memory_shuffle_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"mem_shuffle:memory_shuffle_inst\|lpm_divide:Mod0\"" {  } { { "mem_shuffle.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_shuffle.v" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574243055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_shuffle:memory_shuffle_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"mem_shuffle:memory_shuffle_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574243055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574243055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574243055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718574243055 ""}  } { { "mem_shuffle.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_shuffle.v" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718574243055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/lpm_divide_62m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574243090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574243090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574243103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574243103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/alt_u_div_ose.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718574243118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574243118 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1718574244197 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "ksa.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718574244501 "|ksa|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "ksa.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718574244501 "|ksa|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "ksa.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718574244501 "|ksa|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ksa.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718574244501 "|ksa|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ksa.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718574244501 "|ksa|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ksa.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718574244501 "|ksa|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ksa.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718574244501 "|ksa|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "ksa.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718574244501 "|ksa|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "ksa.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718574244501 "|ksa|HEX5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718574244501 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574244604 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:FSM3 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:FSM3\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574245402 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574246003 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/output_files/rc4.map.smsg " "Generated suppressed messages file C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/output_files/rc4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574246388 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "FSM3 231 " "Successfully connected in-system debug instance \"FSM3\" to all 231 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1718574247489 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718574247556 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718574247556 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "12 " "Ignored 12 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[5\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718574247719 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[6\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718574247719 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_RS " "Ignored Virtual Pin assignment to \"LCD_RS\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718574247719 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[3\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718574247719 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[7\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718574247719 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[1\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718574247719 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[4\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718574247719 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_EN " "Ignored Virtual Pin assignment to \"LCD_EN\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718574247719 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[0\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718574247719 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_RW " "Ignored Virtual Pin assignment to \"LCD_RW\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718574247719 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[2\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718574247719 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_ON " "Ignored Virtual Pin assignment to \"LCD_ON\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1718574247719 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1718574247719 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ksa.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718574247840 "|ksa|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ksa.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718574247840 "|ksa|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ksa.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718574247840 "|ksa|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "ksa.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718574247840 "|ksa|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ksa.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718574247840 "|ksa|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ksa.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718574247840 "|ksa|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ksa.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718574247840 "|ksa|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ksa.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718574247840 "|ksa|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ksa.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718574247840 "|ksa|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ksa.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718574247840 "|ksa|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ksa.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718574247840 "|ksa|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ksa.v" "" { Text "C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718574247840 "|ksa|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1718574247840 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2819 " "Implemented 2819 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718574247846 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718574247846 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2525 " "Implemented 2525 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718574247846 ""} { "Info" "ICUT_CUT_TM_RAMS" "222 " "Implemented 222 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1718574247846 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718574247846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5010 " "Peak virtual memory: 5010 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718574247885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 16 14:44:07 2024 " "Processing ended: Sun Jun 16 14:44:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718574247885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718574247885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718574247885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718574247885 ""}
