# vsim -coverage -l onehot.log -c test_bench -voptargs="+cover=bcesft" -assertdebug -do "coverage save -onexit onehot.ucdb; log -r /*;run -all" 
# Start time: 18:04:21 on Apr 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.test_bench(fast)
# coverage save -onexit onehot.ucdb
#  log -r /*
# run -all
# 
# =====================================================================
# ============================ONE HOT CHECK============================
# =====================================================================
# 
# -------------------------------------------------------------------
# t=        100 [WRITE] : addr=000 wdata=10101010 pstrb=4'b1111
# -------------------------------------------------------------------
# t=        124 [WRITE] : addr=004 wdata=11111111 pstrb=4'b1111
# -------------------------------------------------------------------
# t=        148 [WRITE] : addr=008 wdata=22222222 pstrb=4'b1111
# -------------------------------------------------------------------
# t=        172 [WRITE] : addr=00c wdata=33333333 pstrb=4'b1111
# -------------------------------------------------------------------
# t=        196 [WRITE] : addr=010 wdata=44444444 pstrb=4'b1111
# -------------------------------------------------------------------
# t=        220 [WRITE] : addr=014 wdata=55555555 pstrb=4'b1111
# -------------------------------------------------------------------
# t=        244 [WRITE] : addr=018 wdata=66666666 pstrb=4'b1111
# -------------------------------------------------------------------
# t=        268 [WRITE] : addr=01c wdata=77777777 pstrb=4'b1111
# t=        316 [READ]  : addr=000 rdata=00000000
# t=        316 ==> PASS: addr=000 Exp=  00000000  Actual=00000000
# t=        340 [READ]  : addr=004 rdata=11111111
# t=        340 ==> PASS: addr=004 Exp=  11111111  Actual=11111111
# t=        364 [READ]  : addr=008 rdata=22222222
# t=        364 ==> PASS: addr=008 Exp=  22222222  Actual=22222222
# t=        388 [READ]  : addr=00c rdata=33333333
# t=        388 ==> PASS: addr=00c Exp=  33333333  Actual=33333333
# t=        412 [READ]  : addr=010 rdata=44444444
# t=        412 ==> PASS: addr=010 Exp=  44444444  Actual=44444444
# t=        436 [READ]  : addr=014 rdata=00000001
# t=        436 ==> PASS: addr=014 Exp=  00000001  Actual=00000001
# t=        460 [READ]  : addr=018 rdata=00000000
# t=        460 ==> PASS: addr=018 Exp=  00000000  Actual=00000000
# t=        484 [READ]  : addr=01c rdata=00000001
# t=        484 ==> PASS: addr=01c Exp=  00000001  Actual=00000001
# 
# =================================END=================================
# 
# Test_result PASSED
# ** Note: $finish    : ../tb/test_bench.v(68)
#    Time: 1484 ns  Iteration: 0  Instance: /test_bench
# Saving coverage database on exit...
# End time: 18:04:21 on Apr 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
