

================================================================
== Vitis HLS Report for 'conv_combined'
================================================================
* Date:           Thu May 12 13:01:31 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                         Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_45_1_VITIS_LOOP_46_2_VITIS_LOOP_47_3         |        ?|        ?|    13 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_48_4                                        |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_58_5                                         |       10|        ?|        11|          2|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_66_6_VITIS_LOOP_68_8_VITIS_LOOP_69_9         |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_71_10                                       |        ?|        ?|     3 ~ ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_72_11                                     |        2|        ?|         2|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_85_12_VITIS_LOOP_86_13_VITIS_LOOP_87_14      |        ?|        ?|     8 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_88_15                                       |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_95_16_VITIS_LOOP_96_17                       |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_97_18                                       |        ?|        ?|         ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_98_19_VITIS_LOOP_99_20_VITIS_LOOP_100_21  |        ?|        ?|        13|          2|          1|      ?|       yes|
        |- VITIS_LOOP_112_22_VITIS_LOOP_113_23_VITIS_LOOP_114_24   |        ?|        ?|     8 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_115_25                                      |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_123_26                                       |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 2, depth = 11
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 2, depth = 13
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 141
* Pipeline : 7
  Pipeline-0 : II = 1, D = 3, States = { 28 29 30 }
  Pipeline-1 : II = 2, D = 11, States = { 32 33 34 35 36 37 38 39 40 41 42 }
  Pipeline-2 : II = 1, D = 3, States = { 64 65 66 }
  Pipeline-3 : II = 2, D = 13, States = { 81 82 83 84 85 86 87 88 89 90 91 92 93 }
  Pipeline-4 : II = 1, D = 3, States = { 103 104 105 }
  Pipeline-5 : II = 1, D = 3, States = { 111 112 113 }
  Pipeline-6 : II = 1, D = 2, States = { 138 139 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 43 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 32 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 31 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 31 29 
29 --> 30 
30 --> 28 
31 --> 9 
32 --> 43 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 32 
43 --> 44 118 119 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 68 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 67 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 67 65 
65 --> 66 
66 --> 64 
67 --> 50 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 95 
75 --> 76 
76 --> 77 
77 --> 78 79 
78 --> 79 
79 --> 80 74 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 94 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 81 
94 --> 79 
95 --> 96 
96 --> 97 111 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 110 
102 --> 103 
103 --> 106 104 
104 --> 105 
105 --> 103 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 95 
111 --> 114 112 
112 --> 113 
113 --> 111 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 118 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 131 
137 --> 141 138 
138 --> 139 
139 --> 140 138 
140 --> 141 
141 --> 136 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 142 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 143 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 144 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 145 [1/1] (1.00ns)   --->   "%FW_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FW"   --->   Operation 145 'read' 'FW_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 146 [1/1] (1.00ns)   --->   "%FH_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FH"   --->   Operation 146 'read' 'FH_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 147 [1/1] (1.00ns)   --->   "%W_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %W"   --->   Operation 147 'read' 'W_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 148 [1/1] (1.00ns)   --->   "%H_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %H"   --->   Operation 148 'read' 'H_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 149 [1/1] (1.00ns)   --->   "%C_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %C"   --->   Operation 149 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 150 [1/1] (1.00ns)   --->   "%F_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %F"   --->   Operation 150 'read' 'F_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 151 [1/1] (1.00ns)   --->   "%db_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %db"   --->   Operation 151 'read' 'db_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 152 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 152 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 153 [1/1] (1.00ns)   --->   "%dwt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dwt"   --->   Operation 153 'read' 'dwt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 154 [1/1] (1.00ns)   --->   "%wt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %wt"   --->   Operation 154 'read' 'wt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%empty = trunc i32 %FH_read"   --->   Operation 155 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%empty_41 = trunc i32 %H_read"   --->   Operation 156 'trunc' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%wbuf_V = alloca i32 1" [conv_combined/main.cpp:35]   --->   Operation 157 'alloca' 'wbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%dwbuf_V = alloca i32 1" [conv_combined/main.cpp:36]   --->   Operation 158 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%bbuf_V = alloca i32 1" [conv_combined/main.cpp:38]   --->   Operation 159 'alloca' 'bbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%dbbuf_V = alloca i32 1" [conv_combined/main.cpp:39]   --->   Operation 160 'alloca' 'dbbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 161 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_26, i32 0, i32 0, void @empty_19, i32 0, i32 200, void @empty, void @empty_9, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_22, i32 0, i32 0, void @empty_19, i32 4294967295, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %x, i64 666, i64 207, i64 4294967295"   --->   Operation 165 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 166 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty_22, i32 0, i32 0, void @empty_19, i32 4294967295, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dx, i64 666, i64 207, i64 4294967295"   --->   Operation 168 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 169 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_28, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_29, void @empty_30, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_31"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_32, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_31"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_28, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_29, void @empty_24, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_31"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_32, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_31"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty_22, i32 0, i32 0, void @empty_19, i32 4294967295, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y, i64 666, i64 207, i64 4294967295"   --->   Operation 175 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 176 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty_22, i32 0, i32 0, void @empty_19, i32 4294967295, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dy, i64 666, i64 207, i64 4294967295"   --->   Operation 178 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 179 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_28, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_29, void @empty_7, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_31"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_32, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_31"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_28, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_29, void @empty_8, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_31"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_32, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_31"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %F"   --->   Operation 184 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty_28, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_29, void @empty_6, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty_32, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 187 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_28, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_29, void @empty_18, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_32, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %H"   --->   Operation 190 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_28, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_29, void @empty_5, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_32, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W"   --->   Operation 193 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_28, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_29, void @empty_11, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W, void @empty_32, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FH"   --->   Operation 196 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_28, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_29, void @empty_17, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_32, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FW"   --->   Operation 199 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_28, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_29, void @empty_4, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_32, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 202 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_28, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_29, void @empty_3, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_32, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_28, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_29, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln41 = sub i10 %empty_41, i10 %empty" [conv_combined/main.cpp:41]   --->   Operation 206 'sub' 'sub_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 207 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%outH = add i10 %sub_ln41, i10 1" [conv_combined/main.cpp:41]   --->   Operation 207 'add' 'outH' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 208 [1/1] (2.55ns)   --->   "%sub_ln42 = sub i32 %W_read, i32 %FW_read" [conv_combined/main.cpp:42]   --->   Operation 208 'sub' 'sub_ln42' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %sub_ln42" [conv_combined/main.cpp:42]   --->   Operation 209 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (2.55ns)   --->   "%outW = add i32 %sub_ln42, i32 1" [conv_combined/main.cpp:42]   --->   Operation 210 'add' 'outW' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (2.47ns)   --->   "%icmp_ln45 = icmp_sgt  i32 %F_read, i32 0" [conv_combined/main.cpp:45]   --->   Operation 211 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %._crit_edge427, void %.lr.ph446" [conv_combined/main.cpp:45]   --->   Operation 212 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%cast = zext i32 %C_read"   --->   Operation 213 'zext' 'cast' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %FH_read"   --->   Operation 214 'zext' 'cast1' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 215 [2/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 215 'mul' 'bound' <Predicate = (icmp_ln45)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 216 [1/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 216 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%empty_42 = trunc i32 %F_read"   --->   Operation 217 'trunc' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%cast2 = zext i31 %empty_42"   --->   Operation 218 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%cast3 = zext i64 %bound"   --->   Operation 219 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [5/5] (6.97ns)   --->   "%bound4 = mul i95 %cast2, i95 %cast3"   --->   Operation 220 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 221 [4/5] (6.97ns)   --->   "%bound4 = mul i95 %cast2, i95 %cast3"   --->   Operation 221 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 222 [3/5] (6.97ns)   --->   "%bound4 = mul i95 %cast2, i95 %cast3"   --->   Operation 222 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 223 [2/5] (6.97ns)   --->   "%bound4 = mul i95 %cast2, i95 %cast3"   --->   Operation 223 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 224 [1/1] (2.47ns)   --->   "%cmp57428 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 224 'icmp' 'cmp57428' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i32 %FH_read" [conv_combined/main.cpp:45]   --->   Operation 225 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln45_1 = trunc i32 %C_read" [conv_combined/main.cpp:45]   --->   Operation 226 'trunc' 'trunc_ln45_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%empty_43 = trunc i32 %FW_read"   --->   Operation 227 'trunc' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/5] (6.97ns)   --->   "%bound4 = mul i95 %cast2, i95 %cast3"   --->   Operation 228 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [1/1] (2.47ns)   --->   "%icmp_ln47 = icmp_eq  i32 %FH_read, i32 0" [conv_combined/main.cpp:47]   --->   Operation 229 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 230 [1/1] (1.58ns)   --->   "%br_ln45 = br void" [conv_combined/main.cpp:45]   --->   Operation 230 'br' 'br_ln45' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i95 0, void %.lr.ph446, i95 %add_ln45_1, void %._crit_edge432" [conv_combined/main.cpp:45]   --->   Operation 231 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%i = phi i31 0, void %.lr.ph446, i31 %select_ln45_2, void %._crit_edge432" [conv_combined/main.cpp:45]   --->   Operation 232 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (4.40ns)   --->   "%add_ln45_1 = add i95 %indvar_flatten21, i95 1" [conv_combined/main.cpp:45]   --->   Operation 233 'add' 'add_ln45_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [2/2] (6.91ns)   --->   "%empty_44 = mul i31 %i, i31 %trunc_ln45_1" [conv_combined/main.cpp:45]   --->   Operation 234 'mul' 'empty_44' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 235 [1/1] (3.11ns)   --->   "%icmp_ln45_1 = icmp_eq  i95 %indvar_flatten21, i95 %bound4" [conv_combined/main.cpp:45]   --->   Operation 235 'icmp' 'icmp_ln45_1' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 236 [1/2] (6.91ns)   --->   "%empty_44 = mul i31 %i, i31 %trunc_ln45_1" [conv_combined/main.cpp:45]   --->   Operation 236 'mul' 'empty_44' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.76>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %.lr.ph446, i64 %select_ln46_4, void %._crit_edge432" [conv_combined/main.cpp:46]   --->   Operation 237 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %.lr.ph446, i32 %select_ln46_3, void %._crit_edge432" [conv_combined/main.cpp:46]   --->   Operation 238 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %.lr.ph446, i32 %add_ln47, void %._crit_edge432" [conv_combined/main.cpp:47]   --->   Operation 239 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i32 %j" [conv_combined/main.cpp:46]   --->   Operation 240 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 241 [1/1] (2.52ns)   --->   "%tmp = add i31 %trunc_ln46, i31 %empty_44" [conv_combined/main.cpp:46]   --->   Operation 241 'add' 'tmp' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %j" [conv_combined/main.cpp:49]   --->   Operation 242 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45_1, void %._crit_edge442.loopexit, void %.lr.ph426" [conv_combined/main.cpp:45]   --->   Operation 243 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 244 [1/1] (2.52ns)   --->   "%add_ln45 = add i31 %i, i31 1" [conv_combined/main.cpp:45]   --->   Operation 244 'add' 'add_ln45' <Predicate = (!icmp_ln45_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 245 [1/1] (2.77ns)   --->   "%icmp_ln46 = icmp_eq  i64 %indvar_flatten, i64 %bound" [conv_combined/main.cpp:46]   --->   Operation 245 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln45_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 246 [1/1] (0.73ns)   --->   "%select_ln45_2 = select i1 %icmp_ln46, i31 %add_ln45, i31 %i" [conv_combined/main.cpp:45]   --->   Operation 246 'select' 'select_ln45_2' <Predicate = (!icmp_ln45_1)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln45_2 = trunc i31 %select_ln45_2" [conv_combined/main.cpp:45]   --->   Operation 247 'trunc' 'trunc_ln45_2' <Predicate = (!icmp_ln45_1)> <Delay = 0.00>
ST_11 : Operation 248 [1/1] (2.47ns)   --->   "%icmp_ln47_1 = icmp_eq  i32 %k, i32 %FH_read" [conv_combined/main.cpp:47]   --->   Operation 248 'icmp' 'icmp_ln47_1' <Predicate = (!icmp_ln45_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 249 [1/1] (0.99ns)   --->   "%select_ln45_5 = select i1 %icmp_ln46, i1 %icmp_ln47, i1 %icmp_ln47_1" [conv_combined/main.cpp:45]   --->   Operation 249 'select' 'select_ln45_5' <Predicate = (!icmp_ln45_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_read, i32 1, i32 31" [conv_combined/main.cpp:58]   --->   Operation 250 'partselect' 'trunc_ln3' <Predicate = (icmp_ln45_1)> <Delay = 0.00>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i31 %trunc_ln3" [conv_combined/main.cpp:58]   --->   Operation 251 'sext' 'sext_ln58' <Predicate = (icmp_ln45_1)> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %db_read, i32 1, i32 31" [conv_combined/main.cpp:58]   --->   Operation 252 'partselect' 'trunc_ln58_1' <Predicate = (icmp_ln45_1)> <Delay = 0.00>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i31 %trunc_ln58_1" [conv_combined/main.cpp:58]   --->   Operation 253 'sext' 'sext_ln58_1' <Predicate = (icmp_ln45_1)> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (1.58ns)   --->   "%br_ln58 = br void" [conv_combined/main.cpp:58]   --->   Operation 254 'br' 'br_ln58' <Predicate = (icmp_ln45_1)> <Delay = 1.58>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 255 [2/2] (6.91ns)   --->   "%p_mid1 = mul i31 %add_ln45, i31 %trunc_ln45_1" [conv_combined/main.cpp:45]   --->   Operation 255 'mul' 'p_mid1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 256 [1/2] (6.91ns)   --->   "%p_mid1 = mul i31 %add_ln45, i31 %trunc_ln45_1" [conv_combined/main.cpp:45]   --->   Operation 256 'mul' 'p_mid1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.50>
ST_14 : Operation 257 [1/1] (0.69ns)   --->   "%select_ln45 = select i1 %icmp_ln46, i32 0, i32 %j" [conv_combined/main.cpp:45]   --->   Operation 257 'select' 'select_ln45' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%select_ln45_1 = select i1 %icmp_ln46, i31 %p_mid1, i31 %empty_44" [conv_combined/main.cpp:45]   --->   Operation 258 'select' 'select_ln45_1' <Predicate = (select_ln45_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i3 %trunc_ln45_2" [conv_combined/main.cpp:49]   --->   Operation 259 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln45_2, i2 0" [conv_combined/main.cpp:49]   --->   Operation 260 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i5 %tmp_2" [conv_combined/main.cpp:49]   --->   Operation 261 'zext' 'zext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 262 [1/1] (1.78ns)   --->   "%add_ln49 = add i6 %zext_ln49_1, i6 %zext_ln49" [conv_combined/main.cpp:49]   --->   Operation 262 'add' 'add_ln49' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_1)   --->   "%zext_ln46 = zext i6 %add_ln49" [conv_combined/main.cpp:46]   --->   Operation 263 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_1)   --->   "%select_ln45_3 = select i1 %icmp_ln46, i31 %p_mid1, i31 %tmp" [conv_combined/main.cpp:45]   --->   Operation 264 'select' 'select_ln45_3' <Predicate = (!select_ln45_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_1)   --->   "%select_ln45_4 = select i1 %icmp_ln46, i5 0, i5 %trunc_ln49" [conv_combined/main.cpp:45]   --->   Operation 265 'select' 'select_ln45_4' <Predicate = (!select_ln45_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 266 [1/1] (2.55ns)   --->   "%add_ln46 = add i32 %select_ln45, i32 1" [conv_combined/main.cpp:46]   --->   Operation 266 'add' 'add_ln46' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%trunc_ln46_1 = trunc i32 %add_ln46" [conv_combined/main.cpp:46]   --->   Operation 267 'trunc' 'trunc_ln46_1' <Predicate = (select_ln45_5)> <Delay = 0.00>
ST_14 : Operation 268 [1/1] (2.52ns) (out node of the LUT)   --->   "%tmp_mid1 = add i31 %trunc_ln46_1, i31 %select_ln45_1" [conv_combined/main.cpp:46]   --->   Operation 268 'add' 'tmp_mid1' <Predicate = (select_ln45_5)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 269 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln46_1 = select i1 %select_ln45_5, i31 %tmp_mid1, i31 %select_ln45_3" [conv_combined/main.cpp:46]   --->   Operation 269 'select' 'select_ln46_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_1)   --->   "%trunc_ln49_1 = trunc i32 %add_ln46" [conv_combined/main.cpp:49]   --->   Operation 270 'trunc' 'trunc_ln49_1' <Predicate = (select_ln45_5)> <Delay = 0.00>
ST_14 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_1)   --->   "%select_ln46_2 = select i1 %select_ln45_5, i5 %trunc_ln49_1, i5 %select_ln45_4" [conv_combined/main.cpp:46]   --->   Operation 271 'select' 'select_ln46_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node add_ln49_1)   --->   "%zext_ln49_2 = zext i5 %select_ln46_2" [conv_combined/main.cpp:49]   --->   Operation 272 'zext' 'zext_ln49_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln49_1 = add i7 %zext_ln46, i7 %zext_ln49_2" [conv_combined/main.cpp:49]   --->   Operation 273 'add' 'add_ln49_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 274 [1/1] (0.69ns)   --->   "%select_ln46_3 = select i1 %select_ln45_5, i32 %add_ln46, i32 %select_ln45" [conv_combined/main.cpp:46]   --->   Operation 274 'select' 'select_ln46_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 275 [2/2] (6.91ns)   --->   "%mul_ln46 = mul i31 %select_ln46_1, i31 %trunc_ln45" [conv_combined/main.cpp:46]   --->   Operation 275 'mul' 'mul_ln46' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 276 [1/2] (6.91ns)   --->   "%mul_ln46 = mul i31 %select_ln46_1, i31 %trunc_ln45" [conv_combined/main.cpp:46]   --->   Operation 276 'mul' 'mul_ln46' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.50>
ST_17 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln46)   --->   "%or_ln46 = or i1 %select_ln45_5, i1 %icmp_ln46" [conv_combined/main.cpp:46]   --->   Operation 277 'or' 'or_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 278 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln46 = select i1 %or_ln46, i32 0, i32 %k" [conv_combined/main.cpp:46]   --->   Operation 278 'select' 'select_ln46' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i32 %select_ln46" [conv_combined/main.cpp:47]   --->   Operation 279 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 280 [1/1] (2.52ns)   --->   "%tmp11 = add i31 %trunc_ln47, i31 %mul_ln46" [conv_combined/main.cpp:47]   --->   Operation 280 'add' 'tmp11' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 281 [2/2] (6.91ns)   --->   "%empty_47 = mul i31 %tmp11, i31 %empty_43" [conv_combined/main.cpp:47]   --->   Operation 281 'mul' 'empty_47' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 282 [1/2] (6.91ns)   --->   "%empty_47 = mul i31 %tmp11, i31 %empty_43" [conv_combined/main.cpp:47]   --->   Operation 282 'mul' 'empty_47' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.28>
ST_20 : Operation 283 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_45_1_VITIS_LOOP_46_2_VITIS_LOOP_47_3_str"   --->   Operation 283 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 284 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_46_2_VITIS_LOOP_47_3_str"   --->   Operation 284 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln49_3 = zext i7 %add_ln49_1" [conv_combined/main.cpp:49]   --->   Operation 285 'zext' 'zext_ln49_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln49_1, i2 0" [conv_combined/main.cpp:49]   --->   Operation 286 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln49_4 = zext i9 %tmp_1" [conv_combined/main.cpp:49]   --->   Operation 287 'zext' 'zext_ln49_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 288 [1/1] (1.82ns)   --->   "%add_ln49_2 = add i30 %zext_ln49_4, i30 %zext_ln49_3" [conv_combined/main.cpp:49]   --->   Operation 288 'add' 'add_ln49_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 289 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [conv_combined/main.cpp:47]   --->   Operation 289 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_47, i1 0" [conv_combined/main.cpp:47]   --->   Operation 290 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 291 [1/1] (2.55ns)   --->   "%empty_48 = add i32 %tmp_4, i32 %wt_read" [conv_combined/main.cpp:47]   --->   Operation 291 'add' 'empty_48' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %cmp57428, void %._crit_edge432, void %.lr.ph431" [conv_combined/main.cpp:48]   --->   Operation 292 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_48, i32 1, i32 31" [conv_combined/main.cpp:48]   --->   Operation 293 'partselect' 'trunc_ln5' <Predicate = (cmp57428)> <Delay = 0.00>
ST_20 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i31 %trunc_ln5" [conv_combined/main.cpp:48]   --->   Operation 294 'sext' 'sext_ln48' <Predicate = (cmp57428)> <Delay = 0.00>
ST_20 : Operation 295 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln48" [conv_combined/main.cpp:48]   --->   Operation 295 'getelementptr' 'gmem_addr_2' <Predicate = (cmp57428)> <Delay = 0.00>
ST_20 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln49_2 = trunc i32 %select_ln46" [conv_combined/main.cpp:49]   --->   Operation 296 'trunc' 'trunc_ln49_2' <Predicate = (cmp57428)> <Delay = 0.00>
ST_20 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln49_5 = zext i7 %trunc_ln49_2" [conv_combined/main.cpp:49]   --->   Operation 297 'zext' 'zext_ln49_5' <Predicate = (cmp57428)> <Delay = 0.00>
ST_20 : Operation 298 [1/1] (1.73ns)   --->   "%add_ln49_3 = add i30 %add_ln49_2, i30 %zext_ln49_5" [conv_combined/main.cpp:49]   --->   Operation 298 'add' 'add_ln49_3' <Predicate = (cmp57428)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln49_3 = trunc i30 %add_ln49_3" [conv_combined/main.cpp:49]   --->   Operation 299 'trunc' 'trunc_ln49_3' <Predicate = (cmp57428)> <Delay = 0.00>
ST_20 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln49_4 = trunc i30 %add_ln49_3" [conv_combined/main.cpp:49]   --->   Operation 300 'trunc' 'trunc_ln49_4' <Predicate = (cmp57428)> <Delay = 0.00>
ST_20 : Operation 301 [1/1] (0.00ns)   --->   "%p_shl1_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln49_4, i2 0" [conv_combined/main.cpp:49]   --->   Operation 301 'bitconcatenate' 'p_shl1_cast' <Predicate = (cmp57428)> <Delay = 0.00>
ST_20 : Operation 302 [1/1] (1.73ns)   --->   "%add_ln49_4 = add i10 %p_shl1_cast, i10 %trunc_ln49_3" [conv_combined/main.cpp:49]   --->   Operation 302 'add' 'add_ln49_4' <Predicate = (cmp57428)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 303 [7/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:48]   --->   Operation 303 'readreq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 304 [6/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:48]   --->   Operation 304 'readreq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 305 [5/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:48]   --->   Operation 305 'readreq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 306 [4/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:48]   --->   Operation 306 'readreq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 307 [3/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:48]   --->   Operation 307 'readreq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 308 [2/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:48]   --->   Operation 308 'readreq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 309 [1/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_combined/main.cpp:48]   --->   Operation 309 'readreq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 310 [1/1] (1.58ns)   --->   "%br_ln48 = br void" [conv_combined/main.cpp:48]   --->   Operation 310 'br' 'br_ln48' <Predicate = true> <Delay = 1.58>

State 28 <SV = 27> <Delay = 2.52>
ST_28 : Operation 311 [1/1] (0.00ns)   --->   "%l = phi i31 %add_ln48, void %.split46, i31 0, void %.lr.ph431" [conv_combined/main.cpp:48]   --->   Operation 311 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 312 [1/1] (2.52ns)   --->   "%add_ln48 = add i31 %l, i31 1" [conv_combined/main.cpp:48]   --->   Operation 312 'add' 'add_ln48' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 313 [1/1] (0.00ns)   --->   "%l_cast = zext i31 %l" [conv_combined/main.cpp:48]   --->   Operation 313 'zext' 'l_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 314 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 314 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 315 [1/1] (2.47ns)   --->   "%icmp_ln48 = icmp_eq  i32 %l_cast, i32 %FW_read" [conv_combined/main.cpp:48]   --->   Operation 315 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 316 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 316 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %.split46, void %._crit_edge432.loopexit" [conv_combined/main.cpp:48]   --->   Operation 317 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln49_5 = trunc i31 %l" [conv_combined/main.cpp:49]   --->   Operation 318 'trunc' 'trunc_ln49_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_28 : Operation 319 [1/1] (1.73ns)   --->   "%add_ln49_5 = add i10 %add_ln49_4, i10 %trunc_ln49_5" [conv_combined/main.cpp:49]   --->   Operation 319 'add' 'add_ln49_5' <Predicate = (!icmp_ln48)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 320 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_2" [conv_combined/main.cpp:49]   --->   Operation 320 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln48)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 3.25>
ST_30 : Operation 321 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [conv_combined/main.cpp:48]   --->   Operation 321 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln49_6 = zext i10 %add_ln49_5" [conv_combined/main.cpp:49]   --->   Operation 322 'zext' 'zext_ln49_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 323 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln49_6" [conv_combined/main.cpp:49]   --->   Operation 323 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_30 : Operation 324 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %gmem_addr_2_read, i10 %wbuf_V_addr" [conv_combined/main.cpp:49]   --->   Operation 324 'store' 'store_ln49' <Predicate = (!icmp_ln48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_30 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 325 'br' 'br_ln0' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 31 <SV = 28> <Delay = 5.00>
ST_31 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge432"   --->   Operation 326 'br' 'br_ln0' <Predicate = (cmp57428)> <Delay = 0.00>
ST_31 : Operation 327 [1/1] (2.55ns)   --->   "%add_ln47 = add i32 %select_ln46, i32 1" [conv_combined/main.cpp:47]   --->   Operation 327 'add' 'add_ln47' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 328 [1/1] (3.52ns)   --->   "%add_ln46_1 = add i64 %indvar_flatten, i64 1" [conv_combined/main.cpp:46]   --->   Operation 328 'add' 'add_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 329 [1/1] (1.48ns)   --->   "%select_ln46_4 = select i1 %icmp_ln46, i64 1, i64 %add_ln46_1" [conv_combined/main.cpp:46]   --->   Operation 329 'select' 'select_ln46_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 330 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 32 <SV = 11> <Delay = 2.52>
ST_32 : Operation 331 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln58, void %.split44, i31 0, void %.lr.ph426" [conv_combined/main.cpp:59]   --->   Operation 331 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 332 [1/1] (2.52ns)   --->   "%add_ln58 = add i31 %i_1, i31 1" [conv_combined/main.cpp:58]   --->   Operation 332 'add' 'add_ln58' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 333 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 333 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 334 [1/1] (2.47ns)   --->   "%icmp_ln58 = icmp_eq  i31 %i_1, i31 %empty_42" [conv_combined/main.cpp:58]   --->   Operation 334 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 335 [1/1] (0.00ns)   --->   "%empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 335 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %.split44, void %._crit_edge427.loopexit" [conv_combined/main.cpp:58]   --->   Operation 336 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i31 %i_1" [conv_combined/main.cpp:59]   --->   Operation 337 'zext' 'zext_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_32 : Operation 338 [1/1] (2.52ns)   --->   "%add_ln59 = add i32 %zext_ln59, i32 %sext_ln58" [conv_combined/main.cpp:59]   --->   Operation 338 'add' 'add_ln59' <Predicate = (!icmp_ln58)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 339 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %add_ln59" [conv_combined/main.cpp:59]   --->   Operation 339 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 33 <SV = 12> <Delay = 7.30>
ST_33 : Operation 340 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [conv_combined/main.cpp:59]   --->   Operation 340 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 341 [1/1] (2.52ns)   --->   "%add_ln60 = add i32 %zext_ln59, i32 %sext_ln58_1" [conv_combined/main.cpp:60]   --->   Operation 341 'add' 'add_ln60' <Predicate = (!icmp_ln58)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 342 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %add_ln60" [conv_combined/main.cpp:60]   --->   Operation 342 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 34 <SV = 13> <Delay = 7.30>
ST_34 : Operation 343 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [conv_combined/main.cpp:59]   --->   Operation 343 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 344 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [conv_combined/main.cpp:60]   --->   Operation 344 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 14> <Delay = 7.30>
ST_35 : Operation 345 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [conv_combined/main.cpp:59]   --->   Operation 345 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 346 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [conv_combined/main.cpp:60]   --->   Operation 346 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 15> <Delay = 7.30>
ST_36 : Operation 347 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [conv_combined/main.cpp:59]   --->   Operation 347 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 348 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [conv_combined/main.cpp:60]   --->   Operation 348 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 16> <Delay = 7.30>
ST_37 : Operation 349 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [conv_combined/main.cpp:59]   --->   Operation 349 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 350 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [conv_combined/main.cpp:60]   --->   Operation 350 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 17> <Delay = 7.30>
ST_38 : Operation 351 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [conv_combined/main.cpp:59]   --->   Operation 351 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 352 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [conv_combined/main.cpp:60]   --->   Operation 352 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 18> <Delay = 7.30>
ST_39 : Operation 353 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [conv_combined/main.cpp:59]   --->   Operation 353 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 354 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [conv_combined/main.cpp:60]   --->   Operation 354 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 19> <Delay = 7.30>
ST_40 : Operation 355 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr" [conv_combined/main.cpp:59]   --->   Operation 355 'read' 'gmem_addr_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 356 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [conv_combined/main.cpp:60]   --->   Operation 356 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 20> <Delay = 7.30>
ST_41 : Operation 357 [1/1] (0.00ns)   --->   "%bbuf_V_addr = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln59" [conv_combined/main.cpp:59]   --->   Operation 357 'getelementptr' 'bbuf_V_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_41 : Operation 358 [1/1] (2.32ns)   --->   "%store_ln59 = store i16 %gmem_addr_read, i3 %bbuf_V_addr" [conv_combined/main.cpp:59]   --->   Operation 358 'store' 'store_ln59' <Predicate = (!icmp_ln58)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_41 : Operation 359 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_1" [conv_combined/main.cpp:60]   --->   Operation 359 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 21> <Delay = 2.32>
ST_42 : Operation 360 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [conv_combined/main.cpp:58]   --->   Operation 360 'specloopname' 'specloopname_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_42 : Operation 361 [1/1] (0.00ns)   --->   "%dbbuf_V_addr = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln59" [conv_combined/main.cpp:60]   --->   Operation 361 'getelementptr' 'dbbuf_V_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_42 : Operation 362 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %gmem_addr_1_read, i3 %dbbuf_V_addr" [conv_combined/main.cpp:60]   --->   Operation 362 'store' 'store_ln60' <Predicate = (!icmp_ln58)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_42 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 363 'br' 'br_ln0' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 43 <SV = 12> <Delay = 6.91>
ST_43 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge427"   --->   Operation 364 'br' 'br_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_43 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %fwprop_read, void, void" [conv_combined/main.cpp:64]   --->   Operation 365 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln45, void %._crit_edge347, void %.lr.ph421" [conv_combined/main.cpp:85]   --->   Operation 366 'br' 'br_ln85' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_43 : Operation 367 [1/1] (0.00ns)   --->   "%cast93 = zext i32 %C_read"   --->   Operation 367 'zext' 'cast93' <Predicate = (icmp_ln45 & !fwprop_read)> <Delay = 0.00>
ST_43 : Operation 368 [1/1] (0.00ns)   --->   "%cast94 = zext i32 %FH_read"   --->   Operation 368 'zext' 'cast94' <Predicate = (icmp_ln45 & !fwprop_read)> <Delay = 0.00>
ST_43 : Operation 369 [2/2] (6.91ns)   --->   "%bound95 = mul i64 %cast93, i64 %cast94"   --->   Operation 369 'mul' 'bound95' <Predicate = (icmp_ln45 & !fwprop_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln45, void %._crit_edge347, void %.lr.ph346" [conv_combined/main.cpp:66]   --->   Operation 370 'br' 'br_ln66' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_43 : Operation 371 [1/1] (2.55ns)   --->   "%add_ln66 = add i32 %W_read, i32 1" [conv_combined/main.cpp:66]   --->   Operation 371 'add' 'add_ln66' <Predicate = (icmp_ln45 & fwprop_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 372 [1/1] (2.55ns)   --->   "%sub_ln66 = sub i32 %add_ln66, i32 %FW_read" [conv_combined/main.cpp:66]   --->   Operation 372 'sub' 'sub_ln66' <Predicate = (icmp_ln45 & fwprop_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 373 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1 = add i32 %H_read, i32 1" [conv_combined/main.cpp:66]   --->   Operation 373 'add' 'add_ln66_1' <Predicate = (icmp_ln45 & fwprop_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_43 : Operation 374 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln66_1 = sub i32 %add_ln66_1, i32 %FH_read" [conv_combined/main.cpp:66]   --->   Operation 374 'sub' 'sub_ln66_1' <Predicate = (icmp_ln45 & fwprop_read)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_43 : Operation 375 [1/1] (2.47ns)   --->   "%icmp_ln69 = icmp_eq  i32 %add_ln66, i32 %FW_read" [conv_combined/main.cpp:69]   --->   Operation 375 'icmp' 'icmp_ln69' <Predicate = (icmp_ln45 & fwprop_read)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 13> <Delay = 6.91>
ST_44 : Operation 376 [1/2] (6.91ns)   --->   "%bound95 = mul i64 %cast93, i64 %cast94"   --->   Operation 376 'mul' 'bound95' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 14> <Delay = 6.97>
ST_45 : Operation 377 [1/1] (0.00ns)   --->   "%empty_59 = trunc i32 %F_read"   --->   Operation 377 'trunc' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 378 [1/1] (0.00ns)   --->   "%cast104 = zext i31 %empty_59"   --->   Operation 378 'zext' 'cast104' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 379 [1/1] (0.00ns)   --->   "%cast105 = zext i64 %bound95"   --->   Operation 379 'zext' 'cast105' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 380 [5/5] (6.97ns)   --->   "%bound106 = mul i95 %cast104, i95 %cast105"   --->   Operation 380 'mul' 'bound106' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 15> <Delay = 6.97>
ST_46 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i32 %FW_read" [conv_combined/main.cpp:85]   --->   Operation 381 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln85_1 = trunc i32 %FH_read" [conv_combined/main.cpp:85]   --->   Operation 382 'trunc' 'trunc_ln85_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 383 [2/2] (6.91ns)   --->   "%empty_60 = mul i31 %trunc_ln85, i31 %trunc_ln85_1" [conv_combined/main.cpp:85]   --->   Operation 383 'mul' 'empty_60' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 384 [4/5] (6.97ns)   --->   "%bound106 = mul i95 %cast104, i95 %cast105"   --->   Operation 384 'mul' 'bound106' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 16> <Delay = 6.97>
ST_47 : Operation 385 [1/2] (6.91ns)   --->   "%empty_60 = mul i31 %trunc_ln85, i31 %trunc_ln85_1" [conv_combined/main.cpp:85]   --->   Operation 385 'mul' 'empty_60' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 386 [3/5] (6.97ns)   --->   "%bound106 = mul i95 %cast104, i95 %cast105"   --->   Operation 386 'mul' 'bound106' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 17> <Delay = 6.97>
ST_48 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln85_2 = trunc i32 %C_read" [conv_combined/main.cpp:85]   --->   Operation 387 'trunc' 'trunc_ln85_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 388 [2/2] (6.91ns)   --->   "%empty_61 = mul i31 %empty_60, i31 %trunc_ln85_2" [conv_combined/main.cpp:85]   --->   Operation 388 'mul' 'empty_61' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 389 [2/5] (6.97ns)   --->   "%bound106 = mul i95 %cast104, i95 %cast105"   --->   Operation 389 'mul' 'bound106' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 18> <Delay = 6.97>
ST_49 : Operation 390 [1/1] (2.47ns)   --->   "%cmp144403 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 390 'icmp' 'cmp144403' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 391 [1/2] (6.91ns)   --->   "%empty_61 = mul i31 %empty_60, i31 %trunc_ln85_2" [conv_combined/main.cpp:85]   --->   Operation 391 'mul' 'empty_61' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 392 [1/5] (6.97ns)   --->   "%bound106 = mul i95 %cast104, i95 %cast105"   --->   Operation 392 'mul' 'bound106' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 393 [1/1] (2.47ns)   --->   "%icmp_ln87 = icmp_eq  i32 %FH_read, i32 0" [conv_combined/main.cpp:87]   --->   Operation 393 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 394 [1/1] (1.58ns)   --->   "%br_ln85 = br void" [conv_combined/main.cpp:85]   --->   Operation 394 'br' 'br_ln85' <Predicate = true> <Delay = 1.58>

State 50 <SV = 19> <Delay = 6.91>
ST_50 : Operation 395 [1/1] (0.00ns)   --->   "%j_1 = phi i32 0, void %.lr.ph421, i32 %select_ln86_3, void %._crit_edge407" [conv_combined/main.cpp:86]   --->   Operation 395 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i32 %j_1" [conv_combined/main.cpp:86]   --->   Operation 396 'trunc' 'trunc_ln86' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 397 [2/2] (6.91ns)   --->   "%empty_62 = mul i31 %trunc_ln86, i31 %empty_60" [conv_combined/main.cpp:86]   --->   Operation 397 'mul' 'empty_62' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i32 %j_1" [conv_combined/main.cpp:89]   --->   Operation 398 'trunc' 'trunc_ln89' <Predicate = true> <Delay = 0.00>

State 51 <SV = 20> <Delay = 6.91>
ST_51 : Operation 399 [1/1] (0.00ns)   --->   "%indvar_flatten124 = phi i95 0, void %.lr.ph421, i95 %add_ln85_1, void %._crit_edge407" [conv_combined/main.cpp:85]   --->   Operation 399 'phi' 'indvar_flatten124' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 400 [1/1] (0.00ns)   --->   "%i_2 = phi i31 0, void %.lr.ph421, i31 %select_ln85_1, void %._crit_edge407" [conv_combined/main.cpp:85]   --->   Operation 400 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 401 [1/1] (0.00ns)   --->   "%indvar_flatten101 = phi i64 0, void %.lr.ph421, i64 %select_ln86_4, void %._crit_edge407" [conv_combined/main.cpp:86]   --->   Operation 401 'phi' 'indvar_flatten101' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 402 [1/1] (0.00ns)   --->   "%k_1 = phi i32 0, void %.lr.ph421, i32 %add_ln87, void %._crit_edge407" [conv_combined/main.cpp:87]   --->   Operation 402 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 403 [1/1] (4.40ns)   --->   "%add_ln85_1 = add i95 %indvar_flatten124, i95 1" [conv_combined/main.cpp:85]   --->   Operation 403 'add' 'add_ln85_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 404 [1/2] (6.91ns)   --->   "%empty_62 = mul i31 %trunc_ln86, i31 %empty_60" [conv_combined/main.cpp:86]   --->   Operation 404 'mul' 'empty_62' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 405 [1/1] (3.11ns)   --->   "%icmp_ln85 = icmp_eq  i95 %indvar_flatten124, i95 %bound106" [conv_combined/main.cpp:85]   --->   Operation 405 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %._crit_edge417.loopexit, void %.lr.ph401" [conv_combined/main.cpp:85]   --->   Operation 406 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 407 [1/1] (2.77ns)   --->   "%icmp_ln86 = icmp_eq  i64 %indvar_flatten101, i64 %bound95" [conv_combined/main.cpp:86]   --->   Operation 407 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln85)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 408 [1/1] (2.47ns)   --->   "%cmp173388 = icmp_sgt  i32 %outW, i32 0" [conv_combined/main.cpp:42]   --->   Operation 408 'icmp' 'cmp173388' <Predicate = (icmp_ln85)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 409 [1/1] (0.00ns)   --->   "%cast128 = zext i32 %FW_read"   --->   Operation 409 'zext' 'cast128' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_51 : Operation 410 [2/2] (6.91ns)   --->   "%bound129 = mul i64 %cast94, i64 %cast128"   --->   Operation 410 'mul' 'bound129' <Predicate = (icmp_ln85)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 21> <Delay = 6.86>
ST_52 : Operation 411 [1/1] (2.52ns)   --->   "%add_ln85 = add i31 %i_2, i31 1" [conv_combined/main.cpp:85]   --->   Operation 411 'add' 'add_ln85' <Predicate = (icmp_ln86)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 412 [1/1] (0.69ns)   --->   "%select_ln85 = select i1 %icmp_ln86, i32 0, i32 %j_1" [conv_combined/main.cpp:85]   --->   Operation 412 'select' 'select_ln85' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 413 [1/1] (0.73ns)   --->   "%select_ln85_1 = select i1 %icmp_ln86, i31 %add_ln85, i31 %i_2" [conv_combined/main.cpp:85]   --->   Operation 413 'select' 'select_ln85_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln85_3 = trunc i31 %select_ln85_1" [conv_combined/main.cpp:85]   --->   Operation 414 'trunc' 'trunc_ln85_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i3 %trunc_ln85_3" [conv_combined/main.cpp:89]   --->   Operation 415 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln85_3, i2 0" [conv_combined/main.cpp:89]   --->   Operation 416 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i5 %tmp_7" [conv_combined/main.cpp:89]   --->   Operation 417 'zext' 'zext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 418 [1/1] (1.78ns)   --->   "%add_ln89 = add i6 %zext_ln89_1, i6 %zext_ln89" [conv_combined/main.cpp:89]   --->   Operation 418 'add' 'add_ln89' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node add_ln89_1)   --->   "%zext_ln86 = zext i6 %add_ln89" [conv_combined/main.cpp:86]   --->   Operation 419 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node add_ln89_1)   --->   "%select_ln85_3 = select i1 %icmp_ln86, i5 0, i5 %trunc_ln89" [conv_combined/main.cpp:85]   --->   Operation 420 'select' 'select_ln85_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 421 [1/1] (2.47ns)   --->   "%icmp_ln87_1 = icmp_eq  i32 %k_1, i32 %FH_read" [conv_combined/main.cpp:87]   --->   Operation 421 'icmp' 'icmp_ln87_1' <Predicate = (!icmp_ln86)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 422 [1/1] (0.99ns)   --->   "%select_ln85_4 = select i1 %icmp_ln86, i1 %icmp_ln87, i1 %icmp_ln87_1" [conv_combined/main.cpp:85]   --->   Operation 422 'select' 'select_ln85_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 423 [1/1] (2.55ns)   --->   "%add_ln86 = add i32 %select_ln85, i32 1" [conv_combined/main.cpp:86]   --->   Operation 423 'add' 'add_ln86' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln86)   --->   "%or_ln86 = or i1 %select_ln85_4, i1 %icmp_ln86" [conv_combined/main.cpp:86]   --->   Operation 424 'or' 'or_ln86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 425 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln86 = select i1 %or_ln86, i32 0, i32 %k_1" [conv_combined/main.cpp:86]   --->   Operation 425 'select' 'select_ln86' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln86_1 = trunc i32 %add_ln86" [conv_combined/main.cpp:86]   --->   Operation 426 'trunc' 'trunc_ln86_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln89_1)   --->   "%trunc_ln89_1 = trunc i32 %add_ln86" [conv_combined/main.cpp:89]   --->   Operation 427 'trunc' 'trunc_ln89_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln89_1)   --->   "%select_ln86_2 = select i1 %select_ln85_4, i5 %trunc_ln89_1, i5 %select_ln85_3" [conv_combined/main.cpp:86]   --->   Operation 428 'select' 'select_ln86_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln89_1)   --->   "%zext_ln89_2 = zext i5 %select_ln86_2" [conv_combined/main.cpp:89]   --->   Operation 429 'zext' 'zext_ln89_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 430 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln89_1 = add i7 %zext_ln86, i7 %zext_ln89_2" [conv_combined/main.cpp:89]   --->   Operation 430 'add' 'add_ln89_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 431 [1/1] (0.69ns)   --->   "%select_ln86_3 = select i1 %select_ln85_4, i32 %add_ln86, i32 %select_ln85" [conv_combined/main.cpp:86]   --->   Operation 431 'select' 'select_ln86_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i32 %select_ln86" [conv_combined/main.cpp:87]   --->   Operation 432 'trunc' 'trunc_ln87' <Predicate = true> <Delay = 0.00>

State 53 <SV = 22> <Delay = 6.91>
ST_53 : Operation 433 [2/2] (6.91ns)   --->   "%mul_ln85 = mul i31 %select_ln85_1, i31 %empty_61" [conv_combined/main.cpp:85]   --->   Operation 433 'mul' 'mul_ln85' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 434 [2/2] (6.91ns)   --->   "%p_mid199 = mul i31 %trunc_ln86_1, i31 %empty_60" [conv_combined/main.cpp:86]   --->   Operation 434 'mul' 'p_mid199' <Predicate = (select_ln85_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 435 [2/2] (6.91ns)   --->   "%empty_65 = mul i31 %trunc_ln87, i31 %trunc_ln85" [conv_combined/main.cpp:87]   --->   Operation 435 'mul' 'empty_65' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 23> <Delay = 6.91>
ST_54 : Operation 436 [1/2] (6.91ns)   --->   "%mul_ln85 = mul i31 %select_ln85_1, i31 %empty_61" [conv_combined/main.cpp:85]   --->   Operation 436 'mul' 'mul_ln85' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 437 [1/2] (6.91ns)   --->   "%p_mid199 = mul i31 %trunc_ln86_1, i31 %empty_60" [conv_combined/main.cpp:86]   --->   Operation 437 'mul' 'p_mid199' <Predicate = (select_ln85_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 438 [1/2] (6.91ns)   --->   "%empty_65 = mul i31 %trunc_ln87, i31 %trunc_ln85" [conv_combined/main.cpp:87]   --->   Operation 438 'mul' 'empty_65' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 24> <Delay = 5.07>
ST_55 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_1)   --->   "%select_ln85_2 = select i1 %icmp_ln86, i31 0, i31 %empty_62" [conv_combined/main.cpp:85]   --->   Operation 439 'select' 'select_ln85_2' <Predicate = (!select_ln85_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 440 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln86_1 = select i1 %select_ln85_4, i31 %p_mid199, i31 %select_ln85_2" [conv_combined/main.cpp:86]   --->   Operation 440 'select' 'select_ln86_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 441 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i31 %mul_ln85, i31 %empty_65" [conv_combined/main.cpp:85]   --->   Operation 441 'add' 'tmp2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_55 : Operation 442 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%empty_66 = add i31 %tmp2, i31 %select_ln86_1" [conv_combined/main.cpp:85]   --->   Operation 442 'add' 'empty_66' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 56 <SV = 25> <Delay = 5.28>
ST_56 : Operation 443 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_85_12_VITIS_LOOP_86_13_VITIS_LOOP_87_14_str"   --->   Operation 443 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 444 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_86_13_VITIS_LOOP_87_14_str"   --->   Operation 444 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln89_3 = zext i7 %add_ln89_1" [conv_combined/main.cpp:89]   --->   Operation 445 'zext' 'zext_ln89_3' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln89_1, i2 0" [conv_combined/main.cpp:89]   --->   Operation 446 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln89_4 = zext i9 %tmp_3" [conv_combined/main.cpp:89]   --->   Operation 447 'zext' 'zext_ln89_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 448 [1/1] (1.82ns)   --->   "%add_ln89_2 = add i30 %zext_ln89_4, i30 %zext_ln89_3" [conv_combined/main.cpp:89]   --->   Operation 448 'add' 'add_ln89_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 449 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [conv_combined/main.cpp:87]   --->   Operation 449 'specloopname' 'specloopname_ln87' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_66, i1 0" [conv_combined/main.cpp:85]   --->   Operation 450 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 451 [1/1] (2.55ns)   --->   "%empty_67 = add i32 %tmp_9, i32 %dwt_read" [conv_combined/main.cpp:85]   --->   Operation 451 'add' 'empty_67' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 452 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %cmp144403, void %._crit_edge407, void %.lr.ph406" [conv_combined/main.cpp:88]   --->   Operation 452 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_67, i32 1, i32 31" [conv_combined/main.cpp:88]   --->   Operation 453 'partselect' 'trunc_ln' <Predicate = (cmp144403)> <Delay = 0.00>
ST_56 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i31 %trunc_ln" [conv_combined/main.cpp:88]   --->   Operation 454 'sext' 'sext_ln88' <Predicate = (cmp144403)> <Delay = 0.00>
ST_56 : Operation 455 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16 %gmem, i32 %sext_ln88" [conv_combined/main.cpp:88]   --->   Operation 455 'getelementptr' 'gmem_addr_4' <Predicate = (cmp144403)> <Delay = 0.00>
ST_56 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln89_2 = trunc i32 %select_ln86" [conv_combined/main.cpp:89]   --->   Operation 456 'trunc' 'trunc_ln89_2' <Predicate = (cmp144403)> <Delay = 0.00>
ST_56 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln89_5 = zext i7 %trunc_ln89_2" [conv_combined/main.cpp:89]   --->   Operation 457 'zext' 'zext_ln89_5' <Predicate = (cmp144403)> <Delay = 0.00>
ST_56 : Operation 458 [1/1] (1.73ns)   --->   "%add_ln89_3 = add i30 %add_ln89_2, i30 %zext_ln89_5" [conv_combined/main.cpp:89]   --->   Operation 458 'add' 'add_ln89_3' <Predicate = (cmp144403)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln89_3 = trunc i30 %add_ln89_3" [conv_combined/main.cpp:89]   --->   Operation 459 'trunc' 'trunc_ln89_3' <Predicate = (cmp144403)> <Delay = 0.00>
ST_56 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln89_4 = trunc i30 %add_ln89_3" [conv_combined/main.cpp:89]   --->   Operation 460 'trunc' 'trunc_ln89_4' <Predicate = (cmp144403)> <Delay = 0.00>
ST_56 : Operation 461 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln89_4, i2 0" [conv_combined/main.cpp:89]   --->   Operation 461 'bitconcatenate' 'p_shl3_cast' <Predicate = (cmp144403)> <Delay = 0.00>
ST_56 : Operation 462 [1/1] (1.73ns)   --->   "%add_ln89_4 = add i10 %p_shl3_cast, i10 %trunc_ln89_3" [conv_combined/main.cpp:89]   --->   Operation 462 'add' 'add_ln89_4' <Predicate = (cmp144403)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 26> <Delay = 7.30>
ST_57 : Operation 463 [7/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_combined/main.cpp:88]   --->   Operation 463 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 27> <Delay = 7.30>
ST_58 : Operation 464 [6/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_combined/main.cpp:88]   --->   Operation 464 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 28> <Delay = 7.30>
ST_59 : Operation 465 [5/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_combined/main.cpp:88]   --->   Operation 465 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 29> <Delay = 7.30>
ST_60 : Operation 466 [4/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_combined/main.cpp:88]   --->   Operation 466 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 30> <Delay = 7.30>
ST_61 : Operation 467 [3/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_combined/main.cpp:88]   --->   Operation 467 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 31> <Delay = 7.30>
ST_62 : Operation 468 [2/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_combined/main.cpp:88]   --->   Operation 468 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 32> <Delay = 7.30>
ST_63 : Operation 469 [1/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read" [conv_combined/main.cpp:88]   --->   Operation 469 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 470 [1/1] (1.58ns)   --->   "%br_ln88 = br void" [conv_combined/main.cpp:88]   --->   Operation 470 'br' 'br_ln88' <Predicate = true> <Delay = 1.58>

State 64 <SV = 33> <Delay = 2.52>
ST_64 : Operation 471 [1/1] (0.00ns)   --->   "%l_1 = phi i31 %add_ln88, void %.split36, i31 0, void %.lr.ph406" [conv_combined/main.cpp:88]   --->   Operation 471 'phi' 'l_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 472 [1/1] (2.52ns)   --->   "%add_ln88 = add i31 %l_1, i31 1" [conv_combined/main.cpp:88]   --->   Operation 472 'add' 'add_ln88' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 473 [1/1] (0.00ns)   --->   "%l_1_cast = zext i31 %l_1" [conv_combined/main.cpp:88]   --->   Operation 473 'zext' 'l_1_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 474 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 474 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 475 [1/1] (2.47ns)   --->   "%icmp_ln88 = icmp_eq  i32 %l_1_cast, i32 %FW_read" [conv_combined/main.cpp:88]   --->   Operation 475 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 476 [1/1] (0.00ns)   --->   "%empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 476 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 477 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %.split36, void %._crit_edge407.loopexit" [conv_combined/main.cpp:88]   --->   Operation 477 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 478 [1/1] (0.00ns)   --->   "%trunc_ln89_5 = trunc i31 %l_1" [conv_combined/main.cpp:89]   --->   Operation 478 'trunc' 'trunc_ln89_5' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_64 : Operation 479 [1/1] (1.73ns)   --->   "%add_ln89_5 = add i10 %add_ln89_4, i10 %trunc_ln89_5" [conv_combined/main.cpp:89]   --->   Operation 479 'add' 'add_ln89_5' <Predicate = (!icmp_ln88)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 34> <Delay = 7.30>
ST_65 : Operation 480 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_4" [conv_combined/main.cpp:89]   --->   Operation 480 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln88)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 35> <Delay = 3.25>
ST_66 : Operation 481 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [conv_combined/main.cpp:88]   --->   Operation 481 'specloopname' 'specloopname_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_66 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln89_6 = zext i10 %add_ln89_5" [conv_combined/main.cpp:89]   --->   Operation 482 'zext' 'zext_ln89_6' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_66 : Operation 483 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln89_6" [conv_combined/main.cpp:89]   --->   Operation 483 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_66 : Operation 484 [1/1] (3.25ns)   --->   "%store_ln89 = store i16 %gmem_addr_4_read, i10 %dwbuf_V_addr" [conv_combined/main.cpp:89]   --->   Operation 484 'store' 'store_ln89' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_66 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 485 'br' 'br_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>

State 67 <SV = 34> <Delay = 5.00>
ST_67 : Operation 486 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge407"   --->   Operation 486 'br' 'br_ln0' <Predicate = (cmp144403)> <Delay = 0.00>
ST_67 : Operation 487 [1/1] (2.55ns)   --->   "%add_ln87 = add i32 %select_ln86, i32 1" [conv_combined/main.cpp:87]   --->   Operation 487 'add' 'add_ln87' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 488 [1/1] (3.52ns)   --->   "%add_ln86_1 = add i64 %indvar_flatten101, i64 1" [conv_combined/main.cpp:86]   --->   Operation 488 'add' 'add_ln86_1' <Predicate = (!icmp_ln86)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 489 [1/1] (1.48ns)   --->   "%select_ln86_4 = select i1 %icmp_ln86, i64 1, i64 %add_ln86_1" [conv_combined/main.cpp:86]   --->   Operation 489 'select' 'select_ln86_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 490 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 68 <SV = 21> <Delay = 6.91>
ST_68 : Operation 491 [1/2] (6.91ns)   --->   "%bound129 = mul i64 %cast94, i64 %cast128"   --->   Operation 491 'mul' 'bound129' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 22> <Delay = 6.97>
ST_69 : Operation 492 [1/1] (0.00ns)   --->   "%cast140 = zext i32 %C_read"   --->   Operation 492 'zext' 'cast140' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 493 [1/1] (0.00ns)   --->   "%cast141 = zext i64 %bound129"   --->   Operation 493 'zext' 'cast141' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 494 [5/5] (6.97ns)   --->   "%bound142 = mul i96 %cast140, i96 %cast141"   --->   Operation 494 'mul' 'bound142' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 23> <Delay = 6.97>
ST_70 : Operation 495 [4/5] (6.97ns)   --->   "%bound142 = mul i96 %cast140, i96 %cast141"   --->   Operation 495 'mul' 'bound142' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 24> <Delay = 6.97>
ST_71 : Operation 496 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_1 = add i32 %H_read, i32 1" [conv_combined/main.cpp:95]   --->   Operation 496 'add' 'add_ln95_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_71 : Operation 497 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln95_1 = sub i32 %add_ln95_1, i32 %FH_read" [conv_combined/main.cpp:95]   --->   Operation 497 'sub' 'sub_ln95_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_71 : Operation 498 [3/5] (6.97ns)   --->   "%bound142 = mul i96 %cast140, i96 %cast141"   --->   Operation 498 'mul' 'bound142' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 25> <Delay = 6.97>
ST_72 : Operation 499 [2/5] (6.97ns)   --->   "%bound142 = mul i96 %cast140, i96 %cast141"   --->   Operation 499 'mul' 'bound142' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 500 [1/1] (0.00ns)   --->   "%cast173 = zext i31 %empty_59"   --->   Operation 500 'zext' 'cast173' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 501 [1/1] (0.00ns)   --->   "%cast174 = zext i32 %sub_ln95_1" [conv_combined/main.cpp:95]   --->   Operation 501 'zext' 'cast174' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 502 [2/2] (6.91ns)   --->   "%bound175 = mul i63 %cast173, i63 %cast174" [conv_combined/main.cpp:95]   --->   Operation 502 'mul' 'bound175' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 26> <Delay = 6.97>
ST_73 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i32 %W_read" [conv_combined/main.cpp:95]   --->   Operation 503 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95 = add i32 %W_read, i32 1" [conv_combined/main.cpp:95]   --->   Operation 504 'add' 'add_ln95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_73 : Operation 505 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln95 = sub i32 %add_ln95, i32 %FW_read" [conv_combined/main.cpp:95]   --->   Operation 505 'sub' 'sub_ln95' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_73 : Operation 506 [1/1] (1.73ns)   --->   "%add_ln95_3 = add i10 %trunc_ln42, i10 1" [conv_combined/main.cpp:95]   --->   Operation 506 'add' 'add_ln95_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 507 [1/5] (6.97ns)   --->   "%bound142 = mul i96 %cast140, i96 %cast141"   --->   Operation 507 'mul' 'bound142' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 508 [1/2] (6.91ns)   --->   "%bound175 = mul i63 %cast173, i63 %cast174" [conv_combined/main.cpp:95]   --->   Operation 508 'mul' 'bound175' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 509 [1/1] (2.47ns)   --->   "%icmp_ln100 = icmp_eq  i32 %FW_read, i32 0" [conv_combined/main.cpp:100]   --->   Operation 509 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 510 [1/1] (1.58ns)   --->   "%br_ln95 = br void" [conv_combined/main.cpp:95]   --->   Operation 510 'br' 'br_ln95' <Predicate = true> <Delay = 1.58>

State 74 <SV = 27> <Delay = 4.30>
ST_74 : Operation 511 [1/1] (0.00ns)   --->   "%indvar_flatten181 = phi i63 0, void %.lr.ph401, i63 %add_ln95_4, void %._crit_edge392" [conv_combined/main.cpp:95]   --->   Operation 511 'phi' 'indvar_flatten181' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 512 [1/1] (0.00ns)   --->   "%f_1 = phi i31 0, void %.lr.ph401, i31 %select_ln95_1, void %._crit_edge392" [conv_combined/main.cpp:95]   --->   Operation 512 'phi' 'f_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 513 [1/1] (0.00ns)   --->   "%h_1 = phi i32 0, void %.lr.ph401, i32 %add_ln96, void %._crit_edge392" [conv_combined/main.cpp:96]   --->   Operation 513 'phi' 'h_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 514 [1/1] (3.49ns)   --->   "%add_ln95_4 = add i63 %indvar_flatten181, i63 1" [conv_combined/main.cpp:95]   --->   Operation 514 'add' 'add_ln95_4' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 515 [1/1] (2.78ns)   --->   "%icmp_ln95 = icmp_eq  i63 %indvar_flatten181, i63 %bound175" [conv_combined/main.cpp:95]   --->   Operation 515 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 516 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %._crit_edge397.loopexit, void %.lr.ph371.preheader.preheader" [conv_combined/main.cpp:95]   --->   Operation 516 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 517 [1/1] (2.52ns)   --->   "%add_ln95_2 = add i31 %f_1, i31 1" [conv_combined/main.cpp:95]   --->   Operation 517 'add' 'add_ln95_2' <Predicate = (!icmp_ln95)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 518 [1/1] (2.47ns)   --->   "%icmp_ln96 = icmp_eq  i32 %h_1, i32 %sub_ln95_1" [conv_combined/main.cpp:96]   --->   Operation 518 'icmp' 'icmp_ln96' <Predicate = (!icmp_ln95)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 519 [1/1] (0.73ns)   --->   "%select_ln95_1 = select i1 %icmp_ln96, i31 %add_ln95_2, i31 %f_1" [conv_combined/main.cpp:95]   --->   Operation 519 'select' 'select_ln95_1' <Predicate = (!icmp_ln95)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln95_1 = trunc i31 %select_ln95_1" [conv_combined/main.cpp:95]   --->   Operation 520 'trunc' 'trunc_ln95_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_74 : Operation 521 [3/3] (1.05ns) (grouped into DSP with root node empty_73)   --->   "%mul_ln95 = mul i10 %trunc_ln95_1, i10 %outH" [conv_combined/main.cpp:95]   --->   Operation 521 'mul' 'mul_ln95' <Predicate = (!icmp_ln95)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln95_2 = trunc i31 %select_ln95_1" [conv_combined/main.cpp:95]   --->   Operation 522 'trunc' 'trunc_ln95_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_74 : Operation 523 [1/1] (1.58ns)   --->   "%br_ln112 = br void %.lr.ph371.preheader" [conv_combined/main.cpp:112]   --->   Operation 523 'br' 'br_ln112' <Predicate = (icmp_ln95)> <Delay = 1.58>

State 75 <SV = 28> <Delay = 1.05>
ST_75 : Operation 524 [2/3] (1.05ns) (grouped into DSP with root node empty_73)   --->   "%mul_ln95 = mul i10 %trunc_ln95_1, i10 %outH" [conv_combined/main.cpp:95]   --->   Operation 524 'mul' 'mul_ln95' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 76 <SV = 29> <Delay = 2.79>
ST_76 : Operation 525 [1/1] (0.69ns)   --->   "%select_ln95 = select i1 %icmp_ln96, i32 0, i32 %h_1" [conv_combined/main.cpp:95]   --->   Operation 525 'select' 'select_ln95' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 526 [1/3] (0.00ns) (grouped into DSP with root node empty_73)   --->   "%mul_ln95 = mul i10 %trunc_ln95_1, i10 %outH" [conv_combined/main.cpp:95]   --->   Operation 526 'mul' 'mul_ln95' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i32 %select_ln95" [conv_combined/main.cpp:96]   --->   Operation 527 'trunc' 'trunc_ln96' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 528 [2/2] (2.10ns) (root node of the DSP)   --->   "%empty_73 = add i10 %trunc_ln96, i10 %mul_ln95" [conv_combined/main.cpp:96]   --->   Operation 528 'add' 'empty_73' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 77 <SV = 30> <Delay = 6.62>
ST_77 : Operation 529 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_95_16_VITIS_LOOP_96_17_str"   --->   Operation 529 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i3 %trunc_ln95_2" [conv_combined/main.cpp:95]   --->   Operation 530 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i3 %trunc_ln95_2"   --->   Operation 531 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln95_2, i2 0"   --->   Operation 532 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i5 %tmp_s"   --->   Operation 533 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 534 [1/1] (1.78ns)   --->   "%add_ln1118_3 = add i6 %zext_ln1118_2, i6 %zext_ln1118_1"   --->   Operation 534 'add' 'add_ln1118_3' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i6 %add_ln1118_3" [conv_combined/main.cpp:96]   --->   Operation 535 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 536 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [conv_combined/main.cpp:96]   --->   Operation 536 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 537 [1/2] (2.10ns) (root node of the DSP)   --->   "%empty_73 = add i10 %trunc_ln96, i10 %mul_ln95" [conv_combined/main.cpp:96]   --->   Operation 537 'add' 'empty_73' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 538 [1/1] (4.52ns)   --->   "%empty_74 = mul i10 %empty_73, i10 %add_ln95_3" [conv_combined/main.cpp:96]   --->   Operation 538 'mul' 'empty_74' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %cmp173388, void %._crit_edge392, void %.lr.ph391" [conv_combined/main.cpp:97]   --->   Operation 539 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 540 [1/1] (0.00ns)   --->   "%dbbuf_V_addr_1 = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln95" [conv_combined/main.cpp:95]   --->   Operation 540 'getelementptr' 'dbbuf_V_addr_1' <Predicate = (cmp173388)> <Delay = 0.00>
ST_77 : Operation 541 [2/2] (2.32ns)   --->   "%dbbuf_V_load = load i3 %dbbuf_V_addr_1"   --->   Operation 541 'load' 'dbbuf_V_load' <Predicate = (cmp173388)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 78 <SV = 31> <Delay = 2.32>
ST_78 : Operation 542 [1/2] (2.32ns)   --->   "%dbbuf_V_load = load i3 %dbbuf_V_addr_1"   --->   Operation 542 'load' 'dbbuf_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_78 : Operation 543 [1/1] (0.00ns)   --->   "%empty_68 = trunc i32 %select_ln95" [conv_combined/main.cpp:95]   --->   Operation 543 'trunc' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 544 [1/1] (1.58ns)   --->   "%br_ln97 = br void" [conv_combined/main.cpp:97]   --->   Operation 544 'br' 'br_ln97' <Predicate = true> <Delay = 1.58>

State 79 <SV = 32> <Delay = 4.98>
ST_79 : Operation 545 [1/1] (0.00ns)   --->   "%w_1 = phi i32 %add_ln97, void %._crit_edge387.loopexit, i32 0, void %.lr.ph391" [conv_combined/main.cpp:97]   --->   Operation 545 'phi' 'w_1' <Predicate = (cmp173388)> <Delay = 0.00>
ST_79 : Operation 546 [1/1] (0.00ns)   --->   "%empty_69 = phi i16 %add_ln703, void %._crit_edge387.loopexit, i16 %dbbuf_V_load, void %.lr.ph391"   --->   Operation 546 'phi' 'empty_69' <Predicate = (cmp173388)> <Delay = 0.00>
ST_79 : Operation 547 [1/1] (2.55ns)   --->   "%add_ln97 = add i32 %w_1, i32 1" [conv_combined/main.cpp:97]   --->   Operation 547 'add' 'add_ln97' <Predicate = (cmp173388)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 548 [1/1] (2.47ns)   --->   "%icmp_ln97 = icmp_eq  i32 %w_1, i32 %sub_ln95" [conv_combined/main.cpp:97]   --->   Operation 548 'icmp' 'icmp_ln97' <Predicate = (cmp173388)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 549 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %.split30, void %._crit_edge392.loopexit" [conv_combined/main.cpp:97]   --->   Operation 549 'br' 'br_ln97' <Predicate = (cmp173388)> <Delay = 0.00>
ST_79 : Operation 550 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i32 %w_1" [conv_combined/main.cpp:97]   --->   Operation 550 'trunc' 'trunc_ln97' <Predicate = (cmp173388 & !icmp_ln97)> <Delay = 0.00>
ST_79 : Operation 551 [1/1] (1.73ns)   --->   "%empty_70 = add i10 %trunc_ln97, i10 %empty_74" [conv_combined/main.cpp:97]   --->   Operation 551 'add' 'empty_70' <Predicate = (cmp173388 & !icmp_ln97)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 552 [1/1] (0.00ns)   --->   "%p_cast30 = zext i10 %empty_70" [conv_combined/main.cpp:97]   --->   Operation 552 'zext' 'p_cast30' <Predicate = (cmp173388 & !icmp_ln97)> <Delay = 0.00>
ST_79 : Operation 553 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i16 %dy, i32 0, i32 %p_cast30" [conv_combined/main.cpp:97]   --->   Operation 553 'getelementptr' 'dy_addr' <Predicate = (cmp173388 & !icmp_ln97)> <Delay = 0.00>
ST_79 : Operation 554 [2/2] (3.25ns)   --->   "%r_V = load i10 %dy_addr" [conv_combined/main.cpp:97]   --->   Operation 554 'load' 'r_V' <Predicate = (cmp173388 & !icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_79 : Operation 555 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg"   --->   Operation 555 'store' 'store_ln0' <Predicate = (cmp173388 & !icmp_ln97)> <Delay = 1.58>
ST_79 : Operation 556 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %reuse_addr_reg"   --->   Operation 556 'store' 'store_ln0' <Predicate = (cmp173388 & !icmp_ln97)> <Delay = 1.58>
ST_79 : Operation 557 [1/1] (2.32ns)   --->   "%store_ln703 = store i16 %empty_69, i3 %dbbuf_V_addr_1"   --->   Operation 557 'store' 'store_ln703' <Predicate = (cmp173388 & icmp_ln97)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_79 : Operation 558 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge392" [conv_combined/main.cpp:96]   --->   Operation 558 'br' 'br_ln96' <Predicate = (cmp173388 & icmp_ln97)> <Delay = 0.00>
ST_79 : Operation 559 [1/1] (2.55ns)   --->   "%add_ln96 = add i32 %select_ln95, i32 1" [conv_combined/main.cpp:96]   --->   Operation 559 'add' 'add_ln96' <Predicate = (icmp_ln97) | (!cmp173388)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 560 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 560 'br' 'br_ln0' <Predicate = (icmp_ln97) | (!cmp173388)> <Delay = 0.00>

State 80 <SV = 33> <Delay = 3.25>
ST_80 : Operation 561 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [conv_combined/main.cpp:97]   --->   Operation 561 'specloopname' 'specloopname_ln97' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 562 [1/2] (3.25ns)   --->   "%r_V = load i10 %dy_addr" [conv_combined/main.cpp:97]   --->   Operation 562 'load' 'r_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_80 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %r_V"   --->   Operation 563 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 564 [1/1] (1.58ns)   --->   "%br_ln98 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i67" [conv_combined/main.cpp:98]   --->   Operation 564 'br' 'br_ln98' <Predicate = true> <Delay = 1.58>

State 81 <SV = 34> <Delay = 4.43>
ST_81 : Operation 565 [1/1] (0.00ns)   --->   "%indvar_flatten168 = phi i96 0, void %.split30, i96 %add_ln98_1, void %._crit_edge382.loopexit" [conv_combined/main.cpp:98]   --->   Operation 565 'phi' 'indvar_flatten168' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 566 [1/1] (0.00ns)   --->   "%c_1 = phi i32 0, void %.split30, i32 %select_ln98_1, void %._crit_edge382.loopexit" [conv_combined/main.cpp:98]   --->   Operation 566 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 567 [1/1] (4.43ns)   --->   "%add_ln98_1 = add i96 %indvar_flatten168, i96 1" [conv_combined/main.cpp:98]   --->   Operation 567 'add' 'add_ln98_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i32 %c_1" [conv_combined/main.cpp:98]   --->   Operation 568 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 569 [3/3] (1.05ns) (grouped into DSP with root node tmp3)   --->   "%empty_71 = mul i10 %trunc_ln98, i10 %empty_41" [conv_combined/main.cpp:98]   --->   Operation 569 'mul' 'empty_71' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 570 [1/1] (3.12ns)   --->   "%icmp_ln98 = icmp_eq  i96 %indvar_flatten168, i96 %bound142" [conv_combined/main.cpp:98]   --->   Operation 570 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 571 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %._crit_edge382.loopexit, void %._crit_edge387.loopexit" [conv_combined/main.cpp:98]   --->   Operation 571 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 572 [1/1] (2.55ns)   --->   "%add_ln98 = add i32 %c_1, i32 1" [conv_combined/main.cpp:98]   --->   Operation 572 'add' 'add_ln98' <Predicate = (!icmp_ln98)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln98_1 = trunc i32 %add_ln98" [conv_combined/main.cpp:98]   --->   Operation 573 'trunc' 'trunc_ln98_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_81 : Operation 574 [3/3] (1.05ns) (grouped into DSP with root node tmp3_mid1)   --->   "%p_mid1148 = mul i10 %trunc_ln98_1, i10 %empty_41" [conv_combined/main.cpp:98]   --->   Operation 574 'mul' 'p_mid1148' <Predicate = (!icmp_ln98)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 82 <SV = 35> <Delay = 3.52>
ST_82 : Operation 575 [1/1] (0.00ns)   --->   "%indvar_flatten137 = phi i64 0, void %.split30, i64 %select_ln99_5, void %._crit_edge382.loopexit" [conv_combined/main.cpp:99]   --->   Operation 575 'phi' 'indvar_flatten137' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 576 [2/3] (1.05ns) (grouped into DSP with root node tmp3)   --->   "%empty_71 = mul i10 %trunc_ln98, i10 %empty_41" [conv_combined/main.cpp:98]   --->   Operation 576 'mul' 'empty_71' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 577 [1/1] (2.77ns)   --->   "%icmp_ln99 = icmp_eq  i64 %indvar_flatten137, i64 %bound129" [conv_combined/main.cpp:99]   --->   Operation 577 'icmp' 'icmp_ln99' <Predicate = (!icmp_ln98)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 578 [2/3] (1.05ns) (grouped into DSP with root node tmp3_mid1)   --->   "%p_mid1148 = mul i10 %trunc_ln98_1, i10 %empty_41" [conv_combined/main.cpp:98]   --->   Operation 578 'mul' 'p_mid1148' <Predicate = (!icmp_ln98)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 579 [1/1] (0.69ns)   --->   "%select_ln98_1 = select i1 %icmp_ln99, i32 %add_ln98, i32 %c_1" [conv_combined/main.cpp:98]   --->   Operation 579 'select' 'select_ln98_1' <Predicate = (!icmp_ln98)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln98_2 = trunc i32 %select_ln98_1" [conv_combined/main.cpp:98]   --->   Operation 580 'trunc' 'trunc_ln98_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_82 : Operation 581 [1/1] (3.52ns)   --->   "%add_ln99_2 = add i64 %indvar_flatten137, i64 1" [conv_combined/main.cpp:99]   --->   Operation 581 'add' 'add_ln99_2' <Predicate = (!icmp_ln98)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 36> <Delay = 3.25>
ST_83 : Operation 582 [1/1] (0.00ns)   --->   "%fh_1 = phi i32 0, void %.split30, i32 %select_ln99_4, void %._crit_edge382.loopexit" [conv_combined/main.cpp:99]   --->   Operation 582 'phi' 'fh_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 583 [1/3] (0.00ns) (grouped into DSP with root node tmp3)   --->   "%empty_71 = mul i10 %trunc_ln98, i10 %empty_41" [conv_combined/main.cpp:98]   --->   Operation 583 'mul' 'empty_71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 584 [2/2] (2.10ns) (root node of the DSP)   --->   "%tmp3 = add i10 %trunc_ln96, i10 %empty_71" [conv_combined/main.cpp:96]   --->   Operation 584 'add' 'tmp3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i32 %fh_1" [conv_combined/main.cpp:99]   --->   Operation 585 'trunc' 'trunc_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_83 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i32 %fh_1"   --->   Operation 586 'trunc' 'trunc_ln727' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 587 [1/1] (0.69ns)   --->   "%select_ln98 = select i1 %icmp_ln99, i32 0, i32 %fh_1" [conv_combined/main.cpp:98]   --->   Operation 587 'select' 'select_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 588 [1/3] (0.00ns) (grouped into DSP with root node tmp3_mid1)   --->   "%p_mid1148 = mul i10 %trunc_ln98_1, i10 %empty_41" [conv_combined/main.cpp:98]   --->   Operation 588 'mul' 'p_mid1148' <Predicate = (!icmp_ln98)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 589 [2/2] (2.10ns) (root node of the DSP)   --->   "%tmp3_mid1 = add i10 %trunc_ln96, i10 %p_mid1148" [conv_combined/main.cpp:96]   --->   Operation 589 'add' 'tmp3_mid1' <Predicate = (!icmp_ln98)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 590 [1/1] (2.55ns)   --->   "%add_ln99 = add i32 %select_ln98, i32 1" [conv_combined/main.cpp:99]   --->   Operation 590 'add' 'add_ln99' <Predicate = (!icmp_ln98)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln727_1 = trunc i32 %add_ln99"   --->   Operation 591 'trunc' 'trunc_ln727_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_83 : Operation 592 [1/1] (1.48ns)   --->   "%select_ln99_5 = select i1 %icmp_ln99, i64 1, i64 %add_ln99_2" [conv_combined/main.cpp:99]   --->   Operation 592 'select' 'select_ln99_5' <Predicate = (!icmp_ln98)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 84 <SV = 37> <Delay = 7.11>
ST_84 : Operation 593 [1/1] (0.00ns)   --->   "%fw_1 = phi i32 0, void %.split30, i32 %add_ln100, void %._crit_edge382.loopexit" [conv_combined/main.cpp:100]   --->   Operation 593 'phi' 'fw_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 594 [1/2] (2.10ns) (root node of the DSP)   --->   "%tmp3 = add i10 %trunc_ln96, i10 %empty_71" [conv_combined/main.cpp:96]   --->   Operation 594 'add' 'tmp3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 595 [1/1] (1.73ns)   --->   "%empty_72 = add i10 %tmp3, i10 %trunc_ln99" [conv_combined/main.cpp:96]   --->   Operation 595 'add' 'empty_72' <Predicate = (!icmp_ln99)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 596 [1/1] (1.87ns)   --->   "%add_ln1118 = add i7 %trunc_ln727, i7 %empty_68"   --->   Operation 596 'add' 'add_ln1118' <Predicate = (!icmp_ln99)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 597 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 597 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i5 %trunc_ln98_2"   --->   Operation 598 'zext' 'zext_ln1118_3' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_84 : Operation 599 [1/1] (1.82ns)   --->   "%add_ln1118_4 = add i7 %zext_ln96, i7 %zext_ln1118_3"   --->   Operation 599 'add' 'add_ln1118_4' <Predicate = (!icmp_ln98)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i7 %add_ln1118_4"   --->   Operation 600 'zext' 'zext_ln1118_4' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_84 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln1118_4, i2 0"   --->   Operation 601 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_84 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i9 %tmp_10"   --->   Operation 602 'zext' 'zext_ln1118_5' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_84 : Operation 603 [1/1] (1.82ns)   --->   "%add_ln1118_5 = add i30 %zext_ln1118_5, i30 %zext_ln1118_4"   --->   Operation 603 'add' 'add_ln1118_5' <Predicate = (!icmp_ln98)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 604 [1/2] (2.10ns) (root node of the DSP)   --->   "%tmp3_mid1 = add i10 %trunc_ln96, i10 %p_mid1148" [conv_combined/main.cpp:96]   --->   Operation 604 'add' 'tmp3_mid1' <Predicate = (!icmp_ln98)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node p_mid1133)   --->   "%select_ln98_2 = select i1 %icmp_ln99, i10 %tmp3_mid1, i10 %tmp3" [conv_combined/main.cpp:98]   --->   Operation 605 'select' 'select_ln98_2' <Predicate = (!icmp_ln98)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node add_ln727)   --->   "%select_ln98_3 = select i1 %icmp_ln99, i7 0, i7 %trunc_ln727" [conv_combined/main.cpp:98]   --->   Operation 606 'select' 'select_ln98_3' <Predicate = (!icmp_ln98)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node add_ln1118_7)   --->   "%select_ln98_4 = select i1 %icmp_ln99, i7 %empty_68, i7 %add_ln1118" [conv_combined/main.cpp:98]   --->   Operation 607 'select' 'select_ln98_4' <Predicate = (!icmp_ln98)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node select_ln99_3)   --->   "%select_ln98_5 = select i1 %icmp_ln99, i10 %tmp3_mid1, i10 %empty_72" [conv_combined/main.cpp:98]   --->   Operation 608 'select' 'select_ln98_5' <Predicate = (!icmp_ln98)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 609 [1/1] (2.47ns)   --->   "%icmp_ln100_1 = icmp_eq  i32 %fw_1, i32 %FW_read" [conv_combined/main.cpp:100]   --->   Operation 609 'icmp' 'icmp_ln100_1' <Predicate = (!icmp_ln98 & !icmp_ln99)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 610 [1/1] (0.99ns)   --->   "%select_ln98_6 = select i1 %icmp_ln99, i1 %icmp_ln100, i1 %icmp_ln100_1" [conv_combined/main.cpp:98]   --->   Operation 610 'select' 'select_ln98_6' <Predicate = (!icmp_ln98)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node select_ln99)   --->   "%or_ln99 = or i1 %select_ln98_6, i1 %icmp_ln99" [conv_combined/main.cpp:99]   --->   Operation 611 'or' 'or_ln99' <Predicate = (!icmp_ln98)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 612 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln99 = select i1 %or_ln99, i32 0, i32 %fw_1" [conv_combined/main.cpp:99]   --->   Operation 612 'select' 'select_ln99' <Predicate = (!icmp_ln98)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node p_mid1133)   --->   "%trunc_ln99_1 = trunc i32 %add_ln99" [conv_combined/main.cpp:99]   --->   Operation 613 'trunc' 'trunc_ln99_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_84 : Operation 614 [1/1] (1.73ns) (out node of the LUT)   --->   "%p_mid1133 = add i10 %select_ln98_2, i10 %trunc_ln99_1" [conv_combined/main.cpp:98]   --->   Operation 614 'add' 'p_mid1133' <Predicate = (!icmp_ln98)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node add_ln727)   --->   "%select_ln99_1 = select i1 %select_ln98_6, i7 %trunc_ln727_1, i7 %select_ln98_3" [conv_combined/main.cpp:99]   --->   Operation 615 'select' 'select_ln99_1' <Predicate = (!icmp_ln98)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node add_ln727)   --->   "%zext_ln727 = zext i7 %select_ln99_1"   --->   Operation 616 'zext' 'zext_ln727' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_84 : Operation 617 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln727 = add i30 %add_ln1118_5, i30 %zext_ln727"   --->   Operation 617 'add' 'add_ln727' <Predicate = (!icmp_ln98)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln727_2 = trunc i30 %add_ln727"   --->   Operation 618 'trunc' 'trunc_ln727_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_84 : Operation 619 [1/1] (0.00ns)   --->   "%trunc_ln727_3 = trunc i30 %add_ln727"   --->   Operation 619 'trunc' 'trunc_ln727_3' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_84 : Operation 620 [1/1] (1.87ns)   --->   "%add_ln1118_6 = add i7 %trunc_ln727_1, i7 %empty_68"   --->   Operation 620 'add' 'add_ln1118_6' <Predicate = (!icmp_ln98)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node add_ln1118_7)   --->   "%select_ln99_2 = select i1 %select_ln98_6, i7 %add_ln1118_6, i7 %select_ln98_4" [conv_combined/main.cpp:99]   --->   Operation 621 'select' 'select_ln99_2' <Predicate = (!icmp_ln98)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node add_ln1118_7)   --->   "%zext_ln1118_6 = zext i7 %select_ln99_2"   --->   Operation 622 'zext' 'zext_ln1118_6' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_84 : Operation 623 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln1118_7 = add i30 %add_ln1118_5, i30 %zext_ln1118_6"   --->   Operation 623 'add' 'add_ln1118_7' <Predicate = (!icmp_ln98)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 624 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i30 %add_ln1118_7"   --->   Operation 624 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_84 : Operation 625 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = trunc i30 %add_ln1118_7"   --->   Operation 625 'trunc' 'trunc_ln1118_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_84 : Operation 626 [1/1] (0.00ns)   --->   "%p_shl8_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1118_1, i2 0"   --->   Operation 626 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_84 : Operation 627 [1/1] (1.73ns)   --->   "%add_ln1118_8 = add i10 %p_shl8_cast, i10 %trunc_ln1118"   --->   Operation 627 'add' 'add_ln1118_8' <Predicate = (!icmp_ln98)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 628 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln99_3 = select i1 %select_ln98_6, i10 %p_mid1133, i10 %select_ln98_5" [conv_combined/main.cpp:99]   --->   Operation 628 'select' 'select_ln99_3' <Predicate = (!icmp_ln98)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 629 [3/3] (1.05ns) (grouped into DSP with root node add_ln99_1)   --->   "%mul_ln99 = mul i10 %select_ln99_3, i10 %trunc_ln95" [conv_combined/main.cpp:99]   --->   Operation 629 'mul' 'mul_ln99' <Predicate = (!icmp_ln98)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 630 [1/1] (0.69ns)   --->   "%select_ln99_4 = select i1 %select_ln98_6, i32 %add_ln99, i32 %select_ln98" [conv_combined/main.cpp:99]   --->   Operation 630 'select' 'select_ln99_4' <Predicate = (!icmp_ln98)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i32 %select_ln99" [conv_combined/main.cpp:101]   --->   Operation 631 'trunc' 'trunc_ln101' <Predicate = (!icmp_ln98)> <Delay = 0.00>

State 85 <SV = 38> <Delay = 6.98>
ST_85 : Operation 632 [1/1] (0.00ns)   --->   "%p_shl7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln727_3, i2 0"   --->   Operation 632 'bitconcatenate' 'p_shl7_cast' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_85 : Operation 633 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln727_1 = add i10 %p_shl7_cast, i10 %trunc_ln727_2"   --->   Operation 633 'add' 'add_ln727_1' <Predicate = (!icmp_ln98)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_85 : Operation 634 [2/3] (1.05ns) (grouped into DSP with root node add_ln99_1)   --->   "%mul_ln99 = mul i10 %select_ln99_3, i10 %trunc_ln95" [conv_combined/main.cpp:99]   --->   Operation 634 'mul' 'mul_ln99' <Predicate = (!icmp_ln98)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 635 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln727_2 = add i10 %add_ln727_1, i10 %trunc_ln101"   --->   Operation 635 'add' 'add_ln727_2' <Predicate = (!icmp_ln98)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_85 : Operation 636 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_2 = add i10 %trunc_ln101, i10 %trunc_ln97"   --->   Operation 636 'add' 'add_ln1118_2' <Predicate = (!icmp_ln98)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_85 : Operation 637 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln1118_9 = add i10 %add_ln1118_8, i10 %add_ln1118_2"   --->   Operation 637 'add' 'add_ln1118_9' <Predicate = (!icmp_ln98)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_85 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i10 %add_ln1118_9"   --->   Operation 638 'zext' 'zext_ln1118_7' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_85 : Operation 639 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_7"   --->   Operation 639 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_85 : Operation 640 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i10 %wbuf_V_addr_1"   --->   Operation 640 'load' 'wbuf_V_load' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_85 : Operation 641 [1/1] (2.55ns)   --->   "%add_ln100 = add i32 %select_ln99, i32 1" [conv_combined/main.cpp:100]   --->   Operation 641 'add' 'add_ln100' <Predicate = (!icmp_ln98)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 39> <Delay = 3.25>
ST_86 : Operation 642 [1/3] (0.00ns) (grouped into DSP with root node add_ln99_1)   --->   "%mul_ln99 = mul i10 %select_ln99_3, i10 %trunc_ln95" [conv_combined/main.cpp:99]   --->   Operation 642 'mul' 'mul_ln99' <Predicate = (!icmp_ln98)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 643 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln99_1 = add i10 %mul_ln99, i10 %trunc_ln97" [conv_combined/main.cpp:99]   --->   Operation 643 'add' 'add_ln99_1' <Predicate = (!icmp_ln98)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 644 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i10 %wbuf_V_addr_1"   --->   Operation 644 'load' 'wbuf_V_load' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>

State 87 <SV = 40> <Delay = 3.83>
ST_87 : Operation 645 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln99_1 = add i10 %mul_ln99, i10 %trunc_ln97" [conv_combined/main.cpp:99]   --->   Operation 645 'add' 'add_ln99_1' <Predicate = (!icmp_ln98)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 646 [1/1] (1.73ns)   --->   "%add_ln1118_1 = add i10 %add_ln99_1, i10 %trunc_ln101"   --->   Operation 646 'add' 'add_ln1118_1' <Predicate = (!icmp_ln98)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %wbuf_V_load"   --->   Operation 647 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_87 : Operation 648 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i23 %sext_ln1118_2, i23 %sext_ln1118_1"   --->   Operation 648 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln98)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 88 <SV = 41> <Delay = 3.25>
ST_88 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i10 %add_ln1118_1"   --->   Operation 649 'zext' 'zext_ln1118' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_88 : Operation 650 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i16 %x, i32 0, i32 %zext_ln1118"   --->   Operation 650 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_88 : Operation 651 [2/2] (3.25ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 651 'load' 'x_load_1' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_88 : Operation 652 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i16 %dx, i32 0, i32 %zext_ln1118"   --->   Operation 652 'getelementptr' 'dx_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_88 : Operation 653 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i32 %reuse_addr_reg"   --->   Operation 653 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_88 : Operation 654 [2/2] (3.25ns)   --->   "%dx_load = load i10 %dx_addr"   --->   Operation 654 'load' 'dx_load' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_88 : Operation 655 [1/1] (2.47ns)   --->   "%addr_cmp = icmp_eq  i32 %reuse_addr_reg_load, i32 %zext_ln1118"   --->   Operation 655 'icmp' 'addr_cmp' <Predicate = (!icmp_ln98)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 656 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i23 %sext_ln1118_2, i23 %sext_ln1118_1"   --->   Operation 656 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln98)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 657 [1/1] (1.58ns)   --->   "%store_ln1118 = store i32 %zext_ln1118, i32 %reuse_addr_reg"   --->   Operation 657 'store' 'store_ln1118' <Predicate = (!icmp_ln98)> <Delay = 1.58>

State 89 <SV = 42> <Delay = 6.15>
ST_89 : Operation 658 [1/2] (3.25ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 658 'load' 'x_load_1' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_89 : Operation 659 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i16 %reuse_reg"   --->   Operation 659 'load' 'reuse_reg_load' <Predicate = (!icmp_ln98 & addr_cmp)> <Delay = 0.00>
ST_89 : Operation 660 [1/2] (3.25ns)   --->   "%dx_load = load i10 %dx_addr"   --->   Operation 660 'load' 'dx_load' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_89 : Operation 661 [1/1] (0.80ns)   --->   "%lhs_2 = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %dx_load"   --->   Operation 661 'select' 'lhs_2' <Predicate = (!icmp_ln98)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 662 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %lhs_2, i7 0"   --->   Operation 662 'bitconcatenate' 'lhs_3' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_89 : Operation 663 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i23 %sext_ln1118_2, i23 %sext_ln1118_1"   --->   Operation 663 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln98)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 664 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i23 %lhs_3, i23 %mul_ln1192_1"   --->   Operation 664 'add' 'ret_V_1' <Predicate = (!icmp_ln98)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 90 <SV = 43> <Delay = 3.68>
ST_90 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %x_load_1"   --->   Operation 665 'sext' 'sext_ln1118' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_90 : Operation 666 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i23 %sext_ln1118, i23 %sext_ln1118_1"   --->   Operation 666 'mul' 'mul_ln1192' <Predicate = (!icmp_ln98)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 667 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i23 %lhs_3, i23 %mul_ln1192_1"   --->   Operation 667 'add' 'ret_V_1' <Predicate = (!icmp_ln98)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 668 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V_1, i32 7, i32 22"   --->   Operation 668 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_90 : Operation 669 [1/1] (1.58ns)   --->   "%store_ln708 = store i16 %trunc_ln708_1, i16 %reuse_reg"   --->   Operation 669 'store' 'store_ln708' <Predicate = (!icmp_ln98)> <Delay = 1.58>

State 91 <SV = 44> <Delay = 3.25>
ST_91 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln727_1 = zext i10 %add_ln727_2"   --->   Operation 670 'zext' 'zext_ln727_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_91 : Operation 671 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln727_1"   --->   Operation 671 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_91 : Operation 672 [2/2] (3.25ns)   --->   "%lhs = load i10 %dwbuf_V_addr_2"   --->   Operation 672 'load' 'lhs' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_91 : Operation 673 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i23 %sext_ln1118, i23 %sext_ln1118_1"   --->   Operation 673 'mul' 'mul_ln1192' <Predicate = (!icmp_ln98)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 674 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln708_1, i10 %dx_addr"   --->   Operation 674 'store' 'store_ln708' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 92 <SV = 45> <Delay = 5.35>
ST_92 : Operation 675 [1/2] (3.25ns)   --->   "%lhs = load i10 %dwbuf_V_addr_2"   --->   Operation 675 'load' 'lhs' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_92 : Operation 676 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %lhs, i7 0"   --->   Operation 676 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_92 : Operation 677 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i23 %sext_ln1118, i23 %sext_ln1118_1"   --->   Operation 677 'mul' 'mul_ln1192' <Predicate = (!icmp_ln98)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 678 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i23 %lhs_1, i23 %mul_ln1192"   --->   Operation 678 'add' 'ret_V' <Predicate = (!icmp_ln98)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 93 <SV = 46> <Delay = 5.35>
ST_93 : Operation 679 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_98_19_VITIS_LOOP_99_20_VITIS_LOOP_100_21_str"   --->   Operation 679 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_93 : Operation 680 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 680 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_93 : Operation 681 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_99_20_VITIS_LOOP_100_21_str"   --->   Operation 681 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_93 : Operation 682 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 682 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_93 : Operation 683 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [conv_combined/main.cpp:100]   --->   Operation 683 'specloopname' 'specloopname_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_93 : Operation 684 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i23 %lhs_1, i23 %mul_ln1192"   --->   Operation 684 'add' 'ret_V' <Predicate = (!icmp_ln98)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 685 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V, i32 7, i32 22"   --->   Operation 685 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_93 : Operation 686 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln4, i10 %dwbuf_V_addr_2"   --->   Operation 686 'store' 'store_ln708' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_93 : Operation 687 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i67"   --->   Operation 687 'br' 'br_ln0' <Predicate = (!icmp_ln98)> <Delay = 0.00>

State 94 <SV = 38> <Delay = 2.07>
ST_94 : Operation 688 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %r_V, i16 %empty_69"   --->   Operation 688 'add' 'add_ln703' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 689 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 689 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 95 <SV = 28> <Delay = 6.91>
ST_95 : Operation 690 [1/1] (0.00ns)   --->   "%indvar_flatten215 = phi i95 %add_ln112_1, void %._crit_edge357, i95 0, void %.lr.ph371.preheader.preheader" [conv_combined/main.cpp:112]   --->   Operation 690 'phi' 'indvar_flatten215' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 691 [1/1] (0.00ns)   --->   "%j_2 = phi i32 %select_ln113_3, void %._crit_edge357, i32 0, void %.lr.ph371.preheader.preheader" [conv_combined/main.cpp:113]   --->   Operation 691 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 692 [1/1] (4.40ns)   --->   "%add_ln112_1 = add i95 %indvar_flatten215, i95 1" [conv_combined/main.cpp:112]   --->   Operation 692 'add' 'add_ln112_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i32 %j_2" [conv_combined/main.cpp:113]   --->   Operation 693 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 694 [2/2] (6.91ns)   --->   "%empty_75 = mul i31 %trunc_ln113, i31 %empty_60" [conv_combined/main.cpp:113]   --->   Operation 694 'mul' 'empty_75' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i32 %j_2" [conv_combined/main.cpp:116]   --->   Operation 695 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 696 [1/1] (3.11ns)   --->   "%icmp_ln112 = icmp_eq  i95 %indvar_flatten215, i95 %bound106" [conv_combined/main.cpp:112]   --->   Operation 696 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 29> <Delay = 7.30>
ST_96 : Operation 697 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %select_ln112_1, void %._crit_edge357, i31 0, void %.lr.ph371.preheader.preheader" [conv_combined/main.cpp:112]   --->   Operation 697 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 698 [1/1] (0.00ns)   --->   "%indvar_flatten192 = phi i64 %select_ln113_4, void %._crit_edge357, i64 0, void %.lr.ph371.preheader.preheader" [conv_combined/main.cpp:113]   --->   Operation 698 'phi' 'indvar_flatten192' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 699 [1/1] (0.00ns)   --->   "%k_2 = phi i32 %add_ln114, void %._crit_edge357, i32 0, void %.lr.ph371.preheader.preheader" [conv_combined/main.cpp:114]   --->   Operation 699 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 700 [1/2] (6.91ns)   --->   "%empty_75 = mul i31 %trunc_ln113, i31 %empty_60" [conv_combined/main.cpp:113]   --->   Operation 700 'mul' 'empty_75' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 701 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %._crit_edge367.loopexit, void %.lr.ph351" [conv_combined/main.cpp:112]   --->   Operation 701 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 702 [1/1] (2.52ns)   --->   "%add_ln112 = add i31 %i_3, i31 1" [conv_combined/main.cpp:112]   --->   Operation 702 'add' 'add_ln112' <Predicate = (!icmp_ln112)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 703 [1/1] (2.77ns)   --->   "%icmp_ln113 = icmp_eq  i64 %indvar_flatten192, i64 %bound95" [conv_combined/main.cpp:113]   --->   Operation 703 'icmp' 'icmp_ln113' <Predicate = (!icmp_ln112)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 704 [1/1] (0.73ns)   --->   "%select_ln112_1 = select i1 %icmp_ln113, i31 %add_ln112, i31 %i_3" [conv_combined/main.cpp:112]   --->   Operation 704 'select' 'select_ln112_1' <Predicate = (!icmp_ln112)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 705 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i31 %select_ln112_1" [conv_combined/main.cpp:112]   --->   Operation 705 'trunc' 'trunc_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_96 : Operation 706 [1/1] (2.47ns)   --->   "%icmp_ln114 = icmp_eq  i32 %k_2, i32 %FH_read" [conv_combined/main.cpp:114]   --->   Operation 706 'icmp' 'icmp_ln114' <Predicate = (!icmp_ln112)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 707 [1/1] (0.99ns)   --->   "%select_ln112_4 = select i1 %icmp_ln113, i1 %icmp_ln87, i1 %icmp_ln114" [conv_combined/main.cpp:112]   --->   Operation 707 'select' 'select_ln112_4' <Predicate = (!icmp_ln112)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node select_ln113)   --->   "%or_ln113 = or i1 %select_ln112_4, i1 %icmp_ln113" [conv_combined/main.cpp:113]   --->   Operation 708 'or' 'or_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 709 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln113 = select i1 %or_ln113, i32 0, i32 %k_2" [conv_combined/main.cpp:113]   --->   Operation 709 'select' 'select_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 710 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i32 %select_ln113" [conv_combined/main.cpp:114]   --->   Operation 710 'trunc' 'trunc_ln114' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_96 : Operation 711 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %db_read, i32 1, i32 31" [conv_combined/main.cpp:123]   --->   Operation 711 'partselect' 'trunc_ln1' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_96 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln123 = sext i31 %trunc_ln1" [conv_combined/main.cpp:123]   --->   Operation 712 'sext' 'sext_ln123' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_96 : Operation 713 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln123" [conv_combined/main.cpp:123]   --->   Operation 713 'getelementptr' 'gmem_addr_3' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_96 : Operation 714 [1/1] (7.30ns)   --->   "%empty_82 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %F_read" [conv_combined/main.cpp:123]   --->   Operation 714 'writereq' 'empty_82' <Predicate = (icmp_ln112)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 715 [1/1] (1.58ns)   --->   "%br_ln123 = br void" [conv_combined/main.cpp:123]   --->   Operation 715 'br' 'br_ln123' <Predicate = (icmp_ln112)> <Delay = 1.58>

State 97 <SV = 30> <Delay = 6.91>
ST_97 : Operation 716 [1/1] (0.69ns)   --->   "%select_ln112 = select i1 %icmp_ln113, i32 0, i32 %j_2" [conv_combined/main.cpp:112]   --->   Operation 716 'select' 'select_ln112' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 717 [2/2] (6.91ns)   --->   "%mul_ln112 = mul i31 %select_ln112_1, i31 %empty_61" [conv_combined/main.cpp:112]   --->   Operation 717 'mul' 'mul_ln112' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i3 %trunc_ln112" [conv_combined/main.cpp:116]   --->   Operation 718 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln112, i2 0" [conv_combined/main.cpp:116]   --->   Operation 719 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i5 %tmp_5" [conv_combined/main.cpp:116]   --->   Operation 720 'zext' 'zext_ln116_1' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 721 [1/1] (1.78ns)   --->   "%add_ln116 = add i6 %zext_ln116_1, i6 %zext_ln116" [conv_combined/main.cpp:116]   --->   Operation 721 'add' 'add_ln116' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_1)   --->   "%zext_ln113 = zext i6 %add_ln116" [conv_combined/main.cpp:113]   --->   Operation 722 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_1)   --->   "%select_ln112_3 = select i1 %icmp_ln113, i5 0, i5 %trunc_ln116" [conv_combined/main.cpp:112]   --->   Operation 723 'select' 'select_ln112_3' <Predicate = (!select_ln112_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 724 [1/1] (2.55ns)   --->   "%add_ln113 = add i32 %select_ln112, i32 1" [conv_combined/main.cpp:113]   --->   Operation 724 'add' 'add_ln113' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 725 [1/1] (0.00ns)   --->   "%trunc_ln113_1 = trunc i32 %add_ln113" [conv_combined/main.cpp:113]   --->   Operation 725 'trunc' 'trunc_ln113_1' <Predicate = (select_ln112_4)> <Delay = 0.00>
ST_97 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_1)   --->   "%trunc_ln116_1 = trunc i32 %add_ln113" [conv_combined/main.cpp:116]   --->   Operation 726 'trunc' 'trunc_ln116_1' <Predicate = (select_ln112_4)> <Delay = 0.00>
ST_97 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_1)   --->   "%select_ln113_2 = select i1 %select_ln112_4, i5 %trunc_ln116_1, i5 %select_ln112_3" [conv_combined/main.cpp:113]   --->   Operation 727 'select' 'select_ln113_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_1)   --->   "%zext_ln116_2 = zext i5 %select_ln113_2" [conv_combined/main.cpp:116]   --->   Operation 728 'zext' 'zext_ln116_2' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 729 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln116_1 = add i7 %zext_ln113, i7 %zext_ln116_2" [conv_combined/main.cpp:116]   --->   Operation 729 'add' 'add_ln116_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 730 [1/1] (0.69ns)   --->   "%select_ln113_3 = select i1 %select_ln112_4, i32 %add_ln113, i32 %select_ln112" [conv_combined/main.cpp:113]   --->   Operation 730 'select' 'select_ln113_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 731 [2/2] (6.91ns)   --->   "%empty_79 = mul i31 %trunc_ln114, i31 %trunc_ln85" [conv_combined/main.cpp:114]   --->   Operation 731 'mul' 'empty_79' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 31> <Delay = 6.91>
ST_98 : Operation 732 [1/2] (6.91ns)   --->   "%mul_ln112 = mul i31 %select_ln112_1, i31 %empty_61" [conv_combined/main.cpp:112]   --->   Operation 732 'mul' 'mul_ln112' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 733 [2/2] (6.91ns)   --->   "%p_mid1190 = mul i31 %trunc_ln113_1, i31 %empty_60" [conv_combined/main.cpp:113]   --->   Operation 733 'mul' 'p_mid1190' <Predicate = (select_ln112_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 734 [1/2] (6.91ns)   --->   "%empty_79 = mul i31 %trunc_ln114, i31 %trunc_ln85" [conv_combined/main.cpp:114]   --->   Operation 734 'mul' 'empty_79' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 32> <Delay = 6.91>
ST_99 : Operation 735 [1/2] (6.91ns)   --->   "%p_mid1190 = mul i31 %trunc_ln113_1, i31 %empty_60" [conv_combined/main.cpp:113]   --->   Operation 735 'mul' 'p_mid1190' <Predicate = (select_ln112_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 33> <Delay = 5.07>
ST_100 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_1)   --->   "%select_ln112_2 = select i1 %icmp_ln113, i31 0, i31 %empty_75" [conv_combined/main.cpp:112]   --->   Operation 736 'select' 'select_ln112_2' <Predicate = (!select_ln112_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 737 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln113_1 = select i1 %select_ln112_4, i31 %p_mid1190, i31 %select_ln112_2" [conv_combined/main.cpp:113]   --->   Operation 737 'select' 'select_ln113_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 738 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i31 %mul_ln112, i31 %empty_79" [conv_combined/main.cpp:112]   --->   Operation 738 'add' 'tmp4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_100 : Operation 739 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%empty_80 = add i31 %tmp4, i31 %select_ln113_1" [conv_combined/main.cpp:112]   --->   Operation 739 'add' 'empty_80' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 101 <SV = 34> <Delay = 5.28>
ST_101 : Operation 740 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_112_22_VITIS_LOOP_113_23_VITIS_LOOP_114_24_str"   --->   Operation 740 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 741 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_113_23_VITIS_LOOP_114_24_str"   --->   Operation 741 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln116_3 = zext i7 %add_ln116_1" [conv_combined/main.cpp:116]   --->   Operation 742 'zext' 'zext_ln116_3' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln116_1, i2 0" [conv_combined/main.cpp:116]   --->   Operation 743 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln116_4 = zext i9 %tmp_6" [conv_combined/main.cpp:116]   --->   Operation 744 'zext' 'zext_ln116_4' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 745 [1/1] (1.82ns)   --->   "%add_ln116_2 = add i30 %zext_ln116_4, i30 %zext_ln116_3" [conv_combined/main.cpp:116]   --->   Operation 745 'add' 'add_ln116_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 746 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [conv_combined/main.cpp:114]   --->   Operation 746 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_80, i1 0" [conv_combined/main.cpp:112]   --->   Operation 747 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 748 [1/1] (2.55ns)   --->   "%empty_81 = add i32 %tmp_8, i32 %dwt_read" [conv_combined/main.cpp:112]   --->   Operation 748 'add' 'empty_81' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 749 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %cmp144403, void %._crit_edge357, void %.lr.ph356" [conv_combined/main.cpp:115]   --->   Operation 749 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 750 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_81, i32 1, i32 31" [conv_combined/main.cpp:115]   --->   Operation 750 'partselect' 'trunc_ln2' <Predicate = (cmp144403)> <Delay = 0.00>
ST_101 : Operation 751 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i31 %trunc_ln2" [conv_combined/main.cpp:115]   --->   Operation 751 'sext' 'sext_ln115' <Predicate = (cmp144403)> <Delay = 0.00>
ST_101 : Operation 752 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i16 %gmem, i32 %sext_ln115" [conv_combined/main.cpp:115]   --->   Operation 752 'getelementptr' 'gmem_addr_5' <Predicate = (cmp144403)> <Delay = 0.00>
ST_101 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln116_2 = trunc i32 %select_ln113" [conv_combined/main.cpp:116]   --->   Operation 753 'trunc' 'trunc_ln116_2' <Predicate = (cmp144403)> <Delay = 0.00>
ST_101 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln116_5 = zext i7 %trunc_ln116_2" [conv_combined/main.cpp:116]   --->   Operation 754 'zext' 'zext_ln116_5' <Predicate = (cmp144403)> <Delay = 0.00>
ST_101 : Operation 755 [1/1] (1.73ns)   --->   "%add_ln116_3 = add i30 %add_ln116_2, i30 %zext_ln116_5" [conv_combined/main.cpp:116]   --->   Operation 755 'add' 'add_ln116_3' <Predicate = (cmp144403)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln116_3 = trunc i30 %add_ln116_3" [conv_combined/main.cpp:116]   --->   Operation 756 'trunc' 'trunc_ln116_3' <Predicate = (cmp144403)> <Delay = 0.00>
ST_101 : Operation 757 [1/1] (0.00ns)   --->   "%trunc_ln116_4 = trunc i30 %add_ln116_3" [conv_combined/main.cpp:116]   --->   Operation 757 'trunc' 'trunc_ln116_4' <Predicate = (cmp144403)> <Delay = 0.00>
ST_101 : Operation 758 [1/1] (0.00ns)   --->   "%p_shl5_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln116_4, i2 0" [conv_combined/main.cpp:116]   --->   Operation 758 'bitconcatenate' 'p_shl5_cast' <Predicate = (cmp144403)> <Delay = 0.00>
ST_101 : Operation 759 [1/1] (1.73ns)   --->   "%add_ln116_4 = add i10 %p_shl5_cast, i10 %trunc_ln116_3" [conv_combined/main.cpp:116]   --->   Operation 759 'add' 'add_ln116_4' <Predicate = (cmp144403)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 35> <Delay = 7.30>
ST_102 : Operation 760 [1/1] (7.30ns)   --->   "%empty_76 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %FW_read" [conv_combined/main.cpp:115]   --->   Operation 760 'writereq' 'empty_76' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 761 [1/1] (1.58ns)   --->   "%br_ln115 = br void" [conv_combined/main.cpp:115]   --->   Operation 761 'br' 'br_ln115' <Predicate = true> <Delay = 1.58>

State 103 <SV = 36> <Delay = 4.98>
ST_103 : Operation 762 [1/1] (0.00ns)   --->   "%l_2 = phi i31 %add_ln115, void %.split17, i31 0, void %.lr.ph356" [conv_combined/main.cpp:115]   --->   Operation 762 'phi' 'l_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 763 [1/1] (2.52ns)   --->   "%add_ln115 = add i31 %l_2, i31 1" [conv_combined/main.cpp:115]   --->   Operation 763 'add' 'add_ln115' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 764 [1/1] (0.00ns)   --->   "%l_2_cast = zext i31 %l_2" [conv_combined/main.cpp:115]   --->   Operation 764 'zext' 'l_2_cast' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 765 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 765 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 766 [1/1] (2.47ns)   --->   "%icmp_ln115 = icmp_eq  i32 %l_2_cast, i32 %FW_read" [conv_combined/main.cpp:115]   --->   Operation 766 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 767 [1/1] (0.00ns)   --->   "%empty_77 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 767 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 768 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %.split17, void %._crit_edge357.loopexit" [conv_combined/main.cpp:115]   --->   Operation 768 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 769 [1/1] (0.00ns)   --->   "%trunc_ln116_5 = trunc i31 %l_2" [conv_combined/main.cpp:116]   --->   Operation 769 'trunc' 'trunc_ln116_5' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_103 : Operation 770 [1/1] (1.73ns)   --->   "%add_ln116_5 = add i10 %add_ln116_4, i10 %trunc_ln116_5" [conv_combined/main.cpp:116]   --->   Operation 770 'add' 'add_ln116_5' <Predicate = (!icmp_ln115)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln116_6 = zext i10 %add_ln116_5" [conv_combined/main.cpp:116]   --->   Operation 771 'zext' 'zext_ln116_6' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_103 : Operation 772 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln116_6" [conv_combined/main.cpp:116]   --->   Operation 772 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_103 : Operation 773 [2/2] (3.25ns)   --->   "%dwbuf_V_load = load i10 %dwbuf_V_addr_1" [conv_combined/main.cpp:116]   --->   Operation 773 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>

State 104 <SV = 37> <Delay = 3.25>
ST_104 : Operation 774 [1/2] (3.25ns)   --->   "%dwbuf_V_load = load i10 %dwbuf_V_addr_1" [conv_combined/main.cpp:116]   --->   Operation 774 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>

State 105 <SV = 38> <Delay = 7.30>
ST_105 : Operation 775 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [conv_combined/main.cpp:115]   --->   Operation 775 'specloopname' 'specloopname_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_105 : Operation 776 [1/1] (7.30ns)   --->   "%write_ln116 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_5, i16 %dwbuf_V_load, i2 3" [conv_combined/main.cpp:116]   --->   Operation 776 'write' 'write_ln116' <Predicate = (!icmp_ln115)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 777 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 777 'br' 'br_ln0' <Predicate = (!icmp_ln115)> <Delay = 0.00>

State 106 <SV = 37> <Delay = 7.30>
ST_106 : Operation 778 [5/5] (7.30ns)   --->   "%empty_78 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_5" [conv_combined/main.cpp:114]   --->   Operation 778 'writeresp' 'empty_78' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 38> <Delay = 7.30>
ST_107 : Operation 779 [4/5] (7.30ns)   --->   "%empty_78 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_5" [conv_combined/main.cpp:114]   --->   Operation 779 'writeresp' 'empty_78' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 39> <Delay = 7.30>
ST_108 : Operation 780 [3/5] (7.30ns)   --->   "%empty_78 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_5" [conv_combined/main.cpp:114]   --->   Operation 780 'writeresp' 'empty_78' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 40> <Delay = 7.30>
ST_109 : Operation 781 [2/5] (7.30ns)   --->   "%empty_78 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_5" [conv_combined/main.cpp:114]   --->   Operation 781 'writeresp' 'empty_78' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 41> <Delay = 7.30>
ST_110 : Operation 782 [1/5] (7.30ns)   --->   "%empty_78 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_5" [conv_combined/main.cpp:114]   --->   Operation 782 'writeresp' 'empty_78' <Predicate = (cmp144403)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 783 [1/1] (0.00ns)   --->   "%br_ln114 = br void %._crit_edge357" [conv_combined/main.cpp:114]   --->   Operation 783 'br' 'br_ln114' <Predicate = (cmp144403)> <Delay = 0.00>
ST_110 : Operation 784 [1/1] (2.55ns)   --->   "%add_ln114 = add i32 %select_ln113, i32 1" [conv_combined/main.cpp:114]   --->   Operation 784 'add' 'add_ln114' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 785 [1/1] (3.52ns)   --->   "%add_ln113_1 = add i64 %indvar_flatten192, i64 1" [conv_combined/main.cpp:113]   --->   Operation 785 'add' 'add_ln113_1' <Predicate = (!icmp_ln113)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 786 [1/1] (1.48ns)   --->   "%select_ln113_4 = select i1 %icmp_ln113, i64 1, i64 %add_ln113_1" [conv_combined/main.cpp:113]   --->   Operation 786 'select' 'select_ln113_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_110 : Operation 787 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph371.preheader"   --->   Operation 787 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 111 <SV = 30> <Delay = 2.52>
ST_111 : Operation 788 [1/1] (0.00ns)   --->   "%i_4 = phi i31 %add_ln123, void %.split15, i31 0, void %.lr.ph351" [conv_combined/main.cpp:123]   --->   Operation 788 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 789 [1/1] (2.52ns)   --->   "%add_ln123 = add i31 %i_4, i31 1" [conv_combined/main.cpp:123]   --->   Operation 789 'add' 'add_ln123' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 790 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 790 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 791 [1/1] (2.47ns)   --->   "%icmp_ln123 = icmp_eq  i31 %i_4, i31 %empty_59" [conv_combined/main.cpp:123]   --->   Operation 791 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 792 [1/1] (0.00ns)   --->   "%empty_83 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 792 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 793 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %.split15, void %._crit_edge347.loopexit630" [conv_combined/main.cpp:123]   --->   Operation 793 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 794 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i31 %i_4" [conv_combined/main.cpp:124]   --->   Operation 794 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_111 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i3 %trunc_ln124" [conv_combined/main.cpp:124]   --->   Operation 795 'zext' 'zext_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_111 : Operation 796 [1/1] (0.00ns)   --->   "%dbbuf_V_addr_2 = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln124" [conv_combined/main.cpp:124]   --->   Operation 796 'getelementptr' 'dbbuf_V_addr_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_111 : Operation 797 [2/2] (2.32ns)   --->   "%dbbuf_V_load_1 = load i3 %dbbuf_V_addr_2" [conv_combined/main.cpp:124]   --->   Operation 797 'load' 'dbbuf_V_load_1' <Predicate = (!icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 112 <SV = 31> <Delay = 2.32>
ST_112 : Operation 798 [1/2] (2.32ns)   --->   "%dbbuf_V_load_1 = load i3 %dbbuf_V_addr_2" [conv_combined/main.cpp:124]   --->   Operation 798 'load' 'dbbuf_V_load_1' <Predicate = (!icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 113 <SV = 32> <Delay = 7.30>
ST_113 : Operation 799 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [conv_combined/main.cpp:123]   --->   Operation 799 'specloopname' 'specloopname_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_113 : Operation 800 [1/1] (7.30ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_3, i16 %dbbuf_V_load_1, i2 3" [conv_combined/main.cpp:124]   --->   Operation 800 'write' 'write_ln124' <Predicate = (!icmp_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 801 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 801 'br' 'br_ln0' <Predicate = (!icmp_ln123)> <Delay = 0.00>

State 114 <SV = 31> <Delay = 7.30>
ST_114 : Operation 802 [5/5] (7.30ns)   --->   "%empty_84 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_combined/main.cpp:129]   --->   Operation 802 'writeresp' 'empty_84' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 32> <Delay = 7.30>
ST_115 : Operation 803 [4/5] (7.30ns)   --->   "%empty_84 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_combined/main.cpp:129]   --->   Operation 803 'writeresp' 'empty_84' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 33> <Delay = 7.30>
ST_116 : Operation 804 [3/5] (7.30ns)   --->   "%empty_84 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_combined/main.cpp:129]   --->   Operation 804 'writeresp' 'empty_84' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 34> <Delay = 7.30>
ST_117 : Operation 805 [2/5] (7.30ns)   --->   "%empty_84 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_combined/main.cpp:129]   --->   Operation 805 'writeresp' 'empty_84' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 35> <Delay = 7.30>
ST_118 : Operation 806 [1/5] (7.30ns)   --->   "%empty_84 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_combined/main.cpp:129]   --->   Operation 806 'writeresp' 'empty_84' <Predicate = (icmp_ln45 & !fwprop_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 807 [1/1] (0.00ns)   --->   "%br_ln129 = br void %._crit_edge347" [conv_combined/main.cpp:129]   --->   Operation 807 'br' 'br_ln129' <Predicate = (icmp_ln45 & !fwprop_read)> <Delay = 0.00>
ST_118 : Operation 808 [1/1] (0.00ns)   --->   "%ret_ln129 = ret" [conv_combined/main.cpp:129]   --->   Operation 808 'ret' 'ret_ln129' <Predicate = true> <Delay = 0.00>

State 119 <SV = 13> <Delay = 6.91>
ST_119 : Operation 809 [1/1] (0.00ns)   --->   "%cast24 = zext i32 %sub_ln66_1" [conv_combined/main.cpp:66]   --->   Operation 809 'zext' 'cast24' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 810 [1/1] (0.00ns)   --->   "%cast25 = zext i32 %sub_ln66" [conv_combined/main.cpp:66]   --->   Operation 810 'zext' 'cast25' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 811 [2/2] (6.91ns)   --->   "%bound26 = mul i64 %cast24, i64 %cast25" [conv_combined/main.cpp:66]   --->   Operation 811 'mul' 'bound26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 14> <Delay = 6.91>
ST_120 : Operation 812 [1/2] (6.91ns)   --->   "%bound26 = mul i64 %cast24, i64 %cast25" [conv_combined/main.cpp:66]   --->   Operation 812 'mul' 'bound26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 15> <Delay = 6.97>
ST_121 : Operation 813 [1/1] (0.00ns)   --->   "%cast38 = zext i32 %C_read"   --->   Operation 813 'zext' 'cast38' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 814 [1/1] (0.00ns)   --->   "%cast39 = zext i64 %bound26" [conv_combined/main.cpp:66]   --->   Operation 814 'zext' 'cast39' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 815 [5/5] (6.97ns)   --->   "%bound40 = mul i96 %cast38, i96 %cast39" [conv_combined/main.cpp:66]   --->   Operation 815 'mul' 'bound40' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 16> <Delay = 6.97>
ST_122 : Operation 816 [4/5] (6.97ns)   --->   "%bound40 = mul i96 %cast38, i96 %cast39" [conv_combined/main.cpp:66]   --->   Operation 816 'mul' 'bound40' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 17> <Delay = 6.97>
ST_123 : Operation 817 [3/5] (6.97ns)   --->   "%bound40 = mul i96 %cast38, i96 %cast39" [conv_combined/main.cpp:66]   --->   Operation 817 'mul' 'bound40' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 18> <Delay = 6.97>
ST_124 : Operation 818 [2/5] (6.97ns)   --->   "%bound40 = mul i96 %cast38, i96 %cast39" [conv_combined/main.cpp:66]   --->   Operation 818 'mul' 'bound40' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 19> <Delay = 6.97>
ST_125 : Operation 819 [1/5] (6.97ns)   --->   "%bound40 = mul i96 %cast38, i96 %cast39" [conv_combined/main.cpp:66]   --->   Operation 819 'mul' 'bound40' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 20> <Delay = 6.97>
ST_126 : Operation 820 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = trunc i32 %F_read" [conv_combined/main.cpp:66]   --->   Operation 820 'trunc' 'trunc_ln66_1' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 821 [1/1] (0.00ns)   --->   "%cast60 = zext i31 %trunc_ln66_1" [conv_combined/main.cpp:66]   --->   Operation 821 'zext' 'cast60' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 822 [1/1] (0.00ns)   --->   "%cast61 = zext i96 %bound40" [conv_combined/main.cpp:66]   --->   Operation 822 'zext' 'cast61' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 823 [5/5] (6.97ns)   --->   "%bound62 = mul i127 %cast60, i127 %cast61" [conv_combined/main.cpp:66]   --->   Operation 823 'mul' 'bound62' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 21> <Delay = 6.97>
ST_127 : Operation 824 [4/5] (6.97ns)   --->   "%bound62 = mul i127 %cast60, i127 %cast61" [conv_combined/main.cpp:66]   --->   Operation 824 'mul' 'bound62' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 22> <Delay = 6.97>
ST_128 : Operation 825 [3/5] (6.97ns)   --->   "%bound62 = mul i127 %cast60, i127 %cast61" [conv_combined/main.cpp:66]   --->   Operation 825 'mul' 'bound62' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 23> <Delay = 6.97>
ST_129 : Operation 826 [2/5] (6.97ns)   --->   "%bound62 = mul i127 %cast60, i127 %cast61" [conv_combined/main.cpp:66]   --->   Operation 826 'mul' 'bound62' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 24> <Delay = 6.97>
ST_130 : Operation 827 [1/1] (2.47ns)   --->   "%cmp103321 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 827 'icmp' 'cmp103321' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 828 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i32 %W_read" [conv_combined/main.cpp:66]   --->   Operation 828 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 829 [1/1] (1.73ns)   --->   "%add_ln66_3 = add i10 %trunc_ln42, i10 1" [conv_combined/main.cpp:66]   --->   Operation 829 'add' 'add_ln66_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 830 [1/5] (6.97ns)   --->   "%bound62 = mul i127 %cast60, i127 %cast61" [conv_combined/main.cpp:66]   --->   Operation 830 'mul' 'bound62' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 831 [1/1] (2.77ns)   --->   "%icmp_ln68 = icmp_eq  i64 %bound26, i64 0" [conv_combined/main.cpp:68]   --->   Operation 831 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 832 [1/1] (1.58ns)   --->   "%br_ln66 = br void" [conv_combined/main.cpp:66]   --->   Operation 832 'br' 'br_ln66' <Predicate = true> <Delay = 1.58>

State 131 <SV = 25> <Delay = 7.07>
ST_131 : Operation 833 [1/1] (0.00ns)   --->   "%indvar_flatten90 = phi i127 0, void %.lr.ph346, i127 %add_ln66_4, void %._crit_edge327.loopexit" [conv_combined/main.cpp:66]   --->   Operation 833 'phi' 'indvar_flatten90' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 834 [1/1] (0.00ns)   --->   "%f = phi i31 0, void %.lr.ph346, i31 %select_ln66_7, void %._crit_edge327.loopexit" [conv_combined/main.cpp:66]   --->   Operation 834 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 835 [1/1] (0.00ns)   --->   "%indvar_flatten56 = phi i96 0, void %.lr.ph346, i96 %select_ln67_6, void %._crit_edge327.loopexit" [conv_combined/main.cpp:67]   --->   Operation 835 'phi' 'indvar_flatten56' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 836 [1/1] (0.00ns)   --->   "%c = phi i32 0, void %.lr.ph346, i32 %select_ln67_5, void %._crit_edge327.loopexit" [conv_combined/main.cpp:67]   --->   Operation 836 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 837 [1/1] (0.00ns)   --->   "%indvar_flatten35 = phi i64 0, void %.lr.ph346, i64 %select_ln68_4, void %._crit_edge327.loopexit" [conv_combined/main.cpp:68]   --->   Operation 837 'phi' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 838 [1/1] (0.00ns)   --->   "%h = phi i32 0, void %.lr.ph346, i32 %select_ln68_3, void %._crit_edge327.loopexit" [conv_combined/main.cpp:68]   --->   Operation 838 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 839 [1/1] (0.00ns)   --->   "%w = phi i32 0, void %.lr.ph346, i32 %add_ln69, void %._crit_edge327.loopexit" [conv_combined/main.cpp:69]   --->   Operation 839 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 840 [1/1] (5.32ns)   --->   "%add_ln66_4 = add i127 %indvar_flatten90, i127 1" [conv_combined/main.cpp:66]   --->   Operation 840 'add' 'add_ln66_4' <Predicate = true> <Delay = 5.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 841 [1/1] (0.00ns)   --->   "%trunc_ln66_2 = trunc i31 %f" [conv_combined/main.cpp:66]   --->   Operation 841 'trunc' 'trunc_ln66_2' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 842 [1/1] (4.52ns)   --->   "%empty_50 = mul i10 %trunc_ln66_2, i10 %outH" [conv_combined/main.cpp:66]   --->   Operation 842 'mul' 'empty_50' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 843 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i32 %c" [conv_combined/main.cpp:67]   --->   Operation 843 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 844 [1/1] (4.52ns)   --->   "%empty_51 = mul i10 %trunc_ln67, i10 %empty_41" [conv_combined/main.cpp:67]   --->   Operation 844 'mul' 'empty_51' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 845 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i32 %h" [conv_combined/main.cpp:68]   --->   Operation 845 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 846 [1/1] (1.73ns)   --->   "%empty_52 = add i10 %trunc_ln68, i10 %empty_50" [conv_combined/main.cpp:68]   --->   Operation 846 'add' 'empty_52' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 847 [1/1] (3.46ns)   --->   "%icmp_ln66 = icmp_eq  i127 %indvar_flatten90, i127 %bound62" [conv_combined/main.cpp:66]   --->   Operation 847 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 3.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 848 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %._crit_edge342.loopexit, void %._crit_edge347.loopexit" [conv_combined/main.cpp:66]   --->   Operation 848 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 849 [1/1] (2.52ns)   --->   "%add_ln66_2 = add i31 %f, i31 1" [conv_combined/main.cpp:66]   --->   Operation 849 'add' 'add_ln66_2' <Predicate = (!icmp_ln66)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 850 [1/1] (3.12ns)   --->   "%icmp_ln67 = icmp_eq  i96 %indvar_flatten56, i96 %bound40" [conv_combined/main.cpp:67]   --->   Operation 850 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln66)> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 851 [1/1] (0.69ns)   --->   "%select_ln66 = select i1 %icmp_ln67, i32 0, i32 %c" [conv_combined/main.cpp:66]   --->   Operation 851 'select' 'select_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 852 [1/1] (0.00ns)   --->   "%trunc_ln66_3 = trunc i31 %add_ln66_2" [conv_combined/main.cpp:66]   --->   Operation 852 'trunc' 'trunc_ln66_3' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_131 : Operation 853 [1/1] (4.52ns)   --->   "%p_mid170 = mul i10 %trunc_ln66_3, i10 %outH" [conv_combined/main.cpp:66]   --->   Operation 853 'mul' 'p_mid170' <Predicate = (!icmp_ln66)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 854 [1/1] (0.00ns)   --->   "%trunc_ln66_4 = trunc i31 %add_ln66_2" [conv_combined/main.cpp:66]   --->   Operation 854 'trunc' 'trunc_ln66_4' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_131 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln66_5 = trunc i31 %f" [conv_combined/main.cpp:66]   --->   Operation 855 'trunc' 'trunc_ln66_5' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_131 : Operation 856 [1/1] (0.98ns)   --->   "%select_ln66_2 = select i1 %icmp_ln67, i3 %trunc_ln66_4, i3 %trunc_ln66_5" [conv_combined/main.cpp:66]   --->   Operation 856 'select' 'select_ln66_2' <Predicate = (!icmp_ln66)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 857 [1/1] (2.47ns)   --->   "%icmp_ln69_1 = icmp_eq  i32 %w, i32 %sub_ln66" [conv_combined/main.cpp:69]   --->   Operation 857 'icmp' 'icmp_ln69_1' <Predicate = (!icmp_ln66)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_4)   --->   "%select_ln66_5 = select i1 %icmp_ln67, i1 %icmp_ln69, i1 %icmp_ln69_1" [conv_combined/main.cpp:66]   --->   Operation 858 'select' 'select_ln66_5' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 859 [1/1] (2.77ns)   --->   "%icmp_ln68_1 = icmp_eq  i64 %indvar_flatten35, i64 %bound26" [conv_combined/main.cpp:68]   --->   Operation 859 'icmp' 'icmp_ln68_1' <Predicate = (!icmp_ln66)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 860 [1/1] (0.99ns)   --->   "%select_ln66_6 = select i1 %icmp_ln67, i1 %icmp_ln68, i1 %icmp_ln68_1" [conv_combined/main.cpp:66]   --->   Operation 860 'select' 'select_ln66_6' <Predicate = (!icmp_ln66)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 861 [1/1] (0.73ns)   --->   "%select_ln66_7 = select i1 %icmp_ln67, i31 %add_ln66_2, i31 %f" [conv_combined/main.cpp:66]   --->   Operation 861 'select' 'select_ln66_7' <Predicate = (!icmp_ln66)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 862 [1/1] (2.55ns)   --->   "%add_ln67 = add i32 %select_ln66, i32 1" [conv_combined/main.cpp:67]   --->   Operation 862 'add' 'add_ln67' <Predicate = (!icmp_ln66)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 863 [1/1] (0.97ns)   --->   "%or_ln67 = or i1 %select_ln66_6, i1 %icmp_ln67" [conv_combined/main.cpp:67]   --->   Operation 863 'or' 'or_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 864 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = trunc i32 %add_ln67" [conv_combined/main.cpp:67]   --->   Operation 864 'trunc' 'trunc_ln67_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_131 : Operation 865 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln67_4 = select i1 %select_ln66_6, i1 %icmp_ln69, i1 %select_ln66_5" [conv_combined/main.cpp:67]   --->   Operation 865 'select' 'select_ln67_4' <Predicate = (!icmp_ln66)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 866 [1/1] (0.69ns)   --->   "%select_ln67_5 = select i1 %select_ln66_6, i32 %add_ln67, i32 %select_ln66" [conv_combined/main.cpp:67]   --->   Operation 866 'select' 'select_ln67_5' <Predicate = (!icmp_ln66)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 867 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge347"   --->   Operation 867 'br' 'br_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 132 <SV = 26> <Delay = 6.71>
ST_132 : Operation 868 [1/1] (0.68ns)   --->   "%select_ln66_1 = select i1 %icmp_ln67, i10 %p_mid170, i10 %empty_50" [conv_combined/main.cpp:66]   --->   Operation 868 'select' 'select_ln66_1' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_1)   --->   "%select_ln66_3 = select i1 %icmp_ln67, i10 0, i10 %empty_51" [conv_combined/main.cpp:66]   --->   Operation 869 'select' 'select_ln66_3' <Predicate = (!select_ln66_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_3)   --->   "%select_ln66_4 = select i1 %icmp_ln67, i10 %p_mid170, i10 %empty_52" [conv_combined/main.cpp:66]   --->   Operation 870 'select' 'select_ln66_4' <Predicate = (!select_ln66_6 & !select_ln67_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 871 [1/1] (0.69ns)   --->   "%select_ln67 = select i1 %or_ln67, i32 0, i32 %h" [conv_combined/main.cpp:67]   --->   Operation 871 'select' 'select_ln67' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 872 [1/1] (4.52ns)   --->   "%p_mid146 = mul i10 %trunc_ln67_1, i10 %empty_41" [conv_combined/main.cpp:67]   --->   Operation 872 'mul' 'p_mid146' <Predicate = (select_ln66_6)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 873 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln67_1 = select i1 %select_ln66_6, i10 %p_mid146, i10 %select_ln66_3" [conv_combined/main.cpp:67]   --->   Operation 873 'select' 'select_ln67_1' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node select_ln68_1)   --->   "%select_ln67_2 = select i1 %or_ln67, i10 0, i10 %trunc_ln68" [conv_combined/main.cpp:67]   --->   Operation 874 'select' 'select_ln67_2' <Predicate = (!select_ln67_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 875 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln67_3 = select i1 %select_ln66_6, i10 %select_ln66_1, i10 %select_ln66_4" [conv_combined/main.cpp:67]   --->   Operation 875 'select' 'select_ln67_3' <Predicate = (!select_ln67_4)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 876 [1/1] (2.55ns)   --->   "%add_ln68 = add i32 %select_ln67, i32 1" [conv_combined/main.cpp:68]   --->   Operation 876 'add' 'add_ln68' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 877 [1/1] (0.00ns)   --->   "%trunc_ln68_1 = trunc i32 %add_ln68" [conv_combined/main.cpp:68]   --->   Operation 877 'trunc' 'trunc_ln68_1' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 878 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln68_1 = select i1 %select_ln67_4, i10 %trunc_ln68_1, i10 %select_ln67_2" [conv_combined/main.cpp:68]   --->   Operation 878 'select' 'select_ln68_1' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 879 [1/1] (1.73ns)   --->   "%p_mid131 = add i10 %trunc_ln68_1, i10 %select_ln66_1" [conv_combined/main.cpp:68]   --->   Operation 879 'add' 'p_mid131' <Predicate = (select_ln67_4)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 880 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln68_2 = select i1 %select_ln67_4, i10 %p_mid131, i10 %select_ln67_3" [conv_combined/main.cpp:68]   --->   Operation 880 'select' 'select_ln68_2' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 881 [3/3] (1.05ns) (grouped into DSP with root node add_ln70)   --->   "%mul_ln68 = mul i10 %select_ln68_2, i10 %add_ln66_3" [conv_combined/main.cpp:68]   --->   Operation 881 'mul' 'mul_ln68' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 882 [1/1] (0.69ns)   --->   "%select_ln68_3 = select i1 %select_ln67_4, i32 %add_ln68, i32 %select_ln67" [conv_combined/main.cpp:68]   --->   Operation 882 'select' 'select_ln68_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 133 <SV = 27> <Delay = 1.05>
ST_133 : Operation 883 [2/3] (1.05ns) (grouped into DSP with root node add_ln70)   --->   "%mul_ln68 = mul i10 %select_ln68_2, i10 %add_ln66_3" [conv_combined/main.cpp:68]   --->   Operation 883 'mul' 'mul_ln68' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 134 <SV = 28> <Delay = 3.07>
ST_134 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i3 %select_ln66_2" [conv_combined/main.cpp:66]   --->   Operation 884 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 885 [1/1] (0.00ns)   --->   "%bbuf_V_addr_1 = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln66" [conv_combined/main.cpp:66]   --->   Operation 885 'getelementptr' 'bbuf_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 886 [2/2] (2.32ns)   --->   "%bbuf_V_load = load i3 %bbuf_V_addr_1" [conv_combined/main.cpp:66]   --->   Operation 886 'load' 'bbuf_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_134 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node select_ln68)   --->   "%or_ln68 = or i1 %select_ln67_4, i1 %select_ln66_6" [conv_combined/main.cpp:68]   --->   Operation 887 'or' 'or_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node select_ln68)   --->   "%or_ln68_1 = or i1 %or_ln68, i1 %icmp_ln67" [conv_combined/main.cpp:68]   --->   Operation 888 'or' 'or_ln68_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 889 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln68 = select i1 %or_ln68_1, i32 0, i32 %w" [conv_combined/main.cpp:68]   --->   Operation 889 'select' 'select_ln68' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_134 : Operation 890 [1/3] (0.00ns) (grouped into DSP with root node add_ln70)   --->   "%mul_ln68 = mul i10 %select_ln68_2, i10 %add_ln66_3" [conv_combined/main.cpp:68]   --->   Operation 890 'mul' 'mul_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 891 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i32 %select_ln68" [conv_combined/main.cpp:69]   --->   Operation 891 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 892 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln70 = add i10 %trunc_ln69, i10 %mul_ln68" [conv_combined/main.cpp:70]   --->   Operation 892 'add' 'add_ln70' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 135 <SV = 29> <Delay = 5.57>
ST_135 : Operation 893 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_66_6_VITIS_LOOP_68_8_VITIS_LOOP_69_9_str"   --->   Operation 893 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 894 [1/2] (2.32ns)   --->   "%bbuf_V_load = load i3 %bbuf_V_addr_1" [conv_combined/main.cpp:66]   --->   Operation 894 'load' 'bbuf_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_135 : Operation 895 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_67_7_VITIS_LOOP_68_8_VITIS_LOOP_69_9_str"   --->   Operation 895 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 896 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_68_8_VITIS_LOOP_69_9_str"   --->   Operation 896 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 897 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [conv_combined/main.cpp:69]   --->   Operation 897 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 898 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln70 = add i10 %trunc_ln69, i10 %mul_ln68" [conv_combined/main.cpp:70]   --->   Operation 898 'add' 'add_ln70' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i10 %add_ln70" [conv_combined/main.cpp:70]   --->   Operation 899 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 900 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i16 %y, i32 0, i32 %zext_ln70" [conv_combined/main.cpp:70]   --->   Operation 900 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 901 [1/1] (3.25ns)   --->   "%store_ln70 = store i16 %bbuf_V_load, i10 %y_addr" [conv_combined/main.cpp:70]   --->   Operation 901 'store' 'store_ln70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_135 : Operation 902 [1/1] (1.58ns)   --->   "%br_ln71 = br void" [conv_combined/main.cpp:71]   --->   Operation 902 'br' 'br_ln71' <Predicate = true> <Delay = 1.58>

State 136 <SV = 30> <Delay = 5.50>
ST_136 : Operation 903 [1/1] (0.00ns)   --->   "%empty_53 = phi i16 %empty_58, void %._crit_edge, i16 %bbuf_V_load, void %._crit_edge342.loopexit"   --->   Operation 903 'phi' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 904 [1/1] (0.00ns)   --->   "%fh = phi i32 %add_ln71, void %._crit_edge, i32 0, void %._crit_edge342.loopexit" [conv_combined/main.cpp:71]   --->   Operation 904 'phi' 'fh' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 905 [1/1] (2.55ns)   --->   "%add_ln71 = add i32 %fh, i32 1" [conv_combined/main.cpp:71]   --->   Operation 905 'add' 'add_ln71' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 906 [1/1] (2.47ns)   --->   "%icmp_ln71 = icmp_eq  i32 %fh, i32 %FH_read" [conv_combined/main.cpp:71]   --->   Operation 906 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 907 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %.split, void %._crit_edge327.loopexit" [conv_combined/main.cpp:71]   --->   Operation 907 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 908 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i32 %fh" [conv_combined/main.cpp:71]   --->   Operation 908 'trunc' 'trunc_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_136 : Operation 909 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i10 %select_ln67_1, i10 %trunc_ln71" [conv_combined/main.cpp:67]   --->   Operation 909 'add' 'tmp1' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_136 : Operation 910 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%empty_54 = add i10 %tmp1, i10 %select_ln68_1" [conv_combined/main.cpp:67]   --->   Operation 910 'add' 'empty_54' <Predicate = (!icmp_ln71)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_136 : Operation 911 [1/1] (2.55ns)   --->   "%add_ln69 = add i32 %select_ln68, i32 1" [conv_combined/main.cpp:69]   --->   Operation 911 'add' 'add_ln69' <Predicate = (icmp_ln71)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 912 [1/1] (3.52ns)   --->   "%add_ln68_1 = add i64 %indvar_flatten35, i64 1" [conv_combined/main.cpp:68]   --->   Operation 912 'add' 'add_ln68_1' <Predicate = (icmp_ln71 & !or_ln67)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 913 [1/1] (1.48ns)   --->   "%select_ln68_4 = select i1 %or_ln67, i64 1, i64 %add_ln68_1" [conv_combined/main.cpp:68]   --->   Operation 913 'select' 'select_ln68_4' <Predicate = (icmp_ln71)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 914 [1/1] (4.43ns)   --->   "%add_ln67_1 = add i96 %indvar_flatten56, i96 1" [conv_combined/main.cpp:67]   --->   Operation 914 'add' 'add_ln67_1' <Predicate = (icmp_ln71 & !icmp_ln67)> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 915 [1/1] (1.06ns)   --->   "%select_ln67_6 = select i1 %icmp_ln67, i96 1, i96 %add_ln67_1" [conv_combined/main.cpp:67]   --->   Operation 915 'select' 'select_ln67_6' <Predicate = (icmp_ln71)> <Delay = 1.06> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 916 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 916 'br' 'br_ln0' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 137 <SV = 31> <Delay = 6.25>
ST_137 : Operation 917 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [conv_combined/main.cpp:71]   --->   Operation 917 'specloopname' 'specloopname_ln71' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 918 [1/1] (4.52ns)   --->   "%empty_55 = mul i10 %empty_54, i10 %trunc_ln66" [conv_combined/main.cpp:67]   --->   Operation 918 'mul' 'empty_55' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 919 [1/1] (1.58ns)   --->   "%br_ln72 = br i1 %cmp103321, void %._crit_edge, void %_ZN13ap_fixed_baseILi18ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [conv_combined/main.cpp:72]   --->   Operation 919 'br' 'br_ln72' <Predicate = true> <Delay = 1.58>
ST_137 : Operation 920 [1/1] (1.73ns)   --->   "%add_ln73 = add i10 %empty_55, i10 %trunc_ln69" [conv_combined/main.cpp:73]   --->   Operation 920 'add' 'add_ln73' <Predicate = (cmp103321)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 921 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi18ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 921 'br' 'br_ln0' <Predicate = (cmp103321)> <Delay = 1.58>

State 138 <SV = 32> <Delay = 4.98>
ST_138 : Operation 922 [1/1] (0.00ns)   --->   "%fw = phi i31 %add_ln72, void %_ZN13ap_fixed_baseILi18ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i31 0, void %_ZN13ap_fixed_baseILi18ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [conv_combined/main.cpp:72]   --->   Operation 922 'phi' 'fw' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 923 [1/1] (2.52ns)   --->   "%add_ln72 = add i31 %fw, i31 1" [conv_combined/main.cpp:72]   --->   Operation 923 'add' 'add_ln72' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 924 [1/1] (0.00ns)   --->   "%fw_cast = zext i31 %fw" [conv_combined/main.cpp:72]   --->   Operation 924 'zext' 'fw_cast' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 925 [1/1] (2.47ns)   --->   "%icmp_ln72 = icmp_eq  i32 %fw_cast, i32 %FW_read" [conv_combined/main.cpp:72]   --->   Operation 925 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 926 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %_ZN13ap_fixed_baseILi18ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge.loopexit" [conv_combined/main.cpp:72]   --->   Operation 926 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 927 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i31 %fw" [conv_combined/main.cpp:73]   --->   Operation 927 'trunc' 'trunc_ln73' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_138 : Operation 928 [1/1] (1.73ns)   --->   "%add_ln1116 = add i10 %add_ln73, i10 %trunc_ln73"   --->   Operation 928 'add' 'add_ln1116' <Predicate = (!icmp_ln72)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i10 %add_ln1116"   --->   Operation 929 'zext' 'zext_ln1116' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_138 : Operation 930 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i16 %x, i32 0, i32 %zext_ln1116"   --->   Operation 930 'getelementptr' 'x_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_138 : Operation 931 [2/2] (3.25ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 931 'load' 'x_load' <Predicate = (!icmp_ln72)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 139 <SV = 33> <Delay = 5.33>
ST_139 : Operation 932 [1/1] (0.00ns)   --->   "%empty_56 = phi i16 %add_ln703_1, void %_ZN13ap_fixed_baseILi18ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i16 %empty_53, void %_ZN13ap_fixed_baseILi18ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader"   --->   Operation 932 'phi' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 933 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 933 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 934 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 934 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 935 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [conv_combined/main.cpp:72]   --->   Operation 935 'specloopname' 'specloopname_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_139 : Operation 936 [1/2] (3.25ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 936 'load' 'x_load' <Predicate = (!icmp_ln72)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_139 : Operation 937 [1/1] (2.07ns)   --->   "%add_ln703_1 = add i16 %x_load, i16 %empty_56"   --->   Operation 937 'add' 'add_ln703_1' <Predicate = (!icmp_ln72)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 938 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi18ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 938 'br' 'br_ln0' <Predicate = (!icmp_ln72)> <Delay = 0.00>

State 140 <SV = 34> <Delay = 3.25>
ST_140 : Operation 939 [1/1] (3.25ns)   --->   "%store_ln703 = store i16 %empty_56, i10 %y_addr"   --->   Operation 939 'store' 'store_ln703' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_140 : Operation 940 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge" [conv_combined/main.cpp:71]   --->   Operation 940 'br' 'br_ln71' <Predicate = true> <Delay = 1.58>

State 141 <SV = 35> <Delay = 0.00>
ST_141 : Operation 941 [1/1] (0.00ns)   --->   "%empty_58 = phi i16 %empty_56, void %._crit_edge.loopexit, i16 %empty_53, void %.split"   --->   Operation 941 'phi' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 942 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 942 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'fwprop' [19]  (1 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [96]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [96]  (6.91 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound4') [99]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound4') [99]  (6.98 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound4') [99]  (6.98 ns)

 <State 7>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound4') [99]  (6.98 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound4') [99]  (6.98 ns)

 <State 9>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:45) with incoming values : ('select_ln45_2', conv_combined/main.cpp:45) [104]  (0 ns)
	'mul' operation ('empty_44', conv_combined/main.cpp:45) [109]  (6.91 ns)

 <State 10>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_44', conv_combined/main.cpp:45) [109]  (6.91 ns)

 <State 11>: 3.77ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', conv_combined/main.cpp:46) with incoming values : ('select_ln46_4', conv_combined/main.cpp:46) [105]  (0 ns)
	'icmp' operation ('icmp_ln46', conv_combined/main.cpp:46) [118]  (2.78 ns)
	'select' operation ('select_ln45_5', conv_combined/main.cpp:45) [132]  (0.993 ns)

 <State 12>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid1', conv_combined/main.cpp:45) [120]  (6.91 ns)

 <State 13>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid1', conv_combined/main.cpp:45) [120]  (6.91 ns)

 <State 14>: 6.51ns
The critical path consists of the following:
	'select' operation ('select_ln45', conv_combined/main.cpp:45) [119]  (0.698 ns)
	'add' operation ('add_ln46', conv_combined/main.cpp:46) [133]  (2.55 ns)
	'add' operation ('tmp_mid1', conv_combined/main.cpp:46) [138]  (2.52 ns)
	'select' operation ('select_ln46_1', conv_combined/main.cpp:46) [139]  (0.733 ns)

 <State 15>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln46', conv_combined/main.cpp:46) [140]  (6.91 ns)

 <State 16>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln46', conv_combined/main.cpp:46) [140]  (6.91 ns)

 <State 17>: 3.5ns
The critical path consists of the following:
	'or' operation ('or_ln46', conv_combined/main.cpp:46) [135]  (0 ns)
	'select' operation ('select_ln46', conv_combined/main.cpp:46) [136]  (0.978 ns)
	'add' operation ('tmp11', conv_combined/main.cpp:47) [152]  (2.52 ns)

 <State 18>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_47', conv_combined/main.cpp:47) [153]  (6.91 ns)

 <State 19>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_47', conv_combined/main.cpp:47) [153]  (6.91 ns)

 <State 20>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln49_2', conv_combined/main.cpp:49) [148]  (1.82 ns)
	'add' operation ('add_ln49_3', conv_combined/main.cpp:49) [164]  (1.73 ns)
	'add' operation ('add_ln49_4', conv_combined/main.cpp:49) [168]  (1.73 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:48) [161]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:48) [161]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:48) [161]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:48) [161]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:48) [161]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:48) [161]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:48) [161]  (7.3 ns)

 <State 28>: 2.52ns
The critical path consists of the following:
	'phi' operation ('l', conv_combined/main.cpp:48) with incoming values : ('add_ln48', conv_combined/main.cpp:48) [171]  (0 ns)
	'add' operation ('add_ln48', conv_combined/main.cpp:48) [172]  (2.52 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:49) [184]  (7.3 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr', conv_combined/main.cpp:49) [183]  (0 ns)
	'store' operation ('store_ln49', conv_combined/main.cpp:49) of variable 'gmem_addr_2_read', conv_combined/main.cpp:49 on array 'wbuf.V', conv_combined/main.cpp:35 [185]  (3.25 ns)

 <State 31>: 5ns
The critical path consists of the following:
	'add' operation ('add_ln46_1', conv_combined/main.cpp:46) [191]  (3.52 ns)
	'select' operation ('select_ln46_4', conv_combined/main.cpp:46) [192]  (1.48 ns)

 <State 32>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:59) with incoming values : ('add_ln58', conv_combined/main.cpp:58) [201]  (0 ns)
	'add' operation ('add_ln58', conv_combined/main.cpp:58) [202]  (2.52 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:59) [213]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:59) [213]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:59) [213]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:59) [213]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:59) [213]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:59) [213]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:59) [213]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:59) [214]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:60) [220]  (7.3 ns)

 <State 42>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('dbbuf_V_addr', conv_combined/main.cpp:60) [216]  (0 ns)
	'store' operation ('store_ln60', conv_combined/main.cpp:60) of variable 'gmem_addr_1_read', conv_combined/main.cpp:60 on array 'dbbuf.V', conv_combined/main.cpp:39 [221]  (2.32 ns)

 <State 43>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound95') [239]  (6.91 ns)

 <State 44>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound95') [239]  (6.91 ns)

 <State 45>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound106') [242]  (6.98 ns)

 <State 46>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound106') [242]  (6.98 ns)

 <State 47>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound106') [242]  (6.98 ns)

 <State 48>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound106') [242]  (6.98 ns)

 <State 49>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound106') [242]  (6.98 ns)

 <State 50>: 6.91ns
The critical path consists of the following:
	'phi' operation ('j', conv_combined/main.cpp:86) with incoming values : ('select_ln86_3', conv_combined/main.cpp:86) [249]  (0 ns)
	'mul' operation ('empty_62', conv_combined/main.cpp:86) [253]  (6.91 ns)

 <State 51>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_62', conv_combined/main.cpp:86) [253]  (6.91 ns)

 <State 52>: 6.86ns
The critical path consists of the following:
	'add' operation ('add_ln85', conv_combined/main.cpp:85) [258]  (2.52 ns)
	'select' operation ('select_ln85_1', conv_combined/main.cpp:85) [262]  (0.733 ns)
	'add' operation ('add_ln89', conv_combined/main.cpp:89) [268]  (1.78 ns)
	'add' operation ('add_ln89_1', conv_combined/main.cpp:89) [284]  (1.83 ns)

 <State 53>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln85', conv_combined/main.cpp:85) [263]  (6.91 ns)

 <State 54>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln85', conv_combined/main.cpp:85) [263]  (6.91 ns)

 <State 55>: 5.08ns
The critical path consists of the following:
	'select' operation ('select_ln85_2', conv_combined/main.cpp:85) [270]  (0 ns)
	'select' operation ('select_ln86_1', conv_combined/main.cpp:86) [280]  (0.733 ns)
	'add' operation ('empty_66', conv_combined/main.cpp:85) [294]  (4.34 ns)

 <State 56>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln89_2', conv_combined/main.cpp:89) [288]  (1.82 ns)
	'add' operation ('add_ln89_3', conv_combined/main.cpp:89) [305]  (1.73 ns)
	'add' operation ('add_ln89_4', conv_combined/main.cpp:89) [309]  (1.73 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:88) [302]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:88) [302]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:88) [302]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:88) [302]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:88) [302]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:88) [302]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:88) [302]  (7.3 ns)

 <State 64>: 2.52ns
The critical path consists of the following:
	'phi' operation ('l', conv_combined/main.cpp:88) with incoming values : ('add_ln88', conv_combined/main.cpp:88) [312]  (0 ns)
	'add' operation ('add_ln88', conv_combined/main.cpp:88) [313]  (2.52 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_combined/main.cpp:89) [325]  (7.3 ns)

 <State 66>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dwbuf_V_addr', conv_combined/main.cpp:89) [324]  (0 ns)
	'store' operation ('store_ln89', conv_combined/main.cpp:89) of variable 'gmem_addr_4_read', conv_combined/main.cpp:89 on array 'dwbuf.V', conv_combined/main.cpp:36 [326]  (3.25 ns)

 <State 67>: 5ns
The critical path consists of the following:
	'add' operation ('add_ln86_1', conv_combined/main.cpp:86) [332]  (3.52 ns)
	'select' operation ('select_ln86_4', conv_combined/main.cpp:86) [333]  (1.48 ns)

 <State 68>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound129') [344]  (6.91 ns)

 <State 69>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound142') [347]  (6.98 ns)

 <State 70>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound142') [347]  (6.98 ns)

 <State 71>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound142') [347]  (6.98 ns)

 <State 72>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound142') [347]  (6.98 ns)

 <State 73>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound142') [347]  (6.98 ns)

 <State 74>: 4.31ns
The critical path consists of the following:
	'phi' operation ('f', conv_combined/main.cpp:95) with incoming values : ('select_ln95_1', conv_combined/main.cpp:95) [355]  (0 ns)
	'add' operation ('add_ln95_2', conv_combined/main.cpp:95) [361]  (2.52 ns)
	'select' operation ('select_ln95_1', conv_combined/main.cpp:95) [365]  (0.733 ns)
	'mul' operation of DSP[377] ('mul_ln95', conv_combined/main.cpp:95) [367]  (1.05 ns)

 <State 75>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[377] ('mul_ln95', conv_combined/main.cpp:95) [367]  (1.05 ns)

 <State 76>: 2.8ns
The critical path consists of the following:
	'select' operation ('select_ln95', conv_combined/main.cpp:95) [364]  (0.698 ns)
	'add' operation of DSP[377] ('empty_73', conv_combined/main.cpp:96) [377]  (2.1 ns)

 <State 77>: 6.62ns
The critical path consists of the following:
	'add' operation of DSP[377] ('empty_73', conv_combined/main.cpp:96) [377]  (2.1 ns)
	'mul' operation ('empty_74', conv_combined/main.cpp:96) [378]  (4.52 ns)

 <State 78>: 2.32ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load') on array 'dbbuf.V', conv_combined/main.cpp:39 [382]  (2.32 ns)

 <State 79>: 4.98ns
The critical path consists of the following:
	'phi' operation ('w', conv_combined/main.cpp:97) with incoming values : ('add_ln97', conv_combined/main.cpp:97) [386]  (0 ns)
	'add' operation ('empty_70', conv_combined/main.cpp:97) [394]  (1.73 ns)
	'getelementptr' operation ('dy_addr', conv_combined/main.cpp:97) [396]  (0 ns)
	'load' operation ('r.V', conv_combined/main.cpp:97) on array 'dy' [397]  (3.25 ns)

 <State 80>: 3.25ns
The critical path consists of the following:
	'load' operation ('r.V', conv_combined/main.cpp:97) on array 'dy' [397]  (3.25 ns)

 <State 81>: 4.44ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten168', conv_combined/main.cpp:98) with incoming values : ('add_ln98_1', conv_combined/main.cpp:98) [403]  (0 ns)
	'add' operation ('add_ln98_1', conv_combined/main.cpp:98) [408]  (4.44 ns)

 <State 82>: 3.52ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten137', conv_combined/main.cpp:99) with incoming values : ('select_ln99_5', conv_combined/main.cpp:99) [405]  (0 ns)
	'add' operation ('add_ln99_2', conv_combined/main.cpp:99) [505]  (3.52 ns)

 <State 83>: 3.25ns
The critical path consists of the following:
	'phi' operation ('fh', conv_combined/main.cpp:99) with incoming values : ('select_ln99_4', conv_combined/main.cpp:99) [406]  (0 ns)
	'select' operation ('select_ln98', conv_combined/main.cpp:98) [423]  (0.698 ns)
	'add' operation ('add_ln99', conv_combined/main.cpp:99) [442]  (2.55 ns)

 <State 84>: 7.11ns
The critical path consists of the following:
	'add' operation ('add_ln1118_4') [429]  (1.83 ns)
	'add' operation ('add_ln1118_5') [433]  (1.82 ns)
	'add' operation ('add_ln1118_7') [459]  (1.73 ns)
	'add' operation ('add_ln1118_8') [463]  (1.73 ns)

 <State 85>: 6.98ns
The critical path consists of the following:
	'add' operation ('add_ln1118_2') [485]  (0 ns)
	'add' operation ('add_ln1118_9') [486]  (3.73 ns)
	'getelementptr' operation ('wbuf_V_addr_1') [488]  (0 ns)
	'load' operation ('wbuf_V_load') on array 'wbuf.V', conv_combined/main.cpp:35 [489]  (3.25 ns)

 <State 86>: 3.25ns
The critical path consists of the following:
	'load' operation ('wbuf_V_load') on array 'wbuf.V', conv_combined/main.cpp:35 [489]  (3.25 ns)

 <State 87>: 3.83ns
The critical path consists of the following:
	'add' operation of DSP[466] ('add_ln99_1', conv_combined/main.cpp:99) [466]  (2.1 ns)
	'add' operation ('add_ln1118_1') [474]  (1.73 ns)

 <State 88>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('x_addr_1') [476]  (0 ns)
	'load' operation ('x_load_1') on array 'x' [477]  (3.25 ns)

 <State 89>: 6.16ns
The critical path consists of the following:
	'load' operation ('dx_load') on array 'dx' [494]  (3.25 ns)
	'select' operation ('lhs') [496]  (0.805 ns)
	'add' operation of DSP[499] ('ret.V') [499]  (2.1 ns)

 <State 90>: 3.69ns
The critical path consists of the following:
	'add' operation of DSP[499] ('ret.V') [499]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln708_1' on local variable 'reuse_reg' [502]  (1.59 ns)

 <State 91>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dwbuf_V_addr_2') [473]  (0 ns)
	'load' operation ('lhs') on array 'dwbuf.V', conv_combined/main.cpp:36 [479]  (3.25 ns)

 <State 92>: 5.35ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'dwbuf.V', conv_combined/main.cpp:36 [479]  (3.25 ns)
	'add' operation of DSP[482] ('ret.V') [482]  (2.1 ns)

 <State 93>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[482] ('ret.V') [482]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln4' on array 'dwbuf.V', conv_combined/main.cpp:36 [484]  (3.25 ns)

 <State 94>: 2.08ns
The critical path consists of the following:
	'add' operation ('add_ln703') [509]  (2.08 ns)

 <State 95>: 6.91ns
The critical path consists of the following:
	'phi' operation ('j', conv_combined/main.cpp:113) with incoming values : ('select_ln113_3', conv_combined/main.cpp:113) [523]  (0 ns)
	'mul' operation ('empty_75', conv_combined/main.cpp:113) [527]  (6.91 ns)

 <State 96>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_3', conv_combined/main.cpp:123) [613]  (0 ns)
	bus request on port 'gmem' (conv_combined/main.cpp:123) [614]  (7.3 ns)

 <State 97>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln112', conv_combined/main.cpp:112) [537]  (6.91 ns)

 <State 98>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln112', conv_combined/main.cpp:112) [537]  (6.91 ns)

 <State 99>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid1190', conv_combined/main.cpp:113) [553]  (6.91 ns)

 <State 100>: 5.08ns
The critical path consists of the following:
	'select' operation ('select_ln112_2', conv_combined/main.cpp:112) [544]  (0 ns)
	'select' operation ('select_ln113_1', conv_combined/main.cpp:113) [554]  (0.733 ns)
	'add' operation ('empty_80', conv_combined/main.cpp:112) [568]  (4.34 ns)

 <State 101>: 5.29ns
The critical path consists of the following:
	'add' operation ('add_ln116_2', conv_combined/main.cpp:116) [562]  (1.82 ns)
	'add' operation ('add_ln116_3', conv_combined/main.cpp:116) [579]  (1.73 ns)
	'add' operation ('add_ln116_4', conv_combined/main.cpp:116) [583]  (1.73 ns)

 <State 102>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_combined/main.cpp:115) [576]  (7.3 ns)

 <State 103>: 4.98ns
The critical path consists of the following:
	'phi' operation ('l', conv_combined/main.cpp:115) with incoming values : ('add_ln115', conv_combined/main.cpp:115) [586]  (0 ns)
	'add' operation ('add_ln116_5', conv_combined/main.cpp:116) [596]  (1.73 ns)
	'getelementptr' operation ('dwbuf_V_addr_1', conv_combined/main.cpp:116) [598]  (0 ns)
	'load' operation ('dwbuf_V_load', conv_combined/main.cpp:116) on array 'dwbuf.V', conv_combined/main.cpp:36 [599]  (3.25 ns)

 <State 104>: 3.25ns
The critical path consists of the following:
	'load' operation ('dwbuf_V_load', conv_combined/main.cpp:116) on array 'dwbuf.V', conv_combined/main.cpp:36 [599]  (3.25 ns)

 <State 105>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_combined/main.cpp:116) [600]  (7.3 ns)

 <State 106>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:114) [603]  (7.3 ns)

 <State 107>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:114) [603]  (7.3 ns)

 <State 108>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:114) [603]  (7.3 ns)

 <State 109>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:114) [603]  (7.3 ns)

 <State 110>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:114) [603]  (7.3 ns)

 <State 111>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_combined/main.cpp:123) with incoming values : ('add_ln123', conv_combined/main.cpp:123) [617]  (0 ns)
	'add' operation ('add_ln123', conv_combined/main.cpp:123) [618]  (2.52 ns)

 <State 112>: 2.32ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load_1', conv_combined/main.cpp:124) on array 'dbbuf.V', conv_combined/main.cpp:39 [628]  (2.32 ns)

 <State 113>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_combined/main.cpp:124) [629]  (7.3 ns)

 <State 114>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:129) [632]  (7.3 ns)

 <State 115>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:129) [632]  (7.3 ns)

 <State 116>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:129) [632]  (7.3 ns)

 <State 117>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:129) [632]  (7.3 ns)

 <State 118>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_combined/main.cpp:129) [632]  (7.3 ns)

 <State 119>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound26', conv_combined/main.cpp:66) [647]  (6.91 ns)

 <State 120>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound26', conv_combined/main.cpp:66) [647]  (6.91 ns)

 <State 121>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound40', conv_combined/main.cpp:66) [650]  (6.98 ns)

 <State 122>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound40', conv_combined/main.cpp:66) [650]  (6.98 ns)

 <State 123>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound40', conv_combined/main.cpp:66) [650]  (6.98 ns)

 <State 124>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound40', conv_combined/main.cpp:66) [650]  (6.98 ns)

 <State 125>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound40', conv_combined/main.cpp:66) [650]  (6.98 ns)

 <State 126>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound62', conv_combined/main.cpp:66) [653]  (6.98 ns)

 <State 127>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound62', conv_combined/main.cpp:66) [653]  (6.98 ns)

 <State 128>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound62', conv_combined/main.cpp:66) [653]  (6.98 ns)

 <State 129>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound62', conv_combined/main.cpp:66) [653]  (6.98 ns)

 <State 130>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound62', conv_combined/main.cpp:66) [653]  (6.98 ns)

 <State 131>: 7.07ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten56', conv_combined/main.cpp:67) with incoming values : ('select_ln67_6', conv_combined/main.cpp:67) [660]  (0 ns)
	'icmp' operation ('icmp_ln67', conv_combined/main.cpp:67) [677]  (3.13 ns)
	'select' operation ('select_ln66', conv_combined/main.cpp:66) [678]  (0.698 ns)
	'add' operation ('add_ln67', conv_combined/main.cpp:67) [695]  (2.55 ns)
	'select' operation ('select_ln67_5', conv_combined/main.cpp:67) [705]  (0.698 ns)

 <State 132>: 6.72ns
The critical path consists of the following:
	'select' operation ('select_ln67', conv_combined/main.cpp:67) [698]  (0.698 ns)
	'add' operation ('add_ln68', conv_combined/main.cpp:68) [706]  (2.55 ns)
	'add' operation ('p_mid131', conv_combined/main.cpp:68) [713]  (1.73 ns)
	'select' operation ('select_ln68_2', conv_combined/main.cpp:68) [714]  (0.687 ns)
	'mul' operation of DSP[719] ('mul_ln68', conv_combined/main.cpp:68) [715]  (1.05 ns)

 <State 133>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[719] ('mul_ln68', conv_combined/main.cpp:68) [715]  (1.05 ns)

 <State 134>: 3.08ns
The critical path consists of the following:
	'or' operation ('or_ln68', conv_combined/main.cpp:68) [708]  (0 ns)
	'or' operation ('or_ln68_1', conv_combined/main.cpp:68) [709]  (0 ns)
	'select' operation ('select_ln68', conv_combined/main.cpp:68) [710]  (0.978 ns)
	'add' operation of DSP[719] ('add_ln70', conv_combined/main.cpp:70) [719]  (2.1 ns)

 <State 135>: 5.58ns
The critical path consists of the following:
	'load' operation ('bbuf_V_load', conv_combined/main.cpp:66) on array 'bbuf.V', conv_combined/main.cpp:38 [687]  (2.32 ns)
	'store' operation ('store_ln70', conv_combined/main.cpp:70) of variable 'bbuf_V_load', conv_combined/main.cpp:66 on array 'y' [722]  (3.25 ns)

 <State 136>: 5.5ns
The critical path consists of the following:
	'add' operation ('add_ln67_1', conv_combined/main.cpp:67) [768]  (4.44 ns)
	'select' operation ('select_ln67_6', conv_combined/main.cpp:67) [769]  (1.07 ns)

 <State 137>: 6.25ns
The critical path consists of the following:
	'mul' operation ('empty_55', conv_combined/main.cpp:67) [735]  (4.52 ns)
	'add' operation ('add_ln73', conv_combined/main.cpp:73) [738]  (1.73 ns)

 <State 138>: 4.98ns
The critical path consists of the following:
	'phi' operation ('fw', conv_combined/main.cpp:72) with incoming values : ('add_ln72', conv_combined/main.cpp:72) [741]  (0 ns)
	'add' operation ('add_ln1116') [752]  (1.73 ns)
	'getelementptr' operation ('x_addr') [754]  (0 ns)
	'load' operation ('x_load') on array 'x' [755]  (3.25 ns)

 <State 139>: 5.33ns
The critical path consists of the following:
	'load' operation ('x_load') on array 'x' [755]  (3.25 ns)
	'add' operation ('add_ln703_1') [756]  (2.08 ns)

 <State 140>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln703') of variable 'empty_56' on array 'y' [759]  (3.25 ns)

 <State 141>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
