Release 13.2 - xst O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: u2plus.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "u2plus.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "u2plus"
Output Format                      : NGC
Target Device                      : xc3sd3400a-5-fg676

---- Source Options
Top Module Name                    : u2plus
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : YES
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../../coregen" "../../../extramfifo"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../../sdr_lib/clip.v" in library work
Compiling verilog file "../../../sdr_lib/sign_extend.v" in library work
Module <clip> compiled
Compiling verilog file "../../../sdr_lib/round.v" in library work
Module <sign_extend> compiled
Compiling verilog file "../../../sdr_lib/add2_and_round.v" in library work
Module <round> compiled
Compiling verilog file "../../../sdr_lib/add2_and_clip.v" in library work
Module <add2_and_round> compiled
Compiling verilog file "../../../sdr_lib/add2.v" in library work
Module <add2_and_clip> compiled
Compiling verilog file "../../../coregen/fifo_xlnx_64x36_2clk.v" in library work
Module <add2> compiled
Compiling verilog file "../../../coregen/fifo_xlnx_512x36_2clk.v" in library work
Module <fifo_xlnx_64x36_2clk> compiled
Compiling verilog file "../../../coregen/fifo_xlnx_2Kx36_2clk.v" in library work
Module <fifo_xlnx_512x36_2clk> compiled
Compiling verilog file "../../../coregen/fifo_xlnx_16x19_2clk.v" in library work
Module <fifo_xlnx_2Kx36_2clk> compiled
Compiling verilog file "../../../control_lib/ram_2port.v" in library work
Module <fifo_xlnx_16x19_2clk> compiled
Compiling verilog file "../../../simple_gemac/miim/eth_shiftreg.v" in library work
Module <ram_2port> compiled
Compiling verilog file "../../../simple_gemac/miim/eth_outputcontrol.v" in library work
Module <eth_shiftreg> compiled
Compiling verilog file "../../../simple_gemac/miim/eth_clockgen.v" in library work
Module <eth_outputcontrol> compiled
Compiling verilog file "../../../simple_gemac/delay_line.v" in library work
Module <eth_clockgen> compiled
Compiling verilog file "../../../simple_gemac/crc.v" in library work
Module <delay_line> compiled
Compiling verilog file "../../../simple_gemac/address_filter_promisc.v" in library work
Module <crc> compiled
Compiling verilog file "../../../simple_gemac/address_filter.v" in library work
Module <address_filter_promisc> compiled
Compiling verilog file "../../../sdr_lib/round_reg.v" in library work
Module <address_filter> compiled
Compiling verilog file "../../../sdr_lib/cordic_stage.v" in library work
Module <round_reg> compiled
Compiling verilog file "../../../sdr_lib/clip_reg.v" in library work
Module <cordic_stage> compiled
Compiling verilog file "../../../sdr_lib/cic_int_shifter.v" in library work
Module <clip_reg> compiled
Compiling verilog file "../../../sdr_lib/add2_reg.v" in library work
Module <cic_int_shifter> compiled
Compiling verilog file "../../../sdr_lib/add2_and_round_reg.v" in library work
Module <add2_reg> compiled
Compiling verilog file "../../../sdr_lib/add2_and_clip_reg.v" in library work
Module <add2_and_round_reg> compiled
Compiling verilog file "../../../sdr_lib/acc.v" in library work
Module <add2_and_clip_reg> compiled
Compiling verilog file "../../../fifo/fifo_short.v" in library work
Module <acc> compiled
Compiling verilog file "../../../fifo/fifo_long.v" in library work
Module <fifo_short> compiled
Compiling verilog file "../../../fifo/fifo_2clock.v" in library work
Module <fifo_long> compiled
Compiling verilog file "../../../control_lib/srl.v" in library work
Module <fifo_2clock> compiled
Compiling verilog file "../../../control_lib/shortfifo.v" in library work
Module <srl> compiled
Compiling verilog file "../../../control_lib/bin2gray.v" in library work
Module <shortfifo> compiled
Compiling verilog file "../../../udp/add_onescomp.v" in library work
Module <bin2gray> compiled
Compiling verilog file "../../../timing/time_compare.v" in library work
Module <add_onescomp> compiled
Compiling verilog file "../../../simple_gemac/simple_gemac_tx.v" in library work
Module <time_compare> compiled
Compiling verilog file "../../../simple_gemac/simple_gemac_rx.v" in library work
Module <simple_gemac_tx> compiled
Compiling verilog file "../../../simple_gemac/miim/eth_miim.v" in library work
Module <simple_gemac_rx> compiled
Compiling verilog file "../../../simple_gemac/flow_ctrl_tx.v" in library work
Module <eth_miim> compiled
Compiling verilog file "../../../sdr_lib/small_hb_int.v" in library work
Module <flow_ctrl_tx> compiled
Compiling verilog file "../../../sdr_lib/round_sd.v" in library work
Module <small_hb_int> compiled
Compiling verilog file "../../../sdr_lib/hb_interp.v" in library work
Module <round_sd> compiled
Compiling verilog file "../../../sdr_lib/cordic_z24.v" in library work
Module <hb_interp> compiled
Compiling verilog file "../../../sdr_lib/cic_strober.v" in library work
Module <cordic_z24> compiled
Compiling verilog file "../../../sdr_lib/cic_interp.v" in library work
Module <cic_strober> compiled
Compiling verilog file "../../../sdr_lib/cic_dec_shifter.v" in library work
Module <cic_interp> compiled
Compiling verilog file "../../../opencores/i2c/rtl/verilog/i2c_master_bit_ctrl.v" in library work
Compiling verilog include file "../../../opencores/i2c/rtl/verilog/i2c_master_defines.v"
Module <cic_dec_shifter> compiled
Compiling verilog file "../../../opencores/8b10b/encode_8b10b.v" in library work
Module <i2c_master_bit_ctrl> compiled
Compiling verilog file "../../../opencores/8b10b/decode_8b10b.v" in library work
Module <encode_8b10b> compiled
Compiling verilog file "../../../fifo/splitter36.v" in library work
Module <decode_8b10b> compiled
Compiling verilog file "../../../fifo/ll8_shortfifo.v" in library work
Module <splitter36> compiled
Compiling verilog file "../../../fifo/fifo_cascade.v" in library work
Module <ll8_shortfifo> compiled
Compiling verilog file "../../../fifo/fifo_2clock_cascade.v" in library work
Module <fifo_cascade> compiled
Compiling verilog file "../../../fifo/fifo36_mux.v" in library work
Module <fifo_2clock_cascade> compiled
Compiling verilog file "../../../extramfifo/nobl_if.v" in library work
Module <fifo36_mux> compiled
Compiling verilog file "../../../control_lib/setting_reg.v" in library work
Module <nobl_if> compiled
Compiling verilog file "../../../control_lib/reset_sync.v" in library work
Module <setting_reg> compiled
Compiling verilog file "../../../control_lib/oneshot_2clk.v" in library work
Module <reset_sync> compiled
Compiling verilog file "../../../control_lib/medfifo.v" in library work
Module <oneshot_2clk> compiled
Compiling verilog file "../../../control_lib/CRC16_D16.v" in library work
Module <medfifo> compiled
Compiling verilog file "../../../vrt/vita_tx_deframer.v" in library work
Module <CRC16_D16> compiled
Compiling verilog file "../../../vrt/vita_tx_control.v" in library work
Module <vita_tx_deframer> compiled
Compiling verilog file "../../../vrt/vita_rx_framer.v" in library work
Module <vita_tx_control> compiled
Compiling verilog file "../../../vrt/vita_rx_control.v" in library work
Module <vita_rx_framer> compiled
Compiling verilog file "../../../vrt/trigger_context_pkt.v" in library work
Module <vita_rx_control> compiled
Compiling verilog file "../../../vrt/gen_context_pkt.v" in library work
Module <trigger_context_pkt> compiled
Compiling verilog file "../../../udp/prot_eng_tx.v" in library work
Module <gen_context_pkt> compiled
Compiling verilog file "../../../udp/fifo19_rxrealign.v" in library work
Module <prot_eng_tx> compiled
Compiling verilog file "../../../timing/time_sender.v" in library work
Module <fifo19_rxrealign> compiled
Compiling verilog file "../../../timing/time_receiver.v" in library work
Module <time_sender> compiled
Compiling verilog file "../../../simple_gemac/simple_gemac_wb.v" in library work
Module <time_receiver> compiled
Module <wb_reg> compiled
Compiling verilog file "../../../simple_gemac/simple_gemac.v" in library work
Module <simple_gemac_wb> compiled
Compiling verilog file "../../../simple_gemac/rxmac_to_ll8.v" in library work
Module <simple_gemac> compiled
Compiling verilog file "../../../simple_gemac/ll8_to_txmac.v" in library work
Module <rxmac_to_ll8> compiled
Compiling verilog file "../../../simple_gemac/flow_ctrl_rx.v" in library work
Module <ll8_to_txmac> compiled
Compiling verilog file "../../../simple_gemac/ethtx_realign.v" in library work
Module <flow_ctrl_rx> compiled
Compiling verilog file "../../../serdes/serdes_tx.v" in library work
Module <ethtx_realign> compiled
Compiling verilog file "../../../serdes/serdes_rx.v" in library work
Module <serdes_tx> compiled
Compiling verilog file "../../../serdes/serdes_fc_tx.v" in library work
Module <serdes_rx> compiled
Compiling verilog file "../../../serdes/serdes_fc_rx.v" in library work
Module <serdes_fc_tx> compiled
Compiling verilog file "../../../sdr_lib/small_hb_dec.v" in library work
Module <serdes_fc_rx> compiled
Compiling verilog file "../../../sdr_lib/rx_dcoffset.v" in library work
Module <small_hb_dec> compiled
Compiling verilog file "../../../sdr_lib/hb_dec.v" in library work
Module <rx_dcoffset> compiled
Compiling verilog file "../../../sdr_lib/dsp_core_tx.v" in library work
Module <hb_dec> compiled
Compiling verilog file "../../../sdr_lib/cic_decim.v" in library work
Module <dsp_core_tx> compiled
Compiling verilog file "../../../opencores/spi/rtl/verilog/spi_shift.v" in library work
Compiling verilog include file "../../../opencores/spi/rtl/verilog/spi_defines.v"
Module <cic_decim> compiled
Compiling verilog file "../../../opencores/spi/rtl/verilog/spi_clgen.v" in library work
Compiling verilog include file "../../../opencores/spi/rtl/verilog/spi_defines.v"
Module <spi_shift> compiled
Compiling verilog file "../../../opencores/i2c/rtl/verilog/i2c_master_byte_ctrl.v" in library work
Compiling verilog include file "../../../opencores/i2c/rtl/verilog/i2c_master_defines.v"
Module <spi_clgen> compiled
Compiling verilog file "../../../fifo/valve36.v" in library work
Module <i2c_master_byte_ctrl> compiled
Compiling verilog file "../../../fifo/packet_dispatcher36_x3.v" in library work
Module <valve36> compiled
Compiling verilog file "../../../fifo/ll8_to_fifo19.v" in library work
Module <packet_dispatcher36_x3> compiled
Compiling verilog file "../../../fifo/fifo36_to_ll8.v" in library work
Module <ll8_to_fifo19> compiled
Compiling verilog file "../../../fifo/fifo19_to_fifo36.v" in library work
Module <fifo36_to_ll8> compiled
Compiling verilog file "../../../fifo/dsp_framer36.v" in library work
Module <fifo19_to_fifo36> compiled
Compiling verilog file "../../../fifo/crossbar36.v" in library work
Module <dsp_framer36> compiled
Compiling verilog file "../../../fifo/buffer_int2.v" in library work
Module <crossbar36> compiled
Compiling verilog file "../../../extramfifo/refill_randomizer.v" in library work
Module <buffer_int2> compiled
Compiling verilog file "../../../extramfifo/nobl_fifo.v" in library work
Module <refill_randomizer> compiled
Compiling verilog file "../../../coregen/fifo_xlnx_512x36_2clk_prog_full.v" in library work
Module <nobl_fifo> compiled
Compiling verilog file "../../../coregen/fifo_xlnx_512x36_2clk_36to18.v" in library work
Module <fifo_xlnx_512x36_2clk_prog_full> compiled
Compiling verilog file "../../../coregen/fifo_xlnx_512x36_2clk_18to36.v" in library work
Module <fifo_xlnx_512x36_2clk_36to18> compiled
Compiling verilog file "../../../coregen/fifo_xlnx_32x36_2clk.v" in library work
Module <fifo_xlnx_512x36_2clk_18to36> compiled
Compiling verilog file "../../../coregen/fifo_xlnx_16x40_2clk.v" in library work
Module <fifo_xlnx_32x36_2clk> compiled
Compiling verilog file "../../../control_lib/simple_uart_tx.v" in library work
Module <fifo_xlnx_16x40_2clk> compiled
Compiling verilog file "../../../control_lib/simple_uart_rx.v" in library work
Module <simple_uart_tx> compiled
Compiling verilog file "../../../control_lib/priority_enc.v" in library work
Module <simple_uart_rx> compiled
Compiling verilog file "../../../vrt/vita_tx_chain.v" in library work
Module <priority_enc> compiled
Compiling verilog file "../../../vrt/vita_rx_chain.v" in library work
Module <vita_tx_chain> compiled
Compiling verilog file "../../../timing/time_64bit.v" in library work
Module <vita_rx_chain> compiled
Compiling verilog file "../../../simple_gemac/simple_gemac_wrapper.v" in library work
Module <time_64bit> compiled
Compiling verilog file "../../../serdes/serdes.v" in library work
Module <simple_gemac_wrapper> compiled
Compiling verilog file "../../../sdr_lib/tx_frontend.v" in library work
Module <serdes> compiled
Compiling verilog file "../../../sdr_lib/rx_frontend.v" in library work
Module <tx_frontend> compiled
Compiling verilog file "../../../sdr_lib/dsp_core_rx.v" in library work
Module <rx_frontend> compiled
Compiling verilog file "../../../opencores/spi/rtl/verilog/spi_top.v" in library work
Compiling verilog include file "../../../opencores/spi/rtl/verilog/spi_defines.v"
Module <dsp_core_rx> compiled
Compiling verilog file "../../../opencores/i2c/rtl/verilog/i2c_master_top.v" in library work
Compiling verilog include file "../../../opencores/i2c/rtl/verilog/i2c_master_defines.v"
Module <spi_top> compiled
Compiling verilog file "../../../fifo/packet_router.v" in library work
Module <i2c_master_top> compiled
Compiling verilog file "../../../extramfifo/ext_fifo.v" in library work
Module <packet_router> compiled
Compiling verilog file "../../../control_lib/wb_readback_mux.v" in library work
Module <ext_fifo> compiled
Compiling verilog file "../../../control_lib/wb_1master.v" in library work
Module <wb_readback_mux> compiled
Compiling verilog file "../../../control_lib/system_control.v" in library work
Module <wb_1master> compiled
Compiling verilog file "../../../control_lib/settings_bus_crossclock.v" in library work
Module <system_control> compiled
Compiling verilog file "../../../control_lib/settings_bus.v" in library work
Module <settings_bus_crossclock> compiled
Compiling verilog file "../../../control_lib/s3a_icap_wb.v" in library work
Module <settings_bus> compiled
Compiling verilog file "../../../control_lib/ram_harvard2.v" in library work
Module <s3a_icap_wb> compiled
Compiling verilog file "../../../control_lib/quad_uart.v" in library work
Module <ram_harvard2> compiled
Compiling verilog file "../../../control_lib/pic.v" in library work
Module <quad_uart> compiled
Compiling verilog file "../../../control_lib/nsgpio.v" in library work
Module <pic> compiled
Compiling verilog file "../../../control_lib/bootram.v" in library work
Module <nsgpio> compiled
Compiling verilog file "../u2plus_core.v" in library work
Module <bootram> compiled
Compiling verilog include file "../bootloader.rmi"
Compiling verilog file "../u2plus.v" in library work
Module <u2plus_core> compiled
Module <u2plus> compiled
No errors in compilation
Analysis of file <"u2plus.prj"> succeeded.
 
Compiling vhdl file "/home/nodeuser/UHD-Mirror/fpga/usrp2/opencores/zpu/core/zpu_config.vhd" in Library work.
Compiling vhdl file "/home/nodeuser/UHD-Mirror/fpga/usrp2/opencores/zpu/core/zpupkg.vhd" in Library work.
Compiling vhdl file "/home/nodeuser/UHD-Mirror/fpga/usrp2/opencores/zpu/wishbone/wishbone_pkg.vhd" in Library work.
Compiling vhdl file "/home/nodeuser/UHD-Mirror/fpga/usrp2/opencores/zpu/zpu_top_pkg.vhd" in Library work.
Compiling vhdl file "/home/nodeuser/UHD-Mirror/fpga/usrp2/opencores/zpu/core/zpu_core.vhd" in Library work.
Architecture behave of Entity zpu_core is up to date.
Compiling vhdl file "/home/nodeuser/UHD-Mirror/fpga/usrp2/opencores/zpu/wishbone/zpu_wb_bridge.vhd" in Library work.
Architecture behave of Entity zpu_wb_bridge is up to date.
Compiling vhdl file "/home/nodeuser/UHD-Mirror/fpga/usrp2/opencores/zpu/wishbone/zpu_system.vhd" in Library work.
Architecture behave of Entity zpu_system is up to date.
Compiling vhdl file "/home/nodeuser/UHD-Mirror/fpga/usrp2/opencores/zpu/zpu_wb_top.vhd" in Library work.
Architecture syn of Entity zpu_wb_top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <u2plus> in library <work>.

Analyzing hierarchy for module <u2plus_core> in library <work> with parameters.
	CPU_BLDR_CTRL_DONE = "00000000000000000000000000000001"
	CPU_BLDR_CTRL_WAIT = "00000000000000000000000000000000"
	DSP_RX_FIFOSIZE = "00000000000000000000000000001010"
	ETH_RX_FIFOSIZE = "00000000000000000000000000001011"
	ETH_TX_FIFOSIZE = "00000000000000000000000000001001"
	SERDES_RX_FIFOSIZE = "00000000000000000000000000001001"
	SERDES_TX_FIFOSIZE = "00000000000000000000000000001001"
	SR_BUF_POOL = "00000000000000000000000000010000"
	SR_MISC = "00000000000000000000000000000000"
	SR_RX_CTRL0 = "00000000000000000000000000100000"
	SR_RX_CTRL1 = "00000000000000000000000001010000"
	SR_RX_DSP0 = "00000000000000000000000000110000"
	SR_RX_DSP1 = "00000000000000000000000001100000"
	SR_RX_FRONT = "00000000000000000000000000011000"
	SR_SIMTIMER = "00000000000000000000000000001000"
	SR_TIME64 = "00000000000000000000000000001010"
	SR_TX_CTRL = "00000000000000000000000010010000"
	SR_TX_DSP = "00000000000000000000000010100000"
	SR_TX_FRONT = "00000000000000000000000010000000"
	SR_UDP_SM = "00000000000000000000000011000000"
	aw = "00000000000000000000000000010000"
	compat_num = "00000000000001110000000000000011"
	dw = "00000000000000000000000000100000"
	sw = "00000000000000000000000000000100"

Analyzing hierarchy for module <wb_1master> in library <work> with parameters.
	aw = "00000000000000000000000000010000"
	decode_w = "00000000000000000000000000001000"
	dw = "00000000000000000000000000100000"
	s0_addr = "00000000"
	s0_mask = "11000000"
	s1_addr = "01000000"
	s1_mask = "11110000"
	s2_addr = "01010000"
	s2_mask = "11111100"
	s3_addr = "01010100"
	s3_mask = "11111100"
	s4_addr = "01011000"
	s4_mask = "11111100"
	s5_addr = "01011100"
	s5_mask = "11111100"
	s6_addr = "01100000"
	s6_mask = "11110000"
	s7_addr = "01110000"
	s7_mask = "11110000"
	s8_addr = "10000000"
	s8_mask = "11111100"
	s9_addr = "10000100"
	s9_mask = "11111100"
	sa_addr = "10001000"
	sa_mask = "11111100"
	sb_addr = "10001100"
	sb_mask = "11111100"
	sc_addr = "10010000"
	sc_mask = "11110000"
	sd_addr = "10100000"
	sd_mask = "11110000"
	se_addr = "10110000"
	se_mask = "11110000"
	sf_addr = "11000000"
	sf_mask = "11000000"
	sw = "00000000000000000000000000000100"

Analyzing hierarchy for module <system_control> in library <work>.

Analyzing hierarchy for entity <zpu_wb_top> in library <work> (architecture <syn>) with generics.
	adr_w = 16
	dat_w = 32
	sel_w = 4

Analyzing hierarchy for module <bootram> in library <work>.

Analyzing hierarchy for module <ram_harvard2> in library <work> with parameters.
	AWIDTH = "00000000000000000000000000001110"
	RAM_SIZE = "00000000000000000100000000000000"

Analyzing hierarchy for module <packet_router> in library <work> with parameters.
	BUF_SIZE = "00000000000000000000000000001001"
	CTRL_BASE = "00000000000000000000000000010000"
	UDP_BASE = "00000000000000000000000011000000"

Analyzing hierarchy for module <spi_top> in library <work>.

Analyzing hierarchy for module <i2c_master_top> in library <work> with parameters.
	ARST_LVL = "00000000000000000000000000000001"

Analyzing hierarchy for module <nsgpio> in library <work>.

Analyzing hierarchy for module <wb_readback_mux> in library <work>.

Analyzing hierarchy for module <simple_gemac_wrapper> in library <work> with parameters.
	RXFIFOSIZE = "00000000000000000000000000001011"
	RX_FLOW_CTRL = "00000000000000000000000000000000"
	TXFIFOSIZE = "00000000000000000000000000001001"

Analyzing hierarchy for module <settings_bus> in library <work> with parameters.
	AWIDTH = "00000000000000000000000000010000"
	DWIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <settings_bus_crossclock> in library <work>.

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000000000"
	width = "00000000000000000000000000001000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000000001"
	width = "00000000000000000000000000001000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000000010"
	width = "00000000000000000000000000001000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000000100"
	width = "00000000000000000000000000000001"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000000101"
	width = "00000000000000000000000000000001"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000000011"
	width = "00000000000000000000000000001000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00011110"
	my_addr = "00000000000000000000000000000110"
	width = "00000000000000000000000000001000"

Analyzing hierarchy for module <oneshot_2clk> in library <work>.

Analyzing hierarchy for module <pic> in library <work>.

Analyzing hierarchy for module <quad_uart> in library <work> with parameters.
	RXDEPTH = "00000000000000000000000000000011"
	SUART_CLKDIV = "00000000000000000000000000000000"
	SUART_RXCHAR = "00000000000000000000000000000100"
	SUART_RXLEVEL = "00000000000000000000000000000010"
	SUART_TXCHAR = "00000000000000000000000000000011"
	SUART_TXLEVEL = "00000000000000000000000000000001"
	TXDEPTH = "00000000000000000000000000000011"

Analyzing hierarchy for module <s3a_icap_wb> in library <work> with parameters.
	ICAP_IDLE = "00000000000000000000000000000000"
	ICAP_RD0 = "00000000000000000000000000000010"
	ICAP_RD1 = "00000000000000000000000000000011"
	ICAP_WR0 = "00000000000000000000000000000001"
	ICAP_WR1 = "00000000000000000000000000000101"

Analyzing hierarchy for module <rx_frontend> in library <work> with parameters.
	BASE = "00000000000000000000000000011000"
	IQCOMP_EN = "00000000000000000000000000000001"

Analyzing hierarchy for module <dsp_core_rx> in library <work> with parameters.
	BASE = "00000000000000000000000000110000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000100011"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <vita_rx_chain> in library <work> with parameters.
	BASE = "00000000000000000000000000100000"
	FIFOSIZE = "00000000000000000000000000001010"
	PROT_ENG_FLAGS = "00000000000000000000000000000001"
	UNIT = "00000000000000000000000000000000"

Analyzing hierarchy for module <dsp_core_rx> in library <work> with parameters.
	BASE = "00000000000000000000000001100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001010011"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <vita_rx_chain> in library <work> with parameters.
	BASE = "00000000000000000000000001010000"
	FIFOSIZE = "00000000000000000000000000001010"
	PROT_ENG_FLAGS = "00000000000000000000000000000001"
	UNIT = "00000000000000000000000000000010"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010010001"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <ext_fifo> in library <work> with parameters.
	EXT_WIDTH = "00000000000000000000000000100100"
	FIFO_DEPTH = "00000000000000000000000000010010"
	INT_WIDTH = "00000000000000000000000000100100"
	RAM_DEPTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <vita_tx_chain> in library <work> with parameters.
	BASE_CTRL = "00000000000000000000000010010000"
	BASE_DSP = "00000000000000000000000010100000"
	DO_FLOW_CONTROL = "00000000000000000000000000000001"
	DSP_NUMBER = "00000000000000000000000000000000"
	FIFOWIDTH = "00000000000000000000000001110101"
	MAXCHAN = "00000000000000000000000000000001"
	PROT_ENG_FLAGS = "00000000000000000000000000000001"
	REPORT_ERROR = "00000000000000000000000000000001"
	USE_TRANS_HEADER = "00000000000000000000000000000001"

Analyzing hierarchy for module <tx_frontend> in library <work> with parameters.
	BASE = "00000000000000000000000010000000"
	IQCOMP_EN = "00000000000000000000000000000001"
	WIDTH_OUT = "00000000000000000000000000010000"

Analyzing hierarchy for module <serdes> in library <work> with parameters.
	RXFIFOSIZE = "00000000000000000000000000001001"
	TXFIFOSIZE = "00000000000000000000000000001001"

Analyzing hierarchy for module <time_64bit> in library <work> with parameters.
	BASE = "00000000000000000000000000001010"
	MIMO_SYNC = "00000000000000000000000000000101"
	NEXT_SECS = "00000000000000000000000000000000"
	NEXT_TICKS = "00000000000000000000000000000001"
	PPS_IMM = "00000000000000000000000000000011"
	PPS_POLSRC = "00000000000000000000000000000010"
	TICKS_PER_SEC = "00000101111101011110000100000000"
	TPS = "00000000000000000000000000000100"

Analyzing hierarchy for entity <zpu_system> in library <work> (architecture <behave>) with generics.
	simulate = false

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000010000"
	width = "00000000000000000000000000000001"

Analyzing hierarchy for module <valve36> in library <work>.

Analyzing hierarchy for module <crossbar36> in library <work>.

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <fifo36_mux> in library <work> with parameters.
	MUX_DATA0 = "00000000000000000000000000000001"
	MUX_DATA1 = "00000000000000000000000000000011"
	MUX_IDLE0 = "00000000000000000000000000000000"
	MUX_IDLE1 = "00000000000000000000000000000010"
	prio = "00000000000000000000000000000000"

Analyzing hierarchy for module <fifo36_mux> in library <work> with parameters.
	MUX_DATA0 = "00000000000000000000000000000001"
	MUX_DATA1 = "00000000000000000000000000000011"
	MUX_IDLE0 = "00000000000000000000000000000000"
	MUX_IDLE1 = "00000000000000000000000000000010"
	prio = "00000000000000000000000000000001"

Analyzing hierarchy for module <buffer_int2> in library <work> with parameters.
	BASE = "00000000000000000000000000010011"
	BUF_SIZE = "00000000000000000000000000001001"
	DONE = "101"
	ERROR = "100"
	IDLE = "000"
	PRE_READ = "001"
	READING = "010"
	WRITING = "011"

Analyzing hierarchy for module <packet_dispatcher36_x3> in library <work> with parameters.
	BASE = "00000000000000000000000000010001"
	PD_DEST_BOF = "00000000000000000000000000000011"
	PD_DEST_CPU = "00000000000000000000000000000010"
	PD_DEST_DSP = "00000000000000000000000000000000"
	PD_DEST_EXT = "00000000000000000000000000000001"
	PD_DREGS_DSP_OFFSET = "00000000000000000000000000001011"
	PD_MAX_NUM_DREGS = "00000000000000000000000000001101"
	PD_STATE_READ_COM = "00000000000000000000000000000001"
	PD_STATE_READ_COM_PRE = "00000000000000000000000000000000"
	PD_STATE_WRITE_LIVE = "00000000000000000000000000000011"
	PD_STATE_WRITE_REGS = "00000000000000000000000000000010"

Analyzing hierarchy for module <fifo_cascade> in library <work> with parameters.
	SIZE = "00000000000000000000000000001001"
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <prot_eng_tx> in library <work> with parameters.
	BASE = "00000000000000000000000011000000"

Analyzing hierarchy for module <fifo36_mux> in library <work> with parameters.
	MUX_DATA0 = "00000000000000000000000000000001"
	MUX_DATA1 = "00000000000000000000000000000011"
	MUX_IDLE0 = "00000000000000000000000000000000"
	MUX_IDLE1 = "00000000000000000000000000000010"
	prio = "00000000000000000000000000000000"

Analyzing hierarchy for module <spi_clgen> in library <work>.

Analyzing hierarchy for module <spi_shift> in library <work>.

Analyzing hierarchy for module <i2c_master_byte_ctrl> in library <work> with parameters.
	ST_ACK = "01000"
	ST_IDLE = "00000"
	ST_READ = "00010"
	ST_START = "00001"
	ST_STOP = "10000"
	ST_WRITE = "00100"

Analyzing hierarchy for module <reset_sync> in library <work>.

Analyzing hierarchy for module <simple_gemac> in library <work> with parameters.
	SGE_IFG = "00001100"

Analyzing hierarchy for module <simple_gemac_wb> in library <work>.

Analyzing hierarchy for module <rxmac_to_ll8> in library <work> with parameters.
	XFER_ACTIVE = "00000000000000000000000000000001"
	XFER_ERROR = "00000000000000000000000000000010"
	XFER_ERROR2 = "00000000000000000000000000000011"
	XFER_IDLE = "00000000000000000000000000000000"
	XFER_OVERRUN = "00000000000000000000000000000100"
	XFER_OVERRUN2 = "00000000000000000000000000000101"

Analyzing hierarchy for module <ll8_to_fifo19> in library <work> with parameters.
	XFER_EMPTY = "00000000000000000000000000000000"
	XFER_HALF = "00000000000000000000000000000001"
	XFER_HALF_WRITE = "00000000000000000000000000000011"

Analyzing hierarchy for module <fifo19_rxrealign> in library <work> with parameters.
	RXRE_DUMMY = "00000000000000000000000000000000"
	RXRE_PKT = "00000000000000000000000000000001"

Analyzing hierarchy for module <fifo19_to_fifo36> in library <work> with parameters.
	LE = "00000000000000000000000000000000"

Analyzing hierarchy for module <fifo_2clock_cascade> in library <work> with parameters.
	SIZE = "00000000000000000000000000001011"
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <fifo_2clock_cascade> in library <work> with parameters.
	SIZE = "00000000000000000000000000001001"
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <ethtx_realign> in library <work> with parameters.
	RE_DONE = "00000000000000000000000000000010"
	RE_HELD = "00000000000000000000000000000001"
	RE_IDLE = "00000000000000000000000000000000"

Analyzing hierarchy for module <fifo36_to_ll8> in library <work>.

Analyzing hierarchy for module <ll8_to_txmac> in library <work> with parameters.
	XFER_ACTIVE = "00000000000000000000000000000001"
	XFER_DROP = "00000000000000000000000000000100"
	XFER_IDLE = "00000000000000000000000000000000"
	XFER_UNDERRUN = "00000000000000000000000000000011"
	XFER_WAIT1 = "00000000000000000000000000000010"

Analyzing hierarchy for module <priority_enc> in library <work>.

Analyzing hierarchy for module <simple_uart_tx> in library <work> with parameters.
	DEPTH = "00000000000000000000000000000011"

Analyzing hierarchy for module <simple_uart_rx> in library <work> with parameters.
	DEPTH = "00000000000000000000000000000011"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000011000"
	width = "00000000000000000000000000000001"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000011001"
	width = "00000000000000000000000000010010"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000011010"
	width = "00000000000000000000000000010010"

Analyzing hierarchy for module <rx_dcoffset> in library <work> with parameters.
	ADDR = "00000000000000000000000000011011"
	WIDTH = "00000000000000000000000000010010"
	alpha_shift = "00000000000000000000000000010100"
	int_width = "00000000000000000000000000100110"

Analyzing hierarchy for module <rx_dcoffset> in library <work> with parameters.
	ADDR = "00000000000000000000000000011100"
	WIDTH = "00000000000000000000000000010010"
	alpha_shift = "00000000000000000000000000010100"
	int_width = "00000000000000000000000000100110"

Analyzing hierarchy for module <add2_and_clip_reg> in library <work> with parameters.
	WIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000110000"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000110010"
	width = "00000000000000000000000000001010"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000110011"
	width = "00000000000000000000000000000010"

Analyzing hierarchy for module <cordic_z24> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011001"
	c00 = "01000000000000000000000"
	c01 = "00100101110010000000101"
	c02 = "00010011111101100111000"
	c03 = "00001010001000100010010"
	c04 = "00000101000101100001101"
	c05 = "00000010100010111011000"
	c06 = "00000001010001011110110"
	c07 = "00000000101000101111100"
	c08 = "00000000010100010111110"
	c09 = "00000000001010001011111"
	c10 = "00000000000101000110000"
	c11 = "00000000000010100011000"
	c12 = "00000000000001010001100"
	c13 = "00000000000000101000110"
	c14 = "00000000000000010100011"
	c15 = "00000000000000001010001"
	c16 = "00000000000000000101001"
	c17 = "00000000000000000010100"
	c18 = "00000000000000000001010"
	c19 = "00000000000000000000101"
	c20 = "00000000000000000000011"
	c21 = "00000000000000000000001"
	c22 = "00000000000000000000001"
	c23 = "00000000000000000000000"
	stages = "00000000000000000000000000010011"
	zwidth = "00000000000000000000000000011000"

Analyzing hierarchy for module <clip_reg> in library <work> with parameters.
	bits_in = "00000000000000000000000000011001"
	bits_out = "00000000000000000000000000011000"

Analyzing hierarchy for module <cic_strober> in library <work> with parameters.
	WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <cic_decim> in library <work> with parameters.
	N = "00000000000000000000000000000100"
	bw = "00000000000000000000000000011000"
	log2_of_max_rate = "00000000000000000000000000000111"
	maxbitgain = "00000000000000000000000000011100"

Analyzing hierarchy for module <small_hb_dec> in library <work> with parameters.
	ACCWIDTH = "00000000000000000000000000011110"
	INTWIDTH = "00000000000000000000000000010001"
	WIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <hb_dec> in library <work> with parameters.
	ACCWIDTH = "00000000000000000000000000011011"
	INTWIDTH = "00000000000000000000000000010001"
	SHIFT_FACTOR = "00000000000000000000000000000110"
	WIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <round_sd> in library <work> with parameters.
	ERR_WIDTH = "00000000000000000000000000001001"
	WIDTH_IN = "00000000000000000000000000011000"
	WIDTH_OUT = "00000000000000000000000000010000"

Analyzing hierarchy for module <vita_rx_control> in library <work> with parameters.
	BASE = "00000000000000000000000000100000"
	IBS_BROKENCHAIN = "00000000000000000000000000000101"
	IBS_IDLE = "00000000000000000000000000000000"
	IBS_LATECMD = "00000000000000000000000000000110"
	IBS_OVERRUN = "00000000000000000000000000000100"
	IBS_RUNNING = "00000000000000000000000000000010"
	IBS_WAITING = "00000000000000000000000000000001"
	IBS_ZEROLEN = "00000000000000000000000000000111"
	WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <vita_rx_framer> in library <work> with parameters.
	BASE = "00000000000000000000000000100000"
	MAXCHAN = "00000000000000000000000000000001"
	SAMP_WIDTH = "00000000000000000000000001100101"
	VITA_ERR_HEADER = "00000000000000000000000000001001"
	VITA_ERR_PAYLOAD = "00000000000000000000000000001110"
	VITA_ERR_SECS = "00000000000000000000000000001011"
	VITA_ERR_STREAMID = "00000000000000000000000000001010"
	VITA_ERR_TICS = "00000000000000000000000000001100"
	VITA_ERR_TICS2 = "00000000000000000000000000001101"
	VITA_ERR_TRAILER = "00000000000000000000000000001111"
	VITA_HEADER = "00000000000000000000000000000001"
	VITA_IDLE = "00000000000000000000000000000000"
	VITA_PAYLOAD = "00000000000000000000000000000110"
	VITA_SECS = "00000000000000000000000000000011"
	VITA_STREAMID = "00000000000000000000000000000010"
	VITA_TICS = "00000000000000000000000000000100"
	VITA_TICS2 = "00000000000000000000000000000101"
	VITA_TRAILER = "00000000000000000000000000000111"

Analyzing hierarchy for module <dsp_framer36> in library <work> with parameters.
	BUF_SIZE = "00000000000000000000000000001010"
	PORT_SEL = "00000000000000000000000000000000"
	PROT_ENG_FLAGS = "00000000000000000000000000000001"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001100000"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001100010"
	width = "00000000000000000000000000001010"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001100011"
	width = "00000000000000000000000000000010"

Analyzing hierarchy for module <vita_rx_control> in library <work> with parameters.
	BASE = "00000000000000000000000001010000"
	IBS_BROKENCHAIN = "00000000000000000000000000000101"
	IBS_IDLE = "00000000000000000000000000000000"
	IBS_LATECMD = "00000000000000000000000000000110"
	IBS_OVERRUN = "00000000000000000000000000000100"
	IBS_RUNNING = "00000000000000000000000000000010"
	IBS_WAITING = "00000000000000000000000000000001"
	IBS_ZEROLEN = "00000000000000000000000000000111"
	WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <vita_rx_framer> in library <work> with parameters.
	BASE = "00000000000000000000000001010000"
	MAXCHAN = "00000000000000000000000000000001"
	SAMP_WIDTH = "00000000000000000000000001100101"
	VITA_ERR_HEADER = "00000000000000000000000000001001"
	VITA_ERR_PAYLOAD = "00000000000000000000000000001110"
	VITA_ERR_SECS = "00000000000000000000000000001011"
	VITA_ERR_STREAMID = "00000000000000000000000000001010"
	VITA_ERR_TICS = "00000000000000000000000000001100"
	VITA_ERR_TICS2 = "00000000000000000000000000001101"
	VITA_ERR_TRAILER = "00000000000000000000000000001111"
	VITA_HEADER = "00000000000000000000000000000001"
	VITA_IDLE = "00000000000000000000000000000000"
	VITA_PAYLOAD = "00000000000000000000000000000110"
	VITA_SECS = "00000000000000000000000000000011"
	VITA_STREAMID = "00000000000000000000000000000010"
	VITA_TICS = "00000000000000000000000000000100"
	VITA_TICS2 = "00000000000000000000000000000101"
	VITA_TRAILER = "00000000000000000000000000000111"

Analyzing hierarchy for module <dsp_framer36> in library <work> with parameters.
	BUF_SIZE = "00000000000000000000000000001010"
	PORT_SEL = "00000000000000000000000000000010"
	PROT_ENG_FLAGS = "00000000000000000000000000000001"

Analyzing hierarchy for module <nobl_fifo> in library <work> with parameters.
	FIFO_DEPTH = "00000000000000000000000000010010"
	RAM_DEPTH = "00000000000000000000000000010010"
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <refill_randomizer> in library <work> with parameters.
	BITS = "00000000000000000000000000000111"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010010001"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010010010"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <vita_tx_deframer> in library <work> with parameters.
	BASE = "00000000000000000000000010010000"
	FIFOWIDTH = "00000000000000000000000001110101"
	MAXCHAN = "00000000000000000000000000000001"
	USE_TRANS_HEADER = "00000000000000000000000000000001"
	VITA_CLASSID = "00000000000000000000000000000011"
	VITA_CLASSID2 = "00000000000000000000000000000100"
	VITA_DUMP = "00000000000000000000000000001011"
	VITA_HEADER = "00000000000000000000000000000001"
	VITA_PAYLOAD = "00000000000000000000000000001000"
	VITA_SECS = "00000000000000000000000000000101"
	VITA_STORE = "00000000000000000000000000001001"
	VITA_STREAMID = "00000000000000000000000000000010"
	VITA_TICS = "00000000000000000000000000000110"
	VITA_TICS2 = "00000000000000000000000000000111"
	VITA_TRAILER = "00000000000000000000000000001010"
	VITA_TRANS_HEADER = "00000000000000000000000000000000"

Analyzing hierarchy for module <vita_tx_control> in library <work> with parameters.
	BASE = "00000000000000000000000010010000"
	IBS_CONT_BURST = "00000000000000000000000000000010"
	IBS_ERROR = "00000000000000000000000000000011"
	IBS_ERROR_DONE = "00000000000000000000000000000100"
	IBS_ERROR_WAIT = "00000000000000000000000000000101"
	IBS_IDLE = "00000000000000000000000000000000"
	IBS_RUN = "00000000000000000000000000000001"
	MAX_IDLE = "00000000000011110100001001000000"
	WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <dsp_core_tx> in library <work> with parameters.
	BASE = "00000000000000000000000010100000"
	cwidth = "00000000000000000000000000011000"
	zwidth = "00000000000000000000000000011000"

Analyzing hierarchy for module <gen_context_pkt> in library <work> with parameters.
	CTXT_DONE = "00000000000000000000000000001001"
	CTXT_FLOWCTRL = "00000000000000000000000000001000"
	CTXT_HEADER = "00000000000000000000000000000010"
	CTXT_IDLE = "00000000000000000000000000000000"
	CTXT_MESSAGE = "00000000000000000000000000000111"
	CTXT_PROT_ENG = "00000000000000000000000000000001"
	CTXT_SECS = "00000000000000000000000000000100"
	CTXT_STREAMID = "00000000000000000000000000000011"
	CTXT_TICS = "00000000000000000000000000000101"
	CTXT_TICS2 = "00000000000000000000000000000110"
	DSP_NUMBER = "00000000000000000000000000000000"
	PROT_ENG_FLAGS = "00000000000000000000000000000001"

Analyzing hierarchy for module <trigger_context_pkt> in library <work> with parameters.
	BASE = "00000000000000000000000010010000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010000000"
	width = "00000000000000000000000000011000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010000001"
	width = "00000000000000000000000000011000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010000010"
	width = "00000000000000000000000000010010"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010000011"
	width = "00000000000000000000000000010010"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010000100"
	width = "00000000000000000000000000001000"

Analyzing hierarchy for module <serdes_tx> in library <work> with parameters.
	DONE = "011"
	D_56 = "11000101"
	FIFOSIZE = "00000000000000000000000000001001"
	IDLE = "000"
	K_COMMA = "10111100"
	K_ERROR = "00000000"
	K_IDLE = "00111100"
	K_LOS = "11111111"
	K_PKT_END = "10011100"
	K_PKT_START = "11011100"
	K_XOFF = "01111100"
	K_XON = "01011100"
	RUN1 = "001"
	RUN2 = "010"
	SENDCRC = "100"
	WAIT = "101"

Analyzing hierarchy for module <serdes_rx> in library <work> with parameters.
	CRC_CHECK = "101"
	DONE = "111"
	D_56 = "11000101"
	ERROR = "110"
	FIFOSIZE = "00000000000000000000000000001001"
	FIRSTLINE1 = "001"
	FIRSTLINE2 = "010"
	IDLE = "000"
	K_COMMA = "10111100"
	K_ERROR = "00000000"
	K_IDLE = "00111100"
	K_LOS = "11111111"
	K_PKT_END = "10011100"
	K_PKT_START = "11011100"
	K_XOFF = "01111100"
	K_XON = "01011100"
	PKT1 = "011"
	PKT2 = "100"

Analyzing hierarchy for module <serdes_fc_tx> in library <work>.

Analyzing hierarchy for module <serdes_fc_rx> in library <work> with parameters.
	HWMARK = "00000000000000000000000010000000"
	LWMARK = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000001011"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000001010"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000001100"
	width = "00000000000000000000000000000010"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000001101"
	width = "00000000000000000000000000000001"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000101111101011110000100000000"
	my_addr = "00000000000000000000000000001110"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000001111"
	width = "00000000000000000000000000001001"

Analyzing hierarchy for module <time_sender> in library <work> with parameters.
	COMMA = "10111100"
	HEAD = "00111100"
	SEND_HEAD = "00000000000000000000000000000001"
	SEND_IDLE = "00000000000000000000000000000000"
	SEND_T0 = "00000000000000000000000000000010"
	SEND_T1 = "00000000000000000000000000000011"
	SEND_T2 = "00000000000000000000000000000100"
	SEND_T3 = "00000000000000000000000000000101"
	SEND_T4 = "00000000000000000000000000000110"
	SEND_T5 = "00000000000000000000000000000111"
	SEND_T6 = "00000000000000000000000000001000"
	SEND_T7 = "00000000000000000000000000001001"
	SEND_TAIL = "00000000000000000000000000001010"
	TAIL = "11110111"

Analyzing hierarchy for module <time_receiver> in library <work> with parameters.
	COMMA_0 = "1010000011"
	COMMA_1 = "0101111100"
	HEAD = "100111100"
	STATE_IDLE = "00000000000000000000000000000000"
	STATE_T0 = "00000000000000000000000000000001"
	STATE_T1 = "00000000000000000000000000000010"
	STATE_T2 = "00000000000000000000000000000011"
	STATE_T3 = "00000000000000000000000000000100"
	STATE_T4 = "00000000000000000000000000000101"
	STATE_T5 = "00000000000000000000000000000110"
	STATE_T6 = "00000000000000000000000000000111"
	STATE_T7 = "00000000000000000000000000001000"
	STATE_TAIL = "00000000000000000000000000001001"
	TAIL = "111110111"

Analyzing hierarchy for entity <zpu_core> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <zpu_wb_bridge> in library <work> (architecture <behave>).

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <ram_2port> in library <work> with parameters.
	AWIDTH = "00000000000000000000000000001001"
	DWIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000010011"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000010001"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000010010"
	width = "00000000000000000000000000010000"

Analyzing hierarchy for module <splitter36> in library <work> with parameters.
	STATE_COPY_BOTH = "00000000000000000000000000000000"
	STATE_COPY_ONE = "00000000000000000000000000000010"
	STATE_COPY_ZERO = "00000000000000000000000000000001"

Analyzing hierarchy for module <fifo_long> in library <work> with parameters.
	EMPTY = "00000000000000000000000000000000"
	NUMLINES = "00000000000000000000000111111110"
	PRE_READ = "00000000000000000000000000000001"
	READING = "00000000000000000000000000000010"
	SIZE = "00000000000000000000000000001001"
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <add_onescomp> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <i2c_master_bit_ctrl> in library <work> with parameters.
	idle = "00000000000000000"
	rd_a = "00000001000000000"
	rd_b = "00000010000000000"
	rd_c = "00000100000000000"
	rd_d = "00001000000000000"
	start_a = "00000000000000001"
	start_b = "00000000000000010"
	start_c = "00000000000000100"
	start_d = "00000000000001000"
	start_e = "00000000000010000"
	stop_a = "00000000000100000"
	stop_b = "00000000001000000"
	stop_c = "00000000010000000"
	stop_d = "00000000100000000"
	wr_a = "00010000000000000"
	wr_b = "00100000000000000"
	wr_c = "01000000000000000"
	wr_d = "10000000000000000"

Analyzing hierarchy for module <reset_sync> in library <work>.

Analyzing hierarchy for module <simple_gemac_tx> in library <work> with parameters.
	MAX_FRAME_LEN = "00000000000000000010000000000000"
	MIN_FRAME_LEN = "00000000000000000000000001000100"
	SGE_FLOW_CTRL_ADDR = "000000011000000011000010000000000000000000000001"
	TX_CRC_0 = "00000000000000000000000000010000"
	TX_CRC_1 = "00000000000000000000000000010001"
	TX_CRC_2 = "00000000000000000000000000010010"
	TX_CRC_3 = "00000000000000000000000000010011"
	TX_ERROR = "00000000000000000000000000100000"
	TX_FIRSTBYTE = "00000000000000000000000000001001"
	TX_IDLE = "00000000000000000000000000000000"
	TX_IN_FRAME = "00000000000000000000000000001010"
	TX_IN_FRAME_2 = "00000000000000000000000000001011"
	TX_PAD = "00000000000000000000000000001100"
	TX_PAUSE = "00000000000000000000000000110111"
	TX_PAUSE_END = "00000000000000000000000001010000"
	TX_PAUSE_FIRST = "00000000000000000000000000111111"
	TX_PAUSE_SOF = "00000000000000000000000000111110"
	TX_PREAMBLE = "00000000000000000000000000000001"
	TX_SOF_DEL = "00000000000000000000000000001000"

Analyzing hierarchy for module <simple_gemac_rx> in library <work> with parameters.
	DELAY = "00000000000000000000000000000110"
	MIN_PAUSE_LEN = "00000000000000000000000001000111"
	RX_DO_PAUSE = "00000000000000000000000000000100"
	RX_DROP = "00000000000000000000000000000110"
	RX_ERROR = "00000000000000000000000000000101"
	RX_FRAME = "00000000000000000000000000000010"
	RX_GOODFRAME = "00000000000000000000000000000011"
	RX_IDLE = "00000000000000000000000000000000"
	RX_PAUSE = "00000000000000000000000000010000"
	RX_PAUSE_CHK00 = "00000000000000000000000000010111"
	RX_PAUSE_CHK01 = "00000000000000000000000000011000"
	RX_PAUSE_CHK08 = "00000000000000000000000000010110"
	RX_PAUSE_CHK88 = "00000000000000000000000000010101"
	RX_PAUSE_STORE_LSB = "00000000000000000000000000011010"
	RX_PAUSE_STORE_MSB = "00000000000000000000000000011001"
	RX_PAUSE_WAIT_CRC = "00000000000000000000000000011011"
	RX_PREAMBLE = "00000000000000000000000000000001"

Analyzing hierarchy for module <flow_ctrl_tx> in library <work>.

Analyzing hierarchy for module <wb_reg> in library <work> with parameters.
	ADDR = "00000000000000000000000000000000"
	DEFAULT = "0111011"
	WIDTH = "00000000000000000000000000000111"

Analyzing hierarchy for module <wb_reg> in library <work> with parameters.
	ADDR = "00000000000000000000000000000001"
	DEFAULT = "00000000000000000000000000000000"
	WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <wb_reg> in library <work> with parameters.
	ADDR = "00000000000000000000000000000010"
	DEFAULT = "00000000000000000000000000000000"
	WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <wb_reg> in library <work> with parameters.
	ADDR = "00000000000000000000000000000011"
	DEFAULT = "00000000000000000000000000000000"
	WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <wb_reg> in library <work> with parameters.
	ADDR = "00000000000000000000000000000100"
	DEFAULT = "00000000000000000000000000000000"
	WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <wb_reg> in library <work> with parameters.
	ADDR = "00000000000000000000000000000101"
	DEFAULT = "00000000000000000000000000000000"
	WIDTH = "00000000000000000000000000001001"

Analyzing hierarchy for module <wb_reg> in library <work> with parameters.
	ADDR = "00000000000000000000000000000110"
	DEFAULT = "00000000000000000000000000000000"
	WIDTH = "00000000000000000000000000001101"

Analyzing hierarchy for module <wb_reg> in library <work> with parameters.
	ADDR = "00000000000000000000000000000111"
	DEFAULT = "00000000000000000000000000000000"
	WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <eth_miim> in library <work>.

Analyzing hierarchy for module <wb_reg> in library <work> with parameters.
	ADDR = "00000000000000000000000000001011"
	DEFAULT = "00000000000000000000000000000000"
	WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <wb_reg> in library <work> with parameters.
	ADDR = "00000000000000000000000000001100"
	DEFAULT = "00000000000000000000000000000000"
	WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <ll8_shortfifo> in library <work>.

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010011"

Analyzing hierarchy for module <fifo_2clock> in library <work> with parameters.
	SIZE = "00000000000000000000000000001011"
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <fifo_2clock> in library <work> with parameters.
	SIZE = "00000000000000000000000000001001"
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <medfifo> in library <work> with parameters.
	DEPTH = "00000000000000000000000000000011"
	NUM_FIFOS = "00000000000000000000000000001000"
	WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <round_sd> in library <work> with parameters.
	ERR_WIDTH = "00000000000000000000000000010101"
	WIDTH_IN = "00000000000000000000000000100110"
	WIDTH_OUT = "00000000000000000000000000010010"

Analyzing hierarchy for module <add2_and_clip_reg> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <add2_and_clip> in library <work> with parameters.
	WIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000000000"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000000001"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000000010"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000000011"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000000100"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000000101"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000000110"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000000111"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000001000"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000001001"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000001010"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000001011"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000001100"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000001101"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000001110"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000001111"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000010000"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000010001"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000010010"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000010011"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <clip> in library <work> with parameters.
	bits_in = "00000000000000000000000000011001"
	bits_out = "00000000000000000000000000011000"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000011000"
	bits_out = "00000000000000000000000000110100"

Analyzing hierarchy for module <cic_dec_shifter> in library <work> with parameters.
	bw = "00000000000000000000000000011000"
	maxbitgain = "00000000000000000000000000011100"

Analyzing hierarchy for module <round_sd> in library <work> with parameters.
	ERR_WIDTH = "00000000000000000000000000001000"
	WIDTH_IN = "00000000000000000000000000011000"
	WIDTH_OUT = "00000000000000000000000000010001"

Analyzing hierarchy for module <round_sd> in library <work> with parameters.
	ERR_WIDTH = "00000000000000000000000000000110"
	WIDTH_IN = "00000000000000000000000000011110"
	WIDTH_OUT = "00000000000000000000000000011001"

Analyzing hierarchy for module <srl> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010001"

Analyzing hierarchy for module <acc> in library <work> with parameters.
	IWIDTH = "00000000000000000000000000011001"
	OWIDTH = "00000000000000000000000000011011"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000010001"
	bits_out = "00000000000000000000000000010101"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000001001"
	bits_out = "00000000000000000000000000011000"

Analyzing hierarchy for module <add2_and_clip_reg> in library <work> with parameters.
	WIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <round> in library <work> with parameters.
	bits_in = "00000000000000000000000000011000"
	bits_out = "00000000000000000000000000010000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000100000"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000100001"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000100010"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000001100000"

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000001100101"

Analyzing hierarchy for module <time_compare> in library <work>.

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000100100"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000100101"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000100110"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000100111"
	width = "00000000000000000000000000010000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000001"
	my_addr = "00000000000000000000000000101000"
	width = "00000000000000000000000000000100"

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100010"

Analyzing hierarchy for module <fifo_cascade> in library <work> with parameters.
	SIZE = "00000000000000000000000000001010"
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001010000"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001010001"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001010010"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001010100"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001010101"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001010110"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001010111"
	width = "00000000000000000000000000010000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000001"
	my_addr = "00000000000000000000000001011000"
	width = "00000000000000000000000000000100"

Analyzing hierarchy for module <nobl_if> in library <work> with parameters.
	DEPTH = "00000000000000000000000000010010"
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010010000"
	width = "00000000000000000000000000000010"

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000001110101"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010010011"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010100000"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010100001"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010100010"
	width = "00000000000000000000000000001010"

Analyzing hierarchy for module <cic_strober> in library <work> with parameters.
	WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <cic_strober> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <hb_interp> in library <work> with parameters.
	ACCWIDTH = "00000000000000000000000000011000"
	CWIDTH = "00000000000000000000000000010010"
	IWIDTH = "00000000000000000000000000010010"
	MWIDTH = "00000000000000000000000000010110"
	OWIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <small_hb_int> in library <work> with parameters.
	MWIDTH = "00000000000000000000000000100100"
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <cic_interp> in library <work> with parameters.
	N = "00000000000000000000000000000100"
	bw = "00000000000000000000000000010010"
	log2_of_max_rate = "00000000000000000000000000000111"
	maxbitgain = "00000000000000000000000000010101"

Analyzing hierarchy for module <cordic_z24> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011000"
	c00 = "01000000000000000000000"
	c01 = "00100101110010000000101"
	c02 = "00010011111101100111000"
	c03 = "00001010001000100010010"
	c04 = "00000101000101100001101"
	c05 = "00000010100010111011000"
	c06 = "00000001010001011110110"
	c07 = "00000000101000101111100"
	c08 = "00000000010100010111110"
	c09 = "00000000001010001011111"
	c10 = "00000000000101000110000"
	c11 = "00000000000010100011000"
	c12 = "00000000000001010001100"
	c13 = "00000000000000101000110"
	c14 = "00000000000000010100011"
	c15 = "00000000000000001010001"
	c16 = "00000000000000000101001"
	c17 = "00000000000000000010100"
	c18 = "00000000000000000001010"
	c19 = "00000000000000000000101"
	c20 = "00000000000000000000011"
	c21 = "00000000000000000000001"
	c22 = "00000000000000000000001"
	c23 = "00000000000000000000000"
	stages = "00000000000000000000000000010011"
	zwidth = "00000000000000000000000000011000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010010100"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010010101"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <fifo_cascade> in library <work> with parameters.
	SIZE = "00000000000000000000000000001001"
	WIDTH = "00000000000000000000000000100010"

Analyzing hierarchy for module <CRC16_D16> in library <work>.

Analyzing hierarchy for module <oneshot_2clk> in library <work>.

Analyzing hierarchy for module <fifo_2clock_cascade> in library <work> with parameters.
	SIZE = "00000000000000000000000000001001"
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <encode_8b10b> in library <work>.

Analyzing hierarchy for module <decode_8b10b> in library <work>.

Analyzing hierarchy for module <ram_2port> in library <work> with parameters.
	AWIDTH = "00000000000000000000000000001001"
	DWIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <crc> in library <work>.

Analyzing hierarchy for module <delay_line> in library <work> with parameters.
	WIDTH = "00000000000000000000000000001010"

Analyzing hierarchy for module <address_filter> in library <work>.

Analyzing hierarchy for module <address_filter_promisc> in library <work>.

Analyzing hierarchy for module <eth_clockgen> in library <work>.

Analyzing hierarchy for module <eth_shiftreg> in library <work>.

Analyzing hierarchy for module <eth_outputcontrol> in library <work>.

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000000001011"

Analyzing hierarchy for module <shortfifo> in library <work> with parameters.
	WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000010101"
	bits_out = "00000000000000000000000000100110"

Analyzing hierarchy for module <add2_and_clip_reg> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100110"

Analyzing hierarchy for module <round> in library <work> with parameters.
	bits_in = "00000000000000000000000000100110"
	bits_out = "00000000000000000000000000010010"

Analyzing hierarchy for module <add2_and_clip> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000001000"
	bits_out = "00000000000000000000000000011000"

Analyzing hierarchy for module <round> in library <work> with parameters.
	bits_in = "00000000000000000000000000011000"
	bits_out = "00000000000000000000000000010001"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000000110"
	bits_out = "00000000000000000000000000011110"

Analyzing hierarchy for module <add2_and_clip_reg> in library <work> with parameters.
	WIDTH = "00000000000000000000000000011110"

Analyzing hierarchy for module <round> in library <work> with parameters.
	bits_in = "00000000000000000000000000011110"
	bits_out = "00000000000000000000000000011001"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000011001"
	bits_out = "00000000000000000000000000011011"

Analyzing hierarchy for module <add2_and_clip> in library <work> with parameters.
	WIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <fifo_long> in library <work> with parameters.
	EMPTY = "00000000000000000000000000000000"
	NUMLINES = "00000000000000000000001111111110"
	PRE_READ = "00000000000000000000000000000001"
	READING = "00000000000000000000000000000010"
	SIZE = "00000000000000000000000000001010"
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <bin2gray> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <srl> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <add2_reg> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <add2_and_round_reg> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010110"

Analyzing hierarchy for module <acc> in library <work> with parameters.
	IWIDTH = "00000000000000000000000000010110"
	OWIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <clip> in library <work> with parameters.
	bits_in = "00000000000000000000000000011000"
	bits_out = "00000000000000000000000000010011"

Analyzing hierarchy for module <round> in library <work> with parameters.
	bits_in = "00000000000000000000000000010011"
	bits_out = "00000000000000000000000000010010"

Analyzing hierarchy for module <add2_and_round_reg> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <acc> in library <work> with parameters.
	IWIDTH = "00000000000000000000000000100100"
	OWIDTH = "00000000000000000000000000100101"

Analyzing hierarchy for module <round_reg> in library <work> with parameters.
	bits_in = "00000000000000000000000000100101"
	bits_out = "00000000000000000000000000010101"

Analyzing hierarchy for module <clip_reg> in library <work> with parameters.
	bits_in = "00000000000000000000000000010101"
	bits_out = "00000000000000000000000000010010"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000010010"
	bits_out = "00000000000000000000000000100111"

Analyzing hierarchy for module <cic_int_shifter> in library <work> with parameters.
	bw = "00000000000000000000000000010010"
	maxbitgain = "00000000000000000000000000010101"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000000"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000001"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000010"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000011"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000100"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000101"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000110"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000111"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001000"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001001"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001010"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001011"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001100"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001101"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001110"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001111"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000010000"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000010001"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000010010"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000010011"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100010"

Analyzing hierarchy for module <fifo_long> in library <work> with parameters.
	EMPTY = "00000000000000000000000000000000"
	NUMLINES = "00000000000000000000000111111110"
	PRE_READ = "00000000000000000000000000000001"
	READING = "00000000000000000000000000000010"
	SIZE = "00000000000000000000000000001001"
	WIDTH = "00000000000000000000000000100010"

Analyzing hierarchy for module <fifo_2clock> in library <work> with parameters.
	SIZE = "00000000000000000000000000001001"
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <add2_and_clip> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100110"

Analyzing hierarchy for module <clip> in library <work> with parameters.
	bits_in = "00000000000000000000000000010011"
	bits_out = "00000000000000000000000000010010"

Analyzing hierarchy for module <add2_and_clip> in library <work> with parameters.
	WIDTH = "00000000000000000000000000011110"

Analyzing hierarchy for module <clip> in library <work> with parameters.
	bits_in = "00000000000000000000000000011001"
	bits_out = "00000000000000000000000000011000"

Analyzing hierarchy for module <ram_2port> in library <work> with parameters.
	AWIDTH = "00000000000000000000000000001010"
	DWIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <add2> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <add2_and_round> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010110"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000010110"
	bits_out = "00000000000000000000000000011000"

Analyzing hierarchy for module <add2_and_round> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000100100"
	bits_out = "00000000000000000000000000100101"

Analyzing hierarchy for module <round> in library <work> with parameters.
	bits_in = "00000000000000000000000000100101"
	bits_out = "00000000000000000000000000010101"

Analyzing hierarchy for module <clip> in library <work> with parameters.
	bits_in = "00000000000000000000000000010101"
	bits_out = "00000000000000000000000000010010"

Analyzing hierarchy for module <ram_2port> in library <work> with parameters.
	AWIDTH = "00000000000000000000000000001001"
	DWIDTH = "00000000000000000000000000100010"

Analyzing hierarchy for module <clip> in library <work> with parameters.
	bits_in = "00000000000000000000000000100111"
	bits_out = "00000000000000000000000000100110"

Analyzing hierarchy for module <clip> in library <work> with parameters.
	bits_in = "00000000000000000000000000011111"
	bits_out = "00000000000000000000000000011110"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <u2plus>.
WARNING:Xst:863 - "../u2plus.v" line 64: Name conflict (<clk_func> and <CLK_FUNC>, renaming clk_func as clk_func_rnm0).
WARNING:Xst:852 - "../u2plus.v" line 375: Unconnected input port 'por' of instance 'u2p_c' is tied to GND.
Module <u2plus> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <phyclk> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <phyclk> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <phyclk> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <phyclk> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <clk_fpga_pin> in unit <u2plus>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <clk_fpga_pin> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <clk_fpga_pin> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <clk_fpga_pin> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVPECL_25" for instance <clk_fpga_pin> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <exp_time_in_pin> in unit <u2plus>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <exp_time_in_pin> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <exp_time_in_pin> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <exp_time_in_pin> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <exp_time_in_pin> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <exp_time_in_pin> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <exp_time_out_pin> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <exp_time_out_pin> in unit <u2plus>.
    Set user-defined property "SLEW =  SLOW" for instance <exp_time_out_pin> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <exp_user_in_pin> in unit <u2plus>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <exp_user_in_pin> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <exp_user_in_pin> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <exp_user_in_pin> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <exp_user_in_pin> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <exp_user_in_pin> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <exp_user_out_pin> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <exp_user_out_pin> in unit <u2plus>.
    Set user-defined property "SLEW =  SLOW" for instance <exp_user_out_pin> in unit <u2plus>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_INST> in unit <u2plus>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_INST> in unit <u2plus>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_INST> in unit <u2plus>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_INST> in unit <u2plus>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <DCM_INST> in unit <u2plus>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_INST> in unit <u2plus>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_INST> in unit <u2plus>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_INST> in unit <u2plus>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <u2plus>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <u2plus>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_INST> in unit <u2plus>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_INST> in unit <u2plus>.
    Set user-defined property "FACTORY_JF =  8080" for instance <DCM_INST> in unit <u2plus>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_INST> in unit <u2plus>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_INST> in unit <u2plus>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_INST> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <scl_pin> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <scl_pin> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <scl_pin> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <scl_pin> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <scl_pin> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <scl_pin> in unit <u2plus>.
    Set user-defined property "SLEW =  SLOW" for instance <scl_pin> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <sda_pin> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <sda_pin> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <sda_pin> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <sda_pin> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <sda_pin> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <sda_pin> in unit <u2plus>.
    Set user-defined property "SLEW =  SLOW" for instance <sda_pin> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[0].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[0].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[0].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[0].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[0].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[0].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[0].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[1].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[1].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[1].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[1].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[1].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[1].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[1].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[2].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[2].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[2].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[2].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[2].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[2].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[2].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[3].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[3].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[3].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[3].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[3].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[3].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[3].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[4].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[4].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[4].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[4].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[4].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[4].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[4].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[5].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[5].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[5].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[5].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[5].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[5].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[5].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[6].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[6].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[6].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[6].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[6].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[6].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[6].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[7].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[7].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[7].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[7].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[7].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[7].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[7].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[8].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[8].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[8].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[8].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[8].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[8].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[8].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[9].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[9].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[9].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[9].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[9].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[9].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[9].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[10].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[10].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[10].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[10].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[10].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[10].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[10].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[11].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[11].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[11].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[11].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[11].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[11].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[11].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[12].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[12].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[12].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[12].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[12].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[12].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[12].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[13].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[13].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[13].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[13].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[13].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[13].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[13].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[14].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[14].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[14].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[14].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[14].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[14].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[14].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[15].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[15].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[15].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[15].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[15].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[15].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[15].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[16].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[16].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[16].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[16].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[16].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[16].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[16].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[17].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[17].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[17].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[17].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[17].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[17].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[17].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[18].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[18].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[18].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[18].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[18].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[18].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[18].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[19].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[19].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[19].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[19].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[19].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[19].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[19].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[20].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[20].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[20].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[20].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[20].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[20].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[20].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[21].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[21].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[21].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[21].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[21].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[21].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[21].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[22].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[22].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[22].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[22].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[22].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[22].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[22].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[23].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[23].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[23].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[23].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[23].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[23].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[23].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[24].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[24].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[24].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[24].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[24].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[24].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[24].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[25].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[25].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[25].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[25].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[25].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[25].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[25].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[26].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[26].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[26].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[26].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[26].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[26].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[26].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[27].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[27].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[27].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[27].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[27].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[27].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[27].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[28].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[28].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[28].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[28].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[28].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[28].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[28].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[29].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[29].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[29].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[29].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[29].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[29].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[29].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[30].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[30].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[30].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[30].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[30].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[30].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[30].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[31].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[31].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[31].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[31].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[31].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[31].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[31].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[32].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[32].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[32].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[32].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[32].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[32].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[32].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[33].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[33].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[33].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[33].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[33].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[33].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[33].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[34].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[34].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[34].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[34].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[34].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[34].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[34].RAM_D_i> in unit <u2plus>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_RAM_D_IO[35].RAM_D_i> in unit <u2plus>.
    Set user-defined property "DRIVE =  12" for instance <gen_RAM_D_IO[35].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_RAM_D_IO[35].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_RAM_D_IO[35].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_RAM_D_IO[35].RAM_D_i> in unit <u2plus>.
    Set user-defined property "IOSTANDARD =  LVCMOS25" for instance <gen_RAM_D_IO[35].RAM_D_i> in unit <u2plus>.
    Set user-defined property "SLEW =  FAST" for instance <gen_RAM_D_IO[35].RAM_D_i> in unit <u2plus>.
Analyzing module <u2plus_core> in library <work>.
	CPU_BLDR_CTRL_DONE = 32'sb00000000000000000000000000000001
	CPU_BLDR_CTRL_WAIT = 32'sb00000000000000000000000000000000
	DSP_RX_FIFOSIZE = 32'sb00000000000000000000000000001010
	ETH_RX_FIFOSIZE = 32'sb00000000000000000000000000001011
	ETH_TX_FIFOSIZE = 32'sb00000000000000000000000000001001
	SERDES_RX_FIFOSIZE = 32'sb00000000000000000000000000001001
	SERDES_TX_FIFOSIZE = 32'sb00000000000000000000000000001001
	SR_BUF_POOL = 32'sb00000000000000000000000000010000
	SR_MISC = 32'sb00000000000000000000000000000000
	SR_RX_CTRL0 = 32'sb00000000000000000000000000100000
	SR_RX_CTRL1 = 32'sb00000000000000000000000001010000
	SR_RX_DSP0 = 32'sb00000000000000000000000000110000
	SR_RX_DSP1 = 32'sb00000000000000000000000001100000
	SR_RX_FRONT = 32'sb00000000000000000000000000011000
	SR_SIMTIMER = 32'sb00000000000000000000000000001000
	SR_TIME64 = 32'sb00000000000000000000000000001010
	SR_TX_CTRL = 32'sb00000000000000000000000010010000
	SR_TX_DSP = 32'sb00000000000000000000000010100000
	SR_TX_FRONT = 32'sb00000000000000000000000010000000
	SR_UDP_SM = 32'sb00000000000000000000000011000000
	aw = 32'sb00000000000000000000000000010000
	compat_num = 32'b00000000000001110000000000000011
	dw = 32'sb00000000000000000000000000100000
	sw = 32'sb00000000000000000000000000000100
Module <u2plus_core> is correct for synthesis.
 
Analyzing module <wb_1master> in library <work>.
	aw = 32'sb00000000000000000000000000010000
	decode_w = 32'sb00000000000000000000000000001000
	dw = 32'sb00000000000000000000000000100000
	s0_addr = 8'b00000000
	s0_mask = 8'b11000000
	s1_addr = 8'b01000000
	s1_mask = 8'b11110000
	s2_addr = 8'b01010000
	s2_mask = 8'b11111100
	s3_addr = 8'b01010100
	s3_mask = 8'b11111100
	s4_addr = 8'b01011000
	s4_mask = 8'b11111100
	s5_addr = 8'b01011100
	s5_mask = 8'b11111100
	s6_addr = 8'b01100000
	s6_mask = 8'b11110000
	s7_addr = 8'b01110000
	s7_mask = 8'b11110000
	s8_addr = 8'b10000000
	s8_mask = 8'b11111100
	s9_addr = 8'b10000100
	s9_mask = 8'b11111100
	sa_addr = 8'b10001000
	sa_mask = 8'b11111100
	sb_addr = 8'b10001100
	sb_mask = 8'b11111100
	sc_addr = 8'b10010000
	sc_mask = 8'b11110000
	sd_addr = 8'b10100000
	sd_mask = 8'b11110000
	se_addr = 8'b10110000
	se_mask = 8'b11110000
	sf_addr = 8'b11000000
	sf_mask = 8'b11000000
	sw = 32'sb00000000000000000000000000000100
Module <wb_1master> is correct for synthesis.
 
Analyzing module <system_control> in library <work>.
WARNING:Xst:916 - "../../../control_lib/system_control.v" line 45: Delay is ignored for synthesis.
Module <system_control> is correct for synthesis.
 
Analyzing generic Entity <zpu_wb_top> in library <work> (Architecture <syn>).
	adr_w = 16
	dat_w = 32
	sel_w = 4
Entity <zpu_wb_top> analyzed. Unit <zpu_wb_top> generated.

Analyzing generic Entity <zpu_system> in library <work> (Architecture <behave>).
	simulate = false
WARNING:Xst:753 - "/home/nodeuser/UHD-Mirror/fpga/usrp2/opencores/zpu/wishbone/zpu_system.vhd" line 75: Unconnected output port 'break' of component 'zpu_core'.
Entity <zpu_system> analyzed. Unit <zpu_system> generated.

Analyzing Entity <zpu_core> in library <work> (Architecture <behave>).
INFO:Xst:1749 - "/home/nodeuser/UHD-Mirror/fpga/usrp2/opencores/zpu/core/zpu_core.vhd" line 801: report: Break instruction encountered
INFO:Xst:1749 - "/home/nodeuser/UHD-Mirror/fpga/usrp2/opencores/zpu/core/zpu_core.vhd" line 829: report: Illegal instruction
INFO:Xst:1749 - "/home/nodeuser/UHD-Mirror/fpga/usrp2/opencores/zpu/core/zpu_core.vhd" line 900: report: ZPU jumped to interrupt!
INFO:Xst:1749 - "/home/nodeuser/UHD-Mirror/fpga/usrp2/opencores/zpu/core/zpu_core.vhd" line 940: report: Illegal state
INFO:Xst:2679 - Register <mem_writeMask> in unit <zpu_core> has a constant value of 1111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <decodedOpcode<0>> in unit <zpu_core> has a constant value of 100111 during circuit operation. The register is replaced by logic.
Entity <zpu_core> analyzed. Unit <zpu_core> generated.

Analyzing Entity <zpu_wb_bridge> in library <work> (Architecture <behave>).
Entity <zpu_wb_bridge> analyzed. Unit <zpu_wb_bridge> generated.

Analyzing module <bootram> in library <work>.
Module <bootram> is correct for synthesis.
 
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_00 =  000000000000000000000000D6CD04003A0B0B8080E29C0C82700B0B0B0B0B0B" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_01 =  000000000000000000000000800C0400880C840C80D7972D88080B0B80088408" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_02 =  000000000000000004000000FFFF0652832B2A83810582057283060971FD0608" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_03 =  83A704000B0B0B0B7383FFFF2B2B0906058205838306098183FFFF7371FD0608" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_04 =  000000000000000053510400070A810673097306090609067205737372098105" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_05 =  000000000000000000000000000000000000000051040000732E075372722473" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_06 =  0000000053510400810651510A31050A0A720A1030720A107106810671737109" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_07 =  000000000000000000000000000000000000000051040000732E075372722673" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_09 =  000000000000000000000000000000000000000000000000C40400000B0B0B88" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000A535104720A722B" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_0B =  00000000000000000000000000000000050400000B0B88A70981050B72729F06" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_0C =  000000000000000004000000060753518106FF050974090A739F062A72722AFF" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_0D =  000000000C5151040772FC06832B0B2B8105820573830609020D040671715351" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_0E =  000000000000000000000000510400000A810653810509067205097072098105" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_0F =  000000000000000000000000535104000A098106810509067205097072098105" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000005204000071098105" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000040000000505535172720981" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000075351047373090672097206" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_13 =  00000000000000000400000081FF06521010102A810583057283060971FC0608" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_14 =  000000000000000088AA0400060B0B0B10100508887383060B0B80E271FC0608" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_15 =  000000000C5104000C840C8080085688EE2D50500B0B80CD8808757580088408" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_16 =  000000000C5104000C840C8080085688A02D50500B0B80CF8808757580088408" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_17 =  040000000751515105FF050673097274705471068106FF050509060A72097081" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_18 =  51040000060751517405FF050673097205705471098106FF0509060A72097081" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000005FF0504" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_1A =  00000000000000000000000000000000000000005104000080E2980C810B0B0B" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000400000071810552" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000040000001010055202840572" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000020D040005715351717105FF" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_20 =  101010101010101010101010101010101010101010101010CF943F0482813F80" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_21 =  FC060C51102B07728305101006098105FF067383510473811010105310101010" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_22 =  5153510472ED38510A100A5371105272097206058106FF057272807251043C04" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_23 =  800B80E2F40C82A00B0B80E28380800B822EBD3880E29C08802EA43880E29808" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_24 =  0B80E2F880808280E2F40CF80B0B0B80808080A4FC0C04F8800B80E2F80C8290" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_25 =  940B80E280C0A88080E2F40C8C0B0B0B80C0A880E2FC0C0484800B800CF88080" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_26 =  7008525280E2A4085170A73880E3803304FF3D0D80E2FC0C80D7C80BF80C0B0B" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_27 =  8034833D810B80E35270EE38087008522D80E2A4E2A40C703884128070802E94" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_28 =  38823D0D09810685800B802E0B0B0B0B802E8E3880E2F0083D0D0B0B0D040480" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_29 =  852EB2385A7983800D973D220404EE3D3F823D0D0B0BF5D4E2F0510B040B0B80" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_2A =  5A953D22819D3980862E8F38397983808E3881A78380842E248B387979838085" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_2B =  7053963DF423923D3D2280E439815A95E4F8238A953D22809539825A80E4FC23" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_2C =  7B1D7F1D3D415E5C0B883D995B5F40800284057BAE3F8008ABDC3F8B84055241" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_2D =  79337B347D055B5B7B1D963D901F5E5CEF38800B5C887C267B34811C5B5B7933" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_2E =  7C26EF38811C5C8679337B34601D5B5B5E5C7B1D800B881F7C26ED38811C5C88" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_2F =  3D0D686A3D0D04EE9D903F947C26EF38811C5C8679337B34611D5B5B805C7B1E" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_30 =  A23F80E1D7CC5198538A52802E8F38750856758A279738765A5783798412085A" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_31 =  9F18567517085DFF5BA05C883FA0588A9C51988FA45280D88E3878535878A326" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_32 =  39951733085E82F2CC3F800880C15C8A5675080480DA8C053875842995268388" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_33 =  559617335A5156772A848006703070963380F232923894177580F22E56888058" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_34 =  80085F805199B83F3881587775782E831833575852800B97538C170854901708" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_35 =  398D1733C95C81DD8FDB3F8018335256EA05538C7054953D398D1733D35C82AA" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_36 =  75822488822EA0381733567581C7399C3F80C85C525690E7538C183370548E18" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_37 =  170856925695398C1808710C8C1708908106A03875842E09A138A8393875812E" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_38 =  9E3875825675822E399C1733D05C81BA33763480085693178A398C1717227623" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_39 =  170870225691398C087008409A388C172E098106A2397584812E9D3824883875" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_3A =  7553943D8338945656947625398D1733D25C80FE334056808C17087040568839" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_3B =  947625838D1733563480D7398405B5055C800802BC3F80D61733518BEA05528C" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_3C =  05B505345C7502849D3F80D51733518A8E17528C993F75531733518D3894568C" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_3D =  57577533963D79055A587719800B833D3DDC05541708559480CC5C8CAD39785E" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_3E =  19963D793D5A587754800B83943DDC05A05CA455ED38A4395888782677348118" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_3F =  0D7470530D04FE3DA63F943D8080519D26ED3883185888783377348105575775" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_A =  000000000" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INIT_B =  000000000" for instance <RAM0> in unit <bootram>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <RAM0> in unit <bootram>.
    Set user-defined property "SRVAL_A =  000000000" for instance <RAM0> in unit <bootram>.
    Set user-defined property "SRVAL_B =  000000000" for instance <RAM0> in unit <bootram>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <RAM0> in unit <bootram>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <RAM0> in unit <bootram>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_00 =  8D39A0523F9DB93F815191EA5188953F38A052A072802E925394B83F80D8E852" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_01 =  5280D9A489B53F8680D988510D82B53F0D04FA3DD93F843D3F72519172518884" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_02 =  92B43F883F800851BD3F85DF85CB3F863FA7F13FC45193F38A5280D95193FC3F" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_03 =  96DB3F865280085185C13F733F8008548C3F86B192CE3F883F800851983F86BD" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_04 =  838084513F8AB252805197A1FB52838096E53F8B5190BF3F84528008A03F8380" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_05 =  825196F9DD52838097833FBE838086513F8AB2528551978DB252838097973F8A" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_06 =  802E80C90856800890B43F803DFC0551AABB3F8851A8A93FBD3F8FFA3F805190" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_07 =  055180C3528008905380D9E806AD3884EE2E0981557382FD8E05225538768008" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_08 =  3F883974735185DD3F86E23F525491A43F941670F05192B39A3880D9853F8008" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_09 =  8D38A00B5573802E8106515570852A7082808C083F8EAE3FB43F8FB95275519C" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_0A =  808C0C8080C00B822EFEF838515473802A7081069D3F748680D5518682808C0C" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_0B =  3F9F5280AA3F89D8889F3F8D3F82B73FF53F93C5FE3D0D853FFEE839CF518682" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_0C =  CF3F885282AC518C5185913F3F845284AC518CDC859E3F829F5280515185C23F" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_0D =  805184E882539F52518CB53FF73F82AC529051848CC23F903F82AC5188518584" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_0E =  9F529E518025DF38FF135372518C993FDB3F80E4529C51848CA63F9F3F80E451" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_0F =  808C0870803D0D82843D0D04810B800C81E0840CBF3F890B5281518484E33F9F" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_10 =  82055A5730708025A70533707F028C053D0D7A7D3D0D04F9800C51828B2A8106" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_11 =  30709F2A388A557388557383832E8838880555753872802575822E9357585957" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_12 =  842B0751FE0570720577713176812CFF802E9738387254728177259E51538054" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_13 =  7352811851AC9A3FFF065277A43F7281527B51AC818054748639735354548054" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_14 =  54BD5378815580CA9F053356FB3D0D02893D0D0451AC8A3F815280DA51AC923F" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_15 =  FF3FFEB851D63F903F815281C551ABE10D8152800D04FE3DE63F873D527551FE" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_16 =  FA3D0D78843D0D04E0800C537090078181E08008802EF338FF0653723F800881" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_17 =  335271813880547170802E83703352529E38721753727627705654807A575781" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_18 =  04FE3D0D0C883D0D81517080802E83387407517053DF397480558113FF2E8338" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_19 =  883355743D0D80E33D0D04F9BCAC3F8480E2AC5180DAE85288348653810B80E3" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_1A =  80D051AB5456825254873D7024B63886085580753481B8A40B80E38880C63881" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_1B =  388653750655748C800881FF51FEE93F3886527574802E9C81FF0655D53F8008" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_1C =  80E2A80C80DAE40880E384340D04810B800C893D80E2AC0B51BBD73F5280E2AC" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_1D =  38845487807524B3B8A40855E384348138810B80557480C380E3843304FB3D0D" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_1E =  0551FDFC52873DFC2E99388406557480800881FF51AAEB3F8C5280D03DFC0553" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_1F =  7756845404FB3D0D0C873D0DE2A80B80E2A80C8086387580FF0655743F800881" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_20 =  0B80E384E2A80C813875088074802E8D81FF0655B13F800880D051A975538C52" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_21 =  81E08C0C80E38C0C080607707180E38C09737506803D0D73873D0D043474800C" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_22 =  0C51823D0C81E0987080E39090080607067180E37309737504803D0D51823D0D" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_23 =  8A52805104FF3D0D0C843D0DC93F7280538051820D7470533F04FE3D0D0482B1" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_24 =  157481FF2E903881545472807081FF06565674333D0D77793D0D04FB82B83F83" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_25 =  75335556595658800D797B7D0D04F93D800C873DE539800B5582933F06537652" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_26 =  8B3875815473802EE53F7433785255818115745377259D383881568073762EA4" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_27 =  04FE3D0D3F833D0D8051FF8F3D0D73523D0D04FF75800C897324E53817575376" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_28 =  528051DDFF3D0D73843D0D04800B800C5181AB3F3F8A52725253FEFF74765370" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_29 =  73348008C23F800853755181843981135657555677797B7104FB3D0D3F833D0D" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_2A =  7431800C807334727224DB38743152742E8A3872387181FF718A2E9081FF0652" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_2B =  147084290D7384290D04FF3D1234823D3380E2B451028F05803D0D72873D0D04" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_2C =  B4133352805380E204FE3D0D51833D0D720C5451F0057022761080DA82908005" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_2D =  0D7678560D04FC3DE538843D53827325C93F81133352725180E2B8137251C13F" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_2E =  3F738429527351DE0687388D812E0981143353723880E2B40981069554748A2E" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_2F =  3D0D74843D0D04FE8C150C862EF8387408537280555384148290800514708429" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_30 =  800C843D120853722E853890FF53708052535181058811082982908029157084" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_31 =  3890120870732E91525452530588110829829080291670840D8075840D04FE3D" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_32 =  0C81B8A40B81A888FF3D0D80843D0D043872800C545170F1881408527081FF06" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_33 =  0C70882A0681A880227081FFE2BC057051701080258338845151847108708F06" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_34 =  55535481059705337678028804FD3D0D0C833D0D0B81A8885151818081A8840C" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_35 =  A88C0C811081078170F1387206515151862A7081A8900870818638815171802E" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_36 =  2A70810690087087F13881A8515151702A70810690087081900C81A8900B81A8" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_37 =  81A8900C38A0517071812E833880E85171802EB1802EBA385151517070813251" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_38 =  FF1252CC810556345170747081A88C085170F1388106515170812A7081A89008" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_39 =  05335553028805973D0D76783D0D04FD70800C8581A8900C3980C00B39815188" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_3A =  2E843881D0517180A88C0C8138721081515170F1708106510870862A5481A890" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_3B =  872A7081A890087070F1388106515151812A7081A8900870A8900C8190517081" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_3C =  5171812E8C0C80D0733381A82E80C538CF38718070802E805151515106708132" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_3D =  0870872A3881A890515170F1708106510870812A0C81A8907081A89083389051" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_3E =  80C00B8181518A3954FFB73914FF13532E8E3881515170808132515170810670" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_3F =  A23870525152547070810A0681B8A408FD3D0D75853D0D045170800CA8900C80" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_A =  000000000" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INIT_B =  000000000" for instance <RAM1> in unit <bootram>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <RAM1> in unit <bootram>.
    Set user-defined property "SRVAL_A =  000000000" for instance <RAM1> in unit <bootram>.
    Set user-defined property "SRVAL_B =  000000000" for instance <RAM1> in unit <bootram>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <RAM1> in unit <bootram>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <RAM1> in unit <bootram>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_00 =  52E23985F13881128D9F712731515186AC087074085381B83881B8AC7174259B" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_01 =  808C0C800CFF0B820B82808480800CEF81E20B828280880C3D0DFF0B3D0D04FF" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_02 =  8280880804FB3D0D38833D0D708025F10CFF11517084055451A1C972E4D45287" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_03 =  3872517371802E8F74760652E4D4555553810B80585152808C08710670098280" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_04 =  04FF3D0D38873D0D877325DC10575553138415760C8F39817482808C0852712D" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_05 =  72068280808808702B7009820C518172D4057571842980E4269F387173527187" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_06 =  0C833D0D5281E0C881E0C40C227470080D0292050404FF3D52833D0D880C5351" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_07 =  CC0C823D820B81E0802EF33806515170A0087084CC0C81B8810B81E004803D0D" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_08 =  B8A008752E93388154527280087081060D81B8A00C04FE3D7181E0C00D04DE3F" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_09 =  FC51F7AF8B3880DA5271802E708106513971812A8080529A0C53538171902A71" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_0A =  2EF23881515170807080C00681B8A00804803D0D0C843D0D725271803FFF9E3F" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_0B =  A00870900C5281B80781E0CC70902B88028E052204FF3D0D0C823D0D80800B80" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_0C =  8638BA515372802E0D7554800D04FD3DCC0C833D840B81E0802EF33806515170" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_0D =  83113356FB3D0D77853D0D047327E6388113538552A1CA3F14703352F5C43F72" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_0E =  616302903D0D7C7E3D0D04F680ED3F8780DB8051703353568111335482113355" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_0F =  AD51782D8A3879523875802E7680258F5D5B59572A515B5F7030709F05BB0533" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_10 =  527651A9FFBD3F773F8008517651A99080537752795578547726943876305777" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_11 =  3D0D04F7F4AC3F828B053351803D0D028C3D0D043351782D80DB8C05A83F8008" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_12 =  387681FF802E81D106575775337081FF5C5A58785208A4B0707084053D0D8C3D" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_13 =  A03875807580F0242E80FB38597580F01970335780DB38812E098106065675A5" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_14 =  397580F5C638818B80E42E80819539752E819E388A3875807580E324E32EB938" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_15 =  778419833880EC3980F82EBA80F539752E80DB38387580F380F5248B2EAC3875" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_16 =  53903977A4B054805956805519710852DA39778451792D805680527512335259" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_17 =  A4B0548059568055197108529239778481538A5255A4B0545259568084197108" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_18 =  767081058E3880525675802E59567633197108599E39778451FDD03F53905275" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_19 =  803D0D81A0940C0404810B810C8B3D0D39800B801959FEA32DEC398158335179" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_1A =  FF067B8C053379803D0D02973D0D04FD70F1388206515151882A7081A0900870" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_1B =  81A0900CA0800C72980C7781FF0681A03F7683FF555354D080C0800780060770" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_1C =  3D0D04FC70800C85A0800851FFAA3F81802E89380C7351730781A0907180C280" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_1D =  3971902A555351EE7305811510157022278F3872805372747A5455553D0D7678" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_1E =  8653755204FD3D0D0C863D0DEC397180902A0552FFFF06728D3871835170802E" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_1F =  80720C88A85285513D0D80E33D0D04FFA00C5485700880E3AAF83F7680E39851" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_20 =  5270225480E3A4522253800B0D0296050D04FD3DF338833D5270802512FF1252" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_21 =  787A718304FA3D0D0C853D0D805170807225EE38125252853881128872742E8E" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_22 =  80E3A45580E3A80BAD3980080884050C893876808008802E5856C73FFFFF0653" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_23 =  73237684988C3F757525EB38145455853881158871802E8F8815555255557308" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_24 =  880552917353923D54A9C73F3DD60552933D53920D8670540D04F13D140C883D" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_25 =  23800B8C8405A6053D2380028A800B8BA205238180028405A9B83F903DDC0551" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_26 =  5E80538A23685D668405AE053D238002C0910B8DAA052380800284053D238180" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_27 =  05BA05233D220284903D239623983D228405AE053F8008020551FDB752913DE4" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_28 =  9A903F91E684055180C02981D4055269AC53913D05BE052323800284800B913D" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_29 =  80E39852A53F8653F20551A83D529A3D2386539B800B973D3D0D805B3D0D04E8" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_2A =  5A800B9B08800858F7F73F8080E20523220284050280F20551A8973F9A3DF805" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_2B =  A33D0840A13D085F905D6E5E4659845C45A33D0844A13D08F005436E3DC41143" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_2C =  750854733873760C7375278451565A55908071311A787C31587508708C3D5684" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_2D =  3F750853A851EEDC883880DB5473802E16088306738C389473830654802E9A38" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_2E =  26843880AC3878BF778025FFFF195957055708173F757084765198E694160852" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_2F =  1F94055A943D237F818A800B6B6E404004EA3D0D3F9A3D0D2A51F781C0597882" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_30 =  5A79963D80C08007CE0523690284058023818080800B953D80CA052379028405" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_31 =  8008095A5CFAE43F933D705280538A52084668472380E3A00580D20523800284" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_32 =  923880DBFF065A793F8008815C5E8A8E983D7053913D705380D2052379028405" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_33 =  549080535D94557B60586B577F5A6D593FA93902CF3FEC8D3F7A51F6D451F7DB" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_34 =  3D0D7F583D0D04F7FD8D3F987C26EF38811C5C8679337B347C1F5B5B805C7B1D" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_35 =  05237756028405A68B3D23808818577605A205233D2202848A3D238D02AE0522" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_36 =  908002840B8E3D23EE3D0D818B3D0D0451FE9E3F5391527D8B3DF8057E558854" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_37 =  80085294BE3F8653B60523E88102840505B5053434840284860B8F3D05B20523" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_38 =  3DF6055153805294A4C83F863DF2055180085294983F8453A4D83FE93DEC0551" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_39 =  8653805BE40554909C55943D80578056805980580843025CFC3F8008A5D53FE8" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_3A =  AA3D088E04D93D0D3F943D0DEF38FBCF5B867B267A34811BDBA01B337A1C5A80" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_3B =  8D3879525B799B2629F2055BAC3D08849D38901D098106827D90862E11225F5D" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_3C =  802E0981225A7990A838821B098106865A79812EB4397A22F5B93F8680DC8451" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_3D =  85FF389E2E098106225A79818C38861B09810686798C842E841B225A06869A38" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_3E =  0551A28AA93DFFA880E3A0520843845387C33F801D70525F87CB3FA81D705240" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_3F =  821B220222A13D23A2E83F7A98527951865380E338A73D5A800885D53F80085C" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_A =  000000000" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INIT_B =  000000000" for instance <RAM2> in unit <bootram>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <RAM2> in unit <bootram>.
    Set user-defined property "SRVAL_A =  000000000" for instance <RAM2> in unit <bootram>.
    Set user-defined property "SRVAL_B =  000000000" for instance <RAM2> in unit <bootram>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <RAM2> in unit <bootram>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <RAM2> in unit <bootram>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_00 =  05238653840581820534820284058181851B330233A23D340523841B840580FE" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_01 =  5B86539802818E055AA2A73F3DEA0552547F53AAB53F8470E40551A27952A93D" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_02 =  A2803F027A527E513D5F8653A28C3F9E3DF40551537F52A9A2983F791D527A51" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_03 =  811C5C8679337B347F1D5B5B7D537B1D3DDC05545D9C55A97C587C577C5A7C59" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_04 =  5B5B6084708C2A43901D70220684AA38802E0981B4397D90F99D3F847C26EF38" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_05 =  FFFF065E861B228006848638852E098106515A79882A708F849738792E098106" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_06 =  5580E3A07D901C628338815F993F8008821D51A080DBA0527D5F86537D83FA38" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_07 =  5183FE3F1D529C1D83C73888387B802E815C7E87800883385CA0833F5470535B" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_08 =  087A08A4A4388C1B09810683387F912E812E81BB415D407F1C22EC11891B3382" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_09 =  1DE41D82838339AC51F2883F5280DCA43879537E7E7A2E8F5D5D42401F841122" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_0A =  3D405A88499A3D99993D237FEC387A2208802E82800842805DF5C73F1D22535D" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_0B =  8853A93D3D236047821B2297519FEB3F5379527F9C3D4088519FF73F537E5279" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_0C =  1D7F1D5B3D5E5C7B7C557D84CD3F7B56527E519F3F88537979519FD6FFB40552" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_0D =  887B26EF34811B5B0284051C1B5A793338805B7F887C26EF34811C5C5B79337B" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_0E =  2E8181388A387E88427E832E7033415B1B08A41E81F3398C085A792D38618405" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_0F =  810681BD79912E091E335B5B80C01DB50680E838832E09811A335A7981DB3981" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_10 =  840C7D810C7D81E10B81E1809438810A2E0981065C5A797B80E4FC2238821B22" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_11 =  C40C7D810C7D81E20B81E2C09438810A2E098106225B797B3980E4F8E1880CB3" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_12 =  3F80DE39E951E48AE4D00C8086387D812E098106225B797B3980E4F4E2C80C93" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_13 =  22963D230523841A840580CE05347D02840580CD3D347D025D5D7D95AC1DE41D" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_14 =  527C51F1537B812A8A3F800870525BF26052943D05237D53840580D2861A2202" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_15 =  3FA93D0D6151F6B17A537F527C557E5405237B56840580CE095A7902FE3F8008" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_16 =  8C1353515651710880E3DC5438767008727427A4D4085553800B80E304FC3D0D" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_17 =  04FB3D0D0C863D0DFF5170807326E7388113537372518B398106853870752E09" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_18 =  E3D40C8E3881148073872689E3D4085425BA38803F8008805755FFB977797153" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_19 =  54865375DC120C51760880E31470822B0C5473100680E3D8088111873980E3D8" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_1A =  813F873DE005519C842980E3537552730805548680081080145194395280E3E0" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_1B =  842980E354865373108008059938800873800824D83F80540D7551FE0D04FD3D" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_1C =  2B71902B123371987570338104FD3D0D0C853D0D81547380519BD73FE0055276" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_1D =  0D883D700D04EA3D5452853D525354567107800C0783163370882B7207821433" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_1E =  9D3873817381FF2E703351545755741784059D05B43F800252685194545780C0" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_1F =  55BE75278B398115853881542E098106547381991670335106943874AA2E0981" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_20 =  845380DCE43F805552795193705454843D0D863D3D0D04F973800C98D1388054" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_21 =  E0940C0404810B810C893D0D815574808106833808752E0999C43F80C8527351" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_22 =  81065151708D2A7081B8B4085189BB3FFF0655803F800881D13F8ABCFC3D0D8D" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_23 =  8008802E51FEBF3F3FB0800A8451E1A4B53880DD8183397480DCCC5154738838" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_24 =  DDE8518084B53F80B0800A5151E6D93F813F82AC3F815189B051E1909A3880DD" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_25 =  FF529880805380FFE33F8380DEB451E02EBB38803F8008800A51FEE3CC399880" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_26 =  82AC51E651E0BD3F3F80DF849B3FFEE582AC51E651E0CD3F3F80DEE00A5192B9" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_27 =  0D7570530C04FD3D7180E4BC863D0D0451E0A93F3980DFC083E93F888B3F8051" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_28 =  2D853D0D3873517272802E85E4BC0853DE9A3F80A052A05154EAB83F80E08C52" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_29 =  04FC3D0D2D843D0D3880517272802E85E4BC0853DDFE3F80A052805104FE3D0D" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_2A =  0886800638820B80802E80EC548155718106515308862A703FFF0B809A518987" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_2B =  547184808A3987E8802E8E38388A54718280248A2E9B387154718280535580E4" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_2C =  83067207088A2C702A8C0680BA3F718852855188C23F8008548451882E8338FF" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_2D =  C81108528C0680E23F71822B5452DEBBC4555351C80C80E0337080E480E18411" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_2E =  A338FEC12E098106A63874810C74822E7480E4C0082E98387480E4C052DED53F" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_2F =  51FDFB3FFEA73F7380E4C40C2E8E387380E4C40806963873822E09813F9E3974" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_30 =  0B80E4C4E4C00CFF3F800B800851879CDAA93F8004FD3D0D3F863D0D995187C7" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_31 =  E03F8451528451E4C73FBABD529C51873F81AE80985187D0A63F8D520C995187" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_32 =  8D3880087380082E5186F43F87AA3F8453548451F49F06700890800787893F80" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_33 =  0D04FD3D833F853D528051870884800786DD3F80D63F8051E0DC51E753735280" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_34 =  7310900671730707812A88062A8406722A077183820671873370852A0D029705" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_35 =  FF0682C02B0770817207788780C006700676852B077081FF0671730774832BA0" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_36 =  FF51FF9E0A0753810A0681D03D0D74D03D0D04FE5555528553515552800C5152" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_37 =  813F728880E151FF51FF873FFF8C3FB23F819951AA51FF92FF983F813F81FF51" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_38 =  3F72982A8151FEE2FEE83F81ED3FB251FF0651FEF53F7281065252FE2A7081FF" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_39 =  51FEBF3FFEC43F803F81A151B051FECA53FECF3F81FF065272902A7051FEDB3F" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_3A =  04FFAF3D3F843D0D8051FEA651FEAB3FFEB03FA0B53F80513FA051FE8E51FEBA" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_3B =  9451E5BF945280E1387753828293269058595777088412080880DA3D0D80D83D" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_3C =  80CA38757580E4262E80E938387580E480E6269880CC38757580E62E3F81D039" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_3D =  819539752E80F738387580F280F3268B819B38757580F32E3881AC3980E12EA5" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_3E =  8C943F803F80084180398C9008084181D7D33F803980C15FDA38818B80F72E80" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_3F =  5F80D639F93F80C5E005518980D33DFD8C170852901708535F80EE39084280C6" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_A =  000000000" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INIT_B =  000000000" for instance <RAM3> in unit <bootram>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <RAM3> in unit <bootram>.
    Set user-defined property "SRVAL_A =  000000000" for instance <RAM3> in unit <bootram>.
    Set user-defined property "SRVAL_B =  000000000" for instance <RAM3> in unit <bootram>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <RAM3> in unit <bootram>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <RAM3> in unit <bootram>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_00 =  5FB73994BC3980C23880C45F75802E8681FF0656BB3F8008E005518A80D33DFD" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_01 =  528C1708539017083DFE8005A43980D33F80D75F085188DD08528C1717539017" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_02 =  EC05548080D33DFD5F8294553F8339A08051FCFF3980D35F80D25F8D518BBA3F" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_03 =  8251EC9BEC388380588878267734811857577533D53D7905587719800B833D5A" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_04 =  028405AB02A705333FF93D0DFF51839851D8E03F0D80E1E00D04803D3F80D33D" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_05 =  0D7A7C7F0D04F83D9E3F893D528051E554755381888055982B07575705337188" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_06 =  5833028476708105738A3D348117575425B73875565480745874FF167F5A5757" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_07 =  EF3F7380548A51DD0881FF06DCC13F8081FF0651FC05527782538A3D05A10534" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_08 =  DC56758856748338335580DE0D02A3050D04FA3D800C8A3D398154732E8538C1" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_09 =  AB0533890D7C57020D04F93D893F883D80D051FF5381F752883DFC053D348154" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_0A =  802E9E38705654730881FF06DBE13F80337052565202A705893DFC053D348153" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_0B =  5574800C2E8338815654738081FF0670A43F8008527551DA3876537B80772597" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_0C =  565674800B883D33FFA03F805280D051055381F754883DFCFA3D0D81893D0D04" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_0D =  0CA60B810B81C080940C80EB990B81C0883D0D045675800C06833881DE2E0981" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_0E =  820B81C0C0980C51708107812BBE80063D0D7288B00C0480B00B81C0C0AC0C89" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_0F =  803D0D72823D0D04A808800CF13881C0515151702A708106A4087081A00C81C0" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_10 =  70812A7081C0A40881C0A00C9C0C840B517381C081C0980C06708107882BBE80" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_11 =  9138758355575771728306550D787A7CFF39FA3D823D0D045170F13881065151" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_12 =  9438738255737527822A725588CA3F72863881515271802E387283060652718A" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_13 =  708F06807470842A04FE3D0D39883D0D811454E90C525452127008722B771177" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_14 =  803D0D82843D0D0453D3CF3FEC1133528F0680E1D3DC3F7254515353E1EC1133" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_15 =  FF067A8C053378803D0D02933D0D04FE70F1388206515151882A7081E0900870" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_16 =  800C7182387682E0515170F1708106510870882A5382E090C080075380060780" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_17 =  90087088963882E05172802EE0900C7282800782E0980C7181FF0682E0900C75" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_18 =  E0940C880D810B820D04FC3D800C843D80085170F13882E0515151702A708106" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_19 =  81528151548A80538880559004FC3D0D3F863D0D8051FF878053805280558854" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_1A =  FED53F8681528051885486530D8880550D04FC3D800C863D0881FF06FEF13F80" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_1B =  FF0651703F800881803D0DEB823D0D048106800C800881323D0DCA3F3D0D0480" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_1C =  8055A054FFB43F889B38DD3F758008265684E33FFB3D0D77823D0D04802EF438" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_1D =  80CB3D0880C93D08FFBA3D0D873D0D0451FE843F53815280069B0A0775FE9B0A" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_1E =  805381FF81A738827380082654849F3FB438751781FF268157805573FF115657" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_1F =  9F3F7482FED43FFD3FFEFD3F73518AEACB3D08523F75538052548C8F52883D70" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_20 =  0C88A00B0B82E098E0800C81C00A0782C00A0680900C76FE800B82E0E0980C88" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_21 =  0C54FE840882E08CFE8015703D558F56EF3F80C8E0900CFC8AA00B8282E0900C" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_22 =  88800B82E0800C54157008820C54FE8C0882E084FE881570E0880C5415700882" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_23 =  E0980C8138800B828025FFBC165656753FFF1690900CFCB0800B82E0E0900C8A" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_24 =  082680CB805773805682DB3F12575A56797B7D7204F93D0D80C83D0D5574800C" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_25 =  2783387655577675807431752EA2388206547380387581FF802E80C338815774" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_26 =  807527E13874548274802E8E3157595674197676EB3F7316527551FD54775373" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_27 =  802E8D38565455730D76787A0D04FC3D800C893D3F815776DC39FD8C38828054" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_28 =  CB3F80080CA63981160C80750C800B84800B881674279038ED3F800873135481" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_29 =  51FCC93F88160C7184160C71760C7406800830725281BD3FFF16565130707406" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_2A =  140884153881538871802E9F06705452800881FF54FC983FFD3D0D75863D0D04" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_2B =  0D04FC3D800C853D3F8053720C51FC94057088161408800881823F88082E9438" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_2C =  04FF3D0D0C863D0D800A06803F8008FE8151FAA30A538152A05481F90D888055" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_2D =  8106933870A02E0906545151800881FF7081FF068008882AA038D73F80E4CC08" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_2E =  C03F8008833D0D043F71800C8438F5B25282712708EA11520C80E4CC7180E4CC" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_2F =  04F63D0D082B800C3F810B800C04FFA980082B80F33F810B33800C0480E2C205" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_30 =  E0800C817C882B8282E0840C900C8B0B800B82E0E0980C883F800B827D56F998" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_31 =  2780D33880547376E73F7E55E0900CF88AA80B8282E0900C0C88A80B0B82E098" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_32 =  E084085A88085982085882E03F82E08C900CF8CC800B82E0E0900C8A88800B82" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_33 =  7117517073279138538052712783387090537073753152575B883D7682E08008" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_34 =  803D0D728C3D0D0482E0980CA939800B721454FF1252EC390557348133757081" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_35 =  3F800870085182DE8C0888058C05085280538C080CFD3D0D8C08028C51F7893F" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_36 =  05085182528C0888088C05080D81538C8C0CFD3D048C08023D0D8C0C800C5485" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_37 =  0C8C08888C08FC053D0D800B028C0CF90C048C08853D0D8C70800C54B93F8008" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_38 =  088838818C08FC0508F4050C0C800B8C8C08880588050830AB388C0805088025" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_39 =  0508308C388C088C088025AB8C088C0508FC050CF405088C050C8C080B8C08F4" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_3A =  05088C080C8C08F08C08F0058838810B08FC0508F0050C8C800B8C08088C050C" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_3B =  548C08FC08F8050C8008708C5181A73F088805080508528C538C088CFC050C80" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_3C =  0D8C0C040C54893D050870800C8C08F88C08F805F80508308C388C080508802E" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_3D =  08308C088C0888058025933808880508FC050C8C800B8C080CFB3D0D8C08028C" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_3E =  050C8153308C088C088C0508258C388C8C050880050C8C080B8C08FC88050C81" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_3F =  802E8C3808FC0508050C548C708C08F8AD3F80088805085108528C088C088C05" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_A =  000000000" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INIT_B =  000000000" for instance <RAM4> in unit <bootram>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <RAM4> in unit <bootram>.
    Set user-defined property "SRVAL_A =  000000000" for instance <RAM4> in unit <bootram>.
    Set user-defined property "SRVAL_B =  000000000" for instance <RAM4> in unit <bootram>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <RAM4> in unit <bootram>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <RAM4> in unit <bootram>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_00 =  028C0CFD0C048C08873D0D8C70800C5408F80508F8050C8C08308C088C08F805" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_01 =  388C08FC050827AC088C08888C088C0508F8050C0C800B8C8C08FC053D0D810B" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_02 =  08FC05088C050C8C08108C088C088C05082499388C088C05A338800B0508802E" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_03 =  26A1388C088805088C05088CC9388C0808802E808C08FC05050CC939108C08FC" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_04 =  F8050C8C08078C088C08FC0508F8050888050C8C08318C088C088C0508880508" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_05 =  90050880AF398C088C050CFF812A8C08088C0508FC050C8C812A8C0808FC0508" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_06 =  518C08F408F4050C0508708C398C08F8050C518D708C08F4088805082E8F388C" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_07 =  065170807474078372278C38565652830D7877790C04FC3D853D0D8C0508800C" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_08 =  15FF145438811581098106BD5372712E337433522EA03874125271FF2EB038FF" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_09 =  81068F3873082E09545170080D047474800C863DE238800B2E098106555571FF" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_0A =  0D04FC3D800C863D397271315555FFAFE938707351718326FC14545484118414" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_0B =  71FF2E9838FF125270802EA7078306518C387275558F72277B5555550D767079" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_0C =  3D0D047474800C868106EA3871FF2E0934FF1252708105560554337438727081" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_0D =  055408710C72708470840553055408710C727084708405530554087151727084" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_0E =  9538727038837227718F26C90CF0125270840553055408710C72708470840553" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_0F =  71028C053D0D7679FF8339FCED38705452718326530CFC127170840584055408" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_10 =  3873737071FF2E9338FF125270802EA27483065172278A38555355839F053357" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_11 =  7071902B882B75070D047474800C863D06EF3874FF2E0981FF12527181055534" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_12 =  530C72717170840505530C72727170848405530C387271708F7227A507515451" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_13 =  718326F20CFC1252708405539038727138837227718F26DD0CF0125270840553" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_14 =  5170802E7407830680D938715272802E705455550D787A7C9039FA3D387053FF" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_15 =  818738703872802E098106A95174712E337433562EB13871135372FF80D438FF" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_16 =  3374335606D13871FF2E0981555552728115FF15FC38811270802E8081FF0651" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_17 =  27883871575583730D047174800C883D5152527006717131067581FF517081FF" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_18 =  FF12067009F7FBFD3874087072802EB139FC13535552FF97883874760874082E" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_19 =  D03874760876082E27D03874575583738415841751709A3880065151F8848281" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_1A =  387380E472812E9E9C085454800B80E204FD3D0D0C883D0D39800B805552FEDF" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_1B =  E4D00CFFA33F7280800851F6FFB9BB3FDC528151973F80E2FB3FFFB1D00CFFB1" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_1C =  0D80E2E4FF39FF3DF6863F003F80085151FFB99EE2DC5281B0FA3F80B1DE3FFF" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_1D =  833D0D048106F13870FF2E0970085252702DFC12FF2E9138085252700BFC0570" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_1E =  6C2070616E74726F6E20636F6F72206921457272000000403F04000004FFB289" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_1F =  746962696F6D706165642063706563743A204578646C65722068616E636B6574" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_20 =  2145727225640A00676F74206275742025642C2062657220206E756D6C697479" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_21 =  3A204578646C65722068616E636B65746C2070616E74726F6E20636F6F722069" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_22 =  7420676F2C20627568202564656E67746164206C61796C6F6564207070656374" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_23 =  70656564643A2073616E67656B206368206C696E0A6574680A00000074202564" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_24 =  6F6164656F6F746C445020623130205550204E320A555352640A0000203D2025" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_25 =  723A2025756D62657479206E62696C697061746920636F6D46504741720A0000" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_26 =  756D62657479206E62696C697061746920636F6D776172654669726D640A0000" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_27 =  6572792065636F7669702072476F74200000000061646472640A0000723A2025" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_28 =  000007CC000007CC000007CC000007CC000006500000000065743A207061636B" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_29 =  000007CC000007A2000007CC000007CC000006A5000006BD000007CC000007CC" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_2A =  00000778000007CC0000065D00000715000007CC000006D3000007CC000007CC" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_2B =  4500000001B200D90516036414580A2C3FFF00000050C285C0A80A0200000751" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_2C =  00000000434445463839414234353637303132332E256400642E256425642E25" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_2D =  656E742069676E6D6420616C3A2062615F706B7473656E64FFFF0000FFFFFFFF" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_2E =  6F6E3A20636F6D6D6E65745F66000000722062756E642F6F656E20616F66206C" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_2F =  666F7220696E67206C6F6F6B63686520742063616F206869656420746661696C" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_30 =  3D202564697A652072642073207765696172703A646C655F0A68616E00000000" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_31 =  3A20256467746873206C656E74656E746E736973696E636F554450200A000000" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_32 =  696E207350322B202055535274696E67537461720B0B0B0B000000002025640A" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_33 =  6172652E69726D7766652066672073616164696E2E204C6F6D6F646561666520" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_34 =  6374696F726F6475696420702076616C20666F726B696E674368656300000000" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_35 =  74696F6E6F6475636420707256616C692E2E2E006D616765474120696E204650" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_36 =  6720746F7074696E7474656D642E2041666F756E616765204120696D20465047" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_37 =  46504741696F6E20647563742070726F616C69644E6F2076742E000020626F6F" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_38 =  6820746F726F7567672074686C6C696E2E0A46616F756E646765206620696D61" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_39 =  6F6475636420707256616C6972652E00726D77616E2066696C742D6920627569" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_3A =  2E2E2E0064696E67204C6F61756E642E6520666F6D7761722066697274696F6E" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_3B =  6D6167656E672069617274692E20537464696E67206C6F617368656446696E69" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_3C =  70726F6761696E206F6D206D6E20667265747572523A20524552524F2E000000" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_3D =  6E2100006170706565722068206E65766F756C64732073682054686972616D21" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_3E =  20666F75776172656669726D696F6E20647563742070726F616C69644E6F2076" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_3F =  2D696E2075696C74746F2062756768207468726F696E672046616C6C6E642E20" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_A =  000000000" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INIT_B =  000000000" for instance <RAM5> in unit <bootram>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <RAM5> in unit <bootram>.
    Set user-defined property "SRVAL_A =  000000000" for instance <RAM5> in unit <bootram>.
    Set user-defined property "SRVAL_B =  000000000" for instance <RAM5> in unit <bootram>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <RAM5> in unit <bootram>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <RAM5> in unit <bootram>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_00 =  000000002025640A7420746F64207365537065652E000000776172656669726D" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_01 =  4554524953594D4D5800000057455F525800000057455F54000000004E4F4E45" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_02 =  5048595F6C3A20006E74726F7720636F20666C6F726E65746574686543000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_03 =  2030782520676F747825782C746520302077726F4144563A4E45475F4155544F" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_04 =  6E2075706F7220692145727200030203000000010003000300000000780A0000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_05 =  6420706165637465204578706C65723A68616E646B6574202070616364617465" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_06 =  000000002025640A20676F74206275742025642C6E67746864206C65796C6F61" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_07 =  64756D6D43444546383941423435363730313233000000006F72740A0A0A6162" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_08 =  0000000000000000FFFFFF00FFFF00FFFF00FFFF00FFFFFF65000000792E6578" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_09 =  FFFF003105050400010101003FFF00000050C285C0A80A020000316C00000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_0A =  000030FC1010120000003038000030300000302800003020000B00000018000F" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000FFFFFFFF00000000FFFFFFFF" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_A =  000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INIT_B =  000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <RAM6> in unit <bootram>.
    Set user-defined property "SRVAL_A =  000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "SRVAL_B =  000000000" for instance <RAM6> in unit <bootram>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <RAM6> in unit <bootram>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <RAM6> in unit <bootram>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_A =  000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "INIT_B =  000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <RAM7> in unit <bootram>.
    Set user-defined property "SRVAL_A =  000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "SRVAL_B =  000000000" for instance <RAM7> in unit <bootram>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <RAM7> in unit <bootram>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <RAM7> in unit <bootram>.
Analyzing module <ram_harvard2> in library <work>.
	AWIDTH = 32'sb00000000000000000000000000001110
	RAM_SIZE = 32'sb00000000000000000100000000000000
Module <ram_harvard2> is correct for synthesis.
 
Analyzing module <packet_router> in library <work>.
	BUF_SIZE = 32'sb00000000000000000000000000001001
	CTRL_BASE = 32'sb00000000000000000000000000010000
	UDP_BASE = 32'sb00000000000000000000000011000000
Module <packet_router> is correct for synthesis.
 
Analyzing module <setting_reg.11> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000010000
	width = 32'sb00000000000000000000000000000001
Module <setting_reg.11> is correct for synthesis.
 
Analyzing module <valve36> in library <work>.
Module <valve36> is correct for synthesis.
 
Analyzing module <crossbar36> in library <work>.
Module <crossbar36> is correct for synthesis.
 
Analyzing module <fifo_short.1> in library <work>.
	WIDTH = 32'sb00000000000000000000000000100100
Module <fifo_short.1> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_srl16[0].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[1].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[2].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[3].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[4].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[5].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[6].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[7].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[8].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[9].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[10].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[11].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[12].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[13].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[14].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[15].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[16].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[17].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[18].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[19].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[20].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[21].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[22].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[23].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[24].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[25].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[26].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[27].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[28].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[29].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[30].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[31].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[32].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[33].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[34].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[35].srl16e> in unit <fifo_short.1>.
Analyzing module <fifo36_mux.1> in library <work>.
	MUX_DATA0 = 32'sb00000000000000000000000000000001
	MUX_DATA1 = 32'sb00000000000000000000000000000011
	MUX_IDLE0 = 32'sb00000000000000000000000000000000
	MUX_IDLE1 = 32'sb00000000000000000000000000000010
	prio = 32'sb00000000000000000000000000000000
Module <fifo36_mux.1> is correct for synthesis.
 
Analyzing module <fifo36_mux.2> in library <work>.
	MUX_DATA0 = 32'sb00000000000000000000000000000001
	MUX_DATA1 = 32'sb00000000000000000000000000000011
	MUX_IDLE0 = 32'sb00000000000000000000000000000000
	MUX_IDLE1 = 32'sb00000000000000000000000000000010
	prio = 32'sb00000000000000000000000000000001
Module <fifo36_mux.2> is correct for synthesis.
 
Analyzing module <buffer_int2> in library <work>.
	BASE = 32'sb00000000000000000000000000010011
	BUF_SIZE = 32'sb00000000000000000000000000001001
	DONE = 3'b101
	ERROR = 3'b100
	IDLE = 3'b000
	PRE_READ = 3'b001
	READING = 3'b010
	WRITING = 3'b011
Module <buffer_int2> is correct for synthesis.
 
Analyzing module <ram_2port.1> in library <work>.
	AWIDTH = 32'sb00000000000000000000000000001001
	DWIDTH = 32'sb00000000000000000000000000100000
Module <ram_2port.1> is correct for synthesis.
 
Analyzing module <setting_reg.33> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000010011
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.33> is correct for synthesis.
 
Analyzing module <packet_dispatcher36_x3> in library <work>.
	BASE = 32'sb00000000000000000000000000010001
	PD_DEST_BOF = 32'sb00000000000000000000000000000011
	PD_DEST_CPU = 32'sb00000000000000000000000000000010
	PD_DEST_DSP = 32'sb00000000000000000000000000000000
	PD_DEST_EXT = 32'sb00000000000000000000000000000001
	PD_DREGS_DSP_OFFSET = 32'sb00000000000000000000000000001011
	PD_MAX_NUM_DREGS = 32'sb00000000000000000000000000001101
	PD_STATE_READ_COM = 32'sb00000000000000000000000000000001
	PD_STATE_READ_COM_PRE = 32'sb00000000000000000000000000000000
	PD_STATE_WRITE_LIVE = 32'sb00000000000000000000000000000011
	PD_STATE_WRITE_REGS = 32'sb00000000000000000000000000000010
Module <packet_dispatcher36_x3> is correct for synthesis.
 
Analyzing module <setting_reg.34> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000010001
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.34> is correct for synthesis.
 
Analyzing module <setting_reg.35> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000010010
	width = 32'sb00000000000000000000000000010000
Module <setting_reg.35> is correct for synthesis.
 
Analyzing module <splitter36> in library <work>.
	STATE_COPY_BOTH = 32'sb00000000000000000000000000000000
	STATE_COPY_ONE = 32'sb00000000000000000000000000000010
	STATE_COPY_ZERO = 32'sb00000000000000000000000000000001
Module <splitter36> is correct for synthesis.
 
Analyzing module <fifo_cascade.1> in library <work>.
	SIZE = 32'sb00000000000000000000000000001001
	WIDTH = 32'sb00000000000000000000000000100100
Module <fifo_cascade.1> is correct for synthesis.
 
Analyzing module <fifo_long.1> in library <work>.
	EMPTY = 32'sb00000000000000000000000000000000
	NUMLINES = 32'sb00000000000000000000000111111110
	PRE_READ = 32'sb00000000000000000000000000000001
	READING = 32'sb00000000000000000000000000000010
	SIZE = 32'sb00000000000000000000000000001001
	WIDTH = 32'sb00000000000000000000000000100100
Module <fifo_long.1> is correct for synthesis.
 
Analyzing module <ram_2port.2> in library <work>.
	AWIDTH = 32'sb00000000000000000000000000001001
	DWIDTH = 32'sb00000000000000000000000000100100
Module <ram_2port.2> is correct for synthesis.
 
Analyzing module <prot_eng_tx> in library <work>.
	BASE = 32'sb00000000000000000000000011000000
Module <prot_eng_tx> is correct for synthesis.
 
Analyzing module <add_onescomp> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010000
Module <add_onescomp> is correct for synthesis.
 
Analyzing module <fifo36_mux.3> in library <work>.
	MUX_DATA0 = 32'sb00000000000000000000000000000001
	MUX_DATA1 = 32'sb00000000000000000000000000000011
	MUX_IDLE0 = 32'sb00000000000000000000000000000000
	MUX_IDLE1 = 32'sb00000000000000000000000000000010
	prio = 32'sb00000000000000000000000000000000
Module <fifo36_mux.3> is correct for synthesis.
 
Analyzing module <spi_top> in library <work>.
Module <spi_top> is correct for synthesis.
 
Analyzing module <spi_clgen> in library <work>.
Module <spi_clgen> is correct for synthesis.
 
Analyzing module <spi_shift> in library <work>.
Module <spi_shift> is correct for synthesis.
 
Analyzing module <i2c_master_top> in library <work>.
	ARST_LVL = 32'sb00000000000000000000000000000001
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_top.v" line 160: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_top.v" line 166: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_top.v" line 167: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_top.v" line 168: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_top.v" line 169: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <i2c_master_top> is correct for synthesis.
 
Analyzing module <i2c_master_byte_ctrl> in library <work>.
	ST_ACK = 5'b01000
	ST_IDLE = 5'b00000
	ST_READ = 5'b00010
	ST_START = 5'b00001
	ST_STOP = 5'b10000
	ST_WRITE = 5'b00100
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_byte_ctrl.v" line 175: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_byte_ctrl.v" line 177: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_byte_ctrl.v" line 179: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_byte_ctrl.v" line 181: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_byte_ctrl.v" line 186: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
"../../../opencores/i2c/rtl/verilog/i2c_master_byte_ctrl.v" line 230: Found FullParallel Case directive in module <i2c_master_byte_ctrl>.
Module <i2c_master_byte_ctrl> is correct for synthesis.
 
Analyzing module <i2c_master_bit_ctrl> in library <work>.
	idle = 17'b00000000000000000
	rd_a = 17'b00000001000000000
	rd_b = 17'b00000010000000000
	rd_c = 17'b00000100000000000
	rd_d = 17'b00001000000000000
	start_a = 17'b00000000000000001
	start_b = 17'b00000000000000010
	start_c = 17'b00000000000000100
	start_d = 17'b00000000000001000
	start_e = 17'b00000000000010000
	stop_a = 17'b00000000000100000
	stop_b = 17'b00000000001000000
	stop_c = 17'b00000000010000000
	stop_d = 17'b00000000100000000
	wr_a = 17'b00010000000000000
	wr_b = 17'b00100000000000000
	wr_c = 17'b01000000000000000
	wr_d = 17'b10000000000000000
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_bit_ctrl.v" line 194: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_bit_ctrl.v" line 203: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_bit_ctrl.v" line 204: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_bit_ctrl.v" line 208: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_bit_ctrl.v" line 209: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
"../../../opencores/i2c/rtl/verilog/i2c_master_bit_ctrl.v" line 364: Found FullParallel Case directive in module <i2c_master_bit_ctrl>.
"../../../opencores/i2c/rtl/verilog/i2c_master_bit_ctrl.v" line 360: Found FullParallel Case directive in module <i2c_master_bit_ctrl>.
Module <i2c_master_bit_ctrl> is correct for synthesis.
 
Analyzing module <nsgpio> in library <work>.
Module <nsgpio> is correct for synthesis.
 
Analyzing module <wb_readback_mux> in library <work>.
Module <wb_readback_mux> is correct for synthesis.
 
Analyzing module <simple_gemac_wrapper> in library <work>.
	RXFIFOSIZE = 32'sb00000000000000000000000000001011
	RX_FLOW_CTRL = 32'sb00000000000000000000000000000000
	TXFIFOSIZE = 32'sb00000000000000000000000000001001
Module <simple_gemac_wrapper> is correct for synthesis.
 
Analyzing module <reset_sync> in library <work>.
Module <reset_sync> is correct for synthesis.
 
Analyzing module <simple_gemac> in library <work>.
	SGE_IFG = 8'b00001100
Module <simple_gemac> is correct for synthesis.
 
Analyzing module <simple_gemac_tx> in library <work>.
	MAX_FRAME_LEN = 32'sb00000000000000000010000000000000
	MIN_FRAME_LEN = 32'sb00000000000000000000000001000100
	SGE_FLOW_CTRL_ADDR = 48'b000000011000000011000010000000000000000000000001
	TX_CRC_0 = 32'sb00000000000000000000000000010000
	TX_CRC_1 = 32'sb00000000000000000000000000010001
	TX_CRC_2 = 32'sb00000000000000000000000000010010
	TX_CRC_3 = 32'sb00000000000000000000000000010011
	TX_ERROR = 32'sb00000000000000000000000000100000
	TX_FIRSTBYTE = 32'sb00000000000000000000000000001001
	TX_IDLE = 32'sb00000000000000000000000000000000
	TX_IN_FRAME = 32'sb00000000000000000000000000001010
	TX_IN_FRAME_2 = 32'sb00000000000000000000000000001011
	TX_PAD = 32'sb00000000000000000000000000001100
	TX_PAUSE = 32'sb00000000000000000000000000110111
	TX_PAUSE_END = 32'sb00000000000000000000000001010000
	TX_PAUSE_FIRST = 32'sb00000000000000000000000000111111
	TX_PAUSE_SOF = 32'sb00000000000000000000000000111110
	TX_PREAMBLE = 32'sb00000000000000000000000000000001
	TX_SOF_DEL = 32'sb00000000000000000000000000001000
WARNING:Xst:2725 - "../../../simple_gemac/simple_gemac_tx.v" line 168: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "../../../simple_gemac/simple_gemac_tx.v" line 170: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "../../../simple_gemac/simple_gemac_tx.v" line 172: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "../../../simple_gemac/simple_gemac_tx.v" line 174: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "../../../simple_gemac/simple_gemac_tx.v" line 176: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "../../../simple_gemac/simple_gemac_tx.v" line 178: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "../../../simple_gemac/simple_gemac_tx.v" line 180: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "../../../simple_gemac/simple_gemac_tx.v" line 182: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "../../../simple_gemac/simple_gemac_tx.v" line 184: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "../../../simple_gemac/simple_gemac_tx.v" line 186: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "../../../simple_gemac/simple_gemac_tx.v" line 188: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "../../../simple_gemac/simple_gemac_tx.v" line 190: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "../../../simple_gemac/simple_gemac_tx.v" line 192: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "../../../simple_gemac/simple_gemac_tx.v" line 194: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "../../../simple_gemac/simple_gemac_tx.v" line 196: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "../../../simple_gemac/simple_gemac_tx.v" line 198: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "../../../simple_gemac/simple_gemac_tx.v" line 200: Size mismatch between case item and case selector.
Module <simple_gemac_tx> is correct for synthesis.
 
Analyzing module <crc> in library <work>.
	Calling function <NextCRC>.
Module <crc> is correct for synthesis.
 
Analyzing module <simple_gemac_rx> in library <work>.
	DELAY = 32'sb00000000000000000000000000000110
	MIN_PAUSE_LEN = 32'sb00000000000000000000000001000111
	RX_DO_PAUSE = 32'sb00000000000000000000000000000100
	RX_DROP = 32'sb00000000000000000000000000000110
	RX_ERROR = 32'sb00000000000000000000000000000101
	RX_FRAME = 32'sb00000000000000000000000000000010
	RX_GOODFRAME = 32'sb00000000000000000000000000000011
	RX_IDLE = 32'sb00000000000000000000000000000000
	RX_PAUSE = 32'sb00000000000000000000000000010000
	RX_PAUSE_CHK00 = 32'sb00000000000000000000000000010111
	RX_PAUSE_CHK01 = 32'sb00000000000000000000000000011000
	RX_PAUSE_CHK08 = 32'sb00000000000000000000000000010110
	RX_PAUSE_CHK88 = 32'sb00000000000000000000000000010101
	RX_PAUSE_STORE_LSB = 32'sb00000000000000000000000000011010
	RX_PAUSE_STORE_MSB = 32'sb00000000000000000000000000011001
	RX_PAUSE_WAIT_CRC = 32'sb00000000000000000000000000011011
	RX_PREAMBLE = 32'sb00000000000000000000000000000001
Module <simple_gemac_rx> is correct for synthesis.
 
Analyzing module <delay_line> in library <work>.
	WIDTH = 32'sb00000000000000000000000000001010
Module <delay_line> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_delay[0].srl16e> in unit <delay_line>.
    Set user-defined property "INIT =  0000" for instance <gen_delay[1].srl16e> in unit <delay_line>.
    Set user-defined property "INIT =  0000" for instance <gen_delay[2].srl16e> in unit <delay_line>.
    Set user-defined property "INIT =  0000" for instance <gen_delay[3].srl16e> in unit <delay_line>.
    Set user-defined property "INIT =  0000" for instance <gen_delay[4].srl16e> in unit <delay_line>.
    Set user-defined property "INIT =  0000" for instance <gen_delay[5].srl16e> in unit <delay_line>.
    Set user-defined property "INIT =  0000" for instance <gen_delay[6].srl16e> in unit <delay_line>.
    Set user-defined property "INIT =  0000" for instance <gen_delay[7].srl16e> in unit <delay_line>.
    Set user-defined property "INIT =  0000" for instance <gen_delay[8].srl16e> in unit <delay_line>.
    Set user-defined property "INIT =  0000" for instance <gen_delay[9].srl16e> in unit <delay_line>.
Analyzing module <address_filter> in library <work>.
Module <address_filter> is correct for synthesis.
 
Analyzing module <address_filter_promisc> in library <work>.
Module <address_filter_promisc> is correct for synthesis.
 
Analyzing module <flow_ctrl_tx> in library <work>.
Module <flow_ctrl_tx> is correct for synthesis.
 
Analyzing module <simple_gemac_wb> in library <work>.
Module <simple_gemac_wb> is correct for synthesis.
 
Analyzing module <wb_reg.1> in library <work>.
	ADDR = 32'sb00000000000000000000000000000000
	DEFAULT = 7'b0111011
	WIDTH = 32'sb00000000000000000000000000000111
Module <wb_reg.1> is correct for synthesis.
 
Analyzing module <wb_reg.2> in library <work>.
	ADDR = 32'sb00000000000000000000000000000001
	DEFAULT = 32'sb00000000000000000000000000000000
	WIDTH = 32'sb00000000000000000000000000010000
Module <wb_reg.2> is correct for synthesis.
 
Analyzing module <wb_reg.3> in library <work>.
	ADDR = 32'sb00000000000000000000000000000010
	DEFAULT = 32'sb00000000000000000000000000000000
	WIDTH = 32'sb00000000000000000000000000100000
Module <wb_reg.3> is correct for synthesis.
 
Analyzing module <wb_reg.4> in library <work>.
	ADDR = 32'sb00000000000000000000000000000011
	DEFAULT = 32'sb00000000000000000000000000000000
	WIDTH = 32'sb00000000000000000000000000010000
Module <wb_reg.4> is correct for synthesis.
 
Analyzing module <wb_reg.5> in library <work>.
	ADDR = 32'sb00000000000000000000000000000100
	DEFAULT = 32'sb00000000000000000000000000000000
	WIDTH = 32'sb00000000000000000000000000100000
Module <wb_reg.5> is correct for synthesis.
 
Analyzing module <wb_reg.6> in library <work>.
	ADDR = 32'sb00000000000000000000000000000101
	DEFAULT = 32'sb00000000000000000000000000000000
	WIDTH = 32'sb00000000000000000000000000001001
Module <wb_reg.6> is correct for synthesis.
 
Analyzing module <wb_reg.7> in library <work>.
	ADDR = 32'sb00000000000000000000000000000110
	DEFAULT = 32'sb00000000000000000000000000000000
	WIDTH = 32'sb00000000000000000000000000001101
Module <wb_reg.7> is correct for synthesis.
 
Analyzing module <wb_reg.8> in library <work>.
	ADDR = 32'sb00000000000000000000000000000111
	DEFAULT = 32'sb00000000000000000000000000000000
	WIDTH = 32'sb00000000000000000000000000010000
Module <wb_reg.8> is correct for synthesis.
 
Analyzing module <eth_miim> in library <work>.
Module <eth_miim> is correct for synthesis.
 
Analyzing module <eth_clockgen> in library <work>.
Module <eth_clockgen> is correct for synthesis.
 
Analyzing module <eth_shiftreg> in library <work>.
Module <eth_shiftreg> is correct for synthesis.
 
Analyzing module <eth_outputcontrol> in library <work>.
Module <eth_outputcontrol> is correct for synthesis.
 
Analyzing module <wb_reg.9> in library <work>.
	ADDR = 32'sb00000000000000000000000000001011
	DEFAULT = 32'sb00000000000000000000000000000000
	WIDTH = 32'sb00000000000000000000000000010000
Module <wb_reg.9> is correct for synthesis.
 
Analyzing module <wb_reg.10> in library <work>.
	ADDR = 32'sb00000000000000000000000000001100
	DEFAULT = 32'sb00000000000000000000000000000000
	WIDTH = 32'sb00000000000000000000000000010000
Module <wb_reg.10> is correct for synthesis.
 
Analyzing module <rxmac_to_ll8> in library <work>.
	XFER_ACTIVE = 32'sb00000000000000000000000000000001
	XFER_ERROR = 32'sb00000000000000000000000000000010
	XFER_ERROR2 = 32'sb00000000000000000000000000000011
	XFER_IDLE = 32'sb00000000000000000000000000000000
	XFER_OVERRUN = 32'sb00000000000000000000000000000100
	XFER_OVERRUN2 = 32'sb00000000000000000000000000000101
Module <rxmac_to_ll8> is correct for synthesis.
 
Analyzing module <ll8_to_fifo19> in library <work>.
	XFER_EMPTY = 32'sb00000000000000000000000000000000
	XFER_HALF = 32'sb00000000000000000000000000000001
	XFER_HALF_WRITE = 32'sb00000000000000000000000000000011
Module <ll8_to_fifo19> is correct for synthesis.
 
Analyzing module <ll8_shortfifo> in library <work>.
Module <ll8_shortfifo> is correct for synthesis.
 
Analyzing module <fifo_short.8> in library <work>.
	WIDTH = 32'sb00000000000000000000000000001011
Module <fifo_short.8> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_srl16[0].srl16e> in unit <fifo_short.8>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[1].srl16e> in unit <fifo_short.8>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[2].srl16e> in unit <fifo_short.8>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[3].srl16e> in unit <fifo_short.8>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[4].srl16e> in unit <fifo_short.8>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[5].srl16e> in unit <fifo_short.8>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[6].srl16e> in unit <fifo_short.8>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[7].srl16e> in unit <fifo_short.8>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[8].srl16e> in unit <fifo_short.8>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[9].srl16e> in unit <fifo_short.8>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[10].srl16e> in unit <fifo_short.8>.
Analyzing module <fifo_short.2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010011
Module <fifo_short.2> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_srl16[0].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[1].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[2].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[3].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[4].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[5].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[6].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[7].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[8].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[9].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[10].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[11].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[12].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[13].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[14].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[15].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[16].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[17].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[18].srl16e> in unit <fifo_short.2>.
Analyzing module <fifo19_rxrealign> in library <work>.
	RXRE_DUMMY = 32'sb00000000000000000000000000000000
	RXRE_PKT = 32'sb00000000000000000000000000000001
Module <fifo19_rxrealign> is correct for synthesis.
 
Analyzing module <fifo19_to_fifo36> in library <work>.
	LE = 32'sb00000000000000000000000000000000
Module <fifo19_to_fifo36> is correct for synthesis.
 
Analyzing module <fifo_2clock_cascade.1> in library <work>.
	SIZE = 32'sb00000000000000000000000000001011
	WIDTH = 32'sb00000000000000000000000000100100
Module <fifo_2clock_cascade.1> is correct for synthesis.
 
Analyzing module <fifo_2clock.1> in library <work>.
	SIZE = 32'sb00000000000000000000000000001011
	WIDTH = 32'sb00000000000000000000000000100100
Module <fifo_2clock.1> is correct for synthesis.
 
Analyzing module <fifo_2clock_cascade.2> in library <work>.
	SIZE = 32'sb00000000000000000000000000001001
	WIDTH = 32'sb00000000000000000000000000100100
Module <fifo_2clock_cascade.2> is correct for synthesis.
 
Analyzing module <fifo_2clock.2> in library <work>.
	SIZE = 32'sb00000000000000000000000000001001
	WIDTH = 32'sb00000000000000000000000000100100
WARNING:Xst:2211 - "../../../coregen/fifo_xlnx_512x36_2clk.v" line 39: Instantiating black box module <fifo_xlnx_512x36_2clk>.
Module <fifo_2clock.2> is correct for synthesis.
 
Analyzing module <ethtx_realign> in library <work>.
	RE_DONE = 32'sb00000000000000000000000000000010
	RE_HELD = 32'sb00000000000000000000000000000001
	RE_IDLE = 32'sb00000000000000000000000000000000
Module <ethtx_realign> is correct for synthesis.
 
Analyzing module <fifo36_to_ll8> in library <work>.
Module <fifo36_to_ll8> is correct for synthesis.
 
Analyzing module <ll8_to_txmac> in library <work>.
	XFER_ACTIVE = 32'sb00000000000000000000000000000001
	XFER_DROP = 32'sb00000000000000000000000000000100
	XFER_IDLE = 32'sb00000000000000000000000000000000
	XFER_UNDERRUN = 32'sb00000000000000000000000000000011
	XFER_WAIT1 = 32'sb00000000000000000000000000000010
Module <ll8_to_txmac> is correct for synthesis.
 
Analyzing module <settings_bus> in library <work>.
	AWIDTH = 32'sb00000000000000000000000000010000
	DWIDTH = 32'sb00000000000000000000000000100000
Module <settings_bus> is correct for synthesis.
 
Analyzing module <settings_bus_crossclock> in library <work>.
WARNING:Xst:2211 - "../../../coregen/fifo_xlnx_16x40_2clk.v" line 30: Instantiating black box module <fifo_xlnx_16x40_2clk>.
Module <settings_bus_crossclock> is correct for synthesis.
 
Analyzing module <setting_reg.1> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000000000
	width = 32'sb00000000000000000000000000001000
Module <setting_reg.1> is correct for synthesis.
 
Analyzing module <setting_reg.2> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000000001
	width = 32'sb00000000000000000000000000001000
Module <setting_reg.2> is correct for synthesis.
 
Analyzing module <setting_reg.3> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000000010
	width = 32'sb00000000000000000000000000001000
Module <setting_reg.3> is correct for synthesis.
 
Analyzing module <setting_reg.4> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000000100
	width = 32'sb00000000000000000000000000000001
Module <setting_reg.4> is correct for synthesis.
 
Analyzing module <setting_reg.5> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000000101
	width = 32'sb00000000000000000000000000000001
Module <setting_reg.5> is correct for synthesis.
 
Analyzing module <setting_reg.6> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000000011
	width = 32'sb00000000000000000000000000001000
Module <setting_reg.6> is correct for synthesis.
 
Analyzing module <setting_reg.7> in library <work>.
	at_reset = 8'b00011110
	my_addr = 32'sb00000000000000000000000000000110
	width = 32'sb00000000000000000000000000001000
Module <setting_reg.7> is correct for synthesis.
 
Analyzing module <oneshot_2clk> in library <work>.
Module <oneshot_2clk> is correct for synthesis.
 
Analyzing module <pic> in library <work>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
	Calling function <trigger>.
"../../../control_lib/pic.v" line 145: Found FullParallel Case directive in module <pic>.
"../../../control_lib/pic.v" line 166: Found FullParallel Case directive in module <pic>.
Module <pic> is correct for synthesis.
 
Analyzing module <priority_enc> in library <work>.
Module <priority_enc> is correct for synthesis.
 
Analyzing module <quad_uart> in library <work>.
	RXDEPTH = 32'sb00000000000000000000000000000011
	SUART_CLKDIV = 32'sb00000000000000000000000000000000
	SUART_RXCHAR = 32'sb00000000000000000000000000000100
	SUART_RXLEVEL = 32'sb00000000000000000000000000000010
	SUART_TXCHAR = 32'sb00000000000000000000000000000011
	SUART_TXLEVEL = 32'sb00000000000000000000000000000001
	TXDEPTH = 32'sb00000000000000000000000000000011
Module <quad_uart> is correct for synthesis.
 
Analyzing module <simple_uart_tx> in library <work>.
	DEPTH = 32'sb00000000000000000000000000000011
Module <simple_uart_tx> is correct for synthesis.
 
Analyzing module <medfifo> in library <work>.
	DEPTH = 32'sb00000000000000000000000000000011
	NUM_FIFOS = 32'sb00000000000000000000000000001000
	WIDTH = 32'sb00000000000000000000000000001000
Module <medfifo> is correct for synthesis.
 
Analyzing module <shortfifo> in library <work>.
	WIDTH = 32'sb00000000000000000000000000001000
Module <shortfifo> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_srl16[0].srl16e> in unit <shortfifo>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[1].srl16e> in unit <shortfifo>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[2].srl16e> in unit <shortfifo>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[3].srl16e> in unit <shortfifo>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[4].srl16e> in unit <shortfifo>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[5].srl16e> in unit <shortfifo>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[6].srl16e> in unit <shortfifo>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[7].srl16e> in unit <shortfifo>.
Analyzing module <simple_uart_rx> in library <work>.
	DEPTH = 32'sb00000000000000000000000000000011
Module <simple_uart_rx> is correct for synthesis.
 
Analyzing module <s3a_icap_wb> in library <work>.
	ICAP_IDLE = 32'sb00000000000000000000000000000000
	ICAP_RD0 = 32'sb00000000000000000000000000000010
	ICAP_RD1 = 32'sb00000000000000000000000000000011
	ICAP_WR0 = 32'sb00000000000000000000000000000001
	ICAP_WR1 = 32'sb00000000000000000000000000000101
Module <s3a_icap_wb> is correct for synthesis.
 
Analyzing module <rx_frontend> in library <work>.
	BASE = 32'sb00000000000000000000000000011000
	IQCOMP_EN = 32'sb00000000000000000000000000000001
Module <rx_frontend> is correct for synthesis.
 
Analyzing module <setting_reg.12> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000011000
	width = 32'sb00000000000000000000000000000001
Module <setting_reg.12> is correct for synthesis.
 
Analyzing module <setting_reg.13> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000011001
	width = 32'sb00000000000000000000000000010010
Module <setting_reg.13> is correct for synthesis.
 
Analyzing module <setting_reg.14> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000011010
	width = 32'sb00000000000000000000000000010010
Module <setting_reg.14> is correct for synthesis.
 
Analyzing module <rx_dcoffset.1> in library <work>.
	ADDR = 32'sb00000000000000000000000000011011
	WIDTH = 32'sb00000000000000000000000000010010
	alpha_shift = 32'sb00000000000000000000000000010100
	int_width = 32'sb00000000000000000000000000100110
Module <rx_dcoffset.1> is correct for synthesis.
 
Analyzing module <round_sd.2> in library <work>.
	ERR_WIDTH = 32'sb00000000000000000000000000010101
	WIDTH_IN = 32'sb00000000000000000000000000100110
	WIDTH_OUT = 32'sb00000000000000000000000000010010
Module <round_sd.2> is correct for synthesis.
 
Analyzing module <sign_extend.4> in library <work>.
	bits_in = 32'sb00000000000000000000000000010101
	bits_out = 32'sb00000000000000000000000000100110
Module <sign_extend.4> is correct for synthesis.
 
Analyzing module <add2_and_clip_reg.3> in library <work>.
	WIDTH = 32'sb00000000000000000000000000100110
Module <add2_and_clip_reg.3> is correct for synthesis.
 
Analyzing module <add2_and_clip.3> in library <work>.
	WIDTH = 32'sb00000000000000000000000000100110
Module <add2_and_clip.3> is correct for synthesis.
 
Analyzing module <clip.5> in library <work>.
	bits_in = 32'sb00000000000000000000000000100111
	bits_out = 32'sb00000000000000000000000000100110
Module <clip.5> is correct for synthesis.
 
Analyzing module <round.2> in library <work>.
	bits_in = 32'sb00000000000000000000000000100110
	bits_out = 32'sb00000000000000000000000000010010
Module <round.2> is correct for synthesis.
 
Analyzing module <add2_and_clip_reg.2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010010
Module <add2_and_clip_reg.2> is correct for synthesis.
 
Analyzing module <add2_and_clip.2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010010
Module <add2_and_clip.2> is correct for synthesis.
 
Analyzing module <clip.3> in library <work>.
	bits_in = 32'sb00000000000000000000000000010011
	bits_out = 32'sb00000000000000000000000000010010
Module <clip.3> is correct for synthesis.
 
Analyzing module <rx_dcoffset.2> in library <work>.
	ADDR = 32'sb00000000000000000000000000011100
	WIDTH = 32'sb00000000000000000000000000010010
	alpha_shift = 32'sb00000000000000000000000000010100
	int_width = 32'sb00000000000000000000000000100110
Module <rx_dcoffset.2> is correct for synthesis.
 
Analyzing module <add2_and_clip_reg.1> in library <work>.
	WIDTH = 32'sb00000000000000000000000000011000
Module <add2_and_clip_reg.1> is correct for synthesis.
 
Analyzing module <add2_and_clip.1> in library <work>.
	WIDTH = 32'sb00000000000000000000000000011000
Module <add2_and_clip.1> is correct for synthesis.
 
Analyzing module <clip.1> in library <work>.
	bits_in = 32'sb00000000000000000000000000011001
	bits_out = 32'sb00000000000000000000000000011000
Module <clip.1> is correct for synthesis.
 
Analyzing module <dsp_core_rx.1> in library <work>.
	BASE = 32'sb00000000000000000000000000110000
Module <dsp_core_rx.1> is correct for synthesis.
 
Analyzing module <setting_reg.15> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000110000
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.15> is correct for synthesis.
 
Analyzing module <setting_reg.16> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000110010
	width = 32'sb00000000000000000000000000001010
Module <setting_reg.16> is correct for synthesis.
 
Analyzing module <setting_reg.17> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000110011
	width = 32'sb00000000000000000000000000000010
Module <setting_reg.17> is correct for synthesis.
 
Analyzing module <cordic_z24.1> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011001
	c00 = 23'b01000000000000000000000
	c01 = 23'b00100101110010000000101
	c02 = 23'b00010011111101100111000
	c03 = 23'b00001010001000100010010
	c04 = 23'b00000101000101100001101
	c05 = 23'b00000010100010111011000
	c06 = 23'b00000001010001011110110
	c07 = 23'b00000000101000101111100
	c08 = 23'b00000000010100010111110
	c09 = 23'b00000000001010001011111
	c10 = 23'b00000000000101000110000
	c11 = 23'b00000000000010100011000
	c12 = 23'b00000000000001010001100
	c13 = 23'b00000000000000101000110
	c14 = 23'b00000000000000010100011
	c15 = 23'b00000000000000001010001
	c16 = 23'b00000000000000000101001
	c17 = 23'b00000000000000000010100
	c18 = 23'b00000000000000000001010
	c19 = 23'b00000000000000000000101
	c20 = 23'b00000000000000000000011
	c21 = 23'b00000000000000000000001
	c22 = 23'b00000000000000000000001
	c23 = 23'b00000000000000000000000
	stages = 32'sb00000000000000000000000000010011
	zwidth = 32'sb00000000000000000000000000011000
Module <cordic_z24.1> is correct for synthesis.
 
Analyzing module <cordic_stage.1> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011011
	shift = 32'sb00000000000000000000000000000000
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.1> is correct for synthesis.
 
Analyzing module <cordic_stage.2> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011011
	shift = 32'sb00000000000000000000000000000001
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.2> is correct for synthesis.
 
Analyzing module <cordic_stage.3> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011011
	shift = 32'sb00000000000000000000000000000010
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.3> is correct for synthesis.
 
Analyzing module <cordic_stage.4> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011011
	shift = 32'sb00000000000000000000000000000011
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.4> is correct for synthesis.
 
Analyzing module <cordic_stage.5> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011011
	shift = 32'sb00000000000000000000000000000100
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.5> is correct for synthesis.
 
Analyzing module <cordic_stage.6> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011011
	shift = 32'sb00000000000000000000000000000101
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.6> is correct for synthesis.
 
Analyzing module <cordic_stage.7> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011011
	shift = 32'sb00000000000000000000000000000110
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.7> is correct for synthesis.
 
Analyzing module <cordic_stage.8> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011011
	shift = 32'sb00000000000000000000000000000111
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.8> is correct for synthesis.
 
Analyzing module <cordic_stage.9> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011011
	shift = 32'sb00000000000000000000000000001000
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.9> is correct for synthesis.
 
Analyzing module <cordic_stage.10> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011011
	shift = 32'sb00000000000000000000000000001001
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.10> is correct for synthesis.
 
Analyzing module <cordic_stage.11> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011011
	shift = 32'sb00000000000000000000000000001010
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.11> is correct for synthesis.
 
Analyzing module <cordic_stage.12> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011011
	shift = 32'sb00000000000000000000000000001011
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.12> is correct for synthesis.
 
Analyzing module <cordic_stage.13> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011011
	shift = 32'sb00000000000000000000000000001100
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.13> is correct for synthesis.
 
Analyzing module <cordic_stage.14> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011011
	shift = 32'sb00000000000000000000000000001101
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.14> is correct for synthesis.
 
Analyzing module <cordic_stage.15> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011011
	shift = 32'sb00000000000000000000000000001110
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.15> is correct for synthesis.
 
Analyzing module <cordic_stage.16> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011011
	shift = 32'sb00000000000000000000000000001111
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.16> is correct for synthesis.
 
Analyzing module <cordic_stage.17> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011011
	shift = 32'sb00000000000000000000000000010000
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.17> is correct for synthesis.
 
Analyzing module <cordic_stage.18> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011011
	shift = 32'sb00000000000000000000000000010001
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.18> is correct for synthesis.
 
Analyzing module <cordic_stage.19> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011011
	shift = 32'sb00000000000000000000000000010010
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.19> is correct for synthesis.
 
Analyzing module <cordic_stage.20> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011011
	shift = 32'sb00000000000000000000000000010011
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.20> is correct for synthesis.
 
Analyzing module <clip_reg.1> in library <work>.
	bits_in = 32'sb00000000000000000000000000011001
	bits_out = 32'sb00000000000000000000000000011000
Module <clip_reg.1> is correct for synthesis.
 
Analyzing module <cic_strober.1> in library <work>.
	WIDTH = 32'sb00000000000000000000000000001000
Module <cic_strober.1> is correct for synthesis.
 
Analyzing module <cic_decim> in library <work>.
	N = 32'sb00000000000000000000000000000100
	bw = 32'sb00000000000000000000000000011000
	log2_of_max_rate = 32'sb00000000000000000000000000000111
	maxbitgain = 32'sb00000000000000000000000000011100
Module <cic_decim> is correct for synthesis.
 
Analyzing module <sign_extend.1> in library <work>.
	bits_in = 32'sb00000000000000000000000000011000
	bits_out = 32'sb00000000000000000000000000110100
Module <sign_extend.1> is correct for synthesis.
 
Analyzing module <cic_dec_shifter> in library <work>.
	bw = 32'sb00000000000000000000000000011000
	maxbitgain = 32'sb00000000000000000000000000011100
	Calling function <bitgain>.
Module <cic_dec_shifter> is correct for synthesis.
 
Analyzing module <small_hb_dec> in library <work>.
	ACCWIDTH = 32'sb00000000000000000000000000011110
	INTWIDTH = 32'sb00000000000000000000000000010001
	WIDTH = 32'sb00000000000000000000000000011000
Module <small_hb_dec> is correct for synthesis.
 
Analyzing module <round_sd.3> in library <work>.
	ERR_WIDTH = 32'sb00000000000000000000000000001000
	WIDTH_IN = 32'sb00000000000000000000000000011000
	WIDTH_OUT = 32'sb00000000000000000000000000010001
Module <round_sd.3> is correct for synthesis.
 
Analyzing module <sign_extend.5> in library <work>.
	bits_in = 32'sb00000000000000000000000000001000
	bits_out = 32'sb00000000000000000000000000011000
Module <sign_extend.5> is correct for synthesis.
 
Analyzing module <round.3> in library <work>.
	bits_in = 32'sb00000000000000000000000000011000
	bits_out = 32'sb00000000000000000000000000010001
Module <round.3> is correct for synthesis.
 
Analyzing module <round_sd.4> in library <work>.
	ERR_WIDTH = 32'sb00000000000000000000000000000110
	WIDTH_IN = 32'sb00000000000000000000000000011110
	WIDTH_OUT = 32'sb00000000000000000000000000011001
Module <round_sd.4> is correct for synthesis.
 
Analyzing module <sign_extend.6> in library <work>.
	bits_in = 32'sb00000000000000000000000000000110
	bits_out = 32'sb00000000000000000000000000011110
Module <sign_extend.6> is correct for synthesis.
 
Analyzing module <add2_and_clip_reg.4> in library <work>.
	WIDTH = 32'sb00000000000000000000000000011110
Module <add2_and_clip_reg.4> is correct for synthesis.
 
Analyzing module <add2_and_clip.4> in library <work>.
	WIDTH = 32'sb00000000000000000000000000011110
Module <add2_and_clip.4> is correct for synthesis.
 
Analyzing module <clip.6> in library <work>.
	bits_in = 32'sb00000000000000000000000000011111
	bits_out = 32'sb00000000000000000000000000011110
Module <clip.6> is correct for synthesis.
 
Analyzing module <round.4> in library <work>.
	bits_in = 32'sb00000000000000000000000000011110
	bits_out = 32'sb00000000000000000000000000011001
Module <round.4> is correct for synthesis.
 
Analyzing module <hb_dec> in library <work>.
	ACCWIDTH = 32'sb00000000000000000000000000011011
	INTWIDTH = 32'sb00000000000000000000000000010001
	SHIFT_FACTOR = 32'sb00000000000000000000000000000110
	WIDTH = 32'sb00000000000000000000000000011000
Module <hb_dec> is correct for synthesis.
 
Analyzing module <srl.1> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010001
Module <srl.1> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_srl[0].srl16e> in unit <srl.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[1].srl16e> in unit <srl.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[2].srl16e> in unit <srl.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[3].srl16e> in unit <srl.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[4].srl16e> in unit <srl.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[5].srl16e> in unit <srl.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[6].srl16e> in unit <srl.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[7].srl16e> in unit <srl.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[8].srl16e> in unit <srl.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[9].srl16e> in unit <srl.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[10].srl16e> in unit <srl.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[11].srl16e> in unit <srl.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[12].srl16e> in unit <srl.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[13].srl16e> in unit <srl.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[14].srl16e> in unit <srl.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[15].srl16e> in unit <srl.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[16].srl16e> in unit <srl.1>.
Analyzing module <acc.1> in library <work>.
	IWIDTH = 32'sb00000000000000000000000000011001
	OWIDTH = 32'sb00000000000000000000000000011011
Module <acc.1> is correct for synthesis.
 
Analyzing module <sign_extend.7> in library <work>.
	bits_in = 32'sb00000000000000000000000000011001
	bits_out = 32'sb00000000000000000000000000011011
Module <sign_extend.7> is correct for synthesis.
 
Analyzing module <sign_extend.2> in library <work>.
	bits_in = 32'sb00000000000000000000000000010001
	bits_out = 32'sb00000000000000000000000000010101
Module <sign_extend.2> is correct for synthesis.
 
Analyzing module <round_sd.1> in library <work>.
	ERR_WIDTH = 32'sb00000000000000000000000000001001
	WIDTH_IN = 32'sb00000000000000000000000000011000
	WIDTH_OUT = 32'sb00000000000000000000000000010000
Module <round_sd.1> is correct for synthesis.
 
Analyzing module <sign_extend.3> in library <work>.
	bits_in = 32'sb00000000000000000000000000001001
	bits_out = 32'sb00000000000000000000000000011000
Module <sign_extend.3> is correct for synthesis.
 
Analyzing module <round.1> in library <work>.
	bits_in = 32'sb00000000000000000000000000011000
	bits_out = 32'sb00000000000000000000000000010000
Module <round.1> is correct for synthesis.
 
Analyzing module <setting_reg.8> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000100011
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.8> is correct for synthesis.
 
Analyzing module <vita_rx_chain.1> in library <work>.
	BASE = 32'sb00000000000000000000000000100000
	FIFOSIZE = 32'sb00000000000000000000000000001010
	PROT_ENG_FLAGS = 32'sb00000000000000000000000000000001
	UNIT = 32'sb00000000000000000000000000000000
Module <vita_rx_chain.1> is correct for synthesis.
 
Analyzing module <vita_rx_control.1> in library <work>.
	BASE = 32'sb00000000000000000000000000100000
	IBS_BROKENCHAIN = 32'sb00000000000000000000000000000101
	IBS_IDLE = 32'sb00000000000000000000000000000000
	IBS_LATECMD = 32'sb00000000000000000000000000000110
	IBS_OVERRUN = 32'sb00000000000000000000000000000100
	IBS_RUNNING = 32'sb00000000000000000000000000000010
	IBS_WAITING = 32'sb00000000000000000000000000000001
	IBS_ZEROLEN = 32'sb00000000000000000000000000000111
	WIDTH = 32'sb00000000000000000000000000100000
Module <vita_rx_control.1> is correct for synthesis.
 
Analyzing module <setting_reg.36> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000100000
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.36> is correct for synthesis.
 
Analyzing module <setting_reg.37> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000100001
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.37> is correct for synthesis.
 
Analyzing module <setting_reg.38> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000100010
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.38> is correct for synthesis.
 
Analyzing module <fifo_short.3> in library <work>.
	WIDTH = 32'sb00000000000000000000000001100000
Module <fifo_short.3> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_srl16[0].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[1].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[2].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[3].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[4].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[5].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[6].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[7].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[8].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[9].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[10].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[11].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[12].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[13].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[14].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[15].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[16].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[17].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[18].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[19].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[20].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[21].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[22].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[23].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[24].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[25].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[26].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[27].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[28].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[29].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[30].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[31].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[32].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[33].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[34].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[35].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[36].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[37].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[38].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[39].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[40].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[41].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[42].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[43].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[44].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[45].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[46].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[47].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[48].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[49].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[50].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[51].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[52].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[53].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[54].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[55].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[56].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[57].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[58].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[59].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[60].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[61].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[62].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[63].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[64].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[65].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[66].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[67].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[68].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[69].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[70].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[71].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[72].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[73].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[74].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[75].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[76].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[77].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[78].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[79].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[80].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[81].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[82].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[83].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[84].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[85].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[86].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[87].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[88].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[89].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[90].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[91].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[92].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[93].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[94].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[95].srl16e> in unit <fifo_short.3>.
Analyzing module <fifo_short.4> in library <work>.
	WIDTH = 32'sb00000000000000000000000001100101
Module <fifo_short.4> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_srl16[0].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[1].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[2].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[3].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[4].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[5].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[6].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[7].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[8].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[9].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[10].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[11].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[12].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[13].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[14].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[15].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[16].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[17].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[18].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[19].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[20].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[21].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[22].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[23].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[24].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[25].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[26].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[27].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[28].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[29].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[30].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[31].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[32].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[33].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[34].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[35].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[36].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[37].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[38].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[39].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[40].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[41].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[42].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[43].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[44].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[45].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[46].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[47].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[48].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[49].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[50].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[51].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[52].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[53].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[54].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[55].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[56].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[57].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[58].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[59].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[60].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[61].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[62].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[63].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[64].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[65].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[66].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[67].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[68].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[69].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[70].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[71].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[72].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[73].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[74].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[75].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[76].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[77].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[78].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[79].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[80].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[81].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[82].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[83].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[84].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[85].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[86].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[87].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[88].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[89].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[90].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[91].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[92].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[93].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[94].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[95].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[96].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[97].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[98].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[99].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[100].srl16e> in unit <fifo_short.4>.
Analyzing module <time_compare> in library <work>.
Module <time_compare> is correct for synthesis.
 
Analyzing module <vita_rx_framer.1> in library <work>.
	BASE = 32'sb00000000000000000000000000100000
	MAXCHAN = 32'sb00000000000000000000000000000001
	SAMP_WIDTH = 32'sb00000000000000000000000001100101
	VITA_ERR_HEADER = 32'sb00000000000000000000000000001001
	VITA_ERR_PAYLOAD = 32'sb00000000000000000000000000001110
	VITA_ERR_SECS = 32'sb00000000000000000000000000001011
	VITA_ERR_STREAMID = 32'sb00000000000000000000000000001010
	VITA_ERR_TICS = 32'sb00000000000000000000000000001100
	VITA_ERR_TICS2 = 32'sb00000000000000000000000000001101
	VITA_ERR_TRAILER = 32'sb00000000000000000000000000001111
	VITA_HEADER = 32'sb00000000000000000000000000000001
	VITA_IDLE = 32'sb00000000000000000000000000000000
	VITA_PAYLOAD = 32'sb00000000000000000000000000000110
	VITA_SECS = 32'sb00000000000000000000000000000011
	VITA_STREAMID = 32'sb00000000000000000000000000000010
	VITA_TICS = 32'sb00000000000000000000000000000100
	VITA_TICS2 = 32'sb00000000000000000000000000000101
	VITA_TRAILER = 32'sb00000000000000000000000000000111
Module <vita_rx_framer.1> is correct for synthesis.
 
Analyzing module <setting_reg.39> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000100100
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.39> is correct for synthesis.
 
Analyzing module <setting_reg.40> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000100101
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.40> is correct for synthesis.
 
Analyzing module <setting_reg.41> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000100110
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.41> is correct for synthesis.
 
Analyzing module <setting_reg.42> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000100111
	width = 32'sb00000000000000000000000000010000
Module <setting_reg.42> is correct for synthesis.
 
Analyzing module <setting_reg.43> in library <work>.
	at_reset = 32'sb00000000000000000000000000000001
	my_addr = 32'sb00000000000000000000000000101000
	width = 32'sb00000000000000000000000000000100
Module <setting_reg.43> is correct for synthesis.
 
Analyzing module <fifo_short.5> in library <work>.
	WIDTH = 32'sb00000000000000000000000000100010
Module <fifo_short.5> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_srl16[0].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[1].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[2].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[3].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[4].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[5].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[6].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[7].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[8].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[9].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[10].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[11].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[12].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[13].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[14].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[15].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[16].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[17].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[18].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[19].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[20].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[21].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[22].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[23].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[24].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[25].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[26].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[27].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[28].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[29].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[30].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[31].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[32].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[33].srl16e> in unit <fifo_short.5>.
Analyzing module <dsp_framer36.1> in library <work>.
	BUF_SIZE = 32'sb00000000000000000000000000001010
	PORT_SEL = 32'sb00000000000000000000000000000000
	PROT_ENG_FLAGS = 32'sb00000000000000000000000000000001
Module <dsp_framer36.1> is correct for synthesis.
 
Analyzing module <fifo_cascade.2> in library <work>.
	SIZE = 32'sb00000000000000000000000000001010
	WIDTH = 32'sb00000000000000000000000000100100
Module <fifo_cascade.2> is correct for synthesis.
 
Analyzing module <fifo_long.2> in library <work>.
	EMPTY = 32'sb00000000000000000000000000000000
	NUMLINES = 32'sb00000000000000000000001111111110
	PRE_READ = 32'sb00000000000000000000000000000001
	READING = 32'sb00000000000000000000000000000010
	SIZE = 32'sb00000000000000000000000000001010
	WIDTH = 32'sb00000000000000000000000000100100
Module <fifo_long.2> is correct for synthesis.
 
Analyzing module <ram_2port.3> in library <work>.
	AWIDTH = 32'sb00000000000000000000000000001010
	DWIDTH = 32'sb00000000000000000000000000100100
Module <ram_2port.3> is correct for synthesis.
 
Analyzing module <fifo_short.6> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010000
Module <fifo_short.6> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_srl16[0].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[1].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[2].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[3].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[4].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[5].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[6].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[7].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[8].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[9].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[10].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[11].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[12].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[13].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[14].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[15].srl16e> in unit <fifo_short.6>.
Analyzing module <dsp_core_rx.2> in library <work>.
	BASE = 32'sb00000000000000000000000001100000
Module <dsp_core_rx.2> is correct for synthesis.
 
Analyzing module <setting_reg.18> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000001100000
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.18> is correct for synthesis.
 
Analyzing module <setting_reg.19> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000001100010
	width = 32'sb00000000000000000000000000001010
Module <setting_reg.19> is correct for synthesis.
 
Analyzing module <setting_reg.20> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000001100011
	width = 32'sb00000000000000000000000000000010
Module <setting_reg.20> is correct for synthesis.
 
Analyzing module <setting_reg.9> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000001010011
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.9> is correct for synthesis.
 
Analyzing module <vita_rx_chain.2> in library <work>.
	BASE = 32'sb00000000000000000000000001010000
	FIFOSIZE = 32'sb00000000000000000000000000001010
	PROT_ENG_FLAGS = 32'sb00000000000000000000000000000001
	UNIT = 32'sb00000000000000000000000000000010
Module <vita_rx_chain.2> is correct for synthesis.
 
Analyzing module <vita_rx_control.2> in library <work>.
	BASE = 32'sb00000000000000000000000001010000
	IBS_BROKENCHAIN = 32'sb00000000000000000000000000000101
	IBS_IDLE = 32'sb00000000000000000000000000000000
	IBS_LATECMD = 32'sb00000000000000000000000000000110
	IBS_OVERRUN = 32'sb00000000000000000000000000000100
	IBS_RUNNING = 32'sb00000000000000000000000000000010
	IBS_WAITING = 32'sb00000000000000000000000000000001
	IBS_ZEROLEN = 32'sb00000000000000000000000000000111
	WIDTH = 32'sb00000000000000000000000000100000
Module <vita_rx_control.2> is correct for synthesis.
 
Analyzing module <setting_reg.44> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000001010000
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.44> is correct for synthesis.
 
Analyzing module <setting_reg.45> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000001010001
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.45> is correct for synthesis.
 
Analyzing module <setting_reg.46> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000001010010
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.46> is correct for synthesis.
 
Analyzing module <vita_rx_framer.2> in library <work>.
	BASE = 32'sb00000000000000000000000001010000
	MAXCHAN = 32'sb00000000000000000000000000000001
	SAMP_WIDTH = 32'sb00000000000000000000000001100101
	VITA_ERR_HEADER = 32'sb00000000000000000000000000001001
	VITA_ERR_PAYLOAD = 32'sb00000000000000000000000000001110
	VITA_ERR_SECS = 32'sb00000000000000000000000000001011
	VITA_ERR_STREAMID = 32'sb00000000000000000000000000001010
	VITA_ERR_TICS = 32'sb00000000000000000000000000001100
	VITA_ERR_TICS2 = 32'sb00000000000000000000000000001101
	VITA_ERR_TRAILER = 32'sb00000000000000000000000000001111
	VITA_HEADER = 32'sb00000000000000000000000000000001
	VITA_IDLE = 32'sb00000000000000000000000000000000
	VITA_PAYLOAD = 32'sb00000000000000000000000000000110
	VITA_SECS = 32'sb00000000000000000000000000000011
	VITA_STREAMID = 32'sb00000000000000000000000000000010
	VITA_TICS = 32'sb00000000000000000000000000000100
	VITA_TICS2 = 32'sb00000000000000000000000000000101
	VITA_TRAILER = 32'sb00000000000000000000000000000111
Module <vita_rx_framer.2> is correct for synthesis.
 
Analyzing module <setting_reg.47> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000001010100
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.47> is correct for synthesis.
 
Analyzing module <setting_reg.48> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000001010101
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.48> is correct for synthesis.
 
Analyzing module <setting_reg.49> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000001010110
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.49> is correct for synthesis.
 
Analyzing module <setting_reg.50> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000001010111
	width = 32'sb00000000000000000000000000010000
Module <setting_reg.50> is correct for synthesis.
 
Analyzing module <setting_reg.51> in library <work>.
	at_reset = 32'sb00000000000000000000000000000001
	my_addr = 32'sb00000000000000000000000001011000
	width = 32'sb00000000000000000000000000000100
Module <setting_reg.51> is correct for synthesis.
 
Analyzing module <dsp_framer36.2> in library <work>.
	BUF_SIZE = 32'sb00000000000000000000000000001010
	PORT_SEL = 32'sb00000000000000000000000000000010
	PROT_ENG_FLAGS = 32'sb00000000000000000000000000000001
Module <dsp_framer36.2> is correct for synthesis.
 
Analyzing module <setting_reg.10> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000010010001
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.10> is correct for synthesis.
 
Analyzing module <ext_fifo> in library <work>.
	EXT_WIDTH = 32'sb00000000000000000000000000100100
	FIFO_DEPTH = 32'sb00000000000000000000000000010010
	INT_WIDTH = 32'sb00000000000000000000000000100100
	RAM_DEPTH = 32'sb00000000000000000000000000010010
WARNING:Xst:2211 - "../../../coregen/fifo_xlnx_32x36_2clk.v" line 140: Instantiating black box module <fifo_xlnx_32x36_2clk>.
WARNING:Xst:2211 - "../../../coregen/fifo_xlnx_512x36_2clk_prog_full.v" line 152: Instantiating black box module <fifo_xlnx_512x36_2clk_prog_full>.
Module <ext_fifo> is correct for synthesis.
 
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <fifo_g1.fifo_xlnx_32x36_2clk_i1> in unit <ext_fifo>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <fifo_g1.fifo_xlnx_32x36_2clk_i1> in unit <ext_fifo>.
Analyzing module <nobl_fifo> in library <work>.
	FIFO_DEPTH = 32'sb00000000000000000000000000010010
	RAM_DEPTH = 32'sb00000000000000000000000000010010
	WIDTH = 32'sb00000000000000000000000000100100
Module <nobl_fifo> is correct for synthesis.
 
Analyzing module <nobl_if> in library <work>.
	DEPTH = 32'sb00000000000000000000000000010010
	WIDTH = 32'sb00000000000000000000000000100100
Module <nobl_if> is correct for synthesis.
 
Analyzing module <bin2gray> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010010
Module <bin2gray> is correct for synthesis.
 
Analyzing module <refill_randomizer> in library <work>.
	BITS = 32'sb00000000000000000000000000000111
Module <refill_randomizer> is correct for synthesis.
 
    Set property "SYN_NOPRUNE = 1" for unit <fifo_xlnx_32x36_2clk>.
Analyzing module <vita_tx_chain> in library <work>.
	BASE_CTRL = 32'sb00000000000000000000000010010000
	BASE_DSP = 32'sb00000000000000000000000010100000
	DO_FLOW_CONTROL = 32'sb00000000000000000000000000000001
	DSP_NUMBER = 32'sb00000000000000000000000000000000
	FIFOWIDTH = 32'sb00000000000000000000000001110101
	MAXCHAN = 32'sb00000000000000000000000000000001
	PROT_ENG_FLAGS = 32'sb00000000000000000000000000000001
	REPORT_ERROR = 32'sb00000000000000000000000000000001
	USE_TRANS_HEADER = 32'sb00000000000000000000000000000001
Module <vita_tx_chain> is correct for synthesis.
 
Analyzing module <setting_reg.21> in library <work>.
	at_reset = 32'sb00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000010010010
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.21> is correct for synthesis.
 
Analyzing module <vita_tx_deframer> in library <work>.
	BASE = 32'sb00000000000000000000000010010000
	FIFOWIDTH = 32'sb00000000000000000000000001110101
	MAXCHAN = 32'sb00000000000000000000000000000001
	USE_TRANS_HEADER = 32'sb00000000000000000000000000000001
	VITA_CLASSID = 32'sb00000000000000000000000000000011
	VITA_CLASSID2 = 32'sb00000000000000000000000000000100
	VITA_DUMP = 32'sb00000000000000000000000000001011
	VITA_HEADER = 32'sb00000000000000000000000000000001
	VITA_PAYLOAD = 32'sb00000000000000000000000000001000
	VITA_SECS = 32'sb00000000000000000000000000000101
	VITA_STORE = 32'sb00000000000000000000000000001001
	VITA_STREAMID = 32'sb00000000000000000000000000000010
	VITA_TICS = 32'sb00000000000000000000000000000110
	VITA_TICS2 = 32'sb00000000000000000000000000000111
	VITA_TRAILER = 32'sb00000000000000000000000000001010
	VITA_TRANS_HEADER = 32'sb00000000000000000000000000000000
Module <vita_tx_deframer> is correct for synthesis.
 
Analyzing module <setting_reg.52> in library <work>.
	at_reset = 32'sb00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000010010000
	width = 32'sb00000000000000000000000000000010
Module <setting_reg.52> is correct for synthesis.
 
Analyzing module <fifo_short.7> in library <work>.
	WIDTH = 32'sb00000000000000000000000001110101
Module <fifo_short.7> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_srl16[0].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[1].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[2].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[3].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[4].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[5].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[6].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[7].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[8].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[9].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[10].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[11].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[12].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[13].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[14].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[15].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[16].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[17].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[18].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[19].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[20].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[21].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[22].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[23].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[24].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[25].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[26].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[27].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[28].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[29].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[30].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[31].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[32].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[33].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[34].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[35].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[36].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[37].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[38].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[39].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[40].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[41].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[42].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[43].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[44].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[45].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[46].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[47].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[48].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[49].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[50].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[51].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[52].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[53].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[54].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[55].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[56].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[57].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[58].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[59].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[60].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[61].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[62].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[63].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[64].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[65].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[66].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[67].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[68].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[69].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[70].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[71].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[72].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[73].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[74].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[75].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[76].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[77].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[78].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[79].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[80].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[81].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[82].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[83].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[84].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[85].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[86].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[87].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[88].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[89].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[90].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[91].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[92].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[93].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[94].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[95].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[96].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[97].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[98].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[99].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[100].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[101].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[102].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[103].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[104].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[105].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[106].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[107].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[108].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[109].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[110].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[111].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[112].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[113].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[114].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[115].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[116].srl16e> in unit <fifo_short.7>.
Analyzing module <vita_tx_control> in library <work>.
	BASE = 32'sb00000000000000000000000010010000
	IBS_CONT_BURST = 32'sb00000000000000000000000000000010
	IBS_ERROR = 32'sb00000000000000000000000000000011
	IBS_ERROR_DONE = 32'sb00000000000000000000000000000100
	IBS_ERROR_WAIT = 32'sb00000000000000000000000000000101
	IBS_IDLE = 32'sb00000000000000000000000000000000
	IBS_RUN = 32'sb00000000000000000000000000000001
	MAX_IDLE = 32'sb00000000000011110100001001000000
	WIDTH = 32'sb00000000000000000000000000100000
Module <vita_tx_control> is correct for synthesis.
 
Analyzing module <setting_reg.53> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000010010011
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.53> is correct for synthesis.
 
Analyzing module <dsp_core_tx> in library <work>.
	BASE = 32'sb00000000000000000000000010100000
	cwidth = 32'sb00000000000000000000000000011000
	zwidth = 32'sb00000000000000000000000000011000
Module <dsp_core_tx> is correct for synthesis.
 
Analyzing module <setting_reg.54> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000010100000
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.54> is correct for synthesis.
 
Analyzing module <setting_reg.55> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000010100001
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.55> is correct for synthesis.
 
Analyzing module <setting_reg.56> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000010100010
	width = 32'sb00000000000000000000000000001010
Module <setting_reg.56> is correct for synthesis.
 
Analyzing module <cic_strober.2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000001000
Module <cic_strober.2> is correct for synthesis.
 
Analyzing module <cic_strober.3> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000010
Module <cic_strober.3> is correct for synthesis.
 
Analyzing module <hb_interp> in library <work>.
	ACCWIDTH = 32'sb00000000000000000000000000011000
	CWIDTH = 32'sb00000000000000000000000000010010
	IWIDTH = 32'sb00000000000000000000000000010010
	MWIDTH = 32'sb00000000000000000000000000010110
	OWIDTH = 32'sb00000000000000000000000000010010
Module <hb_interp> is correct for synthesis.
 
Analyzing module <srl.2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010010
Module <srl.2> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_srl[0].srl16e> in unit <srl.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[1].srl16e> in unit <srl.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[2].srl16e> in unit <srl.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[3].srl16e> in unit <srl.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[4].srl16e> in unit <srl.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[5].srl16e> in unit <srl.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[6].srl16e> in unit <srl.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[7].srl16e> in unit <srl.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[8].srl16e> in unit <srl.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[9].srl16e> in unit <srl.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[10].srl16e> in unit <srl.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[11].srl16e> in unit <srl.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[12].srl16e> in unit <srl.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[13].srl16e> in unit <srl.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[14].srl16e> in unit <srl.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[15].srl16e> in unit <srl.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[16].srl16e> in unit <srl.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[17].srl16e> in unit <srl.2>.
Analyzing module <add2_reg> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010010
Module <add2_reg> is correct for synthesis.
 
Analyzing module <add2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010010
Module <add2> is correct for synthesis.
 
Analyzing module <add2_and_round_reg.1> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010110
Module <add2_and_round_reg.1> is correct for synthesis.
 
Analyzing module <add2_and_round.1> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010110
Module <add2_and_round.1> is correct for synthesis.
 
Analyzing module <acc.2> in library <work>.
	IWIDTH = 32'sb00000000000000000000000000010110
	OWIDTH = 32'sb00000000000000000000000000011000
Module <acc.2> is correct for synthesis.
 
Analyzing module <sign_extend.9> in library <work>.
	bits_in = 32'sb00000000000000000000000000010110
	bits_out = 32'sb00000000000000000000000000011000
Module <sign_extend.9> is correct for synthesis.
 
Analyzing module <clip.2> in library <work>.
	bits_in = 32'sb00000000000000000000000000011000
	bits_out = 32'sb00000000000000000000000000010011
Module <clip.2> is correct for synthesis.
 
Analyzing module <round.5> in library <work>.
	bits_in = 32'sb00000000000000000000000000010011
	bits_out = 32'sb00000000000000000000000000010010
Module <round.5> is correct for synthesis.
 
Analyzing module <small_hb_int> in library <work>.
	MWIDTH = 32'sb00000000000000000000000000100100
	WIDTH = 32'sb00000000000000000000000000010010
Module <small_hb_int> is correct for synthesis.
 
Analyzing module <add2_and_round_reg.2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010010
Module <add2_and_round_reg.2> is correct for synthesis.
 
Analyzing module <add2_and_round.2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010010
Module <add2_and_round.2> is correct for synthesis.
 
Analyzing module <acc.3> in library <work>.
	IWIDTH = 32'sb00000000000000000000000000100100
	OWIDTH = 32'sb00000000000000000000000000100101
Module <acc.3> is correct for synthesis.
 
Analyzing module <sign_extend.10> in library <work>.
	bits_in = 32'sb00000000000000000000000000100100
	bits_out = 32'sb00000000000000000000000000100101
Module <sign_extend.10> is correct for synthesis.
 
Analyzing module <round_reg> in library <work>.
	bits_in = 32'sb00000000000000000000000000100101
	bits_out = 32'sb00000000000000000000000000010101
Module <round_reg> is correct for synthesis.
 
Analyzing module <round.6> in library <work>.
	bits_in = 32'sb00000000000000000000000000100101
	bits_out = 32'sb00000000000000000000000000010101
Module <round.6> is correct for synthesis.
 
Analyzing module <clip_reg.2> in library <work>.
	bits_in = 32'sb00000000000000000000000000010101
	bits_out = 32'sb00000000000000000000000000010010
Module <clip_reg.2> is correct for synthesis.
 
Analyzing module <clip.4> in library <work>.
	bits_in = 32'sb00000000000000000000000000010101
	bits_out = 32'sb00000000000000000000000000010010
Module <clip.4> is correct for synthesis.
 
Analyzing module <cic_interp> in library <work>.
	N = 32'sb00000000000000000000000000000100
	bw = 32'sb00000000000000000000000000010010
	log2_of_max_rate = 32'sb00000000000000000000000000000111
	maxbitgain = 32'sb00000000000000000000000000010101
Module <cic_interp> is correct for synthesis.
 
Analyzing module <sign_extend.8> in library <work>.
	bits_in = 32'sb00000000000000000000000000010010
	bits_out = 32'sb00000000000000000000000000100111
Module <sign_extend.8> is correct for synthesis.
 
Analyzing module <cic_int_shifter> in library <work>.
	bw = 32'sb00000000000000000000000000010010
	maxbitgain = 32'sb00000000000000000000000000010101
	Calling function <bitgain>.
Module <cic_int_shifter> is correct for synthesis.
 
Analyzing module <cordic_z24.2> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011000
	c00 = 23'b01000000000000000000000
	c01 = 23'b00100101110010000000101
	c02 = 23'b00010011111101100111000
	c03 = 23'b00001010001000100010010
	c04 = 23'b00000101000101100001101
	c05 = 23'b00000010100010111011000
	c06 = 23'b00000001010001011110110
	c07 = 23'b00000000101000101111100
	c08 = 23'b00000000010100010111110
	c09 = 23'b00000000001010001011111
	c10 = 23'b00000000000101000110000
	c11 = 23'b00000000000010100011000
	c12 = 23'b00000000000001010001100
	c13 = 23'b00000000000000101000110
	c14 = 23'b00000000000000010100011
	c15 = 23'b00000000000000001010001
	c16 = 23'b00000000000000000101001
	c17 = 23'b00000000000000000010100
	c18 = 23'b00000000000000000001010
	c19 = 23'b00000000000000000000101
	c20 = 23'b00000000000000000000011
	c21 = 23'b00000000000000000000001
	c22 = 23'b00000000000000000000001
	c23 = 23'b00000000000000000000000
	stages = 32'sb00000000000000000000000000010011
	zwidth = 32'sb00000000000000000000000000011000
Module <cordic_z24.2> is correct for synthesis.
 
Analyzing module <cordic_stage.21> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000000000
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.21> is correct for synthesis.
 
Analyzing module <cordic_stage.22> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000000001
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.22> is correct for synthesis.
 
Analyzing module <cordic_stage.23> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000000010
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.23> is correct for synthesis.
 
Analyzing module <cordic_stage.24> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000000011
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.24> is correct for synthesis.
 
Analyzing module <cordic_stage.25> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000000100
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.25> is correct for synthesis.
 
Analyzing module <cordic_stage.26> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000000101
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.26> is correct for synthesis.
 
Analyzing module <cordic_stage.27> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000000110
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.27> is correct for synthesis.
 
Analyzing module <cordic_stage.28> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000000111
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.28> is correct for synthesis.
 
Analyzing module <cordic_stage.29> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000001000
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.29> is correct for synthesis.
 
Analyzing module <cordic_stage.30> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000001001
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.30> is correct for synthesis.
 
Analyzing module <cordic_stage.31> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000001010
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.31> is correct for synthesis.
 
Analyzing module <cordic_stage.32> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000001011
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.32> is correct for synthesis.
 
Analyzing module <cordic_stage.33> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000001100
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.33> is correct for synthesis.
 
Analyzing module <cordic_stage.34> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000001101
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.34> is correct for synthesis.
 
Analyzing module <cordic_stage.35> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000001110
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.35> is correct for synthesis.
 
Analyzing module <cordic_stage.36> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000001111
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.36> is correct for synthesis.
 
Analyzing module <cordic_stage.37> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000010000
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.37> is correct for synthesis.
 
Analyzing module <cordic_stage.38> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000010001
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.38> is correct for synthesis.
 
Analyzing module <cordic_stage.39> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000010010
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.39> is correct for synthesis.
 
Analyzing module <cordic_stage.40> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000010011
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.40> is correct for synthesis.
 
Analyzing module <gen_context_pkt> in library <work>.
	CTXT_DONE = 32'sb00000000000000000000000000001001
	CTXT_FLOWCTRL = 32'sb00000000000000000000000000001000
	CTXT_HEADER = 32'sb00000000000000000000000000000010
	CTXT_IDLE = 32'sb00000000000000000000000000000000
	CTXT_MESSAGE = 32'sb00000000000000000000000000000111
	CTXT_PROT_ENG = 32'sb00000000000000000000000000000001
	CTXT_SECS = 32'sb00000000000000000000000000000100
	CTXT_STREAMID = 32'sb00000000000000000000000000000011
	CTXT_TICS = 32'sb00000000000000000000000000000101
	CTXT_TICS2 = 32'sb00000000000000000000000000000110
	DSP_NUMBER = 32'sb00000000000000000000000000000000
	PROT_ENG_FLAGS = 32'sb00000000000000000000000000000001
Module <gen_context_pkt> is correct for synthesis.
 
Analyzing module <trigger_context_pkt> in library <work>.
	BASE = 32'sb00000000000000000000000010010000
Module <trigger_context_pkt> is correct for synthesis.
 
Analyzing module <setting_reg.57> in library <work>.
	at_reset = 32'sb00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000010010100
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.57> is correct for synthesis.
 
Analyzing module <setting_reg.58> in library <work>.
	at_reset = 32'sb00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000010010101
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.58> is correct for synthesis.
 
Analyzing module <tx_frontend> in library <work>.
	BASE = 32'sb00000000000000000000000010000000
	IQCOMP_EN = 32'sb00000000000000000000000000000001
	WIDTH_OUT = 32'sb00000000000000000000000000010000
Module <tx_frontend> is correct for synthesis.
 
Analyzing module <setting_reg.22> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000010000000
	width = 32'sb00000000000000000000000000011000
Module <setting_reg.22> is correct for synthesis.
 
Analyzing module <setting_reg.23> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000010000001
	width = 32'sb00000000000000000000000000011000
Module <setting_reg.23> is correct for synthesis.
 
Analyzing module <setting_reg.24> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000010000010
	width = 32'sb00000000000000000000000000010010
Module <setting_reg.24> is correct for synthesis.
 
Analyzing module <setting_reg.25> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000010000011
	width = 32'sb00000000000000000000000000010010
Module <setting_reg.25> is correct for synthesis.
 
Analyzing module <setting_reg.26> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000010000100
	width = 32'sb00000000000000000000000000001000
Module <setting_reg.26> is correct for synthesis.
 
Analyzing module <serdes> in library <work>.
	RXFIFOSIZE = 32'sb00000000000000000000000000001001
	TXFIFOSIZE = 32'sb00000000000000000000000000001001
Module <serdes> is correct for synthesis.
 
Analyzing module <serdes_tx> in library <work>.
	DONE = 3'b011
	D_56 = 8'b11000101
	FIFOSIZE = 32'sb00000000000000000000000000001001
	IDLE = 3'b000
	K_COMMA = 8'b10111100
	K_ERROR = 8'b00000000
	K_IDLE = 8'b00111100
	K_LOS = 8'b11111111
	K_PKT_END = 8'b10011100
	K_PKT_START = 8'b11011100
	K_XOFF = 8'b01111100
	K_XON = 8'b01011100
	RUN1 = 3'b001
	RUN2 = 3'b010
	SENDCRC = 3'b100
	WAIT = 3'b101
Module <serdes_tx> is correct for synthesis.
 
Analyzing module <fifo_cascade.3> in library <work>.
	SIZE = 32'sb00000000000000000000000000001001
	WIDTH = 32'sb00000000000000000000000000100010
Module <fifo_cascade.3> is correct for synthesis.
 
Analyzing module <fifo_long.3> in library <work>.
	EMPTY = 32'sb00000000000000000000000000000000
	NUMLINES = 32'sb00000000000000000000000111111110
	PRE_READ = 32'sb00000000000000000000000000000001
	READING = 32'sb00000000000000000000000000000010
	SIZE = 32'sb00000000000000000000000000001001
	WIDTH = 32'sb00000000000000000000000000100010
Module <fifo_long.3> is correct for synthesis.
 
Analyzing module <ram_2port.4> in library <work>.
	AWIDTH = 32'sb00000000000000000000000000001001
	DWIDTH = 32'sb00000000000000000000000000100010
Module <ram_2port.4> is correct for synthesis.
 
Analyzing module <CRC16_D16> in library <work>.
	Calling function <nextCRC16_D16>.
Module <CRC16_D16> is correct for synthesis.
 
Analyzing module <serdes_rx> in library <work>.
	CRC_CHECK = 3'b101
	DONE = 3'b111
	D_56 = 8'b11000101
	ERROR = 3'b110
	FIFOSIZE = 32'sb00000000000000000000000000001001
	FIRSTLINE1 = 3'b001
	FIRSTLINE2 = 3'b010
	IDLE = 3'b000
	K_COMMA = 8'b10111100
	K_ERROR = 8'b00000000
	K_IDLE = 8'b00111100
	K_LOS = 8'b11111111
	K_PKT_END = 8'b10011100
	K_PKT_START = 8'b11011100
	K_XOFF = 8'b01111100
	K_XON = 8'b01011100
	PKT1 = 3'b011
	PKT2 = 3'b100
Module <serdes_rx> is correct for synthesis.
 
Analyzing module <serdes_fc_tx> in library <work>.
Module <serdes_fc_tx> is correct for synthesis.
 
Analyzing module <serdes_fc_rx> in library <work>.
	HWMARK = 32'sb00000000000000000000000010000000
	LWMARK = 32'sb00000000000000000000000000100000
Module <serdes_fc_rx> is correct for synthesis.
 
Analyzing module <time_64bit> in library <work>.
	BASE = 32'sb00000000000000000000000000001010
	MIMO_SYNC = 32'sb00000000000000000000000000000101
	NEXT_SECS = 32'sb00000000000000000000000000000000
	NEXT_TICKS = 32'sb00000000000000000000000000000001
	PPS_IMM = 32'sb00000000000000000000000000000011
	PPS_POLSRC = 32'sb00000000000000000000000000000010
	TICKS_PER_SEC = 32'b00000101111101011110000100000000
	TPS = 32'sb00000000000000000000000000000100
Module <time_64bit> is correct for synthesis.
 
Analyzing module <setting_reg.27> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000001011
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.27> is correct for synthesis.
 
Analyzing module <setting_reg.28> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000001010
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.28> is correct for synthesis.
 
Analyzing module <setting_reg.29> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000001100
	width = 32'sb00000000000000000000000000000010
Module <setting_reg.29> is correct for synthesis.
 
Analyzing module <setting_reg.30> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000001101
	width = 32'sb00000000000000000000000000000001
Module <setting_reg.30> is correct for synthesis.
 
Analyzing module <setting_reg.31> in library <work>.
	at_reset = 32'b00000101111101011110000100000000
	my_addr = 32'sb00000000000000000000000000001110
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.31> is correct for synthesis.
 
Analyzing module <setting_reg.32> in library <work>.
	at_reset = 32'sb00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000001111
	width = 32'sb00000000000000000000000000001001
Module <setting_reg.32> is correct for synthesis.
 
Analyzing module <time_sender> in library <work>.
	COMMA = 8'b10111100
	HEAD = 8'b00111100
	SEND_HEAD = 32'sb00000000000000000000000000000001
	SEND_IDLE = 32'sb00000000000000000000000000000000
	SEND_T0 = 32'sb00000000000000000000000000000010
	SEND_T1 = 32'sb00000000000000000000000000000011
	SEND_T2 = 32'sb00000000000000000000000000000100
	SEND_T3 = 32'sb00000000000000000000000000000101
	SEND_T4 = 32'sb00000000000000000000000000000110
	SEND_T5 = 32'sb00000000000000000000000000000111
	SEND_T6 = 32'sb00000000000000000000000000001000
	SEND_T7 = 32'sb00000000000000000000000000001001
	SEND_TAIL = 32'sb00000000000000000000000000001010
	TAIL = 8'b11110111
Module <time_sender> is correct for synthesis.
 
Analyzing module <encode_8b10b> in library <work>.
Module <encode_8b10b> is correct for synthesis.
 
Analyzing module <time_receiver> in library <work>.
	COMMA_0 = 10'b1010000011
	COMMA_1 = 10'b0101111100
	HEAD = 9'b100111100
	STATE_IDLE = 32'sb00000000000000000000000000000000
	STATE_T0 = 32'sb00000000000000000000000000000001
	STATE_T1 = 32'sb00000000000000000000000000000010
	STATE_T2 = 32'sb00000000000000000000000000000011
	STATE_T3 = 32'sb00000000000000000000000000000100
	STATE_T4 = 32'sb00000000000000000000000000000101
	STATE_T5 = 32'sb00000000000000000000000000000110
	STATE_T6 = 32'sb00000000000000000000000000000111
	STATE_T7 = 32'sb00000000000000000000000000001000
	STATE_TAIL = 32'sb00000000000000000000000000001001
	TAIL = 9'b111110111
Module <time_receiver> is correct for synthesis.
 
Analyzing module <decode_8b10b> in library <work>.
Module <decode_8b10b> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <rd_occ> in unit <buffer_int2> has a constant value of 00 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <quad_uart> has a constant value of 100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <cic_decim> has a constant value of 100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <cic_decim> has a constant value of 100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <cic_interp> has a constant value of 100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <cic_interp> has a constant value of 100 during circuit operation. The register is replaced by logic.

Synthesizing Unit <wb_1master>.
    Related source file is "../../../control_lib/wb_1master.v".
WARNING:Xst:647 - Input <rst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <wb_1master> synthesized.


Synthesizing Unit <system_control>.
    Related source file is "../../../control_lib/system_control.v".
    Found 1-bit register for signal <wb_rst_o>.
    Found 1-bit register for signal <ram_loader_rst_o>.
    Found 1-bit register for signal <delayed_rst>.
    Found 1-bit register for signal <POR>.
    Found 4-bit up counter for signal <POR_ctr>.
    Summary:
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <system_control> synthesized.


Synthesizing Unit <ram_harvard2>.
    Related source file is "../../../control_lib/ram_harvard2.v".
WARNING:Xst:647 - Input <if_adr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dwb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4096x8-bit dual-port RAM <Mram_ram3> for signal <ram3>.
    Found 4096x8-bit dual-port RAM <Mram_ram2> for signal <ram2>.
    Found 4096x8-bit dual-port RAM <Mram_ram1> for signal <ram1>.
    Found 4096x8-bit dual-port RAM <Mram_ram0> for signal <ram0>.
    Found 32-bit register for signal <if_data>.
    Found 32-bit register for signal <dwb_dat_o>.
    Found 1-bit register for signal <ack_d1>.
    Found 1-bit register for signal <stb_d1>.
    Summary:
	inferred   4 RAM(s).
	inferred  66 D-type flip-flop(s).
Unit <ram_harvard2> synthesized.


Synthesizing Unit <nsgpio>.
    Related source file is "../../../control_lib/nsgpio.v".
WARNING:Xst:647 - Input <adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <dat_o>.
    Found 1-bit register for signal <ack_o>.
    Found 32-bit register for signal <ddr>.
    Found 32-bit register for signal <fdx_out>.
    Found 32-bit register for signal <idle_out>.
    Found 32-bit tristate buffer for signal <igpio>.
    Found 32-bit register for signal <rgpio>.
    Found 32-bit 4-to-1 multiplexer for signal <rgpio$mux0000> created at line 80.
    Found 32-bit register for signal <rx_out>.
    Found 32-bit register for signal <tx_out>.
    Summary:
	inferred 225 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <nsgpio> synthesized.


Synthesizing Unit <wb_readback_mux>.
    Related source file is "../../../control_lib/wb_readback_mux.v".
WARNING:Xst:647 - Input <wb_adr_i<15:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <wb_ack_o>.
    Found 32-bit 16-to-1 multiplexer for signal <wb_dat_o$mux0000> created at line 56.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <wb_readback_mux> synthesized.


Synthesizing Unit <settings_bus>.
    Related source file is "../../../control_lib/settings_bus.v".
WARNING:Xst:647 - Input <wb_adr_i<15:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <stb_int_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stb_int> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <addr>.
    Found 1-bit register for signal <strobe>.
    Found 1-bit register for signal <wb_ack_o>.
    Found 32-bit register for signal <data>.
    Summary:
	inferred  42 D-type flip-flop(s).
Unit <settings_bus> synthesized.


Synthesizing Unit <setting_reg_1>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 8-bit register for signal <out>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <setting_reg_1> synthesized.


Synthesizing Unit <setting_reg_2>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 8-bit register for signal <out>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <setting_reg_2> synthesized.


Synthesizing Unit <setting_reg_3>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 8-bit register for signal <out>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <setting_reg_3> synthesized.


Synthesizing Unit <setting_reg_4>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 1-bit register for signal <out<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <setting_reg_4> synthesized.


Synthesizing Unit <setting_reg_5>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 1-bit register for signal <out<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <setting_reg_5> synthesized.


Synthesizing Unit <setting_reg_6>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 8-bit register for signal <out>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <setting_reg_6> synthesized.


Synthesizing Unit <setting_reg_7>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 8-bit register for signal <out>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <setting_reg_7> synthesized.


Synthesizing Unit <oneshot_2clk>.
    Related source file is "../../../control_lib/oneshot_2clk.v".
    Found 1-bit register for signal <out>.
    Found 1-bit register for signal <del_in>.
    Found 1-bit register for signal <gotit>.
    Found 1-bit register for signal <gotit_d>.
    Found 1-bit register for signal <sendit>.
    Found 1-bit register for signal <sendit_d>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <oneshot_2clk> synthesized.


Synthesizing Unit <setting_reg_8>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_8> synthesized.


Synthesizing Unit <setting_reg_9>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_9> synthesized.


Synthesizing Unit <setting_reg_10>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_10> synthesized.


Synthesizing Unit <zpu_core>.
    Related source file is "/home/nodeuser/UHD-Mirror/fpga/usrp2/opencores/zpu/core/zpu_core.vhd".
WARNING:Xst:1305 - Output <zpu_status<63>> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <zpu_status<61:41>> is never assigned. Tied to value 000000000000000000000.
WARNING:Xst:1305 - Output <zpu_status<30:16>> is never assigned. Tied to value 000000000000000.
WARNING:Xst:646 - Signal <trace_topOfStackB> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <trace_topOfStack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <trace_sp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_readEnable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_delayReadEnable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_delayAddr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <busy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <begin_inst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 22                                             |
    | Transitions        | 83                                             |
    | Inputs             | 29                                             |
    | Outputs            | 24                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | areset                    (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | state_idle                                     |
    | Power Up State     | state_idle                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <mem_write>.
    Found 1-bit register for signal <break>.
    Found 1-bit register for signal <mem_we>.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0000> created at line 396.
    Found 32-bit register for signal <binaryOpResult>.
    Found 32-bit subtractor for signal <binaryOpResult$addsub0000> created at line 575.
    Found 32-bit comparator equal for signal <binaryOpResult$cmp_eq0000> created at line 631.
    Found 32-bit comparator lessequal for signal <binaryOpResult$cmp_le0000> created at line 649.
    Found 32-bit comparator lessequal for signal <binaryOpResult$cmp_le0001> created at line 667.
    Found 32-bit comparator less for signal <binaryOpResult$cmp_lt0000> created at line 640.
    Found 32-bit comparator less for signal <binaryOpResult$cmp_lt0001> created at line 658.
    Found 18-bit register for signal <decodedOpcode<1:3>>.
    Found 32-bit register for signal <decodeWord>.
    Found 14-bit subtractor for signal <decSp$sub0000> created at line 188.
    Found 1-bit register for signal <idim_flag>.
    Found 14-bit adder for signal <incIncSp$add0000> created at line 187.
    Found 14-bit adder for signal <incSp$add0000> created at line 186.
    Found 1-bit register for signal <inInterrupt>.
    Found 6-bit register for signal <insn>.
    Found 14-bit register for signal <mem_addr>.
    Found 14-bit adder carry in for signal <mem_addr$share0000> created at line 248.
    Found 32-bit register for signal <multA>.
    Found 32-bit register for signal <multB>.
    Found 32-bit register for signal <multResult>.
    Found 32-bit register for signal <multResult2>.
    Found 32-bit register for signal <multResult3>.
    Found 16-bit adder for signal <nextPC$add0000> created at line 228.
    Found 32-bit register for signal <opcode>.
    Found 1-bit register for signal <out_mem_req>.
    Found 16-bit register for signal <pc>.
    Found 16-bit adder for signal <pc$add0000> created at line 485.
    Found 14-bit register for signal <sp>.
    Found 8-bit 4-to-1 multiplexer for signal <spOffset_4$varindex0000> created at line 226.
    Found 32-bit register for signal <stackA>.
    Found 32-bit adder for signal <stackA$add0000> created at line 563.
    Found 32-bit adder for signal <stackA$add0001> created at line 857.
    Found 14-bit adder for signal <stackA_15_2$add0000> created at line 780.
    Found 2-bit adder for signal <stackA_7_0$sub0000> created at line 868.
    Found 32-bit register for signal <stackB>.
    Found 32x32-bit multiplier for signal <tMultResult$mult0000> created at line 220.
    Found 8-bit register for signal <trace_opcode>.
    Found 16-bit register for signal <trace_pc>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 435 D-type flip-flop(s).
	inferred  11 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   5 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <zpu_core> synthesized.


Synthesizing Unit <zpu_wb_bridge>.
    Related source file is "/home/nodeuser/UHD-Mirror/fpga/usrp2/opencores/zpu/wishbone/zpu_wb_bridge.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <areset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <zpu_wb_bridge> synthesized.


Synthesizing Unit <setting_reg_11>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 1-bit register for signal <out<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <setting_reg_11> synthesized.


Synthesizing Unit <valve36>.
    Related source file is "../../../fifo/valve36.v".
    Found 1-bit register for signal <active>.
    Found 1-bit register for signal <shutoff_int>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <valve36> synthesized.


Synthesizing Unit <crossbar36>.
    Related source file is "../../../fifo/crossbar36.v".
    Found 1-bit register for signal <active0>.
    Found 1-bit register for signal <active1>.
    Found 1-bit register for signal <cross_int>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <crossbar36> synthesized.


Synthesizing Unit <ram_2port_1>.
    Related source file is "../../../control_lib/ram_2port.v".
    Found 512x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 32-bit register for signal <doa>.
    Found 32-bit register for signal <dob>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <ram_2port_1> synthesized.


Synthesizing Unit <setting_reg_33>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_33> synthesized.


Synthesizing Unit <setting_reg_34>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_34> synthesized.


Synthesizing Unit <setting_reg_35>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 16-bit register for signal <out>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <setting_reg_35> synthesized.


Synthesizing Unit <splitter36>.
    Related source file is "../../../fifo/splitter36.v".
    Found 36-bit register for signal <data_reg>.
    Found 2-bit register for signal <state>.
    Summary:
	inferred  38 D-type flip-flop(s).
Unit <splitter36> synthesized.


Synthesizing Unit <ram_2port_2>.
    Related source file is "../../../control_lib/ram_2port.v".
    Found 512x36-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 36-bit register for signal <doa>.
    Found 36-bit register for signal <dob>.
    Summary:
	inferred   1 RAM(s).
	inferred  72 D-type flip-flop(s).
Unit <ram_2port_2> synthesized.


Synthesizing Unit <add_onescomp>.
    Related source file is "../../../udp/add_onescomp.v".
    Found 16-bit adder for signal <SUM>.
    Found 17-bit adder for signal <SUM_INT>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <add_onescomp> synthesized.


Synthesizing Unit <spi_clgen>.
    Related source file is "../../../opencores/spi/rtl/verilog/spi_clgen.v".
    Found 1-bit register for signal <clk_out>.
    Found 1-bit register for signal <pos_edge>.
    Found 1-bit register for signal <neg_edge>.
    Found 8-bit down counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <spi_clgen> synthesized.


Synthesizing Unit <spi_shift>.
    Related source file is "../../../opencores/spi/rtl/verilog/spi_shift.v".
WARNING:Xst:646 - Signal <tx_bit_pos<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_bit_pos<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <s_out>.
    Found 1-bit register for signal <tip>.
    Found 1-bit 128-to-1 multiplexer for signal <$varindex0000> created at line 119.
    Found 8-bit register for signal <cnt>.
    Found 128-bit register for signal <data>.
    Found 8-bit subtractor for signal <rx_bit_pos$addsub0000> created at line 80.
    Found 8-bit adder for signal <rx_bit_pos$addsub0001> created at line 80.
    Found 8-bit subtractor for signal <tx_bit_pos$addsub0000> created at line 79.
    Found 8-bit subtractor for signal <tx_bit_pos$sub0000> created at line 79.
    Summary:
	inferred 138 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <spi_shift> synthesized.


Synthesizing Unit <i2c_master_bit_ctrl>.
    Related source file is "../../../opencores/i2c/rtl/verilog/i2c_master_bit_ctrl.v".
    Found finite state machine <FSM_1> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 50                                             |
    | Inputs             | 6                                              |
    | Outputs            | 20                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | c_state$not0000           (positive)           |
    | Reset              | nReset                    (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000000000000                              |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sda_oen>.
    Found 1-bit register for signal <al>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <scl_oen>.
    Found 1-bit register for signal <dout>.
    Found 1-bit register for signal <clk_en>.
    Found 1-bit register for signal <cmd_stop>.
    Found 16-bit register for signal <cnt>.
    Found 16-bit subtractor for signal <cnt$addsub0000> created at line 223.
    Found 1-bit register for signal <dSCL>.
    Found 1-bit register for signal <dscl_oen>.
    Found 1-bit register for signal <dSDA>.
    Found 1-bit register for signal <sda_chk>.
    Found 1-bit register for signal <sSCL>.
    Found 1-bit register for signal <sSDA>.
    Found 1-bit register for signal <sta_condition>.
    Found 1-bit register for signal <sto_condition>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <i2c_master_bit_ctrl> synthesized.


Synthesizing Unit <reset_sync>.
    Related source file is "../../../control_lib/reset_sync.v".
    Found 1-bit register for signal <reset_out>.
    Found 1-bit register for signal <reset_int>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <reset_sync> synthesized.


Synthesizing Unit <rxmac_to_ll8>.
    Related source file is "../../../simple_gemac/rxmac_to_ll8.v".
    Found 3-bit register for signal <xfer_state>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <rxmac_to_ll8> synthesized.


Synthesizing Unit <fifo19_rxrealign>.
    Related source file is "../../../udp/fifo19_rxrealign.v".
    Found 1-bit register for signal <rxre_state>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fifo19_rxrealign> synthesized.


Synthesizing Unit <ethtx_realign>.
    Related source file is "../../../simple_gemac/ethtx_realign.v".
    Found 16-bit register for signal <held>.
    Found 2-bit register for signal <held_occ>.
    Found 1-bit register for signal <held_sof>.
    Found 1-bit xor2 for signal <occ_low>.
    Found 2-bit register for signal <state>.
    Summary:
	inferred  21 D-type flip-flop(s).
Unit <ethtx_realign> synthesized.


Synthesizing Unit <ll8_to_txmac>.
    Related source file is "../../../simple_gemac/ll8_to_txmac.v".
WARNING:Xst:647 - Input <ll_sof> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <xfer_state>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <ll8_to_txmac> synthesized.


Synthesizing Unit <flow_ctrl_tx>.
    Related source file is "../../../simple_gemac/flow_ctrl_tx.v".
    Found 22-bit down counter for signal <pause_quanta_counter>.
    Found 1-bit register for signal <pqval_d1>.
    Found 1-bit register for signal <pqval_d2>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <flow_ctrl_tx> synthesized.


Synthesizing Unit <crc>.
    Related source file is "../../../simple_gemac/crc.v".
    Found 32-bit register for signal <crc_reg>.
    Found 1-bit xor2 for signal <crc_reg$xor0000> created at line 64.
    Found 1-bit xor3 for signal <crc_reg$xor0001> created at line 63.
    Found 1-bit xor4 for signal <crc_reg$xor0002> created at line 62.
    Found 1-bit xor4 for signal <crc_reg$xor0003> created at line 61.
    Found 1-bit xor4 for signal <crc_reg$xor0004> created at line 60.
    Found 1-bit xor4 for signal <crc_reg$xor0005> created at line 59.
    Found 1-bit xor3 for signal <crc_reg$xor0006> created at line 58.
    Found 1-bit xor3 for signal <crc_reg$xor0007> created at line 57.
    Found 1-bit xor3 for signal <crc_reg$xor0008> created at line 56.
    Found 1-bit xor2 for signal <crc_reg$xor0009> created at line 55.
    Found 1-bit xor2 for signal <crc_reg$xor0010> created at line 54.
    Found 1-bit xor2 for signal <crc_reg$xor0011> created at line 53.
    Found 1-bit xor3 for signal <crc_reg$xor0012> created at line 52.
    Found 1-bit xor4 for signal <crc_reg$xor0013> created at line 51.
    Found 1-bit xor4 for signal <crc_reg$xor0014> created at line 50.
    Found 1-bit xor4 for signal <crc_reg$xor0015> created at line 49.
    Found 1-bit xor4 for signal <crc_reg$xor0016> created at line 48.
    Found 1-bit xor4 for signal <crc_reg$xor0017> created at line 47.
    Found 1-bit xor6 for signal <crc_reg$xor0018> created at line 46.
    Found 1-bit xor6 for signal <crc_reg$xor0019> created at line 45.
    Found 1-bit xor4 for signal <crc_reg$xor0020> created at line 44.
    Found 1-bit xor3 for signal <crc_reg$xor0021> created at line 43.
    Found 1-bit xor3 for signal <crc_reg$xor0022> created at line 42.
    Found 1-bit xor3 for signal <crc_reg$xor0023> created at line 41.
    Found 1-bit xor3 for signal <crc_reg$xor0024> created at line 40.
    Found 1-bit xor4 for signal <crc_reg$xor0025> created at line 39.
    Found 1-bit xor4 for signal <crc_reg$xor0026> created at line 38.
    Found 1-bit xor4 for signal <crc_reg$xor0027> created at line 37.
    Found 1-bit xor3 for signal <crc_reg$xor0028> created at line 36.
    Found 1-bit xor3 for signal <crc_reg$xor0029> created at line 35.
    Found 1-bit xor3 for signal <crc_reg$xor0030> created at line 34.
    Found 1-bit xor2 for signal <crc_reg$xor0031> created at line 33.
    Found 1-bit xor2 for signal <crc_reg$xor0032> created at line 64.
    Found 1-bit xor2 for signal <crc_reg$xor0033> created at line 63.
    Found 1-bit xor2 for signal <crc_reg$xor0034> created at line 63.
    Found 1-bit xor2 for signal <crc_reg$xor0035> created at line 62.
    Found 1-bit xor2 for signal <crc_reg$xor0036> created at line 62.
    Found 1-bit xor2 for signal <crc_reg$xor0037> created at line 61.
    Found 1-bit xor2 for signal <crc_reg$xor0038> created at line 60.
    Found 1-bit xor2 for signal <crc_reg$xor0040> created at line 59.
    Found 1-bit xor2 for signal <crc_reg$xor0044> created at line 56.
    Found 1-bit xor2 for signal <crc_reg$xor0045> created at line 55.
    Found 1-bit xor2 for signal <crc_reg$xor0050> created at line 48.
    Found 1-bit xor2 for signal <crc_reg$xor0052> created at line 47.
    Found 1-bit xor2 for signal <crc_reg$xor0058> created at line 45.
    Found 1-bit xor2 for signal <crc_reg$xor0060> created at line 44.
    Found 1-bit xor2 for signal <crc_reg$xor0061> created at line 43.
    Found 1-bit xor2 for signal <crc_reg$xor0065> created at line 39.
    Found 1-bit xor2 for signal <crc_reg$xor0067> created at line 38.
    Found 1-bit xor2 for signal <crc_reg$xor0071> created at line 36.
    Found 1-bit xor2 for signal <crc_reg$xor0072> created at line 35.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  27 Xor(s).
Unit <crc> synthesized.


Synthesizing Unit <address_filter>.
    Related source file is "../../../simple_gemac/address_filter.v".
    Found finite state machine <FSM_2> for signal <af_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 29                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit comparator equal for signal <af_state$cmp_eq0000> created at line 36.
    Found 8-bit comparator equal for signal <af_state$cmp_eq0001> created at line 39.
    Found 8-bit comparator equal for signal <af_state$cmp_eq0002> created at line 40.
    Found 8-bit comparator equal for signal <af_state$cmp_eq0003> created at line 41.
    Found 8-bit comparator equal for signal <af_state$cmp_eq0004> created at line 42.
    Found 8-bit comparator equal for signal <af_state$cmp_eq0005> created at line 43.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   6 Comparator(s).
Unit <address_filter> synthesized.


Synthesizing Unit <address_filter_promisc>.
    Related source file is "../../../simple_gemac/address_filter_promisc.v".
WARNING:Xst:647 - Input <data<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_3> for signal <af_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <address_filter_promisc> synthesized.


Synthesizing Unit <wb_reg_1>.
    Related source file is "../../../simple_gemac/simple_gemac_wb.v".
WARNING:Xst:647 - Input <dat_i<31:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <dat_o>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <wb_reg_1> synthesized.


Synthesizing Unit <wb_reg_2>.
    Related source file is "../../../simple_gemac/simple_gemac_wb.v".
WARNING:Xst:647 - Input <dat_i<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <dat_o>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <wb_reg_2> synthesized.


Synthesizing Unit <wb_reg_3>.
    Related source file is "../../../simple_gemac/simple_gemac_wb.v".
    Found 32-bit register for signal <dat_o>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <wb_reg_3> synthesized.


Synthesizing Unit <wb_reg_4>.
    Related source file is "../../../simple_gemac/simple_gemac_wb.v".
WARNING:Xst:647 - Input <dat_i<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <dat_o>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <wb_reg_4> synthesized.


Synthesizing Unit <wb_reg_5>.
    Related source file is "../../../simple_gemac/simple_gemac_wb.v".
    Found 32-bit register for signal <dat_o>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <wb_reg_5> synthesized.


Synthesizing Unit <wb_reg_6>.
    Related source file is "../../../simple_gemac/simple_gemac_wb.v".
WARNING:Xst:647 - Input <dat_i<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <dat_o>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <wb_reg_6> synthesized.


Synthesizing Unit <wb_reg_7>.
    Related source file is "../../../simple_gemac/simple_gemac_wb.v".
WARNING:Xst:647 - Input <dat_i<31:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 13-bit register for signal <dat_o>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <wb_reg_7> synthesized.


Synthesizing Unit <wb_reg_8>.
    Related source file is "../../../simple_gemac/simple_gemac_wb.v".
WARNING:Xst:647 - Input <dat_i<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <dat_o>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <wb_reg_8> synthesized.


Synthesizing Unit <wb_reg_9>.
    Related source file is "../../../simple_gemac/simple_gemac_wb.v".
WARNING:Xst:647 - Input <dat_i<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <dat_o>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <wb_reg_9> synthesized.


Synthesizing Unit <wb_reg_10>.
    Related source file is "../../../simple_gemac/simple_gemac_wb.v".
WARNING:Xst:647 - Input <dat_i<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <dat_o>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <wb_reg_10> synthesized.


Synthesizing Unit <eth_clockgen>.
    Related source file is "../../../simple_gemac/miim/eth_clockgen.v".
    Found 1-bit register for signal <Mdc>.
    Found 8-bit down counter for signal <Counter>.
    Found 8-bit subtractor for signal <CounterPreset>.
    Found 8-bit comparator less for signal <TempDivider$cmp_lt0000> created at line 101.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <eth_clockgen> synthesized.


Synthesizing Unit <eth_shiftreg>.
    Related source file is "../../../simple_gemac/miim/eth_shiftreg.v".
    Found 1-bit register for signal <LinkFail>.
    Found 16-bit register for signal <Prsd>.
    Found 8-bit register for signal <ShiftReg>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <eth_shiftreg> synthesized.


Synthesizing Unit <eth_outputcontrol>.
    Related source file is "../../../simple_gemac/miim/eth_outputcontrol.v".
    Found 1-bit register for signal <Mdo>.
    Found 1-bit register for signal <MdoEn>.
    Found 1-bit register for signal <Mdo_2d>.
    Found 1-bit register for signal <Mdo_d>.
    Found 1-bit register for signal <MdoEn_2d>.
    Found 7-bit comparator less for signal <MdoEn_2d$cmp_lt0000> created at line 128.
    Found 1-bit register for signal <MdoEn_d>.
    Found 7-bit comparator greater for signal <SerialEn$cmp_gt0000> created at line 111.
    Found 7-bit comparator less for signal <SerialEn$cmp_lt0000> created at line 111.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <eth_outputcontrol> synthesized.


Synthesizing Unit <priority_enc>.
    Related source file is "../../../control_lib/priority_enc.v".
Unit <priority_enc> synthesized.


Synthesizing Unit <setting_reg_12>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 1-bit register for signal <out<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <setting_reg_12> synthesized.


Synthesizing Unit <setting_reg_13>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 18-bit register for signal <out>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <setting_reg_13> synthesized.


Synthesizing Unit <setting_reg_14>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 18-bit register for signal <out>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <setting_reg_14> synthesized.


Synthesizing Unit <sign_extend_4>.
    Related source file is "../../../sdr_lib/sign_extend.v".
Unit <sign_extend_4> synthesized.


Synthesizing Unit <round_2>.
    Related source file is "../../../sdr_lib/round.v".
    Found 21-bit subtractor for signal <err>.
    Found 18-bit adder for signal <out>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <round_2> synthesized.


Synthesizing Unit <clip_5>.
    Related source file is "../../../sdr_lib/clip.v".
    Found 38-bit 4-to-1 multiplexer for signal <out>.
    Summary:
	inferred  38 Multiplexer(s).
Unit <clip_5> synthesized.


Synthesizing Unit <clip_3>.
    Related source file is "../../../sdr_lib/clip.v".
Unit <clip_3> synthesized.


Synthesizing Unit <clip_1>.
    Related source file is "../../../sdr_lib/clip.v".
Unit <clip_1> synthesized.


Synthesizing Unit <setting_reg_15>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_15> synthesized.


Synthesizing Unit <setting_reg_16>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 10-bit register for signal <out>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <setting_reg_16> synthesized.


Synthesizing Unit <setting_reg_17>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 2-bit register for signal <out>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <setting_reg_17> synthesized.


Synthesizing Unit <cic_strober_1>.
    Related source file is "../../../sdr_lib/cic_strober.v".
    Found 8-bit register for signal <counter>.
    Found 8-bit subtractor for signal <counter$addsub0000> created at line 43.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <cic_strober_1> synthesized.


Synthesizing Unit <cordic_stage_1>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 27-bit register for signal <xo>.
    Found 27-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 27-bit addsub for signal <xo$mux0000>.
    Found 27-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_1> synthesized.


Synthesizing Unit <cordic_stage_2>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 27-bit register for signal <xo>.
    Found 27-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 27-bit addsub for signal <xo$mux0000>.
    Found 27-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_2> synthesized.


Synthesizing Unit <cordic_stage_3>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 27-bit register for signal <xo>.
    Found 27-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 27-bit addsub for signal <xo$mux0000>.
    Found 27-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_3> synthesized.


Synthesizing Unit <cordic_stage_4>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 27-bit register for signal <xo>.
    Found 27-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 27-bit addsub for signal <xo$mux0000>.
    Found 27-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_4> synthesized.


Synthesizing Unit <cordic_stage_5>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 27-bit register for signal <xo>.
    Found 27-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 27-bit addsub for signal <xo$mux0000>.
    Found 27-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_5> synthesized.


Synthesizing Unit <cordic_stage_6>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 27-bit register for signal <xo>.
    Found 27-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 27-bit addsub for signal <xo$mux0000>.
    Found 27-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_6> synthesized.


Synthesizing Unit <cordic_stage_7>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 27-bit register for signal <xo>.
    Found 27-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 27-bit addsub for signal <xo$mux0000>.
    Found 27-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_7> synthesized.


Synthesizing Unit <cordic_stage_8>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 27-bit register for signal <xo>.
    Found 27-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 27-bit addsub for signal <xo$mux0000>.
    Found 27-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_8> synthesized.


Synthesizing Unit <cordic_stage_9>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 27-bit register for signal <xo>.
    Found 27-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 27-bit addsub for signal <xo$mux0000>.
    Found 27-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_9> synthesized.


Synthesizing Unit <cordic_stage_10>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 27-bit register for signal <xo>.
    Found 27-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 27-bit addsub for signal <xo$mux0000>.
    Found 27-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_10> synthesized.


Synthesizing Unit <cordic_stage_11>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 27-bit register for signal <xo>.
    Found 27-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 27-bit addsub for signal <xo$mux0000>.
    Found 27-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_11> synthesized.


Synthesizing Unit <cordic_stage_12>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 27-bit register for signal <xo>.
    Found 27-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 27-bit addsub for signal <xo$mux0000>.
    Found 27-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_12> synthesized.


Synthesizing Unit <cordic_stage_13>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 27-bit register for signal <xo>.
    Found 27-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 27-bit addsub for signal <xo$mux0000>.
    Found 27-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_13> synthesized.


Synthesizing Unit <cordic_stage_14>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 27-bit register for signal <xo>.
    Found 27-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 27-bit addsub for signal <xo$mux0000>.
    Found 27-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_14> synthesized.


Synthesizing Unit <cordic_stage_15>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 27-bit register for signal <xo>.
    Found 27-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 27-bit addsub for signal <xo$mux0000>.
    Found 27-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_15> synthesized.


Synthesizing Unit <cordic_stage_16>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 27-bit register for signal <xo>.
    Found 27-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 27-bit addsub for signal <xo$mux0000>.
    Found 27-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_16> synthesized.


Synthesizing Unit <cordic_stage_17>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 27-bit register for signal <xo>.
    Found 27-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 27-bit addsub for signal <xo$mux0000>.
    Found 27-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_17> synthesized.


Synthesizing Unit <cordic_stage_18>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 27-bit register for signal <xo>.
    Found 27-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 27-bit addsub for signal <xo$mux0000>.
    Found 27-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_18> synthesized.


Synthesizing Unit <cordic_stage_19>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 27-bit register for signal <xo>.
    Found 27-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 27-bit addsub for signal <xo$mux0000>.
    Found 27-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_19> synthesized.


Synthesizing Unit <cordic_stage_20>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 27-bit register for signal <xo>.
    Found 27-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 27-bit addsub for signal <xo$mux0000>.
    Found 27-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_20> synthesized.


Synthesizing Unit <sign_extend_1>.
    Related source file is "../../../sdr_lib/sign_extend.v".
Unit <sign_extend_1> synthesized.


Synthesizing Unit <cic_dec_shifter>.
    Related source file is "../../../sdr_lib/cic_dec_shifter.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <shift> of Case statement line 77 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <shift> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <shift>.
Unit <cic_dec_shifter> synthesized.


Synthesizing Unit <sign_extend_5>.
    Related source file is "../../../sdr_lib/sign_extend.v".
Unit <sign_extend_5> synthesized.


Synthesizing Unit <round_3>.
    Related source file is "../../../sdr_lib/round.v".
    Found 8-bit subtractor for signal <err>.
    Found 17-bit adder for signal <out>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <round_3> synthesized.


Synthesizing Unit <sign_extend_6>.
    Related source file is "../../../sdr_lib/sign_extend.v".
Unit <sign_extend_6> synthesized.


Synthesizing Unit <round_4>.
    Related source file is "../../../sdr_lib/round.v".
    Found 6-bit subtractor for signal <err>.
    Found 25-bit adder for signal <out>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <round_4> synthesized.


Synthesizing Unit <clip_6>.
    Related source file is "../../../sdr_lib/clip.v".
Unit <clip_6> synthesized.


Synthesizing Unit <sign_extend_2>.
    Related source file is "../../../sdr_lib/sign_extend.v".
Unit <sign_extend_2> synthesized.


Synthesizing Unit <sign_extend_7>.
    Related source file is "../../../sdr_lib/sign_extend.v".
Unit <sign_extend_7> synthesized.


Synthesizing Unit <sign_extend_3>.
    Related source file is "../../../sdr_lib/sign_extend.v".
Unit <sign_extend_3> synthesized.


Synthesizing Unit <round_1>.
    Related source file is "../../../sdr_lib/round.v".
    Found 9-bit subtractor for signal <err>.
    Found 16-bit adder for signal <out>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <round_1> synthesized.


Synthesizing Unit <setting_reg_36>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_36> synthesized.


Synthesizing Unit <setting_reg_37>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_37> synthesized.


Synthesizing Unit <setting_reg_38>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_38> synthesized.


Synthesizing Unit <time_compare>.
    Related source file is "../../../timing/time_compare.v".
WARNING:Xst:646 - Signal <tick_match> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tick_late> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sec_match> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sec_late> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 33-bit comparator greater for signal <too_early>.
    Found 53-bit comparator greater for signal <late>.
    Found 58-bit comparator less for signal <early>.
    Found 58-bit comparator equal for signal <now>.
    Found 32-bit adder carry out for signal <add0000$addsub0000> created at line 62.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <time_compare> synthesized.


Synthesizing Unit <setting_reg_39>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_39> synthesized.


Synthesizing Unit <setting_reg_40>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_40> synthesized.


Synthesizing Unit <setting_reg_41>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_41> synthesized.


Synthesizing Unit <setting_reg_42>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 16-bit register for signal <out>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <setting_reg_42> synthesized.


Synthesizing Unit <setting_reg_43>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 4-bit register for signal <out>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <setting_reg_43> synthesized.


Synthesizing Unit <ram_2port_3>.
    Related source file is "../../../control_lib/ram_2port.v".
    Found 1024x36-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 36-bit register for signal <doa>.
    Found 36-bit register for signal <dob>.
    Summary:
	inferred   1 RAM(s).
	inferred  72 D-type flip-flop(s).
Unit <ram_2port_3> synthesized.


Synthesizing Unit <setting_reg_18>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_18> synthesized.


Synthesizing Unit <setting_reg_19>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 10-bit register for signal <out>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <setting_reg_19> synthesized.


Synthesizing Unit <setting_reg_20>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 2-bit register for signal <out>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <setting_reg_20> synthesized.


Synthesizing Unit <setting_reg_44>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_44> synthesized.


Synthesizing Unit <setting_reg_45>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_45> synthesized.


Synthesizing Unit <setting_reg_46>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_46> synthesized.


Synthesizing Unit <setting_reg_47>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_47> synthesized.


Synthesizing Unit <setting_reg_48>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_48> synthesized.


Synthesizing Unit <setting_reg_49>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_49> synthesized.


Synthesizing Unit <setting_reg_50>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 16-bit register for signal <out>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <setting_reg_50> synthesized.


Synthesizing Unit <setting_reg_51>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 4-bit register for signal <out>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <setting_reg_51> synthesized.


Synthesizing Unit <refill_randomizer>.
    Related source file is "../../../extramfifo/refill_randomizer.v".
    Found 7-bit register for signal <count>.
    Found 7-bit subtractor for signal <count$addsub0000> created at line 76.
    Found 1-bit register for signal <delayed_fall>.
    Found 1-bit xor2 for signal <feedback>.
    Found 1-bit register for signal <full_last>.
    Found 7-bit register for signal <shift_reg>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <refill_randomizer> synthesized.


Synthesizing Unit <bin2gray>.
    Related source file is "../../../control_lib/bin2gray.v".
    Found 1-bit xor2 for signal <gray$xor0000> created at line 25.
    Found 1-bit xor2 for signal <gray$xor0001> created at line 25.
    Found 1-bit xor2 for signal <gray$xor0002> created at line 25.
    Found 1-bit xor2 for signal <gray$xor0003> created at line 25.
    Found 1-bit xor2 for signal <gray$xor0004> created at line 25.
    Found 1-bit xor2 for signal <gray$xor0005> created at line 25.
    Found 1-bit xor2 for signal <gray$xor0006> created at line 25.
    Found 1-bit xor2 for signal <gray$xor0007> created at line 25.
    Found 1-bit xor2 for signal <gray$xor0008> created at line 25.
    Found 1-bit xor2 for signal <gray$xor0009> created at line 25.
    Found 1-bit xor2 for signal <gray$xor0010> created at line 25.
    Found 1-bit xor2 for signal <gray$xor0011> created at line 25.
    Found 1-bit xor2 for signal <gray$xor0012> created at line 25.
    Found 1-bit xor2 for signal <gray$xor0013> created at line 25.
    Found 1-bit xor2 for signal <gray$xor0014> created at line 25.
    Found 1-bit xor2 for signal <gray$xor0015> created at line 25.
    Found 1-bit xor2 for signal <gray$xor0016> created at line 25.
Unit <bin2gray> synthesized.


Synthesizing Unit <setting_reg_21>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_21> synthesized.


Synthesizing Unit <setting_reg_52>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 2-bit register for signal <out>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <setting_reg_52> synthesized.


Synthesizing Unit <setting_reg_53>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_53> synthesized.


Synthesizing Unit <setting_reg_54>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_54> synthesized.


Synthesizing Unit <setting_reg_55>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_55> synthesized.


Synthesizing Unit <setting_reg_56>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 10-bit register for signal <out>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <setting_reg_56> synthesized.


Synthesizing Unit <cic_strober_2>.
    Related source file is "../../../sdr_lib/cic_strober.v".
    Found 8-bit register for signal <counter>.
    Found 8-bit subtractor for signal <counter$addsub0000> created at line 43.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <cic_strober_2> synthesized.


Synthesizing Unit <cic_strober_3>.
    Related source file is "../../../sdr_lib/cic_strober.v".
    Found 2-bit register for signal <counter>.
    Found 2-bit subtractor for signal <counter$addsub0000> created at line 43.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <cic_strober_3> synthesized.


Synthesizing Unit <clip_2>.
    Related source file is "../../../sdr_lib/clip.v".
Unit <clip_2> synthesized.


Synthesizing Unit <round_5>.
    Related source file is "../../../sdr_lib/round.v".
    Found 2-bit subtractor for signal <err>.
    Found 18-bit adder for signal <out>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <round_5> synthesized.


Synthesizing Unit <add2>.
    Related source file is "../../../sdr_lib/add2.v".
WARNING:Xst:646 - Signal <sum_int<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 19-bit adder for signal <sum_int>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add2> synthesized.


Synthesizing Unit <add2_and_round_1>.
    Related source file is "../../../sdr_lib/add2_and_round.v".
    Found 22-bit adder for signal <sum>.
    Found 23-bit adder for signal <sum_int>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <add2_and_round_1> synthesized.


Synthesizing Unit <sign_extend_9>.
    Related source file is "../../../sdr_lib/sign_extend.v".
Unit <sign_extend_9> synthesized.


Synthesizing Unit <add2_and_round_2>.
    Related source file is "../../../sdr_lib/add2_and_round.v".
    Found 18-bit adder for signal <sum>.
    Found 19-bit adder for signal <sum_int>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <add2_and_round_2> synthesized.


Synthesizing Unit <sign_extend_10>.
    Related source file is "../../../sdr_lib/sign_extend.v".
Unit <sign_extend_10> synthesized.


Synthesizing Unit <round_6>.
    Related source file is "../../../sdr_lib/round.v".
    Found 17-bit subtractor for signal <err>.
    Found 21-bit adder for signal <out>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <round_6> synthesized.


Synthesizing Unit <clip_4>.
    Related source file is "../../../sdr_lib/clip.v".
Unit <clip_4> synthesized.


Synthesizing Unit <sign_extend_8>.
    Related source file is "../../../sdr_lib/sign_extend.v".
Unit <sign_extend_8> synthesized.


Synthesizing Unit <cic_int_shifter>.
    Related source file is "../../../sdr_lib/cic_int_shifter.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <shift> of Case statement line 74 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <shift> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <shift>.
Unit <cic_int_shifter> synthesized.


Synthesizing Unit <cordic_stage_21>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_21> synthesized.


Synthesizing Unit <cordic_stage_22>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_22> synthesized.


Synthesizing Unit <cordic_stage_23>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_23> synthesized.


Synthesizing Unit <cordic_stage_24>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_24> synthesized.


Synthesizing Unit <cordic_stage_25>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_25> synthesized.


Synthesizing Unit <cordic_stage_26>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_26> synthesized.


Synthesizing Unit <cordic_stage_27>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_27> synthesized.


Synthesizing Unit <cordic_stage_28>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_28> synthesized.


Synthesizing Unit <cordic_stage_29>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_29> synthesized.


Synthesizing Unit <cordic_stage_30>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_30> synthesized.


Synthesizing Unit <cordic_stage_31>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_31> synthesized.


Synthesizing Unit <cordic_stage_32>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_32> synthesized.


Synthesizing Unit <cordic_stage_33>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_33> synthesized.


Synthesizing Unit <cordic_stage_34>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_34> synthesized.


Synthesizing Unit <cordic_stage_35>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_35> synthesized.


Synthesizing Unit <cordic_stage_36>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_36> synthesized.


Synthesizing Unit <cordic_stage_37>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_37> synthesized.


Synthesizing Unit <cordic_stage_38>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_38> synthesized.


Synthesizing Unit <cordic_stage_39>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_39> synthesized.


Synthesizing Unit <cordic_stage_40>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_40> synthesized.


Synthesizing Unit <setting_reg_57>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_57> synthesized.


Synthesizing Unit <setting_reg_58>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_58> synthesized.


Synthesizing Unit <setting_reg_22>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 24-bit register for signal <out>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <setting_reg_22> synthesized.


Synthesizing Unit <setting_reg_23>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 24-bit register for signal <out>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <setting_reg_23> synthesized.


Synthesizing Unit <setting_reg_24>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 18-bit register for signal <out>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <setting_reg_24> synthesized.


Synthesizing Unit <setting_reg_25>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 18-bit register for signal <out>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <setting_reg_25> synthesized.


Synthesizing Unit <setting_reg_26>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 8-bit register for signal <out>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <setting_reg_26> synthesized.


Synthesizing Unit <serdes_fc_tx>.
    Related source file is "../../../serdes/serdes_fc_tx.v".
    Found 1-bit register for signal <inhibit_tx>.
    Found 16-bit down counter for signal <state>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <serdes_fc_tx> synthesized.


Synthesizing Unit <serdes_fc_rx>.
    Related source file is "../../../serdes/serdes_fc_rx.v".
    Found 1-bit register for signal <send_xon>.
    Found 1-bit register for signal <send_xoff>.
    Found 16-bit down counter for signal <countdown>.
    Found 16-bit comparator greater for signal <countdown$cmp_gt0000> created at line 52.
    Found 16-bit comparator less for signal <countdown$cmp_lt0000> created at line 44.
    Found 1-bit register for signal <send_xoff_int>.
    Found 16-bit comparator greatequal for signal <send_xoff_int$cmp_ge0000> created at line 44.
    Found 1-bit register for signal <send_xon_int>.
    Found 16-bit comparator lessequal for signal <send_xon_int$cmp_le0000> created at line 52.
    Summary:
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <serdes_fc_rx> synthesized.


Synthesizing Unit <CRC16_D16>.
    Related source file is "../../../control_lib/CRC16_D16.v".
    Found 1-bit xor4 for signal <NewCRC$xor0000> created at line 79.
    Found 1-bit xor4 for signal <NewCRC$xor0001> created at line 78.
    Found 1-bit xor4 for signal <NewCRC$xor0002> created at line 77.
    Found 1-bit xor5 for signal <NewCRC$xor0003> created at line 75.
    Found 1-bit xor4 for signal <NewCRC$xor0004> created at line 73.
    Found 1-bit xor3 for signal <NewCRC$xor0005> created at line 71.
    Found 1-bit xor3 for signal <NewCRC$xor0006> created at line 69.
    Found 1-bit xor3 for signal <NewCRC$xor0007> created at line 67.
    Found 1-bit xor4 for signal <NewCRC$xor0008> created at line 64.
    Found 1-bit xor4 for signal <NewCRC$xor0009> created at line 61.
    Found 1-bit xor5 for signal <NewCRC$xor0010> created at line 58.
    Found 1-bit xor3 for signal <NewCRC$xor0011> created at line 56.
    Found 1-bit xor5 for signal <NewCRC$xor0012> created at line 54.
    Found 1-bit xor5 for signal <NewCRC$xor0013> created at line 52.
    Found 1-bit xor5 for signal <NewCRC$xor0014> created at line 50.
    Found 1-bit xor5 for signal <NewCRC$xor0015> created at line 48.
    Found 1-bit xor2 for signal <NewCRC$xor0016> created at line 79.
    Found 1-bit xor2 for signal <NewCRC$xor0017> created at line 79.
    Found 1-bit xor2 for signal <NewCRC$xor0018> created at line 79.
    Found 1-bit xor2 for signal <NewCRC$xor0019> created at line 79.
    Found 1-bit xor2 for signal <NewCRC$xor0020> created at line 78.
    Found 1-bit xor2 for signal <NewCRC$xor0021> created at line 78.
    Found 1-bit xor2 for signal <NewCRC$xor0022> created at line 78.
    Found 1-bit xor2 for signal <NewCRC$xor0023> created at line 77.
    Found 1-bit xor2 for signal <NewCRC$xor0024> created at line 77.
    Found 1-bit xor2 for signal <NewCRC$xor0025> created at line 77.
    Found 1-bit xor2 for signal <NewCRC$xor0026> created at line 75.
    Found 1-bit xor2 for signal <NewCRC$xor0027> created at line 75.
    Found 1-bit xor2 for signal <NewCRC$xor0028> created at line 75.
    Found 1-bit xor2 for signal <NewCRC$xor0029> created at line 73.
    Found 1-bit xor2 for signal <NewCRC$xor0030> created at line 71.
    Found 1-bit xor3 for signal <NewCRC$xor0031> created at line 69.
    Found 1-bit xor3 for signal <NewCRC$xor0032> created at line 67.
    Found 1-bit xor3 for signal <NewCRC$xor0033> created at line 64.
    Found 1-bit xor3 for signal <NewCRC$xor0035> created at line 61.
    Found 1-bit xor2 for signal <NewCRC$xor0036> created at line 61.
    Found 1-bit xor2 for signal <NewCRC$xor0037> created at line 58.
    Found 1-bit xor2 for signal <NewCRC$xor0039> created at line 58.
    Found 1-bit xor2 for signal <NewCRC$xor0040> created at line 56.
    Summary:
	inferred  20 Xor(s).
Unit <CRC16_D16> synthesized.


Synthesizing Unit <ram_2port_4>.
    Related source file is "../../../control_lib/ram_2port.v".
    Found 512x34-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 34-bit register for signal <doa>.
    Found 34-bit register for signal <dob>.
    Summary:
	inferred   1 RAM(s).
	inferred  68 D-type flip-flop(s).
Unit <ram_2port_4> synthesized.


Synthesizing Unit <setting_reg_27>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_27> synthesized.


Synthesizing Unit <setting_reg_28>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_28> synthesized.


Synthesizing Unit <setting_reg_29>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 2-bit register for signal <out>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <setting_reg_29> synthesized.


Synthesizing Unit <setting_reg_30>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 1-bit register for signal <out<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <setting_reg_30> synthesized.


Synthesizing Unit <setting_reg_31>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_31> synthesized.


Synthesizing Unit <setting_reg_32>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 9-bit register for signal <out>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <setting_reg_32> synthesized.


Synthesizing Unit <encode_8b10b>.
    Related source file is "../../../opencores/8b10b/encode_8b10b.v".
WARNING:Xst:646 - Signal <illegalk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <dispout>.
    Found 1-bit xor2 for signal <dataout$xor0000> created at line 114.
    Found 1-bit xor2 for signal <dataout$xor0001> created at line 114.
    Found 1-bit xor2 for signal <dataout$xor0002> created at line 114.
    Found 1-bit xor2 for signal <dataout$xor0003> created at line 114.
    Found 1-bit xor2 for signal <dataout$xor0004> created at line 114.
    Found 1-bit xor2 for signal <dataout$xor0005> created at line 114.
    Found 1-bit xor2 for signal <dataout$xor0006> created at line 114.
    Found 1-bit xor2 for signal <dataout$xor0007> created at line 114.
    Found 1-bit xor2 for signal <dataout$xor0008> created at line 114.
    Found 1-bit xor2 for signal <dataout$xor0009> created at line 114.
    Found 1-bit xor2 for signal <disp6>.
    Found 1-bit xor2 for signal <jo$xor0000> created at line 76.
Unit <encode_8b10b> synthesized.


Synthesizing Unit <decode_8b10b>.
    Related source file is "../../../opencores/8b10b/decode_8b10b.v".
WARNING:Xst:646 - Signal <p31e> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p31dnenin> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p22enin> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p22ei> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <k28> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cdei> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <alt7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <ao>.
    Found 1-bit xor2 for signal <bo>.
    Found 1-bit xor2 for signal <co>.
    Found 1-bit xor2 for signal <do>.
    Found 1-bit xor2 for signal <eo>.
    Found 1-bit xor2 for signal <ho$xor0000> created at line 127.
    Found 1-bit xor2 for signal <p22bceeqi$xor0000> created at line 54.
Unit <decode_8b10b> synthesized.


Synthesizing Unit <bootram>.
    Related source file is "../../../control_lib/bootram.v".
WARNING:Xst:647 - Input <if_adr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dwb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 8-to-1 multiplexer for signal <if_data>.
    Found 32-bit 8-to-1 multiplexer for signal <dwb_dat_o>.
    Found 1-bit register for signal <dwb_ack_o>.
    Found 3-bit register for signal <delayed_if_bank>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <bootram> synthesized.


Synthesizing Unit <spi_top>.
    Related source file is "../../../opencores/spi/rtl/verilog/spi_top.v".
WARNING:Xst:647 - Input <wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wb_int_o>.
    Found 32-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <wb_ack_o>.
    Found 14-bit register for signal <ctrl>.
    Found 8-bit register for signal <divider>.
    Found 16-bit register for signal <ss>.
    Found 32-bit 7-to-1 multiplexer for signal <wb_dat>.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <spi_top> synthesized.


Synthesizing Unit <settings_bus_crossclock>.
    Related source file is "../../../control_lib/settings_bus_crossclock.v".
WARNING:Xst:647 - Input <rst_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <settings_bus_crossclock> synthesized.


Synthesizing Unit <pic>.
    Related source file is "../../../control_lib/pic.v".
    Found 32-bit register for signal <dat_o>.
    Found 1-bit register for signal <ack_o>.
    Found 1-bit register for signal <int_o>.
    Found 32-bit 5-to-1 multiplexer for signal <dat_o$mux0000> created at line 166.
    Found 32-bit register for signal <dirq>.
    Found 32-bit register for signal <edgen>.
    Found 32-bit register for signal <irq_event>.
    Found 32-bit register for signal <lirq>.
    Found 32-bit register for signal <mask>.
    Found 32-bit register for signal <pending>.
    Found 32-bit register for signal <pol>.
    Summary:
	inferred 258 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <pic> synthesized.


Synthesizing Unit <s3a_icap_wb>.
    Related source file is "../../../control_lib/s3a_icap_wb.v".
WARNING:Xst:647 - Input <dat_i<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <BUSY> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit register for signal <icap_state>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <s3a_icap_wb> synthesized.


Synthesizing Unit <zpu_system>.
    Related source file is "/home/nodeuser/UHD-Mirror/fpga/usrp2/opencores/zpu/wishbone/zpu_system.vhd".
Unit <zpu_system> synthesized.


Synthesizing Unit <fifo_short_1>.
    Related source file is "../../../fifo/fifo_short.v".
    Found 5-bit updown counter for signal <space>.
    Found 5-bit updown counter for signal <occupied>.
    Found 4-bit updown counter for signal <a>.
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <full>.
    Summary:
	inferred   3 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <fifo_short_1> synthesized.


Synthesizing Unit <buffer_int2>.
    Related source file is "../../../fifo/buffer_int2.v".
WARNING:Xst:647 - Input <wb_adr_i<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wr_occ> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl<15:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State 100 is never reached in FSM <rd_state>.
    Found finite state machine <FSM_4> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rd_state$or0000           (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | wr_state$or0000           (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <wb_ack_o>.
    Found 16-bit register for signal <rd_addr>.
    Found 16-bit adder for signal <rd_addr_next$add0000> created at line 52.
    Found 1-bit register for signal <rd_eop>.
    Found 16-bit comparator equal for signal <rd_eop$cmp_eq0000> created at line 111.
    Found 16-bit register for signal <rd_length>.
    Found 1-bit register for signal <rd_sop>.
    Found 16-bit register for signal <wr_addr>.
    Found 16-bit adder for signal <wr_addr$addsub0000> created at line 141.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <buffer_int2> synthesized.


Synthesizing Unit <fifo_long_1>.
    Related source file is "../../../fifo/fifo_long.v".
    Found 16-bit updown counter for signal <space>.
    Found 16-bit updown counter for signal <occupied>.
    Found 9-bit comparator equal for signal <becoming_full>.
    Found 9-bit subtractor for signal <dont_write_past_me>.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit register for signal <full_reg>.
    Found 9-bit register for signal <rd_addr>.
    Found 9-bit adder for signal <rd_addr$share0000> created at line 92.
    Found 2-bit register for signal <read_state>.
    Found 9-bit comparator equal for signal <read_state$cmp_eq0005> created at line 108.
    Found 9-bit up counter for signal <wr_addr>.
    Summary:
	inferred   3 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <fifo_long_1> synthesized.


Synthesizing Unit <i2c_master_byte_ctrl>.
    Related source file is "../../../opencores/i2c/rtl/verilog/i2c_master_byte_ctrl.v".
    Found finite state machine <FSM_6> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 31                                             |
    | Inputs             | 9                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | nReset                    (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <ack_out>.
    Found 4-bit register for signal <core_cmd>.
    Found 1-bit register for signal <core_txd>.
    Found 3-bit register for signal <dcnt>.
    Found 3-bit subtractor for signal <dcnt$addsub0000> created at line 192.
    Found 1-bit register for signal <ld>.
    Found 1-bit register for signal <shift>.
    Found 8-bit register for signal <sr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <i2c_master_byte_ctrl> synthesized.


Synthesizing Unit <simple_gemac_tx>.
    Related source file is "../../../simple_gemac/simple_gemac_tx.v".
WARNING:Xst:1780 - Signal <pause_ctr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <GMII_TXD>.
    Found 1-bit register for signal <paused>.
    Found 1-bit register for signal <GMII_TX_EN>.
    Found 1-bit register for signal <GMII_TX_ER>.
    Found 16-bit up counter for signal <frame_len_ctr>.
    Found 8-bit down counter for signal <ifg_ctr>.
    Found 8-bit register for signal <pause_dat>.
    Found 16-bit register for signal <pause_time_held>.
    Found 1-bit register for signal <send_pause>.
    Found 1-bit register for signal <tx_en_pre>.
    Found 1-bit register for signal <tx_er_pre>.
    Found 8-bit register for signal <tx_state>.
    Found 8-bit adder for signal <tx_state$addsub0000> created at line 123.
    Found 8-bit register for signal <txd_pre>.
    Summary:
	inferred   2 Counter(s).
	inferred  54 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <simple_gemac_tx> synthesized.


Synthesizing Unit <delay_line>.
    Related source file is "../../../simple_gemac/delay_line.v".
Unit <delay_line> synthesized.


Synthesizing Unit <eth_miim>.
    Related source file is "../../../simple_gemac/miim/eth_miim.v".
    Found 1-bit register for signal <RStatStart>.
    Found 1-bit register for signal <UpdateMIIRX_DATAReg>.
    Found 1-bit register for signal <Busy>.
    Found 1-bit register for signal <WCtrlDataStart>.
    Found 1-bit register for signal <Nvalid>.
    Found 1-bit tristate buffer for signal <Mdio>.
    Found 7-bit register for signal <BitCounter>.
    Found 7-bit adder for signal <BitCounter$addsub0000> created at line 430.
    Found 1-bit register for signal <EndBusy>.
    Found 1-bit register for signal <EndBusy_d>.
    Found 1-bit register for signal <InProgress>.
    Found 1-bit register for signal <InProgress_q1>.
    Found 1-bit register for signal <InProgress_q2>.
    Found 1-bit register for signal <InProgress_q3>.
    Found 2-bit register for signal <LatchByte>.
    Found 1-bit register for signal <LatchByte0_d>.
    Found 1-bit register for signal <LatchByte1_d>.
    Found 1-bit register for signal <RStat_q1>.
    Found 1-bit register for signal <RStat_q2>.
    Found 1-bit register for signal <RStat_q3>.
    Found 1-bit register for signal <RStatStart_q1>.
    Found 1-bit register for signal <RStatStart_q2>.
    Found 1-bit register for signal <ScanStat_q1>.
    Found 1-bit register for signal <ScanStat_q2>.
    Found 1-bit register for signal <SyncStatMdcEn>.
    Found 1-bit register for signal <WCtrlData_q1>.
    Found 1-bit register for signal <WCtrlData_q2>.
    Found 1-bit register for signal <WCtrlData_q3>.
    Found 1-bit register for signal <WCtrlDataStart_q>.
    Found 1-bit register for signal <WCtrlDataStart_q1>.
    Found 1-bit register for signal <WCtrlDataStart_q2>.
    Found 1-bit register for signal <WriteOp>.
    Summary:
	inferred  37 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Tristate(s).
Unit <eth_miim> synthesized.


Synthesizing Unit <fifo_short_2>.
    Related source file is "../../../fifo/fifo_short.v".
    Found 5-bit updown counter for signal <space>.
    Found 5-bit updown counter for signal <occupied>.
    Found 4-bit updown counter for signal <a>.
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <full>.
    Summary:
	inferred   3 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <fifo_short_2> synthesized.


Synthesizing Unit <fifo_short_8>.
    Related source file is "../../../fifo/fifo_short.v".
    Found 5-bit updown counter for signal <space>.
    Found 5-bit updown counter for signal <occupied>.
    Found 4-bit updown counter for signal <a>.
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <full>.
    Summary:
	inferred   3 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <fifo_short_8> synthesized.


Synthesizing Unit <fifo_2clock_1>.
    Related source file is "../../../fifo/fifo_2clock.v".
WARNING:Xst:1780 - Signal <dummy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 14-bit adder for signal <space$sub0000> created at line 71.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <fifo_2clock_1> synthesized.


Synthesizing Unit <fifo_2clock_2>.
    Related source file is "../../../fifo/fifo_2clock.v".
WARNING:Xst:1780 - Signal <dummy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 12-bit adder for signal <space$sub0000> created at line 71.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <fifo_2clock_2> synthesized.


Synthesizing Unit <shortfifo>.
    Related source file is "../../../control_lib/shortfifo.v".
    Found 5-bit updown counter for signal <space>.
    Found 1-bit register for signal <empty>.
    Found 5-bit updown counter for signal <occupied>.
    Found 1-bit register for signal <full>.
    Found 4-bit updown counter for signal <a>.
    Summary:
	inferred   3 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <shortfifo> synthesized.


Synthesizing Unit <add2_and_clip_3>.
    Related source file is "../../../sdr_lib/add2_and_clip.v".
    Found 39-bit adder for signal <sum_int>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add2_and_clip_3> synthesized.


Synthesizing Unit <add2_and_clip_2>.
    Related source file is "../../../sdr_lib/add2_and_clip.v".
    Found 19-bit adder for signal <sum_int>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add2_and_clip_2> synthesized.


Synthesizing Unit <add2_and_clip_1>.
    Related source file is "../../../sdr_lib/add2_and_clip.v".
    Found 25-bit adder for signal <sum_int>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add2_and_clip_1> synthesized.


Synthesizing Unit <cordic_z24_1>.
    Related source file is "../../../sdr_lib/cordic_z24.v".
WARNING:Xst:646 - Signal <y20<26>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <y20<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x20<26>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x20<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 27-bit register for signal <x0>.
    Found 27-bit adder for signal <x0$addsub0000> created at line 89.
    Found 27-bit register for signal <y0>.
    Found 27-bit adder for signal <y0$addsub0000> created at line 90.
    Found 23-bit register for signal <z0>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <cordic_z24_1> synthesized.


Synthesizing Unit <clip_reg_1>.
    Related source file is "../../../sdr_lib/clip_reg.v".
    Found 24-bit register for signal <out>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <clip_reg_1> synthesized.


Synthesizing Unit <cic_decim>.
    Related source file is "../../../sdr_lib/cic_decim.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24-bit register for signal <signal_out>.
    Found 208-bit register for signal <differentiator>.
    Found 52-bit up accumulator for signal <integrator>.
    Found 208-bit register for signal <pipeline>.
    Found 52-bit subtractor for signal <pipeline_0$sub0000> created at line 72.
    Found 52-bit subtractor for signal <pipeline_1$sub0000> created at line 76.
    Found 52-bit subtractor for signal <pipeline_2$sub0000> created at line 76.
    Found 52-bit subtractor for signal <pipeline_3$sub0000> created at line 76.
    Found 52-bit register for signal <sampler>.
    Summary:
	inferred   4 Accumulator(s).
	inferred 492 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <cic_decim> synthesized.


Synthesizing Unit <add2_and_clip_4>.
    Related source file is "../../../sdr_lib/add2_and_clip.v".
    Found 31-bit adder for signal <sum_int>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add2_and_clip_4> synthesized.


Synthesizing Unit <srl_1>.
    Related source file is "../../../control_lib/srl.v".
Unit <srl_1> synthesized.


Synthesizing Unit <acc_1>.
    Related source file is "../../../sdr_lib/acc.v".
    Found 27-bit register for signal <out>.
    Found 27-bit adder for signal <sum_int>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <acc_1> synthesized.


Synthesizing Unit <fifo_short_3>.
    Related source file is "../../../fifo/fifo_short.v".
    Found 5-bit updown counter for signal <space>.
    Found 5-bit updown counter for signal <occupied>.
    Found 4-bit updown counter for signal <a>.
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <full>.
    Summary:
	inferred   3 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <fifo_short_3> synthesized.


Synthesizing Unit <fifo_short_4>.
    Related source file is "../../../fifo/fifo_short.v".
    Found 5-bit updown counter for signal <space>.
    Found 5-bit updown counter for signal <occupied>.
    Found 4-bit updown counter for signal <a>.
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <full>.
    Summary:
	inferred   3 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <fifo_short_4> synthesized.


Synthesizing Unit <fifo_short_5>.
    Related source file is "../../../fifo/fifo_short.v".
    Found 5-bit updown counter for signal <space>.
    Found 5-bit updown counter for signal <occupied>.
    Found 4-bit updown counter for signal <a>.
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <full>.
    Summary:
	inferred   3 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <fifo_short_5> synthesized.


Synthesizing Unit <fifo_short_6>.
    Related source file is "../../../fifo/fifo_short.v".
    Found 5-bit updown counter for signal <space>.
    Found 5-bit updown counter for signal <occupied>.
    Found 4-bit updown counter for signal <a>.
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <full>.
    Summary:
	inferred   3 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <fifo_short_6> synthesized.


Synthesizing Unit <fifo_long_2>.
    Related source file is "../../../fifo/fifo_long.v".
    Found 16-bit updown counter for signal <space>.
    Found 16-bit updown counter for signal <occupied>.
    Found 10-bit comparator equal for signal <becoming_full>.
    Found 10-bit subtractor for signal <dont_write_past_me>.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit register for signal <full_reg>.
    Found 10-bit register for signal <rd_addr>.
    Found 10-bit adder for signal <rd_addr$share0000> created at line 92.
    Found 2-bit register for signal <read_state>.
    Found 10-bit comparator equal for signal <read_state$cmp_eq0005> created at line 108.
    Found 10-bit up counter for signal <wr_addr>.
    Summary:
	inferred   3 Counter(s).
	inferred  14 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <fifo_long_2> synthesized.


Synthesizing Unit <nobl_if>.
    Related source file is "../../../extramfifo/nobl_if.v".
    Found 1-bit register for signal <RAM_D_poe>.
    Found 36-bit register for signal <data_in>.
    Found 1-bit register for signal <RAM_WEn>.
    Found 1-bit register for signal <RAM_CE1n>.
    Found 1-bit register for signal <data_in_valid>.
    Found 18-bit register for signal <address_pipe1>.
    Found 36-bit register for signal <data_out_pipe1>.
    Found 36-bit register for signal <data_out_pipe2>.
    Found 36-bit register for signal <data_out_pipe3>.
    Found 1-bit register for signal <enable_pipe1>.
    Found 1-bit register for signal <enable_pipe2>.
    Found 1-bit register for signal <enable_pipe3>.
    Found 1-bit register for signal <write_pipe1>.
    Found 1-bit register for signal <write_pipe2>.
    Found 1-bit register for signal <write_pipe3>.
    Summary:
	inferred 172 D-type flip-flop(s).
Unit <nobl_if> synthesized.


Synthesizing Unit <vita_tx_control>.
    Related source file is "../../../vrt/vita_tx_control.v".
WARNING:Xst:646 - Signal <error_policy<31:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <early> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <packet_consumed>.
    Found 1-bit register for signal <run>.
    Found 32-bit register for signal <error_code>.
    Found 20-bit down counter for signal <countdown>.
    Found 3-bit register for signal <ibs_state>.
    Found 1-bit register for signal <late_del>.
    Found 1-bit register for signal <late_qual>.
    Found 1-bit register for signal <send_ack>.
    Found 1-bit register for signal <send_error>.
    Summary:
	inferred   1 Counter(s).
	inferred  41 D-type flip-flop(s).
Unit <vita_tx_control> synthesized.


Synthesizing Unit <trigger_context_pkt>.
    Related source file is "../../../vrt/trigger_context_pkt.v".
WARNING:Xst:646 - Signal <dummy2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <trigger>.
    Found 31-bit up counter for signal <cycle_count>.
    Found 31-bit up counter for signal <packet_count>.
    Found 31-bit comparator lessequal for signal <trigger$cmp_le0000> created at line 64.
    Found 31-bit comparator lessequal for signal <trigger$cmp_le0001> created at line 64.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <trigger_context_pkt> synthesized.


Synthesizing Unit <fifo_short_7>.
    Related source file is "../../../fifo/fifo_short.v".
    Found 5-bit updown counter for signal <space>.
    Found 5-bit updown counter for signal <occupied>.
    Found 4-bit updown counter for signal <a>.
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <full>.
    Summary:
	inferred   3 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <fifo_short_7> synthesized.


Synthesizing Unit <cic_interp>.
    Related source file is "../../../sdr_lib/cic_interp.v".
    Found 18-bit register for signal <signal_out>.
    Found 156-bit register for signal <differentiator>.
    Found 39-bit up accumulator for signal <integrator>.
    Found 156-bit register for signal <pipeline>.
    Found 39-bit subtractor for signal <pipeline_0$sub0000> created at line 71.
    Found 39-bit subtractor for signal <pipeline_1$sub0000> created at line 75.
    Found 39-bit subtractor for signal <pipeline_2$sub0000> created at line 75.
    Found 39-bit subtractor for signal <pipeline_3$sub0000> created at line 75.
    Summary:
	inferred   4 Accumulator(s).
	inferred 330 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <cic_interp> synthesized.


Synthesizing Unit <cordic_z24_2>.
    Related source file is "../../../sdr_lib/cordic_z24.v".
WARNING:Xst:646 - Signal <y20<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <y20<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x20<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x20<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 26-bit register for signal <x0>.
    Found 26-bit adder for signal <x0$addsub0000> created at line 89.
    Found 26-bit register for signal <y0>.
    Found 26-bit adder for signal <y0$addsub0000> created at line 90.
    Found 23-bit register for signal <z0>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <cordic_z24_2> synthesized.


Synthesizing Unit <srl_2>.
    Related source file is "../../../control_lib/srl.v".
Unit <srl_2> synthesized.


Synthesizing Unit <add2_reg>.
    Related source file is "../../../sdr_lib/add2_reg.v".
    Found 18-bit register for signal <sum>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <add2_reg> synthesized.


Synthesizing Unit <add2_and_round_reg_1>.
    Related source file is "../../../sdr_lib/add2_and_round_reg.v".
    Found 22-bit register for signal <sum>.
    Summary:
	inferred  22 D-type flip-flop(s).
Unit <add2_and_round_reg_1> synthesized.


Synthesizing Unit <acc_2>.
    Related source file is "../../../sdr_lib/acc.v".
    Found 24-bit register for signal <out>.
    Found 24-bit adder for signal <sum_int>.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <acc_2> synthesized.


Synthesizing Unit <add2_and_round_reg_2>.
    Related source file is "../../../sdr_lib/add2_and_round_reg.v".
    Found 18-bit register for signal <sum>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <add2_and_round_reg_2> synthesized.


Synthesizing Unit <acc_3>.
    Related source file is "../../../sdr_lib/acc.v".
    Found 37-bit register for signal <out>.
    Found 37-bit adder for signal <sum_int>.
    Summary:
	inferred  37 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <acc_3> synthesized.


Synthesizing Unit <round_reg>.
    Related source file is "../../../sdr_lib/round_reg.v".
    Found 17-bit register for signal <err>.
    Found 21-bit register for signal <out>.
    Summary:
	inferred  38 D-type flip-flop(s).
Unit <round_reg> synthesized.


Synthesizing Unit <clip_reg_2>.
    Related source file is "../../../sdr_lib/clip_reg.v".
    Found 18-bit register for signal <out>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <clip_reg_2> synthesized.


Synthesizing Unit <fifo_long_3>.
    Related source file is "../../../fifo/fifo_long.v".
    Found 16-bit updown counter for signal <space>.
    Found 16-bit updown counter for signal <occupied>.
    Found 9-bit comparator equal for signal <becoming_full>.
    Found 9-bit subtractor for signal <dont_write_past_me>.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit register for signal <full_reg>.
    Found 9-bit register for signal <rd_addr>.
    Found 9-bit adder for signal <rd_addr$share0000> created at line 92.
    Found 2-bit register for signal <read_state>.
    Found 9-bit comparator equal for signal <read_state$cmp_eq0005> created at line 108.
    Found 9-bit up counter for signal <wr_addr>.
    Summary:
	inferred   3 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <fifo_long_3> synthesized.


Synthesizing Unit <time_sender>.
    Related source file is "../../../timing/time_sender.v".
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 22                                             |
    | Inputs             | 1                                              |
    | Outputs            | 11                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | state$not0000             (positive)           |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <exp_time_out>.
    Found 4-bit up counter for signal <bit_count>.
    Found 8-bit register for signal <datain>.
    Found 10-bit register for signal <dataout_reg>.
    Found 1-bit register for signal <disp_reg>.
    Found 1-bit register for signal <k>.
    Found 64-bit register for signal <vita_time_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  85 D-type flip-flop(s).
Unit <time_sender> synthesized.


Synthesizing Unit <time_receiver>.
    Related source file is "../../../timing/time_receiver.v".
WARNING:Xst:646 - Signal <error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <sync_rcvd>.
    Found 64-bit register for signal <vita_time>.
    Found 4-bit up counter for signal <bit_count>.
    Found 9-bit register for signal <dataout_reg>.
    Found 1-bit register for signal <disp_reg>.
    Found 1-bit register for signal <exp_time_in_reg>.
    Found 1-bit register for signal <exp_time_in_reg2>.
    Found 10-bit register for signal <shiftreg>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <sync_rcvd_pre>.
    Found 64-bit register for signal <vita_time_pre>.
    Summary:
	inferred   1 Counter(s).
	inferred 156 D-type flip-flop(s).
Unit <time_receiver> synthesized.


Synthesizing Unit <zpu_wb_top>.
    Related source file is "/home/nodeuser/UHD-Mirror/fpga/usrp2/opencores/zpu/zpu_wb_top.vhd".
Unit <zpu_wb_top> synthesized.


Synthesizing Unit <i2c_master_top>.
    Related source file is "../../../opencores/i2c/rtl/verilog/i2c_master_top.v".
    Found 8-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <wb_inta_o>.
    Found 1-bit register for signal <wb_ack_o>.
    Found 1-bit register for signal <al>.
    Found 8-bit register for signal <cr>.
    Found 8-bit register for signal <ctr>.
    Found 1-bit register for signal <irq_flag>.
    Found 16-bit register for signal <prer>.
    Found 1-bit register for signal <rxack>.
    Found 1-bit register for signal <tip>.
    Found 8-bit register for signal <txr>.
    Found 8-bit 8-to-1 multiplexer for signal <wb_dat_o$mux0000> created at line 165.
    Summary:
	inferred  54 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <i2c_master_top> synthesized.


Synthesizing Unit <time_64bit>.
    Related source file is "../../../timing/time_64bit.v".
WARNING:Xst:646 - Signal <pps_source> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <end_of_second> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <good_sync>.
    Found 64-bit register for signal <vita_time_pps>.
    Found 64-bit register for signal <vita_time>.
    Found 32-bit comparator lessequal for signal <mimo_sync_now$cmp_le0000> created at line 167.
    Found 32-bit adder for signal <mimo_ticks>.
    Found 2-bit register for signal <pps_del>.
    Found 1-bit register for signal <pps_reg_n>.
    Found 1-bit register for signal <pps_reg_p>.
    Found 32-bit register for signal <seconds>.
    Found 32-bit adder for signal <seconds$addsub0000> created at line 133.
    Found 32-bit comparator equal for signal <seconds$cmp_eq0000> created at line 131.
    Found 32-bit 4-to-1 multiplexer for signal <seconds$mux0000>.
    Found 1-bit register for signal <set_on_next_pps>.
    Found 16-bit up counter for signal <sync_counter>.
    Found 32-bit register for signal <ticks>.
    Found 32-bit comparator equal for signal <ticks$cmp_eq0000> created at line 131.
    Found 32-bit 4-to-1 multiplexer for signal <ticks$mux0000>.
    Found 32-bit adder for signal <ticks_plus_one$add0000> created at line 113.
    Summary:
	inferred   1 Counter(s).
	inferred 198 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <time_64bit> synthesized.


Synthesizing Unit <fifo36_mux_1>.
    Related source file is "../../../fifo/fifo36_mux.v".
    Found 2-bit register for signal <state>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <fifo36_mux_1> synthesized.


Synthesizing Unit <fifo36_mux_2>.
    Related source file is "../../../fifo/fifo36_mux.v".
    Found 2-bit register for signal <state>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <fifo36_mux_2> synthesized.


Synthesizing Unit <fifo_cascade_1>.
    Related source file is "../../../fifo/fifo_cascade.v".
    Found 16-bit adder for signal <space>.
    Found 16-bit adder for signal <occupied>.
    Found 16-bit adder for signal <occupied$addsub0000> created at line 63.
    Found 16-bit adder for signal <space$addsub0000> created at line 62.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <fifo_cascade_1> synthesized.


Synthesizing Unit <prot_eng_tx>.
    Related source file is "../../../udp/prot_eng_tx.v".
WARNING:Xst:646 - Signal <data_int1<32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 64x32-bit dual-port RAM <Mram_header_ram> for signal <header_ram>.
    Found 4x16-bit dual-port RAM <Mram_pre_checksums> for signal <pre_checksums>.
    Found 16-bit register for signal <ip_checksum_reg>.
    Found 16-bit adder for signal <ip_length>.
    Found 16-bit register for signal <length>.
    Found 2-bit register for signal <port_sel>.
    Found 1-bit register for signal <sof_o>.
    Found 4-bit register for signal <state>.
    Found 4-bit adder for signal <state$addsub0000> created at line 90.
    Found 16-bit adder for signal <udp_length>.
    Summary:
	inferred   2 RAM(s).
	inferred  39 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <prot_eng_tx> synthesized.


Synthesizing Unit <fifo36_mux_3>.
    Related source file is "../../../fifo/fifo36_mux.v".
    Found 2-bit register for signal <state>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <fifo36_mux_3> synthesized.


Synthesizing Unit <simple_gemac_wb>.
    Related source file is "../../../simple_gemac/simple_gemac_wb.v".
WARNING:Xst:647 - Input <wb_adr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rd_acc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MIIADDRESS<7:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <wb_ack>.
    Found 32-bit register for signal <wb_dat_o>.
    Found 3-bit register for signal <MIICOMMAND>.
    Found 16-bit register for signal <MIIRX_DATA>.
    Summary:
	inferred  52 D-type flip-flop(s).
Unit <simple_gemac_wb> synthesized.


Synthesizing Unit <fifo19_to_fifo36>.
    Related source file is "../../../fifo/fifo19_to_fifo36.v".
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | state$not0000             (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <dat0>.
    Found 16-bit register for signal <dat1>.
    Found 1-bit register for signal <f36_eof_int>.
    Found 2-bit register for signal <f36_occ_int>.
    Found 1-bit register for signal <f36_sof_int>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  36 D-type flip-flop(s).
Unit <fifo19_to_fifo36> synthesized.


Synthesizing Unit <fifo_2clock_cascade_1>.
    Related source file is "../../../fifo/fifo_2clock_cascade.v".
WARNING:Xst:646 - Signal <s2_space> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s1_occupied> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <level_wclk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <level_rclk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit adder for signal <space>.
    Found 16-bit adder for signal <occupied>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <fifo_2clock_cascade_1> synthesized.


Synthesizing Unit <fifo_2clock_cascade_2>.
    Related source file is "../../../fifo/fifo_2clock_cascade.v".
WARNING:Xst:646 - Signal <s2_space> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s1_occupied> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <level_wclk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <level_rclk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit adder for signal <space>.
    Found 16-bit adder for signal <occupied>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <fifo_2clock_cascade_2> synthesized.


Synthesizing Unit <simple_gemac_rx>.
    Related source file is "../../../simple_gemac/simple_gemac_rx.v".
WARNING:Xst:646 - Signal <rx_er_del> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_dv_del> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <rx_valid>.
    Found 16-bit register for signal <pause_quanta_rcvd>.
    Found 1-bit register for signal <rx_ack>.
    Found 1-bit register for signal <go_filt>.
    Found 16-bit up counter for signal <pkt_len_ctr>.
    Found 16-bit comparator greatequal for signal <pkt_long_enough>.
    Found 1-bit register for signal <rx_dv_d1>.
    Found 1-bit register for signal <rx_er_d1>.
    Found 8-bit register for signal <rx_state>.
    Found 8-bit adder for signal <rx_state$addsub0000> created at line 177.
    Found 8-bit register for signal <rxd_d1>.
    Summary:
	inferred   1 Counter(s).
	inferred  37 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <simple_gemac_rx> synthesized.


Synthesizing Unit <ll8_shortfifo>.
    Related source file is "../../../fifo/ll8_shortfifo.v".
Unit <ll8_shortfifo> synthesized.


Synthesizing Unit <medfifo>.
    Related source file is "../../../control_lib/medfifo.v".
WARNING:Xst:1780 - Signal <full_x<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <empty_x<7>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dout<7>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <medfifo> synthesized.


Synthesizing Unit <add2_and_clip_reg_1>.
    Related source file is "../../../sdr_lib/add2_and_clip_reg.v".
    Found 1-bit register for signal <strobe_out>.
    Found 24-bit register for signal <sum>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <add2_and_clip_reg_1> synthesized.


Synthesizing Unit <add2_and_clip_reg_2>.
    Related source file is "../../../sdr_lib/add2_and_clip_reg.v".
    Found 1-bit register for signal <strobe_out>.
    Found 18-bit register for signal <sum>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <add2_and_clip_reg_2> synthesized.


Synthesizing Unit <add2_and_clip_reg_3>.
    Related source file is "../../../sdr_lib/add2_and_clip_reg.v".
    Found 1-bit register for signal <strobe_out>.
    Found 38-bit register for signal <sum>.
    Summary:
	inferred  39 D-type flip-flop(s).
Unit <add2_and_clip_reg_3> synthesized.


Synthesizing Unit <add2_and_clip_reg_4>.
    Related source file is "../../../sdr_lib/add2_and_clip_reg.v".
    Found 1-bit register for signal <strobe_out>.
    Found 30-bit register for signal <sum>.
    Summary:
	inferred  31 D-type flip-flop(s).
Unit <add2_and_clip_reg_4> synthesized.


Synthesizing Unit <vita_rx_control_1>.
    Related source file is "../../../vrt/vita_rx_control.v".
WARNING:Xst:1780 - Signal <pkt_fifo_line> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_line> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <early> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <chain>.
    Found 3-bit register for signal <ibs_state>.
    Found 1-bit register for signal <late_valid>.
    Found 28-bit register for signal <lines_left>.
    Found 28-bit subtractor for signal <lines_left$addsub0000> created at line 181.
    Found 28-bit register for signal <lines_total>.
    Found 64-bit register for signal <rcvtime>.
    Found 1-bit register for signal <reload>.
    Found 1-bit register for signal <sc_pre2>.
    Found 1-bit register for signal <send_imm>.
    Found 1-bit register for signal <too_late>.
    Summary:
	inferred 129 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <vita_rx_control_1> synthesized.


Synthesizing Unit <vita_rx_framer_1>.
    Related source file is "../../../vrt/vita_rx_framer.v".
WARNING:Xst:646 - Signal <vita_trailer<20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vita_trailer<8:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vita_header<31:29>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vita_header<27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vita_header<19:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sample_fifo_in_rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <has_trailer> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit up counter for signal <pkt_count>.
    Found 16-bit up counter for signal <sample_ctr>.
    Found 4-bit comparator not equal for signal <sample_ctr$cmp_ne0000> created at line 171.
    Found 4-bit comparator equal for signal <sample_fifo_dst_rdy_o$cmp_eq0000> created at line 218.
    Found 4-bit subtractor for signal <sample_fifo_dst_rdy_o$sub0000> created at line 218.
    Found 4-bit up counter for signal <sample_phase>.
    Found 1-bit register for signal <trl_eob>.
    Found 16-bit adder for signal <vita_pkt_len>.
    Found 4-bit register for signal <vita_state>.
    Found 4-bit adder for signal <vita_state$addsub0000> created at line 189.
    Found 16-bit comparator equal for signal <vita_state$cmp_eq0001> created at line 176.
    Summary:
	inferred   3 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <vita_rx_framer_1> synthesized.


Synthesizing Unit <fifo_cascade_2>.
    Related source file is "../../../fifo/fifo_cascade.v".
    Found 16-bit adder for signal <space>.
    Found 16-bit adder for signal <occupied>.
    Found 16-bit adder for signal <occupied$addsub0000> created at line 63.
    Found 16-bit adder for signal <space$addsub0000> created at line 62.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <fifo_cascade_2> synthesized.


Synthesizing Unit <vita_rx_control_2>.
    Related source file is "../../../vrt/vita_rx_control.v".
WARNING:Xst:1780 - Signal <pkt_fifo_line> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_line> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <early> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <chain>.
    Found 3-bit register for signal <ibs_state>.
    Found 1-bit register for signal <late_valid>.
    Found 28-bit register for signal <lines_left>.
    Found 28-bit subtractor for signal <lines_left$addsub0000> created at line 181.
    Found 28-bit register for signal <lines_total>.
    Found 64-bit register for signal <rcvtime>.
    Found 1-bit register for signal <reload>.
    Found 1-bit register for signal <sc_pre2>.
    Found 1-bit register for signal <send_imm>.
    Found 1-bit register for signal <too_late>.
    Summary:
	inferred 129 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <vita_rx_control_2> synthesized.


Synthesizing Unit <vita_rx_framer_2>.
    Related source file is "../../../vrt/vita_rx_framer.v".
WARNING:Xst:646 - Signal <vita_trailer<20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vita_trailer<8:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vita_header<31:29>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vita_header<27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vita_header<19:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sample_fifo_in_rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <has_trailer> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit up counter for signal <pkt_count>.
    Found 16-bit up counter for signal <sample_ctr>.
    Found 4-bit comparator not equal for signal <sample_ctr$cmp_ne0000> created at line 171.
    Found 4-bit comparator equal for signal <sample_fifo_dst_rdy_o$cmp_eq0000> created at line 218.
    Found 4-bit subtractor for signal <sample_fifo_dst_rdy_o$sub0000> created at line 218.
    Found 4-bit up counter for signal <sample_phase>.
    Found 1-bit register for signal <trl_eob>.
    Found 16-bit adder for signal <vita_pkt_len>.
    Found 4-bit register for signal <vita_state>.
    Found 4-bit adder for signal <vita_state$addsub0000> created at line 189.
    Found 16-bit comparator equal for signal <vita_state$cmp_eq0001> created at line 176.
    Summary:
	inferred   3 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <vita_rx_framer_2> synthesized.


Synthesizing Unit <nobl_fifo>.
    Related source file is "../../../extramfifo/nobl_fifo.v".
    Found 1-bit register for signal <space_avail>.
    Found 18-bit down accumulator for signal <capacity>.
    Found 18-bit subtractor for signal <capacity$sub0000>.
    Found 1-bit register for signal <data_avail_int>.
    Found 18-bit up counter for signal <rd_pointer>.
    Found 18-bit up counter for signal <wr_pointer>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Accumulator(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <nobl_fifo> synthesized.


Synthesizing Unit <vita_tx_deframer>.
    Related source file is "../../../vrt/vita_tx_deframer.v".
WARNING:Xst:647 - Input <data_i<35:34>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_i<32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <fifo_empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <fifo_occupied> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:1305 - Output <fifo_full> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sample_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sample_c> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sample_b> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <has_classid_reg>.
    Found 1-bit register for signal <has_secs_reg>.
    Found 1-bit register for signal <has_streamid_reg>.
    Found 1-bit register for signal <has_tics_reg>.
    Found 1-bit register for signal <has_trailer_reg>.
    Found 4-bit adder for signal <hdr_len$add0000> created at line 92.
    Found 3-bit adder for signal <hdr_len$addsub0001> created at line 92.
    Found 3-bit adder for signal <hdr_len$addsub0002> created at line 92.
    Found 3-bit adder for signal <hdr_len$addsub0003> created at line 92.
    Found 2-bit adder carry in/out for signal <hdr_len$addsub0005> created at line 92.
    Found 3-bit adder carry out for signal <hdr_len$addsub0006> created at line 92.
    Found 1-bit register for signal <is_eob_reg>.
    Found 1-bit register for signal <is_sob_reg>.
    Found 2-bit comparator equal for signal <line_done>.
    Found 32-bit adder for signal <next_seqnum>.
    Found 4-bit adder for signal <next_vita_seqnum>.
    Found 16-bit register for signal <pkt_len>.
    Found 16-bit subtractor for signal <pkt_len$addsub0000> created at line 133.
    Found 32-bit register for signal <sample_a>.
    Found 64-bit register for signal <send_time>.
    Found 1-bit register for signal <seqnum_err>.
    Found 32-bit comparator equal for signal <seqnum_err$cmp_eq0000> created at line 139.
    Found 4-bit comparator not equal for signal <seqnum_err$cmp_ne0000> created at line 158.
    Found 32-bit register for signal <seqnum_reg>.
    Found 2-bit register for signal <vector_phase>.
    Found 2-bit adder for signal <vector_phase$addsub0000> created at line 194.
    Found 16-bit comparator equal for signal <vita_eof>.
    Found 4-bit register for signal <vita_seqnum_reg>.
    Found 4-bit register for signal <vita_state>.
    Summary:
	inferred 162 D-type flip-flop(s).
	inferred  10 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <vita_tx_deframer> synthesized.


Synthesizing Unit <gen_context_pkt>.
    Related source file is "../../../vrt/gen_context_pkt.v".
WARNING:Xst:1305 - Output <sent> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <stored_message> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <ctxt_state>.
    Found 4-bit adder for signal <ctxt_state$addsub0000> created at line 84.
    Found 64-bit register for signal <err_time>.
    Found 4-bit up counter for signal <seqno>.
    Summary:
	inferred   1 Counter(s).
	inferred  68 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <gen_context_pkt> synthesized.


Synthesizing Unit <hb_interp>.
    Related source file is "../../../sdr_lib/hb_interp.v".
WARNING:Xst:646 - Signal <prod2<13:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prod1<13:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <phase_d5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <acc_round> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 18-bit register for signal <data_out>.
    Found 19-bit register for signal <clipped_reg>.
    Found 1-bit register for signal <odd>.
    Found 3-bit up counter for signal <phase>.
    Found 3-bit register for signal <phase_d1>.
    Found 3-bit register for signal <phase_d2>.
    Found 3-bit register for signal <phase_d3>.
    Found 3-bit register for signal <phase_d4>.
    Summary:
	inferred   1 Counter(s).
	inferred  50 D-type flip-flop(s).
Unit <hb_interp> synthesized.


Synthesizing Unit <small_hb_int>.
    Related source file is "../../../sdr_lib/small_hb_int.v".
WARNING:Xst:646 - Signal <saved_d3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phase> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 18-bit register for signal <data_out>.
    Found 18-bit register for signal <d1>.
    Found 18-bit register for signal <d2>.
    Found 18-bit register for signal <d3>.
    Found 18-bit register for signal <d4>.
    Found 18-bit register for signal <d5>.
    Found 18-bit register for signal <d6>.
    Found 18-bit register for signal <saved>.
    Found 7-bit register for signal <stbin_d>.
    Summary:
	inferred 151 D-type flip-flop(s).
Unit <small_hb_int> synthesized.


Synthesizing Unit <fifo_cascade_3>.
    Related source file is "../../../fifo/fifo_cascade.v".
    Found 16-bit adder for signal <space>.
    Found 16-bit adder for signal <occupied>.
    Found 16-bit adder for signal <occupied$addsub0000> created at line 63.
    Found 16-bit adder for signal <space$addsub0000> created at line 62.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <fifo_cascade_3> synthesized.


Synthesizing Unit <ext_fifo>.
    Related source file is "../../../extramfifo/ext_fifo.v".
WARNING:Xst:646 - Signal <capacity> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <debug>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <ext_fifo> synthesized.


Synthesizing Unit <packet_dispatcher36_x3>.
    Related source file is "../../../fifo/packet_dispatcher36_x3.v".
    Found 36-bit 13-to-1 multiplexer for signal <$varindex0000> created at line 105.
    Found 1-bit register for signal <is_eth_dst_mac_bcast>.
    Found 1-bit register for signal <is_eth_ipv4_dst_addr_here>.
    Found 32-bit comparator equal for signal <is_eth_ipv4_dst_addr_here$cmp_eq0000> created at line 169.
    Found 1-bit register for signal <is_eth_ipv4_proto_udp>.
    Found 1-bit register for signal <is_eth_type_ipv4>.
    Found 1-bit register for signal <is_eth_udp_dst_port_here>.
    Found 16-bit comparator equal for signal <is_eth_udp_dst_port_here$cmp_eq0000> created at line 172.
    Found 2-bit register for signal <pd_dest>.
    Found 4-bit register for signal <pd_dreg_count>.
    Found 4-bit adder for signal <pd_dreg_count_next$add0000> created at line 92.
    Found 468-bit register for signal <pd_dregs>.
    Found 2-bit register for signal <pd_state>.
INFO:Xst:738 - HDL ADVISOR - 468 flip-flops were inferred for signal <pd_dregs>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 481 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  36 Multiplexer(s).
Unit <packet_dispatcher36_x3> synthesized.


Synthesizing Unit <simple_gemac>.
    Related source file is "../../../simple_gemac/simple_gemac.v".
Unit <simple_gemac> synthesized.


Synthesizing Unit <ll8_to_fifo19>.
    Related source file is "../../../fifo/ll8_to_fifo19.v".
WARNING:Xst:646 - Signal <xfer_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <hold_reg>.
    Found 1-bit register for signal <hold_sof>.
    Found 2-bit register for signal <state>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <ll8_to_fifo19> synthesized.


Synthesizing Unit <fifo36_to_ll8>.
    Related source file is "../../../fifo/fifo36_to_ll8.v".
WARNING:Xst:1780 - Signal <end_early> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit 4-to-1 multiplexer for signal <ll_data_int>.
    Found 2-bit up counter for signal <state>.
    Summary:
	inferred   1 Counter(s).
	inferred   8 Multiplexer(s).
Unit <fifo36_to_ll8> synthesized.


Synthesizing Unit <simple_uart_tx>.
    Related source file is "../../../control_lib/simple_uart_tx.v".
    Found 1-bit register for signal <tx>.
    Found 16-bit up counter for signal <baud_ctr>.
    Found 16-bit comparator greatequal for signal <baud_ctr$cmp_ge0000> created at line 40.
    Found 4-bit register for signal <bit_ctr>.
    Found 4-bit adder for signal <bit_ctr$addsub0000> created at line 52.
    Found 16-bit comparator not equal for signal <bit_ctr$cmp_ne0000> created at line 48.
    Found 16-bit comparator equal for signal <read$cmp_eq0001> created at line 74.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <simple_uart_tx> synthesized.


Synthesizing Unit <simple_uart_rx>.
    Related source file is "../../../control_lib/simple_uart_rx.v".
    Found 16-bit up counter for signal <baud_ctr>.
    Found 16-bit comparator greatequal for signal <baud_ctr$cmp_ge0000> created at line 56.
    Found 4-bit up counter for signal <bit_ctr>.
    Found 16-bit comparator equal for signal <bit_ctr$cmp_eq0000> created at line 69.
    Found 1-bit register for signal <rx_d1>.
    Found 1-bit register for signal <rx_d2>.
    Found 16-bit comparator equal for signal <shift_now>.
    Found 8-bit register for signal <sr>.
    Summary:
	inferred   2 Counter(s).
	inferred  10 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <simple_uart_rx> synthesized.


Synthesizing Unit <round_sd_2>.
    Related source file is "../../../sdr_lib/round_sd.v".
Unit <round_sd_2> synthesized.


Synthesizing Unit <round_sd_1>.
    Related source file is "../../../sdr_lib/round_sd.v".
Unit <round_sd_1> synthesized.


Synthesizing Unit <round_sd_3>.
    Related source file is "../../../sdr_lib/round_sd.v".
Unit <round_sd_3> synthesized.


Synthesizing Unit <round_sd_4>.
    Related source file is "../../../sdr_lib/round_sd.v".
Unit <round_sd_4> synthesized.


Synthesizing Unit <dsp_framer36_1>.
    Related source file is "../../../fifo/dsp_framer36.v".
WARNING:Xst:646 - Signal <dfifo_out_data<32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 36-bit 4-to-1 multiplexer for signal <data_o>.
    Found 16-bit up counter for signal <pkt_len_in>.
    Found 16-bit up counter for signal <pkt_len_out>.
    Summary:
	inferred   2 Counter(s).
	inferred  36 Multiplexer(s).
Unit <dsp_framer36_1> synthesized.


Synthesizing Unit <dsp_framer36_2>.
    Related source file is "../../../fifo/dsp_framer36.v".
WARNING:Xst:646 - Signal <dfifo_out_data<32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 36-bit 4-to-1 multiplexer for signal <data_o>.
    Found 16-bit up counter for signal <pkt_len_in>.
    Found 16-bit up counter for signal <pkt_len_out>.
    Summary:
	inferred   2 Counter(s).
	inferred  36 Multiplexer(s).
Unit <dsp_framer36_2> synthesized.


Synthesizing Unit <dsp_core_tx>.
    Related source file is "../../../sdr_lib/dsp_core_tx.v".
WARNING:Xst:1780 - Signal <q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prod_q<35:29>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prod_q<4:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prod_i<35:29>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prod_i<4:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <db_c<5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dacmux_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dacmux_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da_c<5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <da> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit up accumulator for signal <phase>.
    Found 1-bit register for signal <strobe_cic>.
    Found 1-bit register for signal <strobe_hb1>.
    Found 1-bit register for signal <strobe_hb2>.
    Summary:
	inferred   1 Accumulator(s).
	inferred   3 D-type flip-flop(s).
Unit <dsp_core_tx> synthesized.


Synthesizing Unit <serdes_tx>.
    Related source file is "../../../serdes/serdes_tx.v".
WARNING:Xst:1780 - Signal <second_word> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rd_occ_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pipeline> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_9> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | sent                      (negative)           |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <ser_tklsb>.
    Found 1-bit register for signal <ser_tkmsb>.
    Found 16-bit register for signal <ser_t>.
    Found 16-bit register for signal <CRC>.
    Found 4-bit register for signal <wait_count>.
    Found 4-bit subtractor for signal <wait_count$addsub0000> created at line 184.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  38 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <serdes_tx> synthesized.


Synthesizing Unit <serdes_rx>.
    Related source file is "../../../serdes/serdes_rx.v".
WARNING:Xst:646 - Signal <dummy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 25                                             |
    | Inputs             | 7                                              |
    | Outputs            | 9                                              |
    | Clock              | ser_rx_clk                (rising_edge)        |
    | Reset              | rst_rxclk                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <serdes_link_up>.
    Found 16-bit register for signal <CRC>.
    Found 1-bit register for signal <eop_i>.
    Found 1-bit register for signal <error_i>.
    Found 16-bit register for signal <halfline>.
    Found 9-bit register for signal <holder>.
    Found 32-bit register for signal <line_i>.
    Found 1-bit register for signal <odd>.
    Found 18-bit register for signal <odd_data>.
    Found 4-bit register for signal <slu_reg>.
    Found 1-bit register for signal <sop_i>.
    Found 18-bit comparator equal for signal <state$cmp_eq0004> created at line 234.
    Found 1-bit register for signal <write_d>.
    Found 1-bit register for signal <write_pre>.
    Found 1-bit register for signal <xoff_rcvd_rxclk>.
    Found 1-bit register for signal <xon_rcvd_rxclk>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 104 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <serdes_rx> synthesized.


Synthesizing Unit <packet_router>.
    Related source file is "../../../fifo/packet_router.v".
WARNING:Xst:1305 - Output <sys_int_o> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <cpu_iface_status<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <_sreg_mode_ctrl> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <packet_router> synthesized.


Synthesizing Unit <simple_gemac_wrapper>.
    Related source file is "../../../simple_gemac/simple_gemac_wrapper.v".
WARNING:Xst:646 - Signal <rx_fifo_space> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pause_time_req> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pause_time> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pause_thresh> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pause_request_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pause_req> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debug_tx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debug_state> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <simple_gemac_wrapper> synthesized.


Synthesizing Unit <quad_uart>.
    Related source file is "../../../control_lib/quad_uart.v".
WARNING:Xst:647 - Input <dat_i<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <dat_o>.
    Found 1-bit register for signal <ack_o>.
    Found 64-bit register for signal <clkdiv>.
    Found 8-bit 4-to-1 multiplexer for signal <dat_o$varindex0000> created at line 62.
    Found 8-bit 4-to-1 multiplexer for signal <dat_o$varindex0001> created at line 63.
    Found 8-bit 4-to-1 multiplexer for signal <dat_o$varindex0002> created at line 64.
    Summary:
	inferred  97 D-type flip-flop(s).
	inferred  24 Multiplexer(s).
Unit <quad_uart> synthesized.


Synthesizing Unit <vita_rx_chain_1>.
    Related source file is "../../../vrt/vita_rx_chain.v".
WARNING:Xst:646 - Signal <vrf_debug> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <vita_rx_chain_1> synthesized.


Synthesizing Unit <vita_rx_chain_2>.
    Related source file is "../../../vrt/vita_rx_chain.v".
WARNING:Xst:646 - Signal <vrf_debug> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <vita_rx_chain_2> synthesized.


Synthesizing Unit <vita_tx_chain>.
    Related source file is "../../../vrt/vita_tx_chain.v".
WARNING:Xst:1780 - Signal <sent> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debug_tx_dsp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <vita_tx_chain> synthesized.


Synthesizing Unit <tx_frontend>.
    Related source file is "../../../sdr_lib/tx_frontend.v".
WARNING:Xst:647 - Input <run> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <corr_q<15:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <corr_i<15:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <dac_a>.
    Found 16-bit register for signal <dac_b>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <tx_frontend> synthesized.


Synthesizing Unit <serdes>.
    Related source file is "../../../serdes/serdes.v".
WARNING:Xst:646 - Signal <debug_tx<31:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debug_tx<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debug_rx<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <serdes> synthesized.


Synthesizing Unit <rx_dcoffset_1>.
    Related source file is "../../../sdr_lib/rx_dcoffset.v".
WARNING:Xst:647 - Input <set_data<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <fixed_dco> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 18-bit adder for signal <$sub0000> created at line 54.
    Found 1-bit register for signal <fixed>.
    Found 38-bit up accumulator for signal <integrator>.
    Summary:
	inferred   1 Accumulator(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <rx_dcoffset_1> synthesized.


Synthesizing Unit <rx_dcoffset_2>.
    Related source file is "../../../sdr_lib/rx_dcoffset.v".
WARNING:Xst:647 - Input <set_data<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <fixed_dco> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 18-bit adder for signal <$sub0000> created at line 54.
    Found 1-bit register for signal <fixed>.
    Found 38-bit up accumulator for signal <integrator>.
    Summary:
	inferred   1 Accumulator(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <rx_dcoffset_2> synthesized.


Synthesizing Unit <small_hb_dec>.
    Related source file is "../../../sdr_lib/small_hb_dec.v".
WARNING:Xst:646 - Signal <prod<5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 24-bit register for signal <data_out>.
    Found 1-bit register for signal <stb_out>.
    Found 30-bit register for signal <accum>.
    Found 30-bit adder for signal <accum$mux0000>.
    Found 17-bit register for signal <d1>.
    Found 17-bit register for signal <d2>.
    Found 17-bit register for signal <d3>.
    Found 17-bit register for signal <d4>.
    Found 17-bit register for signal <d5>.
    Found 17-bit register for signal <d6>.
    Found 17-bit register for signal <data_rnd_d1>.
    Found 1-bit register for signal <go_d1>.
    Found 1-bit register for signal <go_d2>.
    Found 1-bit register for signal <go_d3>.
    Found 1-bit register for signal <go_d4>.
    Found 18-bit register for signal <middle>.
    Found 18-bit register for signal <middle_d1>.
    Found 1-bit register for signal <phase>.
    Found 1-bit register for signal <stb_rnd_d1>.
    Found 18-bit register for signal <sum_a>.
    Found 18-bit adder for signal <sum_a$add0000> created at line 92.
    Found 18-bit register for signal <sum_b>.
    Found 18-bit adder for signal <sum_b$add0000> created at line 93.
    Summary:
	inferred 252 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <small_hb_dec> synthesized.


Synthesizing Unit <hb_dec>.
    Related source file is "../../../sdr_lib/hb_dec.v".
WARNING:Xst:646 - Signal <sum_of_prod<10:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <stb_out_pre<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stb_out_int> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_even_signext<26:25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <acc_out<26:25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 24-bit register for signal <data_out>.
    Found 1-bit register for signal <stb_out>.
    Found 4-bit register for signal <addr_even>.
    Found 25-bit register for signal <final_sum>.
    Found 25-bit adder for signal <final_sum$add0000> created at line 175.
    Found 1-bit register for signal <odd>.
    Found 3-bit up counter for signal <phase>.
    Found 3-bit register for signal <phase_d1>.
    Found 16-bit register for signal <stb_out_pre>.
    Found 18-bit register for signal <sum1>.
    Found 18-bit adder for signal <sum1$add0000> created at line 140.
    Found 18-bit register for signal <sum2>.
    Found 18-bit adder for signal <sum2$add0000> created at line 141.
    Found 36-bit register for signal <sum_of_prod>.
    Found 36-bit adder for signal <sum_of_prod$add0000> created at line 161.
    Summary:
	inferred   1 Counter(s).
	inferred 146 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <hb_dec> synthesized.


Synthesizing Unit <rx_frontend>.
    Related source file is "../../../sdr_lib/rx_frontend.v".
WARNING:Xst:1305 - Output <debug> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <run> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_ovf_a> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_ovf_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <corr_q<15:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <corr_i<15:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <adc_i>.
    Found 16-bit register for signal <adc_q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <rx_frontend> synthesized.


Synthesizing Unit <dsp_core_rx_1>.
    Related source file is "../../../sdr_lib/dsp_core_rx.v".
WARNING:Xst:647 - Input <adc_ovf_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_ovf_q> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24-bit register for signal <adc_i_mux>.
    Found 24-bit register for signal <adc_q_mux>.
    Found 32-bit up accumulator for signal <phase>.
    Summary:
	inferred   1 Accumulator(s).
	inferred  48 D-type flip-flop(s).
Unit <dsp_core_rx_1> synthesized.


Synthesizing Unit <dsp_core_rx_2>.
    Related source file is "../../../sdr_lib/dsp_core_rx.v".
WARNING:Xst:647 - Input <adc_ovf_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_ovf_q> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24-bit register for signal <adc_i_mux>.
    Found 24-bit register for signal <adc_q_mux>.
    Found 32-bit up accumulator for signal <phase>.
    Summary:
	inferred   1 Accumulator(s).
	inferred  48 D-type flip-flop(s).
Unit <dsp_core_rx_2> synthesized.


Synthesizing Unit <u2plus_core>.
    Related source file is "../u2plus_core.v".
WARNING:Xst:647 - Input <GMII_COL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock_divider> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GMII_CRS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sim_mode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GMII_TX_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_func> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <por> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <config_success> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <zpu_status> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <spiflash_int> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sf_cyc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sf_adr<15:14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <serdes_outs<7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ser_tx_occ> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ser_tx_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ser_tx_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ser_rx_occ> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ser_rx_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ser_rx_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <se_err> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <se_adr<15:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sd_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sd_adr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sc_we> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sc_stb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sc_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sc_dat_o> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <sc_dat_i> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <sc_cyc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sc_adr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sb_we> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sb_stb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sb_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sb_dat_o> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <sb_dat_i> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <sb_cyc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sb_adr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <sb_ack> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <sa_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sa_adr<15:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sa_adr<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s9_we> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s9_stb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s9_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s9_dat_o> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <s9_dat_i> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <s9_cyc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s9_adr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s8_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s8_adr<15:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s8_adr<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s7_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s7_cyc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s6_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s6_adr<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s5_we> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s5_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s5_dat_o> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s5_cyc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s4_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s4_adr<15:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s3_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s3_dat_o<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s3_adr<15:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s3_adr<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s2_adr<15:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s1_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s1_cyc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s0_cyc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s0_adr<15:14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rx_rx1_d1> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <router_debug> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd3_ready_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd3_ready_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd3_dat> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <proc_int> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <periodic_int> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <onetime_int> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <eth_tx_occ> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <eth_tx_full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <eth_tx_empty> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <eth_rx_occ2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <eth_rx_occ> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <eth_rx_full2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <eth_rx_full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <eth_rx_empty2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <eth_rx_empty> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <epoch> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dsp_tx_occ> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dsp_tx_full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dsp_tx_empty> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dsp_rx_occ> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dsp_rx_full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dsp_rx_empty> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debug_vt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <debug_udp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <debug_txc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <debug_tx_dsp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debug_sync> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <debug_serdes2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debug_serdes1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debug_serdes0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <debug_rx_dsp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <debug_rx> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <debug_mac1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <debug_mac0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debug_mac> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debug_gpio_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debug_gpio_0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debug_extfifo2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debug_extfifo> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clock_outs<7:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <clk> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <bus_error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adc_outs<7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <cpu_bldr_ctrl_state>.
    Found 1-bit xor2 for signal <m0_adr$xor0002> created at line 291.
    Found 1-bit register for signal <run_rx0_d1>.
    Found 1-bit register for signal <run_rx1_d1>.
    Found 1-bit register for signal <wb_rst>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <u2plus_core> synthesized.


Synthesizing Unit <u2plus>.
    Related source file is "../u2plus.v".
WARNING:Xst:647 - Input <ADC_clkout_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADC_clkout_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DAC_LOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLK_FUNC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <exp_user_out> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <exp_user_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <clk_func_rnm0> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <RAM_CE1n> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <LOCKED_OUT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <DACA>.
    Found 16-bit register for signal <DACB>.
    Found 8-bit register for signal <GMII_TXD>.
    Found 1-bit register for signal <GMII_TX_EN>.
    Found 1-bit register for signal <GMII_TX_ER>.
    Found 16-bit register for signal <ser_t>.
    Found 1-bit register for signal <ser_tklsb>.
    Found 1-bit register for signal <ser_tkmsb>.
    Found 14-bit register for signal <adc_a>.
    Found 14-bit register for signal <adc_a_pre>.
    Found 14-bit register for signal <adc_b>.
    Found 14-bit register for signal <adc_b_pre>.
    Found 6-bit register for signal <clock_ready_d>.
    Found 1-bit xor2 for signal <pps>.
    Found 16-bit register for signal <ser_r_int>.
    Found 1-bit register for signal <ser_rklsb_int>.
    Found 1-bit register for signal <ser_rkmsb_int>.
    Summary:
	inferred 140 D-type flip-flop(s).
Unit <u2plus> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 12
 1024x36-bit dual-port RAM                             : 2
 4096x8-bit dual-port RAM                              : 4
 4x16-bit dual-port RAM                                : 1
 512x32-bit dual-port RAM                              : 2
 512x34-bit dual-port RAM                              : 1
 512x36-bit dual-port RAM                              : 1
 64x32-bit dual-port RAM                               : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 444
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 12-bit adder                                          : 2
 14-bit adder                                          : 4
 14-bit adder carry in                                 : 1
 14-bit subtractor                                     : 1
 16-bit adder                                          : 37
 16-bit subtractor                                     : 2
 17-bit adder                                          : 9
 17-bit subtractor                                     : 2
 18-bit adder                                          : 26
 18-bit subtractor                                     : 1
 19-bit adder                                          : 10
 2-bit adder                                           : 2
 2-bit adder carry in/out                              : 1
 2-bit subtractor                                      : 4
 21-bit adder                                          : 2
 21-bit subtractor                                     : 2
 22-bit adder                                          : 2
 23-bit adder                                          : 2
 23-bit addsub                                         : 60
 24-bit adder                                          : 2
 25-bit adder                                          : 28
 26-bit adder                                          : 2
 26-bit addsub                                         : 40
 27-bit adder                                          : 8
 27-bit addsub                                         : 80
 28-bit subtractor                                     : 2
 3-bit adder                                           : 3
 3-bit adder carry out                                 : 1
 3-bit subtractor                                      : 1
 30-bit adder                                          : 4
 31-bit adder                                          : 4
 32-bit adder                                          : 6
 32-bit adder carry out                                : 3
 32-bit subtractor                                     : 1
 36-bit adder                                          : 4
 37-bit adder                                          : 2
 39-bit adder                                          : 2
 39-bit subtractor                                     : 8
 4-bit adder                                           : 12
 4-bit subtractor                                      : 3
 52-bit subtractor                                     : 16
 6-bit subtractor                                      : 4
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 4
 8-bit subtractor                                      : 18
 9-bit adder                                           : 2
 9-bit subtractor                                      : 8
# Counters                                             : 418
 10-bit up counter                                     : 2
 16-bit down counter                                   : 2
 16-bit up counter                                     : 17
 16-bit updown counter                                 : 8
 18-bit up counter                                     : 2
 2-bit up counter                                      : 1
 20-bit down counter                                   : 1
 22-bit down counter                                   : 1
 3-bit up counter                                      : 6
 31-bit up counter                                     : 2
 4-bit up counter                                      : 13
 4-bit updown counter                                  : 119
 5-bit updown counter                                  : 238
 8-bit down counter                                    : 4
 9-bit up counter                                      : 2
# Accumulators                                         : 30
 18-bit down accumulator                               : 1
 32-bit up accumulator                                 : 3
 38-bit up accumulator                                 : 2
 39-bit up accumulator                                 : 8
 52-bit up accumulator                                 : 16
# Registers                                            : 2027
 1-bit register                                        : 1332
 10-bit register                                       : 7
 13-bit register                                       : 1
 14-bit register                                       : 6
 16-bit register                                       : 41
 17-bit register                                       : 30
 18-bit register                                       : 62
 19-bit register                                       : 2
 2-bit register                                        : 27
 21-bit register                                       : 2
 22-bit register                                       : 2
 23-bit register                                       : 63
 24-bit register                                       : 44
 25-bit register                                       : 4
 26-bit register                                       : 42
 27-bit register                                       : 88
 28-bit register                                       : 4
 3-bit register                                        : 20
 30-bit register                                       : 8
 32-bit register                                       : 72
 34-bit register                                       : 2
 36-bit register                                       : 28
 37-bit register                                       : 2
 38-bit register                                       : 2
 39-bit register                                       : 16
 4-bit register                                        : 22
 52-bit register                                       : 36
 6-bit register                                        : 5
 64-bit register                                       : 8
 7-bit register                                        : 6
 8-bit register                                        : 37
 9-bit register                                        : 6
# Comparators                                          : 101
 10-bit comparator equal                               : 4
 16-bit comparator equal                               : 17
 16-bit comparator greatequal                          : 10
 16-bit comparator greater                             : 1
 16-bit comparator less                                : 1
 16-bit comparator lessequal                           : 1
 16-bit comparator not equal                           : 4
 18-bit comparator equal                               : 1
 2-bit comparator equal                                : 1
 31-bit comparator lessequal                           : 2
 32-bit comparator equal                               : 5
 32-bit comparator less                                : 2
 32-bit comparator lessequal                           : 3
 33-bit comparator greater                             : 3
 4-bit comparator equal                                : 2
 4-bit comparator not equal                            : 3
 53-bit comparator greater                             : 3
 58-bit comparator equal                               : 3
 58-bit comparator less                                : 3
 7-bit comparator greater                              : 1
 7-bit comparator less                                 : 2
 8-bit comparator equal                                : 24
 8-bit comparator less                                 : 1
 9-bit comparator equal                                : 4
# Multiplexers                                         : 25
 1-bit 128-to-1 multiplexer                            : 4
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 5-to-1 multiplexer                             : 1
 32-bit 7-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 2
 36-bit 13-to-1 multiplexer                            : 1
 36-bit 4-to-1 multiplexer                             : 2
 38-bit 4-to-1 multiplexer                             : 2
 6-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 5
 8-bit 8-to-1 multiplexer                              : 1
# Tristates                                            : 33
 1-bit tristate buffer                                 : 33
# Xors                                                 : 221
 1-bit xor2                                            : 127
 1-bit xor3                                            : 40
 1-bit xor4                                            : 38
 1-bit xor5                                            : 12
 1-bit xor6                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_10> for best encoding.
Optimizing FSM <u2p_c/serdes/serdes_rx/state/FSM> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 110   | 00001000
 011   | 00010000
 100   | 00100000
 101   | 01000000
 111   | 10000000
-------------------
Analyzing FSM <FSM_9> for best encoding.
Optimizing FSM <u2p_c/serdes/serdes_tx/state/FSM> on signal <state[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 000001
 001   | 000010
 010   | 000100
 011   | 001000
 100   | 010000
 101   | 100000
-------------------
Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 01    | 11
-------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <u2p_c/time_64bit/time_sender/state/FSM> on signal <state[1:11]> with one-hot encoding.
----------------------
 State | Encoding
----------------------
 00000 | 00000000001
 00001 | 00000000010
 00010 | 00000000100
 00011 | 00000001000
 00100 | 00000010000
 00101 | 00000100000
 00110 | 00001000000
 00111 | 00010000000
 01000 | 00100000000
 01001 | 01000000000
 01010 | 10000000000
----------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <u2p_c/i2c/byte_controller/c_state/FSM> on signal <c_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000
 00001 | 001
 00010 | 011
 00100 | 010
 01000 | 111
 10000 | 110
-------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <u2p_c/packet_router/cpu_to_wb/wr_state/FSM> on signal <wr_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 100   | 10
 101   | 11
-------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <u2p_c/packet_router/cpu_to_wb/rd_state/FSM> on signal <rd_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 100   | unreached
 101   | 10
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_promisc/af_state/FSM> on signal <af_state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00001000
 011   | 00010000
 100   | 00100000
 101   | 01000000
 110   | 10000000
 111   | 00000100
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_ucast/af_state/FSM> on signal <af_state[1:3]> with user encoding.
Optimizing FSM <u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_mcast/af_state/FSM> on signal <af_state[1:3]> with user encoding.
Optimizing FSM <u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_bcast/af_state/FSM> on signal <af_state[1:3]> with user encoding.
Optimizing FSM <u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/af_pause/af_state/FSM> on signal <af_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | 110
 111   | 111
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <u2p_c/i2c/byte_controller/bit_controller/c_state/FSM> on signal <c_state[1:18]> with one-hot encoding.
-----------------------------------------
 State             | Encoding
-----------------------------------------
 00000000000000000 | 000000000000000001
 00000000000000001 | 000000000000000010
 00000000000100000 | 000000000000000100
 00010000000000000 | 000000000000001000
 00000001000000000 | 000000000000010000
 00000000000000010 | 000000000000100000
 00000000000000100 | 000000000001000000
 00000000000001000 | 000000000010000000
 00000000000010000 | 000000000100000000
 00000000001000000 | 000000001000000000
 00000000010000000 | 000000010000000000
 00000000100000000 | 000000100000000000
 00000010000000000 | 000001000000000000
 00000100000000000 | 000010000000000000
 00001000000000000 | 000100000000000000
 00100000000000000 | 001000000000000000
 01000000000000000 | 010000000000000000
 10000000000000000 | 100000000000000000
-----------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <u2p_c/zpu_top0/zpu_system0/my_zpu_core/state/FSM> on signal <state[1:22]> with one-hot encoding.
------------------------------------------------
 State                | Encoding
------------------------------------------------
 state_idle           | 0000000000000000000001
 state_load2          | 0000000010000000000000
 state_popped         | 0000000000100000000000
 state_loadsp2        | 0000000000001000000000
 state_loadsp3        | 0000100000000000000000
 state_addsp2         | 0000000000010000000000
 state_fetch          | 0000000000000010000000
 state_execute        | 0000000000000001000000
 state_decode         | 0000000000000000010000
 state_decode2        | 0000000000000000100000
 state_resync         | 0000000000000000000010
 state_storesp2       | 0000000000000100000000
 state_resync2        | 0000000000000000000100
 state_resync3        | 0000000000000000001000
 state_loadb2         | 0000001000000000000000
 state_storeb2        | 0000010000000000000000
 state_mult2          | 0000000100000000000000
 state_mult3          | 0001000000000000000000
 state_mult5          | 0100000000000000000000
 state_mult6          | 1000000000000000000000
 state_mult4          | 0010000000000000000000
 state_binaryopresult | 0000000001000000000000
------------------------------------------------
Reading core <../../../coregen/fifo_xlnx_16x40_2clk.ngc>.
Reading core <../../../coregen/fifo_xlnx_2Kx36_2clk.ngc>.
Reading core <../../../coregen/fifo_xlnx_512x36_2clk.ngc>.
Reading core <../../../coregen/fifo_xlnx_32x36_2clk.ngc>.
Reading core <../../../coregen/fifo_xlnx_512x36_2clk_prog_full.ngc>.
Loading core <fifo_xlnx_16x40_2clk> for timing and area information for instance <settings_fifo>.
Loading core <fifo_xlnx_2Kx36_2clk> for timing and area information for instance <.fifo_xlnx_2Kx36_2clk>.
Loading core <fifo_xlnx_512x36_2clk> for timing and area information for instance <.fifo_xlnx_512x36_2clk>.
Loading core <fifo_xlnx_32x36_2clk> for timing and area information for instance <fifo_g1.fifo_xlnx_32x36_2clk_i1>.
Loading core <fifo_xlnx_512x36_2clk_prog_full> for timing and area information for instance <fifo_g1.fifo_xlnx_32x36_2clk_prog_full_i1>.
WARNING:Xst:1290 - Hierarchical block <wb_reg_pausetime> is unconnected in block <simple_gemac_wb>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wb_reg_pausethresh> is unconnected in block <simple_gemac_wb>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <sr_adc> is unconnected in block <u2p_c>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <pause_time_held_0> in Unit <simple_gemac_tx> is equivalent to the following 15 FFs/Latches, which will be removed : <pause_time_held_1> <pause_time_held_2> <pause_time_held_3> <pause_time_held_4> <pause_time_held_5> <pause_time_held_6> <pause_time_held_7> <pause_time_held_8> <pause_time_held_9> <pause_time_held_10> <pause_time_held_11> <pause_time_held_12> <pause_time_held_13> <pause_time_held_14> <pause_time_held_15> 
INFO:Xst:2261 - The FF/Latch <adc_q_0> in Unit <rx_frontend> is equivalent to the following 3 FFs/Latches, which will be removed : <adc_q_1> <adc_i_0> <adc_i_1> 
INFO:Xst:2261 - The FF/Latch <addr_even_1> in Unit <hb_i> is equivalent to the following FF/Latch, which will be removed : <addr_even_2> 
INFO:Xst:2261 - The FF/Latch <addr_even_1> in Unit <hb_q> is equivalent to the following FF/Latch, which will be removed : <addr_even_2> 
INFO:Xst:2261 - The FF/Latch <addr_even_1> in Unit <hb_i> is equivalent to the following FF/Latch, which will be removed : <addr_even_2> 
INFO:Xst:2261 - The FF/Latch <addr_even_1> in Unit <hb_q> is equivalent to the following FF/Latch, which will be removed : <addr_even_2> 
WARNING:Xst:1426 - The value init of the FF/Latch POR hinder the constant cleaning in the block sysctrl.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <dat_o_27> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_26> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_25> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_24> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_23> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_22> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_21> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_20> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_19> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_18> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_17> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_16> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_15> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_14> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_13> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_12> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_11> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_10> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_9> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_8> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <error_code_15> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <error_code_14> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <error_code_13> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <error_code_12> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <error_code_11> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <error_code_10> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <error_code_9> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <error_code_8> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <error_code_7> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <error_code_6> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <changed> (without init value) has a constant value of 0 in block <sr_clear_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <middle_0> (without init value) has a constant value of 0 in block <small_hb_q>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <middle_0> (without init value) has a constant value of 0 in block <small_hb_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <middle_0> (without init value) has a constant value of 0 in block <small_hb_q>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <middle_0> (without init value) has a constant value of 0 in block <small_hb_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc_q_0> (without init value) has a constant value of 0 in block <rx_frontend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_31> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_30> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_29> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_28> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lirq_14> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lirq_12> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lirq_9> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lirq_8> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lirq_1> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lirq_0> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_31> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_30> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_29> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_28> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_27> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_26> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_25> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_24> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_23> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_22> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_21> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_20> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_19> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_18> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_17> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_16> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pause_time_held_0> (without init value) has a constant value of 0 in block <simple_gemac_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <send_pause> (without init value) has a constant value of 0 in block <simple_gemac_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lirq_15> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lirq_24> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lirq_25> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lirq_26> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lirq_27> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lirq_28> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lirq_29> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lirq_30> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lirq_31> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_15> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_31> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_30> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_29> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_28> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_27> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_26> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_25> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_24> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_14> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_12> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <middle_d1_0> (without init value) has a constant value of 0 in block <small_hb_q>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_9> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <middle_d1_0> (without init value) has a constant value of 0 in block <small_hb_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_8> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <middle_d1_0> (without init value) has a constant value of 0 in block <small_hb_q>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_1> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <middle_d1_0> (without init value) has a constant value of 0 in block <small_hb_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_0> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <tMultResult_mult0000_32> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_33> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_34> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_35> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_36> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_37> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_38> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_39> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_40> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_41> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_42> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_43> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_44> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_45> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_46> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_47> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_48> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_49> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_50> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_51> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_52> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_53> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_54> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_55> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_56> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_57> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_58> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_59> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_60> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_61> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_62> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <tMultResult_mult0000_63> of sequential type is unconnected in block <my_zpu_core>.
WARNING:Xst:2677 - Node <out_4> of sequential type is unconnected in block <sreg>.
WARNING:Xst:2677 - Node <out_5> of sequential type is unconnected in block <sreg>.
WARNING:Xst:2677 - Node <out_6> of sequential type is unconnected in block <sreg>.
WARNING:Xst:2677 - Node <out_7> of sequential type is unconnected in block <sreg>.
WARNING:Xst:2677 - Node <out_8> of sequential type is unconnected in block <sreg>.
WARNING:Xst:2677 - Node <out_9> of sequential type is unconnected in block <sreg>.
WARNING:Xst:2677 - Node <out_10> of sequential type is unconnected in block <sreg>.
WARNING:Xst:2677 - Node <out_11> of sequential type is unconnected in block <sreg>.
WARNING:Xst:2677 - Node <out_12> of sequential type is unconnected in block <sreg>.
WARNING:Xst:2677 - Node <out_13> of sequential type is unconnected in block <sreg>.
WARNING:Xst:2677 - Node <out_14> of sequential type is unconnected in block <sreg>.
WARNING:Xst:2677 - Node <out_15> of sequential type is unconnected in block <sreg>.
WARNING:Xst:2677 - Node <dat_o_6> of sequential type is unconnected in block <wb_reg_settings>.
WARNING:Xst:2677 - Node <dat_o_5> of sequential type is unconnected in block <wb_reg_miiaddr>.
WARNING:Xst:2677 - Node <dat_o_6> of sequential type is unconnected in block <wb_reg_miiaddr>.
WARNING:Xst:2677 - Node <dat_o_7> of sequential type is unconnected in block <wb_reg_miiaddr>.
WARNING:Xst:2677 - Node <out_5> of sequential type is unconnected in block <sr_clk>.
WARNING:Xst:2677 - Node <out_6> of sequential type is unconnected in block <sr_clk>.
WARNING:Xst:2677 - Node <out_7> of sequential type is unconnected in block <sr_clk>.
WARNING:Xst:2677 - Node <out_4> of sequential type is unconnected in block <sr_ser>.
WARNING:Xst:2677 - Node <out_5> of sequential type is unconnected in block <sr_ser>.
WARNING:Xst:2677 - Node <out_6> of sequential type is unconnected in block <sr_ser>.
WARNING:Xst:2677 - Node <out_7> of sequential type is unconnected in block <sr_ser>.
WARNING:Xst:2677 - Node <out_6> of sequential type is unconnected in block <sr_led>.
WARNING:Xst:2677 - Node <out_7> of sequential type is unconnected in block <sr_led>.
WARNING:Xst:2677 - Node <out_6> of sequential type is unconnected in block <sr_led_src>.
WARNING:Xst:2677 - Node <out_7> of sequential type is unconnected in block <sr_led_src>.
WARNING:Xst:2677 - Node <zo_0> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_1> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_2> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_3> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_4> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_5> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_6> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_7> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_8> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_9> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_10> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_11> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_12> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_13> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_14> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_15> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_16> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_17> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_18> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_19> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_20> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_21> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <xo_0> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <xo_26> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <yo_0> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <yo_26> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <stb_out_pre_9> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <stb_out_pre_10> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <stb_out_pre_11> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <stb_out_pre_12> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <stb_out_pre_13> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <stb_out_pre_14> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <stb_out_pre_15> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <sum_of_prod_0> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <sum_of_prod_1> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <sum_of_prod_2> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <sum_of_prod_3> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <sum_of_prod_4> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <sum_of_prod_5> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <sum_of_prod_6> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <sum_of_prod_7> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <sum_of_prod_8> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <sum_of_prod_9> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <sum_of_prod_10> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <stb_out_pre_9> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <stb_out_pre_10> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <stb_out_pre_11> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <stb_out_pre_12> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <stb_out_pre_13> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <stb_out_pre_14> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <stb_out_pre_15> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <sum_of_prod_0> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <sum_of_prod_1> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <sum_of_prod_2> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <sum_of_prod_3> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <sum_of_prod_4> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <sum_of_prod_5> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <sum_of_prod_6> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <sum_of_prod_7> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <sum_of_prod_8> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <sum_of_prod_9> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <sum_of_prod_10> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <rcvtime_27> of sequential type is unconnected in block <vita_rx_control>.
WARNING:Xst:2677 - Node <rcvtime_28> of sequential type is unconnected in block <vita_rx_control>.
WARNING:Xst:2677 - Node <rcvtime_29> of sequential type is unconnected in block <vita_rx_control>.
WARNING:Xst:2677 - Node <rcvtime_30> of sequential type is unconnected in block <vita_rx_control>.
WARNING:Xst:2677 - Node <rcvtime_31> of sequential type is unconnected in block <vita_rx_control>.
WARNING:Xst:2677 - Node <rcvtime_63> of sequential type is unconnected in block <vita_rx_control>.
WARNING:Xst:2677 - Node <out_0> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_1> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_2> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_3> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_4> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_5> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_6> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_7> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_8> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_9> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_10> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_11> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_12> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_13> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_14> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_15> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_16> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_17> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_18> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_19> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_26> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_27> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_29> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_30> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_31> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_0> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_1> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_2> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_3> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_4> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_5> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_6> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_7> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_8> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_20> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <zo_0> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_1> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_2> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_3> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_4> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_5> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_6> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_7> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_8> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_9> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_10> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_11> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_12> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_13> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_14> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_15> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_16> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_17> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_18> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_19> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_20> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_21> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <xo_0> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <xo_26> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <yo_0> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <yo_26> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <stb_out_pre_9> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <stb_out_pre_10> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <stb_out_pre_11> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <stb_out_pre_12> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <stb_out_pre_13> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <stb_out_pre_14> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <stb_out_pre_15> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <sum_of_prod_0> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <sum_of_prod_1> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <sum_of_prod_2> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <sum_of_prod_3> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <sum_of_prod_4> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <sum_of_prod_5> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <sum_of_prod_6> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <sum_of_prod_7> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <sum_of_prod_8> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <sum_of_prod_9> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <sum_of_prod_10> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <stb_out_pre_9> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <stb_out_pre_10> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <stb_out_pre_11> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <stb_out_pre_12> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <stb_out_pre_13> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <stb_out_pre_14> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <stb_out_pre_15> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <sum_of_prod_0> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <sum_of_prod_1> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <sum_of_prod_2> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <sum_of_prod_3> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <sum_of_prod_4> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <sum_of_prod_5> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <sum_of_prod_6> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <sum_of_prod_7> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <sum_of_prod_8> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <sum_of_prod_9> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <sum_of_prod_10> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <rcvtime_27> of sequential type is unconnected in block <vita_rx_control>.
WARNING:Xst:2677 - Node <rcvtime_28> of sequential type is unconnected in block <vita_rx_control>.
WARNING:Xst:2677 - Node <rcvtime_29> of sequential type is unconnected in block <vita_rx_control>.
WARNING:Xst:2677 - Node <rcvtime_30> of sequential type is unconnected in block <vita_rx_control>.
WARNING:Xst:2677 - Node <rcvtime_31> of sequential type is unconnected in block <vita_rx_control>.
WARNING:Xst:2677 - Node <rcvtime_63> of sequential type is unconnected in block <vita_rx_control>.
WARNING:Xst:2677 - Node <out_0> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_1> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_2> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_3> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_4> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_5> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_6> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_7> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_8> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_9> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_10> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_11> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_12> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_13> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_14> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_15> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_16> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_17> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_18> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_19> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_26> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_27> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_29> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_30> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_31> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_0> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_1> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_2> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_3> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_4> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_5> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_6> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_7> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_8> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_20> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_3> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_4> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_5> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_6> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_7> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_8> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_9> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_10> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_11> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_12> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_13> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_14> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_15> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_16> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_17> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_18> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_19> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_20> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_21> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_22> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_23> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_24> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_25> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_26> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_27> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_28> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_29> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_30> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_31> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <zo_0> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_1> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_2> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_3> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_4> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_5> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_6> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_7> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_8> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_9> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_10> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_11> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_12> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_13> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_14> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_15> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_16> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_17> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_18> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_19> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_20> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_21> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <xo_0> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <xo_1> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <xo_2> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <xo_3> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <xo_4> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <xo_5> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <xo_6> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <xo_25> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <yo_0> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <yo_1> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <yo_2> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <yo_3> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <yo_4> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <yo_5> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <yo_6> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <yo_25> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <out_24> of sequential type is unconnected in block <sr_cycles>.
WARNING:Xst:2677 - Node <out_25> of sequential type is unconnected in block <sr_cycles>.
WARNING:Xst:2677 - Node <out_26> of sequential type is unconnected in block <sr_cycles>.
WARNING:Xst:2677 - Node <out_27> of sequential type is unconnected in block <sr_cycles>.
WARNING:Xst:2677 - Node <out_28> of sequential type is unconnected in block <sr_cycles>.
WARNING:Xst:2677 - Node <out_29> of sequential type is unconnected in block <sr_cycles>.
WARNING:Xst:2677 - Node <out_30> of sequential type is unconnected in block <sr_cycles>.
WARNING:Xst:2677 - Node <out_16> of sequential type is unconnected in block <sr_packets>.
WARNING:Xst:2677 - Node <out_17> of sequential type is unconnected in block <sr_packets>.
WARNING:Xst:2677 - Node <out_18> of sequential type is unconnected in block <sr_packets>.
WARNING:Xst:2677 - Node <out_19> of sequential type is unconnected in block <sr_packets>.
WARNING:Xst:2677 - Node <out_20> of sequential type is unconnected in block <sr_packets>.
WARNING:Xst:2677 - Node <out_21> of sequential type is unconnected in block <sr_packets>.
WARNING:Xst:2677 - Node <out_22> of sequential type is unconnected in block <sr_packets>.
WARNING:Xst:2677 - Node <out_23> of sequential type is unconnected in block <sr_packets>.
WARNING:Xst:2677 - Node <out_24> of sequential type is unconnected in block <sr_packets>.
WARNING:Xst:2677 - Node <out_25> of sequential type is unconnected in block <sr_packets>.
WARNING:Xst:2677 - Node <out_26> of sequential type is unconnected in block <sr_packets>.
WARNING:Xst:2677 - Node <out_27> of sequential type is unconnected in block <sr_packets>.
WARNING:Xst:2677 - Node <out_28> of sequential type is unconnected in block <sr_packets>.
WARNING:Xst:2677 - Node <out_29> of sequential type is unconnected in block <sr_packets>.
WARNING:Xst:2677 - Node <out_30> of sequential type is unconnected in block <sr_packets>.
WARNING:Xst:2677 - Node <out_1> of sequential type is unconnected in block <sr_pps_polsrc>.
WARNING:Xst:1290 - Hierarchical block <sr_clear_tx> is unconnected in block <u2p_c>.
   It will be removed from the design.
WARNING:Xst:2404 -  FFs/Latches <delayed_if_bank<2:0>> (without init value) have a constant value of 0 in block <bootram>.
WARNING:Xst:2404 -  FFs/Latches <pause_time_held<15:0>> (without init value) have a constant value of 0 in block <simple_gemac_tx>.
WARNING:Xst:2404 -  FFs/Latches <debug<31:25>> (without init value) have a constant value of 0 in block <ext_fifo>.

Synthesizing (advanced) Unit <acc_1>.
The following registers are absorbed into accumulator <out>: 1 register on signal <out>.
Unit <acc_1> synthesized (advanced).

Synthesizing (advanced) Unit <acc_2>.
The following registers are absorbed into accumulator <out>: 1 register on signal <out>.
Unit <acc_2> synthesized (advanced).

Synthesizing (advanced) Unit <acc_3>.
The following registers are absorbed into accumulator <out>: 1 register on signal <out>.
Unit <acc_3> synthesized (advanced).

Synthesizing (advanced) Unit <buffer_int2>.
INFO:Xst:3038 - The RAM <buffer_in/Mram_ram> appears to be read-only. If that was not your intent please check the write enable description.
INFO:Xst:3226 - The RAM <buffer_in/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <buffer_in/doa>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <wb_clk_i>      | rise     |
    |     enA            | connected to signal <wb_stb_i>      | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wb_adr_i>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <wb_dat_o>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     weB            | connected to signal <buffer_in/web_0> | high     |
    |     addrB          | connected to signal <wr_addr_clip>  |          |
    |     diB            | connected to signal <wr_data_i>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <buffer_out/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <buffer_out/dob>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <wb_clk_i>      | rise     |
    |     weA            | connected to signal <buffer_out/wea_0> | high     |
    |     addrA          | connected to signal <wb_adr_i>      |          |
    |     diA            | connected to signal <wb_dat_i>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <en>            | high     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <rd_addr>       |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <rd_data_o>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <buffer_int2> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_long_1>.
INFO:Xst:3226 - The RAM <ram/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <ram/dob>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 36-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <wr_addr>       |          |
    |     diA            | connected to signal <datain>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 36-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_or0000>       | high     |
    |     addrB          | connected to signal <rd_addr>       |          |
    |     doB            | connected to signal <dataout>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <fifo_long_1> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_long_2>.
INFO:Xst:3226 - The RAM <ram/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <ram/dob>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 36-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <wr_addr>       |          |
    |     diA            | connected to signal <datain>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 36-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_or0000>       | high     |
    |     addrB          | connected to signal <rd_addr>       |          |
    |     doB            | connected to signal <dataout>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <fifo_long_2> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_long_3>.
INFO:Xst:3226 - The RAM <ram/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <ram/dob>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 34-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <wr_addr>       |          |
    |     diA            | connected to signal <datain>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 34-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_or0000>       | high     |
    |     addrB          | connected to signal <rd_addr>       |          |
    |     doB            | connected to signal <dataout>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <fifo_long_3> synthesized (advanced).

Synthesizing (advanced) Unit <prot_eng_tx>.
INFO:Xst:3231 - The small RAM <Mram_pre_checksums> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 16-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_and0001>      | high     |
    |     addrA          | connected to signal <set_addr>      |          |
    |     diA            | connected to signal <set_data>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 16-bit                     |          |
    |     addrB          | connected to signal <port_sel>      |          |
    |     doB            | connected to signal <pre_checksum>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_header_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <set_addr>      |          |
    |     diA            | connected to signal <set_data>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     addrB          | connected to signal <state>         |          |
    |     doB            | connected to signal <header_word>   |          |
    -----------------------------------------------------------------------
Unit <prot_eng_tx> synthesized (advanced).

Synthesizing (advanced) Unit <ram_harvard2>.
INFO:Xst:3226 - The RAM <Mram_ram3> will be implemented as a BLOCK RAM, absorbing the following register(s): <_varindex0004> <_varindex0000>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <wb_clk_i>      | rise     |
    |     enA            | connected to signal <dwb_stb_i>     | high     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <dwb_adr_i>     |          |
    |     diA            | connected to signal <dwb_dat_i>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <wb_clk_i>      | rise     |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram2> will be implemented as a BLOCK RAM, absorbing the following register(s): <_varindex0005> <_varindex0001>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <wb_clk_i>      | rise     |
    |     enA            | connected to signal <dwb_stb_i>     | high     |
    |     weA            | connected to signal <_and0001>      | high     |
    |     addrA          | connected to signal <dwb_adr_i>     |          |
    |     diA            | connected to signal <dwb_dat_i>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <wb_clk_i>      | rise     |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram1> will be implemented as a BLOCK RAM, absorbing the following register(s): <_varindex0006> <_varindex0002>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <wb_clk_i>      | rise     |
    |     enA            | connected to signal <dwb_stb_i>     | high     |
    |     weA            | connected to signal <_and0002>      | high     |
    |     addrA          | connected to signal <dwb_adr_i>     |          |
    |     diA            | connected to signal <dwb_dat_i>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <wb_clk_i>      | rise     |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram0> will be implemented as a BLOCK RAM, absorbing the following register(s): <_varindex0007> <_varindex0003>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <wb_clk_i>      | rise     |
    |     enA            | connected to signal <dwb_stb_i>     | high     |
    |     weA            | connected to signal <_and0003>      | high     |
    |     addrA          | connected to signal <dwb_adr_i>     |          |
    |     diA            | connected to signal <dwb_dat_i>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <wb_clk_i>      | rise     |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ram_harvard2> synthesized (advanced).

Synthesizing (advanced) Unit <zpu_core>.
	Found pipelined multiplier on signal <tMultResult_mult0000>:
		- 3 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_tMultResult_mult0000 by adding 4 register level(s).
Unit <zpu_core> synthesized (advanced).
WARNING:Xst:2677 - Node <cordic_stage19/xo_0> of sequential type is unconnected in block <cordic_z24_1>.
WARNING:Xst:2677 - Node <cordic_stage19/xo_26> of sequential type is unconnected in block <cordic_z24_1>.
WARNING:Xst:2677 - Node <cordic_stage19/yo_0> of sequential type is unconnected in block <cordic_z24_1>.
WARNING:Xst:2677 - Node <cordic_stage19/yo_26> of sequential type is unconnected in block <cordic_z24_1>.
WARNING:Xst:2677 - Node <cordic_stage19/xo_0> of sequential type is unconnected in block <cordic_z24_2>.
WARNING:Xst:2677 - Node <cordic_stage19/xo_25> of sequential type is unconnected in block <cordic_z24_2>.
WARNING:Xst:2677 - Node <cordic_stage19/yo_0> of sequential type is unconnected in block <cordic_z24_2>.
WARNING:Xst:2677 - Node <cordic_stage19/yo_25> of sequential type is unconnected in block <cordic_z24_2>.
WARNING:Xst:2677 - Node <stb_out_pre_9> of sequential type is unconnected in block <hb_dec>.
WARNING:Xst:2677 - Node <stb_out_pre_10> of sequential type is unconnected in block <hb_dec>.
WARNING:Xst:2677 - Node <stb_out_pre_11> of sequential type is unconnected in block <hb_dec>.
WARNING:Xst:2677 - Node <stb_out_pre_12> of sequential type is unconnected in block <hb_dec>.
WARNING:Xst:2677 - Node <stb_out_pre_13> of sequential type is unconnected in block <hb_dec>.
WARNING:Xst:2677 - Node <stb_out_pre_14> of sequential type is unconnected in block <hb_dec>.
WARNING:Xst:2677 - Node <stb_out_pre_15> of sequential type is unconnected in block <hb_dec>.
WARNING:Xst:2677 - Node <sum_of_prod_0> of sequential type is unconnected in block <hb_dec>.
WARNING:Xst:2677 - Node <sum_of_prod_1> of sequential type is unconnected in block <hb_dec>.
WARNING:Xst:2677 - Node <sum_of_prod_2> of sequential type is unconnected in block <hb_dec>.
WARNING:Xst:2677 - Node <sum_of_prod_3> of sequential type is unconnected in block <hb_dec>.
WARNING:Xst:2677 - Node <sum_of_prod_4> of sequential type is unconnected in block <hb_dec>.
WARNING:Xst:2677 - Node <sum_of_prod_5> of sequential type is unconnected in block <hb_dec>.
WARNING:Xst:2677 - Node <sum_of_prod_6> of sequential type is unconnected in block <hb_dec>.
WARNING:Xst:2677 - Node <sum_of_prod_7> of sequential type is unconnected in block <hb_dec>.
WARNING:Xst:2677 - Node <sum_of_prod_8> of sequential type is unconnected in block <hb_dec>.
WARNING:Xst:2677 - Node <sum_of_prod_9> of sequential type is unconnected in block <hb_dec>.
WARNING:Xst:2677 - Node <sum_of_prod_10> of sequential type is unconnected in block <hb_dec>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 12
 1024x36-bit dual-port block RAM                       : 2
 4096x8-bit dual-port block RAM                        : 4
 4x16-bit dual-port distributed RAM                    : 1
 512x32-bit dual-port block RAM                        : 2
 512x34-bit dual-port block RAM                        : 1
 512x36-bit dual-port block RAM                        : 1
 64x32-bit dual-port distributed RAM                   : 1
# Multipliers                                          : 1
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 436
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 12-bit adder                                          : 2
 14-bit adder                                          : 4
 14-bit adder carry in                                 : 1
 14-bit subtractor                                     : 1
 16-bit adder                                          : 37
 16-bit subtractor                                     : 2
 17-bit adder                                          : 9
 17-bit subtractor                                     : 2
 18-bit adder                                          : 26
 18-bit subtractor                                     : 1
 19-bit adder                                          : 10
 2-bit adder                                           : 2
 2-bit adder carry in/out                              : 1
 2-bit subtractor                                      : 4
 21-bit adder                                          : 2
 21-bit subtractor                                     : 2
 22-bit adder                                          : 2
 23-bit adder                                          : 2
 23-bit addsub                                         : 60
 25-bit adder                                          : 28
 26-bit adder                                          : 2
 26-bit addsub                                         : 40
 27-bit adder                                          : 4
 27-bit addsub                                         : 80
 28-bit subtractor                                     : 2
 3-bit adder                                           : 3
 3-bit adder carry out                                 : 1
 3-bit subtractor                                      : 1
 30-bit adder                                          : 4
 31-bit adder                                          : 4
 32-bit adder                                          : 6
 32-bit adder carry out                                : 3
 32-bit subtractor                                     : 1
 36-bit adder                                          : 4
 39-bit adder                                          : 2
 39-bit subtractor                                     : 8
 4-bit adder                                           : 12
 4-bit subtractor                                      : 3
 52-bit subtractor                                     : 16
 6-bit subtractor                                      : 4
 7-bit adder                                           : 3
 7-bit subtractor                                      : 5
 8-bit adder                                           : 2
 8-bit subtractor                                      : 14
 9-bit adder                                           : 2
 9-bit subtractor                                      : 8
# Counters                                             : 418
 10-bit up counter                                     : 2
 16-bit down counter                                   : 2
 16-bit up counter                                     : 17
 16-bit updown counter                                 : 8
 18-bit up counter                                     : 2
 2-bit up counter                                      : 1
 20-bit down counter                                   : 1
 22-bit down counter                                   : 1
 3-bit up counter                                      : 6
 31-bit up counter                                     : 2
 4-bit up counter                                      : 13
 4-bit updown counter                                  : 119
 5-bit updown counter                                  : 238
 8-bit down counter                                    : 4
 9-bit up counter                                      : 2
# Accumulators                                         : 38
 18-bit down accumulator                               : 1
 24-bit up loadable accumulator                        : 2
 27-bit up loadable accumulator                        : 4
 32-bit up accumulator                                 : 3
 37-bit up loadable accumulator                        : 2
 38-bit up accumulator                                 : 2
 39-bit up accumulator                                 : 8
 52-bit up accumulator                                 : 16
# Registers                                            : 16673
 Flip-Flops                                            : 16673
# Comparators                                          : 101
 10-bit comparator equal                               : 4
 16-bit comparator equal                               : 17
 16-bit comparator greatequal                          : 10
 16-bit comparator greater                             : 1
 16-bit comparator less                                : 1
 16-bit comparator lessequal                           : 1
 16-bit comparator not equal                           : 4
 18-bit comparator equal                               : 1
 2-bit comparator equal                                : 1
 31-bit comparator lessequal                           : 2
 32-bit comparator equal                               : 5
 32-bit comparator less                                : 2
 32-bit comparator lessequal                           : 3
 33-bit comparator greater                             : 3
 4-bit comparator equal                                : 2
 4-bit comparator not equal                            : 3
 53-bit comparator greater                             : 3
 58-bit comparator equal                               : 3
 58-bit comparator less                                : 3
 7-bit comparator greater                              : 1
 7-bit comparator less                                 : 2
 8-bit comparator equal                                : 24
 8-bit comparator less                                 : 1
 9-bit comparator equal                                : 4
# Multiplexers                                         : 160
 1-bit 128-to-1 multiplexer                            : 4
 1-bit 13-to-1 multiplexer                             : 36
 1-bit 5-to-1 multiplexer                              : 32
 1-bit 7-to-1 multiplexer                              : 64
 1-bit 8-to-1 multiplexer                              : 8
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 8-to-1 multiplexer                             : 2
 36-bit 4-to-1 multiplexer                             : 2
 38-bit 4-to-1 multiplexer                             : 2
 6-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 5
# Xors                                                 : 221
 1-bit xor2                                            : 127
 1-bit xor3                                            : 40
 1-bit xor4                                            : 38
 1-bit xor5                                            : 12
 1-bit xor6                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch POR hinder the constant cleaning in the block system_control.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <send_pause> (without init value) has a constant value of 0 in block <simple_gemac_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <error_code_6> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <error_code_7> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <error_code_8> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <error_code_9> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <error_code_10> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <error_code_11> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <error_code_12> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <error_code_13> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <error_code_14> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <error_code_15> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_16> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_17> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_18> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_19> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_20> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_21> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_22> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_23> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_24> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_25> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_26> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_27> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_28> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_29> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_30> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_31> (without init value) has a constant value of 0 in block <simple_gemac_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_31> (without init value) has a constant value of 0 in block <quad_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_30> (without init value) has a constant value of 0 in block <quad_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_29> (without init value) has a constant value of 0 in block <quad_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_28> (without init value) has a constant value of 0 in block <quad_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_27> (without init value) has a constant value of 0 in block <quad_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_26> (without init value) has a constant value of 0 in block <quad_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_25> (without init value) has a constant value of 0 in block <quad_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_24> (without init value) has a constant value of 0 in block <quad_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_23> (without init value) has a constant value of 0 in block <quad_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_22> (without init value) has a constant value of 0 in block <quad_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_21> (without init value) has a constant value of 0 in block <quad_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_20> (without init value) has a constant value of 0 in block <quad_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_19> (without init value) has a constant value of 0 in block <quad_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_18> (without init value) has a constant value of 0 in block <quad_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_17> (without init value) has a constant value of 0 in block <quad_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_16> (without init value) has a constant value of 0 in block <quad_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_15> (without init value) has a constant value of 0 in block <quad_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_14> (without init value) has a constant value of 0 in block <quad_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_13> (without init value) has a constant value of 0 in block <quad_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_12> (without init value) has a constant value of 0 in block <quad_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_11> (without init value) has a constant value of 0 in block <quad_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_10> (without init value) has a constant value of 0 in block <quad_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_9> (without init value) has a constant value of 0 in block <quad_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_8> (without init value) has a constant value of 0 in block <quad_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <middle_0> (without init value) has a constant value of 0 in block <small_hb_dec>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <middle_d1_0> (without init value) has a constant value of 0 in block <small_hb_dec>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ram_loader_rst_o> in Unit <system_control> is equivalent to the following FF/Latch, which will be removed : <delayed_rst> 
INFO:Xst:2261 - The FF/Latch <addr_even_1> in Unit <hb_dec> is equivalent to the following FF/Latch, which will be removed : <addr_even_2> 
INFO:Xst:2261 - The FF/Latch <lirq_1> in Unit <pic> is equivalent to the following 13 FFs/Latches, which will be removed : <lirq_8> <lirq_9> <lirq_12> <lirq_14> <lirq_15> <lirq_24> <lirq_25> <lirq_26> <lirq_27> <lirq_28> <lirq_29> <lirq_30> <lirq_31> 
INFO:Xst:2261 - The FF/Latch <differentiator_0_17> in Unit <cic_interp> is equivalent to the following 21 FFs/Latches, which will be removed : <differentiator_0_18> <differentiator_0_19> <differentiator_0_20> <differentiator_0_21> <differentiator_0_22> <differentiator_0_23> <differentiator_0_24> <differentiator_0_25> <differentiator_0_26> <differentiator_0_27> <differentiator_0_28> <differentiator_0_29> <differentiator_0_30> <differentiator_0_31> <differentiator_0_32> <differentiator_0_33> <differentiator_0_34> <differentiator_0_35> <differentiator_0_36> <differentiator_0_37> <differentiator_0_38> 
INFO:Xst:2261 - The FF/Latch <reset_sync_rx/reset_int> in Unit <simple_gemac_wrapper> is equivalent to the following FF/Latch, which will be removed : <simple_gemac/reset_sync_rx/reset_int> 
INFO:Xst:2261 - The FF/Latch <reset_sync_tx/reset_int> in Unit <simple_gemac_wrapper> is equivalent to the following FF/Latch, which will be removed : <simple_gemac/reset_sync_tx/reset_int> 
INFO:Xst:2261 - The FF/Latch <adc_q_0> in Unit <rx_frontend> is equivalent to the following 3 FFs/Latches, which will be removed : <adc_q_1> <adc_i_0> <adc_i_1> 
WARNING:Xst:1710 - FF/Latch <lirq_1> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_1> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_8> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_9> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_12> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_14> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_15> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_24> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_25> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_26> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_27> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_28> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_29> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_30> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dirq_31> (without init value) has a constant value of 0 in block <pic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rcvtime_27> of sequential type is unconnected in block <vita_rx_control_1>.
WARNING:Xst:2677 - Node <rcvtime_28> of sequential type is unconnected in block <vita_rx_control_1>.
WARNING:Xst:2677 - Node <rcvtime_29> of sequential type is unconnected in block <vita_rx_control_1>.
WARNING:Xst:2677 - Node <rcvtime_30> of sequential type is unconnected in block <vita_rx_control_1>.
WARNING:Xst:2677 - Node <rcvtime_31> of sequential type is unconnected in block <vita_rx_control_1>.
WARNING:Xst:2677 - Node <rcvtime_63> of sequential type is unconnected in block <vita_rx_control_1>.
WARNING:Xst:2677 - Node <rcvtime_27> of sequential type is unconnected in block <vita_rx_control_2>.
WARNING:Xst:2677 - Node <rcvtime_28> of sequential type is unconnected in block <vita_rx_control_2>.
WARNING:Xst:2677 - Node <rcvtime_29> of sequential type is unconnected in block <vita_rx_control_2>.
WARNING:Xst:2677 - Node <rcvtime_30> of sequential type is unconnected in block <vita_rx_control_2>.
WARNING:Xst:2677 - Node <rcvtime_31> of sequential type is unconnected in block <vita_rx_control_2>.
WARNING:Xst:2677 - Node <rcvtime_63> of sequential type is unconnected in block <vita_rx_control_2>.
WARNING:Xst:2677 - Node <sr_numchan/changed> of sequential type is unconnected in block <vita_tx_deframer>.
WARNING:Xst:2677 - Node <sr_pps_polsrc/changed> of sequential type is unconnected in block <time_64bit>.
WARNING:Xst:2677 - Node <sr_pps_polsrc/out_1> of sequential type is unconnected in block <time_64bit>.
WARNING:Xst:2677 - Node <sr_pps_imm/changed> of sequential type is unconnected in block <time_64bit>.
WARNING:Xst:2677 - Node <sreg_mode_ctrl/changed> of sequential type is unconnected in block <packet_router>.
INFO:Xst:2261 - The FF/Latch <reset_sync_tx/reset_out> in Unit <simple_gemac_wrapper> is equivalent to the following FF/Latch, which will be removed : <simple_gemac/reset_sync_tx/reset_out> 
INFO:Xst:2261 - The FF/Latch <reset_sync_rx/reset_out> in Unit <simple_gemac_wrapper> is equivalent to the following FF/Latch, which will be removed : <simple_gemac/reset_sync_rx/reset_out> 
WARNING:Xst:2677 - Node <add2_and_clip_reg/strobe_out> of sequential type is unconnected in block <rx_dcoffset_1>.
WARNING:Xst:2677 - Node <add2_and_clip_reg/strobe_out> of sequential type is unconnected in block <rx_dcoffset_2>.
WARNING:Xst:2677 - Node <sr_3/changed> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_22> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_21> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_20> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_19> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_18> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_17> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_16> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_15> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_14> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_13> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_12> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_11> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_10> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_9> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_8> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_7> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_6> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_5> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_4> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_3> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_2> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_1> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_0> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_21> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_20> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_19> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_18> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_17> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_16> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_15> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_14> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_13> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_12> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_11> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_10> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_9> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_8> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_7> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_6> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_5> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_4> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_3> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_2> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_1> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_0> of sequential type is unconnected in block <dsp_core_rx_1>.
WARNING:Xst:2677 - Node <sr_3/changed> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_22> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_21> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_20> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_19> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_18> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_17> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_16> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_15> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_14> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_13> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_12> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_11> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_10> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_9> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_8> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_7> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_6> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_5> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_4> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_3> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_2> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_1> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage19/zo_0> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_21> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_20> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_19> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_18> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_17> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_16> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_15> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_14> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_13> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_12> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_11> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_10> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_9> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_8> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_7> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_6> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_5> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_4> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_3> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_2> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_1> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:2677 - Node <cordic/cordic_stage18/zo_0> of sequential type is unconnected in block <dsp_core_rx_2>.
WARNING:Xst:1710 - FF/Latch <adc_q_0> (without init value) has a constant value of 0 in block <rx_frontend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sr_8/changed> of sequential type is unconnected in block <rx_frontend>.
WARNING:Xst:2677 - Node <sr_phy/changed> of sequential type is unconnected in block <u2plus_core>.
WARNING:Xst:2677 - Node <sr_bld/changed> of sequential type is unconnected in block <u2plus_core>.
WARNING:Xst:2677 - Node <Mmult_tMultResult_mult00003> of sequential type is unconnected in block <zpu_core>.
WARNING:Xst:1710 - FF/Latch <x0_0> (without init value) has a constant value of 0 in block <cordic_z24_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x0_1> (without init value) has a constant value of 0 in block <cordic_z24_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x0_2> (without init value) has a constant value of 0 in block <cordic_z24_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x0_3> (without init value) has a constant value of 0 in block <cordic_z24_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x0_4> (without init value) has a constant value of 0 in block <cordic_z24_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x0_5> (without init value) has a constant value of 0 in block <cordic_z24_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y0_0> (without init value) has a constant value of 0 in block <cordic_z24_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y0_1> (without init value) has a constant value of 0 in block <cordic_z24_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y0_2> (without init value) has a constant value of 0 in block <cordic_z24_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y0_3> (without init value) has a constant value of 0 in block <cordic_z24_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y0_4> (without init value) has a constant value of 0 in block <cordic_z24_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y0_5> (without init value) has a constant value of 0 in block <cordic_z24_2>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance RAM0 in unit bootram of type RAMB16BWE_S36_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance RAM1 in unit bootram of type RAMB16BWE_S36_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance RAM2 in unit bootram of type RAMB16BWE_S36_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance RAM3 in unit bootram of type RAMB16BWE_S36_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance RAM4 in unit bootram of type RAMB16BWE_S36_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance RAM5 in unit bootram of type RAMB16BWE_S36_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance RAM6 in unit bootram of type RAMB16BWE_S36_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance RAM7 in unit bootram of type RAMB16BWE_S36_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/dp9x9.ram in unit BU2 of type RAMB16_S9_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2_noinit.ram/dp9x9.ram in unit BU2 of type RAMB16_S9_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2_noinit.ram/dp9x9.ram in unit BU2 of type RAMB16_S9_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v2_noinit.ram/dp9x9.ram in unit BU2 of type RAMB16_S9_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_noinit.ram/dp36x36.ram in unit BU2 of type RAMB16_S36_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance mult1 in unit hb_interp of type MULT18X18S has been replaced by DSP48A
INFO:Xst:1901 - Instance mult2 in unit hb_interp of type MULT18X18S has been replaced by DSP48A
INFO:Xst:1901 - Instance mult in unit small_hb_int of type MULT18X18S has been replaced by DSP48A
INFO:Xst:1901 - Instance U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram in unit BU2 of type RAMB16_S36_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance MULT18X18S_inst in unit dsp_core_tx of type MULT18X18S has been replaced by DSP48A
INFO:Xst:1901 - Instance MULT18X18S_inst_2 in unit dsp_core_tx of type MULT18X18S has been replaced by DSP48A
INFO:Xst:1901 - Instance .mult_mag_corr in unit tx_frontend of type MULT18X18S has been replaced by DSP48A
INFO:Xst:1901 - Instance .mult_phase_corr in unit tx_frontend of type MULT18X18S has been replaced by DSP48A
INFO:Xst:1901 - Instance mult in unit small_hb_dec of type MULT18X18S has been replaced by DSP48A
INFO:Xst:1901 - Instance mult1 in unit hb_dec of type MULT18X18S has been replaced by DSP48A
INFO:Xst:1901 - Instance mult2 in unit hb_dec of type MULT18X18S has been replaced by DSP48A
INFO:Xst:1901 - Instance .mult_mag_corr in unit rx_frontend of type MULT18X18S has been replaced by DSP48A
INFO:Xst:1901 - Instance .mult_phase_corr in unit rx_frontend of type MULT18X18S has been replaced by DSP48A
WARNING:Xst:2677 - Node <af_promisc/af_state_FSM_FFd6> of sequential type is unconnected in block <simple_gemac_rx>.
INFO:Xst:2261 - The FF/Latch <pipeline_0_18> in Unit <cic_interp> is equivalent to the following 20 FFs/Latches, which will be removed : <pipeline_0_19> <pipeline_0_20> <pipeline_0_21> <pipeline_0_22> <pipeline_0_23> <pipeline_0_24> <pipeline_0_25> <pipeline_0_26> <pipeline_0_27> <pipeline_0_28> <pipeline_0_29> <pipeline_0_30> <pipeline_0_31> <pipeline_0_32> <pipeline_0_33> <pipeline_0_34> <pipeline_0_35> <pipeline_0_36> <pipeline_0_37> <pipeline_0_38> 
INFO:Xst:2261 - The FF/Latch <differentiator_1_18> in Unit <cic_interp> is equivalent to the following 20 FFs/Latches, which will be removed : <differentiator_1_19> <differentiator_1_20> <differentiator_1_21> <differentiator_1_22> <differentiator_1_23> <differentiator_1_24> <differentiator_1_25> <differentiator_1_26> <differentiator_1_27> <differentiator_1_28> <differentiator_1_29> <differentiator_1_30> <differentiator_1_31> <differentiator_1_32> <differentiator_1_33> <differentiator_1_34> <differentiator_1_35> <differentiator_1_36> <differentiator_1_37> <differentiator_1_38> 
INFO:Xst:2261 - The FF/Latch <x0_24> in Unit <cordic_z24_2> is equivalent to the following FF/Latch, which will be removed : <x0_25> 
INFO:Xst:2261 - The FF/Latch <y0_24> in Unit <cordic_z24_2> is equivalent to the following FF/Latch, which will be removed : <y0_25> 
INFO:Xst:2261 - The FF/Latch <cordic/y0_26> in Unit <dsp_core_rx_1> is equivalent to the following 2 FFs/Latches, which will be removed : <cordic/y0_25> <cordic/y0_24> 
INFO:Xst:2261 - The FF/Latch <cordic/x0_26> in Unit <dsp_core_rx_1> is equivalent to the following 2 FFs/Latches, which will be removed : <cordic/x0_25> <cordic/x0_24> 
INFO:Xst:2261 - The FF/Latch <cordic/y0_26> in Unit <dsp_core_rx_2> is equivalent to the following 2 FFs/Latches, which will be removed : <cordic/y0_25> <cordic/y0_24> 
INFO:Xst:2261 - The FF/Latch <cordic/x0_26> in Unit <dsp_core_rx_2> is equivalent to the following 2 FFs/Latches, which will be removed : <cordic/x0_25> <cordic/x0_24> 

Optimizing unit <u2plus> ...

Optimizing unit <wb_1master> ...

Optimizing unit <ram_harvard2> ...

Optimizing unit <wb_readback_mux> ...

Optimizing unit <settings_bus> ...

Optimizing unit <setting_reg_1> ...

Optimizing unit <setting_reg_2> ...

Optimizing unit <setting_reg_3> ...

Optimizing unit <setting_reg_6> ...

Optimizing unit <setting_reg_7> ...

Optimizing unit <setting_reg_8> ...

Optimizing unit <setting_reg_9> ...

Optimizing unit <setting_reg_10> ...

Optimizing unit <crossbar36> ...

Optimizing unit <setting_reg_33> ...

Optimizing unit <setting_reg_34> ...

Optimizing unit <setting_reg_35> ...

Optimizing unit <splitter36> ...

Optimizing unit <spi_clgen> ...

Optimizing unit <spi_shift> ...

Optimizing unit <i2c_master_bit_ctrl> ...

Optimizing unit <rxmac_to_ll8> ...

Optimizing unit <ethtx_realign> ...

Optimizing unit <ll8_to_txmac> ...

Optimizing unit <flow_ctrl_tx> ...

Optimizing unit <crc> ...

Optimizing unit <address_filter> ...

Optimizing unit <wb_reg_1> ...

Optimizing unit <wb_reg_2> ...

Optimizing unit <wb_reg_3> ...

Optimizing unit <wb_reg_4> ...

Optimizing unit <wb_reg_5> ...

Optimizing unit <wb_reg_6> ...

Optimizing unit <wb_reg_7> ...

Optimizing unit <wb_reg_8> ...

Optimizing unit <wb_reg_9> ...

Optimizing unit <wb_reg_10> ...

Optimizing unit <eth_clockgen> ...

Optimizing unit <eth_shiftreg> ...

Optimizing unit <eth_outputcontrol> ...

Optimizing unit <setting_reg_13> ...

Optimizing unit <setting_reg_14> ...

Optimizing unit <setting_reg_15> ...

Optimizing unit <setting_reg_16> ...

Optimizing unit <setting_reg_36> ...

Optimizing unit <setting_reg_37> ...

Optimizing unit <setting_reg_38> ...

Optimizing unit <setting_reg_39> ...

Optimizing unit <setting_reg_40> ...

Optimizing unit <setting_reg_41> ...

Optimizing unit <setting_reg_42> ...

Optimizing unit <setting_reg_43> ...

Optimizing unit <setting_reg_18> ...

Optimizing unit <setting_reg_19> ...

Optimizing unit <setting_reg_44> ...

Optimizing unit <setting_reg_45> ...

Optimizing unit <setting_reg_46> ...

Optimizing unit <setting_reg_47> ...

Optimizing unit <setting_reg_48> ...

Optimizing unit <setting_reg_49> ...

Optimizing unit <setting_reg_50> ...

Optimizing unit <setting_reg_51> ...

Optimizing unit <refill_randomizer> ...

Optimizing unit <setting_reg_21> ...

Optimizing unit <setting_reg_53> ...

Optimizing unit <setting_reg_54> ...

Optimizing unit <setting_reg_55> ...

Optimizing unit <setting_reg_56> ...

Optimizing unit <cic_strober_2> ...

Optimizing unit <cic_strober_3> ...

Optimizing unit <setting_reg_57> ...

Optimizing unit <setting_reg_58> ...

Optimizing unit <setting_reg_22> ...

Optimizing unit <setting_reg_23> ...

Optimizing unit <setting_reg_24> ...

Optimizing unit <setting_reg_25> ...

Optimizing unit <setting_reg_26> ...

Optimizing unit <serdes_fc_rx> ...

Optimizing unit <setting_reg_27> ...

Optimizing unit <setting_reg_28> ...

Optimizing unit <setting_reg_31> ...

Optimizing unit <setting_reg_32> ...

Optimizing unit <encode_8b10b> ...

Optimizing unit <decode_8b10b> ...

Optimizing unit <bootram> ...

Optimizing unit <pic> ...

Optimizing unit <s3a_icap_wb> ...

Optimizing unit <fifo_short_1> ...

Optimizing unit <delay_line> ...

Optimizing unit <fifo_short_2> ...

Optimizing unit <fifo_short_8> ...

Optimizing unit <fifo_2clock_1> ...

Optimizing unit <fifo_2clock_2> ...

Optimizing unit <shortfifo> ...

Optimizing unit <clip_reg_1> ...

Optimizing unit <cic_decim> ...

Optimizing unit <srl_1> ...

Optimizing unit <acc_1> ...

Optimizing unit <fifo_short_5> ...

Optimizing unit <fifo_short_7> ...

Optimizing unit <cic_interp> ...

Optimizing unit <srl_2> ...

Optimizing unit <acc_2> ...

Optimizing unit <clip_reg_2> ...

Optimizing unit <zpu_core> ...

Optimizing unit <spi_top> ...

Optimizing unit <buffer_int2> ...

Optimizing unit <fifo_long_1> ...

Optimizing unit <i2c_master_byte_ctrl> ...

Optimizing unit <simple_gemac_tx> ...

Optimizing unit <fifo_long_2> ...

Optimizing unit <nobl_if> ...

Optimizing unit <vita_tx_control> ...

Optimizing unit <trigger_context_pkt> ...

Optimizing unit <cordic_z24_2> ...

Optimizing unit <add2_reg> ...

Optimizing unit <add2_and_round_reg_1> ...

Optimizing unit <add2_and_round_reg_2> ...

Optimizing unit <round_reg> ...

Optimizing unit <fifo_long_3> ...

Optimizing unit <time_sender> ...

Optimizing unit <time_receiver> ...

Optimizing unit <fifo36_mux_1> ...

Optimizing unit <fifo36_mux_2> ...

Optimizing unit <prot_eng_tx> ...

Optimizing unit <fifo36_mux_3> ...

Optimizing unit <fifo19_to_fifo36> ...

Optimizing unit <simple_gemac_rx> ...

Optimizing unit <medfifo> ...

Optimizing unit <add2_and_clip_reg_1> ...

Optimizing unit <add2_and_clip_reg_4> ...

Optimizing unit <vita_rx_control_1> ...

Optimizing unit <vita_rx_framer_1> ...

Optimizing unit <vita_rx_control_2> ...

Optimizing unit <vita_rx_framer_2> ...

Optimizing unit <vita_tx_deframer> ...

Optimizing unit <gen_context_pkt> ...

Optimizing unit <i2c_master_top> ...

Optimizing unit <time_64bit> ...

Optimizing unit <add2_and_clip_reg_3> ...

Optimizing unit <nobl_fifo> ...

Optimizing unit <hb_interp> ...

Optimizing unit <small_hb_int> ...

Optimizing unit <packet_dispatcher36_x3> ...

Optimizing unit <ll8_to_fifo19> ...

Optimizing unit <fifo36_to_ll8> ...

Optimizing unit <simple_uart_tx> ...

Optimizing unit <simple_uart_rx> ...

Optimizing unit <serdes_rx> ...

Optimizing unit <ext_fifo> ...

Optimizing unit <dsp_framer36_1> ...

Optimizing unit <dsp_framer36_2> ...

Optimizing unit <dsp_core_tx> ...

Optimizing unit <serdes_tx> ...

Optimizing unit <packet_router> ...

Optimizing unit <quad_uart> ...

Optimizing unit <tx_frontend> ...

Optimizing unit <small_hb_dec> ...

Optimizing unit <hb_dec> ...

Optimizing unit <vita_tx_chain> ...

Optimizing unit <rx_dcoffset_1> ...

Optimizing unit <rx_dcoffset_2> ...

Optimizing unit <dsp_core_rx_1> ...

Optimizing unit <dsp_core_rx_2> ...

Optimizing unit <rx_frontend> ...
WARNING:Xst:1710 - FF/Latch <u2p_c/sr_clear_tx/changed> (without init value) has a constant value of 0 in block <u2plus>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u2p_c/pic/lirq_0> (without init value) has a constant value of 0 in block <u2plus>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u2p_c/pic/dirq_0> (without init value) has a constant value of 0 in block <u2plus>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u2p_c/sr_clk/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clk/out_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clk/out_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clk/out_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_ser/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_ser/out_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_ser/out_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_ser/out_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_ser/out_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_adc/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_adc/out_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_adc/out_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_adc/out_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_adc/out_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_adc/out_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_adc/out_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_adc/out_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_adc/out_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_led/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_led/out_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_led/out_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_led_src/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_led_src/out_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_led_src/out_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_31> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_30> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_29> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_28> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_27> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_26> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_25> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_24> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_23> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_22> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_21> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_20> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_19> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_18> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_17> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_16> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_15> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_14> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_13> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_12> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_11> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_10> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_9> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx0/out_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_31> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_30> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_29> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_28> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_27> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_26> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_25> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_24> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_23> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_22> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_21> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_20> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_19> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_18> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_17> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_16> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_15> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_14> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_13> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_12> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_11> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_10> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_9> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_rx1/out_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_31> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_30> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_29> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_28> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_27> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_26> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_25> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_24> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_23> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_22> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_21> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_20> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_19> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_18> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_17> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_16> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_15> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_14> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_13> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_12> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_11> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_10> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_9> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/sr_clear_tx/out_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_settings/dat_o_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_miimoder/dat_o_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_miiaddr/dat_o_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_miiaddr/dat_o_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_miiaddr/dat_o_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausetime/dat_o_15> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausetime/dat_o_14> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausetime/dat_o_13> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausetime/dat_o_12> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausetime/dat_o_11> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausetime/dat_o_10> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausetime/dat_o_9> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausetime/dat_o_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausetime/dat_o_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausetime/dat_o_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausetime/dat_o_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausetime/dat_o_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausetime/dat_o_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausetime/dat_o_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausetime/dat_o_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausetime/dat_o_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausethresh/dat_o_15> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausethresh/dat_o_14> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausethresh/dat_o_13> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausethresh/dat_o_12> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausethresh/dat_o_11> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausethresh/dat_o_10> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausethresh/dat_o_9> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausethresh/dat_o_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausethresh/dat_o_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausethresh/dat_o_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausethresh/dat_o_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausethresh/dat_o_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausethresh/dat_o_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausethresh/dat_o_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausethresh/dat_o_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac_wb/wb_reg_pausethresh/dat_o_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/pic/int_o> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/tx_2clk_fifo/shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/tx_2clk_fifo/shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/tx_2clk_fifo/shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/tx_2clk_fifo/shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/tx_2clk_fifo/shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/tx_2clk_fifo/shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/tx_2clk_fifo/shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/tx_2clk_fifo/shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/tx_2clk_fifo/shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/tx_2clk_fifo/shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/tx_2clk_fifo/shortfifo2/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/tx_2clk_fifo/shortfifo2/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/tx_2clk_fifo/shortfifo2/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/tx_2clk_fifo/shortfifo2/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/tx_2clk_fifo/shortfifo2/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/tx_2clk_fifo/shortfifo2/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/tx_2clk_fifo/shortfifo2/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/tx_2clk_fifo/shortfifo2/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/tx_2clk_fifo/shortfifo2/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/tx_2clk_fifo/shortfifo2/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_2clk_fifo/shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_2clk_fifo/shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_2clk_fifo/shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_2clk_fifo/shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_2clk_fifo/shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_2clk_fifo/shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_2clk_fifo/shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_2clk_fifo/shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_2clk_fifo/shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_2clk_fifo/shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_2clk_fifo/shortfifo2/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_2clk_fifo/shortfifo2/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_2clk_fifo/shortfifo2/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_2clk_fifo/shortfifo2/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_2clk_fifo/shortfifo2/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_2clk_fifo/shortfifo2/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_2clk_fifo/shortfifo2/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_2clk_fifo/shortfifo2/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_2clk_fifo/shortfifo2/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_2clk_fifo/shortfifo2/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/trace_opcode_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/trace_opcode_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/trace_opcode_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/trace_opcode_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/trace_opcode_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/trace_opcode_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/trace_opcode_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/trace_opcode_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/opcode_3_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/opcode_2_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/trace_pc_15> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/trace_pc_14> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/trace_pc_13> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/trace_pc_12> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/trace_pc_11> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/trace_pc_10> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/trace_pc_9> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/trace_pc_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/trace_pc_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/trace_pc_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/trace_pc_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/trace_pc_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/trace_pc_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/trace_pc_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/trace_pc_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/trace_pc_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/opcode_1_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/opcode_0_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/zpu_top0/zpu_system0/my_zpu_core/break> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/flash_spi/wb_int_o> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/head_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/head_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/head_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/head_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/head_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/head_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/head_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/head_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/head_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/head_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/rx_fifo19_to_fifo36/tail_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_control/sr_time_h/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_control/sr_cmd/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_control/commandfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_control/commandfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_control/commandfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_control/commandfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_control/commandfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/rx_pkt_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/rx_pkt_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/rx_pkt_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/rx_pkt_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/rx_pkt_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/rx_pkt_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/rx_pkt_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/rx_pkt_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/rx_pkt_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/rx_pkt_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_numchan/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_samples_per_pkt/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_trailer/out_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_trailer/out_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_trailer/out_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_trailer/out_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_trailer/out_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_trailer/out_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_trailer/out_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_trailer/out_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_trailer/out_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_trailer/out_20> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_trailer/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/out_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/out_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/out_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/out_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/out_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/out_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/out_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/out_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/out_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/out_9> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/out_10> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/out_11> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/out_12> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/out_13> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/out_14> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/out_15> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/out_16> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/out_17> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/out_18> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/out_19> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/out_26> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/out_27> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/out_29> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/out_30> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/out_31> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_framer/sr_header/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_control/sr_time_h/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_control/sr_cmd/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/rx_pkt_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/rx_pkt_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/rx_pkt_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/rx_pkt_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/rx_pkt_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/rx_pkt_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/rx_pkt_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/rx_pkt_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/rx_pkt_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/rx_pkt_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_numchan/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_samples_per_pkt/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_trailer/out_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_trailer/out_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_trailer/out_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_trailer/out_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_trailer/out_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_trailer/out_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_trailer/out_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_trailer/out_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_trailer/out_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_trailer/out_20> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_trailer/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/out_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/out_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/out_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/out_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/out_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/out_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/out_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/out_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/out_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/out_9> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/out_10> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/out_11> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/out_12> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/out_13> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/out_14> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/out_15> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/out_16> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/out_17> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/out_18> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/out_19> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/out_26> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/out_27> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/out_29> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/out_30> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/out_31> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_framer/sr_header/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/time_64bit/sr_mimosync/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/time_64bit/sr_tps/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/time_64bit/sr_next_ticks/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/ll8_to_fifo19/tail_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/fifo36_to_ll8/tail_fifo/fifo_short/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/fifo36_to_ll8/tail_fifo/fifo_short/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/fifo36_to_ll8/tail_fifo/fifo_short/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/fifo36_to_ll8/tail_fifo/fifo_short/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/fifo36_to_ll8/tail_fifo/fifo_short/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/fifo36_to_ll8/tail_fifo/fifo_short/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/fifo36_to_ll8/tail_fifo/fifo_short/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/fifo36_to_ll8/tail_fifo/fifo_short/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/fifo36_to_ll8/tail_fifo/fifo_short/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/fifo36_to_ll8/tail_fifo/fifo_short/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_rx/serdes_rx_fifo/shortfifo2/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_rx/serdes_rx_fifo/shortfifo2/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_rx/serdes_rx_fifo/shortfifo2/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_rx/serdes_rx_fifo/shortfifo2/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_rx/serdes_rx_fifo/shortfifo2/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_rx/serdes_rx_fifo/shortfifo2/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_rx/serdes_rx_fifo/shortfifo2/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_rx/serdes_rx_fifo/shortfifo2/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_rx/serdes_rx_fifo/shortfifo2/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_rx/serdes_rx_fifo/shortfifo2/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_rx/serdes_rx_fifo/shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_rx/serdes_rx_fifo/shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_rx/serdes_rx_fifo/shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_rx/serdes_rx_fifo/shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_rx/serdes_rx_fifo/shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/RAM_CE1n> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/debug_24> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/debug_23> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/debug_22> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/debug_21> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/debug_20> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/debug_19> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/debug_18> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/debug_17> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/debug_16> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/debug_15> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/debug_14> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/debug_13> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/debug_12> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/debug_11> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/debug_10> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/debug_9> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/debug_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/debug_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/debug_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/debug_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/debug_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/debug_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/debug_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/debug_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/ext_fifo_i1/debug_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/space_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/space_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/space_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/space_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/space_11> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/space_9> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/space_10> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/space_14> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/space_12> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/space_13> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/occupied_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/occupied_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/occupied_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/occupied_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/occupied_9> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/occupied_10> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/occupied_11> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/occupied_12> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/occupied_13> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/occupied_14> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/occupied_15> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/middle_fifo/space_15> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/tail_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/tail_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/tail_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/tail_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/tail_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/tail_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/tail_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/tail_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/tail_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/tail_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/head_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/head_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/head_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/head_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/head_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/head_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/head_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/head_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/head_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/head_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/space_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/space_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/space_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/space_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/space_11> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/space_9> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/space_10> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/space_14> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/space_12> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/space_13> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/occupied_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/occupied_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/occupied_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/occupied_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/occupied_9> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/occupied_10> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/occupied_11> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/occupied_12> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/occupied_13> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/occupied_14> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/occupied_15> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/middle_fifo/space_15> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/tail_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/tail_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/tail_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/tail_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/tail_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/tail_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/tail_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/tail_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/tail_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/tail_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/head_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/head_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/head_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/head_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/head_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/head_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/head_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/head_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/head_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/head_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/space_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/space_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/space_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/space_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/space_11> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/space_9> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/space_10> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/space_14> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/space_12> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/space_13> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/occupied_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/occupied_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/occupied_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/occupied_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/occupied_9> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/occupied_10> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/occupied_11> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/occupied_12> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/occupied_13> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/occupied_14> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/occupied_15> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/middle_fifo/space_15> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/tail_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/tail_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/tail_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/tail_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/tail_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/tail_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/tail_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/tail_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/tail_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/tail_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/head_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/head_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/head_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/head_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/head_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/head_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/head_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/head_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/head_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_tx/serdes_tx_fifo/head_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/sreg_ip_addr/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/sreg_data_port/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in0/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo_in1/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/cpu_out_mux/mux_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo_in0/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo_in0/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo_in0/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo_in0/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo_in0/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo_in0/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo_in0/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo_in0/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo_in0/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo_in0/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo_in1/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo_in1/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo_in1/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo_in1/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo_in1/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo_in1/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo_in1/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo_in1/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo_in1/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo_in1/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/packet_dispatcher/ext_out_mux/mux_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo_in1/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo_in1/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo_in1/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo_in1/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo_in1/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo_in1/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo_in1/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo_in1/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo_in1/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo_in1/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo_in0/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo_in0/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo_in0/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo_in0/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo_in0/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo_in0/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo_in0/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo_in0/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo_in0/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_out_mux/mux_fifo_in0/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/udp_prot_eng_tx/tail_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/udp_prot_eng_tx/tail_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/udp_prot_eng_tx/tail_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/udp_prot_eng_tx/tail_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/udp_prot_eng_tx/tail_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/udp_prot_eng_tx/tail_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/udp_prot_eng_tx/tail_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/udp_prot_eng_tx/tail_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/udp_prot_eng_tx/tail_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/udp_prot_eng_tx/tail_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/udp_prot_eng_tx/head_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/udp_prot_eng_tx/head_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/udp_prot_eng_tx/head_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/udp_prot_eng_tx/head_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/udp_prot_eng_tx/head_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/udp_prot_eng_tx/head_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/udp_prot_eng_tx/head_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/udp_prot_eng_tx/head_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/udp_prot_eng_tx/head_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/udp_prot_eng_tx/head_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo_in1/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo_in1/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo_in1/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo_in1/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo_in1/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo_in1/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo_in1/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo_in1/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo_in1/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo_in1/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo_in0/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo_in0/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo_in0/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo_in0/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo_in0/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo_in0/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo_in0/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo_in0/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo_in0/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo_in0/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo_in1/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo_in1/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo_in1/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo_in1/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo_in1/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo_in1/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo_in1/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo_in1/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo_in1/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo_in1/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo_in0/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo_in0/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo_in0/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo_in0/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo_in0/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo_in0/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo_in0/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo_in0/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo_in0/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo_in0/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo_in1/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo_in1/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo_in1/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo_in1/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo_in1/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo_in1/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo_in1/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo_in1/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo_in1/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo_in1/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo_in0/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo_in0/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo_in0/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo_in0/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo_in0/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo_in0/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo_in0/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo_in0/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo_in0/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo_in0/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/space_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/space_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/space_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/space_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/space_11> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/space_9> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/space_10> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/space_14> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/space_12> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/space_13> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/occupied_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/occupied_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/occupied_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/occupied_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/occupied_9> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/occupied_10> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/occupied_11> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/occupied_12> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/occupied_13> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/occupied_14> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/occupied_15> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/middle_fifo/space_15> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_to_wb/sreg/out_15> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_to_wb/sreg/out_14> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_to_wb/sreg/out_13> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_to_wb/sreg/out_12> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_to_wb/sreg/out_11> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_to_wb/sreg/out_10> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_to_wb/sreg/out_9> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_to_wb/sreg/out_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_to_wb/sreg/out_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_to_wb/sreg/out_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_to_wb/sreg/out_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_to_wb/sreg/out_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_inp_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_inp_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_inp_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_inp_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_inp_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_inp_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_inp_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_inp_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_inp_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_inp_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/tail_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/tail_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/tail_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/tail_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/tail_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/tail_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/tail_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/tail_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/tail_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/tail_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/head_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/head_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/head_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/head_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/head_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/head_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/head_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/head_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/head_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/head_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/head/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/head/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/head/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/head/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/head/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/head/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/head/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/head/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/head/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/head/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/tail/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/tail/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/tail/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/tail/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/tail/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[1].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[1].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[1].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[1].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[1].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[1].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[1].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[1].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[1].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[1].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[2].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[2].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[2].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[2].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[2].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[2].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[2].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[2].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[2].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[2].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[3].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[3].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[3].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[3].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[3].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[3].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[3].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[3].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[3].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[3].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[4].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[4].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[4].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[4].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[4].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[4].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[4].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[4].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[4].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[4].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[5].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[5].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[5].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[5].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[5].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[5].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[5].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[5].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[5].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[5].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[6].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[6].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[6].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[6].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[6].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[6].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[6].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[6].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[6].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_rx/fifo/gen_depth[6].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/head/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/head/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/head/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/head/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/head/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/head/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/head/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/head/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/head/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/head/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/tail/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/tail/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/tail/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/tail/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/tail/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[1].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[1].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[1].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[1].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[1].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[1].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[1].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[1].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[1].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[1].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[2].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[2].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[2].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[2].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[2].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[2].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[2].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[2].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[2].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[2].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[3].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[3].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[3].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[3].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[3].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[3].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[3].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[3].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[3].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[3].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[4].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[4].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[4].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[4].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[4].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[4].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[4].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[4].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[4].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[4].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[5].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[5].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[5].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[5].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[5].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[5].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[5].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[5].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[5].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[5].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[6].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[6].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[6].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[6].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[6].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[6].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[6].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[6].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[6].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_rx/fifo/gen_depth[6].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/head/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/head/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/head/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/head/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/head/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/head/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/head/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/head/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/head/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/head/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/tail/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/tail/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/tail/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/tail/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/tail/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[1].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[1].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[1].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[1].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[1].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[1].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[1].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[1].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[1].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[1].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[2].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[2].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[2].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[2].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[2].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[2].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[2].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[2].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[2].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[2].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[3].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[3].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[3].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[3].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[3].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[3].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[3].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[3].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[3].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[3].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[4].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[4].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[4].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[4].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[4].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[4].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[4].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[4].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[4].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[4].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[5].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[5].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[5].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[5].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[5].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[5].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[5].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[5].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[5].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[5].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[6].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[6].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[6].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[6].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[6].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[6].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[6].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[6].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[6].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_rx/fifo/gen_depth[6].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/head/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/head/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/head/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/head/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/head/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/head/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/head/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/head/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/head/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/head/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/tail/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/tail/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/tail/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/tail/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/tail/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[1].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[1].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[1].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[1].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[1].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[1].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[1].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[1].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[1].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[1].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[2].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[2].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[2].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[2].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[2].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[2].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[2].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[2].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[2].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[2].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[3].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[3].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[3].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[3].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[3].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[3].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[3].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[3].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[3].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[3].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[4].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[4].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[4].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[4].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[4].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[4].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[4].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[4].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[4].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[4].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[5].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[5].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[5].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[5].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[5].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[5].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[5].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[5].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[5].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[5].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[6].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[6].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[6].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[6].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[6].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[6].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[6].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[6].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[6].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_rx/fifo/gen_depth[6].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/head/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/head/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/head/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/head/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/head/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/tail/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/tail/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/tail/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/tail/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/tail/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/tail/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/tail/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/tail/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/tail/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/tail/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[1].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[1].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[1].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[1].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[1].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[1].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[1].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[1].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[1].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[1].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[2].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[2].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[2].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[2].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[2].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[2].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[2].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[2].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[2].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[2].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[3].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[3].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[3].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[3].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[3].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[3].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[3].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[3].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[3].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[3].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[4].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[4].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[4].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[4].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[4].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[4].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[4].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[4].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[4].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[4].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[5].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[5].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[5].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[5].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[5].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[5].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[5].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[5].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[5].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[5].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[6].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[6].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[6].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[6].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[6].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[6].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[6].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[6].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[6].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[0].simple_uart_tx/fifo/gen_depth[6].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/head/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/head/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/head/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/head/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/head/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/tail/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/tail/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/tail/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/tail/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/tail/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/tail/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/tail/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/tail/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/tail/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/tail/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[1].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[1].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[1].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[1].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[1].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[1].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[1].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[1].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[1].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[1].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[2].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[2].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[2].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[2].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[2].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[2].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[2].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[2].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[2].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[2].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[3].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[3].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[3].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[3].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[3].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[3].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[3].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[3].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[3].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[3].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[4].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[4].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[4].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[4].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[4].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[4].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[4].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[4].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[4].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[4].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[5].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[5].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[5].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[5].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[5].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[5].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[5].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[5].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[5].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[5].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[6].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[6].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[6].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[6].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[6].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[6].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[6].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[6].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[6].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[1].simple_uart_tx/fifo/gen_depth[6].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/head/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/head/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/head/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/head/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/head/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/tail/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/tail/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/tail/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/tail/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/tail/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/tail/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/tail/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/tail/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/tail/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/tail/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[1].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[1].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[1].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[1].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[1].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[1].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[1].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[1].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[1].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[1].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[2].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[2].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[2].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[2].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[2].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[2].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[2].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[2].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[2].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[2].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[3].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[3].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[3].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[3].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[3].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[3].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[3].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[3].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[3].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[3].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[4].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[4].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[4].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[4].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[4].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[4].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[4].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[4].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[4].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[4].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[5].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[5].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[5].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[5].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[5].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[5].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[5].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[5].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[5].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[5].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[6].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[6].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[6].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[6].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[6].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[6].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[6].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[6].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[6].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[2].simple_uart_tx/fifo/gen_depth[6].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/tx> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/head/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/head/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/head/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/head/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/head/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/tail/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/tail/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/tail/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/tail/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/tail/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/tail/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/tail/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/tail/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/tail/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/tail/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[1].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[1].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[1].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[1].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[1].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[1].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[1].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[1].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[1].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[1].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[2].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[2].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[2].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[2].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[2].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[2].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[2].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[2].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[2].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[2].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[3].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[3].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[3].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[3].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[3].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[3].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[3].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[3].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[3].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[3].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[4].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[4].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[4].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[4].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[4].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[4].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[4].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[4].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[4].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[4].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[5].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[5].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[5].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[5].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[5].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[5].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[5].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[5].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[5].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[5].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[6].shortfifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[6].shortfifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[6].shortfifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[6].shortfifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[6].shortfifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[6].shortfifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[6].shortfifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[6].shortfifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[6].shortfifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[6].shortfifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/tx_frontend/.add_clip_i/strobe_out> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/tx_frontend/.add_clip_q/strobe_out> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/tx_frontend/.add_dco_i/strobe_out> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/tx_frontend/.add_dco_q/strobe_out> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/tx_frontend/round_q/add2_and_clip_reg/strobe_out> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/tx_frontend/round_i/add2_and_clip_reg/strobe_out> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/tx_frontend/sr_4/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/tx_frontend/sr_3/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/tx_frontend/sr_2/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/tx_frontend/sr_1/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/tx_frontend/sr_0/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/sr_0/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/sr_1/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/yo_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/yo_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/yo_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/yo_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/yo_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/yo_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_22> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_21> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_20> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_19> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_18> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_17> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_16> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_15> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_14> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_13> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_12> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_11> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_10> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_9> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/xo_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/xo_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/xo_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/xo_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/xo_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/xo_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_21> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_20> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_19> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_18> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_17> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_16> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_15> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_14> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_13> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_12> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_11> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_10> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_9> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_round/err_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_round/err_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_round/err_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_round/err_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_round/err_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_round/err_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_round/err_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_round/err_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_round/err_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_round/err_9> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_round/err_10> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_round/err_11> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_round/err_12> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_round/err_13> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_round/err_14> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_round/err_15> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_round/err_16> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_round/err_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_round/err_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_round/err_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_round/err_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_round/err_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_round/err_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_round/err_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_round/err_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_round/err_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_round/err_9> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_round/err_10> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_round/err_11> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_round/err_12> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_round/err_13> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_round/err_14> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_round/err_15> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_round/err_16> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/gen_flow_pkt/ctxt_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/gen_flow_pkt/ctxt_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/gen_flow_pkt/ctxt_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/gen_flow_pkt/ctxt_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/gen_flow_pkt/ctxt_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/gen_flow_pkt/ctxt_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/gen_flow_pkt/ctxt_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/gen_flow_pkt/ctxt_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/gen_flow_pkt/ctxt_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/gen_flow_pkt/ctxt_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/gen_tx_err_pkt/ctxt_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/gen_tx_err_pkt/ctxt_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/gen_tx_err_pkt/ctxt_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/gen_tx_err_pkt/ctxt_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/gen_tx_err_pkt/ctxt_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/gen_tx_err_pkt/ctxt_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/gen_tx_err_pkt/ctxt_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/gen_tx_err_pkt/ctxt_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/gen_tx_err_pkt/ctxt_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/gen_tx_err_pkt/ctxt_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_deframer/short_tx_q/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_deframer/short_tx_q/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_deframer/short_tx_q/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_deframer/short_tx_q/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_deframer/short_tx_q/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_deframer/short_tx_q/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_deframer/short_tx_q/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_deframer/short_tx_q/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_deframer/short_tx_q/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_deframer/short_tx_q/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo_in1/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo_in1/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo_in1/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo_in1/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo_in1/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo_in1/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo_in1/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo_in1/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo_in1/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo_in1/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo_in0/occupied_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo_in0/occupied_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo_in0/occupied_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo_in0/occupied_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo_in0/occupied_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo_in0/space_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo_in0/space_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo_in0/space_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo_in0/space_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo_in0/space_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/trigger_context_pkt/sr_cycles/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/trigger_context_pkt/sr_cycles/out_30> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/trigger_context_pkt/sr_cycles/out_29> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/trigger_context_pkt/sr_cycles/out_28> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/trigger_context_pkt/sr_cycles/out_27> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/trigger_context_pkt/sr_cycles/out_26> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/trigger_context_pkt/sr_cycles/out_25> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/trigger_context_pkt/sr_cycles/out_24> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/trigger_context_pkt/sr_packets/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/trigger_context_pkt/sr_packets/out_30> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/trigger_context_pkt/sr_packets/out_29> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/trigger_context_pkt/sr_packets/out_28> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/trigger_context_pkt/sr_packets/out_27> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/trigger_context_pkt/sr_packets/out_26> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/trigger_context_pkt/sr_packets/out_25> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/trigger_context_pkt/sr_packets/out_24> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/trigger_context_pkt/sr_packets/out_23> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/trigger_context_pkt/sr_packets/out_22> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/trigger_context_pkt/sr_packets/out_21> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/trigger_context_pkt/sr_packets/out_20> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/trigger_context_pkt/sr_packets/out_19> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/trigger_context_pkt/sr_packets/out_18> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/trigger_context_pkt/sr_packets/out_17> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/trigger_context_pkt/sr_packets/out_16> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_31> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_30> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_29> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_28> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_27> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_26> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_25> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_24> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_23> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_22> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_21> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_20> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_19> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_18> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_17> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_16> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_15> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_14> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_13> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_12> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_11> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_10> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_9> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_control/sr_error_policy/out_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_0> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_1> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_2> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_3> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_4> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_5> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_6> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_7> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_8> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_9> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_10> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_11> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_12> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_13> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_14> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_15> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_16> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_17> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_18> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_19> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_20> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_21> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_22> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_23> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_24> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_25> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_26> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_27> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_28> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_29> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_30> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/sr/out_31> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/dsp_core_rx0/hb_i/acc/out_26> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/dsp_core_rx0/hb_i/acc/out_25> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/dsp_core_rx0/hb_q/stb_out> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/dsp_core_rx0/hb_q/acc/out_26> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/dsp_core_rx0/hb_q/acc/out_25> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/dsp_core_rx0/small_hb_q/stb_out> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/dsp_core_rx0/small_hb_q/round_acc/add2_and_clip_reg/strobe_out> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/dsp_core_rx0/round_q/add2_and_clip_reg/strobe_out> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/dsp_core_rx0/sr_2/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/dsp_core_rx0/sr_0/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/dsp_core_rx1/hb_i/acc/out_26> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/dsp_core_rx1/hb_i/acc/out_25> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/dsp_core_rx1/hb_q/stb_out> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/dsp_core_rx1/hb_q/acc/out_26> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/dsp_core_rx1/hb_q/acc/out_25> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/dsp_core_rx1/small_hb_q/stb_out> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/dsp_core_rx1/small_hb_q/round_acc/add2_and_clip_reg/strobe_out> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/dsp_core_rx1/round_q/add2_and_clip_reg/strobe_out> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/dsp_core_rx1/sr_2/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/dsp_core_rx1/sr_0/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/add2_and_clip_reg/strobe_out> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/add2_and_clip_reg/strobe_out> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/rx_frontend/.add_clip_i/strobe_out> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/rx_frontend/.add_clip_q/strobe_out> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/rx_frontend/sr_2/changed> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/rx_frontend/sr_1/changed> of sequential type is unconnected in block <u2plus>.

Mapping all equations...
Building and optimizing final netlist ...
Changing polarity of register u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/outctrl/MdoEn to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_15 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_14 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_13 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_12 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_11 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_10 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_9 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_8 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_7 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_6 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_5 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_4 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_3 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_2 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_1 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_0 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_31 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_30 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_29 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_28 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_27 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_26 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_25 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_24 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_23 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_22 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_21 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_20 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_19 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_18 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_17 to handle IOB=TRUE attribute
Changing polarity of register u2p_c/nsgpio/ddr_16 to handle IOB=TRUE attribute
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/ethtx_realign/held_sof> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_10> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_11> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_10> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_11> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_delay/gen_delay[8].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_delay/gen_delay[9].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_control/sr_time_l/out_27> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_control/sr_time_l/out_28> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_control/sr_time_l/out_29> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_control/sr_time_l/out_30> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_control/sr_time_l/out_31> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_control/sr_time_h/out_31> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_control/commandfifo/gen_srl16[27].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_control/commandfifo/gen_srl16[28].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_control/commandfifo/gen_srl16[29].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_control/commandfifo/gen_srl16[30].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_control/commandfifo/gen_srl16[31].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/vita_rx_control/commandfifo/gen_srl16[63].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_control/sr_time_l/out_27> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_control/sr_time_l/out_28> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_control/sr_time_l/out_29> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_control/sr_time_l/out_30> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_control/sr_time_l/out_31> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_control/sr_time_h/out_31> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/gen_srl16[27].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/gen_srl16[28].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/gen_srl16[29].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/gen_srl16[30].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/gen_srl16[31].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/gen_srl16[63].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/ll8_to_fifo19/head_fifo/fifo_short/gen_srl16[10].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/fifo36_to_ll8/tail_fifo/fifo_short/gen_srl16[8].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/fifo36_to_ll8/tail_fifo/fifo_short/gen_srl16[10].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[32].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_35> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <u2p_c/serdes/serdes_rx/serdes_rx_fifo/shortfifo2/gen_srl16[35].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_35> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_34> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_32> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain0/dsp0_framer36/dfifo/tail_fifo/gen_srl16[32].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_rx_chain1/dsp0_framer36/dfifo/tail_fifo/gen_srl16[32].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/udp_prot_eng_tx/head_fifo/gen_srl16[32].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo/gen_srl16[32].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo_in1/gen_srl16[32].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/com_output_source/mux_fifo_in0/gen_srl16[32].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo/gen_srl16[32].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo_in1/gen_srl16[32].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner0/mux_fifo_in0/gen_srl16[32].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo/gen_srl16[32].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo_in1/gen_srl16[32].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/_com_output_combiner1/mux_fifo_in0/gen_srl16[32].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_to_wb/rd_sop> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/tail_fifo/gen_srl16[34].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/packet_router/cpu_out_fifo/tail_fifo/gen_srl16[35].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/head/gen_srl16[0].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/head/gen_srl16[1].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/head/gen_srl16[2].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/head/gen_srl16[3].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/head/gen_srl16[4].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/head/gen_srl16[5].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/head/gen_srl16[6].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/head/gen_srl16[7].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/tail/gen_srl16[0].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/tail/gen_srl16[1].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/tail/gen_srl16[2].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/tail/gen_srl16[3].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/tail/gen_srl16[4].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/tail/gen_srl16[5].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/tail/gen_srl16[6].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/tail/gen_srl16[7].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[1].shortfifo/gen_srl16[0].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[1].shortfifo/gen_srl16[1].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[1].shortfifo/gen_srl16[2].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[1].shortfifo/gen_srl16[3].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[1].shortfifo/gen_srl16[4].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[1].shortfifo/gen_srl16[5].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[1].shortfifo/gen_srl16[6].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[1].shortfifo/gen_srl16[7].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[2].shortfifo/gen_srl16[0].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[2].shortfifo/gen_srl16[1].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[2].shortfifo/gen_srl16[2].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[2].shortfifo/gen_srl16[3].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[2].shortfifo/gen_srl16[4].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[2].shortfifo/gen_srl16[5].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[2].shortfifo/gen_srl16[6].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[2].shortfifo/gen_srl16[7].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[3].shortfifo/gen_srl16[0].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[3].shortfifo/gen_srl16[1].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[3].shortfifo/gen_srl16[2].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[3].shortfifo/gen_srl16[3].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[3].shortfifo/gen_srl16[4].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[3].shortfifo/gen_srl16[5].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[3].shortfifo/gen_srl16[6].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[3].shortfifo/gen_srl16[7].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[4].shortfifo/gen_srl16[0].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[4].shortfifo/gen_srl16[1].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[4].shortfifo/gen_srl16[2].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[4].shortfifo/gen_srl16[3].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[4].shortfifo/gen_srl16[4].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[4].shortfifo/gen_srl16[5].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[4].shortfifo/gen_srl16[6].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[4].shortfifo/gen_srl16[7].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[5].shortfifo/gen_srl16[0].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[5].shortfifo/gen_srl16[1].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[5].shortfifo/gen_srl16[2].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[5].shortfifo/gen_srl16[3].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[5].shortfifo/gen_srl16[4].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[5].shortfifo/gen_srl16[5].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[5].shortfifo/gen_srl16[6].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[5].shortfifo/gen_srl16[7].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[6].shortfifo/gen_srl16[0].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[6].shortfifo/gen_srl16[1].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[6].shortfifo/gen_srl16[2].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[6].shortfifo/gen_srl16[3].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[6].shortfifo/gen_srl16[4].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[6].shortfifo/gen_srl16[5].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[6].shortfifo/gen_srl16[6].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/uart/gen_uarts[3].simple_uart_tx/fifo/gen_depth[6].shortfifo/gen_srl16[7].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/gen_flow_pkt/ctxt_fifo/gen_srl16[32].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/gen_tx_err_pkt/ctxt_fifo/gen_srl16[32].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_deframer/is_sob_reg> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_deframer/send_time_63> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_deframer/send_time_29> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_deframer/send_time_31> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_deframer/send_time_30> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_deframer/send_time_28> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_deframer/send_time_27> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_deframer/short_tx_q/gen_srl16[82].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_deframer/short_tx_q/gen_srl16[63].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_deframer/short_tx_q/gen_srl16[31].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_deframer/short_tx_q/gen_srl16[30].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_deframer/short_tx_q/gen_srl16[29].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_deframer/short_tx_q/gen_srl16[28].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/vita_tx_deframer/short_tx_q/gen_srl16[27].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo/gen_srl16[32].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo_in1/gen_srl16[32].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <u2p_c/vita_tx_chain/mux_err_and_flow/mux_fifo_in0/gen_srl16[32].srl16e> of sequential type is unconnected in block <u2plus>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_10> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_11> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_10> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_11> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_35> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_35> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_34> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_32> of sequential type is unconnected in block <BU2>.
INFO:Xst:2261 - The FF/Latch <u2p_c/dsp_core_rx0/hb_i/round_in/add2_and_clip_reg/strobe_out> in Unit <u2plus> is equivalent to the following FF/Latch, which will be removed : <u2p_c/dsp_core_rx0/hb_q/round_in/add2_and_clip_reg/strobe_out> 
INFO:Xst:2261 - The FF/Latch <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/stbin_d_0> in Unit <u2plus> is equivalent to the following FF/Latch, which will be removed : <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/stbin_d_0> 
INFO:Xst:2261 - The FF/Latch <u2p_c/dsp_core_rx1/small_hb_i/round_in/add2_and_clip_reg/strobe_out> in Unit <u2plus> is equivalent to the following FF/Latch, which will be removed : <u2p_c/dsp_core_rx1/small_hb_q/round_in/add2_and_clip_reg/strobe_out> 
INFO:Xst:2261 - The FF/Latch <u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/odd> in Unit <u2plus> is equivalent to the following FF/Latch, which will be removed : <u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_i/odd> 
INFO:Xst:2261 - The FF/Latch <u2p_c/dsp_core_rx0/small_hb_i/round_in/add2_and_clip_reg/strobe_out> in Unit <u2plus> is equivalent to the following FF/Latch, which will be removed : <u2p_c/dsp_core_rx0/small_hb_q/round_in/add2_and_clip_reg/strobe_out> 
INFO:Xst:2261 - The FF/Latch <u2p_c/dsp_core_rx1/hb_i/round_in/add2_and_clip_reg/strobe_out> in Unit <u2plus> is equivalent to the following FF/Latch, which will be removed : <u2p_c/dsp_core_rx1/hb_q/round_in/add2_and_clip_reg/strobe_out> 
INFO:Xst:2261 - The FF/Latch <u2p_c/dsp_core_rx0/hb_i/addr_even_3> in Unit <u2plus> is equivalent to the following FF/Latch, which will be removed : <u2p_c/dsp_core_rx0/hb_q/addr_even_3> 
INFO:Xst:2261 - The FF/Latch <u2p_c/dsp_core_rx0/hb_i/addr_even_1> in Unit <u2plus> is equivalent to the following FF/Latch, which will be removed : <u2p_c/dsp_core_rx0/hb_q/addr_even_1> 
INFO:Xst:2261 - The FF/Latch <u2p_c/dsp_core_rx0/hb_i/addr_even_0> in Unit <u2plus> is equivalent to the following FF/Latch, which will be removed : <u2p_c/dsp_core_rx0/hb_q/addr_even_0> 
INFO:Xst:2261 - The FF/Latch <u2p_c/dsp_core_rx1/hb_i/addr_even_3> in Unit <u2plus> is equivalent to the following FF/Latch, which will be removed : <u2p_c/dsp_core_rx1/hb_q/addr_even_3> 
INFO:Xst:2261 - The FF/Latch <u2p_c/dsp_core_rx1/hb_i/addr_even_1> in Unit <u2plus> is equivalent to the following FF/Latch, which will be removed : <u2p_c/dsp_core_rx1/hb_q/addr_even_1> 
INFO:Xst:2261 - The FF/Latch <u2p_c/dsp_core_rx1/hb_i/addr_even_0> in Unit <u2plus> is equivalent to the following FF/Latch, which will be removed : <u2p_c/dsp_core_rx1/hb_q/addr_even_0> 
INFO:Xst:2261 - The FF/Latch <u2p_c/dsp_core_rx1/small_hb_i/stb_rnd_d1> in Unit <u2plus> is equivalent to the following FF/Latch, which will be removed : <u2p_c/dsp_core_rx1/small_hb_q/stb_rnd_d1> 
INFO:Xst:2261 - The FF/Latch <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/stbin_d_1> in Unit <u2plus> is equivalent to the following FF/Latch, which will be removed : <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/stbin_d_1> 
INFO:Xst:2261 - The FF/Latch <u2p_c/dsp_core_rx0/small_hb_i/stb_rnd_d1> in Unit <u2plus> is equivalent to the following FF/Latch, which will be removed : <u2p_c/dsp_core_rx0/small_hb_q/stb_rnd_d1> 
INFO:Xst:2261 - The FF/Latch <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/stbin_d_2> in Unit <u2plus> is equivalent to the following FF/Latch, which will be removed : <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/stbin_d_2> 
INFO:Xst:2261 - The FF/Latch <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/stbin_d_3> in Unit <u2plus> is equivalent to the following FF/Latch, which will be removed : <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/stbin_d_3> 
INFO:Xst:2261 - The FF/Latch <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/stbin_d_4> in Unit <u2plus> is equivalent to the following FF/Latch, which will be removed : <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/stbin_d_4> 
INFO:Xst:2261 - The FF/Latch <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/stbin_d_5> in Unit <u2plus> is equivalent to the following FF/Latch, which will be removed : <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/stbin_d_5> 
INFO:Xst:2261 - The FF/Latch <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/stbin_d_6> in Unit <u2plus> is equivalent to the following FF/Latch, which will be removed : <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/stbin_d_6> 
PACKER Warning: Lut u2p_c/vita_tx_chain/dsp_core_tx/cordic/cordic_stage0/xo_mux00013 is driving XOR and other loads hence can not be packed with the XOR/Carry. This would result in an extra LUT for a feedthrough.
Found area constraint ratio of 100 (+ 5) on block u2plus, actual ratio is 73.
Forward register balancing over carry chain u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/add_outer/add2_n_rnd/Madd_sum_int_cy<0>
Forward register balancing over carry chain u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/add_inner/add2_n_rnd/Madd_sum_int_cy<0>
Forward register balancing over carry chain u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/add_outer/add2_n_rnd/Madd_sum_int_cy<0>
Forward register balancing over carry chain u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/add_inner/add2_n_rnd/Madd_sum_int_cy<0>
Forward register balancing over carry chain u2p_c/vita_tx_chain/vita_tx_deframer/Madd_next_seqnum_cy<0>
Forward register balancing over carry chain u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/crc_check/match_wg_cy<0>
Forward register balancing over carry chain u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/Mcompar_pkt_long_enough_cy<0>
Forward register balancing over carry chain u2p_c/serdes/serdes_rx/state_cmp_eq0001_wg_cy<0>
Forward register balancing over carry chain u2p_c/packet_router/udp_prot_eng_tx/Madd_ip_length_cy<2>
Forward register balancing over carry chain u2p_c/packet_router/udp_prot_eng_tx/Madd_udp_length_cy<3>
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gcx.clkx/rd_pntr_gc_3> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gcx.clkx/rd_pntr_gc_2_BRB0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gcx.clkx/wr_pntr_gc_10> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gcx.clkx/wr_pntr_gc_9_BRB0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gcx.clkx/rd_pntr_gc_10> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gcx.clkx/rd_pntr_gc_9_BRB0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gcx.clkx/rd_pntr_gc_8> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gcx.clkx/rd_pntr_gc_7_BRB0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gcx.clkx/wr_pntr_gc_8> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gcx.clkx/wr_pntr_gc_7_BRB0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gcx.clkx/rd_pntr_gc_8> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gcx.clkx/rd_pntr_gc_7_BRB0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gcx.clkx/wr_pntr_gc_8> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gcx.clkx/wr_pntr_gc_7_BRB0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gcx.clkx/rd_pntr_gc_8> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gcx.clkx/rd_pntr_gc_7_BRB0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gcx.clkx/wr_pntr_gc_8> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gcx.clkx/wr_pntr_gc_7_BRB0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gcx.clkx/rd_pntr_gc_3> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gcx.clkx/rd_pntr_gc_2_BRB0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gcx.clkx/wr_pntr_gc_10> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gcx.clkx/wr_pntr_gc_9_BRB0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gcx.clkx/rd_pntr_gc_10> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gcx.clkx/rd_pntr_gc_9_BRB0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gcx.clkx/rd_pntr_gc_8> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gcx.clkx/rd_pntr_gc_7_BRB0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gcx.clkx/wr_pntr_gc_8> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gcx.clkx/wr_pntr_gc_7_BRB0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gcx.clkx/rd_pntr_gc_8> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gcx.clkx/rd_pntr_gc_7_BRB0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gcx.clkx/wr_pntr_gc_8> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gcx.clkx/wr_pntr_gc_7_BRB0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gcx.clkx/wr_pntr_gc_8> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gcx.clkx/wr_pntr_gc_7_BRB0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gcx.clkx/rd_pntr_gc_8> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gcx.clkx/rd_pntr_gc_7_BRB0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> 
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_10> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_11> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_10> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_11> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_35> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_35> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_34> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_32> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_10> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_11> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_10> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_11> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_35> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_35> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_34> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_32> of sequential type is unconnected in block <BU2>.

Pipelining and Register Balancing Report ...

Processing Unit <u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2> :
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_0 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_0_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_0_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_1 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_1_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_1_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_2 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_2_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_2_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_3 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_3_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_3_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_4 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_4_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_4_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_5 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_5_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_5_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_6 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_6_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_6_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_7 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_7_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_7_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_8 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_8_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_8_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_9 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_9_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_9_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_0 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_0_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_0_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_1 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_1_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_1_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_2 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_2_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_2_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_3 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_3_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_3_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_4 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_4_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_4_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_5 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_5_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_5_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_6 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_6_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_6_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_7 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_7_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_7_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_8 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_8_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_8_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_9 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_9_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_9_BRB1.
Unit <u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2> processed.

Processing Unit <u2p_c/settings_bus_crossclock/settings_fifo/BU2> :
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_0 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_0_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_0_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_1 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_1_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_1_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_2 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_2_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_2_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2_BRB1.
Unit <u2p_c/settings_bus_crossclock/settings_fifo/BU2> processed.

Processing Unit <u2plus> :
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/add2_and_clip_reg/sum_0 u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/add2_and_clip_reg/sum_10 u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/add2_and_clip_reg/sum_11 u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/add2_and_clip_reg/sum_12 has(ve) been forward balanced into : u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/round_sum/out_and000021_FRB.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/add2_and_clip_reg/sum_13 u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/add2_and_clip_reg/sum_14 u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/add2_and_clip_reg/sum_15 u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/add2_and_clip_reg/sum_16 has(ve) been forward balanced into : u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/round_sum/out_and00004_FRB.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/add2_and_clip_reg/sum_17 u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/add2_and_clip_reg/sum_18 u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/add2_and_clip_reg/sum_19 u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/add2_and_clip_reg/sum_1 has(ve) been forward balanced into : u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/round_sum/out_and000026_FRB.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/add2_and_clip_reg/sum_2 u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/add2_and_clip_reg/sum_3 u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/add2_and_clip_reg/sum_4 u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/add2_and_clip_reg/sum_5 has(ve) been forward balanced into : u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/round_sum/out_and000031_FRB.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/add2_and_clip_reg/sum_6 u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/add2_and_clip_reg/sum_7 u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/add2_and_clip_reg/sum_8 u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/add2_and_clip_reg/sum_9 has(ve) been forward balanced into : u2p_c/rx_frontend/.rx_dcoffset_i/round_sd/round_sum/out_and00009_FRB.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/add2_and_clip_reg/sum_0 u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/add2_and_clip_reg/sum_10 u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/add2_and_clip_reg/sum_11 u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/add2_and_clip_reg/sum_12 has(ve) been forward balanced into : u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/round_sum/out_and000021_FRB.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/add2_and_clip_reg/sum_13 u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/add2_and_clip_reg/sum_14 u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/add2_and_clip_reg/sum_15 u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/add2_and_clip_reg/sum_16 has(ve) been forward balanced into : u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/round_sum/out_and00004_FRB.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/add2_and_clip_reg/sum_17 u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/add2_and_clip_reg/sum_18 u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/add2_and_clip_reg/sum_19 u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/add2_and_clip_reg/sum_1 has(ve) been forward balanced into : u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/round_sum/out_and000026_FRB.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/add2_and_clip_reg/sum_2 u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/add2_and_clip_reg/sum_3 u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/add2_and_clip_reg/sum_4 u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/add2_and_clip_reg/sum_5 has(ve) been forward balanced into : u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/round_sum/out_and000031_FRB.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/add2_and_clip_reg/sum_6 u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/add2_and_clip_reg/sum_7 u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/add2_and_clip_reg/sum_8 u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/add2_and_clip_reg/sum_9 has(ve) been forward balanced into : u2p_c/rx_frontend/.rx_dcoffset_q/round_sd/round_sum/out_and00009_FRB.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_0 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_0_BRB2.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_1 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_1_BRB2.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_10 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_10_BRB2.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_11 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_11_BRB2.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_12 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_12_BRB2.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_13 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_13_BRB2.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_14 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_14_BRB2.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_15 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_15_BRB2.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_16 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_16_BRB0 u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_16_BRB1 u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_16_BRB2.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_2 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_2_BRB0 .
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_3 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_3_BRB0 .
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_4 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_4_BRB0 .
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_5 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_5_BRB0 .
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_6 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_6_BRB0 .
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_7 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_7_BRB0 .
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_8 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_8_BRB0 .
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_9 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_9_BRB0 u2p_c/rx_frontend/.rx_dcoffset_i/add2_and_clip_reg/sum_9_BRB2.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_0 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_0_BRB2.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_1 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_1_BRB2.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_10 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_10_BRB2.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_11 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_11_BRB2.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_12 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_12_BRB2.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_13 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_13_BRB2.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_14 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_14_BRB2.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_15 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_15_BRB2.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_16 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_16_BRB0 u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_16_BRB1 u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_16_BRB2.
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_2 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_2_BRB0 .
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_3 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_3_BRB0 .
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_4 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_4_BRB0 .
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_5 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_5_BRB0 .
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_6 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_6_BRB0 .
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_7 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_7_BRB0 .
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_8 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_8_BRB0 .
	Register(s) u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_9 has(ve) been backward balanced into : u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_9_BRB0 u2p_c/rx_frontend/.rx_dcoffset_q/add2_and_clip_reg/sum_9_BRB2.
	Register(s) u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/a_3 has(ve) been backward balanced into : u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/a_3_BRB0 u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/a_3_BRB1 u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/a_3_BRB2.
	Register(s) u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_0 has(ve) been backward balanced into : u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_0_BRB0 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_0_BRB2.
	Register(s) u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_1 has(ve) been backward balanced into : u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_1_BRB0 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_1_BRB1 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_1_BRB2.
	Register(s) u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_2 has(ve) been backward balanced into : u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_2_BRB0 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_2_BRB2.
	Register(s) u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_3 has(ve) been backward balanced into : u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_3_BRB0 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_3_BRB2.
	Register(s) u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_4 has(ve) been backward balanced into : u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_4_BRB0 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_4_BRB2.
	Register(s) u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_5 has(ve) been backward balanced into : u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_5_BRB0 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_5_BRB2.
	Register(s) u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_6 has(ve) been backward balanced into : u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_6_BRB0 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_6_BRB2.
	Register(s) u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_7 has(ve) been backward balanced into : u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_7_BRB0 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_7_BRB1 u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_tx/GMII_TXD_7_BRB2.
	Register(s) u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/EndBusy_d has(ve) been backward balanced into : u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/EndBusy_d_BRB0.
	Register(s) u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/LatchByte0_d has(ve) been backward balanced into : u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/LatchByte0_d_BRB0 u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/LatchByte0_d_BRB1 u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/LatchByte0_d_BRB2 u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/LatchByte0_d_BRB3.
	Register(s) u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/LatchByte1_d has(ve) been backward balanced into : u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/LatchByte1_d_BRB0 u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/LatchByte1_d_BRB1 .
	Register(s) u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/outctrl/MdoEn_2d has(ve) been backward balanced into : u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/outctrl/MdoEn_2d_BRB0 u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/outctrl/MdoEn_2d_BRB1.
	Register(s) u2p_c/time_64bit/time_receiver/sync_rcvd_pre has(ve) been backward balanced into : u2p_c/time_64bit/time_receiver/sync_rcvd_pre_BRB0 u2p_c/time_64bit/time_receiver/sync_rcvd_pre_BRB1 u2p_c/time_64bit/time_receiver/sync_rcvd_pre_BRB2 u2p_c/time_64bit/time_receiver/sync_rcvd_pre_BRB3.
	Register(s) u2p_c/time_64bit/time_sender/dataout_reg_0 has(ve) been backward balanced into : u2p_c/time_64bit/time_sender/dataout_reg_0_BRB0 u2p_c/time_64bit/time_sender/dataout_reg_0_BRB1 u2p_c/time_64bit/time_sender/dataout_reg_0_BRB2.
	Register(s) u2p_c/time_64bit/time_sender/dataout_reg_1 has(ve) been backward balanced into : u2p_c/time_64bit/time_sender/dataout_reg_1_BRB1 u2p_c/time_64bit/time_sender/dataout_reg_1_BRB2.
	Register(s) u2p_c/time_64bit/time_sender/dataout_reg_2 has(ve) been backward balanced into : u2p_c/time_64bit/time_sender/dataout_reg_2_BRB1 u2p_c/time_64bit/time_sender/dataout_reg_2_BRB2.
	Register(s) u2p_c/time_64bit/time_sender/dataout_reg_3 has(ve) been backward balanced into : u2p_c/time_64bit/time_sender/dataout_reg_3_BRB1 u2p_c/time_64bit/time_sender/dataout_reg_3_BRB2.
	Register(s) u2p_c/time_64bit/time_sender/dataout_reg_4 has(ve) been backward balanced into : u2p_c/time_64bit/time_sender/dataout_reg_4_BRB1 u2p_c/time_64bit/time_sender/dataout_reg_4_BRB2.
	Register(s) u2p_c/time_64bit/time_sender/dataout_reg_5 has(ve) been backward balanced into : u2p_c/time_64bit/time_sender/dataout_reg_5_BRB1 u2p_c/time_64bit/time_sender/dataout_reg_5_BRB2.
	Register(s) u2p_c/time_64bit/time_sender/dataout_reg_6 has(ve) been backward balanced into : u2p_c/time_64bit/time_sender/dataout_reg_6_BRB1 u2p_c/time_64bit/time_sender/dataout_reg_6_BRB2.
	Register(s) u2p_c/time_64bit/time_sender/dataout_reg_7 has(ve) been backward balanced into : u2p_c/time_64bit/time_sender/dataout_reg_7_BRB1 u2p_c/time_64bit/time_sender/dataout_reg_7_BRB2.
	Register(s) u2p_c/time_64bit/time_sender/dataout_reg_8 has(ve) been backward balanced into : u2p_c/time_64bit/time_sender/dataout_reg_8_BRB1 u2p_c/time_64bit/time_sender/dataout_reg_8_BRB2.
	Register(s) u2p_c/time_64bit/time_sender/dataout_reg_9 has(ve) been backward balanced into : u2p_c/time_64bit/time_sender/dataout_reg_9_BRB1.
	Register(s) u2p_c/tx_frontend/dac_a_0 has(ve) been backward balanced into : u2p_c/tx_frontend/dac_a_0_BRB2 u2p_c/tx_frontend/dac_a_0_BRB3.
	Register(s) u2p_c/tx_frontend/dac_a_1 has(ve) been backward balanced into : u2p_c/tx_frontend/dac_a_1_BRB2 u2p_c/tx_frontend/dac_a_1_BRB3.
	Register(s) u2p_c/tx_frontend/dac_a_10 has(ve) been backward balanced into : u2p_c/tx_frontend/dac_a_10_BRB2 u2p_c/tx_frontend/dac_a_10_BRB3.
	Register(s) u2p_c/tx_frontend/dac_a_11 has(ve) been backward balanced into : u2p_c/tx_frontend/dac_a_11_BRB2 u2p_c/tx_frontend/dac_a_11_BRB3.
	Register(s) u2p_c/tx_frontend/dac_a_12 has(ve) been backward balanced into : u2p_c/tx_frontend/dac_a_12_BRB2 u2p_c/tx_frontend/dac_a_12_BRB3.
	Register(s) u2p_c/tx_frontend/dac_a_13 has(ve) been backward balanced into : u2p_c/tx_frontend/dac_a_13_BRB2 u2p_c/tx_frontend/dac_a_13_BRB3.
	Register(s) u2p_c/tx_frontend/dac_a_14 has(ve) been backward balanced into : u2p_c/tx_frontend/dac_a_14_BRB2 u2p_c/tx_frontend/dac_a_14_BRB3.
	Register(s) u2p_c/tx_frontend/dac_a_15 has(ve) been backward balanced into : u2p_c/tx_frontend/dac_a_15_BRB0 u2p_c/tx_frontend/dac_a_15_BRB1 u2p_c/tx_frontend/dac_a_15_BRB2 u2p_c/tx_frontend/dac_a_15_BRB3.
	Register(s) u2p_c/tx_frontend/dac_a_2 has(ve) been backward balanced into : u2p_c/tx_frontend/dac_a_2_BRB2 u2p_c/tx_frontend/dac_a_2_BRB3.
	Register(s) u2p_c/tx_frontend/dac_a_3 has(ve) been backward balanced into : u2p_c/tx_frontend/dac_a_3_BRB2 u2p_c/tx_frontend/dac_a_3_BRB3.
	Register(s) u2p_c/tx_frontend/dac_a_4 has(ve) been backward balanced into : u2p_c/tx_frontend/dac_a_4_BRB2 u2p_c/tx_frontend/dac_a_4_BRB3.
	Register(s) u2p_c/tx_frontend/dac_a_5 has(ve) been backward balanced into : u2p_c/tx_frontend/dac_a_5_BRB2 u2p_c/tx_frontend/dac_a_5_BRB3.
	Register(s) u2p_c/tx_frontend/dac_a_6 has(ve) been backward balanced into : u2p_c/tx_frontend/dac_a_6_BRB2 u2p_c/tx_frontend/dac_a_6_BRB3.
	Register(s) u2p_c/tx_frontend/dac_a_7 has(ve) been backward balanced into : u2p_c/tx_frontend/dac_a_7_BRB2 u2p_c/tx_frontend/dac_a_7_BRB3.
	Register(s) u2p_c/tx_frontend/dac_a_8 has(ve) been backward balanced into : u2p_c/tx_frontend/dac_a_8_BRB2 u2p_c/tx_frontend/dac_a_8_BRB3.
	Register(s) u2p_c/tx_frontend/dac_a_9 has(ve) been backward balanced into : u2p_c/tx_frontend/dac_a_9_BRB2 u2p_c/tx_frontend/dac_a_9_BRB3.
	Register(s) u2p_c/tx_frontend/dac_b_15 has(ve) been backward balanced into : u2p_c/tx_frontend/dac_b_15_BRB0 u2p_c/tx_frontend/dac_b_15_BRB1 .
	Register(s) u2p_c/vita_rx_chain0/vita_rx_control/commandfifo/a_3 has(ve) been backward balanced into : u2p_c/vita_rx_chain0/vita_rx_control/commandfifo/a_3_BRB0 u2p_c/vita_rx_chain0/vita_rx_control/commandfifo/a_3_BRB1 u2p_c/vita_rx_chain0/vita_rx_control/commandfifo/a_3_BRB2.
	Register(s) u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/a_3 has(ve) been backward balanced into : u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/a_3_BRB0 u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/a_3_BRB1 u2p_c/vita_rx_chain1/vita_rx_control/commandfifo/a_3_BRB2.
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_0 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_0_BRB0 u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_0_BRB1.
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_1 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_1_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_10 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_10_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_11 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_11_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_12 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_12_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_13 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_13_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_14 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_14_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_15 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_15_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_16 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_16_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_2 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_2_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_3 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_3_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_4 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_4_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_5 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_5_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_6 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_6_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_7 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_7_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_8 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_8_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_9 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_9_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_0 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_0_BRB0 u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_0_BRB1.
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_1 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_1_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_10 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_10_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_11 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_11_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_12 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_12_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_13 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_13_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_14 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_14_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_15 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_15_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_16 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_16_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_2 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_2_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_3 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_3_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_4 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_4_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_5 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_5_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_6 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_6_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_7 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_7_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_8 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_8_BRB0 .
	Register(s) u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_9 has(ve) been backward balanced into : u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_9_BRB0 .
	Register(s) u2p_c/vita_tx_chain/vita_tx_control/error_code_0 has(ve) been backward balanced into : u2p_c/vita_tx_chain/vita_tx_control/error_code_0_BRB0 u2p_c/vita_tx_chain/vita_tx_control/error_code_0_BRB1 u2p_c/vita_tx_chain/vita_tx_control/error_code_0_BRB2.
	Register(s) u2p_c/vita_tx_chain/vita_tx_control/error_code_1 has(ve) been backward balanced into : u2p_c/vita_tx_chain/vita_tx_control/error_code_1_BRB0 u2p_c/vita_tx_chain/vita_tx_control/error_code_1_BRB1 u2p_c/vita_tx_chain/vita_tx_control/error_code_1_BRB2.
	Register(s) u2p_c/vita_tx_chain/vita_tx_control/error_code_16 has(ve) been backward balanced into : u2p_c/vita_tx_chain/vita_tx_control/error_code_16_BRB0 u2p_c/vita_tx_chain/vita_tx_control/error_code_16_BRB2 u2p_c/vita_tx_chain/vita_tx_control/error_code_16_BRB3 u2p_c/vita_tx_chain/vita_tx_control/error_code_16_BRB4 .
	Register(s) u2p_c/vita_tx_chain/vita_tx_control/error_code_17 has(ve) been backward balanced into : u2p_c/vita_tx_chain/vita_tx_control/error_code_17_BRB0 u2p_c/vita_tx_chain/vita_tx_control/error_code_17_BRB2 .
	Register(s) u2p_c/vita_tx_chain/vita_tx_control/error_code_18 has(ve) been backward balanced into : u2p_c/vita_tx_chain/vita_tx_control/error_code_18_BRB0 u2p_c/vita_tx_chain/vita_tx_control/error_code_18_BRB2 .
	Register(s) u2p_c/vita_tx_chain/vita_tx_control/error_code_19 has(ve) been backward balanced into : u2p_c/vita_tx_chain/vita_tx_control/error_code_19_BRB0 u2p_c/vita_tx_chain/vita_tx_control/error_code_19_BRB2 .
	Register(s) u2p_c/vita_tx_chain/vita_tx_control/error_code_2 has(ve) been backward balanced into : u2p_c/vita_tx_chain/vita_tx_control/error_code_2_BRB0 u2p_c/vita_tx_chain/vita_tx_control/error_code_2_BRB1 u2p_c/vita_tx_chain/vita_tx_control/error_code_2_BRB2.
	Register(s) u2p_c/vita_tx_chain/vita_tx_control/error_code_20 has(ve) been backward balanced into : u2p_c/vita_tx_chain/vita_tx_control/error_code_20_BRB0 u2p_c/vita_tx_chain/vita_tx_control/error_code_20_BRB2 .
	Register(s) u2p_c/vita_tx_chain/vita_tx_control/error_code_21 has(ve) been backward balanced into : u2p_c/vita_tx_chain/vita_tx_control/error_code_21_BRB0 u2p_c/vita_tx_chain/vita_tx_control/error_code_21_BRB2 .
	Register(s) u2p_c/vita_tx_chain/vita_tx_control/error_code_22 has(ve) been backward balanced into : u2p_c/vita_tx_chain/vita_tx_control/error_code_22_BRB0 u2p_c/vita_tx_chain/vita_tx_control/error_code_22_BRB2 .
	Register(s) u2p_c/vita_tx_chain/vita_tx_control/error_code_23 has(ve) been backward balanced into : u2p_c/vita_tx_chain/vita_tx_control/error_code_23_BRB0 u2p_c/vita_tx_chain/vita_tx_control/error_code_23_BRB2 .
	Register(s) u2p_c/vita_tx_chain/vita_tx_control/error_code_24 has(ve) been backward balanced into : u2p_c/vita_tx_chain/vita_tx_control/error_code_24_BRB0 u2p_c/vita_tx_chain/vita_tx_control/error_code_24_BRB2 .
	Register(s) u2p_c/vita_tx_chain/vita_tx_control/error_code_25 has(ve) been backward balanced into : u2p_c/vita_tx_chain/vita_tx_control/error_code_25_BRB0 u2p_c/vita_tx_chain/vita_tx_control/error_code_25_BRB2 .
	Register(s) u2p_c/vita_tx_chain/vita_tx_control/error_code_26 has(ve) been backward balanced into : u2p_c/vita_tx_chain/vita_tx_control/error_code_26_BRB0 u2p_c/vita_tx_chain/vita_tx_control/error_code_26_BRB2 .
	Register(s) u2p_c/vita_tx_chain/vita_tx_control/error_code_27 has(ve) been backward balanced into : u2p_c/vita_tx_chain/vita_tx_control/error_code_27_BRB0 u2p_c/vita_tx_chain/vita_tx_control/error_code_27_BRB2 .
	Register(s) u2p_c/vita_tx_chain/vita_tx_control/error_code_28 has(ve) been backward balanced into : u2p_c/vita_tx_chain/vita_tx_control/error_code_28_BRB0 u2p_c/vita_tx_chain/vita_tx_control/error_code_28_BRB2 .
	Register(s) u2p_c/vita_tx_chain/vita_tx_control/error_code_29 has(ve) been backward balanced into : u2p_c/vita_tx_chain/vita_tx_control/error_code_29_BRB0 u2p_c/vita_tx_chain/vita_tx_control/error_code_29_BRB2 .
	Register(s) u2p_c/vita_tx_chain/vita_tx_control/error_code_30 has(ve) been backward balanced into : u2p_c/vita_tx_chain/vita_tx_control/error_code_30_BRB0 u2p_c/vita_tx_chain/vita_tx_control/error_code_30_BRB2 .
	Register(s) u2p_c/vita_tx_chain/vita_tx_control/error_code_31 has(ve) been backward balanced into : u2p_c/vita_tx_chain/vita_tx_control/error_code_31_BRB0 u2p_c/vita_tx_chain/vita_tx_control/error_code_31_BRB2 .
	Register(s) u2p_c/vita_tx_chain/vita_tx_control/error_code_4 has(ve) been backward balanced into : u2p_c/vita_tx_chain/vita_tx_control/error_code_4_BRB0 u2p_c/vita_tx_chain/vita_tx_control/error_code_4_BRB1 u2p_c/vita_tx_chain/vita_tx_control/error_code_4_BRB2.
	Register(s) u2p_c/vita_tx_chain/vita_tx_control/error_code_5 has(ve) been backward balanced into : u2p_c/vita_tx_chain/vita_tx_control/error_code_5_BRB0 u2p_c/vita_tx_chain/vita_tx_control/error_code_5_BRB1 u2p_c/vita_tx_chain/vita_tx_control/error_code_5_BRB2.
	Register(s) u2p_c/vita_tx_chain/vita_tx_control/late_del has(ve) been backward balanced into : u2p_c/vita_tx_chain/vita_tx_control/late_del_BRB0.
	Register(s) u2p_c/vita_tx_chain/vita_tx_control/send_error has(ve) been backward balanced into : u2p_c/vita_tx_chain/vita_tx_control/send_error_BRB0 u2p_c/vita_tx_chain/vita_tx_control/send_error_BRB1 u2p_c/vita_tx_chain/vita_tx_control/send_error_BRB2.
Unit <u2plus> processed.

Processing Unit <u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_prog_full_i1/BU2> :
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_0 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_0_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_0_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_1 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_1_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_1_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_2 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_2_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_2_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_3 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_3_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_3_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_4 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_4_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_4_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_5 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_5_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_5_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_6 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_6_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_6_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_7 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_7_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_7_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_0 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_0_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_0_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_1 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_1_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_1_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_2 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_2_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_2_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_3 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_3_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_3_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_4 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_4_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_4_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_5 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_5_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_5_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_6 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_6_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_6_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_7 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_7_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_7_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7_BRB1.
Unit <u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_prog_full_i1/BU2> processed.

Processing Unit <u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2> :
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_0 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_0_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_0_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_1 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_1_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_1_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_2 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_2_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_2_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_3 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_3_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_3_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_4 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_4_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_4_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_5 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_5_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_5_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_6 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_6_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_6_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_7 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_7_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_7_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_0 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_0_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_0_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_1 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_1_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_1_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_2 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_2_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_2_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_3 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_3_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_3_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_4 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_4_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_4_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_5 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_5_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_5_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_6 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_6_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_6_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_7 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_7_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_7_BRB1.
Unit <u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2> processed.

Processing Unit <u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2> :
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_0 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_0_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_0_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_1 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_1_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_1_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_2 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_2_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_2_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_3 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_3_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_3_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_4 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_4_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_4_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_5 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_5_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_5_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_6 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_6_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_6_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/rd_pntr_gc_7 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/rd_pntr_gc_7_BRB0 U0/grf.rf/gcx.clkx/rd_pntr_gc_7_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_0 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_0_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_0_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_1 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_1_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_1_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_2 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_2_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_2_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_3 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_3_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_3_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_4 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_4_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_4_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_5 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_5_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_5_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_6 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_6_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_6_BRB1.
	Register(s) U0/grf.rf/gcx.clkx/wr_pntr_gc_7 has(ve) been backward balanced into : U0/grf.rf/gcx.clkx/wr_pntr_gc_7_BRB0 U0/grf.rf/gcx.clkx/wr_pntr_gc_7_BRB1.
Unit <u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2> processed.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_10> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_11> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_10> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_11> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_35> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_35> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_34> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_32> of sequential type is unconnected in block <BU2>.
Replicating register u2p_c/i2c/byte_controller/bit_controller/sda_oen to handle IOB=TRUE attribute
Replicating register u2p_c/i2c/byte_controller/bit_controller/scl_oen to handle IOB=TRUE attribute
Replicating register u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/clkgen/Mdc to handle IOB=TRUE attribute
Replicating register u2p_c/flash_spi/clgen/clk_out to handle IOB=TRUE attribute
Replicating register u2p_c/ext_fifo_i1/nobl_fifo_i1/nobl_if_i1/RAM_D_poe to handle IOB=TRUE attribute

FlipFlop u2p_c/time_64bit/time_receiver/shiftreg_0 has been replicated 1 time(s)
FlipFlop u2p_c/time_64bit/time_receiver/shiftreg_1 has been replicated 1 time(s)
FlipFlop u2p_c/time_64bit/time_receiver/shiftreg_2 has been replicated 2 time(s)
FlipFlop u2p_c/time_64bit/time_receiver/shiftreg_3 has been replicated 1 time(s)
FlipFlop u2p_c/time_64bit/time_receiver/shiftreg_4 has been replicated 1 time(s)
FlipFlop u2p_c/time_64bit/time_receiver/shiftreg_6 has been replicated 1 time(s)
FlipFlop u2p_c/vita_tx_chain/dsp_core_tx/strobe_cic has been replicated 1 time(s)
FlipFlop u2p_c/wb_rst has been replicated 18 time(s)
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_10> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_11> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_10> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_11> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_35> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_35> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_34> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_32> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_10> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_11> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_10> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_11> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_35> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_35> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_34> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_32> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_10> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_11> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_10> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_11> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_35> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_35> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_34> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_32> of sequential type is unconnected in block <BU2>.

Final Macro Processing ...

Processing Unit <u2plus> :
	Found 2-bit shift register for signal <u2p_c/underrun_1s/out>.
	Found 2-bit shift register for signal <u2p_c/underrun_1s/gotit>.
	Found 2-bit shift register for signal <u2p_c/overrun_1s/out>.
	Found 2-bit shift register for signal <u2p_c/overrun_1s/gotit>.
	Found 2-bit shift register for signal <u2p_c/pps_1s/out>.
	Found 2-bit shift register for signal <u2p_c/pps_1s/gotit>.
	Found 4-bit shift register for signal <u2p_c/zpu_top0/zpu_system0/my_zpu_core/state_FSM_FFd2>.
	Found 2-bit shift register for signal <u2p_c/zpu_top0/zpu_system0/my_zpu_core/Mmult_tMultResult_mult00005_0>.
	Found 2-bit shift register for signal <u2p_c/zpu_top0/zpu_system0/my_zpu_core/Mmult_tMultResult_mult00005_1>.
	Found 2-bit shift register for signal <u2p_c/zpu_top0/zpu_system0/my_zpu_core/Mmult_tMultResult_mult00005_2>.
	Found 2-bit shift register for signal <u2p_c/zpu_top0/zpu_system0/my_zpu_core/Mmult_tMultResult_mult00005_3>.
	Found 2-bit shift register for signal <u2p_c/zpu_top0/zpu_system0/my_zpu_core/Mmult_tMultResult_mult00005_4>.
	Found 2-bit shift register for signal <u2p_c/zpu_top0/zpu_system0/my_zpu_core/Mmult_tMultResult_mult00005_5>.
	Found 2-bit shift register for signal <u2p_c/zpu_top0/zpu_system0/my_zpu_core/Mmult_tMultResult_mult00005_6>.
	Found 2-bit shift register for signal <u2p_c/zpu_top0/zpu_system0/my_zpu_core/Mmult_tMultResult_mult00005_7>.
	Found 2-bit shift register for signal <u2p_c/zpu_top0/zpu_system0/my_zpu_core/Mmult_tMultResult_mult00005_8>.
	Found 2-bit shift register for signal <u2p_c/zpu_top0/zpu_system0/my_zpu_core/Mmult_tMultResult_mult00005_9>.
	Found 2-bit shift register for signal <u2p_c/zpu_top0/zpu_system0/my_zpu_core/Mmult_tMultResult_mult00005_10>.
	Found 2-bit shift register for signal <u2p_c/zpu_top0/zpu_system0/my_zpu_core/Mmult_tMultResult_mult00005_11>.
	Found 2-bit shift register for signal <u2p_c/zpu_top0/zpu_system0/my_zpu_core/Mmult_tMultResult_mult00005_12>.
	Found 2-bit shift register for signal <u2p_c/zpu_top0/zpu_system0/my_zpu_core/Mmult_tMultResult_mult00005_13>.
	Found 2-bit shift register for signal <u2p_c/zpu_top0/zpu_system0/my_zpu_core/Mmult_tMultResult_mult00005_14>.
	Found 2-bit shift register for signal <u2p_c/zpu_top0/zpu_system0/my_zpu_core/Mmult_tMultResult_mult00005_15>.
	Found 2-bit shift register for signal <u2p_c/zpu_top0/zpu_system0/my_zpu_core/Mmult_tMultResult_mult00005_16>.
	Found 3-bit shift register for signal <u2p_c/time_64bit/time_receiver/shiftreg_9>.
	Found 2-bit shift register for signal <u2p_c/serdes/serdes_rx/rst_1s/out>.
	Found 2-bit shift register for signal <u2p_c/serdes/serdes_rx/rst_1s/gotit>.
	Found 2-bit shift register for signal <u2p_c/serdes/serdes_rx/xon_1s/out>.
	Found 2-bit shift register for signal <u2p_c/serdes/serdes_rx/xon_1s/gotit>.
	Found 2-bit shift register for signal <u2p_c/serdes/serdes_rx/xoff_1s/out>.
	Found 2-bit shift register for signal <u2p_c/serdes/serdes_rx/xoff_1s/gotit>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/phase_d3_2>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/phase_d3_1>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/phase_d3_0>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_i/phase_d3_2>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_i/phase_d3_1>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_i/phase_d3_0>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_17>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_16>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_15>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_14>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_13>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_12>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_11>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_10>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_9>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_8>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_7>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_6>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_5>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_4>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_3>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_2>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_1>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_0>.
	Found 3-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/stbin_d_6>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_q/stbin_d_1>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_17>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_16>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_15>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_14>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_13>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_12>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_11>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_10>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_9>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_8>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_7>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_6>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_5>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_4>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_3>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_2>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_1>.
	Found 2-bit shift register for signal <u2p_c/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_0>.
	Found 4-bit shift register for signal <u2p_c/dsp_core_rx0/hb_i/stb_out_pre_3>.
	Found 4-bit shift register for signal <u2p_c/dsp_core_rx0/hb_q/stb_out_pre_3>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/stb_rnd_d1>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d2_0>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d2_1>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d2_2>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d2_3>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d2_4>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d2_5>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d2_6>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d2_7>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d2_8>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d2_9>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d2_10>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d2_11>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d2_12>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d2_13>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d2_14>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d2_15>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d2_16>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d6_0>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d6_1>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d6_2>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d6_3>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d6_4>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d6_5>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d6_6>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d6_7>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d6_8>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d6_9>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d6_10>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d6_11>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d6_12>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d6_13>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d6_14>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d6_15>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_i/d6_16>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d2_0>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d2_1>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d2_2>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d2_3>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d2_4>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d2_5>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d2_6>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d2_7>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d2_8>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d2_9>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d2_10>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d2_11>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d2_12>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d2_13>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d2_14>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d2_15>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d2_16>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d6_0>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d6_1>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d6_2>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d6_3>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d6_4>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d6_5>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d6_6>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d6_7>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d6_8>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d6_9>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d6_10>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d6_11>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d6_12>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d6_13>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d6_14>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d6_15>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx0/small_hb_q/d6_16>.
	Found 4-bit shift register for signal <u2p_c/dsp_core_rx1/hb_i/stb_out_pre_3>.
	Found 4-bit shift register for signal <u2p_c/dsp_core_rx1/hb_q/stb_out_pre_3>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/stb_rnd_d1>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d2_0>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d2_1>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d2_2>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d2_3>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d2_4>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d2_5>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d2_6>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d2_7>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d2_8>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d2_9>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d2_10>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d2_11>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d2_12>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d2_13>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d2_14>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d2_15>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d2_16>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d6_0>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d6_1>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d6_2>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d6_3>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d6_4>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d6_5>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d6_6>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d6_7>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d6_8>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d6_9>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d6_10>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d6_11>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d6_12>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d6_13>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d6_14>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d6_15>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_i/d6_16>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d2_0>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d2_1>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d2_2>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d2_3>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d2_4>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d2_5>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d2_6>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d2_7>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d2_8>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d2_9>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d2_10>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d2_11>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d2_12>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d2_13>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d2_14>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d2_15>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d2_16>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d6_0>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d6_1>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d6_2>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d6_3>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d6_4>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d6_5>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d6_6>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d6_7>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d6_8>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d6_9>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d6_10>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d6_11>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d6_12>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d6_13>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d6_14>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d6_15>.
	Found 2-bit shift register for signal <u2p_c/dsp_core_rx1/small_hb_q/d6_16>.
Unit <u2plus> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 18289
 Flip-Flops                                            : 18289
# Shift Registers                                      : 217
 2-bit shift register                                  : 210
 3-bit shift register                                  : 2
 4-bit shift register                                  : 5

=========================================================================
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_10> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_11> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_10> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_11> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_35> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_35> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_34> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_32> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_10> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_11> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_10> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_11> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwdc1.wdcext/wr_data_count_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_1> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_2> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_3> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_4> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_5> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_6> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_7> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_8> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_9> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_35> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_full_i> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_35> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_34> of sequential type is unconnected in block <BU2>.
WARNING:Xst:2677 - Node <U0/grf.rf/mem/dout_i_32> of sequential type is unconnected in block <BU2>.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : u2plus.ngr
Top Level Output File Name         : u2plus
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 338

Cell Usage :
# BELS                             : 52057
#      GND                         : 7
#      INV                         : 750
#      LUT1                        : 1260
#      LUT2                        : 6652
#      LUT2_D                      : 48
#      LUT2_L                      : 20
#      LUT3                        : 8199
#      LUT3_D                      : 49
#      LUT3_L                      : 36
#      LUT4                        : 9591
#      LUT4_D                      : 126
#      LUT4_L                      : 315
#      MULT_AND                    : 214
#      MUXCY                       : 12476
#      MUXF5                       : 1430
#      MUXF6                       : 176
#      MUXF7                       : 34
#      MUXF8                       : 16
#      VCC                         : 6
#      XORCY                       : 10652
# FlipFlops/Latches                : 19726
#      FD                          : 1877
#      FD_1                        : 17
#      FDC                         : 652
#      FDCE                        : 701
#      FDCP                        : 32
#      FDE                         : 2429
#      FDP                         : 91
#      FDPE                        : 93
#      FDR                         : 5659
#      FDR_1                       : 16
#      FDRE                        : 7460
#      FDRS                        : 167
#      FDRSE                       : 33
#      FDS                         : 201
#      FDSE                        : 296
#      OFDDRRSE                    : 2
# RAMS                             : 287
#      RAM16X1D                    : 256
#      RAMB16BWER                  : 31
# Shift Registers                  : 3325
#      SRL16                       : 28
#      SRL16E                      : 3297
# Clock Buffers                    : 6
#      BUFG                        : 4
#      BUFGP                       : 2
# IO Buffers                       : 321
#      IBUF                        : 71
#      IBUFDS                      : 1
#      IBUFG                       : 1
#      IBUFGDS                     : 1
#      IOBUF                       : 71
#      OBUF                        : 174
#      OBUFDS                      : 2
# DCMs                             : 1
#      DCM                         : 1
# DSPs                             : 27
#      DSP48A                      : 27
# Others                           : 1
#      ICAP_SPARTAN3A              : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3sd3400afg676-5 

 Number of Slices:                    17290  out of  23872    72%  
 Number of Slice Flip Flops:          19366  out of  47744    40%  
 Number of 4 input LUTs:              30883  out of  47744    64%  
    Number used as logic:             27046
    Number used as Shift registers:    3325
    Number used as RAMs:                512
 Number of IOs:                         338
 Number of bonded IOBs:                 329  out of    469    70%  
    IOB Flip Flops:                     360
 Number of BRAMs:                        31  out of    126    24%  
 Number of GCLKs:                         6  out of     24    25%  
 Number of DCMs:                          1  out of      8    12%  
 Number of DSP48s:                       27  out of    126    21%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ser_rx_clk                         | BUFGP                  | 272   |
CLK_FPGA_P                         | DCM_INST:CLK0          | 19227 |
CLK_TO_MAC                         | IBUFG+BUFG             | 387   |
CLK_FPGA_P                         | DCM_INST:CLK270        | 2     |
GMII_RX_CLK                        | BUFGP                  | 428   |
CLK_FPGA_P                         | DCM_INST:CLKDV         | 3059  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                              | Buffer(FF name)                                                                                                              | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------+
u2p_c/wb_rst_2(u2p_c/wb_rst_2:Q)                                                                                                                                                                                            | NONE(u2p_c/simple_gemac_wrapper/simple_gemac_wb/eth_miim/clkgen/Counter_0)                                                   | 202   |
RAM_BWn_0_OBUF(XST_GND:G)                                                                                                                                                                                                   | NONE(u2p_c/i2c/al)                                                                                                           | 118   |
u2p_c/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0(u2p_c/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0:Q)                                                              | NONE(u2p_c/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/mem/dout_i_0)                                                 | 80    |
u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1/BU2/U0/grf.rf/rstblk/rd_rst_reg<0>(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1/BU2/U0/grf.rf/rstblk/rd_rst_reg_0:Q)                                                 | NONE(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1/BU2/U0/grf.rf/mem/dout_i_0)                                           | 72    |
u2p_c/wb_rst_1(u2p_c/wb_rst_1:Q)                                                                                                                                                                                            | NONE(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1/BU2/U0/grf.rf/rstblk/RST_FULL_GEN)                                    | 61    |
u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_reg_1(u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)  | NONE(u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0_BRB0)     | 54    |
u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2/U0/grf.rf/rstblk/wr_rst_reg_0(u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)  | NONE(u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)         | 54    |
u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_prog_full_i1/BU2/U0/grf.rf/rstblk/rd_rst_reg_1(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_prog_full_i1/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                              | NONE(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_prog_full_i1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0_BRB0)                   | 52    |
u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_prog_full_i1/BU2/U0/grf.rf/rstblk/wr_rst_reg_0(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_prog_full_i1/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                              | NONE(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_prog_full_i1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)                       | 52    |
u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2/U0/grf.rf/rstblk/wr_rst_reg_1(u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)  | NONE(u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i) | 47    |
u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_reg_1(u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)    | NONE(u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0_BRB0)      | 44    |
u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/wr_rst_reg_0(u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)    | NONE(u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)          | 44    |
u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_reg_1(u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)| NONE(u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0_BRB0)    | 44    |
u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/wr_rst_reg_0(u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)| NONE(u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)        | 44    |
u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_prog_full_i1/BU2/U0/grf.rf/rstblk/wr_rst_reg_1(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_prog_full_i1/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                              | NONE(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_prog_full_i1/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3)         | 43    |
u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_reg_2(u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)  | NONE(u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2/U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0) | 40    |
u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/wr_rst_reg_1(u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)    | NONE(u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i)  | 39    |
u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/wr_rst_reg_1(u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i)| 39    |
u2p_c/wb_rst(u2p_c/wb_rst:Q)                                                                                                                                                                                                | NONE(u2p_c/nsgpio/ddr_0)                                                                                                     | 37    |
u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_reg_0(u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_reg_0:Q)    | NONE(u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/mem/dout_i_0)                    | 36    |
u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_reg_0(u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_reg_0:Q)  | NONE(u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2/U0/grf.rf/mem/dout_i_0)                   | 36    |
u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_reg_0(u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_reg_0:Q)| NONE(u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/mem/dout_i_0)                  | 36    |
u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_reg_2(u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)    | NONE(u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0)  | 34    |
u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_reg_2(u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0)| 34    |
u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_prog_full_i1/BU2/U0/grf.rf/rstblk/rd_rst_reg_2(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_prog_full_i1/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                              | NONE(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_prog_full_i1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0)           | 23    |
u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                 | NONE(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4)                   | 22    |
u2p_c/simple_gemac_wrapper/reset_sync_tx/reset_out(u2p_c/simple_gemac_wrapper/reset_sync_tx/reset_out:Q)                                                                                                                    | NONE(u2p_c/simple_gemac_wrapper/simple_gemac/flow_ctrl_tx/pause_quanta_counter_0)                                            | 22    |
u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                                                 | NONE(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0)                                  | 20    |
u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                                                 | NONE(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)                                 | 20    |
u2p_c/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1(u2p_c/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                                                              | NONE(u2p_c/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0_BRB0)                                   | 19    |
u2p_c/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0(u2p_c/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                                                              | NONE(u2p_c/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)                                       | 19    |
u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                 | NONE(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0)                     | 15    |
u2p_c/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1(u2p_c/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                              | NONE(u2p_c/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i)                               | 14    |
u2p_c/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2(u2p_c/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                              | NONE(u2p_c/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)                    | 13    |
u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2/dbiterr(u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2/XST_GND:G)                                              | NONE(u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2/U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0) | 12    |
u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/dbiterr(u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/XST_GND:G)                                                | NONE(u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0)  | 10    |
u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/dbiterr(u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/XST_GND:G)                                            | NONE(u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/gl0.rd/gr1.grdc2.rdc/rd_dc_i_0)| 10    |
u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1/BU2/U0/grf.rf/rstblk/rst_d2(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1/BU2/U0/grf.rf/rstblk/rst_d2:Q)                                                              | NONE(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i)                       | 4     |
u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_prog_full_i1/BU2/U0/grf.rf/rstblk/rst_d2(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_prog_full_i1/BU2/U0/grf.rf/rstblk/rst_d2:Q)                                          | NONE(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_prog_full_i1/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i)             | 4     |
u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1/BU2/U0/grf.rf/rstblk/rd_rst_comb(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                   | NONE(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1/BU2/U0/grf.rf/rstblk/rd_rst_reg_0)                                    | 3     |
u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_prog_full_i1/BU2/U0/grf.rf/rstblk/rd_rst_comb(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_prog_full_i1/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                               | NONE(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_prog_full_i1/BU2/U0/grf.rf/rstblk/rd_rst_reg_0)                          | 3     |
u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_comb(u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)     | NONE(u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_reg_0)             | 3     |
u2p_c/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/rstblk/rd_rst_comb(u2p_c/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                               | NONE(u2p_c/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0)                                          | 3     |
u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_comb(u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)   | NONE(u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_reg_0)            | 3     |
u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_comb(u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O) | NONE(u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/rd_rst_reg_0)           | 3     |
u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1/BU2/U0/grf.rf/rstblk/wr_rst_comb(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                   | NONE(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1/BU2/U0/grf.rf/rstblk/wr_rst_reg_0)                                    | 2     |
u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_prog_full_i1/BU2/U0/grf.rf/rstblk/wr_rst_comb(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_prog_full_i1/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                               | NONE(u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_prog_full_i1/BU2/U0/grf.rf/rstblk/wr_rst_reg_0)                          | 2     |
u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/wr_rst_comb(u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)     | NONE(u2p_c/serdes/serdes_rx/serdes_rx_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/wr_rst_reg_0)             | 2     |
u2p_c/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/rstblk/wr_rst_comb(u2p_c/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                               | NONE(u2p_c/settings_bus_crossclock/settings_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0)                                          | 2     |
u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2/U0/grf.rf/rstblk/wr_rst_comb(u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)   | NONE(u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/.fifo_xlnx_2Kx36_2clk/BU2/U0/grf.rf/rstblk/wr_rst_reg_0)            | 2     |
u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/wr_rst_comb(u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O) | NONE(u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/.fifo_xlnx_512x36_2clk/BU2/U0/grf.rf/rstblk/wr_rst_reg_0)           | 2     |
u2p_c/sysctrl/POR(u2p_c/sysctrl/POR:Q)                                                                                                                                                                                      | NONE(u2p_c/sysctrl/ram_loader_rst_o)                                                                                         | 2     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.364ns (Maximum Frequency: 96.488MHz)
   Minimum input arrival time before clock: 7.726ns
   Maximum output required time after clock: 7.012ns
   Maximum combinational path delay: 6.612ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_FPGA_P'
  Clock period: 10.364ns (frequency: 96.488MHz)
  Total number of paths / destination ports: 1997606 / 62652
-------------------------------------------------------------------------
Delay:               10.364ns (Levels of Logic = 47)
  Source:            u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/mult1 (UNKNOWN)
  Destination:       u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/sum_21 (FF)
  Source Clock:      CLK_FPGA_P rising
  Destination Clock: CLK_FPGA_P rising

  Data Path: u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/mult1 to u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/sum_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A:CLK->P14       1   3.158   0.465  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/mult1 (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/prod1<14>)
     LUT2:I0->O            1   0.561   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_lut<0> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_lut<0>)
     MUXCY:S->O            1   0.523   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<0> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<1> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<2> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<3> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<4> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<5> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<6> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<7> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<8> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<9> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<10> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<11> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<12> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<13> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<14> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<15> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<16> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<17> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<18> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<19> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<20> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<20>)
     MUXCY:CI->O           0   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<21> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_cy<21>)
     XORCY:CI->O           2   0.654   0.403  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_int_xor<22> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/sum_int<22>)
     LUT3:I2->O            1   0.561   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_lut<0> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_lut<0>)
     MUXCY:S->O            1   0.523   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<0> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<1> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<2> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<3> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<4> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<5> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<6> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<7> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<8> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<9> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<10> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<11> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<12> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<13> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<14> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<15> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<16> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<17> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<18> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<19> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<19>)
     MUXCY:CI->O           0   0.065   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<20> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_cy<20>)
     XORCY:CI->O           1   0.654   0.000  u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/add2_n_rnd/Madd_sum_xor<21> (u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/sum_int<21>)
     FD:D                      0.197          u2p_c/vita_tx_chain/dsp_core_tx/hb_interp_q/add3/sum_21
    ----------------------------------------
    Total                     10.364ns (9.496ns logic, 0.868ns route)
                                       (91.6% logic, 8.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_TO_MAC'
  Clock period: 8.042ns (frequency: 124.352MHz)
  Total number of paths / destination ports: 7160 / 1081
-------------------------------------------------------------------------
Delay:               8.042ns (Levels of Logic = 5)
  Source:            u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[33].srl16e (FF)
  Destination:       u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/a_3_BRB2 (FF)
  Source Clock:      CLK_TO_MAC rising
  Destination Clock: CLK_TO_MAC rising

  Data Path: u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[33].srl16e to u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/a_3_BRB2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         4   3.050   0.501  u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/gen_srl16[33].srl16e (u2p_c/simple_gemac_wrapper/fifo36_to_ll8/f36_data_int<33>)
     LUT4:I3->O            1   0.561   0.359  u2p_c/simple_gemac_wrapper/fifo36_to_ll8/f36_dst_rdy_int_SW1 (N1578)
     LUT4:I3->O            7   0.561   0.604  u2p_c/simple_gemac_wrapper/fifo36_to_ll8/f36_dst_rdy_int (u2p_c/simple_gemac_wrapper/fifo36_to_ll8/f36_dst_rdy_int)
     LUT4_D:I3->O          2   0.561   0.403  u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/Mcount_a_lut<1>1 (u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/Mcount_a_lut<1>)
     LUT3_L:I2->LO         1   0.561   0.123  u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/Mcount_a_xor<3>11 (u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/N2)
     LUT3:I2->O            1   0.561   0.000  u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/Mcount_a_xor<3>121 (u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/N14)
     FDSE:D                    0.197          u2p_c/simple_gemac_wrapper/fifo36_to_ll8/head_fifo/a_3_BRB2
    ----------------------------------------
    Total                      8.042ns (6.052ns logic, 1.990ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GMII_RX_CLK'
  Clock period: 7.181ns (frequency: 139.250MHz)
  Total number of paths / destination ports: 5980 / 1397
-------------------------------------------------------------------------
Delay:               7.181ns (Levels of Logic = 8)
  Source:            u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_5 (FF)
  Destination:       u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_4 (FF)
  Source Clock:      GMII_RX_CLK rising
  Destination Clock: GMII_RX_CLK rising

  Data Path: u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_5 to u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              30   0.495   1.180  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_5 (u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_5)
     LUT4:I0->O            1   0.561   0.000  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_mux0000<3>1131 (u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_mux0000<3>113)
     MUXF5:I0->O           5   0.229   0.540  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_mux0000<3>113_f5 (u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/N24)
     LUT4:I3->O            1   0.561   0.000  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_mux0000<7>121 (u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_mux0000<7>12)
     MUXF5:I1->O           2   0.229   0.382  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_mux0000<7>12_f5 (u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/N111)
     LUT4_L:I3->LO         1   0.561   0.102  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_mux0000<3>195 (u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_mux0000<3>195)
     LUT4:I3->O            1   0.561   0.359  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_mux0000<3>1128 (u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_mux0000<3>1128)
     LUT4_L:I3->LO         1   0.561   0.102  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_mux0000<3>1258_SW0 (N2871)
     LUT4:I3->O            1   0.561   0.000  u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_mux0000<3>1258 (u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_mux0000<3>1)
     FDR:D                     0.197          u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rx_state_4
    ----------------------------------------
    Total                      7.181ns (4.516ns logic, 2.665ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ser_rx_clk'
  Clock period: 8.166ns (frequency: 122.465MHz)
  Total number of paths / destination ports: 4628 / 635
-------------------------------------------------------------------------
Delay:               8.166ns (Levels of Logic = 8)
  Source:            u2p_c/serdes/serdes_rx/odd (FF)
  Destination:       u2p_c/serdes/serdes_rx/state_FSM_FFd4 (FF)
  Source Clock:      ser_rx_clk rising
  Destination Clock: ser_rx_clk rising

  Data Path: u2p_c/serdes/serdes_rx/odd to u2p_c/serdes/serdes_rx/state_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            36   0.495   1.097  u2p_c/serdes/serdes_rx/odd (u2p_c/serdes/serdes_rx/odd)
     LUT3_D:I2->O          5   0.561   0.646  u2p_c/serdes/serdes_rx/chosen_data<4>1 (u2p_c/serdes/serdes_rx/chosen_data<4>)
     LUT4:I0->O            2   0.561   0.488  u2p_c/serdes/serdes_rx/wait_here132 (u2p_c/serdes/serdes_rx/N26)
     LUT3:I0->O            1   0.561   0.423  u2p_c/serdes/serdes_rx/wait_here131 (u2p_c/serdes/serdes_rx/wait_here13)
     LUT3:I1->O            1   0.562   0.000  u2p_c/serdes/serdes_rx/wait_here85_SW0_F (N4977)
     MUXF5:I0->O           1   0.229   0.359  u2p_c/serdes/serdes_rx/wait_here85_SW0 (N2763)
     LUT4:I3->O            6   0.561   0.635  u2p_c/serdes/serdes_rx/wait_here85 (u2p_c/serdes/serdes_rx/wait_here)
     LUT2:I1->O            1   0.562   0.000  u2p_c/serdes/serdes_rx/state_FSM_FFd4-In2 (u2p_c/serdes/serdes_rx/state_FSM_FFd4-In2)
     MUXF5:I0->O           1   0.229   0.000  u2p_c/serdes/serdes_rx/state_FSM_FFd4-In_f5 (u2p_c/serdes/serdes_rx/state_FSM_FFd4-In)
     FDR:D                     0.197          u2p_c/serdes/serdes_rx/state_FSM_FFd4
    ----------------------------------------
    Total                      8.166ns (4.518ns logic, 3.648ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ser_rx_clk'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 1)
  Source:            ser_r<0> (PAD)
  Destination:       ser_r_int_0 (FF)
  Destination Clock: ser_rx_clk rising

  Data Path: ser_r<0> to ser_r_int_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.824   0.357  ser_r_0_IBUF (ser_r_0_IBUF)
     FD:D                      0.197          ser_r_int_0
    ----------------------------------------
    Total                      1.378ns (1.021ns logic, 0.357ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_FPGA_P'
  Total number of paths / destination ports: 1274 / 425
-------------------------------------------------------------------------
Offset:              7.726ns (Levels of Logic = 33)
  Source:            u2p_c/s3a_icap_wb/ICAP_SPARTAN3A_inst:O0 (PAD)
  Destination:       u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_27 (FF)
  Destination Clock: CLK_FPGA_P rising 0.5X

  Data Path: u2p_c/s3a_icap_wb/ICAP_SPARTAN3A_inst:O0 to u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ICAP_SPARTAN3A:O0      1   0.000   0.380  u2p_c/s3a_icap_wb/ICAP_SPARTAN3A_inst (u2p_c/sd_dat_i<0>)
     LUT4:I2->O            1   0.561   0.359  u2p_c/wb_1master/i_dat_s<0>136 (u2p_c/wb_1master/i_dat_s<0>136)
     LUT4:I3->O            6   0.561   0.635  u2p_c/wb_1master/i_dat_s<0>139 (u2p_c/m0_dat_o<0>)
     LUT2:I1->O            1   0.562   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_lut<0> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_lut<0>)
     MUXCY:S->O            1   0.523   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<0> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<1> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<2> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<3> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<4> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<5> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<6> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<7> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<8> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<9> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<10> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<11> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<12> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<13> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<14> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<15> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<16> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<17> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<18> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<19> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<20> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<21> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<22> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<23> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<24> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<25> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<26> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_cy<26>)
     XORCY:CI->O           1   0.654   0.380  u2p_c/zpu_top0/zpu_system0/my_zpu_core/Madd_stackA_add0001_xor<27> (u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_add0001<27>)
     LUT4_L:I2->LO         1   0.561   0.102  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_27_mux0001133_SW1 (N4321)
     LUT4:I3->O            1   0.561   0.000  u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_27_mux0001133 (u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_27_mux0001)
     FDE:D                     0.197          u2p_c/zpu_top0/zpu_system0/my_zpu_core/stackA_27
    ----------------------------------------
    Total                      7.726ns (5.870ns logic, 1.856ns route)
                                       (76.0% logic, 24.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GMII_RX_CLK'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 1)
  Source:            GMII_RXD<7> (PAD)
  Destination:       u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_7 (FF)
  Destination Clock: GMII_RX_CLK rising

  Data Path: GMII_RXD<7> to u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.824   0.357  GMII_RXD_7_IBUF (GMII_RXD_7_IBUF)
     FD:D                      0.197          u2p_c/simple_gemac_wrapper/simple_gemac/simple_gemac_rx/rxd_d1_7
    ----------------------------------------
    Total                      1.378ns (1.021ns logic, 0.357ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_FPGA_P'
  Total number of paths / destination ports: 362 / 203
-------------------------------------------------------------------------
Offset:              7.012ns (Levels of Logic = 2)
  Source:            u2p_c/shared_spi/ctrl_13 (FF)
  Destination:       SEN_RX_ADC (PAD)
  Source Clock:      CLK_FPGA_P rising 0.5X

  Data Path: u2p_c/shared_spi/ctrl_13 to SEN_RX_ADC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            28   0.495   1.180  u2p_c/shared_spi/ctrl_13 (u2p_c/shared_spi/ctrl_13)
     LUT3:I0->O            2   0.561   0.380  u2p_c/shared_spi/ss_pad_o<0>1 (SEN_CLK_OBUF)
     OBUF:I->O                 4.396          SEN_CLK_OBUF (SEN_CLK)
    ----------------------------------------
    Total                      7.012ns (5.452ns logic, 1.560ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_TO_MAC'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              5.248ns (Levels of Logic = 1)
  Source:            GMII_TX_EN (FF)
  Destination:       GMII_TX_EN (PAD)
  Source Clock:      CLK_TO_MAC rising

  Data Path: GMII_TX_EN to GMII_TX_EN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.495   0.357  GMII_TX_EN (GMII_TX_EN_OBUF)
     OBUF:I->O                 4.396          GMII_TX_EN_OBUF (GMII_TX_EN)
    ----------------------------------------
    Total                      5.248ns (4.891ns logic, 0.357ns route)
                                       (93.2% logic, 6.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               6.612ns (Levels of Logic = 3)
  Source:            clk_status (PAD)
  Destination:       leds<3> (PAD)

  Data Path: clk_status to leds<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.824   0.474  clk_status_IBUF (clk_status_IBUF)
     LUT3:I2->O            1   0.561   0.357  AUX_1_not00021 (leds_3_OBUF)
     OBUF:I->O                 4.396          leds_3_OBUF (leds<3>)
    ----------------------------------------
    Total                      6.612ns (5.781ns logic, 0.831ns route)
                                       (87.4% logic, 12.6% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_32x36_2clk_i1.


Total REAL time to Xst completion: 981.00 secs
Total CPU time to Xst completion: 977.99 secs
 
--> 


Total memory usage is 535672 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 3738 (   0 filtered)
Number of infos    :  171 (   0 filtered)

