<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PSD_Lab0.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="PSD_Lab0.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PSD_Lab0.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PSD_Lab0.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PSD_Lab0.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PSD_Lab0.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="PSD_Lab0.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PSD_Lab0.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="PSD_Lab0.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="PSD_Lab0.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="PSD_Lab0.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PSD_Lab0.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="PSD_Lab0.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PSD_Lab0.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PSD_Lab0.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="PSD_Lab0.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="PSD_Lab0.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="PSD_Lab0.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="PSD_Lab0.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="PSD_Lab0.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PSD_Lab0.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PSD_Lab0_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="PSD_Lab0_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PSD_Lab0_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PSD_Lab0_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PSD_Lab0_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="PSD_Lab0_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PSD_Lab0_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PSD_Lab0_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="PSD_Lab0_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="PSD_Lab0_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PSD_Lab0_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PSD_Lab0_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="PSD_Lab0_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PSD_Lab0_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="PSD_Lab0_test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PSD_Lab0_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="PSD_Lab0_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PSD_Lab0_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="psd_lab0.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="psd_lab0.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="psd_lab0.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1474012216" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1474012216">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1474012216" xil_pn:in_ck="7886745119563492177" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1474012216">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PSD_Lab0.v"/>
      <outfile xil_pn:name="PSD_Lab0_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1474012216" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3332165628462270011" xil_pn:start_ts="1474012216">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1474012216" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4507687282052661053" xil_pn:start_ts="1474012216">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1474012216" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8582830472589708935" xil_pn:start_ts="1474012216">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1474012217" xil_pn:in_ck="7886745119563492177" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1474012216">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PSD_Lab0.v"/>
      <outfile xil_pn:name="PSD_Lab0_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1474012228" xil_pn:in_ck="7886745119563492177" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4414839131906933911" xil_pn:start_ts="1474012217">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1474012202" xil_pn:in_ck="-7942659507508352973" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7362330654028720762" xil_pn:start_ts="1474012201">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="PSD_Lab0_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1474014312" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1474014312">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1474014312" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1799538619529741278" xil_pn:start_ts="1474014312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1474014312" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8582830472589708935" xil_pn:start_ts="1474014312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1474014312" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1474014312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1474014312" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3856336497159564444" xil_pn:start_ts="1474014312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1474014312" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1474014312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1474014312" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7920695486043018351" xil_pn:start_ts="1474014312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1474014328" xil_pn:in_ck="3832674503949673" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3527479836591655278" xil_pn:start_ts="1474014312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PSD_Lab0.lso"/>
      <outfile xil_pn:name="PSD_Lab0.ngc"/>
      <outfile xil_pn:name="PSD_Lab0.ngr"/>
      <outfile xil_pn:name="PSD_Lab0.prj"/>
      <outfile xil_pn:name="PSD_Lab0.stx"/>
      <outfile xil_pn:name="PSD_Lab0.syr"/>
      <outfile xil_pn:name="PSD_Lab0.xst"/>
      <outfile xil_pn:name="PSD_Lab0_test_stx_beh.prj"/>
      <outfile xil_pn:name="PSD_Lab0_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1474014328" xil_pn:in_ck="4173782534801196177" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784892660214287175" xil_pn:start_ts="1474014328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1474014343" xil_pn:in_ck="-834975300541074340" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6588765485949908598" xil_pn:start_ts="1474014328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PSD_Lab0.bld"/>
      <outfile xil_pn:name="PSD_Lab0.ngd"/>
      <outfile xil_pn:name="PSD_Lab0_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1474014358" xil_pn:in_ck="832914214411910621" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1474014343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PSD_Lab0.pcf"/>
      <outfile xil_pn:name="PSD_Lab0_map.map"/>
      <outfile xil_pn:name="PSD_Lab0_map.mrp"/>
      <outfile xil_pn:name="PSD_Lab0_map.ncd"/>
      <outfile xil_pn:name="PSD_Lab0_map.ngm"/>
      <outfile xil_pn:name="PSD_Lab0_map.xrpt"/>
      <outfile xil_pn:name="PSD_Lab0_summary.xml"/>
      <outfile xil_pn:name="PSD_Lab0_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1474014384" xil_pn:in_ck="5702536852177453814" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1474014358">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PSD_Lab0.ncd"/>
      <outfile xil_pn:name="PSD_Lab0.pad"/>
      <outfile xil_pn:name="PSD_Lab0.par"/>
      <outfile xil_pn:name="PSD_Lab0.ptwx"/>
      <outfile xil_pn:name="PSD_Lab0.unroutes"/>
      <outfile xil_pn:name="PSD_Lab0.xpi"/>
      <outfile xil_pn:name="PSD_Lab0_pad.csv"/>
      <outfile xil_pn:name="PSD_Lab0_pad.txt"/>
      <outfile xil_pn:name="PSD_Lab0_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1474014409" xil_pn:in_ck="4173782534801188552" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="5775731546441462550" xil_pn:start_ts="1474014384">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PSD_Lab0.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="psd_lab0.bgn"/>
      <outfile xil_pn:name="psd_lab0.bit"/>
      <outfile xil_pn:name="psd_lab0.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1474014384" xil_pn:in_ck="2032427125132515161" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1474014378">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PSD_Lab0.twr"/>
      <outfile xil_pn:name="PSD_Lab0.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
