Analysis & Synthesis report for ADC_tutorial
Sat Nov 30 19:18:05 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |main|subsistema_1:inst4|fstate
 11. State Machine - |main|Detector_Cambio_Casilla:inst8|fstate
 12. State Machine - |main|subsistema_3:inst23|fstate
 13. State Machine - |main|Sistema_De_Orientacion:inst21|fstate
 14. State Machine - |main|control_general:inst77|state
 15. State Machine - |main|giro_nuevo:inst5|fstate
 16. State Machine - |main|adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Parameter Settings for User Entity Instance: adc:inst1|adc_adc_mega_0:adc_mega_0
 22. Parameter Settings for User Entity Instance: adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL
 23. Parameter Settings for User Entity Instance: pllauto:inst|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: clockgeneral:inst17|altpll:altpll_component
 25. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 26. altpll Parameter Settings by Entity Instance
 27. SignalTap II Logic Analyzer Settings
 28. Elapsed Time Per Partition
 29. Connections to In-System Debugging Instance "auto_signaltap_0"
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 30 19:18:05 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ADC_tutorial                                    ;
; Top-level Entity Name              ; main                                            ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,002                                           ;
;     Total combinational functions  ; 1,625                                           ;
;     Dedicated logic registers      ; 2,157                                           ;
; Total registers                    ; 2157                                            ;
; Total pins                         ; 139                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 16,512                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; main               ; ADC_tutorial       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+--------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                   ; Library ;
+--------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+---------+
; control_general.vhd                              ; yes             ; User VHDL File                     ; C:/Users/LSC/Desktop/MainV1.2/control_general.vhd                              ;         ;
; cte1.vhd                                         ; yes             ; User VHDL File                     ; C:/Users/LSC/Desktop/MainV1.2/cte1.vhd                                         ;         ;
; giro_nuevo.vhd                                   ; yes             ; User VHDL File                     ; C:/Users/LSC/Desktop/MainV1.2/giro_nuevo.vhd                                   ;         ;
; sumador_4bits.vhd                                ; yes             ; User VHDL File                     ; C:/Users/LSC/Desktop/MainV1.2/sumador_4bits.vhd                                ;         ;
; Sistema_De_Orientacion.vhd                       ; yes             ; User VHDL File                     ; C:/Users/LSC/Desktop/MainV1.2/Sistema_De_Orientacion.vhd                       ;         ;
; Detector_Cambio_Casilla.vhd                      ; yes             ; User VHDL File                     ; C:/Users/LSC/Desktop/MainV1.2/Detector_Cambio_Casilla.vhd                      ;         ;
; subsistema_3.vhd                                 ; yes             ; User VHDL File                     ; C:/Users/LSC/Desktop/MainV1.2/subsistema_3.vhd                                 ;         ;
; subsistema_1.vhd                                 ; yes             ; User VHDL File                     ; C:/Users/LSC/Desktop/MainV1.2/subsistema_1.vhd                                 ;         ;
; Comparador.vhd                                   ; yes             ; User VHDL File                     ; C:/Users/LSC/Desktop/MainV1.2/Comparador.vhd                                   ;         ;
; Bloque_ADC_Controller/altera_up_avalon_adv_adc.v ; yes             ; User Verilog HDL File              ; C:/Users/LSC/Desktop/MainV1.2/Bloque_ADC_Controller/altera_up_avalon_adv_adc.v ;         ;
; Bloque_ADC_Controller/adc_adc_mega_0.v           ; yes             ; User Verilog HDL File              ; C:/Users/LSC/Desktop/MainV1.2/Bloque_ADC_Controller/adc_adc_mega_0.v           ;         ;
; Bloque_ADC_Controller/adc.vhd                    ; yes             ; User VHDL File                     ; C:/Users/LSC/Desktop/MainV1.2/Bloque_ADC_Controller/adc.vhd                    ;         ;
; pllauto.vhd                                      ; yes             ; User Wizard-Generated File         ; C:/Users/LSC/Desktop/MainV1.2/pllauto.vhd                                      ;         ;
; clockgeneral.vhd                                 ; yes             ; User Wizard-Generated File         ; C:/Users/LSC/Desktop/MainV1.2/clockgeneral.vhd                                 ;         ;
; contador_7600.vhd                                ; yes             ; User VHDL File                     ; C:/Users/LSC/Desktop/MainV1.2/contador_7600.vhd                                ;         ;
; contador_10.vhd                                  ; yes             ; User VHDL File                     ; C:/Users/LSC/Desktop/MainV1.2/contador_10.vhd                                  ;         ;
; contador_6bits.vhd                               ; yes             ; User VHDL File                     ; C:/Users/LSC/Desktop/MainV1.2/contador_6bits.vhd                               ;         ;
; mux_2x1_4bit.vhd                                 ; yes             ; User VHDL File                     ; C:/Users/LSC/Desktop/MainV1.2/mux_2x1_4bit.vhd                                 ;         ;
; Comparador_Celda.vhd                             ; yes             ; User VHDL File                     ; C:/Users/LSC/Desktop/MainV1.2/Comparador_Celda.vhd                             ;         ;
; FFD_4bits.vhd                                    ; yes             ; User VHDL File                     ; C:/Users/LSC/Desktop/MainV1.2/FFD_4bits.vhd                                    ;         ;
; pared.vhd                                        ; yes             ; User VHDL File                     ; C:/Users/LSC/Desktop/MainV1.2/pared.vhd                                        ;         ;
; generate_constant.vhd                            ; yes             ; User VHDL File                     ; C:/Users/LSC/Desktop/MainV1.2/generate_constant.vhd                            ;         ;
; cte_cero.vhd                                     ; yes             ; User VHDL File                     ; C:/Users/LSC/Desktop/MainV1.2/cte_cero.vhd                                     ;         ;
; paredes.vhd                                      ; yes             ; User VHDL File                     ; C:/Users/LSC/Desktop/MainV1.2/paredes.vhd                                      ;         ;
; mux_16x1_2bit.vhd                                ; yes             ; User VHDL File                     ; C:/Users/LSC/Desktop/MainV1.2/mux_16x1_2bit.vhd                                ;         ;
; main.bdf                                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/LSC/Desktop/MainV1.2/main.bdf                                         ;         ;
; comparador_2bits.vhd                             ; yes             ; User VHDL File                     ; C:/Users/LSC/Desktop/MainV1.2/comparador_2bits.vhd                             ;         ;
; prioridad.vhd                                    ; yes             ; User VHDL File                     ; C:/Users/LSC/Desktop/MainV1.2/prioridad.vhd                                    ;         ;
; contador_2000.vhd                                ; yes             ; User VHDL File                     ; C:/Users/LSC/Desktop/MainV1.2/contador_2000.vhd                                ;         ;
; inverter_2bits.vhd                               ; yes             ; User VHDL File                     ; C:/Users/LSC/Desktop/MainV1.2/inverter_2bits.vhd                               ;         ;
; altpll.tdf                                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal130.inc                                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; stratix_pll.inc                                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/pllauto_altpll.v                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/LSC/Desktop/MainV1.2/db/pllauto_altpll.v                              ;         ;
; db/clockgeneral_altpll.v                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/LSC/Desktop/MainV1.2/db/clockgeneral_altpll.v                         ;         ;
; sld_signaltap.vhd                                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd                           ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                              ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                                    ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd                     ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd                           ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                            ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_p124.tdf                           ; yes             ; Auto-Generated Megafunction        ; C:/Users/LSC/Desktop/MainV1.2/db/altsyncram_p124.tdf                           ;         ;
; altdpram.tdf                                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_ssc.tdf                                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/LSC/Desktop/MainV1.2/db/mux_ssc.tdf                                   ;         ;
; lpm_decode.tdf                                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_dvf.tdf                                ; yes             ; Auto-Generated Megafunction        ; C:/Users/LSC/Desktop/MainV1.2/db/decode_dvf.tdf                                ;         ;
; lpm_counter.tdf                                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc                          ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_aii.tdf                                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/LSC/Desktop/MainV1.2/db/cntr_aii.tdf                                  ;         ;
; db/cmpr_ugc.tdf                                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/LSC/Desktop/MainV1.2/db/cmpr_ugc.tdf                                  ;         ;
; db/cntr_i6j.tdf                                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/LSC/Desktop/MainV1.2/db/cntr_i6j.tdf                                  ;         ;
; db/cntr_egi.tdf                                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/LSC/Desktop/MainV1.2/db/cntr_egi.tdf                                  ;         ;
; db/cmpr_qgc.tdf                                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/LSC/Desktop/MainV1.2/db/cmpr_qgc.tdf                                  ;         ;
; db/cntr_23j.tdf                                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/LSC/Desktop/MainV1.2/db/cntr_23j.tdf                                  ;         ;
; db/cmpr_ngc.tdf                                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/LSC/Desktop/MainV1.2/db/cmpr_ngc.tdf                                  ;         ;
; sld_rom_sr.vhd                                   ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                                      ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                                 ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+--------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 3,002      ;
;                                             ;            ;
; Total combinational functions               ; 1625       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 865        ;
;     -- 3 input functions                    ; 514        ;
;     -- <=2 input functions                  ; 246        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 1530       ;
;     -- arithmetic mode                      ; 95         ;
;                                             ;            ;
; Total registers                             ; 2157       ;
;     -- Dedicated logic registers            ; 2157       ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 139        ;
; Total memory bits                           ; 16512      ;
; Embedded Multiplier 9-bit elements          ; 0          ;
; Total PLLs                                  ; 2          ;
;     -- PLLs                                 ; 2          ;
;                                             ;            ;
; Maximum fan-out node                        ; clk0~input ;
; Maximum fan-out                             ; 1323       ;
; Total fan-out                               ; 14154      ;
; Average fan-out                             ; 3.37       ;
+---------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                         ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |main                                                                                                   ; 1625 (18)         ; 2157 (0)     ; 16512       ; 0            ; 0       ; 0         ; 139  ; 0            ; |main                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |Comparador_Celda:inst168|                                                                           ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Comparador_Celda:inst168                                                                                                                                                                                                                                                                                                              ; work         ;
;    |Comparador_Celda:inst183|                                                                           ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Comparador_Celda:inst183                                                                                                                                                                                                                                                                                                              ; work         ;
;    |Comparador_Celda:inst198|                                                                           ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Comparador_Celda:inst198                                                                                                                                                                                                                                                                                                              ; work         ;
;    |Comparador_Celda:inst213|                                                                           ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Comparador_Celda:inst213                                                                                                                                                                                                                                                                                                              ; work         ;
;    |Comparador_Celda:inst228|                                                                           ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Comparador_Celda:inst228                                                                                                                                                                                                                                                                                                              ; work         ;
;    |Comparador_Celda:inst243|                                                                           ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Comparador_Celda:inst243                                                                                                                                                                                                                                                                                                              ; work         ;
;    |Comparador_Celda:inst264|                                                                           ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Comparador_Celda:inst264                                                                                                                                                                                                                                                                                                              ; work         ;
;    |Comparador_Celda:inst280|                                                                           ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Comparador_Celda:inst280                                                                                                                                                                                                                                                                                                              ; work         ;
;    |Comparador_Celda:inst296|                                                                           ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Comparador_Celda:inst296                                                                                                                                                                                                                                                                                                              ; work         ;
;    |Comparador_Celda:inst312|                                                                           ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Comparador_Celda:inst312                                                                                                                                                                                                                                                                                                              ; work         ;
;    |Comparador_Celda:inst328|                                                                           ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Comparador_Celda:inst328                                                                                                                                                                                                                                                                                                              ; work         ;
;    |Comparador_Celda:inst344|                                                                           ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Comparador_Celda:inst344                                                                                                                                                                                                                                                                                                              ; work         ;
;    |Comparador_Celda:inst376|                                                                           ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Comparador_Celda:inst376                                                                                                                                                                                                                                                                                                              ; work         ;
;    |Comparador_Celda:inst392|                                                                           ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Comparador_Celda:inst392                                                                                                                                                                                                                                                                                                              ; work         ;
;    |Comparador_Celda:inst408|                                                                           ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Comparador_Celda:inst408                                                                                                                                                                                                                                                                                                              ; work         ;
;    |Detector_Cambio_Casilla:inst8|                                                                      ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Detector_Cambio_Casilla:inst8                                                                                                                                                                                                                                                                                                         ; work         ;
;    |FFD_4bits:inst256|                                                                                  ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|FFD_4bits:inst256                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |FFD_4bits:inst257|                                                                                  ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|FFD_4bits:inst257                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |FFD_4bits:inst258|                                                                                  ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|FFD_4bits:inst258                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |FFD_4bits:inst259|                                                                                  ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|FFD_4bits:inst259                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |FFD_4bits:inst260|                                                                                  ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|FFD_4bits:inst260                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |FFD_4bits:inst261|                                                                                  ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|FFD_4bits:inst261                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |FFD_4bits:inst265|                                                                                  ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|FFD_4bits:inst265                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |FFD_4bits:inst281|                                                                                  ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|FFD_4bits:inst281                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |FFD_4bits:inst297|                                                                                  ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|FFD_4bits:inst297                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |FFD_4bits:inst313|                                                                                  ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|FFD_4bits:inst313                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |FFD_4bits:inst329|                                                                                  ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|FFD_4bits:inst329                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |FFD_4bits:inst345|                                                                                  ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|FFD_4bits:inst345                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |FFD_4bits:inst377|                                                                                  ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|FFD_4bits:inst377                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |FFD_4bits:inst393|                                                                                  ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|FFD_4bits:inst393                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |FFD_4bits:inst409|                                                                                  ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|FFD_4bits:inst409                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |Sistema_De_Orientacion:inst21|                                                                      ; 15 (15)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Sistema_De_Orientacion:inst21                                                                                                                                                                                                                                                                                                         ; work         ;
;    |adc:inst1|                                                                                          ; 78 (0)            ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|adc:inst1                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |adc_adc_mega_0:adc_mega_0|                                                                       ; 78 (26)           ; 90 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|adc:inst1|adc_adc_mega_0:adc_mega_0                                                                                                                                                                                                                                                                                                   ; work         ;
;          |altera_up_avalon_adv_adc:ADC_CTRL|                                                            ; 52 (52)           ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL                                                                                                                                                                                                                                                                 ; work         ;
;    |clockgeneral:inst17|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|clockgeneral:inst17                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|clockgeneral:inst17|altpll:altpll_component                                                                                                                                                                                                                                                                                           ; work         ;
;          |clockgeneral_altpll:auto_generated|                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|clockgeneral:inst17|altpll:altpll_component|clockgeneral_altpll:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;    |comparador:inst6|                                                                                   ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|comparador:inst6                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |comparador_2bits:inst18|                                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|comparador_2bits:inst18                                                                                                                                                                                                                                                                                                               ; work         ;
;    |contador_10:inst9|                                                                                  ; 12 (12)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|contador_10:inst9                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |contador_2000:inst78|                                                                               ; 23 (23)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|contador_2000:inst78                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |contador_7600:inst7|                                                                                ; 43 (43)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|contador_7600:inst7                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |control_general:inst77|                                                                             ; 13 (13)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|control_general:inst77                                                                                                                                                                                                                                                                                                                ; work         ;
;    |giro_nuevo:inst5|                                                                                   ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|giro_nuevo:inst5                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |mux_16x1_2bit:inst51|                                                                               ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mux_16x1_2bit:inst51                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |mux_2x1_4bit:inst216|                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mux_2x1_4bit:inst216                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |mux_2x1_4bit:inst229|                                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mux_2x1_4bit:inst229                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |mux_2x1_4bit:inst231|                                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mux_2x1_4bit:inst231                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |mux_2x1_4bit:inst233|                                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mux_2x1_4bit:inst233                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |mux_2x1_4bit:inst235|                                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mux_2x1_4bit:inst235                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |mux_2x1_4bit:inst244|                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mux_2x1_4bit:inst244                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |mux_2x1_4bit:inst246|                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mux_2x1_4bit:inst246                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |mux_2x1_4bit:inst248|                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mux_2x1_4bit:inst248                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |mux_2x1_4bit:inst250|                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mux_2x1_4bit:inst250                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |mux_2x1_4bit:inst284|                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mux_2x1_4bit:inst284                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |mux_2x1_4bit:inst298|                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mux_2x1_4bit:inst298                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |mux_2x1_4bit:inst300|                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mux_2x1_4bit:inst300                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |mux_2x1_4bit:inst302|                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mux_2x1_4bit:inst302                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |mux_2x1_4bit:inst314|                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mux_2x1_4bit:inst314                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |mux_2x1_4bit:inst316|                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mux_2x1_4bit:inst316                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |mux_2x1_4bit:inst318|                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mux_2x1_4bit:inst318                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |mux_2x1_4bit:inst384|                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mux_2x1_4bit:inst384                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |mux_2x1_4bit:inst400|                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mux_2x1_4bit:inst400                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |pared:inst19|                                                                                       ; 83 (83)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|pared:inst19                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |paredes:inst20|                                                                                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|paredes:inst20                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |pllauto:inst|                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|pllauto:inst                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|pllauto:inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                  ; work         ;
;          |pllauto_altpll:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|pllauto:inst|altpll:altpll_component|pllauto_altpll:auto_generated                                                                                                                                                                                                                                                                    ; work         ;
;    |prioridad:inst76|                                                                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|prioridad:inst76                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 119 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 118 (80)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 632 (1)           ; 1762 (258)   ; 16512       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 631 (0)           ; 1504 (0)     ; 16512       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 631 (20)          ; 1504 (542)   ; 16512       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_ssc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 16512       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_p124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 16512       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 303 (1)           ; 661 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 258 (0)           ; 645 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 387 (387)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 258 (0)           ; 258 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 44 (44)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 196 (11)          ; 179 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_aii:auto_generated|                                                             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_aii:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_i6j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 129 (129)         ; 129 (129)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
;    |subsistema_1:inst4|                                                                                 ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|subsistema_1:inst4                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |subsistema_3:inst23|                                                                                ; 63 (63)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|subsistema_3:inst23                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |sumador_4bits:inst166|                                                                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sumador_4bits:inst166                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |sumador_4bits:inst181|                                                                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sumador_4bits:inst181                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |sumador_4bits:inst196|                                                                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sumador_4bits:inst196                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |sumador_4bits:inst211|                                                                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sumador_4bits:inst211                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |sumador_4bits:inst226|                                                                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sumador_4bits:inst226                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |sumador_4bits:inst241|                                                                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sumador_4bits:inst241                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |sumador_4bits:inst262|                                                                              ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sumador_4bits:inst262                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |sumador_4bits:inst278|                                                                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sumador_4bits:inst278                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |sumador_4bits:inst294|                                                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sumador_4bits:inst294                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |sumador_4bits:inst310|                                                                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sumador_4bits:inst310                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |sumador_4bits:inst326|                                                                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sumador_4bits:inst326                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |sumador_4bits:inst342|                                                                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sumador_4bits:inst342                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |sumador_4bits:inst374|                                                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sumador_4bits:inst374                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |sumador_4bits:inst390|                                                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sumador_4bits:inst390                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |sumador_4bits:inst406|                                                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sumador_4bits:inst406                                                                                                                                                                                                                                                                                                                 ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 129          ; 128          ; 129          ; 16512 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                      ;
+--------+--------------+---------+--------------+--------------+---------------------------+------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File                                ;
+--------+--------------+---------+--------------+--------------+---------------------------+------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |main|pllauto:inst        ; C:/Users/LSC/Desktop/MainV1.2/pllauto.vhd      ;
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |main|clockgeneral:inst17 ; C:/Users/LSC/Desktop/MainV1.2/clockgeneral.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------+------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |main|subsistema_1:inst4|fstate                                        ;
+------------------+------------------+------------------+-----------------+-------------+
; Name             ; fstate.Pared_der ; fstate.Pared_Izq ; fstate.Centrado ; fstate.Idle ;
+------------------+------------------+------------------+-----------------+-------------+
; fstate.Idle      ; 0                ; 0                ; 0               ; 0           ;
; fstate.Centrado  ; 0                ; 0                ; 1               ; 1           ;
; fstate.Pared_Izq ; 0                ; 1                ; 0               ; 1           ;
; fstate.Pared_der ; 1                ; 0                ; 0               ; 1           ;
+------------------+------------------+------------------+-----------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|Detector_Cambio_Casilla:inst8|fstate                                                                         ;
+-------------------------+-------------------------+-------------------+----------------------+-----------------------+-------------+
; Name                    ; fstate.Casilla_Cambiada ; fstate.Confirmo_N ; fstate.Detecto_Negro ; fstate.Detecto_Blanco ; fstate.Idle ;
+-------------------------+-------------------------+-------------------+----------------------+-----------------------+-------------+
; fstate.Idle             ; 0                       ; 0                 ; 0                    ; 0                     ; 0           ;
; fstate.Detecto_Blanco   ; 0                       ; 0                 ; 0                    ; 1                     ; 1           ;
; fstate.Detecto_Negro    ; 0                       ; 0                 ; 1                    ; 0                     ; 1           ;
; fstate.Confirmo_N       ; 0                       ; 1                 ; 0                    ; 0                     ; 1           ;
; fstate.Casilla_Cambiada ; 1                       ; 0                 ; 0                    ; 0                     ; 1           ;
+-------------------------+-------------------------+-------------------+----------------------+-----------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|subsistema_3:inst23|fstate                                                                                                                                                                 ;
+------------+-----------+------------+------------+------------+------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+------------+
; Name       ; fstate.S0 ; fstate.S14 ; fstate.S13 ; fstate.S12 ; fstate.S11 ; fstate.S10 ; fstate.S9 ; fstate.S8 ; fstate.S7 ; fstate.S6 ; fstate.S5 ; fstate.S4 ; fstate.S3 ; fstate.S2 ; fstate.S1 ; fstate.S15 ;
+------------+-----------+------------+------------+------------+------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+------------+
; fstate.S15 ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0          ;
; fstate.S1  ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1          ;
; fstate.S2  ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1          ;
; fstate.S3  ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1          ;
; fstate.S4  ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1          ;
; fstate.S5  ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; fstate.S6  ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; fstate.S7  ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; fstate.S8  ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; fstate.S9  ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; fstate.S10 ; 0         ; 0          ; 0          ; 0          ; 0          ; 1          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; fstate.S11 ; 0         ; 0          ; 0          ; 0          ; 1          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; fstate.S12 ; 0         ; 0          ; 0          ; 1          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; fstate.S13 ; 0         ; 0          ; 1          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; fstate.S14 ; 0         ; 1          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
; fstate.S0  ; 1         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1          ;
+------------+-----------+------------+------------+------------+------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|Sistema_De_Orientacion:inst21|fstate                                                                                              ;
+-------------------+-------------------+------------------+-----------------+-------------------+--------------+-------------+------------+--------------+
; Name              ; fstate.OESTE_IDLE ; fstate.ESTE_IDLE ; fstate.SUR_IDLE ; fstate.NORTE_IDLE ; fstate.OESTE ; fstate.ESTE ; fstate.SUR ; fstate.NORTE ;
+-------------------+-------------------+------------------+-----------------+-------------------+--------------+-------------+------------+--------------+
; fstate.NORTE      ; 0                 ; 0                ; 0               ; 0                 ; 0            ; 0           ; 0          ; 0            ;
; fstate.SUR        ; 0                 ; 0                ; 0               ; 0                 ; 0            ; 0           ; 1          ; 1            ;
; fstate.ESTE       ; 0                 ; 0                ; 0               ; 0                 ; 0            ; 1           ; 0          ; 1            ;
; fstate.OESTE      ; 0                 ; 0                ; 0               ; 0                 ; 1            ; 0           ; 0          ; 1            ;
; fstate.NORTE_IDLE ; 0                 ; 0                ; 0               ; 1                 ; 0            ; 0           ; 0          ; 1            ;
; fstate.SUR_IDLE   ; 0                 ; 0                ; 1               ; 0                 ; 0            ; 0           ; 0          ; 1            ;
; fstate.ESTE_IDLE  ; 0                 ; 1                ; 0               ; 0                 ; 0            ; 0           ; 0          ; 1            ;
; fstate.OESTE_IDLE ; 1                 ; 0                ; 0               ; 0                 ; 0            ; 0           ; 0          ; 1            ;
+-------------------+-------------------+------------------+-----------------+-------------------+--------------+-------------+------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|control_general:inst77|state                                                                                                                   ;
+----------------------+----------------+-------------------+-------------------+----------------------+----------------+----------------+---------------+-------------+
; Name                 ; state.delay_fw ; state.delay_giro2 ; state.delay_giro1 ; state.delay_postgiro ; state.giro_der ; state.giro_izq ; state.forward ; state.check ;
+----------------------+----------------+-------------------+-------------------+----------------------+----------------+----------------+---------------+-------------+
; state.check          ; 0              ; 0                 ; 0                 ; 0                    ; 0              ; 0              ; 0             ; 0           ;
; state.forward        ; 0              ; 0                 ; 0                 ; 0                    ; 0              ; 0              ; 1             ; 1           ;
; state.giro_izq       ; 0              ; 0                 ; 0                 ; 0                    ; 0              ; 1              ; 0             ; 1           ;
; state.giro_der       ; 0              ; 0                 ; 0                 ; 0                    ; 1              ; 0              ; 0             ; 1           ;
; state.delay_postgiro ; 0              ; 0                 ; 0                 ; 1                    ; 0              ; 0              ; 0             ; 1           ;
; state.delay_giro1    ; 0              ; 0                 ; 1                 ; 0                    ; 0              ; 0              ; 0             ; 1           ;
; state.delay_giro2    ; 0              ; 1                 ; 0                 ; 0                    ; 0              ; 0              ; 0             ; 1           ;
; state.delay_fw       ; 1              ; 0                 ; 0                 ; 0                    ; 0              ; 0              ; 0             ; 1           ;
+----------------------+----------------+-------------------+-------------------+----------------------+----------------+----------------+---------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|giro_nuevo:inst5|fstate                                                                              ;
+------------------------+------------------------+------------------------+-----------------+-----------------+-------------+
; Name                   ; fstate.confirmo_giro_i ; fstate.confirmo_giro_d ; fstate.giro_der ; fstate.giro_izq ; fstate.idle ;
+------------------------+------------------------+------------------------+-----------------+-----------------+-------------+
; fstate.idle            ; 0                      ; 0                      ; 0               ; 0               ; 0           ;
; fstate.giro_izq        ; 0                      ; 0                      ; 0               ; 1               ; 1           ;
; fstate.giro_der        ; 0                      ; 0                      ; 1               ; 0               ; 1           ;
; fstate.confirmo_giro_d ; 0                      ; 1                      ; 0               ; 0               ; 1           ;
; fstate.confirmo_giro_i ; 1                      ; 0                      ; 0               ; 0               ; 1           ;
+------------------------+------------------------+------------------------+-----------------+-----------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState                                 ;
+----------------------+---------------------+----------------------+---------------------+----------------------+----------------------+
; Name                 ; currState.doneState ; currState.transState ; currState.waitState ; currState.resetState ; currState.pauseState ;
+----------------------+---------------------+----------------------+---------------------+----------------------+----------------------+
; currState.resetState ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ;
; currState.waitState  ; 0                   ; 0                    ; 1                   ; 1                    ; 0                    ;
; currState.transState ; 0                   ; 1                    ; 0                   ; 1                    ; 0                    ;
; currState.doneState  ; 1                   ; 0                    ; 0                   ; 1                    ; 0                    ;
; currState.pauseState ; 0                   ; 0                    ; 0                   ; 1                    ; 1                    ;
+----------------------+---------------------+----------------------+---------------------+----------------------+----------------------+


+--------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                     ;
+-----------------------------------------------------------------------------------+--------------------+
; Register name                                                                     ; Reason for Removal ;
+-----------------------------------------------------------------------------------+--------------------+
; Detector_Cambio_Casilla:inst8|fstate.Idle                                         ; Lost fanout        ;
; Detector_Cambio_Casilla:inst8|fstate.Detecto_Blanco                               ; Lost fanout        ;
; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~2 ; Lost fanout        ;
; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~3 ; Lost fanout        ;
; subsistema_1:inst4|fstate.Centrado                                                ; Lost fanout        ;
; Total Number of Removed Registers = 5                                             ;                    ;
+-----------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2157  ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 38    ;
; Number of registers using Asynchronous Clear ; 855   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 693   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]                                                                                              ; 2       ;
; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]                                                                                              ; 2       ;
; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]                                                                                              ; 2       ;
; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                                    ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 16                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |main|adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |main|adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |main|contador_7600:inst7|count[18]                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |main|adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |main|contador_10:inst9|contador                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |main|Detector_Cambio_Casilla:inst8|reg_fstate.Detecto_Negro                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:inst1|adc_adc_mega_0:adc_mega_0 ;
+----------------+------------+----------------------------------------------------+
; Parameter Name ; Value      ; Type                                               ;
+----------------+------------+----------------------------------------------------+
; tsclk          ; 16         ; Signed Integer                                     ;
; numch          ; 8          ; Signed Integer                                     ;
; board          ; DE0-Nano   ; String                                             ;
; board_rev      ; Autodetect ; String                                             ;
; max10pllmultby ; 1          ; Signed Integer                                     ;
; max10plldivby  ; 1          ; Signed Integer                                     ;
+----------------+------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL ;
+-----------------------+------------+-------------------------------------------------------------------------------+
; Parameter Name        ; Value      ; Type                                                                          ;
+-----------------------+------------+-------------------------------------------------------------------------------+
; T_SCLK                ; 16         ; Signed Integer                                                                ;
; NUM_CH                ; 8          ; Signed Integer                                                                ;
; BOARD                 ; DE0-Nano   ; String                                                                        ;
; BOARD_REV             ; Autodetect ; String                                                                        ;
; MAX10_PLL_MULTIPLY_BY ; 1          ; Signed Integer                                                                ;
; MAX10_PLL_DIVIDE_BY   ; 10         ; Signed Integer                                                                ;
+-----------------------+------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pllauto:inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------+
; Parameter Name                ; Value                     ; Type                  ;
+-------------------------------+---------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped               ;
; PLL_TYPE                      ; AUTO                      ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pllauto ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped               ;
; SCAN_CHAIN                    ; LONG                      ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped               ;
; LOCK_HIGH                     ; 1                         ; Untyped               ;
; LOCK_LOW                      ; 1                         ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped               ;
; SKIP_VCO                      ; OFF                       ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped               ;
; BANDWIDTH                     ; 0                         ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped               ;
; DOWN_SPREAD                   ; 0                         ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                         ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1250                      ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 50                        ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 75                        ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped               ;
; DPA_DIVIDER                   ; 0                         ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped               ;
; VCO_MIN                       ; 0                         ; Untyped               ;
; VCO_MAX                       ; 0                         ; Untyped               ;
; VCO_CENTER                    ; 0                         ; Untyped               ;
; PFD_MIN                       ; 0                         ; Untyped               ;
; PFD_MAX                       ; 0                         ; Untyped               ;
; M_INITIAL                     ; 0                         ; Untyped               ;
; M                             ; 0                         ; Untyped               ;
; N                             ; 1                         ; Untyped               ;
; M2                            ; 1                         ; Untyped               ;
; N2                            ; 1                         ; Untyped               ;
; SS                            ; 1                         ; Untyped               ;
; C0_HIGH                       ; 0                         ; Untyped               ;
; C1_HIGH                       ; 0                         ; Untyped               ;
; C2_HIGH                       ; 0                         ; Untyped               ;
; C3_HIGH                       ; 0                         ; Untyped               ;
; C4_HIGH                       ; 0                         ; Untyped               ;
; C5_HIGH                       ; 0                         ; Untyped               ;
; C6_HIGH                       ; 0                         ; Untyped               ;
; C7_HIGH                       ; 0                         ; Untyped               ;
; C8_HIGH                       ; 0                         ; Untyped               ;
; C9_HIGH                       ; 0                         ; Untyped               ;
; C0_LOW                        ; 0                         ; Untyped               ;
; C1_LOW                        ; 0                         ; Untyped               ;
; C2_LOW                        ; 0                         ; Untyped               ;
; C3_LOW                        ; 0                         ; Untyped               ;
; C4_LOW                        ; 0                         ; Untyped               ;
; C5_LOW                        ; 0                         ; Untyped               ;
; C6_LOW                        ; 0                         ; Untyped               ;
; C7_LOW                        ; 0                         ; Untyped               ;
; C8_LOW                        ; 0                         ; Untyped               ;
; C9_LOW                        ; 0                         ; Untyped               ;
; C0_INITIAL                    ; 0                         ; Untyped               ;
; C1_INITIAL                    ; 0                         ; Untyped               ;
; C2_INITIAL                    ; 0                         ; Untyped               ;
; C3_INITIAL                    ; 0                         ; Untyped               ;
; C4_INITIAL                    ; 0                         ; Untyped               ;
; C5_INITIAL                    ; 0                         ; Untyped               ;
; C6_INITIAL                    ; 0                         ; Untyped               ;
; C7_INITIAL                    ; 0                         ; Untyped               ;
; C8_INITIAL                    ; 0                         ; Untyped               ;
; C9_INITIAL                    ; 0                         ; Untyped               ;
; C0_MODE                       ; BYPASS                    ; Untyped               ;
; C1_MODE                       ; BYPASS                    ; Untyped               ;
; C2_MODE                       ; BYPASS                    ; Untyped               ;
; C3_MODE                       ; BYPASS                    ; Untyped               ;
; C4_MODE                       ; BYPASS                    ; Untyped               ;
; C5_MODE                       ; BYPASS                    ; Untyped               ;
; C6_MODE                       ; BYPASS                    ; Untyped               ;
; C7_MODE                       ; BYPASS                    ; Untyped               ;
; C8_MODE                       ; BYPASS                    ; Untyped               ;
; C9_MODE                       ; BYPASS                    ; Untyped               ;
; C0_PH                         ; 0                         ; Untyped               ;
; C1_PH                         ; 0                         ; Untyped               ;
; C2_PH                         ; 0                         ; Untyped               ;
; C3_PH                         ; 0                         ; Untyped               ;
; C4_PH                         ; 0                         ; Untyped               ;
; C5_PH                         ; 0                         ; Untyped               ;
; C6_PH                         ; 0                         ; Untyped               ;
; C7_PH                         ; 0                         ; Untyped               ;
; C8_PH                         ; 0                         ; Untyped               ;
; C9_PH                         ; 0                         ; Untyped               ;
; L0_HIGH                       ; 1                         ; Untyped               ;
; L1_HIGH                       ; 1                         ; Untyped               ;
; G0_HIGH                       ; 1                         ; Untyped               ;
; G1_HIGH                       ; 1                         ; Untyped               ;
; G2_HIGH                       ; 1                         ; Untyped               ;
; G3_HIGH                       ; 1                         ; Untyped               ;
; E0_HIGH                       ; 1                         ; Untyped               ;
; E1_HIGH                       ; 1                         ; Untyped               ;
; E2_HIGH                       ; 1                         ; Untyped               ;
; E3_HIGH                       ; 1                         ; Untyped               ;
; L0_LOW                        ; 1                         ; Untyped               ;
; L1_LOW                        ; 1                         ; Untyped               ;
; G0_LOW                        ; 1                         ; Untyped               ;
; G1_LOW                        ; 1                         ; Untyped               ;
; G2_LOW                        ; 1                         ; Untyped               ;
; G3_LOW                        ; 1                         ; Untyped               ;
; E0_LOW                        ; 1                         ; Untyped               ;
; E1_LOW                        ; 1                         ; Untyped               ;
; E2_LOW                        ; 1                         ; Untyped               ;
; E3_LOW                        ; 1                         ; Untyped               ;
; L0_INITIAL                    ; 1                         ; Untyped               ;
; L1_INITIAL                    ; 1                         ; Untyped               ;
; G0_INITIAL                    ; 1                         ; Untyped               ;
; G1_INITIAL                    ; 1                         ; Untyped               ;
; G2_INITIAL                    ; 1                         ; Untyped               ;
; G3_INITIAL                    ; 1                         ; Untyped               ;
; E0_INITIAL                    ; 1                         ; Untyped               ;
; E1_INITIAL                    ; 1                         ; Untyped               ;
; E2_INITIAL                    ; 1                         ; Untyped               ;
; E3_INITIAL                    ; 1                         ; Untyped               ;
; L0_MODE                       ; BYPASS                    ; Untyped               ;
; L1_MODE                       ; BYPASS                    ; Untyped               ;
; G0_MODE                       ; BYPASS                    ; Untyped               ;
; G1_MODE                       ; BYPASS                    ; Untyped               ;
; G2_MODE                       ; BYPASS                    ; Untyped               ;
; G3_MODE                       ; BYPASS                    ; Untyped               ;
; E0_MODE                       ; BYPASS                    ; Untyped               ;
; E1_MODE                       ; BYPASS                    ; Untyped               ;
; E2_MODE                       ; BYPASS                    ; Untyped               ;
; E3_MODE                       ; BYPASS                    ; Untyped               ;
; L0_PH                         ; 0                         ; Untyped               ;
; L1_PH                         ; 0                         ; Untyped               ;
; G0_PH                         ; 0                         ; Untyped               ;
; G1_PH                         ; 0                         ; Untyped               ;
; G2_PH                         ; 0                         ; Untyped               ;
; G3_PH                         ; 0                         ; Untyped               ;
; E0_PH                         ; 0                         ; Untyped               ;
; E1_PH                         ; 0                         ; Untyped               ;
; E2_PH                         ; 0                         ; Untyped               ;
; E3_PH                         ; 0                         ; Untyped               ;
; M_PH                          ; 0                         ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped               ;
; CLK0_COUNTER                  ; G0                        ; Untyped               ;
; CLK1_COUNTER                  ; G0                        ; Untyped               ;
; CLK2_COUNTER                  ; G0                        ; Untyped               ;
; CLK3_COUNTER                  ; G0                        ; Untyped               ;
; CLK4_COUNTER                  ; G0                        ; Untyped               ;
; CLK5_COUNTER                  ; G0                        ; Untyped               ;
; CLK6_COUNTER                  ; E0                        ; Untyped               ;
; CLK7_COUNTER                  ; E1                        ; Untyped               ;
; CLK8_COUNTER                  ; E2                        ; Untyped               ;
; CLK9_COUNTER                  ; E3                        ; Untyped               ;
; L0_TIME_DELAY                 ; 0                         ; Untyped               ;
; L1_TIME_DELAY                 ; 0                         ; Untyped               ;
; G0_TIME_DELAY                 ; 0                         ; Untyped               ;
; G1_TIME_DELAY                 ; 0                         ; Untyped               ;
; G2_TIME_DELAY                 ; 0                         ; Untyped               ;
; G3_TIME_DELAY                 ; 0                         ; Untyped               ;
; E0_TIME_DELAY                 ; 0                         ; Untyped               ;
; E1_TIME_DELAY                 ; 0                         ; Untyped               ;
; E2_TIME_DELAY                 ; 0                         ; Untyped               ;
; E3_TIME_DELAY                 ; 0                         ; Untyped               ;
; M_TIME_DELAY                  ; 0                         ; Untyped               ;
; N_TIME_DELAY                  ; 0                         ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped               ;
; ENABLE0_COUNTER               ; L0                        ; Untyped               ;
; ENABLE1_COUNTER               ; L0                        ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped               ;
; LOOP_FILTER_C                 ; 5                         ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped               ;
; VCO_POST_SCALE                ; 0                         ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped               ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped               ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped               ;
; M_TEST_SOURCE                 ; 5                         ; Untyped               ;
; C0_TEST_SOURCE                ; 5                         ; Untyped               ;
; C1_TEST_SOURCE                ; 5                         ; Untyped               ;
; C2_TEST_SOURCE                ; 5                         ; Untyped               ;
; C3_TEST_SOURCE                ; 5                         ; Untyped               ;
; C4_TEST_SOURCE                ; 5                         ; Untyped               ;
; C5_TEST_SOURCE                ; 5                         ; Untyped               ;
; C6_TEST_SOURCE                ; 5                         ; Untyped               ;
; C7_TEST_SOURCE                ; 5                         ; Untyped               ;
; C8_TEST_SOURCE                ; 5                         ; Untyped               ;
; C9_TEST_SOURCE                ; 5                         ; Untyped               ;
; CBXI_PARAMETER                ; pllauto_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped               ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE        ;
+-------------------------------+---------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clockgeneral:inst17|altpll:altpll_component ;
+-------------------------------+--------------------------------+-------------------------+
; Parameter Name                ; Value                          ; Type                    ;
+-------------------------------+--------------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                         ; Untyped                 ;
; PLL_TYPE                      ; AUTO                           ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clockgeneral ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                            ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                           ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                           ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                         ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                          ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                              ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                             ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                              ; Untyped                 ;
; LOCK_HIGH                     ; 1                              ; Untyped                 ;
; LOCK_LOW                      ; 1                              ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                              ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                              ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                            ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                            ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                            ; Untyped                 ;
; SKIP_VCO                      ; OFF                            ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                              ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                           ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                        ; Untyped                 ;
; BANDWIDTH                     ; 0                              ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                           ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                              ; Untyped                 ;
; DOWN_SPREAD                   ; 0                              ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                            ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                            ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                              ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                              ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                              ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                              ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                              ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                              ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                              ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                              ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                              ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 1                              ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                              ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                              ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                              ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                              ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                              ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                              ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                              ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                              ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                              ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 5000                           ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                              ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                              ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                              ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                              ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                              ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                              ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                             ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                          ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                         ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                         ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                         ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                              ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                              ; Untyped                 ;
; DPA_DIVIDER                   ; 0                              ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                              ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                              ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                              ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                              ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                              ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                              ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                              ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                              ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                              ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                              ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                              ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                              ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                              ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                              ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                              ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                              ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                             ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                             ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                             ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                             ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                              ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                              ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                              ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                              ; Untyped                 ;
; VCO_MIN                       ; 0                              ; Untyped                 ;
; VCO_MAX                       ; 0                              ; Untyped                 ;
; VCO_CENTER                    ; 0                              ; Untyped                 ;
; PFD_MIN                       ; 0                              ; Untyped                 ;
; PFD_MAX                       ; 0                              ; Untyped                 ;
; M_INITIAL                     ; 0                              ; Untyped                 ;
; M                             ; 0                              ; Untyped                 ;
; N                             ; 1                              ; Untyped                 ;
; M2                            ; 1                              ; Untyped                 ;
; N2                            ; 1                              ; Untyped                 ;
; SS                            ; 1                              ; Untyped                 ;
; C0_HIGH                       ; 0                              ; Untyped                 ;
; C1_HIGH                       ; 0                              ; Untyped                 ;
; C2_HIGH                       ; 0                              ; Untyped                 ;
; C3_HIGH                       ; 0                              ; Untyped                 ;
; C4_HIGH                       ; 0                              ; Untyped                 ;
; C5_HIGH                       ; 0                              ; Untyped                 ;
; C6_HIGH                       ; 0                              ; Untyped                 ;
; C7_HIGH                       ; 0                              ; Untyped                 ;
; C8_HIGH                       ; 0                              ; Untyped                 ;
; C9_HIGH                       ; 0                              ; Untyped                 ;
; C0_LOW                        ; 0                              ; Untyped                 ;
; C1_LOW                        ; 0                              ; Untyped                 ;
; C2_LOW                        ; 0                              ; Untyped                 ;
; C3_LOW                        ; 0                              ; Untyped                 ;
; C4_LOW                        ; 0                              ; Untyped                 ;
; C5_LOW                        ; 0                              ; Untyped                 ;
; C6_LOW                        ; 0                              ; Untyped                 ;
; C7_LOW                        ; 0                              ; Untyped                 ;
; C8_LOW                        ; 0                              ; Untyped                 ;
; C9_LOW                        ; 0                              ; Untyped                 ;
; C0_INITIAL                    ; 0                              ; Untyped                 ;
; C1_INITIAL                    ; 0                              ; Untyped                 ;
; C2_INITIAL                    ; 0                              ; Untyped                 ;
; C3_INITIAL                    ; 0                              ; Untyped                 ;
; C4_INITIAL                    ; 0                              ; Untyped                 ;
; C5_INITIAL                    ; 0                              ; Untyped                 ;
; C6_INITIAL                    ; 0                              ; Untyped                 ;
; C7_INITIAL                    ; 0                              ; Untyped                 ;
; C8_INITIAL                    ; 0                              ; Untyped                 ;
; C9_INITIAL                    ; 0                              ; Untyped                 ;
; C0_MODE                       ; BYPASS                         ; Untyped                 ;
; C1_MODE                       ; BYPASS                         ; Untyped                 ;
; C2_MODE                       ; BYPASS                         ; Untyped                 ;
; C3_MODE                       ; BYPASS                         ; Untyped                 ;
; C4_MODE                       ; BYPASS                         ; Untyped                 ;
; C5_MODE                       ; BYPASS                         ; Untyped                 ;
; C6_MODE                       ; BYPASS                         ; Untyped                 ;
; C7_MODE                       ; BYPASS                         ; Untyped                 ;
; C8_MODE                       ; BYPASS                         ; Untyped                 ;
; C9_MODE                       ; BYPASS                         ; Untyped                 ;
; C0_PH                         ; 0                              ; Untyped                 ;
; C1_PH                         ; 0                              ; Untyped                 ;
; C2_PH                         ; 0                              ; Untyped                 ;
; C3_PH                         ; 0                              ; Untyped                 ;
; C4_PH                         ; 0                              ; Untyped                 ;
; C5_PH                         ; 0                              ; Untyped                 ;
; C6_PH                         ; 0                              ; Untyped                 ;
; C7_PH                         ; 0                              ; Untyped                 ;
; C8_PH                         ; 0                              ; Untyped                 ;
; C9_PH                         ; 0                              ; Untyped                 ;
; L0_HIGH                       ; 1                              ; Untyped                 ;
; L1_HIGH                       ; 1                              ; Untyped                 ;
; G0_HIGH                       ; 1                              ; Untyped                 ;
; G1_HIGH                       ; 1                              ; Untyped                 ;
; G2_HIGH                       ; 1                              ; Untyped                 ;
; G3_HIGH                       ; 1                              ; Untyped                 ;
; E0_HIGH                       ; 1                              ; Untyped                 ;
; E1_HIGH                       ; 1                              ; Untyped                 ;
; E2_HIGH                       ; 1                              ; Untyped                 ;
; E3_HIGH                       ; 1                              ; Untyped                 ;
; L0_LOW                        ; 1                              ; Untyped                 ;
; L1_LOW                        ; 1                              ; Untyped                 ;
; G0_LOW                        ; 1                              ; Untyped                 ;
; G1_LOW                        ; 1                              ; Untyped                 ;
; G2_LOW                        ; 1                              ; Untyped                 ;
; G3_LOW                        ; 1                              ; Untyped                 ;
; E0_LOW                        ; 1                              ; Untyped                 ;
; E1_LOW                        ; 1                              ; Untyped                 ;
; E2_LOW                        ; 1                              ; Untyped                 ;
; E3_LOW                        ; 1                              ; Untyped                 ;
; L0_INITIAL                    ; 1                              ; Untyped                 ;
; L1_INITIAL                    ; 1                              ; Untyped                 ;
; G0_INITIAL                    ; 1                              ; Untyped                 ;
; G1_INITIAL                    ; 1                              ; Untyped                 ;
; G2_INITIAL                    ; 1                              ; Untyped                 ;
; G3_INITIAL                    ; 1                              ; Untyped                 ;
; E0_INITIAL                    ; 1                              ; Untyped                 ;
; E1_INITIAL                    ; 1                              ; Untyped                 ;
; E2_INITIAL                    ; 1                              ; Untyped                 ;
; E3_INITIAL                    ; 1                              ; Untyped                 ;
; L0_MODE                       ; BYPASS                         ; Untyped                 ;
; L1_MODE                       ; BYPASS                         ; Untyped                 ;
; G0_MODE                       ; BYPASS                         ; Untyped                 ;
; G1_MODE                       ; BYPASS                         ; Untyped                 ;
; G2_MODE                       ; BYPASS                         ; Untyped                 ;
; G3_MODE                       ; BYPASS                         ; Untyped                 ;
; E0_MODE                       ; BYPASS                         ; Untyped                 ;
; E1_MODE                       ; BYPASS                         ; Untyped                 ;
; E2_MODE                       ; BYPASS                         ; Untyped                 ;
; E3_MODE                       ; BYPASS                         ; Untyped                 ;
; L0_PH                         ; 0                              ; Untyped                 ;
; L1_PH                         ; 0                              ; Untyped                 ;
; G0_PH                         ; 0                              ; Untyped                 ;
; G1_PH                         ; 0                              ; Untyped                 ;
; G2_PH                         ; 0                              ; Untyped                 ;
; G3_PH                         ; 0                              ; Untyped                 ;
; E0_PH                         ; 0                              ; Untyped                 ;
; E1_PH                         ; 0                              ; Untyped                 ;
; E2_PH                         ; 0                              ; Untyped                 ;
; E3_PH                         ; 0                              ; Untyped                 ;
; M_PH                          ; 0                              ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; CLK0_COUNTER                  ; G0                             ; Untyped                 ;
; CLK1_COUNTER                  ; G0                             ; Untyped                 ;
; CLK2_COUNTER                  ; G0                             ; Untyped                 ;
; CLK3_COUNTER                  ; G0                             ; Untyped                 ;
; CLK4_COUNTER                  ; G0                             ; Untyped                 ;
; CLK5_COUNTER                  ; G0                             ; Untyped                 ;
; CLK6_COUNTER                  ; E0                             ; Untyped                 ;
; CLK7_COUNTER                  ; E1                             ; Untyped                 ;
; CLK8_COUNTER                  ; E2                             ; Untyped                 ;
; CLK9_COUNTER                  ; E3                             ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                              ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                              ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                              ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                              ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                              ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                              ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                              ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                              ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                              ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                              ; Untyped                 ;
; M_TIME_DELAY                  ; 0                              ; Untyped                 ;
; N_TIME_DELAY                  ; 0                              ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                             ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                             ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                             ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                             ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                             ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                             ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                              ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                      ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                              ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                           ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                           ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                           ; Untyped                 ;
; VCO_POST_SCALE                ; 0                              ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                              ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                              ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                              ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                   ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                      ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED                    ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                      ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED                    ; Untyped                 ;
; PORT_ARESET                   ; PORT_USED                      ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED                    ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_LOCKED                   ; PORT_USED                      ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                    ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED                    ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED                    ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED                    ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                    ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY              ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                              ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                              ; Untyped                 ;
; CBXI_PARAMETER                ; clockgeneral_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                           ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                              ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                              ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                              ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                            ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E                   ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                         ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                            ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                            ; IGNORE_CASCADE          ;
+-------------------------------+--------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                    ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 129                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_bits                                ; 129                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_node_crc_hiword                             ; 23329                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_node_crc_loword                             ; 19818                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_inversion_mask_length                       ; 408                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                ;
+-------------------------------+---------------------------------------------+
; Name                          ; Value                                       ;
+-------------------------------+---------------------------------------------+
; Number of entity instances    ; 2                                           ;
; Entity Instance               ; pllauto:inst|altpll:altpll_component        ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
; Entity Instance               ; clockgeneral:inst17|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
+-------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 129                 ; 129              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:04     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                 ;
+--------------------+---------------+-----------+----------------+-------------------+------------------------------------------------+---------+
; Name               ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                              ; Details ;
+--------------------+---------------+-----------+----------------+-------------------+------------------------------------------------+---------+
; Dir_Min12[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst168|LessThan2~6           ; N/A     ;
; Dir_Min12[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst168|LessThan2~6           ; N/A     ;
; Dir_Min12[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                           ; N/A     ;
; Dir_Min12[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                           ; N/A     ;
; Dir_Min13[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst183|pos[0]~4              ; N/A     ;
; Dir_Min13[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst183|pos[0]~4              ; N/A     ;
; Dir_Min13[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst183|pos[1]~5              ; N/A     ;
; Dir_Min13[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst183|pos[1]~5              ; N/A     ;
; Dir_Min14[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst198|pos[0]~4              ; N/A     ;
; Dir_Min14[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst198|pos[0]~4              ; N/A     ;
; Dir_Min14[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst198|pos[1]~5              ; N/A     ;
; Dir_Min14[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst198|pos[1]~5              ; N/A     ;
; Dir_Min15[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst213|LessThan1~6           ; N/A     ;
; Dir_Min15[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst213|LessThan1~6           ; N/A     ;
; Dir_Min15[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst213|LessThan1~6           ; N/A     ;
; Dir_Min15[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst213|LessThan1~6           ; N/A     ;
; Dir_Min2[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst392|pos[0]~1              ; N/A     ;
; Dir_Min2[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst392|pos[0]~1              ; N/A     ;
; Dir_Min2[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst392|pos[1]~3              ; N/A     ;
; Dir_Min2[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst392|pos[1]~3              ; N/A     ;
; Dir_Min3[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst408|LessThan1~3           ; N/A     ;
; Dir_Min3[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst408|LessThan1~3           ; N/A     ;
; Dir_Min3[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst408|min_pos~4             ; N/A     ;
; Dir_Min3[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst408|min_pos~4             ; N/A     ;
; Dir_Min4[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst296|LessThan2~3           ; N/A     ;
; Dir_Min4[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst296|LessThan2~3           ; N/A     ;
; Dir_Min4[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst296|pos[1]~0              ; N/A     ;
; Dir_Min4[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst296|pos[1]~0              ; N/A     ;
; Dir_Min5[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst312|pos[0]~0              ; N/A     ;
; Dir_Min5[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst312|pos[0]~0              ; N/A     ;
; Dir_Min5[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst312|pos[1]~1              ; N/A     ;
; Dir_Min5[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst312|pos[1]~1              ; N/A     ;
; Dir_Min6[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst328|pos[0]~0              ; N/A     ;
; Dir_Min6[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst328|pos[0]~0              ; N/A     ;
; Dir_Min6[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst328|pos[1]~1              ; N/A     ;
; Dir_Min6[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst328|pos[1]~1              ; N/A     ;
; Dir_Min7[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst344|LessThan1~4           ; N/A     ;
; Dir_Min7[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst344|LessThan1~4           ; N/A     ;
; Dir_Min7[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst344|min_pos~2             ; N/A     ;
; Dir_Min7[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst344|min_pos~2             ; N/A     ;
; Dir_Min8[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst228|LessThan2~4           ; N/A     ;
; Dir_Min8[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst228|LessThan2~4           ; N/A     ;
; Dir_Min8[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst228|pos[1]~2              ; N/A     ;
; Dir_Min8[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst228|pos[1]~2              ; N/A     ;
; Dir_Min9[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst243|pos[0]~5              ; N/A     ;
; Dir_Min9[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst243|pos[0]~5              ; N/A     ;
; Dir_Min9[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst243|pos[1]~4              ; N/A     ;
; Dir_Min9[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst243|pos[1]~4              ; N/A     ;
; Dir_Min_10_[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst264|pos[0]~0              ; N/A     ;
; Dir_Min_10_[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst264|pos[0]~0              ; N/A     ;
; Dir_Min_10_[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst264|pos[1]~2              ; N/A     ;
; Dir_Min_10_[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst264|pos[1]~2              ; N/A     ;
; Dir_Min_11_[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst280|LessThan1~5           ; N/A     ;
; Dir_Min_11_[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst280|LessThan1~5           ; N/A     ;
; Dir_Min_11_[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst280|min_pos~2             ; N/A     ;
; Dir_Min_11_[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst280|min_pos~2             ; N/A     ;
; Dir_Min_1_[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst376|pos[0]~1              ; N/A     ;
; Dir_Min_1_[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst376|pos[0]~1              ; N/A     ;
; Dir_Min_1_[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst376|pos[1]~3              ; N/A     ;
; Dir_Min_1_[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst376|pos[1]~3              ; N/A     ;
; FW                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control_general:inst77|FW                      ; N/A     ;
; FW                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control_general:inst77|FW                      ; N/A     ;
; abajo_9[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst233|y[0]~2                    ; N/A     ;
; abajo_9[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst233|y[0]~2                    ; N/A     ;
; abajo_9[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst233|y[1]~3                    ; N/A     ;
; abajo_9[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst233|y[1]~3                    ; N/A     ;
; abajo_9[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst233|y[2]~1                    ; N/A     ;
; abajo_9[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst233|y[2]~1                    ; N/A     ;
; abajo_9[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst233|y[3]~0                    ; N/A     ;
; abajo_9[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst233|y[3]~0                    ; N/A     ;
; arriba_9[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst229|y[0]~3                    ; N/A     ;
; arriba_9[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst229|y[0]~3                    ; N/A     ;
; arriba_9[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst229|y[1]~2                    ; N/A     ;
; arriba_9[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst229|y[1]~2                    ; N/A     ;
; arriba_9[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst229|y[2]~1                    ; N/A     ;
; arriba_9[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst229|y[2]~1                    ; N/A     ;
; arriba_9[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst229|y[3]~0                    ; N/A     ;
; arriba_9[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst229|y[3]~0                    ; N/A     ;
; clk0               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk0                                           ; N/A     ;
; derecha_9[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst231|y[0]~3                    ; N/A     ;
; derecha_9[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst231|y[0]~3                    ; N/A     ;
; derecha_9[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst231|y[1]~2                    ; N/A     ;
; derecha_9[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst231|y[1]~2                    ; N/A     ;
; derecha_9[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst231|y[2]~1                    ; N/A     ;
; derecha_9[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst231|y[2]~1                    ; N/A     ;
; derecha_9[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst231|y[3]~0                    ; N/A     ;
; derecha_9[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst231|y[3]~0                    ; N/A     ;
; dir_minimo[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_16x1_2bit:inst51|Mux0~9                    ; N/A     ;
; dir_minimo[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_16x1_2bit:inst51|Mux0~9                    ; N/A     ;
; dir_minimo[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_16x1_2bit:inst51|Mux1~8                    ; N/A     ;
; dir_minimo[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_16x1_2bit:inst51|Mux1~8                    ; N/A     ;
; girar              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control_general:inst77|giro                    ; N/A     ;
; girar              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control_general:inst77|giro                    ; N/A     ;
; hay_pared[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[0]                      ; N/A     ;
; hay_pared[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[0]                      ; N/A     ;
; hay_pared[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[10]                     ; N/A     ;
; hay_pared[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[10]                     ; N/A     ;
; hay_pared[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[11]                     ; N/A     ;
; hay_pared[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[11]                     ; N/A     ;
; hay_pared[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[12]                     ; N/A     ;
; hay_pared[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[12]                     ; N/A     ;
; hay_pared[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[13]                     ; N/A     ;
; hay_pared[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[13]                     ; N/A     ;
; hay_pared[14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[14]                     ; N/A     ;
; hay_pared[14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[14]                     ; N/A     ;
; hay_pared[15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[15]                     ; N/A     ;
; hay_pared[15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[15]                     ; N/A     ;
; hay_pared[16]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[16]                     ; N/A     ;
; hay_pared[16]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[16]                     ; N/A     ;
; hay_pared[17]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[17]                     ; N/A     ;
; hay_pared[17]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[17]                     ; N/A     ;
; hay_pared[18]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[18]                     ; N/A     ;
; hay_pared[18]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[18]                     ; N/A     ;
; hay_pared[19]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[19]                     ; N/A     ;
; hay_pared[19]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[19]                     ; N/A     ;
; hay_pared[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[1]                      ; N/A     ;
; hay_pared[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[1]                      ; N/A     ;
; hay_pared[20]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[20]                     ; N/A     ;
; hay_pared[20]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[20]                     ; N/A     ;
; hay_pared[21]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[21]                     ; N/A     ;
; hay_pared[21]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[21]                     ; N/A     ;
; hay_pared[22]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[22]                     ; N/A     ;
; hay_pared[22]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[22]                     ; N/A     ;
; hay_pared[23]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[23]                     ; N/A     ;
; hay_pared[23]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[23]                     ; N/A     ;
; hay_pared[24]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[24]                     ; N/A     ;
; hay_pared[24]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[24]                     ; N/A     ;
; hay_pared[25]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[25]                     ; N/A     ;
; hay_pared[25]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[25]                     ; N/A     ;
; hay_pared[26]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[26]                     ; N/A     ;
; hay_pared[26]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[26]                     ; N/A     ;
; hay_pared[27]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[27]                     ; N/A     ;
; hay_pared[27]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[27]                     ; N/A     ;
; hay_pared[28]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[28]                     ; N/A     ;
; hay_pared[28]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[28]                     ; N/A     ;
; hay_pared[29]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[29]                     ; N/A     ;
; hay_pared[29]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[29]                     ; N/A     ;
; hay_pared[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[2]                      ; N/A     ;
; hay_pared[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[2]                      ; N/A     ;
; hay_pared[30]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[30]                     ; N/A     ;
; hay_pared[30]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[30]                     ; N/A     ;
; hay_pared[31]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[31]                     ; N/A     ;
; hay_pared[31]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[31]                     ; N/A     ;
; hay_pared[32]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[32]                     ; N/A     ;
; hay_pared[32]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[32]                     ; N/A     ;
; hay_pared[33]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[33]                     ; N/A     ;
; hay_pared[33]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[33]                     ; N/A     ;
; hay_pared[34]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[34]                     ; N/A     ;
; hay_pared[34]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[34]                     ; N/A     ;
; hay_pared[35]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[35]                     ; N/A     ;
; hay_pared[35]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[35]                     ; N/A     ;
; hay_pared[36]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[36]                     ; N/A     ;
; hay_pared[36]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[36]                     ; N/A     ;
; hay_pared[37]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[37]                     ; N/A     ;
; hay_pared[37]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[37]                     ; N/A     ;
; hay_pared[38]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[38]                     ; N/A     ;
; hay_pared[38]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[38]                     ; N/A     ;
; hay_pared[39]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[39]                     ; N/A     ;
; hay_pared[39]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[39]                     ; N/A     ;
; hay_pared[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[3]                      ; N/A     ;
; hay_pared[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[3]                      ; N/A     ;
; hay_pared[40]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[40]                     ; N/A     ;
; hay_pared[40]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[40]                     ; N/A     ;
; hay_pared[41]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[41]                     ; N/A     ;
; hay_pared[41]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[41]                     ; N/A     ;
; hay_pared[42]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[42]                     ; N/A     ;
; hay_pared[42]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[42]                     ; N/A     ;
; hay_pared[43]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[43]                     ; N/A     ;
; hay_pared[43]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[43]                     ; N/A     ;
; hay_pared[44]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[44]                     ; N/A     ;
; hay_pared[44]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[44]                     ; N/A     ;
; hay_pared[45]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[45]                     ; N/A     ;
; hay_pared[45]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[45]                     ; N/A     ;
; hay_pared[46]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[46]                     ; N/A     ;
; hay_pared[46]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[46]                     ; N/A     ;
; hay_pared[47]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[47]                     ; N/A     ;
; hay_pared[47]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[47]                     ; N/A     ;
; hay_pared[48]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[48]                     ; N/A     ;
; hay_pared[48]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[48]                     ; N/A     ;
; hay_pared[49]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[49]                     ; N/A     ;
; hay_pared[49]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[49]                     ; N/A     ;
; hay_pared[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[4]                      ; N/A     ;
; hay_pared[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[4]                      ; N/A     ;
; hay_pared[50]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[50]                     ; N/A     ;
; hay_pared[50]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[50]                     ; N/A     ;
; hay_pared[51]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[51]                     ; N/A     ;
; hay_pared[51]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[51]                     ; N/A     ;
; hay_pared[52]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[52]                     ; N/A     ;
; hay_pared[52]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[52]                     ; N/A     ;
; hay_pared[53]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[53]                     ; N/A     ;
; hay_pared[53]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[53]                     ; N/A     ;
; hay_pared[54]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[54]                     ; N/A     ;
; hay_pared[54]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[54]                     ; N/A     ;
; hay_pared[55]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[55]                     ; N/A     ;
; hay_pared[55]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[55]                     ; N/A     ;
; hay_pared[56]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[56]                     ; N/A     ;
; hay_pared[56]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[56]                     ; N/A     ;
; hay_pared[57]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[57]                     ; N/A     ;
; hay_pared[57]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[57]                     ; N/A     ;
; hay_pared[58]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[58]                     ; N/A     ;
; hay_pared[58]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[58]                     ; N/A     ;
; hay_pared[59]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[59]                     ; N/A     ;
; hay_pared[59]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[59]                     ; N/A     ;
; hay_pared[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[5]                      ; N/A     ;
; hay_pared[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[5]                      ; N/A     ;
; hay_pared[60]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[60]                     ; N/A     ;
; hay_pared[60]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[60]                     ; N/A     ;
; hay_pared[61]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[61]                     ; N/A     ;
; hay_pared[61]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[61]                     ; N/A     ;
; hay_pared[62]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[62]                     ; N/A     ;
; hay_pared[62]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[62]                     ; N/A     ;
; hay_pared[63]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[63]                     ; N/A     ;
; hay_pared[63]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[63]                     ; N/A     ;
; hay_pared[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[6]                      ; N/A     ;
; hay_pared[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[6]                      ; N/A     ;
; hay_pared[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[7]                      ; N/A     ;
; hay_pared[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[7]                      ; N/A     ;
; hay_pared[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[8]                      ; N/A     ;
; hay_pared[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[8]                      ; N/A     ;
; hay_pared[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[9]                      ; N/A     ;
; hay_pared[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pared:inst19|data2_out[9]                      ; N/A     ;
; izq_der            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control_general:inst77|state.giro_izq          ; N/A     ;
; izq_der            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control_general:inst77|state.giro_izq          ; N/A     ;
; izquierda_9[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst235|y[0]~2                    ; N/A     ;
; izquierda_9[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst235|y[0]~2                    ; N/A     ;
; izquierda_9[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst235|y[1]~3                    ; N/A     ;
; izquierda_9[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst235|y[1]~3                    ; N/A     ;
; izquierda_9[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst235|y[2]~1                    ; N/A     ;
; izquierda_9[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst235|y[2]~1                    ; N/A     ;
; izquierda_9[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst235|y[3]~0                    ; N/A     ;
; izquierda_9[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_2x1_4bit:inst235|y[3]~0                    ; N/A     ;
; menor_9[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst243|menor[0]~10           ; N/A     ;
; menor_9[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst243|menor[0]~10           ; N/A     ;
; menor_9[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst243|menor[1]~5            ; N/A     ;
; menor_9[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst243|menor[1]~5            ; N/A     ;
; menor_9[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst243|menor[2]~6            ; N/A     ;
; menor_9[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst243|menor[2]~6            ; N/A     ;
; menor_9[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst243|menor[3]~7            ; N/A     ;
; menor_9[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst243|menor[3]~7            ; N/A     ;
; menor_vecino_15[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst213|min_value~13          ; N/A     ;
; menor_vecino_15[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst213|min_value~13          ; N/A     ;
; menor_vecino_15[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst213|min_value~10          ; N/A     ;
; menor_vecino_15[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst213|min_value~10          ; N/A     ;
; menor_vecino_15[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst213|min_value~9           ; N/A     ;
; menor_vecino_15[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst213|min_value~9           ; N/A     ;
; menor_vecino_15[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst213|min_value~8           ; N/A     ;
; menor_vecino_15[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Comparador_Celda:inst213|min_value~8           ; N/A     ;
; orientacion[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sistema_De_Orientacion:inst21|orientacion[0]~0 ; N/A     ;
; orientacion[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sistema_De_Orientacion:inst21|orientacion[0]~0 ; N/A     ;
; orientacion[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sistema_De_Orientacion:inst21|orientacion[1]~1 ; N/A     ;
; orientacion[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sistema_De_Orientacion:inst21|orientacion[1]~1 ; N/A     ;
; pos[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; subsistema_3:inst23|WideOr19~_wirecell         ; N/A     ;
; pos[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; subsistema_3:inst23|WideOr19~_wirecell         ; N/A     ;
; pos[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; subsistema_3:inst23|WideOr18~_wirecell         ; N/A     ;
; pos[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; subsistema_3:inst23|WideOr18~_wirecell         ; N/A     ;
; pos[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; subsistema_3:inst23|WideOr17~_wirecell         ; N/A     ;
; pos[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; subsistema_3:inst23|WideOr17~_wirecell         ; N/A     ;
; pos[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; subsistema_3:inst23|WideOr16~_wirecell         ; N/A     ;
; pos[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; subsistema_3:inst23|WideOr16~_wirecell         ; N/A     ;
+--------------------+---------------+-----------+----------------+-------------------+------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Nov 30 19:17:43 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ADC_tutorial -c ADC_tutorial
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file control_general.vhd
    Info (12022): Found design unit 1: control_general-rtl
    Info (12023): Found entity 1: control_general
Info (12021): Found 2 design units, including 1 entities, in source file comparador_dir.vhd
    Info (12022): Found design unit 1: comparador_dir-BEHAVIOR
    Info (12023): Found entity 1: comparador_dir
Info (12021): Found 1 design units, including 1 entities, in source file prueba_para_calibrar.bdf
    Info (12023): Found entity 1: prueba_para_calibrar
Info (12021): Found 2 design units, including 1 entities, in source file cte1.vhd
    Info (12022): Found design unit 1: cte1-Behavioral
    Info (12023): Found entity 1: cte1
Info (12021): Found 2 design units, including 1 entities, in source file control_prueba.vhd
    Info (12022): Found design unit 1: control_prueba-BEHAVIOR
    Info (12023): Found entity 1: control_prueba
Info (12021): Found 2 design units, including 1 entities, in source file giro_nuevo.vhd
    Info (12022): Found design unit 1: giro_nuevo-BEHAVIOR
    Info (12023): Found entity 1: giro_nuevo
Info (12021): Found 1 design units, including 1 entities, in source file floodfill_1celda_sim.bdf
    Info (12023): Found entity 1: floodfill_1celda_sim
Info (12021): Found 2 design units, including 1 entities, in source file sumador_4bits.vhd
    Info (12022): Found design unit 1: sumador_4bits-Behavioral
    Info (12023): Found entity 1: sumador_4bits
Info (12021): Found 2 design units, including 1 entities, in source file sistema_de_orientacion.vhd
    Info (12022): Found design unit 1: Sistema_De_Orientacion-BEHAVIOR
    Info (12023): Found entity 1: Sistema_De_Orientacion
Info (12021): Found 1 design units, including 1 entities, in source file bloque_adc_controller/prueba_de_linea.bdf
    Info (12023): Found entity 1: Prueba_de_Linea
Info (12021): Found 2 design units, including 1 entities, in source file detector_cambio_casilla.vhd
    Info (12022): Found design unit 1: Detector_Cambio_Casilla-BEHAVIOR
    Info (12023): Found entity 1: Detector_Cambio_Casilla
Info (12021): Found 2 design units, including 1 entities, in source file sistema_de_control_prueba.vhd
    Info (12022): Found design unit 1: Sistema_De_Control_Prueba-BEHAVIOR
    Info (12023): Found entity 1: Sistema_De_Control_Prueba
Info (12021): Found 2 design units, including 1 entities, in source file giro.vhd
    Info (12022): Found design unit 1: giro-BEHAVIOR
    Info (12023): Found entity 1: giro
Info (12021): Found 1 design units, including 1 entities, in source file bloque_adc_controller/prueba_motores.bdf
    Info (12023): Found entity 1: prueba_motores
Info (12021): Found 1 design units, including 1 entities, in source file bloque_adc_controller/main_esquematico.bdf
    Info (12023): Found entity 1: Main_Esquematico
Info (12021): Found 2 design units, including 1 entities, in source file subsistema_3.vhd
    Info (12022): Found design unit 1: subsistema_3-BEHAVIOR
    Info (12023): Found entity 1: subsistema_3
Info (12021): Found 2 design units, including 1 entities, in source file subsistema_1.vhd
    Info (12022): Found design unit 1: subsistema_1-BEHAVIOR
    Info (12023): Found entity 1: subsistema_1
Info (12021): Found 2 design units, including 1 entities, in source file comparador.vhd
    Info (12022): Found design unit 1: comparador-Behavioral
    Info (12023): Found entity 1: comparador
Info (12021): Found 1 design units, including 1 entities, in source file bloque_adc_controller/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc
Info (12021): Found 1 design units, including 1 entities, in source file bloque_adc_controller/adc_adc_mega_0.v
    Info (12023): Found entity 1: adc_adc_mega_0
Info (12021): Found 2 design units, including 1 entities, in source file bloque_adc_controller/adc.vhd
    Info (12022): Found design unit 1: adc-rtl
    Info (12023): Found entity 1: adc
Warning (12019): Can't analyze file -- file Bloque_ADC_Controller/ADC_tutorial.bdf is missing
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: PLL
Info (12021): Found 2 design units, including 1 entities, in source file contador.vhd
    Info (12022): Found design unit 1: contador_7-Behavioral
    Info (12023): Found entity 1: contador_7
Info (12021): Found 2 design units, including 1 entities, in source file pllauto.vhd
    Info (12022): Found design unit 1: pllauto-SYN
    Info (12023): Found entity 1: pllauto
Info (12021): Found 2 design units, including 1 entities, in source file clockgeneral.vhd
    Info (12022): Found design unit 1: clockgeneral-SYN
    Info (12023): Found entity 1: clockgeneral
Info (12021): Found 2 design units, including 1 entities, in source file contador_7600.vhd
    Info (12022): Found design unit 1: contador_7600-Behavioral
    Info (12023): Found entity 1: contador_7600
Info (12021): Found 2 design units, including 1 entities, in source file delay_5000.vhd
    Info (12022): Found design unit 1: delay_5000-Behavioral
    Info (12023): Found entity 1: delay_5000
Info (12021): Found 2 design units, including 1 entities, in source file contador_10.vhd
    Info (12022): Found design unit 1: contador_10-Behavioral
    Info (12023): Found entity 1: contador_10
Info (12021): Found 2 design units, including 1 entities, in source file contador_6bits.vhd
    Info (12022): Found design unit 1: contador_6bits-Behavioral
    Info (12023): Found entity 1: contador_6bits
Info (12021): Found 2 design units, including 1 entities, in source file output_files/contador_15200.vhd
    Info (12022): Found design unit 1: contador_15200-Behavioral
    Info (12023): Found entity 1: contador_15200
Info (12021): Found 2 design units, including 1 entities, in source file comparador_paredes.vhd
    Info (12022): Found design unit 1: comparador_paredes-Behavioral
    Info (12023): Found entity 1: comparador_paredes
Info (12021): Found 1 design units, including 1 entities, in source file floodfill.bdf
    Info (12023): Found entity 1: floodfill
Info (12021): Found 2 design units, including 1 entities, in source file mux_2x1_4bit.vhd
    Info (12022): Found design unit 1: mux_2x1_4bit-Behavioral
    Info (12023): Found entity 1: mux_2x1_4bit
Info (12021): Found 2 design units, including 1 entities, in source file comparador_celda.vhd
    Info (12022): Found design unit 1: Comparador_Celda-Behavioral
    Info (12023): Found entity 1: Comparador_Celda
Info (12021): Found 2 design units, including 1 entities, in source file sumador_completo.vhd
    Info (12022): Found design unit 1: sumador_completo-Behavioral
    Info (12023): Found entity 1: sumador_completo
Info (12021): Found 1 design units, including 1 entities, in source file floodfill_para_simular.bdf
    Info (12023): Found entity 1: floodfill_para_simular
Info (12021): Found 2 design units, including 1 entities, in source file ffd_4bits.vhd
    Info (12022): Found design unit 1: FFD_4bits-Behavioral
    Info (12023): Found entity 1: FFD_4bits
Info (12021): Found 2 design units, including 1 entities, in source file pared.vhd
    Info (12022): Found design unit 1: pared-Behavioral
    Info (12023): Found entity 1: pared
Info (12021): Found 2 design units, including 1 entities, in source file generate_constant.vhd
    Info (12022): Found design unit 1: generate_constant-Behavioral
    Info (12023): Found entity 1: generate_constant
Info (12021): Found 2 design units, including 1 entities, in source file cte_cero.vhd
    Info (12022): Found design unit 1: cte_cero-Behavioral
    Info (12023): Found entity 1: cte_cero
Info (12021): Found 2 design units, including 1 entities, in source file paredes.vhd
    Info (12022): Found design unit 1: paredes-behavioral
    Info (12023): Found entity 1: paredes
Info (12021): Found 1 design units, including 1 entities, in source file pruebaparedes.bdf
    Info (12023): Found entity 1: pruebaparedes
Info (12021): Found 2 design units, including 1 entities, in source file mux_16x1_2bit.vhd
    Info (12022): Found design unit 1: mux_16x1_2bit-Behavioral
    Info (12023): Found entity 1: mux_16x1_2bit
Info (12021): Found 1 design units, including 1 entities, in source file main.bdf
    Info (12023): Found entity 1: main
Info (12021): Found 1 design units, including 1 entities, in source file prueba_posicionamiento.bdf
    Info (12023): Found entity 1: prueba_posicionamiento
Info (12021): Found 1 design units, including 1 entities, in source file prueba_orientacion.bdf
    Info (12023): Found entity 1: prueba_orientacion
Info (12021): Found 2 design units, including 1 entities, in source file prioridad_giro.vhd
    Info (12022): Found design unit 1: prioridad_giro-Behavioral
    Info (12023): Found entity 1: prioridad_giro
Info (12021): Found 1 design units, including 1 entities, in source file block5.bdf
    Info (12023): Found entity 1: Block5
Info (12021): Found 2 design units, including 1 entities, in source file bloque_control.vhdl
    Info (12022): Found design unit 1: bloque_control-BEHAVIOR
    Info (12023): Found entity 1: bloque_control
Info (12021): Found 2 design units, including 1 entities, in source file comparador_2bits.vhd
    Info (12022): Found design unit 1: comparador_2bits-Behavioral
    Info (12023): Found entity 1: comparador_2bits
Info (12021): Found 1 design units, including 1 entities, in source file prueba_giro.bdf
    Info (12023): Found entity 1: prueba_giro
Info (12021): Found 1 design units, including 1 entities, in source file prueba_floodfill.bdf
    Info (12023): Found entity 1: prueba_floodfill
Info (12021): Found 1 design units, including 1 entities, in source file pruebaff.bdf
    Info (12023): Found entity 1: pRUEBAFF
Info (12021): Found 1 design units, including 1 entities, in source file prueba_sensores.bdf
    Info (12023): Found entity 1: prueba_sensores
Info (12021): Found 1 design units, including 1 entities, in source file output_files/conexioooon.bdf
    Info (12023): Found entity 1: conexioooon
Info (12021): Found 2 design units, including 1 entities, in source file prioridad.vhd
    Info (12022): Found design unit 1: prioridad-Behavioral
    Info (12023): Found entity 1: prioridad
Info (12021): Found 2 design units, including 1 entities, in source file contador_2000.vhd
    Info (12022): Found design unit 1: contador_2000-Behavioral
    Info (12023): Found entity 1: contador_2000
Info (12021): Found 2 design units, including 1 entities, in source file inverter_2bits.vhd
    Info (12022): Found design unit 1: inverter_2bits-Behavioral
    Info (12023): Found entity 1: inverter_2bits
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (275011): Block or symbol "Detector_Cambio_Casilla" of instance "inst8" overlaps another block or symbol
Warning (275011): Block or symbol "paredes" of instance "inst20" overlaps another block or symbol
Warning (275009): Pin "clockcito" not connected
Warning (275008): Primitive "GND" of instance "inst74" not used
Info (12128): Elaborating entity "adc" for hierarchy "adc:inst1"
Info (12128): Elaborating entity "adc_adc_mega_0" for hierarchy "adc:inst1|adc_adc_mega_0:adc_mega_0"
Info (12128): Elaborating entity "altera_up_avalon_adv_adc" for hierarchy "adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL"
Info (12128): Elaborating entity "pllauto" for hierarchy "pllauto:inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pllauto:inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pllauto:inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "pllauto:inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1250"
    Info (12134): Parameter "clk1_duty_cycle" = "75"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pllauto"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pllauto_altpll.v
    Info (12023): Found entity 1: pllauto_altpll
Info (12128): Elaborating entity "pllauto_altpll" for hierarchy "pllauto:inst|altpll:altpll_component|pllauto_altpll:auto_generated"
Info (12128): Elaborating entity "giro_nuevo" for hierarchy "giro_nuevo:inst5"
Info (12128): Elaborating entity "clockgeneral" for hierarchy "clockgeneral:inst17"
Info (12128): Elaborating entity "altpll" for hierarchy "clockgeneral:inst17|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "clockgeneral:inst17|altpll:altpll_component"
Info (12133): Instantiated megafunction "clockgeneral:inst17|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clockgeneral"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clockgeneral_altpll.v
    Info (12023): Found entity 1: clockgeneral_altpll
Info (12128): Elaborating entity "clockgeneral_altpll" for hierarchy "clockgeneral:inst17|altpll:altpll_component|clockgeneral_altpll:auto_generated"
Info (12128): Elaborating entity "control_general" for hierarchy "control_general:inst77"
Info (12128): Elaborating entity "comparador_2bits" for hierarchy "comparador_2bits:inst18"
Info (12128): Elaborating entity "Sistema_De_Orientacion" for hierarchy "Sistema_De_Orientacion:inst21"
Info (12128): Elaborating entity "inverter_2bits" for hierarchy "inverter_2bits:inst81"
Info (12128): Elaborating entity "mux_16x1_2bit" for hierarchy "mux_16x1_2bit:inst51"
Info (12128): Elaborating entity "Comparador_Celda" for hierarchy "Comparador_Celda:inst376"
Info (12128): Elaborating entity "mux_2x1_4bit" for hierarchy "mux_2x1_4bit:inst366"
Info (12128): Elaborating entity "pared" for hierarchy "pared:inst19"
Info (12128): Elaborating entity "paredes" for hierarchy "paredes:inst20"
Info (12128): Elaborating entity "subsistema_3" for hierarchy "subsistema_3:inst23"
Info (12128): Elaborating entity "Detector_Cambio_Casilla" for hierarchy "Detector_Cambio_Casilla:inst8"
Info (12128): Elaborating entity "contador_10" for hierarchy "contador_10:inst9"
Info (12128): Elaborating entity "FFD_4bits" for hierarchy "FFD_4bits:inst313"
Info (12128): Elaborating entity "sumador_4bits" for hierarchy "sumador_4bits:inst310"
Info (12128): Elaborating entity "generate_constant" for hierarchy "generate_constant:inst10"
Info (12128): Elaborating entity "cte1" for hierarchy "cte1:inst24"
Info (12128): Elaborating entity "cte_cero" for hierarchy "cte_cero:inst22"
Info (12128): Elaborating entity "prioridad" for hierarchy "prioridad:inst76"
Warning (10492): VHDL Process Statement warning at prioridad.vhd(20): signal "result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "contador_2000" for hierarchy "contador_2000:inst78"
Info (12128): Elaborating entity "contador_7600" for hierarchy "contador_7600:inst7"
Info (12128): Elaborating entity "subsistema_1" for hierarchy "subsistema_1:inst4"
Info (12128): Elaborating entity "comparador" for hierarchy "comparador:inst6"
Info (12128): Elaborating entity "contador_6bits" for hierarchy "contador_6bits:inst16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p124.tdf
    Info (12023): Found entity 1: altsyncram_p124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_aii.tdf
    Info (12023): Found entity 1: cntr_aii
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Dir_Min12[1]" is stuck at GND
    Warning (13410): Pin "Mi_Peso_0_[3]" is stuck at GND
    Warning (13410): Pin "Mi_Peso_0_[2]" is stuck at GND
    Warning (13410): Pin "Mi_Peso_0_[1]" is stuck at GND
    Warning (13410): Pin "Mi_Peso_0_[0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 259 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clockcito"
Info (21057): Implemented 3362 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 134 output pins
    Info (21061): Implemented 3087 logic cells
    Info (21064): Implemented 129 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4693 megabytes
    Info: Processing ended: Sat Nov 30 19:18:05 2024
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:21


