{"result": {"query": ":facetid:toc:\"db/conf/fpga/fpga2004.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "188.98"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "68", "@dc": "68", "@oc": "68", "@id": "40547735", "text": ":facetid:toc:db/conf/fpga/fpga2004.bht"}}, "hits": {"@total": "68", "@computed": "68", "@sent": "68", "@first": "0", "hit": [{"@score": "1", "@id": "5657466", "info": {"authors": {"author": [{"@pid": "46/4753", "text": "Jason Helge Anderson"}, {"@pid": "n/FaridNNajm", "text": "Farid N. Najm"}, {"@pid": "20/2748", "text": "Tim Tuan"}]}, "title": "Active leakage power optimization for FPGAs.", "venue": "FPGA", "pages": "33-41", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AndersonNT04", "doi": "10.1145/968280.968287", "ee": "https://doi.org/10.1145/968280.968287", "url": "https://dblp.org/rec/conf/fpga/AndersonNT04"}, "url": "URL#5657466"}, {"@score": "1", "@id": "5657467", "info": {"authors": {"author": [{"@pid": "70/2715", "text": "Sashisu Bajracharya"}, {"@pid": "s/ChangShu-3", "text": "Chang Shu 0003"}, {"@pid": "02/1286", "text": "Kris Gaj"}, {"@pid": "e/TarekAElGhazawi", "text": "Tarek A. El-Ghazawi"}]}, "title": "Implementation of elliptic curve cryptosystems over GF(2n) in optimal normal basis on a reconfigurable computer.", "venue": "FPGA", "pages": "259", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BajracharyaSGE04", "doi": "10.1145/968280.968354", "ee": "https://doi.org/10.1145/968280.968354", "url": "https://dblp.org/rec/conf/fpga/BajracharyaSGE04"}, "url": "URL#5657467"}, {"@score": "1", "@id": "5657468", "info": {"authors": {"author": [{"@pid": "15/1148", "text": "Zachary K. Baker"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "Time and area efficient pattern matching on FPGAs.", "venue": "FPGA", "pages": "223-232", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BakerP04", "doi": "10.1145/968280.968312", "ee": "https://doi.org/10.1145/968280.968312", "url": "https://dblp.org/rec/conf/fpga/BakerP04"}, "url": "URL#5657468"}, {"@score": "1", "@id": "5657469", "info": {"authors": {"author": [{"@pid": "76/6143", "text": "Paul Berube"}, {"@pid": "a/JoseNelsonAmaral", "text": "Jos\u00e9 Nelson Amaral"}, {"@pid": "m/MikeHMacGregor", "text": "Mike H. MacGregor"}]}, "title": "An FPGA prototype for the experimental evaluation of a multizone network cache.", "venue": "FPGA", "pages": "253", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BerubeAM04", "doi": "10.1145/968280.968341", "ee": "https://doi.org/10.1145/968280.968341", "url": "https://dblp.org/rec/conf/fpga/BerubeAM04"}, "url": "URL#5657469"}, {"@score": "1", "@id": "5657470", "info": {"authors": {"author": [{"@pid": "38/1967", "text": "Gabriel Caffarena"}, {"@pid": "34/2233", "text": "Slobodan Bojanic"}, {"@pid": "03/3742", "text": "Juan A. L\u00f3pez"}, {"@pid": "30/6659", "text": "Carlos E. Pedreira"}, {"@pid": "47/2382", "text": "Octavio Nieto-Taladriz"}]}, "title": "High-speed systolic array for gene matching.", "venue": "FPGA", "pages": "248", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CaffarenaBLPN04", "doi": "10.1145/968280.968325", "ee": "https://doi.org/10.1145/968280.968325", "url": "https://dblp.org/rec/conf/fpga/CaffarenaBLPN04"}, "url": "URL#5657470"}, {"@score": "1", "@id": "5657471", "info": {"authors": {"author": [{"@pid": "29/6076", "text": "Richard Carbone"}, {"@pid": "64/4169", "text": "Andreas E. Savakis"}]}, "title": "A flexible hardware architecture for 2-D discrete wavelet transform.", "venue": "FPGA", "pages": "246", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CarboneS04", "doi": "10.1145/968280.968319", "ee": "https://doi.org/10.1145/968280.968319", "url": "https://dblp.org/rec/conf/fpga/CarboneS04"}, "url": "URL#5657471"}, {"@score": "1", "@id": "5657472", "info": {"authors": {"author": [{"@pid": "22/4569", "text": "Mark L. Chang"}, {"@pid": "h/ScottHauck", "text": "Scott Hauck"}]}, "title": "Least-significant bit optimization techniques for FPGAs.", "venue": "FPGA", "pages": "251", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChangH04", "doi": "10.1145/968280.968334", "ee": "https://doi.org/10.1145/968280.968334", "url": "https://dblp.org/rec/conf/fpga/ChangH04"}, "url": "URL#5657472"}, {"@score": "1", "@id": "5657473", "info": {"authors": {"author": [{"@pid": "37/1234", "text": "Deming Chen"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "87/3534-3", "text": "Fei Li 0003"}, {"@pid": "75/5673-1", "text": "Lei He 0001"}]}, "title": "Low-power technology mapping for FPGA architectures with dual supply voltages.", "venue": "FPGA", "pages": "109-117", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChenCLH04", "doi": "10.1145/968280.968297", "ee": "https://doi.org/10.1145/968280.968297", "url": "https://dblp.org/rec/conf/fpga/ChenCLH04"}, "url": "URL#5657473"}, {"@score": "1", "@id": "5657474", "info": {"authors": {"author": [{"@pid": "26/1439", "text": "Wang Chen"}, {"@pid": "84/2689", "text": "Panos Kosmas"}, {"@pid": "l/MiriamLeeser", "text": "Miriam Leeser"}, {"@pid": "63/8988", "text": "Carey M. Rappaport"}]}, "title": "An FPGA implementation of the two-dimensional finite-difference time-domain (FDTD) algorithm.", "venue": "FPGA", "pages": "213-222", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChenKLR04", "doi": "10.1145/968280.968311", "ee": "https://doi.org/10.1145/968280.968311", "url": "https://dblp.org/rec/conf/fpga/ChenKLR04"}, "url": "URL#5657474"}, {"@score": "1", "@id": "5657475", "info": {"authors": {"author": {"@pid": "40/2846", "text": "Erik Chmelar"}}, "title": "Subframe multiplexing for FPGA manufacturing test configuration.", "venue": "FPGA", "pages": "245", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Chmelar04", "doi": "10.1145/968280.968315", "ee": "https://doi.org/10.1145/968280.968315", "url": "https://dblp.org/rec/conf/fpga/Chmelar04"}, "url": "URL#5657475"}, {"@score": "1", "@id": "5657476", "info": {"authors": {"author": [{"@pid": "06/2381", "text": "Katherine Compton"}, {"@pid": "h/ScottHauck", "text": "Scott Hauck"}]}, "title": "Flexibility measurement of domain-specific reconfigurable hardware.", "venue": "FPGA", "pages": "155-161", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ComptonH04", "doi": "10.1145/968280.968303", "ee": "https://doi.org/10.1145/968280.968303", "url": "https://dblp.org/rec/conf/fpga/ComptonH04"}, "url": "URL#5657476"}, {"@score": "1", "@id": "5657477", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "26/2468", "text": "Yiping Fan"}, {"@pid": "63/3981", "text": "Guoling Han"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}]}, "title": "Application-specific instruction generation for configurable processor architectures.", "venue": "FPGA", "pages": "183-189", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CongFHZ04", "doi": "10.1145/968280.968307", "ee": "https://doi.org/10.1145/968280.968307", "url": "https://dblp.org/rec/conf/fpga/CongFHZ04"}, "url": "URL#5657477"}, {"@score": "1", "@id": "5657478", "info": {"authors": {"author": [{"@pid": "95/3345", "text": "Tomasz S. Czajkowski"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}]}, "title": "A synthesis oriented omniscient manual editor.", "venue": "FPGA", "pages": "89-98", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CzajkowskiR04", "doi": "10.1145/968280.968295", "ee": "https://doi.org/10.1145/968280.968295", "url": "https://dblp.org/rec/conf/fpga/CzajkowskiR04"}, "url": "URL#5657478"}, {"@score": "1", "@id": "5657479", "info": {"authors": {"author": [{"@pid": "43/4274", "text": "Martin Danek"}, {"@pid": "05/4813", "text": "Josef Kol\u00e1r"}]}, "title": "FPGA modelling for high-performance algorithms.", "venue": "FPGA", "pages": "251", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DanekK04", "doi": "10.1145/968280.968335", "ee": "https://doi.org/10.1145/968280.968335", "url": "https://dblp.org/rec/conf/fpga/DanekK04"}, "url": "URL#5657479"}, {"@score": "1", "@id": "5657480", "info": {"authors": {"author": [{"@pid": "d/ADeHon", "text": "Andr\u00e9 DeHon"}, {"@pid": "h/BradLHutchings", "text": "Brad L. Hutchings"}, {"@pid": "14/6733", "text": "Daryl Rudusky"}, {"@pid": "34/3591", "text": "James Hwang"}, {"@pid": "77/2652", "text": "Nikhil"}, {"@pid": "94/6813", "text": "Salil Raje"}, {"@pid": "87/6419", "text": "Adrian Stoica"}]}, "title": "What is the right model for programming and using modern FPGAs?", "venue": "FPGA", "pages": "119", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DeHonHRHNRS04", "doi": "10.1145/968280.968281", "ee": "https://doi.org/10.1145/968280.968281", "url": "https://dblp.org/rec/conf/fpga/DeHonHRHNRS04"}, "url": "URL#5657480"}, {"@score": "1", "@id": "5657481", "info": {"authors": {"author": [{"@pid": "d/ADeHon", "text": "Andr\u00e9 DeHon"}, {"@pid": "00/4680", "text": "Michael J. Wilson"}]}, "title": "Nanowire-based sublithographic programmable logic arrays.", "venue": "FPGA", "pages": "123-132", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DeHonW04", "doi": "10.1145/968280.968299", "ee": "https://doi.org/10.1145/968280.968299", "url": "https://dblp.org/rec/conf/fpga/DeHonW04"}, "url": "URL#5657481"}, {"@score": "1", "@id": "5657482", "info": {"authors": {"author": [{"@pid": "35/3468", "text": "Daniel Denning"}, {"@pid": "65/86", "text": "Malachy Devlin"}, {"@pid": "27/1377-1", "text": "James Irvine 0001"}]}, "title": "Hardware co-simulation in system generator of the AES-128 encryption algorithm.", "venue": "FPGA", "pages": "247", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DenningDI04", "doi": "10.1145/968280.968322", "ee": "https://doi.org/10.1145/968280.968322", "url": "https://dblp.org/rec/conf/fpga/DenningDI04"}, "url": "URL#5657482"}, {"@score": "1", "@id": "5657483", "info": {"authors": {"author": [{"@pid": "26/2458", "text": "Christopher C. Doss"}, {"@pid": "69/951", "text": "Robert L. Riley Jr."}]}, "title": "FPGA-based implementation of single-precision exponential unit.", "venue": "FPGA", "pages": "248", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DossR04", "doi": "10.1145/968280.968324", "ee": "https://doi.org/10.1145/968280.968324", "url": "https://dblp.org/rec/conf/fpga/DossR04"}, "url": "URL#5657483"}, {"@score": "1", "@id": "5657484", "info": {"authors": {"author": [{"@pid": "05/4496", "text": "Steve Ferrera"}, {"@pid": "09/254", "text": "Nicholas P. Carter"}]}, "title": "A magnetoelectronic macrocell employing reconfigurable threshold logic.", "venue": "FPGA", "pages": "143-151", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FerreraC04", "doi": "10.1145/968280.968301", "ee": "https://doi.org/10.1145/968280.968301", "url": "https://dblp.org/rec/conf/fpga/FerreraC04"}, "url": "URL#5657484"}, {"@score": "1", "@id": "5657485", "info": {"authors": {"author": [{"@pid": "63/2673", "text": "Michalis D. Galanis"}, {"@pid": "78/3760", "text": "George Theodoridis"}, {"@pid": "70/5489", "text": "Spyros Tragoudas"}, {"@pid": "s/DimitriosSoudris", "text": "Dimitrios Soudris"}, {"@pid": "g/CostasEGoutis", "text": "Constantinos E. Goutis"}]}, "title": "A novel coarse-grain reconfigurable data-path for accelerating DSP kernels.", "venue": "FPGA", "pages": "252", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GalanisTTSG04", "doi": "10.1145/968280.968337", "ee": "https://doi.org/10.1145/968280.968337", "url": "https://dblp.org/rec/conf/fpga/GalanisTTSG04"}, "url": "URL#5657485"}, {"@score": "1", "@id": "5657486", "info": {"authors": {"author": [{"@pid": "35/6339", "text": "Aman Gayasen"}, {"@pid": "14/6549", "text": "Yuh-Fang Tsai"}, {"@pid": "v/NarayananVijaykrishnan", "text": "Narayanan Vijaykrishnan"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "i/MaryJaneIrwin", "text": "Mary Jane Irwin"}, {"@pid": "20/2748", "text": "Tim Tuan"}]}, "title": "Reducing leakage energy in FPGAs using region-constrained placement.", "venue": "FPGA", "pages": "51-58", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GayasenTVKIT04", "doi": "10.1145/968280.968289", "ee": "https://doi.org/10.1145/968280.968289", "url": "https://dblp.org/rec/conf/fpga/GayasenTVKIT04"}, "url": "URL#5657486"}, {"@score": "1", "@id": "5657487", "info": {"authors": {"author": [{"@pid": "91/4165", "text": "Zhi Guo"}, {"@pid": "n/WalidANajjar", "text": "Walid A. Najjar"}, {"@pid": "v/FrankVahid", "text": "Frank Vahid"}, {"@pid": "31/537", "text": "Kees A. Vissers"}]}, "title": "A quantitative analysis of the speedup factors of FPGAs over processors.", "venue": "FPGA", "pages": "162-170", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GuoNVV04", "doi": "10.1145/968280.968304", "ee": "https://doi.org/10.1145/968280.968304", "url": "https://dblp.org/rec/conf/fpga/GuoNVV04"}, "url": "URL#5657487"}, {"@score": "1", "@id": "5657488", "info": {"authors": {"author": [{"@pid": "19/1050", "text": "Jong-Ru Guo"}, {"@pid": "11/390", "text": "Chao You"}, {"@pid": "76/4622", "text": "Michael Chu"}, {"@pid": "08/3217", "text": "Robert W. Heikaus"}, {"@pid": "80/3262", "text": "Kuan Zhou"}, {"@pid": "92/4784", "text": "Okan Erdogan"}, {"@pid": "33/5004", "text": "Jiedong Diao"}, {"@pid": "73/1050", "text": "Bryan S. Goda"}, {"@pid": "11/40", "text": "Russell P. Kraft"}, {"@pid": "77/4174", "text": "John F. McDonald"}]}, "title": "The gigahertz FPGA: design consideration and applications.", "venue": "FPGA", "pages": "248", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GuoYCHZEDGKM04", "doi": "10.1145/968280.968326", "ee": "https://doi.org/10.1145/968280.968326", "url": "https://dblp.org/rec/conf/fpga/GuoYCHZEDGKM04"}, "url": "URL#5657488"}, {"@score": "1", "@id": "5657489", "info": {"authors": {"author": [{"@pid": "93/2851", "text": "Christian Hinkelbein"}, {"@pid": "77/5799", "text": "Andrei Khomich"}, {"@pid": "39/6093", "text": "Andreas Kugel"}, {"@pid": "m/RManner", "text": "Reinhard M\u00e4nner"}, {"@pid": "59/650-6", "text": "Matthias M\u00fcller 0006"}]}, "title": "Using an FPGA coprocessor for improving execution speed of TRT-LUT: one of the feature extraction algorithms for ATLAS LVL2 trigger.", "venue": "FPGA", "pages": "247", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HinkelbeinKKMM04", "doi": "10.1145/968280.968321", "ee": "https://doi.org/10.1145/968280.968321", "url": "https://dblp.org/rec/conf/fpga/HinkelbeinKKMM04"}, "url": "URL#5657489"}, {"@score": "1", "@id": "5657490", "info": {"authors": {"author": [{"@pid": "57/2096", "text": "Ranjesh G. Jaganathan"}, {"@pid": "13/4649", "text": "Matthew Simpson"}, {"@pid": "s/RonSass", "text": "Ron Sass"}]}, "title": "Automatic discovery, selection, and specialization of modules in RCADE.", "venue": "FPGA", "pages": "256", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JaganathanSS04", "doi": "10.1145/968280.968348", "ee": "https://doi.org/10.1145/968280.968348", "url": "https://dblp.org/rec/conf/fpga/JaganathanSS04"}, "url": "URL#5657490"}, {"@score": "1", "@id": "5657491", "info": {"authors": {"author": [{"@pid": "83/2438", "text": "Tianyi Jiang"}, {"@pid": "50/6299", "text": "Xiaoyong Tang"}, {"@pid": "b/PrithvirajBanerjee", "text": "Prithviraj Banerjee"}]}, "title": "High level area, delay and power estimation for FPGAs.", "venue": "FPGA", "pages": "249", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JiangTB04", "doi": "10.1145/968280.968329", "ee": "https://doi.org/10.1145/968280.968329", "url": "https://dblp.org/rec/conf/fpga/JiangTB04"}, "url": "URL#5657491"}, {"@score": "1", "@id": "5657492", "info": {"authors": {"author": [{"@pid": "20/1990", "text": "Takashi Kawanami"}, {"@pid": "39/4166", "text": "Masakazu Hioki"}, {"@pid": "36/4243", "text": "Hiroshi Nagase"}, {"@pid": "55/1827", "text": "Toshiyuki Tsutsumi"}, {"@pid": "39/1722", "text": "Tadashi Nakagawa"}, {"@pid": "68/5718", "text": "Toshihiro Sekigawa"}, {"@pid": "47/4728", "text": "Hanpei Koike"}]}, "title": "Preliminary performance analysis of flex power FPGA, a power reconfigurable device with fine granularity.", "venue": "FPGA", "pages": "257", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KawanamiHNTNSK04", "doi": "10.1145/968280.968351", "ee": "https://doi.org/10.1145/968280.968351", "url": "https://dblp.org/rec/conf/fpga/KawanamiHNTNSK04"}, "url": "URL#5657492"}, {"@score": "1", "@id": "5657493", "info": {"authors": {"author": [{"@pid": "88/356", "text": "John F. Keane"}, {"@pid": "59/6758", "text": "Christopher Bradley"}, {"@pid": "e/CarlEbeling", "text": "Carl Ebeling"}]}, "title": "A compiled accelerator for biological cell signaling simulations.", "venue": "FPGA", "pages": "233-241", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KeaneBE04", "doi": "10.1145/968280.968313", "ee": "https://doi.org/10.1145/968280.968313", "url": "https://dblp.org/rec/conf/fpga/KeaneBE04"}, "url": "URL#5657493"}, {"@score": "1", "@id": "5657494", "info": {"authors": {"author": [{"@pid": "91/3289", "text": "Paul Kohlbrenner"}, {"@pid": "02/1286", "text": "Kris Gaj"}]}, "title": "An embedded true random number generator for FPGAs.", "venue": "FPGA", "pages": "71-78", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KohlbrennerG04", "doi": "10.1145/968280.968292", "ee": "https://doi.org/10.1145/968280.968292", "url": "https://dblp.org/rec/conf/fpga/KohlbrennerG04"}, "url": "URL#5657494"}, {"@score": "1", "@id": "5657495", "info": {"authors": {"author": [{"@pid": "80/5074", "text": "Rohini Krishnan"}, {"@pid": "44/4622", "text": "Jos\u00e9 Pineda de Gyvez"}, {"@pid": "91/6969", "text": "Martijn T. Bennebroek"}]}, "title": "Low energy FPGA interconnect design.", "venue": "FPGA", "pages": "255", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KrishnanGB04", "doi": "10.1145/968280.968345", "ee": "https://doi.org/10.1145/968280.968345", "url": "https://dblp.org/rec/conf/fpga/KrishnanGB04"}, "url": "URL#5657495"}, {"@score": "1", "@id": "5657496", "info": {"authors": {"author": [{"@pid": "45/5129", "text": "Richard B. Kujoth"}, {"@pid": "09/2905", "text": "Chi-Wei Wang"}, {"@pid": "70/480", "text": "Derek B. Gottlieb"}, {"@pid": "68/638", "text": "Jeffrey J. Cook"}, {"@pid": "09/254", "text": "Nicholas P. Carter"}]}, "title": "A reconfigurable unit for a clustered programmable-reconfigurable processor.", "venue": "FPGA", "pages": "200-209", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KujothWGCC04", "doi": "10.1145/968280.968309", "ee": "https://doi.org/10.1145/968280.968309", "url": "https://dblp.org/rec/conf/fpga/KujothWGCC04"}, "url": "URL#5657496"}, {"@score": "1", "@id": "5657497", "info": {"authors": {"author": [{"@pid": "83/3075", "text": "Ian Kuon"}, {"@pid": "83/4255", "text": "Navid Azizi"}, {"@pid": "77/5861", "text": "Ahmad Darabiha"}, {"@pid": "59/4146", "text": "Aaron Egier"}, {"@pid": "c/PaulChow", "text": "Paul Chow"}]}, "title": "FPGA-based supercomputing: an implementation for molecular dynamics.", "venue": "FPGA", "pages": "253", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KuonADEC04", "doi": "10.1145/968280.968340", "ee": "https://doi.org/10.1145/968280.968340", "url": "https://dblp.org/rec/conf/fpga/KuonADEC04"}, "url": "URL#5657497"}, {"@score": "1", "@id": "5657498", "info": {"authors": {"author": [{"@pid": "83/3075", "text": "Ian Kuon"}, {"@pid": "59/4146", "text": "Aaron Egier"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}]}, "title": "Transistor grouping and metal layer trade-offs in automatic tile layout of FPGAs.", "venue": "FPGA", "pages": "249", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KuonER04", "doi": "10.1145/968280.968327", "ee": "https://doi.org/10.1145/968280.968327", "url": "https://dblp.org/rec/conf/fpga/KuonER04"}, "url": "URL#5657498"}, {"@score": "1", "@id": "5657499", "info": {"authors": {"author": [{"@pid": "02/7010", "text": "Jae-Jin Lee"}, {"@pid": "96/5092", "text": "Gi-Yong Song"}]}, "title": "Bit-level super-systolic array for FIR filter with a FPGA-based bit-serial semi-systolic multiplier.", "venue": "FPGA", "pages": "249", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LeeS04", "doi": "10.1145/968280.968328", "ee": "https://doi.org/10.1145/968280.968328", "url": "https://dblp.org/rec/conf/fpga/LeeS04"}, "url": "URL#5657499"}, {"@score": "1", "@id": "5657500", "info": {"authors": {"author": [{"@pid": "92/3739", "text": "Brian Leonard"}, {"@pid": "77/6762", "text": "Jeff Young"}, {"@pid": "s/RonSass", "text": "Ron Sass"}]}, "title": "Online placement infrastructure to support run-time reconfiguration.", "venue": "FPGA", "pages": "256", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LeonardYS04", "doi": "10.1145/968280.968347", "ee": "https://doi.org/10.1145/968280.968347", "url": "https://dblp.org/rec/conf/fpga/LeonardYS04"}, "url": "URL#5657500"}, {"@score": "1", "@id": "5657501", "info": {"authors": {"author": [{"@pid": "87/3534-3", "text": "Fei Li 0003"}, {"@pid": "27/586-1", "text": "Yan Lin 0001"}, {"@pid": "75/5673-1", "text": "Lei He 0001"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Low-power FPGA using pre-defined dual-Vdd/dual-Vt fabrics.", "venue": "FPGA", "pages": "42-50", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiLHC04", "doi": "10.1145/968280.968288", "ee": "https://doi.org/10.1145/968280.968288", "url": "https://dblp.org/rec/conf/fpga/LiLHC04"}, "url": "URL#5657501"}, {"@score": "1", "@id": "5657502", "info": {"authors": {"author": [{"@pid": "00/5899", "text": "Jianhua Liu"}, {"@pid": "05/6858", "text": "Michael Chang"}, {"@pid": "c/ChungKuanCheng", "text": "Chung-Kuan Cheng"}, {"@pid": "01/416", "text": "John F. MacDonald"}, {"@pid": "30/1790", "text": "Nan-Chi Chou"}, {"@pid": "s/PeterSuaris", "text": "Peter Suaris"}]}, "title": "Fast adders in modern FPGAs.", "venue": "FPGA", "pages": "250", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiuCCMCS04", "doi": "10.1145/968280.968330", "ee": "https://doi.org/10.1145/968280.968330", "url": "https://dblp.org/rec/conf/fpga/LiuCCMCS04"}, "url": "URL#5657502"}, {"@score": "1", "@id": "5657503", "info": {"authors": {"author": [{"@pid": "76/2715", "text": "Andrea Lodi 0002"}, {"@pid": "21/5125", "text": "Roberto Giansante"}, {"@pid": "83/5429", "text": "Carlo Chiesa"}, {"@pid": "83/1791", "text": "Luca Ciccarelli"}, {"@pid": "56/6875", "text": "Mario Toma"}, {"@pid": "58/368", "text": "Fabio Campi"}]}, "title": "Routing architecture for multi-context FPGAs.", "venue": "FPGA", "pages": "246", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LodiGCCTC04", "doi": "10.1145/968280.968318", "ee": "https://doi.org/10.1145/968280.968318", "url": "https://dblp.org/rec/conf/fpga/LodiGCCTC04"}, "url": "URL#5657503"}, {"@score": "1", "@id": "5657504", "info": {"authors": {"author": [{"@pid": "13/4742", "text": "Sergio L\u00f3pez-Buedo"}, {"@pid": "72/453", "text": "Eduardo I. Boemo"}]}, "title": "Making visible the thermal behaviour of embedded microprocessors on FPGAs: a progress report.", "venue": "FPGA", "pages": "79-86", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Lopez-BuedoB04", "doi": "10.1145/968280.968293", "ee": "https://doi.org/10.1145/968280.968293", "url": "https://dblp.org/rec/conf/fpga/Lopez-BuedoB04"}, "url": "URL#5657504"}, {"@score": "1", "@id": "5657505", "info": {"authors": {"author": [{"@pid": "74/791", "text": "A. Manoj Kumar"}, {"@pid": "22/5694-2", "text": "B. Jayaram 0002"}, {"@pid": "25/3336", "text": "V. Kamakoti 0001"}]}, "title": "SHAPER: synthesis for hybrid FPGA architectures containing PLA elements using reconvergence analysis.", "venue": "FPGA", "pages": "251", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ManojJK04", "doi": "10.1145/968280.968333", "ee": "https://doi.org/10.1145/968280.968333", "url": "https://dblp.org/rec/conf/fpga/ManojJK04"}, "url": "URL#5657505"}, {"@score": "1", "@id": "5657506", "info": {"authors": {"author": [{"@pid": "91/381", "text": "Pronita Mehrotra"}, {"@pid": "25/4599", "text": "Mrugendra Singhai"}, {"@pid": "92/2199", "text": "Mike Pratt"}, {"@pid": "65/1052", "text": "Mark Cassada"}, {"@pid": "82/1418", "text": "Patrick Hamilton"}]}, "title": "FPGA implementation of a high speed network interface card for optical burst switched networks.", "venue": "FPGA", "pages": "255", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MehrotraSPCH04", "doi": "10.1145/968280.968344", "ee": "https://doi.org/10.1145/968280.968344", "url": "https://dblp.org/rec/conf/fpga/MehrotraSPCH04"}, "url": "URL#5657506"}, {"@score": "1", "@id": "5657507", "info": {"authors": {"author": {"@pid": "58/2023", "text": "Paul Metzgen"}}, "title": "A high performance 32-bit ALU for programmable logic.", "venue": "FPGA", "pages": "61-70", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Metzgen04", "doi": "10.1145/968280.968291", "ee": "https://doi.org/10.1145/968280.968291", "url": "https://dblp.org/rec/conf/fpga/Metzgen04"}, "url": "URL#5657507"}, {"@score": "1", "@id": "5657508", "info": {"authors": {"author": [{"@pid": "52/851", "text": "Thilo Pionteck"}, {"@pid": "45/5644", "text": "Thorsten Staake"}, {"@pid": "60/1371", "text": "Thomas Stiefmeier"}, {"@pid": "75/267", "text": "Lukusa D. Kabulepa"}, {"@pid": "g/ManfredGlesner", "text": "Manfred Glesner"}]}, "title": "On the design of a function-specific reconfigurable: hardware accelerator for the MAC-layer in WLANs.", "venue": "FPGA", "pages": "258", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PionteckSSKG04", "doi": "10.1145/968280.968352", "ee": "https://doi.org/10.1145/968280.968352", "url": "https://dblp.org/rec/conf/fpga/PionteckSSKG04"}, "url": "URL#5657508"}, {"@score": "1", "@id": "5657509", "info": {"authors": {"author": [{"@pid": "90/3545", "text": "Arifur Rahman"}, {"@pid": "04/4554", "text": "Vijay Polavarapuv"}]}, "title": "Evaluation of low-leakage design techniques for field programmable gate arrays.", "venue": "FPGA", "pages": "23-30", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RahmanP04", "doi": "10.1145/968280.968285", "ee": "https://doi.org/10.1145/968280.968285", "url": "https://dblp.org/rec/conf/fpga/RahmanP04"}, "url": "URL#5657509"}, {"@score": "1", "@id": "5657510", "info": {"authors": {"author": [{"@pid": "92/1262", "text": "Sanghamitra Roy"}, {"@pid": "27/1472", "text": "Debjit Sinha"}, {"@pid": "b/PrithvirajBanerjee", "text": "Prithviraj Banerjee"}]}, "title": "An algorithm for trading off quantization error with hardware resources for MATLAB based FPGA design.", "venue": "FPGA", "pages": "256", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RoySB04", "doi": "10.1145/968280.968349", "ee": "https://doi.org/10.1145/968280.968349", "url": "https://dblp.org/rec/conf/fpga/RoySB04"}, "url": "URL#5657510"}, {"@score": "1", "@id": "5657511", "info": {"authors": {"author": [{"@pid": "30/93", "text": "Anatole D. Ruslanov"}, {"@pid": "57/4185", "text": "Jeremy R. Johnson"}]}, "title": "An FPGA implementation of bene permutation networks.", "venue": "FPGA", "pages": "245", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RuslanovJ04", "doi": "10.1145/968280.968317", "ee": "https://doi.org/10.1145/968280.968317", "url": "https://dblp.org/rec/conf/fpga/RuslanovJ04"}, "url": "URL#5657511"}, {"@score": "1", "@id": "5657512", "info": {"authors": {"author": [{"@pid": "29/1747", "text": "Magesh Sadasivam"}, {"@pid": "04/697", "text": "Sangjin Hong"}]}, "title": "Dynamically reconfigurable architecture for high-throughput processing of data centric applications.", "venue": "FPGA", "pages": "254", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SadasivamH04", "doi": "10.1145/968280.968343", "ee": "https://doi.org/10.1145/968280.968343", "url": "https://dblp.org/rec/conf/fpga/SadasivamH04"}, "url": "URL#5657512"}, {"@score": "1", "@id": "5657513", "info": {"authors": {"author": [{"@pid": "94/6191", "text": "Sherif M. Saif"}, {"@pid": "57/6048", "text": "Hazem M. Abbas"}, {"@pid": "37/494", "text": "Salwa M. Nassar"}]}, "title": "An FPGA implementation of block truncation coding for gray and color images.", "venue": "FPGA", "pages": "245", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SaifAN04", "doi": "10.1145/968280.968316", "ee": "https://doi.org/10.1145/968280.968316", "url": "https://dblp.org/rec/conf/fpga/SaifAN04"}, "url": "URL#5657513"}, {"@score": "1", "@id": "5657514", "info": {"authors": {"author": [{"@pid": "44/1300", "text": "Remy Eskinazi Sant&apos;Anna"}, {"@pid": "63/3816", "text": "Manoel Eusebio de Lima"}, {"@pid": "m/PRMartinsMaciel", "text": "Paulo Romero Martins Maciel"}]}, "title": "A left-edge algorithm approach for scheduling and allocation of hardware contexts in dynamically reconfigurable architectures.", "venue": "FPGA", "pages": "259", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SantAnnaLM04", "doi": "10.1145/968280.968355", "ee": "https://doi.org/10.1145/968280.968355", "url": "https://dblp.org/rec/conf/fpga/SantAnnaLM04"}, "url": "URL#5657514"}, {"@score": "1", "@id": "5657515", "info": {"authors": {"author": [{"@pid": "54/245", "text": "Navaratnasothie Selvakkumaran"}, {"@pid": "48/910", "text": "Abhishek Ranjan"}, {"@pid": "94/6813", "text": "Salil Raje"}, {"@pid": "k/GeorgeKarypis", "text": "George Karypis"}]}, "title": "Multi-resource aware partitioning algorithms for FPGAs with heterogeneous resources.", "venue": "FPGA", "pages": "253", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SelvakkumaranRRK04", "doi": "10.1145/968280.968339", "ee": "https://doi.org/10.1145/968280.968339", "url": "https://dblp.org/rec/conf/fpga/SelvakkumaranRRK04"}, "url": "URL#5657515"}, {"@score": "1", "@id": "5657516", "info": {"authors": {"author": [{"@pid": "42/1149", "text": "Lesley Shannon"}, {"@pid": "c/PaulChow", "text": "Paul Chow"}]}, "title": "Using reconfigurability to achieve real-time profiling for hardware/software codesign.", "venue": "FPGA", "pages": "190-199", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShannonC04", "doi": "10.1145/968280.968308", "ee": "https://doi.org/10.1145/968280.968308", "url": "https://dblp.org/rec/conf/fpga/ShannonC04"}, "url": "URL#5657516"}, {"@score": "1", "@id": "5657517", "info": {"authors": {"author": [{"@pid": "70/6399", "text": "Akshay Sharma"}, {"@pid": "06/2381", "text": "Katherine Compton"}, {"@pid": "e/CarlEbeling", "text": "Carl Ebeling"}, {"@pid": "h/ScottHauck", "text": "Scott Hauck"}]}, "title": "Exploration of pipelined FPGA interconnect structures.", "venue": "FPGA", "pages": "13-22", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SharmaCEH04", "doi": "10.1145/968280.968284", "ee": "https://doi.org/10.1145/968280.968284", "url": "https://dblp.org/rec/conf/fpga/SharmaCEH04"}, "url": "URL#5657517"}, {"@score": "1", "@id": "5657518", "info": {"authors": {"author": [{"@pid": "14/3990", "text": "Helmut Steckenbiller"}, {"@pid": "k/RudiKnorr", "text": "Rudi Knorr"}]}, "title": "Buffer schemes for runtime reconfiguration of function variants in communication systems.", "venue": "FPGA", "pages": "247", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SteckenbillerK04", "doi": "10.1145/968280.968323", "ee": "https://doi.org/10.1145/968280.968323", "url": "https://dblp.org/rec/conf/fpga/SteckenbillerK04"}, "url": "URL#5657518"}, {"@score": "1", "@id": "5657519", "info": {"authors": {"author": [{"@pid": "s/PeterSuaris", "text": "Peter Suaris"}, {"@pid": "01/387", "text": "Lung-Tien Liu"}, {"@pid": "24/4591", "text": "Yuzheng Ding"}, {"@pid": "30/1790", "text": "Nan-Chi Chou"}]}, "title": "Incremental physical resynthesis for timing optimization.", "venue": "FPGA", "pages": "99-108", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SuarisLDC04", "doi": "10.1145/968280.968296", "ee": "https://doi.org/10.1145/968280.968296", "url": "https://dblp.org/rec/conf/fpga/SuarisLDC04"}, "url": "URL#5657519"}, {"@score": "1", "@id": "5657520", "info": {"authors": {"author": [{"@pid": "44/1118", "text": "Katsunori Tanaka"}, {"@pid": "84/878", "text": "Shigeru Yamashita"}, {"@pid": "k/YahikoKambayashi", "text": "Yahiko Kambayashi"}]}, "title": "SPFD-based one-to-many rewiring.", "venue": "FPGA", "pages": "250", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TanakaYK04", "doi": "10.1145/968280.968332", "ee": "https://doi.org/10.1145/968280.968332", "url": "https://dblp.org/rec/conf/fpga/TanakaYK04"}, "url": "URL#5657520"}, {"@score": "1", "@id": "5657521", "info": {"authors": {"author": [{"@pid": "04/1666", "text": "John Teifel"}, {"@pid": "m/RajitManohar", "text": "Rajit Manohar"}]}, "title": "Highly pipelined asynchronous FPGAs.", "venue": "FPGA", "pages": "133-142", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TeifelM04", "doi": "10.1145/968280.968300", "ee": "https://doi.org/10.1145/968280.968300", "url": "https://dblp.org/rec/conf/fpga/TeifelM04"}, "url": "URL#5657521"}, {"@score": "1", "@id": "5657522", "info": {"authors": {"author": [{"@pid": "46/6310", "text": "Elias Todorovich"}, {"@pid": "72/453", "text": "Eduardo I. Boemo"}, {"@pid": "48/6286", "text": "Francisco Cardells-Tormo"}, {"@pid": "24/2335", "text": "Javier Valls"}]}, "title": "Power analysis and estimation tool integrated with XPOWER.", "venue": "FPGA", "pages": "259", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TodorovichBCV04", "doi": "10.1145/968280.968356", "ee": "https://doi.org/10.1145/968280.968356", "url": "https://dblp.org/rec/conf/fpga/TodorovichBCV04"}, "url": "URL#5657522"}, {"@score": "1", "@id": "5657523", "info": {"authors": {"author": {"@pid": "52/5042", "text": "Keith D. Underwood"}}, "title": "FPGAs vs. CPUs: trends in peak floating-point performance.", "venue": "FPGA", "pages": "171-180", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Underwood04", "doi": "10.1145/968280.968305", "ee": "https://doi.org/10.1145/968280.968305", "url": "https://dblp.org/rec/conf/fpga/Underwood04"}, "url": "URL#5657523"}, {"@score": "1", "@id": "5657524", "info": {"authors": {"author": [{"@pid": "38/1799", "text": "Vinay Verma"}, {"@pid": "d/ShantanuDutt", "text": "Shantanu Dutt"}]}, "title": "Roving testing using new built-in-self-tester designs for FPGAs.", "venue": "FPGA", "pages": "257", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/VermaD04", "doi": "10.1145/968280.968350", "ee": "https://doi.org/10.1145/968280.968350", "url": "https://dblp.org/rec/conf/fpga/VermaD04"}, "url": "URL#5657524"}, {"@score": "1", "@id": "5657525", "info": {"authors": {"author": [{"@pid": "63/10767", "text": "Phan Cong Vinh"}, {"@pid": "b/JonathanPBowen", "text": "Jonathan P. Bowen"}]}, "title": "An algorithmic approach by heuristics to dynamical reconfiguration of logic resources on reconfigurable FPGAs.", "venue": "FPGA", "pages": "254", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/VinhB04", "doi": "10.1145/968280.968342", "ee": "https://doi.org/10.1145/968280.968342", "url": "https://dblp.org/rec/conf/fpga/VinhB04"}, "url": "URL#5657525"}, {"@score": "1", "@id": "5657526", "info": {"authors": {"author": [{"@pid": "53/2937", "text": "Nicholas Weaver"}, {"@pid": "82/2756", "text": "John R. Hauser"}, {"@pid": "w/JohnWawrzynek", "text": "John Wawrzynek"}]}, "title": "The SFRA: a corner-turn FPGA architecture.", "venue": "FPGA", "pages": "3-12", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WeaverHW04", "doi": "10.1145/968280.968283", "ee": "https://doi.org/10.1145/968280.968283", "url": "https://dblp.org/rec/conf/fpga/WeaverHW04"}, "url": "URL#5657526"}, {"@score": "1", "@id": "5657527", "info": {"authors": {"author": {"@pid": "52/827", "text": "Michael J. Wirthlin"}}, "title": "Improving the reliability of FPGA circuits using triple-modular redundancy (TMR) &amp; efficient voter placement.", "venue": "FPGA", "pages": "252", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Wirthlin04", "doi": "10.1145/968280.968338", "ee": "https://doi.org/10.1145/968280.968338", "url": "https://dblp.org/rec/conf/fpga/Wirthlin04"}, "url": "URL#5657527"}, {"@score": "1", "@id": "5657528", "info": {"authors": {"author": [{"@pid": "95/1594", "text": "Christophe Wolinski"}, {"@pid": "78/1283", "text": "Krzysztof Kuchcinski"}, {"@pid": "75/273", "text": "Maya B. Gokhale"}]}, "title": "A constraints programming approach to communication scheduling on SoPC architectures.", "venue": "FPGA", "pages": "252", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WolinskiKG04", "doi": "10.1145/968280.968336", "ee": "https://doi.org/10.1145/968280.968336", "url": "https://dblp.org/rec/conf/fpga/WolinskiKG04"}, "url": "URL#5657528"}, {"@score": "1", "@id": "5657529", "info": {"authors": {"author": [{"@pid": "09/6828", "text": "Bret Woz"}, {"@pid": "64/4169", "text": "Andreas E. Savakis"}]}, "title": "A VHDL MPEG-7 shape descriptor extractor.", "venue": "FPGA", "pages": "246", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WozS04", "doi": "10.1145/968280.968320", "ee": "https://doi.org/10.1145/968280.968320", "url": "https://dblp.org/rec/conf/fpga/WozS04"}, "url": "URL#5657529"}, {"@score": "1", "@id": "5657530", "info": {"authors": {"author": [{"@pid": "96/1839", "text": "Roland E. Wunderlich"}, {"@pid": "33/3960", "text": "James C. Hoe"}]}, "title": "In-system FPGA prototyping of an itanium microarchitecture.", "venue": "FPGA", "pages": "255", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WunderlichH04", "doi": "10.1145/968280.968346", "ee": "https://doi.org/10.1145/968280.968346", "url": "https://dblp.org/rec/conf/fpga/WunderlichH04"}, "url": "URL#5657530"}, {"@score": "1", "@id": "5657531", "info": {"authors": {"author": [{"@pid": "46/999-10", "text": "Bo Yang 0010"}, {"@pid": "26/1589", "text": "Ramesh Karri"}, {"@pid": "m/DavidAMcGrew", "text": "David A. McGrew"}]}, "title": "Divide and concatenate: a scalable hardware architecture for universal MAC.", "venue": "FPGA", "pages": "258", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YangKM04", "doi": "10.1145/968280.968353", "ee": "https://doi.org/10.1145/968280.968353", "url": "https://dblp.org/rec/conf/fpga/YangKM04"}, "url": "URL#5657531"}, {"@score": "1", "@id": "5657532", "info": {"authors": {"author": [{"@pid": "93/412", "text": "Joseph Zambreno"}, {"@pid": "24/4032", "text": "Rahul Simha"}, {"@pid": "c/AlokNChoudhary", "text": "Alok N. Choudhary"}]}, "title": "Addressing application integrity attacks using a reconfigurable architecture.", "venue": "FPGA", "pages": "250", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZambrenoSC04", "doi": "10.1145/968280.968331", "ee": "https://doi.org/10.1145/968280.968331", "url": "https://dblp.org/rec/conf/fpga/ZambrenoSC04"}, "url": "URL#5657532"}, {"@score": "1", "@id": "5716497", "info": {"authors": {"author": [{"@pid": "23/2353", "text": "Russell Tessier"}, {"@pid": "s/HermanSchmit", "text": "Herman Schmit"}]}, "title": "Proceedings of the ACM/SIGDA 12th International Symposium on Field Programmable Gate Arrays, FPGA 2004, Monterey, California, USA, February 22-24, 2004", "venue": "FPGA", "publisher": "ACM", "year": "2004", "type": "Editorship", "key": "conf/fpga/2004", "doi": "10.1145/968280", "ee": "https://doi.org/10.1145/968280", "url": "https://dblp.org/rec/conf/fpga/2004"}, "url": "URL#5716497"}]}}}