 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : STAR
Version: T-2022.03
Date   : Sun Apr 14 00:16:02 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Max_Match_Vector_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  STAR               tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  counter_reg_1_/CK (DFFRX1)                              0.00       0.50 r
  counter_reg_1_/Q (DFFRX1)                               0.87       1.37 r
  U2237/Y (CLKINVX1)                                      0.37       1.74 f
  U3112/Y (NOR2X1)                                        0.40       2.14 r
  U1490/Y (AND2X2)                                        0.74       2.88 r
  U2004/Y (CLKBUFX3)                                      0.76       3.64 r
  U1868/Y (CLKBUFX3)                                      0.69       4.33 r
  U1881/Y (CLKBUFX3)                                      0.74       5.07 r
  U3365/Y (AOI22X1)                                       0.29       5.36 f
  U3369/Y (NAND4X1)                                       0.34       5.70 r
  gt_172_S2/A[29] (STAR_DW_cmp_0)                         0.00       5.70 r
  gt_172_S2/U337/Y (CLKINVX1)                             0.28       5.98 f
  gt_172_S2/U448/Y (OR2X1)                                0.42       6.40 f
  gt_172_S2/U437/Y (AOI32X1)                              0.36       6.76 r
  gt_172_S2/U368/Y (CLKINVX1)                             0.18       6.94 f
  gt_172_S2/U436/Y (OAI22XL)                              0.39       7.33 r
  gt_172_S2/U435/Y (OA21XL)                               0.58       7.91 r
  gt_172_S2/U432/Y (AOI32X1)                              0.29       8.21 f
  gt_172_S2/U397/Y (OAI32X1)                              0.53       8.73 r
  gt_172_S2/GE_LT_GT_LE (STAR_DW_cmp_0)                   0.00       8.73 r
  U1484/Y (NAND2X1)                                       0.67       9.40 f
  U1855/Y (CLKBUFX3)                                      1.01      10.41 f
  U1808/Y (CLKBUFX3)                                      1.04      11.45 f
  U2241/Y (OAI22XL)                                       0.57      12.02 r
  Max_Match_Vector_reg_0_/D (DFFRX1)                      0.00      12.02 r
  data arrival time                                                 12.02

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.50      15.50
  clock uncertainty                                      -0.10      15.40
  Max_Match_Vector_reg_0_/CK (DFFRX1)                     0.00      15.40 r
  library setup time                                     -0.30      15.10
  data required time                                                15.10
  --------------------------------------------------------------------------
  data required time                                                15.10
  data arrival time                                                -12.02
  --------------------------------------------------------------------------
  slack (MET)                                                        3.08


1
