#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 13 19:05:54 2022
# Process ID: 10648
# Current directory: D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31200 D:\desktop\COD_Labs\Lab4\Lab4_cpu - sort\Lab4_cpu.xpr
# Log file: D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/vivado.log
# Journal file: D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.xpr}
INFO: [Project 1-313] Project file moved from 'D:/desktop/COD_Labs/Lab4/Lab4_cpu' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property -dict [list CONFIG.coefficient_file {D:/desktop/COD_Labs/Lab4/sort.coe}] [get_ips instrcution]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/desktop/COD_Labs/Lab4/sort.coe' provided. It will be converted relative to IP Instance files '../../../../../sort.coe'
generate_target all [get_files  {{D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instrcution'...
catch { config_ip_cache -export [get_ips -all instrcution] }
export_ip_user_files -of_objects [get_files {{D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci}}] -no_script -sync -force -quiet
reset_run instrcution_synth_1
launch_runs instrcution_synth_1 -jobs 4
[Wed Apr 13 19:07:31 2022] Launched instrcution_synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.runs/instrcution_synth_1/runme.log
export_simulation -of_objects [get_files {{D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci}}] -directory {D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.ip_user_files/sim_scripts} -ip_user_files_dir {D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.ip_user_files} -ipstatic_source_dir {D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.cache/compile_simlib/modelsim} {questa=D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.cache/compile_simlib/questa} {riviera=D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.cache/compile_simlib/riviera} {activehdl=D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {D:/desktop/COD_Labs/Lab4/sortdata.coe} CONFIG.default_data {fff}] [get_ips Memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/desktop/COD_Labs/Lab4/sortdata.coe' provided. It will be converted relative to IP Instance files '../../../../../sortdata.coe'
generate_target all [get_files  {{D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.srcs/sources_1/ip/Memory/Memory.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Memory'...
catch { config_ip_cache -export [get_ips -all Memory] }
export_ip_user_files -of_objects [get_files {{D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.srcs/sources_1/ip/Memory/Memory.xci}}] -no_script -sync -force -quiet
reset_run Memory_synth_1
launch_runs Memory_synth_1 -jobs 4
[Wed Apr 13 19:08:59 2022] Launched Memory_synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.runs/Memory_synth_1/runme.log
export_simulation -of_objects [get_files {{D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.srcs/sources_1/ip/Memory/Memory.xci}}] -directory {D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.ip_user_files/sim_scripts} -ip_user_files_dir {D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.ip_user_files} -ipstatic_source_dir {D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.cache/compile_simlib/modelsim} {questa=D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.cache/compile_simlib/questa} {riviera=D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.cache/compile_simlib/riviera} {activehdl=D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 13 19:10:05 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.runs/synth_1/runme.log
[Wed Apr 13 19:10:05 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 13 19:17:45 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: pdu
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3129.391 ; gain = 264.578
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pdu' [D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.srcs/sources_1/new/pdu.v:1]
	Parameter STOP bound to: 2'b00 
	Parameter STEP bound to: 2'b01 
	Parameter RUN bound to: 2'b10 
	Parameter _0 bound to: 8'b11000000 
	Parameter _1 bound to: 8'b11111001 
	Parameter _2 bound to: 8'b10100100 
	Parameter _3 bound to: 8'b10110000 
	Parameter _4 bound to: 8'b10011001 
	Parameter _5 bound to: 8'b10010010 
	Parameter _6 bound to: 8'b10000010 
	Parameter _7 bound to: 8'b11111000 
	Parameter _8 bound to: 8'b10000000 
	Parameter _9 bound to: 8'b10010000 
	Parameter _A bound to: 8'b10001000 
	Parameter _B bound to: 8'b10000011 
	Parameter _C bound to: 8'b11000110 
	Parameter _D bound to: 8'b10100001 
	Parameter _E bound to: 8'b10000110 
	Parameter _F bound to: 8'b10001110 
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'instrcution' [D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/.Xil/Vivado-10648-LAPTOP-FR2OG12K/realtime/instrcution_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instrcution' (1#1) [D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/.Xil/Vivado-10648-LAPTOP-FR2OG12K/realtime/instrcution_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Memory' [D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/.Xil/Vivado-10648-LAPTOP-FR2OG12K/realtime/Memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (2#1) [D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/.Xil/Vivado-10648-LAPTOP-FR2OG12K/realtime/Memory_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Imm_Gen' [D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v:23]
	Parameter one32 bound to: -4096 - type: integer 
	Parameter one32_auipc bound to: -1048576 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Imm_Gen' (3#1) [D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.srcs/sources_1/new/cpu.v:251]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (5#1) [D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-226] default block is never used [D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.srcs/sources_1/new/pdu.v:351]
INFO: [Synth 8-226] default block is never used [D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.srcs/sources_1/new/pdu.v:397]
INFO: [Synth 8-6155] done synthesizing module 'pdu' (6#1) [D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.srcs/sources_1/new/pdu.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3185.242 ; gain = 320.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3203.164 ; gain = 338.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3203.164 ; gain = 338.352
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.gen/sources_1/ip/instrcution/instrcution.dcp' for cell 'cpu0/IR0'
INFO: [Project 1-454] Reading design checkpoint 'd:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.gen/sources_1/ip/Memory/Memory.dcp' for cell 'cpu0/memory0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 3233.703 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.srcs/constrs_1/new/cpu.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3317.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 64 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3428.250 ; gain = 563.438
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 3428.250 ; gain = 864.043
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.gen/sources_1/ip/instrcution/instrcution.dcp' for cell 'cpu0/IR0'
INFO: [Project 1-454] Reading design checkpoint 'd:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.gen/sources_1/ip/Memory/Memory.dcp' for cell 'cpu0/memory0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3461.352 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 530 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.srcs/constrs_1/new/cpu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3461.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 64 instances

report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab4/Lab4_cpu - sort/Lab4_cpu.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 21:35:12 2022...
