$date
	Thu Oct 15 15:16:45 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_reg $end
$var wire 11 ! out [10:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 1 $ clk $end
$var reg 3 % cntrl [2:0] $end
$scope module r1 $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 $ clk $end
$var wire 3 ( cntrl [2:0] $end
$var wire 11 ) tmp [10:0] $end
$var reg 11 * out [10:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
bx (
bx '
bx &
bx %
1$
bx #
bx "
bx !
$end
#5
0$
#10
1$
#15
0$
#20
1$
b110 %
b110 (
b0 #
b0 '
b11000010000 )
b1 "
b1 &
#25
b11000010000 !
b11000010000 *
0$
#30
1$
#35
0$
#40
1$
b111 %
b111 (
b11101010000 )
b101 "
b101 &
#45
b11101010000 !
b11101010000 *
0$
#50
1$
#55
0$
#60
1$
b0 %
b0 (
b1010110 )
b110 #
b110 '
#65
b1010110 !
b1010110 *
0$
#70
1$
#75
0$
#80
1$
#85
0$
#90
1$
#95
0$
#100
1$
#105
0$
#110
1$
#115
0$
#120
1$
#125
0$
#130
1$
#135
0$
#140
1$
#145
0$
#150
1$
#155
0$
#160
1$
#165
0$
#170
1$
#175
0$
#180
1$
#185
0$
#190
1$
#195
0$
#200
1$
#205
0$
#210
1$
#215
0$
#220
1$
#225
0$
#230
1$
#235
0$
#240
1$
#245
0$
#250
1$
#255
0$
#260
1$
