<?xml version="1.0" encoding="UTF-8"?>
<module id="Rti" HW_revision="" XML_version="1" description="Real Time Interrupt">

<!-- (c) Texas Instruments 2003-2014, All rights reserved. -->
<!-- Filename:Hercules_RTI_spec_3.2.1.xml                    -->
<!-- Version:1.6                                           -->

  <register id="RTIGCTRL" acronym="RTIGCTRL" offset="0x00" width="32" description="RTI Global Control Register">
  		<bitfield id="Rsv1"    width="12" begin="31" end="20" resetval="0"  description="Reserved" range="" rwaccess="R" />
		<bitfield id="NTUSEL"  width="4"  begin="19" end="16" resetval="0"  description="Select NTU Timebase: 0x0=NTU0, 0x5=NTU1, 0xA=NTU2, 0xF=NTU3, Others=Disabled" range="" rwaccess="RW" />
		<bitfield id="COS"     width="1"  begin="15" end="15" resetval="0"  description="1 = Counters Run while CPU Is Halted in Debug Mode" range="" rwaccess="RW" />
		<bitfield id="Rsv2"    width="13" begin="14" end="2"  resetval="0"  description="Reserved" range="" rwaccess="R" />
		<bitfield id="CNT1EN"  width="1"  begin="1"  end="1"  resetval="0"  description="1 = Counter Block 1 is Running" range="" rwaccess="RW" />
		<bitfield id="CNT0EN"  width="1"  begin="0"  end="0"  resetval="0"  description="1 = Counter Block 0 is Running" range="" rwaccess="RW" />
  </register>
  <register id="RTITBCTRL" acronym="RTITBCTRL" offset="0x04" width="32" description="RTI Timebase Control Register">
		<bitfield id="Rsv1"   width="30" begin="31" end="2"  resetval="0"  description="Reserved" range="" rwaccess="R" />
		<bitfield id="INC"    width="1"  begin="1"  end="1"  resetval="0"  description="1 = RTIFRC0 will be incremented on a failing external clock." range="" rwaccess="RW" />
		<bitfield id="TBEXT"  width="1"  begin="0"  end="0"  resetval="0"  description="Select Clock for RTIFRC0, 0=RTIUC0, 1=NTU" range="" rwaccess="RW" />
  </register>
  <register id="RTICAPCTRL" acronym="RTICAPCTRL" offset="0x08" width="32" description="RTI Capture Control Register">
		<bitfield id="Rsv1"      width="30" begin="31" end="2"  resetval="0"  description="Reserved" range="" rwaccess="R" />
		<bitfield id="CAPCNTR1"  width="1"  begin="1"  end="1"  resetval="0"  description="Capture of RTIUC1/ RTIFRC1 is triggered by capture event 0=source 0, 1=source 1" range="" rwaccess="RW" />
		<bitfield id="CAPCNTR0"  width="1"  begin="0"  end="0"  resetval="0"  description="Capture of RTIUC0/ RTIFRC0 is triggered by capture event 0=source 0, 1=source 1" range="" rwaccess="RW" />
  </register>
  <register id="RTICOMPCTRL" acronym="RTICOMPCTRL" offset="0x0C" width="32" description="RTI Compare Control Register">
  		<bitfield id="Rsv1"      width="19" begin="31" end="13" resetval="0"  description="Reserved" range="" rwaccess="R" />
		<bitfield id="COMPSEL3"  width="1"  begin="12" end="12" resetval="0"  description="RTICOMP3 Compared against 0=RTIFRC0, 1=RTIFRC1" range="" rwaccess="RW" />
  		<bitfield id="Rsv2"      width="3"  begin="11" end="9"  resetval="0"  description="Reserved" range="" rwaccess="R" />
		<bitfield id="COMPSEL2"  width="1"  begin="8"  end="8"  resetval="0"  description="RTICOMP2 Compared against 0=RTIFRC0, 1=RTIFRC1" range="" rwaccess="RW" />
  		<bitfield id="Rsv3"      width="3"  begin="7"  end="5"  resetval="0"  description="Reserved" range="" rwaccess="R" />
		<bitfield id="COMPSEL1"  width="1"  begin="4"  end="4"  resetval="0"  description="RTICOMP1 Compared against 0=RTIFRC0, 1=RTIFRC1" range="" rwaccess="RW" />
  		<bitfield id="Rsv4"      width="3"  begin="3"  end="1"  resetval="0"  description="Reserved" range="" rwaccess="R" />
		<bitfield id="COMPSEL0"  width="1"  begin="0"  end="0"  resetval="0"  description="RTICOMP0 Compared against 0=RTIFRC0, 1=RTIFRC1" range="" rwaccess="RW" />
  </register>
  <register id="RTIFRC0" acronym="RTIFRC0" offset="0x10" width="32" description="RTI Free Running Counter 0 Register">
		<bitfield id="FRC0"  width="32"  begin="31" end="0" resetval="0"  description="Free Running Counter 0" range="" rwaccess="RW" />
  </register>
  <register id="RTIUC0" acronym="RTIUC0" offset="0x14" width="32" description="RTI Up Counter 0 Register">
 		<bitfield id="UC0"  width="32"  begin="31" end="0" resetval="0"  description="Up Counter 0" range="" rwaccess="RW" />
 </register>
  <register id="RTICPUC0" acronym="RTICPUC0" offset="0x18" width="32" description="RTI Compare Up Counter 0 Register">
 		<bitfield id="CPUC0"  width="32"  begin="31" end="0" resetval="0"  description="Compare up counter 0." range="" rwaccess="RW" />
  </register>
  <register id="RTICAFRC0" acronym="RTICAFRC0" offset="0x20" width="32" description="RTI Capture Free Running Counter 0 Register">
 		<bitfield id="CAFRC0"  width="32"  begin="31" end="0" resetval="0"  description="Capture free running counter 0." range="" rwaccess="R" />
  </register>
  <register id="RTICAUC0" acronym="RTICAUC0" offset="0x24" width="32" description="RTI Capture Up Counter 0 Register">
 		<bitfield id="CAUC0"  width="32"  begin="31" end="0" resetval="0"  description="Capture up counter 0." range="" rwaccess="R" />
  </register>
  <register id="RTIFRC1" acronym="RTIFRC1" offset="0x30" width="32" description="RTI Free Running Counter 1 Register">
 		<bitfield id="FRC1"  width="32"  begin="31" end="0" resetval="0"  description="Free Running Counter 1" range="" rwaccess="RW" />
 </register>
  <register id="RTIUC1" acronym="RTIUC1" offset="0x34" width="32" description="RTI Up Counter 1 Register">
 		<bitfield id="UC1"  width="32"  begin="31" end="0" resetval="0"  description="Up Counter 1" range="" rwaccess="RW" />
  </register>
  <register id="RTICPUC1" acronym="RTICPUC1" offset="0x38" width="32" description="RTI Compare Up Counter 1 Register">
 		<bitfield id="CPUC1"  width="32"  begin="31" end="0" resetval="0"  description="Compare up counter 1." range="" rwaccess="RW" />
  </register>
  <register id="RTICAFRC1" acronym="RTICAFRC1" offset="0x40" width="32" description="RTI Capture Free Running Counter 1 Register">
 		<bitfield id="CAFRC1"  width="32"  begin="31" end="0" resetval="0"  description="Capture free running counter 1." range="" rwaccess="R" />
  </register>
  <register id="RTICAUC1" acronym="RTICAUC1" offset="0x44" width="32" description="RTI Capture Up Counter 1 Register">
 		<bitfield id="CAUC1"  width="32"  begin="31" end="0" resetval="0"  description="Capture up counter 1." range="" rwaccess="R" />
  </register>
  <register id="RTICOMP0" acronym="RTICOMP0" offset="0x50" width="32" description="RTI Compare 0 Register">
 		<bitfield id="COMP0"  width="32"  begin="31" end="0" resetval="0"  description="Compare 0." range="" rwaccess="RW" />
  </register>
  <register id="RTIUDCP0" acronym="RTIUDCP0" offset="0x54" width="32" description="RTI Update Compare 0  Register">
 		<bitfield id="UDCP0"  width="32"  begin="31" end="0" resetval="0"  description="Update Compare 0." range="" rwaccess="RW" />
  </register>
  <register id="RTICOMP1" acronym="RTICOMP1" offset="0x58" width="32" description="RTI Compare 1 Register">
 		<bitfield id="COMP1"  width="32"  begin="31" end="0" resetval="0"  description="Compare 1." range="" rwaccess="RW" />
  </register>
  <register id="RTIUDCP1" acronym="RTIUDCP1" offset="0x5C" width="32" description="RTI Update Compare 1 Register">
 		<bitfield id="UDCP1"  width="32"  begin="31" end="0" resetval="0"  description="Update Compare 1." range="" rwaccess="RW" />
  </register>
  <register id="RTICOMP2" acronym="RTICOMP2" offset="0x60" width="32" description="RTI Compare 2 Register">
 		<bitfield id="COMP2"  width="32"  begin="31" end="0" resetval="0"  description="Compare 2." range="" rwaccess="RW" />
  </register>
  <register id="RTIUDCP2" acronym="RTIUDCP2" offset="0x64" width="32" description="RTI Update Compare 2 Register">
 		<bitfield id="UDCP2"  width="32"  begin="31" end="0" resetval="0"  description="Update Compare 2." range="" rwaccess="RW" />
  </register>
  <register id="RTICOMP3" acronym="RTICOMP3" offset="0x68" width="32" description="RTI Compare 3 Register">
 		<bitfield id="COMP3"  width="32"  begin="31" end="0" resetval="0"  description="Compare 3." range="" rwaccess="RW" />
  </register>
  <register id="RTIUDCP3" acronym="RTIUDCP3" offset="0x6C" width="32" description="RTI Update Compare 2 Register">
 		<bitfield id="UDCP3"  width="32"  begin="31" end="0" resetval="0"  description="Update Compare 3." range="" rwaccess="RW" />
  </register>
  <register id="RTITBLCOMP" acronym="RTITBLCOMP" offset="0x70" width="32" description="RTI Timebase Low Compare Register">
 		<bitfield id="TBLCOMP"  width="32"  begin="31" end="0" resetval="0"  description="Timebase low compare value. Determines when edge detection circuit begins monitoring NTU, Compared against RTIUC0." range="" rwaccess="RW" />
  </register>
  <register id="RTITBHCOMP" acronym="RTITBHCOMP" offset="0x74" width="32" description="RTI Timebase High Compare Register">
 		<bitfield id="TBHCOMP"  width="32"  begin="31" end="0" resetval="0"  description="Timebase high compare value. Determines when edge detection circuit stops monitoring NTU, Compared against RTIUC0." range="" rwaccess="RW" />
  </register>
  <register id="RTISETINTENA" acronym="RTISETINTENA" offset="0x80" width="32" description="RTI Set Interrupt Register">
  		<bitfield id="Rsv1"       width="13" begin="31" end="19" resetval="0"  description="Reserved" range="" rwaccess="R" />
		<bitfield id="SETOVL1INT" width="1"  begin="18" end="18" resetval="0"  description="Set RTIFRC1 Overflow Interrupt Enable, W12S" range="" rwaccess="RW" />
		<bitfield id="SETOVL0INT" width="1"  begin="17" end="17" resetval="0"  description="Set RTIFRC0 Overflow Interrupt Enable, W12S" range="" rwaccess="RW" />
		<bitfield id="SETTBINT"   width="1"  begin="16" end="16" resetval="0"  description="Set Timebase Interrupt Enable, W12S" range="" rwaccess="RW" />
  		<bitfield id="Rsv2"       width="4"  begin="15" end="12" resetval="0"  description="Reserved" range="" rwaccess="R" />
  		<bitfield id="SETDMA3"    width="1"  begin="11" end="11" resetval="0"  description="Set Compare DMA Request 3 Enable, W12S" range="" rwaccess="RW" />
  		<bitfield id="SETDMA2"    width="1"  begin="10" end="10" resetval="0"  description="Set Compare DMA Request 2 Enable, W12S" range="" rwaccess="RW" />
  		<bitfield id="SETDMA1"    width="1"  begin="9"  end="9"  resetval="0"  description="Set Compare DMA Request 1 Enable, W12S" range="" rwaccess="RW" />
  		<bitfield id="SETDMA0"    width="1"  begin="8"  end="8"  resetval="0"  description="Set Compare DMA Request 0 Enable, W12S" range="" rwaccess="RW" />
  		<bitfield id="Rsv3"       width="4"  begin="7"  end="4"  resetval="0"  description="Reserved" range="" rwaccess="R" />
  		<bitfield id="SETINT3"    width="1"  begin="11" end="11" resetval="0"  description="Set Compare Interrupt Request 3 Enable, W12S" range="" rwaccess="RW" />
  		<bitfield id="SETINT2"    width="1"  begin="10" end="10" resetval="0"  description="Set Compare Interrupt Request 2 Enable, W12S" range="" rwaccess="RW" />
  		<bitfield id="SETINT1"    width="1"  begin="9"  end="9"  resetval="0"  description="Set Compare Interrupt Request 1 Enable, W12S" range="" rwaccess="RW" />
  		<bitfield id="SETINT0"    width="1"  begin="8"  end="8"  resetval="0"  description="Set Compare Interrupt Request 0 Enable, W12S" range="" rwaccess="RW" />
  </register>
  <register id="RTICLEARINTENA" acronym="RTICLEARINTENA" offset="0x84" width="32" description="RTI Clear Interrupt Enable Register">
  		<bitfield id="Rsv1"         width="13" begin="31" end="19" resetval="0"  description="Reserved" range="" rwaccess="R" />
		<bitfield id="CLEAROVL1INT" width="1"  begin="18" end="18" resetval="0"  description="CLEAR RTIFRC1 Overflow Interrupt Enable, W12C" range="" rwaccess="RW" />
		<bitfield id="CLEAROVL0INT" width="1"  begin="17" end="17" resetval="0"  description="CLEAR RTIFRC0 Overflow Interrupt Enable, W12C" range="" rwaccess="RW" />
		<bitfield id="CLEARTBINT"   width="1"  begin="16" end="16" resetval="0"  description="CLEAR Timebase Interrupt Enable, W12C" range="" rwaccess="RW" />
  		<bitfield id="Rsv2"         width="4"  begin="15" end="12" resetval="0"  description="Reserved" range="" rwaccess="R" />
  		<bitfield id="CLEARDMA3"    width="1"  begin="11" end="11" resetval="0"  description="CLEAR Compare DMA Request 3 Enable, W12C" range="" rwaccess="RW" />
  		<bitfield id="CLEARDMA2"    width="1"  begin="10" end="10" resetval="0"  description="CLEAR Compare DMA Request 2 Enable, W12C" range="" rwaccess="RW" />
  		<bitfield id="CLEARDMA1"    width="1"  begin="9"  end="9"  resetval="0"  description="CLEAR Compare DMA Request 1 Enable, W12C" range="" rwaccess="RW" />
  		<bitfield id="CLEARDMA0"    width="1"  begin="8"  end="8"  resetval="0"  description="CLEAR Compare DMA Request 0 Enable, W12C" range="" rwaccess="RW" />
  		<bitfield id="Rsv3"         width="4"  begin="7"  end="4"  resetval="0"  description="Reserved" range="" rwaccess="R" />
  		<bitfield id="CLEARINT3"    width="1"  begin="11" end="11" resetval="0"  description="CLEAR Compare Interrupt Request 3 Enable, W12C" range="" rwaccess="RW" />
  		<bitfield id="CLEARINT2"    width="1"  begin="10" end="10" resetval="0"  description="CLEAR Compare Interrupt Request 2 Enable, W12C" range="" rwaccess="RW" />
  		<bitfield id="CLEARINT1"    width="1"  begin="9"  end="9"  resetval="0"  description="CLEAR Compare Interrupt Request 1 Enable, W12C" range="" rwaccess="RW" />
  		<bitfield id="CLEARINT0"    width="1"  begin="8"  end="8"  resetval="0"  description="CLEAR Compare Interrupt Request 0 Enable, W12C" range="" rwaccess="RW" />
  </register>
  <register id="RTIINTFLAG" acronym="RTIINTFLAG" offset="0x88" width="32" description="RTI Interrupt Flag Register">
  		<bitfield id="Rsv1"    width="13" begin="31" end="19" resetval="0"  description="Reserved" range="" rwaccess="R" />
		<bitfield id="OVL1INT" width="1"  begin="18" end="18" resetval="0"  description="RTIFRC1 Overflow Interrupt Flag, W12C" range="" rwaccess="RW" />
		<bitfield id="OVL0INT" width="1"  begin="17" end="17" resetval="0"  description="RTIFRC0 Overflow Interrupt Flag, W12C" range="" rwaccess="RW" />
		<bitfield id="TBINT"   width="1"  begin="16" end="16" resetval="0"  description="Timebase Interrupt Flag, W12C" range="" rwaccess="RW" />
  		<bitfield id="Rsv2"    width="12" begin="15" end="4"  resetval="0"  description="Reserved" range="" rwaccess="R" />
  		<bitfield id="INT3"    width="1"  begin="3"  end="3"  resetval="0"  description="Compare Interrupt Flag 3, W12C" range="" rwaccess="RW" />
  		<bitfield id="INT2"    width="1"  begin="2"  end="2"  resetval="0"  description="Compare Interrupt Flag 2, W12C" range="" rwaccess="RW" />
  		<bitfield id="INT1"    width="1"  begin="1"  end="1"  resetval="0"  description="Compare Interrupt Flag 1, W12C" range="" rwaccess="RW" />
  		<bitfield id="INT0"    width="1"  begin="0"  end="0"  resetval="0"  description="Compare Interrupt Flag 0, W12C" range="" rwaccess="RW" />
  </register>
  <register id="RTIDWDCTRL" acronym="RTIDWDCTRL" offset="0x90" width="32" description="Digital Watchdog Control Register">
  		<bitfield id="DWDCTRL"  width="32"  begin="31" end="0" resetval="0"  description="0x5312ACED = Disabled, 0xA98559DA = Enabled, Others - Unchanged." range="" rwaccess="RW" />
 </register>
  <register id="RTIDWDPRLD" acronym="RTIDWDPRLD" offset="0x94" width="32" description="Digital Watchdog Preload Register">
  		<bitfield id="Rsv1"    width="20" begin="31" end="12" resetval="0"  description="Reserved" range="" rwaccess="R" />
		<bitfield id="DWDPRLD" width="12" begin="11" end="0"  resetval="0"  description="Preload: texp = (DWDPRLD+1) x 2 13 / RTICLK1" range="" rwaccess="RW" />
  </register>
  <register id="RTIWDSTATUS" acronym="RTIWDSTATUS" offset="0x98" width="32" description="Watchdog Status Register">
  		<bitfield id="Rsv1"            width="26" begin="31" end="6"  resetval="0"  description="Reserved" range="" rwaccess="R" />
  		<bitfield id="DWWD_ST"         width="1"  begin="5"  end="5"  resetval="0"  description="Windowed Watchdog Status 1=Time Window Violation, W12C" range="" rwaccess="RW" />
  		<bitfield id="END_TIME_VIOL"   width="1"  begin="4"  end="4"  resetval="0"  description="Windowed Watchdog Status 1=End Time Window Violation, W12C" range="" rwaccess="RW" />
  		<bitfield id="START_TIME_VIOL" width="1"  begin="3"  end="3"  resetval="0"  description="Windowed Watchdog Status 1=Starr Time Window Violation, W12C" range="" rwaccess="RW" />
  		<bitfield id="KEY_ST"          width="1"  begin="2"  end="2"  resetval="0"  description="Windowed Watchdog Status 1=Wrong Key Violation, W12C, W12C" range="" rwaccess="RW" />
  		<bitfield id="DWD_ST"          width="1"  begin="1"  end="1"  resetval="0"  description="Same as END_TIME_VIOL, W12C" range="" rwaccess="RW" />
  		<bitfield id="Rsv2"            width="1"  begin="0"  end="0"  resetval="0"  description="Reserved" range="" rwaccess="RW" />
  </register>
  <register id="RTIWDKEY" acronym="RTIWDKEY" offset="0x9C" width="32" description="RTI Watchdog Key Register">
  		<bitfield id="Rsv1"    width="16" begin="31" end="16" resetval="0"  description="Reserved" range="" rwaccess="R" />
		<bitfield id="WDKEY"   width="16" begin="15" end="0"  resetval="0"  description="Key Sequence:  Write 0xE51A followed by 0xA35C to Reset DWD" range="" rwaccess="RW" />
  </register>
  <register id="RTIDWDCNTR" acronym="RTIDWDCNTR" offset="0xA0" width="32" description="RTI Digital Watchdog Down Counter">
  		<bitfield id="Rsv1"    width="7"  begin="31" end="25" resetval="0"  description="Reserved" range="" rwaccess="R" />
		<bitfield id="DWDCNTR" width="25" begin="24" end="0"  resetval="0"  description="DWD down counter" range="" rwaccess="R" />
  </register>
  <register id="RTIWWDRXNCTRL" acronym="RTIWWDRXNCTRL" offset="0xA4" width="32" description="Digital Windowed Watchdog Reaction Control">
  		<bitfield id="Rsv1"    width="28" begin="31" end="4"  resetval="0"  description="Reserved" range="" rwaccess="R" />
		<bitfield id="WWDRXN"  width="4"  begin="3"  end="0"  resetval="0"  description="DWD reaction: 0xA -> NMI, 0x5,others->Reset" range="" rwaccess="R" />
  </register>
  <register id="RTIWWDSIZECTRL" acronym="RTIWWDSIZECTRL" offset="0xA8" width="32" description="Digital Windowed Watchdog Window Size Control">
  		<bitfield id="WWDSIZE"  width="32"  begin="31" end="0" resetval="0"  description="DWWD Window Size 0x5=100%, 0x50=50%, 0x500=25% 0x5000=12.5%, 0x50000=6.25% Others =3.125%" range="" rwaccess="RW" />
  </register>
  <register id="RTIINTCLRENABLE" acronym="RTIINTCLRENABLE" offset="0xAC" width="32" description="RTI Compare Interrupt Clear Enable Register">
   		<bitfield id="Rsv1"           width="4"  begin="31" end="28" resetval="0"  description="Reserved" range="" rwaccess="R" />
		<bitfield id="INTCLRENABLE3"  width="4"  begin="27" end="24" resetval="5"  description="0x5 = Auto-Clear for RTICOMP3 Interrupt Disabled, Others=Enabled" range="" rwaccess="RW" />
  		<bitfield id="Rsv2"           width="4"  begin="23" end="20" resetval="0"  description="Reserved" range="" rwaccess="R" />
		<bitfield id="INTCLRENABLE2"  width="4"  begin="19" end="16" resetval="5"  description="0x5 = Auto-Clear for RTICOMP2 Interrupt Disabled, Others=Enabled" range="" rwaccess="RW" />
  		<bitfield id="Rsv3"           width="4"  begin="15" end="12" resetval="0"  description="Reserved" range="" rwaccess="R" />
		<bitfield id="INTCLRENABLE1"  width="4"  begin="11" end="8"  resetval="5"  description="0x5 = Auto-Clear for RTICOMP1 Interrupt Disabled, Others=Enabled" range="" rwaccess="RW" />
  		<bitfield id="Rsv4"           width="4"  begin="7"  end="4"  resetval="0"  description="Reserved" range="" rwaccess="R" />
		<bitfield id="INTCLRENABLE0"  width="4"  begin="3"  end="0"  resetval="5"  description="0x5 = Auto-Clear for RTICOMP0 Interrupt Disabled, Others=Enabled" range="" rwaccess="RW" />
  </register>
  <register id="RTICOMP0CLR" acronym="RTICOMP0CLR" offset="0xB0" width="32" description="RTI Compare 0 Clear Register">
  		<bitfield id="CMP0CLR"  width="32"  begin="31" end="0" resetval="0"  description="Compare 0 clear. Interrupt Flag Cleared on Compare Match" range="" rwaccess="RW" />
  </register>
  <register id="RTICOMP1CLR" acronym="RTICOMP1CLR" offset="0xB4" width="32" description="RTI Compare 1 Clear Register">
  		<bitfield id="CMP1CLR"  width="32"  begin="31" end="0" resetval="0"  description="Compare 1 clear. Interrupt Flag Cleared on Compare Match" range="" rwaccess="RW" />
  </register>
  <register id="RTICOMP2CLR" acronym="RTICOMP2CLR" offset="0xB8" width="32" description="RTI Compare 2 Clear Register">
  		<bitfield id="CMP2CLR"  width="32"  begin="31" end="0" resetval="0"  description="Compare 2 clear. Interrupt Flag Cleared on Compare Match" range="" rwaccess="RW" />
  </register>
  <register id="RTICOMP3CLR" acronym="RTICOMP3CLR" offset="0xBC" width="32" description="RTI Compare 3 Clear Register">
  		<bitfield id="CMP3CLR"  width="32"  begin="31" end="0" resetval="0"  description="Compare 3 clear. Interrupt Flag Cleared on Compare Match" range="" rwaccess="RW" />
  </register>
</module>
