$date
	Tue Sep 19 12:35:44 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module example_1_tb $end
$var wire 1 ! E $end
$var wire 1 " D $end
$var wire 1 # C $end
$var wire 1 $ B $end
$var wire 1 % A $end
$var integer 32 & k [31:0] $end
$scope module the_circuit $end
$var wire 1 % A $end
$var wire 1 $ B $end
$var wire 1 # C $end
$var wire 1 " D $end
$var wire 1 ! E $end
$var wire 1 ' w1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
b0 &
0%
0$
0#
0"
1!
$end
#10
1"
1#
b1 &
#20
0"
0#
1$
b10 &
#30
1"
1#
b11 &
#40
0#
0$
1%
b100 &
#50
0"
1#
b101 &
#60
0!
1"
1'
0#
1$
b110 &
#70
0"
1#
b111 &
#80
1!
0'
0#
0$
0%
b1000 &
