Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot divider_2_tb_behav xil_defaultlib.divider_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'sseg' [D:/DIV_2/DIV_2.srcs/sources_1/new/top.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider_2
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.divider_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_2_tb_behav
