and r0, r1, r0, lsr 2
mvn r2, r0
rsb r2, r2, r3, ror 3
mvn r0, r2
