Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,22
design__inferred_latch__count,0
design__instance__count,1118
design__instance__area,10142.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,11
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0010183592094108462
power__switching__total,0.0005078529356978834
power__leakage__total,1.1188578952214812E-8
power__total,0.001526223262771964
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.255731248970962
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2550209837708704
timing__hold__ws__corner:nom_tt_025C_1v80,0.3127207470380082
timing__setup__ws__corner:nom_tt_025C_1v80,13.996986188492116
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.312721
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,16.119442
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,8
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,11
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.25721250857230976
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2565161766715713
timing__hold__ws__corner:nom_ss_100C_1v60,0.8612134582571119
timing__setup__ws__corner:nom_ss_100C_1v60,11.743094828925175
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.861213
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,11.743094
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,11
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2550994487853549
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2545701499433953
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10944256921602376
timing__setup__ws__corner:nom_ff_n40C_1v95,14.619612600987278
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.109443
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,17.558237
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,8
design__max_fanout_violation__count,11
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.254314271284558
clock__skew__worst_setup,0.2537394810528778
timing__hold__ws,0.1074708685796772
timing__setup__ws,11.693057519879376
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107471
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,11.693057
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1118
design__instance__area__stdcell,10142.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.614929
design__instance__utilization__stdcell,0.614929
design__instance__count__class:buffer,3
design__instance__count__class:inverter,174
design__instance__count__class:sequential_cell,162
design__instance__count__class:multi_input_combinational_cell,375
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,962
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,14745.3
design__violations,0
design__instance__count__class:timing_repair_buffer,147
design__instance__count__class:clock_buffer,17
design__instance__count__class:clock_inverter,15
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,107
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,897
route__net__special,2
route__drc_errors__iter:1,325
route__wirelength__iter:1,17104
route__drc_errors__iter:2,59
route__wirelength__iter:2,16972
route__drc_errors__iter:3,43
route__wirelength__iter:3,16848
route__drc_errors__iter:4,0
route__wirelength__iter:4,16822
route__drc_errors,0
route__wirelength,16822
route__vias,5516
route__vias__singlecut,5516
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,303.52
timing__unannotated_net__count__corner:nom_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,11
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.25484579057262974
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.254284683840115
timing__hold__ws__corner:min_tt_025C_1v80,0.3099880440079097
timing__setup__ws__corner:min_tt_025C_1v80,14.016177948327776
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.309988
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,16.153955
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,8
design__max_fanout_violation__count__corner:min_ss_100C_1v60,11
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.25604272204932965
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.25549982297493373
timing__hold__ws__corner:min_ss_100C_1v60,0.8559361239826054
timing__setup__ws__corner:min_ss_100C_1v60,11.812524626135161
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.855936
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,11.812525
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,11
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.254314271284558
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2537394810528778
timing__hold__ws__corner:min_ff_n40C_1v95,0.1074708685796772
timing__setup__ws__corner:min_ff_n40C_1v95,14.633433545767113
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.107471
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,17.580936
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,11
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2574670272079034
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.257395639865401
timing__hold__ws__corner:max_tt_025C_1v80,0.31503056610606694
timing__setup__ws__corner:max_tt_025C_1v80,13.97961963536056
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.315031
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,16.094372
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,8
design__max_fanout_violation__count__corner:max_ss_100C_1v60,11
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.25918981583508927
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2581921693969457
timing__hold__ws__corner:max_ss_100C_1v60,0.8667732332770709
timing__setup__ws__corner:max_ss_100C_1v60,11.693057519879376
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.866773
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,11.693057
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,11
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.25671629437741966
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2572972185914844
timing__hold__ws__corner:max_ff_n40C_1v95,0.11108309031475823
timing__setup__ws__corner:max_ff_n40C_1v95,14.606631873016239
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.111083
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,17.541315
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,35
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79991
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000893035
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000874522
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000258691
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000874522
design_powergrid__voltage__worst,0.0000874522
design_powergrid__voltage__worst__net:VPWR,1.79991
design_powergrid__drop__worst,0.0000893035
design_powergrid__drop__worst__net:VPWR,0.0000893035
design_powergrid__voltage__worst__net:VGND,0.0000874522
design_powergrid__drop__worst__net:VGND,0.0000874522
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002640000000000000134644899396629824650517548434436321258544921875
ir__drop__worst,0.0000893000000000000022058743720521079012542031705379486083984375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
