
##################################Primary Inputs for Unroll-1
INPUT(X_1)


##################################Primary Inputs for Unroll-2
INPUT(X_2)


##################################Primary Outputs for Unroll-1
OUTPUT(Y_REG_1)


##################################Primary Outputs for Unroll-2
OUTPUT(Y_REG_2)

##################################Other Inputs
INPUT(D_IN_REG_0__1)
INPUT(D_OUT_REG_7__1)
INPUT(D_OUT_REG_6__1)
INPUT(D_OUT_REG_5__1)
INPUT(D_OUT_REG_4__1)
INPUT(D_OUT_REG_3__1)
INPUT(D_OUT_REG_2__1)
INPUT(D_OUT_REG_1__1)
INPUT(D_OUT_REG_0__1)
INPUT(OLD_REG_7__1)
INPUT(OLD_REG_6__1)
INPUT(OLD_REG_5__1)
INPUT(OLD_REG_4__1)
INPUT(OLD_REG_3__1)
INPUT(OLD_REG_2__1)
INPUT(OLD_REG_1__1)
INPUT(OLD_REG_0__1)
INPUT(Y_REG_1)
INPUT(STATO_REG_1__1)
INPUT(STATO_REG_0__1)
INPUT(D_IN_REG_8__1)
INPUT(D_IN_REG_7__1)
INPUT(D_IN_REG_6__1)
INPUT(D_IN_REG_5__1)
INPUT(D_IN_REG_4__1)
INPUT(D_IN_REG_3__1)
INPUT(D_IN_REG_2__1)
INPUT(D_IN_REG_1__1)

##################################Other Outputs
OUTPUT(U93_2)
OUTPUT(U118_2)
OUTPUT(U117_2)
OUTPUT(U116_2)
OUTPUT(U115_2)
OUTPUT(U114_2)
OUTPUT(U113_2)
OUTPUT(U112_2)
OUTPUT(U111_2)
OUTPUT(U110_2)
OUTPUT(U109_2)
OUTPUT(U108_2)
OUTPUT(U107_2)
OUTPUT(U106_2)
OUTPUT(U105_2)
OUTPUT(U104_2)
OUTPUT(U103_2)
OUTPUT(U102_2)
OUTPUT(U92_2)
OUTPUT(U91_2)
OUTPUT(U101_2)
OUTPUT(U100_2)
OUTPUT(U99_2)
OUTPUT(U98_2)
OUTPUT(U97_2)
OUTPUT(U96_2)
OUTPUT(U95_2)
OUTPUT(U94_2)

##################################Unroll 1
D_IN_REG_0__2 = BUF(U93_1)
D_OUT_REG_7__2 = BUF(U118_1)
D_OUT_REG_6__2 = BUF(U117_1)
D_OUT_REG_5__2 = BUF(U116_1)
D_OUT_REG_4__2 = BUF(U115_1)
D_OUT_REG_3__2 = BUF(U114_1)
D_OUT_REG_2__2 = BUF(U113_1)
D_OUT_REG_1__2 = BUF(U112_1)
D_OUT_REG_0__2 = BUF(U111_1)
OLD_REG_7__2 = BUF(U110_1)
OLD_REG_6__2 = BUF(U109_1)
OLD_REG_5__2 = BUF(U108_1)
OLD_REG_4__2 = BUF(U107_1)
OLD_REG_3__2 = BUF(U106_1)
OLD_REG_2__2 = BUF(U105_1)
OLD_REG_1__2 = BUF(U104_1)
OLD_REG_0__2 = BUF(U103_1)
Y_REG_2 = BUF(U102_1)
STATO_REG_1__2 = BUF(U92_1)
STATO_REG_0__2 = BUF(U91_1)
D_IN_REG_8__2 = BUF(U101_1)
D_IN_REG_7__2 = BUF(U100_1)
D_IN_REG_6__2 = BUF(U99_1)
D_IN_REG_5__2 = BUF(U98_1)
D_IN_REG_4__2 = BUF(U97_1)
D_IN_REG_3__2 = BUF(U96_1)
D_IN_REG_2__2 = BUF(U95_1)
D_IN_REG_1__2 = BUF(U94_1)





U87_1= AND(STATO_REG_1__1, STATO_REG_0__1)
U88_1= AND(STATO_REG_0__1, U140_1)
U89_1= AND(U149_1, U140_1)
U90_1= AND(U141_1, U201_1)
U91_1= NAND(U224_1, U223_1, U153_1)
U92_1= NAND(U137_1, U139_1)
U93_1= AND(D_IN_REG_1__1, U206_1)
U94_1= AND(D_IN_REG_2__1, U206_1)
U95_1= AND(D_IN_REG_3__1, U206_1)
U96_1= AND(D_IN_REG_4__1, U206_1)
U97_1= AND(D_IN_REG_5__1, U206_1)
U98_1= AND(D_IN_REG_6__1, U206_1)
U99_1= AND(D_IN_REG_7__1, U206_1)
U100_1= AND(D_IN_REG_8__1, U206_1)
U101_1= NAND(U204_1, U203_1)
U102_1= NAND(U197_1, U198_1, U150_1)
U103_1= NAND(U195_1, U194_1)
U104_1= NAND(U193_1, U192_1)
U105_1= NAND(U191_1, U190_1)
U106_1= NAND(U189_1, U188_1)
U107_1= NAND(U187_1, U186_1)
U108_1= NAND(U185_1, U184_1)
U109_1= NAND(U183_1, U182_1)
U110_1= NAND(U181_1, U180_1)
U111_1= NAND(U176_1, U175_1, U177_1)
U112_1= NAND(U173_1, U172_1, U174_1)
U113_1= NAND(U170_1, U169_1, U171_1)
U114_1= NAND(U167_1, U166_1, U168_1)
U115_1= NAND(U164_1, U163_1, U165_1)
U116_1= NAND(U161_1, U160_1, U162_1)
U117_1= NAND(U158_1, U157_1, U159_1)
U118_1= NAND(U156_1, U155_1)
U119_1= NOT(STATO_REG_0__1)
U120_1= NOT(D_IN_REG_0__1)
U121_1= NOT(D_IN_REG_1__1)
U122_1= NOT(OLD_REG_0__1)
U123_1= NOT(D_IN_REG_2__1)
U124_1= NOT(OLD_REG_1__1)
U125_1= NOT(D_IN_REG_3__1)
U126_1= NOT(OLD_REG_2__1)
U127_1= NOT(D_IN_REG_4__1)
U128_1= NOT(OLD_REG_3__1)
U129_1= NOT(D_IN_REG_5__1)
U130_1= NOT(OLD_REG_4__1)
U131_1= NOT(D_IN_REG_6__1)
U132_1= NOT(OLD_REG_5__1)
U133_1= NOT(D_IN_REG_8__1)
U134_1= NOT(OLD_REG_7__1)
U135_1= NOT(D_IN_REG_7__1)
U136_1= NOT(OLD_REG_6__1)
U137_1= NOT(STATO_REG_1__1)
U138_1= NAND(U146_1, U145_1, U144_1, U143_1)
U139_1= NAND(D_IN_REG_0__1, STATO_REG_0__1)
U140_1= NAND(U226_1, U225_1, U150_1)
U141_1= NAND(STATO_REG_1__1, U119_1)
U142_1= NAND(STATO_REG_0__1, U137_1)
U143_1= AND(U210_1, U209_1, U208_1, U207_1)
U144_1= AND(U214_1, U213_1, U212_1, U211_1)
U145_1= AND(U218_1, U217_1, U216_1, U215_1)
U146_1= AND(U222_1, U221_1, U220_1, U219_1)
U147_1= NOT(U138_1)
U148_1= NOT(U142_1)
U149_1= NOT(U141_1)
U150_1= NAND(U151_1, U138_1)
U151_1= NOT(U139_1)
U152_1= NAND(STATO_REG_1__1, U120_1)
U153_1= NAND(U147_1, U87_1)
U154_1= NOT(U140_1)
U155_1= NAND(U88_1, D_IN_REG_8__1)
U156_1= NAND(D_OUT_REG_7__1, U154_1)
U157_1= NAND(U89_1, D_OUT_REG_7__1)
U158_1= NAND(U88_1, D_IN_REG_7__1)
U159_1= NAND(D_OUT_REG_6__1, U154_1)
U160_1= NAND(D_OUT_REG_6__1, U89_1)
U161_1= NAND(U88_1, D_IN_REG_6__1)
U162_1= NAND(D_OUT_REG_5__1, U154_1)
U163_1= NAND(D_OUT_REG_5__1, U89_1)
U164_1= NAND(U88_1, D_IN_REG_5__1)
U165_1= NAND(D_OUT_REG_4__1, U154_1)
U166_1= NAND(D_OUT_REG_4__1, U89_1)
U167_1= NAND(U88_1, D_IN_REG_4__1)
U168_1= NAND(D_OUT_REG_3__1, U154_1)
U169_1= NAND(D_OUT_REG_3__1, U89_1)
U170_1= NAND(U88_1, D_IN_REG_3__1)
U171_1= NAND(D_OUT_REG_2__1, U154_1)
U172_1= NAND(D_OUT_REG_2__1, U89_1)
U173_1= NAND(U88_1, D_IN_REG_2__1)
U174_1= NAND(D_OUT_REG_1__1, U154_1)
U175_1= NAND(D_OUT_REG_1__1, U89_1)
U176_1= NAND(U88_1, D_IN_REG_1__1)
U177_1= NAND(D_OUT_REG_0__1, U154_1)
U178_1= NAND(STATO_REG_0__1, U120_1)
U179_1= NAND(U141_1, U178_1)
U180_1= NAND(U151_1, D_IN_REG_8__1)
U181_1= NAND(OLD_REG_7__1, U179_1)
U182_1= NAND(U151_1, D_IN_REG_7__1)
U183_1= NAND(OLD_REG_6__1, U179_1)
U184_1= NAND(U151_1, D_IN_REG_6__1)
U185_1= NAND(OLD_REG_5__1, U179_1)
U186_1= NAND(U151_1, D_IN_REG_5__1)
U187_1= NAND(OLD_REG_4__1, U179_1)
U188_1= NAND(U151_1, D_IN_REG_4__1)
U189_1= NAND(OLD_REG_3__1, U179_1)
U190_1= NAND(U151_1, D_IN_REG_3__1)
U191_1= NAND(OLD_REG_2__1, U179_1)
U192_1= NAND(U151_1, D_IN_REG_2__1)
U193_1= NAND(OLD_REG_1__1, U179_1)
U194_1= NAND(U151_1, D_IN_REG_1__1)
U195_1= NAND(OLD_REG_0__1, U179_1)
U196_1= OR(Y_REG_1, D_IN_REG_0__1)
U197_1= NAND(D_OUT_REG_0__1, U120_1, U149_1)
U198_1= NAND(U148_1, U196_1)
U199_1= NAND(U87_1, U138_1)
U200_1= NAND(U142_1, U199_1)
U201_1= NAND(U87_1, U120_1)
U202_1= NAND(U90_1, U142_1)
U203_1= NAND(X_1, U202_1)
U204_1= NAND(D_IN_REG_0__1, U200_1)
U205_1= NAND(U148_1, U120_1)
U206_1= NAND(U90_1, U205_1)
U207_1= NAND(D_IN_REG_1__1, U122_1)
U208_1= NAND(OLD_REG_0__1, U121_1)
U209_1= NAND(D_IN_REG_2__1, U124_1)
U210_1= NAND(OLD_REG_1__1, U123_1)
U211_1= NAND(D_IN_REG_3__1, U126_1)
U212_1= NAND(OLD_REG_2__1, U125_1)
U213_1= NAND(D_IN_REG_4__1, U128_1)
U214_1= NAND(OLD_REG_3__1, U127_1)
U215_1= NAND(D_IN_REG_5__1, U130_1)
U216_1= NAND(OLD_REG_4__1, U129_1)
U217_1= NAND(D_IN_REG_6__1, U132_1)
U218_1= NAND(OLD_REG_5__1, U131_1)
U219_1= NAND(D_IN_REG_8__1, U134_1)
U220_1= NAND(OLD_REG_7__1, U133_1)
U221_1= NAND(D_IN_REG_7__1, U136_1)
U222_1= NAND(OLD_REG_6__1, U135_1)
U223_1= NAND(STATO_REG_0__1, U120_1)
U224_1= NAND(U152_1, U119_1)
U225_1= NAND(D_IN_REG_0__1, U137_1)
U226_1= OR(D_IN_REG_0__1, STATO_REG_0__1)

##################################Unroll 2
D_IN_REG_0__3 = BUF(U93_2)
D_OUT_REG_7__3 = BUF(U118_2)
D_OUT_REG_6__3 = BUF(U117_2)
D_OUT_REG_5__3 = BUF(U116_2)
D_OUT_REG_4__3 = BUF(U115_2)
D_OUT_REG_3__3 = BUF(U114_2)
D_OUT_REG_2__3 = BUF(U113_2)
D_OUT_REG_1__3 = BUF(U112_2)
D_OUT_REG_0__3 = BUF(U111_2)
OLD_REG_7__3 = BUF(U110_2)
OLD_REG_6__3 = BUF(U109_2)
OLD_REG_5__3 = BUF(U108_2)
OLD_REG_4__3 = BUF(U107_2)
OLD_REG_3__3 = BUF(U106_2)
OLD_REG_2__3 = BUF(U105_2)
OLD_REG_1__3 = BUF(U104_2)
OLD_REG_0__3 = BUF(U103_2)
Y_REG_3 = BUF(U102_2)
STATO_REG_1__3 = BUF(U92_2)
STATO_REG_0__3 = BUF(U91_2)
D_IN_REG_8__3 = BUF(U101_2)
D_IN_REG_7__3 = BUF(U100_2)
D_IN_REG_6__3 = BUF(U99_2)
D_IN_REG_5__3 = BUF(U98_2)
D_IN_REG_4__3 = BUF(U97_2)
D_IN_REG_3__3 = BUF(U96_2)
D_IN_REG_2__3 = BUF(U95_2)
D_IN_REG_1__3 = BUF(U94_2)





U87_2= AND(STATO_REG_1__2, STATO_REG_0__2)
U88_2= AND(STATO_REG_0__2, U140_2)
U89_2= AND(U149_2, U140_2)
U90_2= AND(U141_2, U201_2)
U91_2= NAND(U224_2, U223_2, U153_2)
U92_2= NAND(U137_2, U139_2)
U93_2= AND(D_IN_REG_1__2, U206_2)
U94_2= AND(D_IN_REG_2__2, U206_2)
U95_2= AND(D_IN_REG_3__2, U206_2)
U96_2= AND(D_IN_REG_4__2, U206_2)
U97_2= AND(D_IN_REG_5__2, U206_2)
U98_2= AND(D_IN_REG_6__2, U206_2)
U99_2= AND(D_IN_REG_7__2, U206_2)
U100_2= AND(D_IN_REG_8__2, U206_2)
U101_2= NAND(U204_2, U203_2)
U102_2= NAND(U197_2, U198_2, U150_2)
U103_2= NAND(U195_2, U194_2)
U104_2= NAND(U193_2, U192_2)
U105_2= NAND(U191_2, U190_2)
U106_2= NAND(U189_2, U188_2)
U107_2= NAND(U187_2, U186_2)
U108_2= NAND(U185_2, U184_2)
U109_2= NAND(U183_2, U182_2)
U110_2= NAND(U181_2, U180_2)
U111_2= NAND(U176_2, U175_2, U177_2)
U112_2= NAND(U173_2, U172_2, U174_2)
U113_2= NAND(U170_2, U169_2, U171_2)
U114_2= NAND(U167_2, U166_2, U168_2)
U115_2= NAND(U164_2, U163_2, U165_2)
U116_2= NAND(U161_2, U160_2, U162_2)
U117_2= NAND(U158_2, U157_2, U159_2)
U118_2= NAND(U156_2, U155_2)
U119_2= NOT(STATO_REG_0__2)
U120_2= NOT(D_IN_REG_0__2)
U121_2= NOT(D_IN_REG_1__2)
U122_2= NOT(OLD_REG_0__2)
U123_2= NOT(D_IN_REG_2__2)
U124_2= NOT(OLD_REG_1__2)
U125_2= NOT(D_IN_REG_3__2)
U126_2= NOT(OLD_REG_2__2)
U127_2= NOT(D_IN_REG_4__2)
U128_2= NOT(OLD_REG_3__2)
U129_2= NOT(D_IN_REG_5__2)
U130_2= NOT(OLD_REG_4__2)
U131_2= NOT(D_IN_REG_6__2)
U132_2= NOT(OLD_REG_5__2)
U133_2= NOT(D_IN_REG_8__2)
U134_2= NOT(OLD_REG_7__2)
U135_2= NOT(D_IN_REG_7__2)
U136_2= NOT(OLD_REG_6__2)
U137_2= NOT(STATO_REG_1__2)
U138_2= NAND(U146_2, U145_2, U144_2, U143_2)
U139_2= NAND(D_IN_REG_0__2, STATO_REG_0__2)
U140_2= NAND(U226_2, U225_2, U150_2)
U141_2= NAND(STATO_REG_1__2, U119_2)
U142_2= NAND(STATO_REG_0__2, U137_2)
U143_2= AND(U210_2, U209_2, U208_2, U207_2)
U144_2= AND(U214_2, U213_2, U212_2, U211_2)
U145_2= AND(U218_2, U217_2, U216_2, U215_2)
U146_2= AND(U222_2, U221_2, U220_2, U219_2)
U147_2= NOT(U138_2)
U148_2= NOT(U142_2)
U149_2= NOT(U141_2)
U150_2= NAND(U151_2, U138_2)
U151_2= NOT(U139_2)
U152_2= NAND(STATO_REG_1__2, U120_2)
U153_2= NAND(U147_2, U87_2)
U154_2= NOT(U140_2)
U155_2= NAND(U88_2, D_IN_REG_8__2)
U156_2= NAND(D_OUT_REG_7__2, U154_2)
U157_2= NAND(U89_2, D_OUT_REG_7__2)
U158_2= NAND(U88_2, D_IN_REG_7__2)
U159_2= NAND(D_OUT_REG_6__2, U154_2)
U160_2= NAND(D_OUT_REG_6__2, U89_2)
U161_2= NAND(U88_2, D_IN_REG_6__2)
U162_2= NAND(D_OUT_REG_5__2, U154_2)
U163_2= NAND(D_OUT_REG_5__2, U89_2)
U164_2= NAND(U88_2, D_IN_REG_5__2)
U165_2= NAND(D_OUT_REG_4__2, U154_2)
U166_2= NAND(D_OUT_REG_4__2, U89_2)
U167_2= NAND(U88_2, D_IN_REG_4__2)
U168_2= NAND(D_OUT_REG_3__2, U154_2)
U169_2= NAND(D_OUT_REG_3__2, U89_2)
U170_2= NAND(U88_2, D_IN_REG_3__2)
U171_2= NAND(D_OUT_REG_2__2, U154_2)
U172_2= NAND(D_OUT_REG_2__2, U89_2)
U173_2= NAND(U88_2, D_IN_REG_2__2)
U174_2= NAND(D_OUT_REG_1__2, U154_2)
U175_2= NAND(D_OUT_REG_1__2, U89_2)
U176_2= NAND(U88_2, D_IN_REG_1__2)
U177_2= NAND(D_OUT_REG_0__2, U154_2)
U178_2= NAND(STATO_REG_0__2, U120_2)
U179_2= NAND(U141_2, U178_2)
U180_2= NAND(U151_2, D_IN_REG_8__2)
U181_2= NAND(OLD_REG_7__2, U179_2)
U182_2= NAND(U151_2, D_IN_REG_7__2)
U183_2= NAND(OLD_REG_6__2, U179_2)
U184_2= NAND(U151_2, D_IN_REG_6__2)
U185_2= NAND(OLD_REG_5__2, U179_2)
U186_2= NAND(U151_2, D_IN_REG_5__2)
U187_2= NAND(OLD_REG_4__2, U179_2)
U188_2= NAND(U151_2, D_IN_REG_4__2)
U189_2= NAND(OLD_REG_3__2, U179_2)
U190_2= NAND(U151_2, D_IN_REG_3__2)
U191_2= NAND(OLD_REG_2__2, U179_2)
U192_2= NAND(U151_2, D_IN_REG_2__2)
U193_2= NAND(OLD_REG_1__2, U179_2)
U194_2= NAND(U151_2, D_IN_REG_1__2)
U195_2= NAND(OLD_REG_0__2, U179_2)
U196_2= OR(Y_REG_2, D_IN_REG_0__2)
U197_2= NAND(D_OUT_REG_0__2, U120_2, U149_2)
U198_2= NAND(U148_2, U196_2)
U199_2= NAND(U87_2, U138_2)
U200_2= NAND(U142_2, U199_2)
U201_2= NAND(U87_2, U120_2)
U202_2= NAND(U90_2, U142_2)
U203_2= NAND(X_2, U202_2)
U204_2= NAND(D_IN_REG_0__2, U200_2)
U205_2= NAND(U148_2, U120_2)
U206_2= NAND(U90_2, U205_2)
U207_2= NAND(D_IN_REG_1__2, U122_2)
U208_2= NAND(OLD_REG_0__2, U121_2)
U209_2= NAND(D_IN_REG_2__2, U124_2)
U210_2= NAND(OLD_REG_1__2, U123_2)
U211_2= NAND(D_IN_REG_3__2, U126_2)
U212_2= NAND(OLD_REG_2__2, U125_2)
U213_2= NAND(D_IN_REG_4__2, U128_2)
U214_2= NAND(OLD_REG_3__2, U127_2)
U215_2= NAND(D_IN_REG_5__2, U130_2)
U216_2= NAND(OLD_REG_4__2, U129_2)
U217_2= NAND(D_IN_REG_6__2, U132_2)
U218_2= NAND(OLD_REG_5__2, U131_2)
U219_2= NAND(D_IN_REG_8__2, U134_2)
U220_2= NAND(OLD_REG_7__2, U133_2)
U221_2= NAND(D_IN_REG_7__2, U136_2)
U222_2= NAND(OLD_REG_6__2, U135_2)
U223_2= NAND(STATO_REG_0__2, U120_2)
U224_2= NAND(U152_2, U119_2)
U225_2= NAND(D_IN_REG_0__2, U137_2)
U226_2= OR(D_IN_REG_0__2, STATO_REG_0__2)

