CELL: cpldzero;

OUTPUTS: MUX, CAS, DRAM, RAS, St0;
INPUTS: Clock;

SYMBOLS:
PLA: OE2;
BUF: CLKBA;
PLA: OE1;
BUF: IDEDIR;
BUF: DIOR;
PLA: CS0;
BUF: DIOW;
PLA: XDCS;
PLA: XCS;
PLA: SRDY;
BUF: OE2_OE;
BUF: OE1_OE;
BUF: CLKBA_OE;
BUF: IDEDIR_OE;
BUF: DIOR_OE;
BUF: CS0_OE;
BUF: DIOW_OE;
BUF: XCS_OE;
BUF: XDCS_OE;
BUF: SRDY_OE;
PLA: St0_C;
PLA: MUX_C;
PLA: CAS_C;
PLA: DRAM_C;
PLA: RAS_C;
PLA: MUX_D;
PLA: CAS_D;
PLA: DRAM_D;
PLA: RAS_D;
PLA: St0_D;
XTRI1: OE2_Z;
XTRI1: CLKBA_Z;
XTRI1: OE1_Z;
XTRI1: IDEDIR_Z;
XTRI1: DIOR_Z;
XTRI1: CS0_Z;
FD11: MUX;
BUF: MUX_Q;
FD11: CAS;
BUF: CAS_Q;
FD11: DRAM;
BUF: DRAM_Q;
XTRI1: DIOW_Z;
FD11: RAS;
BUF: RAS_Q;
XTRI1: XDCS_Z;
XTRI1: XCS_Z;
XTRI1: SRDY_Z;
FD11: St0;
ENDSYMBOLS;

NETS:
OE2_OE:  OE2_OE.Z0, OE2_Z.OE;
OE2_D:  OE2.Z0, OE2_Z.A0;
OE2: .OE2 OE2_Z.XO0;
CLKBA_OE:  CLKBA_OE.Z0, CLKBA_Z.OE;
CLKBA_D:  CLKBA.Z0, CLKBA_Z.A0;
CLKBA: .CLKBA CLKBA_Z.XO0;
OE1_OE:  OE1_OE.Z0, OE1_Z.OE;
OE1_D:  OE1.Z0, OE1_Z.A0;
OE1: .OE1 OE1_Z.XO0;
IDEDIR_OE:  IDEDIR_OE.Z0, IDEDIR_Z.OE;
IDEDIR_D:  IDEDIR.Z0, IDEDIR_Z.A0;
IDEDIR: .IDEDIR IDEDIR_Z.XO0;
Clock: .Clock, St0_C.A0, MUX_C.A0, CAS_C.A0, DRAM_C.A0, RAS_C.A0;
DIOR_OE:  DIOR_OE.Z0, DIOR_Z.OE;
DIOR_D:  DIOR.Z0, DIOR_Z.A0;
DIOR: .DIOR DIOR_Z.XO0;
CS0_OE:  CS0_OE.Z0, CS0_Z.OE;
CS0_D:  CS0.Z0, CS0_Z.A0;
CS0: .CS0 CS0_Z.XO0;
MUX_C:  MUX_C.Z0, MUX.CLK;
MUX_D: MUX_D.Z0, MUX.D0;
MUX_PIN: .MUXMUX.Q0, MUX_Q.A0;
MUX_Q: MUX_Q.Z0, OE2.A0, OE1.A0, CS0.A0, XDCS.A0, XCS.A0
, SRDY.A0, MUX_D.A0, CAS_D.A0, DRAM_D.A0, RAS_D.A0
, St0_D.A0;
CAS_C:  CAS_C.Z0, CAS.CLK;
CAS_D: CAS_D.Z0, CAS.D0;
CAS_PIN: .CASCAS.Q0, CAS_Q.A0;
CAS_Q: CAS_Q.Z0, OE2.A1, OE1.A1, CS0.A1, XDCS.A1, XCS.A1
, SRDY.A1, MUX_D.A1, CAS_D.A1, DRAM_D.A1, RAS_D.A1
, St0_D.A1;
DRAM_C:  DRAM_C.Z0, DRAM.CLK;
DRAM_D: DRAM_D.Z0, DRAM.D0;
DRAM_PIN: .DRAMDRAM.Q0, DRAM_Q.A0;
DRAM_Q: DRAM_Q.Z0, OE2.A2, OE1.A2, CS0.A2, XDCS.A2, XCS.A2
, SRDY.A2, MUX_D.A2, CAS_D.A2, DRAM_D.A2, RAS_D.A2
, St0_D.A2;
DIOW_OE:  DIOW_OE.Z0, DIOW_Z.OE;
DIOW_D:  DIOW.Z0, DIOW_Z.A0;
DIOW: .DIOW DIOW_Z.XO0;
RAS_C:  RAS_C.Z0, RAS.CLK;
RAS_D: RAS_D.Z0, RAS.D0;
RAS_PIN: .RASRAS.Q0, RAS_Q.A0;
RAS_Q: RAS_Q.Z0, OE2.A3, OE1.A3, CS0.A3, XDCS.A3, XCS.A3
, SRDY.A3, MUX_D.A3, CAS_D.A3, DRAM_D.A3, RAS_D.A3
, St0_D.A3;
XDCS_OE:  XDCS_OE.Z0, XDCS_Z.OE;
XDCS_D:  XDCS.Z0, XDCS_Z.A0;
XDCS: .XDCS XDCS_Z.XO0;
XCS_OE:  XCS_OE.Z0, XCS_Z.OE;
XCS_D:  XCS.Z0, XCS_Z.A0;
XCS: .XCS XCS_Z.XO0;
SRDY_OE:  SRDY_OE.Z0, SRDY_Z.OE;
SRDY_D:  SRDY.Z0, SRDY_Z.A0;
SRDY: .SRDY SRDY_Z.XO0;
St0_C:  St0_C.Z0, St0.CLK;
St0_D: St0_D.Z0, St0.D0;
St0_PIN: .St0St0.Q0;
ENDNETS;

ENDCELL: cpldzero;
