(PCB ilk
 (parser
  (host_cad ARES)
  (host_version 8.11 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -115.10160 -95.10160 105.10160 85.10160))
  (boundary (path signal 0.20320 -115.00000 -95.00000 105.00000 -95.00000 105.00000 85.00000
   -115.00000 85.00000 -115.00000 -95.00000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction horizontal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction vertical))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "ARDUINO-NANO_$NONAME0" (place $NONAME0 -7.50000 20.00000 front -90))
  (component LGA7PIN_$NONAME1 (place $NONAME1 -27.50000 10.00000 front -90))
  (component "QFN50P400X400X95-25N_$NONAME2" (place $NONAME2 -22.50000 -2.50000 front -90
  ))
 )
 (library
  (image "ARDUINO-NANO_$NONAME0" (side front)
   (outline (rect TOP -1.37160 -1.27000 36.93160 16.51000))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
   (pin PS0 (rotate 0) 8 20.32000 0.00000)
   (pin PS0 (rotate 0) 9 22.86000 0.00000)
   (pin PS0 (rotate 0) 10 25.40000 0.00000)
   (pin PS0 (rotate 0) 11 27.94000 0.00000)
   (pin PS0 (rotate 0) 12 30.48000 0.00000)
   (pin PS0 (rotate 0) 13 33.02000 0.00000)
   (pin PS0 (rotate 0) 14 35.56000 0.00000)
   (pin PS0 (rotate 0) 15 35.56000 15.24000)
   (pin PS0 (rotate 0) 16 33.02000 15.24000)
   (pin PS0 (rotate 0) 17 30.48000 15.24000)
   (pin PS0 (rotate 0) 18 27.94000 15.24000)
   (pin PS0 (rotate 0) 19 25.40000 15.24000)
   (pin PS0 (rotate 0) 20 22.86000 15.24000)
   (pin PS0 (rotate 0) 21 20.32000 15.24000)
   (pin PS0 (rotate 0) 22 17.78000 15.24000)
   (pin PS0 (rotate 0) 23 15.24000 15.24000)
   (pin PS0 (rotate 0) 24 12.70000 15.24000)
   (pin PS0 (rotate 0) 25 10.16000 15.24000)
   (pin PS0 (rotate 0) 26 7.62000 15.24000)
   (pin PS0 (rotate 0) 27 5.08000 15.24000)
   (pin PS0 (rotate 0) 28 2.54000 15.24000)
   (pin PS0 (rotate 0) 29 0.00000 15.24000)
  )
  (image LGA7PIN_$NONAME1 (side front)
   (outline (rect TOP -0.90160 -0.90160 3.90160 3.80160))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 1.50000 0.00000)
   (pin PS1 (rotate 0) 2 3.00000 0.00000)
   (pin PS1 (rotate 0) 3 3.00000 2.90000)
   (pin PS1 (rotate 0) 4 1.50000 2.90000)
   (pin PS1 (rotate 0) 5 0.00000 2.90000)
   (pin PS1 (rotate -90) 6 0.00000 1.45000)
  )
  (image "QFN50P400X400X95-25N_$NONAME2" (side front)
   (outline (rect TOP -2.64500 -2.64500 2.64500 2.64500))
   (pin PS2 (rotate 0) 0 -2.00000 1.25000)
   (pin PS2 (rotate 0) 1 -2.00000 0.75000)
   (pin PS2 (rotate 0) 2 -2.00000 0.25000)
   (pin PS2 (rotate 0) 3 -2.00000 -0.25000)
   (pin PS2 (rotate 0) 4 -2.00000 -0.75000)
   (pin PS2 (rotate 0) 5 -2.00000 -1.25000)
   (pin PS3 (rotate 0) 6 -1.25000 -1.95000)
   (pin PS3 (rotate 0) 7 -0.75000 -1.95000)
   (pin PS3 (rotate 0) 8 -0.25000 -1.95000)
   (pin PS3 (rotate 0) 9 0.25000 -1.95000)
   (pin PS3 (rotate 0) 10 0.75000 -1.95000)
   (pin PS3 (rotate 0) 11 1.25000 -1.95000)
   (pin PS2 (rotate 0) 12 2.00000 -1.25000)
   (pin PS2 (rotate 0) 13 2.00000 -0.75000)
   (pin PS2 (rotate 0) 14 2.00000 -0.25000)
   (pin PS2 (rotate 0) 15 2.00000 0.25000)
   (pin PS2 (rotate 0) 16 2.00000 0.75000)
   (pin PS2 (rotate 0) 17 2.00000 1.25000)
   (pin PS3 (rotate 0) 18 1.25000 1.95000)
   (pin PS3 (rotate 0) 19 0.75000 1.95000)
   (pin PS3 (rotate 0) 20 0.25000 1.95000)
   (pin PS3 (rotate 0) 21 -0.25000 1.95000)
   (pin PS3 (rotate 0) 22 -0.75000 1.95000)
   (pin PS3 (rotate 0) 23 -1.25000 1.95000)
   (pin PS4 (rotate 0) 24 0.00000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I1 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I2 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I3 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I4 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I5 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I6 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I7 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I8 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I9 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I10 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I11 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I12 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I13 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I14 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect BOT -0.76200 -1.27000 0.76200 1.27000))
  )
  (padstack PS1 (absolute on) (shape (rect TOP -0.35000 -0.30000 0.35000 0.30000)))
  (padstack PS2 (absolute on) (shape (rect TOP -0.40000 -0.15000 0.40000 0.15000)))
  (padstack PS3 (absolute on) (shape (rect TOP -0.15000 -0.40000 0.15000 0.40000)))
  (padstack PS4 (absolute on) (shape (rect TOP -1.37500 -1.32500 1.37500 1.32500)))
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00000"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00001"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00009"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00011"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00012"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00013"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00016"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00017"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00088"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "$RESET$"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "AREF"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "CTS"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "DCD"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "DSR"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "DTR"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "GND"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins)
  )
  (net "PB0/ICP1/CLKO"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PB1/OC1A"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PB2/$SS$/OC1B"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PB3/MOSI/OC2A"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PB4/MISO"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PB5/SCK"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PC0/ADC0"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PC1/ADC1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PC2/ADC2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PC3/ADC3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PC4/ADC4/SDA"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PC5/ADC5/SCL"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PD2/INT0"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PD3/INT1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PD4/T0/XCK"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PD5/T1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PD6/AIN0"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PD7/AIN1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "RI"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "RTS"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "VCC"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.25400)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00000"
   "#00001"
   "#00009"
   "#00011"
   "#00012"
   "#00013"
   "#00016"
   "#00017"
   "#00088"
   "$RESET$"
   "AREF"
   "CTS"
   "DCD"
   "DSR"
   "DTR"
   "PB0/ICP1/CLKO"
   "PB1/OC1A"
   "PB2/$SS$/OC1B"
   "PB3/MOSI/OC2A"
   "PB4/MISO"
   "PB5/SCK"
   "PC0/ADC0"
   "PC1/ADC1"
   "PC2/ADC2"
   "PC3/ADC3"
   "PC4/ADC4/SDA"
   "PC5/ADC5/SCL"
   "PD2/INT0"
   "PD3/INT1"
   "PD4/T0/XCK"
   "PD5/T1"
   "PD6/AIN0"
   "PD7/AIN1"
   "RI"
   "RTS"
   "VCC"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.25400)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
   (wire (path TOP 0.25400 -14.54000 4.76000 -14.54000 10.00000 -24.60000 10.00000) (net {NC})
   (type protect))
   (wire (path TOP 0.25400 -7.50000 4.76000 -14.54000 4.76000) (net {NC}) (type protect)
  )
   (wire (path TOP 0.25400 -17.08000 2.22000 -18.32000 2.22000 -24.60000 8.50000) (net {NC})
   (type protect))
   (wire (path TOP 0.25400 -17.08000 2.22000 -16.08000 2.22000) (net {NC}) (type protect)
  )
   (wire (path TOP 0.25400 -17.08000 2.22000 -20.55000 -1.25000) (net {NC}) (type protect)
  )
   (wire (path TOP 0.25400 -14.54000 4.76000 -17.08000 2.22000) (net {NC}) (type protect)
  )
   (wire (path TOP 0.25400 -16.08000 2.22000 -20.55000 -2.25000) (net {NC}) (type protect)
  )
   (wire (path TOP 0.25400 -16.08000 2.22000 -7.50000 2.22000) (net {NC}) (type protect)
  )
 )
)
