
ir_heat.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000c6  00800100  00001dd8  00001e6c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001dd8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000064  008001c6  008001c6  00001f32  2**0
                  ALLOC
  3 .stab         00001ab8  00000000  00000000  00001f34  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000e4b  00000000  00000000  000039ec  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__ctors_end>
       4:	0c 94 00 03 	jmp	0x600	; 0x600 <__vector_1>
       8:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
       c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      10:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      14:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      18:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      1c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      20:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      24:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__vector_9>
      28:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      2c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      30:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      34:	0c 94 e5 00 	jmp	0x1ca	; 0x1ca <__vector_13>
      38:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      3c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      40:	0c 94 f5 00 	jmp	0x1ea	; 0x1ea <__vector_16>
      44:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      48:	0c 94 43 01 	jmp	0x286	; 0x286 <__vector_18>
      4c:	0c 94 62 01 	jmp	0x2c4	; 0x2c4 <__vector_19>
      50:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      54:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      58:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      5c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      60:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      64:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>

00000068 <__c.1790>:
      68:	6e 61 6e 00                                         nan.

0000006c <__c.1788>:
      6c:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      7c:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
      8c:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
      9c:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
      ac:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
      bc:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
      cc:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
      dc:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
      ec:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
      fc:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     10c:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     11c:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     12c:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     13c:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     14c:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     15c:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

0000016a <__ctors_end>:
     16a:	11 24       	eor	r1, r1
     16c:	1f be       	out	0x3f, r1	; 63
     16e:	cf ef       	ldi	r28, 0xFF	; 255
     170:	d4 e0       	ldi	r29, 0x04	; 4
     172:	de bf       	out	0x3e, r29	; 62
     174:	cd bf       	out	0x3d, r28	; 61

00000176 <__do_copy_data>:
     176:	11 e0       	ldi	r17, 0x01	; 1
     178:	a0 e0       	ldi	r26, 0x00	; 0
     17a:	b1 e0       	ldi	r27, 0x01	; 1
     17c:	e8 ed       	ldi	r30, 0xD8	; 216
     17e:	fd e1       	ldi	r31, 0x1D	; 29
     180:	02 c0       	rjmp	.+4      	; 0x186 <.do_copy_data_start>

00000182 <.do_copy_data_loop>:
     182:	05 90       	lpm	r0, Z+
     184:	0d 92       	st	X+, r0

00000186 <.do_copy_data_start>:
     186:	a6 3c       	cpi	r26, 0xC6	; 198
     188:	b1 07       	cpc	r27, r17
     18a:	d9 f7       	brne	.-10     	; 0x182 <.do_copy_data_loop>

0000018c <__do_clear_bss>:
     18c:	12 e0       	ldi	r17, 0x02	; 2
     18e:	a6 ec       	ldi	r26, 0xC6	; 198
     190:	b1 e0       	ldi	r27, 0x01	; 1
     192:	01 c0       	rjmp	.+2      	; 0x196 <.do_clear_bss_start>

00000194 <.do_clear_bss_loop>:
     194:	1d 92       	st	X+, r1

00000196 <.do_clear_bss_start>:
     196:	aa 32       	cpi	r26, 0x2A	; 42
     198:	b1 07       	cpc	r27, r17
     19a:	e1 f7       	brne	.-8      	; 0x194 <.do_clear_bss_loop>
     19c:	0e 94 5e 04 	call	0x8bc	; 0x8bc <main>
     1a0:	0c 94 ea 0e 	jmp	0x1dd4	; 0x1dd4 <_exit>

000001a4 <__bad_interrupt>:
     1a4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001a8 <__vector_9>:
uint16_t	t_abs_threshold_down	=  250;
*/


// Clock Timer
SIGNAL(SIG_OVERFLOW2) {
     1a8:	1f 92       	push	r1
     1aa:	0f 92       	push	r0
     1ac:	0f b6       	in	r0, 0x3f	; 63
     1ae:	0f 92       	push	r0
     1b0:	11 24       	eor	r1, r1
     1b2:	8f 93       	push	r24
	interval++;
     1b4:	80 91 bf 01 	lds	r24, 0x01BF
     1b8:	8f 5f       	subi	r24, 0xFF	; 255
     1ba:	80 93 bf 01 	sts	0x01BF, r24
}
     1be:	8f 91       	pop	r24
     1c0:	0f 90       	pop	r0
     1c2:	0f be       	out	0x3f, r0	; 63
     1c4:	0f 90       	pop	r0
     1c6:	1f 90       	pop	r1
     1c8:	18 95       	reti

000001ca <__vector_13>:

SIGNAL(SIG_OVERFLOW1) {
     1ca:	1f 92       	push	r1
     1cc:	0f 92       	push	r0
     1ce:	0f b6       	in	r0, 0x3f	; 63
     1d0:	0f 92       	push	r0
     1d2:	11 24       	eor	r1, r1
	TIMER1_STOP;
     1d4:	10 92 81 00 	sts	0x0081, r1
	TCNT1H = 0;
     1d8:	10 92 85 00 	sts	0x0085, r1
	TCNT1L = 0;
     1dc:	10 92 84 00 	sts	0x0084, r1
}
     1e0:	0f 90       	pop	r0
     1e2:	0f be       	out	0x3f, r0	; 63
     1e4:	0f 90       	pop	r0
     1e6:	1f 90       	pop	r1
     1e8:	18 95       	reti

000001ea <__vector_16>:


// LED Flasher
SIGNAL(SIG_OVERFLOW0) {
     1ea:	1f 92       	push	r1
     1ec:	0f 92       	push	r0
     1ee:	0f b6       	in	r0, 0x3f	; 63
     1f0:	0f 92       	push	r0
     1f2:	11 24       	eor	r1, r1
     1f4:	2f 93       	push	r18
     1f6:	3f 93       	push	r19
     1f8:	4f 93       	push	r20
     1fa:	8f 93       	push	r24
     1fc:	9f 93       	push	r25
     1fe:	ef 93       	push	r30
     200:	ff 93       	push	r31
	static uint8_t	c1 = 0;
	static uint8_t c2 = 0;
	uint8_t slow=0;
	c1++;
     202:	80 91 cc 01 	lds	r24, 0x01CC
     206:	28 2f       	mov	r18, r24
     208:	2f 5f       	subi	r18, 0xFF	; 255
     20a:	20 93 cc 01 	sts	0x01CC, r18
	c2++;
     20e:	80 91 cb 01 	lds	r24, 0x01CB
     212:	38 2f       	mov	r19, r24
     214:	3f 5f       	subi	r19, 0xFF	; 255
     216:	30 93 cb 01 	sts	0x01CB, r19
	
	// Tasten LED
	if (mode==MODE_TEMP_PROT) {
     21a:	40 91 fd 01 	lds	r20, 0x01FD
     21e:	43 30       	cpi	r20, 0x03	; 3
     220:	49 f4       	brne	.+18     	; 0x234 <__vector_16+0x4a>
		if(c1 > (6<<slow)) {
     222:	82 2f       	mov	r24, r18
     224:	90 e0       	ldi	r25, 0x00	; 0
     226:	07 97       	sbiw	r24, 0x07	; 7
     228:	2c f0       	brlt	.+10     	; 0x234 <__vector_16+0x4a>
			FLASH_LED_ON;
     22a:	e8 e2       	ldi	r30, 0x28	; 40
     22c:	f0 e0       	ldi	r31, 0x00	; 0
     22e:	80 81       	ld	r24, Z
     230:	88 60       	ori	r24, 0x08	; 8
     232:	80 83       	st	Z, r24
		}
	}
	if(c1 > (10<<slow)) {
     234:	82 2f       	mov	r24, r18
     236:	90 e0       	ldi	r25, 0x00	; 0
     238:	0b 97       	sbiw	r24, 0x0b	; 11
     23a:	3c f0       	brlt	.+14     	; 0x24a <__vector_16+0x60>
		c1 = 0;
     23c:	10 92 cc 01 	sts	0x01CC, r1
		FLASH_LED_OFF;
     240:	e8 e2       	ldi	r30, 0x28	; 40
     242:	f0 e0       	ldi	r31, 0x00	; 0
     244:	80 81       	ld	r24, Z
     246:	87 7f       	andi	r24, 0xF7	; 247
     248:	80 83       	st	Z, r24
	}
	
	// Status LED
	if (mode==MODE_ON_NO_PROT) {
     24a:	42 30       	cpi	r20, 0x02	; 2
     24c:	39 f4       	brne	.+14     	; 0x25c <__vector_16+0x72>
		if(c2 > 120) {
     24e:	39 37       	cpi	r19, 0x79	; 121
     250:	28 f0       	brcs	.+10     	; 0x25c <__vector_16+0x72>
			STATUS_LED1_OFF;	// rot
     252:	eb e2       	ldi	r30, 0x2B	; 43
     254:	f0 e0       	ldi	r31, 0x00	; 0
     256:	80 81       	ld	r24, Z
     258:	8f 7e       	andi	r24, 0xEF	; 239
     25a:	80 83       	st	Z, r24
		}
	}
	if(c2 > 135) {
     25c:	38 38       	cpi	r19, 0x88	; 136
     25e:	38 f0       	brcs	.+14     	; 0x26e <__vector_16+0x84>
		c2 = 0;
     260:	10 92 cb 01 	sts	0x01CB, r1
		STATUS_LED1_ON; 		// orange
     264:	eb e2       	ldi	r30, 0x2B	; 43
     266:	f0 e0       	ldi	r31, 0x00	; 0
     268:	80 81       	ld	r24, Z
     26a:	80 61       	ori	r24, 0x10	; 16
     26c:	80 83       	st	Z, r24
	}	
}
     26e:	ff 91       	pop	r31
     270:	ef 91       	pop	r30
     272:	9f 91       	pop	r25
     274:	8f 91       	pop	r24
     276:	4f 91       	pop	r20
     278:	3f 91       	pop	r19
     27a:	2f 91       	pop	r18
     27c:	0f 90       	pop	r0
     27e:	0f be       	out	0x3f, r0	; 63
     280:	0f 90       	pop	r0
     282:	1f 90       	pop	r1
     284:	18 95       	reti

00000286 <__vector_18>:
	//printf("Exit\n");
}



SIGNAL(SIG_USART_RECV) {
     286:	1f 92       	push	r1
     288:	0f 92       	push	r0
     28a:	0f b6       	in	r0, 0x3f	; 63
     28c:	0f 92       	push	r0
     28e:	11 24       	eor	r1, r1
     290:	8f 93       	push	r24
     292:	ef 93       	push	r30
     294:	ff 93       	push	r31
//******************
// RX interrupt handler
//
	char c;	
	c = UDR0;							// Get received char
     296:	80 91 c6 00 	lds	r24, 0x00C6
	rbuf[r_in & RMASK] = c;
     29a:	e0 91 cf 01 	lds	r30, 0x01CF
     29e:	f0 e0       	ldi	r31, 0x00	; 0
     2a0:	ef 71       	andi	r30, 0x1F	; 31
     2a2:	f0 70       	andi	r31, 0x00	; 0
     2a4:	e4 52       	subi	r30, 0x24	; 36
     2a6:	fe 4f       	sbci	r31, 0xFE	; 254
     2a8:	80 83       	st	Z, r24
	r_in++;
     2aa:	80 91 cf 01 	lds	r24, 0x01CF
     2ae:	8f 5f       	subi	r24, 0xFF	; 255
     2b0:	80 93 cf 01 	sts	0x01CF, r24
}
     2b4:	ff 91       	pop	r31
     2b6:	ef 91       	pop	r30
     2b8:	8f 91       	pop	r24
     2ba:	0f 90       	pop	r0
     2bc:	0f be       	out	0x3f, r0	; 63
     2be:	0f 90       	pop	r0
     2c0:	1f 90       	pop	r1
     2c2:	18 95       	reti

000002c4 <__vector_19>:

SIGNAL(SIG_USART_DATA) {
     2c4:	1f 92       	push	r1
     2c6:	0f 92       	push	r0
     2c8:	0f b6       	in	r0, 0x3f	; 63
     2ca:	0f 92       	push	r0
     2cc:	11 24       	eor	r1, r1
     2ce:	8f 93       	push	r24
     2d0:	9f 93       	push	r25
     2d2:	ef 93       	push	r30
     2d4:	ff 93       	push	r31
//*******************
// Data register empty interrupt handler.
// Indicates that next char can be transmitted
//
	if(t_in != t_out) {
     2d6:	90 91 fc 01 	lds	r25, 0x01FC
     2da:	80 91 ff 01 	lds	r24, 0x01FF
     2de:	98 17       	cp	r25, r24
     2e0:	81 f0       	breq	.+32     	; 0x302 <__vector_19+0x3e>
		UDR0 = tbuf[t_out & TMASK];
     2e2:	e0 91 ff 01 	lds	r30, 0x01FF
     2e6:	f0 e0       	ldi	r31, 0x00	; 0
     2e8:	ef 71       	andi	r30, 0x1F	; 31
     2ea:	f0 70       	andi	r31, 0x00	; 0
     2ec:	e0 50       	subi	r30, 0x00	; 0
     2ee:	fe 4f       	sbci	r31, 0xFE	; 254
     2f0:	80 81       	ld	r24, Z
     2f2:	80 93 c6 00 	sts	0x00C6, r24
		t_out++;	
     2f6:	80 91 ff 01 	lds	r24, 0x01FF
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	80 93 ff 01 	sts	0x01FF, r24
     300:	05 c0       	rjmp	.+10     	; 0x30c <__vector_19+0x48>
	}
	else {
		UCSR0B &= ~(1<<UDRIE0);
     302:	e1 ec       	ldi	r30, 0xC1	; 193
     304:	f0 e0       	ldi	r31, 0x00	; 0
     306:	80 81       	ld	r24, Z
     308:	8f 7d       	andi	r24, 0xDF	; 223
     30a:	80 83       	st	Z, r24
	}
}
     30c:	ff 91       	pop	r31
     30e:	ef 91       	pop	r30
     310:	9f 91       	pop	r25
     312:	8f 91       	pop	r24
     314:	0f 90       	pop	r0
     316:	0f be       	out	0x3f, r0	; 63
     318:	0f 90       	pop	r0
     31a:	1f 90       	pop	r1
     31c:	18 95       	reti

0000031e <tbuflen>:

char tbuflen(void) {
//****************
// Retrieve pending chars in TX buffer
//
	return(t_in - t_out);
     31e:	80 91 fc 01 	lds	r24, 0x01FC
     322:	90 91 ff 01 	lds	r25, 0x01FF
}
     326:	89 1b       	sub	r24, r25
     328:	08 95       	ret

0000032a <UART_putchar>:

int UART_putchar(char c, FILE *stream) {
     32a:	1f 93       	push	r17
     32c:	cf 93       	push	r28
     32e:	df 93       	push	r29
     330:	18 2f       	mov	r17, r24
//*********************
// Fills the transmit buffer, if it is full wait
//
	while((TBUFSIZE - tbuflen()) <= 2);  // Wait...
     332:	c0 e2       	ldi	r28, 0x20	; 32
     334:	d0 e0       	ldi	r29, 0x00	; 0
     336:	0e 94 8f 01 	call	0x31e	; 0x31e <tbuflen>
     33a:	9e 01       	movw	r18, r28
     33c:	28 1b       	sub	r18, r24
     33e:	31 09       	sbc	r19, r1
     340:	23 30       	cpi	r18, 0x03	; 3
     342:	31 05       	cpc	r19, r1
     344:	c4 f3       	brlt	.-16     	; 0x336 <UART_putchar+0xc>
	
	// Add data to the transmit buffer, enable TXCIE
	//
	tbuf[t_in & TMASK] = c;
     346:	e0 91 fc 01 	lds	r30, 0x01FC
     34a:	f0 e0       	ldi	r31, 0x00	; 0
     34c:	ef 71       	andi	r30, 0x1F	; 31
     34e:	f0 70       	andi	r31, 0x00	; 0
     350:	e0 50       	subi	r30, 0x00	; 0
     352:	fe 4f       	sbci	r31, 0xFE	; 254
     354:	10 83       	st	Z, r17
	t_in++;	
     356:	80 91 fc 01 	lds	r24, 0x01FC
     35a:	8f 5f       	subi	r24, 0xFF	; 255
     35c:	80 93 fc 01 	sts	0x01FC, r24
	UCSR0B |= (1<<UDRIE0);			// Enable UDR empty interrupt	
     360:	e1 ec       	ldi	r30, 0xC1	; 193
     362:	f0 e0       	ldi	r31, 0x00	; 0
     364:	80 81       	ld	r24, Z
     366:	80 62       	ori	r24, 0x20	; 32
     368:	80 83       	st	Z, r24
	return(0);
}
     36a:	80 e0       	ldi	r24, 0x00	; 0
     36c:	90 e0       	ldi	r25, 0x00	; 0
     36e:	df 91       	pop	r29
     370:	cf 91       	pop	r28
     372:	1f 91       	pop	r17
     374:	08 95       	ret

00000376 <rbuflen>:

char rbuflen(void) {
// ***************
// Retrive pending chars in RX buffer
//
	return(r_in - r_out);
     376:	80 91 cf 01 	lds	r24, 0x01CF
     37a:	90 91 fe 01 	lds	r25, 0x01FE
}
     37e:	89 1b       	sub	r24, r25
     380:	08 95       	ret

00000382 <UART_getchar>:
//*******************
// Retieves character from UART. This function is to be passed
// to fdevopen
//
	unsigned char c;
	while(rbuflen() == 0);	  // Wait...
     382:	0e 94 bb 01 	call	0x376	; 0x376 <rbuflen>
     386:	88 23       	and	r24, r24
     388:	e1 f3       	breq	.-8      	; 0x382 <UART_getchar>
	c = rbuf[r_out & RMASK];
     38a:	e0 91 fe 01 	lds	r30, 0x01FE
     38e:	f0 e0       	ldi	r31, 0x00	; 0
     390:	ef 71       	andi	r30, 0x1F	; 31
     392:	f0 70       	andi	r31, 0x00	; 0
     394:	e4 52       	subi	r30, 0x24	; 36
     396:	fe 4f       	sbci	r31, 0xFE	; 254
     398:	80 81       	ld	r24, Z
	r_out++;	
     39a:	90 91 fe 01 	lds	r25, 0x01FE
     39e:	9f 5f       	subi	r25, 0xFF	; 255
     3a0:	90 93 fe 01 	sts	0x01FE, r25
	return(c);
}
     3a4:	90 e0       	ldi	r25, 0x00	; 0
     3a6:	08 95       	ret

000003a8 <add_value>:
//
// Fügt einen Meßwert zum Ringspeicher hinzu
// Der Ringspeicher enthält die letzten 6 Werte
// t_array[5] ist der neuste Wert
//
void add_value(uint16_t value) {
     3a8:	48 2f       	mov	r20, r24
     3aa:	59 2f       	mov	r21, r25
	uint8_t i;
	if(t_array[0]==0) {
     3ac:	80 91 d0 01 	lds	r24, 0x01D0
     3b0:	90 91 d1 01 	lds	r25, 0x01D1
     3b4:	89 2b       	or	r24, r25
     3b6:	e1 f4       	brne	.+56     	; 0x3f0 <add_value+0x48>
		t_array[0]=t_array[1]=t_array[2]=t_array[3]=t_array[4]=t_array[5]=value;
     3b8:	ea ed       	ldi	r30, 0xDA	; 218
     3ba:	f1 e0       	ldi	r31, 0x01	; 1
     3bc:	40 83       	st	Z, r20
     3be:	51 83       	std	Z+1, r21	; 0x01
     3c0:	df 01       	movw	r26, r30
     3c2:	12 97       	sbiw	r26, 0x02	; 2
     3c4:	4c 93       	st	X, r20
     3c6:	11 96       	adiw	r26, 0x01	; 1
     3c8:	5c 93       	st	X, r21
     3ca:	df 01       	movw	r26, r30
     3cc:	14 97       	sbiw	r26, 0x04	; 4
     3ce:	4c 93       	st	X, r20
     3d0:	11 96       	adiw	r26, 0x01	; 1
     3d2:	5c 93       	st	X, r21
     3d4:	df 01       	movw	r26, r30
     3d6:	16 97       	sbiw	r26, 0x06	; 6
     3d8:	4c 93       	st	X, r20
     3da:	11 96       	adiw	r26, 0x01	; 1
     3dc:	5c 93       	st	X, r21
     3de:	df 01       	movw	r26, r30
     3e0:	18 97       	sbiw	r26, 0x08	; 8
     3e2:	4c 93       	st	X, r20
     3e4:	11 96       	adiw	r26, 0x01	; 1
     3e6:	5c 93       	st	X, r21
     3e8:	3a 97       	sbiw	r30, 0x0a	; 10
     3ea:	40 83       	st	Z, r20
     3ec:	51 83       	std	Z+1, r21	; 0x01
     3ee:	08 95       	ret
     3f0:	e0 ed       	ldi	r30, 0xD0	; 208
     3f2:	f1 e0       	ldi	r31, 0x01	; 1
	}
	else {
		for(i=0;i<5;i++) {
     3f4:	2a ed       	ldi	r18, 0xDA	; 218
     3f6:	31 e0       	ldi	r19, 0x01	; 1
			t_array[i]=t_array[i+1];
     3f8:	82 81       	ldd	r24, Z+2	; 0x02
     3fa:	93 81       	ldd	r25, Z+3	; 0x03
     3fc:	81 93       	st	Z+, r24
     3fe:	91 93       	st	Z+, r25
	uint8_t i;
	if(t_array[0]==0) {
		t_array[0]=t_array[1]=t_array[2]=t_array[3]=t_array[4]=t_array[5]=value;
	}
	else {
		for(i=0;i<5;i++) {
     400:	e2 17       	cp	r30, r18
     402:	f3 07       	cpc	r31, r19
     404:	c9 f7       	brne	.-14     	; 0x3f8 <add_value+0x50>
			t_array[i]=t_array[i+1];
		}
		t_array[5] = value;
     406:	24 2f       	mov	r18, r20
     408:	35 2f       	mov	r19, r21
     40a:	30 93 db 01 	sts	0x01DB, r19
     40e:	20 93 da 01 	sts	0x01DA, r18
		slope2 = (10*(t_array[5]-t_array[4]) + 19*slope2) / 20;
     412:	80 91 d8 01 	lds	r24, 0x01D8
     416:	90 91 d9 01 	lds	r25, 0x01D9
     41a:	28 1b       	sub	r18, r24
     41c:	39 0b       	sbc	r19, r25
     41e:	c9 01       	movw	r24, r18
     420:	88 0f       	add	r24, r24
     422:	99 1f       	adc	r25, r25
     424:	22 0f       	add	r18, r18
     426:	33 1f       	adc	r19, r19
     428:	22 0f       	add	r18, r18
     42a:	33 1f       	adc	r19, r19
     42c:	22 0f       	add	r18, r18
     42e:	33 1f       	adc	r19, r19
     430:	82 0f       	add	r24, r18
     432:	93 1f       	adc	r25, r19
     434:	60 91 cd 01 	lds	r22, 0x01CD
     438:	70 91 ce 01 	lds	r23, 0x01CE
     43c:	9b 01       	movw	r18, r22
     43e:	22 0f       	add	r18, r18
     440:	33 1f       	adc	r19, r19
     442:	a9 01       	movw	r20, r18
     444:	44 0f       	add	r20, r20
     446:	55 1f       	adc	r21, r21
     448:	44 0f       	add	r20, r20
     44a:	55 1f       	adc	r21, r21
     44c:	44 0f       	add	r20, r20
     44e:	55 1f       	adc	r21, r21
     450:	24 0f       	add	r18, r20
     452:	35 1f       	adc	r19, r21
     454:	26 0f       	add	r18, r22
     456:	37 1f       	adc	r19, r23
     458:	82 0f       	add	r24, r18
     45a:	93 1f       	adc	r25, r19
     45c:	64 e1       	ldi	r22, 0x14	; 20
     45e:	70 e0       	ldi	r23, 0x00	; 0
     460:	0e 94 63 0b 	call	0x16c6	; 0x16c6 <__divmodhi4>
     464:	70 93 ce 01 	sts	0x01CE, r23
     468:	60 93 cd 01 	sts	0x01CD, r22
     46c:	08 95       	ret

0000046e <get_slope>:
//********************************************
//
// Gibt die gemittelte Steigung
// über die letzten 4 Sekunden zurück
//
int16_t get_slope() {
     46e:	a8 ed       	ldi	r26, 0xD8	; 216
     470:	b1 e0       	ldi	r27, 0x01	; 1
     472:	fd 01       	movw	r30, r26
     474:	21 91       	ld	r18, Z+
     476:	31 91       	ld	r19, Z+
     478:	80 91 d2 01 	lds	r24, 0x01D2
     47c:	90 91 d3 01 	lds	r25, 0x01D3
     480:	28 1b       	sub	r18, r24
     482:	39 0b       	sbc	r19, r25
     484:	c9 01       	movw	r24, r18
     486:	88 0f       	add	r24, r24
     488:	99 1f       	adc	r25, r25
     48a:	88 0f       	add	r24, r24
     48c:	99 1f       	adc	r25, r25
     48e:	82 0f       	add	r24, r18
     490:	93 1f       	adc	r25, r19
     492:	18 97       	sbiw	r26, 0x08	; 8
     494:	40 81       	ld	r20, Z
     496:	51 81       	ldd	r21, Z+1	; 0x01
     498:	2d 91       	ld	r18, X+
     49a:	3c 91       	ld	r19, X
     49c:	11 97       	sbiw	r26, 0x01	; 1
     49e:	42 1b       	sub	r20, r18
     4a0:	53 0b       	sbc	r21, r19
     4a2:	9a 01       	movw	r18, r20
     4a4:	22 0f       	add	r18, r18
     4a6:	33 1f       	adc	r19, r19
     4a8:	24 0f       	add	r18, r20
     4aa:	35 1f       	adc	r19, r21
     4ac:	82 0f       	add	r24, r18
     4ae:	93 1f       	adc	r25, r19
     4b0:	16 96       	adiw	r26, 0x06	; 6
     4b2:	4d 91       	ld	r20, X+
     4b4:	5c 91       	ld	r21, X
     4b6:	17 97       	sbiw	r26, 0x07	; 7
     4b8:	14 96       	adiw	r26, 0x04	; 4
     4ba:	2d 91       	ld	r18, X+
     4bc:	3c 91       	ld	r19, X
     4be:	15 97       	sbiw	r26, 0x05	; 5
     4c0:	42 1b       	sub	r20, r18
     4c2:	53 0b       	sbc	r21, r19
     4c4:	9a 01       	movw	r18, r20
     4c6:	22 0f       	add	r18, r18
     4c8:	33 1f       	adc	r19, r19
     4ca:	24 0f       	add	r18, r20
     4cc:	35 1f       	adc	r19, r21
     4ce:	a9 01       	movw	r20, r18
     4d0:	44 0f       	add	r20, r20
     4d2:	55 1f       	adc	r21, r21
     4d4:	44 0f       	add	r20, r20
     4d6:	55 1f       	adc	r21, r21
     4d8:	24 0f       	add	r18, r20
     4da:	35 1f       	adc	r19, r21
     4dc:	82 0f       	add	r24, r18
     4de:	93 1f       	adc	r25, r19
     4e0:	69 e0       	ldi	r22, 0x09	; 9
     4e2:	70 e0       	ldi	r23, 0x00	; 0
     4e4:	0e 94 63 0b 	call	0x16c6	; 0x16c6 <__divmodhi4>
     4e8:	86 2f       	mov	r24, r22
     4ea:	97 2f       	mov	r25, r23
	s1 = t_array[5] - t_array[0];
	s2 = t_array[4] - t_array[1];
	s3 = t_array[3] - t_array[2];
	
	return ((3*s1+5*s2+15*s3)/9);
}
     4ec:	08 95       	ret

000004ee <get_last_slope>:
//********************************************
//
// Gibt die aktuelle Steigung der Temperatur zurück
// in 0.1°C in 4s
//
int16_t	get_last_slope() {
     4ee:	20 91 da 01 	lds	r18, 0x01DA
     4f2:	30 91 db 01 	lds	r19, 0x01DB
     4f6:	80 91 d8 01 	lds	r24, 0x01D8
     4fa:	90 91 d9 01 	lds	r25, 0x01D9
     4fe:	28 1b       	sub	r18, r24
     500:	39 0b       	sbc	r19, r25
    return (t_array[5] - t_array[4]);
}
     502:	82 2f       	mov	r24, r18
     504:	93 2f       	mov	r25, r19
     506:	08 95       	ret

00000508 <_beep>:



void _beep(uint16_t duration_ms){
	uint16_t i;
	BUZZER_ON;
     508:	e5 e2       	ldi	r30, 0x25	; 37
     50a:	f0 e0       	ldi	r31, 0x00	; 0
     50c:	20 81       	ld	r18, Z
     50e:	20 68       	ori	r18, 0x80	; 128
     510:	20 83       	st	Z, r18
	for(i=0;i<(duration_ms/20);i++) _delay_ms(20);
     512:	64 e1       	ldi	r22, 0x14	; 20
     514:	70 e0       	ldi	r23, 0x00	; 0
     516:	0e 94 4f 0b 	call	0x169e	; 0x169e <__udivmodhi4>
     51a:	86 2f       	mov	r24, r22
     51c:	97 2f       	mov	r25, r23
     51e:	00 97       	sbiw	r24, 0x00	; 0
     520:	61 f0       	breq	.+24     	; 0x53a <_beep+0x32>
     522:	20 e0       	ldi	r18, 0x00	; 0
     524:	30 e0       	ldi	r19, 0x00	; 0
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     526:	48 e8       	ldi	r20, 0x88	; 136
     528:	53 e1       	ldi	r21, 0x13	; 19
     52a:	fa 01       	movw	r30, r20
     52c:	31 97       	sbiw	r30, 0x01	; 1
     52e:	f1 f7       	brne	.-4      	; 0x52c <_beep+0x24>
     530:	2f 5f       	subi	r18, 0xFF	; 255
     532:	3f 4f       	sbci	r19, 0xFF	; 255
     534:	28 17       	cp	r18, r24
     536:	39 07       	cpc	r19, r25
     538:	c0 f3       	brcs	.-16     	; 0x52a <_beep+0x22>
	BUZZER_OFF;
     53a:	e5 e2       	ldi	r30, 0x25	; 37
     53c:	f0 e0       	ldi	r31, 0x00	; 0
     53e:	80 81       	ld	r24, Z
     540:	8f 77       	andi	r24, 0x7F	; 127
     542:	80 83       	st	Z, r24
}
     544:	08 95       	ret

00000546 <beep>:


void	beep(uint8_t type){
	cli();
     546:	f8 94       	cli
	wdt_reset();
     548:	a8 95       	wdr
	switch(type){
     54a:	83 30       	cpi	r24, 0x03	; 3
     54c:	89 f0       	breq	.+34     	; 0x570 <beep+0x2a>
     54e:	84 30       	cpi	r24, 0x04	; 4
     550:	28 f4       	brcc	.+10     	; 0x55c <beep+0x16>
     552:	81 30       	cpi	r24, 0x01	; 1
     554:	41 f0       	breq	.+16     	; 0x566 <beep+0x20>
     556:	82 30       	cpi	r24, 0x02	; 2
     558:	71 f5       	brne	.+92     	; 0x5b6 <beep+0x70>
     55a:	14 c0       	rjmp	.+40     	; 0x584 <beep+0x3e>
     55c:	84 30       	cpi	r24, 0x04	; 4
     55e:	69 f0       	breq	.+26     	; 0x57a <beep+0x34>
     560:	86 30       	cpi	r24, 0x06	; 6
     562:	49 f5       	brne	.+82     	; 0x5b6 <beep+0x70>
     564:	1c c0       	rjmp	.+56     	; 0x59e <beep+0x58>
	case BEEP_SHORT:
		_beep(120);
     566:	88 e7       	ldi	r24, 0x78	; 120
     568:	90 e0       	ldi	r25, 0x00	; 0
     56a:	0e 94 84 02 	call	0x508	; 0x508 <_beep>
     56e:	23 c0       	rjmp	.+70     	; 0x5b6 <beep+0x70>
		break;
	case BEEP_LONG:
		_beep(350);
     570:	8e e5       	ldi	r24, 0x5E	; 94
     572:	91 e0       	ldi	r25, 0x01	; 1
     574:	0e 94 84 02 	call	0x508	; 0x508 <_beep>
     578:	1e c0       	rjmp	.+60     	; 0x5b6 <beep+0x70>
		break;
	case BEEP_XLONG:
		_beep(850);
     57a:	82 e5       	ldi	r24, 0x52	; 82
     57c:	93 e0       	ldi	r25, 0x03	; 3
     57e:	0e 94 84 02 	call	0x508	; 0x508 <_beep>
     582:	19 c0       	rjmp	.+50     	; 0x5b6 <beep+0x70>
		break;
	case BEEP_2SHORT:
		_beep(80);
     584:	80 e5       	ldi	r24, 0x50	; 80
     586:	90 e0       	ldi	r25, 0x00	; 0
     588:	0e 94 84 02 	call	0x508	; 0x508 <_beep>
     58c:	80 e2       	ldi	r24, 0x20	; 32
     58e:	9e e4       	ldi	r25, 0x4E	; 78
     590:	01 97       	sbiw	r24, 0x01	; 1
     592:	f1 f7       	brne	.-4      	; 0x590 <beep+0x4a>
		_delay_ms(80);
		_beep(80);
     594:	80 e5       	ldi	r24, 0x50	; 80
     596:	90 e0       	ldi	r25, 0x00	; 0
     598:	0e 94 84 02 	call	0x508	; 0x508 <_beep>
     59c:	0c c0       	rjmp	.+24     	; 0x5b6 <beep+0x70>
		break;
	case BEEP_SHORT_LONG:
		_beep(100);
     59e:	84 e6       	ldi	r24, 0x64	; 100
     5a0:	90 e0       	ldi	r25, 0x00	; 0
     5a2:	0e 94 84 02 	call	0x508	; 0x508 <_beep>
     5a6:	88 ec       	ldi	r24, 0xC8	; 200
     5a8:	9f ea       	ldi	r25, 0xAF	; 175
     5aa:	01 97       	sbiw	r24, 0x01	; 1
     5ac:	f1 f7       	brne	.-4      	; 0x5aa <beep+0x64>
		_delay_ms(180);
		_beep(350);		
     5ae:	8e e5       	ldi	r24, 0x5E	; 94
     5b0:	91 e0       	ldi	r25, 0x01	; 1
     5b2:	0e 94 84 02 	call	0x508	; 0x508 <_beep>
	}
	sei();	
     5b6:	78 94       	sei
}
     5b8:	08 95       	ret

000005ba <set_relais>:

//***************************************************
//
// Relais Ein- und Ausschalen
//
void set_relais(uint8_t on) {
     5ba:	1f 93       	push	r17
     5bc:	18 2f       	mov	r17, r24
	static uint8_t last = 0;
	if(on) {
     5be:	88 23       	and	r24, r24
     5c0:	71 f0       	breq	.+28     	; 0x5de <set_relais+0x24>
		if(on != last) printf(">>> Relais ON\n");
     5c2:	80 91 c9 01 	lds	r24, 0x01C9
     5c6:	18 17       	cp	r17, r24
     5c8:	21 f0       	breq	.+8      	; 0x5d2 <set_relais+0x18>
     5ca:	80 e0       	ldi	r24, 0x00	; 0
     5cc:	91 e0       	ldi	r25, 0x01	; 1
     5ce:	0e 94 2f 0d 	call	0x1a5e	; 0x1a5e <puts>
		RELAIS_ON;
     5d2:	e5 e2       	ldi	r30, 0x25	; 37
     5d4:	f0 e0       	ldi	r31, 0x00	; 0
     5d6:	80 81       	ld	r24, Z
     5d8:	80 64       	ori	r24, 0x40	; 64
     5da:	80 83       	st	Z, r24
     5dc:	0d c0       	rjmp	.+26     	; 0x5f8 <set_relais+0x3e>
	}
	else {
		if(on != last) printf(">>> Relais OFF\n");
     5de:	80 91 c9 01 	lds	r24, 0x01C9
     5e2:	88 23       	and	r24, r24
     5e4:	21 f0       	breq	.+8      	; 0x5ee <set_relais+0x34>
     5e6:	8e e0       	ldi	r24, 0x0E	; 14
     5e8:	91 e0       	ldi	r25, 0x01	; 1
     5ea:	0e 94 2f 0d 	call	0x1a5e	; 0x1a5e <puts>
		RELAIS_OFF;
     5ee:	e5 e2       	ldi	r30, 0x25	; 37
     5f0:	f0 e0       	ldi	r31, 0x00	; 0
     5f2:	80 81       	ld	r24, Z
     5f4:	8f 7b       	andi	r24, 0xBF	; 191
     5f6:	80 83       	st	Z, r24
	}
	last = on;
     5f8:	10 93 c9 01 	sts	0x01C9, r17
}
     5fc:	1f 91       	pop	r17
     5fe:	08 95       	ret

00000600 <__vector_1>:

//*******************************************
//
// Taster IQR und Entprellung
//
SIGNAL(SIG_INTERRUPT0) {
     600:	1f 92       	push	r1
     602:	0f 92       	push	r0
     604:	0f b6       	in	r0, 0x3f	; 63
     606:	0f 92       	push	r0
     608:	11 24       	eor	r1, r1
     60a:	2f 93       	push	r18
     60c:	3f 93       	push	r19
     60e:	4f 93       	push	r20
     610:	5f 93       	push	r21
     612:	6f 93       	push	r22
     614:	7f 93       	push	r23
     616:	8f 93       	push	r24
     618:	9f 93       	push	r25
     61a:	af 93       	push	r26
     61c:	bf 93       	push	r27
     61e:	ef 93       	push	r30
     620:	ff 93       	push	r31
	static uint8_t running = 0;
	
	if(running | TCNT1H | TCNT1L){
     622:	80 91 85 00 	lds	r24, 0x0085
     626:	20 91 84 00 	lds	r18, 0x0084
     62a:	90 91 ca 01 	lds	r25, 0x01CA
     62e:	89 2b       	or	r24, r25
     630:	82 2b       	or	r24, r18
     632:	09 f0       	breq	.+2      	; 0x636 <__vector_1+0x36>
     634:	6e c0       	rjmp	.+220    	; 0x712 <__vector_1+0x112>
//		printf("X");
		return;
	}
	running = 1;
     636:	81 e0       	ldi	r24, 0x01	; 1
     638:	80 93 ca 01 	sts	0x01CA, r24
	wdt_reset();
     63c:	a8 95       	wdr
	
	uint16_t i;
	uint16_t c = 0;
	EIMSK = 0;
     63e:	1d ba       	out	0x1d, r1	; 29
	sei();
     640:	78 94       	sei
     642:	20 e0       	ldi	r18, 0x00	; 0
     644:	30 e0       	ldi	r19, 0x00	; 0
     646:	40 e0       	ldi	r20, 0x00	; 0
     648:	50 e0       	ldi	r21, 0x00	; 0
	//printf("In");
	for(i=0;i<1000;i++) if((PIND & (1<<SWITCH))) c++;
     64a:	e9 e2       	ldi	r30, 0x29	; 41
     64c:	f0 e0       	ldi	r31, 0x00	; 0
     64e:	80 81       	ld	r24, Z
     650:	82 ff       	sbrs	r24, 2
     652:	02 c0       	rjmp	.+4      	; 0x658 <__vector_1+0x58>
     654:	4f 5f       	subi	r20, 0xFF	; 255
     656:	5f 4f       	sbci	r21, 0xFF	; 255
     658:	2f 5f       	subi	r18, 0xFF	; 255
     65a:	3f 4f       	sbci	r19, 0xFF	; 255
     65c:	83 e0       	ldi	r24, 0x03	; 3
     65e:	28 3e       	cpi	r18, 0xE8	; 232
     660:	38 07       	cpc	r19, r24
     662:	a9 f7       	brne	.-22     	; 0x64e <__vector_1+0x4e>
	//printf(" %i ", c);

	if(c < 200) {
     664:	48 3c       	cpi	r20, 0xC8	; 200
     666:	51 05       	cpc	r21, r1
     668:	08 f0       	brcs	.+2      	; 0x66c <__vector_1+0x6c>
     66a:	4e c0       	rjmp	.+156    	; 0x708 <__vector_1+0x108>
		TCNT1L = 1;
     66c:	81 e0       	ldi	r24, 0x01	; 1
     66e:	80 93 84 00 	sts	0x0084, r24
		TIMER1_RUN;
     672:	82 e0       	ldi	r24, 0x02	; 2
     674:	80 93 81 00 	sts	0x0081, r24
		switch(mode) {
     678:	80 91 fd 01 	lds	r24, 0x01FD
     67c:	88 23       	and	r24, r24
     67e:	09 f0       	breq	.+2      	; 0x682 <__vector_1+0x82>
     680:	3d c0       	rjmp	.+122    	; 0x6fc <__vector_1+0xfc>
		case MODE_OFF:
			mode = MODE_ON;
     682:	81 e0       	ldi	r24, 0x01	; 1
     684:	80 93 fd 01 	sts	0x01FD, r24
			set_relais(1);
     688:	0e 94 dd 02 	call	0x5ba	; 0x5ba <set_relais>
			STATUS_LED1_ON;			// orange
     68c:	eb e2       	ldi	r30, 0x2B	; 43
     68e:	f0 e0       	ldi	r31, 0x00	; 0
     690:	80 81       	ld	r24, Z
     692:	80 61       	ori	r24, 0x10	; 16
     694:	80 83       	st	Z, r24
			STATUS_LED2_ON;
     696:	80 81       	ld	r24, Z
     698:	88 60       	ori	r24, 0x08	; 8
     69a:	80 83       	st	Z, r24
			c = 0;
			while((!(PIND & (1<<SWITCH))) && (c < 300)) {
     69c:	4a 99       	sbic	0x09, 2	; 9
     69e:	16 c0       	rjmp	.+44     	; 0x6cc <__vector_1+0xcc>
     6a0:	20 e0       	ldi	r18, 0x00	; 0
     6a2:	30 e0       	ldi	r19, 0x00	; 0
     6a4:	44 ec       	ldi	r20, 0xC4	; 196
     6a6:	59 e0       	ldi	r21, 0x09	; 9
     6a8:	e9 e2       	ldi	r30, 0x29	; 41
     6aa:	f0 e0       	ldi	r31, 0x00	; 0
				c++;
     6ac:	2f 5f       	subi	r18, 0xFF	; 255
     6ae:	3f 4f       	sbci	r19, 0xFF	; 255
     6b0:	ca 01       	movw	r24, r20
     6b2:	01 97       	sbiw	r24, 0x01	; 1
     6b4:	f1 f7       	brne	.-4      	; 0x6b2 <__vector_1+0xb2>
			mode = MODE_ON;
			set_relais(1);
			STATUS_LED1_ON;			// orange
			STATUS_LED2_ON;
			c = 0;
			while((!(PIND & (1<<SWITCH))) && (c < 300)) {
     6b6:	80 81       	ld	r24, Z
     6b8:	82 fd       	sbrc	r24, 2
     6ba:	05 c0       	rjmp	.+10     	; 0x6c6 <__vector_1+0xc6>
     6bc:	81 e0       	ldi	r24, 0x01	; 1
     6be:	2c 32       	cpi	r18, 0x2C	; 44
     6c0:	38 07       	cpc	r19, r24
     6c2:	a1 f7       	brne	.-24     	; 0x6ac <__vector_1+0xac>
     6c4:	07 c0       	rjmp	.+14     	; 0x6d4 <__vector_1+0xd4>
				c++;
				_delay_ms (10);
			}
			//printf("c: %i", c);

			if(c < 300) {
     6c6:	2c 52       	subi	r18, 0x2C	; 44
     6c8:	31 40       	sbci	r19, 0x01	; 1
     6ca:	20 f4       	brcc	.+8      	; 0x6d4 <__vector_1+0xd4>
				// normal einnschalten
				mode = MODE_ON;
     6cc:	81 e0       	ldi	r24, 0x01	; 1
     6ce:	80 93 fd 01 	sts	0x01FD, r24
     6d2:	1a c0       	rjmp	.+52     	; 0x708 <__vector_1+0x108>
			}
			else {
				// einschalten, aber ohne Hitzeschutz
				mode = MODE_ON_NO_PROT;
     6d4:	82 e0       	ldi	r24, 0x02	; 2
     6d6:	80 93 fd 01 	sts	0x01FD, r24
				printf("Temperature Protection Off!\n");
     6da:	8d e1       	ldi	r24, 0x1D	; 29
     6dc:	91 e0       	ldi	r25, 0x01	; 1
     6de:	0e 94 2f 0d 	call	0x1a5e	; 0x1a5e <puts>
				STATUS_LED1_OFF;		// rot
     6e2:	eb e2       	ldi	r30, 0x2B	; 43
     6e4:	f0 e0       	ldi	r31, 0x00	; 0
     6e6:	80 81       	ld	r24, Z
     6e8:	8f 7e       	andi	r24, 0xEF	; 239
     6ea:	80 83       	st	Z, r24
				STATUS_LED2_ON;
     6ec:	80 81       	ld	r24, Z
     6ee:	88 60       	ori	r24, 0x08	; 8
     6f0:	80 83       	st	Z, r24
				beep(BEEP_SHORT_LONG);
     6f2:	86 e0       	ldi	r24, 0x06	; 6
     6f4:	90 e0       	ldi	r25, 0x00	; 0
     6f6:	0e 94 a3 02 	call	0x546	; 0x546 <beep>
     6fa:	06 c0       	rjmp	.+12     	; 0x708 <__vector_1+0x108>
			break;
		case MODE_ON:
		case MODE_ON_NO_PROT:
		case MODE_TEMP_PROT:
		default:
			printf("\nxXx\n");
     6fc:	89 e3       	ldi	r24, 0x39	; 57
     6fe:	91 e0       	ldi	r25, 0x01	; 1
     700:	0e 94 2f 0d 	call	0x1a5e	; 0x1a5e <puts>
			mode = MODE_OFF;
     704:	10 92 fd 01 	sts	0x01FD, r1
		}
	}
//	printf("Out\n");
	EIFR 		= (1<<INTF0);
     708:	81 e0       	ldi	r24, 0x01	; 1
     70a:	8c bb       	out	0x1c, r24	; 28
	EIMSK 	= (1<<INT0);
     70c:	8d bb       	out	0x1d, r24	; 29
	running 	= 0;
     70e:	10 92 ca 01 	sts	0x01CA, r1
	//printf("Exit\n");
}
     712:	ff 91       	pop	r31
     714:	ef 91       	pop	r30
     716:	bf 91       	pop	r27
     718:	af 91       	pop	r26
     71a:	9f 91       	pop	r25
     71c:	8f 91       	pop	r24
     71e:	7f 91       	pop	r23
     720:	6f 91       	pop	r22
     722:	5f 91       	pop	r21
     724:	4f 91       	pop	r20
     726:	3f 91       	pop	r19
     728:	2f 91       	pop	r18
     72a:	0f 90       	pop	r0
     72c:	0f be       	out	0x3f, r0	; 63
     72e:	0f 90       	pop	r0
     730:	1f 90       	pop	r1
     732:	18 95       	reti

00000734 <get_temperature>:
//********************************************
//
// Liest die vom MLX90614 gemessene Temperatur aus
// Rückgabe in 0.1°C, also 215 = 21.5°C
//
uint16_t get_temperature(uint8_t adr) {
     734:	1f 93       	push	r17
     736:	cf 93       	push	r28
     738:	df 93       	push	r29
     73a:	18 2f       	mov	r17, r24
	uint16_t raw;
	uint8_t 	ret;
	uint8_t 	lo, hi, pec;
	uint8_t	pec_read[6];

	i2c_start(MLX90614_WRITE);
     73c:	84 eb       	ldi	r24, 0xB4	; 180
     73e:	0e 94 83 06 	call	0xd06	; 0xd06 <i2c_start>
	i2c_write(adr);
     742:	81 2f       	mov	r24, r17
     744:	0e 94 d1 06 	call	0xda2	; 0xda2 <i2c_write>
	
	ret = i2c_rep_start(MLX90614_READ);
     748:	85 eb       	ldi	r24, 0xB5	; 181
     74a:	0e 94 aa 06 	call	0xd54	; 0xd54 <i2c_rep_start>
	if(ret) {
     74e:	88 23       	and	r24, r24
     750:	19 f0       	breq	.+6      	; 0x758 <get_temperature+0x24>
		i2c_rep_start(MLX90614_READ);
     752:	85 eb       	ldi	r24, 0xB5	; 181
     754:	0e 94 aa 06 	call	0xd54	; 0xd54 <i2c_rep_start>
   }

	lo = i2c_read_ack();
     758:	0e 94 e4 06 	call	0xdc8	; 0xdc8 <i2c_read_ack>
     75c:	18 2f       	mov	r17, r24
	hi = i2c_read_ack();
     75e:	0e 94 e4 06 	call	0xdc8	; 0xdc8 <i2c_read_ack>
	raw = (uint16_t)(hi<<8)+lo;
     762:	38 2f       	mov	r19, r24
     764:	20 e0       	ldi	r18, 0x00	; 0
     766:	e9 01       	movw	r28, r18
     768:	c1 0f       	add	r28, r17
     76a:	d1 1d       	adc	r29, r1
	pec = i2c_read_ack();
     76c:	0e 94 e4 06 	call	0xdc8	; 0xdc8 <i2c_read_ack>
	
	i2c_stop();
     770:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <i2c_stop>
	
	if(raw & 0x8000) return 0;
     774:	dd 23       	and	r29, r29
     776:	1c f4       	brge	.+6      	; 0x77e <get_temperature+0x4a>
     778:	60 e0       	ldi	r22, 0x00	; 0
     77a:	70 e0       	ldi	r23, 0x00	; 0
     77c:	07 c0       	rjmp	.+14     	; 0x78c <get_temperature+0x58>
	
	return (raw / 5 - 2731); 					// 1 = 0.1°C
     77e:	ce 01       	movw	r24, r28
     780:	65 e0       	ldi	r22, 0x05	; 5
     782:	70 e0       	ldi	r23, 0x00	; 0
     784:	0e 94 4f 0b 	call	0x169e	; 0x169e <__udivmodhi4>
     788:	6b 5a       	subi	r22, 0xAB	; 171
     78a:	7a 40       	sbci	r23, 0x0A	; 10
}
     78c:	86 2f       	mov	r24, r22
     78e:	97 2f       	mov	r25, r23
     790:	df 91       	pop	r29
     792:	cf 91       	pop	r28
     794:	1f 91       	pop	r17
     796:	08 95       	ret

00000798 <print_array>:
//*********************************************
//
// Gibt den Temperatur Ringspeicher
// über den UART aus
//
void print_array(){
     798:	cf 92       	push	r12
     79a:	df 92       	push	r13
     79c:	ef 92       	push	r14
     79e:	ff 92       	push	r15
     7a0:	0f 93       	push	r16
     7a2:	1f 93       	push	r17
	uint8_t i;
  	printf("Array:");
     7a4:	00 d0       	rcall	.+0      	; 0x7a6 <print_array+0xe>
     7a6:	8e e3       	ldi	r24, 0x3E	; 62
     7a8:	91 e0       	ldi	r25, 0x01	; 1
     7aa:	ad b7       	in	r26, 0x3d	; 61
     7ac:	be b7       	in	r27, 0x3e	; 62
     7ae:	12 96       	adiw	r26, 0x02	; 2
     7b0:	9c 93       	st	X, r25
     7b2:	8e 93       	st	-X, r24
     7b4:	11 97       	sbiw	r26, 0x01	; 1
     7b6:	0e 94 13 0d 	call	0x1a26	; 0x1a26 <printf>
	for(i=0;i<6;i++) {
   	printf(" %i", t_array[i]);
     7ba:	00 d0       	rcall	.+0      	; 0x7bc <print_array+0x24>
     7bc:	ed b7       	in	r30, 0x3d	; 61
     7be:	fe b7       	in	r31, 0x3e	; 62
     7c0:	31 96       	adiw	r30, 0x01	; 1
     7c2:	0f 2e       	mov	r0, r31
     7c4:	f5 e4       	ldi	r31, 0x45	; 69
     7c6:	ef 2e       	mov	r14, r31
     7c8:	f1 e0       	ldi	r31, 0x01	; 1
     7ca:	ff 2e       	mov	r15, r31
     7cc:	f0 2d       	mov	r31, r0
     7ce:	f1 82       	std	Z+1, r15	; 0x01
     7d0:	e0 82       	st	Z, r14
     7d2:	0f 2e       	mov	r0, r31
     7d4:	f0 ed       	ldi	r31, 0xD0	; 208
     7d6:	cf 2e       	mov	r12, r31
     7d8:	f1 e0       	ldi	r31, 0x01	; 1
     7da:	df 2e       	mov	r13, r31
     7dc:	f0 2d       	mov	r31, r0
     7de:	d6 01       	movw	r26, r12
     7e0:	8d 91       	ld	r24, X+
     7e2:	9d 91       	ld	r25, X+
     7e4:	8d 01       	movw	r16, r26
     7e6:	93 83       	std	Z+3, r25	; 0x03
     7e8:	82 83       	std	Z+2, r24	; 0x02
     7ea:	0e 94 13 0d 	call	0x1a26	; 0x1a26 <printf>
     7ee:	ed b7       	in	r30, 0x3d	; 61
     7f0:	fe b7       	in	r31, 0x3e	; 62
     7f2:	31 96       	adiw	r30, 0x01	; 1
     7f4:	f1 82       	std	Z+1, r15	; 0x01
     7f6:	e0 82       	st	Z, r14
     7f8:	d8 01       	movw	r26, r16
     7fa:	8d 91       	ld	r24, X+
     7fc:	9c 91       	ld	r25, X
     7fe:	93 83       	std	Z+3, r25	; 0x03
     800:	82 83       	std	Z+2, r24	; 0x02
     802:	0e 94 13 0d 	call	0x1a26	; 0x1a26 <printf>
     806:	ed b7       	in	r30, 0x3d	; 61
     808:	fe b7       	in	r31, 0x3e	; 62
     80a:	31 96       	adiw	r30, 0x01	; 1
     80c:	f1 82       	std	Z+1, r15	; 0x01
     80e:	e0 82       	st	Z, r14
     810:	d6 01       	movw	r26, r12
     812:	14 96       	adiw	r26, 0x04	; 4
     814:	8d 91       	ld	r24, X+
     816:	9c 91       	ld	r25, X
     818:	15 97       	sbiw	r26, 0x05	; 5
     81a:	93 83       	std	Z+3, r25	; 0x03
     81c:	82 83       	std	Z+2, r24	; 0x02
     81e:	0e 94 13 0d 	call	0x1a26	; 0x1a26 <printf>
     822:	ed b7       	in	r30, 0x3d	; 61
     824:	fe b7       	in	r31, 0x3e	; 62
     826:	31 96       	adiw	r30, 0x01	; 1
     828:	f1 82       	std	Z+1, r15	; 0x01
     82a:	e0 82       	st	Z, r14
     82c:	d6 01       	movw	r26, r12
     82e:	16 96       	adiw	r26, 0x06	; 6
     830:	8d 91       	ld	r24, X+
     832:	9c 91       	ld	r25, X
     834:	17 97       	sbiw	r26, 0x07	; 7
     836:	93 83       	std	Z+3, r25	; 0x03
     838:	82 83       	std	Z+2, r24	; 0x02
     83a:	0e 94 13 0d 	call	0x1a26	; 0x1a26 <printf>
     83e:	ed b7       	in	r30, 0x3d	; 61
     840:	fe b7       	in	r31, 0x3e	; 62
     842:	31 96       	adiw	r30, 0x01	; 1
     844:	f1 82       	std	Z+1, r15	; 0x01
     846:	e0 82       	st	Z, r14
     848:	d6 01       	movw	r26, r12
     84a:	18 96       	adiw	r26, 0x08	; 8
     84c:	8d 91       	ld	r24, X+
     84e:	9c 91       	ld	r25, X
     850:	19 97       	sbiw	r26, 0x09	; 9
     852:	93 83       	std	Z+3, r25	; 0x03
     854:	82 83       	std	Z+2, r24	; 0x02
     856:	0e 94 13 0d 	call	0x1a26	; 0x1a26 <printf>
     85a:	ed b7       	in	r30, 0x3d	; 61
     85c:	fe b7       	in	r31, 0x3e	; 62
     85e:	31 96       	adiw	r30, 0x01	; 1
     860:	f1 82       	std	Z+1, r15	; 0x01
     862:	e0 82       	st	Z, r14
     864:	d6 01       	movw	r26, r12
     866:	1a 96       	adiw	r26, 0x0a	; 10
     868:	8d 91       	ld	r24, X+
     86a:	9c 91       	ld	r25, X
     86c:	1b 97       	sbiw	r26, 0x0b	; 11
     86e:	93 83       	std	Z+3, r25	; 0x03
     870:	82 83       	std	Z+2, r24	; 0x02
     872:	0e 94 13 0d 	call	0x1a26	; 0x1a26 <printf>
	}
  	printf("\n");
     876:	0f 90       	pop	r0
     878:	0f 90       	pop	r0
     87a:	0f 90       	pop	r0
     87c:	0f 90       	pop	r0
     87e:	8a e0       	ldi	r24, 0x0A	; 10
     880:	90 e0       	ldi	r25, 0x00	; 0
     882:	0e 94 28 0d 	call	0x1a50	; 0x1a50 <putchar>
}
     886:	1f 91       	pop	r17
     888:	0f 91       	pop	r16
     88a:	ff 90       	pop	r15
     88c:	ef 90       	pop	r14
     88e:	df 90       	pop	r13
     890:	cf 90       	pop	r12
     892:	08 95       	ret

00000894 <UART_first_init>:
void UART_first_init(void) {
//***********************
// The function fdevopen(..) must contain as parameters the
// corresponding  ..putchar() and  ..getchar() functions, defined before.
//
	UBRR0 = 12;										 		// 4800 BPS
     894:	8c e0       	ldi	r24, 0x0C	; 12
     896:	90 e0       	ldi	r25, 0x00	; 0
     898:	90 93 c5 00 	sts	0x00C5, r25
     89c:	80 93 c4 00 	sts	0x00C4, r24
	
	UCSR0B = (1<<RXCIE0)|(1<<TXEN0)|(1<<RXEN0);	// 8 Databits, receive and transmit enabled, receive and transmit complete interrupt enabled
     8a0:	88 e9       	ldi	r24, 0x98	; 152
     8a2:	80 93 c1 00 	sts	0x00C1, r24
	UCSR0C = (1<<UCSZ01)|(1<<UCSZ00);
     8a6:	86 e0       	ldi	r24, 0x06	; 6
     8a8:	80 93 c2 00 	sts	0x00C2, r24
	
	fdevopen(UART_putchar, UART_getchar);
     8ac:	85 e9       	ldi	r24, 0x95	; 149
     8ae:	91 e0       	ldi	r25, 0x01	; 1
     8b0:	61 ec       	ldi	r22, 0xC1	; 193
     8b2:	71 e0       	ldi	r23, 0x01	; 1
     8b4:	0e 94 9b 0c 	call	0x1936	; 0x1936 <fdevopen>
	sei();											 		// Global interrupt enable
     8b8:	78 94       	sei
}
     8ba:	08 95       	ret

000008bc <main>:


// ***********************************************************
// Main program
//
int main(void) {
     8bc:	2f 92       	push	r2
     8be:	3f 92       	push	r3
     8c0:	4f 92       	push	r4
     8c2:	5f 92       	push	r5
     8c4:	6f 92       	push	r6
     8c6:	7f 92       	push	r7
     8c8:	8f 92       	push	r8
     8ca:	9f 92       	push	r9
     8cc:	af 92       	push	r10
     8ce:	bf 92       	push	r11
     8d0:	cf 92       	push	r12
     8d2:	df 92       	push	r13
     8d4:	ef 92       	push	r14
     8d6:	ff 92       	push	r15
     8d8:	0f 93       	push	r16
     8da:	1f 93       	push	r17
     8dc:	cf 93       	push	r28
     8de:	df 93       	push	r29
   // Ausgänge definieren
	DDRB = 0x00 | (1<<RELAIS) | (1<<BUZZER);
     8e0:	80 ec       	ldi	r24, 0xC0	; 192
     8e2:	84 b9       	out	0x04, r24	; 4
	DDRC = 0x00 | (1<<FLASH_LED);
     8e4:	88 e0       	ldi	r24, 0x08	; 8
     8e6:	87 b9       	out	0x07, r24	; 7
	DDRD = 0x00 | (1<<STATUS_LED1) | (1<<STATUS_LED2) | (1<<FLASH_LED);
     8e8:	88 e1       	ldi	r24, 0x18	; 24
     8ea:	8a b9       	out	0x0a, r24	; 10

	// Ausgänge ausschalten
	PORTB = ~((1<<RELAIS) | (1<<BUZZER));
     8ec:	8f e3       	ldi	r24, 0x3F	; 63
     8ee:	85 b9       	out	0x05, r24	; 5
	PORTC = ~(1<<FLASH_LED);
     8f0:	87 ef       	ldi	r24, 0xF7	; 247
     8f2:	88 b9       	out	0x08, r24	; 8
	PORTD = ~((1<<STATUS_LED1) | (1<<STATUS_LED2) | (1<<FLASH_LED));
     8f4:	0b e2       	ldi	r16, 0x2B	; 43
     8f6:	10 e0       	ldi	r17, 0x00	; 0
     8f8:	87 ee       	ldi	r24, 0xE7	; 231
     8fa:	f8 01       	movw	r30, r16
     8fc:	80 83       	st	Z, r24

	// TWI aus Energiesparmode rausnehmen
	PRR != ~(1<<PRTWI);
     8fe:	80 91 64 00 	lds	r24, 0x0064

	// Whatchdog initialisieren
	wdt_reset();
     902:	a8 95       	wdr
	wdt_enable(WDTO_8S);
     904:	29 e2       	ldi	r18, 0x29	; 41
     906:	88 e1       	ldi	r24, 0x18	; 24
     908:	90 e0       	ldi	r25, 0x00	; 0
     90a:	0f b6       	in	r0, 0x3f	; 63
     90c:	f8 94       	cli
     90e:	a8 95       	wdr
     910:	80 93 60 00 	sts	0x0060, r24
     914:	0f be       	out	0x3f, r0	; 63
     916:	20 93 60 00 	sts	0x0060, r18
	
	// UART initialisieren
	UART_first_init();
     91a:	0e 94 4a 04 	call	0x894	; 0x894 <UART_first_init>
	i2c_init();
     91e:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <i2c_init>
	
	interval=0;
     922:	10 92 bf 01 	sts	0x01BF, r1
	
	// Timer 2 initialisieren (RTC)
   TCCR2B = (1<<CS22) | (1<<CS21) | (1<<CS20);	// clk/256
     926:	87 e0       	ldi	r24, 0x07	; 7
     928:	80 93 b1 00 	sts	0x00B1, r24
   TIMSK2 = (1<<TOIE2);
     92c:	91 e0       	ldi	r25, 0x01	; 1
     92e:	90 93 70 00 	sts	0x0070, r25

 	// Timer 0 initialisieren (Blinken)
	TCCR0A = 0;
     932:	14 bc       	out	0x24, r1	; 36
	TCCR0B = (0<<CS02) | (1<<CS01) | (1<<CS00);
     934:	83 e0       	ldi	r24, 0x03	; 3
     936:	85 bd       	out	0x25, r24	; 37
	TIMSK0 = (1<<TOIE0);
     938:	90 93 6e 00 	sts	0x006E, r25
	
	// Timer 1 initialisieren (Entprellen?)
	TCCR1A = 0;
     93c:	10 92 80 00 	sts	0x0080, r1
	TIMER1_STOP;
     940:	10 92 81 00 	sts	0x0081, r1
	TCCR1C = 0;
     944:	10 92 82 00 	sts	0x0082, r1
	TIMSK1 = (1<<TOIE1);
     948:	90 93 6f 00 	sts	0x006F, r25
	
	// Interrupt für Taster initialisieren
	EICRA = (1<<ISC01);
     94c:	82 e0       	ldi	r24, 0x02	; 2
     94e:	80 93 69 00 	sts	0x0069, r24
	EIMSK = (1<<INT0);
     952:	9d bb       	out	0x1d, r25	; 29
	

	printf("\n\nStart\n\n");
     954:	89 e4       	ldi	r24, 0x49	; 73
     956:	91 e0       	ldi	r25, 0x01	; 1
     958:	0e 94 2f 0d 	call	0x1a5e	; 0x1a5e <puts>
	STATUS_LED1_ON;		// grüne LED ein
     95c:	f8 01       	movw	r30, r16
     95e:	80 81       	ld	r24, Z
     960:	80 61       	ori	r24, 0x10	; 16
     962:	80 83       	st	Z, r24
	STATUS_LED2_OFF;		// rote LED aus
     964:	80 81       	ld	r24, Z
     966:	87 7f       	andi	r24, 0xF7	; 247
     968:	80 83       	st	Z, r24
	set_relais(0);			// Relais aus
     96a:	80 e0       	ldi	r24, 0x00	; 0
     96c:	0e 94 dd 02 	call	0x5ba	; 0x5ba <set_relais>
	mode = MODE_OFF;
     970:	10 92 fd 01 	sts	0x01FD, r1
	uint8_t	on_counter = 0;
	int16_t	factor;
	int16_t	integral = 0;
		
	// Interrupts aktivieren
	sei();
     974:	78 94       	sei
     976:	c0 e0       	ldi	r28, 0x00	; 0
     978:	d0 e0       	ldi	r29, 0x00	; 0
     97a:	ee 24       	eor	r14, r14
     97c:	ff 24       	eor	r15, r15
     97e:	10 e0       	ldi	r17, 0x00	; 0
     980:	33 24       	eor	r3, r3
     982:	3a 94       	dec	r3
     984:	0f 2e       	mov	r0, r31
     986:	f3 e0       	ldi	r31, 0x03	; 3
     988:	8f 2e       	mov	r8, r31
     98a:	f0 2d       	mov	r31, r0
     98c:	99 24       	eor	r9, r9
     98e:	cc 24       	eor	r12, r12
     990:	dd 24       	eor	r13, r13

		// Je nach Mode Relais und LEDs setzen
		switch(mode) {
		case MODE_OFF:
			set_relais(0);
			STATUS_LED1_ON;      // Grün
     992:	0f 2e       	mov	r0, r31
     994:	fb e2       	ldi	r31, 0x2B	; 43
     996:	af 2e       	mov	r10, r31
     998:	bb 24       	eor	r11, r11
     99a:	f0 2d       	mov	r31, r0
			STATUS_LED2_ON;      // Rot
			break;
		case MODE_TEMP_PROT:
			set_relais(0);
			STATUS_LED1_OFF;
			STATUS_LED2_ON;      // Rot
     99c:	66 24       	eor	r6, r6
     99e:	77 24       	eor	r7, r7
   	   }

   		if(off_counter) {
   			// Protection Counter läuft
  				off_counter--;
  				if(mode == MODE_ON) mode = MODE_TEMP_PROT;
     9a0:	0f 2e       	mov	r0, r31
     9a2:	f3 e0       	ldi	r31, 0x03	; 3
     9a4:	2f 2e       	mov	r2, r31
     9a6:	f0 2d       	mov	r31, r0
     9a8:	0f 2e       	mov	r0, r31
     9aa:	f8 ea       	ldi	r31, 0xA8	; 168
     9ac:	4f 2e       	mov	r4, r31
     9ae:	f1 e6       	ldi	r31, 0x61	; 97
     9b0:	5f 2e       	mov	r5, r31
     9b2:	f0 2d       	mov	r31, r0
		
	// Interrupts aktivieren
	sei();

   while(1) {
   	if(!(interval < 16)) { 					// Alle 16x (alle 4 Sekunden) Temperatur checken
     9b4:	40 91 bf 01 	lds	r20, 0x01BF
     9b8:	40 31       	cpi	r20, 0x10	; 16
     9ba:	0c f4       	brge	.+2      	; 0x9be <main+0x102>
     9bc:	53 c1       	rjmp	.+678    	; 0xc64 <main+0x3a8>
   		wdt_reset();                  	// Whatchdog zurücksetzen
     9be:	a8 95       	wdr

			temp = temp_sum / count;				// Mittelwert der 16 Messungen ermitteln
     9c0:	ce 01       	movw	r24, r28
     9c2:	61 2f       	mov	r22, r17
     9c4:	70 e0       	ldi	r23, 0x00	; 0
     9c6:	0e 94 63 0b 	call	0x16c6	; 0x16c6 <__divmodhi4>
     9ca:	86 2f       	mov	r24, r22
     9cc:	97 2f       	mov	r25, r23
     9ce:	ec 01       	movw	r28, r24

   		interval=0;
     9d0:	10 92 bf 01 	sts	0x01BF, r1
   		count=0;
			temp_sum = 0;
	      //printf("Temp: %i\n", temp);
	      if(temp==0) {
     9d4:	20 97       	sbiw	r28, 0x00	; 0
     9d6:	61 f4       	brne	.+24     	; 0x9f0 <main+0x134>
	      	// error!
	      	printf("Error Temp=0");
     9d8:	00 d0       	rcall	.+0      	; 0x9da <main+0x11e>
     9da:	22 e5       	ldi	r18, 0x52	; 82
     9dc:	31 e0       	ldi	r19, 0x01	; 1
     9de:	ed b7       	in	r30, 0x3d	; 61
     9e0:	fe b7       	in	r31, 0x3e	; 62
     9e2:	32 83       	std	Z+2, r19	; 0x02
     9e4:	21 83       	std	Z+1, r18	; 0x01
     9e6:	0e 94 13 0d 	call	0x1a26	; 0x1a26 <printf>
     9ea:	0f 90       	pop	r0
     9ec:	0f 90       	pop	r0
     9ee:	0a c1       	rjmp	.+532    	; 0xc04 <main+0x348>
	      }
	      else {
				if (startup>0) {
     9f0:	88 20       	and	r8, r8
     9f2:	b9 f0       	breq	.+46     	; 0xa22 <main+0x166>
					// wird nur beim ersten Durchlauf, direkt nach Startup ausgeführt
					printf("Startup %i ", startup);
     9f4:	00 d0       	rcall	.+0      	; 0x9f6 <main+0x13a>
     9f6:	00 d0       	rcall	.+0      	; 0x9f8 <main+0x13c>
     9f8:	ed b7       	in	r30, 0x3d	; 61
     9fa:	fe b7       	in	r31, 0x3e	; 62
     9fc:	31 96       	adiw	r30, 0x01	; 1
     9fe:	8f e5       	ldi	r24, 0x5F	; 95
     a00:	91 e0       	ldi	r25, 0x01	; 1
     a02:	91 83       	std	Z+1, r25	; 0x01
     a04:	80 83       	st	Z, r24
     a06:	82 82       	std	Z+2, r8	; 0x02
     a08:	13 82       	std	Z+3, r1	; 0x03
     a0a:	0e 94 13 0d 	call	0x1a26	; 0x1a26 <printf>
					startup--;
     a0e:	8a 94       	dec	r8
					temp = get_temperature(ADR_T_OBJ1);
     a10:	0f 90       	pop	r0
     a12:	0f 90       	pop	r0
     a14:	0f 90       	pop	r0
     a16:	0f 90       	pop	r0
     a18:	87 e0       	ldi	r24, 0x07	; 7
     a1a:	0e 94 9a 03 	call	0x734	; 0x734 <get_temperature>
     a1e:	ec 01       	movw	r28, r24
     a20:	73 01       	movw	r14, r6
					slope = 0;
				}
   	   	printf("Temp: %i, ", temp);
     a22:	00 d0       	rcall	.+0      	; 0xa24 <main+0x168>
     a24:	00 d0       	rcall	.+0      	; 0xa26 <main+0x16a>
     a26:	ed b7       	in	r30, 0x3d	; 61
     a28:	fe b7       	in	r31, 0x3e	; 62
     a2a:	31 96       	adiw	r30, 0x01	; 1
     a2c:	2b e6       	ldi	r18, 0x6B	; 107
     a2e:	31 e0       	ldi	r19, 0x01	; 1
     a30:	31 83       	std	Z+1, r19	; 0x01
     a32:	20 83       	st	Z, r18
     a34:	d3 83       	std	Z+3, r29	; 0x03
     a36:	c2 83       	std	Z+2, r28	; 0x02
     a38:	0e 94 13 0d 	call	0x1a26	; 0x1a26 <printf>
   	   	add_value(temp);									// Neue Temperatur zu Array hinzufügen
     a3c:	0f 90       	pop	r0
     a3e:	0f 90       	pop	r0
     a40:	0f 90       	pop	r0
     a42:	0f 90       	pop	r0
     a44:	ce 01       	movw	r24, r28
     a46:	0e 94 d4 01 	call	0x3a8	; 0x3a8 <add_value>
   	   	slope_raw = get_slope();						// Aktuelle Steigung ermitteln
     a4a:	0e 94 37 02 	call	0x46e	; 0x46e <get_slope>
     a4e:	8c 01       	movw	r16, r24
   	   	
   	   	factor = (temp - 620) / -25;					// Fakort ermitteln
     a50:	ce 01       	movw	r24, r28
     a52:	8c 56       	subi	r24, 0x6C	; 108
     a54:	92 40       	sbci	r25, 0x02	; 2
     a56:	67 ee       	ldi	r22, 0xE7	; 231
     a58:	7f ef       	ldi	r23, 0xFF	; 255
     a5a:	0e 94 63 0b 	call	0x16c6	; 0x16c6 <__divmodhi4>
     a5e:	86 2f       	mov	r24, r22
     a60:	97 2f       	mov	r25, r23
     a62:	ec 01       	movw	r28, r24
     a64:	dd 23       	and	r29, r29
     a66:	0c f4       	brge	.+2      	; 0xa6a <main+0x1ae>
     a68:	e3 01       	movw	r28, r6
   	   	if(factor < 0) factor = 0;
   	   	   	   	
				if(slope_raw > factor) { 						// "Steigungsintegral"
     a6a:	c0 17       	cp	r28, r16
     a6c:	d1 07       	cpc	r29, r17
     a6e:	84 f4       	brge	.+32     	; 0xa90 <main+0x1d4>
					integral = 8*(integral + slope_raw) / factor;
     a70:	c6 01       	movw	r24, r12
     a72:	80 0f       	add	r24, r16
     a74:	91 1f       	adc	r25, r17
     a76:	88 0f       	add	r24, r24
     a78:	99 1f       	adc	r25, r25
     a7a:	88 0f       	add	r24, r24
     a7c:	99 1f       	adc	r25, r25
     a7e:	88 0f       	add	r24, r24
     a80:	99 1f       	adc	r25, r25
     a82:	be 01       	movw	r22, r28
     a84:	0e 94 63 0b 	call	0x16c6	; 0x16c6 <__divmodhi4>
     a88:	86 2f       	mov	r24, r22
     a8a:	97 2f       	mov	r25, r23
     a8c:	6c 01       	movw	r12, r24
     a8e:	09 c0       	rjmp	.+18     	; 0xaa2 <main+0x1e6>
				}
				else {
					integral = integral / 4;
     a90:	c6 01       	movw	r24, r12
     a92:	dd 20       	and	r13, r13
     a94:	0c f4       	brge	.+2      	; 0xa98 <main+0x1dc>
     a96:	03 96       	adiw	r24, 0x03	; 3
     a98:	6c 01       	movw	r12, r24
     a9a:	d5 94       	asr	r13
     a9c:	c7 94       	ror	r12
     a9e:	d5 94       	asr	r13
     aa0:	c7 94       	ror	r12
				}
				
//				slope = (31*slope + 10*slope_raw)/32; 		// Steigung dämpfen

				
				if(slope_raw < -10) slope_raw = -10;
     aa2:	3f ef       	ldi	r19, 0xFF	; 255
     aa4:	06 3f       	cpi	r16, 0xF6	; 246
     aa6:	13 07       	cpc	r17, r19
     aa8:	1c f4       	brge	.+6      	; 0xab0 <main+0x1f4>
     aaa:	06 ef       	ldi	r16, 0xF6	; 246
     aac:	1f ef       	ldi	r17, 0xFF	; 255
     aae:	02 c0       	rjmp	.+4      	; 0xab4 <main+0x1f8>
				if(slope_raw<0) {									// Fallende Temperaturen werden stärker gewichtet
     ab0:	11 23       	and	r17, r17
     ab2:	1c f5       	brge	.+70     	; 0xafa <main+0x23e>
	   	   	slope = (7*slope + 10*slope_raw)/8;		// Negative Steigung wird mit einer Dämpfung von 8 gedämpft
     ab4:	98 01       	movw	r18, r16
     ab6:	22 0f       	add	r18, r18
     ab8:	33 1f       	adc	r19, r19
     aba:	c8 01       	movw	r24, r16
     abc:	88 0f       	add	r24, r24
     abe:	99 1f       	adc	r25, r25
     ac0:	88 0f       	add	r24, r24
     ac2:	99 1f       	adc	r25, r25
     ac4:	88 0f       	add	r24, r24
     ac6:	99 1f       	adc	r25, r25
     ac8:	28 0f       	add	r18, r24
     aca:	39 1f       	adc	r19, r25
     acc:	c7 01       	movw	r24, r14
     ace:	88 0f       	add	r24, r24
     ad0:	99 1f       	adc	r25, r25
     ad2:	88 0f       	add	r24, r24
     ad4:	99 1f       	adc	r25, r25
     ad6:	88 0f       	add	r24, r24
     ad8:	99 1f       	adc	r25, r25
     ada:	8e 19       	sub	r24, r14
     adc:	9f 09       	sbc	r25, r15
     ade:	28 0f       	add	r18, r24
     ae0:	39 1f       	adc	r19, r25
     ae2:	33 23       	and	r19, r19
     ae4:	14 f4       	brge	.+4      	; 0xaea <main+0x22e>
     ae6:	29 5f       	subi	r18, 0xF9	; 249
     ae8:	3f 4f       	sbci	r19, 0xFF	; 255
     aea:	79 01       	movw	r14, r18
     aec:	f5 94       	asr	r15
     aee:	e7 94       	ror	r14
     af0:	f5 94       	asr	r15
     af2:	e7 94       	ror	r14
     af4:	f5 94       	asr	r15
     af6:	e7 94       	ror	r14
     af8:	26 c0       	rjmp	.+76     	; 0xb46 <main+0x28a>
				}
				else {
	   	   	slope = (31*slope + 10*slope_raw)/32;	// Positive Steigung wird mit einer Dämpfung von 16 gedämpft
     afa:	ef e1       	ldi	r30, 0x1F	; 31
     afc:	f0 e0       	ldi	r31, 0x00	; 0
     afe:	ee 9e       	mul	r14, r30
     b00:	c0 01       	movw	r24, r0
     b02:	ef 9e       	mul	r14, r31
     b04:	90 0d       	add	r25, r0
     b06:	fe 9e       	mul	r15, r30
     b08:	90 0d       	add	r25, r0
     b0a:	11 24       	eor	r1, r1
     b0c:	98 01       	movw	r18, r16
     b0e:	22 0f       	add	r18, r18
     b10:	33 1f       	adc	r19, r19
     b12:	a8 01       	movw	r20, r16
     b14:	44 0f       	add	r20, r20
     b16:	55 1f       	adc	r21, r21
     b18:	44 0f       	add	r20, r20
     b1a:	55 1f       	adc	r21, r21
     b1c:	44 0f       	add	r20, r20
     b1e:	55 1f       	adc	r21, r21
     b20:	24 0f       	add	r18, r20
     b22:	35 1f       	adc	r19, r21
     b24:	28 0f       	add	r18, r24
     b26:	39 1f       	adc	r19, r25
     b28:	33 23       	and	r19, r19
     b2a:	14 f4       	brge	.+4      	; 0xb30 <main+0x274>
     b2c:	21 5e       	subi	r18, 0xE1	; 225
     b2e:	3f 4f       	sbci	r19, 0xFF	; 255
     b30:	79 01       	movw	r14, r18
     b32:	f5 94       	asr	r15
     b34:	e7 94       	ror	r14
     b36:	f5 94       	asr	r15
     b38:	e7 94       	ror	r14
     b3a:	f5 94       	asr	r15
     b3c:	e7 94       	ror	r14
     b3e:	f5 94       	asr	r15
     b40:	e7 94       	ror	r14
     b42:	f5 94       	asr	r15
     b44:	e7 94       	ror	r14
/*
   	   	printf("slope_raw: %i, slope: %i ", slope_raw, slope);
     	   	printf("Ambient: %i\n", get_temperature(ADR_T_A));
*/				

   	   	printf("sl_raw: %i, sl: %i, f: %i, int: %i\n", slope_raw, slope, factor, integral);
     b46:	2d b7       	in	r18, 0x3d	; 61
     b48:	3e b7       	in	r19, 0x3e	; 62
     b4a:	2a 50       	subi	r18, 0x0A	; 10
     b4c:	30 40       	sbci	r19, 0x00	; 0
     b4e:	0f b6       	in	r0, 0x3f	; 63
     b50:	f8 94       	cli
     b52:	3e bf       	out	0x3e, r19	; 62
     b54:	0f be       	out	0x3f, r0	; 63
     b56:	2d bf       	out	0x3d, r18	; 61
     b58:	ed b7       	in	r30, 0x3d	; 61
     b5a:	fe b7       	in	r31, 0x3e	; 62
     b5c:	31 96       	adiw	r30, 0x01	; 1
     b5e:	86 e7       	ldi	r24, 0x76	; 118
     b60:	91 e0       	ldi	r25, 0x01	; 1
     b62:	91 83       	std	Z+1, r25	; 0x01
     b64:	80 83       	st	Z, r24
     b66:	13 83       	std	Z+3, r17	; 0x03
     b68:	02 83       	std	Z+2, r16	; 0x02
     b6a:	f5 82       	std	Z+5, r15	; 0x05
     b6c:	e4 82       	std	Z+4, r14	; 0x04
     b6e:	d7 83       	std	Z+7, r29	; 0x07
     b70:	c6 83       	std	Z+6, r28	; 0x06
     b72:	d1 86       	std	Z+9, r13	; 0x09
     b74:	c0 86       	std	Z+8, r12	; 0x08
     b76:	0e 94 13 0d 	call	0x1a26	; 0x1a26 <printf>

				if((slope > 55) || (integral > 500)) {
     b7a:	ed b7       	in	r30, 0x3d	; 61
     b7c:	fe b7       	in	r31, 0x3e	; 62
     b7e:	3a 96       	adiw	r30, 0x0a	; 10
     b80:	0f b6       	in	r0, 0x3f	; 63
     b82:	f8 94       	cli
     b84:	fe bf       	out	0x3e, r31	; 62
     b86:	0f be       	out	0x3f, r0	; 63
     b88:	ed bf       	out	0x3d, r30	; 61
     b8a:	f8 e3       	ldi	r31, 0x38	; 56
     b8c:	ef 16       	cp	r14, r31
     b8e:	f1 04       	cpc	r15, r1
     b90:	3c f4       	brge	.+14     	; 0xba0 <main+0x2e4>
     b92:	25 ef       	ldi	r18, 0xF5	; 245
     b94:	c2 16       	cp	r12, r18
     b96:	21 e0       	ldi	r18, 0x01	; 1
     b98:	d2 06       	cpc	r13, r18
     b9a:	14 f4       	brge	.+4      	; 0xba0 <main+0x2e4>
     b9c:	99 24       	eor	r9, r9
     b9e:	32 c0       	rjmp	.+100    	; 0xc04 <main+0x348>
		   		printf("On-Counter: %i; \n", on_counter);
     ba0:	00 d0       	rcall	.+0      	; 0xba2 <main+0x2e6>
     ba2:	00 d0       	rcall	.+0      	; 0xba4 <main+0x2e8>
     ba4:	ed b7       	in	r30, 0x3d	; 61
     ba6:	fe b7       	in	r31, 0x3e	; 62
     ba8:	31 96       	adiw	r30, 0x01	; 1
     baa:	8a e9       	ldi	r24, 0x9A	; 154
     bac:	91 e0       	ldi	r25, 0x01	; 1
     bae:	91 83       	std	Z+1, r25	; 0x01
     bb0:	80 83       	st	Z, r24
     bb2:	92 82       	std	Z+2, r9	; 0x02
     bb4:	13 82       	std	Z+3, r1	; 0x03
     bb6:	0e 94 13 0d 	call	0x1a26	; 0x1a26 <printf>
	   			if(mode == MODE_ON_NO_PROT){
     bba:	0f 90       	pop	r0
     bbc:	0f 90       	pop	r0
     bbe:	0f 90       	pop	r0
     bc0:	0f 90       	pop	r0
     bc2:	80 91 fd 01 	lds	r24, 0x01FD
     bc6:	82 30       	cpi	r24, 0x02	; 2
     bc8:	49 f4       	brne	.+18     	; 0xbdc <main+0x320>
						on_counter++;
     bca:	93 94       	inc	r9
	   				if(on_counter==3){
     bcc:	93 e0       	ldi	r25, 0x03	; 3
     bce:	99 16       	cp	r9, r25
     bd0:	c9 f4       	brne	.+50     	; 0xc04 <main+0x348>
	   					beep(BEEP_SHORT);
     bd2:	81 e0       	ldi	r24, 0x01	; 1
     bd4:	0e 94 a3 02 	call	0x546	; 0x546 <beep>
     bd8:	99 24       	eor	r9, r9
     bda:	14 c0       	rjmp	.+40     	; 0xc04 <main+0x348>
	   					on_counter = 0;
	   				}
  					}
   				else {
   					if(get_last_slope() >= 0) {
     bdc:	0e 94 77 02 	call	0x4ee	; 0x4ee <get_last_slope>
     be0:	99 23       	and	r25, r25
     be2:	84 f0       	brlt	.+32     	; 0xc04 <main+0x348>
							on_counter++;
     be4:	93 94       	inc	r9
			   			if(on_counter > 2) {
     be6:	e2 e0       	ldi	r30, 0x02	; 2
     be8:	e9 15       	cp	r30, r9
     bea:	48 f4       	brcc	.+18     	; 0xbfe <main+0x342>
   							off_counter = OFF_COUNTER+1;
     bec:	20 92 c6 01 	sts	0x01C6, r2
   							on_counter = 2;
   							beep(BEEP_XLONG);
     bf0:	84 e0       	ldi	r24, 0x04	; 4
     bf2:	0e 94 a3 02 	call	0x546	; 0x546 <beep>
     bf6:	99 24       	eor	r9, r9
     bf8:	68 94       	set
     bfa:	91 f8       	bld	r9, 1
     bfc:	03 c0       	rjmp	.+6      	; 0xc04 <main+0x348>
		   				}
		   				else {
	   						beep(BEEP_LONG);
     bfe:	82 2d       	mov	r24, r2
     c00:	0e 94 a3 02 	call	0x546	; 0x546 <beep>
		   		if(on_counter > 3) off_counter = OFF_COUNTER+1;
   			}
*/
   	   }

   		if(off_counter) {
     c04:	80 91 c6 01 	lds	r24, 0x01C6
     c08:	88 23       	and	r24, r24
     c0a:	f1 f0       	breq	.+60     	; 0xc48 <main+0x38c>
   			// Protection Counter läuft
  				off_counter--;
     c0c:	98 2f       	mov	r25, r24
     c0e:	91 50       	subi	r25, 0x01	; 1
     c10:	90 93 c6 01 	sts	0x01C6, r25
  				if(mode == MODE_ON) mode = MODE_TEMP_PROT;
     c14:	80 91 fd 01 	lds	r24, 0x01FD
     c18:	81 30       	cpi	r24, 0x01	; 1
     c1a:	11 f4       	brne	.+4      	; 0xc20 <main+0x364>
     c1c:	20 92 fd 01 	sts	0x01FD, r2
				printf("Off-Counter: %i; \n", off_counter);
     c20:	00 d0       	rcall	.+0      	; 0xc22 <main+0x366>
     c22:	00 d0       	rcall	.+0      	; 0xc24 <main+0x368>
     c24:	ed b7       	in	r30, 0x3d	; 61
     c26:	fe b7       	in	r31, 0x3e	; 62
     c28:	31 96       	adiw	r30, 0x01	; 1
     c2a:	2c ea       	ldi	r18, 0xAC	; 172
     c2c:	31 e0       	ldi	r19, 0x01	; 1
     c2e:	31 83       	std	Z+1, r19	; 0x01
     c30:	20 83       	st	Z, r18
     c32:	92 83       	std	Z+2, r25	; 0x02
     c34:	13 82       	std	Z+3, r1	; 0x03
     c36:	0e 94 13 0d 	call	0x1a26	; 0x1a26 <printf>
     c3a:	e3 01       	movw	r28, r6
     c3c:	10 e0       	ldi	r17, 0x00	; 0
     c3e:	0f 90       	pop	r0
     c40:	0f 90       	pop	r0
     c42:	0f 90       	pop	r0
     c44:	0f 90       	pop	r0
     c46:	20 c0       	rjmp	.+64     	; 0xc88 <main+0x3cc>
   		}
   		else {
   			if(mode == MODE_TEMP_PROT) {
     c48:	80 91 fd 01 	lds	r24, 0x01FD
     c4c:	83 30       	cpi	r24, 0x03	; 3
     c4e:	19 f0       	breq	.+6      	; 0xc56 <main+0x39a>
     c50:	e3 01       	movw	r28, r6
     c52:	10 e0       	ldi	r17, 0x00	; 0
     c54:	19 c0       	rjmp	.+50     	; 0xc88 <main+0x3cc>
   				slope = 0;
   				integral = 0;
   				mode = MODE_OFF;
     c56:	10 92 fd 01 	sts	0x01FD, r1
     c5a:	e3 01       	movw	r28, r6
     c5c:	73 01       	movw	r14, r6
     c5e:	10 e0       	ldi	r17, 0x00	; 0
     c60:	63 01       	movw	r12, r6
     c62:	1d c0       	rjmp	.+58     	; 0xc9e <main+0x3e2>
   			}
   		}
		}
		else if(interval != last_interval) {
     c64:	24 2f       	mov	r18, r20
     c66:	33 27       	eor	r19, r19
     c68:	27 fd       	sbrc	r18, 7
     c6a:	30 95       	com	r19
     c6c:	83 2d       	mov	r24, r3
     c6e:	90 e0       	ldi	r25, 0x00	; 0
     c70:	28 17       	cp	r18, r24
     c72:	39 07       	cpc	r19, r25
     c74:	49 f0       	breq	.+18     	; 0xc88 <main+0x3cc>
			// In jedem Interval 1x die Temperatur abrufen
			// und für den Mittelwert aufsummieren
   		last_interval = interval;
     c76:	34 2e       	mov	r3, r20
    		if(count<16) {
     c78:	10 31       	cpi	r17, 0x10	; 16
     c7a:	30 f4       	brcc	.+12     	; 0xc88 <main+0x3cc>
	   		count++;
     c7c:	1f 5f       	subi	r17, 0xFF	; 255
   			// Messwerte für den Mittelwert aufsummieren
   			temp_sum += get_temperature(ADR_T_OBJ1);
     c7e:	87 e0       	ldi	r24, 0x07	; 7
     c80:	0e 94 9a 03 	call	0x734	; 0x734 <get_temperature>
     c84:	c8 0f       	add	r28, r24
     c86:	d9 1f       	adc	r29, r25
   		}
   	}

		// Je nach Mode Relais und LEDs setzen
		switch(mode) {
     c88:	80 91 fd 01 	lds	r24, 0x01FD
     c8c:	81 30       	cpi	r24, 0x01	; 1
     c8e:	a9 f0       	breq	.+42     	; 0xcba <main+0x3fe>
     c90:	81 30       	cpi	r24, 0x01	; 1
     c92:	28 f0       	brcs	.+10     	; 0xc9e <main+0x3e2>
     c94:	82 30       	cpi	r24, 0x02	; 2
     c96:	a9 f0       	breq	.+42     	; 0xcc2 <main+0x406>
     c98:	83 30       	cpi	r24, 0x03	; 3
     c9a:	41 f5       	brne	.+80     	; 0xcec <main+0x430>
     c9c:	1a c0       	rjmp	.+52     	; 0xcd2 <main+0x416>
		case MODE_OFF:
			set_relais(0);
     c9e:	80 e0       	ldi	r24, 0x00	; 0
     ca0:	0e 94 dd 02 	call	0x5ba	; 0x5ba <set_relais>
			STATUS_LED1_ON;      // Grün
     ca4:	f5 01       	movw	r30, r10
     ca6:	80 81       	ld	r24, Z
     ca8:	80 61       	ori	r24, 0x10	; 16
     caa:	80 83       	st	Z, r24
			STATUS_LED2_OFF;
     cac:	80 81       	ld	r24, Z
     cae:	87 7f       	andi	r24, 0xF7	; 247
     cb0:	80 83       	st	Z, r24
			off_counter = 0;
     cb2:	10 92 c6 01 	sts	0x01C6, r1
     cb6:	99 24       	eor	r9, r9
     cb8:	1b c0       	rjmp	.+54     	; 0xcf0 <main+0x434>
			on_counter = 0;
			break;
		case MODE_ON:
			STATUS_LED1_ON;      // Grün
     cba:	f5 01       	movw	r30, r10
     cbc:	80 81       	ld	r24, Z
     cbe:	80 61       	ori	r24, 0x10	; 16
     cc0:	80 83       	st	Z, r24
		case MODE_ON_NO_PROT:
			set_relais(1);
     cc2:	81 e0       	ldi	r24, 0x01	; 1
     cc4:	0e 94 dd 02 	call	0x5ba	; 0x5ba <set_relais>
			STATUS_LED2_ON;      // Rot
     cc8:	f5 01       	movw	r30, r10
     cca:	80 81       	ld	r24, Z
     ccc:	88 60       	ori	r24, 0x08	; 8
     cce:	80 83       	st	Z, r24
     cd0:	0f c0       	rjmp	.+30     	; 0xcf0 <main+0x434>
			break;
		case MODE_TEMP_PROT:
			set_relais(0);
     cd2:	80 e0       	ldi	r24, 0x00	; 0
     cd4:	0e 94 dd 02 	call	0x5ba	; 0x5ba <set_relais>
			STATUS_LED1_OFF;
     cd8:	f5 01       	movw	r30, r10
     cda:	80 81       	ld	r24, Z
     cdc:	8f 7e       	andi	r24, 0xEF	; 239
     cde:	80 83       	st	Z, r24
			STATUS_LED2_ON;      // Rot
     ce0:	80 81       	ld	r24, Z
     ce2:	88 60       	ori	r24, 0x08	; 8
     ce4:	80 83       	st	Z, r24
     ce6:	73 01       	movw	r14, r6
     ce8:	63 01       	movw	r12, r6
     cea:	02 c0       	rjmp	.+4      	; 0xcf0 <main+0x434>
			slope = 0;
			integral = 0;
			break;
		default:
			mode = MODE_OFF;
     cec:	10 92 fd 01 	sts	0x01FD, r1
     cf0:	c2 01       	movw	r24, r4
     cf2:	01 97       	sbiw	r24, 0x01	; 1
     cf4:	f1 f7       	brne	.-4      	; 0xcf2 <main+0x436>
     cf6:	5e ce       	rjmp	.-836    	; 0x9b4 <main+0xf8>

00000cf8 <i2c_init>:
#define Prescaler 1
#define TWBR_val ((((F_CPU / F_SCL) / Prescaler) - 16 ) / 2)

void i2c_init(void)
{
	TWBR = (uint8_t)TWBR_val;
     cf8:	e8 eb       	ldi	r30, 0xB8	; 184
     cfa:	f0 e0       	ldi	r31, 0x00	; 0
     cfc:	88 e4       	ldi	r24, 0x48	; 72
     cfe:	80 83       	st	Z, r24
	TWBR = 10;
     d00:	8a e0       	ldi	r24, 0x0A	; 10
     d02:	80 83       	st	Z, r24
}
     d04:	08 95       	ret

00000d06 <i2c_start>:

uint8_t i2c_start(uint8_t address)
{
     d06:	98 2f       	mov	r25, r24
	// reset TWI control register
	TWCR = 0;
     d08:	ec eb       	ldi	r30, 0xBC	; 188
     d0a:	f0 e0       	ldi	r31, 0x00	; 0
     d0c:	10 82       	st	Z, r1
	// transmit START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
     d0e:	84 ea       	ldi	r24, 0xA4	; 164
     d10:	80 83       	st	Z, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     d12:	80 81       	ld	r24, Z
     d14:	88 23       	and	r24, r24
     d16:	ec f7       	brge	.-6      	; 0xd12 <i2c_start+0xc>
	
	// check if the start condition was successfully transmitted
	if((TWSR & 0xF8) != TW_START){ return 1; }
     d18:	80 91 b9 00 	lds	r24, 0x00B9
     d1c:	88 7f       	andi	r24, 0xF8	; 248
     d1e:	88 30       	cpi	r24, 0x08	; 8
     d20:	11 f0       	breq	.+4      	; 0xd26 <i2c_start+0x20>
     d22:	81 e0       	ldi	r24, 0x01	; 1
     d24:	08 95       	ret
	
	// load slave address into data register
	TWDR = address;
     d26:	90 93 bb 00 	sts	0x00BB, r25
	// start transmission of address
	TWCR = (1<<TWINT) | (1<<TWEN);
     d2a:	84 e8       	ldi	r24, 0x84	; 132
     d2c:	80 93 bc 00 	sts	0x00BC, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     d30:	ec eb       	ldi	r30, 0xBC	; 188
     d32:	f0 e0       	ldi	r31, 0x00	; 0
     d34:	80 81       	ld	r24, Z
     d36:	88 23       	and	r24, r24
     d38:	ec f7       	brge	.-6      	; 0xd34 <i2c_start+0x2e>
	
	// check if the device has acknowledged the READ / WRITE mode
	uint8_t twst = TW_STATUS & 0xF8;
     d3a:	80 91 b9 00 	lds	r24, 0x00B9
     d3e:	98 2f       	mov	r25, r24
     d40:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) return 1;
     d42:	98 31       	cpi	r25, 0x18	; 24
     d44:	11 f4       	brne	.+4      	; 0xd4a <i2c_start+0x44>
     d46:	80 e0       	ldi	r24, 0x00	; 0
     d48:	08 95       	ret
     d4a:	80 e0       	ldi	r24, 0x00	; 0
     d4c:	90 34       	cpi	r25, 0x40	; 64
     d4e:	09 f0       	breq	.+2      	; 0xd52 <i2c_start+0x4c>
     d50:	81 e0       	ldi	r24, 0x01	; 1
	
	return 0;
}
     d52:	08 95       	ret

00000d54 <i2c_rep_start>:


uint8_t i2c_rep_start(uint8_t address)
{
     d54:	98 2f       	mov	r25, r24
	// reset TWI control register
	// TWCR = 0;
	// transmit START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
     d56:	84 ea       	ldi	r24, 0xA4	; 164
     d58:	80 93 bc 00 	sts	0x00BC, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     d5c:	ec eb       	ldi	r30, 0xBC	; 188
     d5e:	f0 e0       	ldi	r31, 0x00	; 0
     d60:	80 81       	ld	r24, Z
     d62:	88 23       	and	r24, r24
     d64:	ec f7       	brge	.-6      	; 0xd60 <i2c_rep_start+0xc>
	
	// check if the start condition was successfully transmitted
	if((TWSR & 0xF8) != TW_REP_START){ return 1; }
     d66:	80 91 b9 00 	lds	r24, 0x00B9
     d6a:	88 7f       	andi	r24, 0xF8	; 248
     d6c:	80 31       	cpi	r24, 0x10	; 16
     d6e:	11 f0       	breq	.+4      	; 0xd74 <i2c_rep_start+0x20>
     d70:	81 e0       	ldi	r24, 0x01	; 1
     d72:	08 95       	ret
	
	// load slave address into data register
	TWDR = address;
     d74:	90 93 bb 00 	sts	0x00BB, r25
	// start transmission of address
	TWCR = (1<<TWINT) | (1<<TWEN);
     d78:	84 e8       	ldi	r24, 0x84	; 132
     d7a:	80 93 bc 00 	sts	0x00BC, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     d7e:	ec eb       	ldi	r30, 0xBC	; 188
     d80:	f0 e0       	ldi	r31, 0x00	; 0
     d82:	80 81       	ld	r24, Z
     d84:	88 23       	and	r24, r24
     d86:	ec f7       	brge	.-6      	; 0xd82 <i2c_rep_start+0x2e>
	
	// check if the device has acknowledged the READ / WRITE mode
	uint8_t twst = TW_STATUS & 0xF8;
     d88:	80 91 b9 00 	lds	r24, 0x00B9
     d8c:	98 2f       	mov	r25, r24
     d8e:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) return 1;
     d90:	98 31       	cpi	r25, 0x18	; 24
     d92:	11 f4       	brne	.+4      	; 0xd98 <i2c_rep_start+0x44>
     d94:	80 e0       	ldi	r24, 0x00	; 0
     d96:	08 95       	ret
     d98:	80 e0       	ldi	r24, 0x00	; 0
     d9a:	90 34       	cpi	r25, 0x40	; 64
     d9c:	09 f0       	breq	.+2      	; 0xda0 <i2c_rep_start+0x4c>
     d9e:	81 e0       	ldi	r24, 0x01	; 1
	
	return 0;
}
     da0:	08 95       	ret

00000da2 <i2c_write>:


uint8_t i2c_write(uint8_t data)
{
	// load data into data register
	TWDR = data;
     da2:	80 93 bb 00 	sts	0x00BB, r24
	// start transmission of data
	TWCR = (1<<TWINT) | (1<<TWEN);
     da6:	84 e8       	ldi	r24, 0x84	; 132
     da8:	80 93 bc 00 	sts	0x00BC, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     dac:	ec eb       	ldi	r30, 0xBC	; 188
     dae:	f0 e0       	ldi	r31, 0x00	; 0
     db0:	80 81       	ld	r24, Z
     db2:	88 23       	and	r24, r24
     db4:	ec f7       	brge	.-6      	; 0xdb0 <i2c_write+0xe>
	
	if( (TWSR & 0xF8) != TW_MT_DATA_ACK ){ return 1; }
     db6:	80 91 b9 00 	lds	r24, 0x00B9
     dba:	90 e0       	ldi	r25, 0x00	; 0
     dbc:	88 7f       	andi	r24, 0xF8	; 248
     dbe:	88 32       	cpi	r24, 0x28	; 40
     dc0:	09 f0       	breq	.+2      	; 0xdc4 <i2c_write+0x22>
     dc2:	91 e0       	ldi	r25, 0x01	; 1
	
	return 0;
}
     dc4:	89 2f       	mov	r24, r25
     dc6:	08 95       	ret

00000dc8 <i2c_read_ack>:

uint8_t i2c_read_ack(void)
{
	
	// start TWI module and acknowledge data after reception
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
     dc8:	84 ec       	ldi	r24, 0xC4	; 196
     dca:	80 93 bc 00 	sts	0x00BC, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     dce:	ec eb       	ldi	r30, 0xBC	; 188
     dd0:	f0 e0       	ldi	r31, 0x00	; 0
     dd2:	80 81       	ld	r24, Z
     dd4:	88 23       	and	r24, r24
     dd6:	ec f7       	brge	.-6      	; 0xdd2 <i2c_read_ack+0xa>
	// return received data from TWDR
	return TWDR;
     dd8:	80 91 bb 00 	lds	r24, 0x00BB
}
     ddc:	08 95       	ret

00000dde <i2c_read_nack>:

uint8_t i2c_read_nack(void)
{
	
	// start receiving without acknowledging reception
	TWCR = (1<<TWINT) | (1<<TWEN);
     dde:	84 e8       	ldi	r24, 0x84	; 132
     de0:	80 93 bc 00 	sts	0x00BC, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     de4:	ec eb       	ldi	r30, 0xBC	; 188
     de6:	f0 e0       	ldi	r31, 0x00	; 0
     de8:	80 81       	ld	r24, Z
     dea:	88 23       	and	r24, r24
     dec:	ec f7       	brge	.-6      	; 0xde8 <i2c_read_nack+0xa>
	// return received data from TWDR
	return TWDR;
     dee:	80 91 bb 00 	lds	r24, 0x00BB
}
     df2:	08 95       	ret

00000df4 <i2c_stop>:
}

void i2c_stop(void)
{
	// transmit STOP condition
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     df4:	84 e9       	ldi	r24, 0x94	; 148
     df6:	80 93 bc 00 	sts	0x00BC, r24
}
     dfa:	08 95       	ret

00000dfc <i2c_readReg>:

	return 0;
}

uint8_t i2c_readReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length)
{
     dfc:	cf 92       	push	r12
     dfe:	df 92       	push	r13
     e00:	ef 92       	push	r14
     e02:	ff 92       	push	r15
     e04:	0f 93       	push	r16
     e06:	1f 93       	push	r17
     e08:	cf 93       	push	r28
     e0a:	df 93       	push	r29
     e0c:	18 2f       	mov	r17, r24
     e0e:	06 2f       	mov	r16, r22
     e10:	7a 01       	movw	r14, r20
     e12:	69 01       	movw	r12, r18
	if (i2c_start(devaddr)) return 1;
     e14:	0e 94 83 06 	call	0xd06	; 0xd06 <i2c_start>
     e18:	88 23       	and	r24, r24
     e1a:	21 f5       	brne	.+72     	; 0xe64 <i2c_readReg+0x68>

	i2c_write(regaddr);
     e1c:	80 2f       	mov	r24, r16
     e1e:	0e 94 d1 06 	call	0xda2	; 0xda2 <i2c_write>

	if (i2c_start(devaddr | 0x01)) return 1;
     e22:	81 2f       	mov	r24, r17
     e24:	81 60       	ori	r24, 0x01	; 1
     e26:	0e 94 83 06 	call	0xd06	; 0xd06 <i2c_start>
     e2a:	88 23       	and	r24, r24
     e2c:	d9 f4       	brne	.+54     	; 0xe64 <i2c_readReg+0x68>

	for (uint16_t i = 0; i < (length-1); i++)
     e2e:	86 01       	movw	r16, r12
     e30:	01 50       	subi	r16, 0x01	; 1
     e32:	10 40       	sbci	r17, 0x00	; 0
     e34:	61 f0       	breq	.+24     	; 0xe4e <i2c_readReg+0x52>
     e36:	c0 e0       	ldi	r28, 0x00	; 0
     e38:	d0 e0       	ldi	r29, 0x00	; 0
	{
		data[i] = i2c_read_ack();
     e3a:	0e 94 e4 06 	call	0xdc8	; 0xdc8 <i2c_read_ack>
     e3e:	f7 01       	movw	r30, r14
     e40:	ec 0f       	add	r30, r28
     e42:	fd 1f       	adc	r31, r29
     e44:	80 83       	st	Z, r24

	i2c_write(regaddr);

	if (i2c_start(devaddr | 0x01)) return 1;

	for (uint16_t i = 0; i < (length-1); i++)
     e46:	21 96       	adiw	r28, 0x01	; 1
     e48:	c0 17       	cp	r28, r16
     e4a:	d1 07       	cpc	r29, r17
     e4c:	b0 f3       	brcs	.-20     	; 0xe3a <i2c_readReg+0x3e>
	{
		data[i] = i2c_read_ack();
	}
	data[(length-1)] = i2c_read_nack();
     e4e:	0e 94 ef 06 	call	0xdde	; 0xdde <i2c_read_nack>
     e52:	f7 01       	movw	r30, r14
     e54:	ec 0d       	add	r30, r12
     e56:	fd 1d       	adc	r31, r13
     e58:	31 97       	sbiw	r30, 0x01	; 1
     e5a:	80 83       	st	Z, r24

	i2c_stop();
     e5c:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <i2c_stop>
     e60:	80 e0       	ldi	r24, 0x00	; 0
     e62:	01 c0       	rjmp	.+2      	; 0xe66 <i2c_readReg+0x6a>

	return 0;
     e64:	81 e0       	ldi	r24, 0x01	; 1
}
     e66:	df 91       	pop	r29
     e68:	cf 91       	pop	r28
     e6a:	1f 91       	pop	r17
     e6c:	0f 91       	pop	r16
     e6e:	ff 90       	pop	r15
     e70:	ef 90       	pop	r14
     e72:	df 90       	pop	r13
     e74:	cf 90       	pop	r12
     e76:	08 95       	ret

00000e78 <i2c_writeReg>:
	
	return 0;
}

uint8_t i2c_writeReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length)
{
     e78:	df 92       	push	r13
     e7a:	ef 92       	push	r14
     e7c:	ff 92       	push	r15
     e7e:	0f 93       	push	r16
     e80:	1f 93       	push	r17
     e82:	cf 93       	push	r28
     e84:	df 93       	push	r29
     e86:	d6 2e       	mov	r13, r22
     e88:	7a 01       	movw	r14, r20
     e8a:	89 01       	movw	r16, r18
	if (i2c_start(devaddr | 0x00)) return 1;
     e8c:	0e 94 83 06 	call	0xd06	; 0xd06 <i2c_start>
     e90:	88 23       	and	r24, r24
     e92:	c1 f4       	brne	.+48     	; 0xec4 <i2c_writeReg+0x4c>

	i2c_write(regaddr);
     e94:	8d 2d       	mov	r24, r13
     e96:	0e 94 d1 06 	call	0xda2	; 0xda2 <i2c_write>

	for (uint16_t i = 0; i < length; i++)
     e9a:	01 15       	cp	r16, r1
     e9c:	11 05       	cpc	r17, r1
     e9e:	71 f0       	breq	.+28     	; 0xebc <i2c_writeReg+0x44>
     ea0:	c0 e0       	ldi	r28, 0x00	; 0
     ea2:	d0 e0       	ldi	r29, 0x00	; 0
	{
		if (i2c_write(data[i])) return 1;
     ea4:	f7 01       	movw	r30, r14
     ea6:	ec 0f       	add	r30, r28
     ea8:	fd 1f       	adc	r31, r29
     eaa:	80 81       	ld	r24, Z
     eac:	0e 94 d1 06 	call	0xda2	; 0xda2 <i2c_write>
     eb0:	88 23       	and	r24, r24
     eb2:	41 f4       	brne	.+16     	; 0xec4 <i2c_writeReg+0x4c>
{
	if (i2c_start(devaddr | 0x00)) return 1;

	i2c_write(regaddr);

	for (uint16_t i = 0; i < length; i++)
     eb4:	21 96       	adiw	r28, 0x01	; 1
     eb6:	c0 17       	cp	r28, r16
     eb8:	d1 07       	cpc	r29, r17
     eba:	a0 f3       	brcs	.-24     	; 0xea4 <i2c_writeReg+0x2c>
	{
		if (i2c_write(data[i])) return 1;
	}

	i2c_stop();
     ebc:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <i2c_stop>
     ec0:	80 e0       	ldi	r24, 0x00	; 0
     ec2:	01 c0       	rjmp	.+2      	; 0xec6 <i2c_writeReg+0x4e>

	return 0;
     ec4:	81 e0       	ldi	r24, 0x01	; 1
}
     ec6:	df 91       	pop	r29
     ec8:	cf 91       	pop	r28
     eca:	1f 91       	pop	r17
     ecc:	0f 91       	pop	r16
     ece:	ff 90       	pop	r15
     ed0:	ef 90       	pop	r14
     ed2:	df 90       	pop	r13
     ed4:	08 95       	ret

00000ed6 <i2c_receive>:
	
	return 0;
}

uint8_t i2c_receive(uint8_t address, uint8_t* data, uint16_t length)
{
     ed6:	cf 92       	push	r12
     ed8:	df 92       	push	r13
     eda:	ef 92       	push	r14
     edc:	ff 92       	push	r15
     ede:	0f 93       	push	r16
     ee0:	1f 93       	push	r17
     ee2:	cf 93       	push	r28
     ee4:	df 93       	push	r29
     ee6:	7b 01       	movw	r14, r22
     ee8:	6a 01       	movw	r12, r20
	if (i2c_start(address | I2C_READ)) return 1;
     eea:	81 60       	ori	r24, 0x01	; 1
     eec:	0e 94 83 06 	call	0xd06	; 0xd06 <i2c_start>
     ef0:	88 23       	and	r24, r24
     ef2:	11 f0       	breq	.+4      	; 0xef8 <i2c_receive+0x22>
     ef4:	81 e0       	ldi	r24, 0x01	; 1
     ef6:	1a c0       	rjmp	.+52     	; 0xf2c <i2c_receive+0x56>
	
	for (uint16_t i = 0; i < (length-1); i++)
     ef8:	86 01       	movw	r16, r12
     efa:	01 50       	subi	r16, 0x01	; 1
     efc:	10 40       	sbci	r17, 0x00	; 0
     efe:	61 f0       	breq	.+24     	; 0xf18 <i2c_receive+0x42>
     f00:	c0 e0       	ldi	r28, 0x00	; 0
     f02:	d0 e0       	ldi	r29, 0x00	; 0
	{
		data[i] = i2c_read_ack();
     f04:	0e 94 e4 06 	call	0xdc8	; 0xdc8 <i2c_read_ack>
     f08:	f7 01       	movw	r30, r14
     f0a:	ec 0f       	add	r30, r28
     f0c:	fd 1f       	adc	r31, r29
     f0e:	80 83       	st	Z, r24

uint8_t i2c_receive(uint8_t address, uint8_t* data, uint16_t length)
{
	if (i2c_start(address | I2C_READ)) return 1;
	
	for (uint16_t i = 0; i < (length-1); i++)
     f10:	21 96       	adiw	r28, 0x01	; 1
     f12:	c0 17       	cp	r28, r16
     f14:	d1 07       	cpc	r29, r17
     f16:	b0 f3       	brcs	.-20     	; 0xf04 <i2c_receive+0x2e>
	{
		data[i] = i2c_read_ack();
	}
	data[(length-1)] = i2c_read_nack();
     f18:	0e 94 ef 06 	call	0xdde	; 0xdde <i2c_read_nack>
     f1c:	f7 01       	movw	r30, r14
     f1e:	ec 0d       	add	r30, r12
     f20:	fd 1d       	adc	r31, r13
     f22:	31 97       	sbiw	r30, 0x01	; 1
     f24:	80 83       	st	Z, r24
	
	i2c_stop();
     f26:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <i2c_stop>
     f2a:	80 e0       	ldi	r24, 0x00	; 0
	
	return 0;
}
     f2c:	df 91       	pop	r29
     f2e:	cf 91       	pop	r28
     f30:	1f 91       	pop	r17
     f32:	0f 91       	pop	r16
     f34:	ff 90       	pop	r15
     f36:	ef 90       	pop	r14
     f38:	df 90       	pop	r13
     f3a:	cf 90       	pop	r12
     f3c:	08 95       	ret

00000f3e <i2c_transmit>:
	// return received data from TWDR
	return TWDR;
}

uint8_t i2c_transmit(uint8_t address, uint8_t* data, uint16_t length)
{
     f3e:	ef 92       	push	r14
     f40:	ff 92       	push	r15
     f42:	0f 93       	push	r16
     f44:	1f 93       	push	r17
     f46:	cf 93       	push	r28
     f48:	df 93       	push	r29
     f4a:	7b 01       	movw	r14, r22
     f4c:	8a 01       	movw	r16, r20
	if (i2c_start(address | I2C_WRITE)) return 1;
     f4e:	0e 94 83 06 	call	0xd06	; 0xd06 <i2c_start>
     f52:	88 23       	and	r24, r24
     f54:	a9 f4       	brne	.+42     	; 0xf80 <i2c_transmit+0x42>
	
	for (uint16_t i = 0; i < length; i++)
     f56:	01 15       	cp	r16, r1
     f58:	11 05       	cpc	r17, r1
     f5a:	71 f0       	breq	.+28     	; 0xf78 <i2c_transmit+0x3a>
     f5c:	c0 e0       	ldi	r28, 0x00	; 0
     f5e:	d0 e0       	ldi	r29, 0x00	; 0
	{
		if (i2c_write(data[i])) return 1;
     f60:	f7 01       	movw	r30, r14
     f62:	ec 0f       	add	r30, r28
     f64:	fd 1f       	adc	r31, r29
     f66:	80 81       	ld	r24, Z
     f68:	0e 94 d1 06 	call	0xda2	; 0xda2 <i2c_write>
     f6c:	88 23       	and	r24, r24
     f6e:	41 f4       	brne	.+16     	; 0xf80 <i2c_transmit+0x42>

uint8_t i2c_transmit(uint8_t address, uint8_t* data, uint16_t length)
{
	if (i2c_start(address | I2C_WRITE)) return 1;
	
	for (uint16_t i = 0; i < length; i++)
     f70:	21 96       	adiw	r28, 0x01	; 1
     f72:	c0 17       	cp	r28, r16
     f74:	d1 07       	cpc	r29, r17
     f76:	a0 f3       	brcs	.-24     	; 0xf60 <i2c_transmit+0x22>
	{
		if (i2c_write(data[i])) return 1;
	}
	
	i2c_stop();
     f78:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <i2c_stop>
     f7c:	80 e0       	ldi	r24, 0x00	; 0
     f7e:	01 c0       	rjmp	.+2      	; 0xf82 <i2c_transmit+0x44>
	
	return 0;
     f80:	81 e0       	ldi	r24, 0x01	; 1
}
     f82:	df 91       	pop	r29
     f84:	cf 91       	pop	r28
     f86:	1f 91       	pop	r17
     f88:	0f 91       	pop	r16
     f8a:	ff 90       	pop	r15
     f8c:	ef 90       	pop	r14
     f8e:	08 95       	ret

00000f90 <vfprintf>:
     f90:	a1 e1       	ldi	r26, 0x11	; 17
     f92:	b0 e0       	ldi	r27, 0x00	; 0
     f94:	ee ec       	ldi	r30, 0xCE	; 206
     f96:	f7 e0       	ldi	r31, 0x07	; 7
     f98:	0c 94 76 0b 	jmp	0x16ec	; 0x16ec <__prologue_saves__>
     f9c:	3c 01       	movw	r6, r24
     f9e:	7f 87       	std	Y+15, r23	; 0x0f
     fa0:	6e 87       	std	Y+14, r22	; 0x0e
     fa2:	6a 01       	movw	r12, r20
     fa4:	fc 01       	movw	r30, r24
     fa6:	17 82       	std	Z+7, r1	; 0x07
     fa8:	16 82       	std	Z+6, r1	; 0x06
     faa:	83 81       	ldd	r24, Z+3	; 0x03
     fac:	81 fd       	sbrc	r24, 1
     fae:	03 c0       	rjmp	.+6      	; 0xfb6 <vfprintf+0x26>
     fb0:	6f ef       	ldi	r22, 0xFF	; 255
     fb2:	7f ef       	ldi	r23, 0xFF	; 255
     fb4:	6f c3       	rjmp	.+1758   	; 0x1694 <vfprintf+0x704>
     fb6:	9e 01       	movw	r18, r28
     fb8:	2f 5f       	subi	r18, 0xFF	; 255
     fba:	3f 4f       	sbci	r19, 0xFF	; 255
     fbc:	39 8b       	std	Y+17, r19	; 0x11
     fbe:	28 8b       	std	Y+16, r18	; 0x10
     fc0:	f3 01       	movw	r30, r6
     fc2:	23 81       	ldd	r18, Z+3	; 0x03
     fc4:	ee 85       	ldd	r30, Y+14	; 0x0e
     fc6:	ff 85       	ldd	r31, Y+15	; 0x0f
     fc8:	23 fd       	sbrc	r18, 3
     fca:	85 91       	lpm	r24, Z+
     fcc:	23 ff       	sbrs	r18, 3
     fce:	81 91       	ld	r24, Z+
     fd0:	ff 87       	std	Y+15, r31	; 0x0f
     fd2:	ee 87       	std	Y+14, r30	; 0x0e
     fd4:	88 23       	and	r24, r24
     fd6:	09 f4       	brne	.+2      	; 0xfda <vfprintf+0x4a>
     fd8:	5a c3       	rjmp	.+1716   	; 0x168e <vfprintf+0x6fe>
     fda:	85 32       	cpi	r24, 0x25	; 37
     fdc:	51 f4       	brne	.+20     	; 0xff2 <vfprintf+0x62>
     fde:	ee 85       	ldd	r30, Y+14	; 0x0e
     fe0:	ff 85       	ldd	r31, Y+15	; 0x0f
     fe2:	23 fd       	sbrc	r18, 3
     fe4:	85 91       	lpm	r24, Z+
     fe6:	23 ff       	sbrs	r18, 3
     fe8:	81 91       	ld	r24, Z+
     fea:	ff 87       	std	Y+15, r31	; 0x0f
     fec:	ee 87       	std	Y+14, r30	; 0x0e
     fee:	85 32       	cpi	r24, 0x25	; 37
     ff0:	29 f4       	brne	.+10     	; 0xffc <vfprintf+0x6c>
     ff2:	90 e0       	ldi	r25, 0x00	; 0
     ff4:	b3 01       	movw	r22, r6
     ff6:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <fputc>
     ffa:	e2 cf       	rjmp	.-60     	; 0xfc0 <vfprintf+0x30>
     ffc:	98 2f       	mov	r25, r24
     ffe:	10 e0       	ldi	r17, 0x00	; 0
    1000:	88 24       	eor	r8, r8
    1002:	99 24       	eor	r9, r9
    1004:	10 32       	cpi	r17, 0x20	; 32
    1006:	b0 f4       	brcc	.+44     	; 0x1034 <vfprintf+0xa4>
    1008:	9b 32       	cpi	r25, 0x2B	; 43
    100a:	69 f0       	breq	.+26     	; 0x1026 <vfprintf+0x96>
    100c:	9c 32       	cpi	r25, 0x2C	; 44
    100e:	28 f4       	brcc	.+10     	; 0x101a <vfprintf+0x8a>
    1010:	90 32       	cpi	r25, 0x20	; 32
    1012:	51 f0       	breq	.+20     	; 0x1028 <vfprintf+0x98>
    1014:	93 32       	cpi	r25, 0x23	; 35
    1016:	71 f4       	brne	.+28     	; 0x1034 <vfprintf+0xa4>
    1018:	0b c0       	rjmp	.+22     	; 0x1030 <vfprintf+0xa0>
    101a:	9d 32       	cpi	r25, 0x2D	; 45
    101c:	39 f0       	breq	.+14     	; 0x102c <vfprintf+0x9c>
    101e:	90 33       	cpi	r25, 0x30	; 48
    1020:	49 f4       	brne	.+18     	; 0x1034 <vfprintf+0xa4>
    1022:	11 60       	ori	r17, 0x01	; 1
    1024:	28 c0       	rjmp	.+80     	; 0x1076 <vfprintf+0xe6>
    1026:	12 60       	ori	r17, 0x02	; 2
    1028:	14 60       	ori	r17, 0x04	; 4
    102a:	25 c0       	rjmp	.+74     	; 0x1076 <vfprintf+0xe6>
    102c:	18 60       	ori	r17, 0x08	; 8
    102e:	23 c0       	rjmp	.+70     	; 0x1076 <vfprintf+0xe6>
    1030:	10 61       	ori	r17, 0x10	; 16
    1032:	21 c0       	rjmp	.+66     	; 0x1076 <vfprintf+0xe6>
    1034:	17 fd       	sbrc	r17, 7
    1036:	2a c0       	rjmp	.+84     	; 0x108c <vfprintf+0xfc>
    1038:	89 2f       	mov	r24, r25
    103a:	80 53       	subi	r24, 0x30	; 48
    103c:	8a 30       	cpi	r24, 0x0A	; 10
    103e:	78 f4       	brcc	.+30     	; 0x105e <vfprintf+0xce>
    1040:	16 ff       	sbrs	r17, 6
    1042:	06 c0       	rjmp	.+12     	; 0x1050 <vfprintf+0xc0>
    1044:	fa e0       	ldi	r31, 0x0A	; 10
    1046:	9f 9e       	mul	r9, r31
    1048:	90 2c       	mov	r9, r0
    104a:	11 24       	eor	r1, r1
    104c:	98 0e       	add	r9, r24
    104e:	13 c0       	rjmp	.+38     	; 0x1076 <vfprintf+0xe6>
    1050:	3a e0       	ldi	r19, 0x0A	; 10
    1052:	83 9e       	mul	r8, r19
    1054:	80 2c       	mov	r8, r0
    1056:	11 24       	eor	r1, r1
    1058:	88 0e       	add	r8, r24
    105a:	10 62       	ori	r17, 0x20	; 32
    105c:	0c c0       	rjmp	.+24     	; 0x1076 <vfprintf+0xe6>
    105e:	9e 32       	cpi	r25, 0x2E	; 46
    1060:	21 f4       	brne	.+8      	; 0x106a <vfprintf+0xda>
    1062:	16 fd       	sbrc	r17, 6
    1064:	14 c3       	rjmp	.+1576   	; 0x168e <vfprintf+0x6fe>
    1066:	10 64       	ori	r17, 0x40	; 64
    1068:	06 c0       	rjmp	.+12     	; 0x1076 <vfprintf+0xe6>
    106a:	9c 36       	cpi	r25, 0x6C	; 108
    106c:	11 f4       	brne	.+4      	; 0x1072 <vfprintf+0xe2>
    106e:	10 68       	ori	r17, 0x80	; 128
    1070:	02 c0       	rjmp	.+4      	; 0x1076 <vfprintf+0xe6>
    1072:	98 36       	cpi	r25, 0x68	; 104
    1074:	59 f4       	brne	.+22     	; 0x108c <vfprintf+0xfc>
    1076:	ee 85       	ldd	r30, Y+14	; 0x0e
    1078:	ff 85       	ldd	r31, Y+15	; 0x0f
    107a:	23 fd       	sbrc	r18, 3
    107c:	95 91       	lpm	r25, Z+
    107e:	23 ff       	sbrs	r18, 3
    1080:	91 91       	ld	r25, Z+
    1082:	ff 87       	std	Y+15, r31	; 0x0f
    1084:	ee 87       	std	Y+14, r30	; 0x0e
    1086:	99 23       	and	r25, r25
    1088:	09 f0       	breq	.+2      	; 0x108c <vfprintf+0xfc>
    108a:	bc cf       	rjmp	.-136    	; 0x1004 <vfprintf+0x74>
    108c:	89 2f       	mov	r24, r25
    108e:	85 54       	subi	r24, 0x45	; 69
    1090:	83 30       	cpi	r24, 0x03	; 3
    1092:	20 f4       	brcc	.+8      	; 0x109c <vfprintf+0x10c>
    1094:	81 2f       	mov	r24, r17
    1096:	80 61       	ori	r24, 0x10	; 16
    1098:	90 5e       	subi	r25, 0xE0	; 224
    109a:	07 c0       	rjmp	.+14     	; 0x10aa <vfprintf+0x11a>
    109c:	89 2f       	mov	r24, r25
    109e:	85 56       	subi	r24, 0x65	; 101
    10a0:	83 30       	cpi	r24, 0x03	; 3
    10a2:	08 f0       	brcs	.+2      	; 0x10a6 <vfprintf+0x116>
    10a4:	9f c1       	rjmp	.+830    	; 0x13e4 <vfprintf+0x454>
    10a6:	81 2f       	mov	r24, r17
    10a8:	8f 7e       	andi	r24, 0xEF	; 239
    10aa:	86 fd       	sbrc	r24, 6
    10ac:	02 c0       	rjmp	.+4      	; 0x10b2 <vfprintf+0x122>
    10ae:	76 e0       	ldi	r23, 0x06	; 6
    10b0:	97 2e       	mov	r9, r23
    10b2:	6f e3       	ldi	r22, 0x3F	; 63
    10b4:	f6 2e       	mov	r15, r22
    10b6:	f8 22       	and	r15, r24
    10b8:	95 36       	cpi	r25, 0x65	; 101
    10ba:	19 f4       	brne	.+6      	; 0x10c2 <vfprintf+0x132>
    10bc:	f0 e4       	ldi	r31, 0x40	; 64
    10be:	ff 2a       	or	r15, r31
    10c0:	07 c0       	rjmp	.+14     	; 0x10d0 <vfprintf+0x140>
    10c2:	96 36       	cpi	r25, 0x66	; 102
    10c4:	19 f4       	brne	.+6      	; 0x10cc <vfprintf+0x13c>
    10c6:	20 e8       	ldi	r18, 0x80	; 128
    10c8:	f2 2a       	or	r15, r18
    10ca:	02 c0       	rjmp	.+4      	; 0x10d0 <vfprintf+0x140>
    10cc:	91 10       	cpse	r9, r1
    10ce:	9a 94       	dec	r9
    10d0:	f7 fe       	sbrs	r15, 7
    10d2:	0a c0       	rjmp	.+20     	; 0x10e8 <vfprintf+0x158>
    10d4:	3b e3       	ldi	r19, 0x3B	; 59
    10d6:	39 15       	cp	r19, r9
    10d8:	18 f4       	brcc	.+6      	; 0x10e0 <vfprintf+0x150>
    10da:	5c e3       	ldi	r21, 0x3C	; 60
    10dc:	b5 2e       	mov	r11, r21
    10de:	02 c0       	rjmp	.+4      	; 0x10e4 <vfprintf+0x154>
    10e0:	b9 2c       	mov	r11, r9
    10e2:	b3 94       	inc	r11
    10e4:	27 e0       	ldi	r18, 0x07	; 7
    10e6:	09 c0       	rjmp	.+18     	; 0x10fa <vfprintf+0x16a>
    10e8:	47 e0       	ldi	r20, 0x07	; 7
    10ea:	49 15       	cp	r20, r9
    10ec:	20 f4       	brcc	.+8      	; 0x10f6 <vfprintf+0x166>
    10ee:	bb 24       	eor	r11, r11
    10f0:	47 e0       	ldi	r20, 0x07	; 7
    10f2:	94 2e       	mov	r9, r20
    10f4:	f7 cf       	rjmp	.-18     	; 0x10e4 <vfprintf+0x154>
    10f6:	29 2d       	mov	r18, r9
    10f8:	bb 24       	eor	r11, r11
    10fa:	c6 01       	movw	r24, r12
    10fc:	04 96       	adiw	r24, 0x04	; 4
    10fe:	9d 87       	std	Y+13, r25	; 0x0d
    1100:	8c 87       	std	Y+12, r24	; 0x0c
    1102:	f6 01       	movw	r30, r12
    1104:	60 81       	ld	r22, Z
    1106:	71 81       	ldd	r23, Z+1	; 0x01
    1108:	82 81       	ldd	r24, Z+2	; 0x02
    110a:	93 81       	ldd	r25, Z+3	; 0x03
    110c:	ae 01       	movw	r20, r28
    110e:	4f 5f       	subi	r20, 0xFF	; 255
    1110:	5f 4f       	sbci	r21, 0xFF	; 255
    1112:	0b 2d       	mov	r16, r11
    1114:	0e 94 ad 0b 	call	0x175a	; 0x175a <__ftoa_engine>
    1118:	6c 01       	movw	r12, r24
    111a:	09 81       	ldd	r16, Y+1	; 0x01
    111c:	20 2e       	mov	r2, r16
    111e:	33 24       	eor	r3, r3
    1120:	00 ff       	sbrs	r16, 0
    1122:	04 c0       	rjmp	.+8      	; 0x112c <vfprintf+0x19c>
    1124:	03 fd       	sbrc	r16, 3
    1126:	02 c0       	rjmp	.+4      	; 0x112c <vfprintf+0x19c>
    1128:	1d e2       	ldi	r17, 0x2D	; 45
    112a:	09 c0       	rjmp	.+18     	; 0x113e <vfprintf+0x1ae>
    112c:	f1 fe       	sbrs	r15, 1
    112e:	02 c0       	rjmp	.+4      	; 0x1134 <vfprintf+0x1a4>
    1130:	1b e2       	ldi	r17, 0x2B	; 43
    1132:	05 c0       	rjmp	.+10     	; 0x113e <vfprintf+0x1ae>
    1134:	f2 fc       	sbrc	r15, 2
    1136:	02 c0       	rjmp	.+4      	; 0x113c <vfprintf+0x1ac>
    1138:	10 e0       	ldi	r17, 0x00	; 0
    113a:	01 c0       	rjmp	.+2      	; 0x113e <vfprintf+0x1ae>
    113c:	10 e2       	ldi	r17, 0x20	; 32
    113e:	c1 01       	movw	r24, r2
    1140:	8c 70       	andi	r24, 0x0C	; 12
    1142:	90 70       	andi	r25, 0x00	; 0
    1144:	89 2b       	or	r24, r25
    1146:	b9 f1       	breq	.+110    	; 0x11b6 <vfprintf+0x226>
    1148:	11 23       	and	r17, r17
    114a:	11 f4       	brne	.+4      	; 0x1150 <vfprintf+0x1c0>
    114c:	83 e0       	ldi	r24, 0x03	; 3
    114e:	01 c0       	rjmp	.+2      	; 0x1152 <vfprintf+0x1c2>
    1150:	84 e0       	ldi	r24, 0x04	; 4
    1152:	88 15       	cp	r24, r8
    1154:	10 f0       	brcs	.+4      	; 0x115a <vfprintf+0x1ca>
    1156:	88 24       	eor	r8, r8
    1158:	0a c0       	rjmp	.+20     	; 0x116e <vfprintf+0x1de>
    115a:	88 1a       	sub	r8, r24
    115c:	f3 fc       	sbrc	r15, 3
    115e:	07 c0       	rjmp	.+14     	; 0x116e <vfprintf+0x1de>
    1160:	80 e2       	ldi	r24, 0x20	; 32
    1162:	90 e0       	ldi	r25, 0x00	; 0
    1164:	b3 01       	movw	r22, r6
    1166:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <fputc>
    116a:	8a 94       	dec	r8
    116c:	c9 f7       	brne	.-14     	; 0x1160 <vfprintf+0x1d0>
    116e:	11 23       	and	r17, r17
    1170:	29 f0       	breq	.+10     	; 0x117c <vfprintf+0x1ec>
    1172:	81 2f       	mov	r24, r17
    1174:	90 e0       	ldi	r25, 0x00	; 0
    1176:	b3 01       	movw	r22, r6
    1178:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <fputc>
    117c:	23 fe       	sbrs	r2, 3
    117e:	03 c0       	rjmp	.+6      	; 0x1186 <vfprintf+0x1f6>
    1180:	08 e6       	ldi	r16, 0x68	; 104
    1182:	10 e0       	ldi	r17, 0x00	; 0
    1184:	0e c0       	rjmp	.+28     	; 0x11a2 <vfprintf+0x212>
    1186:	0c e6       	ldi	r16, 0x6C	; 108
    1188:	10 e0       	ldi	r17, 0x00	; 0
    118a:	0b c0       	rjmp	.+22     	; 0x11a2 <vfprintf+0x212>
    118c:	e1 14       	cp	r14, r1
    118e:	f1 04       	cpc	r15, r1
    1190:	09 f0       	breq	.+2      	; 0x1194 <vfprintf+0x204>
    1192:	80 52       	subi	r24, 0x20	; 32
    1194:	90 e0       	ldi	r25, 0x00	; 0
    1196:	b3 01       	movw	r22, r6
    1198:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <fputc>
    119c:	0f 5f       	subi	r16, 0xFF	; 255
    119e:	1f 4f       	sbci	r17, 0xFF	; 255
    11a0:	05 c0       	rjmp	.+10     	; 0x11ac <vfprintf+0x21c>
    11a2:	ef 2c       	mov	r14, r15
    11a4:	ff 24       	eor	r15, r15
    11a6:	f0 e1       	ldi	r31, 0x10	; 16
    11a8:	ef 22       	and	r14, r31
    11aa:	ff 24       	eor	r15, r15
    11ac:	f8 01       	movw	r30, r16
    11ae:	84 91       	lpm	r24, Z+
    11b0:	88 23       	and	r24, r24
    11b2:	61 f7       	brne	.-40     	; 0x118c <vfprintf+0x1fc>
    11b4:	14 c1       	rjmp	.+552    	; 0x13de <vfprintf+0x44e>
    11b6:	f7 fe       	sbrs	r15, 7
    11b8:	12 c0       	rjmp	.+36     	; 0x11de <vfprintf+0x24e>
    11ba:	bc 0c       	add	r11, r12
    11bc:	24 fe       	sbrs	r2, 4
    11be:	04 c0       	rjmp	.+8      	; 0x11c8 <vfprintf+0x238>
    11c0:	8a 81       	ldd	r24, Y+2	; 0x02
    11c2:	81 33       	cpi	r24, 0x31	; 49
    11c4:	09 f4       	brne	.+2      	; 0x11c8 <vfprintf+0x238>
    11c6:	ba 94       	dec	r11
    11c8:	1b 14       	cp	r1, r11
    11ca:	1c f0       	brlt	.+6      	; 0x11d2 <vfprintf+0x242>
    11cc:	bb 24       	eor	r11, r11
    11ce:	b3 94       	inc	r11
    11d0:	2d c0       	rjmp	.+90     	; 0x122c <vfprintf+0x29c>
    11d2:	f8 e0       	ldi	r31, 0x08	; 8
    11d4:	fb 15       	cp	r31, r11
    11d6:	50 f5       	brcc	.+84     	; 0x122c <vfprintf+0x29c>
    11d8:	38 e0       	ldi	r19, 0x08	; 8
    11da:	b3 2e       	mov	r11, r19
    11dc:	27 c0       	rjmp	.+78     	; 0x122c <vfprintf+0x29c>
    11de:	f6 fc       	sbrc	r15, 6
    11e0:	25 c0       	rjmp	.+74     	; 0x122c <vfprintf+0x29c>
    11e2:	89 2d       	mov	r24, r9
    11e4:	90 e0       	ldi	r25, 0x00	; 0
    11e6:	8c 15       	cp	r24, r12
    11e8:	9d 05       	cpc	r25, r13
    11ea:	4c f0       	brlt	.+18     	; 0x11fe <vfprintf+0x26e>
    11ec:	2c ef       	ldi	r18, 0xFC	; 252
    11ee:	c2 16       	cp	r12, r18
    11f0:	2f ef       	ldi	r18, 0xFF	; 255
    11f2:	d2 06       	cpc	r13, r18
    11f4:	24 f0       	brlt	.+8      	; 0x11fe <vfprintf+0x26e>
    11f6:	30 e8       	ldi	r19, 0x80	; 128
    11f8:	f3 2a       	or	r15, r19
    11fa:	01 c0       	rjmp	.+2      	; 0x11fe <vfprintf+0x26e>
    11fc:	9a 94       	dec	r9
    11fe:	99 20       	and	r9, r9
    1200:	49 f0       	breq	.+18     	; 0x1214 <vfprintf+0x284>
    1202:	e2 e0       	ldi	r30, 0x02	; 2
    1204:	f0 e0       	ldi	r31, 0x00	; 0
    1206:	ec 0f       	add	r30, r28
    1208:	fd 1f       	adc	r31, r29
    120a:	e9 0d       	add	r30, r9
    120c:	f1 1d       	adc	r31, r1
    120e:	80 81       	ld	r24, Z
    1210:	80 33       	cpi	r24, 0x30	; 48
    1212:	a1 f3       	breq	.-24     	; 0x11fc <vfprintf+0x26c>
    1214:	f7 fe       	sbrs	r15, 7
    1216:	0a c0       	rjmp	.+20     	; 0x122c <vfprintf+0x29c>
    1218:	b9 2c       	mov	r11, r9
    121a:	b3 94       	inc	r11
    121c:	89 2d       	mov	r24, r9
    121e:	90 e0       	ldi	r25, 0x00	; 0
    1220:	c8 16       	cp	r12, r24
    1222:	d9 06       	cpc	r13, r25
    1224:	14 f0       	brlt	.+4      	; 0x122a <vfprintf+0x29a>
    1226:	99 24       	eor	r9, r9
    1228:	01 c0       	rjmp	.+2      	; 0x122c <vfprintf+0x29c>
    122a:	9c 18       	sub	r9, r12
    122c:	f7 fc       	sbrc	r15, 7
    122e:	03 c0       	rjmp	.+6      	; 0x1236 <vfprintf+0x2a6>
    1230:	25 e0       	ldi	r18, 0x05	; 5
    1232:	30 e0       	ldi	r19, 0x00	; 0
    1234:	09 c0       	rjmp	.+18     	; 0x1248 <vfprintf+0x2b8>
    1236:	1c 14       	cp	r1, r12
    1238:	1d 04       	cpc	r1, r13
    123a:	1c f0       	brlt	.+6      	; 0x1242 <vfprintf+0x2b2>
    123c:	21 e0       	ldi	r18, 0x01	; 1
    123e:	30 e0       	ldi	r19, 0x00	; 0
    1240:	03 c0       	rjmp	.+6      	; 0x1248 <vfprintf+0x2b8>
    1242:	96 01       	movw	r18, r12
    1244:	2f 5f       	subi	r18, 0xFF	; 255
    1246:	3f 4f       	sbci	r19, 0xFF	; 255
    1248:	11 23       	and	r17, r17
    124a:	11 f0       	breq	.+4      	; 0x1250 <vfprintf+0x2c0>
    124c:	2f 5f       	subi	r18, 0xFF	; 255
    124e:	3f 4f       	sbci	r19, 0xFF	; 255
    1250:	99 20       	and	r9, r9
    1252:	29 f0       	breq	.+10     	; 0x125e <vfprintf+0x2ce>
    1254:	89 2d       	mov	r24, r9
    1256:	90 e0       	ldi	r25, 0x00	; 0
    1258:	01 96       	adiw	r24, 0x01	; 1
    125a:	28 0f       	add	r18, r24
    125c:	39 1f       	adc	r19, r25
    125e:	88 2d       	mov	r24, r8
    1260:	90 e0       	ldi	r25, 0x00	; 0
    1262:	28 17       	cp	r18, r24
    1264:	39 07       	cpc	r19, r25
    1266:	14 f0       	brlt	.+4      	; 0x126c <vfprintf+0x2dc>
    1268:	88 24       	eor	r8, r8
    126a:	01 c0       	rjmp	.+2      	; 0x126e <vfprintf+0x2de>
    126c:	82 1a       	sub	r8, r18
    126e:	4f 2c       	mov	r4, r15
    1270:	55 24       	eor	r5, r5
    1272:	c2 01       	movw	r24, r4
    1274:	89 70       	andi	r24, 0x09	; 9
    1276:	90 70       	andi	r25, 0x00	; 0
    1278:	89 2b       	or	r24, r25
    127a:	39 f0       	breq	.+14     	; 0x128a <vfprintf+0x2fa>
    127c:	08 c0       	rjmp	.+16     	; 0x128e <vfprintf+0x2fe>
    127e:	80 e2       	ldi	r24, 0x20	; 32
    1280:	90 e0       	ldi	r25, 0x00	; 0
    1282:	b3 01       	movw	r22, r6
    1284:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <fputc>
    1288:	8a 94       	dec	r8
    128a:	88 20       	and	r8, r8
    128c:	c1 f7       	brne	.-16     	; 0x127e <vfprintf+0x2ee>
    128e:	11 23       	and	r17, r17
    1290:	29 f0       	breq	.+10     	; 0x129c <vfprintf+0x30c>
    1292:	81 2f       	mov	r24, r17
    1294:	90 e0       	ldi	r25, 0x00	; 0
    1296:	b3 01       	movw	r22, r6
    1298:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <fputc>
    129c:	43 fe       	sbrs	r4, 3
    129e:	07 c0       	rjmp	.+14     	; 0x12ae <vfprintf+0x31e>
    12a0:	08 c0       	rjmp	.+16     	; 0x12b2 <vfprintf+0x322>
    12a2:	80 e3       	ldi	r24, 0x30	; 48
    12a4:	90 e0       	ldi	r25, 0x00	; 0
    12a6:	b3 01       	movw	r22, r6
    12a8:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <fputc>
    12ac:	8a 94       	dec	r8
    12ae:	88 20       	and	r8, r8
    12b0:	c1 f7       	brne	.-16     	; 0x12a2 <vfprintf+0x312>
    12b2:	f7 fe       	sbrs	r15, 7
    12b4:	46 c0       	rjmp	.+140    	; 0x1342 <vfprintf+0x3b2>
    12b6:	86 01       	movw	r16, r12
    12b8:	d7 fe       	sbrs	r13, 7
    12ba:	02 c0       	rjmp	.+4      	; 0x12c0 <vfprintf+0x330>
    12bc:	00 e0       	ldi	r16, 0x00	; 0
    12be:	10 e0       	ldi	r17, 0x00	; 0
    12c0:	76 01       	movw	r14, r12
    12c2:	08 94       	sec
    12c4:	e1 1c       	adc	r14, r1
    12c6:	f1 1c       	adc	r15, r1
    12c8:	e0 1a       	sub	r14, r16
    12ca:	f1 0a       	sbc	r15, r17
    12cc:	41 e0       	ldi	r20, 0x01	; 1
    12ce:	50 e0       	ldi	r21, 0x00	; 0
    12d0:	4c 0f       	add	r20, r28
    12d2:	5d 1f       	adc	r21, r29
    12d4:	e4 0e       	add	r14, r20
    12d6:	f5 1e       	adc	r15, r21
    12d8:	26 01       	movw	r4, r12
    12da:	4b 18       	sub	r4, r11
    12dc:	51 08       	sbc	r5, r1
    12de:	89 2d       	mov	r24, r9
    12e0:	90 e0       	ldi	r25, 0x00	; 0
    12e2:	aa 24       	eor	r10, r10
    12e4:	bb 24       	eor	r11, r11
    12e6:	a8 1a       	sub	r10, r24
    12e8:	b9 0a       	sbc	r11, r25
    12ea:	5f ef       	ldi	r21, 0xFF	; 255
    12ec:	0f 3f       	cpi	r16, 0xFF	; 255
    12ee:	15 07       	cpc	r17, r21
    12f0:	29 f4       	brne	.+10     	; 0x12fc <vfprintf+0x36c>
    12f2:	8e e2       	ldi	r24, 0x2E	; 46
    12f4:	90 e0       	ldi	r25, 0x00	; 0
    12f6:	b3 01       	movw	r22, r6
    12f8:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <fputc>
    12fc:	c0 16       	cp	r12, r16
    12fe:	d1 06       	cpc	r13, r17
    1300:	34 f0       	brlt	.+12     	; 0x130e <vfprintf+0x37e>
    1302:	40 16       	cp	r4, r16
    1304:	51 06       	cpc	r5, r17
    1306:	1c f4       	brge	.+6      	; 0x130e <vfprintf+0x37e>
    1308:	f7 01       	movw	r30, r14
    130a:	80 81       	ld	r24, Z
    130c:	01 c0       	rjmp	.+2      	; 0x1310 <vfprintf+0x380>
    130e:	80 e3       	ldi	r24, 0x30	; 48
    1310:	01 50       	subi	r16, 0x01	; 1
    1312:	10 40       	sbci	r17, 0x00	; 0
    1314:	08 94       	sec
    1316:	e1 1c       	adc	r14, r1
    1318:	f1 1c       	adc	r15, r1
    131a:	0a 15       	cp	r16, r10
    131c:	1b 05       	cpc	r17, r11
    131e:	2c f0       	brlt	.+10     	; 0x132a <vfprintf+0x39a>
    1320:	90 e0       	ldi	r25, 0x00	; 0
    1322:	b3 01       	movw	r22, r6
    1324:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <fputc>
    1328:	e0 cf       	rjmp	.-64     	; 0x12ea <vfprintf+0x35a>
    132a:	0c 15       	cp	r16, r12
    132c:	1d 05       	cpc	r17, r13
    132e:	39 f4       	brne	.+14     	; 0x133e <vfprintf+0x3ae>
    1330:	9a 81       	ldd	r25, Y+2	; 0x02
    1332:	96 33       	cpi	r25, 0x36	; 54
    1334:	18 f4       	brcc	.+6      	; 0x133c <vfprintf+0x3ac>
    1336:	95 33       	cpi	r25, 0x35	; 53
    1338:	11 f4       	brne	.+4      	; 0x133e <vfprintf+0x3ae>
    133a:	24 fe       	sbrs	r2, 4
    133c:	81 e3       	ldi	r24, 0x31	; 49
    133e:	90 e0       	ldi	r25, 0x00	; 0
    1340:	4b c0       	rjmp	.+150    	; 0x13d8 <vfprintf+0x448>
    1342:	8a 81       	ldd	r24, Y+2	; 0x02
    1344:	81 33       	cpi	r24, 0x31	; 49
    1346:	09 f0       	breq	.+2      	; 0x134a <vfprintf+0x3ba>
    1348:	0f 7e       	andi	r16, 0xEF	; 239
    134a:	90 e0       	ldi	r25, 0x00	; 0
    134c:	b3 01       	movw	r22, r6
    134e:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <fputc>
    1352:	99 20       	and	r9, r9
    1354:	a1 f0       	breq	.+40     	; 0x137e <vfprintf+0x3ee>
    1356:	8e e2       	ldi	r24, 0x2E	; 46
    1358:	90 e0       	ldi	r25, 0x00	; 0
    135a:	b3 01       	movw	r22, r6
    135c:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <fputc>
    1360:	12 e0       	ldi	r17, 0x02	; 2
    1362:	e1 e0       	ldi	r30, 0x01	; 1
    1364:	f0 e0       	ldi	r31, 0x00	; 0
    1366:	ec 0f       	add	r30, r28
    1368:	fd 1f       	adc	r31, r29
    136a:	e1 0f       	add	r30, r17
    136c:	f1 1d       	adc	r31, r1
    136e:	1f 5f       	subi	r17, 0xFF	; 255
    1370:	80 81       	ld	r24, Z
    1372:	90 e0       	ldi	r25, 0x00	; 0
    1374:	b3 01       	movw	r22, r6
    1376:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <fputc>
    137a:	9a 94       	dec	r9
    137c:	91 f7       	brne	.-28     	; 0x1362 <vfprintf+0x3d2>
    137e:	44 fc       	sbrc	r4, 4
    1380:	03 c0       	rjmp	.+6      	; 0x1388 <vfprintf+0x3f8>
    1382:	85 e6       	ldi	r24, 0x65	; 101
    1384:	90 e0       	ldi	r25, 0x00	; 0
    1386:	02 c0       	rjmp	.+4      	; 0x138c <vfprintf+0x3fc>
    1388:	85 e4       	ldi	r24, 0x45	; 69
    138a:	90 e0       	ldi	r25, 0x00	; 0
    138c:	b3 01       	movw	r22, r6
    138e:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <fputc>
    1392:	d7 fc       	sbrc	r13, 7
    1394:	05 c0       	rjmp	.+10     	; 0x13a0 <vfprintf+0x410>
    1396:	c1 14       	cp	r12, r1
    1398:	d1 04       	cpc	r13, r1
    139a:	41 f4       	brne	.+16     	; 0x13ac <vfprintf+0x41c>
    139c:	04 ff       	sbrs	r16, 4
    139e:	06 c0       	rjmp	.+12     	; 0x13ac <vfprintf+0x41c>
    13a0:	d0 94       	com	r13
    13a2:	c1 94       	neg	r12
    13a4:	d1 08       	sbc	r13, r1
    13a6:	d3 94       	inc	r13
    13a8:	8d e2       	ldi	r24, 0x2D	; 45
    13aa:	01 c0       	rjmp	.+2      	; 0x13ae <vfprintf+0x41e>
    13ac:	8b e2       	ldi	r24, 0x2B	; 43
    13ae:	90 e0       	ldi	r25, 0x00	; 0
    13b0:	b3 01       	movw	r22, r6
    13b2:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <fputc>
    13b6:	80 e3       	ldi	r24, 0x30	; 48
    13b8:	05 c0       	rjmp	.+10     	; 0x13c4 <vfprintf+0x434>
    13ba:	8f 5f       	subi	r24, 0xFF	; 255
    13bc:	26 ef       	ldi	r18, 0xF6	; 246
    13be:	3f ef       	ldi	r19, 0xFF	; 255
    13c0:	c2 0e       	add	r12, r18
    13c2:	d3 1e       	adc	r13, r19
    13c4:	3a e0       	ldi	r19, 0x0A	; 10
    13c6:	c3 16       	cp	r12, r19
    13c8:	d1 04       	cpc	r13, r1
    13ca:	bc f7       	brge	.-18     	; 0x13ba <vfprintf+0x42a>
    13cc:	90 e0       	ldi	r25, 0x00	; 0
    13ce:	b3 01       	movw	r22, r6
    13d0:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <fputc>
    13d4:	c6 01       	movw	r24, r12
    13d6:	c0 96       	adiw	r24, 0x30	; 48
    13d8:	b3 01       	movw	r22, r6
    13da:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <fputc>
    13de:	cc 84       	ldd	r12, Y+12	; 0x0c
    13e0:	dd 84       	ldd	r13, Y+13	; 0x0d
    13e2:	52 c1       	rjmp	.+676    	; 0x1688 <vfprintf+0x6f8>
    13e4:	93 36       	cpi	r25, 0x63	; 99
    13e6:	31 f0       	breq	.+12     	; 0x13f4 <vfprintf+0x464>
    13e8:	93 37       	cpi	r25, 0x73	; 115
    13ea:	99 f0       	breq	.+38     	; 0x1412 <vfprintf+0x482>
    13ec:	93 35       	cpi	r25, 0x53	; 83
    13ee:	09 f0       	breq	.+2      	; 0x13f2 <vfprintf+0x462>
    13f0:	59 c0       	rjmp	.+178    	; 0x14a4 <vfprintf+0x514>
    13f2:	23 c0       	rjmp	.+70     	; 0x143a <vfprintf+0x4aa>
    13f4:	f6 01       	movw	r30, r12
    13f6:	80 81       	ld	r24, Z
    13f8:	89 83       	std	Y+1, r24	; 0x01
    13fa:	5e 01       	movw	r10, r28
    13fc:	08 94       	sec
    13fe:	a1 1c       	adc	r10, r1
    1400:	b1 1c       	adc	r11, r1
    1402:	22 e0       	ldi	r18, 0x02	; 2
    1404:	30 e0       	ldi	r19, 0x00	; 0
    1406:	c2 0e       	add	r12, r18
    1408:	d3 1e       	adc	r13, r19
    140a:	21 e0       	ldi	r18, 0x01	; 1
    140c:	e2 2e       	mov	r14, r18
    140e:	f1 2c       	mov	r15, r1
    1410:	12 c0       	rjmp	.+36     	; 0x1436 <vfprintf+0x4a6>
    1412:	f6 01       	movw	r30, r12
    1414:	a0 80       	ld	r10, Z
    1416:	b1 80       	ldd	r11, Z+1	; 0x01
    1418:	16 fd       	sbrc	r17, 6
    141a:	03 c0       	rjmp	.+6      	; 0x1422 <vfprintf+0x492>
    141c:	6f ef       	ldi	r22, 0xFF	; 255
    141e:	7f ef       	ldi	r23, 0xFF	; 255
    1420:	02 c0       	rjmp	.+4      	; 0x1426 <vfprintf+0x496>
    1422:	69 2d       	mov	r22, r9
    1424:	70 e0       	ldi	r23, 0x00	; 0
    1426:	22 e0       	ldi	r18, 0x02	; 2
    1428:	30 e0       	ldi	r19, 0x00	; 0
    142a:	c2 0e       	add	r12, r18
    142c:	d3 1e       	adc	r13, r19
    142e:	c5 01       	movw	r24, r10
    1430:	0e 94 90 0c 	call	0x1920	; 0x1920 <strnlen>
    1434:	7c 01       	movw	r14, r24
    1436:	1f 77       	andi	r17, 0x7F	; 127
    1438:	13 c0       	rjmp	.+38     	; 0x1460 <vfprintf+0x4d0>
    143a:	f6 01       	movw	r30, r12
    143c:	a0 80       	ld	r10, Z
    143e:	b1 80       	ldd	r11, Z+1	; 0x01
    1440:	16 fd       	sbrc	r17, 6
    1442:	03 c0       	rjmp	.+6      	; 0x144a <vfprintf+0x4ba>
    1444:	6f ef       	ldi	r22, 0xFF	; 255
    1446:	7f ef       	ldi	r23, 0xFF	; 255
    1448:	02 c0       	rjmp	.+4      	; 0x144e <vfprintf+0x4be>
    144a:	69 2d       	mov	r22, r9
    144c:	70 e0       	ldi	r23, 0x00	; 0
    144e:	22 e0       	ldi	r18, 0x02	; 2
    1450:	30 e0       	ldi	r19, 0x00	; 0
    1452:	c2 0e       	add	r12, r18
    1454:	d3 1e       	adc	r13, r19
    1456:	c5 01       	movw	r24, r10
    1458:	0e 94 85 0c 	call	0x190a	; 0x190a <strnlen_P>
    145c:	7c 01       	movw	r14, r24
    145e:	10 68       	ori	r17, 0x80	; 128
    1460:	13 ff       	sbrs	r17, 3
    1462:	07 c0       	rjmp	.+14     	; 0x1472 <vfprintf+0x4e2>
    1464:	1b c0       	rjmp	.+54     	; 0x149c <vfprintf+0x50c>
    1466:	80 e2       	ldi	r24, 0x20	; 32
    1468:	90 e0       	ldi	r25, 0x00	; 0
    146a:	b3 01       	movw	r22, r6
    146c:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <fputc>
    1470:	8a 94       	dec	r8
    1472:	88 2d       	mov	r24, r8
    1474:	90 e0       	ldi	r25, 0x00	; 0
    1476:	e8 16       	cp	r14, r24
    1478:	f9 06       	cpc	r15, r25
    147a:	a8 f3       	brcs	.-22     	; 0x1466 <vfprintf+0x4d6>
    147c:	0f c0       	rjmp	.+30     	; 0x149c <vfprintf+0x50c>
    147e:	f5 01       	movw	r30, r10
    1480:	17 fd       	sbrc	r17, 7
    1482:	85 91       	lpm	r24, Z+
    1484:	17 ff       	sbrs	r17, 7
    1486:	81 91       	ld	r24, Z+
    1488:	5f 01       	movw	r10, r30
    148a:	90 e0       	ldi	r25, 0x00	; 0
    148c:	b3 01       	movw	r22, r6
    148e:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <fputc>
    1492:	81 10       	cpse	r8, r1
    1494:	8a 94       	dec	r8
    1496:	08 94       	sec
    1498:	e1 08       	sbc	r14, r1
    149a:	f1 08       	sbc	r15, r1
    149c:	e1 14       	cp	r14, r1
    149e:	f1 04       	cpc	r15, r1
    14a0:	71 f7       	brne	.-36     	; 0x147e <vfprintf+0x4ee>
    14a2:	f2 c0       	rjmp	.+484    	; 0x1688 <vfprintf+0x6f8>
    14a4:	94 36       	cpi	r25, 0x64	; 100
    14a6:	11 f0       	breq	.+4      	; 0x14ac <vfprintf+0x51c>
    14a8:	99 36       	cpi	r25, 0x69	; 105
    14aa:	89 f5       	brne	.+98     	; 0x150e <vfprintf+0x57e>
    14ac:	17 ff       	sbrs	r17, 7
    14ae:	08 c0       	rjmp	.+16     	; 0x14c0 <vfprintf+0x530>
    14b0:	f6 01       	movw	r30, r12
    14b2:	20 81       	ld	r18, Z
    14b4:	31 81       	ldd	r19, Z+1	; 0x01
    14b6:	42 81       	ldd	r20, Z+2	; 0x02
    14b8:	53 81       	ldd	r21, Z+3	; 0x03
    14ba:	84 e0       	ldi	r24, 0x04	; 4
    14bc:	90 e0       	ldi	r25, 0x00	; 0
    14be:	0a c0       	rjmp	.+20     	; 0x14d4 <vfprintf+0x544>
    14c0:	f6 01       	movw	r30, r12
    14c2:	80 81       	ld	r24, Z
    14c4:	91 81       	ldd	r25, Z+1	; 0x01
    14c6:	9c 01       	movw	r18, r24
    14c8:	44 27       	eor	r20, r20
    14ca:	37 fd       	sbrc	r19, 7
    14cc:	40 95       	com	r20
    14ce:	54 2f       	mov	r21, r20
    14d0:	82 e0       	ldi	r24, 0x02	; 2
    14d2:	90 e0       	ldi	r25, 0x00	; 0
    14d4:	c8 0e       	add	r12, r24
    14d6:	d9 1e       	adc	r13, r25
    14d8:	9f e6       	ldi	r25, 0x6F	; 111
    14da:	f9 2e       	mov	r15, r25
    14dc:	f1 22       	and	r15, r17
    14de:	57 ff       	sbrs	r21, 7
    14e0:	09 c0       	rjmp	.+18     	; 0x14f4 <vfprintf+0x564>
    14e2:	50 95       	com	r21
    14e4:	40 95       	com	r20
    14e6:	30 95       	com	r19
    14e8:	21 95       	neg	r18
    14ea:	3f 4f       	sbci	r19, 0xFF	; 255
    14ec:	4f 4f       	sbci	r20, 0xFF	; 255
    14ee:	5f 4f       	sbci	r21, 0xFF	; 255
    14f0:	90 e8       	ldi	r25, 0x80	; 128
    14f2:	f9 2a       	or	r15, r25
    14f4:	ca 01       	movw	r24, r20
    14f6:	b9 01       	movw	r22, r18
    14f8:	ae 01       	movw	r20, r28
    14fa:	4f 5f       	subi	r20, 0xFF	; 255
    14fc:	5f 4f       	sbci	r21, 0xFF	; 255
    14fe:	2a e0       	ldi	r18, 0x0A	; 10
    1500:	30 e0       	ldi	r19, 0x00	; 0
    1502:	0e 94 64 0d 	call	0x1ac8	; 0x1ac8 <__ultoa_invert>
    1506:	e8 2e       	mov	r14, r24
    1508:	e8 89       	ldd	r30, Y+16	; 0x10
    150a:	ee 1a       	sub	r14, r30
    150c:	41 c0       	rjmp	.+130    	; 0x1590 <vfprintf+0x600>
    150e:	95 37       	cpi	r25, 0x75	; 117
    1510:	21 f4       	brne	.+8      	; 0x151a <vfprintf+0x58a>
    1512:	1f 7e       	andi	r17, 0xEF	; 239
    1514:	2a e0       	ldi	r18, 0x0A	; 10
    1516:	30 e0       	ldi	r19, 0x00	; 0
    1518:	1c c0       	rjmp	.+56     	; 0x1552 <vfprintf+0x5c2>
    151a:	19 7f       	andi	r17, 0xF9	; 249
    151c:	9f 36       	cpi	r25, 0x6F	; 111
    151e:	61 f0       	breq	.+24     	; 0x1538 <vfprintf+0x5a8>
    1520:	90 37       	cpi	r25, 0x70	; 112
    1522:	20 f4       	brcc	.+8      	; 0x152c <vfprintf+0x59c>
    1524:	98 35       	cpi	r25, 0x58	; 88
    1526:	09 f0       	breq	.+2      	; 0x152a <vfprintf+0x59a>
    1528:	b2 c0       	rjmp	.+356    	; 0x168e <vfprintf+0x6fe>
    152a:	0f c0       	rjmp	.+30     	; 0x154a <vfprintf+0x5ba>
    152c:	90 37       	cpi	r25, 0x70	; 112
    152e:	39 f0       	breq	.+14     	; 0x153e <vfprintf+0x5ae>
    1530:	98 37       	cpi	r25, 0x78	; 120
    1532:	09 f0       	breq	.+2      	; 0x1536 <vfprintf+0x5a6>
    1534:	ac c0       	rjmp	.+344    	; 0x168e <vfprintf+0x6fe>
    1536:	04 c0       	rjmp	.+8      	; 0x1540 <vfprintf+0x5b0>
    1538:	28 e0       	ldi	r18, 0x08	; 8
    153a:	30 e0       	ldi	r19, 0x00	; 0
    153c:	0a c0       	rjmp	.+20     	; 0x1552 <vfprintf+0x5c2>
    153e:	10 61       	ori	r17, 0x10	; 16
    1540:	14 fd       	sbrc	r17, 4
    1542:	14 60       	ori	r17, 0x04	; 4
    1544:	20 e1       	ldi	r18, 0x10	; 16
    1546:	30 e0       	ldi	r19, 0x00	; 0
    1548:	04 c0       	rjmp	.+8      	; 0x1552 <vfprintf+0x5c2>
    154a:	14 fd       	sbrc	r17, 4
    154c:	16 60       	ori	r17, 0x06	; 6
    154e:	20 e1       	ldi	r18, 0x10	; 16
    1550:	32 e0       	ldi	r19, 0x02	; 2
    1552:	17 ff       	sbrs	r17, 7
    1554:	08 c0       	rjmp	.+16     	; 0x1566 <vfprintf+0x5d6>
    1556:	f6 01       	movw	r30, r12
    1558:	60 81       	ld	r22, Z
    155a:	71 81       	ldd	r23, Z+1	; 0x01
    155c:	82 81       	ldd	r24, Z+2	; 0x02
    155e:	93 81       	ldd	r25, Z+3	; 0x03
    1560:	44 e0       	ldi	r20, 0x04	; 4
    1562:	50 e0       	ldi	r21, 0x00	; 0
    1564:	08 c0       	rjmp	.+16     	; 0x1576 <vfprintf+0x5e6>
    1566:	f6 01       	movw	r30, r12
    1568:	80 81       	ld	r24, Z
    156a:	91 81       	ldd	r25, Z+1	; 0x01
    156c:	bc 01       	movw	r22, r24
    156e:	80 e0       	ldi	r24, 0x00	; 0
    1570:	90 e0       	ldi	r25, 0x00	; 0
    1572:	42 e0       	ldi	r20, 0x02	; 2
    1574:	50 e0       	ldi	r21, 0x00	; 0
    1576:	c4 0e       	add	r12, r20
    1578:	d5 1e       	adc	r13, r21
    157a:	ae 01       	movw	r20, r28
    157c:	4f 5f       	subi	r20, 0xFF	; 255
    157e:	5f 4f       	sbci	r21, 0xFF	; 255
    1580:	0e 94 64 0d 	call	0x1ac8	; 0x1ac8 <__ultoa_invert>
    1584:	e8 2e       	mov	r14, r24
    1586:	58 89       	ldd	r21, Y+16	; 0x10
    1588:	e5 1a       	sub	r14, r21
    158a:	8f e7       	ldi	r24, 0x7F	; 127
    158c:	f8 2e       	mov	r15, r24
    158e:	f1 22       	and	r15, r17
    1590:	f6 fe       	sbrs	r15, 6
    1592:	0b c0       	rjmp	.+22     	; 0x15aa <vfprintf+0x61a>
    1594:	8e ef       	ldi	r24, 0xFE	; 254
    1596:	f8 22       	and	r15, r24
    1598:	e9 14       	cp	r14, r9
    159a:	38 f4       	brcc	.+14     	; 0x15aa <vfprintf+0x61a>
    159c:	f4 fe       	sbrs	r15, 4
    159e:	07 c0       	rjmp	.+14     	; 0x15ae <vfprintf+0x61e>
    15a0:	f2 fc       	sbrc	r15, 2
    15a2:	05 c0       	rjmp	.+10     	; 0x15ae <vfprintf+0x61e>
    15a4:	9f ee       	ldi	r25, 0xEF	; 239
    15a6:	f9 22       	and	r15, r25
    15a8:	02 c0       	rjmp	.+4      	; 0x15ae <vfprintf+0x61e>
    15aa:	1e 2d       	mov	r17, r14
    15ac:	01 c0       	rjmp	.+2      	; 0x15b0 <vfprintf+0x620>
    15ae:	19 2d       	mov	r17, r9
    15b0:	f4 fe       	sbrs	r15, 4
    15b2:	0d c0       	rjmp	.+26     	; 0x15ce <vfprintf+0x63e>
    15b4:	fe 01       	movw	r30, r28
    15b6:	ee 0d       	add	r30, r14
    15b8:	f1 1d       	adc	r31, r1
    15ba:	80 81       	ld	r24, Z
    15bc:	80 33       	cpi	r24, 0x30	; 48
    15be:	19 f4       	brne	.+6      	; 0x15c6 <vfprintf+0x636>
    15c0:	e9 ee       	ldi	r30, 0xE9	; 233
    15c2:	fe 22       	and	r15, r30
    15c4:	08 c0       	rjmp	.+16     	; 0x15d6 <vfprintf+0x646>
    15c6:	1f 5f       	subi	r17, 0xFF	; 255
    15c8:	f2 fe       	sbrs	r15, 2
    15ca:	05 c0       	rjmp	.+10     	; 0x15d6 <vfprintf+0x646>
    15cc:	03 c0       	rjmp	.+6      	; 0x15d4 <vfprintf+0x644>
    15ce:	8f 2d       	mov	r24, r15
    15d0:	86 78       	andi	r24, 0x86	; 134
    15d2:	09 f0       	breq	.+2      	; 0x15d6 <vfprintf+0x646>
    15d4:	1f 5f       	subi	r17, 0xFF	; 255
    15d6:	0f 2d       	mov	r16, r15
    15d8:	f3 fc       	sbrc	r15, 3
    15da:	14 c0       	rjmp	.+40     	; 0x1604 <vfprintf+0x674>
    15dc:	f0 fe       	sbrs	r15, 0
    15de:	0f c0       	rjmp	.+30     	; 0x15fe <vfprintf+0x66e>
    15e0:	18 15       	cp	r17, r8
    15e2:	10 f0       	brcs	.+4      	; 0x15e8 <vfprintf+0x658>
    15e4:	9e 2c       	mov	r9, r14
    15e6:	0b c0       	rjmp	.+22     	; 0x15fe <vfprintf+0x66e>
    15e8:	9e 2c       	mov	r9, r14
    15ea:	98 0c       	add	r9, r8
    15ec:	91 1a       	sub	r9, r17
    15ee:	18 2d       	mov	r17, r8
    15f0:	06 c0       	rjmp	.+12     	; 0x15fe <vfprintf+0x66e>
    15f2:	80 e2       	ldi	r24, 0x20	; 32
    15f4:	90 e0       	ldi	r25, 0x00	; 0
    15f6:	b3 01       	movw	r22, r6
    15f8:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <fputc>
    15fc:	1f 5f       	subi	r17, 0xFF	; 255
    15fe:	18 15       	cp	r17, r8
    1600:	c0 f3       	brcs	.-16     	; 0x15f2 <vfprintf+0x662>
    1602:	04 c0       	rjmp	.+8      	; 0x160c <vfprintf+0x67c>
    1604:	18 15       	cp	r17, r8
    1606:	10 f4       	brcc	.+4      	; 0x160c <vfprintf+0x67c>
    1608:	81 1a       	sub	r8, r17
    160a:	01 c0       	rjmp	.+2      	; 0x160e <vfprintf+0x67e>
    160c:	88 24       	eor	r8, r8
    160e:	04 ff       	sbrs	r16, 4
    1610:	0f c0       	rjmp	.+30     	; 0x1630 <vfprintf+0x6a0>
    1612:	80 e3       	ldi	r24, 0x30	; 48
    1614:	90 e0       	ldi	r25, 0x00	; 0
    1616:	b3 01       	movw	r22, r6
    1618:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <fputc>
    161c:	02 ff       	sbrs	r16, 2
    161e:	1d c0       	rjmp	.+58     	; 0x165a <vfprintf+0x6ca>
    1620:	01 fd       	sbrc	r16, 1
    1622:	03 c0       	rjmp	.+6      	; 0x162a <vfprintf+0x69a>
    1624:	88 e7       	ldi	r24, 0x78	; 120
    1626:	90 e0       	ldi	r25, 0x00	; 0
    1628:	0e c0       	rjmp	.+28     	; 0x1646 <vfprintf+0x6b6>
    162a:	88 e5       	ldi	r24, 0x58	; 88
    162c:	90 e0       	ldi	r25, 0x00	; 0
    162e:	0b c0       	rjmp	.+22     	; 0x1646 <vfprintf+0x6b6>
    1630:	80 2f       	mov	r24, r16
    1632:	86 78       	andi	r24, 0x86	; 134
    1634:	91 f0       	breq	.+36     	; 0x165a <vfprintf+0x6ca>
    1636:	01 ff       	sbrs	r16, 1
    1638:	02 c0       	rjmp	.+4      	; 0x163e <vfprintf+0x6ae>
    163a:	8b e2       	ldi	r24, 0x2B	; 43
    163c:	01 c0       	rjmp	.+2      	; 0x1640 <vfprintf+0x6b0>
    163e:	80 e2       	ldi	r24, 0x20	; 32
    1640:	f7 fc       	sbrc	r15, 7
    1642:	8d e2       	ldi	r24, 0x2D	; 45
    1644:	90 e0       	ldi	r25, 0x00	; 0
    1646:	b3 01       	movw	r22, r6
    1648:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <fputc>
    164c:	06 c0       	rjmp	.+12     	; 0x165a <vfprintf+0x6ca>
    164e:	80 e3       	ldi	r24, 0x30	; 48
    1650:	90 e0       	ldi	r25, 0x00	; 0
    1652:	b3 01       	movw	r22, r6
    1654:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <fputc>
    1658:	9a 94       	dec	r9
    165a:	e9 14       	cp	r14, r9
    165c:	c0 f3       	brcs	.-16     	; 0x164e <vfprintf+0x6be>
    165e:	ea 94       	dec	r14
    1660:	e1 e0       	ldi	r30, 0x01	; 1
    1662:	f0 e0       	ldi	r31, 0x00	; 0
    1664:	ec 0f       	add	r30, r28
    1666:	fd 1f       	adc	r31, r29
    1668:	ee 0d       	add	r30, r14
    166a:	f1 1d       	adc	r31, r1
    166c:	80 81       	ld	r24, Z
    166e:	90 e0       	ldi	r25, 0x00	; 0
    1670:	b3 01       	movw	r22, r6
    1672:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <fputc>
    1676:	ee 20       	and	r14, r14
    1678:	91 f7       	brne	.-28     	; 0x165e <vfprintf+0x6ce>
    167a:	06 c0       	rjmp	.+12     	; 0x1688 <vfprintf+0x6f8>
    167c:	80 e2       	ldi	r24, 0x20	; 32
    167e:	90 e0       	ldi	r25, 0x00	; 0
    1680:	b3 01       	movw	r22, r6
    1682:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <fputc>
    1686:	8a 94       	dec	r8
    1688:	88 20       	and	r8, r8
    168a:	c1 f7       	brne	.-16     	; 0x167c <vfprintf+0x6ec>
    168c:	99 cc       	rjmp	.-1742   	; 0xfc0 <vfprintf+0x30>
    168e:	f3 01       	movw	r30, r6
    1690:	66 81       	ldd	r22, Z+6	; 0x06
    1692:	77 81       	ldd	r23, Z+7	; 0x07
    1694:	cb 01       	movw	r24, r22
    1696:	61 96       	adiw	r28, 0x11	; 17
    1698:	e2 e1       	ldi	r30, 0x12	; 18
    169a:	0c 94 92 0b 	jmp	0x1724	; 0x1724 <__epilogue_restores__>

0000169e <__udivmodhi4>:
    169e:	aa 1b       	sub	r26, r26
    16a0:	bb 1b       	sub	r27, r27
    16a2:	51 e1       	ldi	r21, 0x11	; 17
    16a4:	07 c0       	rjmp	.+14     	; 0x16b4 <__udivmodhi4_ep>

000016a6 <__udivmodhi4_loop>:
    16a6:	aa 1f       	adc	r26, r26
    16a8:	bb 1f       	adc	r27, r27
    16aa:	a6 17       	cp	r26, r22
    16ac:	b7 07       	cpc	r27, r23
    16ae:	10 f0       	brcs	.+4      	; 0x16b4 <__udivmodhi4_ep>
    16b0:	a6 1b       	sub	r26, r22
    16b2:	b7 0b       	sbc	r27, r23

000016b4 <__udivmodhi4_ep>:
    16b4:	88 1f       	adc	r24, r24
    16b6:	99 1f       	adc	r25, r25
    16b8:	5a 95       	dec	r21
    16ba:	a9 f7       	brne	.-22     	; 0x16a6 <__udivmodhi4_loop>
    16bc:	80 95       	com	r24
    16be:	90 95       	com	r25
    16c0:	bc 01       	movw	r22, r24
    16c2:	cd 01       	movw	r24, r26
    16c4:	08 95       	ret

000016c6 <__divmodhi4>:
    16c6:	97 fb       	bst	r25, 7
    16c8:	09 2e       	mov	r0, r25
    16ca:	07 26       	eor	r0, r23
    16cc:	0a d0       	rcall	.+20     	; 0x16e2 <__divmodhi4_neg1>
    16ce:	77 fd       	sbrc	r23, 7
    16d0:	04 d0       	rcall	.+8      	; 0x16da <__divmodhi4_neg2>
    16d2:	e5 df       	rcall	.-54     	; 0x169e <__udivmodhi4>
    16d4:	06 d0       	rcall	.+12     	; 0x16e2 <__divmodhi4_neg1>
    16d6:	00 20       	and	r0, r0
    16d8:	1a f4       	brpl	.+6      	; 0x16e0 <__divmodhi4_exit>

000016da <__divmodhi4_neg2>:
    16da:	70 95       	com	r23
    16dc:	61 95       	neg	r22
    16de:	7f 4f       	sbci	r23, 0xFF	; 255

000016e0 <__divmodhi4_exit>:
    16e0:	08 95       	ret

000016e2 <__divmodhi4_neg1>:
    16e2:	f6 f7       	brtc	.-4      	; 0x16e0 <__divmodhi4_exit>
    16e4:	90 95       	com	r25
    16e6:	81 95       	neg	r24
    16e8:	9f 4f       	sbci	r25, 0xFF	; 255
    16ea:	08 95       	ret

000016ec <__prologue_saves__>:
    16ec:	2f 92       	push	r2
    16ee:	3f 92       	push	r3
    16f0:	4f 92       	push	r4
    16f2:	5f 92       	push	r5
    16f4:	6f 92       	push	r6
    16f6:	7f 92       	push	r7
    16f8:	8f 92       	push	r8
    16fa:	9f 92       	push	r9
    16fc:	af 92       	push	r10
    16fe:	bf 92       	push	r11
    1700:	cf 92       	push	r12
    1702:	df 92       	push	r13
    1704:	ef 92       	push	r14
    1706:	ff 92       	push	r15
    1708:	0f 93       	push	r16
    170a:	1f 93       	push	r17
    170c:	cf 93       	push	r28
    170e:	df 93       	push	r29
    1710:	cd b7       	in	r28, 0x3d	; 61
    1712:	de b7       	in	r29, 0x3e	; 62
    1714:	ca 1b       	sub	r28, r26
    1716:	db 0b       	sbc	r29, r27
    1718:	0f b6       	in	r0, 0x3f	; 63
    171a:	f8 94       	cli
    171c:	de bf       	out	0x3e, r29	; 62
    171e:	0f be       	out	0x3f, r0	; 63
    1720:	cd bf       	out	0x3d, r28	; 61
    1722:	09 94       	ijmp

00001724 <__epilogue_restores__>:
    1724:	2a 88       	ldd	r2, Y+18	; 0x12
    1726:	39 88       	ldd	r3, Y+17	; 0x11
    1728:	48 88       	ldd	r4, Y+16	; 0x10
    172a:	5f 84       	ldd	r5, Y+15	; 0x0f
    172c:	6e 84       	ldd	r6, Y+14	; 0x0e
    172e:	7d 84       	ldd	r7, Y+13	; 0x0d
    1730:	8c 84       	ldd	r8, Y+12	; 0x0c
    1732:	9b 84       	ldd	r9, Y+11	; 0x0b
    1734:	aa 84       	ldd	r10, Y+10	; 0x0a
    1736:	b9 84       	ldd	r11, Y+9	; 0x09
    1738:	c8 84       	ldd	r12, Y+8	; 0x08
    173a:	df 80       	ldd	r13, Y+7	; 0x07
    173c:	ee 80       	ldd	r14, Y+6	; 0x06
    173e:	fd 80       	ldd	r15, Y+5	; 0x05
    1740:	0c 81       	ldd	r16, Y+4	; 0x04
    1742:	1b 81       	ldd	r17, Y+3	; 0x03
    1744:	aa 81       	ldd	r26, Y+2	; 0x02
    1746:	b9 81       	ldd	r27, Y+1	; 0x01
    1748:	ce 0f       	add	r28, r30
    174a:	d1 1d       	adc	r29, r1
    174c:	0f b6       	in	r0, 0x3f	; 63
    174e:	f8 94       	cli
    1750:	de bf       	out	0x3e, r29	; 62
    1752:	0f be       	out	0x3f, r0	; 63
    1754:	cd bf       	out	0x3d, r28	; 61
    1756:	ed 01       	movw	r28, r26
    1758:	08 95       	ret

0000175a <__ftoa_engine>:
    175a:	28 30       	cpi	r18, 0x08	; 8
    175c:	08 f0       	brcs	.+2      	; 0x1760 <__ftoa_engine+0x6>
    175e:	27 e0       	ldi	r18, 0x07	; 7
    1760:	33 27       	eor	r19, r19
    1762:	da 01       	movw	r26, r20
    1764:	99 0f       	add	r25, r25
    1766:	31 1d       	adc	r19, r1
    1768:	87 fd       	sbrc	r24, 7
    176a:	91 60       	ori	r25, 0x01	; 1
    176c:	00 96       	adiw	r24, 0x00	; 0
    176e:	61 05       	cpc	r22, r1
    1770:	71 05       	cpc	r23, r1
    1772:	39 f4       	brne	.+14     	; 0x1782 <__ftoa_engine+0x28>
    1774:	32 60       	ori	r19, 0x02	; 2
    1776:	2e 5f       	subi	r18, 0xFE	; 254
    1778:	3d 93       	st	X+, r19
    177a:	30 e3       	ldi	r19, 0x30	; 48
    177c:	2a 95       	dec	r18
    177e:	e1 f7       	brne	.-8      	; 0x1778 <__ftoa_engine+0x1e>
    1780:	08 95       	ret
    1782:	9f 3f       	cpi	r25, 0xFF	; 255
    1784:	30 f0       	brcs	.+12     	; 0x1792 <__ftoa_engine+0x38>
    1786:	80 38       	cpi	r24, 0x80	; 128
    1788:	71 05       	cpc	r23, r1
    178a:	61 05       	cpc	r22, r1
    178c:	09 f0       	breq	.+2      	; 0x1790 <__ftoa_engine+0x36>
    178e:	3c 5f       	subi	r19, 0xFC	; 252
    1790:	3c 5f       	subi	r19, 0xFC	; 252
    1792:	3d 93       	st	X+, r19
    1794:	91 30       	cpi	r25, 0x01	; 1
    1796:	08 f0       	brcs	.+2      	; 0x179a <__ftoa_engine+0x40>
    1798:	80 68       	ori	r24, 0x80	; 128
    179a:	91 1d       	adc	r25, r1
    179c:	df 93       	push	r29
    179e:	cf 93       	push	r28
    17a0:	1f 93       	push	r17
    17a2:	0f 93       	push	r16
    17a4:	ff 92       	push	r15
    17a6:	ef 92       	push	r14
    17a8:	19 2f       	mov	r17, r25
    17aa:	98 7f       	andi	r25, 0xF8	; 248
    17ac:	96 95       	lsr	r25
    17ae:	e9 2f       	mov	r30, r25
    17b0:	96 95       	lsr	r25
    17b2:	96 95       	lsr	r25
    17b4:	e9 0f       	add	r30, r25
    17b6:	ff 27       	eor	r31, r31
    17b8:	e6 53       	subi	r30, 0x36	; 54
    17ba:	ff 4f       	sbci	r31, 0xFF	; 255
    17bc:	99 27       	eor	r25, r25
    17be:	33 27       	eor	r19, r19
    17c0:	ee 24       	eor	r14, r14
    17c2:	ff 24       	eor	r15, r15
    17c4:	a7 01       	movw	r20, r14
    17c6:	e7 01       	movw	r28, r14
    17c8:	05 90       	lpm	r0, Z+
    17ca:	08 94       	sec
    17cc:	07 94       	ror	r0
    17ce:	28 f4       	brcc	.+10     	; 0x17da <__ftoa_engine+0x80>
    17d0:	36 0f       	add	r19, r22
    17d2:	e7 1e       	adc	r14, r23
    17d4:	f8 1e       	adc	r15, r24
    17d6:	49 1f       	adc	r20, r25
    17d8:	51 1d       	adc	r21, r1
    17da:	66 0f       	add	r22, r22
    17dc:	77 1f       	adc	r23, r23
    17de:	88 1f       	adc	r24, r24
    17e0:	99 1f       	adc	r25, r25
    17e2:	06 94       	lsr	r0
    17e4:	a1 f7       	brne	.-24     	; 0x17ce <__ftoa_engine+0x74>
    17e6:	05 90       	lpm	r0, Z+
    17e8:	07 94       	ror	r0
    17ea:	28 f4       	brcc	.+10     	; 0x17f6 <__ftoa_engine+0x9c>
    17ec:	e7 0e       	add	r14, r23
    17ee:	f8 1e       	adc	r15, r24
    17f0:	49 1f       	adc	r20, r25
    17f2:	56 1f       	adc	r21, r22
    17f4:	c1 1d       	adc	r28, r1
    17f6:	77 0f       	add	r23, r23
    17f8:	88 1f       	adc	r24, r24
    17fa:	99 1f       	adc	r25, r25
    17fc:	66 1f       	adc	r22, r22
    17fe:	06 94       	lsr	r0
    1800:	a1 f7       	brne	.-24     	; 0x17ea <__ftoa_engine+0x90>
    1802:	05 90       	lpm	r0, Z+
    1804:	07 94       	ror	r0
    1806:	28 f4       	brcc	.+10     	; 0x1812 <__ftoa_engine+0xb8>
    1808:	f8 0e       	add	r15, r24
    180a:	49 1f       	adc	r20, r25
    180c:	56 1f       	adc	r21, r22
    180e:	c7 1f       	adc	r28, r23
    1810:	d1 1d       	adc	r29, r1
    1812:	88 0f       	add	r24, r24
    1814:	99 1f       	adc	r25, r25
    1816:	66 1f       	adc	r22, r22
    1818:	77 1f       	adc	r23, r23
    181a:	06 94       	lsr	r0
    181c:	a1 f7       	brne	.-24     	; 0x1806 <__ftoa_engine+0xac>
    181e:	05 90       	lpm	r0, Z+
    1820:	07 94       	ror	r0
    1822:	20 f4       	brcc	.+8      	; 0x182c <__ftoa_engine+0xd2>
    1824:	49 0f       	add	r20, r25
    1826:	56 1f       	adc	r21, r22
    1828:	c7 1f       	adc	r28, r23
    182a:	d8 1f       	adc	r29, r24
    182c:	99 0f       	add	r25, r25
    182e:	66 1f       	adc	r22, r22
    1830:	77 1f       	adc	r23, r23
    1832:	88 1f       	adc	r24, r24
    1834:	06 94       	lsr	r0
    1836:	a9 f7       	brne	.-22     	; 0x1822 <__ftoa_engine+0xc8>
    1838:	84 91       	lpm	r24, Z+
    183a:	10 95       	com	r17
    183c:	17 70       	andi	r17, 0x07	; 7
    183e:	41 f0       	breq	.+16     	; 0x1850 <__ftoa_engine+0xf6>
    1840:	d6 95       	lsr	r29
    1842:	c7 95       	ror	r28
    1844:	57 95       	ror	r21
    1846:	47 95       	ror	r20
    1848:	f7 94       	ror	r15
    184a:	e7 94       	ror	r14
    184c:	1a 95       	dec	r17
    184e:	c1 f7       	brne	.-16     	; 0x1840 <__ftoa_engine+0xe6>
    1850:	e0 e7       	ldi	r30, 0x70	; 112
    1852:	f0 e0       	ldi	r31, 0x00	; 0
    1854:	68 94       	set
    1856:	15 90       	lpm	r1, Z+
    1858:	15 91       	lpm	r17, Z+
    185a:	35 91       	lpm	r19, Z+
    185c:	65 91       	lpm	r22, Z+
    185e:	95 91       	lpm	r25, Z+
    1860:	05 90       	lpm	r0, Z+
    1862:	7f e2       	ldi	r23, 0x2F	; 47
    1864:	73 95       	inc	r23
    1866:	e1 18       	sub	r14, r1
    1868:	f1 0a       	sbc	r15, r17
    186a:	43 0b       	sbc	r20, r19
    186c:	56 0b       	sbc	r21, r22
    186e:	c9 0b       	sbc	r28, r25
    1870:	d0 09       	sbc	r29, r0
    1872:	c0 f7       	brcc	.-16     	; 0x1864 <__ftoa_engine+0x10a>
    1874:	e1 0c       	add	r14, r1
    1876:	f1 1e       	adc	r15, r17
    1878:	43 1f       	adc	r20, r19
    187a:	56 1f       	adc	r21, r22
    187c:	c9 1f       	adc	r28, r25
    187e:	d0 1d       	adc	r29, r0
    1880:	7e f4       	brtc	.+30     	; 0x18a0 <__ftoa_engine+0x146>
    1882:	70 33       	cpi	r23, 0x30	; 48
    1884:	11 f4       	brne	.+4      	; 0x188a <__ftoa_engine+0x130>
    1886:	8a 95       	dec	r24
    1888:	e6 cf       	rjmp	.-52     	; 0x1856 <__ftoa_engine+0xfc>
    188a:	e8 94       	clt
    188c:	01 50       	subi	r16, 0x01	; 1
    188e:	30 f0       	brcs	.+12     	; 0x189c <__ftoa_engine+0x142>
    1890:	08 0f       	add	r16, r24
    1892:	0a f4       	brpl	.+2      	; 0x1896 <__ftoa_engine+0x13c>
    1894:	00 27       	eor	r16, r16
    1896:	02 17       	cp	r16, r18
    1898:	08 f4       	brcc	.+2      	; 0x189c <__ftoa_engine+0x142>
    189a:	20 2f       	mov	r18, r16
    189c:	23 95       	inc	r18
    189e:	02 2f       	mov	r16, r18
    18a0:	7a 33       	cpi	r23, 0x3A	; 58
    18a2:	28 f0       	brcs	.+10     	; 0x18ae <__ftoa_engine+0x154>
    18a4:	79 e3       	ldi	r23, 0x39	; 57
    18a6:	7d 93       	st	X+, r23
    18a8:	2a 95       	dec	r18
    18aa:	e9 f7       	brne	.-6      	; 0x18a6 <__ftoa_engine+0x14c>
    18ac:	10 c0       	rjmp	.+32     	; 0x18ce <__ftoa_engine+0x174>
    18ae:	7d 93       	st	X+, r23
    18b0:	2a 95       	dec	r18
    18b2:	89 f6       	brne	.-94     	; 0x1856 <__ftoa_engine+0xfc>
    18b4:	06 94       	lsr	r0
    18b6:	97 95       	ror	r25
    18b8:	67 95       	ror	r22
    18ba:	37 95       	ror	r19
    18bc:	17 95       	ror	r17
    18be:	17 94       	ror	r1
    18c0:	e1 18       	sub	r14, r1
    18c2:	f1 0a       	sbc	r15, r17
    18c4:	43 0b       	sbc	r20, r19
    18c6:	56 0b       	sbc	r21, r22
    18c8:	c9 0b       	sbc	r28, r25
    18ca:	d0 09       	sbc	r29, r0
    18cc:	98 f0       	brcs	.+38     	; 0x18f4 <__ftoa_engine+0x19a>
    18ce:	23 95       	inc	r18
    18d0:	7e 91       	ld	r23, -X
    18d2:	73 95       	inc	r23
    18d4:	7a 33       	cpi	r23, 0x3A	; 58
    18d6:	08 f0       	brcs	.+2      	; 0x18da <__ftoa_engine+0x180>
    18d8:	70 e3       	ldi	r23, 0x30	; 48
    18da:	7c 93       	st	X, r23
    18dc:	20 13       	cpse	r18, r16
    18de:	b8 f7       	brcc	.-18     	; 0x18ce <__ftoa_engine+0x174>
    18e0:	7e 91       	ld	r23, -X
    18e2:	70 61       	ori	r23, 0x10	; 16
    18e4:	7d 93       	st	X+, r23
    18e6:	30 f0       	brcs	.+12     	; 0x18f4 <__ftoa_engine+0x19a>
    18e8:	83 95       	inc	r24
    18ea:	71 e3       	ldi	r23, 0x31	; 49
    18ec:	7d 93       	st	X+, r23
    18ee:	70 e3       	ldi	r23, 0x30	; 48
    18f0:	2a 95       	dec	r18
    18f2:	e1 f7       	brne	.-8      	; 0x18ec <__ftoa_engine+0x192>
    18f4:	11 24       	eor	r1, r1
    18f6:	ef 90       	pop	r14
    18f8:	ff 90       	pop	r15
    18fa:	0f 91       	pop	r16
    18fc:	1f 91       	pop	r17
    18fe:	cf 91       	pop	r28
    1900:	df 91       	pop	r29
    1902:	99 27       	eor	r25, r25
    1904:	87 fd       	sbrc	r24, 7
    1906:	90 95       	com	r25
    1908:	08 95       	ret

0000190a <strnlen_P>:
    190a:	fc 01       	movw	r30, r24
    190c:	05 90       	lpm	r0, Z+
    190e:	61 50       	subi	r22, 0x01	; 1
    1910:	70 40       	sbci	r23, 0x00	; 0
    1912:	01 10       	cpse	r0, r1
    1914:	d8 f7       	brcc	.-10     	; 0x190c <strnlen_P+0x2>
    1916:	80 95       	com	r24
    1918:	90 95       	com	r25
    191a:	8e 0f       	add	r24, r30
    191c:	9f 1f       	adc	r25, r31
    191e:	08 95       	ret

00001920 <strnlen>:
    1920:	fc 01       	movw	r30, r24
    1922:	61 50       	subi	r22, 0x01	; 1
    1924:	70 40       	sbci	r23, 0x00	; 0
    1926:	01 90       	ld	r0, Z+
    1928:	01 10       	cpse	r0, r1
    192a:	d8 f7       	brcc	.-10     	; 0x1922 <strnlen+0x2>
    192c:	80 95       	com	r24
    192e:	90 95       	com	r25
    1930:	8e 0f       	add	r24, r30
    1932:	9f 1f       	adc	r25, r31
    1934:	08 95       	ret

00001936 <fdevopen>:
    1936:	0f 93       	push	r16
    1938:	1f 93       	push	r17
    193a:	cf 93       	push	r28
    193c:	df 93       	push	r29
    193e:	8c 01       	movw	r16, r24
    1940:	eb 01       	movw	r28, r22
    1942:	00 97       	sbiw	r24, 0x00	; 0
    1944:	31 f4       	brne	.+12     	; 0x1952 <fdevopen+0x1c>
    1946:	61 15       	cp	r22, r1
    1948:	71 05       	cpc	r23, r1
    194a:	19 f4       	brne	.+6      	; 0x1952 <fdevopen+0x1c>
    194c:	20 e0       	ldi	r18, 0x00	; 0
    194e:	30 e0       	ldi	r19, 0x00	; 0
    1950:	38 c0       	rjmp	.+112    	; 0x19c2 <fdevopen+0x8c>
    1952:	81 e0       	ldi	r24, 0x01	; 1
    1954:	90 e0       	ldi	r25, 0x00	; 0
    1956:	6e e0       	ldi	r22, 0x0E	; 14
    1958:	70 e0       	ldi	r23, 0x00	; 0
    195a:	0e 94 c2 0d 	call	0x1b84	; 0x1b84 <calloc>
    195e:	fc 01       	movw	r30, r24
    1960:	9c 01       	movw	r18, r24
    1962:	00 97       	sbiw	r24, 0x00	; 0
    1964:	71 f1       	breq	.+92     	; 0x19c2 <fdevopen+0x8c>
    1966:	80 e8       	ldi	r24, 0x80	; 128
    1968:	83 83       	std	Z+3, r24	; 0x03
    196a:	20 97       	sbiw	r28, 0x00	; 0
    196c:	71 f0       	breq	.+28     	; 0x198a <fdevopen+0x54>
    196e:	d3 87       	std	Z+11, r29	; 0x0b
    1970:	c2 87       	std	Z+10, r28	; 0x0a
    1972:	81 e8       	ldi	r24, 0x81	; 129
    1974:	83 83       	std	Z+3, r24	; 0x03
    1976:	80 91 20 02 	lds	r24, 0x0220
    197a:	90 91 21 02 	lds	r25, 0x0221
    197e:	89 2b       	or	r24, r25
    1980:	21 f4       	brne	.+8      	; 0x198a <fdevopen+0x54>
    1982:	f0 93 21 02 	sts	0x0221, r31
    1986:	e0 93 20 02 	sts	0x0220, r30
    198a:	01 15       	cp	r16, r1
    198c:	11 05       	cpc	r17, r1
    198e:	c9 f0       	breq	.+50     	; 0x19c2 <fdevopen+0x8c>
    1990:	11 87       	std	Z+9, r17	; 0x09
    1992:	00 87       	std	Z+8, r16	; 0x08
    1994:	83 81       	ldd	r24, Z+3	; 0x03
    1996:	82 60       	ori	r24, 0x02	; 2
    1998:	83 83       	std	Z+3, r24	; 0x03
    199a:	80 91 22 02 	lds	r24, 0x0222
    199e:	90 91 23 02 	lds	r25, 0x0223
    19a2:	89 2b       	or	r24, r25
    19a4:	71 f4       	brne	.+28     	; 0x19c2 <fdevopen+0x8c>
    19a6:	f0 93 23 02 	sts	0x0223, r31
    19aa:	e0 93 22 02 	sts	0x0222, r30
    19ae:	80 91 24 02 	lds	r24, 0x0224
    19b2:	90 91 25 02 	lds	r25, 0x0225
    19b6:	89 2b       	or	r24, r25
    19b8:	21 f4       	brne	.+8      	; 0x19c2 <fdevopen+0x8c>
    19ba:	f0 93 25 02 	sts	0x0225, r31
    19be:	e0 93 24 02 	sts	0x0224, r30
    19c2:	c9 01       	movw	r24, r18
    19c4:	df 91       	pop	r29
    19c6:	cf 91       	pop	r28
    19c8:	1f 91       	pop	r17
    19ca:	0f 91       	pop	r16
    19cc:	08 95       	ret

000019ce <fputc>:
    19ce:	0f 93       	push	r16
    19d0:	1f 93       	push	r17
    19d2:	cf 93       	push	r28
    19d4:	df 93       	push	r29
    19d6:	8c 01       	movw	r16, r24
    19d8:	eb 01       	movw	r28, r22
    19da:	8b 81       	ldd	r24, Y+3	; 0x03
    19dc:	81 ff       	sbrs	r24, 1
    19de:	1b c0       	rjmp	.+54     	; 0x1a16 <fputc+0x48>
    19e0:	82 ff       	sbrs	r24, 2
    19e2:	0d c0       	rjmp	.+26     	; 0x19fe <fputc+0x30>
    19e4:	2e 81       	ldd	r18, Y+6	; 0x06
    19e6:	3f 81       	ldd	r19, Y+7	; 0x07
    19e8:	8c 81       	ldd	r24, Y+4	; 0x04
    19ea:	9d 81       	ldd	r25, Y+5	; 0x05
    19ec:	28 17       	cp	r18, r24
    19ee:	39 07       	cpc	r19, r25
    19f0:	64 f4       	brge	.+24     	; 0x1a0a <fputc+0x3c>
    19f2:	e8 81       	ld	r30, Y
    19f4:	f9 81       	ldd	r31, Y+1	; 0x01
    19f6:	01 93       	st	Z+, r16
    19f8:	f9 83       	std	Y+1, r31	; 0x01
    19fa:	e8 83       	st	Y, r30
    19fc:	06 c0       	rjmp	.+12     	; 0x1a0a <fputc+0x3c>
    19fe:	e8 85       	ldd	r30, Y+8	; 0x08
    1a00:	f9 85       	ldd	r31, Y+9	; 0x09
    1a02:	80 2f       	mov	r24, r16
    1a04:	09 95       	icall
    1a06:	89 2b       	or	r24, r25
    1a08:	31 f4       	brne	.+12     	; 0x1a16 <fputc+0x48>
    1a0a:	8e 81       	ldd	r24, Y+6	; 0x06
    1a0c:	9f 81       	ldd	r25, Y+7	; 0x07
    1a0e:	01 96       	adiw	r24, 0x01	; 1
    1a10:	9f 83       	std	Y+7, r25	; 0x07
    1a12:	8e 83       	std	Y+6, r24	; 0x06
    1a14:	02 c0       	rjmp	.+4      	; 0x1a1a <fputc+0x4c>
    1a16:	0f ef       	ldi	r16, 0xFF	; 255
    1a18:	1f ef       	ldi	r17, 0xFF	; 255
    1a1a:	c8 01       	movw	r24, r16
    1a1c:	df 91       	pop	r29
    1a1e:	cf 91       	pop	r28
    1a20:	1f 91       	pop	r17
    1a22:	0f 91       	pop	r16
    1a24:	08 95       	ret

00001a26 <printf>:
    1a26:	a0 e0       	ldi	r26, 0x00	; 0
    1a28:	b0 e0       	ldi	r27, 0x00	; 0
    1a2a:	e9 e1       	ldi	r30, 0x19	; 25
    1a2c:	fd e0       	ldi	r31, 0x0D	; 13
    1a2e:	0c 94 86 0b 	jmp	0x170c	; 0x170c <__prologue_saves__+0x20>
    1a32:	fe 01       	movw	r30, r28
    1a34:	35 96       	adiw	r30, 0x05	; 5
    1a36:	61 91       	ld	r22, Z+
    1a38:	71 91       	ld	r23, Z+
    1a3a:	80 91 22 02 	lds	r24, 0x0222
    1a3e:	90 91 23 02 	lds	r25, 0x0223
    1a42:	af 01       	movw	r20, r30
    1a44:	0e 94 c8 07 	call	0xf90	; 0xf90 <vfprintf>
    1a48:	20 96       	adiw	r28, 0x00	; 0
    1a4a:	e2 e0       	ldi	r30, 0x02	; 2
    1a4c:	0c 94 a2 0b 	jmp	0x1744	; 0x1744 <__epilogue_restores__+0x20>

00001a50 <putchar>:
    1a50:	60 91 22 02 	lds	r22, 0x0222
    1a54:	70 91 23 02 	lds	r23, 0x0223
    1a58:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <fputc>
    1a5c:	08 95       	ret

00001a5e <puts>:
    1a5e:	0f 93       	push	r16
    1a60:	1f 93       	push	r17
    1a62:	cf 93       	push	r28
    1a64:	df 93       	push	r29
    1a66:	8c 01       	movw	r16, r24
    1a68:	e0 91 22 02 	lds	r30, 0x0222
    1a6c:	f0 91 23 02 	lds	r31, 0x0223
    1a70:	83 81       	ldd	r24, Z+3	; 0x03
    1a72:	81 ff       	sbrs	r24, 1
    1a74:	21 c0       	rjmp	.+66     	; 0x1ab8 <puts+0x5a>
    1a76:	c0 e0       	ldi	r28, 0x00	; 0
    1a78:	d0 e0       	ldi	r29, 0x00	; 0
    1a7a:	0d c0       	rjmp	.+26     	; 0x1a96 <puts+0x38>
    1a7c:	e0 91 22 02 	lds	r30, 0x0222
    1a80:	f0 91 23 02 	lds	r31, 0x0223
    1a84:	20 85       	ldd	r18, Z+8	; 0x08
    1a86:	31 85       	ldd	r19, Z+9	; 0x09
    1a88:	bf 01       	movw	r22, r30
    1a8a:	f9 01       	movw	r30, r18
    1a8c:	09 95       	icall
    1a8e:	89 2b       	or	r24, r25
    1a90:	11 f0       	breq	.+4      	; 0x1a96 <puts+0x38>
    1a92:	cf ef       	ldi	r28, 0xFF	; 255
    1a94:	df ef       	ldi	r29, 0xFF	; 255
    1a96:	f8 01       	movw	r30, r16
    1a98:	81 91       	ld	r24, Z+
    1a9a:	8f 01       	movw	r16, r30
    1a9c:	88 23       	and	r24, r24
    1a9e:	71 f7       	brne	.-36     	; 0x1a7c <puts+0x1e>
    1aa0:	e0 91 22 02 	lds	r30, 0x0222
    1aa4:	f0 91 23 02 	lds	r31, 0x0223
    1aa8:	20 85       	ldd	r18, Z+8	; 0x08
    1aaa:	31 85       	ldd	r19, Z+9	; 0x09
    1aac:	8a e0       	ldi	r24, 0x0A	; 10
    1aae:	bf 01       	movw	r22, r30
    1ab0:	f9 01       	movw	r30, r18
    1ab2:	09 95       	icall
    1ab4:	89 2b       	or	r24, r25
    1ab6:	11 f0       	breq	.+4      	; 0x1abc <puts+0x5e>
    1ab8:	cf ef       	ldi	r28, 0xFF	; 255
    1aba:	df ef       	ldi	r29, 0xFF	; 255
    1abc:	ce 01       	movw	r24, r28
    1abe:	df 91       	pop	r29
    1ac0:	cf 91       	pop	r28
    1ac2:	1f 91       	pop	r17
    1ac4:	0f 91       	pop	r16
    1ac6:	08 95       	ret

00001ac8 <__ultoa_invert>:
    1ac8:	fa 01       	movw	r30, r20
    1aca:	aa 27       	eor	r26, r26
    1acc:	28 30       	cpi	r18, 0x08	; 8
    1ace:	51 f1       	breq	.+84     	; 0x1b24 <__ultoa_invert+0x5c>
    1ad0:	20 31       	cpi	r18, 0x10	; 16
    1ad2:	81 f1       	breq	.+96     	; 0x1b34 <__ultoa_invert+0x6c>
    1ad4:	e8 94       	clt
    1ad6:	6f 93       	push	r22
    1ad8:	6e 7f       	andi	r22, 0xFE	; 254
    1ada:	6e 5f       	subi	r22, 0xFE	; 254
    1adc:	7f 4f       	sbci	r23, 0xFF	; 255
    1ade:	8f 4f       	sbci	r24, 0xFF	; 255
    1ae0:	9f 4f       	sbci	r25, 0xFF	; 255
    1ae2:	af 4f       	sbci	r26, 0xFF	; 255
    1ae4:	b1 e0       	ldi	r27, 0x01	; 1
    1ae6:	3e d0       	rcall	.+124    	; 0x1b64 <__ultoa_invert+0x9c>
    1ae8:	b4 e0       	ldi	r27, 0x04	; 4
    1aea:	3c d0       	rcall	.+120    	; 0x1b64 <__ultoa_invert+0x9c>
    1aec:	67 0f       	add	r22, r23
    1aee:	78 1f       	adc	r23, r24
    1af0:	89 1f       	adc	r24, r25
    1af2:	9a 1f       	adc	r25, r26
    1af4:	a1 1d       	adc	r26, r1
    1af6:	68 0f       	add	r22, r24
    1af8:	79 1f       	adc	r23, r25
    1afa:	8a 1f       	adc	r24, r26
    1afc:	91 1d       	adc	r25, r1
    1afe:	a1 1d       	adc	r26, r1
    1b00:	6a 0f       	add	r22, r26
    1b02:	71 1d       	adc	r23, r1
    1b04:	81 1d       	adc	r24, r1
    1b06:	91 1d       	adc	r25, r1
    1b08:	a1 1d       	adc	r26, r1
    1b0a:	20 d0       	rcall	.+64     	; 0x1b4c <__ultoa_invert+0x84>
    1b0c:	09 f4       	brne	.+2      	; 0x1b10 <__ultoa_invert+0x48>
    1b0e:	68 94       	set
    1b10:	3f 91       	pop	r19
    1b12:	2a e0       	ldi	r18, 0x0A	; 10
    1b14:	26 9f       	mul	r18, r22
    1b16:	11 24       	eor	r1, r1
    1b18:	30 19       	sub	r19, r0
    1b1a:	30 5d       	subi	r19, 0xD0	; 208
    1b1c:	31 93       	st	Z+, r19
    1b1e:	de f6       	brtc	.-74     	; 0x1ad6 <__ultoa_invert+0xe>
    1b20:	cf 01       	movw	r24, r30
    1b22:	08 95       	ret
    1b24:	46 2f       	mov	r20, r22
    1b26:	47 70       	andi	r20, 0x07	; 7
    1b28:	40 5d       	subi	r20, 0xD0	; 208
    1b2a:	41 93       	st	Z+, r20
    1b2c:	b3 e0       	ldi	r27, 0x03	; 3
    1b2e:	0f d0       	rcall	.+30     	; 0x1b4e <__ultoa_invert+0x86>
    1b30:	c9 f7       	brne	.-14     	; 0x1b24 <__ultoa_invert+0x5c>
    1b32:	f6 cf       	rjmp	.-20     	; 0x1b20 <__ultoa_invert+0x58>
    1b34:	46 2f       	mov	r20, r22
    1b36:	4f 70       	andi	r20, 0x0F	; 15
    1b38:	40 5d       	subi	r20, 0xD0	; 208
    1b3a:	4a 33       	cpi	r20, 0x3A	; 58
    1b3c:	18 f0       	brcs	.+6      	; 0x1b44 <__ultoa_invert+0x7c>
    1b3e:	49 5d       	subi	r20, 0xD9	; 217
    1b40:	31 fd       	sbrc	r19, 1
    1b42:	40 52       	subi	r20, 0x20	; 32
    1b44:	41 93       	st	Z+, r20
    1b46:	02 d0       	rcall	.+4      	; 0x1b4c <__ultoa_invert+0x84>
    1b48:	a9 f7       	brne	.-22     	; 0x1b34 <__ultoa_invert+0x6c>
    1b4a:	ea cf       	rjmp	.-44     	; 0x1b20 <__ultoa_invert+0x58>
    1b4c:	b4 e0       	ldi	r27, 0x04	; 4
    1b4e:	a6 95       	lsr	r26
    1b50:	97 95       	ror	r25
    1b52:	87 95       	ror	r24
    1b54:	77 95       	ror	r23
    1b56:	67 95       	ror	r22
    1b58:	ba 95       	dec	r27
    1b5a:	c9 f7       	brne	.-14     	; 0x1b4e <__ultoa_invert+0x86>
    1b5c:	00 97       	sbiw	r24, 0x00	; 0
    1b5e:	61 05       	cpc	r22, r1
    1b60:	71 05       	cpc	r23, r1
    1b62:	08 95       	ret
    1b64:	9b 01       	movw	r18, r22
    1b66:	ac 01       	movw	r20, r24
    1b68:	0a 2e       	mov	r0, r26
    1b6a:	06 94       	lsr	r0
    1b6c:	57 95       	ror	r21
    1b6e:	47 95       	ror	r20
    1b70:	37 95       	ror	r19
    1b72:	27 95       	ror	r18
    1b74:	ba 95       	dec	r27
    1b76:	c9 f7       	brne	.-14     	; 0x1b6a <__ultoa_invert+0xa2>
    1b78:	62 0f       	add	r22, r18
    1b7a:	73 1f       	adc	r23, r19
    1b7c:	84 1f       	adc	r24, r20
    1b7e:	95 1f       	adc	r25, r21
    1b80:	a0 1d       	adc	r26, r0
    1b82:	08 95       	ret

00001b84 <calloc>:
    1b84:	0f 93       	push	r16
    1b86:	1f 93       	push	r17
    1b88:	cf 93       	push	r28
    1b8a:	df 93       	push	r29
    1b8c:	68 9f       	mul	r22, r24
    1b8e:	80 01       	movw	r16, r0
    1b90:	69 9f       	mul	r22, r25
    1b92:	10 0d       	add	r17, r0
    1b94:	78 9f       	mul	r23, r24
    1b96:	10 0d       	add	r17, r0
    1b98:	11 24       	eor	r1, r1
    1b9a:	c8 01       	movw	r24, r16
    1b9c:	0e 94 de 0d 	call	0x1bbc	; 0x1bbc <malloc>
    1ba0:	ec 01       	movw	r28, r24
    1ba2:	00 97       	sbiw	r24, 0x00	; 0
    1ba4:	29 f0       	breq	.+10     	; 0x1bb0 <calloc+0x2c>
    1ba6:	60 e0       	ldi	r22, 0x00	; 0
    1ba8:	70 e0       	ldi	r23, 0x00	; 0
    1baa:	a8 01       	movw	r20, r16
    1bac:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <memset>
    1bb0:	ce 01       	movw	r24, r28
    1bb2:	df 91       	pop	r29
    1bb4:	cf 91       	pop	r28
    1bb6:	1f 91       	pop	r17
    1bb8:	0f 91       	pop	r16
    1bba:	08 95       	ret

00001bbc <malloc>:
    1bbc:	cf 93       	push	r28
    1bbe:	df 93       	push	r29
    1bc0:	bc 01       	movw	r22, r24
    1bc2:	82 30       	cpi	r24, 0x02	; 2
    1bc4:	91 05       	cpc	r25, r1
    1bc6:	10 f4       	brcc	.+4      	; 0x1bcc <malloc+0x10>
    1bc8:	62 e0       	ldi	r22, 0x02	; 2
    1bca:	70 e0       	ldi	r23, 0x00	; 0
    1bcc:	a0 91 28 02 	lds	r26, 0x0228
    1bd0:	b0 91 29 02 	lds	r27, 0x0229
    1bd4:	ed 01       	movw	r28, r26
    1bd6:	e0 e0       	ldi	r30, 0x00	; 0
    1bd8:	f0 e0       	ldi	r31, 0x00	; 0
    1bda:	40 e0       	ldi	r20, 0x00	; 0
    1bdc:	50 e0       	ldi	r21, 0x00	; 0
    1bde:	21 c0       	rjmp	.+66     	; 0x1c22 <malloc+0x66>
    1be0:	88 81       	ld	r24, Y
    1be2:	99 81       	ldd	r25, Y+1	; 0x01
    1be4:	86 17       	cp	r24, r22
    1be6:	97 07       	cpc	r25, r23
    1be8:	69 f4       	brne	.+26     	; 0x1c04 <malloc+0x48>
    1bea:	8a 81       	ldd	r24, Y+2	; 0x02
    1bec:	9b 81       	ldd	r25, Y+3	; 0x03
    1bee:	30 97       	sbiw	r30, 0x00	; 0
    1bf0:	19 f0       	breq	.+6      	; 0x1bf8 <malloc+0x3c>
    1bf2:	93 83       	std	Z+3, r25	; 0x03
    1bf4:	82 83       	std	Z+2, r24	; 0x02
    1bf6:	04 c0       	rjmp	.+8      	; 0x1c00 <malloc+0x44>
    1bf8:	90 93 29 02 	sts	0x0229, r25
    1bfc:	80 93 28 02 	sts	0x0228, r24
    1c00:	fe 01       	movw	r30, r28
    1c02:	34 c0       	rjmp	.+104    	; 0x1c6c <malloc+0xb0>
    1c04:	68 17       	cp	r22, r24
    1c06:	79 07       	cpc	r23, r25
    1c08:	38 f4       	brcc	.+14     	; 0x1c18 <malloc+0x5c>
    1c0a:	41 15       	cp	r20, r1
    1c0c:	51 05       	cpc	r21, r1
    1c0e:	19 f0       	breq	.+6      	; 0x1c16 <malloc+0x5a>
    1c10:	84 17       	cp	r24, r20
    1c12:	95 07       	cpc	r25, r21
    1c14:	08 f4       	brcc	.+2      	; 0x1c18 <malloc+0x5c>
    1c16:	ac 01       	movw	r20, r24
    1c18:	fe 01       	movw	r30, r28
    1c1a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c1c:	9b 81       	ldd	r25, Y+3	; 0x03
    1c1e:	9c 01       	movw	r18, r24
    1c20:	e9 01       	movw	r28, r18
    1c22:	20 97       	sbiw	r28, 0x00	; 0
    1c24:	e9 f6       	brne	.-70     	; 0x1be0 <malloc+0x24>
    1c26:	41 15       	cp	r20, r1
    1c28:	51 05       	cpc	r21, r1
    1c2a:	a9 f1       	breq	.+106    	; 0x1c96 <malloc+0xda>
    1c2c:	ca 01       	movw	r24, r20
    1c2e:	86 1b       	sub	r24, r22
    1c30:	97 0b       	sbc	r25, r23
    1c32:	04 97       	sbiw	r24, 0x04	; 4
    1c34:	08 f4       	brcc	.+2      	; 0x1c38 <malloc+0x7c>
    1c36:	ba 01       	movw	r22, r20
    1c38:	e0 e0       	ldi	r30, 0x00	; 0
    1c3a:	f0 e0       	ldi	r31, 0x00	; 0
    1c3c:	2a c0       	rjmp	.+84     	; 0x1c92 <malloc+0xd6>
    1c3e:	8d 91       	ld	r24, X+
    1c40:	9c 91       	ld	r25, X
    1c42:	11 97       	sbiw	r26, 0x01	; 1
    1c44:	84 17       	cp	r24, r20
    1c46:	95 07       	cpc	r25, r21
    1c48:	f9 f4       	brne	.+62     	; 0x1c88 <malloc+0xcc>
    1c4a:	64 17       	cp	r22, r20
    1c4c:	75 07       	cpc	r23, r21
    1c4e:	81 f4       	brne	.+32     	; 0x1c70 <malloc+0xb4>
    1c50:	12 96       	adiw	r26, 0x02	; 2
    1c52:	8d 91       	ld	r24, X+
    1c54:	9c 91       	ld	r25, X
    1c56:	13 97       	sbiw	r26, 0x03	; 3
    1c58:	30 97       	sbiw	r30, 0x00	; 0
    1c5a:	19 f0       	breq	.+6      	; 0x1c62 <malloc+0xa6>
    1c5c:	93 83       	std	Z+3, r25	; 0x03
    1c5e:	82 83       	std	Z+2, r24	; 0x02
    1c60:	04 c0       	rjmp	.+8      	; 0x1c6a <malloc+0xae>
    1c62:	90 93 29 02 	sts	0x0229, r25
    1c66:	80 93 28 02 	sts	0x0228, r24
    1c6a:	fd 01       	movw	r30, r26
    1c6c:	32 96       	adiw	r30, 0x02	; 2
    1c6e:	4f c0       	rjmp	.+158    	; 0x1d0e <malloc+0x152>
    1c70:	ca 01       	movw	r24, r20
    1c72:	86 1b       	sub	r24, r22
    1c74:	97 0b       	sbc	r25, r23
    1c76:	fd 01       	movw	r30, r26
    1c78:	e8 0f       	add	r30, r24
    1c7a:	f9 1f       	adc	r31, r25
    1c7c:	61 93       	st	Z+, r22
    1c7e:	71 93       	st	Z+, r23
    1c80:	02 97       	sbiw	r24, 0x02	; 2
    1c82:	8d 93       	st	X+, r24
    1c84:	9c 93       	st	X, r25
    1c86:	43 c0       	rjmp	.+134    	; 0x1d0e <malloc+0x152>
    1c88:	fd 01       	movw	r30, r26
    1c8a:	82 81       	ldd	r24, Z+2	; 0x02
    1c8c:	93 81       	ldd	r25, Z+3	; 0x03
    1c8e:	9c 01       	movw	r18, r24
    1c90:	d9 01       	movw	r26, r18
    1c92:	10 97       	sbiw	r26, 0x00	; 0
    1c94:	a1 f6       	brne	.-88     	; 0x1c3e <malloc+0x82>
    1c96:	80 91 26 02 	lds	r24, 0x0226
    1c9a:	90 91 27 02 	lds	r25, 0x0227
    1c9e:	89 2b       	or	r24, r25
    1ca0:	41 f4       	brne	.+16     	; 0x1cb2 <malloc+0xf6>
    1ca2:	80 91 c2 01 	lds	r24, 0x01C2
    1ca6:	90 91 c3 01 	lds	r25, 0x01C3
    1caa:	90 93 27 02 	sts	0x0227, r25
    1cae:	80 93 26 02 	sts	0x0226, r24
    1cb2:	40 91 c4 01 	lds	r20, 0x01C4
    1cb6:	50 91 c5 01 	lds	r21, 0x01C5
    1cba:	41 15       	cp	r20, r1
    1cbc:	51 05       	cpc	r21, r1
    1cbe:	41 f4       	brne	.+16     	; 0x1cd0 <malloc+0x114>
    1cc0:	4d b7       	in	r20, 0x3d	; 61
    1cc2:	5e b7       	in	r21, 0x3e	; 62
    1cc4:	80 91 c0 01 	lds	r24, 0x01C0
    1cc8:	90 91 c1 01 	lds	r25, 0x01C1
    1ccc:	48 1b       	sub	r20, r24
    1cce:	59 0b       	sbc	r21, r25
    1cd0:	20 91 26 02 	lds	r18, 0x0226
    1cd4:	30 91 27 02 	lds	r19, 0x0227
    1cd8:	24 17       	cp	r18, r20
    1cda:	35 07       	cpc	r19, r21
    1cdc:	b0 f4       	brcc	.+44     	; 0x1d0a <malloc+0x14e>
    1cde:	ca 01       	movw	r24, r20
    1ce0:	82 1b       	sub	r24, r18
    1ce2:	93 0b       	sbc	r25, r19
    1ce4:	86 17       	cp	r24, r22
    1ce6:	97 07       	cpc	r25, r23
    1ce8:	80 f0       	brcs	.+32     	; 0x1d0a <malloc+0x14e>
    1cea:	ab 01       	movw	r20, r22
    1cec:	4e 5f       	subi	r20, 0xFE	; 254
    1cee:	5f 4f       	sbci	r21, 0xFF	; 255
    1cf0:	84 17       	cp	r24, r20
    1cf2:	95 07       	cpc	r25, r21
    1cf4:	50 f0       	brcs	.+20     	; 0x1d0a <malloc+0x14e>
    1cf6:	42 0f       	add	r20, r18
    1cf8:	53 1f       	adc	r21, r19
    1cfa:	50 93 27 02 	sts	0x0227, r21
    1cfe:	40 93 26 02 	sts	0x0226, r20
    1d02:	f9 01       	movw	r30, r18
    1d04:	61 93       	st	Z+, r22
    1d06:	71 93       	st	Z+, r23
    1d08:	02 c0       	rjmp	.+4      	; 0x1d0e <malloc+0x152>
    1d0a:	e0 e0       	ldi	r30, 0x00	; 0
    1d0c:	f0 e0       	ldi	r31, 0x00	; 0
    1d0e:	cf 01       	movw	r24, r30
    1d10:	df 91       	pop	r29
    1d12:	cf 91       	pop	r28
    1d14:	08 95       	ret

00001d16 <free>:
    1d16:	cf 93       	push	r28
    1d18:	df 93       	push	r29
    1d1a:	00 97       	sbiw	r24, 0x00	; 0
    1d1c:	09 f4       	brne	.+2      	; 0x1d20 <free+0xa>
    1d1e:	50 c0       	rjmp	.+160    	; 0x1dc0 <free+0xaa>
    1d20:	ec 01       	movw	r28, r24
    1d22:	22 97       	sbiw	r28, 0x02	; 2
    1d24:	1b 82       	std	Y+3, r1	; 0x03
    1d26:	1a 82       	std	Y+2, r1	; 0x02
    1d28:	a0 91 28 02 	lds	r26, 0x0228
    1d2c:	b0 91 29 02 	lds	r27, 0x0229
    1d30:	10 97       	sbiw	r26, 0x00	; 0
    1d32:	09 f1       	breq	.+66     	; 0x1d76 <free+0x60>
    1d34:	40 e0       	ldi	r20, 0x00	; 0
    1d36:	50 e0       	ldi	r21, 0x00	; 0
    1d38:	ac 17       	cp	r26, r28
    1d3a:	bd 07       	cpc	r27, r29
    1d3c:	08 f1       	brcs	.+66     	; 0x1d80 <free+0x6a>
    1d3e:	bb 83       	std	Y+3, r27	; 0x03
    1d40:	aa 83       	std	Y+2, r26	; 0x02
    1d42:	fe 01       	movw	r30, r28
    1d44:	21 91       	ld	r18, Z+
    1d46:	31 91       	ld	r19, Z+
    1d48:	e2 0f       	add	r30, r18
    1d4a:	f3 1f       	adc	r31, r19
    1d4c:	ae 17       	cp	r26, r30
    1d4e:	bf 07       	cpc	r27, r31
    1d50:	79 f4       	brne	.+30     	; 0x1d70 <free+0x5a>
    1d52:	8d 91       	ld	r24, X+
    1d54:	9c 91       	ld	r25, X
    1d56:	11 97       	sbiw	r26, 0x01	; 1
    1d58:	28 0f       	add	r18, r24
    1d5a:	39 1f       	adc	r19, r25
    1d5c:	2e 5f       	subi	r18, 0xFE	; 254
    1d5e:	3f 4f       	sbci	r19, 0xFF	; 255
    1d60:	39 83       	std	Y+1, r19	; 0x01
    1d62:	28 83       	st	Y, r18
    1d64:	12 96       	adiw	r26, 0x02	; 2
    1d66:	8d 91       	ld	r24, X+
    1d68:	9c 91       	ld	r25, X
    1d6a:	13 97       	sbiw	r26, 0x03	; 3
    1d6c:	9b 83       	std	Y+3, r25	; 0x03
    1d6e:	8a 83       	std	Y+2, r24	; 0x02
    1d70:	41 15       	cp	r20, r1
    1d72:	51 05       	cpc	r21, r1
    1d74:	71 f4       	brne	.+28     	; 0x1d92 <free+0x7c>
    1d76:	d0 93 29 02 	sts	0x0229, r29
    1d7a:	c0 93 28 02 	sts	0x0228, r28
    1d7e:	20 c0       	rjmp	.+64     	; 0x1dc0 <free+0xaa>
    1d80:	12 96       	adiw	r26, 0x02	; 2
    1d82:	8d 91       	ld	r24, X+
    1d84:	9c 91       	ld	r25, X
    1d86:	13 97       	sbiw	r26, 0x03	; 3
    1d88:	ad 01       	movw	r20, r26
    1d8a:	00 97       	sbiw	r24, 0x00	; 0
    1d8c:	11 f0       	breq	.+4      	; 0x1d92 <free+0x7c>
    1d8e:	dc 01       	movw	r26, r24
    1d90:	d3 cf       	rjmp	.-90     	; 0x1d38 <free+0x22>
    1d92:	fa 01       	movw	r30, r20
    1d94:	d3 83       	std	Z+3, r29	; 0x03
    1d96:	c2 83       	std	Z+2, r28	; 0x02
    1d98:	21 91       	ld	r18, Z+
    1d9a:	31 91       	ld	r19, Z+
    1d9c:	e2 0f       	add	r30, r18
    1d9e:	f3 1f       	adc	r31, r19
    1da0:	ce 17       	cp	r28, r30
    1da2:	df 07       	cpc	r29, r31
    1da4:	69 f4       	brne	.+26     	; 0x1dc0 <free+0xaa>
    1da6:	88 81       	ld	r24, Y
    1da8:	99 81       	ldd	r25, Y+1	; 0x01
    1daa:	28 0f       	add	r18, r24
    1dac:	39 1f       	adc	r19, r25
    1dae:	2e 5f       	subi	r18, 0xFE	; 254
    1db0:	3f 4f       	sbci	r19, 0xFF	; 255
    1db2:	fa 01       	movw	r30, r20
    1db4:	31 83       	std	Z+1, r19	; 0x01
    1db6:	20 83       	st	Z, r18
    1db8:	8a 81       	ldd	r24, Y+2	; 0x02
    1dba:	9b 81       	ldd	r25, Y+3	; 0x03
    1dbc:	93 83       	std	Z+3, r25	; 0x03
    1dbe:	82 83       	std	Z+2, r24	; 0x02
    1dc0:	df 91       	pop	r29
    1dc2:	cf 91       	pop	r28
    1dc4:	08 95       	ret

00001dc6 <memset>:
    1dc6:	dc 01       	movw	r26, r24
    1dc8:	01 c0       	rjmp	.+2      	; 0x1dcc <memset+0x6>
    1dca:	6d 93       	st	X+, r22
    1dcc:	41 50       	subi	r20, 0x01	; 1
    1dce:	50 40       	sbci	r21, 0x00	; 0
    1dd0:	e0 f7       	brcc	.-8      	; 0x1dca <memset+0x4>
    1dd2:	08 95       	ret

00001dd4 <_exit>:
    1dd4:	f8 94       	cli

00001dd6 <__stop_program>:
    1dd6:	ff cf       	rjmp	.-2      	; 0x1dd6 <__stop_program>
