// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "03/08/2018 10:43:27"

// 
// Device: Altera EP2C8Q208C8 Package PQFP208
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module VGA_TOP (
	CLK,
	RST_N,
	VSYNC,
	HSYNC,
	DATA_OUT);
input 	CLK;
input 	RST_N;
output 	VSYNC;
output 	HSYNC;
output 	[7:0] DATA_OUT;

// Design Ports Information
// VSYNC	=>  Location: PIN_116,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HSYNC	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[0]	=>  Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[1]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[2]	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[3]	=>  Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[4]	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[5]	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[6]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OUT[7]	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RST_N	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("VGA_TOP_v.sdo");
// synopsys translate_on

wire \PLL_IP_inst|altpll_component|pll~CLK1 ;
wire \PLL_IP_inst|altpll_component|pll~CLK2 ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \VGA_inst|Add1~0_combout ;
wire \VGA_inst|Add1~2_combout ;
wire \VGA_inst|Add1~4_combout ;
wire \VGA_inst|Add1~6_combout ;
wire \VGA_inst|Add1~8_combout ;
wire \VGA_inst|Add1~12_combout ;
wire \VGA_inst|Add1~26_combout ;
wire \VGA_inst|Add0~10_combout ;
wire \VGA_inst|Add0~29 ;
wire \VGA_inst|Add0~30_combout ;
wire \VGA_inst|Add2~0_combout ;
wire \VGA_inst|Add2~2_combout ;
wire \VGA_inst|Add2~4_combout ;
wire \VGA_inst|Add2~6_combout ;
wire \VGA_inst|Add2~9 ;
wire \VGA_inst|Add2~11 ;
wire \VGA_inst|Add2~10_combout ;
wire \VGA_inst|Add3~6_combout ;
wire \VGA_inst|Add4~0_combout ;
wire \VGA_inst|Add4~6_combout ;
wire \VGA_inst|Add5~2_combout ;
wire \VGA_inst|Add5~16_combout ;
wire \VGA_inst|ADDRESS_n[12]~28_combout ;
wire \VGA_inst|Add2~13 ;
wire \VGA_inst|Add2~12_combout ;
wire \VGA_inst|Add3~9 ;
wire \VGA_inst|Add5~20_combout ;
wire \VGA_inst|Add2~15 ;
wire \VGA_inst|Add2~14_combout ;
wire \VGA_inst|Add3~11 ;
wire \VGA_inst|Add3~10_combout ;
wire \VGA_inst|Add4~15 ;
wire \VGA_inst|Add5~22_combout ;
wire \VGA_inst|Add2~16_combout ;
wire \VGA_inst|Add3~12_combout ;
wire \VGA_inst|Add4~16_combout ;
wire \VGA_inst|LessThan1~0_combout ;
wire \VGA_inst|Equal0~0_combout ;
wire \VGA_inst|LessThan3~0_combout ;
wire \VGA_inst|always10~3_combout ;
wire \VGA_inst|LessThan2~0_combout ;
wire \VGA_inst|always10~4_combout ;
wire \VGA_inst|Equal0~4_combout ;
wire \VGA_inst|vsync_cnt[13]~8_combout ;
wire \VGA_inst|hsync_cnt_n[5]~1_combout ;
wire \VGA_inst|always10~6_combout ;
wire \CLK~combout ;
wire \PLL_IP_inst|altpll_component|_clk0 ;
wire \PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA_inst|Add0~0_combout ;
wire \VGA_inst|hsync_cnt_n[0]~2_combout ;
wire \RST_N~combout ;
wire \RST_N~clkctrl_outclk ;
wire \VGA_inst|Add0~1 ;
wire \VGA_inst|Add0~2_combout ;
wire \VGA_inst|Add0~3 ;
wire \VGA_inst|Add0~4_combout ;
wire \VGA_inst|Add0~5 ;
wire \VGA_inst|Add0~7 ;
wire \VGA_inst|Add0~8_combout ;
wire \VGA_inst|Add0~9 ;
wire \VGA_inst|Add0~11 ;
wire \VGA_inst|Add0~13 ;
wire \VGA_inst|Add0~14_combout ;
wire \VGA_inst|Add0~15 ;
wire \VGA_inst|Add0~17 ;
wire \VGA_inst|Add0~18_combout ;
wire \VGA_inst|Add0~19 ;
wire \VGA_inst|Add0~20_combout ;
wire \VGA_inst|hsync_cnt_n[10]~0_combout ;
wire \VGA_inst|Equal0~3_combout ;
wire \VGA_inst|Add0~21 ;
wire \VGA_inst|Add0~22_combout ;
wire \VGA_inst|Add0~16_combout ;
wire \VGA_inst|Equal0~1_combout ;
wire \VGA_inst|Equal0~2_combout ;
wire \VGA_inst|Equal0~5_combout ;
wire \VGA_inst|vsync_cnt[2]~1_combout ;
wire \VGA_inst|vsync_cnt[0]~16_combout ;
wire \VGA_inst|always3~4_combout ;
wire \VGA_inst|vsync_cnt[4]~5_combout ;
wire \VGA_inst|vsync_cnt[3]~14_combout ;
wire \VGA_inst|Add1~1 ;
wire \VGA_inst|Add1~3 ;
wire \VGA_inst|Add1~5 ;
wire \VGA_inst|Add1~7 ;
wire \VGA_inst|Add1~9 ;
wire \VGA_inst|Add1~10_combout ;
wire \VGA_inst|vsync_cnt[5]~3_combout ;
wire \VGA_inst|always3~5_combout ;
wire \VGA_inst|vsync_cnt[15]~0_combout ;
wire \VGA_inst|vsync_cnt[6]~2_combout ;
wire \VGA_inst|Add1~11 ;
wire \VGA_inst|Add1~13 ;
wire \VGA_inst|Add1~14_combout ;
wire \VGA_inst|vsync_cnt[7]~12_combout ;
wire \VGA_inst|Add1~15 ;
wire \VGA_inst|Add1~16_combout ;
wire \VGA_inst|vsync_cnt[8]~13_combout ;
wire \VGA_inst|Add1~17 ;
wire \VGA_inst|Add1~18_combout ;
wire \VGA_inst|vsync_cnt[9]~4_combout ;
wire \VGA_inst|Add1~19 ;
wire \VGA_inst|Add1~20_combout ;
wire \VGA_inst|vsync_cnt[10]~11_combout ;
wire \VGA_inst|Add1~21 ;
wire \VGA_inst|Add1~22_combout ;
wire \VGA_inst|vsync_cnt[11]~10_combout ;
wire \VGA_inst|Add1~23 ;
wire \VGA_inst|Add1~25 ;
wire \VGA_inst|Add1~27 ;
wire \VGA_inst|Add1~28_combout ;
wire \VGA_inst|vsync_cnt[14]~7_combout ;
wire \VGA_inst|Add1~29 ;
wire \VGA_inst|Add1~30_combout ;
wire \VGA_inst|vsync_cnt[15]~6_combout ;
wire \VGA_inst|Add1~24_combout ;
wire \VGA_inst|vsync_cnt[12]~9_combout ;
wire \VGA_inst|always3~0_combout ;
wire \VGA_inst|always3~1_combout ;
wire \VGA_inst|always3~2_combout ;
wire \VGA_inst|LessThan1~1_combout ;
wire \VGA_inst|VSYNC~regout ;
wire \VGA_inst|LessThan0~0_combout ;
wire \VGA_inst|HSYNC~regout ;
wire \VGA_inst|Add0~23 ;
wire \VGA_inst|Add0~25 ;
wire \VGA_inst|Add0~26_combout ;
wire \VGA_inst|Add0~27 ;
wire \VGA_inst|Add0~28_combout ;
wire \VGA_inst|vsync_cnt[1]~15_combout ;
wire \VGA_inst|Add2~1 ;
wire \VGA_inst|Add2~3 ;
wire \VGA_inst|Add2~5 ;
wire \VGA_inst|Add2~7 ;
wire \VGA_inst|Add2~8_combout ;
wire \VGA_inst|Add3~1 ;
wire \VGA_inst|Add3~3 ;
wire \VGA_inst|Add3~5 ;
wire \VGA_inst|Add3~7 ;
wire \VGA_inst|Add3~8_combout ;
wire \VGA_inst|Add0~24_combout ;
wire \VGA_inst|Add3~4_combout ;
wire \VGA_inst|Add3~2_combout ;
wire \VGA_inst|Add3~0_combout ;
wire \VGA_inst|Add4~1 ;
wire \VGA_inst|Add4~3 ;
wire \VGA_inst|Add4~5 ;
wire \VGA_inst|Add4~7 ;
wire \VGA_inst|Add4~9 ;
wire \VGA_inst|Add4~11 ;
wire \VGA_inst|Add4~13 ;
wire \VGA_inst|Add4~14_combout ;
wire \VGA_inst|Add4~12_combout ;
wire \VGA_inst|Add4~10_combout ;
wire \VGA_inst|Add4~8_combout ;
wire \VGA_inst|Add4~4_combout ;
wire \VGA_inst|Add4~2_combout ;
wire \VGA_inst|Add0~12_combout ;
wire \VGA_inst|Add5~1 ;
wire \VGA_inst|Add5~3 ;
wire \VGA_inst|Add5~5 ;
wire \VGA_inst|Add5~7 ;
wire \VGA_inst|Add5~9 ;
wire \VGA_inst|Add5~11 ;
wire \VGA_inst|Add5~13 ;
wire \VGA_inst|Add5~15 ;
wire \VGA_inst|Add5~17 ;
wire \VGA_inst|Add5~19 ;
wire \VGA_inst|Add5~21 ;
wire \VGA_inst|Add5~23 ;
wire \VGA_inst|Add5~24_combout ;
wire \VGA_inst|Add5~18_combout ;
wire \VGA_inst|Add5~14_combout ;
wire \VGA_inst|Add5~12_combout ;
wire \VGA_inst|Add5~10_combout ;
wire \VGA_inst|Add5~8_combout ;
wire \VGA_inst|Add5~6_combout ;
wire \VGA_inst|Add5~4_combout ;
wire \VGA_inst|ADDRESS_n[4]~13 ;
wire \VGA_inst|ADDRESS_n[5]~15 ;
wire \VGA_inst|ADDRESS_n[6]~17 ;
wire \VGA_inst|ADDRESS_n[7]~19 ;
wire \VGA_inst|ADDRESS_n[8]~21 ;
wire \VGA_inst|ADDRESS_n[9]~23 ;
wire \VGA_inst|ADDRESS_n[10]~25 ;
wire \VGA_inst|ADDRESS_n[11]~27 ;
wire \VGA_inst|ADDRESS_n[12]~29 ;
wire \VGA_inst|ADDRESS_n[13]~31 ;
wire \VGA_inst|ADDRESS_n[14]~33 ;
wire \VGA_inst|ADDRESS_n[15]~34_combout ;
wire \VGA_inst|LessThan4~1_combout ;
wire \VGA_inst|always3~3_combout ;
wire \VGA_inst|Add0~6_combout ;
wire \VGA_inst|LessThan5~0_combout ;
wire \VGA_inst|always10~2_combout ;
wire \VGA_inst|LessThan4~0_combout ;
wire \VGA_inst|always10~5_combout ;
wire \VGA_inst|ADDRESS_n[14]~32_combout ;
wire \VGA_inst|ADDRESS_n[13]~30_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|deep_decode|w_anode203w[2]~0_combout ;
wire \VGA_inst|ADDRESS_n~36_combout ;
wire \VGA_inst|LessThan6~0_combout ;
wire \VGA_inst|ADDRESS[0]~0_combout ;
wire \VGA_inst|ADDRESS_n~37_combout ;
wire \VGA_inst|ADDRESS[1]~1_combout ;
wire \VGA_inst|ADDRESS_n~38_combout ;
wire \VGA_inst|ADDRESS[2]~2_combout ;
wire \VGA_inst|Add5~0_combout ;
wire \VGA_inst|ADDRESS_n~39_combout ;
wire \VGA_inst|ADDRESS[3]~3_combout ;
wire \VGA_inst|ADDRESS_n[4]~12_combout ;
wire \VGA_inst|ADDRESS[4]~4_combout ;
wire \VGA_inst|ADDRESS_n[5]~14_combout ;
wire \VGA_inst|ADDRESS[5]~5_combout ;
wire \VGA_inst|ADDRESS_n[6]~16_combout ;
wire \VGA_inst|ADDRESS[6]~6_combout ;
wire \VGA_inst|ADDRESS_n[7]~18_combout ;
wire \VGA_inst|ADDRESS[7]~7_combout ;
wire \VGA_inst|ADDRESS_n[8]~20_combout ;
wire \VGA_inst|ADDRESS[8]~8_combout ;
wire \VGA_inst|ADDRESS_n[9]~22_combout ;
wire \VGA_inst|ADDRESS[9]~9_combout ;
wire \VGA_inst|ADDRESS_n[10]~24_combout ;
wire \VGA_inst|ADDRESS[10]~10_combout ;
wire \VGA_inst|ADDRESS_n[11]~26_combout ;
wire \VGA_inst|ADDRESS[11]~11_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \VGA_inst|ADDRESS[12]~12_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \VGA_inst|DATA_OUT_n[0]~0_combout ;
wire \VGA_inst|ADDRESS[13]~13_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \VGA_inst|DATA_OUT_n[1]~1_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \VGA_inst|DATA_OUT_n[2]~2_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \VGA_inst|DATA_OUT_n[3]~3_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \VGA_inst|DATA_OUT_n[4]~4_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \VGA_inst|DATA_OUT_n[5]~5_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \VGA_inst|DATA_OUT_n[6]~6_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \VGA_inst|DATA_OUT_n[7]~7_combout ;
wire \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire [15:0] \VGA_inst|vsync_cnt ;
wire [15:0] \VGA_inst|hsync_cnt ;
wire [15:0] \VGA_inst|ADDRESS_n ;
wire [7:0] \VGA_inst|DATA_OUT_n ;
wire [1:0] \ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [1:0] \ROM_IP_inst|altsyncram_component|auto_generated|address_reg_a ;

wire [2:0] \PLL_IP_inst|altpll_component|pll_CLK_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;

assign \PLL_IP_inst|altpll_component|_clk0  = \PLL_IP_inst|altpll_component|pll_CLK_bus [0];
assign \PLL_IP_inst|altpll_component|pll~CLK1  = \PLL_IP_inst|altpll_component|pll_CLK_bus [1];
assign \PLL_IP_inst|altpll_component|pll~CLK2  = \PLL_IP_inst|altpll_component|pll_CLK_bus [2];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

// Location: M4K_X11_Y4
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[12]~12_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~11_combout ,\VGA_inst|ADDRESS[10]~10_combout ,\VGA_inst|ADDRESS[9]~9_combout ,\VGA_inst|ADDRESS[8]~8_combout ,\VGA_inst|ADDRESS[7]~7_combout ,\VGA_inst|ADDRESS[6]~6_combout ,\VGA_inst|ADDRESS[5]~5_combout ,\VGA_inst|ADDRESS[4]~4_combout ,
\VGA_inst|ADDRESS[3]~3_combout ,\VGA_inst|ADDRESS[2]~2_combout ,\VGA_inst|ADDRESS[1]~1_combout ,\VGA_inst|ADDRESS[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "pikaqiu.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_vb71:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 12288;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hFEE8FFF6FFFFCD0FFDFFFFFFA0019FFFFCB9C7FDFFFFFFDE7FFFFFFFC191DFFFFDD9D7EBFFFFDFD67FFFFFFFD7FD1FFFFD1FAFF8BFFF7CF4740FFFFF3FFF9FFFFCB9BFF7BFFF16740003FFFF7FFFCFFFFD7ACFF8BBFC136003DFFFFEFEEFEFFFFD37EFFFFFFD83F00FBFFFFEFF67FFFFFFCE5FFFFFFF77D028FFFFFDFFB71FFFFF0FFFFFFFF2F22CE5FFFFFEFF9FDFFFFBAF3FFFFFE6FA2FFBFFFFFDFFDDDFFFFF1FBFFFFBDEF83FFFFFFFFBFFFE6FFFFA5FFFFFFC81FF3FFBEFFFFB7FF2F7FFFD6FFFFFFFA7FFF5247FFFFEBFFBE7FFFAFFFFFFFFE53FFEDC7FFFFF37FCD7FFEF3FFFFFFFFFC7FF5E7FFFFFD4CA21FFF5FFFFFFFFF8F7BF8FFFFF7F8610B3FF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hF5FFF7FFFFFEF53FD3FFFC7FC00C99FFF1EFB7FFF7FB25BFD27FF587D9F73BFFFFFF75FFF66A3FBFED40E57AB47D7AFFF87FB8FFF0877FFFE0C38573DC1EFAFFFC6781FFFC7B7FFFEFFC7E793E7FF87FFB37F5FFF87FCE47E5ACFF7F4FF9F4FFFBFB3DFFF67FFF8FE3FC1EFF51DBF2FFFAFD75FFF27FF7FFF3485FBFE53FE57FF93F6FFFF8EFE7BFE3E8FFBFFFFFE0FFF9BFFFFFFFEBFFDFC674FF7FFFFFFF7FFBBFDFFFFF73F73FE43CFFDFFEFFF73FF77FBFFFFEE3F7DC03947FFFFFFFEF3FF77FCFFFFE6FFBF9AFAB7FFFFBFFE73FE77FF3FFFF3FFBF41FCE3FFFFFFFEFFFEF7FEC1FFFFFFFF53FDFBFFFFFFFFFFFCF7FFFEFFFFFFFFA7FFF9FFFF177FFFF;
// synopsys translate_on

// Location: M4K_X27_Y4
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[12]~12_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~11_combout ,\VGA_inst|ADDRESS[10]~10_combout ,\VGA_inst|ADDRESS[9]~9_combout ,\VGA_inst|ADDRESS[8]~8_combout ,\VGA_inst|ADDRESS[7]~7_combout ,\VGA_inst|ADDRESS[6]~6_combout ,\VGA_inst|ADDRESS[5]~5_combout ,\VGA_inst|ADDRESS[4]~4_combout ,
\VGA_inst|ADDRESS[3]~3_combout ,\VGA_inst|ADDRESS[2]~2_combout ,\VGA_inst|ADDRESS[1]~1_combout ,\VGA_inst|ADDRESS[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "pikaqiu.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_vb71:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 12288;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'hFFBFFFEEFFFFA3DFFFFFFFFFDFFFFFFFFF57EFE3FFFFA1EFFFFFFFFFBFFFFFFFFE9FEFF03FFF81EEFFFFFFFFBFFFFFFFFFFFDFF93FFF81EEFFFFFFFFFFFFFFFFFF3FDFFC3FFFE8E0FFFFFFFFFFFFFFFFFCB3EFFC7FFFEC7EFC3FFFFFFFFFFFFFFEECFFFFFFFE7C36F77FFFFFFF9FFFFFF8DBFFFFFFFCF83E35FFFFFEFF4FFFFFFC77FFFFFFFDFDDF0BFFFFFDFFE72FFFFD0FFFFFFFF9FDC807FFFFFFFFF13FFFFC6FFFFFFC21FFC017FFFFFDFFF997FFF92FFFFFFF03FFD017FFFFFCFFFD9FFFEE3FFFFFFFCDFFF9E3FFFFFF3FFE1BFFE63FFFFFFFF77FFF3FFFFFFFEFFD2FFFF3FFFFFFFFFA2FFF9FFFFFFFAC33FFFFFAFFFFFFFFFD0BFFCFFFFFBFD9FFFFFF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hF3BFFFFFFFFD03FFEFFFFF1FDFFD6FFFFEFFFBFFFFFE13FFEDFFF87FC1EFBEFFFFCFBBFFF98D9FFFFE3F04F1E7FEFEFFF8EF37FFFF06FFFFFD2078FBE1E2FFFFF87F77FFFFFCFFFFF423FCFDC07FFFFFFC7F37FFFFFFFFFFF653FEFE71FBF77FFC3F87FFFFFFEF1FFE03FF7F9FC7F07FFD3F8FFFFFFFEF9FFDA7FF7FF8FFF27FFFFF9FFFFFFFFFFFFC97FF7FFFFFF77FFFFF8FFFFFFFF7BFF90BFFBFFFFFE7FFFFFFDFFFFFBBFF9FDBC7FFFFFFFFEFFFFFFFFFFFFE1FFFFEFFB5FFFFFFFFFFFFFFFFFFFFFF17F7FE5FFCFFFFFFFFFFFFFFFFEFFFFE6FF7FFFFDFFFFFFFFFFFFFFFFFF3FFFFFFFFFAFFEFFFFFFFFFEFFFFFFFF01FFFFFFFFBFFEFFFFFFE73EFFF;
// synopsys translate_on

// Location: M4K_X11_Y8
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_IP_inst|altsyncram_component|auto_generated|deep_decode|w_anode203w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~11_combout ,\VGA_inst|ADDRESS[10]~10_combout ,\VGA_inst|ADDRESS[9]~9_combout ,\VGA_inst|ADDRESS[8]~8_combout ,\VGA_inst|ADDRESS[7]~7_combout ,\VGA_inst|ADDRESS[6]~6_combout ,\VGA_inst|ADDRESS[5]~5_combout ,\VGA_inst|ADDRESS[4]~4_combout ,
\VGA_inst|ADDRESS[3]~3_combout ,\VGA_inst|ADDRESS[2]~2_combout ,\VGA_inst|ADDRESS[1]~1_combout ,\VGA_inst|ADDRESS[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "pikaqiu.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_vb71:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 12288;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFF9FFFFFFFFFFFFFFFFFFFFE03FFFFFFFE1FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFE7FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFCFFFFF80FFFFFFFFFFFFFFFFFFFFFFFF8FFFFF807FFFFFFFFFFFFFFF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X27_Y3
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[12]~12_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~11_combout ,\VGA_inst|ADDRESS[10]~10_combout ,\VGA_inst|ADDRESS[9]~9_combout ,\VGA_inst|ADDRESS[8]~8_combout ,\VGA_inst|ADDRESS[7]~7_combout ,\VGA_inst|ADDRESS[6]~6_combout ,\VGA_inst|ADDRESS[5]~5_combout ,\VGA_inst|ADDRESS[4]~4_combout ,
\VGA_inst|ADDRESS[3]~3_combout ,\VGA_inst|ADDRESS[2]~2_combout ,\VGA_inst|ADDRESS[1]~1_combout ,\VGA_inst|ADDRESS[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "pikaqiu.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_vb71:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 12288;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hFD03E7F07EC378B502CB75FDA7F81FFFFE6287A83FC33A0085EF9FFDE4281FFFFC5287E57F41A8FD9167FE3D6A83AFFFFF54CFEF2C01A6845AE7FFFC38EADFFFFDD5F7FBD0FA21E53487F9FD312FCFFFFD379FFECEE2FABC0BE7BEFD43B3FFFFF88EEB7F88EEE07EC4D7BFFB82971FFFFC6E3FBF006087F4012FEFF4479FBFFFF59F2FFFB81D0A3A5EFFF3F9CF99BFFFFCB48FFFB20F8767D7FFFFFC6FE5F7FFFAA71FB78349FF41E3E59FEA8FE6FFFFFF5F97FF466ABEEBFE9D7FFB4FFA87FFE17FD538E3443F8BEBA7FFF6E7FDE7FFEEEF2FBBFF0D0781D89DCFCE5F92F7FFF7A7B464FFE54B0663E63F4FBC9B85FFF2EFFBF41FF7994CD583661E767C3BFF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'hFDEFFBA70BFB68CC0DE066876B3FE6FFF6EF34EB5F7ED360B3A026B19EA0D0FFF77F5243E4484147363D10541A3FF8FFFE7FA30266A6FA320F7C136BC81771FFFBED2EFE85BB85CF3469B827A5CEF2FFF929160FF1FF3F2D14C04250081DF3FFFDF34EFBB377D9AE00D7E218EF7BED7FFEFF0FE36FFFB1624D4AB3089247FCBFFE3D3DF7F677A0C051F1E780FDCFFC7FFB7E4CFF3B6230106423ADE0FEBFE23FF27F7EBC3E0090F337FD0B9CFDFFFBFFF0BF578F776AE8F421B48BC9EAFFE63FE4BFE4227C84FC6FBA3CC1FFF5FFFEFFECFFF4EBDF41EC00FE1CEDABF7FFF67FC53FD62A77F2EB7B82474F49CF9FD63FFCFFF2677FFFD2586437FC47F5F3F7DF;
// synopsys translate_on

// Location: M4K_X27_Y12
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_IP_inst|altsyncram_component|auto_generated|deep_decode|w_anode203w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~11_combout ,\VGA_inst|ADDRESS[10]~10_combout ,\VGA_inst|ADDRESS[9]~9_combout ,\VGA_inst|ADDRESS[8]~8_combout ,\VGA_inst|ADDRESS[7]~7_combout ,\VGA_inst|ADDRESS[6]~6_combout ,\VGA_inst|ADDRESS[5]~5_combout ,\VGA_inst|ADDRESS[4]~4_combout ,
\VGA_inst|ADDRESS[3]~3_combout ,\VGA_inst|ADDRESS[2]~2_combout ,\VGA_inst|ADDRESS[1]~1_combout ,\VGA_inst|ADDRESS[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "pikaqiu.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_vb71:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 12288;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hDFFFC8FDFFFFFFFEFFE7DFFFF605FFFFDEFE21FFFFFFEFFDFFF7FFFFFF05FFFFDEFF5FFFFFFFC7F3FFFFFFDFFFBFEFFFFEFCDFFFFFFFDEFFFFFFFFCFFDFFEFFFEDFCC7FFFFFFFFFFFFFFFFCFF7FFEFFFEDF8FFFFFFFFBFFFFFFFFFFF67FFEFFFEDFFBC3FFFFF7FFFFFFFFFFFDFFFEFBFEFFFFFFFFFFEFFFFFFFFFFEF3FFFEFBFF3FFFFFFFFF9FFFFFFFFFFAFBFFFEDBFF3FFFFFFFFFFFFFFF7FFFF97BFFFF5BFFBFFFFFEFFFFFFFFFBFFFFEBBFFFFE7FF7FFFFFFC17FFFFFE5FFFFF3BFFFFFFFFFFFFFFFE1FFFFF2E1FFFFCF3FFFFFFFFFFFFFFFEFFFFFA71FFFFFFFBFFFFFFFFFFFFFFFD77FFFBE3FFFFFFFFFFFFFFFFFFFFFFF39FFFF47FFFFFFFFFFFFFFFF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFFFF89FFFFE717FFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X11_Y15
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[12]~12_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~11_combout ,\VGA_inst|ADDRESS[10]~10_combout ,\VGA_inst|ADDRESS[9]~9_combout ,\VGA_inst|ADDRESS[8]~8_combout ,\VGA_inst|ADDRESS[7]~7_combout ,\VGA_inst|ADDRESS[6]~6_combout ,\VGA_inst|ADDRESS[5]~5_combout ,\VGA_inst|ADDRESS[4]~4_combout ,
\VGA_inst|ADDRESS[3]~3_combout ,\VGA_inst|ADDRESS[2]~2_combout ,\VGA_inst|ADDRESS[1]~1_combout ,\VGA_inst|ADDRESS[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "pikaqiu.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_vb71:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 12288;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hFFBFFFEEFFFFA3DFFFFFFFFFDFFFFFFFFF57EFE3FFFFA1EFFFFFFFFFBFFFFFFFFE9FEFF03FFF81EEFFFFFFFFBFFFFFFFFFFFDFF93FFF81EEFFFFFFFFFFFFFFFFFF3FDFFC3FFFE8E0FFFFFFFFFFFFFFFFFCB3EFFC7FFFEC7EFC3FFFFFFFFFFFFFFEECFFFFFFFE7C36F77FFFFFFF9FFFFFF8DBFFFFFFFCF83E35FFFFFEFF4FFFFFFC77FFFFFFFDFDDF0BFFFFFDFFE72FFFFD0FFFFFFFF9FDC807FFFFFFFFF13FFFFC6FFFFFFC21FFC017FFFFFDFFF997FFF92FFFFFFF03FFD017FFFFFCFFFD9FFFEE3FFFFFFFCDFFF9E3FFFFFF3FFE1BFFE63FFFFFFFF77FFF3FFFFFFFEFFD2FFFF3FFFFFFFFFA2FFF9FFFFFFFAC33FFFFFAFFFFFFFFFD0BFFCFFFFFBFD9FFFFFF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hF3BFFFFFFFFD03FFEFFFFF1FDFFD6FFFFEFFFBFFFFFE13FFEDFFF87FC1EFBEFFFFCFBBFFF98D9FFFFE3F04F1E7FEFEFFF8EF37FFFF06FFFFFD2078FBE1E2FFFFF87F77FFFFFCFFFFF423FCFDC07FFFFFFC7F37FFFFFFFFFFF653FEFE71FBF77FFC3F87FFFFFFEF1FFE03FF7F9FC7F07FFD3F8FFFFFFFEF9FFDA7FF7FF8FFF27FFFFF9FFFFFFFFFFFFC97FF7FFFFFF77FFFFF8FFFFFFFF7BFF90BFFBFFFFFE7FFFFFFDFFFFFBBFF9FDBC7FFFFFFFFEFFFFFFFFFFFFE1FFFFEFFB5FFFFFFFFFFFFFFFFFFFFFF17F7FE5FFCFFFFFFFFFFFFFFFFEFFFFE6FF7FFFFDFFFFFFFFFFFFFFFFFF3FFFFFFFFFAFFEFFFFFFFFFEFFFFFFFF01FFFFFFFFBFFEFFFFFFE73EFFF;
// synopsys translate_on

// Location: M4K_X11_Y6
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[12]~12_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~11_combout ,\VGA_inst|ADDRESS[10]~10_combout ,\VGA_inst|ADDRESS[9]~9_combout ,\VGA_inst|ADDRESS[8]~8_combout ,\VGA_inst|ADDRESS[7]~7_combout ,\VGA_inst|ADDRESS[6]~6_combout ,\VGA_inst|ADDRESS[5]~5_combout ,\VGA_inst|ADDRESS[4]~4_combout ,
\VGA_inst|ADDRESS[3]~3_combout ,\VGA_inst|ADDRESS[2]~2_combout ,\VGA_inst|ADDRESS[1]~1_combout ,\VGA_inst|ADDRESS[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "pikaqiu.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_vb71:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 12288;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'hFFC7FFF1FFFFDFFFFFFFFFFFFFFFFFFFFF8FFFF07FFFDFFFFFFFFFFFFFFFFFFFFF3FCFF07FFFFFFFFFFFFFFFFFFFFFFFFE3FCFF27FFFFFFFFFFFFFFFFFFFFFFFFE7FCFF87FFFFFFFFFFFFFFFFFFFFFFFFE7DDFFFFFFFFFF1FFFFFFFFFF1FFFFFFC73DFFFFFFFFFF9F8FFFFFFFF0FFFFFFC67FFFFFFFFFFF9C3FFFFFFFF87BFFFF8CFFFFFFFFFFFF807FFFFFFFFC39FFFF8DFFFFFFFFFFFF00FFFFFFFFFE38FFFF99FFFFFFFFFFFE00FFFFFFFFFF18FFFFD9FFFFFFFFFFFE00FFFFFFFFFF807FFF19FFFFFFFF3FFFE1FFFFFFFFFFC07FFF19FFFFFFFF8FFFFFFFFFFFF9FFE03FFF09FFFFFFFFC1FFFFFFFFFFFC3FC03FFF19FFFFFFFFE07FFFFFFFFFFE00001FF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hF9DFFFFFFFFE03FFFFFFFFFFE00391FFF9DFFFFFFFFC0FFFFFFFFFFFE61FD1FFF8FFFFFFFFF07FFFFFFFFBFFC3FFF1FFFFFFFFFFFFF9FFFFFE1FFFFC03FDF0FFFFFFBFFFFFFFFFFFF81FFFFE0181F0FFFFFF8FFFFFFFFFFFF83FFFFF8007F8FFFFFF8FFFFFFFFFFFFC3FFFFFE03FFFFFFFFF8FFFFFFFFFFFFE1FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFF0FFFFFFFFFFFFFFFFF9FFFFF87FFFFFF87FFFFFFFFFFFFFFFFBFFFFF07FFFFFF83FFFFFFFFFFFFFFFFFFFFFF07FFFFFFCBFFFFFFFFFFFFFFFFFFFFFE0FFFFCFFDFFFFFFFFFFFFFFFFFFFFFFF9FFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFF8FFFFF;
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneii_lcell_comb \VGA_inst|Add1~0 (
// Equation(s):
// \VGA_inst|Add1~0_combout  = \VGA_inst|vsync_cnt [0] $ (VCC)
// \VGA_inst|Add1~1  = CARRY(\VGA_inst|vsync_cnt [0])

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|Add1~0_combout ),
	.cout(\VGA_inst|Add1~1 ));
// synopsys translate_off
defparam \VGA_inst|Add1~0 .lut_mask = 16'h33CC;
defparam \VGA_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneii_lcell_comb \VGA_inst|Add1~2 (
// Equation(s):
// \VGA_inst|Add1~2_combout  = (\VGA_inst|vsync_cnt [1] & (!\VGA_inst|Add1~1 )) # (!\VGA_inst|vsync_cnt [1] & ((\VGA_inst|Add1~1 ) # (GND)))
// \VGA_inst|Add1~3  = CARRY((!\VGA_inst|Add1~1 ) # (!\VGA_inst|vsync_cnt [1]))

	.dataa(\VGA_inst|vsync_cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~1 ),
	.combout(\VGA_inst|Add1~2_combout ),
	.cout(\VGA_inst|Add1~3 ));
// synopsys translate_off
defparam \VGA_inst|Add1~2 .lut_mask = 16'h5A5F;
defparam \VGA_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneii_lcell_comb \VGA_inst|Add1~4 (
// Equation(s):
// \VGA_inst|Add1~4_combout  = (\VGA_inst|vsync_cnt [2] & (\VGA_inst|Add1~3  $ (GND))) # (!\VGA_inst|vsync_cnt [2] & (!\VGA_inst|Add1~3  & VCC))
// \VGA_inst|Add1~5  = CARRY((\VGA_inst|vsync_cnt [2] & !\VGA_inst|Add1~3 ))

	.dataa(\VGA_inst|vsync_cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~3 ),
	.combout(\VGA_inst|Add1~4_combout ),
	.cout(\VGA_inst|Add1~5 ));
// synopsys translate_off
defparam \VGA_inst|Add1~4 .lut_mask = 16'hA50A;
defparam \VGA_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneii_lcell_comb \VGA_inst|Add1~6 (
// Equation(s):
// \VGA_inst|Add1~6_combout  = (\VGA_inst|vsync_cnt [3] & (!\VGA_inst|Add1~5 )) # (!\VGA_inst|vsync_cnt [3] & ((\VGA_inst|Add1~5 ) # (GND)))
// \VGA_inst|Add1~7  = CARRY((!\VGA_inst|Add1~5 ) # (!\VGA_inst|vsync_cnt [3]))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~5 ),
	.combout(\VGA_inst|Add1~6_combout ),
	.cout(\VGA_inst|Add1~7 ));
// synopsys translate_off
defparam \VGA_inst|Add1~6 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneii_lcell_comb \VGA_inst|Add1~8 (
// Equation(s):
// \VGA_inst|Add1~8_combout  = (\VGA_inst|vsync_cnt [4] & (\VGA_inst|Add1~7  $ (GND))) # (!\VGA_inst|vsync_cnt [4] & (!\VGA_inst|Add1~7  & VCC))
// \VGA_inst|Add1~9  = CARRY((\VGA_inst|vsync_cnt [4] & !\VGA_inst|Add1~7 ))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~7 ),
	.combout(\VGA_inst|Add1~8_combout ),
	.cout(\VGA_inst|Add1~9 ));
// synopsys translate_off
defparam \VGA_inst|Add1~8 .lut_mask = 16'hC30C;
defparam \VGA_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneii_lcell_comb \VGA_inst|Add1~12 (
// Equation(s):
// \VGA_inst|Add1~12_combout  = (\VGA_inst|vsync_cnt [6] & (\VGA_inst|Add1~11  $ (GND))) # (!\VGA_inst|vsync_cnt [6] & (!\VGA_inst|Add1~11  & VCC))
// \VGA_inst|Add1~13  = CARRY((\VGA_inst|vsync_cnt [6] & !\VGA_inst|Add1~11 ))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~11 ),
	.combout(\VGA_inst|Add1~12_combout ),
	.cout(\VGA_inst|Add1~13 ));
// synopsys translate_off
defparam \VGA_inst|Add1~12 .lut_mask = 16'hC30C;
defparam \VGA_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneii_lcell_comb \VGA_inst|Add1~26 (
// Equation(s):
// \VGA_inst|Add1~26_combout  = (\VGA_inst|vsync_cnt [13] & (!\VGA_inst|Add1~25 )) # (!\VGA_inst|vsync_cnt [13] & ((\VGA_inst|Add1~25 ) # (GND)))
// \VGA_inst|Add1~27  = CARRY((!\VGA_inst|Add1~25 ) # (!\VGA_inst|vsync_cnt [13]))

	.dataa(\VGA_inst|vsync_cnt [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~25 ),
	.combout(\VGA_inst|Add1~26_combout ),
	.cout(\VGA_inst|Add1~27 ));
// synopsys translate_off
defparam \VGA_inst|Add1~26 .lut_mask = 16'h5A5F;
defparam \VGA_inst|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneii_lcell_comb \VGA_inst|Add0~10 (
// Equation(s):
// \VGA_inst|Add0~10_combout  = (\VGA_inst|hsync_cnt [5] & (!\VGA_inst|Add0~9 )) # (!\VGA_inst|hsync_cnt [5] & ((\VGA_inst|Add0~9 ) # (GND)))
// \VGA_inst|Add0~11  = CARRY((!\VGA_inst|Add0~9 ) # (!\VGA_inst|hsync_cnt [5]))

	.dataa(\VGA_inst|hsync_cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~9 ),
	.combout(\VGA_inst|Add0~10_combout ),
	.cout(\VGA_inst|Add0~11 ));
// synopsys translate_off
defparam \VGA_inst|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneii_lcell_comb \VGA_inst|Add0~28 (
// Equation(s):
// \VGA_inst|Add0~28_combout  = (\VGA_inst|hsync_cnt [14] & (\VGA_inst|Add0~27  $ (GND))) # (!\VGA_inst|hsync_cnt [14] & (!\VGA_inst|Add0~27  & VCC))
// \VGA_inst|Add0~29  = CARRY((\VGA_inst|hsync_cnt [14] & !\VGA_inst|Add0~27 ))

	.dataa(vcc),
	.datab(\VGA_inst|hsync_cnt [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~27 ),
	.combout(\VGA_inst|Add0~28_combout ),
	.cout(\VGA_inst|Add0~29 ));
// synopsys translate_off
defparam \VGA_inst|Add0~28 .lut_mask = 16'hC30C;
defparam \VGA_inst|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneii_lcell_comb \VGA_inst|Add0~30 (
// Equation(s):
// \VGA_inst|Add0~30_combout  = \VGA_inst|Add0~29  $ (\VGA_inst|hsync_cnt [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_inst|hsync_cnt [15]),
	.cin(\VGA_inst|Add0~29 ),
	.combout(\VGA_inst|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|Add0~30 .lut_mask = 16'h0FF0;
defparam \VGA_inst|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y12_N17
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[12] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n[12]~28_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [12]));

// Location: LCCOMB_X28_Y18_N14
cycloneii_lcell_comb \VGA_inst|Add2~0 (
// Equation(s):
// \VGA_inst|Add2~0_combout  = \VGA_inst|vsync_cnt [0] $ (VCC)
// \VGA_inst|Add2~1  = CARRY(\VGA_inst|vsync_cnt [0])

	.dataa(\VGA_inst|vsync_cnt [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|Add2~0_combout ),
	.cout(\VGA_inst|Add2~1 ));
// synopsys translate_off
defparam \VGA_inst|Add2~0 .lut_mask = 16'h55AA;
defparam \VGA_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneii_lcell_comb \VGA_inst|Add2~2 (
// Equation(s):
// \VGA_inst|Add2~2_combout  = (\VGA_inst|vsync_cnt [1] & (!\VGA_inst|Add2~1 )) # (!\VGA_inst|vsync_cnt [1] & ((\VGA_inst|Add2~1 ) # (GND)))
// \VGA_inst|Add2~3  = CARRY((!\VGA_inst|Add2~1 ) # (!\VGA_inst|vsync_cnt [1]))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add2~1 ),
	.combout(\VGA_inst|Add2~2_combout ),
	.cout(\VGA_inst|Add2~3 ));
// synopsys translate_off
defparam \VGA_inst|Add2~2 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneii_lcell_comb \VGA_inst|Add2~4 (
// Equation(s):
// \VGA_inst|Add2~4_combout  = (\VGA_inst|vsync_cnt [2] & ((GND) # (!\VGA_inst|Add2~3 ))) # (!\VGA_inst|vsync_cnt [2] & (\VGA_inst|Add2~3  $ (GND)))
// \VGA_inst|Add2~5  = CARRY((\VGA_inst|vsync_cnt [2]) # (!\VGA_inst|Add2~3 ))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add2~3 ),
	.combout(\VGA_inst|Add2~4_combout ),
	.cout(\VGA_inst|Add2~5 ));
// synopsys translate_off
defparam \VGA_inst|Add2~4 .lut_mask = 16'h3CCF;
defparam \VGA_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneii_lcell_comb \VGA_inst|Add2~6 (
// Equation(s):
// \VGA_inst|Add2~6_combout  = (\VGA_inst|vsync_cnt [3] & (!\VGA_inst|Add2~5 )) # (!\VGA_inst|vsync_cnt [3] & ((\VGA_inst|Add2~5 ) # (GND)))
// \VGA_inst|Add2~7  = CARRY((!\VGA_inst|Add2~5 ) # (!\VGA_inst|vsync_cnt [3]))

	.dataa(\VGA_inst|vsync_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add2~5 ),
	.combout(\VGA_inst|Add2~6_combout ),
	.cout(\VGA_inst|Add2~7 ));
// synopsys translate_off
defparam \VGA_inst|Add2~6 .lut_mask = 16'h5A5F;
defparam \VGA_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneii_lcell_comb \VGA_inst|Add2~8 (
// Equation(s):
// \VGA_inst|Add2~8_combout  = (\VGA_inst|vsync_cnt [4] & (\VGA_inst|Add2~7  $ (GND))) # (!\VGA_inst|vsync_cnt [4] & (!\VGA_inst|Add2~7  & VCC))
// \VGA_inst|Add2~9  = CARRY((\VGA_inst|vsync_cnt [4] & !\VGA_inst|Add2~7 ))

	.dataa(\VGA_inst|vsync_cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add2~7 ),
	.combout(\VGA_inst|Add2~8_combout ),
	.cout(\VGA_inst|Add2~9 ));
// synopsys translate_off
defparam \VGA_inst|Add2~8 .lut_mask = 16'hA50A;
defparam \VGA_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneii_lcell_comb \VGA_inst|Add2~10 (
// Equation(s):
// \VGA_inst|Add2~10_combout  = (\VGA_inst|vsync_cnt [5] & (\VGA_inst|Add2~9  & VCC)) # (!\VGA_inst|vsync_cnt [5] & (!\VGA_inst|Add2~9 ))
// \VGA_inst|Add2~11  = CARRY((!\VGA_inst|vsync_cnt [5] & !\VGA_inst|Add2~9 ))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add2~9 ),
	.combout(\VGA_inst|Add2~10_combout ),
	.cout(\VGA_inst|Add2~11 ));
// synopsys translate_off
defparam \VGA_inst|Add2~10 .lut_mask = 16'hC303;
defparam \VGA_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneii_lcell_comb \VGA_inst|Add3~6 (
// Equation(s):
// \VGA_inst|Add3~6_combout  = (\VGA_inst|Add2~10_combout  & (!\VGA_inst|Add3~5 )) # (!\VGA_inst|Add2~10_combout  & ((\VGA_inst|Add3~5 ) # (GND)))
// \VGA_inst|Add3~7  = CARRY((!\VGA_inst|Add3~5 ) # (!\VGA_inst|Add2~10_combout ))

	.dataa(\VGA_inst|Add2~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add3~5 ),
	.combout(\VGA_inst|Add3~6_combout ),
	.cout(\VGA_inst|Add3~7 ));
// synopsys translate_off
defparam \VGA_inst|Add3~6 .lut_mask = 16'h5A5F;
defparam \VGA_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneii_lcell_comb \VGA_inst|Add4~0 (
// Equation(s):
// \VGA_inst|Add4~0_combout  = (\VGA_inst|Add2~0_combout  & (\VGA_inst|hsync_cnt [7] $ (VCC))) # (!\VGA_inst|Add2~0_combout  & (\VGA_inst|hsync_cnt [7] & VCC))
// \VGA_inst|Add4~1  = CARRY((\VGA_inst|Add2~0_combout  & \VGA_inst|hsync_cnt [7]))

	.dataa(\VGA_inst|Add2~0_combout ),
	.datab(\VGA_inst|hsync_cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|Add4~0_combout ),
	.cout(\VGA_inst|Add4~1 ));
// synopsys translate_off
defparam \VGA_inst|Add4~0 .lut_mask = 16'h6688;
defparam \VGA_inst|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneii_lcell_comb \VGA_inst|Add4~6 (
// Equation(s):
// \VGA_inst|Add4~6_combout  = (\VGA_inst|hsync_cnt [10] & ((\VGA_inst|Add3~2_combout  & (\VGA_inst|Add4~5  & VCC)) # (!\VGA_inst|Add3~2_combout  & (!\VGA_inst|Add4~5 )))) # (!\VGA_inst|hsync_cnt [10] & ((\VGA_inst|Add3~2_combout  & (!\VGA_inst|Add4~5 )) # 
// (!\VGA_inst|Add3~2_combout  & ((\VGA_inst|Add4~5 ) # (GND)))))
// \VGA_inst|Add4~7  = CARRY((\VGA_inst|hsync_cnt [10] & (!\VGA_inst|Add3~2_combout  & !\VGA_inst|Add4~5 )) # (!\VGA_inst|hsync_cnt [10] & ((!\VGA_inst|Add4~5 ) # (!\VGA_inst|Add3~2_combout ))))

	.dataa(\VGA_inst|hsync_cnt [10]),
	.datab(\VGA_inst|Add3~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add4~5 ),
	.combout(\VGA_inst|Add4~6_combout ),
	.cout(\VGA_inst|Add4~7 ));
// synopsys translate_off
defparam \VGA_inst|Add4~6 .lut_mask = 16'h9617;
defparam \VGA_inst|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneii_lcell_comb \VGA_inst|Add5~2 (
// Equation(s):
// \VGA_inst|Add5~2_combout  = (\VGA_inst|hsync_cnt [4] & (!\VGA_inst|Add5~1 )) # (!\VGA_inst|hsync_cnt [4] & ((\VGA_inst|Add5~1 ) # (GND)))
// \VGA_inst|Add5~3  = CARRY((!\VGA_inst|Add5~1 ) # (!\VGA_inst|hsync_cnt [4]))

	.dataa(\VGA_inst|hsync_cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add5~1 ),
	.combout(\VGA_inst|Add5~2_combout ),
	.cout(\VGA_inst|Add5~3 ));
// synopsys translate_off
defparam \VGA_inst|Add5~2 .lut_mask = 16'h5A5F;
defparam \VGA_inst|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneii_lcell_comb \VGA_inst|Add5~16 (
// Equation(s):
// \VGA_inst|Add5~16_combout  = (\VGA_inst|Add4~8_combout  & ((GND) # (!\VGA_inst|Add5~15 ))) # (!\VGA_inst|Add4~8_combout  & (\VGA_inst|Add5~15  $ (GND)))
// \VGA_inst|Add5~17  = CARRY((\VGA_inst|Add4~8_combout ) # (!\VGA_inst|Add5~15 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add4~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add5~15 ),
	.combout(\VGA_inst|Add5~16_combout ),
	.cout(\VGA_inst|Add5~17 ));
// synopsys translate_off
defparam \VGA_inst|Add5~16 .lut_mask = 16'h3CCF;
defparam \VGA_inst|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneii_lcell_comb \VGA_inst|ADDRESS_n[12]~28 (
// Equation(s):
// \VGA_inst|ADDRESS_n[12]~28_combout  = (\VGA_inst|Add5~18_combout  & ((GND) # (!\VGA_inst|ADDRESS_n[11]~27 ))) # (!\VGA_inst|Add5~18_combout  & (\VGA_inst|ADDRESS_n[11]~27  $ (GND)))
// \VGA_inst|ADDRESS_n[12]~29  = CARRY((\VGA_inst|Add5~18_combout ) # (!\VGA_inst|ADDRESS_n[11]~27 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add5~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|ADDRESS_n[11]~27 ),
	.combout(\VGA_inst|ADDRESS_n[12]~28_combout ),
	.cout(\VGA_inst|ADDRESS_n[12]~29 ));
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n[12]~28 .lut_mask = 16'h3CCF;
defparam \VGA_inst|ADDRESS_n[12]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneii_lcell_comb \VGA_inst|Add2~12 (
// Equation(s):
// \VGA_inst|Add2~12_combout  = (\VGA_inst|vsync_cnt [6] & ((GND) # (!\VGA_inst|Add2~11 ))) # (!\VGA_inst|vsync_cnt [6] & (\VGA_inst|Add2~11  $ (GND)))
// \VGA_inst|Add2~13  = CARRY((\VGA_inst|vsync_cnt [6]) # (!\VGA_inst|Add2~11 ))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add2~11 ),
	.combout(\VGA_inst|Add2~12_combout ),
	.cout(\VGA_inst|Add2~13 ));
// synopsys translate_off
defparam \VGA_inst|Add2~12 .lut_mask = 16'h3CCF;
defparam \VGA_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneii_lcell_comb \VGA_inst|Add3~8 (
// Equation(s):
// \VGA_inst|Add3~8_combout  = (\VGA_inst|Add2~12_combout  & (\VGA_inst|Add3~7  $ (GND))) # (!\VGA_inst|Add2~12_combout  & (!\VGA_inst|Add3~7  & VCC))
// \VGA_inst|Add3~9  = CARRY((\VGA_inst|Add2~12_combout  & !\VGA_inst|Add3~7 ))

	.dataa(\VGA_inst|Add2~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add3~7 ),
	.combout(\VGA_inst|Add3~8_combout ),
	.cout(\VGA_inst|Add3~9 ));
// synopsys translate_off
defparam \VGA_inst|Add3~8 .lut_mask = 16'hA50A;
defparam \VGA_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneii_lcell_comb \VGA_inst|Add5~20 (
// Equation(s):
// \VGA_inst|Add5~20_combout  = (\VGA_inst|Add4~12_combout  & ((GND) # (!\VGA_inst|Add5~19 ))) # (!\VGA_inst|Add4~12_combout  & (\VGA_inst|Add5~19  $ (GND)))
// \VGA_inst|Add5~21  = CARRY((\VGA_inst|Add4~12_combout ) # (!\VGA_inst|Add5~19 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add4~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add5~19 ),
	.combout(\VGA_inst|Add5~20_combout ),
	.cout(\VGA_inst|Add5~21 ));
// synopsys translate_off
defparam \VGA_inst|Add5~20 .lut_mask = 16'h3CCF;
defparam \VGA_inst|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneii_lcell_comb \VGA_inst|Add2~14 (
// Equation(s):
// \VGA_inst|Add2~14_combout  = (\VGA_inst|vsync_cnt [7] & (\VGA_inst|Add2~13  & VCC)) # (!\VGA_inst|vsync_cnt [7] & (!\VGA_inst|Add2~13 ))
// \VGA_inst|Add2~15  = CARRY((!\VGA_inst|vsync_cnt [7] & !\VGA_inst|Add2~13 ))

	.dataa(\VGA_inst|vsync_cnt [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add2~13 ),
	.combout(\VGA_inst|Add2~14_combout ),
	.cout(\VGA_inst|Add2~15 ));
// synopsys translate_off
defparam \VGA_inst|Add2~14 .lut_mask = 16'hA505;
defparam \VGA_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneii_lcell_comb \VGA_inst|Add3~10 (
// Equation(s):
// \VGA_inst|Add3~10_combout  = (\VGA_inst|Add2~14_combout  & (!\VGA_inst|Add3~9 )) # (!\VGA_inst|Add2~14_combout  & ((\VGA_inst|Add3~9 ) # (GND)))
// \VGA_inst|Add3~11  = CARRY((!\VGA_inst|Add3~9 ) # (!\VGA_inst|Add2~14_combout ))

	.dataa(vcc),
	.datab(\VGA_inst|Add2~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add3~9 ),
	.combout(\VGA_inst|Add3~10_combout ),
	.cout(\VGA_inst|Add3~11 ));
// synopsys translate_off
defparam \VGA_inst|Add3~10 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneii_lcell_comb \VGA_inst|Add4~14 (
// Equation(s):
// \VGA_inst|Add4~14_combout  = (\VGA_inst|Add3~10_combout  & ((\VGA_inst|hsync_cnt [14] & (\VGA_inst|Add4~13  & VCC)) # (!\VGA_inst|hsync_cnt [14] & (!\VGA_inst|Add4~13 )))) # (!\VGA_inst|Add3~10_combout  & ((\VGA_inst|hsync_cnt [14] & (!\VGA_inst|Add4~13 
// )) # (!\VGA_inst|hsync_cnt [14] & ((\VGA_inst|Add4~13 ) # (GND)))))
// \VGA_inst|Add4~15  = CARRY((\VGA_inst|Add3~10_combout  & (!\VGA_inst|hsync_cnt [14] & !\VGA_inst|Add4~13 )) # (!\VGA_inst|Add3~10_combout  & ((!\VGA_inst|Add4~13 ) # (!\VGA_inst|hsync_cnt [14]))))

	.dataa(\VGA_inst|Add3~10_combout ),
	.datab(\VGA_inst|hsync_cnt [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add4~13 ),
	.combout(\VGA_inst|Add4~14_combout ),
	.cout(\VGA_inst|Add4~15 ));
// synopsys translate_off
defparam \VGA_inst|Add4~14 .lut_mask = 16'h9617;
defparam \VGA_inst|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cycloneii_lcell_comb \VGA_inst|Add5~22 (
// Equation(s):
// \VGA_inst|Add5~22_combout  = (\VGA_inst|Add4~14_combout  & (\VGA_inst|Add5~21  & VCC)) # (!\VGA_inst|Add4~14_combout  & (!\VGA_inst|Add5~21 ))
// \VGA_inst|Add5~23  = CARRY((!\VGA_inst|Add4~14_combout  & !\VGA_inst|Add5~21 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add4~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add5~21 ),
	.combout(\VGA_inst|Add5~22_combout ),
	.cout(\VGA_inst|Add5~23 ));
// synopsys translate_off
defparam \VGA_inst|Add5~22 .lut_mask = 16'hC303;
defparam \VGA_inst|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneii_lcell_comb \VGA_inst|Add2~16 (
// Equation(s):
// \VGA_inst|Add2~16_combout  = \VGA_inst|Add2~15  $ (\VGA_inst|vsync_cnt [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_inst|vsync_cnt [8]),
	.cin(\VGA_inst|Add2~15 ),
	.combout(\VGA_inst|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|Add2~16 .lut_mask = 16'h0FF0;
defparam \VGA_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneii_lcell_comb \VGA_inst|Add3~12 (
// Equation(s):
// \VGA_inst|Add3~12_combout  = \VGA_inst|Add3~11  $ (\VGA_inst|Add2~16_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_inst|Add2~16_combout ),
	.cin(\VGA_inst|Add3~11 ),
	.combout(\VGA_inst|Add3~12_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|Add3~12 .lut_mask = 16'h0FF0;
defparam \VGA_inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneii_lcell_comb \VGA_inst|Add4~16 (
// Equation(s):
// \VGA_inst|Add4~16_combout  = \VGA_inst|hsync_cnt [15] $ (\VGA_inst|Add4~15  $ (!\VGA_inst|Add3~12_combout ))

	.dataa(\VGA_inst|hsync_cnt [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_inst|Add3~12_combout ),
	.cin(\VGA_inst|Add4~15 ),
	.combout(\VGA_inst|Add4~16_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|Add4~16 .lut_mask = 16'h5AA5;
defparam \VGA_inst|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneii_lcell_comb \VGA_inst|LessThan1~0 (
// Equation(s):
// \VGA_inst|LessThan1~0_combout  = (\VGA_inst|vsync_cnt [9]) # ((\VGA_inst|vsync_cnt [6]) # ((\VGA_inst|vsync_cnt [5]) # (\VGA_inst|vsync_cnt [4])))

	.dataa(\VGA_inst|vsync_cnt [9]),
	.datab(\VGA_inst|vsync_cnt [6]),
	.datac(\VGA_inst|vsync_cnt [5]),
	.datad(\VGA_inst|vsync_cnt [4]),
	.cin(gnd),
	.combout(\VGA_inst|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|LessThan1~0 .lut_mask = 16'hFFFE;
defparam \VGA_inst|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N11
cycloneii_lcell_ff \VGA_inst|vsync_cnt[13] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[13]~8_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [13]));

// Location: LCFF_X29_Y15_N31
cycloneii_lcell_ff \VGA_inst|hsync_cnt[15] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~30_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [15]));

// Location: LCCOMB_X26_Y18_N6
cycloneii_lcell_comb \VGA_inst|Equal0~0 (
// Equation(s):
// \VGA_inst|Equal0~0_combout  = (!\VGA_inst|hsync_cnt [14] & (!\VGA_inst|hsync_cnt [13] & (!\VGA_inst|hsync_cnt [15] & !\VGA_inst|hsync_cnt [12])))

	.dataa(\VGA_inst|hsync_cnt [14]),
	.datab(\VGA_inst|hsync_cnt [13]),
	.datac(\VGA_inst|hsync_cnt [15]),
	.datad(\VGA_inst|hsync_cnt [12]),
	.cin(gnd),
	.combout(\VGA_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \VGA_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneii_lcell_comb \VGA_inst|LessThan3~0 (
// Equation(s):
// \VGA_inst|LessThan3~0_combout  = (!\VGA_inst|vsync_cnt [3] & (((!\VGA_inst|vsync_cnt [0]) # (!\VGA_inst|vsync_cnt [2])) # (!\VGA_inst|vsync_cnt [1])))

	.dataa(\VGA_inst|vsync_cnt [3]),
	.datab(\VGA_inst|vsync_cnt [1]),
	.datac(\VGA_inst|vsync_cnt [2]),
	.datad(\VGA_inst|vsync_cnt [0]),
	.cin(gnd),
	.combout(\VGA_inst|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|LessThan3~0 .lut_mask = 16'h1555;
defparam \VGA_inst|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y16_N17
cycloneii_lcell_ff \VGA_inst|hsync_cnt[5] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|hsync_cnt_n[5]~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [5]));

// Location: LCCOMB_X26_Y18_N24
cycloneii_lcell_comb \VGA_inst|always10~3 (
// Equation(s):
// \VGA_inst|always10~3_combout  = (!\VGA_inst|vsync_cnt [9] & (!\VGA_inst|hsync_cnt [10] & (\VGA_inst|vsync_cnt [8] & \VGA_inst|hsync_cnt [9])))

	.dataa(\VGA_inst|vsync_cnt [9]),
	.datab(\VGA_inst|hsync_cnt [10]),
	.datac(\VGA_inst|vsync_cnt [8]),
	.datad(\VGA_inst|hsync_cnt [9]),
	.cin(gnd),
	.combout(\VGA_inst|always10~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|always10~3 .lut_mask = 16'h1000;
defparam \VGA_inst|always10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneii_lcell_comb \VGA_inst|LessThan2~0 (
// Equation(s):
// \VGA_inst|LessThan2~0_combout  = (\VGA_inst|vsync_cnt [6]) # ((\VGA_inst|vsync_cnt [5]) # ((\VGA_inst|vsync_cnt [4] & \VGA_inst|vsync_cnt [3])))

	.dataa(\VGA_inst|vsync_cnt [4]),
	.datab(\VGA_inst|vsync_cnt [6]),
	.datac(\VGA_inst|vsync_cnt [5]),
	.datad(\VGA_inst|vsync_cnt [3]),
	.cin(gnd),
	.combout(\VGA_inst|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|LessThan2~0 .lut_mask = 16'hFEFC;
defparam \VGA_inst|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneii_lcell_comb \VGA_inst|always10~4 (
// Equation(s):
// \VGA_inst|always10~4_combout  = (\VGA_inst|always3~1_combout  & (\VGA_inst|always10~6_combout  & ((\VGA_inst|LessThan2~0_combout ) # (\VGA_inst|vsync_cnt [7]))))

	.dataa(\VGA_inst|LessThan2~0_combout ),
	.datab(\VGA_inst|always3~1_combout ),
	.datac(\VGA_inst|vsync_cnt [7]),
	.datad(\VGA_inst|always10~6_combout ),
	.cin(gnd),
	.combout(\VGA_inst|always10~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|always10~4 .lut_mask = 16'hC800;
defparam \VGA_inst|always10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneii_lcell_comb \VGA_inst|Equal0~4 (
// Equation(s):
// \VGA_inst|Equal0~4_combout  = (\VGA_inst|hsync_cnt [5] & (!\VGA_inst|hsync_cnt [6] & (!\VGA_inst|hsync_cnt [3] & !\VGA_inst|hsync_cnt [4])))

	.dataa(\VGA_inst|hsync_cnt [5]),
	.datab(\VGA_inst|hsync_cnt [6]),
	.datac(\VGA_inst|hsync_cnt [3]),
	.datad(\VGA_inst|hsync_cnt [4]),
	.cin(gnd),
	.combout(\VGA_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|Equal0~4 .lut_mask = 16'h0002;
defparam \VGA_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneii_lcell_comb \VGA_inst|vsync_cnt[13]~8 (
// Equation(s):
// \VGA_inst|vsync_cnt[13]~8_combout  = (\VGA_inst|Equal0~5_combout  & (\VGA_inst|Add1~26_combout  & ((!\VGA_inst|vsync_cnt[15]~0_combout )))) # (!\VGA_inst|Equal0~5_combout  & ((\VGA_inst|vsync_cnt [13]) # ((\VGA_inst|Add1~26_combout  & 
// !\VGA_inst|vsync_cnt[15]~0_combout ))))

	.dataa(\VGA_inst|Equal0~5_combout ),
	.datab(\VGA_inst|Add1~26_combout ),
	.datac(\VGA_inst|vsync_cnt [13]),
	.datad(\VGA_inst|vsync_cnt[15]~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[13]~8 .lut_mask = 16'h50DC;
defparam \VGA_inst|vsync_cnt[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneii_lcell_comb \VGA_inst|hsync_cnt_n[5]~1 (
// Equation(s):
// \VGA_inst|hsync_cnt_n[5]~1_combout  = (!\VGA_inst|Equal0~5_combout  & \VGA_inst|Add0~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_inst|Equal0~5_combout ),
	.datad(\VGA_inst|Add0~10_combout ),
	.cin(gnd),
	.combout(\VGA_inst|hsync_cnt_n[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|hsync_cnt_n[5]~1 .lut_mask = 16'h0F00;
defparam \VGA_inst|hsync_cnt_n[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneii_lcell_comb \VGA_inst|always10~6 (
// Equation(s):
// \VGA_inst|always10~6_combout  = (\VGA_inst|always10~3_combout  & (!\VGA_inst|hsync_cnt [8] & (!\VGA_inst|hsync_cnt [11] & \VGA_inst|Equal0~0_combout )))

	.dataa(\VGA_inst|always10~3_combout ),
	.datab(\VGA_inst|hsync_cnt [8]),
	.datac(\VGA_inst|hsync_cnt [11]),
	.datad(\VGA_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|always10~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|always10~6 .lut_mask = 16'h0200;
defparam \VGA_inst|always10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_1
cycloneii_pll \PLL_IP_inst|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(gnd),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\CLK~combout }),
	.locked(),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\PLL_IP_inst|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \PLL_IP_inst|altpll_component|pll .bandwidth = 0;
defparam \PLL_IP_inst|altpll_component|pll .bandwidth_type = "low";
defparam \PLL_IP_inst|altpll_component|pll .c0_high = 8;
defparam \PLL_IP_inst|altpll_component|pll .c0_initial = 1;
defparam \PLL_IP_inst|altpll_component|pll .c0_low = 8;
defparam \PLL_IP_inst|altpll_component|pll .c0_mode = "even";
defparam \PLL_IP_inst|altpll_component|pll .c0_ph = 0;
defparam \PLL_IP_inst|altpll_component|pll .c1_mode = "bypass";
defparam \PLL_IP_inst|altpll_component|pll .c1_ph = 0;
defparam \PLL_IP_inst|altpll_component|pll .c2_mode = "bypass";
defparam \PLL_IP_inst|altpll_component|pll .c2_ph = 0;
defparam \PLL_IP_inst|altpll_component|pll .charge_pump_current = 80;
defparam \PLL_IP_inst|altpll_component|pll .clk0_counter = "c0";
defparam \PLL_IP_inst|altpll_component|pll .clk0_divide_by = 1;
defparam \PLL_IP_inst|altpll_component|pll .clk0_duty_cycle = 50;
defparam \PLL_IP_inst|altpll_component|pll .clk0_multiply_by = 2;
defparam \PLL_IP_inst|altpll_component|pll .clk0_phase_shift = "0";
defparam \PLL_IP_inst|altpll_component|pll .clk1_duty_cycle = 50;
defparam \PLL_IP_inst|altpll_component|pll .clk1_phase_shift = "0";
defparam \PLL_IP_inst|altpll_component|pll .clk2_duty_cycle = 50;
defparam \PLL_IP_inst|altpll_component|pll .clk2_phase_shift = "0";
defparam \PLL_IP_inst|altpll_component|pll .compensate_clock = "clk0";
defparam \PLL_IP_inst|altpll_component|pll .gate_lock_counter = 0;
defparam \PLL_IP_inst|altpll_component|pll .gate_lock_signal = "no";
defparam \PLL_IP_inst|altpll_component|pll .inclk0_input_frequency = 50000;
defparam \PLL_IP_inst|altpll_component|pll .inclk1_input_frequency = 50000;
defparam \PLL_IP_inst|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \PLL_IP_inst|altpll_component|pll .loop_filter_c = 3;
defparam \PLL_IP_inst|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \PLL_IP_inst|altpll_component|pll .m = 32;
defparam \PLL_IP_inst|altpll_component|pll .m_initial = 1;
defparam \PLL_IP_inst|altpll_component|pll .m_ph = 0;
defparam \PLL_IP_inst|altpll_component|pll .n = 1;
defparam \PLL_IP_inst|altpll_component|pll .operation_mode = "normal";
defparam \PLL_IP_inst|altpll_component|pll .pfd_max = 100000;
defparam \PLL_IP_inst|altpll_component|pll .pfd_min = 2484;
defparam \PLL_IP_inst|altpll_component|pll .pll_compensation_delay = 6210;
defparam \PLL_IP_inst|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \PLL_IP_inst|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \PLL_IP_inst|altpll_component|pll .simulation_type = "timing";
defparam \PLL_IP_inst|altpll_component|pll .valid_lock_multiplier = 1;
defparam \PLL_IP_inst|altpll_component|pll .vco_center = 1333;
defparam \PLL_IP_inst|altpll_component|pll .vco_max = 2000;
defparam \PLL_IP_inst|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \PLL_IP_inst|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\PLL_IP_inst|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL_IP_inst|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \PLL_IP_inst|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneii_lcell_comb \VGA_inst|Add0~0 (
// Equation(s):
// \VGA_inst|Add0~0_combout  = \VGA_inst|hsync_cnt [0] $ (VCC)
// \VGA_inst|Add0~1  = CARRY(\VGA_inst|hsync_cnt [0])

	.dataa(vcc),
	.datab(\VGA_inst|hsync_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|Add0~0_combout ),
	.cout(\VGA_inst|Add0~1 ));
// synopsys translate_off
defparam \VGA_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \VGA_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneii_lcell_comb \VGA_inst|hsync_cnt_n[0]~2 (
// Equation(s):
// \VGA_inst|hsync_cnt_n[0]~2_combout  = (\VGA_inst|Add0~0_combout  & !\VGA_inst|Equal0~5_combout )

	.dataa(vcc),
	.datab(\VGA_inst|Add0~0_combout ),
	.datac(\VGA_inst|Equal0~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|hsync_cnt_n[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|hsync_cnt_n[0]~2 .lut_mask = 16'h0C0C;
defparam \VGA_inst|hsync_cnt_n[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RST_N~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RST_N~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RST_N));
// synopsys translate_off
defparam \RST_N~I .input_async_reset = "none";
defparam \RST_N~I .input_power_up = "low";
defparam \RST_N~I .input_register_mode = "none";
defparam \RST_N~I .input_sync_reset = "none";
defparam \RST_N~I .oe_async_reset = "none";
defparam \RST_N~I .oe_power_up = "low";
defparam \RST_N~I .oe_register_mode = "none";
defparam \RST_N~I .oe_sync_reset = "none";
defparam \RST_N~I .operation_mode = "input";
defparam \RST_N~I .output_async_reset = "none";
defparam \RST_N~I .output_power_up = "low";
defparam \RST_N~I .output_register_mode = "none";
defparam \RST_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \RST_N~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\RST_N~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RST_N~clkctrl_outclk ));
// synopsys translate_off
defparam \RST_N~clkctrl .clock_type = "global clock";
defparam \RST_N~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X23_Y15_N1
cycloneii_lcell_ff \VGA_inst|hsync_cnt[0] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|hsync_cnt_n[0]~2_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [0]));

// Location: LCCOMB_X29_Y15_N2
cycloneii_lcell_comb \VGA_inst|Add0~2 (
// Equation(s):
// \VGA_inst|Add0~2_combout  = (\VGA_inst|hsync_cnt [1] & (!\VGA_inst|Add0~1 )) # (!\VGA_inst|hsync_cnt [1] & ((\VGA_inst|Add0~1 ) # (GND)))
// \VGA_inst|Add0~3  = CARRY((!\VGA_inst|Add0~1 ) # (!\VGA_inst|hsync_cnt [1]))

	.dataa(vcc),
	.datab(\VGA_inst|hsync_cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~1 ),
	.combout(\VGA_inst|Add0~2_combout ),
	.cout(\VGA_inst|Add0~3 ));
// synopsys translate_off
defparam \VGA_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y15_N3
cycloneii_lcell_ff \VGA_inst|hsync_cnt[1] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~2_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [1]));

// Location: LCCOMB_X29_Y15_N4
cycloneii_lcell_comb \VGA_inst|Add0~4 (
// Equation(s):
// \VGA_inst|Add0~4_combout  = (\VGA_inst|hsync_cnt [2] & (\VGA_inst|Add0~3  $ (GND))) # (!\VGA_inst|hsync_cnt [2] & (!\VGA_inst|Add0~3  & VCC))
// \VGA_inst|Add0~5  = CARRY((\VGA_inst|hsync_cnt [2] & !\VGA_inst|Add0~3 ))

	.dataa(vcc),
	.datab(\VGA_inst|hsync_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~3 ),
	.combout(\VGA_inst|Add0~4_combout ),
	.cout(\VGA_inst|Add0~5 ));
// synopsys translate_off
defparam \VGA_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \VGA_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y15_N5
cycloneii_lcell_ff \VGA_inst|hsync_cnt[2] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~4_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [2]));

// Location: LCCOMB_X29_Y15_N6
cycloneii_lcell_comb \VGA_inst|Add0~6 (
// Equation(s):
// \VGA_inst|Add0~6_combout  = (\VGA_inst|hsync_cnt [3] & (!\VGA_inst|Add0~5 )) # (!\VGA_inst|hsync_cnt [3] & ((\VGA_inst|Add0~5 ) # (GND)))
// \VGA_inst|Add0~7  = CARRY((!\VGA_inst|Add0~5 ) # (!\VGA_inst|hsync_cnt [3]))

	.dataa(\VGA_inst|hsync_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~5 ),
	.combout(\VGA_inst|Add0~6_combout ),
	.cout(\VGA_inst|Add0~7 ));
// synopsys translate_off
defparam \VGA_inst|Add0~6 .lut_mask = 16'h5A5F;
defparam \VGA_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneii_lcell_comb \VGA_inst|Add0~8 (
// Equation(s):
// \VGA_inst|Add0~8_combout  = (\VGA_inst|hsync_cnt [4] & (\VGA_inst|Add0~7  $ (GND))) # (!\VGA_inst|hsync_cnt [4] & (!\VGA_inst|Add0~7  & VCC))
// \VGA_inst|Add0~9  = CARRY((\VGA_inst|hsync_cnt [4] & !\VGA_inst|Add0~7 ))

	.dataa(vcc),
	.datab(\VGA_inst|hsync_cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~7 ),
	.combout(\VGA_inst|Add0~8_combout ),
	.cout(\VGA_inst|Add0~9 ));
// synopsys translate_off
defparam \VGA_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \VGA_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y15_N9
cycloneii_lcell_ff \VGA_inst|hsync_cnt[4] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~8_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [4]));

// Location: LCCOMB_X29_Y15_N12
cycloneii_lcell_comb \VGA_inst|Add0~12 (
// Equation(s):
// \VGA_inst|Add0~12_combout  = (\VGA_inst|hsync_cnt [6] & (\VGA_inst|Add0~11  $ (GND))) # (!\VGA_inst|hsync_cnt [6] & (!\VGA_inst|Add0~11  & VCC))
// \VGA_inst|Add0~13  = CARRY((\VGA_inst|hsync_cnt [6] & !\VGA_inst|Add0~11 ))

	.dataa(\VGA_inst|hsync_cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~11 ),
	.combout(\VGA_inst|Add0~12_combout ),
	.cout(\VGA_inst|Add0~13 ));
// synopsys translate_off
defparam \VGA_inst|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneii_lcell_comb \VGA_inst|Add0~14 (
// Equation(s):
// \VGA_inst|Add0~14_combout  = (\VGA_inst|hsync_cnt [7] & (!\VGA_inst|Add0~13 )) # (!\VGA_inst|hsync_cnt [7] & ((\VGA_inst|Add0~13 ) # (GND)))
// \VGA_inst|Add0~15  = CARRY((!\VGA_inst|Add0~13 ) # (!\VGA_inst|hsync_cnt [7]))

	.dataa(vcc),
	.datab(\VGA_inst|hsync_cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~13 ),
	.combout(\VGA_inst|Add0~14_combout ),
	.cout(\VGA_inst|Add0~15 ));
// synopsys translate_off
defparam \VGA_inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y15_N15
cycloneii_lcell_ff \VGA_inst|hsync_cnt[7] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~14_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [7]));

// Location: LCCOMB_X29_Y15_N16
cycloneii_lcell_comb \VGA_inst|Add0~16 (
// Equation(s):
// \VGA_inst|Add0~16_combout  = (\VGA_inst|hsync_cnt [8] & (\VGA_inst|Add0~15  $ (GND))) # (!\VGA_inst|hsync_cnt [8] & (!\VGA_inst|Add0~15  & VCC))
// \VGA_inst|Add0~17  = CARRY((\VGA_inst|hsync_cnt [8] & !\VGA_inst|Add0~15 ))

	.dataa(\VGA_inst|hsync_cnt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~15 ),
	.combout(\VGA_inst|Add0~16_combout ),
	.cout(\VGA_inst|Add0~17 ));
// synopsys translate_off
defparam \VGA_inst|Add0~16 .lut_mask = 16'hA50A;
defparam \VGA_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneii_lcell_comb \VGA_inst|Add0~18 (
// Equation(s):
// \VGA_inst|Add0~18_combout  = (\VGA_inst|hsync_cnt [9] & (!\VGA_inst|Add0~17 )) # (!\VGA_inst|hsync_cnt [9] & ((\VGA_inst|Add0~17 ) # (GND)))
// \VGA_inst|Add0~19  = CARRY((!\VGA_inst|Add0~17 ) # (!\VGA_inst|hsync_cnt [9]))

	.dataa(vcc),
	.datab(\VGA_inst|hsync_cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~17 ),
	.combout(\VGA_inst|Add0~18_combout ),
	.cout(\VGA_inst|Add0~19 ));
// synopsys translate_off
defparam \VGA_inst|Add0~18 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y15_N19
cycloneii_lcell_ff \VGA_inst|hsync_cnt[9] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~18_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [9]));

// Location: LCCOMB_X29_Y15_N20
cycloneii_lcell_comb \VGA_inst|Add0~20 (
// Equation(s):
// \VGA_inst|Add0~20_combout  = (\VGA_inst|hsync_cnt [10] & (\VGA_inst|Add0~19  $ (GND))) # (!\VGA_inst|hsync_cnt [10] & (!\VGA_inst|Add0~19  & VCC))
// \VGA_inst|Add0~21  = CARRY((\VGA_inst|hsync_cnt [10] & !\VGA_inst|Add0~19 ))

	.dataa(vcc),
	.datab(\VGA_inst|hsync_cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~19 ),
	.combout(\VGA_inst|Add0~20_combout ),
	.cout(\VGA_inst|Add0~21 ));
// synopsys translate_off
defparam \VGA_inst|Add0~20 .lut_mask = 16'hC30C;
defparam \VGA_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneii_lcell_comb \VGA_inst|hsync_cnt_n[10]~0 (
// Equation(s):
// \VGA_inst|hsync_cnt_n[10]~0_combout  = (!\VGA_inst|Equal0~5_combout  & \VGA_inst|Add0~20_combout )

	.dataa(vcc),
	.datab(\VGA_inst|Equal0~5_combout ),
	.datac(vcc),
	.datad(\VGA_inst|Add0~20_combout ),
	.cin(gnd),
	.combout(\VGA_inst|hsync_cnt_n[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|hsync_cnt_n[10]~0 .lut_mask = 16'h3300;
defparam \VGA_inst|hsync_cnt_n[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y18_N29
cycloneii_lcell_ff \VGA_inst|hsync_cnt[10] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|hsync_cnt_n[10]~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [10]));

// Location: LCCOMB_X23_Y15_N26
cycloneii_lcell_comb \VGA_inst|Equal0~3 (
// Equation(s):
// \VGA_inst|Equal0~3_combout  = (!\VGA_inst|hsync_cnt [0] & (!\VGA_inst|hsync_cnt [1] & !\VGA_inst|hsync_cnt [2]))

	.dataa(vcc),
	.datab(\VGA_inst|hsync_cnt [0]),
	.datac(\VGA_inst|hsync_cnt [1]),
	.datad(\VGA_inst|hsync_cnt [2]),
	.cin(gnd),
	.combout(\VGA_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|Equal0~3 .lut_mask = 16'h0003;
defparam \VGA_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneii_lcell_comb \VGA_inst|Add0~22 (
// Equation(s):
// \VGA_inst|Add0~22_combout  = (\VGA_inst|hsync_cnt [11] & (!\VGA_inst|Add0~21 )) # (!\VGA_inst|hsync_cnt [11] & ((\VGA_inst|Add0~21 ) # (GND)))
// \VGA_inst|Add0~23  = CARRY((!\VGA_inst|Add0~21 ) # (!\VGA_inst|hsync_cnt [11]))

	.dataa(vcc),
	.datab(\VGA_inst|hsync_cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~21 ),
	.combout(\VGA_inst|Add0~22_combout ),
	.cout(\VGA_inst|Add0~23 ));
// synopsys translate_off
defparam \VGA_inst|Add0~22 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y15_N23
cycloneii_lcell_ff \VGA_inst|hsync_cnt[11] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~22_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [11]));

// Location: LCFF_X29_Y15_N17
cycloneii_lcell_ff \VGA_inst|hsync_cnt[8] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~16_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [8]));

// Location: LCCOMB_X26_Y18_N8
cycloneii_lcell_comb \VGA_inst|Equal0~1 (
// Equation(s):
// \VGA_inst|Equal0~1_combout  = (!\VGA_inst|hsync_cnt [11] & !\VGA_inst|hsync_cnt [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_inst|hsync_cnt [11]),
	.datad(\VGA_inst|hsync_cnt [8]),
	.cin(gnd),
	.combout(\VGA_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|Equal0~1 .lut_mask = 16'h000F;
defparam \VGA_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneii_lcell_comb \VGA_inst|Equal0~2 (
// Equation(s):
// \VGA_inst|Equal0~2_combout  = (\VGA_inst|Equal0~0_combout  & (!\VGA_inst|hsync_cnt [9] & (\VGA_inst|Equal0~1_combout  & !\VGA_inst|hsync_cnt [7])))

	.dataa(\VGA_inst|Equal0~0_combout ),
	.datab(\VGA_inst|hsync_cnt [9]),
	.datac(\VGA_inst|Equal0~1_combout ),
	.datad(\VGA_inst|hsync_cnt [7]),
	.cin(gnd),
	.combout(\VGA_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|Equal0~2 .lut_mask = 16'h0020;
defparam \VGA_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneii_lcell_comb \VGA_inst|Equal0~5 (
// Equation(s):
// \VGA_inst|Equal0~5_combout  = (\VGA_inst|Equal0~4_combout  & (\VGA_inst|hsync_cnt [10] & (\VGA_inst|Equal0~3_combout  & \VGA_inst|Equal0~2_combout )))

	.dataa(\VGA_inst|Equal0~4_combout ),
	.datab(\VGA_inst|hsync_cnt [10]),
	.datac(\VGA_inst|Equal0~3_combout ),
	.datad(\VGA_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|Equal0~5 .lut_mask = 16'h8000;
defparam \VGA_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneii_lcell_comb \VGA_inst|vsync_cnt[2]~1 (
// Equation(s):
// \VGA_inst|vsync_cnt[2]~1_combout  = (\VGA_inst|Add1~4_combout  & (((\VGA_inst|vsync_cnt [2] & !\VGA_inst|Equal0~5_combout )) # (!\VGA_inst|vsync_cnt[15]~0_combout ))) # (!\VGA_inst|Add1~4_combout  & (((\VGA_inst|vsync_cnt [2] & !\VGA_inst|Equal0~5_combout 
// ))))

	.dataa(\VGA_inst|Add1~4_combout ),
	.datab(\VGA_inst|vsync_cnt[15]~0_combout ),
	.datac(\VGA_inst|vsync_cnt [2]),
	.datad(\VGA_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[2]~1 .lut_mask = 16'h22F2;
defparam \VGA_inst|vsync_cnt[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N9
cycloneii_lcell_ff \VGA_inst|vsync_cnt[2] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[2]~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [2]));

// Location: LCCOMB_X28_Y18_N10
cycloneii_lcell_comb \VGA_inst|vsync_cnt[0]~16 (
// Equation(s):
// \VGA_inst|vsync_cnt[0]~16_combout  = (\VGA_inst|Add1~0_combout  & (((\VGA_inst|vsync_cnt [0] & !\VGA_inst|Equal0~5_combout )) # (!\VGA_inst|vsync_cnt[15]~0_combout ))) # (!\VGA_inst|Add1~0_combout  & (((\VGA_inst|vsync_cnt [0] & 
// !\VGA_inst|Equal0~5_combout ))))

	.dataa(\VGA_inst|Add1~0_combout ),
	.datab(\VGA_inst|vsync_cnt[15]~0_combout ),
	.datac(\VGA_inst|vsync_cnt [0]),
	.datad(\VGA_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[0]~16 .lut_mask = 16'h22F2;
defparam \VGA_inst|vsync_cnt[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N11
cycloneii_lcell_ff \VGA_inst|vsync_cnt[0] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[0]~16_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [0]));

// Location: LCCOMB_X25_Y17_N20
cycloneii_lcell_comb \VGA_inst|always3~4 (
// Equation(s):
// \VGA_inst|always3~4_combout  = (!\VGA_inst|vsync_cnt [1] & (\VGA_inst|vsync_cnt [2] & !\VGA_inst|vsync_cnt [0]))

	.dataa(\VGA_inst|vsync_cnt [1]),
	.datab(\VGA_inst|vsync_cnt [2]),
	.datac(\VGA_inst|vsync_cnt [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|always3~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|always3~4 .lut_mask = 16'h0404;
defparam \VGA_inst|always3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneii_lcell_comb \VGA_inst|vsync_cnt[4]~5 (
// Equation(s):
// \VGA_inst|vsync_cnt[4]~5_combout  = (\VGA_inst|Add1~8_combout  & (((\VGA_inst|vsync_cnt [4] & !\VGA_inst|Equal0~5_combout )) # (!\VGA_inst|vsync_cnt[15]~0_combout ))) # (!\VGA_inst|Add1~8_combout  & (((\VGA_inst|vsync_cnt [4] & !\VGA_inst|Equal0~5_combout 
// ))))

	.dataa(\VGA_inst|Add1~8_combout ),
	.datab(\VGA_inst|vsync_cnt[15]~0_combout ),
	.datac(\VGA_inst|vsync_cnt [4]),
	.datad(\VGA_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[4]~5 .lut_mask = 16'h22F2;
defparam \VGA_inst|vsync_cnt[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N13
cycloneii_lcell_ff \VGA_inst|vsync_cnt[4] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[4]~5_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [4]));

// Location: LCCOMB_X28_Y18_N6
cycloneii_lcell_comb \VGA_inst|vsync_cnt[3]~14 (
// Equation(s):
// \VGA_inst|vsync_cnt[3]~14_combout  = (\VGA_inst|Add1~6_combout  & (((\VGA_inst|vsync_cnt [3] & !\VGA_inst|Equal0~5_combout )) # (!\VGA_inst|vsync_cnt[15]~0_combout ))) # (!\VGA_inst|Add1~6_combout  & (((\VGA_inst|vsync_cnt [3] & 
// !\VGA_inst|Equal0~5_combout ))))

	.dataa(\VGA_inst|Add1~6_combout ),
	.datab(\VGA_inst|vsync_cnt[15]~0_combout ),
	.datac(\VGA_inst|vsync_cnt [3]),
	.datad(\VGA_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[3]~14 .lut_mask = 16'h22F2;
defparam \VGA_inst|vsync_cnt[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N7
cycloneii_lcell_ff \VGA_inst|vsync_cnt[3] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[3]~14_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [3]));

// Location: LCCOMB_X25_Y18_N10
cycloneii_lcell_comb \VGA_inst|Add1~10 (
// Equation(s):
// \VGA_inst|Add1~10_combout  = (\VGA_inst|vsync_cnt [5] & (!\VGA_inst|Add1~9 )) # (!\VGA_inst|vsync_cnt [5] & ((\VGA_inst|Add1~9 ) # (GND)))
// \VGA_inst|Add1~11  = CARRY((!\VGA_inst|Add1~9 ) # (!\VGA_inst|vsync_cnt [5]))

	.dataa(\VGA_inst|vsync_cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~9 ),
	.combout(\VGA_inst|Add1~10_combout ),
	.cout(\VGA_inst|Add1~11 ));
// synopsys translate_off
defparam \VGA_inst|Add1~10 .lut_mask = 16'h5A5F;
defparam \VGA_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneii_lcell_comb \VGA_inst|vsync_cnt[5]~3 (
// Equation(s):
// \VGA_inst|vsync_cnt[5]~3_combout  = (\VGA_inst|Equal0~5_combout  & (\VGA_inst|Add1~10_combout  & ((!\VGA_inst|vsync_cnt[15]~0_combout )))) # (!\VGA_inst|Equal0~5_combout  & ((\VGA_inst|vsync_cnt [5]) # ((\VGA_inst|Add1~10_combout  & 
// !\VGA_inst|vsync_cnt[15]~0_combout ))))

	.dataa(\VGA_inst|Equal0~5_combout ),
	.datab(\VGA_inst|Add1~10_combout ),
	.datac(\VGA_inst|vsync_cnt [5]),
	.datad(\VGA_inst|vsync_cnt[15]~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[5]~3 .lut_mask = 16'h50DC;
defparam \VGA_inst|vsync_cnt[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N3
cycloneii_lcell_ff \VGA_inst|vsync_cnt[5] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[5]~3_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [5]));

// Location: LCCOMB_X26_Y18_N20
cycloneii_lcell_comb \VGA_inst|always3~5 (
// Equation(s):
// \VGA_inst|always3~5_combout  = (\VGA_inst|vsync_cnt [9] & (\VGA_inst|vsync_cnt [6] & (\VGA_inst|vsync_cnt [5] & \VGA_inst|vsync_cnt [4])))

	.dataa(\VGA_inst|vsync_cnt [9]),
	.datab(\VGA_inst|vsync_cnt [6]),
	.datac(\VGA_inst|vsync_cnt [5]),
	.datad(\VGA_inst|vsync_cnt [4]),
	.cin(gnd),
	.combout(\VGA_inst|always3~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|always3~5 .lut_mask = 16'h8000;
defparam \VGA_inst|always3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneii_lcell_comb \VGA_inst|vsync_cnt[15]~0 (
// Equation(s):
// \VGA_inst|vsync_cnt[15]~0_combout  = ((\VGA_inst|always3~2_combout  & (\VGA_inst|always3~4_combout  & \VGA_inst|always3~5_combout ))) # (!\VGA_inst|Equal0~5_combout )

	.dataa(\VGA_inst|Equal0~5_combout ),
	.datab(\VGA_inst|always3~2_combout ),
	.datac(\VGA_inst|always3~4_combout ),
	.datad(\VGA_inst|always3~5_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[15]~0 .lut_mask = 16'hD555;
defparam \VGA_inst|vsync_cnt[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneii_lcell_comb \VGA_inst|vsync_cnt[6]~2 (
// Equation(s):
// \VGA_inst|vsync_cnt[6]~2_combout  = (\VGA_inst|Add1~12_combout  & (((\VGA_inst|vsync_cnt [6] & !\VGA_inst|Equal0~5_combout )) # (!\VGA_inst|vsync_cnt[15]~0_combout ))) # (!\VGA_inst|Add1~12_combout  & (((\VGA_inst|vsync_cnt [6] & 
// !\VGA_inst|Equal0~5_combout ))))

	.dataa(\VGA_inst|Add1~12_combout ),
	.datab(\VGA_inst|vsync_cnt[15]~0_combout ),
	.datac(\VGA_inst|vsync_cnt [6]),
	.datad(\VGA_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[6]~2 .lut_mask = 16'h22F2;
defparam \VGA_inst|vsync_cnt[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N3
cycloneii_lcell_ff \VGA_inst|vsync_cnt[6] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[6]~2_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [6]));

// Location: LCCOMB_X25_Y18_N14
cycloneii_lcell_comb \VGA_inst|Add1~14 (
// Equation(s):
// \VGA_inst|Add1~14_combout  = (\VGA_inst|vsync_cnt [7] & (!\VGA_inst|Add1~13 )) # (!\VGA_inst|vsync_cnt [7] & ((\VGA_inst|Add1~13 ) # (GND)))
// \VGA_inst|Add1~15  = CARRY((!\VGA_inst|Add1~13 ) # (!\VGA_inst|vsync_cnt [7]))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~13 ),
	.combout(\VGA_inst|Add1~14_combout ),
	.cout(\VGA_inst|Add1~15 ));
// synopsys translate_off
defparam \VGA_inst|Add1~14 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneii_lcell_comb \VGA_inst|vsync_cnt[7]~12 (
// Equation(s):
// \VGA_inst|vsync_cnt[7]~12_combout  = (\VGA_inst|Equal0~5_combout  & (\VGA_inst|Add1~14_combout  & ((!\VGA_inst|vsync_cnt[15]~0_combout )))) # (!\VGA_inst|Equal0~5_combout  & ((\VGA_inst|vsync_cnt [7]) # ((\VGA_inst|Add1~14_combout  & 
// !\VGA_inst|vsync_cnt[15]~0_combout ))))

	.dataa(\VGA_inst|Equal0~5_combout ),
	.datab(\VGA_inst|Add1~14_combout ),
	.datac(\VGA_inst|vsync_cnt [7]),
	.datad(\VGA_inst|vsync_cnt[15]~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[7]~12 .lut_mask = 16'h50DC;
defparam \VGA_inst|vsync_cnt[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N29
cycloneii_lcell_ff \VGA_inst|vsync_cnt[7] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[7]~12_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [7]));

// Location: LCCOMB_X25_Y18_N16
cycloneii_lcell_comb \VGA_inst|Add1~16 (
// Equation(s):
// \VGA_inst|Add1~16_combout  = (\VGA_inst|vsync_cnt [8] & (\VGA_inst|Add1~15  $ (GND))) # (!\VGA_inst|vsync_cnt [8] & (!\VGA_inst|Add1~15  & VCC))
// \VGA_inst|Add1~17  = CARRY((\VGA_inst|vsync_cnt [8] & !\VGA_inst|Add1~15 ))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~15 ),
	.combout(\VGA_inst|Add1~16_combout ),
	.cout(\VGA_inst|Add1~17 ));
// synopsys translate_off
defparam \VGA_inst|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneii_lcell_comb \VGA_inst|vsync_cnt[8]~13 (
// Equation(s):
// \VGA_inst|vsync_cnt[8]~13_combout  = (\VGA_inst|Equal0~5_combout  & (\VGA_inst|Add1~16_combout  & ((!\VGA_inst|vsync_cnt[15]~0_combout )))) # (!\VGA_inst|Equal0~5_combout  & ((\VGA_inst|vsync_cnt [8]) # ((\VGA_inst|Add1~16_combout  & 
// !\VGA_inst|vsync_cnt[15]~0_combout ))))

	.dataa(\VGA_inst|Equal0~5_combout ),
	.datab(\VGA_inst|Add1~16_combout ),
	.datac(\VGA_inst|vsync_cnt [8]),
	.datad(\VGA_inst|vsync_cnt[15]~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[8]~13 .lut_mask = 16'h50DC;
defparam \VGA_inst|vsync_cnt[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N25
cycloneii_lcell_ff \VGA_inst|vsync_cnt[8] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[8]~13_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [8]));

// Location: LCCOMB_X25_Y18_N18
cycloneii_lcell_comb \VGA_inst|Add1~18 (
// Equation(s):
// \VGA_inst|Add1~18_combout  = (\VGA_inst|vsync_cnt [9] & (!\VGA_inst|Add1~17 )) # (!\VGA_inst|vsync_cnt [9] & ((\VGA_inst|Add1~17 ) # (GND)))
// \VGA_inst|Add1~19  = CARRY((!\VGA_inst|Add1~17 ) # (!\VGA_inst|vsync_cnt [9]))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~17 ),
	.combout(\VGA_inst|Add1~18_combout ),
	.cout(\VGA_inst|Add1~19 ));
// synopsys translate_off
defparam \VGA_inst|Add1~18 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneii_lcell_comb \VGA_inst|vsync_cnt[9]~4 (
// Equation(s):
// \VGA_inst|vsync_cnt[9]~4_combout  = (\VGA_inst|Equal0~5_combout  & (\VGA_inst|Add1~18_combout  & ((!\VGA_inst|vsync_cnt[15]~0_combout )))) # (!\VGA_inst|Equal0~5_combout  & ((\VGA_inst|vsync_cnt [9]) # ((\VGA_inst|Add1~18_combout  & 
// !\VGA_inst|vsync_cnt[15]~0_combout ))))

	.dataa(\VGA_inst|Equal0~5_combout ),
	.datab(\VGA_inst|Add1~18_combout ),
	.datac(\VGA_inst|vsync_cnt [9]),
	.datad(\VGA_inst|vsync_cnt[15]~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[9]~4 .lut_mask = 16'h50DC;
defparam \VGA_inst|vsync_cnt[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N13
cycloneii_lcell_ff \VGA_inst|vsync_cnt[9] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[9]~4_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [9]));

// Location: LCCOMB_X25_Y18_N20
cycloneii_lcell_comb \VGA_inst|Add1~20 (
// Equation(s):
// \VGA_inst|Add1~20_combout  = (\VGA_inst|vsync_cnt [10] & (\VGA_inst|Add1~19  $ (GND))) # (!\VGA_inst|vsync_cnt [10] & (!\VGA_inst|Add1~19  & VCC))
// \VGA_inst|Add1~21  = CARRY((\VGA_inst|vsync_cnt [10] & !\VGA_inst|Add1~19 ))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~19 ),
	.combout(\VGA_inst|Add1~20_combout ),
	.cout(\VGA_inst|Add1~21 ));
// synopsys translate_off
defparam \VGA_inst|Add1~20 .lut_mask = 16'hC30C;
defparam \VGA_inst|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneii_lcell_comb \VGA_inst|vsync_cnt[10]~11 (
// Equation(s):
// \VGA_inst|vsync_cnt[10]~11_combout  = (\VGA_inst|Equal0~5_combout  & (\VGA_inst|Add1~20_combout  & ((!\VGA_inst|vsync_cnt[15]~0_combout )))) # (!\VGA_inst|Equal0~5_combout  & ((\VGA_inst|vsync_cnt [10]) # ((\VGA_inst|Add1~20_combout  & 
// !\VGA_inst|vsync_cnt[15]~0_combout ))))

	.dataa(\VGA_inst|Equal0~5_combout ),
	.datab(\VGA_inst|Add1~20_combout ),
	.datac(\VGA_inst|vsync_cnt [10]),
	.datad(\VGA_inst|vsync_cnt[15]~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[10]~11 .lut_mask = 16'h50DC;
defparam \VGA_inst|vsync_cnt[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N19
cycloneii_lcell_ff \VGA_inst|vsync_cnt[10] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[10]~11_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [10]));

// Location: LCCOMB_X25_Y18_N22
cycloneii_lcell_comb \VGA_inst|Add1~22 (
// Equation(s):
// \VGA_inst|Add1~22_combout  = (\VGA_inst|vsync_cnt [11] & (!\VGA_inst|Add1~21 )) # (!\VGA_inst|vsync_cnt [11] & ((\VGA_inst|Add1~21 ) # (GND)))
// \VGA_inst|Add1~23  = CARRY((!\VGA_inst|Add1~21 ) # (!\VGA_inst|vsync_cnt [11]))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~21 ),
	.combout(\VGA_inst|Add1~22_combout ),
	.cout(\VGA_inst|Add1~23 ));
// synopsys translate_off
defparam \VGA_inst|Add1~22 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneii_lcell_comb \VGA_inst|vsync_cnt[11]~10 (
// Equation(s):
// \VGA_inst|vsync_cnt[11]~10_combout  = (\VGA_inst|Equal0~5_combout  & (\VGA_inst|Add1~22_combout  & ((!\VGA_inst|vsync_cnt[15]~0_combout )))) # (!\VGA_inst|Equal0~5_combout  & ((\VGA_inst|vsync_cnt [11]) # ((\VGA_inst|Add1~22_combout  & 
// !\VGA_inst|vsync_cnt[15]~0_combout ))))

	.dataa(\VGA_inst|Equal0~5_combout ),
	.datab(\VGA_inst|Add1~22_combout ),
	.datac(\VGA_inst|vsync_cnt [11]),
	.datad(\VGA_inst|vsync_cnt[15]~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[11]~10 .lut_mask = 16'h50DC;
defparam \VGA_inst|vsync_cnt[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N17
cycloneii_lcell_ff \VGA_inst|vsync_cnt[11] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[11]~10_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [11]));

// Location: LCCOMB_X25_Y18_N24
cycloneii_lcell_comb \VGA_inst|Add1~24 (
// Equation(s):
// \VGA_inst|Add1~24_combout  = (\VGA_inst|vsync_cnt [12] & (\VGA_inst|Add1~23  $ (GND))) # (!\VGA_inst|vsync_cnt [12] & (!\VGA_inst|Add1~23  & VCC))
// \VGA_inst|Add1~25  = CARRY((\VGA_inst|vsync_cnt [12] & !\VGA_inst|Add1~23 ))

	.dataa(\VGA_inst|vsync_cnt [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~23 ),
	.combout(\VGA_inst|Add1~24_combout ),
	.cout(\VGA_inst|Add1~25 ));
// synopsys translate_off
defparam \VGA_inst|Add1~24 .lut_mask = 16'hA50A;
defparam \VGA_inst|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneii_lcell_comb \VGA_inst|Add1~28 (
// Equation(s):
// \VGA_inst|Add1~28_combout  = (\VGA_inst|vsync_cnt [14] & (\VGA_inst|Add1~27  $ (GND))) # (!\VGA_inst|vsync_cnt [14] & (!\VGA_inst|Add1~27  & VCC))
// \VGA_inst|Add1~29  = CARRY((\VGA_inst|vsync_cnt [14] & !\VGA_inst|Add1~27 ))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add1~27 ),
	.combout(\VGA_inst|Add1~28_combout ),
	.cout(\VGA_inst|Add1~29 ));
// synopsys translate_off
defparam \VGA_inst|Add1~28 .lut_mask = 16'hC30C;
defparam \VGA_inst|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneii_lcell_comb \VGA_inst|vsync_cnt[14]~7 (
// Equation(s):
// \VGA_inst|vsync_cnt[14]~7_combout  = (\VGA_inst|Equal0~5_combout  & (\VGA_inst|Add1~28_combout  & ((!\VGA_inst|vsync_cnt[15]~0_combout )))) # (!\VGA_inst|Equal0~5_combout  & ((\VGA_inst|vsync_cnt [14]) # ((\VGA_inst|Add1~28_combout  & 
// !\VGA_inst|vsync_cnt[15]~0_combout ))))

	.dataa(\VGA_inst|Equal0~5_combout ),
	.datab(\VGA_inst|Add1~28_combout ),
	.datac(\VGA_inst|vsync_cnt [14]),
	.datad(\VGA_inst|vsync_cnt[15]~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[14]~7 .lut_mask = 16'h50DC;
defparam \VGA_inst|vsync_cnt[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N9
cycloneii_lcell_ff \VGA_inst|vsync_cnt[14] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[14]~7_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [14]));

// Location: LCCOMB_X25_Y18_N30
cycloneii_lcell_comb \VGA_inst|Add1~30 (
// Equation(s):
// \VGA_inst|Add1~30_combout  = \VGA_inst|Add1~29  $ (\VGA_inst|vsync_cnt [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_inst|vsync_cnt [15]),
	.cin(\VGA_inst|Add1~29 ),
	.combout(\VGA_inst|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|Add1~30 .lut_mask = 16'h0FF0;
defparam \VGA_inst|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneii_lcell_comb \VGA_inst|vsync_cnt[15]~6 (
// Equation(s):
// \VGA_inst|vsync_cnt[15]~6_combout  = (\VGA_inst|Equal0~5_combout  & (\VGA_inst|Add1~30_combout  & ((!\VGA_inst|vsync_cnt[15]~0_combout )))) # (!\VGA_inst|Equal0~5_combout  & ((\VGA_inst|vsync_cnt [15]) # ((\VGA_inst|Add1~30_combout  & 
// !\VGA_inst|vsync_cnt[15]~0_combout ))))

	.dataa(\VGA_inst|Equal0~5_combout ),
	.datab(\VGA_inst|Add1~30_combout ),
	.datac(\VGA_inst|vsync_cnt [15]),
	.datad(\VGA_inst|vsync_cnt[15]~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[15]~6 .lut_mask = 16'h50DC;
defparam \VGA_inst|vsync_cnt[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N31
cycloneii_lcell_ff \VGA_inst|vsync_cnt[15] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[15]~6_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [15]));

// Location: LCCOMB_X25_Y17_N4
cycloneii_lcell_comb \VGA_inst|vsync_cnt[12]~9 (
// Equation(s):
// \VGA_inst|vsync_cnt[12]~9_combout  = (\VGA_inst|Equal0~5_combout  & (\VGA_inst|Add1~24_combout  & ((!\VGA_inst|vsync_cnt[15]~0_combout )))) # (!\VGA_inst|Equal0~5_combout  & ((\VGA_inst|vsync_cnt [12]) # ((\VGA_inst|Add1~24_combout  & 
// !\VGA_inst|vsync_cnt[15]~0_combout ))))

	.dataa(\VGA_inst|Equal0~5_combout ),
	.datab(\VGA_inst|Add1~24_combout ),
	.datac(\VGA_inst|vsync_cnt [12]),
	.datad(\VGA_inst|vsync_cnt[15]~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[12]~9 .lut_mask = 16'h50DC;
defparam \VGA_inst|vsync_cnt[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N5
cycloneii_lcell_ff \VGA_inst|vsync_cnt[12] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[12]~9_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [12]));

// Location: LCCOMB_X25_Y17_N22
cycloneii_lcell_comb \VGA_inst|always3~0 (
// Equation(s):
// \VGA_inst|always3~0_combout  = (!\VGA_inst|vsync_cnt [13] & (!\VGA_inst|vsync_cnt [15] & (!\VGA_inst|vsync_cnt [12] & !\VGA_inst|vsync_cnt [14])))

	.dataa(\VGA_inst|vsync_cnt [13]),
	.datab(\VGA_inst|vsync_cnt [15]),
	.datac(\VGA_inst|vsync_cnt [12]),
	.datad(\VGA_inst|vsync_cnt [14]),
	.cin(gnd),
	.combout(\VGA_inst|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|always3~0 .lut_mask = 16'h0001;
defparam \VGA_inst|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneii_lcell_comb \VGA_inst|always3~1 (
// Equation(s):
// \VGA_inst|always3~1_combout  = (!\VGA_inst|vsync_cnt [11] & (!\VGA_inst|vsync_cnt [10] & (\VGA_inst|always3~0_combout  & !\VGA_inst|vsync_cnt [7])))

	.dataa(\VGA_inst|vsync_cnt [11]),
	.datab(\VGA_inst|vsync_cnt [10]),
	.datac(\VGA_inst|always3~0_combout ),
	.datad(\VGA_inst|vsync_cnt [7]),
	.cin(gnd),
	.combout(\VGA_inst|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|always3~1 .lut_mask = 16'h0010;
defparam \VGA_inst|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneii_lcell_comb \VGA_inst|always3~2 (
// Equation(s):
// \VGA_inst|always3~2_combout  = (\VGA_inst|always3~1_combout  & (!\VGA_inst|vsync_cnt [8] & !\VGA_inst|vsync_cnt [3]))

	.dataa(vcc),
	.datab(\VGA_inst|always3~1_combout ),
	.datac(\VGA_inst|vsync_cnt [8]),
	.datad(\VGA_inst|vsync_cnt [3]),
	.cin(gnd),
	.combout(\VGA_inst|always3~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|always3~2 .lut_mask = 16'h000C;
defparam \VGA_inst|always3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneii_lcell_comb \VGA_inst|LessThan1~1 (
// Equation(s):
// \VGA_inst|LessThan1~1_combout  = (\VGA_inst|LessThan1~0_combout ) # ((\VGA_inst|vsync_cnt [2]) # (!\VGA_inst|always3~2_combout ))

	.dataa(\VGA_inst|LessThan1~0_combout ),
	.datab(\VGA_inst|always3~2_combout ),
	.datac(vcc),
	.datad(\VGA_inst|vsync_cnt [2]),
	.cin(gnd),
	.combout(\VGA_inst|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|LessThan1~1 .lut_mask = 16'hFFBB;
defparam \VGA_inst|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N1
cycloneii_lcell_ff \VGA_inst|VSYNC (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|LessThan1~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|VSYNC~regout ));

// Location: LCCOMB_X26_Y18_N0
cycloneii_lcell_comb \VGA_inst|LessThan0~0 (
// Equation(s):
// \VGA_inst|LessThan0~0_combout  = (\VGA_inst|hsync_cnt [10]) # (!\VGA_inst|Equal0~2_combout )

	.dataa(vcc),
	.datab(\VGA_inst|Equal0~2_combout ),
	.datac(vcc),
	.datad(\VGA_inst|hsync_cnt [10]),
	.cin(gnd),
	.combout(\VGA_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|LessThan0~0 .lut_mask = 16'hFF33;
defparam \VGA_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y18_N1
cycloneii_lcell_ff \VGA_inst|HSYNC (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|LessThan0~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|HSYNC~regout ));

// Location: LCCOMB_X29_Y15_N24
cycloneii_lcell_comb \VGA_inst|Add0~24 (
// Equation(s):
// \VGA_inst|Add0~24_combout  = (\VGA_inst|hsync_cnt [12] & (\VGA_inst|Add0~23  $ (GND))) # (!\VGA_inst|hsync_cnt [12] & (!\VGA_inst|Add0~23  & VCC))
// \VGA_inst|Add0~25  = CARRY((\VGA_inst|hsync_cnt [12] & !\VGA_inst|Add0~23 ))

	.dataa(\VGA_inst|hsync_cnt [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~23 ),
	.combout(\VGA_inst|Add0~24_combout ),
	.cout(\VGA_inst|Add0~25 ));
// synopsys translate_off
defparam \VGA_inst|Add0~24 .lut_mask = 16'hA50A;
defparam \VGA_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneii_lcell_comb \VGA_inst|Add0~26 (
// Equation(s):
// \VGA_inst|Add0~26_combout  = (\VGA_inst|hsync_cnt [13] & (!\VGA_inst|Add0~25 )) # (!\VGA_inst|hsync_cnt [13] & ((\VGA_inst|Add0~25 ) # (GND)))
// \VGA_inst|Add0~27  = CARRY((!\VGA_inst|Add0~25 ) # (!\VGA_inst|hsync_cnt [13]))

	.dataa(vcc),
	.datab(\VGA_inst|hsync_cnt [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add0~25 ),
	.combout(\VGA_inst|Add0~26_combout ),
	.cout(\VGA_inst|Add0~27 ));
// synopsys translate_off
defparam \VGA_inst|Add0~26 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y15_N27
cycloneii_lcell_ff \VGA_inst|hsync_cnt[13] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~26_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [13]));

// Location: LCFF_X29_Y15_N29
cycloneii_lcell_ff \VGA_inst|hsync_cnt[14] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~28_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [14]));

// Location: LCCOMB_X28_Y18_N0
cycloneii_lcell_comb \VGA_inst|vsync_cnt[1]~15 (
// Equation(s):
// \VGA_inst|vsync_cnt[1]~15_combout  = (\VGA_inst|Add1~2_combout  & (((\VGA_inst|vsync_cnt [1] & !\VGA_inst|Equal0~5_combout )) # (!\VGA_inst|vsync_cnt[15]~0_combout ))) # (!\VGA_inst|Add1~2_combout  & (((\VGA_inst|vsync_cnt [1] & 
// !\VGA_inst|Equal0~5_combout ))))

	.dataa(\VGA_inst|Add1~2_combout ),
	.datab(\VGA_inst|vsync_cnt[15]~0_combout ),
	.datac(\VGA_inst|vsync_cnt [1]),
	.datad(\VGA_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\VGA_inst|vsync_cnt[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|vsync_cnt[1]~15 .lut_mask = 16'h22F2;
defparam \VGA_inst|vsync_cnt[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N1
cycloneii_lcell_ff \VGA_inst|vsync_cnt[1] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|vsync_cnt[1]~15_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|vsync_cnt [1]));

// Location: LCCOMB_X29_Y16_N0
cycloneii_lcell_comb \VGA_inst|Add3~0 (
// Equation(s):
// \VGA_inst|Add3~0_combout  = \VGA_inst|Add2~4_combout  $ (VCC)
// \VGA_inst|Add3~1  = CARRY(\VGA_inst|Add2~4_combout )

	.dataa(\VGA_inst|Add2~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|Add3~0_combout ),
	.cout(\VGA_inst|Add3~1 ));
// synopsys translate_off
defparam \VGA_inst|Add3~0 .lut_mask = 16'h55AA;
defparam \VGA_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneii_lcell_comb \VGA_inst|Add3~2 (
// Equation(s):
// \VGA_inst|Add3~2_combout  = (\VGA_inst|Add2~6_combout  & (!\VGA_inst|Add3~1 )) # (!\VGA_inst|Add2~6_combout  & ((\VGA_inst|Add3~1 ) # (GND)))
// \VGA_inst|Add3~3  = CARRY((!\VGA_inst|Add3~1 ) # (!\VGA_inst|Add2~6_combout ))

	.dataa(\VGA_inst|Add2~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add3~1 ),
	.combout(\VGA_inst|Add3~2_combout ),
	.cout(\VGA_inst|Add3~3 ));
// synopsys translate_off
defparam \VGA_inst|Add3~2 .lut_mask = 16'h5A5F;
defparam \VGA_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneii_lcell_comb \VGA_inst|Add3~4 (
// Equation(s):
// \VGA_inst|Add3~4_combout  = (\VGA_inst|Add2~8_combout  & (\VGA_inst|Add3~3  $ (GND))) # (!\VGA_inst|Add2~8_combout  & (!\VGA_inst|Add3~3  & VCC))
// \VGA_inst|Add3~5  = CARRY((\VGA_inst|Add2~8_combout  & !\VGA_inst|Add3~3 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add2~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add3~3 ),
	.combout(\VGA_inst|Add3~4_combout ),
	.cout(\VGA_inst|Add3~5 ));
// synopsys translate_off
defparam \VGA_inst|Add3~4 .lut_mask = 16'hC30C;
defparam \VGA_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y15_N25
cycloneii_lcell_ff \VGA_inst|hsync_cnt[12] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~24_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [12]));

// Location: LCCOMB_X29_Y16_N16
cycloneii_lcell_comb \VGA_inst|Add4~2 (
// Equation(s):
// \VGA_inst|Add4~2_combout  = (\VGA_inst|Add2~2_combout  & ((\VGA_inst|hsync_cnt [8] & (\VGA_inst|Add4~1  & VCC)) # (!\VGA_inst|hsync_cnt [8] & (!\VGA_inst|Add4~1 )))) # (!\VGA_inst|Add2~2_combout  & ((\VGA_inst|hsync_cnt [8] & (!\VGA_inst|Add4~1 )) # 
// (!\VGA_inst|hsync_cnt [8] & ((\VGA_inst|Add4~1 ) # (GND)))))
// \VGA_inst|Add4~3  = CARRY((\VGA_inst|Add2~2_combout  & (!\VGA_inst|hsync_cnt [8] & !\VGA_inst|Add4~1 )) # (!\VGA_inst|Add2~2_combout  & ((!\VGA_inst|Add4~1 ) # (!\VGA_inst|hsync_cnt [8]))))

	.dataa(\VGA_inst|Add2~2_combout ),
	.datab(\VGA_inst|hsync_cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add4~1 ),
	.combout(\VGA_inst|Add4~2_combout ),
	.cout(\VGA_inst|Add4~3 ));
// synopsys translate_off
defparam \VGA_inst|Add4~2 .lut_mask = 16'h9617;
defparam \VGA_inst|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneii_lcell_comb \VGA_inst|Add4~4 (
// Equation(s):
// \VGA_inst|Add4~4_combout  = ((\VGA_inst|hsync_cnt [9] $ (\VGA_inst|Add3~0_combout  $ (!\VGA_inst|Add4~3 )))) # (GND)
// \VGA_inst|Add4~5  = CARRY((\VGA_inst|hsync_cnt [9] & ((\VGA_inst|Add3~0_combout ) # (!\VGA_inst|Add4~3 ))) # (!\VGA_inst|hsync_cnt [9] & (\VGA_inst|Add3~0_combout  & !\VGA_inst|Add4~3 )))

	.dataa(\VGA_inst|hsync_cnt [9]),
	.datab(\VGA_inst|Add3~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add4~3 ),
	.combout(\VGA_inst|Add4~4_combout ),
	.cout(\VGA_inst|Add4~5 ));
// synopsys translate_off
defparam \VGA_inst|Add4~4 .lut_mask = 16'h698E;
defparam \VGA_inst|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneii_lcell_comb \VGA_inst|Add4~8 (
// Equation(s):
// \VGA_inst|Add4~8_combout  = ((\VGA_inst|hsync_cnt [11] $ (\VGA_inst|Add3~4_combout  $ (!\VGA_inst|Add4~7 )))) # (GND)
// \VGA_inst|Add4~9  = CARRY((\VGA_inst|hsync_cnt [11] & ((\VGA_inst|Add3~4_combout ) # (!\VGA_inst|Add4~7 ))) # (!\VGA_inst|hsync_cnt [11] & (\VGA_inst|Add3~4_combout  & !\VGA_inst|Add4~7 )))

	.dataa(\VGA_inst|hsync_cnt [11]),
	.datab(\VGA_inst|Add3~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add4~7 ),
	.combout(\VGA_inst|Add4~8_combout ),
	.cout(\VGA_inst|Add4~9 ));
// synopsys translate_off
defparam \VGA_inst|Add4~8 .lut_mask = 16'h698E;
defparam \VGA_inst|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneii_lcell_comb \VGA_inst|Add4~10 (
// Equation(s):
// \VGA_inst|Add4~10_combout  = (\VGA_inst|Add3~6_combout  & ((\VGA_inst|hsync_cnt [12] & (\VGA_inst|Add4~9  & VCC)) # (!\VGA_inst|hsync_cnt [12] & (!\VGA_inst|Add4~9 )))) # (!\VGA_inst|Add3~6_combout  & ((\VGA_inst|hsync_cnt [12] & (!\VGA_inst|Add4~9 )) # 
// (!\VGA_inst|hsync_cnt [12] & ((\VGA_inst|Add4~9 ) # (GND)))))
// \VGA_inst|Add4~11  = CARRY((\VGA_inst|Add3~6_combout  & (!\VGA_inst|hsync_cnt [12] & !\VGA_inst|Add4~9 )) # (!\VGA_inst|Add3~6_combout  & ((!\VGA_inst|Add4~9 ) # (!\VGA_inst|hsync_cnt [12]))))

	.dataa(\VGA_inst|Add3~6_combout ),
	.datab(\VGA_inst|hsync_cnt [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add4~9 ),
	.combout(\VGA_inst|Add4~10_combout ),
	.cout(\VGA_inst|Add4~11 ));
// synopsys translate_off
defparam \VGA_inst|Add4~10 .lut_mask = 16'h9617;
defparam \VGA_inst|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneii_lcell_comb \VGA_inst|Add4~12 (
// Equation(s):
// \VGA_inst|Add4~12_combout  = ((\VGA_inst|hsync_cnt [13] $ (\VGA_inst|Add3~8_combout  $ (!\VGA_inst|Add4~11 )))) # (GND)
// \VGA_inst|Add4~13  = CARRY((\VGA_inst|hsync_cnt [13] & ((\VGA_inst|Add3~8_combout ) # (!\VGA_inst|Add4~11 ))) # (!\VGA_inst|hsync_cnt [13] & (\VGA_inst|Add3~8_combout  & !\VGA_inst|Add4~11 )))

	.dataa(\VGA_inst|hsync_cnt [13]),
	.datab(\VGA_inst|Add3~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add4~11 ),
	.combout(\VGA_inst|Add4~12_combout ),
	.cout(\VGA_inst|Add4~13 ));
// synopsys translate_off
defparam \VGA_inst|Add4~12 .lut_mask = 16'h698E;
defparam \VGA_inst|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y15_N13
cycloneii_lcell_ff \VGA_inst|hsync_cnt[6] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~12_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [6]));

// Location: LCCOMB_X30_Y16_N0
cycloneii_lcell_comb \VGA_inst|Add5~0 (
// Equation(s):
// \VGA_inst|Add5~0_combout  = \VGA_inst|hsync_cnt [3] $ (VCC)
// \VGA_inst|Add5~1  = CARRY(\VGA_inst|hsync_cnt [3])

	.dataa(\VGA_inst|hsync_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|Add5~0_combout ),
	.cout(\VGA_inst|Add5~1 ));
// synopsys translate_off
defparam \VGA_inst|Add5~0 .lut_mask = 16'h55AA;
defparam \VGA_inst|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneii_lcell_comb \VGA_inst|Add5~4 (
// Equation(s):
// \VGA_inst|Add5~4_combout  = (\VGA_inst|hsync_cnt [5] & ((GND) # (!\VGA_inst|Add5~3 ))) # (!\VGA_inst|hsync_cnt [5] & (\VGA_inst|Add5~3  $ (GND)))
// \VGA_inst|Add5~5  = CARRY((\VGA_inst|hsync_cnt [5]) # (!\VGA_inst|Add5~3 ))

	.dataa(\VGA_inst|hsync_cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add5~3 ),
	.combout(\VGA_inst|Add5~4_combout ),
	.cout(\VGA_inst|Add5~5 ));
// synopsys translate_off
defparam \VGA_inst|Add5~4 .lut_mask = 16'h5AAF;
defparam \VGA_inst|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneii_lcell_comb \VGA_inst|Add5~6 (
// Equation(s):
// \VGA_inst|Add5~6_combout  = (\VGA_inst|hsync_cnt [6] & (!\VGA_inst|Add5~5 )) # (!\VGA_inst|hsync_cnt [6] & ((\VGA_inst|Add5~5 ) # (GND)))
// \VGA_inst|Add5~7  = CARRY((!\VGA_inst|Add5~5 ) # (!\VGA_inst|hsync_cnt [6]))

	.dataa(vcc),
	.datab(\VGA_inst|hsync_cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add5~5 ),
	.combout(\VGA_inst|Add5~6_combout ),
	.cout(\VGA_inst|Add5~7 ));
// synopsys translate_off
defparam \VGA_inst|Add5~6 .lut_mask = 16'h3C3F;
defparam \VGA_inst|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneii_lcell_comb \VGA_inst|Add5~8 (
// Equation(s):
// \VGA_inst|Add5~8_combout  = (\VGA_inst|Add4~0_combout  & (\VGA_inst|Add5~7  $ (GND))) # (!\VGA_inst|Add4~0_combout  & (!\VGA_inst|Add5~7  & VCC))
// \VGA_inst|Add5~9  = CARRY((\VGA_inst|Add4~0_combout  & !\VGA_inst|Add5~7 ))

	.dataa(\VGA_inst|Add4~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add5~7 ),
	.combout(\VGA_inst|Add5~8_combout ),
	.cout(\VGA_inst|Add5~9 ));
// synopsys translate_off
defparam \VGA_inst|Add5~8 .lut_mask = 16'hA50A;
defparam \VGA_inst|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneii_lcell_comb \VGA_inst|Add5~10 (
// Equation(s):
// \VGA_inst|Add5~10_combout  = (\VGA_inst|Add4~2_combout  & (\VGA_inst|Add5~9  & VCC)) # (!\VGA_inst|Add4~2_combout  & (!\VGA_inst|Add5~9 ))
// \VGA_inst|Add5~11  = CARRY((!\VGA_inst|Add4~2_combout  & !\VGA_inst|Add5~9 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add4~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add5~9 ),
	.combout(\VGA_inst|Add5~10_combout ),
	.cout(\VGA_inst|Add5~11 ));
// synopsys translate_off
defparam \VGA_inst|Add5~10 .lut_mask = 16'hC303;
defparam \VGA_inst|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneii_lcell_comb \VGA_inst|Add5~12 (
// Equation(s):
// \VGA_inst|Add5~12_combout  = (\VGA_inst|Add4~4_combout  & ((GND) # (!\VGA_inst|Add5~11 ))) # (!\VGA_inst|Add4~4_combout  & (\VGA_inst|Add5~11  $ (GND)))
// \VGA_inst|Add5~13  = CARRY((\VGA_inst|Add4~4_combout ) # (!\VGA_inst|Add5~11 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add4~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add5~11 ),
	.combout(\VGA_inst|Add5~12_combout ),
	.cout(\VGA_inst|Add5~13 ));
// synopsys translate_off
defparam \VGA_inst|Add5~12 .lut_mask = 16'h3CCF;
defparam \VGA_inst|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N14
cycloneii_lcell_comb \VGA_inst|Add5~14 (
// Equation(s):
// \VGA_inst|Add5~14_combout  = (\VGA_inst|Add4~6_combout  & (\VGA_inst|Add5~13  & VCC)) # (!\VGA_inst|Add4~6_combout  & (!\VGA_inst|Add5~13 ))
// \VGA_inst|Add5~15  = CARRY((!\VGA_inst|Add4~6_combout  & !\VGA_inst|Add5~13 ))

	.dataa(\VGA_inst|Add4~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add5~13 ),
	.combout(\VGA_inst|Add5~14_combout ),
	.cout(\VGA_inst|Add5~15 ));
// synopsys translate_off
defparam \VGA_inst|Add5~14 .lut_mask = 16'hA505;
defparam \VGA_inst|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneii_lcell_comb \VGA_inst|Add5~18 (
// Equation(s):
// \VGA_inst|Add5~18_combout  = (\VGA_inst|Add4~10_combout  & (\VGA_inst|Add5~17  & VCC)) # (!\VGA_inst|Add4~10_combout  & (!\VGA_inst|Add5~17 ))
// \VGA_inst|Add5~19  = CARRY((!\VGA_inst|Add4~10_combout  & !\VGA_inst|Add5~17 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add4~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add5~17 ),
	.combout(\VGA_inst|Add5~18_combout ),
	.cout(\VGA_inst|Add5~19 ));
// synopsys translate_off
defparam \VGA_inst|Add5~18 .lut_mask = 16'hC303;
defparam \VGA_inst|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneii_lcell_comb \VGA_inst|Add5~24 (
// Equation(s):
// \VGA_inst|Add5~24_combout  = \VGA_inst|Add4~16_combout  $ (\VGA_inst|Add5~23 )

	.dataa(\VGA_inst|Add4~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|Add5~23 ),
	.combout(\VGA_inst|Add5~24_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|Add5~24 .lut_mask = 16'h5A5A;
defparam \VGA_inst|Add5~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneii_lcell_comb \VGA_inst|ADDRESS_n[4]~12 (
// Equation(s):
// \VGA_inst|ADDRESS_n[4]~12_combout  = \VGA_inst|Add5~2_combout  $ (VCC)
// \VGA_inst|ADDRESS_n[4]~13  = CARRY(\VGA_inst|Add5~2_combout )

	.dataa(\VGA_inst|Add5~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS_n[4]~12_combout ),
	.cout(\VGA_inst|ADDRESS_n[4]~13 ));
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n[4]~12 .lut_mask = 16'h55AA;
defparam \VGA_inst|ADDRESS_n[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneii_lcell_comb \VGA_inst|ADDRESS_n[5]~14 (
// Equation(s):
// \VGA_inst|ADDRESS_n[5]~14_combout  = (\VGA_inst|Add5~4_combout  & (\VGA_inst|ADDRESS_n[4]~13  & VCC)) # (!\VGA_inst|Add5~4_combout  & (!\VGA_inst|ADDRESS_n[4]~13 ))
// \VGA_inst|ADDRESS_n[5]~15  = CARRY((!\VGA_inst|Add5~4_combout  & !\VGA_inst|ADDRESS_n[4]~13 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add5~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|ADDRESS_n[4]~13 ),
	.combout(\VGA_inst|ADDRESS_n[5]~14_combout ),
	.cout(\VGA_inst|ADDRESS_n[5]~15 ));
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n[5]~14 .lut_mask = 16'hC303;
defparam \VGA_inst|ADDRESS_n[5]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneii_lcell_comb \VGA_inst|ADDRESS_n[6]~16 (
// Equation(s):
// \VGA_inst|ADDRESS_n[6]~16_combout  = (\VGA_inst|Add5~6_combout  & (\VGA_inst|ADDRESS_n[5]~15  $ (GND))) # (!\VGA_inst|Add5~6_combout  & (!\VGA_inst|ADDRESS_n[5]~15  & VCC))
// \VGA_inst|ADDRESS_n[6]~17  = CARRY((\VGA_inst|Add5~6_combout  & !\VGA_inst|ADDRESS_n[5]~15 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add5~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|ADDRESS_n[5]~15 ),
	.combout(\VGA_inst|ADDRESS_n[6]~16_combout ),
	.cout(\VGA_inst|ADDRESS_n[6]~17 ));
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n[6]~16 .lut_mask = 16'hC30C;
defparam \VGA_inst|ADDRESS_n[6]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneii_lcell_comb \VGA_inst|ADDRESS_n[7]~18 (
// Equation(s):
// \VGA_inst|ADDRESS_n[7]~18_combout  = (\VGA_inst|Add5~8_combout  & (\VGA_inst|ADDRESS_n[6]~17  & VCC)) # (!\VGA_inst|Add5~8_combout  & (!\VGA_inst|ADDRESS_n[6]~17 ))
// \VGA_inst|ADDRESS_n[7]~19  = CARRY((!\VGA_inst|Add5~8_combout  & !\VGA_inst|ADDRESS_n[6]~17 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add5~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|ADDRESS_n[6]~17 ),
	.combout(\VGA_inst|ADDRESS_n[7]~18_combout ),
	.cout(\VGA_inst|ADDRESS_n[7]~19 ));
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n[7]~18 .lut_mask = 16'hC303;
defparam \VGA_inst|ADDRESS_n[7]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneii_lcell_comb \VGA_inst|ADDRESS_n[8]~20 (
// Equation(s):
// \VGA_inst|ADDRESS_n[8]~20_combout  = (\VGA_inst|Add5~10_combout  & (\VGA_inst|ADDRESS_n[7]~19  $ (GND))) # (!\VGA_inst|Add5~10_combout  & (!\VGA_inst|ADDRESS_n[7]~19  & VCC))
// \VGA_inst|ADDRESS_n[8]~21  = CARRY((\VGA_inst|Add5~10_combout  & !\VGA_inst|ADDRESS_n[7]~19 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add5~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|ADDRESS_n[7]~19 ),
	.combout(\VGA_inst|ADDRESS_n[8]~20_combout ),
	.cout(\VGA_inst|ADDRESS_n[8]~21 ));
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n[8]~20 .lut_mask = 16'hC30C;
defparam \VGA_inst|ADDRESS_n[8]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneii_lcell_comb \VGA_inst|ADDRESS_n[9]~22 (
// Equation(s):
// \VGA_inst|ADDRESS_n[9]~22_combout  = (\VGA_inst|Add5~12_combout  & (\VGA_inst|ADDRESS_n[8]~21  & VCC)) # (!\VGA_inst|Add5~12_combout  & (!\VGA_inst|ADDRESS_n[8]~21 ))
// \VGA_inst|ADDRESS_n[9]~23  = CARRY((!\VGA_inst|Add5~12_combout  & !\VGA_inst|ADDRESS_n[8]~21 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add5~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|ADDRESS_n[8]~21 ),
	.combout(\VGA_inst|ADDRESS_n[9]~22_combout ),
	.cout(\VGA_inst|ADDRESS_n[9]~23 ));
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n[9]~22 .lut_mask = 16'hC303;
defparam \VGA_inst|ADDRESS_n[9]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneii_lcell_comb \VGA_inst|ADDRESS_n[10]~24 (
// Equation(s):
// \VGA_inst|ADDRESS_n[10]~24_combout  = (\VGA_inst|Add5~14_combout  & ((GND) # (!\VGA_inst|ADDRESS_n[9]~23 ))) # (!\VGA_inst|Add5~14_combout  & (\VGA_inst|ADDRESS_n[9]~23  $ (GND)))
// \VGA_inst|ADDRESS_n[10]~25  = CARRY((\VGA_inst|Add5~14_combout ) # (!\VGA_inst|ADDRESS_n[9]~23 ))

	.dataa(vcc),
	.datab(\VGA_inst|Add5~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|ADDRESS_n[9]~23 ),
	.combout(\VGA_inst|ADDRESS_n[10]~24_combout ),
	.cout(\VGA_inst|ADDRESS_n[10]~25 ));
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n[10]~24 .lut_mask = 16'h3CCF;
defparam \VGA_inst|ADDRESS_n[10]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneii_lcell_comb \VGA_inst|ADDRESS_n[11]~26 (
// Equation(s):
// \VGA_inst|ADDRESS_n[11]~26_combout  = (\VGA_inst|Add5~16_combout  & (\VGA_inst|ADDRESS_n[10]~25  & VCC)) # (!\VGA_inst|Add5~16_combout  & (!\VGA_inst|ADDRESS_n[10]~25 ))
// \VGA_inst|ADDRESS_n[11]~27  = CARRY((!\VGA_inst|Add5~16_combout  & !\VGA_inst|ADDRESS_n[10]~25 ))

	.dataa(\VGA_inst|Add5~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|ADDRESS_n[10]~25 ),
	.combout(\VGA_inst|ADDRESS_n[11]~26_combout ),
	.cout(\VGA_inst|ADDRESS_n[11]~27 ));
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n[11]~26 .lut_mask = 16'hA505;
defparam \VGA_inst|ADDRESS_n[11]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneii_lcell_comb \VGA_inst|ADDRESS_n[13]~30 (
// Equation(s):
// \VGA_inst|ADDRESS_n[13]~30_combout  = (\VGA_inst|Add5~20_combout  & (\VGA_inst|ADDRESS_n[12]~29  & VCC)) # (!\VGA_inst|Add5~20_combout  & (!\VGA_inst|ADDRESS_n[12]~29 ))
// \VGA_inst|ADDRESS_n[13]~31  = CARRY((!\VGA_inst|Add5~20_combout  & !\VGA_inst|ADDRESS_n[12]~29 ))

	.dataa(\VGA_inst|Add5~20_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|ADDRESS_n[12]~29 ),
	.combout(\VGA_inst|ADDRESS_n[13]~30_combout ),
	.cout(\VGA_inst|ADDRESS_n[13]~31 ));
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n[13]~30 .lut_mask = 16'hA505;
defparam \VGA_inst|ADDRESS_n[13]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneii_lcell_comb \VGA_inst|ADDRESS_n[14]~32 (
// Equation(s):
// \VGA_inst|ADDRESS_n[14]~32_combout  = (\VGA_inst|Add5~22_combout  & ((GND) # (!\VGA_inst|ADDRESS_n[13]~31 ))) # (!\VGA_inst|Add5~22_combout  & (\VGA_inst|ADDRESS_n[13]~31  $ (GND)))
// \VGA_inst|ADDRESS_n[14]~33  = CARRY((\VGA_inst|Add5~22_combout ) # (!\VGA_inst|ADDRESS_n[13]~31 ))

	.dataa(\VGA_inst|Add5~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_inst|ADDRESS_n[13]~31 ),
	.combout(\VGA_inst|ADDRESS_n[14]~32_combout ),
	.cout(\VGA_inst|ADDRESS_n[14]~33 ));
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n[14]~32 .lut_mask = 16'h5AAF;
defparam \VGA_inst|ADDRESS_n[14]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneii_lcell_comb \VGA_inst|ADDRESS_n[15]~34 (
// Equation(s):
// \VGA_inst|ADDRESS_n[15]~34_combout  = \VGA_inst|ADDRESS_n[14]~33  $ (!\VGA_inst|Add5~24_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_inst|Add5~24_combout ),
	.cin(\VGA_inst|ADDRESS_n[14]~33 ),
	.combout(\VGA_inst|ADDRESS_n[15]~34_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n[15]~34 .lut_mask = 16'hF00F;
defparam \VGA_inst|ADDRESS_n[15]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneii_lcell_comb \VGA_inst|LessThan4~1 (
// Equation(s):
// \VGA_inst|LessThan4~1_combout  = (\VGA_inst|hsync_cnt [6]) # ((\VGA_inst|hsync_cnt [8]) # (\VGA_inst|hsync_cnt [7]))

	.dataa(\VGA_inst|hsync_cnt [6]),
	.datab(\VGA_inst|hsync_cnt [8]),
	.datac(vcc),
	.datad(\VGA_inst|hsync_cnt [7]),
	.cin(gnd),
	.combout(\VGA_inst|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|LessThan4~1 .lut_mask = 16'hFFEE;
defparam \VGA_inst|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneii_lcell_comb \VGA_inst|always3~3 (
// Equation(s):
// \VGA_inst|always3~3_combout  = (\VGA_inst|vsync_cnt [6] & (\VGA_inst|vsync_cnt [5] & \VGA_inst|vsync_cnt [4]))

	.dataa(vcc),
	.datab(\VGA_inst|vsync_cnt [6]),
	.datac(\VGA_inst|vsync_cnt [5]),
	.datad(\VGA_inst|vsync_cnt [4]),
	.cin(gnd),
	.combout(\VGA_inst|always3~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|always3~3 .lut_mask = 16'hC000;
defparam \VGA_inst|always3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y15_N7
cycloneii_lcell_ff \VGA_inst|hsync_cnt[3] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|Add0~6_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|hsync_cnt [3]));

// Location: LCCOMB_X30_Y16_N26
cycloneii_lcell_comb \VGA_inst|LessThan5~0 (
// Equation(s):
// \VGA_inst|LessThan5~0_combout  = (!\VGA_inst|hsync_cnt [6] & (((!\VGA_inst|hsync_cnt [3] & !\VGA_inst|hsync_cnt [4])) # (!\VGA_inst|hsync_cnt [5])))

	.dataa(\VGA_inst|hsync_cnt [5]),
	.datab(\VGA_inst|hsync_cnt [6]),
	.datac(\VGA_inst|hsync_cnt [3]),
	.datad(\VGA_inst|hsync_cnt [4]),
	.cin(gnd),
	.combout(\VGA_inst|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|LessThan5~0 .lut_mask = 16'h1113;
defparam \VGA_inst|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneii_lcell_comb \VGA_inst|always10~2 (
// Equation(s):
// \VGA_inst|always10~2_combout  = (\VGA_inst|LessThan3~0_combout  & (((\VGA_inst|LessThan5~0_combout ) # (!\VGA_inst|hsync_cnt [7])))) # (!\VGA_inst|LessThan3~0_combout  & (!\VGA_inst|always3~3_combout  & ((\VGA_inst|LessThan5~0_combout ) # 
// (!\VGA_inst|hsync_cnt [7]))))

	.dataa(\VGA_inst|LessThan3~0_combout ),
	.datab(\VGA_inst|always3~3_combout ),
	.datac(\VGA_inst|LessThan5~0_combout ),
	.datad(\VGA_inst|hsync_cnt [7]),
	.cin(gnd),
	.combout(\VGA_inst|always10~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|always10~2 .lut_mask = 16'hB0BB;
defparam \VGA_inst|always10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneii_lcell_comb \VGA_inst|LessThan4~0 (
// Equation(s):
// \VGA_inst|LessThan4~0_combout  = (\VGA_inst|hsync_cnt [5] & ((\VGA_inst|hsync_cnt [4]) # ((!\VGA_inst|Equal0~3_combout  & \VGA_inst|hsync_cnt [3]))))

	.dataa(\VGA_inst|hsync_cnt [5]),
	.datab(\VGA_inst|Equal0~3_combout ),
	.datac(\VGA_inst|hsync_cnt [3]),
	.datad(\VGA_inst|hsync_cnt [4]),
	.cin(gnd),
	.combout(\VGA_inst|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|LessThan4~0 .lut_mask = 16'hAA20;
defparam \VGA_inst|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneii_lcell_comb \VGA_inst|always10~5 (
// Equation(s):
// \VGA_inst|always10~5_combout  = (((!\VGA_inst|LessThan4~1_combout  & !\VGA_inst|LessThan4~0_combout )) # (!\VGA_inst|always10~2_combout )) # (!\VGA_inst|always10~4_combout )

	.dataa(\VGA_inst|always10~4_combout ),
	.datab(\VGA_inst|LessThan4~1_combout ),
	.datac(\VGA_inst|always10~2_combout ),
	.datad(\VGA_inst|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|always10~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|always10~5 .lut_mask = 16'h5F7F;
defparam \VGA_inst|always10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N23
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[15] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n[15]~34_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [15]));

// Location: LCFF_X25_Y12_N21
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[14] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n[14]~32_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [14]));

// Location: LCFF_X25_Y12_N19
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[13] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n[13]~30_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [13]));

// Location: LCCOMB_X25_Y12_N24
cycloneii_lcell_comb \ROM_IP_inst|altsyncram_component|auto_generated|deep_decode|w_anode203w[2]~0 (
// Equation(s):
// \ROM_IP_inst|altsyncram_component|auto_generated|deep_decode|w_anode203w[2]~0_combout  = (\VGA_inst|ADDRESS_n [15]) # ((\VGA_inst|ADDRESS_n [14]) # (\VGA_inst|ADDRESS_n [12] $ (!\VGA_inst|ADDRESS_n [13])))

	.dataa(\VGA_inst|ADDRESS_n [12]),
	.datab(\VGA_inst|ADDRESS_n [15]),
	.datac(\VGA_inst|ADDRESS_n [14]),
	.datad(\VGA_inst|ADDRESS_n [13]),
	.cin(gnd),
	.combout(\ROM_IP_inst|altsyncram_component|auto_generated|deep_decode|w_anode203w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|deep_decode|w_anode203w[2]~0 .lut_mask = 16'hFEFD;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|deep_decode|w_anode203w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneii_lcell_comb \VGA_inst|ADDRESS_n~36 (
// Equation(s):
// \VGA_inst|ADDRESS_n~36_combout  = (\VGA_inst|hsync_cnt [0] & !\VGA_inst|always10~5_combout )

	.dataa(vcc),
	.datab(\VGA_inst|hsync_cnt [0]),
	.datac(\VGA_inst|always10~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS_n~36_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n~36 .lut_mask = 16'h0C0C;
defparam \VGA_inst|ADDRESS_n~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N29
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[0] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n~36_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [0]));

// Location: LCCOMB_X25_Y12_N26
cycloneii_lcell_comb \VGA_inst|LessThan6~0 (
// Equation(s):
// \VGA_inst|LessThan6~0_combout  = (\VGA_inst|ADDRESS_n [15]) # ((\VGA_inst|ADDRESS_n [14]) # ((\VGA_inst|ADDRESS_n [12] & \VGA_inst|ADDRESS_n [13])))

	.dataa(\VGA_inst|ADDRESS_n [12]),
	.datab(\VGA_inst|ADDRESS_n [15]),
	.datac(\VGA_inst|ADDRESS_n [14]),
	.datad(\VGA_inst|ADDRESS_n [13]),
	.cin(gnd),
	.combout(\VGA_inst|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|LessThan6~0 .lut_mask = 16'hFEFC;
defparam \VGA_inst|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneii_lcell_comb \VGA_inst|ADDRESS[0]~0 (
// Equation(s):
// \VGA_inst|ADDRESS[0]~0_combout  = (\VGA_inst|ADDRESS_n [0] & !\VGA_inst|LessThan6~0_combout )

	.dataa(vcc),
	.datab(\VGA_inst|ADDRESS_n [0]),
	.datac(vcc),
	.datad(\VGA_inst|LessThan6~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[0]~0 .lut_mask = 16'h00CC;
defparam \VGA_inst|ADDRESS[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneii_lcell_comb \VGA_inst|ADDRESS_n~37 (
// Equation(s):
// \VGA_inst|ADDRESS_n~37_combout  = (\VGA_inst|hsync_cnt [1] & !\VGA_inst|always10~5_combout )

	.dataa(vcc),
	.datab(\VGA_inst|hsync_cnt [1]),
	.datac(\VGA_inst|always10~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS_n~37_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n~37 .lut_mask = 16'h0C0C;
defparam \VGA_inst|ADDRESS_n~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N25
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[1] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n~37_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [1]));

// Location: LCCOMB_X23_Y15_N2
cycloneii_lcell_comb \VGA_inst|ADDRESS[1]~1 (
// Equation(s):
// \VGA_inst|ADDRESS[1]~1_combout  = (\VGA_inst|ADDRESS_n [1] & !\VGA_inst|LessThan6~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_inst|ADDRESS_n [1]),
	.datad(\VGA_inst|LessThan6~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[1]~1 .lut_mask = 16'h00F0;
defparam \VGA_inst|ADDRESS[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneii_lcell_comb \VGA_inst|ADDRESS_n~38 (
// Equation(s):
// \VGA_inst|ADDRESS_n~38_combout  = (!\VGA_inst|always10~5_combout  & \VGA_inst|hsync_cnt [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_inst|always10~5_combout ),
	.datad(\VGA_inst|hsync_cnt [2]),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS_n~38_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n~38 .lut_mask = 16'h0F00;
defparam \VGA_inst|ADDRESS_n~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N5
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[2] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n~38_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [2]));

// Location: LCCOMB_X23_Y15_N30
cycloneii_lcell_comb \VGA_inst|ADDRESS[2]~2 (
// Equation(s):
// \VGA_inst|ADDRESS[2]~2_combout  = (\VGA_inst|ADDRESS_n [2] & !\VGA_inst|LessThan6~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_inst|ADDRESS_n [2]),
	.datad(\VGA_inst|LessThan6~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[2]~2 .lut_mask = 16'h00F0;
defparam \VGA_inst|ADDRESS[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneii_lcell_comb \VGA_inst|ADDRESS_n~39 (
// Equation(s):
// \VGA_inst|ADDRESS_n~39_combout  = (!\VGA_inst|always10~5_combout  & \VGA_inst|Add5~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_inst|always10~5_combout ),
	.datad(\VGA_inst|Add5~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS_n~39_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS_n~39 .lut_mask = 16'h0F00;
defparam \VGA_inst|ADDRESS_n~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y15_N17
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[3] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n~39_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [3]));

// Location: LCCOMB_X23_Y15_N10
cycloneii_lcell_comb \VGA_inst|ADDRESS[3]~3 (
// Equation(s):
// \VGA_inst|ADDRESS[3]~3_combout  = (\VGA_inst|ADDRESS_n [3] & !\VGA_inst|LessThan6~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_inst|ADDRESS_n [3]),
	.datad(\VGA_inst|LessThan6~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[3]~3 .lut_mask = 16'h00F0;
defparam \VGA_inst|ADDRESS[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N1
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[4] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n[4]~12_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [4]));

// Location: LCCOMB_X26_Y6_N0
cycloneii_lcell_comb \VGA_inst|ADDRESS[4]~4 (
// Equation(s):
// \VGA_inst|ADDRESS[4]~4_combout  = (\VGA_inst|ADDRESS_n [4] & !\VGA_inst|LessThan6~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_inst|ADDRESS_n [4]),
	.datad(\VGA_inst|LessThan6~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[4]~4 .lut_mask = 16'h00F0;
defparam \VGA_inst|ADDRESS[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N3
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[5] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n[5]~14_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [5]));

// Location: LCCOMB_X26_Y6_N10
cycloneii_lcell_comb \VGA_inst|ADDRESS[5]~5 (
// Equation(s):
// \VGA_inst|ADDRESS[5]~5_combout  = (!\VGA_inst|LessThan6~0_combout  & \VGA_inst|ADDRESS_n [5])

	.dataa(vcc),
	.datab(\VGA_inst|LessThan6~0_combout ),
	.datac(vcc),
	.datad(\VGA_inst|ADDRESS_n [5]),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[5]~5 .lut_mask = 16'h3300;
defparam \VGA_inst|ADDRESS[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N5
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[6] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n[6]~16_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [6]));

// Location: LCCOMB_X23_Y15_N20
cycloneii_lcell_comb \VGA_inst|ADDRESS[6]~6 (
// Equation(s):
// \VGA_inst|ADDRESS[6]~6_combout  = (\VGA_inst|ADDRESS_n [6] & !\VGA_inst|LessThan6~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_inst|ADDRESS_n [6]),
	.datad(\VGA_inst|LessThan6~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[6]~6 .lut_mask = 16'h00F0;
defparam \VGA_inst|ADDRESS[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N7
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[7] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n[7]~18_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [7]));

// Location: LCCOMB_X23_Y15_N14
cycloneii_lcell_comb \VGA_inst|ADDRESS[7]~7 (
// Equation(s):
// \VGA_inst|ADDRESS[7]~7_combout  = (!\VGA_inst|LessThan6~0_combout  & \VGA_inst|ADDRESS_n [7])

	.dataa(vcc),
	.datab(\VGA_inst|LessThan6~0_combout ),
	.datac(\VGA_inst|ADDRESS_n [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[7]~7 .lut_mask = 16'h3030;
defparam \VGA_inst|ADDRESS[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N9
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[8] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n[8]~20_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [8]));

// Location: LCCOMB_X23_Y15_N8
cycloneii_lcell_comb \VGA_inst|ADDRESS[8]~8 (
// Equation(s):
// \VGA_inst|ADDRESS[8]~8_combout  = (\VGA_inst|ADDRESS_n [8] & !\VGA_inst|LessThan6~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_inst|ADDRESS_n [8]),
	.datad(\VGA_inst|LessThan6~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[8]~8 .lut_mask = 16'h00F0;
defparam \VGA_inst|ADDRESS[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N11
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[9] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n[9]~22_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [9]));

// Location: LCCOMB_X23_Y15_N18
cycloneii_lcell_comb \VGA_inst|ADDRESS[9]~9 (
// Equation(s):
// \VGA_inst|ADDRESS[9]~9_combout  = (!\VGA_inst|LessThan6~0_combout  & \VGA_inst|ADDRESS_n [9])

	.dataa(vcc),
	.datab(\VGA_inst|LessThan6~0_combout ),
	.datac(vcc),
	.datad(\VGA_inst|ADDRESS_n [9]),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[9]~9 .lut_mask = 16'h3300;
defparam \VGA_inst|ADDRESS[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N13
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[10] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n[10]~24_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [10]));

// Location: LCCOMB_X23_Y15_N12
cycloneii_lcell_comb \VGA_inst|ADDRESS[10]~10 (
// Equation(s):
// \VGA_inst|ADDRESS[10]~10_combout  = (!\VGA_inst|LessThan6~0_combout  & \VGA_inst|ADDRESS_n [10])

	.dataa(vcc),
	.datab(\VGA_inst|LessThan6~0_combout ),
	.datac(\VGA_inst|ADDRESS_n [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[10]~10 .lut_mask = 16'h3030;
defparam \VGA_inst|ADDRESS[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N15
cycloneii_lcell_ff \VGA_inst|ADDRESS_n[11] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS_n[11]~26_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|ADDRESS_n [11]));

// Location: LCCOMB_X23_Y15_N6
cycloneii_lcell_comb \VGA_inst|ADDRESS[11]~11 (
// Equation(s):
// \VGA_inst|ADDRESS[11]~11_combout  = (!\VGA_inst|LessThan6~0_combout  & \VGA_inst|ADDRESS_n [11])

	.dataa(vcc),
	.datab(\VGA_inst|LessThan6~0_combout ),
	.datac(vcc),
	.datad(\VGA_inst|ADDRESS_n [11]),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[11]~11 .lut_mask = 16'h3300;
defparam \VGA_inst|ADDRESS[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y5
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_IP_inst|altsyncram_component|auto_generated|deep_decode|w_anode203w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~11_combout ,\VGA_inst|ADDRESS[10]~10_combout ,\VGA_inst|ADDRESS[9]~9_combout ,\VGA_inst|ADDRESS[8]~8_combout ,\VGA_inst|ADDRESS[7]~7_combout ,\VGA_inst|ADDRESS[6]~6_combout ,\VGA_inst|ADDRESS[5]~5_combout ,\VGA_inst|ADDRESS[4]~4_combout ,
\VGA_inst|ADDRESS[3]~3_combout ,\VGA_inst|ADDRESS[2]~2_combout ,\VGA_inst|ADDRESS[1]~1_combout ,\VGA_inst|ADDRESS[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "pikaqiu.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_vb71:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 12288;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hDFFFC8FDFFFFFFFEFFE7DFFFF605FFFFDEFE21FFFFFFEFFDFFF7FFFFFF05FFFFDEFF5FFFFFFFC7F3FFFFFFDFFFBFEFFFFEFCDFFFFFFFDEFFFFFFFFCFFDFFEFFFEDFCC7FFFFFFFFFFFFFFFFCFF7FFEFFFEDF8FFFFFFFFBFFFFFFFFFFF67FFEFFFEDFFBC3FFFFF7FFFFFFFFFFFDFFFEFBFEFFFFFFFFFFEFFFFFFFFFFEF3FFFEFBFF3FFFFFFFFF9FFFFFFFFFFAFBFFFEDBFF3FFFFFFFFFFFFFFF7FFFF97BFFFF5BFFBFFFFFEFFFFFFFFFBFFFFEBBFFFFE7FF7FFFFFFC17FFFFFE5FFFFF3BFFFFFFFFFFFFFFFE1FFFFF2E1FFFFCF3FFFFFFFFFFFFFFFEFFFFFA71FFFFFFFBFFFFFFFFFFFFFFFD77FFFBE3FFFFFFFFFFFFFFFFFFFFFFF39FFFF47FFFFFFFFFFFFFFFF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFF89FFFFE717FFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneii_lcell_comb \VGA_inst|ADDRESS[12]~12 (
// Equation(s):
// \VGA_inst|ADDRESS[12]~12_combout  = (\VGA_inst|ADDRESS_n [12] & (!\VGA_inst|ADDRESS_n [15] & (!\VGA_inst|ADDRESS_n [14] & !\VGA_inst|ADDRESS_n [13])))

	.dataa(\VGA_inst|ADDRESS_n [12]),
	.datab(\VGA_inst|ADDRESS_n [15]),
	.datac(\VGA_inst|ADDRESS_n [14]),
	.datad(\VGA_inst|ADDRESS_n [13]),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[12]~12 .lut_mask = 16'h0002;
defparam \VGA_inst|ADDRESS[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y12_N29
cycloneii_lcell_ff \ROM_IP_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ROM_IP_inst|altsyncram_component|auto_generated|address_reg_a [0]));

// Location: LCCOMB_X28_Y10_N8
cycloneii_lcell_comb \ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \ROM_IP_inst|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ROM_IP_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y10_N9
cycloneii_lcell_ff \ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]));

// Location: LCCOMB_X28_Y10_N24
cycloneii_lcell_comb \VGA_inst|DATA_OUT_n[0]~0 (
// Equation(s):
// \VGA_inst|DATA_OUT_n[0]~0_combout  = (\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # 
// (!\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )))

	.dataa(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(vcc),
	.datad(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\VGA_inst|DATA_OUT_n[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|DATA_OUT_n[0]~0 .lut_mask = 16'hAACC;
defparam \VGA_inst|DATA_OUT_n[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneii_lcell_comb \VGA_inst|ADDRESS[13]~13 (
// Equation(s):
// \VGA_inst|ADDRESS[13]~13_combout  = (!\VGA_inst|ADDRESS_n [12] & (!\VGA_inst|ADDRESS_n [15] & (!\VGA_inst|ADDRESS_n [14] & \VGA_inst|ADDRESS_n [13])))

	.dataa(\VGA_inst|ADDRESS_n [12]),
	.datab(\VGA_inst|ADDRESS_n [15]),
	.datac(\VGA_inst|ADDRESS_n [14]),
	.datad(\VGA_inst|ADDRESS_n [13]),
	.cin(gnd),
	.combout(\VGA_inst|ADDRESS[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|ADDRESS[13]~13 .lut_mask = 16'h0100;
defparam \VGA_inst|ADDRESS[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y7
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[13]~13_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~11_combout ,\VGA_inst|ADDRESS[10]~10_combout ,\VGA_inst|ADDRESS[9]~9_combout ,\VGA_inst|ADDRESS[8]~8_combout ,\VGA_inst|ADDRESS[7]~7_combout ,\VGA_inst|ADDRESS[6]~6_combout ,\VGA_inst|ADDRESS[5]~5_combout ,\VGA_inst|ADDRESS[4]~4_combout ,
\VGA_inst|ADDRESS[3]~3_combout ,\VGA_inst|ADDRESS[2]~2_combout ,\VGA_inst|ADDRESS[1]~1_combout ,\VGA_inst|ADDRESS[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "pikaqiu.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_vb71:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 12288;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'hDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF3FFFFDFFF9FFFFFFFFFFFFFFBFFFFFFF1FF8003C377FFFFFFFF03FFFFFFF1FFD0FD3FFFE117FFFFFFFD899FFDFFF67FE976FFFFFFAFFFFFFFEDFFB7FFFFFF5FFC37FFFFFD5DFFFFFFB7FFF7FFFFFFEBF063FFFFFADD7FF8FEDFFFF9FFFFFF4097BDFFFFF7D31FCCFB7FFF03FF7FFF1B3D16FFFFEEF9F1EDCDFFFEFFFFFFFDE01A017FFFF030F056CFFFFFFFFFBFFBE00470BFFF9FA0F39B7FFFFEFFFFBFFC0018787FFF3FA3C999FFFFFE3FFFDFF40014370FFEFFA80C5FFFFFFFDFFFDFF0021C3ADFFCFF978883FFFFFF97FFEFF0002EF5EFFFFFBF5EFFFFFFFFF5;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'hFFEFE0001FFE6FFDFFBE1FA7FFFFFFFDFFD1F0023FFF1F0FFFFCFFF3FFFFFFFFFFADF0061FFFB40FFFF9FFFBFFFFFFFFFF8B90360BFFD9CFFFFBFFFEFFFFFFFFFF0B103D0DFFDDE7FFFFFFFEFFFFFFFFFF7E102A7FFBF6D7FFFFF3FEFFFFFFFFFF7FE03F3FF8EECFFFFF1BF7FFFFFFFFFFB7A87F7FFDA549FFFEFFF7FFFFFFFFFFB948607FFD7FD5FFFEBFFB0FFFFFFFFFA0AE43FFFF1C4BFFFE0FFDA7FFFFFFFF980837FE7FD3CFFFFFDFF983FFFFFFFFFC8DFFFE7F4FD7FFFE7FF998FFFFFFFFF9E1FFF8FF27D7FFFF7FFCA05FFFFFFE7CEBFFF07F27C7FFFFFFFEC0039FFFFE7EFFFFF8FF639FFFFFFFFDC000EFFFFECFFFFFFDFFBCAFFFFFFFFF80011FFF;
// synopsys translate_on

// Location: LCFF_X25_Y12_N31
cycloneii_lcell_ff \ROM_IP_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|ADDRESS[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ROM_IP_inst|altsyncram_component|auto_generated|address_reg_a [1]));

// Location: LCCOMB_X28_Y10_N10
cycloneii_lcell_comb \ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder (
// Equation(s):
// \ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout  = \ROM_IP_inst|altsyncram_component|auto_generated|address_reg_a [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ROM_IP_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y10_N11
cycloneii_lcell_ff \ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [1]));

// Location: LCFF_X28_Y10_N25
cycloneii_lcell_ff \VGA_inst|DATA_OUT_n[0] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|DATA_OUT_n[0]~0_combout ),
	.sdata(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|DATA_OUT_n [0]));

// Location: M4K_X27_Y14
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_IP_inst|altsyncram_component|auto_generated|deep_decode|w_anode203w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~11_combout ,\VGA_inst|ADDRESS[10]~10_combout ,\VGA_inst|ADDRESS[9]~9_combout ,\VGA_inst|ADDRESS[8]~8_combout ,\VGA_inst|ADDRESS[7]~7_combout ,\VGA_inst|ADDRESS[6]~6_combout ,\VGA_inst|ADDRESS[5]~5_combout ,\VGA_inst|ADDRESS[4]~4_combout ,
\VGA_inst|ADDRESS[3]~3_combout ,\VGA_inst|ADDRESS[2]~2_combout ,\VGA_inst|ADDRESS[1]~1_combout ,\VGA_inst|ADDRESS[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "pikaqiu.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_vb71:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 12288;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hFFFFF003FFFFFFFFFFFFFFFFFBF9EFFFFFFF4FFFFFFFFFFFFFFFFFFFFDFFEFFFFFFC2FFFFFFFFFFFFFFFFFFFFEEFFFFFFFF82FFFFFFFFFFFFFFFFFFFFE3FFFFFFFF82FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD17FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF9FFFFFFFFFFFFFFFFFFFFFFFFCDFFFFFDFFFFFFFFFFFFFFFFFCFFFFFF8BFFFFFFF7FFFFFFFFFFFFFFFBFFFFFC17FFFFFFF7FFFFFFFFFFFFFFFD7FFFFF8BFFFFFFFFFFFFFFF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFFFFFFFFBFFFFF83FFFFFFFFFFFFFFFFFFFFFFE87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N18
cycloneii_lcell_comb \VGA_inst|DATA_OUT_n[1]~1 (
// Equation(s):
// \VGA_inst|DATA_OUT_n[1]~1_combout  = (\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # 
// (!\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout )))

	.dataa(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(vcc),
	.datad(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\VGA_inst|DATA_OUT_n[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|DATA_OUT_n[1]~1 .lut_mask = 16'hBB88;
defparam \VGA_inst|DATA_OUT_n[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X27_Y10
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[13]~13_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~11_combout ,\VGA_inst|ADDRESS[10]~10_combout ,\VGA_inst|ADDRESS[9]~9_combout ,\VGA_inst|ADDRESS[8]~8_combout ,\VGA_inst|ADDRESS[7]~7_combout ,\VGA_inst|ADDRESS[6]~6_combout ,\VGA_inst|ADDRESS[5]~5_combout ,\VGA_inst|ADDRESS[4]~4_combout ,
\VGA_inst|ADDRESS[3]~3_combout ,\VGA_inst|ADDRESS[2]~2_combout ,\VGA_inst|ADDRESS[1]~1_combout ,\VGA_inst|ADDRESS[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "pikaqiu.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_vb71:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 12288;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFCFFFFFFC3F8FFFFFFFFFFFFFFFFFFFFFEFFEFFFFFE0FFFFFFFFE7E7FFFFFF9FFF6F9FFFFFE47FFFFFFF3FFCFFFFFF8BFF80FFFFFFEE3FFFFFFCFFFFBFFFFFC07F807FFFFFDFEFFFFFF3FFFFFFFFFFF806043FFFFF83FFFF1FCFFFFFFFFFFFF80C2E9FFFFF1000E13F3FFFF7FFFFFFE1FE5FEFFFFCFC0002F3FFFFCFFFFFFFC1FFBFF7FFFFFC0041CFFFFFCFFFFFFFBFFE7FF9FFFFFC00607FFFFFE7FFFFFFBFFEFFFDFFFFFC7F027FFFFFF7FFFFFFFFDEFF1EFFFFFCFF09FFFFFFFEFFFFFFFFFDFF97FFDFFDF8F0FFFFFFFFB;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'hFFFFFFFFFFFEDFFBFFFF3FFFFFFFFFFEFFEFEFFFFFFF7013FFFF7FFFFFFFFFFFFFD3EFFFFFFF8C0FFFFFFFFDFFFFFFFFFFF7EFCFFFFFC407FFFFFFFDFFFFFFFFFFFFEFCEFFFFF20FFFFFFFFFFFFFFFFFFFDC6FDDFFFFE81FFFFFFFFFFFFFFFFFFFD87FC0FFFDF90FFFFFAFFFFFFFFFFFFFD87780FFFD7207FFFFC7FBFFFFFFFFFFC6379FFFFFB093FFFE4FFFFFFFFFFFFFDF11BFFFFEF31FFFFF0FFEDFFFFFFFFFFFF78FFFFF9417FFFE3FF9FFFFFFFFFFFFF3FFFFFF3A1FFFFE7FFDE7FFFFFFFFFFFFFFFFFFC91FFFFFFFFCDFFFFFFFFFFBFDFFFFFFDF8FFFFFFFFFFFFFFFFFFFF3FFFFFFFFD08FFFFFFFFFFFFF1FFFFFEBFFFFFFFF931FFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCFF_X28_Y10_N19
cycloneii_lcell_ff \VGA_inst|DATA_OUT_n[1] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|DATA_OUT_n[1]~1_combout ),
	.sdata(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|DATA_OUT_n [1]));

// Location: M4K_X27_Y15
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[12]~12_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~11_combout ,\VGA_inst|ADDRESS[10]~10_combout ,\VGA_inst|ADDRESS[9]~9_combout ,\VGA_inst|ADDRESS[8]~8_combout ,\VGA_inst|ADDRESS[7]~7_combout ,\VGA_inst|ADDRESS[6]~6_combout ,\VGA_inst|ADDRESS[5]~5_combout ,\VGA_inst|ADDRESS[4]~4_combout ,
\VGA_inst|ADDRESS[3]~3_combout ,\VGA_inst|ADDRESS[2]~2_combout ,\VGA_inst|ADDRESS[1]~1_combout ,\VGA_inst|ADDRESS[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "pikaqiu.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_vb71:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 12288;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFC7FFF1FFFFDFFFFFFFFFFFFFFFFFFFFF8FFFF07FFFDFFFFFFFFFFFFFFFFFFFFF3FCFF07FFFFFFFFFFFFFFFFFFFFFFFFE3FCFF27FFFFFFFFFFFFFFFFFFFFFFFFE7FCFF87FFFFFFFFFFFFFFFFFFFFFFFFE7DDFFFFFFFFFF1FFFFFFFFFF1FFFFFFC73DFFFFFFFFFF9F8FFFFFFFF0FFFFFFC67FFFFFFFFFFF9C3FFFFFFFF87BFFFF8CFFFFFFFFFFFF807FFFFFFFFC39FFFF8DFFFFFFFFFFFF00FFFFFFFFFE38FFFF99FFFFFFFFFFFE00FFFFFFFFFF18FFFFD9FFFFFFFFFFFE00FFFFFFFFFF807FFF19FFFFFFFF3FFFE1FFFFFFFFFFC07FFF19FFFFFFFF8FFFFFFFFFFFF9FFE03FFF09FFFFFFFFC1FFFFFFFFFFFC3FC03FFF19FFFFFFFFE07FFFFFFFFFFE00001FF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hF9DFFFFFFFFE03FFFFFFFFFFE00391FFF9DFFFFFFFFC0FFFFFFFFFFFE61FD1FFF8FFFFFFFFF07FFFFFFFFBFFC3FFF1FFFFFFFFFFFFF9FFFFFE1FFFFC03FDF0FFFFFFBFFFFFFFFFFFF81FFFFE0181F0FFFFFF8FFFFFFFFFFFF83FFFFF8007F8FFFFFF8FFFFFFFFFFFFC3FFFFFE03FFFFFFFFF8FFFFFFFFFFFFE1FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFF0FFFFFFFFFFFFFFFFF9FFFFF87FFFFFF87FFFFFFFFFFFFFFFFBFFFFF07FFFFFF83FFFFFFFFFFFFFFFFFFFFFF07FFFFFFCBFFFFFFFFFFFFFFFFFFFFFE0FFFFCFFDFFFFFFFFFFFFFFFFFFFFFFF9FFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFF8FFFFF;
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N12
cycloneii_lcell_comb \VGA_inst|DATA_OUT_n[2]~2 (
// Equation(s):
// \VGA_inst|DATA_OUT_n[2]~2_combout  = (\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # 
// (!\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))

	.dataa(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datac(vcc),
	.datad(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\VGA_inst|DATA_OUT_n[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|DATA_OUT_n[2]~2 .lut_mask = 16'hCCAA;
defparam \VGA_inst|DATA_OUT_n[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X27_Y6
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[13]~13_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~11_combout ,\VGA_inst|ADDRESS[10]~10_combout ,\VGA_inst|ADDRESS[9]~9_combout ,\VGA_inst|ADDRESS[8]~8_combout ,\VGA_inst|ADDRESS[7]~7_combout ,\VGA_inst|ADDRESS[6]~6_combout ,\VGA_inst|ADDRESS[5]~5_combout ,\VGA_inst|ADDRESS[4]~4_combout ,
\VGA_inst|ADDRESS[3]~3_combout ,\VGA_inst|ADDRESS[2]~2_combout ,\VGA_inst|ADDRESS[1]~1_combout ,\VGA_inst|ADDRESS[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "pikaqiu.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_vb71:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 12288;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'hFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFC7FFFFFFFFFFFFFFFFFFFFFEF8FFFFFF0FFFFFFFFFFFFFFFFFFFFFFE786FFFFF0FF9FFFFFFFFFFFFFFFFFFFF38E7FFFE1FF9FFFFFFFFFFFFFFFFFFFF3BEFFFFE1FFCFFFFFFFFFFFFFFFFFFFF91EFFFFF3FFCFFFFFFFFFFFFFFFFFFFF90EFFFFFFFFDFFFFFFFFFFFFFFFFFFFF807FFFFFFFFDFFFFFFFFFFFFFFFFFFFF8F7FFFFFFFFFFFFFFFFFFFF7FFFFFFFFCFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCFF_X28_Y10_N13
cycloneii_lcell_ff \VGA_inst|DATA_OUT_n[2] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|DATA_OUT_n[2]~2_combout ),
	.sdata(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|DATA_OUT_n [2]));

// Location: M4K_X27_Y16
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_IP_inst|altsyncram_component|auto_generated|deep_decode|w_anode203w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~11_combout ,\VGA_inst|ADDRESS[10]~10_combout ,\VGA_inst|ADDRESS[9]~9_combout ,\VGA_inst|ADDRESS[8]~8_combout ,\VGA_inst|ADDRESS[7]~7_combout ,\VGA_inst|ADDRESS[6]~6_combout ,\VGA_inst|ADDRESS[5]~5_combout ,\VGA_inst|ADDRESS[4]~4_combout ,
\VGA_inst|ADDRESS[3]~3_combout ,\VGA_inst|ADDRESS[2]~2_combout ,\VGA_inst|ADDRESS[1]~1_combout ,\VGA_inst|ADDRESS[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "pikaqiu.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_vb71:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 12288;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h987FE5257FFFDC5D0E339F0DC723D75FF97FA2F137B9DDC3182FA304E74FD7DFB6FFC3FFF8DEEBCC281DC7256777E7DFC7FF35BFBFFDE1E66815EDB7FFFFC7FFD2FE0FDFFFFFDEFE0041F6765BFFEFFFD8F3B867DDFBFFFF8740CF3CAFFFF19FCFFFAF7BFFF9BFFFFFEFFB7B6FFFF0DFF1FFFF7FFF38FFFFE57FFF9F3FFFDBBFFDFFFFC7DFFEFFFFE3EFFBA77FFFCEBFFDFFFFF0FFE3FFFFF987FFC37FFFE8BFE7FFFFFD4707FFFFF5E7FFD7FFFFE1BFFFFFFFFE9FA7FFFFDA6EFFD7BFFFFEFFFFFFFFFFFE0FFFE8B4BFFFBFBFFFFFFFFFFFFFFFC39FFFE2B73FFFE37FFFFFFFFFFFFFFFFBBFFF3E3DBFF7FE3FFFFFFFFFFFFFFFAEFFFFA15FFFFFEFFFFFFFFF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFFFE93FFFFD42801BFC1FFFFFFFFFFFFFFFE3BFFFFFFD5E00FA7FFFFFFFFFFFFFFFCAFFFFFFFFFFFF03FFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
cycloneii_lcell_comb \VGA_inst|DATA_OUT_n[3]~3 (
// Equation(s):
// \VGA_inst|DATA_OUT_n[3]~3_combout  = (\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # 
// (!\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )))

	.dataa(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(vcc),
	.datad(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\VGA_inst|DATA_OUT_n[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|DATA_OUT_n[3]~3 .lut_mask = 16'hAACC;
defparam \VGA_inst|DATA_OUT_n[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X27_Y17
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[13]~13_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~11_combout ,\VGA_inst|ADDRESS[10]~10_combout ,\VGA_inst|ADDRESS[9]~9_combout ,\VGA_inst|ADDRESS[8]~8_combout ,\VGA_inst|ADDRESS[7]~7_combout ,\VGA_inst|ADDRESS[6]~6_combout ,\VGA_inst|ADDRESS[5]~5_combout ,\VGA_inst|ADDRESS[4]~4_combout ,
\VGA_inst|ADDRESS[3]~3_combout ,\VGA_inst|ADDRESS[2]~2_combout ,\VGA_inst|ADDRESS[1]~1_combout ,\VGA_inst|ADDRESS[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "pikaqiu.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_vb71:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 12288;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'hAFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFCFFFFFFF0BFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFF5FFF2A67FE7FFFFFFFFFFFFF3FFFBFFEDFFE4021DC7FFFFFFFE2EFFF9FFEEFFCDFF41FD15E7FFFFFFF9F7FFFEFFE93FE9E47FFFFFABFFFFFFE0FE2BFEFFF59FF147FFFFFD52FFFBFFCBFFC9FE7FFED6B62FFFFFFB6EFFFFFF5FFFE9FF7FFFA13313FFFFE6DEBF6FFB7FFFA1FFBFFFC40474FFFFE086A528C7FFFC1FFFBFFD284F2EFFFFDFED53019FFFFCFFFF5FF8640F88BFFFFD5300BEBFFFFE7FFFFFF4395B86FFFEC3CD66C2FFFFFF5FFFFFF77FF2C81FFC0F492A13FFFFFF17FFEFEFF256CD0FFFB13BC38BFFFFFF1BFFFFED79AD6E8FFB186081BBFFFFFF22;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'hFFFDF53BF0DC777F38608F7FFFFFFFFDFFEEC7F49B0122A238C6C908FFFFFFFEFFDFA766291773E038820A4AFFFFFFFFFF3BCF2C953FD822E3050383FFFFFFFFFFBCADBDF3A7760466143811FFFFFFFFFFAAFFBD8345D8B44B5B7BC1FFFFFFFFFFCB156651DC96A24612D8207FFFFFFFFE495E7937B89EA917BCE8047FFFFFFFFFD9F9E2CA96C63217AA979587FFFFFFFFE87E0C382A34D926060F9027FFFFFFFF6CC233A183D3FF4665EFF9156FFFFFFF64100051A3E3A2645BFEFAC25FFFFFFE1631C8E7516C1576723EFEE023FFFFFE5F53E73FEB5AEA4065FEFFE3DECFFFFF8936DF770E9A8602E4FFDC87A737FFFFCE3FE5F60C6B1E01E6FFBFE1FEAFFF;
// synopsys translate_on

// Location: LCFF_X28_Y10_N23
cycloneii_lcell_ff \VGA_inst|DATA_OUT_n[3] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|DATA_OUT_n[3]~3_combout ),
	.sdata(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|DATA_OUT_n [3]));

// Location: M4K_X27_Y8
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_IP_inst|altsyncram_component|auto_generated|deep_decode|w_anode203w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~11_combout ,\VGA_inst|ADDRESS[10]~10_combout ,\VGA_inst|ADDRESS[9]~9_combout ,\VGA_inst|ADDRESS[8]~8_combout ,\VGA_inst|ADDRESS[7]~7_combout ,\VGA_inst|ADDRESS[6]~6_combout ,\VGA_inst|ADDRESS[5]~5_combout ,\VGA_inst|ADDRESS[4]~4_combout ,
\VGA_inst|ADDRESS[3]~3_combout ,\VGA_inst|ADDRESS[2]~2_combout ,\VGA_inst|ADDRESS[1]~1_combout ,\VGA_inst|ADDRESS[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "pikaqiu.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_vb71:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 12288;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hE67FC97EFFFFEFFD41FFEF83F805F7BFE7FF6600FFFFD7FAC7F3CF83F98FF79FEDFCA7FFFFFFF80DD7F3FFA3FC07C79FCDFB67FFFFFFF91D97FBF730CE5FCF9FDEF57FFFFFFFBFFF9FFFFFB0C9FFDF9FD7F9EBFFFFFF7FFFDFFFFFC2BFFFDF9FF3FF7DC7FFFE7FFFCFFFFFFF9FFFDFDFF1FFFF9FFFFD7FFFEFFFFF077FFFD4DFEFFFFFFFFFF7FFFFF7FFFF3F7FFFF0FFEBFFFFFFFFF3FFFFFBFFFF23FFFFEA7FFBFFFFFD3FE7FFFFF8FFFF9B7FFFF77FFBFFFFFF328FFFFF94FFFFA37FFFFF7FFFFFFFFFE6DFFFF9CE7FFFF3FFFFFFFFFFFFFFFFF73FFFF5C8FFFFFFFFFFFFFFFFFFFFFF9EFFFF1E7FFFFFFFFFFFFFFFFFFFFFFF68FFFFE7FFFFFFFC7FFFFFFF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFF13FFFFFE4BFFFFFFFFFFFFFFFFFFFFFF53FFFFFFFBFFFFDFFFFFFFFFFFFFFFFC9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X27_Y7
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[12]~12_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~11_combout ,\VGA_inst|ADDRESS[10]~10_combout ,\VGA_inst|ADDRESS[9]~9_combout ,\VGA_inst|ADDRESS[8]~8_combout ,\VGA_inst|ADDRESS[7]~7_combout ,\VGA_inst|ADDRESS[6]~6_combout ,\VGA_inst|ADDRESS[5]~5_combout ,\VGA_inst|ADDRESS[4]~4_combout ,
\VGA_inst|ADDRESS[3]~3_combout ,\VGA_inst|ADDRESS[2]~2_combout ,\VGA_inst|ADDRESS[1]~1_combout ,\VGA_inst|ADDRESS[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "pikaqiu.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_vb71:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 12288;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hFE43FFEE7FFF13A27FFFFFFFE0026FFFFE7EFFF4FFFF3393F8FFFFFF5A6A2FFFFC468FF7BFFE10A9E0FFFFFF697AFFFFFD7997F15FFECAC1ABF7FFFFC7FDEFFFFDBEBFFB61FCC5F17807FFFE8F47FFFFFD6A9FFE75FF70FF0243FFFF3F6FDFFFFFED4FFFF3F9FB7965CFFFFC7E2FEFFFFBB5CFFFFFFB8FBE887FFFFF3FAB4FFFFBFB1FFFC3E93A149BFFFFFF3FF79FFFFB67FFFFC01572EC17FFFFF99FFB8FFFFFCF7FFFC3DB07C63BFFFFFE7FF437FFFA7F3FFFFBD640EC2517FFF73FF6EBFFFF9F3FFFFFEAC004CD9FFFF11FF963FFE18FFFFFFFFA980123BFFFFFEBFFD3FFED9F6FFFFFFC7C00AD9FFFBF1F4601FFEC9F27FFFFFE0043727FFF7FC6EF55FF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hF68F33FFFFFF0DD3C01FFA2FACC4F6FFF0BF75FFE8F3F25FFA87CACFED6B6DFFF3CFF4FFFA72AE5FC2C29FA30B987AFFFE47D9F0087207CFFCE7A09993FBFB7FFFFF4E007A878277FB9C81DCFA62FA7FF8FFBBFFF6FF91ABFD2D3D6D6C8BF2FFFB7F77FFE9BFD691DF5DFFA798F7F47FFAFB36FFFDBFCFBD8419AEF7D267F5FFF8BC94FFF7DFD79FB5011EBFFF9FEFBFF23E5EFFFD77FB9FAFFC5E5FFF3FFE3FF57FDFFFFEE7FFCFB5387FA3FF7FE67FFBBFCFFFFE11FF2C4C06FFC7FDFFE7FFEBBFF3DFFF83EBFBC4063FE3FFFFEFFFFB3FD41DFF5FEFF780EF5FF7FBFFE73FD2FFEDFDFFFFE7F0F1DF1FB737FFF7BFF2FFF923FFFFEFFF81DFDF83FC1DF7BF;
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N0
cycloneii_lcell_comb \VGA_inst|DATA_OUT_n[4]~4 (
// Equation(s):
// \VGA_inst|DATA_OUT_n[4]~4_combout  = (\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # 
// (!\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))

	.dataa(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(vcc),
	.datad(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\VGA_inst|DATA_OUT_n[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|DATA_OUT_n[4]~4 .lut_mask = 16'hEE44;
defparam \VGA_inst|DATA_OUT_n[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y9
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[13]~13_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~11_combout ,\VGA_inst|ADDRESS[10]~10_combout ,\VGA_inst|ADDRESS[9]~9_combout ,\VGA_inst|ADDRESS[8]~8_combout ,\VGA_inst|ADDRESS[7]~7_combout ,\VGA_inst|ADDRESS[6]~6_combout ,\VGA_inst|ADDRESS[5]~5_combout ,\VGA_inst|ADDRESS[4]~4_combout ,
\VGA_inst|ADDRESS[3]~3_combout ,\VGA_inst|ADDRESS[2]~2_combout ,\VGA_inst|ADDRESS[1]~1_combout ,\VGA_inst|ADDRESS[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "pikaqiu.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_vb71:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 12288;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'hBFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFC3FFFC21FFD7FFFFFFFFFFFFF7FFFFFF93FF4003C4B7FFFFFFFF9DFFF9FFEBFFD1FB5FFE19F7FFFFFFF8B5BFFFFFF6BFF193FFFFFF1FFFFFFFFCFF17FCFFF74FF6E7FFFFFCBDFFFFFFFFFFE5FEFFFBD5789FFFFFFCA93FFBFFBFFFF9FE7FFEF008A3FFFFF1CC0FBEF7BFFF87FFFFFFE5251CFFFFC6F64D05AFFFFEBFFF3FFE139AFD7FFFB3A32793D7FFFEFFFFFFFDE3C58E7FFF22670A6DFFFFFE7FFFDFFC069F873FFF3F64AF3BFFFFFCCFFFBFFC0003C89FFF7FC0CA3FFFFFFE4FFFFFF00A13CC1FFFFFD8746FFFFFFF97FFDFE200710D1FFEFF3FB763FFFFFFF7;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'hFFF3E20708616FBBFF5F7E41FFFFFFF9FFF1F00D04FE94EBFE38BEF5FFFFFFFFFFEFD00960FFF40BFE7CFCF6FFFFFFFFFF2FD03C74FFB227FCF4FC78FFFFFFFFFF46D01D327FEA07F9E0F86CFFFFFFFFFF2FF0028031FE3FFC84CC3F7FFFFFFFFFBC8083403A7B25F98D9FFE7FFFFFFFFF72E9D7800E5D6AF80307F37FFFFFFFFF7BEB77B40E0FE3F81457F6C7FFFFFFFF3F0ED4700745AEF87C1FF903FFFFFFFF37A87C71864C00F87F3FFADAFFFFFFFF1A8C07E1874805F8FE9FF89B7FFFFFFF6CCBFFE7273E1AF8FE7FFAA3AFFFFFFFB7F8FFEFA7BE9DFEFFFFFC9C3D0FFFFEEDD9FFF767ABF1FCFFFFFCB85AFFFFFE10FFE7FAF703C1FCFFFFFCDE021FFF;
// synopsys translate_on

// Location: LCFF_X28_Y10_N1
cycloneii_lcell_ff \VGA_inst|DATA_OUT_n[4] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|DATA_OUT_n[4]~4_combout ),
	.sdata(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|DATA_OUT_n [4]));

// Location: M4K_X27_Y13
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[12]~12_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~11_combout ,\VGA_inst|ADDRESS[10]~10_combout ,\VGA_inst|ADDRESS[9]~9_combout ,\VGA_inst|ADDRESS[8]~8_combout ,\VGA_inst|ADDRESS[7]~7_combout ,\VGA_inst|ADDRESS[6]~6_combout ,\VGA_inst|ADDRESS[5]~5_combout ,\VGA_inst|ADDRESS[4]~4_combout ,
\VGA_inst|ADDRESS[3]~3_combout ,\VGA_inst|ADDRESS[2]~2_combout ,\VGA_inst|ADDRESS[1]~1_combout ,\VGA_inst|ADDRESS[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "pikaqiu.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_vb71:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 12288;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'hFEE8FFF6FFFFCD0FFDFFFFFFA0019FFFFCB9C7FDFFFFFFDE7FFFFFFFC191DFFFFDD9D7EBFFFFDFD67FFFFFFFD7FD1FFFFD1FAFF8BFFF7CF4740FFFFF3FFF9FFFFCB9BFF7BFFF16740003FFFF7FFFCFFFFD7ACFF8BBFC136003DFFFFEFEEFEFFFFD37EFFFFFFD83F00FBFFFFEFF67FFFFFFCE5FFFFFFF77D028FFFFFDFFB71FFFFF0FFFFFFFF2F22CE5FFFFFEFF9FDFFFFBAF3FFFFFE6FA2FFBFFFFFDFFDDDFFFFF1FBFFFFBDEF83FFFFFFFFBFFFE6FFFFA5FFFFFFC81FF3FFBEFFFFB7FF2F7FFFD6FFFFFFFA7FFF5247FFFFEBFFBE7FFFAFFFFFFFFE53FFEDC7FFFFF37FCD7FFEF3FFFFFFFFFC7FF5E7FFFFFD4CA21FFF5FFFFFFFFF8F7BF8FFFFF7F8610B3FF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hF5FFF7FFFFFEF53FD3FFFC7FC00C99FFF1EFB7FFF7FB25BFD27FF587D9F73BFFFFFF75FFF66A3FBFED40E57AB47D7AFFF87FB8FFF0877FFFE0C38573DC1EFAFFFC6781FFFC7B7FFFEFFC7E793E7FF87FFB37F5FFF87FCE47E5ACFF7F4FF9F4FFFBFB3DFFF67FFF8FE3FC1EFF51DBF2FFFAFD75FFF27FF7FFF3485FBFE53FE57FF93F6FFFF8EFE7BFE3E8FFBFFFFFE0FFF9BFFFFFFFEBFFDFC674FF7FFFFFFF7FFBBFDFFFFF73F73FE43CFFDFFEFFF73FF77FBFFFFEE3F7DC03947FFFFFFFEF3FF77FCFFFFE6FFBF9AFAB7FFFFBFFE73FE77FF3FFFF3FFBF41FCE3FFFFFFFEFFFEF7FEC1FFFFFFFF53FDFBFFFFFFFFFFFCF7FFFEFFFFFFFFA7FFF9FFFF177FFFF;
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N2
cycloneii_lcell_comb \VGA_inst|DATA_OUT_n[5]~5 (
// Equation(s):
// \VGA_inst|DATA_OUT_n[5]~5_combout  = (\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # 
// (!\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))

	.dataa(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datac(vcc),
	.datad(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\VGA_inst|DATA_OUT_n[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|DATA_OUT_n[5]~5 .lut_mask = 16'hCCAA;
defparam \VGA_inst|DATA_OUT_n[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X27_Y11
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[13]~13_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~11_combout ,\VGA_inst|ADDRESS[10]~10_combout ,\VGA_inst|ADDRESS[9]~9_combout ,\VGA_inst|ADDRESS[8]~8_combout ,\VGA_inst|ADDRESS[7]~7_combout ,\VGA_inst|ADDRESS[6]~6_combout ,\VGA_inst|ADDRESS[5]~5_combout ,\VGA_inst|ADDRESS[4]~4_combout ,
\VGA_inst|ADDRESS[3]~3_combout ,\VGA_inst|ADDRESS[2]~2_combout ,\VGA_inst|ADDRESS[1]~1_combout ,\VGA_inst|ADDRESS[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "pikaqiu.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_vb71:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 12288;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'hDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF3FFFFDFFF9FFFFFFFFFFFFFFBFFFFFFF1FF8003C377FFFFFFFF03FFFFFFF1FFD0FD3FFFE117FFFFFFFD899FFDFFF67FE976FFFFFFAFFFFFFFEDFFB7FFFFFF5FFC37FFFFFD5DFFFFFFB7FFF7FFFFFFEBF063FFFFFADD7FF8FEDFFFF9FFFFFF4097BDFFFFF7D31FCCFB7FFF03FF7FFF1B3D16FFFFEEF9F1EDCDFFFEFFFFFFFDE01A017FFFF030F056CFFFFFFFFFBFFBE00470BFFF9FA0F39B7FFFFEFFFFBFFC0018787FFF3FA3C999FFFFFE3FFFDFF40014370FFEFFA80C5FFFFFFFDFFFDFF0021C3ADFFCFF978883FFFFFF97FFEFF0002EF5EFFFFFBF5EFFFFFFFFF5;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'hFFEFE0001FFE6FFDFFBE1FA7FFFFFFFDFFD1F0023FFF1F0FFFFCFFF3FFFFFFFFFFADF0061FFFB40FFFF9FFFBFFFFFFFFFF8B90360BFFD9CFFFFBFFFEFFFFFFFFFF0B103D0DFFDDE7FFFFFFFEFFFFFFFFFF7E102A7FFBF6D7FFFFF3FEFFFFFFFFFF7FE03F3FF8EECFFFFF1BF7FFFFFFFFFFB7A87F7FFDA549FFFEFFF7FFFFFFFFFFB948607FFD7FD5FFFEBFFB0FFFFFFFFFA0AE43FFFF1C4BFFFE0FFDA7FFFFFFFF980837FE7FD3CFFFFFDFF983FFFFFFFFFC8DFFFE7F4FD7FFFE7FF998FFFFFFFFF9E1FFF8FF27D7FFFF7FFCA05FFFFFFE7CEBFFF07F27C7FFFFFFFEC0039FFFFE7EFFFFF8FF639FFFFFFFFDC000EFFFFECFFFFFFDFFBCAFFFFFFFFF80011FFF;
// synopsys translate_on

// Location: LCFF_X28_Y10_N3
cycloneii_lcell_ff \VGA_inst|DATA_OUT_n[5] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|DATA_OUT_n[5]~5_combout ),
	.sdata(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|DATA_OUT_n [5]));

// Location: M4K_X11_Y16
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_IP_inst|altsyncram_component|auto_generated|deep_decode|w_anode203w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~11_combout ,\VGA_inst|ADDRESS[10]~10_combout ,\VGA_inst|ADDRESS[9]~9_combout ,\VGA_inst|ADDRESS[8]~8_combout ,\VGA_inst|ADDRESS[7]~7_combout ,\VGA_inst|ADDRESS[6]~6_combout ,\VGA_inst|ADDRESS[5]~5_combout ,\VGA_inst|ADDRESS[4]~4_combout ,
\VGA_inst|ADDRESS[3]~3_combout ,\VGA_inst|ADDRESS[2]~2_combout ,\VGA_inst|ADDRESS[1]~1_combout ,\VGA_inst|ADDRESS[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "pikaqiu.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_vb71:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 12288;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFF003FFFFFFFFFFFFFFFFFBF9EFFFFFFF4FFFFFFFFFFFFFFFFFFFFDFFEFFFFFFC2FFFFFFFFFFFFFFFFFFFFEEFFFFFFFF82FFFFFFFFFFFFFFFFFFFFE3FFFFFFFF82FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD17FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF9FFFFFFFFFFFFFFFFFFFFFFFFCDFFFFFDFFFFFFFFFFFFFFFFFCFFFFFF8BFFFFFFF7FFFFFFFFFFFFFFFBFFFFFC17FFFFFFF7FFFFFFFFFFFFFFFD7FFFFF8BFFFFFFFFFFFFFFF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFBFFFFF83FFFFFFFFFFFFFFFFFFFFFFE87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N4
cycloneii_lcell_comb \VGA_inst|DATA_OUT_n[6]~6 (
// Equation(s):
// \VGA_inst|DATA_OUT_n[6]~6_combout  = (\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # 
// (!\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )))

	.dataa(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(vcc),
	.datad(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\VGA_inst|DATA_OUT_n[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|DATA_OUT_n[6]~6 .lut_mask = 16'hBB88;
defparam \VGA_inst|DATA_OUT_n[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y12
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[13]~13_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~11_combout ,\VGA_inst|ADDRESS[10]~10_combout ,\VGA_inst|ADDRESS[9]~9_combout ,\VGA_inst|ADDRESS[8]~8_combout ,\VGA_inst|ADDRESS[7]~7_combout ,\VGA_inst|ADDRESS[6]~6_combout ,\VGA_inst|ADDRESS[5]~5_combout ,\VGA_inst|ADDRESS[4]~4_combout ,
\VGA_inst|ADDRESS[3]~3_combout ,\VGA_inst|ADDRESS[2]~2_combout ,\VGA_inst|ADDRESS[1]~1_combout ,\VGA_inst|ADDRESS[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "pikaqiu.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_vb71:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 12288;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFCFFFFFFC3F8FFFFFFFFFFFFFFFFFFFFFEFFEFFFFFE0FFFFFFFFE7E7FFFFFF9FFF6F9FFFFFE47FFFFFFF3FFCFFFFFF8BFF80FFFFFFEE3FFFFFFCFFFFBFFFFFC07F807FFFFFDFEFFFFFF3FFFFFFFFFFF806043FFFFF83FFFF1FCFFFFFFFFFFFF80C2E9FFFFF1000E13F3FFFF7FFFFFFE1FE5FEFFFFCFC0002F3FFFFCFFFFFFFC1FFBFF7FFFFFC0041CFFFFFCFFFFFFFBFFE7FF9FFFFFC00607FFFFFE7FFFFFFBFFEFFFDFFFFFC7F027FFFFFF7FFFFFFFFDEFF1EFFFFFCFF09FFFFFFFEFFFFFFFFFDFF97FFDFFDF8F0FFFFFFFFB;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'hFFFFFFFFFFFEDFFBFFFF3FFFFFFFFFFEFFEFEFFFFFFF7013FFFF7FFFFFFFFFFFFFD3EFFFFFFF8C0FFFFFFFFDFFFFFFFFFFF7EFCFFFFFC407FFFFFFFDFFFFFFFFFFFFEFCEFFFFF20FFFFFFFFFFFFFFFFFFFDC6FDDFFFFE81FFFFFFFFFFFFFFFFFFFD87FC0FFFDF90FFFFFAFFFFFFFFFFFFFD87780FFFD7207FFFFC7FBFFFFFFFFFFC6379FFFFFB093FFFE4FFFFFFFFFFFFFDF11BFFFFEF31FFFFF0FFEDFFFFFFFFFFFF78FFFFF9417FFFE3FF9FFFFFFFFFFFFF3FFFFFF3A1FFFFE7FFDE7FFFFFFFFFFFFFFFFFFC91FFFFFFFFCDFFFFFFFFFFBFDFFFFFFDF8FFFFFFFFFFFFFFFFFFFF3FFFFFFFFD08FFFFFFFFFFFFF1FFFFFEBFFFFFFFF931FFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCFF_X28_Y10_N5
cycloneii_lcell_ff \VGA_inst|DATA_OUT_n[6] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|DATA_OUT_n[6]~6_combout ),
	.sdata(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|DATA_OUT_n [6]));

// Location: M4K_X11_Y13
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ROM_IP_inst|altsyncram_component|auto_generated|deep_decode|w_anode203w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~11_combout ,\VGA_inst|ADDRESS[10]~10_combout ,\VGA_inst|ADDRESS[9]~9_combout ,\VGA_inst|ADDRESS[8]~8_combout ,\VGA_inst|ADDRESS[7]~7_combout ,\VGA_inst|ADDRESS[6]~6_combout ,\VGA_inst|ADDRESS[5]~5_combout ,\VGA_inst|ADDRESS[4]~4_combout ,
\VGA_inst|ADDRESS[3]~3_combout ,\VGA_inst|ADDRESS[2]~2_combout ,\VGA_inst|ADDRESS[1]~1_combout ,\VGA_inst|ADDRESS[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "pikaqiu.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_vb71:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 12288;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFF9FFFFFFFFFFFFFFFFFFFFE03FFFFFFFE1FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFE7FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFCFFFFF80FFFFFFFFFFFFFFFFFFFFFFFF8FFFFF807FFFFFFFFFFFFFFF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N6
cycloneii_lcell_comb \VGA_inst|DATA_OUT_n[7]~7 (
// Equation(s):
// \VGA_inst|DATA_OUT_n[7]~7_combout  = (\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # 
// (!\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )))

	.dataa(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datac(vcc),
	.datad(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\VGA_inst|DATA_OUT_n[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|DATA_OUT_n[7]~7 .lut_mask = 16'hAACC;
defparam \VGA_inst|DATA_OUT_n[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X27_Y5
cycloneii_ram_block \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|ADDRESS[13]~13_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\VGA_inst|ADDRESS[11]~11_combout ,\VGA_inst|ADDRESS[10]~10_combout ,\VGA_inst|ADDRESS[9]~9_combout ,\VGA_inst|ADDRESS[8]~8_combout ,\VGA_inst|ADDRESS[7]~7_combout ,\VGA_inst|ADDRESS[6]~6_combout ,\VGA_inst|ADDRESS[5]~5_combout ,\VGA_inst|ADDRESS[4]~4_combout ,
\VGA_inst|ADDRESS[3]~3_combout ,\VGA_inst|ADDRESS[2]~2_combout ,\VGA_inst|ADDRESS[1]~1_combout ,\VGA_inst|ADDRESS[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "pikaqiu.mif";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ROM_IP:ROM_IP_inst|altsyncram:altsyncram_component|altsyncram_vb71:auto_generated|ALTSYNCRAM";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_disable_ce_on_output_registers = "on";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 12288;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M4K";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .safe_write = "err_on_2clk";
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF;
defparam \ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'hFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFC7FFFFFFFFFFFFFFFFFFFFFEF8FFFFFF0FFFFFFFFFFFFFFFFFFFFFFE786FFFFF0FF9FFFFFFFFFFFFFFFFFFFF38E7FFFE1FF9FFFFFFFFFFFFFFFFFFFF3BEFFFFE1FFCFFFFFFFFFFFFFFFFFFFF91EFFFFF3FFCFFFFFFFFFFFFFFFFFFFF90EFFFFFFFFDFFFFFFFFFFFFFFFFFFFF807FFFFFFFFDFFFFFFFFFFFFFFFFFFFF8F7FFFFFFFFFFFFFFFFFFFF7FFFFFFFFCFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCFF_X28_Y10_N7
cycloneii_lcell_ff \VGA_inst|DATA_OUT_n[7] (
	.clk(\PLL_IP_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA_inst|DATA_OUT_n[7]~7_combout ),
	.sdata(\ROM_IP_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\VGA_inst|always10~5_combout ),
	.sload(\ROM_IP_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_inst|DATA_OUT_n [7]));

// Location: PIN_116,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VSYNC~I (
	.datain(\VGA_inst|VSYNC~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VSYNC));
// synopsys translate_off
defparam \VSYNC~I .input_async_reset = "none";
defparam \VSYNC~I .input_power_up = "low";
defparam \VSYNC~I .input_register_mode = "none";
defparam \VSYNC~I .input_sync_reset = "none";
defparam \VSYNC~I .oe_async_reset = "none";
defparam \VSYNC~I .oe_power_up = "low";
defparam \VSYNC~I .oe_register_mode = "none";
defparam \VSYNC~I .oe_sync_reset = "none";
defparam \VSYNC~I .operation_mode = "output";
defparam \VSYNC~I .output_async_reset = "none";
defparam \VSYNC~I .output_power_up = "low";
defparam \VSYNC~I .output_register_mode = "none";
defparam \VSYNC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HSYNC~I (
	.datain(\VGA_inst|HSYNC~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HSYNC));
// synopsys translate_off
defparam \HSYNC~I .input_async_reset = "none";
defparam \HSYNC~I .input_power_up = "low";
defparam \HSYNC~I .input_register_mode = "none";
defparam \HSYNC~I .input_sync_reset = "none";
defparam \HSYNC~I .oe_async_reset = "none";
defparam \HSYNC~I .oe_power_up = "low";
defparam \HSYNC~I .oe_register_mode = "none";
defparam \HSYNC~I .oe_sync_reset = "none";
defparam \HSYNC~I .operation_mode = "output";
defparam \HSYNC~I .output_async_reset = "none";
defparam \HSYNC~I .output_power_up = "low";
defparam \HSYNC~I .output_register_mode = "none";
defparam \HSYNC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[0]~I (
	.datain(\VGA_inst|DATA_OUT_n [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[0]));
// synopsys translate_off
defparam \DATA_OUT[0]~I .input_async_reset = "none";
defparam \DATA_OUT[0]~I .input_power_up = "low";
defparam \DATA_OUT[0]~I .input_register_mode = "none";
defparam \DATA_OUT[0]~I .input_sync_reset = "none";
defparam \DATA_OUT[0]~I .oe_async_reset = "none";
defparam \DATA_OUT[0]~I .oe_power_up = "low";
defparam \DATA_OUT[0]~I .oe_register_mode = "none";
defparam \DATA_OUT[0]~I .oe_sync_reset = "none";
defparam \DATA_OUT[0]~I .operation_mode = "output";
defparam \DATA_OUT[0]~I .output_async_reset = "none";
defparam \DATA_OUT[0]~I .output_power_up = "low";
defparam \DATA_OUT[0]~I .output_register_mode = "none";
defparam \DATA_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[1]~I (
	.datain(\VGA_inst|DATA_OUT_n [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[1]));
// synopsys translate_off
defparam \DATA_OUT[1]~I .input_async_reset = "none";
defparam \DATA_OUT[1]~I .input_power_up = "low";
defparam \DATA_OUT[1]~I .input_register_mode = "none";
defparam \DATA_OUT[1]~I .input_sync_reset = "none";
defparam \DATA_OUT[1]~I .oe_async_reset = "none";
defparam \DATA_OUT[1]~I .oe_power_up = "low";
defparam \DATA_OUT[1]~I .oe_register_mode = "none";
defparam \DATA_OUT[1]~I .oe_sync_reset = "none";
defparam \DATA_OUT[1]~I .operation_mode = "output";
defparam \DATA_OUT[1]~I .output_async_reset = "none";
defparam \DATA_OUT[1]~I .output_power_up = "low";
defparam \DATA_OUT[1]~I .output_register_mode = "none";
defparam \DATA_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[2]~I (
	.datain(\VGA_inst|DATA_OUT_n [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[2]));
// synopsys translate_off
defparam \DATA_OUT[2]~I .input_async_reset = "none";
defparam \DATA_OUT[2]~I .input_power_up = "low";
defparam \DATA_OUT[2]~I .input_register_mode = "none";
defparam \DATA_OUT[2]~I .input_sync_reset = "none";
defparam \DATA_OUT[2]~I .oe_async_reset = "none";
defparam \DATA_OUT[2]~I .oe_power_up = "low";
defparam \DATA_OUT[2]~I .oe_register_mode = "none";
defparam \DATA_OUT[2]~I .oe_sync_reset = "none";
defparam \DATA_OUT[2]~I .operation_mode = "output";
defparam \DATA_OUT[2]~I .output_async_reset = "none";
defparam \DATA_OUT[2]~I .output_power_up = "low";
defparam \DATA_OUT[2]~I .output_register_mode = "none";
defparam \DATA_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[3]~I (
	.datain(\VGA_inst|DATA_OUT_n [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[3]));
// synopsys translate_off
defparam \DATA_OUT[3]~I .input_async_reset = "none";
defparam \DATA_OUT[3]~I .input_power_up = "low";
defparam \DATA_OUT[3]~I .input_register_mode = "none";
defparam \DATA_OUT[3]~I .input_sync_reset = "none";
defparam \DATA_OUT[3]~I .oe_async_reset = "none";
defparam \DATA_OUT[3]~I .oe_power_up = "low";
defparam \DATA_OUT[3]~I .oe_register_mode = "none";
defparam \DATA_OUT[3]~I .oe_sync_reset = "none";
defparam \DATA_OUT[3]~I .operation_mode = "output";
defparam \DATA_OUT[3]~I .output_async_reset = "none";
defparam \DATA_OUT[3]~I .output_power_up = "low";
defparam \DATA_OUT[3]~I .output_register_mode = "none";
defparam \DATA_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[4]~I (
	.datain(\VGA_inst|DATA_OUT_n [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[4]));
// synopsys translate_off
defparam \DATA_OUT[4]~I .input_async_reset = "none";
defparam \DATA_OUT[4]~I .input_power_up = "low";
defparam \DATA_OUT[4]~I .input_register_mode = "none";
defparam \DATA_OUT[4]~I .input_sync_reset = "none";
defparam \DATA_OUT[4]~I .oe_async_reset = "none";
defparam \DATA_OUT[4]~I .oe_power_up = "low";
defparam \DATA_OUT[4]~I .oe_register_mode = "none";
defparam \DATA_OUT[4]~I .oe_sync_reset = "none";
defparam \DATA_OUT[4]~I .operation_mode = "output";
defparam \DATA_OUT[4]~I .output_async_reset = "none";
defparam \DATA_OUT[4]~I .output_power_up = "low";
defparam \DATA_OUT[4]~I .output_register_mode = "none";
defparam \DATA_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[5]~I (
	.datain(\VGA_inst|DATA_OUT_n [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[5]));
// synopsys translate_off
defparam \DATA_OUT[5]~I .input_async_reset = "none";
defparam \DATA_OUT[5]~I .input_power_up = "low";
defparam \DATA_OUT[5]~I .input_register_mode = "none";
defparam \DATA_OUT[5]~I .input_sync_reset = "none";
defparam \DATA_OUT[5]~I .oe_async_reset = "none";
defparam \DATA_OUT[5]~I .oe_power_up = "low";
defparam \DATA_OUT[5]~I .oe_register_mode = "none";
defparam \DATA_OUT[5]~I .oe_sync_reset = "none";
defparam \DATA_OUT[5]~I .operation_mode = "output";
defparam \DATA_OUT[5]~I .output_async_reset = "none";
defparam \DATA_OUT[5]~I .output_power_up = "low";
defparam \DATA_OUT[5]~I .output_register_mode = "none";
defparam \DATA_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[6]~I (
	.datain(\VGA_inst|DATA_OUT_n [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[6]));
// synopsys translate_off
defparam \DATA_OUT[6]~I .input_async_reset = "none";
defparam \DATA_OUT[6]~I .input_power_up = "low";
defparam \DATA_OUT[6]~I .input_register_mode = "none";
defparam \DATA_OUT[6]~I .input_sync_reset = "none";
defparam \DATA_OUT[6]~I .oe_async_reset = "none";
defparam \DATA_OUT[6]~I .oe_power_up = "low";
defparam \DATA_OUT[6]~I .oe_register_mode = "none";
defparam \DATA_OUT[6]~I .oe_sync_reset = "none";
defparam \DATA_OUT[6]~I .operation_mode = "output";
defparam \DATA_OUT[6]~I .output_async_reset = "none";
defparam \DATA_OUT[6]~I .output_power_up = "low";
defparam \DATA_OUT[6]~I .output_register_mode = "none";
defparam \DATA_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OUT[7]~I (
	.datain(\VGA_inst|DATA_OUT_n [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OUT[7]));
// synopsys translate_off
defparam \DATA_OUT[7]~I .input_async_reset = "none";
defparam \DATA_OUT[7]~I .input_power_up = "low";
defparam \DATA_OUT[7]~I .input_register_mode = "none";
defparam \DATA_OUT[7]~I .input_sync_reset = "none";
defparam \DATA_OUT[7]~I .oe_async_reset = "none";
defparam \DATA_OUT[7]~I .oe_power_up = "low";
defparam \DATA_OUT[7]~I .oe_register_mode = "none";
defparam \DATA_OUT[7]~I .oe_sync_reset = "none";
defparam \DATA_OUT[7]~I .operation_mode = "output";
defparam \DATA_OUT[7]~I .output_async_reset = "none";
defparam \DATA_OUT[7]~I .output_power_up = "low";
defparam \DATA_OUT[7]~I .output_register_mode = "none";
defparam \DATA_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
