$date
	Thu Jan 27 20:38:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module add_1_tb $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$var integer 32 & i [31:0] $end
$scope module m1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$var wire 1 ' w1 $end
$var wire 1 ( w2 $end
$var wire 1 ) w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
b0 &
0%
0$
0#
0"
0!
$end
#10000
1!
1%
b1 &
#20000
1'
1$
0%
b10 &
#30000
1"
0!
1)
1%
b11 &
#40000
0"
1!
0)
1#
0$
0%
b100 &
#50000
1"
0!
1)
1%
b101 &
#60000
0'
1(
0)
1$
0%
b110 &
#70000
1!
1%
b111 &
#80000
b1000 &
#85000
