;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SUB 0, @54
	JMZ <121, 103
	JMZ <121, 103
	JMZ <121, 103
	SUB @127, 106
	SUB @127, 106
	SPL 0, -5
	JMN -7, @-20
	JMP 100, 9
	JMP 100, 9
	JMP <124, 100
	MOV -7, <-20
	SUB @124, 100
	MOV -7, <-20
	SUB 0, -5
	SUB 1, <1
	ADD <-30, 9
	DJN -4, @-20
	JMP -7, @-20
	JMP <127, 106
	JMP <127, 106
	SUB #207, <-120
	CMP @121, 106
	ADD -4, <-20
	ADD <-30, 9
	SUB @127, 106
	SUB 12, @201
	SUB @-127, 890
	SUB 1, <1
	SLT 210, 60
	ADD @0, @2
	SLT 210, 60
	SUB #207, <-120
	SLT 421, 400
	SUB #207, <-120
	SUB 0, @54
	SLT 421, 0
	SUB 0, @54
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
	SPL 0, <332
	MOV -7, <-20
