Command: ./simv +model_data+./ +UVM_TESTNAME=axi_3ch_test +UVM_VERBOSITY=UVM_LOW -cm line+cond+fsm+tgl+branch+assert -cm_dir ./cov_info -l vcs_sim_MRS_SALL_NAMODE_axi_3ch_test.log
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Apr 20 17:02 2021
----------------------------------------------------------------
UVM-1.1d.Synopsys
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------
UVM_INFO @ 0.0 ps: reporter [RNTST] Running test axi_3ch_test...
UVM_INFO ../../env/axi_driver.sv(41) @ 0.0 ps: uvm_test_top.env.axi_drv0 [axi_driver] new is called
UVM_INFO ../../env/axi_driver.sv(41) @ 0.0 ps: uvm_test_top.env.axi_drv1 [axi_driver] new is called
UVM_INFO ../../env/axi_driver.sv(41) @ 0.0 ps: uvm_test_top.env.axi_drv2 [axi_driver] new is called
UVM_INFO ../../env/axi_driver.sv(46) @ 0.0 ps: uvm_test_top.env.axi_drv0 [axi_driver] build_phase is called
UVM_INFO ../../env/axi_driver.sv(46) @ 0.0 ps: uvm_test_top.env.axi_drv1 [axi_driver] build_phase is called
UVM_INFO ../../env/axi_driver.sv(46) @ 0.0 ps: uvm_test_top.env.axi_drv2 [axi_driver] build_phase is called
UVM_INFO ../../env/apb_driver.sv(37) @ 0.0 ps: uvm_test_top.env.apb_drv [apb_driver] main_phase is called
UVM_INFO ../../env/axi_driver.sv(66) @ 0.0 ps: uvm_test_top.env.axi_drv0 [axi_driver] main_phase is called
UVM_INFO ../../env/axi_driver.sv(66) @ 0.0 ps: uvm_test_top.env.axi_drv1 [axi_driver] main_phase is called
UVM_INFO ../../env/axi_driver.sv(66) @ 0.0 ps: uvm_test_top.env.axi_drv2 [axi_driver] main_phase is called
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB: The switch FSDB file size might not match the input size (1000MB) because of performance concerns.
*Verdi3* FSDB: To have the FSDB file size match the input size (1000MB), set the FSDB_ENV_PRECISE_AUTOSWITCH environment, though the dumping performance might decrease.
*Verdi3* : Enable automatic switching of the FSDB file.
*Verdi3* : (Filename='tb_top', Limit Size=1000MB, File Amount=100).
*Verdi3* : Create FSDB file 'tb_top_000.fsdb'
*Verdi3* : Create the file 'tb_top.log' to log the time range of each FSDB file.
*Verdi3* : Create virtual FSDB file 'tb_top.vf' to log each FSDB file.
*Verdi3* : fsdbDumpoff - All FSDB files at 110,000,000 fs.
*Verdi3* : Begin traversing the SVA assertions, layer (0).
*Verdi3* : End of traversing the SVA assertions.
*Verdi3* : Begin traversing the scope (tb_top), layer (0).
*Verdi3* : End of traversing.
*Verdi3* : fsdbDumpon - All FSDB files at 110,000,000 fs.
now is 1-us !!
now is 2-us !!
now is 3-us !!
now is 4-us !!
now is 5-us !!
now is 6-us !!
now is 7-us !!
now is 8-us !!
now is 9-us !!
now is 10-us !!
now is 11-us !!
now is 12-us !!
now is 13-us !!
now is 14-us !!
now is 15-us !!
now is 16-us !!
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.reset at time 16116582.0 ps WARNING: 200 us is required before RST_N goes inactive.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.reset at time 16116582.0 ps WARNING: 200 us is required before RST_N goes inactive.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.reset at time 16116582.0 ps WARNING: 200 us is required before RST_N goes inactive.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.reset at time 16116582.0 ps WARNING: 200 us is required before RST_N goes inactive.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[0].mem_core.reset at time 16116582.0 ps WARNING: 200 us is required before RST_N goes inactive.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[1].mem_core.reset at time 16116582.0 ps WARNING: 200 us is required before RST_N goes inactive.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.reset at time 16116582.0 ps WARNING: 200 us is required before RST_N goes inactive.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.reset at time 16116582.0 ps WARNING: 200 us is required before RST_N goes inactive.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[0].mem_core.reset at time 16116582.0 ps WARNING: 200 us is required before RST_N goes inactive.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[1].mem_core.reset at time 16116582.0 ps WARNING: 200 us is required before RST_N goes inactive.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.reset at time 16116582.0 ps WARNING: 200 us is required before RST_N goes inactive.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.reset at time 16116582.0 ps WARNING: 200 us is required before RST_N goes inactive.
now is 17-us !!
now is 18-us !!
now is 19-us !!
now is 20-us !!
now is 21-us !!
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[0].mem_core.cmd_task at time 21265050.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[0].mem_core.cmd_task at time 21265050.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.cmd_task at time 21265050.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[1].mem_core.cmd_task at time 21265100.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[1].mem_core.cmd_task at time 21265100.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.cmd_task at time 21265100.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.cmd_task at time 21265150.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.cmd_task at time 21265150.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.cmd_task at time 21265150.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.cmd_task at time 21265200.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.cmd_task at time 21265200.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.cmd_task at time 21265200.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
now is 22-us !!
now is 23-us !!
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[0].mem_core.main: at time 23552550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[0].mem_core.main: at time 23552550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.main: at time 23552550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[1].mem_core.main: at time 23552600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[1].mem_core.main: at time 23552600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.main: at time 23552600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 23552650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 23552650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 23552650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 23552700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 23552700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 23552700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
now is 24-us !!
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[0].mem_core.main: at time 24042550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[0].mem_core.main: at time 24042550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.main: at time 24042550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[1].mem_core.main: at time 24042600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[1].mem_core.main: at time 24042600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.main: at time 24042600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 24042650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 24042650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 24042650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 24042700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 24042700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 24042700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[0].mem_core.main: at time 24532550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[0].mem_core.main: at time 24532550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.main: at time 24532550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[1].mem_core.main: at time 24532600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[1].mem_core.main: at time 24532600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.main: at time 24532600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 24532650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 24532650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 24532650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 24532700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 24532700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 24532700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
now is 25-us !!
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[0].mem_core.main: at time 25022550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[0].mem_core.main: at time 25022550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.main: at time 25022550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[1].mem_core.main: at time 25022600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[1].mem_core.main: at time 25022600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.main: at time 25022600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 25022650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 25022650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 25022650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 25022700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 25022700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 25022700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[0].mem_core.main: at time 25512550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[0].mem_core.main: at time 25512550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.main: at time 25512550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[1].mem_core.main: at time 25512600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[1].mem_core.main: at time 25512600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.main: at time 25512600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 25512650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 25512650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 25512650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 25512700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 25512700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 25512700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
now is 26-us !!
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[0].mem_core.main: at time 26002550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[0].mem_core.main: at time 26002550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.main: at time 26002550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[1].mem_core.main: at time 26002600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[1].mem_core.main: at time 26002600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.main: at time 26002600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 26002650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 26002650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 26002650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 26002700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 26002700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 26002700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[0].mem_core.main: at time 26492550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[0].mem_core.main: at time 26492550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.main: at time 26492550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[1].mem_core.main: at time 26492600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[1].mem_core.main: at time 26492600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.main: at time 26492600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 26492650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 26492650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 26492650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 26492700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 26492700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 26492700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[0].mem_core.main: at time 26982550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[0].mem_core.main: at time 26982550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.main: at time 26982550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[1].mem_core.main: at time 26982600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[1].mem_core.main: at time 26982600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.main: at time 26982600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 26982650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 26982650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 26982650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 26982700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 26982700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 26982700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
now is 27-us !!
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[0].mem_core.main: at time 27472550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[0].mem_core.main: at time 27472550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.main: at time 27472550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[1].mem_core.main: at time 27472600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[1].mem_core.main: at time 27472600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.main: at time 27472600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 27472650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 27472650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 27472650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 27472700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 27472700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 27472700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[0].mem_core.main: at time 27962550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[0].mem_core.main: at time 27962550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.main: at time 27962550.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[1].mem_core.main: at time 27962600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[1].mem_core.main: at time 27962600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.main: at time 27962600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 27962650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 27962650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 27962650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 27962700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 27962700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 27962700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
now is 28-us !!
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[0].mem_core.dqs_pos_timing_check: at time 28452550.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[0].mem_core.dqs_pos_timing_check: at time 28452550.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.dqs_pos_timing_check: at time 28452550.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[1].mem_core.main: at time 28452600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[1].mem_core.main: at time 28452600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.main: at time 28452600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 28452650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 28452650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 28452650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 28452700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 28452700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 28452700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[1].mem_core.main: at time 28942600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[1].mem_core.main: at time 28942600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.main: at time 28942600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 28942650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 28942650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 28942650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 28942700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 28942700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 28942700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
now is 29-us !!
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[1].mem_core.main: at time 29432600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[1].mem_core.main: at time 29432600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.main: at time 29432600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 29432650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 29432650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 29432650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 29432700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 29432700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 29432700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[1].mem_core.main: at time 29922600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[1].mem_core.main: at time 29922600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.main: at time 29922600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 29922650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 29922650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 29922650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 29922700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 29922700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 29922700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
now is 30-us !!
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[1].mem_core.main: at time 30412600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[1].mem_core.main: at time 30412600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.main: at time 30412600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 30412650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 30412650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 30412650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 30412700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 30412700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 30412700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[1].mem_core.main: at time 30902600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[1].mem_core.main: at time 30902600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.main: at time 30902600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 30902650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 30902650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 30902650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 30902700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 30902700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 30902700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
now is 31-us !!
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[1].mem_core.main: at time 31392600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[1].mem_core.main: at time 31392600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.main: at time 31392600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 31392650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 31392650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 31392650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 31392700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 31392700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 31392700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[1].mem_core.main: at time 31882600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[1].mem_core.main: at time 31882600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.main: at time 31882600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 31882650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 31882650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 31882650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 31882700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 31882700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 31882700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
now is 32-us !!
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[1].mem_core.main: at time 32372600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[1].mem_core.main: at time 32372600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.main: at time 32372600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 32372650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 32372650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 32372650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 32372700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 32372700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 32372700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[1].mem_core.main: at time 32862600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[1].mem_core.main: at time 32862600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.main: at time 32862600.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 32862650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 32862650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 32862650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 32862700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 32862700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 32862700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
now is 33-us !!
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[1].mem_core.dqs_pos_timing_check: at time 33352600.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[1].mem_core.dqs_pos_timing_check: at time 33352600.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.dqs_pos_timing_check: at time 33352600.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 33352650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 33352650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 33352650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 33352700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 33352700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 33352700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 33842650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 33842650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 33842650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 33842700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 33842700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 33842700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
now is 34-us !!
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 34332650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 34332650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 34332650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 34332700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 34332700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 34332700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 34822650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 34822650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 34822650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 34822700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 34822700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 34822700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
now is 35-us !!
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 35312650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 35312650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 35312650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 35312700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 35312700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 35312700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 35802650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 35802650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 35802650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 35802700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 35802700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 35802700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
now is 36-us !!
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 36292650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 36292650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 36292650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 36292700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 36292700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 36292700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 36782650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 36782650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 36782650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 36782700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 36782700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 36782700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
now is 37-us !!
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 37272650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 37272650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 37272650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 37272700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 37272700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 37272700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.main: at time 37762650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.main: at time 37762650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 37762650.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 37762700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 37762700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 37762700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
now is 38-us !!
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[2].mem_core.dqs_pos_timing_check: at time 38252650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[2].mem_core.dqs_pos_timing_check: at time 38252650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.dqs_pos_timing_check: at time 38252650.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 38252700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 38252700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 38252700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 38742700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 38742700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 38742700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
now is 39-us !!
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 39232700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 39232700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 39232700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 39722700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 39722700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 39722700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
now is 40-us !!
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 40212700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 40212700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 40212700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 40702700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 40702700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 40702700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
now is 41-us !!
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 41192700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 41192700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 41192700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 41682700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 41682700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 41682700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
now is 42-us !!
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 42172700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 42172700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 42172700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.main: at time 42662700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.main: at time 42662700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 42662700.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
now is 43-us !!
tb_top.u_ddr_wrapper.u_ddr_2.u_ddr3_model.i_mem[3].mem_core.dqs_pos_timing_check: at time 43152700.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_1.u_ddr3_model.i_mem[3].mem_core.dqs_pos_timing_check: at time 43152700.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.dqs_pos_timing_check: at time 43152700.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
now is 44-us !!
now is 45-us !!
now is 46-us !!
now is 47-us !!
now is 48-us !!
now is 49-us !!
now is 50-us !!
now is 51-us !!
now is 52-us !!
now is 53-us !!
now is 54-us !!
now is 55-us !!
now is 56-us !!
now is 57-us !!
now is 58-us !!
now is 59-us !!
now is 60-us !!
now is 61-us !!
now is 62-us !!
now is 63-us !!
now is 64-us !!
now is 65-us !!
now is 66-us !!
now is 67-us !!
now is 68-us !!
now is 69-us !!
now is 70-us !!
now is 71-us !!
now is 72-us !!
now is 73-us !!
now is 74-us !!
now is 75-us !!
now is 76-us !!
now is 77-us !!
now is 78-us !!
now is 79-us !!
now is 80-us !!
now is 81-us !!
now is 82-us !!
now is 83-us !!
now is 84-us !!
now is 85-us !!
now is 86-us !!
now is 87-us !!
now is 88-us !!
now is 89-us !!
now is 90-us !!
now is 91-us !!
now is 92-us !!
now is 93-us !!
now is 94-us !!
now is 95-us !!
now is 96-us !!
now is 97-us !!
now is 98-us !!
now is 99-us !!
now is 100-us !!
now is 101-us !!
now is 102-us !!
now is 103-us !!
now is 104-us !!
now is 105-us !!
now is 106-us !!
now is 107-us !!
now is 108-us !!
now is 109-us !!
now is 110-us !!
now is 111-us !!
now is 112-us !!
now is 113-us !!
now is 114-us !!
now is 115-us !!
now is 116-us !!
now is 117-us !!
now is 118-us !!
now is 119-us !!
now is 120-us !!
now is 121-us !!
now is 122-us !!
now is 123-us !!
now is 124-us !!
tb_top.monitor------:124427000.0 ps dfi_init_complete is high now!
UVM_INFO ../../env/apb_driver.sv(48) @ 124430000.0 ps: uvm_test_top.env.apb_drv [apb_driver] ddr3_ini_done
UVM_INFO ../../env/axi_driver.sv(69) @ 124436582.0 ps: uvm_test_top.env.axi_drv2 [axi_driver] ddr3_ini_done
UVM_INFO ../../env/axi_driver.sv(69) @ 124436582.0 ps: uvm_test_top.env.axi_drv1 [axi_driver] ddr3_ini_done
UVM_INFO ../../env/axi_driver.sv(69) @ 124436582.0 ps: uvm_test_top.env.axi_drv0 [axi_driver] ddr3_ini_done
UVM_INFO ../../env/axi_3ch_test.sv(28) @ 124510000.0 ps: uvm_test_top.env.apb_sqr@@seq0 [apb_3ch_sequence] No Arbitor mode  !!!
UVM_INFO @ 124650000.0 ps: reporter [MISCMP] Miscompare for uvm_sequence_item.apb_rdata: lhs = 'h8000 : rhs = 'h3
UVM_INFO @ 124650000.0 ps: reporter [MISCMP] 1 Miscompare(s) for object uvm_sequence_item@2293 vs. uvm_sequence_item@2297
now is 125-us !!
UVM_INFO ../../env/apb_scoreboard.sv(46) @ 125170000.0 ps: uvm_test_top.env.apb_scb [apb_scoreboard] Compare SUCCESSFULLY
--------------------------------------------------
Name               Type             Size  Value   
--------------------------------------------------
uvm_sequence_item  apb_transaction  -     @2411   
  apb_addr         integral         8     'h5     
  apb_wdata        integral         16    'h0     
  apb_rdata        integral         16    'h3     
  apb_enable       integral         1     'h1     
  apb_rd_wr        apb_rd_wr_e      32    APB_READ
--------------------------------------------------
UVM_INFO ../../env/apb_scoreboard.sv(55) @ 125170000.0 ps: uvm_test_top.env.apb_scb [apb_scoreboard] DDR3  under pd     state !!!!
UVM_INFO ../../env/axi_3ch_test.sv(36) @ 125190000.0 ps: uvm_test_top.env.apb_sqr@@seq0 [apb_3ch_sequence] MRS mode  !!!
UVM_INFO ../../env/axi_3ch_test.sv(67) @ 125190000.0 ps: uvm_test_top.env.apb_sqr@@seq0 [apb_3ch_sequence] send one transaction
UVM_INFO ../../env/axi_3ch_test.sv(147) @ 125290000.0 ps: uvm_test_top [axi_3ch_test] APB CONFIG DONE !!!!!
UVM_INFO ../../env/axi_3ch_test.sv(152) @ 125290000.0 ps: uvm_test_top [axi_3ch_test] AXI NAMODE  START !!!!!
UVM_INFO ../../env/axi_driver.sv(180) @ 125290000.0 ps: uvm_test_top.env.axi_drv0 [axi_driver] Transaction From AXI Master Driver..
UVM_INFO ../../env/axi_driver.sv(181) @ 125290000.0 ps: uvm_test_top.env.axi_drv0 [axi_driver] begin to WRAXI_SEQ_ALL
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.main: at time 125655050.0 ps WARNING: tDLLK violation during ODT transition.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.main: at time 125655100.0 ps WARNING: tDLLK violation during ODT transition.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.main: at time 125655150.0 ps WARNING: tDLLK violation during ODT transition.
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.main: at time 125655200.0 ps WARNING: tDLLK violation during ODT transition.
now is 126-us !!
now is 127-us !!
now is 128-us !!
now is 129-us !!
now is 130-us !!
now is 131-us !!
now is 132-us !!
now is 133-us !!
now is 134-us !!
now is 135-us !!
now is 136-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 136976582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 136986582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 136996582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 137-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137006582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137016582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137026582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137036582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137046582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137056582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137066582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137076582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137086582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137096582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137106582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137116582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137126582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 137245050.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 137245100.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 137245150.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 137245200.0 ps ERROR:  tWTR violation during Read      to bank 0
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137336582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137346582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137356582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137366582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137376582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137386582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137396582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137406582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137416582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137426582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137436582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137446582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137456582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137466582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137476582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137486582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 137600050.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 137600100.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 137600150.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 137600200.0 ps ERROR:  tWTR violation during Read      to bank 0
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137686582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137696582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137706582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137716582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137726582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137736582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137746582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137756582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137766582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137776582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137786582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137796582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137806582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137816582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137826582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 137836582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 137955050.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 137955100.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 137955150.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 137955200.0 ps ERROR:  tWTR violation during Read      to bank 0
now is 138-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138046582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138056582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138066582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138076582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138086582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138096582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138106582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138116582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138126582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138136582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138146582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138156582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138166582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138176582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138186582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138196582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 138330050.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 138330100.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 138330150.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 138330200.0 ps ERROR:  tWTR violation during Read      to bank 0
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138416582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138426582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138436582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138446582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138456582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138466582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138476582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138486582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138496582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138506582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138516582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138526582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138536582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138546582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138556582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138566582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 138685050.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 138685100.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 138685150.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 138685200.0 ps ERROR:  tWTR violation during Read      to bank 0
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138776582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138786582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138796582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138806582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138816582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138826582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138836582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138846582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138856582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138866582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138876582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138886582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138896582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138906582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138916582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 138926582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 139-us !!
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 139040050.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 139040100.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 139040150.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 139040200.0 ps ERROR:  tWTR violation during Read      to bank 0
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139126582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139136582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139146582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139156582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139166582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139176582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139186582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139196582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139206582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139216582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139226582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139236582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139246582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139256582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139266582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139276582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 139395050.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 139395100.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 139395150.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 139395200.0 ps ERROR:  tWTR violation during Read      to bank 0
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139486582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139496582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139506582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139516582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139526582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139536582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139546582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139556582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139566582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139576582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139586582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139596582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139606582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139616582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139626582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139636582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139856582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139866582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139876582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139886582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139896582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139906582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139916582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139926582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139936582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139946582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139956582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139966582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139976582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139986582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 139996582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 140-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140006582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 140125050.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 140125100.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 140125150.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 140125200.0 ps ERROR:  tWTR violation during Read      to bank 1
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140216582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140226582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140236582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140246582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140256582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140266582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140276582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140286582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140296582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140306582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140316582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140326582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140336582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140346582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140356582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140366582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 140480050.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 140480100.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 140480150.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 140480200.0 ps ERROR:  tWTR violation during Read      to bank 1
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140566582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140576582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140586582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140596582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140606582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140616582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140626582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140636582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140646582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140656582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140666582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140676582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140686582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140696582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140706582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140716582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 140835050.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 140835100.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 140835150.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 140835200.0 ps ERROR:  tWTR violation during Read      to bank 1
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140926582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140936582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140946582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140956582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140966582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140976582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140986582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 140996582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 141-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141006582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141016582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141026582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141036582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141046582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141056582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141066582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141076582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 141210050.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 141210100.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 141210150.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 141210200.0 ps ERROR:  tWTR violation during Read      to bank 1
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141296582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141306582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141316582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141326582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141336582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141346582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141356582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141366582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141376582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141386582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141396582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141406582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141416582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141426582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141436582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141446582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 141565050.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 141565100.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 141565150.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 141565200.0 ps ERROR:  tWTR violation during Read      to bank 1
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141656582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141666582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141676582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141686582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141696582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141706582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141716582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141726582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141736582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141746582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141756582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141766582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141776582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141786582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141796582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 141806582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 141920050.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 141920100.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 141920150.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 141920200.0 ps ERROR:  tWTR violation during Read      to bank 1
now is 142-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142006582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142016582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142026582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142036582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142046582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142056582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142066582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142076582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142086582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142096582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142106582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142116582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142126582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142136582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142146582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142156582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 142275050.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 142275100.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 142275150.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 142275200.0 ps ERROR:  tWTR violation during Read      to bank 1
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142366582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142376582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142386582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142396582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142406582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142416582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142426582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142436582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142446582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142456582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142466582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142476582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142486582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142496582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142506582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142516582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142736582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142746582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142756582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142766582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142776582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142786582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142796582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142806582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142816582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142826582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142836582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142846582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142856582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142866582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142876582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 142886582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 143-us !!
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 143005050.0 ps ERROR:  tWTR violation during Read      to bank 2
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 143005100.0 ps ERROR:  tWTR violation during Read      to bank 2
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 143005150.0 ps ERROR:  tWTR violation during Read      to bank 2
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 143005200.0 ps ERROR:  tWTR violation during Read      to bank 2
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143096582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143106582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143116582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143126582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143136582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143146582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143156582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143166582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143176582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143186582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143196582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143206582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143216582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143226582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143236582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143246582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 143360050.0 ps ERROR:  tWTR violation during Read      to bank 2
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 143360100.0 ps ERROR:  tWTR violation during Read      to bank 2
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 143360150.0 ps ERROR:  tWTR violation during Read      to bank 2
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 143360200.0 ps ERROR:  tWTR violation during Read      to bank 2
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143446582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143456582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143466582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143476582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143486582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143496582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143506582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143516582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143526582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143536582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143546582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143556582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143566582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143576582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143586582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143596582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 143715050.0 ps ERROR:  tWTR violation during Read      to bank 2
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 143715100.0 ps ERROR:  tWTR violation during Read      to bank 2
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 143715150.0 ps ERROR:  tWTR violation during Read      to bank 2
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 143715200.0 ps ERROR:  tWTR violation during Read      to bank 2
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143806582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143816582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143826582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143836582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143846582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143856582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143866582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143876582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143886582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143896582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143906582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143916582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143926582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143936582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143946582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 143956582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 144-us !!
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 144090050.0 ps ERROR:  tWTR violation during Read      to bank 2
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 144090100.0 ps ERROR:  tWTR violation during Read      to bank 2
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 144090150.0 ps ERROR:  tWTR violation during Read      to bank 2
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 144090200.0 ps ERROR:  tWTR violation during Read      to bank 2
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144176582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144186582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144196582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144206582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144216582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144226582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144236582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144246582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144256582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144266582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144276582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144286582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144296582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144306582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144316582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144326582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 144445050.0 ps ERROR:  tWTR violation during Read      to bank 2
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 144445100.0 ps ERROR:  tWTR violation during Read      to bank 2
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 144445150.0 ps ERROR:  tWTR violation during Read      to bank 2
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 144445200.0 ps ERROR:  tWTR violation during Read      to bank 2
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144536582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144546582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144556582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144566582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144576582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144586582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144596582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144606582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144616582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144626582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144636582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144646582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144656582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144666582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144676582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144686582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 144800050.0 ps ERROR:  tWTR violation during Read      to bank 2
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 144800100.0 ps ERROR:  tWTR violation during Read      to bank 2
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 144800150.0 ps ERROR:  tWTR violation during Read      to bank 2
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 144800200.0 ps ERROR:  tWTR violation during Read      to bank 2
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144886582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144896582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144906582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144916582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144926582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144936582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144946582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144956582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144966582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144976582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144986582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 144996582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 145-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145006582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145016582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145026582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145036582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 145155050.0 ps ERROR:  tWTR violation during Read      to bank 2
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 145155100.0 ps ERROR:  tWTR violation during Read      to bank 2
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 145155150.0 ps ERROR:  tWTR violation during Read      to bank 2
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 145155200.0 ps ERROR:  tWTR violation during Read      to bank 2
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145246582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145256582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145266582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145276582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145286582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145296582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145306582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145316582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145326582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145336582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145346582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145356582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145366582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145376582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145386582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145396582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145616582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145626582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145636582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145646582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145656582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145666582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145676582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145686582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145696582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145706582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145716582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145726582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145736582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145746582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145756582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145766582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 145885050.0 ps ERROR:  tWTR violation during Read      to bank 3
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 145885100.0 ps ERROR:  tWTR violation during Read      to bank 3
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 145885150.0 ps ERROR:  tWTR violation during Read      to bank 3
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 145885200.0 ps ERROR:  tWTR violation during Read      to bank 3
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145976582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145986582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 145996582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 146-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146006582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146016582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146026582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146036582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146046582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146056582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146066582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146076582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146086582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146096582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146106582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146116582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146126582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 146240050.0 ps ERROR:  tWTR violation during Read      to bank 3
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 146240100.0 ps ERROR:  tWTR violation during Read      to bank 3
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 146240150.0 ps ERROR:  tWTR violation during Read      to bank 3
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 146240200.0 ps ERROR:  tWTR violation during Read      to bank 3
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146326582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146336582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146346582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146356582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146366582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146376582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146386582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146396582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146406582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146416582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146426582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146436582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146446582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146456582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146466582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146476582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 146595050.0 ps ERROR:  tWTR violation during Read      to bank 3
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 146595100.0 ps ERROR:  tWTR violation during Read      to bank 3
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 146595150.0 ps ERROR:  tWTR violation during Read      to bank 3
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 146595200.0 ps ERROR:  tWTR violation during Read      to bank 3
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146686582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146696582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146706582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146716582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146726582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146736582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146746582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146756582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146766582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146776582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146786582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146796582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146806582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146816582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146826582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 146836582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 146970050.0 ps ERROR:  tWTR violation during Read      to bank 3
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 146970100.0 ps ERROR:  tWTR violation during Read      to bank 3
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 146970150.0 ps ERROR:  tWTR violation during Read      to bank 3
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 146970200.0 ps ERROR:  tWTR violation during Read      to bank 3
now is 147-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147056582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147066582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147076582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147086582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147096582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147106582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147116582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147126582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147136582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147146582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147156582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147166582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147176582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147186582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147196582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147206582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 147325050.0 ps ERROR:  tWTR violation during Read      to bank 3
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 147325100.0 ps ERROR:  tWTR violation during Read      to bank 3
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 147325150.0 ps ERROR:  tWTR violation during Read      to bank 3
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 147325200.0 ps ERROR:  tWTR violation during Read      to bank 3
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147416582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147426582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147436582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147446582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147456582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147466582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147476582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147486582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147496582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147506582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147516582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147526582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147536582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147546582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147556582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147566582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 147680050.0 ps ERROR:  tWTR violation during Read      to bank 3
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 147680100.0 ps ERROR:  tWTR violation during Read      to bank 3
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 147680150.0 ps ERROR:  tWTR violation during Read      to bank 3
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 147680200.0 ps ERROR:  tWTR violation during Read      to bank 3
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147766582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147776582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147786582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147796582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147806582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147816582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147826582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147836582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147846582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147856582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147866582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147876582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147886582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147896582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147906582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 147916582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 148-us !!
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 148035050.0 ps ERROR:  tWTR violation during Read      to bank 3
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 148035100.0 ps ERROR:  tWTR violation during Read      to bank 3
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 148035150.0 ps ERROR:  tWTR violation during Read      to bank 3
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 148035200.0 ps ERROR:  tWTR violation during Read      to bank 3
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148126582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148136582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148146582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148156582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148166582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148176582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148186582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148196582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148206582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148216582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148226582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148236582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148246582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148256582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148266582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148276582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148496582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148506582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148516582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148526582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148536582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148546582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148556582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148566582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148576582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148586582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148596582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148606582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148616582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148626582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148636582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148646582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 148765050.0 ps ERROR:  tWTR violation during Read      to bank 4
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 148765100.0 ps ERROR:  tWTR violation during Read      to bank 4
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 148765150.0 ps ERROR:  tWTR violation during Read      to bank 4
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 148765200.0 ps ERROR:  tWTR violation during Read      to bank 4
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148856582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148866582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148876582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148886582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148896582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148906582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148916582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148926582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148936582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148946582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148956582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148966582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148976582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148986582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 148996582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 149-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149006582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 149120050.0 ps ERROR:  tWTR violation during Read      to bank 4
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 149120100.0 ps ERROR:  tWTR violation during Read      to bank 4
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 149120150.0 ps ERROR:  tWTR violation during Read      to bank 4
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 149120200.0 ps ERROR:  tWTR violation during Read      to bank 4
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149206582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149216582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149226582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149236582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149246582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149256582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149266582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149276582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149286582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149296582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149306582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149316582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149326582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149336582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149346582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149356582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 149475050.0 ps ERROR:  tWTR violation during Read      to bank 4
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 149475100.0 ps ERROR:  tWTR violation during Read      to bank 4
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 149475150.0 ps ERROR:  tWTR violation during Read      to bank 4
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 149475200.0 ps ERROR:  tWTR violation during Read      to bank 4
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149566582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149576582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149586582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149596582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149606582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149616582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149626582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149636582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149646582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149656582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149666582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149676582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149686582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149696582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149706582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149716582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 149850050.0 ps ERROR:  tWTR violation during Read      to bank 4
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 149850100.0 ps ERROR:  tWTR violation during Read      to bank 4
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 149850150.0 ps ERROR:  tWTR violation during Read      to bank 4
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 149850200.0 ps ERROR:  tWTR violation during Read      to bank 4
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149936582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149946582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149956582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149966582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149976582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149986582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 149996582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 150-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150006582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150016582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150026582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150036582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150046582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150056582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150066582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150076582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150086582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 150205050.0 ps ERROR:  tWTR violation during Read      to bank 4
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 150205100.0 ps ERROR:  tWTR violation during Read      to bank 4
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 150205150.0 ps ERROR:  tWTR violation during Read      to bank 4
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 150205200.0 ps ERROR:  tWTR violation during Read      to bank 4
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150296582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150306582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150316582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150326582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150336582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150346582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150356582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150366582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150376582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150386582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150396582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150406582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150416582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150426582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150436582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150446582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 150560050.0 ps ERROR:  tWTR violation during Read      to bank 4
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 150560100.0 ps ERROR:  tWTR violation during Read      to bank 4
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 150560150.0 ps ERROR:  tWTR violation during Read      to bank 4
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 150560200.0 ps ERROR:  tWTR violation during Read      to bank 4
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150646582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150656582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150666582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150676582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150686582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150696582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150706582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150716582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150726582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150736582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150746582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150756582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150766582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150776582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150786582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 150796582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 150915050.0 ps ERROR:  tWTR violation during Read      to bank 4
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 150915100.0 ps ERROR:  tWTR violation during Read      to bank 4
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 150915150.0 ps ERROR:  tWTR violation during Read      to bank 4
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 150915200.0 ps ERROR:  tWTR violation during Read      to bank 4
now is 151-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151006582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151016582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151026582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151036582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151046582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151056582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151066582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151076582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151086582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151096582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151106582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151116582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151126582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151136582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151146582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151156582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 151270050.0 ps ERROR:  tWTR violation during Read      to bank 5
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 151270100.0 ps ERROR:  tWTR violation during Read      to bank 5
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 151270150.0 ps ERROR:  tWTR violation during Read      to bank 5
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 151270200.0 ps ERROR:  tWTR violation during Read      to bank 5
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151356582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151366582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151376582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151386582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151396582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151406582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151416582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151426582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151436582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151446582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151456582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151466582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151476582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151486582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151496582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151506582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 151625050.0 ps ERROR:  tWTR violation during Read      to bank 5
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 151625100.0 ps ERROR:  tWTR violation during Read      to bank 5
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 151625150.0 ps ERROR:  tWTR violation during Read      to bank 5
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 151625200.0 ps ERROR:  tWTR violation during Read      to bank 5
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151716582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151726582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151736582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151746582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151756582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151766582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151776582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151786582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151796582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151806582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151816582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151826582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151836582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151846582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151856582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 151866582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 151980050.0 ps ERROR:  tWTR violation during Read      to bank 5
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 151980100.0 ps ERROR:  tWTR violation during Read      to bank 5
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 151980150.0 ps ERROR:  tWTR violation during Read      to bank 5
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 151980200.0 ps ERROR:  tWTR violation during Read      to bank 5
now is 152-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152066582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152076582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152086582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152096582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152106582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152116582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152126582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152136582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152146582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152156582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152166582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152176582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152186582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152196582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152206582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152216582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 152335050.0 ps ERROR:  tWTR violation during Read      to bank 5
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 152335100.0 ps ERROR:  tWTR violation during Read      to bank 5
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 152335150.0 ps ERROR:  tWTR violation during Read      to bank 5
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 152335200.0 ps ERROR:  tWTR violation during Read      to bank 5
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152426582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152436582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152446582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152456582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152466582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152476582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152486582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152496582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152506582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152516582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152526582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152536582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152546582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152556582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152566582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152576582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 152710050.0 ps ERROR:  tWTR violation during Read      to bank 5
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 152710100.0 ps ERROR:  tWTR violation during Read      to bank 5
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 152710150.0 ps ERROR:  tWTR violation during Read      to bank 5
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 152710200.0 ps ERROR:  tWTR violation during Read      to bank 5
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152796582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152806582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152816582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152826582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152836582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152846582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152856582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152866582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152876582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152886582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152896582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152906582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152916582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152926582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152936582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 152946582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 153-us !!
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 153065050.0 ps ERROR:  tWTR violation during Read      to bank 5
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 153065100.0 ps ERROR:  tWTR violation during Read      to bank 5
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 153065150.0 ps ERROR:  tWTR violation during Read      to bank 5
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 153065200.0 ps ERROR:  tWTR violation during Read      to bank 5
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153156582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153166582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153176582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153186582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153196582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153206582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153216582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153226582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153236582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153246582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153256582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153266582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153276582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153286582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153296582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153306582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 153420050.0 ps ERROR:  tWTR violation during Read      to bank 5
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 153420100.0 ps ERROR:  tWTR violation during Read      to bank 5
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 153420150.0 ps ERROR:  tWTR violation during Read      to bank 5
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 153420200.0 ps ERROR:  tWTR violation during Read      to bank 5
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153506582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153516582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153526582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153536582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153546582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153556582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153566582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153576582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153586582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153596582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153606582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153616582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153626582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153636582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153646582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153656582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 153775050.0 ps ERROR:  tWTR violation during Read      to bank 5
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 153775100.0 ps ERROR:  tWTR violation during Read      to bank 5
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 153775150.0 ps ERROR:  tWTR violation during Read      to bank 5
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 153775200.0 ps ERROR:  tWTR violation during Read      to bank 5
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153866582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153876582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153886582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153896582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153906582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153916582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153926582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153936582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153946582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153956582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153966582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153976582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153986582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 153996582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 154-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154006582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154016582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 154130050.0 ps ERROR:  tWTR violation during Read      to bank 6
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 154130100.0 ps ERROR:  tWTR violation during Read      to bank 6
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 154130150.0 ps ERROR:  tWTR violation during Read      to bank 6
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 154130200.0 ps ERROR:  tWTR violation during Read      to bank 6
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154216582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154226582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154236582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154246582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154256582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154266582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154276582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154286582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154296582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154306582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154316582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154326582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154336582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154346582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154356582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154366582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 154485050.0 ps ERROR:  tWTR violation during Read      to bank 6
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 154485100.0 ps ERROR:  tWTR violation during Read      to bank 6
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 154485150.0 ps ERROR:  tWTR violation during Read      to bank 6
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 154485200.0 ps ERROR:  tWTR violation during Read      to bank 6
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154576582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154586582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154596582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154606582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154616582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154626582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154636582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154646582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154656582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154666582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154676582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154686582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154696582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154706582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154716582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154726582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 154840050.0 ps ERROR:  tWTR violation during Read      to bank 6
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 154840100.0 ps ERROR:  tWTR violation during Read      to bank 6
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 154840150.0 ps ERROR:  tWTR violation during Read      to bank 6
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 154840200.0 ps ERROR:  tWTR violation during Read      to bank 6
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154926582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154936582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154946582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154956582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154966582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154976582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154986582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 154996582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 155-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155006582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155016582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155026582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155036582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155046582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155056582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155066582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155076582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 155195050.0 ps ERROR:  tWTR violation during Read      to bank 6
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 155195100.0 ps ERROR:  tWTR violation during Read      to bank 6
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 155195150.0 ps ERROR:  tWTR violation during Read      to bank 6
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 155195200.0 ps ERROR:  tWTR violation during Read      to bank 6
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155286582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155296582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155306582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155316582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155326582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155336582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155346582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155356582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155366582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155376582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155386582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155396582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155406582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155416582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155426582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155436582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 155570050.0 ps ERROR:  tWTR violation during Read      to bank 6
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 155570100.0 ps ERROR:  tWTR violation during Read      to bank 6
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 155570150.0 ps ERROR:  tWTR violation during Read      to bank 6
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 155570200.0 ps ERROR:  tWTR violation during Read      to bank 6
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155656582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155666582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155676582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155686582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155696582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155706582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155716582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155726582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155736582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155746582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155756582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155766582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155776582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155786582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155796582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 155806582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 155925050.0 ps ERROR:  tWTR violation during Read      to bank 6
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 155925100.0 ps ERROR:  tWTR violation during Read      to bank 6
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 155925150.0 ps ERROR:  tWTR violation during Read      to bank 6
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 155925200.0 ps ERROR:  tWTR violation during Read      to bank 6
now is 156-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156016582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156026582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156036582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156046582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156056582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156066582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156076582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156086582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156096582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156106582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156116582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156126582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156136582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156146582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156156582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156166582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 156280050.0 ps ERROR:  tWTR violation during Read      to bank 6
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 156280100.0 ps ERROR:  tWTR violation during Read      to bank 6
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 156280150.0 ps ERROR:  tWTR violation during Read      to bank 6
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 156280200.0 ps ERROR:  tWTR violation during Read      to bank 6
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156366582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156376582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156386582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156396582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156406582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156416582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156426582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156436582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156446582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156456582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156466582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156476582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156486582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156496582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156506582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156516582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 156635050.0 ps ERROR:  tWTR violation during Read      to bank 6
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 156635100.0 ps ERROR:  tWTR violation during Read      to bank 6
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 156635150.0 ps ERROR:  tWTR violation during Read      to bank 6
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 156635200.0 ps ERROR:  tWTR violation during Read      to bank 6
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156726582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156736582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156746582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156756582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156766582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156776582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156786582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156796582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156806582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156816582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156826582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156836582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156846582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156856582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156866582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 156876582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 156990050.0 ps ERROR:  tWTR violation during Read      to bank 7
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 156990100.0 ps ERROR:  tWTR violation during Read      to bank 7
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 156990150.0 ps ERROR:  tWTR violation during Read      to bank 7
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 156990200.0 ps ERROR:  tWTR violation during Read      to bank 7
now is 157-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157076582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157086582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157096582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157106582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157116582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157126582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157136582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157146582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157156582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157166582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157176582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157186582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157196582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157206582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157216582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157226582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 157345050.0 ps ERROR:  tWTR violation during Read      to bank 7
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 157345100.0 ps ERROR:  tWTR violation during Read      to bank 7
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 157345150.0 ps ERROR:  tWTR violation during Read      to bank 7
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 157345200.0 ps ERROR:  tWTR violation during Read      to bank 7
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157436582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157446582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157456582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157466582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157476582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157486582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157496582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157506582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157516582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157526582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157536582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157546582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157556582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157566582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157576582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157586582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 157700050.0 ps ERROR:  tWTR violation during Read      to bank 7
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 157700100.0 ps ERROR:  tWTR violation during Read      to bank 7
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 157700150.0 ps ERROR:  tWTR violation during Read      to bank 7
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 157700200.0 ps ERROR:  tWTR violation during Read      to bank 7
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157786582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157796582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157806582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157816582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157826582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157836582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157846582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157856582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157866582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157876582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157886582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157896582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157906582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157916582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157926582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 157936582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 158-us !!
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 158055050.0 ps ERROR:  tWTR violation during Read      to bank 7
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 158055100.0 ps ERROR:  tWTR violation during Read      to bank 7
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 158055150.0 ps ERROR:  tWTR violation during Read      to bank 7
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 158055200.0 ps ERROR:  tWTR violation during Read      to bank 7
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158146582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158156582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158166582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158176582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158186582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158196582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158206582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158216582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158226582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158236582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158246582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158256582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158266582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158276582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158286582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158296582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 158430050.0 ps ERROR:  tWTR violation during Read      to bank 7
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 158430100.0 ps ERROR:  tWTR violation during Read      to bank 7
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 158430150.0 ps ERROR:  tWTR violation during Read      to bank 7
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 158430200.0 ps ERROR:  tWTR violation during Read      to bank 7
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158516582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158526582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158536582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158546582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158556582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158566582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158576582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158586582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158596582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158606582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158616582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158626582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158636582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158646582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158656582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158666582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 158785050.0 ps ERROR:  tWTR violation during Read      to bank 7
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 158785100.0 ps ERROR:  tWTR violation during Read      to bank 7
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 158785150.0 ps ERROR:  tWTR violation during Read      to bank 7
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 158785200.0 ps ERROR:  tWTR violation during Read      to bank 7
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158876582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158886582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158896582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158906582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158916582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158926582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158936582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158946582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158956582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158966582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158976582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158986582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 158996582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 159-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159006582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159016582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159026582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 159140050.0 ps ERROR:  tWTR violation during Read      to bank 7
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 159140100.0 ps ERROR:  tWTR violation during Read      to bank 7
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 159140150.0 ps ERROR:  tWTR violation during Read      to bank 7
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 159140200.0 ps ERROR:  tWTR violation during Read      to bank 7
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159226582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159236582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159246582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159256582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159266582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159276582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159286582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159296582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159306582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159316582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159326582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159336582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159346582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159356582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159366582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159376582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 159495050.0 ps ERROR:  tWTR violation during Read      to bank 7
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 159495100.0 ps ERROR:  tWTR violation during Read      to bank 7
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 159495150.0 ps ERROR:  tWTR violation during Read      to bank 7
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 159495200.0 ps ERROR:  tWTR violation during Read      to bank 7
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159586582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159596582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159606582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159616582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159626582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159636582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159646582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159656582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159666582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159676582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159686582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159696582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159706582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159716582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159726582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159736582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 159850050.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 159850100.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 159850150.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 159850200.0 ps ERROR:  tWTR violation during Read      to bank 0
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159936582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159946582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159956582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159966582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159976582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159986582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 159996582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 160-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160006582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160016582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160026582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160036582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160046582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160056582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160066582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160076582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160086582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 160205050.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 160205100.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 160205150.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 160205200.0 ps ERROR:  tWTR violation during Read      to bank 0
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160296582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160306582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160316582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160326582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160336582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160346582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160356582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160366582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160376582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160386582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160396582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160406582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160416582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160426582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160436582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160446582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 160560050.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 160560100.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 160560150.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 160560200.0 ps ERROR:  tWTR violation during Read      to bank 0
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160646582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160656582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160666582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160676582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160686582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160696582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160706582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160716582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160726582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160736582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160746582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160756582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160766582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160776582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160786582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 160796582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 160915050.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 160915100.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 160915150.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 160915200.0 ps ERROR:  tWTR violation during Read      to bank 0
now is 161-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161006582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161016582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161026582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161036582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161046582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161056582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161066582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161076582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161086582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161096582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161106582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161116582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161126582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161136582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161146582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161156582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 161290050.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 161290100.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 161290150.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 161290200.0 ps ERROR:  tWTR violation during Read      to bank 0
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161376582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161386582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161396582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161406582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161416582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161426582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161436582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161446582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161456582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161466582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161476582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161486582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161496582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161506582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161516582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161526582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 161645050.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 161645100.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 161645150.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 161645200.0 ps ERROR:  tWTR violation during Read      to bank 0
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161736582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161746582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161756582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161766582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161776582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161786582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161796582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161806582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161816582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161826582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161836582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161846582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161856582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161866582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161876582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 161886582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 162-us !!
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 162000050.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 162000100.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 162000150.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 162000200.0 ps ERROR:  tWTR violation during Read      to bank 0
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162086582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162096582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162106582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162116582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162126582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162136582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162146582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162156582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162166582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162176582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162186582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162196582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162206582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162216582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162226582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162236582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 162355050.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 162355100.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 162355150.0 ps ERROR:  tWTR violation during Read      to bank 0
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 162355200.0 ps ERROR:  tWTR violation during Read      to bank 0
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162446582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162456582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162466582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162476582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162486582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162496582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162506582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162516582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162526582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162536582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162546582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162556582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162566582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162576582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162586582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162596582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 162710050.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 162710100.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 162710150.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 162710200.0 ps ERROR:  tWTR violation during Read      to bank 1
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162796582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162806582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162816582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162826582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162836582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162846582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162856582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162866582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162876582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162886582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162896582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162906582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162916582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162926582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162936582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 162946582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 163-us !!
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 163065050.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 163065100.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 163065150.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 163065200.0 ps ERROR:  tWTR violation during Read      to bank 1
axi driver    128  tx  done !!!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163156582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163166582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163176582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163186582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163196582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163206582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163216582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163226582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163236582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163246582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163256582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163266582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163276582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163286582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163296582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163306582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 163420050.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 163420100.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 163420150.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 163420200.0 ps ERROR:  tWTR violation during Read      to bank 1
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163506582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163516582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163526582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163536582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163546582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163556582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163566582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163576582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163586582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163596582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163606582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163616582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163626582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163636582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163646582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163656582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 163775050.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 163775100.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 163775150.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 163775200.0 ps ERROR:  tWTR violation during Read      to bank 1
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163866582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163876582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163886582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163896582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163906582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163916582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163926582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163936582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163946582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163956582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163966582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163976582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163986582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 163996582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 164-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164006582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164016582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[0].mem_core.chk_err: at time 164150050.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[1].mem_core.chk_err: at time 164150100.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[2].mem_core.chk_err: at time 164150150.0 ps ERROR:  tWTR violation during Read      to bank 1
tb_top.u_ddr_wrapper.u_ddr_0.u_ddr3_model.i_mem[3].mem_core.chk_err: at time 164150200.0 ps ERROR:  tWTR violation during Read      to bank 1
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164236582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164246582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164256582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164266582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164276582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164286582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164296582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164306582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164316582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164326582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164336582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164346582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164356582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164366582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164376582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164386582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164396582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164406582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164416582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164426582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164436582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164446582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164456582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164466582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164476582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164486582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164496582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164506582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164516582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164526582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164536582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164546582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164556582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164566582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164576582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164586582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164596582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164606582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164616582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164626582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164636582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164646582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164656582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164666582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164676582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164686582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164696582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164706582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164716582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164726582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164736582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164746582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164756582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164766582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164776582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164786582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164796582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164806582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164816582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164826582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164836582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164846582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164856582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164866582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164876582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164886582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164896582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164906582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164916582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164926582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164936582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164946582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164956582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164966582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164976582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164986582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 164996582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 165-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165006582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165016582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165026582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165036582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165046582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165056582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165066582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165076582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165086582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165096582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165106582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165116582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165126582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165136582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165146582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165156582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165166582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165176582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165186582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165196582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165206582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165216582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165226582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165236582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165246582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165256582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165266582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165276582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165286582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165296582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165306582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165316582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165326582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165336582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165346582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165356582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165366582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165376582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165386582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165396582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165406582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165416582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165426582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165436582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165446582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165456582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165466582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165476582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165486582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165496582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165506582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165516582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165526582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165536582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165546582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165556582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165566582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165576582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165586582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165596582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165606582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165616582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165626582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165636582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165646582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165656582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165666582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165676582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165686582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165696582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165706582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165716582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165726582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165736582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165746582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165756582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165766582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165776582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165786582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165796582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165806582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165816582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165826582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165836582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165846582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165856582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165866582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165876582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165886582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165896582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165906582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165916582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165926582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165936582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165946582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165956582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165966582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165976582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165986582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 165996582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 166-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166006582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166016582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166026582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166036582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166046582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166056582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166066582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166076582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166086582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166096582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166106582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166116582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166126582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166136582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166146582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166156582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166166582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166176582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166186582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166196582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166206582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166216582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166226582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166236582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166246582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166256582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166266582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166276582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166286582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166296582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166306582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166316582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166326582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166336582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166346582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166356582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166366582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166376582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166386582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166396582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166406582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166416582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166426582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166436582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166446582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166456582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166466582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166476582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166486582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166496582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166506582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166516582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166526582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166536582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166546582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166556582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166566582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166576582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166586582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166596582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166606582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166616582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166626582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166636582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166646582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166656582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166666582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166676582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166686582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166696582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166706582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166716582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166726582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166736582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166746582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166756582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166766582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166776582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166786582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166796582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166806582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166816582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166826582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166836582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166846582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166856582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166866582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166876582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166886582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166896582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166906582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166916582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166926582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166936582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166946582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166956582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166966582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166976582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166986582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 166996582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 167-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167006582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167016582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167026582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167036582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167046582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167056582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167066582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167076582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167086582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167096582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167106582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167116582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167126582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167136582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167146582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167156582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167166582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167176582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167186582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167196582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167206582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167216582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167226582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167236582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167246582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167256582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167266582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167276582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167286582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167296582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167306582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167316582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167326582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167336582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167346582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167356582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167366582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167376582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167386582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167396582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167406582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167416582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167426582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167436582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167446582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167456582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167466582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167476582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167486582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167496582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167506582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167516582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167526582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167536582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167546582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167556582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167566582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167576582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167586582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167596582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167606582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167616582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167626582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167636582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167646582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167656582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167666582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167676582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167686582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167696582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167706582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167716582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167726582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167736582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167746582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167756582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167766582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167776582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167786582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167796582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167806582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167816582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167826582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167836582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167846582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167856582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167866582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167876582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167886582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167896582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167906582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167916582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167926582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167936582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167946582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167956582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167966582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167976582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167986582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 167996582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 168-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168006582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168016582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168026582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168036582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168046582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168056582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168066582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168076582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168086582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168096582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168106582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168116582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168126582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168136582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168146582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168156582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168166582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168176582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168186582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168196582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168206582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168216582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168226582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168236582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168246582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168256582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168266582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168276582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168286582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168296582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168306582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168316582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168326582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168336582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168346582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168356582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168366582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168376582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168386582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168396582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168406582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168416582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168426582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168436582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168446582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168456582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168466582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168476582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168486582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168496582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168506582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168516582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168526582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168536582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168546582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168556582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168566582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168576582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168586582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168596582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168606582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168616582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168626582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168636582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168646582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168656582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168666582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168676582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168686582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168696582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168706582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168716582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168726582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168736582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168746582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168756582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168766582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168776582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168786582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168796582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168806582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168816582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168826582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168836582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168846582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168856582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168866582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168876582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168886582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168896582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168906582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168916582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168926582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168936582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168946582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168956582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168966582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168976582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168986582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 168996582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 169-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169006582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169016582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169026582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169036582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169046582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169056582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169066582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169076582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169086582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169096582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169106582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169116582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169126582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169136582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169146582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169156582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169166582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169176582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169186582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169196582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169206582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169216582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169226582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169236582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169246582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169256582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169266582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169276582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169286582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169296582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169306582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169316582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169326582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169336582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169346582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169356582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169366582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169376582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169386582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169396582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169406582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169416582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169426582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169436582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169446582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169456582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169466582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169476582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169486582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169496582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169506582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169516582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169526582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169536582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169546582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169556582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169566582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169576582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169586582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169596582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169606582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169616582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169626582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169636582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169646582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169656582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169666582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169676582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169686582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169696582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169706582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169716582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169726582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169736582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169746582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169756582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169766582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169776582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169786582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169796582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169806582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169816582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169826582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169836582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169846582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169856582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169866582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169876582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169886582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169896582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169906582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169916582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169926582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169936582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169946582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169956582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169966582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169976582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169986582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 169996582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 170-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170006582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170016582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170026582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170036582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170046582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170056582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170066582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170076582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170086582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170096582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170106582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170116582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170126582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170136582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170146582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170156582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170166582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170176582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170186582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170196582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170206582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170216582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170226582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170236582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170246582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170256582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170266582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170276582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170286582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170296582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170306582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170316582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170326582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170336582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170346582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170356582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170366582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170376582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170386582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170396582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170406582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170416582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170426582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170436582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170446582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170456582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170466582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170476582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170486582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170496582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170506582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170516582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170526582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170536582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170546582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170556582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170566582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170576582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170586582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170596582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170606582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170616582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170626582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170636582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170646582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170656582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170666582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170676582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170686582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170696582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170706582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170716582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170726582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170736582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170746582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170756582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170766582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170776582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170786582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170796582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170806582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170816582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170826582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170836582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170846582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170856582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170866582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170876582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170886582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170896582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170906582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170916582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170926582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170936582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170946582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170956582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170966582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170976582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170986582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 170996582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 171-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171006582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171016582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171026582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171036582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171046582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171056582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171066582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171076582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171086582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171096582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171106582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171116582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171126582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171136582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171146582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171156582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171166582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171176582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171186582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171196582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171206582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171216582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171226582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171236582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171246582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171256582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171266582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171276582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171286582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171296582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171306582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171316582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171326582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171336582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171346582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171356582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171366582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171376582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171386582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171396582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171406582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171416582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171426582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171436582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171446582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171456582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171466582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171476582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171486582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171496582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171506582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171516582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171526582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171536582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171546582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171556582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171566582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171576582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171586582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171596582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171606582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171616582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171626582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171636582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171646582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171656582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171666582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171676582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171686582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171696582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171706582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171716582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171726582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171736582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171746582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171756582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171766582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171776582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171786582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171796582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171806582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171816582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171826582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171836582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171846582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171856582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171866582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171876582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171886582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171896582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171906582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171916582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171926582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171936582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171946582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171956582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171966582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171976582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171986582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 171996582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
now is 172-us !!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172006582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172016582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172026582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172036582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172046582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172056582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172066582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172076582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172086582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172096582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172106582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172116582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172126582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172136582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172146582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172156582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172166582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172176582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172186582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172196582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172206582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172216582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172226582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172236582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172246582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172256582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172266582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172276582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172286582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172296582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172306582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172316582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172326582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172336582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172346582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172356582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172366582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172376582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172386582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172396582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172406582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172416582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172426582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172436582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172446582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172456582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172466582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172476582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172486582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172496582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172506582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172516582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
axi driver  read done !!!
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172526582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172536582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_3ch_test.sv(107) @ 172536582.0 ps: uvm_test_top.env.axi_sqr0@@seq1 [axi_3ch_sequence] send one transaction
UVM_INFO ../../env/axi_scoreboard.sv(90) @ 172546582.0 ps: uvm_test_top.env.axi_scb0 [axi_scoreboard] Compare SUCCESSFULLY
UVM_INFO ../../env/axi_3ch_test.sv(156) @ 172636582.0 ps: uvm_test_top [axi_3ch_test] AXI NAMODE  DONE !!!!!
TEST CASE PASSED

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO : 2076
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[MISCMP]     2
[RNTST]     1
[apb_3ch_sequence]     3
[apb_driver]     2
[apb_scoreboard]     2
[axi_3ch_sequence]     1
[axi_3ch_test]     3
[axi_driver]    14
[axi_scoreboard]  2048
$finish called from file "/usr/synopsys/L-2016.06/etc/uvm/base/uvm_root.svh", line 439.
$finish at simulation time 172636582.0 ps

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------
           V C S   S i m u l a t i o n   R e p o r t 
Time: 172636582027 fs
CPU Time:   1956.260 seconds;       Data structure size:  14.9Mb
Tue Apr 20 17:32:45 2021
