11:24:25 INFO  : Registering command handlers for SDK TCF services
11:24:26 INFO  : Launching XSCT server: xsct.bat -interactive D:\SoC-Design-Basics-main\04_ZynqLab\ZynqLab04\ZynqLab04.sdk\temp_xsdb_launch_script.tcl
11:24:28 INFO  : XSCT server has started successfully.
11:24:28 INFO  : Successfully done setting XSCT server connection channel  
11:24:28 INFO  : Successfully done setting SDK workspace  
11:24:28 INFO  : Processing command line option -hwspec D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf.
11:30:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:30:54 INFO  : 'jtag frequency' command is executed.
11:30:54 INFO  : Sourcing of 'D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:30:54 INFO  : Context for 'APU' is selected.
11:30:54 INFO  : System reset is completed.
11:30:57 INFO  : 'after 3000' command is executed.
11:30:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:30:59 INFO  : FPGA configured successfully with bitstream "D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:30:59 INFO  : Context for 'APU' is selected.
11:30:59 INFO  : Hardware design information is loaded from 'D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:30:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:00 INFO  : Context for 'APU' is selected.
11:31:00 INFO  : 'ps7_init' command is executed.
11:31:00 INFO  : 'ps7_post_config' command is executed.
11:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:00 INFO  : The application 'D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:31:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:00 INFO  : Memory regions updated for context APU
11:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:00 INFO  : 'con' command is executed.
11:31:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:31:00 INFO  : Launch script is exported to file 'D:\SoC-Design-Basics-main\04_ZynqLab\ZynqLab04\ZynqLab04.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab04.elf_on_local.tcl'
11:32:33 INFO  : Disconnected from the channel tcfchan#1.
11:32:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:32:34 INFO  : 'jtag frequency' command is executed.
11:32:34 INFO  : Sourcing of 'D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:32:34 INFO  : Context for 'APU' is selected.
11:32:34 INFO  : System reset is completed.
11:32:37 INFO  : 'after 3000' command is executed.
11:32:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:32:39 INFO  : FPGA configured successfully with bitstream "D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:32:39 INFO  : Context for 'APU' is selected.
11:32:41 INFO  : Hardware design information is loaded from 'D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:32:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:32:41 INFO  : Context for 'APU' is selected.
11:32:41 INFO  : 'ps7_init' command is executed.
11:32:41 INFO  : 'ps7_post_config' command is executed.
11:32:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:41 INFO  : The application 'D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:32:41 INFO  : 'configparams force-mem-access 0' command is executed.
11:32:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:41 INFO  : Memory regions updated for context APU
11:32:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:41 INFO  : 'con' command is executed.
11:32:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:32:41 INFO  : Launch script is exported to file 'D:\SoC-Design-Basics-main\04_ZynqLab\ZynqLab04\ZynqLab04.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab04.elf_on_local.tcl'
11:33:26 INFO  : Disconnected from the channel tcfchan#2.
11:33:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:33:28 INFO  : 'jtag frequency' command is executed.
11:33:28 INFO  : Sourcing of 'D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:33:29 INFO  : Context for 'APU' is selected.
11:33:29 INFO  : System reset is completed.
11:33:32 INFO  : 'after 3000' command is executed.
11:33:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:33:35 INFO  : FPGA configured successfully with bitstream "D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:33:35 INFO  : Context for 'APU' is selected.
11:33:37 INFO  : Hardware design information is loaded from 'D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:33:37 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:37 INFO  : Context for 'APU' is selected.
11:33:37 INFO  : 'ps7_init' command is executed.
11:33:37 INFO  : 'ps7_post_config' command is executed.
11:33:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:37 INFO  : The application 'D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:37 INFO  : Memory regions updated for context APU
11:33:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:37 INFO  : 'con' command is executed.
11:33:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:33:37 INFO  : Launch script is exported to file 'D:\SoC-Design-Basics-main\04_ZynqLab\ZynqLab04\ZynqLab04.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab04.elf_on_local.tcl'
11:35:09 INFO  : Disconnected from the channel tcfchan#3.
11:35:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:35:11 INFO  : 'jtag frequency' command is executed.
11:35:11 INFO  : Sourcing of 'D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:35:11 INFO  : Context for 'APU' is selected.
11:35:11 INFO  : System reset is completed.
11:35:14 INFO  : 'after 3000' command is executed.
11:35:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:35:16 INFO  : FPGA configured successfully with bitstream "D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:35:16 INFO  : Context for 'APU' is selected.
11:35:17 INFO  : Hardware design information is loaded from 'D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:35:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:17 INFO  : Context for 'APU' is selected.
11:35:18 INFO  : 'ps7_init' command is executed.
11:35:18 INFO  : 'ps7_post_config' command is executed.
11:35:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:18 INFO  : The application 'D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:18 INFO  : Memory regions updated for context APU
11:35:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:18 INFO  : 'con' command is executed.
11:35:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:35:18 INFO  : Launch script is exported to file 'D:\SoC-Design-Basics-main\04_ZynqLab\ZynqLab04\ZynqLab04.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab04.elf_on_local.tcl'
11:35:38 INFO  : Disconnected from the channel tcfchan#4.
11:35:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:35:39 INFO  : 'jtag frequency' command is executed.
11:35:39 INFO  : Sourcing of 'D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:35:39 INFO  : Context for 'APU' is selected.
11:35:39 INFO  : System reset is completed.
11:35:42 INFO  : 'after 3000' command is executed.
11:35:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:35:44 INFO  : FPGA configured successfully with bitstream "D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:35:44 INFO  : Context for 'APU' is selected.
11:35:46 INFO  : Hardware design information is loaded from 'D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:35:46 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:46 INFO  : Context for 'APU' is selected.
11:35:46 INFO  : 'ps7_init' command is executed.
11:35:46 INFO  : 'ps7_post_config' command is executed.
11:35:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:46 INFO  : The application 'D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:46 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:46 INFO  : Memory regions updated for context APU
11:35:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:46 INFO  : 'con' command is executed.
11:35:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:35:46 INFO  : Launch script is exported to file 'D:\SoC-Design-Basics-main\04_ZynqLab\ZynqLab04\ZynqLab04.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab04.elf_on_local.tcl'
