#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec  3 21:00:18 2018
# Process ID: 1124
# Current directory: C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10648 C:\Users\liujiashuo\Desktop\mips32_cpu_making_pipeline\thinpad_top.xpr
# Log file: C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/vivado.log
# Journal file: C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.xpr
INFO: [Project 1-313] Project file moved from 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/new/var_define.v', nor could it be found using path 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/var_define.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/new/id_control.v', nor could it be found using path 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/id_control.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/new/new_pc_controller.v', nor could it be found using path 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/new_pc_controller.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/new/pc_register.v', nor could it be found using path 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/pc_register.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/new/sram_controller.v', nor could it be found using path 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/sram_controller.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/new/stall_control.v', nor could it be found using path 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/stall_control.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/new/uart_controller.v', nor could it be found using path 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/uart_controller.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/new/flash.vhd', nor could it be found using path 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/flash.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/new/IOHelper.v', nor could it be found using path 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/IOHelper.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/new/my_uart.v', nor could it be found using path 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/my_uart.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 902.711 ; gain = 180.645
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec  3 21:10:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/synth_1/runme.log
[Mon Dec  3 21:10:43 2018] Launched impl_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target -xvc_url 192.168.8.8:2542
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/192.168.8.8:2542
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq32'h8000_2000 [get_hw_probes inst_addr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 21:23:10
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2018-Dec-03 21:23:12
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property CONTROL.TRIGGER_POSITION 100 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 21:23:21
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2018-Dec-03 21:23:56
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property -dict [list CONFIG.CLKOUT3_REQUESTED_PHASE {90.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_PHASE {90.000}] [get_ips pll_example]
generate_target all [get_files  C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll_example'...
catch { config_ip_cache -export [get_ips -all pll_example] }
export_ip_user_files -of_objects [get_files C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] -no_script -sync -force -quiet
reset_run pll_example_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/pll_example_synth_1

launch_runs -jobs 8 pll_example_synth_1
[Mon Dec  3 21:24:32 2018] Launched pll_example_synth_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/pll_example_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] -directory C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.ip_user_files -ipstatic_source_dir C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.cache/compile_simlib/modelsim} {questa=C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.cache/compile_simlib/questa} {riviera=C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.cache/compile_simlib/riviera} {activehdl=C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Dec  3 21:27:44 2018] Launched synth_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg676-2L
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.dcp' for cell 'clock_gen'
INFO: [Netlist 29-17] Analyzing 711 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clock_gen/inst/clkin1_ibufg, from the path connected to top-level port: clk_50M 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf but preserved for implementation. [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf:337]
Parsing XDC File [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Finished Parsing XDC File [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Parsing XDC File [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2566.285 ; gain = 518.004
Finished Parsing XDC File [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
Parsing XDC File [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clk_20M'. [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:397]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:397]
Finished Parsing XDC File [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 64 instances

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 2626.766 ; gain = 800.414
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clock_gen/inst/clk_out3 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {mmu_memory_version1/directUart/ext_uart_rx[0]} {mmu_memory_version1/directUart/ext_uart_rx[1]} {mmu_memory_version1/directUart/ext_uart_rx[2]} {mmu_memory_version1/directUart/ext_uart_rx[3]} {mmu_memory_version1/directUart/ext_uart_rx[4]} {mmu_memory_version1/directUart/ext_uart_rx[5]} {mmu_memory_version1/directUart/ext_uart_rx[6]} {mmu_memory_version1/directUart/ext_uart_rx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {mmu_memory_version1/directUart/ext_uart_tx[0]} {mmu_memory_version1/directUart/ext_uart_tx[1]} {mmu_memory_version1/directUart/ext_uart_tx[2]} {mmu_memory_version1/directUart/ext_uart_tx[3]} {mmu_memory_version1/directUart/ext_uart_tx[4]} {mmu_memory_version1/directUart/ext_uart_tx[5]} {mmu_memory_version1/directUart/ext_uart_tx[6]} {mmu_memory_version1/directUart/ext_uart_tx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {openmips0/cp0_compare[0]} {openmips0/cp0_compare[1]} {openmips0/cp0_compare[2]} {openmips0/cp0_compare[3]} {openmips0/cp0_compare[4]} {openmips0/cp0_compare[5]} {openmips0/cp0_compare[6]} {openmips0/cp0_compare[7]} {openmips0/cp0_compare[8]} {openmips0/cp0_compare[9]} {openmips0/cp0_compare[10]} {openmips0/cp0_compare[11]} {openmips0/cp0_compare[12]} {openmips0/cp0_compare[13]} {openmips0/cp0_compare[14]} {openmips0/cp0_compare[15]} {openmips0/cp0_compare[16]} {openmips0/cp0_compare[17]} {openmips0/cp0_compare[18]} {openmips0/cp0_compare[19]} {openmips0/cp0_compare[20]} {openmips0/cp0_compare[21]} {openmips0/cp0_compare[22]} {openmips0/cp0_compare[23]} {openmips0/cp0_compare[24]} {openmips0/cp0_compare[25]} {openmips0/cp0_compare[26]} {openmips0/cp0_compare[27]} {openmips0/cp0_compare[28]} {openmips0/cp0_compare[29]} {openmips0/cp0_compare[30]} {openmips0/cp0_compare[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {openmips0/cp0_ebase[0]} {openmips0/cp0_ebase[1]} {openmips0/cp0_ebase[2]} {openmips0/cp0_ebase[3]} {openmips0/cp0_ebase[4]} {openmips0/cp0_ebase[5]} {openmips0/cp0_ebase[6]} {openmips0/cp0_ebase[7]} {openmips0/cp0_ebase[8]} {openmips0/cp0_ebase[9]} {openmips0/cp0_ebase[10]} {openmips0/cp0_ebase[11]} {openmips0/cp0_ebase[12]} {openmips0/cp0_ebase[13]} {openmips0/cp0_ebase[14]} {openmips0/cp0_ebase[15]} {openmips0/cp0_ebase[16]} {openmips0/cp0_ebase[17]} {openmips0/cp0_ebase[18]} {openmips0/cp0_ebase[19]} {openmips0/cp0_ebase[20]} {openmips0/cp0_ebase[21]} {openmips0/cp0_ebase[22]} {openmips0/cp0_ebase[23]} {openmips0/cp0_ebase[24]} {openmips0/cp0_ebase[25]} {openmips0/cp0_ebase[26]} {openmips0/cp0_ebase[27]} {openmips0/cp0_ebase[28]} {openmips0/cp0_ebase[29]} {openmips0/cp0_ebase[30]} {openmips0/cp0_ebase[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {openmips0/cp0_config[0]} {openmips0/cp0_config[1]} {openmips0/cp0_config[2]} {openmips0/cp0_config[3]} {openmips0/cp0_config[4]} {openmips0/cp0_config[5]} {openmips0/cp0_config[6]} {openmips0/cp0_config[7]} {openmips0/cp0_config[8]} {openmips0/cp0_config[9]} {openmips0/cp0_config[10]} {openmips0/cp0_config[11]} {openmips0/cp0_config[12]} {openmips0/cp0_config[13]} {openmips0/cp0_config[14]} {openmips0/cp0_config[15]} {openmips0/cp0_config[16]} {openmips0/cp0_config[17]} {openmips0/cp0_config[18]} {openmips0/cp0_config[19]} {openmips0/cp0_config[20]} {openmips0/cp0_config[21]} {openmips0/cp0_config[22]} {openmips0/cp0_config[23]} {openmips0/cp0_config[24]} {openmips0/cp0_config[25]} {openmips0/cp0_config[26]} {openmips0/cp0_config[27]} {openmips0/cp0_config[28]} {openmips0/cp0_config[29]} {openmips0/cp0_config[30]} {openmips0/cp0_config[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {openmips0/cp0_prid[0]} {openmips0/cp0_prid[1]} {openmips0/cp0_prid[2]} {openmips0/cp0_prid[3]} {openmips0/cp0_prid[4]} {openmips0/cp0_prid[5]} {openmips0/cp0_prid[6]} {openmips0/cp0_prid[7]} {openmips0/cp0_prid[8]} {openmips0/cp0_prid[9]} {openmips0/cp0_prid[10]} {openmips0/cp0_prid[11]} {openmips0/cp0_prid[12]} {openmips0/cp0_prid[13]} {openmips0/cp0_prid[14]} {openmips0/cp0_prid[15]} {openmips0/cp0_prid[16]} {openmips0/cp0_prid[17]} {openmips0/cp0_prid[18]} {openmips0/cp0_prid[19]} {openmips0/cp0_prid[20]} {openmips0/cp0_prid[21]} {openmips0/cp0_prid[22]} {openmips0/cp0_prid[23]} {openmips0/cp0_prid[24]} {openmips0/cp0_prid[25]} {openmips0/cp0_prid[26]} {openmips0/cp0_prid[27]} {openmips0/cp0_prid[28]} {openmips0/cp0_prid[29]} {openmips0/cp0_prid[30]} {openmips0/cp0_prid[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {openmips0/cp0_badvaddr[0]} {openmips0/cp0_badvaddr[1]} {openmips0/cp0_badvaddr[2]} {openmips0/cp0_badvaddr[3]} {openmips0/cp0_badvaddr[4]} {openmips0/cp0_badvaddr[5]} {openmips0/cp0_badvaddr[6]} {openmips0/cp0_badvaddr[7]} {openmips0/cp0_badvaddr[8]} {openmips0/cp0_badvaddr[9]} {openmips0/cp0_badvaddr[10]} {openmips0/cp0_badvaddr[11]} {openmips0/cp0_badvaddr[12]} {openmips0/cp0_badvaddr[13]} {openmips0/cp0_badvaddr[14]} {openmips0/cp0_badvaddr[15]} {openmips0/cp0_badvaddr[16]} {openmips0/cp0_badvaddr[17]} {openmips0/cp0_badvaddr[18]} {openmips0/cp0_badvaddr[19]} {openmips0/cp0_badvaddr[20]} {openmips0/cp0_badvaddr[21]} {openmips0/cp0_badvaddr[22]} {openmips0/cp0_badvaddr[23]} {openmips0/cp0_badvaddr[24]} {openmips0/cp0_badvaddr[25]} {openmips0/cp0_badvaddr[26]} {openmips0/cp0_badvaddr[27]} {openmips0/cp0_badvaddr[28]} {openmips0/cp0_badvaddr[29]} {openmips0/cp0_badvaddr[30]} {openmips0/cp0_badvaddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {openmips0/cp0_count[0]} {openmips0/cp0_count[1]} {openmips0/cp0_count[2]} {openmips0/cp0_count[3]} {openmips0/cp0_count[4]} {openmips0/cp0_count[5]} {openmips0/cp0_count[6]} {openmips0/cp0_count[7]} {openmips0/cp0_count[8]} {openmips0/cp0_count[9]} {openmips0/cp0_count[10]} {openmips0/cp0_count[11]} {openmips0/cp0_count[12]} {openmips0/cp0_count[13]} {openmips0/cp0_count[14]} {openmips0/cp0_count[15]} {openmips0/cp0_count[16]} {openmips0/cp0_count[17]} {openmips0/cp0_count[18]} {openmips0/cp0_count[19]} {openmips0/cp0_count[20]} {openmips0/cp0_count[21]} {openmips0/cp0_count[22]} {openmips0/cp0_count[23]} {openmips0/cp0_count[24]} {openmips0/cp0_count[25]} {openmips0/cp0_count[26]} {openmips0/cp0_count[27]} {openmips0/cp0_count[28]} {openmips0/cp0_count[29]} {openmips0/cp0_count[30]} {openmips0/cp0_count[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {openmips0/cp0_status[0]} {openmips0/cp0_status[1]} {openmips0/cp0_status[2]} {openmips0/cp0_status[3]} {openmips0/cp0_status[4]} {openmips0/cp0_status[5]} {openmips0/cp0_status[6]} {openmips0/cp0_status[7]} {openmips0/cp0_status[8]} {openmips0/cp0_status[9]} {openmips0/cp0_status[10]} {openmips0/cp0_status[11]} {openmips0/cp0_status[12]} {openmips0/cp0_status[13]} {openmips0/cp0_status[14]} {openmips0/cp0_status[15]} {openmips0/cp0_status[16]} {openmips0/cp0_status[17]} {openmips0/cp0_status[18]} {openmips0/cp0_status[19]} {openmips0/cp0_status[20]} {openmips0/cp0_status[21]} {openmips0/cp0_status[22]} {openmips0/cp0_status[23]} {openmips0/cp0_status[24]} {openmips0/cp0_status[25]} {openmips0/cp0_status[26]} {openmips0/cp0_status[27]} {openmips0/cp0_status[28]} {openmips0/cp0_status[29]} {openmips0/cp0_status[30]} {openmips0/cp0_status[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {openmips0/cp0_cause[0]} {openmips0/cp0_cause[1]} {openmips0/cp0_cause[2]} {openmips0/cp0_cause[3]} {openmips0/cp0_cause[4]} {openmips0/cp0_cause[5]} {openmips0/cp0_cause[6]} {openmips0/cp0_cause[7]} {openmips0/cp0_cause[8]} {openmips0/cp0_cause[9]} {openmips0/cp0_cause[10]} {openmips0/cp0_cause[11]} {openmips0/cp0_cause[12]} {openmips0/cp0_cause[13]} {openmips0/cp0_cause[14]} {openmips0/cp0_cause[15]} {openmips0/cp0_cause[16]} {openmips0/cp0_cause[17]} {openmips0/cp0_cause[18]} {openmips0/cp0_cause[19]} {openmips0/cp0_cause[20]} {openmips0/cp0_cause[21]} {openmips0/cp0_cause[22]} {openmips0/cp0_cause[23]} {openmips0/cp0_cause[24]} {openmips0/cp0_cause[25]} {openmips0/cp0_cause[26]} {openmips0/cp0_cause[27]} {openmips0/cp0_cause[28]} {openmips0/cp0_cause[29]} {openmips0/cp0_cause[30]} {openmips0/cp0_cause[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {openmips0/cp0_epc[0]} {openmips0/cp0_epc[1]} {openmips0/cp0_epc[2]} {openmips0/cp0_epc[3]} {openmips0/cp0_epc[4]} {openmips0/cp0_epc[5]} {openmips0/cp0_epc[6]} {openmips0/cp0_epc[7]} {openmips0/cp0_epc[8]} {openmips0/cp0_epc[9]} {openmips0/cp0_epc[10]} {openmips0/cp0_epc[11]} {openmips0/cp0_epc[12]} {openmips0/cp0_epc[13]} {openmips0/cp0_epc[14]} {openmips0/cp0_epc[15]} {openmips0/cp0_epc[16]} {openmips0/cp0_epc[17]} {openmips0/cp0_epc[18]} {openmips0/cp0_epc[19]} {openmips0/cp0_epc[20]} {openmips0/cp0_epc[21]} {openmips0/cp0_epc[22]} {openmips0/cp0_epc[23]} {openmips0/cp0_epc[24]} {openmips0/cp0_epc[25]} {openmips0/cp0_epc[26]} {openmips0/cp0_epc[27]} {openmips0/cp0_epc[28]} {openmips0/cp0_epc[29]} {openmips0/cp0_epc[30]} {openmips0/cp0_epc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {inst[27]} {inst[28]} {inst[29]} {inst[30]} {inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {inst_addr[0]} {inst_addr[1]} {inst_addr[2]} {inst_addr[3]} {inst_addr[4]} {inst_addr[5]} {inst_addr[6]} {inst_addr[7]} {inst_addr[8]} {inst_addr[9]} {inst_addr[10]} {inst_addr[11]} {inst_addr[12]} {inst_addr[13]} {inst_addr[14]} {inst_addr[15]} {inst_addr[16]} {inst_addr[17]} {inst_addr[18]} {inst_addr[19]} {inst_addr[20]} {inst_addr[21]} {inst_addr[22]} {inst_addr[23]} {inst_addr[24]} {inst_addr[25]} {inst_addr[26]} {inst_addr[27]} {inst_addr[28]} {inst_addr[29]} {inst_addr[30]} {inst_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list mmu_memory_version1/directUart/ext_uart_busy ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list mmu_memory_version1/directUart/ext_uart_ready ]]
save_constraints
launch_runs impl_1 -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.092 . Memory (MB): peak = 2632.082 ; gain = 0.000
[Mon Dec  3 21:31:37 2018] Launched impl_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/runme.log
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2632.082 ; gain = 0.000
[Mon Dec  3 21:33:43 2018] Launched impl_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec  3 21:35:59 2018] Launched impl_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/runme.log
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Dec  3 21:47:06 2018] Launched synth_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg676-2L
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.dcp' for cell 'clock_gen'
INFO: [Netlist 29-17] Analyzing 711 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clock_gen/inst/clkin1_ibufg, from the path connected to top-level port: clk_50M 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf but preserved for implementation. [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf:337]
Parsing XDC File [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Finished Parsing XDC File [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Parsing XDC File [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
Finished Parsing XDC File [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
Parsing XDC File [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clk_20M'. [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:324]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:324]
Finished Parsing XDC File [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 64 instances

create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clock_gen/inst/clk_out3 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {inst_addr[0]} {inst_addr[1]} {inst_addr[2]} {inst_addr[3]} {inst_addr[4]} {inst_addr[5]} {inst_addr[6]} {inst_addr[7]} {inst_addr[8]} {inst_addr[9]} {inst_addr[10]} {inst_addr[11]} {inst_addr[12]} {inst_addr[13]} {inst_addr[14]} {inst_addr[15]} {inst_addr[16]} {inst_addr[17]} {inst_addr[18]} {inst_addr[19]} {inst_addr[20]} {inst_addr[21]} {inst_addr[22]} {inst_addr[23]} {inst_addr[24]} {inst_addr[25]} {inst_addr[26]} {inst_addr[27]} {inst_addr[28]} {inst_addr[29]} {inst_addr[30]} {inst_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ram_addr[0]} {ram_addr[1]} {ram_addr[2]} {ram_addr[3]} {ram_addr[4]} {ram_addr[5]} {ram_addr[6]} {ram_addr[7]} {ram_addr[8]} {ram_addr[9]} {ram_addr[10]} {ram_addr[11]} {ram_addr[12]} {ram_addr[13]} {ram_addr[14]} {ram_addr[15]} {ram_addr[16]} {ram_addr[17]} {ram_addr[18]} {ram_addr[19]} {ram_addr[20]} {ram_addr[21]} {ram_addr[22]} {ram_addr[23]} {ram_addr[24]} {ram_addr[25]} {ram_addr[26]} {ram_addr[27]} {ram_addr[28]} {ram_addr[29]} {ram_addr[30]} {ram_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ram_data_i[0]} {ram_data_i[1]} {ram_data_i[2]} {ram_data_i[3]} {ram_data_i[4]} {ram_data_i[5]} {ram_data_i[6]} {ram_data_i[7]} {ram_data_i[8]} {ram_data_i[9]} {ram_data_i[10]} {ram_data_i[11]} {ram_data_i[12]} {ram_data_i[13]} {ram_data_i[14]} {ram_data_i[15]} {ram_data_i[16]} {ram_data_i[17]} {ram_data_i[18]} {ram_data_i[19]} {ram_data_i[20]} {ram_data_i[21]} {ram_data_i[22]} {ram_data_i[23]} {ram_data_i[24]} {ram_data_i[25]} {ram_data_i[26]} {ram_data_i[27]} {ram_data_i[28]} {ram_data_i[29]} {ram_data_i[30]} {ram_data_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {inst[27]} {inst[28]} {inst[29]} {inst[30]} {inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ram_data_o[0]} {ram_data_o[1]} {ram_data_o[2]} {ram_data_o[3]} {ram_data_o[4]} {ram_data_o[5]} {ram_data_o[6]} {ram_data_o[7]} {ram_data_o[8]} {ram_data_o[9]} {ram_data_o[10]} {ram_data_o[11]} {ram_data_o[12]} {ram_data_o[13]} {ram_data_o[14]} {ram_data_o[15]} {ram_data_o[16]} {ram_data_o[17]} {ram_data_o[18]} {ram_data_o[19]} {ram_data_o[20]} {ram_data_o[21]} {ram_data_o[22]} {ram_data_o[23]} {ram_data_o[24]} {ram_data_o[25]} {ram_data_o[26]} {ram_data_o[27]} {ram_data_o[28]} {ram_data_o[29]} {ram_data_o[30]} {ram_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {openmips0/pc_reg0/new_pc[0]} {openmips0/pc_reg0/new_pc[1]} {openmips0/pc_reg0/new_pc[2]} {openmips0/pc_reg0/new_pc[3]} {openmips0/pc_reg0/new_pc[4]} {openmips0/pc_reg0/new_pc[5]} {openmips0/pc_reg0/new_pc[6]} {openmips0/pc_reg0/new_pc[7]} {openmips0/pc_reg0/new_pc[8]} {openmips0/pc_reg0/new_pc[9]} {openmips0/pc_reg0/new_pc[10]} {openmips0/pc_reg0/new_pc[11]} {openmips0/pc_reg0/new_pc[12]} {openmips0/pc_reg0/new_pc[13]} {openmips0/pc_reg0/new_pc[14]} {openmips0/pc_reg0/new_pc[15]} {openmips0/pc_reg0/new_pc[16]} {openmips0/pc_reg0/new_pc[17]} {openmips0/pc_reg0/new_pc[18]} {openmips0/pc_reg0/new_pc[19]} {openmips0/pc_reg0/new_pc[20]} {openmips0/pc_reg0/new_pc[21]} {openmips0/pc_reg0/new_pc[22]} {openmips0/pc_reg0/new_pc[23]} {openmips0/pc_reg0/new_pc[24]} {openmips0/pc_reg0/new_pc[25]} {openmips0/pc_reg0/new_pc[26]} {openmips0/pc_reg0/new_pc[27]} {openmips0/pc_reg0/new_pc[28]} {openmips0/pc_reg0/new_pc[29]} {openmips0/pc_reg0/new_pc[30]} {openmips0/pc_reg0/new_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {openmips0/pc_reg0/branch_target_address_i[0]} {openmips0/pc_reg0/branch_target_address_i[1]} {openmips0/pc_reg0/branch_target_address_i[2]} {openmips0/pc_reg0/branch_target_address_i[3]} {openmips0/pc_reg0/branch_target_address_i[4]} {openmips0/pc_reg0/branch_target_address_i[5]} {openmips0/pc_reg0/branch_target_address_i[6]} {openmips0/pc_reg0/branch_target_address_i[7]} {openmips0/pc_reg0/branch_target_address_i[8]} {openmips0/pc_reg0/branch_target_address_i[9]} {openmips0/pc_reg0/branch_target_address_i[10]} {openmips0/pc_reg0/branch_target_address_i[11]} {openmips0/pc_reg0/branch_target_address_i[12]} {openmips0/pc_reg0/branch_target_address_i[13]} {openmips0/pc_reg0/branch_target_address_i[14]} {openmips0/pc_reg0/branch_target_address_i[15]} {openmips0/pc_reg0/branch_target_address_i[16]} {openmips0/pc_reg0/branch_target_address_i[17]} {openmips0/pc_reg0/branch_target_address_i[18]} {openmips0/pc_reg0/branch_target_address_i[19]} {openmips0/pc_reg0/branch_target_address_i[20]} {openmips0/pc_reg0/branch_target_address_i[21]} {openmips0/pc_reg0/branch_target_address_i[22]} {openmips0/pc_reg0/branch_target_address_i[23]} {openmips0/pc_reg0/branch_target_address_i[24]} {openmips0/pc_reg0/branch_target_address_i[25]} {openmips0/pc_reg0/branch_target_address_i[26]} {openmips0/pc_reg0/branch_target_address_i[27]} {openmips0/pc_reg0/branch_target_address_i[28]} {openmips0/pc_reg0/branch_target_address_i[29]} {openmips0/pc_reg0/branch_target_address_i[30]} {openmips0/pc_reg0/branch_target_address_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list openmips0/pc_reg0/branch_flag_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list pause_signal ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list ram_we ]]
save_constraints
launch_runs impl_1 -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2668.879 ; gain = 0.000
[Mon Dec  3 21:49:40 2018] Launched impl_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec  3 21:55:04 2018] Launched impl_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 964 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf but preserved for implementation. [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf:337]
INFO: [Chipscope 16-324] Core: u_ila_0 UUID: 23e7d65a-79bc-59f7-bc47-406c1714dfae 
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2838.996 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2838.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 226 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 156 instances
  IOBUF => IOBUF (IBUF, OBUFT): 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2901.383 ; gain = 232.504
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
set_property TRIGGER_COMPARE_VALUE eq32'h8000_20D8 [get_hw_probes inst_addr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/192.168.8.8:2542
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/192.168.8.8:2542
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2978.641 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: Simulation object mmu_memory_version1/directUart/ext_uart_tx was not found in the design.
WARNING: Simulation object mmu_memory_version1/directUart/ext_uart_rx was not found in the design.
WARNING: Simulation object openmips0/cp0_count was not found in the design.
WARNING: Simulation object openmips0/cp0_status was not found in the design.
WARNING: Simulation object openmips0/cp0_epc was not found in the design.
WARNING: Simulation object openmips0/cp0_ebase was not found in the design.
WARNING: Simulation object openmips0/cp0_cause was not found in the design.
WARNING: Simulation object openmips0/cp0_compare was not found in the design.
WARNING: Simulation object openmips0/cp0_badvaddr was not found in the design.
WARNING: Simulation object mmu_memory_version1/directUart/ext_uart_ready was not found in the design.
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 21:59:16
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2018-Dec-03 22:00:02
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 22:01:20
set_property TRIGGER_COMPARE_VALUE eq32'b1000_0000_0000_0000_0010_0000_1101_1000 [get_hw_probes inst_addr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h8000_20D8 [get_hw_probes inst_addr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2018-Dec-03 22:01:44
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 22:02:10
current_design synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clock_gen/inst/clk_out3 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {inst_addr[0]} {inst_addr[1]} {inst_addr[2]} {inst_addr[3]} {inst_addr[4]} {inst_addr[5]} {inst_addr[6]} {inst_addr[7]} {inst_addr[8]} {inst_addr[9]} {inst_addr[10]} {inst_addr[11]} {inst_addr[12]} {inst_addr[13]} {inst_addr[14]} {inst_addr[15]} {inst_addr[16]} {inst_addr[17]} {inst_addr[18]} {inst_addr[19]} {inst_addr[20]} {inst_addr[21]} {inst_addr[22]} {inst_addr[23]} {inst_addr[24]} {inst_addr[25]} {inst_addr[26]} {inst_addr[27]} {inst_addr[28]} {inst_addr[29]} {inst_addr[30]} {inst_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ram_addr[0]} {ram_addr[1]} {ram_addr[2]} {ram_addr[3]} {ram_addr[4]} {ram_addr[5]} {ram_addr[6]} {ram_addr[7]} {ram_addr[8]} {ram_addr[9]} {ram_addr[10]} {ram_addr[11]} {ram_addr[12]} {ram_addr[13]} {ram_addr[14]} {ram_addr[15]} {ram_addr[16]} {ram_addr[17]} {ram_addr[18]} {ram_addr[19]} {ram_addr[20]} {ram_addr[21]} {ram_addr[22]} {ram_addr[23]} {ram_addr[24]} {ram_addr[25]} {ram_addr[26]} {ram_addr[27]} {ram_addr[28]} {ram_addr[29]} {ram_addr[30]} {ram_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ram_data_i[0]} {ram_data_i[1]} {ram_data_i[2]} {ram_data_i[3]} {ram_data_i[4]} {ram_data_i[5]} {ram_data_i[6]} {ram_data_i[7]} {ram_data_i[8]} {ram_data_i[9]} {ram_data_i[10]} {ram_data_i[11]} {ram_data_i[12]} {ram_data_i[13]} {ram_data_i[14]} {ram_data_i[15]} {ram_data_i[16]} {ram_data_i[17]} {ram_data_i[18]} {ram_data_i[19]} {ram_data_i[20]} {ram_data_i[21]} {ram_data_i[22]} {ram_data_i[23]} {ram_data_i[24]} {ram_data_i[25]} {ram_data_i[26]} {ram_data_i[27]} {ram_data_i[28]} {ram_data_i[29]} {ram_data_i[30]} {ram_data_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {inst[27]} {inst[28]} {inst[29]} {inst[30]} {inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ram_data_o[0]} {ram_data_o[1]} {ram_data_o[2]} {ram_data_o[3]} {ram_data_o[4]} {ram_data_o[5]} {ram_data_o[6]} {ram_data_o[7]} {ram_data_o[8]} {ram_data_o[9]} {ram_data_o[10]} {ram_data_o[11]} {ram_data_o[12]} {ram_data_o[13]} {ram_data_o[14]} {ram_data_o[15]} {ram_data_o[16]} {ram_data_o[17]} {ram_data_o[18]} {ram_data_o[19]} {ram_data_o[20]} {ram_data_o[21]} {ram_data_o[22]} {ram_data_o[23]} {ram_data_o[24]} {ram_data_o[25]} {ram_data_o[26]} {ram_data_o[27]} {ram_data_o[28]} {ram_data_o[29]} {ram_data_o[30]} {ram_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {openmips0/pc_reg0/new_pc[0]} {openmips0/pc_reg0/new_pc[1]} {openmips0/pc_reg0/new_pc[2]} {openmips0/pc_reg0/new_pc[3]} {openmips0/pc_reg0/new_pc[4]} {openmips0/pc_reg0/new_pc[5]} {openmips0/pc_reg0/new_pc[6]} {openmips0/pc_reg0/new_pc[7]} {openmips0/pc_reg0/new_pc[8]} {openmips0/pc_reg0/new_pc[9]} {openmips0/pc_reg0/new_pc[10]} {openmips0/pc_reg0/new_pc[11]} {openmips0/pc_reg0/new_pc[12]} {openmips0/pc_reg0/new_pc[13]} {openmips0/pc_reg0/new_pc[14]} {openmips0/pc_reg0/new_pc[15]} {openmips0/pc_reg0/new_pc[16]} {openmips0/pc_reg0/new_pc[17]} {openmips0/pc_reg0/new_pc[18]} {openmips0/pc_reg0/new_pc[19]} {openmips0/pc_reg0/new_pc[20]} {openmips0/pc_reg0/new_pc[21]} {openmips0/pc_reg0/new_pc[22]} {openmips0/pc_reg0/new_pc[23]} {openmips0/pc_reg0/new_pc[24]} {openmips0/pc_reg0/new_pc[25]} {openmips0/pc_reg0/new_pc[26]} {openmips0/pc_reg0/new_pc[27]} {openmips0/pc_reg0/new_pc[28]} {openmips0/pc_reg0/new_pc[29]} {openmips0/pc_reg0/new_pc[30]} {openmips0/pc_reg0/new_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {openmips0/pc_reg0/branch_target_address_i[0]} {openmips0/pc_reg0/branch_target_address_i[1]} {openmips0/pc_reg0/branch_target_address_i[2]} {openmips0/pc_reg0/branch_target_address_i[3]} {openmips0/pc_reg0/branch_target_address_i[4]} {openmips0/pc_reg0/branch_target_address_i[5]} {openmips0/pc_reg0/branch_target_address_i[6]} {openmips0/pc_reg0/branch_target_address_i[7]} {openmips0/pc_reg0/branch_target_address_i[8]} {openmips0/pc_reg0/branch_target_address_i[9]} {openmips0/pc_reg0/branch_target_address_i[10]} {openmips0/pc_reg0/branch_target_address_i[11]} {openmips0/pc_reg0/branch_target_address_i[12]} {openmips0/pc_reg0/branch_target_address_i[13]} {openmips0/pc_reg0/branch_target_address_i[14]} {openmips0/pc_reg0/branch_target_address_i[15]} {openmips0/pc_reg0/branch_target_address_i[16]} {openmips0/pc_reg0/branch_target_address_i[17]} {openmips0/pc_reg0/branch_target_address_i[18]} {openmips0/pc_reg0/branch_target_address_i[19]} {openmips0/pc_reg0/branch_target_address_i[20]} {openmips0/pc_reg0/branch_target_address_i[21]} {openmips0/pc_reg0/branch_target_address_i[22]} {openmips0/pc_reg0/branch_target_address_i[23]} {openmips0/pc_reg0/branch_target_address_i[24]} {openmips0/pc_reg0/branch_target_address_i[25]} {openmips0/pc_reg0/branch_target_address_i[26]} {openmips0/pc_reg0/branch_target_address_i[27]} {openmips0/pc_reg0/branch_target_address_i[28]} {openmips0/pc_reg0/branch_target_address_i[29]} {openmips0/pc_reg0/branch_target_address_i[30]} {openmips0/pc_reg0/branch_target_address_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {mmu_memory_version1/directUart/ext_uart_tx[0]} {mmu_memory_version1/directUart/ext_uart_tx[1]} {mmu_memory_version1/directUart/ext_uart_tx[2]} {mmu_memory_version1/directUart/ext_uart_tx[3]} {mmu_memory_version1/directUart/ext_uart_tx[4]} {mmu_memory_version1/directUart/ext_uart_tx[5]} {mmu_memory_version1/directUart/ext_uart_tx[6]} {mmu_memory_version1/directUart/ext_uart_tx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list openmips0/pc_reg0/branch_flag_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list mmu_memory_version1/directUart/ext_uart_busy ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list mmu_memory_version1/directUart/ext_uart_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list pause_signal ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list ram_we ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 2980.660 ; gain = 2.020
[Mon Dec  3 22:04:15 2018] Launched impl_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/runme.log
current_design impl_1
refresh_design
INFO: [Netlist 29-17] Analyzing 985 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf but preserved for implementation. [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf:337]
INFO: [Chipscope 16-324] Core: u_ila_0 UUID: 23e7d65a-79bc-59f7-bc47-406c1714dfae 
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2996.820 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2996.820 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2996.820 ; gain = 16.160
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec  3 22:10:10 2018] Launched impl_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/runme.log
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
save_wave_config {C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target -xvc_url 192.168.8.8:2542
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/192.168.8.8:2542
set_property PROBES.FILE {C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3011.570 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq32'h8000_2000 [get_hw_probes inst_addr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 22:15:59
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2018-Dec-03 22:16:24
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property TRIGGER_COMPARE_VALUE eq32'h8000_0000 [get_hw_probes inst_addr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 22:16:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-03 22:16:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property -dict [list CONFIG.CLKOUT2_REQUESTED_PHASE {90.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT1_PHASE {90.000}] [get_ips pll_example]
generate_target all [get_files  C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll_example'...
catch { config_ip_cache -export [get_ips -all pll_example] }
export_ip_user_files -of_objects [get_files C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] -no_script -sync -force -quiet
reset_run pll_example_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/pll_example_synth_1

launch_runs -jobs 8 pll_example_synth_1
[Mon Dec  3 22:25:05 2018] Launched pll_example_synth_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/pll_example_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] -directory C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.ip_user_files -ipstatic_source_dir C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.cache/compile_simlib/modelsim} {questa=C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.cache/compile_simlib/questa} {riviera=C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.cache/compile_simlib/riviera} {activehdl=C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec  3 22:26:29 2018] Launched synth_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/synth_1/runme.log
[Mon Dec  3 22:26:29 2018] Launched impl_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/runme.log
current_design synth_1
show_objects -name stall [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ CARRY.*.* } ]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Dec  3 23:22:33 2018] Launched synth_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec  3 23:24:08 2018] Launched impl_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec  3 23:27:23 2018] Launched impl_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.dcp' for cell 'clock_gen'
INFO: [Netlist 29-17] Analyzing 711 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clock_gen/inst/clkin1_ibufg, from the path connected to top-level port: clk_50M 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf but preserved for implementation. [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf:337]
Parsing XDC File [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Finished Parsing XDC File [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Parsing XDC File [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
Finished Parsing XDC File [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
Parsing XDC File [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:324]
WARNING: [Vivado 12-507] No nets matched 'clk_25M'. [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:392]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:392]
Finished Parsing XDC File [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3278.512 ; gain = 44.496
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 23:32:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-03 23:32:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec  3 23:39:23 2018] Launched synth_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/synth_1/runme.log
[Mon Dec  3 23:39:23 2018] Launched impl_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.runs/impl_1/runme.log
save_wave_config {C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.dcp' for cell 'clock_gen'
INFO: [Netlist 29-17] Analyzing 711 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clock_gen/inst/clkin1_ibufg, from the path connected to top-level port: clk_50M 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf but preserved for implementation. [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf:337]
Parsing XDC File [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Finished Parsing XDC File [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Parsing XDC File [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
Finished Parsing XDC File [c:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
Parsing XDC File [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clk_20M'. [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:324]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:324]
Finished Parsing XDC File [C:/Users/liujiashuo/Desktop/mips32_cpu_making_pipeline/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3315.285 ; gain = 36.773
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  4 00:11:01 2018...
