Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec  3 15:28:23 2020
| Host         : MDD-ECE-FTDG853 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 32
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 6          |
| TIMING-9  | Warning  | Unknown CDC Logic             | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 25         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/i2c_master_0/U0/busy_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/i2c_master_0/U0/FSM_onehot_state_reg[10]/CLR, design_1_i/i2c_master_0/U0/FSM_onehot_state_reg[11]/CLR, design_1_i/i2c_master_0/U0/FSM_onehot_state_reg[12]/CLR, design_1_i/i2c_master_0/U0/FSM_onehot_state_reg[13]/CLR, design_1_i/i2c_master_0/U0/FSM_onehot_state_reg[14]/CLR, design_1_i/i2c_master_0/U0/FSM_onehot_state_reg[15]/CLR, design_1_i/i2c_master_0/U0/FSM_onehot_state_reg[1]/CLR, design_1_i/i2c_master_0/U0/FSM_onehot_state_reg[2]/CLR, design_1_i/i2c_master_0/U0/FSM_onehot_state_reg[3]/CLR, design_1_i/i2c_master_0/U0/FSM_onehot_state_reg[4]/CLR, design_1_i/i2c_master_0/U0/FSM_onehot_state_reg[5]/CLR, design_1_i/i2c_master_0/U0/FSM_onehot_state_reg[6]/CLR, design_1_i/i2c_master_0/U0/FSM_onehot_state_reg[7]/CLR, design_1_i/i2c_master_0/U0/FSM_onehot_state_reg[8]/CLR, design_1_i/i2c_master_0/U0/FSM_onehot_state_reg[9]/CLR (the first 15 of 31 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell design_1_i/sevenseg_0/U0/dp_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/sevenseg_0/U0/clk10_reg[0]/CLR, design_1_i/sevenseg_0/U0/clk10_reg[10]/CLR, design_1_i/sevenseg_0/U0/clk10_reg[11]/CLR, design_1_i/sevenseg_0/U0/clk10_reg[12]/CLR, design_1_i/sevenseg_0/U0/clk10_reg[13]/CLR, design_1_i/sevenseg_0/U0/clk10_reg[14]/CLR, design_1_i/sevenseg_0/U0/clk10_reg[15]/CLR, design_1_i/sevenseg_0/U0/clk10_reg[16]/CLR, design_1_i/sevenseg_0/U0/clk10_reg[17]/CLR, design_1_i/sevenseg_0/U0/clk10_reg[18]/CLR, design_1_i/sevenseg_0/U0/clk10_reg[19]/CLR, design_1_i/sevenseg_0/U0/clk10_reg[1]/CLR, design_1_i/sevenseg_0/U0/clk10_reg[2]/CLR, design_1_i/sevenseg_0/U0/clk10_reg[3]/CLR, design_1_i/sevenseg_0/U0/clk10_reg[4]/CLR (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Myen_sw_0 relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Myrst_sw_0 relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on Reset relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on scl_0 relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sda_0 relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on A_0[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on A_0[1] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on A_0[2] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on A_0[3] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on LED_0[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on LED_0[1] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on LED_0[2] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on LED_0[3] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on LED_0[4] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on LED_0[5] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on LED_0[6] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on debug[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on debug[1] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on debug[2] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on debug[3] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on debug[4] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on debug[5] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on debug[6] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on debug[7] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on dp_0 relative to clock(s) sys_clock
Related violations: <none>


