{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727208089399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727208089404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 17:01:29 2024 " "Processing started: Tue Sep 24 17:01:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727208089404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208089404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscsingle -c riscsingle " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscsingle -c riscsingle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208089404 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1727208089718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/mux4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/mux4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-behavioral " "Found design unit 1: mux4-behavioral" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208097113 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208097113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208097113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/flopr.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/flopr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flopr-behavioral " "Found design unit 1: flopr-behavioral" {  } { { "../src/flopr.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/flopr.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208097114 ""} { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "../src/flopr.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/flopr.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208097114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208097114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/mux2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/mux2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behavioral " "Found design unit 1: mux2-behavioral" {  } { { "../src/mux2.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux2.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208097116 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../src/mux2.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux2.vhdl" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208097116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208097116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/mux3.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/mux3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-behavioral " "Found design unit 1: mux3-behavioral" {  } { { "../src/mux3.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux3.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208097118 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../src/mux3.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux3.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208097118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208097118 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux4 " "Elaborating entity \"mux4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727208097149 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "y mux4.vhdl(23) " "VHDL Signal Declaration warning at mux4.vhdl(23): used implicit default value for signal \"y\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727208097150 "|mux4"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\] GND " "Pin \"y\[0\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[1\] GND " "Pin \"y\[1\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[2\] GND " "Pin \"y\[2\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[3\] GND " "Pin \"y\[3\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[4\] GND " "Pin \"y\[4\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[5\] GND " "Pin \"y\[5\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[6\] GND " "Pin \"y\[6\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[7\] GND " "Pin \"y\[7\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[8\] GND " "Pin \"y\[8\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[9\] GND " "Pin \"y\[9\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[10\] GND " "Pin \"y\[10\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[11\] GND " "Pin \"y\[11\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[12\] GND " "Pin \"y\[12\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[13\] GND " "Pin \"y\[13\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[14\] GND " "Pin \"y\[14\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[15\] GND " "Pin \"y\[15\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[16\] GND " "Pin \"y\[16\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[17\] GND " "Pin \"y\[17\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[18\] GND " "Pin \"y\[18\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[19\] GND " "Pin \"y\[19\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[20\] GND " "Pin \"y\[20\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[21\] GND " "Pin \"y\[21\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[22\] GND " "Pin \"y\[22\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[23\] GND " "Pin \"y\[23\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[24\] GND " "Pin \"y\[24\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[25\] GND " "Pin \"y\[25\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[26\] GND " "Pin \"y\[26\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[27\] GND " "Pin \"y\[27\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[28\] GND " "Pin \"y\[28\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[29\] GND " "Pin \"y\[29\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[30\] GND " "Pin \"y\[30\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[31\] GND " "Pin \"y\[31\]\" is stuck at GND" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727208097457 "|mux4|y[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1727208097457 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727208097649 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727208097649 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "130 " "Design contains 130 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[0\] " "No output dependent on input pin \"d0\[0\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097694 "|mux4|d0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[1\] " "No output dependent on input pin \"d0\[1\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097694 "|mux4|d0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[2\] " "No output dependent on input pin \"d0\[2\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097694 "|mux4|d0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[3\] " "No output dependent on input pin \"d0\[3\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097694 "|mux4|d0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[4\] " "No output dependent on input pin \"d0\[4\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[5\] " "No output dependent on input pin \"d0\[5\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[6\] " "No output dependent on input pin \"d0\[6\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[7\] " "No output dependent on input pin \"d0\[7\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[8\] " "No output dependent on input pin \"d0\[8\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[9\] " "No output dependent on input pin \"d0\[9\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[10\] " "No output dependent on input pin \"d0\[10\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[11\] " "No output dependent on input pin \"d0\[11\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[12\] " "No output dependent on input pin \"d0\[12\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[13\] " "No output dependent on input pin \"d0\[13\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[14\] " "No output dependent on input pin \"d0\[14\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[15\] " "No output dependent on input pin \"d0\[15\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[16\] " "No output dependent on input pin \"d0\[16\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[17\] " "No output dependent on input pin \"d0\[17\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[18\] " "No output dependent on input pin \"d0\[18\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[19\] " "No output dependent on input pin \"d0\[19\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[20\] " "No output dependent on input pin \"d0\[20\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[21\] " "No output dependent on input pin \"d0\[21\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[22\] " "No output dependent on input pin \"d0\[22\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[23\] " "No output dependent on input pin \"d0\[23\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[24\] " "No output dependent on input pin \"d0\[24\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[25\] " "No output dependent on input pin \"d0\[25\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[26\] " "No output dependent on input pin \"d0\[26\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[27\] " "No output dependent on input pin \"d0\[27\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[28\] " "No output dependent on input pin \"d0\[28\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[29\] " "No output dependent on input pin \"d0\[29\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[30\] " "No output dependent on input pin \"d0\[30\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d0\[31\] " "No output dependent on input pin \"d0\[31\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d0[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[0\] " "No output dependent on input pin \"d1\[0\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[1\] " "No output dependent on input pin \"d1\[1\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[2\] " "No output dependent on input pin \"d1\[2\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[3\] " "No output dependent on input pin \"d1\[3\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[4\] " "No output dependent on input pin \"d1\[4\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[5\] " "No output dependent on input pin \"d1\[5\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[6\] " "No output dependent on input pin \"d1\[6\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[7\] " "No output dependent on input pin \"d1\[7\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[8\] " "No output dependent on input pin \"d1\[8\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[9\] " "No output dependent on input pin \"d1\[9\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[10\] " "No output dependent on input pin \"d1\[10\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[11\] " "No output dependent on input pin \"d1\[11\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[12\] " "No output dependent on input pin \"d1\[12\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[13\] " "No output dependent on input pin \"d1\[13\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[14\] " "No output dependent on input pin \"d1\[14\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[15\] " "No output dependent on input pin \"d1\[15\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[16\] " "No output dependent on input pin \"d1\[16\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[17\] " "No output dependent on input pin \"d1\[17\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[18\] " "No output dependent on input pin \"d1\[18\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[19\] " "No output dependent on input pin \"d1\[19\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[20\] " "No output dependent on input pin \"d1\[20\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[21\] " "No output dependent on input pin \"d1\[21\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[22\] " "No output dependent on input pin \"d1\[22\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[23\] " "No output dependent on input pin \"d1\[23\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[24\] " "No output dependent on input pin \"d1\[24\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[25\] " "No output dependent on input pin \"d1\[25\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[26\] " "No output dependent on input pin \"d1\[26\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[27\] " "No output dependent on input pin \"d1\[27\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[28\] " "No output dependent on input pin \"d1\[28\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[29\] " "No output dependent on input pin \"d1\[29\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[30\] " "No output dependent on input pin \"d1\[30\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d1\[31\] " "No output dependent on input pin \"d1\[31\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d1[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[0\] " "No output dependent on input pin \"d2\[0\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[1\] " "No output dependent on input pin \"d2\[1\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[2\] " "No output dependent on input pin \"d2\[2\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[3\] " "No output dependent on input pin \"d2\[3\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[4\] " "No output dependent on input pin \"d2\[4\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[5\] " "No output dependent on input pin \"d2\[5\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[6\] " "No output dependent on input pin \"d2\[6\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[7\] " "No output dependent on input pin \"d2\[7\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[8\] " "No output dependent on input pin \"d2\[8\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[9\] " "No output dependent on input pin \"d2\[9\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[10\] " "No output dependent on input pin \"d2\[10\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[11\] " "No output dependent on input pin \"d2\[11\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[12\] " "No output dependent on input pin \"d2\[12\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[13\] " "No output dependent on input pin \"d2\[13\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[14\] " "No output dependent on input pin \"d2\[14\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[15\] " "No output dependent on input pin \"d2\[15\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[16\] " "No output dependent on input pin \"d2\[16\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[17\] " "No output dependent on input pin \"d2\[17\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[18\] " "No output dependent on input pin \"d2\[18\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[19\] " "No output dependent on input pin \"d2\[19\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[20\] " "No output dependent on input pin \"d2\[20\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[21\] " "No output dependent on input pin \"d2\[21\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[22\] " "No output dependent on input pin \"d2\[22\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[23\] " "No output dependent on input pin \"d2\[23\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[24\] " "No output dependent on input pin \"d2\[24\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[25\] " "No output dependent on input pin \"d2\[25\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[26\] " "No output dependent on input pin \"d2\[26\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[27\] " "No output dependent on input pin \"d2\[27\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[28\] " "No output dependent on input pin \"d2\[28\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[29\] " "No output dependent on input pin \"d2\[29\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[30\] " "No output dependent on input pin \"d2\[30\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d2\[31\] " "No output dependent on input pin \"d2\[31\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d2[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[0\] " "No output dependent on input pin \"d3\[0\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[1\] " "No output dependent on input pin \"d3\[1\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[2\] " "No output dependent on input pin \"d3\[2\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[3\] " "No output dependent on input pin \"d3\[3\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[4\] " "No output dependent on input pin \"d3\[4\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[5\] " "No output dependent on input pin \"d3\[5\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[6\] " "No output dependent on input pin \"d3\[6\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[7\] " "No output dependent on input pin \"d3\[7\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[8\] " "No output dependent on input pin \"d3\[8\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[9\] " "No output dependent on input pin \"d3\[9\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[10\] " "No output dependent on input pin \"d3\[10\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[11\] " "No output dependent on input pin \"d3\[11\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[12\] " "No output dependent on input pin \"d3\[12\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[13\] " "No output dependent on input pin \"d3\[13\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[14\] " "No output dependent on input pin \"d3\[14\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[15\] " "No output dependent on input pin \"d3\[15\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[16\] " "No output dependent on input pin \"d3\[16\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[17\] " "No output dependent on input pin \"d3\[17\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[18\] " "No output dependent on input pin \"d3\[18\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[19\] " "No output dependent on input pin \"d3\[19\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[20\] " "No output dependent on input pin \"d3\[20\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[21\] " "No output dependent on input pin \"d3\[21\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[22\] " "No output dependent on input pin \"d3\[22\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[23\] " "No output dependent on input pin \"d3\[23\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[24\] " "No output dependent on input pin \"d3\[24\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[25\] " "No output dependent on input pin \"d3\[25\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[26\] " "No output dependent on input pin \"d3\[26\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[27\] " "No output dependent on input pin \"d3\[27\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[28\] " "No output dependent on input pin \"d3\[28\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[29\] " "No output dependent on input pin \"d3\[29\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[30\] " "No output dependent on input pin \"d3\[30\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d3\[31\] " "No output dependent on input pin \"d3\[31\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|d3[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[0\] " "No output dependent on input pin \"s\[0\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|s[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[1\] " "No output dependent on input pin \"s\[1\]\"" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208097695 "|mux4|s[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1727208097694 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "130 " "Implemented 130 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727208097697 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727208097697 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727208097697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 165 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727208097718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 17:01:37 2024 " "Processing ended: Tue Sep 24 17:01:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727208097718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727208097718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727208097718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208097718 ""}
