Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Jun 16 13:53:09 2023
| Host         : LAPTOP-ST2QD1SE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGAExample_control_sets_placed.rpt
| Design       : VGAExample
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   172 |
|    Minimum number of control sets                        |   172 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   875 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   172 |
| >= 0 to < 4        |    75 |
| >= 4 to < 6        |    15 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |    29 |
| >= 12 to < 14      |    28 |
| >= 14 to < 16      |     6 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           16 |
| No           | No                    | Yes                    |             227 |          125 |
| No           | Yes                   | No                     |              30 |           30 |
| Yes          | No                    | No                     |              59 |           29 |
| Yes          | No                    | Yes                    |             897 |          326 |
| Yes          | Yes                   | No                     |              12 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-----------------------------------+----------------------------------+------------------+----------------+--------------+
|            Clock Signal           |           Enable Signal           |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+-----------------------------------+----------------------------------+------------------+----------------+--------------+
|  clk_2hz_BUFG                     |                                   | pea3_place_h_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk8hz_BUFG                      | N_zombnumber_max[2]_i_1_n_0       | clk2/rst                         |                1 |              1 |         1.00 |
|  pea11_place_h_reg[7]_LDC_i_1_n_0 |                                   | pea11_place_h_reg[7]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  pea11_place_h_reg[8]_LDC_i_1_n_0 |                                   | pea11_place_h_reg[8]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  pea3_place_h_reg[6]_LDC_i_1_n_0  |                                   | pea3_place_h_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  pea3_place_h_reg[7]_LDC_i_1_n_0  |                                   | pea3_place_h_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  pea11_place_h_reg[6]_LDC_i_1_n_0 |                                   | pea11_place_h_reg[6]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  pea11_place_h_reg[9]_LDC_i_1_n_0 |                                   | pea11_place_h_reg[9]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  pea11_place_h_reg[3]_LDC_i_1_n_0 |                                   | pea11_place_h_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  pea3_place_h_reg[3]_LDC_i_1_n_0  |                                   | pea3_place_h_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  pea3_place_h_reg[8]_LDC_i_1_n_0  |                                   | pea3_place_h_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     |                                   | pea11_place_h_reg[5]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     |                                   | pea3_place_h_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     |                                   | pea11_place_h_reg[4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  pea3_place_h_reg[9]_LDC_i_1_n_0  |                                   | pea3_place_h_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     |                                   | pea11_place_h_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     |                                   | pea11_place_h_reg[7]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     |                                   | pea11_place_h_reg[9]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     |                                   | pea11_place_h_reg[8]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     |                                   | pea11_place_h_reg[6]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  pea3_place_h_reg[4]_LDC_i_1_n_0  |                                   | pea3_place_h_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     | pea7_place_h[9]_P_i_1_n_0         | pea7_place_h_reg[3]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     |                                   | pea3_place_h_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     |                                   | pea3_place_h_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  pea3_place_h_reg[5]_LDC_i_1_n_0  |                                   | pea3_place_h_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     |                                   | pea3_place_h_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  pea7_place_h_reg[4]_LDC_i_1_n_0  |                                   | pea7_place_h_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     |                                   | pea3_place_h_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     |                                   | pea3_place_h_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     |                                   | pea7_place_h_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     |                                   | pea7_place_h_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  pea7_place_h_reg[3]_LDC_i_1_n_0  |                                   | pea7_place_h_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     |                                   | pea7_place_h_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     |                                   | pea7_place_h_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     |                                   | pea7_place_h_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     |                                   | pea7_place_h_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     |                                   | pea7_place_h_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  pea7_place_h_reg[5]_LDC_i_1_n_0  |                                   | pea7_place_h_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     | pea11_place_h[9]_P_i_1_n_0        | pea11_place_h_reg[8]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     | pea7_place_h[9]_P_i_1_n_0         | pea7_place_h_reg[5]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  pea7_place_h_reg[6]_LDC_i_1_n_0  |                                   | pea7_place_h_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     | pea7_place_h[9]_P_i_1_n_0         | pea7_place_h_reg[6]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     | pea7_place_h[9]_P_i_1_n_0         | pea7_place_h_reg[7]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  pea7_place_h_reg[7]_LDC_i_1_n_0  |                                   | pea7_place_h_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  pea7_place_h_reg[9]_LDC_i_1_n_0  |                                   | pea7_place_h_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  pea7_place_h_reg[8]_LDC_i_1_n_0  |                                   | pea7_place_h_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  u2/peashooter1_area__0           |                                   |                                  |                1 |              1 |         1.00 |
|  u2/peashooter2_area__0           |                                   |                                  |                1 |              1 |         1.00 |
|  u2/peashooter3_area__0           |                                   |                                  |                1 |              1 |         1.00 |
|  pea11_place_h_reg[2]_LDC_i_1_n_0 |                                   | pea11_place_h_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  pea7_place_h_reg[2]_LDC_i_1_n_0  |                                   | pea7_place_h_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  pea11_place_h_reg[5]_LDC_i_1_n_0 |                                   | pea11_place_h_reg[5]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     | pea7_place_h[9]_P_i_1_n_0         | pea7_place_h_reg[9]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     | pea11_place_h[9]_P_i_1_n_0        | pea11_place_h_reg[4]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     | pea11_place_h[9]_P_i_1_n_0        | pea11_place_h_reg[5]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     | pea11_place_h[9]_P_i_1_n_0        | pea11_place_h_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     | pea11_place_h[9]_P_i_1_n_0        | pea11_place_h_reg[9]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     | pea11_place_h[9]_P_i_1_n_0        | pea11_place_h_reg[6]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     | pea11_place_h[9]_P_i_1_n_0        | pea11_place_h_reg[7]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  pea11_place_h_reg[4]_LDC_i_1_n_0 |                                   | pea11_place_h_reg[4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     | pea7_place_h[9]_P_i_1_n_0         | pea7_place_h_reg[8]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  pea3_place_h_reg[2]_LDC_i_1_n_0  |                                   | pea3_place_h_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     | pea3_place_h[9]_P_i_1_n_0         | pea3_place_h_reg[6]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     | pea3_place_h[9]_P_i_1_n_0         | pea3_place_h_reg[7]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     | pea3_place_h[9]_P_i_1_n_0         | pea3_place_h_reg[3]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     | pea3_place_h[9]_P_i_1_n_0         | pea3_place_h_reg[8]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     | pea3_place_h[9]_P_i_1_n_0         | pea3_place_h_reg[9]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     | pea3_place_h[9]_P_i_1_n_0         | pea3_place_h_reg[4]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     | pea3_place_h[9]_P_i_1_n_0         | pea3_place_h_reg[5]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_2hz_BUFG                     | pea7_place_h[9]_P_i_1_n_0         | pea7_place_h_reg[4]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  pea3_place_h_reg[2]_LDC_i_2_n_0  |                                   | pea3_place_h_reg[2]_LDC_i_1_n_0  |                2 |              2 |         1.00 |
|  pea7_place_h_reg[2]_LDC_i_2_n_0  |                                   | pea7_place_h_reg[2]_LDC_i_1_n_0  |                2 |              2 |         1.00 |
|  LEFT/clk_20/S[0]                 |                                   | clk2/rst                         |                1 |              2 |         2.00 |
|  RIGHT/clk_20/S[0]                |                                   | clk2/rst                         |                1 |              2 |         2.00 |
|  pea11_place_h_reg[2]_LDC_i_2_n_0 |                                   | pea11_place_h_reg[2]_LDC_i_1_n_0 |                2 |              2 |         1.00 |
|  clk8hz_BUFG                      | sun0[3]_i_1_n_0                   | clk2/rst                         |                1 |              4 |         4.00 |
|  clk_2hz_BUFG                     | delay3_pea[3]_i_1_n_0             | clk2/rst                         |                1 |              4 |         4.00 |
|  clk_2hz_BUFG                     | s2d/E[0]                          | clk2/rst                         |                2 |              4 |         2.00 |
|  clk_2hz_BUFG                     | s2d/state_reg[2]_1[0]             | clk2/rst                         |                4 |              4 |         1.00 |
|  clk_2hz_BUFG                     | delay2_pea[3]_i_1_n_0             | clk2/rst                         |                1 |              4 |         4.00 |
|  clk_2hz_BUFG                     | delay1_pea[3]_i_1_n_0             | clk2/rst                         |                1 |              4 |         4.00 |
|  clk_2hz_BUFG                     |                                   | pea11_place_h_reg[2]_LDC_i_2_n_0 |                3 |              5 |         1.67 |
|  clk_2hz_BUFG                     |                                   | pea3_place_h_reg[2]_LDC_i_2_n_0  |                3 |              5 |         1.67 |
|  clk_2hz_BUFG                     |                                   | pea11_place_h_reg[2]_LDC_i_1_n_0 |                2 |              5 |         2.50 |
|  clk_2hz_BUFG                     |                                   | pea3_place_h_reg[2]_LDC_i_1_n_0  |                3 |              5 |         1.67 |
|  clk_2hz_BUFG                     |                                   | pea7_place_h_reg[2]_LDC_i_1_n_0  |                3 |              5 |         1.67 |
|  clk_2hz_BUFG                     |                                   | pea7_place_h_reg[2]_LDC_i_2_n_0  |                3 |              5 |         1.67 |
|  clk_2hz_BUFG                     | N_zombnumber_max[2]_i_1_n_0       | clk2/rst                         |                2 |              5 |         2.50 |
|  clk_2hz_BUFG                     | count_down[4]_i_1_n_0             | clk2/rst                         |                2 |              5 |         2.50 |
|  clk_2hz_BUFG                     | delay_4[4]_i_1_n_0                | clk2/rst                         |                2 |              5 |         2.50 |
|  clk8hz_BUFG                      | s1d/E[0]                          | clk2/rst                         |                1 |              7 |         7.00 |
|  clk8hz_BUFG                      | s4d/E[0]                          | clk2/rst                         |                1 |              7 |         7.00 |
|  clk_2hz_BUFG                     | zombie4_place_v                   | clk2/rst                         |                4 |              7 |         1.75 |
|  clk_2hz_BUFG                     | zombie7_place_h[9]_i_1_n_0        | clk2/rst                         |                3 |              7 |         2.33 |
|  clk_2hz_BUFG                     | buckethead_zombie1_place_v        | clk2/rst                         |                2 |              7 |         3.50 |
|  clk_2hz_BUFG                     | buckethead_zombie2_place_v        | clk2/rst                         |                3 |              7 |         2.33 |
|  clk_2hz_BUFG                     | buckethead_zombie3_place_v        | clk2/rst                         |                3 |              7 |         2.33 |
|  clk_2hz_BUFG                     | zombie1_place_h[9]_i_1_n_0        | clk2/rst                         |                2 |              7 |         3.50 |
|  clk8hz_BUFG                      | peashooter1_place_h               | clk2/rst                         |                4 |              8 |         2.00 |
|  clk8hz_BUFG                      | peashooter2_place_h               | clk2/rst                         |                3 |              8 |         2.67 |
|  clk8hz_BUFG                      | peashooter3_place_h               | clk2/rst                         |                4 |              8 |         2.00 |
|  clk_2hz_BUFG                     | zombie6_place_h[9]_i_1_n_0        | clk2/rst                         |                4 |             10 |         2.50 |
|  clk_2hz_BUFG                     | pea10_place_h[9]_i_1_n_0          | clk2/rst                         |                4 |             10 |         2.50 |
|  clk_2hz_BUFG                     | pea12_place_h[9]_i_1_n_0          | clk2/rst                         |                7 |             10 |         1.43 |
|  clk_2hz_BUFG                     | pea4_place_h[9]_i_1_n_0           | clk2/rst                         |                4 |             10 |         2.50 |
|  clk_2hz_BUFG                     | pea6_place_h[9]_i_1_n_0           | clk2/rst                         |                6 |             10 |         1.67 |
|  clk_2hz_BUFG                     | zombie2_place_h[9]_i_1_n_0        | clk2/rst                         |                4 |             10 |         2.50 |
| ~ps2_clk_IBUF_BUFG                |                                   | clk2/rst                         |                4 |             10 |         2.50 |
|  clk_2hz_BUFG                     | pea8_place_h[9]_i_1_n_0           | clk2/rst                         |                5 |             10 |         2.00 |
|  clk_2hz_BUFG                     | pea2_place_h[9]_i_1_n_0           | clk2/rst                         |                5 |             10 |         2.00 |
|  clk8hz_BUFG                      |                                   | clk2/rst                         |                7 |             10 |         1.43 |
|  clk_2hz_BUFG                     | zombie3_place_h[9]_i_1_n_0        | clk2/rst                         |                4 |             10 |         2.50 |
|  clk_2hz_BUFG                     | zombie5_place_v                   | clk2/rst                         |                4 |             10 |         2.50 |
|  u0/inst/clk_out1                 | u2/y_cnt0                         | clk2/rst                         |                7 |             10 |         1.43 |
|  clk_2hz_BUFG                     | pea4_place_v                      | clk2/rst                         |                7 |             11 |         1.57 |
|  u0/inst/clk_out1                 | u2/delay2_pea_reg[3]              | clk2/rst                         |                3 |             11 |         3.67 |
|  clk_2hz_BUFG                     | pea12_place_v                     | clk2/rst                         |                5 |             11 |         2.20 |
|  u0/inst/clk_out1                 | u2/pea2_HP_reg[0]                 | clk2/rst                         |                3 |             11 |         3.67 |
|  clk_2hz_BUFG                     | pea8_place_v                      | clk2/rst                         |                6 |             11 |         1.83 |
|  u0/inst/clk_out1                 | u2/state_reg[2]_0                 | clk2/rst                         |                3 |             11 |         3.67 |
|  u0/inst/clk_out1                 | u2/peashooter3_area_reg_i_9_1     | clk2/rst                         |                3 |             11 |         3.67 |
|  u0/inst/clk_out1                 | u2/pea1_HP_reg[0]                 | clk2/rst                         |                3 |             11 |         3.67 |
|  u0/inst/clk_out1                 | u2/state_reg[2]_1                 | clk2/rst                         |                3 |             11 |         3.67 |
|  u0/inst/clk_out1                 | u2/peashooter1_area_reg_0         | clk2/rst                         |                3 |             11 |         3.67 |
|  u0/inst/clk_out1                 | u2/pea_addr[10]_i_9_0             | clk2/rst                         |                3 |             11 |         3.67 |
|  u0/inst/clk_out1                 | u2/pea9_HP_reg[0]                 | clk2/rst                         |                3 |             11 |         3.67 |
|  u0/inst/clk_out1                 | u2/pea6_HP_reg[0]                 | clk2/rst                         |                3 |             11 |         3.67 |
|  u0/inst/clk_out1                 | u2/pea4_HP_reg[0]                 | clk2/rst                         |                3 |             11 |         3.67 |
|  u0/inst/clk_out1                 | u2/vga_data[1]_i_2_0[0]           |                                  |                9 |             11 |         1.22 |
|  u0/inst/clk_out1                 | u2/pea1_HP_reg[0]_0               | clk2/rst                         |                3 |             11 |         3.67 |
|  u0/inst/clk_out1                 | u2/peashooter_addr[11]_i_5_5      | clk2/rst                         |                3 |             12 |         4.00 |
|  u0/inst/clk_out1                 | u2/sun7_addr[0]_i_4_1             | clk2/rst                         |                3 |             12 |         4.00 |
|  u0/inst/clk_out1                 | u2/sun7_addr[0]_i_4_2             | clk2/rst                         |                3 |             12 |         4.00 |
|  u0/inst/clk_out1                 | u2/buckethead_zombie1_HP_reg[0]   | clk2/rst                         |                3 |             12 |         4.00 |
|  u0/inst/clk_out1                 | u2/buckethead_zombie1_addr[0]_i_3 | clk2/rst                         |                3 |             12 |         4.00 |
|  u0/inst/clk_out1                 | u2/life6_reg                      | clk2/rst                         |                3 |             12 |         4.00 |
|  u0/inst/clk_out1                 | u2/life2_reg                      | clk2/rst                         |                3 |             12 |         4.00 |
|  u0/inst/clk_out1                 | u2/delay3_pea_reg[1]              | clk2/rst                         |                3 |             12 |         4.00 |
|  u0/inst/clk_out1                 | u2/life4_reg                      | clk2/rst                         |                3 |             12 |         4.00 |
|  u0/inst/clk_out1                 | u2/vga_data[8]_i_6_0              | clk2/rst                         |                3 |             12 |         4.00 |
|  u0/inst/clk_out1                 | u2/zombie2_HP_reg[0]              | clk2/rst                         |                3 |             12 |         4.00 |
|  u0/inst/clk_out1                 | u2/zombie1_HP_reg[0]              | clk2/rst                         |                3 |             12 |         4.00 |
|  u0/inst/clk_out1                 | u2/zombie2_HP_reg[0]_0            | clk2/rst                         |                3 |             12 |         4.00 |
|  u0/inst/clk_out1                 | u2/life1_reg                      | clk2/rst                         |                3 |             12 |         4.00 |
|  u0/inst/clk_out1                 | u2/zombie5_HP_reg[0]              | clk2/rst                         |                3 |             12 |         4.00 |
|  u0/inst/clk_out1                 | u2/E[0]                           |                                  |                7 |             12 |         1.71 |
|  u0/inst/clk_out1                 | u2/state_reg[2][0]                |                                  |                3 |             12 |         4.00 |
|  u0/inst/clk_out1                 | u2/rst[0]                         |                                  |                7 |             12 |         1.71 |
|  u0/inst/clk_out1                 | u2/wall_nut_addr[11]_i_4_0[0]     |                                  |                3 |             12 |         4.00 |
|  u0/inst/clk_out1                 | u2/zombie1_HP_reg[0]_0            | clk2/rst                         |                3 |             12 |         4.00 |
|  u0/inst/clk_out1                 | u2/pea_addr[10]_i_9               | clk2/rst                         |                3 |             12 |         4.00 |
|  u0/inst/clk_out1                 | u2/peashooter1_area_reg           | clk2/rst                         |                3 |             12 |         4.00 |
|  u0/inst/clk_out1                 | u2/peashooter_addr[11]_i_5_4      | clk2/rst                         |                3 |             12 |         4.00 |
|  u0/inst/clk_out1                 | u2/peashooter3_area_reg_i_9_0     | clk2/rst                         |                3 |             12 |         4.00 |
|  u0/inst/clk_out1                 | u2/peashooter_addr[11]_i_5_1      | clk2/rst                         |                3 |             12 |         4.00 |
|  u0/inst/clk_out1                 | u2/sun7_addr[0]_i_4_0             | clk2/rst                         |                3 |             12 |         4.00 |
|  u0/inst/clk_out1                 | u2/peashooter_addr[11]_i_5_2      | clk2/rst                         |                3 |             12 |         4.00 |
|  u0/inst/clk_out1                 | u2/peashooter_addr                | u2/rst_0                         |                4 |             12 |         3.00 |
|  u0/inst/clk_out1                 | u2/peashooter_addr[11]_i_5_0      | clk2/rst                         |                4 |             14 |         3.50 |
|  u0/inst/clk_out1                 | u2/peashooter_addr[11]_i_5_3      | clk2/rst                         |                4 |             14 |         3.50 |
|  clk8hz_BUFG                      | wall_nut3_place_v                 | clk2/rst                         |                7 |             15 |         2.14 |
|  clk8hz_BUFG                      | wall_nut1_place_v                 | clk2/rst                         |               10 |             15 |         1.50 |
|  clk_40/CLK                       |                                   | clk2/rst                         |                5 |             15 |         3.00 |
|  clk8hz_BUFG                      | wall_nut2_place_v                 | clk2/rst                         |                6 |             15 |         2.50 |
|  u0/inst/clk_out1                 |                                   | clk2/rst                         |               17 |             22 |         1.29 |
|  u0/inst/clk_out1                 |                                   |                                  |               13 |             25 |         1.92 |
|  clk_2hz_BUFG                     |                                   | clk2/rst                         |               28 |             30 |         1.07 |
|  clk_2hz_BUFG                     | LED[15]_i_1_n_0                   | clk2/rst                         |               11 |             31 |         2.82 |
|  clk_2hz_BUFG                     | i[31]_i_1_n_0                     | clk2/rst                         |               14 |             32 |         2.29 |
|  clk_2hz_BUFG                     | s2d/state_reg[2]                  | clk2/rst                         |                8 |             32 |         4.00 |
|  clk_2hz_BUFG                     | delay_1[4]_i_1_n_0                | clk2/rst                         |               17 |             37 |         2.18 |
|  clk_IBUF_BUFG                    |                                   | clk2/rst                         |               24 |             85 |         3.54 |
+-----------------------------------+-----------------------------------+----------------------------------+------------------+----------------+--------------+


