#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xfe3370 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xfb2320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xfb96b0 .functor NOT 1, L_0x100f5f0, C4<0>, C4<0>, C4<0>;
L_0x100f3d0 .functor XOR 2, L_0x100f270, L_0x100f330, C4<00>, C4<00>;
L_0x100f4e0 .functor XOR 2, L_0x100f3d0, L_0x100f440, C4<00>, C4<00>;
v0x100bcd0_0 .net *"_ivl_10", 1 0, L_0x100f440;  1 drivers
v0x100bdd0_0 .net *"_ivl_12", 1 0, L_0x100f4e0;  1 drivers
v0x100beb0_0 .net *"_ivl_2", 1 0, L_0x100f1b0;  1 drivers
v0x100bf70_0 .net *"_ivl_4", 1 0, L_0x100f270;  1 drivers
v0x100c050_0 .net *"_ivl_6", 1 0, L_0x100f330;  1 drivers
v0x100c180_0 .net *"_ivl_8", 1 0, L_0x100f3d0;  1 drivers
v0x100c260_0 .net "a", 0 0, v0x1009bd0_0;  1 drivers
v0x100c300_0 .net "b", 0 0, v0x1009c70_0;  1 drivers
v0x100c3a0_0 .net "c", 0 0, v0x1009d10_0;  1 drivers
v0x100c440_0 .var "clk", 0 0;
v0x100c4e0_0 .net "d", 0 0, v0x1009e50_0;  1 drivers
v0x100c580_0 .net "out_pos_dut", 0 0, L_0x100f020;  1 drivers
v0x100c620_0 .net "out_pos_ref", 0 0, L_0x100dc60;  1 drivers
v0x100c6c0_0 .net "out_sop_dut", 0 0, L_0x100e4d0;  1 drivers
v0x100c760_0 .net "out_sop_ref", 0 0, L_0xfe4880;  1 drivers
v0x100c800_0 .var/2u "stats1", 223 0;
v0x100c8a0_0 .var/2u "strobe", 0 0;
v0x100ca50_0 .net "tb_match", 0 0, L_0x100f5f0;  1 drivers
v0x100cb20_0 .net "tb_mismatch", 0 0, L_0xfb96b0;  1 drivers
v0x100cbc0_0 .net "wavedrom_enable", 0 0, v0x100a120_0;  1 drivers
v0x100cc90_0 .net "wavedrom_title", 511 0, v0x100a1c0_0;  1 drivers
L_0x100f1b0 .concat [ 1 1 0 0], L_0x100dc60, L_0xfe4880;
L_0x100f270 .concat [ 1 1 0 0], L_0x100dc60, L_0xfe4880;
L_0x100f330 .concat [ 1 1 0 0], L_0x100f020, L_0x100e4d0;
L_0x100f440 .concat [ 1 1 0 0], L_0x100dc60, L_0xfe4880;
L_0x100f5f0 .cmp/eeq 2, L_0x100f1b0, L_0x100f4e0;
S_0xfb63e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xfb2320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xfb9a90 .functor AND 1, v0x1009d10_0, v0x1009e50_0, C4<1>, C4<1>;
L_0xfb9e70 .functor NOT 1, v0x1009bd0_0, C4<0>, C4<0>, C4<0>;
L_0xfba250 .functor NOT 1, v0x1009c70_0, C4<0>, C4<0>, C4<0>;
L_0xfba4d0 .functor AND 1, L_0xfb9e70, L_0xfba250, C4<1>, C4<1>;
L_0xfd12b0 .functor AND 1, L_0xfba4d0, v0x1009d10_0, C4<1>, C4<1>;
L_0xfe4880 .functor OR 1, L_0xfb9a90, L_0xfd12b0, C4<0>, C4<0>;
L_0x100d0e0 .functor NOT 1, v0x1009c70_0, C4<0>, C4<0>, C4<0>;
L_0x100d150 .functor OR 1, L_0x100d0e0, v0x1009e50_0, C4<0>, C4<0>;
L_0x100d260 .functor AND 1, v0x1009d10_0, L_0x100d150, C4<1>, C4<1>;
L_0x100d320 .functor NOT 1, v0x1009bd0_0, C4<0>, C4<0>, C4<0>;
L_0x100d3f0 .functor OR 1, L_0x100d320, v0x1009c70_0, C4<0>, C4<0>;
L_0x100d460 .functor AND 1, L_0x100d260, L_0x100d3f0, C4<1>, C4<1>;
L_0x100d5e0 .functor NOT 1, v0x1009c70_0, C4<0>, C4<0>, C4<0>;
L_0x100d650 .functor OR 1, L_0x100d5e0, v0x1009e50_0, C4<0>, C4<0>;
L_0x100d570 .functor AND 1, v0x1009d10_0, L_0x100d650, C4<1>, C4<1>;
L_0x100d7e0 .functor NOT 1, v0x1009bd0_0, C4<0>, C4<0>, C4<0>;
L_0x100d8e0 .functor OR 1, L_0x100d7e0, v0x1009e50_0, C4<0>, C4<0>;
L_0x100d9a0 .functor AND 1, L_0x100d570, L_0x100d8e0, C4<1>, C4<1>;
L_0x100db50 .functor XNOR 1, L_0x100d460, L_0x100d9a0, C4<0>, C4<0>;
v0xfb8fe0_0 .net *"_ivl_0", 0 0, L_0xfb9a90;  1 drivers
v0xfb93e0_0 .net *"_ivl_12", 0 0, L_0x100d0e0;  1 drivers
v0xfb97c0_0 .net *"_ivl_14", 0 0, L_0x100d150;  1 drivers
v0xfb9ba0_0 .net *"_ivl_16", 0 0, L_0x100d260;  1 drivers
v0xfb9f80_0 .net *"_ivl_18", 0 0, L_0x100d320;  1 drivers
v0xfba360_0 .net *"_ivl_2", 0 0, L_0xfb9e70;  1 drivers
v0xfba5e0_0 .net *"_ivl_20", 0 0, L_0x100d3f0;  1 drivers
v0x1008140_0 .net *"_ivl_24", 0 0, L_0x100d5e0;  1 drivers
v0x1008220_0 .net *"_ivl_26", 0 0, L_0x100d650;  1 drivers
v0x1008300_0 .net *"_ivl_28", 0 0, L_0x100d570;  1 drivers
v0x10083e0_0 .net *"_ivl_30", 0 0, L_0x100d7e0;  1 drivers
v0x10084c0_0 .net *"_ivl_32", 0 0, L_0x100d8e0;  1 drivers
v0x10085a0_0 .net *"_ivl_36", 0 0, L_0x100db50;  1 drivers
L_0x7f59e55c6018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1008660_0 .net *"_ivl_38", 0 0, L_0x7f59e55c6018;  1 drivers
v0x1008740_0 .net *"_ivl_4", 0 0, L_0xfba250;  1 drivers
v0x1008820_0 .net *"_ivl_6", 0 0, L_0xfba4d0;  1 drivers
v0x1008900_0 .net *"_ivl_8", 0 0, L_0xfd12b0;  1 drivers
v0x10089e0_0 .net "a", 0 0, v0x1009bd0_0;  alias, 1 drivers
v0x1008aa0_0 .net "b", 0 0, v0x1009c70_0;  alias, 1 drivers
v0x1008b60_0 .net "c", 0 0, v0x1009d10_0;  alias, 1 drivers
v0x1008c20_0 .net "d", 0 0, v0x1009e50_0;  alias, 1 drivers
v0x1008ce0_0 .net "out_pos", 0 0, L_0x100dc60;  alias, 1 drivers
v0x1008da0_0 .net "out_sop", 0 0, L_0xfe4880;  alias, 1 drivers
v0x1008e60_0 .net "pos0", 0 0, L_0x100d460;  1 drivers
v0x1008f20_0 .net "pos1", 0 0, L_0x100d9a0;  1 drivers
L_0x100dc60 .functor MUXZ 1, L_0x7f59e55c6018, L_0x100d460, L_0x100db50, C4<>;
S_0x10090a0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xfb2320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1009bd0_0 .var "a", 0 0;
v0x1009c70_0 .var "b", 0 0;
v0x1009d10_0 .var "c", 0 0;
v0x1009db0_0 .net "clk", 0 0, v0x100c440_0;  1 drivers
v0x1009e50_0 .var "d", 0 0;
v0x1009f40_0 .var/2u "fail", 0 0;
v0x1009fe0_0 .var/2u "fail1", 0 0;
v0x100a080_0 .net "tb_match", 0 0, L_0x100f5f0;  alias, 1 drivers
v0x100a120_0 .var "wavedrom_enable", 0 0;
v0x100a1c0_0 .var "wavedrom_title", 511 0;
E_0xfc4d40/0 .event negedge, v0x1009db0_0;
E_0xfc4d40/1 .event posedge, v0x1009db0_0;
E_0xfc4d40 .event/or E_0xfc4d40/0, E_0xfc4d40/1;
S_0x10093d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x10090a0;
 .timescale -12 -12;
v0x1009610_0 .var/2s "i", 31 0;
E_0xfc4be0 .event posedge, v0x1009db0_0;
S_0x1009710 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x10090a0;
 .timescale -12 -12;
v0x1009910_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x10099f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x10090a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x100a3a0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xfb2320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x100de10 .functor AND 1, v0x1009d10_0, v0x1009e50_0, C4<1>, C4<1>;
L_0x100e0c0 .functor NOT 1, v0x1009bd0_0, C4<0>, C4<0>, C4<0>;
L_0x100e150 .functor NOT 1, v0x1009c70_0, C4<0>, C4<0>, C4<0>;
L_0x100e2d0 .functor AND 1, L_0x100e0c0, L_0x100e150, C4<1>, C4<1>;
L_0x100e410 .functor AND 1, L_0x100e2d0, v0x1009d10_0, C4<1>, C4<1>;
L_0x100e4d0 .functor OR 1, L_0x100de10, L_0x100e410, C4<0>, C4<0>;
L_0x100e670 .functor NOT 1, v0x1009c70_0, C4<0>, C4<0>, C4<0>;
L_0x100e6e0 .functor OR 1, L_0x100e670, v0x1009e50_0, C4<0>, C4<0>;
L_0x100e7f0 .functor AND 1, v0x1009d10_0, L_0x100e6e0, C4<1>, C4<1>;
L_0x100e8b0 .functor NOT 1, v0x1009bd0_0, C4<0>, C4<0>, C4<0>;
L_0x100ea90 .functor AND 1, L_0x100e8b0, v0x1009c70_0, C4<1>, C4<1>;
L_0x100eb00 .functor OR 1, L_0x100e7f0, L_0x100ea90, C4<0>, C4<0>;
L_0x100ec80 .functor NOT 1, v0x1009bd0_0, C4<0>, C4<0>, C4<0>;
L_0x100ecf0 .functor OR 1, L_0x100ec80, v0x1009e50_0, C4<0>, C4<0>;
L_0x100ec10 .functor AND 1, v0x1009d10_0, L_0x100ecf0, C4<1>, C4<1>;
L_0x100ee80 .functor XNOR 1, L_0x100eb00, L_0x100ec10, C4<0>, C4<0>;
v0x100a560_0 .net *"_ivl_0", 0 0, L_0x100de10;  1 drivers
v0x100a640_0 .net *"_ivl_12", 0 0, L_0x100e670;  1 drivers
v0x100a720_0 .net *"_ivl_14", 0 0, L_0x100e6e0;  1 drivers
v0x100a810_0 .net *"_ivl_16", 0 0, L_0x100e7f0;  1 drivers
v0x100a8f0_0 .net *"_ivl_18", 0 0, L_0x100e8b0;  1 drivers
v0x100aa20_0 .net *"_ivl_2", 0 0, L_0x100e0c0;  1 drivers
v0x100ab00_0 .net *"_ivl_20", 0 0, L_0x100ea90;  1 drivers
v0x100abe0_0 .net *"_ivl_24", 0 0, L_0x100ec80;  1 drivers
v0x100acc0_0 .net *"_ivl_26", 0 0, L_0x100ecf0;  1 drivers
v0x100ae30_0 .net *"_ivl_30", 0 0, L_0x100ee80;  1 drivers
L_0x7f59e55c6060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x100aef0_0 .net *"_ivl_32", 0 0, L_0x7f59e55c6060;  1 drivers
v0x100afd0_0 .net *"_ivl_4", 0 0, L_0x100e150;  1 drivers
v0x100b0b0_0 .net *"_ivl_6", 0 0, L_0x100e2d0;  1 drivers
v0x100b190_0 .net *"_ivl_8", 0 0, L_0x100e410;  1 drivers
v0x100b270_0 .net "a", 0 0, v0x1009bd0_0;  alias, 1 drivers
v0x100b310_0 .net "b", 0 0, v0x1009c70_0;  alias, 1 drivers
v0x100b400_0 .net "c", 0 0, v0x1009d10_0;  alias, 1 drivers
v0x100b600_0 .net "d", 0 0, v0x1009e50_0;  alias, 1 drivers
v0x100b6f0_0 .net "out_pos", 0 0, L_0x100f020;  alias, 1 drivers
v0x100b7b0_0 .net "out_sop", 0 0, L_0x100e4d0;  alias, 1 drivers
v0x100b870_0 .net "pos0", 0 0, L_0x100eb00;  1 drivers
v0x100b930_0 .net "pos1", 0 0, L_0x100ec10;  1 drivers
L_0x100f020 .functor MUXZ 1, L_0x7f59e55c6060, L_0x100eb00, L_0x100ee80, C4<>;
S_0x100bab0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xfb2320;
 .timescale -12 -12;
E_0xfae9f0 .event anyedge, v0x100c8a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x100c8a0_0;
    %nor/r;
    %assign/vec4 v0x100c8a0_0, 0;
    %wait E_0xfae9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x10090a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1009f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1009fe0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x10090a0;
T_4 ;
    %wait E_0xfc4d40;
    %load/vec4 v0x100a080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1009f40_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x10090a0;
T_5 ;
    %wait E_0xfc4be0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1009e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009c70_0, 0;
    %assign/vec4 v0x1009bd0_0, 0;
    %wait E_0xfc4be0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1009e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009c70_0, 0;
    %assign/vec4 v0x1009bd0_0, 0;
    %wait E_0xfc4be0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1009e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009c70_0, 0;
    %assign/vec4 v0x1009bd0_0, 0;
    %wait E_0xfc4be0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1009e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009c70_0, 0;
    %assign/vec4 v0x1009bd0_0, 0;
    %wait E_0xfc4be0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1009e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009c70_0, 0;
    %assign/vec4 v0x1009bd0_0, 0;
    %wait E_0xfc4be0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1009e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009c70_0, 0;
    %assign/vec4 v0x1009bd0_0, 0;
    %wait E_0xfc4be0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1009e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009c70_0, 0;
    %assign/vec4 v0x1009bd0_0, 0;
    %wait E_0xfc4be0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1009e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009c70_0, 0;
    %assign/vec4 v0x1009bd0_0, 0;
    %wait E_0xfc4be0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1009e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009c70_0, 0;
    %assign/vec4 v0x1009bd0_0, 0;
    %wait E_0xfc4be0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1009e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009c70_0, 0;
    %assign/vec4 v0x1009bd0_0, 0;
    %wait E_0xfc4be0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1009e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009c70_0, 0;
    %assign/vec4 v0x1009bd0_0, 0;
    %wait E_0xfc4be0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1009e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009c70_0, 0;
    %assign/vec4 v0x1009bd0_0, 0;
    %wait E_0xfc4be0;
    %load/vec4 v0x1009f40_0;
    %store/vec4 v0x1009fe0_0, 0, 1;
    %fork t_1, S_0x10093d0;
    %jmp t_0;
    .scope S_0x10093d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1009610_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1009610_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xfc4be0;
    %load/vec4 v0x1009610_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1009e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009c70_0, 0;
    %assign/vec4 v0x1009bd0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1009610_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1009610_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x10090a0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfc4d40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1009e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1009c70_0, 0;
    %assign/vec4 v0x1009bd0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1009f40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1009fe0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xfb2320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100c440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x100c8a0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xfb2320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x100c440_0;
    %inv;
    %store/vec4 v0x100c440_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xfb2320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1009db0_0, v0x100cb20_0, v0x100c260_0, v0x100c300_0, v0x100c3a0_0, v0x100c4e0_0, v0x100c760_0, v0x100c6c0_0, v0x100c620_0, v0x100c580_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xfb2320;
T_9 ;
    %load/vec4 v0x100c800_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x100c800_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x100c800_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x100c800_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x100c800_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x100c800_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x100c800_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x100c800_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x100c800_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x100c800_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xfb2320;
T_10 ;
    %wait E_0xfc4d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x100c800_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x100c800_0, 4, 32;
    %load/vec4 v0x100ca50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x100c800_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x100c800_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x100c800_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x100c800_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x100c760_0;
    %load/vec4 v0x100c760_0;
    %load/vec4 v0x100c6c0_0;
    %xor;
    %load/vec4 v0x100c760_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x100c800_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x100c800_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x100c800_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x100c800_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x100c620_0;
    %load/vec4 v0x100c620_0;
    %load/vec4 v0x100c580_0;
    %xor;
    %load/vec4 v0x100c620_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x100c800_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x100c800_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x100c800_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x100c800_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/machine/ece241_2013_q2/iter0/response9/top_module.sv";
