Classic Timing Analyzer report for MBR_NEW
Fri Apr 26 18:35:37 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. tpd
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                         ;
+------------------------------+-------+---------------+-------------+---------------------------------------------------------+-----------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                                                    ; To                                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------------------------------------------------------+-----------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.983 ns    ; D5                                                      ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst2 ; --         ; CP       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.129 ns    ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst ; Q3                                                        ; CP         ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 6.005 ns    ; 1BUS2MDR                                                ; M5                                                        ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.615 ns    ; 1BUS2MDR                                                ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst3 ; --         ; CP       ; 0            ;
; Total number of failed paths ;       ;               ;             ;                                                         ;                                                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------------------------------------------------------+-----------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CP              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                 ;
+-------+--------------+------------+----------+-----------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                                        ; To Clock ;
+-------+--------------+------------+----------+-----------------------------------------------------------+----------+
; N/A   ; None         ; 4.983 ns   ; D5       ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst2 ; CP       ;
; N/A   ; None         ; 4.798 ns   ; D1       ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst2  ; CP       ;
; N/A   ; None         ; 4.637 ns   ; M5       ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst2 ; CP       ;
; N/A   ; None         ; 4.622 ns   ; M4       ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst3 ; CP       ;
; N/A   ; None         ; 4.575 ns   ; D4       ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst3 ; CP       ;
; N/A   ; None         ; 4.566 ns   ; M7       ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst  ; CP       ;
; N/A   ; None         ; 4.566 ns   ; M3       ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst   ; CP       ;
; N/A   ; None         ; 4.495 ns   ; M6       ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst1 ; CP       ;
; N/A   ; None         ; 4.488 ns   ; M2       ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst1  ; CP       ;
; N/A   ; None         ; 4.485 ns   ; M1       ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst2  ; CP       ;
; N/A   ; None         ; 4.279 ns   ; D7       ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst  ; CP       ;
; N/A   ; None         ; 4.271 ns   ; M0       ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst3  ; CP       ;
; N/A   ; None         ; 4.242 ns   ; D2       ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst1  ; CP       ;
; N/A   ; None         ; 4.183 ns   ; D3       ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst   ; CP       ;
; N/A   ; None         ; 4.117 ns   ; D6       ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst1 ; CP       ;
; N/A   ; None         ; 0.088 ns   ; 1BUS2MDR ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst2  ; CP       ;
; N/A   ; None         ; 0.077 ns   ; 1BUS2MDR ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst2 ; CP       ;
; N/A   ; None         ; -0.020 ns  ; D0       ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst3  ; CP       ;
; N/A   ; None         ; -0.333 ns  ; 1BUS2MDR ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst3  ; CP       ;
; N/A   ; None         ; -0.335 ns  ; 1BUS2MDR ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst1  ; CP       ;
; N/A   ; None         ; -0.336 ns  ; 1BUS2MDR ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst  ; CP       ;
; N/A   ; None         ; -0.338 ns  ; 1BUS2MDR ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst1 ; CP       ;
; N/A   ; None         ; -0.345 ns  ; 1BUS2MDR ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst   ; CP       ;
; N/A   ; None         ; -0.349 ns  ; 1BUS2MDR ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst3 ; CP       ;
+-------+--------------+------------+----------+-----------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------+
; tco                                                                                                             ;
+-------+--------------+------------+-----------------------------------------------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                                                      ; To ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------+----+------------+
; N/A   ; None         ; 8.129 ns   ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst   ; Q3 ; CP         ;
; N/A   ; None         ; 8.073 ns   ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst1 ; Q6 ; CP         ;
; N/A   ; None         ; 8.061 ns   ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst3  ; Q0 ; CP         ;
; N/A   ; None         ; 7.827 ns   ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst2 ; Q5 ; CP         ;
; N/A   ; None         ; 7.817 ns   ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst2 ; M5 ; CP         ;
; N/A   ; None         ; 7.669 ns   ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst  ; Q7 ; CP         ;
; N/A   ; None         ; 7.663 ns   ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst1  ; Q2 ; CP         ;
; N/A   ; None         ; 7.412 ns   ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst3 ; M4 ; CP         ;
; N/A   ; None         ; 7.407 ns   ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst3 ; Q4 ; CP         ;
; N/A   ; None         ; 7.405 ns   ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst2  ; Q1 ; CP         ;
; N/A   ; None         ; 7.395 ns   ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst2  ; M1 ; CP         ;
; N/A   ; None         ; 7.386 ns   ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst  ; M7 ; CP         ;
; N/A   ; None         ; 7.385 ns   ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst   ; M3 ; CP         ;
; N/A   ; None         ; 7.380 ns   ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst1  ; M2 ; CP         ;
; N/A   ; None         ; 7.366 ns   ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst3  ; M0 ; CP         ;
; N/A   ; None         ; 7.364 ns   ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst1 ; M6 ; CP         ;
+-------+--------------+------------+-----------------------------------------------------------+----+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+----------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To ;
+-------+-------------------+-----------------+----------+----+
; N/A   ; None              ; 6.005 ns        ; 1BUS2MDR ; M5 ;
; N/A   ; None              ; 5.590 ns        ; 1BUS2MDR ; M4 ;
; N/A   ; None              ; 5.563 ns        ; 1BUS2MDR ; M1 ;
; N/A   ; None              ; 5.125 ns        ; 1BUS2MDR ; M6 ;
; N/A   ; None              ; 5.125 ns        ; 1BUS2MDR ; M0 ;
; N/A   ; None              ; 5.108 ns        ; 1BUS2MDR ; M7 ;
; N/A   ; None              ; 5.108 ns        ; 1BUS2MDR ; M3 ;
; N/A   ; None              ; 5.108 ns        ; 1BUS2MDR ; M2 ;
+-------+-------------------+-----------------+----------+----+


+---------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                        ;
+---------------+-------------+-----------+----------+-----------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                                                        ; To Clock ;
+---------------+-------------+-----------+----------+-----------------------------------------------------------+----------+
; N/A           ; None        ; 0.615 ns  ; 1BUS2MDR ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst3 ; CP       ;
; N/A           ; None        ; 0.611 ns  ; 1BUS2MDR ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst   ; CP       ;
; N/A           ; None        ; 0.604 ns  ; 1BUS2MDR ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst1 ; CP       ;
; N/A           ; None        ; 0.602 ns  ; 1BUS2MDR ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst  ; CP       ;
; N/A           ; None        ; 0.601 ns  ; 1BUS2MDR ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst1  ; CP       ;
; N/A           ; None        ; 0.599 ns  ; 1BUS2MDR ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst3  ; CP       ;
; N/A           ; None        ; 0.286 ns  ; D0       ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst3  ; CP       ;
; N/A           ; None        ; 0.189 ns  ; 1BUS2MDR ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst2 ; CP       ;
; N/A           ; None        ; 0.178 ns  ; 1BUS2MDR ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst2  ; CP       ;
; N/A           ; None        ; -3.851 ns ; D6       ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst1 ; CP       ;
; N/A           ; None        ; -3.917 ns ; D3       ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst   ; CP       ;
; N/A           ; None        ; -3.976 ns ; D2       ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst1  ; CP       ;
; N/A           ; None        ; -4.005 ns ; M0       ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst3  ; CP       ;
; N/A           ; None        ; -4.013 ns ; D7       ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst  ; CP       ;
; N/A           ; None        ; -4.219 ns ; M1       ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst2  ; CP       ;
; N/A           ; None        ; -4.222 ns ; M2       ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst1  ; CP       ;
; N/A           ; None        ; -4.229 ns ; M6       ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst1 ; CP       ;
; N/A           ; None        ; -4.300 ns ; M7       ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst  ; CP       ;
; N/A           ; None        ; -4.300 ns ; M3       ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst   ; CP       ;
; N/A           ; None        ; -4.309 ns ; D4       ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst3 ; CP       ;
; N/A           ; None        ; -4.356 ns ; M4       ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst3 ; CP       ;
; N/A           ; None        ; -4.371 ns ; M5       ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst2 ; CP       ;
; N/A           ; None        ; -4.532 ns ; D1       ; register-8_with_CLR:inst1|register-4_with_CLR:inst|inst2  ; CP       ;
; N/A           ; None        ; -4.717 ns ; D5       ; register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst2 ; CP       ;
+---------------+-------------+-----------+----------+-----------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Fri Apr 26 18:35:37 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MBR_NEW -c MBR_NEW --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CP" is an undefined clock
Info: No valid register-to-register data paths exist for clock "CP"
Info: tsu for register "register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst2" (data pin = "D5", clock pin = "CP") is 4.983 ns
    Info: + Longest pin to register delay is 7.875 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 1; PIN Node = 'D5'
        Info: 2: + IC(6.396 ns) + CELL(0.366 ns) = 7.767 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 1; COMB Node = 'mux2-8:inst|inst12~10'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.875 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 2; REG Node = 'register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst2'
        Info: Total cell delay = 1.479 ns ( 18.78 % )
        Info: Total interconnect delay = 6.396 ns ( 81.22 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CP" to destination register is 2.852 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP~clkctrl'
        Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 2; REG Node = 'register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst2'
        Info: Total cell delay = 1.806 ns ( 63.32 % )
        Info: Total interconnect delay = 1.046 ns ( 36.68 % )
Info: tco from clock "CP" to destination pin "Q3" through register "register-8_with_CLR:inst1|register-4_with_CLR:inst|inst" is 8.129 ns
    Info: + Longest clock path from clock "CP" to source register is 2.852 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP~clkctrl'
        Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 2; REG Node = 'register-8_with_CLR:inst1|register-4_with_CLR:inst|inst'
        Info: Total cell delay = 1.806 ns ( 63.32 % )
        Info: Total interconnect delay = 1.046 ns ( 36.68 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 4.973 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 2; REG Node = 'register-8_with_CLR:inst1|register-4_with_CLR:inst|inst'
        Info: 2: + IC(1.837 ns) + CELL(3.136 ns) = 4.973 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'Q3'
        Info: Total cell delay = 3.136 ns ( 63.06 % )
        Info: Total interconnect delay = 1.837 ns ( 36.94 % )
Info: Longest tpd from source pin "1BUS2MDR" to destination pin "M5" is 6.005 ns
    Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 16; PIN Node = '1BUS2MDR'
    Info: 2: + IC(1.497 ns) + CELL(3.368 ns) = 6.005 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'M5'
    Info: Total cell delay = 4.508 ns ( 75.07 % )
    Info: Total interconnect delay = 1.497 ns ( 24.93 % )
Info: th for register "register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst3" (data pin = "1BUS2MDR", clock pin = "CP") is 0.615 ns
    Info: + Longest clock path from clock "CP" to destination register is 2.852 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP~clkctrl'
        Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X1_Y6_N17; Fanout = 2; REG Node = 'register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst3'
        Info: Total cell delay = 1.806 ns ( 63.32 % )
        Info: Total interconnect delay = 1.046 ns ( 36.68 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 2.543 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 16; PIN Node = '1BUS2MDR'
        Info: 2: + IC(1.089 ns) + CELL(0.206 ns) = 2.435 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 1; COMB Node = 'mux2-8:inst|inst13~10'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.543 ns; Loc. = LCFF_X1_Y6_N17; Fanout = 2; REG Node = 'register-8_with_CLR:inst1|register-4_with_CLR:inst2|inst3'
        Info: Total cell delay = 1.454 ns ( 57.18 % )
        Info: Total interconnect delay = 1.089 ns ( 42.82 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 183 megabytes
    Info: Processing ended: Fri Apr 26 18:35:37 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


