/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [15:0] _03_;
  wire [13:0] _04_;
  reg [2:0] _05_;
  reg [14:0] _06_;
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [22:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [15:0] celloutsig_0_33z;
  wire [16:0] celloutsig_0_34z;
  wire [12:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_49z;
  wire [4:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [24:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = ~(celloutsig_1_5z & celloutsig_1_6z);
  assign celloutsig_0_12z = ~(celloutsig_0_9z[4] & celloutsig_0_2z);
  assign celloutsig_0_1z = ~(in_data[79] & celloutsig_0_0z[7]);
  assign celloutsig_0_14z = ~((celloutsig_0_12z | celloutsig_0_2z) & in_data[33]);
  assign celloutsig_0_49z = _00_ | celloutsig_0_0z[6];
  assign celloutsig_0_5z = celloutsig_0_3z | celloutsig_0_2z;
  assign celloutsig_0_25z = celloutsig_0_14z | celloutsig_0_15z;
  assign celloutsig_0_29z = _01_ | in_data[91];
  assign celloutsig_0_2z = celloutsig_0_0z[9] ^ celloutsig_0_0z[10];
  assign celloutsig_0_13z = ~(celloutsig_0_11z ^ celloutsig_0_6z[3]);
  assign celloutsig_0_16z = ~(celloutsig_0_3z ^ celloutsig_0_5z);
  assign celloutsig_0_21z = ~(celloutsig_0_14z ^ celloutsig_0_17z);
  assign celloutsig_0_24z = ~(celloutsig_0_4z[4] ^ _02_);
  reg [15:0] _20_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _20_ <= 16'h0000;
    else _20_ <= in_data[61:46];
  assign { _03_[15:10], _00_, _03_[8:0] } = _20_;
  reg [13:0] _21_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _21_ <= 14'h0000;
    else _21_ <= { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_1z };
  assign { _04_[13:7], _02_, _04_[5:1], _01_ } = _21_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 3'h0;
    else _05_ <= celloutsig_0_0z[8:6];
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _06_ <= 15'h0000;
    else _06_ <= { celloutsig_0_9z[7:4], celloutsig_0_0z };
  assign celloutsig_1_8z = { in_data[143:120], celloutsig_1_7z } / { 1'h1, in_data[131:117], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_3z = celloutsig_1_2z[2:0] == { in_data[122], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = celloutsig_1_2z[4:3] == { celloutsig_1_2z[3], celloutsig_1_3z };
  assign celloutsig_0_15z = celloutsig_0_0z[9:0] == celloutsig_0_0z[10:1];
  assign celloutsig_0_18z = { celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_7z } == { celloutsig_0_9z[6:3], celloutsig_0_2z, _05_, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_3z = { celloutsig_0_0z[10:9], celloutsig_0_1z } <= celloutsig_0_0z[4:2];
  assign celloutsig_1_5z = { celloutsig_1_2z[5], celloutsig_1_2z } <= { celloutsig_1_2z[4:0], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_11z = in_data[26:21] <= celloutsig_0_0z[8:3];
  assign celloutsig_1_0z = in_data[133:112] < in_data[123:102];
  assign celloutsig_0_26z = { celloutsig_0_23z[4:1], celloutsig_0_18z, celloutsig_0_14z } < { celloutsig_0_9z[5:1], celloutsig_0_5z };
  assign celloutsig_0_34z = { _04_[13:7], _02_, _04_[5:1], _01_, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_24z } % { 1'h1, celloutsig_0_33z[8:0], celloutsig_0_4z, celloutsig_0_29z, celloutsig_0_18z };
  assign celloutsig_0_6z = celloutsig_0_0z[9:3] % { 1'h1, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_27z = { _06_[4], celloutsig_0_7z, celloutsig_0_13z } % { 1'h1, celloutsig_0_25z, celloutsig_0_18z };
  assign celloutsig_0_50z = celloutsig_0_36z[12:6] % { 1'h1, celloutsig_0_6z[5:1], celloutsig_0_24z };
  assign celloutsig_1_10z = { celloutsig_1_8z[17:13], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z } % { 1'h1, in_data[123:122], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[74] ? in_data[33:23] : in_data[28:18];
  assign celloutsig_0_33z = celloutsig_0_25z ? { in_data[83:75], _05_, celloutsig_0_3z, _05_ } : { celloutsig_0_0z, celloutsig_0_27z, celloutsig_0_7z, celloutsig_0_26z };
  assign celloutsig_0_36z = _06_[2] ? { _04_[9:7], _02_, _04_[5:2], celloutsig_0_17z, celloutsig_0_20z } : { celloutsig_0_34z[13:2], celloutsig_0_26z };
  assign celloutsig_1_2z = in_data[157] ? { in_data[132:128], celloutsig_1_0z } : { in_data[140:138], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_9z[10:1] = celloutsig_0_4z[0] ? celloutsig_0_0z[9:0] : { celloutsig_0_6z[1:0], celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_20z = in_data[59] ? { _04_[2:1], celloutsig_0_12z, celloutsig_0_7z } : in_data[24:21];
  assign celloutsig_0_17z = & { celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_9z[6:2], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_7z = | { in_data[183:175], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_1z = ~^ { in_data[154:151], celloutsig_1_0z };
  assign celloutsig_1_6z = ~^ { in_data[191:183], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_10z[11:3], celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_9z = ^ { celloutsig_1_2z[2:0], celloutsig_1_3z };
  assign celloutsig_0_7z = ^ celloutsig_0_6z[3:0];
  assign celloutsig_1_18z = { celloutsig_1_8z[22:21], celloutsig_1_15z } >> celloutsig_1_2z[5:3];
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z } >>> in_data[41:37];
  assign celloutsig_0_23z = { celloutsig_0_9z[7:1], celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_14z } >>> { celloutsig_0_9z[10:1], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_14z, _05_ };
  assign _03_[9] = _00_;
  assign { _04_[6], _04_[0] } = { _02_, _01_ };
  assign celloutsig_0_9z[0] = celloutsig_0_5z;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
