<stg><name>conv2d_kernel_Pipeline_VITIS_LOOP_42_1</name>


<trans_list>

<trans id="23" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="27" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="28" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
newFuncRoot:1 %sext_ln42_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln42

]]></Node>
<StgValue><ssdm name="sext_ln42_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="61">
<![CDATA[
newFuncRoot:2 %sext_ln42_cast = sext i61 %sext_ln42_read

]]></Node>
<StgValue><ssdm name="sext_ln42_cast"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %HBM0, void @empty_8, i32 0, i32 0, void @empty, i32 64, i32 0, void @empty_15, void @empty_12, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln42 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="7">
<![CDATA[
for.inc:3 %trunc_ln42 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:7 %add_ln42 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:8 %br_ln42 = br i1 %trunc_ln42, void, void %for.inc.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split._crit_edge:0 %store_ln42 = store i7 %add_ln42, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split._crit_edge:1 %br_ln42 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
for.inc:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %HBM0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc:2 %HBM0_addr = getelementptr i64 %HBM0, i64 %sext_ln42_cast

]]></Node>
<StgValue><ssdm name="HBM0_addr"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:4 %specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln43"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:5 %speclooptripcount_ln42 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 450, i64 450, i64 450

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln42"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc:6 %specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %HBM0_addr_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %HBM0_addr

]]></Node>
<StgValue><ssdm name="HBM0_addr_read"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %for.inc.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="29" name="HBM0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="HBM0"/></StgValue>
</port>
<port id="30" name="sext_ln42" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln42"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="32" from="StgValue_31" to="i" fromId="31" toId="4">
</dataflow>
<dataflow id="34" from="_ssdm_op_Read.ap_auto.i61" to="sext_ln42_read" fromId="33" toId="5">
</dataflow>
<dataflow id="35" from="sext_ln42" to="sext_ln42_read" fromId="30" toId="5">
</dataflow>
<dataflow id="36" from="sext_ln42_read" to="sext_ln42_cast" fromId="5" toId="6">
</dataflow>
<dataflow id="38" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="37" toId="7">
</dataflow>
<dataflow id="39" from="HBM0" to="specinterface_ln0" fromId="29" toId="7">
</dataflow>
<dataflow id="41" from="empty_8" to="specinterface_ln0" fromId="40" toId="7">
</dataflow>
<dataflow id="43" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="44" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="46" from="empty" to="specinterface_ln0" fromId="45" toId="7">
</dataflow>
<dataflow id="48" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="49" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="51" from="empty_15" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="53" from="empty_12" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="54" from="empty" to="specinterface_ln0" fromId="45" toId="7">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="57" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="58" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="59" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="60" from="empty" to="specinterface_ln0" fromId="45" toId="7">
</dataflow>
<dataflow id="61" from="empty" to="specinterface_ln0" fromId="45" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="67" from="StgValue_66" to="store_ln42" fromId="66" toId="8">
</dataflow>
<dataflow id="68" from="i" to="store_ln42" fromId="4" toId="8">
</dataflow>
<dataflow id="69" from="i" to="i_1" fromId="4" toId="10">
</dataflow>
<dataflow id="70" from="i_1" to="trunc_ln42" fromId="10" toId="11">
</dataflow>
<dataflow id="71" from="i_1" to="add_ln42" fromId="10" toId="12">
</dataflow>
<dataflow id="73" from="StgValue_72" to="add_ln42" fromId="72" toId="12">
</dataflow>
<dataflow id="74" from="trunc_ln42" to="br_ln42" fromId="11" toId="13">
</dataflow>
<dataflow id="75" from="add_ln42" to="store_ln42" fromId="12" toId="14">
</dataflow>
<dataflow id="76" from="i" to="store_ln42" fromId="4" toId="14">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="77" toId="16">
</dataflow>
<dataflow id="79" from="HBM0" to="specbitsmap_ln0" fromId="29" toId="16">
</dataflow>
<dataflow id="80" from="HBM0" to="HBM0_addr" fromId="29" toId="17">
</dataflow>
<dataflow id="81" from="sext_ln42_cast" to="HBM0_addr" fromId="6" toId="17">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecPipeline" to="specpipeline_ln43" fromId="82" toId="18">
</dataflow>
<dataflow id="84" from="StgValue_31" to="specpipeline_ln43" fromId="31" toId="18">
</dataflow>
<dataflow id="85" from="StgValue_42" to="specpipeline_ln43" fromId="42" toId="18">
</dataflow>
<dataflow id="86" from="StgValue_42" to="specpipeline_ln43" fromId="42" toId="18">
</dataflow>
<dataflow id="87" from="StgValue_42" to="specpipeline_ln43" fromId="42" toId="18">
</dataflow>
<dataflow id="88" from="empty" to="specpipeline_ln43" fromId="45" toId="18">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln42" fromId="89" toId="19">
</dataflow>
<dataflow id="92" from="StgValue_91" to="speclooptripcount_ln42" fromId="91" toId="19">
</dataflow>
<dataflow id="93" from="StgValue_91" to="speclooptripcount_ln42" fromId="91" toId="19">
</dataflow>
<dataflow id="94" from="StgValue_91" to="speclooptripcount_ln42" fromId="91" toId="19">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecLoopName" to="specloopname_ln42" fromId="95" toId="20">
</dataflow>
<dataflow id="98" from="empty_7" to="specloopname_ln42" fromId="97" toId="20">
</dataflow>
<dataflow id="100" from="_ssdm_op_Read.m_axi.p1i64" to="HBM0_addr_read" fromId="99" toId="21">
</dataflow>
<dataflow id="101" from="HBM0_addr" to="HBM0_addr_read" fromId="17" toId="21">
</dataflow>
<dataflow id="102" from="trunc_ln42" to="StgValue_3" fromId="11" toId="3">
</dataflow>
</dataflows>


</stg>
