
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	00 14 00 20 09 17 00 00 e7 4f 00 00 dd 16 00 00     ... .....O......
  10:	dd 16 00 00 dd 16 00 00 dd 16 00 00 00 00 00 00     ................
	...
  2c:	e5 13 00 00 dd 16 00 00 00 00 00 00 91 13 00 00     ................
  3c:	dd 16 00 00                                         ....

00000040 <_irq_vector_table>:
  40:	95 14 00 00 95 14 00 00 95 14 00 00 95 14 00 00     ................
  50:	95 14 00 00 95 14 00 00 95 14 00 00 95 14 00 00     ................
  60:	95 14 00 00 95 14 00 00 95 14 00 00 95 14 00 00     ................
  70:	95 14 00 00 95 14 00 00 95 14 00 00 95 14 00 00     ................
  80:	95 14 00 00 95 14 00 00 95 14 00 00 95 14 00 00     ................
  90:	95 14 00 00 95 14 00 00 95 14 00 00 95 14 00 00     ................
  a0:	95 14 00 00 95 14 00 00 95 14 00 00 95 14 00 00     ................
  b0:	95 14 00 00 95 14 00 00 95 14 00 00 95 14 00 00     ................
  c0:	95 14 00 00 95 14 00 00 95 14 00 00 95 14 00 00     ................
  d0:	95 14 00 00 95 14 00 00 95 14 00 00 95 14 00 00     ................
  e0:	95 14 00 00 95 14 00 00 95 14 00 00 95 14 00 00     ................
  f0:	95 14 00 00 95 14 00 00 95 14 00 00 95 14 00 00     ................

Disassembly of section text:

00000100 <__aeabi_uldivmod>:
     100:	b953      	cbnz	r3, 118 <__aeabi_uldivmod+0x18>
     102:	b94a      	cbnz	r2, 118 <__aeabi_uldivmod+0x18>
     104:	2900      	cmp	r1, #0
     106:	bf08      	it	eq
     108:	2800      	cmpeq	r0, #0
     10a:	bf1c      	itt	ne
     10c:	f04f 31ff 	movne.w	r1, #4294967295
     110:	f04f 30ff 	movne.w	r0, #4294967295
     114:	f000 b80c 	b.w	130 <__aeabi_idiv0>
     118:	f1ad 0c08 	sub.w	ip, sp, #8
     11c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     120:	f000 f808 	bl	134 <__udivmoddi4>
     124:	f8dd e004 	ldr.w	lr, [sp, #4]
     128:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     12c:	b004      	add	sp, #16
     12e:	4770      	bx	lr

00000130 <__aeabi_idiv0>:
     130:	4770      	bx	lr
     132:	bf00      	nop

00000134 <__udivmoddi4>:
     134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     138:	4607      	mov	r7, r0
     13a:	468c      	mov	ip, r1
     13c:	4608      	mov	r0, r1
     13e:	9e09      	ldr	r6, [sp, #36]	; 0x24
     140:	4615      	mov	r5, r2
     142:	463c      	mov	r4, r7
     144:	4619      	mov	r1, r3
     146:	2b00      	cmp	r3, #0
     148:	f040 80c6 	bne.w	2d8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x16b>
     14c:	4282      	cmp	r2, r0
     14e:	fab2 f782 	clz	r7, r2
     152:	d946      	bls.n	1e2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x75>
     154:	b14f      	cbz	r7, 16a <__data_size+0x2>
     156:	f1c7 0e20 	rsb	lr, r7, #32
     15a:	fa24 fe0e 	lsr.w	lr, r4, lr
     15e:	fa00 f307 	lsl.w	r3, r0, r7
     162:	40bd      	lsls	r5, r7
     164:	ea4e 0c03 	orr.w	ip, lr, r3
     168:	40bc      	lsls	r4, r7
     16a:	ea4f 4815 	mov.w	r8, r5, lsr #16
     16e:	fa1f fe85 	uxth.w	lr, r5
     172:	fbbc f9f8 	udiv	r9, ip, r8
     176:	0c22      	lsrs	r2, r4, #16
     178:	fb08 c319 	mls	r3, r8, r9, ip
     17c:	fb09 fa0e 	mul.w	sl, r9, lr
     180:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
     184:	459a      	cmp	sl, r3
     186:	d928      	bls.n	1da <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x6d>
     188:	18eb      	adds	r3, r5, r3
     18a:	f109 30ff 	add.w	r0, r9, #4294967295
     18e:	d204      	bcs.n	19a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2d>
     190:	459a      	cmp	sl, r3
     192:	d902      	bls.n	19a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2d>
     194:	f1a9 0002 	sub.w	r0, r9, #2
     198:	442b      	add	r3, r5
     19a:	eba3 030a 	sub.w	r3, r3, sl
     19e:	b2a4      	uxth	r4, r4
     1a0:	fbb3 f2f8 	udiv	r2, r3, r8
     1a4:	fb08 3312 	mls	r3, r8, r2, r3
     1a8:	fb02 fe0e 	mul.w	lr, r2, lr
     1ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     1b0:	45a6      	cmp	lr, r4
     1b2:	d914      	bls.n	1de <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x71>
     1b4:	192c      	adds	r4, r5, r4
     1b6:	f102 33ff 	add.w	r3, r2, #4294967295
     1ba:	d203      	bcs.n	1c4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x57>
     1bc:	45a6      	cmp	lr, r4
     1be:	d901      	bls.n	1c4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x57>
     1c0:	1e93      	subs	r3, r2, #2
     1c2:	442c      	add	r4, r5
     1c4:	eba4 040e 	sub.w	r4, r4, lr
     1c8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     1cc:	b11e      	cbz	r6, 1d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x69>
     1ce:	40fc      	lsrs	r4, r7
     1d0:	2300      	movs	r3, #0
     1d2:	6034      	str	r4, [r6, #0]
     1d4:	6073      	str	r3, [r6, #4]
     1d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     1da:	4648      	mov	r0, r9
     1dc:	e7dd      	b.n	19a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2d>
     1de:	4613      	mov	r3, r2
     1e0:	e7f0      	b.n	1c4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x57>
     1e2:	b902      	cbnz	r2, 1e6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x79>
     1e4:	deff      	udf	#255	; 0xff
     1e6:	bb87      	cbnz	r7, 24a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xdd>
     1e8:	1a83      	subs	r3, r0, r2
     1ea:	2101      	movs	r1, #1
     1ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     1f0:	b2aa      	uxth	r2, r5
     1f2:	fbb3 fcfe 	udiv	ip, r3, lr
     1f6:	0c20      	lsrs	r0, r4, #16
     1f8:	fb0e 331c 	mls	r3, lr, ip, r3
     1fc:	fb0c f802 	mul.w	r8, ip, r2
     200:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
     204:	4598      	cmp	r8, r3
     206:	d963      	bls.n	2d0 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x163>
     208:	18eb      	adds	r3, r5, r3
     20a:	f10c 30ff 	add.w	r0, ip, #4294967295
     20e:	d204      	bcs.n	21a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xad>
     210:	4598      	cmp	r8, r3
     212:	d902      	bls.n	21a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xad>
     214:	f1ac 0002 	sub.w	r0, ip, #2
     218:	442b      	add	r3, r5
     21a:	eba3 0308 	sub.w	r3, r3, r8
     21e:	b2a4      	uxth	r4, r4
     220:	fbb3 fcfe 	udiv	ip, r3, lr
     224:	fb0e 331c 	mls	r3, lr, ip, r3
     228:	fb0c f202 	mul.w	r2, ip, r2
     22c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     230:	42a2      	cmp	r2, r4
     232:	d94f      	bls.n	2d4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x167>
     234:	192c      	adds	r4, r5, r4
     236:	f10c 33ff 	add.w	r3, ip, #4294967295
     23a:	d204      	bcs.n	246 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xd9>
     23c:	42a2      	cmp	r2, r4
     23e:	d902      	bls.n	246 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xd9>
     240:	f1ac 0302 	sub.w	r3, ip, #2
     244:	442c      	add	r4, r5
     246:	1aa4      	subs	r4, r4, r2
     248:	e7be      	b.n	1c8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x5b>
     24a:	f1c7 0c20 	rsb	ip, r7, #32
     24e:	fa20 f80c 	lsr.w	r8, r0, ip
     252:	fa00 f307 	lsl.w	r3, r0, r7
     256:	fa24 fc0c 	lsr.w	ip, r4, ip
     25a:	40bd      	lsls	r5, r7
     25c:	ea4c 0203 	orr.w	r2, ip, r3
     260:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     264:	b2ab      	uxth	r3, r5
     266:	fbb8 fcfe 	udiv	ip, r8, lr
     26a:	0c11      	lsrs	r1, r2, #16
     26c:	fb0e 801c 	mls	r0, lr, ip, r8
     270:	fb0c f903 	mul.w	r9, ip, r3
     274:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
     278:	4581      	cmp	r9, r0
     27a:	fa04 f407 	lsl.w	r4, r4, r7
     27e:	d923      	bls.n	2c8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x15b>
     280:	1828      	adds	r0, r5, r0
     282:	f10c 31ff 	add.w	r1, ip, #4294967295
     286:	d204      	bcs.n	292 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x125>
     288:	4581      	cmp	r9, r0
     28a:	d902      	bls.n	292 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x125>
     28c:	f1ac 0102 	sub.w	r1, ip, #2
     290:	4428      	add	r0, r5
     292:	eba0 0009 	sub.w	r0, r0, r9
     296:	b292      	uxth	r2, r2
     298:	fbb0 fcfe 	udiv	ip, r0, lr
     29c:	fb0e 001c 	mls	r0, lr, ip, r0
     2a0:	fb0c f803 	mul.w	r8, ip, r3
     2a4:	ea42 4300 	orr.w	r3, r2, r0, lsl #16
     2a8:	4598      	cmp	r8, r3
     2aa:	d90f      	bls.n	2cc <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x15f>
     2ac:	18eb      	adds	r3, r5, r3
     2ae:	f10c 32ff 	add.w	r2, ip, #4294967295
     2b2:	d204      	bcs.n	2be <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x151>
     2b4:	4598      	cmp	r8, r3
     2b6:	d902      	bls.n	2be <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x151>
     2b8:	f1ac 0202 	sub.w	r2, ip, #2
     2bc:	442b      	add	r3, r5
     2be:	eba3 0308 	sub.w	r3, r3, r8
     2c2:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
     2c6:	e791      	b.n	1ec <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x7f>
     2c8:	4661      	mov	r1, ip
     2ca:	e7e2      	b.n	292 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x125>
     2cc:	4662      	mov	r2, ip
     2ce:	e7f6      	b.n	2be <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x151>
     2d0:	4660      	mov	r0, ip
     2d2:	e7a2      	b.n	21a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xad>
     2d4:	4663      	mov	r3, ip
     2d6:	e7b6      	b.n	246 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xd9>
     2d8:	4283      	cmp	r3, r0
     2da:	d905      	bls.n	2e8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x17b>
     2dc:	b10e      	cbz	r6, 2e2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x175>
     2de:	e9c6 7000 	strd	r7, r0, [r6]
     2e2:	2100      	movs	r1, #0
     2e4:	4608      	mov	r0, r1
     2e6:	e776      	b.n	1d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x69>
     2e8:	fab3 f183 	clz	r1, r3
     2ec:	b981      	cbnz	r1, 310 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1a3>
     2ee:	4283      	cmp	r3, r0
     2f0:	d301      	bcc.n	2f6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x189>
     2f2:	42ba      	cmp	r2, r7
     2f4:	d80a      	bhi.n	30c <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x19f>
     2f6:	1abc      	subs	r4, r7, r2
     2f8:	eb60 0303 	sbc.w	r3, r0, r3
     2fc:	2001      	movs	r0, #1
     2fe:	469c      	mov	ip, r3
     300:	2e00      	cmp	r6, #0
     302:	d068      	beq.n	3d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x269>
     304:	e9c6 4c00 	strd	r4, ip, [r6]
     308:	2100      	movs	r1, #0
     30a:	e764      	b.n	1d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x69>
     30c:	4608      	mov	r0, r1
     30e:	e7f7      	b.n	300 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x193>
     310:	f1c1 0c20 	rsb	ip, r1, #32
     314:	408b      	lsls	r3, r1
     316:	fa22 f40c 	lsr.w	r4, r2, ip
     31a:	431c      	orrs	r4, r3
     31c:	fa02 f501 	lsl.w	r5, r2, r1
     320:	fa00 f301 	lsl.w	r3, r0, r1
     324:	fa27 f20c 	lsr.w	r2, r7, ip
     328:	fa20 fb0c 	lsr.w	fp, r0, ip
     32c:	ea4f 4914 	mov.w	r9, r4, lsr #16
     330:	4313      	orrs	r3, r2
     332:	fbbb f8f9 	udiv	r8, fp, r9
     336:	fa1f fe84 	uxth.w	lr, r4
     33a:	fb09 bb18 	mls	fp, r9, r8, fp
     33e:	0c1a      	lsrs	r2, r3, #16
     340:	fb08 fa0e 	mul.w	sl, r8, lr
     344:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
     348:	4592      	cmp	sl, r2
     34a:	fa07 f701 	lsl.w	r7, r7, r1
     34e:	d93e      	bls.n	3ce <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x261>
     350:	18a2      	adds	r2, r4, r2
     352:	f108 30ff 	add.w	r0, r8, #4294967295
     356:	d204      	bcs.n	362 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1f5>
     358:	4592      	cmp	sl, r2
     35a:	d902      	bls.n	362 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1f5>
     35c:	f1a8 0002 	sub.w	r0, r8, #2
     360:	4422      	add	r2, r4
     362:	eba2 020a 	sub.w	r2, r2, sl
     366:	b29b      	uxth	r3, r3
     368:	fbb2 f8f9 	udiv	r8, r2, r9
     36c:	fb09 2218 	mls	r2, r9, r8, r2
     370:	fb08 fe0e 	mul.w	lr, r8, lr
     374:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
     378:	4596      	cmp	lr, r2
     37a:	d92a      	bls.n	3d2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x265>
     37c:	18a2      	adds	r2, r4, r2
     37e:	f108 33ff 	add.w	r3, r8, #4294967295
     382:	d204      	bcs.n	38e <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x221>
     384:	4596      	cmp	lr, r2
     386:	d902      	bls.n	38e <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x221>
     388:	f1a8 0302 	sub.w	r3, r8, #2
     38c:	4422      	add	r2, r4
     38e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     392:	fba0 9305 	umull	r9, r3, r0, r5
     396:	eba2 020e 	sub.w	r2, r2, lr
     39a:	429a      	cmp	r2, r3
     39c:	46ce      	mov	lr, r9
     39e:	4698      	mov	r8, r3
     3a0:	d302      	bcc.n	3a8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x23b>
     3a2:	d106      	bne.n	3b2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x245>
     3a4:	454f      	cmp	r7, r9
     3a6:	d204      	bcs.n	3b2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x245>
     3a8:	ebb9 0e05 	subs.w	lr, r9, r5
     3ac:	eb63 0804 	sbc.w	r8, r3, r4
     3b0:	3801      	subs	r0, #1
     3b2:	b186      	cbz	r6, 3d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x269>
     3b4:	ebb7 030e 	subs.w	r3, r7, lr
     3b8:	eb62 0708 	sbc.w	r7, r2, r8
     3bc:	fa07 fc0c 	lsl.w	ip, r7, ip
     3c0:	40cb      	lsrs	r3, r1
     3c2:	ea4c 0303 	orr.w	r3, ip, r3
     3c6:	40cf      	lsrs	r7, r1
     3c8:	e9c6 3700 	strd	r3, r7, [r6]
     3cc:	e79c      	b.n	308 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x19b>
     3ce:	4640      	mov	r0, r8
     3d0:	e7c7      	b.n	362 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x1f5>
     3d2:	4643      	mov	r3, r8
     3d4:	e7db      	b.n	38e <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x221>
     3d6:	4631      	mov	r1, r6
     3d8:	e6fd      	b.n	1d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x69>
	...

000003dc <main>:
 * @file Sample app using the Fujitsu MB85RC256V FRAM through I2C.
 */


void main(void)
{
     3dc:	b508      	push	{r3, lr}
	printk("Hello World! %s\n", CONFIG_BOARD);
     3de:	4905      	ldr	r1, [pc, #20]	; (3f4 <main+0x18>)
     3e0:	4805      	ldr	r0, [pc, #20]	; (3f8 <main+0x1c>)
     3e2:	f004 fcd3 	bl	4d8c <printk>
	mini_motor_init();
     3e6:	f000 f809 	bl	3fc <mini_motor_init>
	miniMotor_drive(100);
}
     3ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	miniMotor_drive(100);
     3ee:	2064      	movs	r0, #100	; 0x64
     3f0:	f000 b81a 	b.w	428 <miniMotor_drive>
     3f4:	00005fcc 	.word	0x00005fcc
     3f8:	00005fe0 	.word	0x00005fe0

000003fc <mini_motor_init>:
                         uint8_t *data, uint32_t num_bytes);
static int I2CReadBytes(const struct device *i2c_dev, uint16_t addr,
                        uint8_t *data, uint32_t num_bytes);

int mini_motor_init(void)
{
     3fc:	b508      	push	{r3, lr}
    i2c_dev = DEVICE_DT_GET(DT_NODELABEL(i2c0));
     3fe:	4b07      	ldr	r3, [pc, #28]	; (41c <CONFIG_FLASH_SIZE+0x1c>)
     400:	4807      	ldr	r0, [pc, #28]	; (420 <CONFIG_FLASH_SIZE+0x20>)
     402:	6018      	str	r0, [r3, #0]
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
     404:	f005 f9f6 	bl	57f4 <z_device_is_ready>
    if (!device_is_ready(i2c_dev))
     408:	b928      	cbnz	r0, 416 <CONFIG_FLASH_SIZE+0x16>
    {
        printk("I2C: Device is not ready.\n");
     40a:	4806      	ldr	r0, [pc, #24]	; (424 <CONFIG_FLASH_SIZE+0x24>)
     40c:	f004 fcbe 	bl	4d8c <printk>
        return -1;
     410:	f04f 30ff 	mov.w	r0, #4294967295
    }

    return 0;
}
     414:	bd08      	pop	{r3, pc}
    return 0;
     416:	2000      	movs	r0, #0
     418:	e7fc      	b.n	414 <CONFIG_FLASH_SIZE+0x14>
     41a:	bf00      	nop
     41c:	200002f8 	.word	0x200002f8
     420:	00005bc8 	.word	0x00005bc8
     424:	00005ff1 	.word	0x00005ff1

00000428 <miniMotor_drive>:
//  - 00 = HI-Z
//  - 01 = Reverse
//  - 10 = Forward
//  - 11 = H-H (brake)
void miniMotor_drive(int speed)
{
     428:	b537      	push	{r0, r1, r2, r4, r5, lr}
    uint8_t regValue = 0x80; // Before we do anything, we'll want to
    //  clear the fault status. To do that
    //  write 0x80 to register 0x01 on the
    //  DRV8830.
    I2CWriteBytes(i2c_dev, 0x01, &regValue, 1); // Clear the fault status.
     42a:	4d14      	ldr	r5, [pc, #80]	; (47c <miniMotor_drive+0x54>)
{
     42c:	4604      	mov	r4, r0
    uint8_t regValue = 0x80; // Before we do anything, we'll want to
     42e:	2380      	movs	r3, #128	; 0x80
    I2CWriteBytes(i2c_dev, 0x01, &regValue, 1); // Clear the fault status.
     430:	6828      	ldr	r0, [r5, #0]
    uint8_t regValue = 0x80; // Before we do anything, we'll want to
     432:	f88d 3007 	strb.w	r3, [sp, #7]
    I2CWriteBytes(i2c_dev, 0x01, &regValue, 1); // Clear the fault status.
     436:	f10d 0207 	add.w	r2, sp, #7
     43a:	2101      	movs	r1, #1
     43c:	f004 fc68 	bl	4d10 <I2CWriteBytes.constprop.0.isra.0>
void srand(unsigned int seed);
#endif /* CONFIG_MINIMAL_LIBC_RAND */

static inline int abs(int __n)
{
	return (__n < 0) ? -__n : __n;
     440:	ea84 73e4 	eor.w	r3, r4, r4, asr #31
     444:	eba3 73e4 	sub.w	r3, r3, r4, asr #31
    regValue = (uint8_t)abs(speed);             // Find the byte-ish abs value of the input
     448:	b2db      	uxtb	r3, r3
    if (regValue > 63)
     44a:	2b3f      	cmp	r3, #63	; 0x3f
    {
        regValue = 63; // Cap the value at 63.
     44c:	bf88      	it	hi
     44e:	233f      	movhi	r3, #63	; 0x3f
     450:	f88d 3007 	strb.w	r3, [sp, #7]
    }
    regValue = regValue << 2; // Left shift to make room for bits 1:0
     454:	f89d 3007 	ldrb.w	r3, [sp, #7]
    else
    {
        regValue |= 0x02;
    }

    I2CWriteBytes(i2c_dev, 0x00, &regValue, 1);
     458:	6828      	ldr	r0, [r5, #0]
    regValue = regValue << 2; // Left shift to make room for bits 1:0
     45a:	009b      	lsls	r3, r3, #2
     45c:	b2db      	uxtb	r3, r3
    if (speed < 0)
     45e:	2c00      	cmp	r4, #0
        regValue |= 0x01; // Set bits 1:0 based on sign of input.
     460:	bfb4      	ite	lt
     462:	f043 0301 	orrlt.w	r3, r3, #1
        regValue |= 0x02;
     466:	f043 0302 	orrge.w	r3, r3, #2
    I2CWriteBytes(i2c_dev, 0x00, &regValue, 1);
     46a:	f10d 0207 	add.w	r2, sp, #7
     46e:	2100      	movs	r1, #0
     470:	f88d 3007 	strb.w	r3, [sp, #7]
     474:	f004 fc4c 	bl	4d10 <I2CWriteBytes.constprop.0.isra.0>
}
     478:	b003      	add	sp, #12
     47a:	bd30      	pop	{r4, r5, pc}
     47c:	200002f8 	.word	0x200002f8

00000480 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
     480:	680b      	ldr	r3, [r1, #0]
     482:	3301      	adds	r3, #1
     484:	600b      	str	r3, [r1, #0]
	return _char_out(c);
     486:	4b01      	ldr	r3, [pc, #4]	; (48c <char_out+0xc>)
     488:	681b      	ldr	r3, [r3, #0]
     48a:	4718      	bx	r3
     48c:	20000000 	.word	0x20000000

00000490 <__printk_hook_install>:
	_char_out = fn;
     490:	4b01      	ldr	r3, [pc, #4]	; (498 <__printk_hook_install+0x8>)
     492:	6018      	str	r0, [r3, #0]
}
     494:	4770      	bx	lr
     496:	bf00      	nop
     498:	20000000 	.word	0x20000000

0000049c <vprintk>:
}

void vprintk(const char *fmt, va_list ap)
{
     49c:	b507      	push	{r0, r1, r2, lr}
     49e:	460b      	mov	r3, r1

		if (ctx.buf_count) {
			buf_flush(&ctx);
		}
	} else {
		struct out_context ctx = { 0 };
     4a0:	2100      	movs	r1, #0
{
     4a2:	4602      	mov	r2, r0
		struct out_context ctx = { 0 };
     4a4:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
		k_spinlock_key_t key = k_spin_lock(&lock);
#endif

		cbvprintf(char_out, &ctx, fmt, ap);
     4a6:	4803      	ldr	r0, [pc, #12]	; (4b4 <vprintk+0x18>)
     4a8:	a901      	add	r1, sp, #4
     4aa:	f000 f8e5 	bl	678 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
     4ae:	b003      	add	sp, #12
     4b0:	f85d fb04 	ldr.w	pc, [sp], #4
     4b4:	00000481 	.word	0x00000481

000004b8 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     4b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     4bc:	f8b0 9018 	ldrh.w	r9, [r0, #24]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     4c0:	f019 0808 	ands.w	r8, r9, #8
{
     4c4:	4604      	mov	r4, r0
     4c6:	4693      	mov	fp, r2
	if (processing) {
     4c8:	d00d      	beq.n	4e6 <process_event+0x2e>
		if (evt == EVT_COMPLETE) {
     4ca:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     4cc:	bf0c      	ite	eq
     4ce:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
     4d2:	f049 0920 	orrne.w	r9, r9, #32
     4d6:	f8a0 9018 	strh.w	r9, [r0, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     4da:	f38b 8811 	msr	BASEPRI, fp
     4de:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     4e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     4e6:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
     4ea:	2902      	cmp	r1, #2
     4ec:	d107      	bne.n	4fe <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x16>
			evt = process_recheck(mgr);
     4ee:	4620      	mov	r0, r4
     4f0:	f004 fc59 	bl	4da6 <process_recheck>
		if (evt == EVT_NOP) {
     4f4:	2800      	cmp	r0, #0
     4f6:	d0f0      	beq.n	4da <process_event+0x22>
		if (evt == EVT_COMPLETE) {
     4f8:	2801      	cmp	r0, #1
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     4fa:	8b23      	ldrh	r3, [r4, #24]
		if (evt == EVT_COMPLETE) {
     4fc:	d14e      	bne.n	59c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xb4>
			res = mgr->last_res;
     4fe:	6967      	ldr	r7, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     500:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
     502:	2f00      	cmp	r7, #0
     504:	da15      	bge.n	532 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4a>
		*clients = mgr->clients;
     506:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     508:	f021 0107 	bic.w	r1, r1, #7
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
	list->tail = NULL;
     50c:	e9c4 8800 	strd	r8, r8, [r4]
     510:	f041 0101 	orr.w	r1, r1, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
     514:	8321      	strh	r1, [r4, #24]
		onoff_transition_fn transit = NULL;
     516:	2600      	movs	r6, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     518:	8b21      	ldrh	r1, [r4, #24]
     51a:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     51e:	45ca      	cmp	sl, r9
     520:	d002      	beq.n	528 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x40>
		if (do_monitors
     522:	68a3      	ldr	r3, [r4, #8]
     524:	2b00      	cmp	r3, #0
     526:	d15a      	bne.n	5de <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xf6>
		    || !sys_slist_is_empty(&clients)
     528:	b90d      	cbnz	r5, 52e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x46>
		    || (transit != NULL)) {
     52a:	2e00      	cmp	r6, #0
     52c:	d071      	beq.n	612 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x12a>
     52e:	2300      	movs	r3, #0
     530:	e056      	b.n	5e0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xf8>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     532:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
     536:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
     538:	2a01      	cmp	r2, #1
     53a:	d81e      	bhi.n	57a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x92>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     53c:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
     540:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
     542:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     544:	b289      	uxth	r1, r1
     546:	e9c4 8800 	strd	r8, r8, [r4]
		if (state == ONOFF_STATE_TO_ON) {
     54a:	d10a      	bne.n	562 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x7a>
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     54c:	b13d      	cbz	r5, 55e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x76>
     54e:	8b63      	ldrh	r3, [r4, #26]
     550:	462a      	mov	r2, r5

#define SYS_SLIST_STATIC_INIT(ptr_to_list) {NULL, NULL}

static inline sys_snode_t *z_snode_next_peek(sys_snode_t *node)
{
	return node->next;
     552:	6812      	ldr	r2, [r2, #0]
				mgr->refs += 1U;
     554:	3301      	adds	r3, #1
     556:	b29b      	uxth	r3, r3
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     558:	2a00      	cmp	r2, #0
     55a:	d1fa      	bne.n	552 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6a>
     55c:	8363      	strh	r3, [r4, #26]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     55e:	f041 0102 	orr.w	r1, r1, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
     562:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     564:	4620      	mov	r0, r4
     566:	f004 fc1e 	bl	4da6 <process_recheck>
     56a:	4606      	mov	r6, r0
     56c:	2800      	cmp	r0, #0
     56e:	d0d3      	beq.n	518 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x30>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     570:	8b23      	ldrh	r3, [r4, #24]
     572:	f043 0320 	orr.w	r3, r3, #32
     576:	8323      	strh	r3, [r4, #24]
     578:	e7cd      	b.n	516 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x2e>
	} else if (state == ONOFF_STATE_TO_OFF) {
     57a:	2b04      	cmp	r3, #4
     57c:	d10c      	bne.n	598 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xb0>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     57e:	f021 0107 	bic.w	r1, r1, #7
     582:	b289      	uxth	r1, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
     584:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     586:	4620      	mov	r0, r4
     588:	f004 fc0d 	bl	4da6 <process_recheck>
     58c:	4605      	mov	r5, r0
     58e:	2800      	cmp	r0, #0
     590:	d0c1      	beq.n	516 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x2e>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     592:	f041 0120 	orr.w	r1, r1, #32
     596:	8321      	strh	r1, [r4, #24]
     598:	2500      	movs	r5, #0
     59a:	e7bc      	b.n	516 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x2e>
		} else if (evt == EVT_START) {
     59c:	2803      	cmp	r0, #3
     59e:	d109      	bne.n	5b4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xcc>
			transit = mgr->transitions->start;
     5a0:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     5a2:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->start;
     5a6:	6816      	ldr	r6, [r2, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     5a8:	f043 0306 	orr.w	r3, r3, #6
	mgr->flags = (state & ONOFF_STATE_MASK)
     5ac:	8323      	strh	r3, [r4, #24]
}
     5ae:	2500      	movs	r5, #0
		res = 0;
     5b0:	462f      	mov	r7, r5
     5b2:	e7b1      	b.n	518 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x30>
		} else if (evt == EVT_STOP) {
     5b4:	2804      	cmp	r0, #4
     5b6:	d106      	bne.n	5c6 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xde>
			transit = mgr->transitions->stop;
     5b8:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     5ba:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->stop;
     5be:	6856      	ldr	r6, [r2, #4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     5c0:	f043 0304 	orr.w	r3, r3, #4
     5c4:	e7f2      	b.n	5ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc4>
		} else if (evt == EVT_RESET) {
     5c6:	2805      	cmp	r0, #5
     5c8:	d106      	bne.n	5d8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xf0>
			transit = mgr->transitions->reset;
     5ca:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     5cc:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->reset;
     5d0:	6896      	ldr	r6, [r2, #8]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     5d2:	f043 0305 	orr.w	r3, r3, #5
     5d6:	e7e9      	b.n	5ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc4>
     5d8:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
     5da:	462e      	mov	r6, r5
     5dc:	e7e8      	b.n	5b0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc8>
				   && !sys_slist_is_empty(&mgr->monitors);
     5de:	2301      	movs	r3, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     5e0:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     5e4:	8321      	strh	r1, [r4, #24]
     5e6:	f38b 8811 	msr	BASEPRI, fp
     5ea:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
     5ee:	b9fb      	cbnz	r3, 630 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x148>
	while (!sys_slist_is_empty(list)) {
     5f0:	bb85      	cbnz	r5, 654 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x16c>
			if (transit != NULL) {
     5f2:	b116      	cbz	r6, 5fa <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x112>
				transit(mgr, transition_complete);
     5f4:	491f      	ldr	r1, [pc, #124]	; (674 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x18c>)
     5f6:	4620      	mov	r0, r4
     5f8:	47b0      	blx	r6
	__asm__ volatile(
     5fa:	f04f 0320 	mov.w	r3, #32
     5fe:	f3ef 8b11 	mrs	fp, BASEPRI
     602:	f383 8812 	msr	BASEPRI_MAX, r3
     606:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     60a:	8b23      	ldrh	r3, [r4, #24]
     60c:	f023 0308 	bic.w	r3, r3, #8
     610:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     612:	8b23      	ldrh	r3, [r4, #24]
     614:	06da      	lsls	r2, r3, #27
     616:	d525      	bpl.n	664 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x17c>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     618:	f023 0310 	bic.w	r3, r3, #16
     61c:	8323      	strh	r3, [r4, #24]
			evt = EVT_COMPLETE;
     61e:	2101      	movs	r1, #1
		state = mgr->flags & ONOFF_STATE_MASK;
     620:	f8b4 9018 	ldrh.w	r9, [r4, #24]
     624:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
     628:	2900      	cmp	r1, #0
     62a:	f47f af5e 	bne.w	4ea <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x2>
out:
     62e:	e754      	b.n	4da <process_event+0x22>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     630:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     632:	2900      	cmp	r1, #0
     634:	d0dc      	beq.n	5f0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x108>
	return node->next;
     636:	f8d1 9000 	ldr.w	r9, [r1]
		mon->callback(mgr, mon, state, res);
     63a:	f8d1 b004 	ldr.w	fp, [r1, #4]
     63e:	463b      	mov	r3, r7
     640:	4652      	mov	r2, sl
     642:	4620      	mov	r0, r4
     644:	47d8      	blx	fp
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     646:	f1b9 0f00 	cmp.w	r9, #0
     64a:	d0d1      	beq.n	5f0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x108>
     64c:	4649      	mov	r1, r9
     64e:	f8d9 9000 	ldr.w	r9, [r9]
     652:	e7f2      	b.n	63a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x152>
     654:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
     656:	463b      	mov	r3, r7
     658:	4652      	mov	r2, sl
     65a:	4620      	mov	r0, r4
     65c:	682d      	ldr	r5, [r5, #0]
     65e:	f004 fbbe 	bl	4dde <notify_one>
     662:	e7c5      	b.n	5f0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x108>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     664:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     668:	bf1e      	ittt	ne
     66a:	f023 0320 	bicne.w	r3, r3, #32
     66e:	8323      	strhne	r3, [r4, #24]
			evt = EVT_RECHECK;
     670:	2102      	movne	r1, #2
     672:	e7d5      	b.n	620 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x138>
     674:	00004e0b 	.word	0x00004e0b

00000678 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
     678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     67c:	b091      	sub	sp, #68	; 0x44
     67e:	468b      	mov	fp, r1
     680:	9002      	str	r0, [sp, #8]
     682:	4692      	mov	sl, r2
     684:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     686:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     688:	f89a 0000 	ldrb.w	r0, [sl]
     68c:	b908      	cbnz	r0, 692 <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
     68e:	4628      	mov	r0, r5
     690:	e35f      	b.n	d52 <CONFIG_ISR_STACK_SIZE+0x552>
		if (*fp != '%') {
     692:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
     694:	f10a 0701 	add.w	r7, sl, #1
		if (*fp != '%') {
     698:	d007      	beq.n	6aa <cbvprintf+0x32>
			OUTC('%');
     69a:	9b02      	ldr	r3, [sp, #8]
     69c:	4659      	mov	r1, fp
     69e:	4798      	blx	r3
     6a0:	2800      	cmp	r0, #0
     6a2:	f2c0 8356 	blt.w	d52 <CONFIG_ISR_STACK_SIZE+0x552>
     6a6:	3501      	adds	r5, #1
			break;
     6a8:	e212      	b.n	ad0 <CONFIG_ISR_STACK_SIZE+0x2d0>
		} state = {
     6aa:	2218      	movs	r2, #24
     6ac:	2100      	movs	r1, #0
     6ae:	a80a      	add	r0, sp, #40	; 0x28
     6b0:	f004 fcc5 	bl	503e <memset>
	if (*sp == '%') {
     6b4:	f89a 3001 	ldrb.w	r3, [sl, #1]
     6b8:	2b25      	cmp	r3, #37	; 0x25
     6ba:	d078      	beq.n	7ae <cbvprintf+0x136>
     6bc:	2200      	movs	r2, #0
     6be:	4610      	mov	r0, r2
     6c0:	4696      	mov	lr, r2
     6c2:	4694      	mov	ip, r2
     6c4:	4616      	mov	r6, r2
     6c6:	4639      	mov	r1, r7
		switch (*sp) {
     6c8:	f817 3b01 	ldrb.w	r3, [r7], #1
     6cc:	2b2b      	cmp	r3, #43	; 0x2b
     6ce:	f000 809d 	beq.w	80c <CONFIG_ISR_STACK_SIZE+0xc>
     6d2:	f200 8094 	bhi.w	7fe <cbvprintf+0x186>
     6d6:	2b20      	cmp	r3, #32
     6d8:	f000 809b 	beq.w	812 <CONFIG_ISR_STACK_SIZE+0x12>
     6dc:	2b23      	cmp	r3, #35	; 0x23
     6de:	f000 809b 	beq.w	818 <CONFIG_ISR_STACK_SIZE+0x18>
     6e2:	b12e      	cbz	r6, 6f0 <cbvprintf+0x78>
     6e4:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
     6e8:	f046 0604 	orr.w	r6, r6, #4
     6ec:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
     6f0:	f1bc 0f00 	cmp.w	ip, #0
     6f4:	d005      	beq.n	702 <cbvprintf+0x8a>
     6f6:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
     6fa:	f046 0608 	orr.w	r6, r6, #8
     6fe:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
     702:	f1be 0f00 	cmp.w	lr, #0
     706:	d005      	beq.n	714 <cbvprintf+0x9c>
     708:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
     70c:	f046 0610 	orr.w	r6, r6, #16
     710:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
     714:	b128      	cbz	r0, 722 <cbvprintf+0xaa>
     716:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     71a:	f040 0020 	orr.w	r0, r0, #32
     71e:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     722:	b12a      	cbz	r2, 730 <cbvprintf+0xb8>
     724:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     728:	f042 0240 	orr.w	r2, r2, #64	; 0x40
     72c:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
     730:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     734:	f002 0044 	and.w	r0, r2, #68	; 0x44
     738:	2844      	cmp	r0, #68	; 0x44
     73a:	d103      	bne.n	744 <cbvprintf+0xcc>
		conv->flag_zero = false;
     73c:	f36f 1286 	bfc	r2, #6, #1
     740:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
     744:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     748:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
     74a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
     74e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     752:	d17b      	bne.n	84c <CONFIG_ISR_STACK_SIZE+0x4c>
		conv->width_star = true;
     754:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     758:	f042 0201 	orr.w	r2, r2, #1
			++sp;
     75c:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
     75e:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
     762:	781a      	ldrb	r2, [r3, #0]
     764:	2a2e      	cmp	r2, #46	; 0x2e
     766:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     76a:	bf0c      	ite	eq
     76c:	2101      	moveq	r1, #1
     76e:	2100      	movne	r1, #0
     770:	f361 0241 	bfi	r2, r1, #1, #1
     774:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
     778:	d174      	bne.n	864 <CONFIG_ISR_STACK_SIZE+0x64>
	if (*sp == '*') {
     77a:	785a      	ldrb	r2, [r3, #1]
     77c:	2a2a      	cmp	r2, #42	; 0x2a
     77e:	d06a      	beq.n	856 <CONFIG_ISR_STACK_SIZE+0x56>
	++sp;
     780:	3301      	adds	r3, #1
	size_t val = 0;
     782:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
     784:	260a      	movs	r6, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
     786:	4618      	mov	r0, r3
     788:	f810 2b01 	ldrb.w	r2, [r0], #1
     78c:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     790:	2f09      	cmp	r7, #9
     792:	f240 808e 	bls.w	8b2 <CONFIG_ISR_STACK_SIZE+0xb2>
	conv->unsupported |= ((conv->prec_value < 0)
     796:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
     79a:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
     79c:	f3c2 0040 	ubfx	r0, r2, #1, #1
     7a0:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
     7a4:	f361 0241 	bfi	r2, r1, #1, #1
     7a8:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
     7ac:	e05a      	b.n	864 <CONFIG_ISR_STACK_SIZE+0x64>
		conv->specifier = *sp++;
     7ae:	f10a 0702 	add.w	r7, sl, #2
     7b2:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
     7b6:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     7ba:	07d9      	lsls	r1, r3, #31
     7bc:	f140 8149 	bpl.w	a52 <CONFIG_ISR_STACK_SIZE+0x252>
			width = va_arg(ap, int);
     7c0:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
     7c4:	f1b9 0f00 	cmp.w	r9, #0
     7c8:	da07      	bge.n	7da <cbvprintf+0x162>
				conv->flag_dash = true;
     7ca:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     7ce:	f042 0204 	orr.w	r2, r2, #4
     7d2:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				width = -width;
     7d6:	f1c9 0900 	rsb	r9, r9, #0
		if (conv->prec_star) {
     7da:	075a      	lsls	r2, r3, #29
     7dc:	f140 8142 	bpl.w	a64 <CONFIG_ISR_STACK_SIZE+0x264>
			int arg = va_arg(ap, int);
     7e0:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
     7e4:	f1b8 0f00 	cmp.w	r8, #0
     7e8:	f280 8141 	bge.w	a6e <CONFIG_ISR_STACK_SIZE+0x26e>
				conv->prec_present = false;
     7ec:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     7f0:	f36f 0341 	bfc	r3, #1, #1
     7f4:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
     7f8:	f04f 38ff 	mov.w	r8, #4294967295
     7fc:	e137      	b.n	a6e <CONFIG_ISR_STACK_SIZE+0x26e>
		switch (*sp) {
     7fe:	2b2d      	cmp	r3, #45	; 0x2d
     800:	d00c      	beq.n	81c <CONFIG_ISR_STACK_SIZE+0x1c>
     802:	2b30      	cmp	r3, #48	; 0x30
     804:	f47f af6d 	bne.w	6e2 <cbvprintf+0x6a>
			conv->flag_zero = true;
     808:	2201      	movs	r2, #1
	} while (loop);
     80a:	e75c      	b.n	6c6 <cbvprintf+0x4e>
			conv->flag_plus = true;
     80c:	f04f 0c01 	mov.w	ip, #1
     810:	e759      	b.n	6c6 <cbvprintf+0x4e>
			conv->flag_space = true;
     812:	f04f 0e01 	mov.w	lr, #1
     816:	e756      	b.n	6c6 <cbvprintf+0x4e>
			conv->flag_hash = true;
     818:	2001      	movs	r0, #1
     81a:	e754      	b.n	6c6 <cbvprintf+0x4e>
		switch (*sp) {
     81c:	2601      	movs	r6, #1
     81e:	e752      	b.n	6c6 <cbvprintf+0x4e>
		val = 10U * val + *sp++ - '0';
     820:	fb0c 0202 	mla	r2, ip, r2, r0
     824:	3a30      	subs	r2, #48	; 0x30
     826:	4633      	mov	r3, r6
     828:	461e      	mov	r6, r3
     82a:	f816 0b01 	ldrb.w	r0, [r6], #1
     82e:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     832:	2f09      	cmp	r7, #9
     834:	d9f4      	bls.n	820 <CONFIG_ISR_STACK_SIZE+0x20>
	if (sp != wp) {
     836:	4299      	cmp	r1, r3
     838:	d093      	beq.n	762 <cbvprintf+0xea>
		conv->unsupported |= ((conv->width_value < 0)
     83a:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
     83e:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
     840:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
     842:	f362 0141 	bfi	r1, r2, #1, #1
     846:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
     84a:	e78a      	b.n	762 <cbvprintf+0xea>
     84c:	460b      	mov	r3, r1
	size_t val = 0;
     84e:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
     850:	f04f 0c0a 	mov.w	ip, #10
     854:	e7e8      	b.n	828 <CONFIG_ISR_STACK_SIZE+0x28>
		conv->prec_star = true;
     856:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     85a:	f042 0204 	orr.w	r2, r2, #4
     85e:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
		return ++sp;
     862:	3302      	adds	r3, #2
	switch (*sp) {
     864:	461f      	mov	r7, r3
     866:	f817 2b01 	ldrb.w	r2, [r7], #1
     86a:	2a6c      	cmp	r2, #108	; 0x6c
     86c:	d041      	beq.n	8f2 <CONFIG_ISR_STACK_SIZE+0xf2>
     86e:	d825      	bhi.n	8bc <CONFIG_ISR_STACK_SIZE+0xbc>
     870:	2a68      	cmp	r2, #104	; 0x68
     872:	d02b      	beq.n	8cc <CONFIG_ISR_STACK_SIZE+0xcc>
     874:	2a6a      	cmp	r2, #106	; 0x6a
     876:	d046      	beq.n	906 <CONFIG_ISR_STACK_SIZE+0x106>
     878:	2a4c      	cmp	r2, #76	; 0x4c
     87a:	d04c      	beq.n	916 <CONFIG_ISR_STACK_SIZE+0x116>
     87c:	461f      	mov	r7, r3
	conv->specifier = *sp++;
     87e:	f817 2b01 	ldrb.w	r2, [r7], #1
		if (conv->length_mod == LENGTH_UPPER_L) {
     882:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
	conv->specifier = *sp++;
     886:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
     88a:	2a78      	cmp	r2, #120	; 0x78
     88c:	f200 80d9 	bhi.w	a42 <CONFIG_ISR_STACK_SIZE+0x242>
     890:	2a57      	cmp	r2, #87	; 0x57
     892:	d84d      	bhi.n	930 <CONFIG_ISR_STACK_SIZE+0x130>
     894:	2a41      	cmp	r2, #65	; 0x41
     896:	d003      	beq.n	8a0 <CONFIG_ISR_STACK_SIZE+0xa0>
     898:	3a45      	subs	r2, #69	; 0x45
     89a:	2a02      	cmp	r2, #2
     89c:	f200 80d1 	bhi.w	a42 <CONFIG_ISR_STACK_SIZE+0x242>
		conv->specifier_cat = SPECIFIER_FP;
     8a0:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     8a4:	2204      	movs	r2, #4
     8a6:	f362 0302 	bfi	r3, r2, #0, #3
     8aa:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
     8ae:	2301      	movs	r3, #1
			break;
     8b0:	e09e      	b.n	9f0 <CONFIG_ISR_STACK_SIZE+0x1f0>
		val = 10U * val + *sp++ - '0';
     8b2:	fb06 2101 	mla	r1, r6, r1, r2
     8b6:	3930      	subs	r1, #48	; 0x30
     8b8:	4603      	mov	r3, r0
     8ba:	e764      	b.n	786 <cbvprintf+0x10e>
	switch (*sp) {
     8bc:	2a74      	cmp	r2, #116	; 0x74
     8be:	d026      	beq.n	90e <CONFIG_ISR_STACK_SIZE+0x10e>
     8c0:	2a7a      	cmp	r2, #122	; 0x7a
     8c2:	d1db      	bne.n	87c <CONFIG_ISR_STACK_SIZE+0x7c>
		conv->length_mod = LENGTH_Z;
     8c4:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     8c8:	2206      	movs	r2, #6
     8ca:	e00d      	b.n	8e8 <CONFIG_ISR_STACK_SIZE+0xe8>
		if (*++sp == 'h') {
     8cc:	785a      	ldrb	r2, [r3, #1]
     8ce:	2a68      	cmp	r2, #104	; 0x68
     8d0:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     8d4:	d106      	bne.n	8e4 <CONFIG_ISR_STACK_SIZE+0xe4>
			conv->length_mod = LENGTH_HH;
     8d6:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
     8d8:	f361 02c6 	bfi	r2, r1, #3, #4
     8dc:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
     8e0:	1c9f      	adds	r7, r3, #2
     8e2:	e7cc      	b.n	87e <CONFIG_ISR_STACK_SIZE+0x7e>
			conv->length_mod = LENGTH_H;
     8e4:	4613      	mov	r3, r2
     8e6:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
     8e8:	f362 03c6 	bfi	r3, r2, #3, #4
     8ec:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
     8f0:	e7c5      	b.n	87e <CONFIG_ISR_STACK_SIZE+0x7e>
		if (*++sp == 'l') {
     8f2:	785a      	ldrb	r2, [r3, #1]
     8f4:	2a6c      	cmp	r2, #108	; 0x6c
     8f6:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     8fa:	d101      	bne.n	900 <CONFIG_ISR_STACK_SIZE+0x100>
			conv->length_mod = LENGTH_LL;
     8fc:	2104      	movs	r1, #4
     8fe:	e7eb      	b.n	8d8 <CONFIG_ISR_STACK_SIZE+0xd8>
			conv->length_mod = LENGTH_L;
     900:	4613      	mov	r3, r2
     902:	2203      	movs	r2, #3
     904:	e7f0      	b.n	8e8 <CONFIG_ISR_STACK_SIZE+0xe8>
		conv->length_mod = LENGTH_J;
     906:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     90a:	2205      	movs	r2, #5
     90c:	e7ec      	b.n	8e8 <CONFIG_ISR_STACK_SIZE+0xe8>
		conv->length_mod = LENGTH_T;
     90e:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     912:	2207      	movs	r2, #7
     914:	e7e8      	b.n	8e8 <CONFIG_ISR_STACK_SIZE+0xe8>
		conv->unsupported = true;
     916:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
     91a:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
     91e:	f023 0302 	bic.w	r3, r3, #2
     922:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     926:	f043 0302 	orr.w	r3, r3, #2
     92a:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
     92e:	e7a6      	b.n	87e <CONFIG_ISR_STACK_SIZE+0x7e>
	switch (conv->specifier) {
     930:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
     934:	2920      	cmp	r1, #32
     936:	f200 8084 	bhi.w	a42 <CONFIG_ISR_STACK_SIZE+0x242>
     93a:	a001      	add	r0, pc, #4	; (adr r0, 940 <CONFIG_ISR_STACK_SIZE+0x140>)
     93c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
     940:	00000a05 	.word	0x00000a05
     944:	00000a43 	.word	0x00000a43
     948:	00000a43 	.word	0x00000a43
     94c:	00000a43 	.word	0x00000a43
     950:	00000a43 	.word	0x00000a43
     954:	00000a43 	.word	0x00000a43
     958:	00000a43 	.word	0x00000a43
     95c:	00000a43 	.word	0x00000a43
     960:	00000a43 	.word	0x00000a43
     964:	000008a1 	.word	0x000008a1
     968:	00000a43 	.word	0x00000a43
     96c:	00000a05 	.word	0x00000a05
     970:	000009c5 	.word	0x000009c5
     974:	000008a1 	.word	0x000008a1
     978:	000008a1 	.word	0x000008a1
     97c:	000008a1 	.word	0x000008a1
     980:	00000a43 	.word	0x00000a43
     984:	000009c5 	.word	0x000009c5
     988:	00000a43 	.word	0x00000a43
     98c:	00000a43 	.word	0x00000a43
     990:	00000a43 	.word	0x00000a43
     994:	00000a43 	.word	0x00000a43
     998:	00000a0d 	.word	0x00000a0d
     99c:	00000a05 	.word	0x00000a05
     9a0:	00000a29 	.word	0x00000a29
     9a4:	00000a43 	.word	0x00000a43
     9a8:	00000a43 	.word	0x00000a43
     9ac:	00000a29 	.word	0x00000a29
     9b0:	00000a43 	.word	0x00000a43
     9b4:	00000a05 	.word	0x00000a05
     9b8:	00000a43 	.word	0x00000a43
     9bc:	00000a43 	.word	0x00000a43
     9c0:	00000a05 	.word	0x00000a05
		conv->specifier_cat = SPECIFIER_SINT;
     9c4:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
     9c8:	2001      	movs	r0, #1
		if (conv->length_mod == LENGTH_UPPER_L) {
     9ca:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
     9ce:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     9d2:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
     9d4:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
     9d8:	bf02      	ittt	eq
     9da:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
     9de:	f041 0101 	orreq.w	r1, r1, #1
     9e2:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
     9e6:	2a63      	cmp	r2, #99	; 0x63
     9e8:	d131      	bne.n	a4e <CONFIG_ISR_STACK_SIZE+0x24e>
			unsupported = (conv->length_mod != LENGTH_NONE);
     9ea:	3b00      	subs	r3, #0
     9ec:	bf18      	it	ne
     9ee:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
     9f0:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     9f4:	f3c2 0140 	ubfx	r1, r2, #1, #1
     9f8:	430b      	orrs	r3, r1
     9fa:	f363 0241 	bfi	r2, r3, #1, #1
     9fe:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
     a02:	e6d8      	b.n	7b6 <cbvprintf+0x13e>
		conv->specifier_cat = SPECIFIER_UINT;
     a04:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
     a08:	2002      	movs	r0, #2
     a0a:	e7de      	b.n	9ca <CONFIG_ISR_STACK_SIZE+0x1ca>
		conv->specifier_cat = SPECIFIER_PTR;
     a0c:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     a10:	f003 0378 	and.w	r3, r3, #120	; 0x78
     a14:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
     a18:	2103      	movs	r1, #3
     a1a:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     a1e:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
     a20:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     a24:	4143      	adcs	r3, r0
     a26:	e7e3      	b.n	9f0 <CONFIG_ISR_STACK_SIZE+0x1f0>
		conv->specifier_cat = SPECIFIER_PTR;
     a28:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
     a2c:	2103      	movs	r1, #3
		if (conv->length_mod != LENGTH_NONE) {
     a2e:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
     a32:	f361 0202 	bfi	r2, r1, #0, #3
     a36:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
     a3a:	bf14      	ite	ne
     a3c:	2301      	movne	r3, #1
     a3e:	2300      	moveq	r3, #0
     a40:	e7d6      	b.n	9f0 <CONFIG_ISR_STACK_SIZE+0x1f0>
		conv->invalid = true;
     a42:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
     a46:	f043 0301 	orr.w	r3, r3, #1
     a4a:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
     a4e:	2300      	movs	r3, #0
     a50:	e7ce      	b.n	9f0 <CONFIG_ISR_STACK_SIZE+0x1f0>
		} else if (conv->width_present) {
     a52:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
     a56:	2a00      	cmp	r2, #0
			width = conv->width_value;
     a58:	bfb4      	ite	lt
     a5a:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
		int width = -1;
     a5e:	f04f 39ff 	movge.w	r9, #4294967295
     a62:	e6ba      	b.n	7da <cbvprintf+0x162>
		} else if (conv->prec_present) {
     a64:	079b      	lsls	r3, r3, #30
     a66:	f57f aec7 	bpl.w	7f8 <cbvprintf+0x180>
			precision = conv->prec_value;
     a6a:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
			= (enum length_mod_enum)conv->length_mod;
     a6e:	f89d 1031 	ldrb.w	r1, [sp, #49]	; 0x31
		conv->pad0_value = 0;
     a72:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
     a74:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
     a78:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
		enum specifier_cat_enum specifier_cat
     a7c:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
     a80:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
     a82:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
     a86:	d138      	bne.n	afa <CONFIG_ISR_STACK_SIZE+0x2fa>
			switch (length_mod) {
     a88:	1ecb      	subs	r3, r1, #3
     a8a:	2b04      	cmp	r3, #4
     a8c:	d822      	bhi.n	ad4 <CONFIG_ISR_STACK_SIZE+0x2d4>
     a8e:	e8df f003 	tbb	[pc, r3]
     a92:	0903      	.short	0x0903
     a94:	2109      	.short	0x2109
     a96:	21          	.byte	0x21
     a97:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
     a98:	f854 3b04 	ldr.w	r3, [r4], #4
				value->sint = (short)value->sint;
     a9c:	17da      	asrs	r2, r3, #31
     a9e:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
     aa2:	e006      	b.n	ab2 <CONFIG_ISR_STACK_SIZE+0x2b2>
					(sint_value_type)va_arg(ap, intmax_t);
     aa4:	3407      	adds	r4, #7
     aa6:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
     aaa:	e8f4 2302 	ldrd	r2, r3, [r4], #8
     aae:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
     ab2:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
     ab6:	f013 0603 	ands.w	r6, r3, #3
     aba:	d056      	beq.n	b6a <CONFIG_ISR_STACK_SIZE+0x36a>
			OUTS(sp, fp);
     abc:	9802      	ldr	r0, [sp, #8]
     abe:	463b      	mov	r3, r7
     ac0:	4652      	mov	r2, sl
     ac2:	4659      	mov	r1, fp
     ac4:	f004 fa6a 	bl	4f9c <outs>
     ac8:	2800      	cmp	r0, #0
     aca:	f2c0 8142 	blt.w	d52 <CONFIG_ISR_STACK_SIZE+0x552>
     ace:	4405      	add	r5, r0
			continue;
     ad0:	46ba      	mov	sl, r7
     ad2:	e5d9      	b.n	688 <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
     ad4:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
     ad8:	2901      	cmp	r1, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
     ada:	ea4f 72e3 	mov.w	r2, r3, asr #31
     ade:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
     ae2:	d105      	bne.n	af0 <CONFIG_ISR_STACK_SIZE+0x2f0>
				value->uint = (unsigned char)value->uint;
     ae4:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
     ae8:	930a      	str	r3, [sp, #40]	; 0x28
     aea:	2300      	movs	r3, #0
     aec:	930b      	str	r3, [sp, #44]	; 0x2c
     aee:	e7e0      	b.n	ab2 <CONFIG_ISR_STACK_SIZE+0x2b2>
			} else if (length_mod == LENGTH_H) {
     af0:	2902      	cmp	r1, #2
     af2:	d1de      	bne.n	ab2 <CONFIG_ISR_STACK_SIZE+0x2b2>
				value->sint = (short)value->sint;
     af4:	f9bd 3028 	ldrsh.w	r3, [sp, #40]	; 0x28
     af8:	e7d0      	b.n	a9c <CONFIG_ISR_STACK_SIZE+0x29c>
		} else if (specifier_cat == SPECIFIER_UINT) {
     afa:	2b02      	cmp	r3, #2
     afc:	d123      	bne.n	b46 <CONFIG_ISR_STACK_SIZE+0x346>
			switch (length_mod) {
     afe:	1ecb      	subs	r3, r1, #3
     b00:	2b04      	cmp	r3, #4
     b02:	d813      	bhi.n	b2c <CONFIG_ISR_STACK_SIZE+0x32c>
     b04:	e8df f003 	tbb	[pc, r3]
     b08:	120a0a03 	.word	0x120a0a03
     b0c:	12          	.byte	0x12
     b0d:	00          	.byte	0x00
					value->uint = (wchar_t)va_arg(ap,
     b0e:	6822      	ldr	r2, [r4, #0]
     b10:	920a      	str	r2, [sp, #40]	; 0x28
     b12:	2300      	movs	r3, #0
				value->sint = va_arg(ap, int);
     b14:	1d20      	adds	r0, r4, #4
					value->uint = (wchar_t)va_arg(ap,
     b16:	930b      	str	r3, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
     b18:	4604      	mov	r4, r0
     b1a:	e7ca      	b.n	ab2 <CONFIG_ISR_STACK_SIZE+0x2b2>
					(uint_value_type)va_arg(ap,
     b1c:	1de0      	adds	r0, r4, #7
     b1e:	f020 0007 	bic.w	r0, r0, #7
				value->uint =
     b22:	e8f0 2302 	ldrd	r2, r3, [r0], #8
     b26:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				break;
     b2a:	e7f5      	b.n	b18 <CONFIG_ISR_STACK_SIZE+0x318>
					(uint_value_type)va_arg(ap, size_t);
     b2c:	f854 3b04 	ldr.w	r3, [r4], #4
     b30:	930a      	str	r3, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
     b32:	2901      	cmp	r1, #1
					(uint_value_type)va_arg(ap, size_t);
     b34:	f04f 0300 	mov.w	r3, #0
     b38:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
     b3a:	d0d3      	beq.n	ae4 <CONFIG_ISR_STACK_SIZE+0x2e4>
			} else if (length_mod == LENGTH_H) {
     b3c:	2902      	cmp	r1, #2
     b3e:	d1b8      	bne.n	ab2 <CONFIG_ISR_STACK_SIZE+0x2b2>
				value->uint = (unsigned short)value->uint;
     b40:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
     b44:	e7d0      	b.n	ae8 <CONFIG_ISR_STACK_SIZE+0x2e8>
		} else if (specifier_cat == SPECIFIER_FP) {
     b46:	2b04      	cmp	r3, #4
     b48:	d109      	bne.n	b5e <CONFIG_ISR_STACK_SIZE+0x35e>
					(sint_value_type)va_arg(ap, long long);
     b4a:	1de3      	adds	r3, r4, #7
     b4c:	f023 0307 	bic.w	r3, r3, #7
     b50:	f103 0408 	add.w	r4, r3, #8
				value->ldbl = va_arg(ap, long double);
     b54:	e9d3 2300 	ldrd	r2, r3, [r3]
     b58:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
     b5c:	e7a9      	b.n	ab2 <CONFIG_ISR_STACK_SIZE+0x2b2>
		} else if (specifier_cat == SPECIFIER_PTR) {
     b5e:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
     b60:	bf04      	itt	eq
     b62:	f854 3b04 	ldreq.w	r3, [r4], #4
     b66:	930a      	streq	r3, [sp, #40]	; 0x28
     b68:	e7a3      	b.n	ab2 <CONFIG_ISR_STACK_SIZE+0x2b2>
		switch (conv->specifier) {
     b6a:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
     b6e:	2878      	cmp	r0, #120	; 0x78
     b70:	d8ae      	bhi.n	ad0 <CONFIG_ISR_STACK_SIZE+0x2d0>
     b72:	2862      	cmp	r0, #98	; 0x62
     b74:	d822      	bhi.n	bbc <CONFIG_ISR_STACK_SIZE+0x3bc>
     b76:	2825      	cmp	r0, #37	; 0x25
     b78:	f43f ad8f 	beq.w	69a <cbvprintf+0x22>
     b7c:	2858      	cmp	r0, #88	; 0x58
     b7e:	d1a7      	bne.n	ad0 <CONFIG_ISR_STACK_SIZE+0x2d0>
			bps = encode_uint(value->uint, conv, buf, bpe);
     b80:	f10d 0326 	add.w	r3, sp, #38	; 0x26
     b84:	9300      	str	r3, [sp, #0]
     b86:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
     b8a:	ab04      	add	r3, sp, #16
     b8c:	aa0c      	add	r2, sp, #48	; 0x30
     b8e:	f004 f9bf 	bl	4f10 <encode_uint>
     b92:	4682      	mov	sl, r0
			if (precision >= 0) {
     b94:	f1b8 0f00 	cmp.w	r8, #0
     b98:	f10d 0026 	add.w	r0, sp, #38	; 0x26
     b9c:	db0c      	blt.n	bb8 <CONFIG_ISR_STACK_SIZE+0x3b8>
				conv->flag_zero = false;
     b9e:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
     ba2:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
     ba6:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
     baa:	4598      	cmp	r8, r3
				conv->flag_zero = false;
     bac:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
     bb0:	d902      	bls.n	bb8 <CONFIG_ISR_STACK_SIZE+0x3b8>
					conv->pad0_value = precision - (int)len;
     bb2:	eba8 0303 	sub.w	r3, r8, r3
     bb6:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
     bb8:	4680      	mov	r8, r0
     bba:	e03d      	b.n	c38 <CONFIG_ISR_STACK_SIZE+0x438>
		switch (conv->specifier) {
     bbc:	3863      	subs	r0, #99	; 0x63
     bbe:	2815      	cmp	r0, #21
     bc0:	d886      	bhi.n	ad0 <CONFIG_ISR_STACK_SIZE+0x2d0>
     bc2:	a201      	add	r2, pc, #4	; (adr r2, bc8 <CONFIG_ISR_STACK_SIZE+0x3c8>)
     bc4:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
     bc8:	00000c49 	.word	0x00000c49
     bcc:	00000cad 	.word	0x00000cad
     bd0:	00000ad1 	.word	0x00000ad1
     bd4:	00000ad1 	.word	0x00000ad1
     bd8:	00000ad1 	.word	0x00000ad1
     bdc:	00000ad1 	.word	0x00000ad1
     be0:	00000cad 	.word	0x00000cad
     be4:	00000ad1 	.word	0x00000ad1
     be8:	00000ad1 	.word	0x00000ad1
     bec:	00000ad1 	.word	0x00000ad1
     bf0:	00000ad1 	.word	0x00000ad1
     bf4:	00000d07 	.word	0x00000d07
     bf8:	00000cd5 	.word	0x00000cd5
     bfc:	00000cd9 	.word	0x00000cd9
     c00:	00000ad1 	.word	0x00000ad1
     c04:	00000ad1 	.word	0x00000ad1
     c08:	00000c21 	.word	0x00000c21
     c0c:	00000ad1 	.word	0x00000ad1
     c10:	00000cd5 	.word	0x00000cd5
     c14:	00000ad1 	.word	0x00000ad1
     c18:	00000ad1 	.word	0x00000ad1
     c1c:	00000cd5 	.word	0x00000cd5
			if (precision >= 0) {
     c20:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
     c24:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
     c28:	db0a      	blt.n	c40 <CONFIG_ISR_STACK_SIZE+0x440>
				len = strnlen(bps, precision);
     c2a:	4641      	mov	r1, r8
     c2c:	4650      	mov	r0, sl
     c2e:	f004 f9f2 	bl	5016 <strnlen>
			bpe = bps + len;
     c32:	eb0a 0800 	add.w	r8, sl, r0
		char sign = 0;
     c36:	2600      	movs	r6, #0
		if (bps == NULL) {
     c38:	f1ba 0f00 	cmp.w	sl, #0
     c3c:	d10c      	bne.n	c58 <CONFIG_ISR_STACK_SIZE+0x458>
     c3e:	e747      	b.n	ad0 <CONFIG_ISR_STACK_SIZE+0x2d0>
				len = strlen(bps);
     c40:	4650      	mov	r0, sl
     c42:	f004 f9e1 	bl	5008 <strlen>
     c46:	e7f4      	b.n	c32 <CONFIG_ISR_STACK_SIZE+0x432>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     c48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     c4a:	f88d 3010 	strb.w	r3, [sp, #16]
			break;
     c4e:	2600      	movs	r6, #0
			bps = buf;
     c50:	f10d 0a10 	add.w	sl, sp, #16
			bpe = buf + 1;
     c54:	f10d 0811 	add.w	r8, sp, #17
		size_t nj_len = (bpe - bps);
     c58:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
     c5c:	b106      	cbz	r6, c60 <CONFIG_ISR_STACK_SIZE+0x460>
			nj_len += 1U;
     c5e:	3301      	adds	r3, #1
		if (conv->altform_0c) {
     c60:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
     c64:	06d0      	lsls	r0, r2, #27
     c66:	d568      	bpl.n	d3a <CONFIG_ISR_STACK_SIZE+0x53a>
			nj_len += 2U;
     c68:	3302      	adds	r3, #2
		if (conv->pad_fp) {
     c6a:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
     c6c:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
     c6e:	bf48      	it	mi
     c70:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
     c72:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
     c74:	bf48      	it	mi
     c76:	189b      	addmi	r3, r3, r2
		if (width > 0) {
     c78:	f1b9 0f00 	cmp.w	r9, #0
     c7c:	dd76      	ble.n	d6c <CONFIG_ISR_STACK_SIZE+0x56c>
			if (!conv->flag_dash) {
     c7e:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
     c82:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
     c86:	f3c2 0380 	ubfx	r3, r2, #2, #1
     c8a:	9303      	str	r3, [sp, #12]
     c8c:	0753      	lsls	r3, r2, #29
     c8e:	d46d      	bmi.n	d6c <CONFIG_ISR_STACK_SIZE+0x56c>
				if (conv->flag_zero) {
     c90:	0650      	lsls	r0, r2, #25
     c92:	d561      	bpl.n	d58 <CONFIG_ISR_STACK_SIZE+0x558>
					if (sign != 0) {
     c94:	b146      	cbz	r6, ca8 <CONFIG_ISR_STACK_SIZE+0x4a8>
						OUTC(sign);
     c96:	9b02      	ldr	r3, [sp, #8]
     c98:	4659      	mov	r1, fp
     c9a:	4630      	mov	r0, r6
     c9c:	4798      	blx	r3
     c9e:	2800      	cmp	r0, #0
     ca0:	db57      	blt.n	d52 <CONFIG_ISR_STACK_SIZE+0x552>
						sign = 0;
     ca2:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
     ca4:	3501      	adds	r5, #1
						sign = 0;
     ca6:	461e      	mov	r6, r3
					pad = '0';
     ca8:	2330      	movs	r3, #48	; 0x30
     caa:	e056      	b.n	d5a <CONFIG_ISR_STACK_SIZE+0x55a>
			if (conv->flag_plus) {
     cac:	071e      	lsls	r6, r3, #28
     cae:	d40f      	bmi.n	cd0 <CONFIG_ISR_STACK_SIZE+0x4d0>
				sign = ' ';
     cb0:	f013 0610 	ands.w	r6, r3, #16
     cb4:	bf18      	it	ne
     cb6:	2620      	movne	r6, #32
			sint = value->sint;
     cb8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
     cbc:	2b00      	cmp	r3, #0
     cbe:	f6bf af5f 	bge.w	b80 <CONFIG_ISR_STACK_SIZE+0x380>
				value->uint = (uint_value_type)-sint;
     cc2:	4252      	negs	r2, r2
     cc4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     cc8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				sign = '-';
     ccc:	262d      	movs	r6, #45	; 0x2d
     cce:	e757      	b.n	b80 <CONFIG_ISR_STACK_SIZE+0x380>
				sign = '+';
     cd0:	262b      	movs	r6, #43	; 0x2b
     cd2:	e7f1      	b.n	cb8 <CONFIG_ISR_STACK_SIZE+0x4b8>
		switch (conv->specifier) {
     cd4:	2600      	movs	r6, #0
     cd6:	e753      	b.n	b80 <CONFIG_ISR_STACK_SIZE+0x380>
			if (value->ptr != NULL) {
     cd8:	980a      	ldr	r0, [sp, #40]	; 0x28
     cda:	b340      	cbz	r0, d2e <CONFIG_ISR_STACK_SIZE+0x52e>
				bps = encode_uint((uintptr_t)value->ptr, conv,
     cdc:	f10d 0326 	add.w	r3, sp, #38	; 0x26
     ce0:	9300      	str	r3, [sp, #0]
     ce2:	aa0c      	add	r2, sp, #48	; 0x30
     ce4:	ab04      	add	r3, sp, #16
     ce6:	2100      	movs	r1, #0
     ce8:	f004 f912 	bl	4f10 <encode_uint>
				conv->altform_0c = true;
     cec:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
     cf0:	f003 03ef 	and.w	r3, r3, #239	; 0xef
     cf4:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
     cf8:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
     cfc:	4682      	mov	sl, r0
				conv->altform_0c = true;
     cfe:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		char sign = 0;
     d02:	2600      	movs	r6, #0
				goto prec_int_pad0;
     d04:	e746      	b.n	b94 <CONFIG_ISR_STACK_SIZE+0x394>
				store_count(conv, value->ptr, count);
     d06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
     d08:	2907      	cmp	r1, #7
     d0a:	f63f aee1 	bhi.w	ad0 <CONFIG_ISR_STACK_SIZE+0x2d0>
     d0e:	e8df f001 	tbb	[pc, r1]
     d12:	040c      	.short	0x040c
     d14:	08080c06 	.word	0x08080c06
     d18:	0c0c      	.short	0x0c0c
		*(signed char *)dp = (signed char)count;
     d1a:	701d      	strb	r5, [r3, #0]
		break;
     d1c:	e6d8      	b.n	ad0 <CONFIG_ISR_STACK_SIZE+0x2d0>
		*(short *)dp = (short)count;
     d1e:	801d      	strh	r5, [r3, #0]
		break;
     d20:	e6d6      	b.n	ad0 <CONFIG_ISR_STACK_SIZE+0x2d0>
		*(intmax_t *)dp = (intmax_t)count;
     d22:	17ea      	asrs	r2, r5, #31
     d24:	e9c3 5200 	strd	r5, r2, [r3]
		break;
     d28:	e6d2      	b.n	ad0 <CONFIG_ISR_STACK_SIZE+0x2d0>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
     d2a:	601d      	str	r5, [r3, #0]
		break;
     d2c:	e6d0      	b.n	ad0 <CONFIG_ISR_STACK_SIZE+0x2d0>
			bps = "(nil)";
     d2e:	f8df a0c8 	ldr.w	sl, [pc, #200]	; df8 <CONFIG_ISR_STACK_SIZE+0x5f8>
     d32:	4606      	mov	r6, r0
			bpe = bps + 5;
     d34:	f10a 0805 	add.w	r8, sl, #5
     d38:	e78e      	b.n	c58 <CONFIG_ISR_STACK_SIZE+0x458>
		} else if (conv->altform_0) {
     d3a:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
     d3c:	bf48      	it	mi
     d3e:	3301      	addmi	r3, #1
     d40:	e793      	b.n	c6a <CONFIG_ISR_STACK_SIZE+0x46a>
					OUTC(pad);
     d42:	4618      	mov	r0, r3
     d44:	9303      	str	r3, [sp, #12]
     d46:	4659      	mov	r1, fp
     d48:	9b02      	ldr	r3, [sp, #8]
     d4a:	4798      	blx	r3
     d4c:	2800      	cmp	r0, #0
     d4e:	9b03      	ldr	r3, [sp, #12]
     d50:	da04      	bge.n	d5c <CONFIG_ISR_STACK_SIZE+0x55c>
#undef OUTS
#undef OUTC
}
     d52:	b011      	add	sp, #68	; 0x44
     d54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
     d58:	2320      	movs	r3, #32
     d5a:	444d      	add	r5, r9
     d5c:	464a      	mov	r2, r9
				while (width-- > 0) {
     d5e:	2a00      	cmp	r2, #0
     d60:	eba5 0109 	sub.w	r1, r5, r9
     d64:	f109 39ff 	add.w	r9, r9, #4294967295
     d68:	dceb      	bgt.n	d42 <CONFIG_ISR_STACK_SIZE+0x542>
     d6a:	460d      	mov	r5, r1
		if (sign != 0) {
     d6c:	b136      	cbz	r6, d7c <CONFIG_ISR_STACK_SIZE+0x57c>
			OUTC(sign);
     d6e:	9b02      	ldr	r3, [sp, #8]
     d70:	4659      	mov	r1, fp
     d72:	4630      	mov	r0, r6
     d74:	4798      	blx	r3
     d76:	2800      	cmp	r0, #0
     d78:	dbeb      	blt.n	d52 <CONFIG_ISR_STACK_SIZE+0x552>
     d7a:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
     d7c:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     d80:	06d9      	lsls	r1, r3, #27
     d82:	d401      	bmi.n	d88 <CONFIG_ISR_STACK_SIZE+0x588>
     d84:	071a      	lsls	r2, r3, #28
     d86:	d506      	bpl.n	d96 <CONFIG_ISR_STACK_SIZE+0x596>
				OUTC('0');
     d88:	9b02      	ldr	r3, [sp, #8]
     d8a:	4659      	mov	r1, fp
     d8c:	2030      	movs	r0, #48	; 0x30
     d8e:	4798      	blx	r3
     d90:	2800      	cmp	r0, #0
     d92:	dbde      	blt.n	d52 <CONFIG_ISR_STACK_SIZE+0x552>
     d94:	3501      	adds	r5, #1
			if (conv->altform_0c) {
     d96:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     d9a:	06db      	lsls	r3, r3, #27
     d9c:	d507      	bpl.n	dae <CONFIG_ISR_STACK_SIZE+0x5ae>
				OUTC(conv->specifier);
     d9e:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
     da2:	9b02      	ldr	r3, [sp, #8]
     da4:	4659      	mov	r1, fp
     da6:	4798      	blx	r3
     da8:	2800      	cmp	r0, #0
     daa:	dbd2      	blt.n	d52 <CONFIG_ISR_STACK_SIZE+0x552>
     dac:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
     dae:	9e0d      	ldr	r6, [sp, #52]	; 0x34
     db0:	442e      	add	r6, r5
     db2:	1b73      	subs	r3, r6, r5
     db4:	2b00      	cmp	r3, #0
     db6:	dc16      	bgt.n	de6 <CONFIG_ISR_STACK_SIZE+0x5e6>
			OUTS(bps, bpe);
     db8:	9802      	ldr	r0, [sp, #8]
     dba:	4643      	mov	r3, r8
     dbc:	4652      	mov	r2, sl
     dbe:	4659      	mov	r1, fp
     dc0:	f004 f8ec 	bl	4f9c <outs>
     dc4:	2800      	cmp	r0, #0
     dc6:	dbc4      	blt.n	d52 <CONFIG_ISR_STACK_SIZE+0x552>
     dc8:	4405      	add	r5, r0
		while (width > 0) {
     dca:	44a9      	add	r9, r5
     dcc:	eba9 0305 	sub.w	r3, r9, r5
     dd0:	2b00      	cmp	r3, #0
     dd2:	f77f ae7d 	ble.w	ad0 <CONFIG_ISR_STACK_SIZE+0x2d0>
			OUTC(' ');
     dd6:	9b02      	ldr	r3, [sp, #8]
     dd8:	4659      	mov	r1, fp
     dda:	2020      	movs	r0, #32
     ddc:	4798      	blx	r3
     dde:	2800      	cmp	r0, #0
     de0:	dbb7      	blt.n	d52 <CONFIG_ISR_STACK_SIZE+0x552>
     de2:	3501      	adds	r5, #1
			--width;
     de4:	e7f2      	b.n	dcc <CONFIG_ISR_STACK_SIZE+0x5cc>
				OUTC('0');
     de6:	9b02      	ldr	r3, [sp, #8]
     de8:	4659      	mov	r1, fp
     dea:	2030      	movs	r0, #48	; 0x30
     dec:	4798      	blx	r3
     dee:	2800      	cmp	r0, #0
     df0:	dbaf      	blt.n	d52 <CONFIG_ISR_STACK_SIZE+0x552>
     df2:	3501      	adds	r5, #1
     df4:	e7dd      	b.n	db2 <CONFIG_ISR_STACK_SIZE+0x5b2>
     df6:	bf00      	nop
     df8:	0000600c 	.word	0x0000600c

00000dfc <sys_reboot>:
#include <sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
     dfc:	b508      	push	{r3, lr}
     dfe:	f04f 0220 	mov.w	r2, #32
     e02:	f3ef 8311 	mrs	r3, BASEPRI
     e06:	f382 8812 	msr	BASEPRI_MAX, r2
     e0a:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
     e0e:	f000 fdfb 	bl	1a08 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
     e12:	4803      	ldr	r0, [pc, #12]	; (e20 <sys_reboot+0x24>)
     e14:	f003 ffba 	bl	4d8c <printk>
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
     e18:	f000 fa32 	bl	1280 <arch_cpu_idle>
     e1c:	e7fc      	b.n	e18 <sys_reboot+0x1c>
     e1e:	bf00      	nop
     e20:	00006012 	.word	0x00006012

00000e24 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
     e24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
     e28:	4605      	mov	r5, r0
     e2a:	f04f 0320 	mov.w	r3, #32
     e2e:	f3ef 8611 	mrs	r6, BASEPRI
     e32:	f383 8812 	msr	BASEPRI_MAX, r3
     e36:	f3bf 8f6f 	isb	sy
	return list->head;
     e3a:	4b0e      	ldr	r3, [pc, #56]	; (e74 <pm_state_notify+0x50>)
     e3c:	681c      	ldr	r4, [r3, #0]
	struct pm_notifier *notifier;
	k_spinlock_key_t pm_notifier_key;
	void (*callback)(enum pm_state state);

	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
     e3e:	b19c      	cbz	r4, e68 <pm_state_notify+0x44>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_cpus_pm_state[_current_cpu->id].state);
     e40:	4f0d      	ldr	r7, [pc, #52]	; (e78 <pm_state_notify+0x54>)
     e42:	f8df 8038 	ldr.w	r8, [pc, #56]	; e7c <pm_state_notify+0x58>
     e46:	f04f 090c 	mov.w	r9, #12
			callback = notifier->state_exit;
     e4a:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
     e4e:	2d00      	cmp	r5, #0
     e50:	bf08      	it	eq
     e52:	4613      	moveq	r3, r2
		if (callback) {
     e54:	b12b      	cbz	r3, e62 <pm_state_notify+0x3e>
			callback(z_cpus_pm_state[_current_cpu->id].state);
     e56:	f898 2014 	ldrb.w	r2, [r8, #20]
     e5a:	fb09 f202 	mul.w	r2, r9, r2
     e5e:	5cb8      	ldrb	r0, [r7, r2]
     e60:	4798      	blx	r3
	return node->next;
     e62:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
     e64:	2c00      	cmp	r4, #0
     e66:	d1f0      	bne.n	e4a <pm_state_notify+0x26>
	__asm__ volatile(
     e68:	f386 8811 	msr	BASEPRI, r6
     e6c:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
     e70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
     e74:	200002fc 	.word	0x200002fc
     e78:	20000304 	.word	0x20000304
     e7c:	200009d8 	.word	0x200009d8

00000e80 <atomic_clear_bit.constprop.0>:
 */
static inline void atomic_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
     e80:	0942      	lsrs	r2, r0, #5
	atomic_val_t mask = ATOMIC_MASK(bit);
     e82:	2301      	movs	r3, #1
     e84:	f000 001f 	and.w	r0, r0, #31
     e88:	fa03 f000 	lsl.w	r0, r3, r0
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
     e8c:	4b07      	ldr	r3, [pc, #28]	; (eac <atomic_clear_bit.constprop.0+0x2c>)
     e8e:	f3bf 8f5b 	dmb	ish
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
     e92:	43c0      	mvns	r0, r0
     e94:	eb03 0382 	add.w	r3, r3, r2, lsl #2
     e98:	e853 2f00 	ldrex	r2, [r3]
     e9c:	4002      	ands	r2, r0
     e9e:	e843 2100 	strex	r1, r2, [r3]
     ea2:	2900      	cmp	r1, #0
     ea4:	d1f8      	bne.n	e98 <atomic_clear_bit.constprop.0+0x18>
     ea6:	f3bf 8f5b 	dmb	ish
}
     eaa:	4770      	bx	lr
     eac:	20000310 	.word	0x20000310

00000eb0 <pm_system_resume>:

void pm_system_resume(void)
{
     eb0:	b538      	push	{r3, r4, r5, lr}
	uint8_t id = _current_cpu->id;
     eb2:	4b1a      	ldr	r3, [pc, #104]	; (f1c <pm_system_resume+0x6c>)
     eb4:	7d1c      	ldrb	r4, [r3, #20]
     eb6:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
     eba:	f004 031f 	and.w	r3, r4, #31
     ebe:	2201      	movs	r2, #1
     ec0:	409a      	lsls	r2, r3
     ec2:	4b17      	ldr	r3, [pc, #92]	; (f20 <pm_system_resume+0x70>)
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
     ec4:	0961      	lsrs	r1, r4, #5
     ec6:	43d0      	mvns	r0, r2
     ec8:	eb03 0381 	add.w	r3, r3, r1, lsl #2
     ecc:	e853 1f00 	ldrex	r1, [r3]
     ed0:	ea01 0500 	and.w	r5, r1, r0
     ed4:	e843 5c00 	strex	ip, r5, [r3]
     ed8:	f1bc 0f00 	cmp.w	ip, #0
     edc:	d1f6      	bne.n	ecc <pm_system_resume+0x1c>
     ede:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
     ee2:	4211      	tst	r1, r2
     ee4:	d013      	beq.n	f0e <pm_system_resume+0x5e>
	if (pm_state_exit_post_ops != NULL) {
     ee6:	4b0f      	ldr	r3, [pc, #60]	; (f24 <pm_system_resume+0x74>)
     ee8:	4d0f      	ldr	r5, [pc, #60]	; (f28 <pm_system_resume+0x78>)
     eea:	b18b      	cbz	r3, f10 <pm_system_resume+0x60>
		pm_state_exit_post_ops(info->state, info->substate_id);
     eec:	230c      	movs	r3, #12
     eee:	4363      	muls	r3, r4
     ef0:	18ea      	adds	r2, r5, r3
     ef2:	5ce8      	ldrb	r0, [r5, r3]
     ef4:	7851      	ldrb	r1, [r2, #1]
     ef6:	f004 f8ba 	bl	506e <pm_state_exit_post_ops>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
     efa:	2000      	movs	r0, #0
     efc:	f7ff ff92 	bl	e24 <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
     f00:	230c      	movs	r3, #12
     f02:	435c      	muls	r4, r3
     f04:	192a      	adds	r2, r5, r4
     f06:	2300      	movs	r3, #0
     f08:	512b      	str	r3, [r5, r4]
     f0a:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
     f0e:	bd38      	pop	{r3, r4, r5, pc}
     f10:	f383 8811 	msr	BASEPRI, r3
     f14:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
     f18:	e7ef      	b.n	efa <pm_system_resume+0x4a>
     f1a:	bf00      	nop
     f1c:	200009d8 	.word	0x200009d8
     f20:	20000314 	.word	0x20000314
     f24:	0000506f 	.word	0x0000506f
     f28:	20000304 	.word	0x20000304

00000f2c <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
     f2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	bool ret = true;
	uint8_t id = _current_cpu->id;
     f30:	4b32      	ldr	r3, [pc, #200]	; (ffc <pm_system_suspend+0xd0>)
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
     f32:	4a33      	ldr	r2, [pc, #204]	; (1000 <CONFIG_FPROTECT_BLOCK_SIZE>)
     f34:	7d1c      	ldrb	r4, [r3, #20]
     f36:	f3bf 8f5b 	dmb	ish
	atomic_val_t val = atomic_get(ATOMIC_ELEM(target, bit));
     f3a:	0963      	lsrs	r3, r4, #5
     f3c:	ea4f 0983 	mov.w	r9, r3, lsl #2
     f40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
     f44:	4e2f      	ldr	r6, [pc, #188]	; (1004 <CONFIG_FPROTECT_BLOCK_SIZE+0x4>)
     f46:	f3bf 8f5b 	dmb	ish
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
     f4a:	f004 081f 	and.w	r8, r4, #31
     f4e:	fa43 f308 	asr.w	r3, r3, r8

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
     f52:	f013 0f01 	tst.w	r3, #1
{
     f56:	4607      	mov	r7, r0
	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
     f58:	d10a      	bne.n	f70 <pm_system_suspend+0x44>
		const struct pm_state_info *info;

		info = pm_policy_next_state(id, ticks);
     f5a:	4601      	mov	r1, r0
     f5c:	4620      	mov	r0, r4
     f5e:	f000 f869 	bl	1034 <pm_policy_next_state>
		if (info != NULL) {
     f62:	b128      	cbz	r0, f70 <pm_system_suspend+0x44>
			z_cpus_pm_state[id] = *info;
     f64:	c807      	ldmia	r0, {r0, r1, r2}
     f66:	230c      	movs	r3, #12
     f68:	fb03 6304 	mla	r3, r3, r4, r6
     f6c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		}
	}

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
     f70:	230c      	movs	r3, #12
     f72:	4363      	muls	r3, r4
     f74:	18f2      	adds	r2, r6, r3
     f76:	5cf5      	ldrb	r5, [r6, r3]
     f78:	b92d      	cbnz	r5, f86 <pm_system_suspend+0x5a>
		LOG_DBG("No PM operations done.");
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		ret = false;
		atomic_clear_bit(z_cpus_pm_state_forced, id);
     f7a:	4620      	mov	r0, r4
     f7c:	f7ff ff80 	bl	e80 <atomic_clear_bit.constprop.0>
		ret = false;
     f80:	4628      	mov	r0, r5
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

end:
	return ret;
}
     f82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (ticks != K_TICKS_FOREVER) {
     f86:	1c7b      	adds	r3, r7, #1
     f88:	d00f      	beq.n	faa <pm_system_suspend+0x7e>
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
     f8a:	f8d2 c008 	ldr.w	ip, [r2, #8]
     f8e:	481e      	ldr	r0, [pc, #120]	; (1008 <CONFIG_FPROTECT_BLOCK_SIZE+0x8>)
     f90:	4a1e      	ldr	r2, [pc, #120]	; (100c <CONFIG_FPROTECT_BLOCK_SIZE+0xc>)
     f92:	f44f 4500 	mov.w	r5, #32768	; 0x8000
     f96:	2100      	movs	r1, #0
     f98:	2300      	movs	r3, #0
     f9a:	fbec 0105 	umlal	r0, r1, ip, r5
     f9e:	f7ff f8af 	bl	100 <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
     fa2:	2101      	movs	r1, #1
     fa4:	1a38      	subs	r0, r7, r0
     fa6:	f004 fd76 	bl	5a96 <z_set_timeout_expiry>
	k_sched_lock();
     faa:	f003 f88b 	bl	40c4 <k_sched_lock>
	pm_state_notify(true);
     fae:	2001      	movs	r0, #1
     fb0:	f7ff ff38 	bl	e24 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
     fb4:	f3bf 8f5b 	dmb	ish
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
     fb8:	2301      	movs	r3, #1
     fba:	fa03 f808 	lsl.w	r8, r3, r8
     fbe:	4b14      	ldr	r3, [pc, #80]	; (1010 <CONFIG_FPROTECT_BLOCK_SIZE+0x10>)
     fc0:	4499      	add	r9, r3
     fc2:	e859 3f00 	ldrex	r3, [r9]
     fc6:	ea43 0308 	orr.w	r3, r3, r8
     fca:	e849 3200 	strex	r2, r3, [r9]
     fce:	2a00      	cmp	r2, #0
     fd0:	d1f7      	bne.n	fc2 <pm_system_suspend+0x96>
     fd2:	f3bf 8f5b 	dmb	ish
	if (pm_state_set != NULL) {
     fd6:	4b0f      	ldr	r3, [pc, #60]	; (1014 <CONFIG_FPROTECT_BLOCK_SIZE+0x14>)
     fd8:	b133      	cbz	r3, fe8 <pm_system_suspend+0xbc>
		pm_state_set(info->state, info->substate_id);
     fda:	230c      	movs	r3, #12
     fdc:	4363      	muls	r3, r4
     fde:	18f2      	adds	r2, r6, r3
     fe0:	5cf0      	ldrb	r0, [r6, r3]
     fe2:	7851      	ldrb	r1, [r2, #1]
     fe4:	f004 f837 	bl	5056 <pm_state_set>
	pm_system_resume();
     fe8:	f7ff ff62 	bl	eb0 <pm_system_resume>
	atomic_clear_bit(z_cpus_pm_state_forced, id);
     fec:	4620      	mov	r0, r4
     fee:	f7ff ff47 	bl	e80 <atomic_clear_bit.constprop.0>
	k_sched_unlock();
     ff2:	f003 fa37 	bl	4464 <k_sched_unlock>
	bool ret = true;
     ff6:	2001      	movs	r0, #1
     ff8:	e7c3      	b.n	f82 <pm_system_suspend+0x56>
     ffa:	bf00      	nop
     ffc:	200009d8 	.word	0x200009d8
    1000:	20000310 	.word	0x20000310
    1004:	20000304 	.word	0x20000304
    1008:	000f423f 	.word	0x000f423f
    100c:	000f4240 	.word	0x000f4240
    1010:	20000314 	.word	0x20000314
    1014:	00005057 	.word	0x00005057

00001018 <pm_policy_state_lock_is_active>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    1018:	4b05      	ldr	r3, [pc, #20]	; (1030 <pm_policy_state_lock_is_active+0x18>)
    101a:	f3bf 8f5b 	dmb	ish
    101e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    1022:	f3bf 8f5b 	dmb	ish
}

bool pm_policy_state_lock_is_active(enum pm_state state)
{
	return (atomic_get(&state_lock_cnt[state]) != 0);
}
    1026:	3800      	subs	r0, #0
    1028:	bf18      	it	ne
    102a:	2001      	movne	r0, #1
    102c:	4770      	bx	lr
    102e:	bf00      	nop
    1030:	20000318 	.word	0x20000318

00001034 <pm_policy_next_state>:
{
    1034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1038:	b085      	sub	sp, #20
    103a:	460f      	mov	r7, r1
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    103c:	a903      	add	r1, sp, #12
    103e:	f000 f847 	bl	10d0 <pm_state_cpu_get_all>
    1042:	f8df 8080 	ldr.w	r8, [pc, #128]	; 10c4 <pm_policy_next_state+0x90>
    1046:	f8df a080 	ldr.w	sl, [pc, #128]	; 10c8 <pm_policy_next_state+0x94>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    104a:	1e44      	subs	r4, r0, #1
    104c:	b224      	sxth	r4, r4
    104e:	f04f 0b00 	mov.w	fp, #0
    1052:	1c63      	adds	r3, r4, #1
    1054:	d104      	bne.n	1060 <pm_policy_next_state+0x2c>
	return NULL;
    1056:	2600      	movs	r6, #0
}
    1058:	4630      	mov	r0, r6
    105a:	b005      	add	sp, #20
    105c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		const struct pm_state_info *state = &cpu_states[i];
    1060:	9a03      	ldr	r2, [sp, #12]
    1062:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    1066:	eb02 0683 	add.w	r6, r2, r3, lsl #2
		if (pm_policy_state_lock_is_active(state->state)) {
    106a:	f812 0023 	ldrb.w	r0, [r2, r3, lsl #2]
    106e:	f7ff ffd3 	bl	1018 <pm_policy_state_lock_is_active>
    1072:	4605      	mov	r5, r0
    1074:	bb10      	cbnz	r0, 10bc <pm_policy_next_state+0x88>
    1076:	6870      	ldr	r0, [r6, #4]
    1078:	f44f 4900 	mov.w	r9, #32768	; 0x8000
    107c:	46c4      	mov	ip, r8
    107e:	4629      	mov	r1, r5
    1080:	fbe0 c109 	umlal	ip, r1, r0, r9
    1084:	4652      	mov	r2, sl
    1086:	465b      	mov	r3, fp
    1088:	4660      	mov	r0, ip
    108a:	f7ff f839 	bl	100 <__aeabi_uldivmod>
    108e:	9001      	str	r0, [sp, #4]
    1090:	68b0      	ldr	r0, [r6, #8]
    1092:	46c4      	mov	ip, r8
    1094:	4629      	mov	r1, r5
    1096:	fbe0 c109 	umlal	ip, r1, r0, r9
    109a:	465b      	mov	r3, fp
    109c:	4652      	mov	r2, sl
    109e:	4660      	mov	r0, ip
    10a0:	f7ff f82e 	bl	100 <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    10a4:	4b09      	ldr	r3, [pc, #36]	; (10cc <pm_policy_next_state+0x98>)
    10a6:	681b      	ldr	r3, [r3, #0]
    10a8:	1c59      	adds	r1, r3, #1
    10aa:	d001      	beq.n	10b0 <pm_policy_next_state+0x7c>
    10ac:	4283      	cmp	r3, r0
    10ae:	d905      	bls.n	10bc <pm_policy_next_state+0x88>
		if ((ticks == K_TICKS_FOREVER) ||
    10b0:	1c7a      	adds	r2, r7, #1
    10b2:	d0d1      	beq.n	1058 <pm_policy_next_state+0x24>
		    (ticks >= (min_residency + exit_latency))) {
    10b4:	9b01      	ldr	r3, [sp, #4]
    10b6:	4418      	add	r0, r3
		if ((ticks == K_TICKS_FOREVER) ||
    10b8:	42b8      	cmp	r0, r7
    10ba:	d9cd      	bls.n	1058 <pm_policy_next_state+0x24>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    10bc:	3c01      	subs	r4, #1
    10be:	b224      	sxth	r4, r4
    10c0:	e7c7      	b.n	1052 <pm_policy_next_state+0x1e>
    10c2:	bf00      	nop
    10c4:	000f423f 	.word	0x000f423f
    10c8:	000f4240 	.word	0x000f4240
    10cc:	20000004 	.word	0x20000004

000010d0 <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD(DT_PATH(cpus), NUM_CPU_STATES)
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    10d0:	b908      	cbnz	r0, 10d6 <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    10d2:	4b02      	ldr	r3, [pc, #8]	; (10dc <pm_state_cpu_get_all+0xc>)
    10d4:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    10d6:	2000      	movs	r0, #0
    10d8:	4770      	bx	lr
    10da:	bf00      	nop
    10dc:	00005d98 	.word	0x00005d98

000010e0 <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    10e0:	4801      	ldr	r0, [pc, #4]	; (10e8 <nrf_cc3xx_platform_abort_init+0x8>)
    10e2:	f003 bc87 	b.w	49f4 <nrf_cc3xx_platform_set_abort>
    10e6:	bf00      	nop
    10e8:	00005d98 	.word	0x00005d98

000010ec <mutex_free_platform>:
}


/** @brief Static function to free a mutex
 */
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    10ec:	b510      	push	{r4, lr}
    /* Ensure that the mutex is valid (not NULL) */
    if (mutex == NULL) {
    10ee:	4604      	mov	r4, r0
    10f0:	b918      	cbnz	r0, 10fa <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    10f2:	4b0d      	ldr	r3, [pc, #52]	; (1128 <mutex_free_platform+0x3c>)
    10f4:	480d      	ldr	r0, [pc, #52]	; (112c <mutex_free_platform+0x40>)
    10f6:	685b      	ldr	r3, [r3, #4]
    10f8:	4798      	blx	r3
            "mutex_init called with NULL parameter");
    }

    /* Check if we are freeing a mutex that is atomic */
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    10fa:	6861      	ldr	r1, [r4, #4]
    10fc:	2908      	cmp	r1, #8
    10fe:	d00d      	beq.n	111c <mutex_free_platform+0x30>
        /*Nothing to free*/
        return;
    }

    /* Check if we are freeing a mutex that isn't initialized */
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1100:	f031 0304 	bics.w	r3, r1, #4
    1104:	d00a      	beq.n	111c <mutex_free_platform+0x30>
        /*Nothing to free*/
        return;
    }

    /* Check if the mutex was allocated or being statically defined */
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    1106:	f011 0102 	ands.w	r1, r1, #2
    110a:	d008      	beq.n	111e <mutex_free_platform+0x32>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    110c:	4808      	ldr	r0, [pc, #32]	; (1130 <mutex_free_platform+0x44>)
    110e:	4621      	mov	r1, r4
    1110:	f004 fbb4 	bl	587c <k_mem_slab_free>
        mutex->mutex = NULL;
    1114:	2300      	movs	r3, #0
    1116:	6023      	str	r3, [r4, #0]
    else {
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    }

    /* Reset the mutex to invalid state */
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    1118:	2300      	movs	r3, #0
    111a:	6063      	str	r3, [r4, #4]
}
    111c:	bd10      	pop	{r4, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    111e:	6820      	ldr	r0, [r4, #0]
    1120:	2214      	movs	r2, #20
    1122:	f003 ff8c 	bl	503e <memset>
    1126:	e7f7      	b.n	1118 <mutex_free_platform+0x2c>
    1128:	20000108 	.word	0x20000108
    112c:	0000603b 	.word	0x0000603b
    1130:	20000334 	.word	0x20000334

00001134 <mutex_lock_platform>:


/** @brief Static function to lock a mutex
 */
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1134:	b508      	push	{r3, lr}
    int ret;
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    1136:	b308      	cbz	r0, 117c <mutex_lock_platform+0x48>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags) {
    1138:	6843      	ldr	r3, [r0, #4]
    113a:	2b04      	cmp	r3, #4
    113c:	d110      	bne.n	1160 <mutex_lock_platform+0x2c>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    113e:	2201      	movs	r2, #1
    1140:	6803      	ldr	r3, [r0, #0]
    1142:	f3bf 8f5b 	dmb	ish
    1146:	e853 1f00 	ldrex	r1, [r3]
    114a:	2900      	cmp	r1, #0
    114c:	d103      	bne.n	1156 <mutex_lock_platform+0x22>
    114e:	e843 2000 	strex	r0, r2, [r3]
    1152:	2800      	cmp	r0, #0
    1154:	d1f7      	bne.n	1146 <mutex_lock_platform+0x12>
    1156:	f3bf 8f5b 	dmb	ish
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 0, 1) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    115a:	d10b      	bne.n	1174 <mutex_lock_platform+0x40>
    115c:	2000      	movs	r0, #0
            return NRF_CC3XX_PLATFORM_SUCCESS;
        } else {
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
        }
    }
}
    115e:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1160:	b153      	cbz	r3, 1178 <mutex_lock_platform+0x44>
        p_mutex = (struct k_mutex *)mutex->mutex;
    1162:	6800      	ldr	r0, [r0, #0]
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_MUTEX_LOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_lock(mutex, timeout);
    1164:	f04f 32ff 	mov.w	r2, #4294967295
    1168:	f04f 33ff 	mov.w	r3, #4294967295
    116c:	f002 fe50 	bl	3e10 <z_impl_k_mutex_lock>
        if (ret == 0) {
    1170:	2800      	cmp	r0, #0
    1172:	d0f3      	beq.n	115c <mutex_lock_platform+0x28>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1174:	4803      	ldr	r0, [pc, #12]	; (1184 <mutex_lock_platform+0x50>)
    1176:	e7f2      	b.n	115e <mutex_lock_platform+0x2a>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1178:	4803      	ldr	r0, [pc, #12]	; (1188 <mutex_lock_platform+0x54>)
    117a:	e7f0      	b.n	115e <mutex_lock_platform+0x2a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    117c:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    1180:	e7ed      	b.n	115e <mutex_lock_platform+0x2a>
    1182:	bf00      	nop
    1184:	ffff8fe9 	.word	0xffff8fe9
    1188:	ffff8fea 	.word	0xffff8fea

0000118c <mutex_unlock_platform>:

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    118c:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    118e:	b1d0      	cbz	r0, 11c6 <mutex_unlock_platform+0x3a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    1190:	6843      	ldr	r3, [r0, #4]
    1192:	2b04      	cmp	r3, #4
    1194:	d111      	bne.n	11ba <mutex_unlock_platform+0x2e>
    1196:	2200      	movs	r2, #0
    1198:	6803      	ldr	r3, [r0, #0]
    119a:	f3bf 8f5b 	dmb	ish
    119e:	e853 1f00 	ldrex	r1, [r3]
    11a2:	2901      	cmp	r1, #1
    11a4:	d103      	bne.n	11ae <mutex_unlock_platform+0x22>
    11a6:	e843 2000 	strex	r0, r2, [r3]
    11aa:	2800      	cmp	r0, #0
    11ac:	d1f7      	bne.n	119e <mutex_unlock_platform+0x12>
    11ae:	f3bf 8f5b 	dmb	ish
    {
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    11b2:	4807      	ldr	r0, [pc, #28]	; (11d0 <mutex_unlock_platform+0x44>)
    11b4:	bf08      	it	eq
    11b6:	4610      	moveq	r0, r2
        p_mutex = (struct k_mutex *)mutex->mutex;

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    }
}
    11b8:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    11ba:	b13b      	cbz	r3, 11cc <mutex_unlock_platform+0x40>
        p_mutex = (struct k_mutex *)mutex->mutex;
    11bc:	6800      	ldr	r0, [r0, #0]
		union { uintptr_t x; struct k_mutex * val; } parm0 = { .val = mutex };
		return (int) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
    11be:	f002 fe9f 	bl	3f00 <z_impl_k_mutex_unlock>
        return NRF_CC3XX_PLATFORM_SUCCESS;
    11c2:	2000      	movs	r0, #0
    11c4:	e7f8      	b.n	11b8 <mutex_unlock_platform+0x2c>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    11c6:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    11ca:	e7f5      	b.n	11b8 <mutex_unlock_platform+0x2c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    11cc:	4801      	ldr	r0, [pc, #4]	; (11d4 <mutex_unlock_platform+0x48>)
    11ce:	e7f3      	b.n	11b8 <mutex_unlock_platform+0x2c>
    11d0:	ffff8fe9 	.word	0xffff8fe9
    11d4:	ffff8fea 	.word	0xffff8fea

000011d8 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    11d8:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    11da:	4604      	mov	r4, r0
    11dc:	b918      	cbnz	r0, 11e6 <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    11de:	4b16      	ldr	r3, [pc, #88]	; (1238 <mutex_init_platform+0x60>)
    11e0:	4816      	ldr	r0, [pc, #88]	; (123c <mutex_init_platform+0x64>)
    11e2:	685b      	ldr	r3, [r3, #4]
    11e4:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    11e6:	6863      	ldr	r3, [r4, #4]
    11e8:	2b04      	cmp	r3, #4
    11ea:	d023      	beq.n	1234 <mutex_init_platform+0x5c>
    11ec:	2b08      	cmp	r3, #8
    11ee:	d021      	beq.n	1234 <mutex_init_platform+0x5c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    11f0:	b9cb      	cbnz	r3, 1226 <mutex_init_platform+0x4e>
    11f2:	6823      	ldr	r3, [r4, #0]
    11f4:	b9bb      	cbnz	r3, 1226 <mutex_init_platform+0x4e>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    11f6:	4812      	ldr	r0, [pc, #72]	; (1240 <mutex_init_platform+0x68>)
    11f8:	f04f 32ff 	mov.w	r2, #4294967295
    11fc:	f04f 33ff 	mov.w	r3, #4294967295
    1200:	4621      	mov	r1, r4
    1202:	f002 fd2d 	bl	3c60 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    1206:	b908      	cbnz	r0, 120c <mutex_init_platform+0x34>
    1208:	6823      	ldr	r3, [r4, #0]
    120a:	b91b      	cbnz	r3, 1214 <mutex_init_platform+0x3c>
            platform_abort_apis.abort_fn(
    120c:	4b0a      	ldr	r3, [pc, #40]	; (1238 <mutex_init_platform+0x60>)
    120e:	480d      	ldr	r0, [pc, #52]	; (1244 <mutex_init_platform+0x6c>)
    1210:	685b      	ldr	r3, [r3, #4]
    1212:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1214:	6820      	ldr	r0, [r4, #0]
    1216:	2214      	movs	r2, #20
    1218:	2100      	movs	r1, #0
    121a:	f003 ff10 	bl	503e <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    121e:	6863      	ldr	r3, [r4, #4]
    1220:	f043 0302 	orr.w	r3, r3, #2
    1224:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    1226:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    1228:	f004 fb66 	bl	58f8 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    122c:	6863      	ldr	r3, [r4, #4]
    122e:	f043 0301 	orr.w	r3, r3, #1
    1232:	6063      	str	r3, [r4, #4]
}
    1234:	bd10      	pop	{r4, pc}
    1236:	bf00      	nop
    1238:	20000108 	.word	0x20000108
    123c:	0000603b 	.word	0x0000603b
    1240:	20000334 	.word	0x20000334
    1244:	00006061 	.word	0x00006061

00001248 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    1248:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    124a:	4906      	ldr	r1, [pc, #24]	; (1264 <nrf_cc3xx_platform_mutex_init+0x1c>)
    124c:	4806      	ldr	r0, [pc, #24]	; (1268 <nrf_cc3xx_platform_mutex_init+0x20>)
    124e:	2340      	movs	r3, #64	; 0x40
    1250:	2214      	movs	r2, #20
    1252:	f004 faf8 	bl	5846 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    1256:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    125a:	4904      	ldr	r1, [pc, #16]	; (126c <nrf_cc3xx_platform_mutex_init+0x24>)
    125c:	4804      	ldr	r0, [pc, #16]	; (1270 <nrf_cc3xx_platform_mutex_init+0x28>)
    125e:	f003 bc29 	b.w	4ab4 <nrf_cc3xx_platform_set_mutexes>
    1262:	bf00      	nop
    1264:	20000350 	.word	0x20000350
    1268:	20000334 	.word	0x20000334
    126c:	00005db0 	.word	0x00005db0
    1270:	00005da0 	.word	0x00005da0

00001274 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    1274:	4901      	ldr	r1, [pc, #4]	; (127c <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    1276:	2210      	movs	r2, #16
	str	r2, [r1]
    1278:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    127a:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    127c:	e000ed10 	.word	0xe000ed10

00001280 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    1280:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    1282:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    1284:	f380 8811 	msr	BASEPRI, r0
	isb
    1288:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    128c:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    1290:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    1292:	b662      	cpsie	i
	isb
    1294:	f3bf 8f6f 	isb	sy

	bx	lr
    1298:	4770      	bx	lr
    129a:	bf00      	nop

0000129c <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    129c:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    129e:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    12a0:	f381 8811 	msr	BASEPRI, r1

	wfe
    12a4:	bf20      	wfe

	msr	BASEPRI, r0
    12a6:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    12aa:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    12ac:	4770      	bx	lr
    12ae:	bf00      	nop

000012b0 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    12b0:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    12b2:	2b00      	cmp	r3, #0
    12b4:	db08      	blt.n	12c8 <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    12b6:	2201      	movs	r2, #1
    12b8:	f000 001f 	and.w	r0, r0, #31
    12bc:	fa02 f000 	lsl.w	r0, r2, r0
    12c0:	095b      	lsrs	r3, r3, #5
    12c2:	4a02      	ldr	r2, [pc, #8]	; (12cc <arch_irq_enable+0x1c>)
    12c4:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    12c8:	4770      	bx	lr
    12ca:	bf00      	nop
    12cc:	e000e100 	.word	0xe000e100

000012d0 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    12d0:	4b05      	ldr	r3, [pc, #20]	; (12e8 <arch_irq_is_enabled+0x18>)
    12d2:	0942      	lsrs	r2, r0, #5
    12d4:	f000 001f 	and.w	r0, r0, #31
    12d8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    12dc:	2301      	movs	r3, #1
    12de:	fa03 f000 	lsl.w	r0, r3, r0
}
    12e2:	4010      	ands	r0, r2
    12e4:	4770      	bx	lr
    12e6:	bf00      	nop
    12e8:	e000e100 	.word	0xe000e100

000012ec <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    12ec:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    12ee:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    12f0:	bfa8      	it	ge
    12f2:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
		prio += _IRQ_PRIO_OFFSET;
    12f6:	f101 0101 	add.w	r1, r1, #1
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    12fa:	bfb8      	it	lt
    12fc:	4b06      	ldrlt	r3, [pc, #24]	; (1318 <z_arm_irq_priority_set+0x2c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    12fe:	ea4f 1141 	mov.w	r1, r1, lsl #5
    1302:	bfac      	ite	ge
    1304:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1308:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    130c:	b2c9      	uxtb	r1, r1
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    130e:	bfb4      	ite	lt
    1310:	5419      	strblt	r1, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1312:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
}
    1316:	4770      	bx	lr
    1318:	e000ed14 	.word	0xe000ed14

0000131c <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    131c:	bf30      	wfi
    b z_SysNmiOnReset
    131e:	f7ff bffd 	b.w	131c <z_SysNmiOnReset>
    1322:	bf00      	nop

00001324 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    1324:	4a0b      	ldr	r2, [pc, #44]	; (1354 <z_arm_prep_c+0x30>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    1326:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    1328:	4b0b      	ldr	r3, [pc, #44]	; (1358 <z_arm_prep_c+0x34>)
    132a:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    132e:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    1330:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1334:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    1338:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    133c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    1340:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    1344:	f002 fbbc 	bl	3ac0 <z_bss_zero>
	z_data_copy();
    1348:	f003 f9ae 	bl	46a8 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    134c:	f000 f9d0 	bl	16f0 <z_arm_interrupt_init>
	z_cstart();
    1350:	f002 fbfa 	bl	3b48 <z_cstart>
    1354:	00000000 	.word	0x00000000
    1358:	e000ed00 	.word	0xe000ed00

0000135c <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    135c:	4a09      	ldr	r2, [pc, #36]	; (1384 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    135e:	490a      	ldr	r1, [pc, #40]	; (1388 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    1360:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    1362:	6809      	ldr	r1, [r1, #0]
    1364:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1366:	4909      	ldr	r1, [pc, #36]	; (138c <arch_swap+0x30>)
	_current->arch.basepri = key;
    1368:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    136a:	684b      	ldr	r3, [r1, #4]
    136c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    1370:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
    1372:	2300      	movs	r3, #0
    1374:	f383 8811 	msr	BASEPRI, r3
    1378:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    137c:	6893      	ldr	r3, [r2, #8]
}
    137e:	6f98      	ldr	r0, [r3, #120]	; 0x78
    1380:	4770      	bx	lr
    1382:	bf00      	nop
    1384:	200009d8 	.word	0x200009d8
    1388:	00005f40 	.word	0x00005f40
    138c:	e000ed00 	.word	0xe000ed00

00001390 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    1390:	4912      	ldr	r1, [pc, #72]	; (13dc <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    1392:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    1394:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    1398:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    139a:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    139e:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    13a2:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    13a4:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    13a8:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    13ac:	4f0c      	ldr	r7, [pc, #48]	; (13e0 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    13ae:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    13b2:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    13b4:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    13b6:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    13b8:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    13ba:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    13bc:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    13be:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    13c2:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    13c4:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    13c6:	f000 fa2f 	bl	1828 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    13ca:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    13ce:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    13d2:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    13d6:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    13da:	4770      	bx	lr
    ldr r1, =_kernel
    13dc:	200009d8 	.word	0x200009d8
    ldr v4, =_SCS_ICSR
    13e0:	e000ed04 	.word	0xe000ed04

000013e4 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    13e4:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    13e8:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    13ea:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    13ee:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    13f2:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    13f4:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    13f8:	2902      	cmp	r1, #2
    beq _oops
    13fa:	d0ff      	beq.n	13fc <_oops>

000013fc <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    13fc:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    13fe:	f003 fdea 	bl	4fd6 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    1402:	bd01      	pop	{r0, pc}

00001404 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    1404:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    1408:	9b00      	ldr	r3, [sp, #0]
    140a:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    140e:	490a      	ldr	r1, [pc, #40]	; (1438 <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    1410:	9b01      	ldr	r3, [sp, #4]
    1412:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    1416:	9b02      	ldr	r3, [sp, #8]
    1418:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    141c:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    1420:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    1424:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    1428:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    142c:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    142e:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    1430:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    1432:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    1434:	4770      	bx	lr
    1436:	bf00      	nop
    1438:	00004efd 	.word	0x00004efd

0000143c <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    143c:	4a09      	ldr	r2, [pc, #36]	; (1464 <z_check_thread_stack_fail+0x28>)
{
    143e:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    1440:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    1442:	b170      	cbz	r0, 1462 <z_check_thread_stack_fail+0x26>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    1444:	f113 0f16 	cmn.w	r3, #22
    1448:	6e40      	ldr	r0, [r0, #100]	; 0x64
    144a:	d005      	beq.n	1458 <z_check_thread_stack_fail+0x1c>
    144c:	f1a0 0220 	sub.w	r2, r0, #32
    1450:	429a      	cmp	r2, r3
    1452:	d805      	bhi.n	1460 <z_check_thread_stack_fail+0x24>
    1454:	4283      	cmp	r3, r0
    1456:	d203      	bcs.n	1460 <z_check_thread_stack_fail+0x24>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    1458:	4281      	cmp	r1, r0
    145a:	bf28      	it	cs
    145c:	2000      	movcs	r0, #0
    145e:	4770      	bx	lr
    1460:	2000      	movs	r0, #0
}
    1462:	4770      	bx	lr
    1464:	200009d8 	.word	0x200009d8

00001468 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    1468:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    146a:	4b09      	ldr	r3, [pc, #36]	; (1490 <arch_switch_to_main_thread+0x28>)
    146c:	6098      	str	r0, [r3, #8]
{
    146e:	460d      	mov	r5, r1
    1470:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    1472:	f000 f9d9 	bl	1828 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    1476:	4620      	mov	r0, r4
    1478:	f385 8809 	msr	PSP, r5
    147c:	2100      	movs	r1, #0
    147e:	b663      	cpsie	if
    1480:	f381 8811 	msr	BASEPRI, r1
    1484:	f3bf 8f6f 	isb	sy
    1488:	2200      	movs	r2, #0
    148a:	2300      	movs	r3, #0
    148c:	f003 fd36 	bl	4efc <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    1490:	200009d8 	.word	0x200009d8

00001494 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    1494:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    1496:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    1498:	4a0b      	ldr	r2, [pc, #44]	; (14c8 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    149a:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    149c:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    149e:	bf1e      	ittt	ne
	movne	r1, #0
    14a0:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    14a2:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    14a4:	f004 fa19 	blne	58da <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    14a8:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    14aa:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    14ae:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    14b2:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    14b6:	4905      	ldr	r1, [pc, #20]	; (14cc <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    14b8:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    14ba:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    14bc:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    14be:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    14c2:	4903      	ldr	r1, [pc, #12]	; (14d0 <_isr_wrapper+0x3c>)
	bx r1
    14c4:	4708      	bx	r1
    14c6:	0000      	.short	0x0000
	ldr r2, =_kernel
    14c8:	200009d8 	.word	0x200009d8
	ldr r1, =_sw_isr_table
    14cc:	00005be0 	.word	0x00005be0
	ldr r1, =z_arm_int_exit
    14d0:	000014d5 	.word	0x000014d5

000014d4 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    14d4:	4b04      	ldr	r3, [pc, #16]	; (14e8 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    14d6:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    14d8:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    14da:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    14dc:	d003      	beq.n	14e6 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    14de:	4903      	ldr	r1, [pc, #12]	; (14ec <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    14e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    14e4:	600a      	str	r2, [r1, #0]

000014e6 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    14e6:	4770      	bx	lr
	ldr r3, =_kernel
    14e8:	200009d8 	.word	0x200009d8
	ldr r1, =_SCS_ICSR
    14ec:	e000ed04 	.word	0xe000ed04

000014f0 <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
    14f0:	b538      	push	{r3, r4, r5, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    14f2:	4b1c      	ldr	r3, [pc, #112]	; (1564 <mem_manage_fault+0x74>)
{
    14f4:	4614      	mov	r4, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    14f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    14f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    14fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
{
    14fc:	4605      	mov	r5, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    14fe:	0790      	lsls	r0, r2, #30
    1500:	d520      	bpl.n	1544 <mem_manage_fault+0x54>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    1502:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    1504:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1506:	0612      	lsls	r2, r2, #24
    1508:	d51c      	bpl.n	1544 <mem_manage_fault+0x54>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    150a:	b119      	cbz	r1, 1514 <mem_manage_fault+0x24>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    150c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    150e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1512:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    1514:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    1516:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    1518:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    151a:	06d2      	lsls	r2, r2, #27
    151c:	d415      	bmi.n	154a <mem_manage_fault+0x5a>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    151e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    1520:	079b      	lsls	r3, r3, #30
    1522:	d412      	bmi.n	154a <mem_manage_fault+0x5a>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    1524:	2000      	movs	r0, #0
	 * lazy stacking Memory Manage fault. At the time of writing, this
	 * can happen when printing.  If that's true, we should clear the
	 * pending flag in addition to the clearing the reason for the fault
	 */
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    1526:	4b0f      	ldr	r3, [pc, #60]	; (1564 <mem_manage_fault+0x74>)
    1528:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    152a:	0692      	lsls	r2, r2, #26
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
    152c:	bf42      	ittt	mi
    152e:	6a5a      	ldrmi	r2, [r3, #36]	; 0x24
    1530:	f422 5200 	bicmi.w	r2, r2, #8192	; 0x2000
    1534:	625a      	strmi	r2, [r3, #36]	; 0x24
	}
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    1536:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1538:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    153c:	629a      	str	r2, [r3, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    153e:	2300      	movs	r3, #0
    1540:	7023      	strb	r3, [r4, #0]

	return reason;
}
    1542:	bd38      	pop	{r3, r4, r5, pc}
	uint32_t mmfar = -EINVAL;
    1544:	f06f 0015 	mvn.w	r0, #21
    1548:	e7e4      	b.n	1514 <mem_manage_fault+0x24>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    154a:	4b06      	ldr	r3, [pc, #24]	; (1564 <mem_manage_fault+0x74>)
    154c:	685b      	ldr	r3, [r3, #4]
    154e:	0519      	lsls	r1, r3, #20
    1550:	d5e8      	bpl.n	1524 <mem_manage_fault+0x34>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    1552:	4629      	mov	r1, r5
    1554:	f7ff ff72 	bl	143c <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    1558:	2800      	cmp	r0, #0
    155a:	d0e3      	beq.n	1524 <mem_manage_fault+0x34>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    155c:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    1560:	2002      	movs	r0, #2
    1562:	e7e0      	b.n	1526 <mem_manage_fault+0x36>
    1564:	e000ed00 	.word	0xe000ed00

00001568 <bus_fault.constprop.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    1568:	4b0d      	ldr	r3, [pc, #52]	; (15a0 <bus_fault.constprop.0+0x38>)
    156a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    156c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    156e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1570:	0592      	lsls	r2, r2, #22
    1572:	d508      	bpl.n	1586 <bus_fault.constprop.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    1574:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    1576:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1578:	0412      	lsls	r2, r2, #16
    157a:	d504      	bpl.n	1586 <bus_fault.constprop.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    157c:	b118      	cbz	r0, 1586 <bus_fault.constprop.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    157e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1580:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    1584:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    1586:	4b06      	ldr	r3, [pc, #24]	; (15a0 <bus_fault.constprop.0+0x38>)
    1588:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    158a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    158c:	05d2      	lsls	r2, r2, #23
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    158e:	bf58      	it	pl
    1590:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    1592:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    1594:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    1596:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    159a:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    159c:	7008      	strb	r0, [r1, #0]

	return reason;
}
    159e:	4770      	bx	lr
    15a0:	e000ed00 	.word	0xe000ed00

000015a4 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    15a4:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    15a6:	4b48      	ldr	r3, [pc, #288]	; (16c8 <z_arm_fault+0x124>)
    15a8:	685b      	ldr	r3, [r3, #4]
{
    15aa:	b08a      	sub	sp, #40	; 0x28
    15ac:	460d      	mov	r5, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    15ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
    15b2:	2600      	movs	r6, #0
    15b4:	f386 8811 	msr	BASEPRI, r6
    15b8:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    15bc:	f002 417f 	and.w	r1, r2, #4278190080	; 0xff000000
    15c0:	f1b1 4f7f 	cmp.w	r1, #4278190080	; 0xff000000
    15c4:	d111      	bne.n	15ea <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    15c6:	f002 010c 	and.w	r1, r2, #12
    15ca:	2908      	cmp	r1, #8
    15cc:	d00d      	beq.n	15ea <z_arm_fault+0x46>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    15ce:	0711      	lsls	r1, r2, #28
    15d0:	d401      	bmi.n	15d6 <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
    15d2:	4605      	mov	r5, r0
			*nested_exc = true;
    15d4:	2601      	movs	r6, #1
	*recoverable = false;
    15d6:	2200      	movs	r2, #0
	switch (fault) {
    15d8:	3b03      	subs	r3, #3
	*recoverable = false;
    15da:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    15de:	2b03      	cmp	r3, #3
    15e0:	d86b      	bhi.n	16ba <z_arm_fault+0x116>
    15e2:	e8df f003 	tbb	[pc, r3]
    15e6:	5504      	.short	0x5504
    15e8:	5d59      	.short	0x5d59
		return NULL;
    15ea:	4635      	mov	r5, r6
    15ec:	e7f3      	b.n	15d6 <z_arm_fault+0x32>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    15ee:	4b36      	ldr	r3, [pc, #216]	; (16c8 <z_arm_fault+0x124>)
    15f0:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    15f2:	f014 0402 	ands.w	r4, r4, #2
    15f6:	d160      	bne.n	16ba <z_arm_fault+0x116>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    15f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    15fa:	2a00      	cmp	r2, #0
    15fc:	db15      	blt.n	162a <z_arm_fault+0x86>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    15fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1600:	0052      	lsls	r2, r2, #1
    1602:	d512      	bpl.n	162a <z_arm_fault+0x86>
	uint16_t fault_insn = *(ret_addr - 1);
    1604:	69aa      	ldr	r2, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    1606:	f832 1c02 	ldrh.w	r1, [r2, #-2]
    160a:	f64d 7202 	movw	r2, #57090	; 0xdf02
    160e:	4291      	cmp	r1, r2
    1610:	d00a      	beq.n	1628 <z_arm_fault+0x84>
		} else if (SCB_MMFSR != 0) {
    1612:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    1616:	b30a      	cbz	r2, 165c <z_arm_fault+0xb8>
			reason = mem_manage_fault(esf, 1, recoverable);
    1618:	f10d 0207 	add.w	r2, sp, #7
    161c:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    161e:	4628      	mov	r0, r5
    1620:	f7ff ff66 	bl	14f0 <mem_manage_fault>
		reason = bus_fault(esf, 0, recoverable);
    1624:	4604      	mov	r4, r0
		break;
    1626:	e000      	b.n	162a <z_arm_fault+0x86>
			reason = esf->basic.r0;
    1628:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    162a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    162e:	b99b      	cbnz	r3, 1658 <z_arm_fault+0xb4>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    1630:	2220      	movs	r2, #32
    1632:	4629      	mov	r1, r5
    1634:	a802      	add	r0, sp, #8
    1636:	f003 fcf7 	bl	5028 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    163a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    163c:	2e00      	cmp	r6, #0
    163e:	d03e      	beq.n	16be <z_arm_fault+0x11a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    1640:	f3c3 0208 	ubfx	r2, r3, #0, #9
    1644:	b922      	cbnz	r2, 1650 <z_arm_fault+0xac>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    1646:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    164a:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    164e:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    1650:	a902      	add	r1, sp, #8
    1652:	4620      	mov	r0, r4
    1654:	f003 fcbd 	bl	4fd2 <z_arm_fatal_error>
}
    1658:	b00a      	add	sp, #40	; 0x28
    165a:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_BFSR != 0) {
    165c:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
    1660:	b12a      	cbz	r2, 166e <z_arm_fault+0xca>
			reason = bus_fault(esf, 1, recoverable);
    1662:	f10d 0107 	add.w	r1, sp, #7
    1666:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    1668:	f7ff ff7e 	bl	1568 <bus_fault.constprop.0>
    166c:	e7da      	b.n	1624 <z_arm_fault+0x80>
		} else if (SCB_UFSR != 0) {
    166e:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
    1670:	b292      	uxth	r2, r2
    1672:	2a00      	cmp	r2, #0
    1674:	d0d9      	beq.n	162a <z_arm_fault+0x86>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    1676:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    1678:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    167a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    167c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    167e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    1680:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    1682:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1684:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    1688:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    168c:	629a      	str	r2, [r3, #40]	; 0x28
	return reason;
    168e:	e7cc      	b.n	162a <z_arm_fault+0x86>
		reason = mem_manage_fault(esf, 0, recoverable);
    1690:	f10d 0207 	add.w	r2, sp, #7
    1694:	2100      	movs	r1, #0
    1696:	e7c2      	b.n	161e <z_arm_fault+0x7a>
		reason = bus_fault(esf, 0, recoverable);
    1698:	f10d 0107 	add.w	r1, sp, #7
    169c:	2000      	movs	r0, #0
    169e:	e7e3      	b.n	1668 <z_arm_fault+0xc4>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    16a0:	4b09      	ldr	r3, [pc, #36]	; (16c8 <z_arm_fault+0x124>)
    16a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    16a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    16a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    16a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    16aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    16ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    16ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    16b0:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    16b4:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    16b8:	629a      	str	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    16ba:	2400      	movs	r4, #0
    16bc:	e7b5      	b.n	162a <z_arm_fault+0x86>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    16be:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    16c2:	f023 0301 	bic.w	r3, r3, #1
    16c6:	e7c2      	b.n	164e <z_arm_fault+0xaa>
    16c8:	e000ed00 	.word	0xe000ed00

000016cc <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    16cc:	4a02      	ldr	r2, [pc, #8]	; (16d8 <z_arm_fault_init+0xc>)
    16ce:	6953      	ldr	r3, [r2, #20]
    16d0:	f043 0310 	orr.w	r3, r3, #16
    16d4:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    16d6:	4770      	bx	lr
    16d8:	e000ed00 	.word	0xe000ed00

000016dc <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    16dc:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    16e0:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    16e4:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    16e6:	4672      	mov	r2, lr
	bl z_arm_fault
    16e8:	f7ff ff5c 	bl	15a4 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    16ec:	bd01      	pop	{r0, pc}
    16ee:	bf00      	nop

000016f0 <z_arm_interrupt_init>:
    16f0:	4804      	ldr	r0, [pc, #16]	; (1704 <z_arm_interrupt_init+0x14>)
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    16f2:	2300      	movs	r3, #0
    16f4:	2120      	movs	r1, #32
    16f6:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    16f8:	3301      	adds	r3, #1
    16fa:	2b30      	cmp	r3, #48	; 0x30
    16fc:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    1700:	d1f9      	bne.n	16f6 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    1702:	4770      	bx	lr
    1704:	e000e100 	.word	0xe000e100

00001708 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    1708:	2000      	movs	r0, #0
    msr CONTROL, r0
    170a:	f380 8814 	msr	CONTROL, r0
    isb
    170e:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    1712:	f004 f9e3 	bl	5adc <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    1716:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    1718:	490d      	ldr	r1, [pc, #52]	; (1750 <__start+0x48>)
    str r0, [r1]
    171a:	6008      	str	r0, [r1, #0]
    dsb
    171c:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1720:	480c      	ldr	r0, [pc, #48]	; (1754 <__start+0x4c>)
    msr msp, r0
    1722:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    1726:	f000 f82b 	bl	1780 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    172a:	2020      	movs	r0, #32
    msr BASEPRI, r0
    172c:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    1730:	4809      	ldr	r0, [pc, #36]	; (1758 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    1732:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    1736:	1840      	adds	r0, r0, r1
    msr PSP, r0
    1738:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    173c:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    1740:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    1742:	4308      	orrs	r0, r1
    msr CONTROL, r0
    1744:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    1748:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    174c:	f7ff fdea 	bl	1324 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    1750:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1754:	20001400 	.word	0x20001400
    ldr r0, =z_interrupt_stacks
    1758:	20001580 	.word	0x20001580

0000175c <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    175c:	4907      	ldr	r1, [pc, #28]	; (177c <z_arm_clear_arm_mpu_config+0x20>)
    175e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90

	for (i = 0; i < num_regions; i++) {
    1762:	2300      	movs	r3, #0
	int num_regions =
    1764:	f3c2 2207 	ubfx	r2, r2, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    1768:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    176a:	4293      	cmp	r3, r2
    176c:	d100      	bne.n	1770 <z_arm_clear_arm_mpu_config+0x14>
		ARM_MPU_ClrRegion(i);
	}
}
    176e:	4770      	bx	lr
  MPU->RNR = rnr;
    1770:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  MPU->RASR = 0U;
    1774:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
	for (i = 0; i < num_regions; i++) {
    1778:	3301      	adds	r3, #1
    177a:	e7f6      	b.n	176a <z_arm_clear_arm_mpu_config+0xe>
    177c:	e000ed00 	.word	0xe000ed00

00001780 <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    1780:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    1782:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    1784:	2300      	movs	r3, #0
    1786:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    178a:	f7ff ffe7 	bl	175c <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    178e:	4b14      	ldr	r3, [pc, #80]	; (17e0 <z_arm_init_arch_hw_at_boot+0x60>)
    1790:	f04f 32ff 	mov.w	r2, #4294967295
    1794:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    1798:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    179c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    17a0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    17a4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    17a8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    17ac:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    17b0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    17b4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    17b8:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    17bc:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    17c0:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    17c4:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    17c8:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    17cc:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    17d0:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    17d4:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    17d6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    17da:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    17de:	bd08      	pop	{r3, pc}
    17e0:	e000e100 	.word	0xe000e100

000017e4 <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    17e4:	4b08      	ldr	r3, [pc, #32]	; (1808 <z_impl_k_thread_abort+0x24>)
    17e6:	689b      	ldr	r3, [r3, #8]
    17e8:	4283      	cmp	r3, r0
    17ea:	d10b      	bne.n	1804 <z_impl_k_thread_abort+0x20>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    17ec:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    17f0:	b143      	cbz	r3, 1804 <z_impl_k_thread_abort+0x20>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    17f2:	4b06      	ldr	r3, [pc, #24]	; (180c <z_impl_k_thread_abort+0x28>)
    17f4:	685a      	ldr	r2, [r3, #4]
    17f6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    17fa:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    17fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    17fe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    1802:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
    1804:	f002 befe 	b.w	4604 <z_thread_abort>
    1808:	200009d8 	.word	0x200009d8
    180c:	e000ed00 	.word	0xe000ed00

00001810 <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    1810:	4b02      	ldr	r3, [pc, #8]	; (181c <z_arm_configure_static_mpu_regions+0xc>)
    1812:	4a03      	ldr	r2, [pc, #12]	; (1820 <z_arm_configure_static_mpu_regions+0x10>)
    1814:	4803      	ldr	r0, [pc, #12]	; (1824 <z_arm_configure_static_mpu_regions+0x14>)
    1816:	2101      	movs	r1, #1
    1818:	f000 b86e 	b.w	18f8 <arm_core_mpu_configure_static_mpu_regions>
    181c:	20040000 	.word	0x20040000
    1820:	20000000 	.word	0x20000000
    1824:	00005dc4 	.word	0x00005dc4

00001828 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    1828:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    182a:	4b05      	ldr	r3, [pc, #20]	; (1840 <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    182c:	3a20      	subs	r2, #32
	dynamic_regions[region_num].start = guard_start;
    182e:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    1830:	4a04      	ldr	r2, [pc, #16]	; (1844 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    1832:	2120      	movs	r1, #32
    1834:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    1838:	4618      	mov	r0, r3
    183a:	2101      	movs	r1, #1
    183c:	f000 b866 	b.w	190c <arm_core_mpu_configure_dynamic_mpu_regions>
    1840:	20000850 	.word	0x20000850
    1844:	150b0000 	.word	0x150b0000

00001848 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    1848:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    184a:	4f1f      	ldr	r7, [pc, #124]	; (18c8 <mpu_configure_regions+0x80>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    184c:	2600      	movs	r6, #0
    184e:	428e      	cmp	r6, r1
    1850:	db01      	blt.n	1856 <mpu_configure_regions+0xe>
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    1852:	4610      	mov	r0, r2
    1854:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (regions[i].size == 0U) {
    1856:	6844      	ldr	r4, [r0, #4]
    1858:	b39c      	cbz	r4, 18c2 <mpu_configure_regions+0x7a>
		if (do_sanity_check &&
    185a:	b153      	cbz	r3, 1872 <mpu_configure_regions+0x2a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    185c:	f104 3cff 	add.w	ip, r4, #4294967295
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    1860:	ea14 0f0c 	tst.w	r4, ip
    1864:	d118      	bne.n	1898 <mpu_configure_regions+0x50>
		&&
    1866:	2c1f      	cmp	r4, #31
    1868:	d916      	bls.n	1898 <mpu_configure_regions+0x50>
		((part->start & (part->size - 1U)) == 0U);
    186a:	6805      	ldr	r5, [r0, #0]
		&&
    186c:	ea1c 0f05 	tst.w	ip, r5
    1870:	d112      	bne.n	1898 <mpu_configure_regions+0x50>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    1872:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    1874:	6805      	ldr	r5, [r0, #0]
#if defined(CONFIG_CPU_AARCH32_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    1876:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    187a:	b2d2      	uxtb	r2, r2
	if (size <= 32U) {
    187c:	d90f      	bls.n	189e <mpu_configure_regions+0x56>
	if (size > (1UL << 31)) {
    187e:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    1882:	d80e      	bhi.n	18a2 <mpu_configure_regions+0x5a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    1884:	3c01      	subs	r4, #1
    1886:	fab4 f484 	clz	r4, r4
    188a:	f1c4 041f 	rsb	r4, r4, #31
    188e:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    1890:	2a07      	cmp	r2, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    1892:	ea4c 0404 	orr.w	r4, ip, r4
    1896:	d906      	bls.n	18a6 <mpu_configure_regions+0x5e>
			return -EINVAL;
    1898:	f06f 0215 	mvn.w	r2, #21
    189c:	e7d9      	b.n	1852 <mpu_configure_regions+0xa>
		return REGION_32B;
    189e:	2408      	movs	r4, #8
    18a0:	e7f6      	b.n	1890 <mpu_configure_regions+0x48>
		return REGION_4G;
    18a2:	243e      	movs	r4, #62	; 0x3e
    18a4:	e7f4      	b.n	1890 <mpu_configure_regions+0x48>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    18a6:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
    18aa:	4315      	orrs	r5, r2
    18ac:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    18b0:	f044 0401 	orr.w	r4, r4, #1
    18b4:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    18b8:	f8c7 509c 	str.w	r5, [r7, #156]	; 0x9c
		reg_index++;
    18bc:	3201      	adds	r2, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    18be:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
	for (i = 0; i < regions_num; i++) {
    18c2:	3601      	adds	r6, #1
    18c4:	300c      	adds	r0, #12
    18c6:	e7c2      	b.n	184e <mpu_configure_regions+0x6>
    18c8:	e000ed00 	.word	0xe000ed00

000018cc <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    18cc:	4b04      	ldr	r3, [pc, #16]	; (18e0 <arm_core_mpu_enable+0x14>)
    18ce:	2205      	movs	r2, #5
    18d0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    18d4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    18d8:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    18dc:	4770      	bx	lr
    18de:	bf00      	nop
    18e0:	e000ed00 	.word	0xe000ed00

000018e4 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    18e4:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    18e8:	4b02      	ldr	r3, [pc, #8]	; (18f4 <arm_core_mpu_disable+0x10>)
    18ea:	2200      	movs	r2, #0
    18ec:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    18f0:	4770      	bx	lr
    18f2:	bf00      	nop
    18f4:	e000ed00 	.word	0xe000ed00

000018f8 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    18f8:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    18fa:	4c03      	ldr	r4, [pc, #12]	; (1908 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    18fc:	2301      	movs	r3, #1
    18fe:	7822      	ldrb	r2, [r4, #0]
    1900:	f7ff ffa2 	bl	1848 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    1904:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    1906:	bd10      	pop	{r4, pc}
    1908:	20000be8 	.word	0x20000be8

0000190c <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    190c:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    190e:	4a09      	ldr	r2, [pc, #36]	; (1934 <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)
    1910:	2300      	movs	r3, #0
    1912:	7812      	ldrb	r2, [r2, #0]
    1914:	f7ff ff98 	bl	1848 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    1918:	f110 0f16 	cmn.w	r0, #22
    191c:	d002      	beq.n	1924 <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
  MPU->RNR = rnr;
    191e:	4a06      	ldr	r2, [pc, #24]	; (1938 <arm_core_mpu_configure_dynamic_mpu_regions+0x2c>)

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    1920:	2807      	cmp	r0, #7
    1922:	dd00      	ble.n	1926 <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    1924:	bd08      	pop	{r3, pc}
    1926:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98
  MPU->RASR = 0U;
    192a:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
    192e:	3001      	adds	r0, #1
    1930:	e7f6      	b.n	1920 <arm_core_mpu_configure_dynamic_mpu_regions+0x14>
    1932:	bf00      	nop
    1934:	20000be8 	.word	0x20000be8
    1938:	e000ed00 	.word	0xe000ed00

0000193c <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    193c:	4914      	ldr	r1, [pc, #80]	; (1990 <z_arm_mpu_init+0x54>)
    193e:	6808      	ldr	r0, [r1, #0]
    1940:	2808      	cmp	r0, #8
{
    1942:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    1944:	d821      	bhi.n	198a <z_arm_mpu_init+0x4e>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    1946:	f7ff ffcd 	bl	18e4 <arm_core_mpu_disable>
    194a:	4c12      	ldr	r4, [pc, #72]	; (1994 <z_arm_mpu_init+0x58>)
    194c:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    194e:	2200      	movs	r2, #0
    1950:	4290      	cmp	r0, r2
    1952:	f101 010c 	add.w	r1, r1, #12
    1956:	d105      	bne.n	1964 <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    1958:	4b0f      	ldr	r3, [pc, #60]	; (1998 <z_arm_mpu_init+0x5c>)
    195a:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
    195c:	f7ff ffb6 	bl	18cc <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    1960:	2000      	movs	r0, #0
}
    1962:	bd10      	pop	{r4, pc}
    1964:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1968:	f851 3c0c 	ldr.w	r3, [r1, #-12]
    196c:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    1970:	4313      	orrs	r3, r2
    1972:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1976:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    197a:	f851 3c04 	ldr.w	r3, [r1, #-4]
    197e:	f043 0301 	orr.w	r3, r3, #1
    1982:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1986:	3201      	adds	r2, #1
    1988:	e7e2      	b.n	1950 <z_arm_mpu_init+0x14>
		return -1;
    198a:	f04f 30ff 	mov.w	r0, #4294967295
    198e:	e7e8      	b.n	1962 <z_arm_mpu_init+0x26>
    1990:	00005dd0 	.word	0x00005dd0
    1994:	e000ed00 	.word	0xe000ed00
    1998:	20000be8 	.word	0x20000be8

0000199c <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    199c:	4b01      	ldr	r3, [pc, #4]	; (19a4 <__stdout_hook_install+0x8>)
    199e:	6018      	str	r0, [r3, #0]
}
    19a0:	4770      	bx	lr
    19a2:	bf00      	nop
    19a4:	20000028 	.word	0x20000028

000019a8 <nordicsemi_nrf52_init>:
	nrf_power_gpregret_set(NRF_POWER, (uint8_t)type);
	NVIC_SystemReset();
}

static int nordicsemi_nrf52_init(const struct device *arg)
{
    19a8:	b510      	push	{r4, lr}
	__asm__ volatile(
    19aa:	f04f 0320 	mov.w	r3, #32
    19ae:	f3ef 8011 	mrs	r0, BASEPRI
    19b2:	f383 8812 	msr	BASEPRI_MAX, r3
    19b6:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    19ba:	4a11      	ldr	r2, [pc, #68]	; (1a00 <nordicsemi_nrf52_init+0x58>)
    19bc:	2301      	movs	r3, #1
    19be:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    19c2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    19c6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    19ca:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    19ce:	f8d1 4130 	ldr.w	r4, [r1, #304]	; 0x130
    19d2:	2c08      	cmp	r4, #8
    19d4:	d108      	bne.n	19e8 <nordicsemi_nrf52_init+0x40>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    19d6:	f8d1 1134 	ldr.w	r1, [r1, #308]	; 0x134
            {
                switch(var2)
    19da:	2905      	cmp	r1, #5
    19dc:	d804      	bhi.n	19e8 <nordicsemi_nrf52_init+0x40>
#endif // defined(POWER_RAM_POWER_S0POWER_Msk)

#if NRF_POWER_HAS_DCDCEN_VDDH
NRF_STATIC_INLINE void nrf_power_dcdcen_vddh_set(NRF_POWER_Type * p_reg, bool enable)
{
    if (enable && nrf52_errata_197())
    19de:	4c09      	ldr	r4, [pc, #36]	; (1a04 <nordicsemi_nrf52_init+0x5c>)
    19e0:	5c61      	ldrb	r1, [r4, r1]
    19e2:	b109      	cbz	r1, 19e8 <nordicsemi_nrf52_init+0x40>
    {
        // Workaround for anomaly 197 "POWER: DCDC of REG0 not functional".
        *(volatile uint32_t *)0x40000638ul = 1ul;
    19e4:	f8c2 3638 	str.w	r3, [r2, #1592]	; 0x638
    }
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    19e8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    19ec:	2201      	movs	r2, #1
    19ee:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
	__asm__ volatile(
    19f2:	f380 8811 	msr	BASEPRI, r0
    19f6:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    19fa:	2000      	movs	r0, #0
    19fc:	bd10      	pop	{r4, pc}
    19fe:	bf00      	nop
    1a00:	4001e000 	.word	0x4001e000
    1a04:	0000609d 	.word	0x0000609d

00001a08 <sys_arch_reboot>:
    *p_gpregret = val;
    1a08:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1a0c:	b2c0      	uxtb	r0, r0
    1a0e:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    1a12:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    1a16:	4905      	ldr	r1, [pc, #20]	; (1a2c <sys_arch_reboot+0x24>)
    1a18:	4b05      	ldr	r3, [pc, #20]	; (1a30 <sys_arch_reboot+0x28>)
    1a1a:	68ca      	ldr	r2, [r1, #12]
    1a1c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    1a20:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    1a22:	60cb      	str	r3, [r1, #12]
    1a24:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    1a28:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    1a2a:	e7fd      	b.n	1a28 <sys_arch_reboot+0x20>
    1a2c:	e000ed00 	.word	0xe000ed00
    1a30:	05fa0004 	.word	0x05fa0004

00001a34 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    1a34:	b120      	cbz	r0, 1a40 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    1a36:	4b03      	ldr	r3, [pc, #12]	; (1a44 <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    1a38:	0180      	lsls	r0, r0, #6
    1a3a:	f043 0301 	orr.w	r3, r3, #1
    1a3e:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    1a40:	4770      	bx	lr
    1a42:	bf00      	nop
    1a44:	00005d90 	.word	0x00005d90

00001a48 <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    1a48:	4b08      	ldr	r3, [pc, #32]	; (1a6c <onoff_stop+0x24>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    1a4a:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    1a4c:	1ac3      	subs	r3, r0, r3
{
    1a4e:	460d      	mov	r5, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    1a50:	4907      	ldr	r1, [pc, #28]	; (1a70 <onoff_stop+0x28>)
	size_t offset = (size_t)(mgr - data->mgr);
    1a52:	109b      	asrs	r3, r3, #2
{
    1a54:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    1a56:	4359      	muls	r1, r3
    1a58:	4806      	ldr	r0, [pc, #24]	; (1a74 <onoff_stop+0x2c>)
    1a5a:	2240      	movs	r2, #64	; 0x40
    1a5c:	f003 fb29 	bl	50b2 <stop>
	notify(mgr, res);
    1a60:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    1a62:	4601      	mov	r1, r0
	notify(mgr, res);
    1a64:	4620      	mov	r0, r4
}
    1a66:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    1a6a:	4718      	bx	r3
    1a6c:	2000086c 	.word	0x2000086c
    1a70:	b6db6db7 	.word	0xb6db6db7
    1a74:	00005b50 	.word	0x00005b50

00001a78 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    1a78:	b573      	push	{r0, r1, r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    1a7a:	4c0c      	ldr	r4, [pc, #48]	; (1aac <onoff_start+0x34>)
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1a7c:	4a0c      	ldr	r2, [pc, #48]	; (1ab0 <onoff_start+0x38>)
    1a7e:	2340      	movs	r3, #64	; 0x40
	size_t offset = (size_t)(mgr - data->mgr);
    1a80:	1b04      	subs	r4, r0, r4
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1a82:	9300      	str	r3, [sp, #0]
{
    1a84:	460d      	mov	r5, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1a86:	460b      	mov	r3, r1
    1a88:	490a      	ldr	r1, [pc, #40]	; (1ab4 <onoff_start+0x3c>)
	size_t offset = (size_t)(mgr - data->mgr);
    1a8a:	10a4      	asrs	r4, r4, #2
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1a8c:	4361      	muls	r1, r4
{
    1a8e:	4606      	mov	r6, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1a90:	4809      	ldr	r0, [pc, #36]	; (1ab8 <onoff_start+0x40>)
    1a92:	f003 fb3a 	bl	510a <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    1a96:	1e01      	subs	r1, r0, #0
    1a98:	da05      	bge.n	1aa6 <onoff_start+0x2e>
		notify(mgr, err);
    1a9a:	4630      	mov	r0, r6
    1a9c:	462b      	mov	r3, r5
	}
}
    1a9e:	b002      	add	sp, #8
    1aa0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		notify(mgr, err);
    1aa4:	4718      	bx	r3
}
    1aa6:	b002      	add	sp, #8
    1aa8:	bd70      	pop	{r4, r5, r6, pc}
    1aaa:	bf00      	nop
    1aac:	2000086c 	.word	0x2000086c
    1ab0:	0000517b 	.word	0x0000517b
    1ab4:	b6db6db7 	.word	0xb6db6db7
    1ab8:	00005b50 	.word	0x00005b50

00001abc <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1abc:	2200      	movs	r2, #0
{
    1abe:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1ac0:	2101      	movs	r1, #1
{
    1ac2:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1ac4:	4610      	mov	r0, r2
    1ac6:	f7ff fc11 	bl	12ec <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    1aca:	480f      	ldr	r0, [pc, #60]	; (1b08 <clk_init+0x4c>)
    1acc:	f001 f934 	bl	2d38 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    1ad0:	4b0e      	ldr	r3, [pc, #56]	; (1b0c <clk_init+0x50>)
    1ad2:	4298      	cmp	r0, r3
    1ad4:	d115      	bne.n	1b02 <clk_init+0x46>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    1ad6:	f003 fd2d 	bl	5534 <nrfx_clock_enable>
	struct nrf_clock_control_data *data = dev->data;
    1ada:	6926      	ldr	r6, [r4, #16]
	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);

		err = onoff_manager_init(get_onoff_manager(dev, i),
    1adc:	490c      	ldr	r1, [pc, #48]	; (1b10 <clk_init+0x54>)
    1ade:	4630      	mov	r0, r6
    1ae0:	f003 f9b0 	bl	4e44 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    1ae4:	2800      	cmp	r0, #0
    1ae6:	db0b      	blt.n	1b00 <clk_init+0x44>
	struct nrf_clock_control_data *data = dev->data;
    1ae8:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    1aea:	4909      	ldr	r1, [pc, #36]	; (1b10 <clk_init+0x54>)
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1aec:	2501      	movs	r5, #1
    1aee:	6435      	str	r5, [r6, #64]	; 0x40
		err = onoff_manager_init(get_onoff_manager(dev, i),
    1af0:	f104 001c 	add.w	r0, r4, #28
    1af4:	f003 f9a6 	bl	4e44 <onoff_manager_init>
		if (err < 0) {
    1af8:	2800      	cmp	r0, #0
    1afa:	db01      	blt.n	1b00 <clk_init+0x44>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1afc:	64e5      	str	r5, [r4, #76]	; 0x4c
	}

	return 0;
    1afe:	2000      	movs	r0, #0
}
    1b00:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    1b02:	f06f 0004 	mvn.w	r0, #4
    1b06:	e7fb      	b.n	1b00 <clk_init+0x44>
    1b08:	00001b49 	.word	0x00001b49
    1b0c:	0bad0000 	.word	0x0bad0000
    1b10:	00005e18 	.word	0x00005e18

00001b14 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    1b14:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    1b16:	230c      	movs	r3, #12
    1b18:	4809      	ldr	r0, [pc, #36]	; (1b40 <clkstarted_handle.constprop.0+0x2c>)
    1b1a:	434b      	muls	r3, r1
static void clkstarted_handle(const struct device *dev,
    1b1c:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    1b1e:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    1b20:	e9d4 560e 	ldrd	r5, r6, [r4, #56]	; 0x38
	sub_data->cb = NULL;
    1b24:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    1b26:	3340      	adds	r3, #64	; 0x40
	sub_data->cb = NULL;
    1b28:	63a2      	str	r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    1b2a:	4418      	add	r0, r3
    1b2c:	f003 faae 	bl	508c <set_on_state>
	if (callback) {
    1b30:	b12d      	cbz	r5, 1b3e <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    1b32:	4632      	mov	r2, r6
    1b34:	462b      	mov	r3, r5
    1b36:	4803      	ldr	r0, [pc, #12]	; (1b44 <clkstarted_handle.constprop.0+0x30>)
}
    1b38:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    1b3c:	4718      	bx	r3
}
    1b3e:	bd70      	pop	{r4, r5, r6, pc}
    1b40:	2000086c 	.word	0x2000086c
    1b44:	00005b50 	.word	0x00005b50

00001b48 <clock_event_handler>:
	switch (event) {
    1b48:	b110      	cbz	r0, 1b50 <clock_event_handler+0x8>
    1b4a:	2801      	cmp	r0, #1
    1b4c:	d004      	beq.n	1b58 <clock_event_handler+0x10>
    1b4e:	4770      	bx	lr
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    1b50:	4b03      	ldr	r3, [pc, #12]	; (1b60 <clock_event_handler+0x18>)
    1b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    1b54:	075b      	lsls	r3, r3, #29
    1b56:	d101      	bne.n	1b5c <clock_event_handler+0x14>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    1b58:	f7ff bfdc 	b.w	1b14 <clkstarted_handle.constprop.0>
}
    1b5c:	4770      	bx	lr
    1b5e:	bf00      	nop
    1b60:	2000086c 	.word	0x2000086c

00001b64 <generic_hfclk_start>:
{
    1b64:	b508      	push	{r3, lr}
	__asm__ volatile(
    1b66:	f04f 0320 	mov.w	r3, #32
    1b6a:	f3ef 8111 	mrs	r1, BASEPRI
    1b6e:	f383 8812 	msr	BASEPRI_MAX, r3
    1b72:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    1b76:	4a12      	ldr	r2, [pc, #72]	; (1bc0 <generic_hfclk_start+0x5c>)
    1b78:	6813      	ldr	r3, [r2, #0]
    1b7a:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    1b7e:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    1b82:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    1b84:	d00c      	beq.n	1ba0 <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    1b86:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1b8a:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    1b8e:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    1b92:	f013 0301 	ands.w	r3, r3, #1
    1b96:	d003      	beq.n	1ba0 <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    1b98:	480a      	ldr	r0, [pc, #40]	; (1bc4 <generic_hfclk_start+0x60>)
    1b9a:	f003 fa77 	bl	508c <set_on_state>
			already_started = true;
    1b9e:	2301      	movs	r3, #1
	__asm__ volatile(
    1ba0:	f381 8811 	msr	BASEPRI, r1
    1ba4:	f3bf 8f6f 	isb	sy
	if (already_started) {
    1ba8:	b123      	cbz	r3, 1bb4 <generic_hfclk_start+0x50>
}
    1baa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    1bae:	2000      	movs	r0, #0
    1bb0:	f7ff bfb0 	b.w	1b14 <clkstarted_handle.constprop.0>
}
    1bb4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    1bb8:	2001      	movs	r0, #1
    1bba:	f003 bcc8 	b.w	554e <nrfx_clock_start>
    1bbe:	bf00      	nop
    1bc0:	200008bc 	.word	0x200008bc
    1bc4:	200008ac 	.word	0x200008ac

00001bc8 <api_blocking_start>:
{
    1bc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1bca:	2200      	movs	r2, #0
    1bcc:	2301      	movs	r3, #1
    1bce:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1bd2:	4a09      	ldr	r2, [pc, #36]	; (1bf8 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1bd4:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1bd8:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1bda:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1bde:	f003 fac5 	bl	516c <api_start>
	if (err < 0) {
    1be2:	2800      	cmp	r0, #0
    1be4:	db05      	blt.n	1bf2 <api_blocking_start+0x2a>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    1be6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    1bea:	2300      	movs	r3, #0
    1bec:	4668      	mov	r0, sp
    1bee:	f002 f9e9 	bl	3fc4 <z_impl_k_sem_take>
}
    1bf2:	b005      	add	sp, #20
    1bf4:	f85d fb04 	ldr.w	pc, [sp], #4
    1bf8:	00005199 	.word	0x00005199

00001bfc <generic_hfclk_stop>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    1bfc:	4b09      	ldr	r3, [pc, #36]	; (1c24 <generic_hfclk_stop+0x28>)
    1bfe:	f3bf 8f5b 	dmb	ish
    1c02:	e853 2f00 	ldrex	r2, [r3]
    1c06:	f022 0102 	bic.w	r1, r2, #2
    1c0a:	e843 1000 	strex	r0, r1, [r3]
    1c0e:	2800      	cmp	r0, #0
    1c10:	d1f7      	bne.n	1c02 <generic_hfclk_stop+0x6>
    1c12:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    1c16:	07d3      	lsls	r3, r2, #31
    1c18:	d402      	bmi.n	1c20 <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    1c1a:	2001      	movs	r0, #1
    1c1c:	f003 bcd4 	b.w	55c8 <nrfx_clock_stop>
}
    1c20:	4770      	bx	lr
    1c22:	bf00      	nop
    1c24:	200008bc 	.word	0x200008bc

00001c28 <z_nrf_clock_control_lf_on>:
{
    1c28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    1c2c:	4939      	ldr	r1, [pc, #228]	; (1d14 <z_nrf_clock_control_lf_on+0xec>)
    1c2e:	f3bf 8f5b 	dmb	ish
    1c32:	4607      	mov	r7, r0
    1c34:	2201      	movs	r2, #1
    1c36:	e851 3f00 	ldrex	r3, [r1]
    1c3a:	e841 2000 	strex	r0, r2, [r1]
    1c3e:	2800      	cmp	r0, #0
    1c40:	d1f9      	bne.n	1c36 <z_nrf_clock_control_lf_on+0xe>
    1c42:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    1c46:	b933      	cbnz	r3, 1c56 <z_nrf_clock_control_lf_on+0x2e>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    1c48:	4933      	ldr	r1, [pc, #204]	; (1d18 <z_nrf_clock_control_lf_on+0xf0>)
		err = onoff_request(mgr, &cli);
    1c4a:	4834      	ldr	r0, [pc, #208]	; (1d1c <z_nrf_clock_control_lf_on+0xf4>)
    1c4c:	604b      	str	r3, [r1, #4]
    1c4e:	60cb      	str	r3, [r1, #12]
    1c50:	608a      	str	r2, [r1, #8]
    1c52:	f003 f90a 	bl	4e6a <onoff_request>
	switch (start_mode) {
    1c56:	1e7b      	subs	r3, r7, #1
    1c58:	2b01      	cmp	r3, #1
    1c5a:	d82f      	bhi.n	1cbc <z_nrf_clock_control_lf_on+0x94>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    1c5c:	2f01      	cmp	r7, #1
    1c5e:	d107      	bne.n	1c70 <z_nrf_clock_control_lf_on+0x48>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    1c60:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1c64:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    1c68:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    1c6c:	2b01      	cmp	r3, #1
    1c6e:	d025      	beq.n	1cbc <z_nrf_clock_control_lf_on+0x94>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1c70:	f003 fe2d 	bl	58ce <k_is_in_isr>
    1c74:	4604      	mov	r4, r0
    1c76:	b918      	cbnz	r0, 1c80 <z_nrf_clock_control_lf_on+0x58>
	return !z_sys_post_kernel;
    1c78:	4b29      	ldr	r3, [pc, #164]	; (1d20 <z_nrf_clock_control_lf_on+0xf8>)
	int key = isr_mode ? irq_lock() : 0;
    1c7a:	781b      	ldrb	r3, [r3, #0]
    1c7c:	2b00      	cmp	r3, #0
    1c7e:	d141      	bne.n	1d04 <z_nrf_clock_control_lf_on+0xdc>
	__asm__ volatile(
    1c80:	f04f 0320 	mov.w	r3, #32
    1c84:	f3ef 8611 	mrs	r6, BASEPRI
    1c88:	f383 8812 	msr	BASEPRI_MAX, r3
    1c8c:	f3bf 8f6f 	isb	sy
    1c90:	2401      	movs	r4, #1
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1c92:	f8df 8090 	ldr.w	r8, [pc, #144]	; 1d24 <z_nrf_clock_control_lf_on+0xfc>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    1c96:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
    1c9a:	f8d5 3418 	ldr.w	r3, [r5, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    1c9e:	f8d5 2418 	ldr.w	r2, [r5, #1048]	; 0x418
    1ca2:	03d2      	lsls	r2, r2, #15
    1ca4:	d50c      	bpl.n	1cc0 <z_nrf_clock_control_lf_on+0x98>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    1ca6:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    1caa:	2b01      	cmp	r3, #1
    1cac:	d001      	beq.n	1cb2 <z_nrf_clock_control_lf_on+0x8a>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    1cae:	2f01      	cmp	r7, #1
    1cb0:	d106      	bne.n	1cc0 <z_nrf_clock_control_lf_on+0x98>
	if (isr_mode) {
    1cb2:	b30c      	cbz	r4, 1cf8 <z_nrf_clock_control_lf_on+0xd0>
	__asm__ volatile(
    1cb4:	f386 8811 	msr	BASEPRI, r6
    1cb8:	f3bf 8f6f 	isb	sy
}
    1cbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    1cc0:	b1ac      	cbz	r4, 1cee <z_nrf_clock_control_lf_on+0xc6>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    1cc2:	4630      	mov	r0, r6
    1cc4:	f7ff faea 	bl	129c <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    1cc8:	f8d5 3518 	ldr.w	r3, [r5, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    1ccc:	2b00      	cmp	r3, #0
    1cce:	d1e4      	bne.n	1c9a <z_nrf_clock_control_lf_on+0x72>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    1cd0:	f8d5 2104 	ldr.w	r2, [r5, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    1cd4:	2a00      	cmp	r2, #0
    1cd6:	d0e0      	beq.n	1c9a <z_nrf_clock_control_lf_on+0x72>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1cd8:	f8c5 3104 	str.w	r3, [r5, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    1cdc:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    1ce0:	2301      	movs	r3, #1
    1ce2:	f8c5 3518 	str.w	r3, [r5, #1304]	; 0x518
    1ce6:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1cea:	60ab      	str	r3, [r5, #8]
}
    1cec:	e7d5      	b.n	1c9a <z_nrf_clock_control_lf_on+0x72>
	return z_impl_k_sleep(timeout);
    1cee:	2100      	movs	r1, #0
    1cf0:	2021      	movs	r0, #33	; 0x21
    1cf2:	f002 fc67 	bl	45c4 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    1cf6:	e7e7      	b.n	1cc8 <z_nrf_clock_control_lf_on+0xa0>
    p_reg->INTENSET = mask;
    1cf8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1cfc:	2202      	movs	r2, #2
    1cfe:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    1d02:	e7db      	b.n	1cbc <z_nrf_clock_control_lf_on+0x94>
    p_reg->INTENCLR = mask;
    1d04:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1d08:	2202      	movs	r2, #2
    1d0a:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    1d0e:	4606      	mov	r6, r0
}
    1d10:	e7bf      	b.n	1c92 <z_nrf_clock_control_lf_on+0x6a>
    1d12:	bf00      	nop
    1d14:	200008c0 	.word	0x200008c0
    1d18:	2000085c 	.word	0x2000085c
    1d1c:	20000888 	.word	0x20000888
    1d20:	20000ff9 	.word	0x20000ff9
    1d24:	e000e100 	.word	0xe000e100

00001d28 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    1d28:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    1d2a:	4b08      	ldr	r3, [pc, #32]	; (1d4c <uart_console_init+0x24>)
    1d2c:	4808      	ldr	r0, [pc, #32]	; (1d50 <uart_console_init+0x28>)
    1d2e:	6018      	str	r0, [r3, #0]
    1d30:	f003 fd60 	bl	57f4 <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
    1d34:	b138      	cbz	r0, 1d46 <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
    1d36:	4807      	ldr	r0, [pc, #28]	; (1d54 <uart_console_init+0x2c>)
    1d38:	f7ff fe30 	bl	199c <__stdout_hook_install>
	__printk_hook_install(console_out);
    1d3c:	4805      	ldr	r0, [pc, #20]	; (1d54 <uart_console_init+0x2c>)
    1d3e:	f7fe fba7 	bl	490 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    1d42:	2000      	movs	r0, #0
}
    1d44:	bd08      	pop	{r3, pc}
		return -ENODEV;
    1d46:	f06f 0012 	mvn.w	r0, #18
    1d4a:	e7fb      	b.n	1d44 <uart_console_init+0x1c>
    1d4c:	200008c4 	.word	0x200008c4
    1d50:	00005bb0 	.word	0x00005bb0
    1d54:	00001d59 	.word	0x00001d59

00001d58 <console_out>:
	if ('\n' == c) {
    1d58:	280a      	cmp	r0, #10
{
    1d5a:	b538      	push	{r3, r4, r5, lr}
    1d5c:	4d07      	ldr	r5, [pc, #28]	; (1d7c <console_out+0x24>)
    1d5e:	4604      	mov	r4, r0
	if ('\n' == c) {
    1d60:	d104      	bne.n	1d6c <console_out+0x14>
		uart_poll_out(uart_console_dev, '\r');
    1d62:	6828      	ldr	r0, [r5, #0]
					unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    1d64:	6883      	ldr	r3, [r0, #8]
    1d66:	210d      	movs	r1, #13
    1d68:	685b      	ldr	r3, [r3, #4]
    1d6a:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
    1d6c:	6828      	ldr	r0, [r5, #0]
    1d6e:	6883      	ldr	r3, [r0, #8]
    1d70:	b2e1      	uxtb	r1, r4
    1d72:	685b      	ldr	r3, [r3, #4]
    1d74:	4798      	blx	r3
}
    1d76:	4620      	mov	r0, r4
    1d78:	bd38      	pop	{r3, r4, r5, pc}
    1d7a:	bf00      	nop
    1d7c:	200008c4 	.word	0x200008c4

00001d80 <gpio_nrfx_pin_interrupt_configure>:

static int gpio_nrfx_pin_interrupt_configure(const struct device *port,
					     gpio_pin_t pin,
					     enum gpio_int_mode mode,
					     enum gpio_int_trig trig)
{
    1d80:	b530      	push	{r4, r5, lr}
	return port->config;
    1d82:	6840      	ldr	r0, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    1d84:	7b04      	ldrb	r4, [r0, #12]
    1d86:	f001 051f 	and.w	r5, r1, #31
	nrfx_err_t err;

	if (mode == GPIO_INT_MODE_DISABLED) {
    1d8a:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    1d8e:	ea45 1544 	orr.w	r5, r5, r4, lsl #5
{
    1d92:	b085      	sub	sp, #20
    1d94:	f04f 0400 	mov.w	r4, #0
	if (mode == GPIO_INT_MODE_DISABLED) {
    1d98:	d104      	bne.n	1da4 <gpio_nrfx_pin_interrupt_configure+0x24>
		nrfx_gpiote_trigger_disable(abs_pin);
    1d9a:	4628      	mov	r0, r5
    1d9c:	f001 fa4e 	bl	323c <nrfx_gpiote_trigger_disable>
		return -EIO;
	}

	nrfx_gpiote_trigger_enable(abs_pin, true);

	return 0;
    1da0:	2000      	movs	r0, #0
    1da2:	e032      	b.n	1e0a <gpio_nrfx_pin_interrupt_configure+0x8a>
	if (mode == GPIO_INT_MODE_LEVEL) {
    1da4:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
	nrfx_gpiote_trigger_config_t trigger_config = {
    1da8:	e9cd 4402 	strd	r4, r4, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    1dac:	d12f      	bne.n	1e0e <gpio_nrfx_pin_interrupt_configure+0x8e>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    1dae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    1db2:	bf0c      	ite	eq
    1db4:	2304      	moveq	r3, #4
    1db6:	2305      	movne	r3, #5
	nrfx_gpiote_trigger_config_t trigger_config = {
    1db8:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    1dbc:	6883      	ldr	r3, [r0, #8]
    1dbe:	fa23 f101 	lsr.w	r1, r3, r1
    1dc2:	07c9      	lsls	r1, r1, #31
    1dc4:	d42f      	bmi.n	1e26 <gpio_nrfx_pin_interrupt_configure+0xa6>
    1dc6:	f1b2 7fa0 	cmp.w	r2, #20971520	; 0x1400000
    1dca:	d12c      	bne.n	1e26 <gpio_nrfx_pin_interrupt_configure+0xa6>
NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;

    return pin_number >> 5;
    1dcc:	096a      	lsrs	r2, r5, #5
        case 1: return NRF_P1;
    1dce:	2a01      	cmp	r2, #1
    *p_pin = pin_number & 0x1F;
    1dd0:	f005 031f 	and.w	r3, r5, #31
        case 1: return NRF_P1;
    1dd4:	4a1c      	ldr	r2, [pc, #112]	; (1e48 <gpio_nrfx_pin_interrupt_configure+0xc8>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    1dd6:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
        case 1: return NRF_P1;
    1dda:	bf18      	it	ne
    1ddc:	f04f 42a0 	movne.w	r2, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    1de0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    1de4:	07db      	lsls	r3, r3, #31
    1de6:	d41e      	bmi.n	1e26 <gpio_nrfx_pin_interrupt_configure+0xa6>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    1de8:	f10d 0407 	add.w	r4, sp, #7
    1dec:	4621      	mov	r1, r4
    1dee:	4628      	mov	r0, r5
    1df0:	f001 f988 	bl	3104 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    1df4:	4b15      	ldr	r3, [pc, #84]	; (1e4c <gpio_nrfx_pin_interrupt_configure+0xcc>)
    1df6:	4298      	cmp	r0, r3
    1df8:	d114      	bne.n	1e24 <gpio_nrfx_pin_interrupt_configure+0xa4>
			err = nrfx_gpiote_channel_alloc(&ch);
    1dfa:	4620      	mov	r0, r4
    1dfc:	f001 f9d0 	bl	31a0 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    1e00:	4b13      	ldr	r3, [pc, #76]	; (1e50 <gpio_nrfx_pin_interrupt_configure+0xd0>)
    1e02:	4298      	cmp	r0, r3
    1e04:	d00e      	beq.n	1e24 <gpio_nrfx_pin_interrupt_configure+0xa4>
				return -ENOMEM;
    1e06:	f06f 000b 	mvn.w	r0, #11
}
    1e0a:	b005      	add	sp, #20
    1e0c:	bd30      	pop	{r4, r5, pc}
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    1e0e:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
    1e12:	d005      	beq.n	1e20 <gpio_nrfx_pin_interrupt_configure+0xa0>
    1e14:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    1e18:	bf0c      	ite	eq
    1e1a:	2302      	moveq	r3, #2
    1e1c:	2301      	movne	r3, #1
    1e1e:	e7cb      	b.n	1db8 <gpio_nrfx_pin_interrupt_configure+0x38>
    1e20:	2303      	movs	r3, #3
    1e22:	e7c9      	b.n	1db8 <gpio_nrfx_pin_interrupt_configure+0x38>
		trigger_config.p_in_channel = &ch;
    1e24:	9403      	str	r4, [sp, #12]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1e26:	2300      	movs	r3, #0
    1e28:	4619      	mov	r1, r3
    1e2a:	aa02      	add	r2, sp, #8
    1e2c:	4628      	mov	r0, r5
    1e2e:	f001 f843 	bl	2eb8 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    1e32:	4b07      	ldr	r3, [pc, #28]	; (1e50 <gpio_nrfx_pin_interrupt_configure+0xd0>)
    1e34:	4298      	cmp	r0, r3
    1e36:	d104      	bne.n	1e42 <gpio_nrfx_pin_interrupt_configure+0xc2>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    1e38:	2101      	movs	r1, #1
    1e3a:	4628      	mov	r0, r5
    1e3c:	f001 f9b6 	bl	31ac <nrfx_gpiote_trigger_enable>
    1e40:	e7ae      	b.n	1da0 <gpio_nrfx_pin_interrupt_configure+0x20>
		return -EIO;
    1e42:	f06f 0004 	mvn.w	r0, #4
    1e46:	e7e0      	b.n	1e0a <gpio_nrfx_pin_interrupt_configure+0x8a>
    1e48:	50000300 	.word	0x50000300
    1e4c:	0bad0004 	.word	0x0bad0004
    1e50:	0bad0000 	.word	0x0bad0000

00001e54 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    1e54:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    1e56:	f001 f993 	bl	3180 <nrfx_gpiote_is_init>
    1e5a:	4604      	mov	r4, r0
    1e5c:	b968      	cbnz	r0, 1e7a <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    1e5e:	f001 f967 	bl	3130 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    1e62:	4b08      	ldr	r3, [pc, #32]	; (1e84 <gpio_nrfx_init+0x30>)
    1e64:	4298      	cmp	r0, r3
    1e66:	d10a      	bne.n	1e7e <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    1e68:	4807      	ldr	r0, [pc, #28]	; (1e88 <gpio_nrfx_init+0x34>)
    1e6a:	4621      	mov	r1, r4
    1e6c:	f001 f944 	bl	30f8 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    1e70:	4622      	mov	r2, r4
    1e72:	2105      	movs	r1, #5
    1e74:	2006      	movs	r0, #6
    1e76:	f7ff fa39 	bl	12ec <z_arm_irq_priority_set>
		return 0;
    1e7a:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    1e7c:	bd10      	pop	{r4, pc}
		return -EIO;
    1e7e:	f06f 0004 	mvn.w	r0, #4
    1e82:	e7fb      	b.n	1e7c <gpio_nrfx_init+0x28>
    1e84:	0bad0000 	.word	0x0bad0000
    1e88:	00001e8d 	.word	0x00001e8d

00001e8c <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1e8c:	0942      	lsrs	r2, r0, #5
{
    1e8e:	b570      	push	{r4, r5, r6, lr}
    1e90:	4603      	mov	r3, r0
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1e92:	d002      	beq.n	1e9a <nrfx_gpio_handler+0xe>
    1e94:	2a01      	cmp	r2, #1
    1e96:	d015      	beq.n	1ec4 <nrfx_gpio_handler+0x38>
}
    1e98:	bd70      	pop	{r4, r5, r6, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1e9a:	4e0b      	ldr	r6, [pc, #44]	; (1ec8 <nrfx_gpio_handler+0x3c>)
	gpio_fire_callbacks(list, port, BIT(pin));
    1e9c:	6932      	ldr	r2, [r6, #16]
    1e9e:	6851      	ldr	r1, [r2, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    1ea0:	2900      	cmp	r1, #0
    1ea2:	d0f9      	beq.n	1e98 <nrfx_gpio_handler+0xc>
    *p_pin = pin_number & 0x1F;
    1ea4:	f003 031f 	and.w	r3, r3, #31
    1ea8:	2501      	movs	r5, #1
    1eaa:	680c      	ldr	r4, [r1, #0]
    1eac:	409d      	lsls	r5, r3
		if (cb->pin_mask & pins) {
    1eae:	688a      	ldr	r2, [r1, #8]
    1eb0:	402a      	ands	r2, r5
    1eb2:	d002      	beq.n	1eba <nrfx_gpio_handler+0x2e>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    1eb4:	684b      	ldr	r3, [r1, #4]
    1eb6:	4630      	mov	r0, r6
    1eb8:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    1eba:	2c00      	cmp	r4, #0
    1ebc:	d0ec      	beq.n	1e98 <nrfx_gpio_handler+0xc>
    1ebe:	4621      	mov	r1, r4
    1ec0:	6824      	ldr	r4, [r4, #0]
    1ec2:	e7f4      	b.n	1eae <nrfx_gpio_handler+0x22>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1ec4:	4e01      	ldr	r6, [pc, #4]	; (1ecc <nrfx_gpio_handler+0x40>)
    1ec6:	e7e9      	b.n	1e9c <nrfx_gpio_handler+0x10>
    1ec8:	00005b68 	.word	0x00005b68
    1ecc:	00005b80 	.word	0x00005b80

00001ed0 <gpio_nrfx_pin_configure>:
{
    1ed0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	return port->config;
    1ed4:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    1ed6:	7b3b      	ldrb	r3, [r7, #12]
    1ed8:	f001 051f 	and.w	r5, r1, #31
{
    1edc:	b085      	sub	sp, #20
    1ede:	460e      	mov	r6, r1
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    1ee0:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    1ee4:	4614      	mov	r4, r2
    1ee6:	b9ca      	cbnz	r2, 1f1c <gpio_nrfx_pin_configure+0x4c>
	err = nrfx_gpiote_channel_get(pin, &ch);
    1ee8:	a902      	add	r1, sp, #8
    1eea:	4628      	mov	r0, r5
    1eec:	f001 f90a 	bl	3104 <nrfx_gpiote_channel_get>
    1ef0:	4604      	mov	r4, r0
	err = nrfx_gpiote_pin_uninit(pin);
    1ef2:	4628      	mov	r0, r5
    1ef4:	f001 f9ca 	bl	328c <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    1ef8:	4b4a      	ldr	r3, [pc, #296]	; (2024 <gpio_nrfx_pin_configure+0x154>)
    1efa:	4298      	cmp	r0, r3
    1efc:	d004      	beq.n	1f08 <gpio_nrfx_pin_configure+0x38>
		return -EIO;
    1efe:	f06f 0004 	mvn.w	r0, #4
}
    1f02:	b005      	add	sp, #20
    1f04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (free_ch) {
    1f08:	4284      	cmp	r4, r0
    1f0a:	d105      	bne.n	1f18 <gpio_nrfx_pin_configure+0x48>
		err = nrfx_gpiote_channel_free(ch);
    1f0c:	f89d 0008 	ldrb.w	r0, [sp, #8]
    1f10:	f001 f940 	bl	3194 <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    1f14:	42a0      	cmp	r0, r4
    1f16:	d1f2      	bne.n	1efe <gpio_nrfx_pin_configure+0x2e>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    1f18:	2000      	movs	r0, #0
    1f1a:	e7f2      	b.n	1f02 <gpio_nrfx_pin_configure+0x32>
	nrfx_gpiote_trigger_config_t trigger_config = {
    1f1c:	f04f 0900 	mov.w	r9, #0
	err = nrfx_gpiote_channel_get(pin, &ch);
    1f20:	f10d 0103 	add.w	r1, sp, #3
    1f24:	4630      	mov	r0, r6
	nrfx_gpiote_trigger_config_t trigger_config = {
    1f26:	e9cd 9902 	strd	r9, r9, [sp, #8]
	err = nrfx_gpiote_channel_get(pin, &ch);
    1f2a:	f001 f8eb 	bl	3104 <nrfx_gpiote_channel_get>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1f2e:	464b      	mov	r3, r9
	err = nrfx_gpiote_channel_get(pin, &ch);
    1f30:	4680      	mov	r8, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1f32:	aa02      	add	r2, sp, #8
    1f34:	4649      	mov	r1, r9
    1f36:	4628      	mov	r0, r5
    1f38:	f000 ffbe 	bl	2eb8 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    1f3c:	4b39      	ldr	r3, [pc, #228]	; (2024 <gpio_nrfx_pin_configure+0x154>)
    1f3e:	4298      	cmp	r0, r3
    1f40:	d002      	beq.n	1f48 <gpio_nrfx_pin_configure+0x78>
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    1f42:	f06f 0015 	mvn.w	r0, #21
    1f46:	e7dc      	b.n	1f02 <gpio_nrfx_pin_configure+0x32>
	if (free_ch) {
    1f48:	4580      	cmp	r8, r0
    1f4a:	d103      	bne.n	1f54 <gpio_nrfx_pin_configure+0x84>
		err = nrfx_gpiote_channel_free(ch);
    1f4c:	f89d 0003 	ldrb.w	r0, [sp, #3]
    1f50:	f001 f920 	bl	3194 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    1f54:	03a3      	lsls	r3, r4, #14
    1f56:	d551      	bpl.n	1ffc <gpio_nrfx_pin_configure+0x12c>
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    1f58:	f240 6306 	movw	r3, #1542	; 0x606
    1f5c:	4023      	ands	r3, r4
    1f5e:	f240 2206 	movw	r2, #518	; 0x206
    1f62:	4293      	cmp	r3, r2
    1f64:	d03b      	beq.n	1fde <gpio_nrfx_pin_configure+0x10e>
    1f66:	d80c      	bhi.n	1f82 <gpio_nrfx_pin_configure+0xb2>
    1f68:	2b06      	cmp	r3, #6
    1f6a:	d015      	beq.n	1f98 <gpio_nrfx_pin_configure+0xc8>
    1f6c:	d804      	bhi.n	1f78 <gpio_nrfx_pin_configure+0xa8>
    1f6e:	b19b      	cbz	r3, 1f98 <gpio_nrfx_pin_configure+0xc8>
    1f70:	2b02      	cmp	r3, #2
    1f72:	d1e6      	bne.n	1f42 <gpio_nrfx_pin_configure+0x72>
    1f74:	2304      	movs	r3, #4
    1f76:	e00f      	b.n	1f98 <gpio_nrfx_pin_configure+0xc8>
    1f78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    1f7c:	d1e1      	bne.n	1f42 <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_H0S1;
    1f7e:	2301      	movs	r3, #1
    1f80:	e00a      	b.n	1f98 <gpio_nrfx_pin_configure+0xc8>
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    1f82:	f240 4202 	movw	r2, #1026	; 0x402
    1f86:	4293      	cmp	r3, r2
    1f88:	d02b      	beq.n	1fe2 <gpio_nrfx_pin_configure+0x112>
    1f8a:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
    1f8e:	d02a      	beq.n	1fe6 <gpio_nrfx_pin_configure+0x116>
    1f90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    1f94:	d1d5      	bne.n	1f42 <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_S0H1;
    1f96:	2302      	movs	r3, #2
		nrfx_gpiote_output_config_t output_config = {
    1f98:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    1f9c:	f484 3380 	eor.w	r3, r4, #65536	; 0x10000
    1fa0:	f3c3 4300 	ubfx	r3, r3, #16, #1
	if (flags & GPIO_PULL_UP) {
    1fa4:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    1fa6:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLDOWN;
    1faa:	bf54      	ite	pl
    1fac:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    1fb0:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    1fb2:	0321      	lsls	r1, r4, #12
		nrfx_gpiote_output_config_t output_config = {
    1fb4:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    1fb8:	d517      	bpl.n	1fea <gpio_nrfx_pin_configure+0x11a>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    1fba:	687b      	ldr	r3, [r7, #4]
    1fbc:	2101      	movs	r1, #1
    1fbe:	fa01 f606 	lsl.w	r6, r1, r6
    p_reg->OUTSET = set_mask;
    1fc2:	f8c3 6508 	str.w	r6, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    1fc6:	2200      	movs	r2, #0
    1fc8:	a901      	add	r1, sp, #4
    1fca:	4628      	mov	r0, r5
    1fcc:	f001 f822 	bl	3014 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    1fd0:	4b14      	ldr	r3, [pc, #80]	; (2024 <gpio_nrfx_pin_configure+0x154>)
    1fd2:	4298      	cmp	r0, r3
    1fd4:	bf14      	ite	ne
    1fd6:	f06f 0015 	mvnne.w	r0, #21
    1fda:	2000      	moveq	r0, #0
    1fdc:	e791      	b.n	1f02 <gpio_nrfx_pin_configure+0x32>
		*drive = NRF_GPIO_PIN_H0D1;
    1fde:	2307      	movs	r3, #7
    1fe0:	e7da      	b.n	1f98 <gpio_nrfx_pin_configure+0xc8>
		*drive = NRF_GPIO_PIN_D0H1;
    1fe2:	2305      	movs	r3, #5
    1fe4:	e7d8      	b.n	1f98 <gpio_nrfx_pin_configure+0xc8>
		*drive = NRF_GPIO_PIN_H0H1;
    1fe6:	2303      	movs	r3, #3
    1fe8:	e7d6      	b.n	1f98 <gpio_nrfx_pin_configure+0xc8>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    1fea:	0362      	lsls	r2, r4, #13
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    1fec:	bf41      	itttt	mi
    1fee:	687b      	ldrmi	r3, [r7, #4]
    1ff0:	2101      	movmi	r1, #1
    1ff2:	fa01 f606 	lslmi.w	r6, r1, r6
    p_reg->OUTCLR = clr_mask;
    1ff6:	f8c3 650c 	strmi.w	r6, [r3, #1292]	; 0x50c
}
    1ffa:	e7e4      	b.n	1fc6 <gpio_nrfx_pin_configure+0xf6>
	if (flags & GPIO_PULL_UP) {
    1ffc:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    1ffe:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
    2002:	bf54      	ite	pl
    2004:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
    2008:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    200a:	461a      	mov	r2, r3
    200c:	a901      	add	r1, sp, #4
    200e:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    2010:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    2014:	f000 ff50 	bl	2eb8 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    2018:	4b02      	ldr	r3, [pc, #8]	; (2024 <gpio_nrfx_pin_configure+0x154>)
    201a:	4298      	cmp	r0, r3
    201c:	f43f af7c 	beq.w	1f18 <gpio_nrfx_pin_configure+0x48>
    2020:	e78f      	b.n	1f42 <gpio_nrfx_pin_configure+0x72>
    2022:	bf00      	nop
    2024:	0bad0000 	.word	0x0bad0000

00002028 <i2c_nrfx_twi_recover_bus>:

	return 0;
}

static int i2c_nrfx_twi_recover_bus(const struct device *dev)
{
    2028:	b508      	push	{r3, lr}
	const struct i2c_nrfx_twi_config *config = dev->config;
    202a:	6843      	ldr	r3, [r0, #4]
NRFX_STATIC_INLINE nrfx_err_t nrfx_twi_bus_recover(uint32_t scl_pin, uint32_t sda_pin);

#ifndef NRFX_DECLARE_ONLY
NRFX_STATIC_INLINE nrfx_err_t nrfx_twi_bus_recover(uint32_t scl_pin, uint32_t sda_pin)
{
    return nrfx_twi_twim_bus_recover(scl_pin, sda_pin);
    202c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
    2030:	f001 fc72 	bl	3918 <nrfx_twi_twim_bus_recover>

	nrfx_err_t err = nrfx_twi_bus_recover(config->config.scl,
					      config->config.sda);

	return (err == NRFX_SUCCESS ? 0 : -EBUSY);
    2034:	4b03      	ldr	r3, [pc, #12]	; (2044 <i2c_nrfx_twi_recover_bus+0x1c>)
    2036:	4298      	cmp	r0, r3
}
    2038:	bf14      	ite	ne
    203a:	f06f 000f 	mvnne.w	r0, #15
    203e:	2000      	moveq	r0, #0
    2040:	bd08      	pop	{r3, pc}
    2042:	bf00      	nop
    2044:	0bad0000 	.word	0x0bad0000

00002048 <twi_0_init>:
		      POST_KERNEL,					       \
		      CONFIG_I2C_INIT_PRIORITY,				       \
		      &i2c_nrfx_twi_driver_api)

#ifdef CONFIG_I2C_0_NRF_TWI
I2C_NRFX_TWI_DEVICE(0);
    2048:	b537      	push	{r0, r1, r2, r4, r5, lr}
    204a:	4604      	mov	r4, r0
    204c:	2200      	movs	r2, #0
    204e:	2101      	movs	r1, #1
    2050:	2003      	movs	r0, #3
    2052:	f7ff f94b 	bl	12ec <z_arm_irq_priority_set>
    2056:	6863      	ldr	r3, [r4, #4]
    2058:	699d      	ldr	r5, [r3, #24]
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    205a:	aa01      	add	r2, sp, #4
    205c:	2100      	movs	r1, #0
    205e:	4628      	mov	r0, r5
    2060:	f003 f991 	bl	5386 <pinctrl_lookup_state>
	if (ret < 0) {
    2064:	2800      	cmp	r0, #0
    2066:	db14      	blt.n	2092 <twi_0_init+0x4a>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    2068:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    206a:	682a      	ldr	r2, [r5, #0]
    206c:	7919      	ldrb	r1, [r3, #4]
    206e:	6818      	ldr	r0, [r3, #0]
    2070:	f003 f9a6 	bl	53c0 <pinctrl_configure_pins>
    2074:	2800      	cmp	r0, #0
    2076:	db0c      	blt.n	2092 <twi_0_init+0x4a>
	const struct i2c_nrfx_twi_config *config = dev->config;
    2078:	6860      	ldr	r0, [r4, #4]
	nrfx_err_t result = nrfx_twi_init(&config->twi, &config->config,
    207a:	6923      	ldr	r3, [r4, #16]
    207c:	4a06      	ldr	r2, [pc, #24]	; (2098 <twi_0_init+0x50>)
    207e:	f100 0108 	add.w	r1, r0, #8
    2082:	f001 fae3 	bl	364c <nrfx_twi_init>
	if (result != NRFX_SUCCESS) {
    2086:	4b05      	ldr	r3, [pc, #20]	; (209c <twi_0_init+0x54>)
		return -EBUSY;
    2088:	4298      	cmp	r0, r3
    208a:	bf0c      	ite	eq
    208c:	2000      	moveq	r0, #0
    208e:	f06f 000f 	mvnne.w	r0, #15
I2C_NRFX_TWI_DEVICE(0);
    2092:	b003      	add	sp, #12
    2094:	bd30      	pop	{r4, r5, pc}
    2096:	bf00      	nop
    2098:	000020a1 	.word	0x000020a1
    209c:	0bad0000 	.word	0x0bad0000

000020a0 <event_handler>:
	switch (p_event->type) {
    20a0:	7803      	ldrb	r3, [r0, #0]
    20a2:	2b01      	cmp	r3, #1
    20a4:	d008      	beq.n	20b8 <event_handler+0x18>
    20a6:	2b02      	cmp	r3, #2
    20a8:	d008      	beq.n	20bc <event_handler+0x1c>
    20aa:	b94b      	cbnz	r3, 20c0 <event_handler+0x20>
		dev_data->res = NRFX_SUCCESS;
    20ac:	4b05      	ldr	r3, [pc, #20]	; (20c4 <event_handler+0x24>)
		dev_data->res = NRFX_ERROR_INTERNAL;
    20ae:	620b      	str	r3, [r1, #32]
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    20b0:	f101 0010 	add.w	r0, r1, #16
    20b4:	f001 bf66 	b.w	3f84 <z_impl_k_sem_give>
		dev_data->res = NRFX_ERROR_DRV_TWI_ERR_ANACK;
    20b8:	4b03      	ldr	r3, [pc, #12]	; (20c8 <event_handler+0x28>)
    20ba:	e7f8      	b.n	20ae <event_handler+0xe>
		dev_data->res = NRFX_ERROR_DRV_TWI_ERR_DNACK;
    20bc:	4b03      	ldr	r3, [pc, #12]	; (20cc <event_handler+0x2c>)
    20be:	e7f6      	b.n	20ae <event_handler+0xe>
		dev_data->res = NRFX_ERROR_INTERNAL;
    20c0:	4b03      	ldr	r3, [pc, #12]	; (20d0 <event_handler+0x30>)
    20c2:	e7f4      	b.n	20ae <event_handler+0xe>
    20c4:	0bad0000 	.word	0x0bad0000
    20c8:	0bae0001 	.word	0x0bae0001
    20cc:	0bae0002 	.word	0x0bae0002
    20d0:	0bad0001 	.word	0x0bad0001

000020d4 <i2c_nrfx_twi_transfer>:
{
    20d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    20d8:	460c      	mov	r4, r1
    20da:	b089      	sub	sp, #36	; 0x24
    20dc:	4617      	mov	r7, r2
    20de:	4699      	mov	r9, r3
	const struct i2c_nrfx_twi_config *config = dev->config;
    20e0:	6845      	ldr	r5, [r0, #4]
	struct i2c_nrfx_twi_data *data = dev->data;
    20e2:	6906      	ldr	r6, [r0, #16]
	return z_impl_k_sem_take(sem, timeout);
    20e4:	f04f 32ff 	mov.w	r2, #4294967295
    20e8:	f04f 33ff 	mov.w	r3, #4294967295
    20ec:	4630      	mov	r0, r6
    20ee:	f001 ff69 	bl	3fc4 <z_impl_k_sem_take>
	k_sem_take(&data->completion_sync, K_NO_WAIT);
    20f2:	f106 0a10 	add.w	sl, r6, #16
    20f6:	2200      	movs	r2, #0
    20f8:	2300      	movs	r3, #0
    20fa:	4650      	mov	r0, sl
    20fc:	f001 ff62 	bl	3fc4 <z_impl_k_sem_take>
	nrfx_twi_enable(&config->twi);
    2100:	4628      	mov	r0, r5
    2102:	f001 fb01 	bl	3708 <nrfx_twi_enable>
		if (res != NRFX_SUCCESS) {
    2106:	f8df b0bc 	ldr.w	fp, [pc, #188]	; 21c4 <i2c_nrfx_twi_transfer+0xf0>
	for (size_t i = 0; i < num_msgs; i++) {
    210a:	f04f 0800 	mov.w	r8, #0
    210e:	45b8      	cmp	r8, r7
    2110:	d301      	bcc.n	2116 <i2c_nrfx_twi_transfer+0x42>
    2112:	2400      	movs	r4, #0
    2114:	e02b      	b.n	216e <i2c_nrfx_twi_transfer+0x9a>
		if (I2C_MSG_ADDR_10_BITS & msgs[i].flags) {
    2116:	7a23      	ldrb	r3, [r4, #8]
    2118:	9301      	str	r3, [sp, #4]
    211a:	f013 0108 	ands.w	r1, r3, #8
    211e:	d14b      	bne.n	21b8 <i2c_nrfx_twi_transfer+0xe4>
		nrfx_twi_xfer_desc_t cur_xfer = {
    2120:	2214      	movs	r2, #20
    2122:	a803      	add	r0, sp, #12
    2124:	9100      	str	r1, [sp, #0]
    2126:	f002 ff8a 	bl	503e <memset>
					  NRFX_TWI_XFER_RX : NRFX_TWI_XFER_TX
    212a:	9b01      	ldr	r3, [sp, #4]
		nrfx_twi_xfer_desc_t cur_xfer = {
    212c:	6860      	ldr	r0, [r4, #4]
    212e:	9004      	str	r0, [sp, #16]
					  NRFX_TWI_XFER_RX : NRFX_TWI_XFER_TX
    2130:	f003 0201 	and.w	r2, r3, #1
		nrfx_twi_xfer_desc_t cur_xfer = {
    2134:	6820      	ldr	r0, [r4, #0]
		if (!(msgs[i].flags & I2C_MSG_STOP)) {
    2136:	9900      	ldr	r1, [sp, #0]
		nrfx_twi_xfer_desc_t cur_xfer = {
    2138:	f88d 200c 	strb.w	r2, [sp, #12]
		if (!(msgs[i].flags & I2C_MSG_STOP)) {
    213c:	f013 0f02 	tst.w	r3, #2
		nrfx_twi_xfer_desc_t cur_xfer = {
    2140:	f88d 900d 	strb.w	r9, [sp, #13]
    2144:	9006      	str	r0, [sp, #24]
		if (!(msgs[i].flags & I2C_MSG_STOP)) {
    2146:	d11c      	bne.n	2182 <i2c_nrfx_twi_transfer+0xae>
			if ((i < (num_msgs - 1)) &&
    2148:	1e7b      	subs	r3, r7, #1
    214a:	4543      	cmp	r3, r8
    214c:	d902      	bls.n	2154 <i2c_nrfx_twi_transfer+0x80>
    214e:	7d23      	ldrb	r3, [r4, #20]
    2150:	075b      	lsls	r3, r3, #29
    2152:	d518      	bpl.n	2186 <i2c_nrfx_twi_transfer+0xb2>
			} else if (msgs[i].flags & I2C_MSG_READ) {
    2154:	bb82      	cbnz	r2, 21b8 <i2c_nrfx_twi_transfer+0xe4>
				xfer_flags |= NRFX_TWI_FLAG_TX_NO_STOP;
    2156:	2220      	movs	r2, #32
		res = nrfx_twi_xfer(&config->twi, &cur_xfer, xfer_flags);
    2158:	a903      	add	r1, sp, #12
    215a:	4628      	mov	r0, r5
    215c:	f001 fb02 	bl	3764 <nrfx_twi_xfer>
		if (res != NRFX_SUCCESS) {
    2160:	4558      	cmp	r0, fp
    2162:	d012      	beq.n	218a <i2c_nrfx_twi_transfer+0xb6>
			if (res == NRFX_ERROR_BUSY) {
    2164:	4b18      	ldr	r3, [pc, #96]	; (21c8 <i2c_nrfx_twi_transfer+0xf4>)
    2166:	4298      	cmp	r0, r3
    2168:	d029      	beq.n	21be <i2c_nrfx_twi_transfer+0xea>
			ret = -EIO;
    216a:	f06f 0404 	mvn.w	r4, #4
	nrfx_twi_disable(&config->twi);
    216e:	4628      	mov	r0, r5
    2170:	f001 fada 	bl	3728 <nrfx_twi_disable>
	z_impl_k_sem_give(sem);
    2174:	4630      	mov	r0, r6
    2176:	f001 ff05 	bl	3f84 <z_impl_k_sem_give>
}
    217a:	4620      	mov	r0, r4
    217c:	b009      	add	sp, #36	; 0x24
    217e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		uint32_t xfer_flags = 0;
    2182:	460a      	mov	r2, r1
    2184:	e7e8      	b.n	2158 <i2c_nrfx_twi_transfer+0x84>
				xfer_flags |= NRFX_TWI_FLAG_SUSPEND;
    2186:	2240      	movs	r2, #64	; 0x40
    2188:	e7e6      	b.n	2158 <i2c_nrfx_twi_transfer+0x84>
	return z_impl_k_sem_take(sem, timeout);
    218a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    218e:	2300      	movs	r3, #0
    2190:	4650      	mov	r0, sl
    2192:	f001 ff17 	bl	3fc4 <z_impl_k_sem_take>
		if (ret != 0) {
    2196:	b138      	cbz	r0, 21a8 <i2c_nrfx_twi_transfer+0xd4>
			nrfx_twi_disable(&config->twi);
    2198:	4628      	mov	r0, r5
    219a:	f001 fac5 	bl	3728 <nrfx_twi_disable>
    219e:	e9d5 0102 	ldrd	r0, r1, [r5, #8]
    21a2:	f001 fbb9 	bl	3918 <nrfx_twi_twim_bus_recover>
    21a6:	e7e0      	b.n	216a <i2c_nrfx_twi_transfer+0x96>
		res = data->res;
    21a8:	6a33      	ldr	r3, [r6, #32]
		if (res != NRFX_SUCCESS) {
    21aa:	455b      	cmp	r3, fp
    21ac:	f104 040c 	add.w	r4, r4, #12
    21b0:	d1db      	bne.n	216a <i2c_nrfx_twi_transfer+0x96>
	for (size_t i = 0; i < num_msgs; i++) {
    21b2:	f108 0801 	add.w	r8, r8, #1
    21b6:	e7aa      	b.n	210e <i2c_nrfx_twi_transfer+0x3a>
			ret = -ENOTSUP;
    21b8:	f06f 0485 	mvn.w	r4, #133	; 0x85
    21bc:	e7d7      	b.n	216e <i2c_nrfx_twi_transfer+0x9a>
				ret = -EBUSY;
    21be:	f06f 040f 	mvn.w	r4, #15
    21c2:	e7d4      	b.n	216e <i2c_nrfx_twi_transfer+0x9a>
    21c4:	0bad0000 	.word	0x0bad0000
    21c8:	0bad000b 	.word	0x0bad000b

000021cc <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    21cc:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = dev->data;
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    21ce:	794b      	ldrb	r3, [r1, #5]
    21d0:	2b01      	cmp	r3, #1
    21d2:	d026      	beq.n	2222 <uarte_nrfx_configure+0x56>
    21d4:	2b03      	cmp	r3, #3
    21d6:	d121      	bne.n	221c <uarte_nrfx_configure+0x50>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    21d8:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    21da:	798b      	ldrb	r3, [r1, #6]
    21dc:	2b03      	cmp	r3, #3
    21de:	d11d      	bne.n	221c <uarte_nrfx_configure+0x50>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    21e0:	79cc      	ldrb	r4, [r1, #7]
    21e2:	b10c      	cbz	r4, 21e8 <uarte_nrfx_configure+0x1c>
    21e4:	2c01      	cmp	r4, #1
    21e6:	d119      	bne.n	221c <uarte_nrfx_configure+0x50>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    21e8:	790a      	ldrb	r2, [r1, #4]
    21ea:	b112      	cbz	r2, 21f2 <uarte_nrfx_configure+0x26>
    21ec:	2a02      	cmp	r2, #2
    21ee:	d115      	bne.n	221c <uarte_nrfx_configure+0x50>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    21f0:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    21f2:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    21f4:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    21f6:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    21fa:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    21fc:	d065      	beq.n	22ca <uarte_nrfx_configure+0xfe>
    21fe:	d82d      	bhi.n	225c <uarte_nrfx_configure+0x90>
    2200:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    2204:	d064      	beq.n	22d0 <uarte_nrfx_configure+0x104>
    2206:	d816      	bhi.n	2236 <uarte_nrfx_configure+0x6a>
    2208:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    220c:	d062      	beq.n	22d4 <uarte_nrfx_configure+0x108>
    220e:	d80a      	bhi.n	2226 <uarte_nrfx_configure+0x5a>
    2210:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    2214:	d061      	beq.n	22da <uarte_nrfx_configure+0x10e>
    2216:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    221a:	d061      	beq.n	22e0 <uarte_nrfx_configure+0x114>
    221c:	f06f 0085 	mvn.w	r0, #133	; 0x85
    2220:	e052      	b.n	22c8 <uarte_nrfx_configure+0xfc>
	switch (cfg->stop_bits) {
    2222:	2600      	movs	r6, #0
    2224:	e7d9      	b.n	21da <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    2226:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    222a:	d05c      	beq.n	22e6 <uarte_nrfx_configure+0x11a>
    222c:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    2230:	d1f4      	bne.n	221c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    2232:	4b37      	ldr	r3, [pc, #220]	; (2310 <uarte_nrfx_configure+0x144>)
    2234:	e03c      	b.n	22b0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2236:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    223a:	d057      	beq.n	22ec <uarte_nrfx_configure+0x120>
    223c:	d807      	bhi.n	224e <uarte_nrfx_configure+0x82>
    223e:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    2242:	d055      	beq.n	22f0 <uarte_nrfx_configure+0x124>
    2244:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    2248:	d1e8      	bne.n	221c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    224a:	4b32      	ldr	r3, [pc, #200]	; (2314 <uarte_nrfx_configure+0x148>)
    224c:	e030      	b.n	22b0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    224e:	f647 2712 	movw	r7, #31250	; 0x7a12
    2252:	42bb      	cmp	r3, r7
    2254:	d1e2      	bne.n	221c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    2256:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    225a:	e029      	b.n	22b0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    225c:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    2260:	d048      	beq.n	22f4 <uarte_nrfx_configure+0x128>
    2262:	d813      	bhi.n	228c <uarte_nrfx_configure+0xc0>
    2264:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    2268:	d047      	beq.n	22fa <uarte_nrfx_configure+0x12e>
    226a:	d809      	bhi.n	2280 <uarte_nrfx_configure+0xb4>
    226c:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    2270:	42bb      	cmp	r3, r7
    2272:	d044      	beq.n	22fe <uarte_nrfx_configure+0x132>
    2274:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    2278:	d1d0      	bne.n	221c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    227a:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    227e:	e017      	b.n	22b0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2280:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    2284:	d1ca      	bne.n	221c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    2286:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    228a:	e011      	b.n	22b0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    228c:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    2290:	d038      	beq.n	2304 <uarte_nrfx_configure+0x138>
    2292:	d808      	bhi.n	22a6 <uarte_nrfx_configure+0xda>
    2294:	4f20      	ldr	r7, [pc, #128]	; (2318 <uarte_nrfx_configure+0x14c>)
    2296:	42bb      	cmp	r3, r7
    2298:	d037      	beq.n	230a <uarte_nrfx_configure+0x13e>
    229a:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    229e:	d1bd      	bne.n	221c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    22a0:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    22a4:	e004      	b.n	22b0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    22a6:	4f1d      	ldr	r7, [pc, #116]	; (231c <uarte_nrfx_configure+0x150>)
    22a8:	42bb      	cmp	r3, r7
    22aa:	d1b7      	bne.n	221c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    22ac:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
	struct uarte_nrfx_data *data = dev->data;
    22b0:	6900      	ldr	r0, [r0, #16]
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    22b2:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	data->uart_config = *cfg;
    22b6:	1d03      	adds	r3, r0, #4
    22b8:	c903      	ldmia	r1, {r0, r1}
                    | (uint32_t)p_cfg->hwfc;
    22ba:	4334      	orrs	r4, r6
    22bc:	4322      	orrs	r2, r4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    22be:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    22c2:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    22c6:	2000      	movs	r0, #0
}
    22c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    22ca:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    22ce:	e7ef      	b.n	22b0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    22d0:	4b13      	ldr	r3, [pc, #76]	; (2320 <uarte_nrfx_configure+0x154>)
    22d2:	e7ed      	b.n	22b0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    22d4:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    22d8:	e7ea      	b.n	22b0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = 0x00014000;
    22da:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    22de:	e7e7      	b.n	22b0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    22e0:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    22e4:	e7e4      	b.n	22b0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    22e6:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    22ea:	e7e1      	b.n	22b0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    22ec:	4b0d      	ldr	r3, [pc, #52]	; (2324 <uarte_nrfx_configure+0x158>)
    22ee:	e7df      	b.n	22b0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    22f0:	4b0d      	ldr	r3, [pc, #52]	; (2328 <uarte_nrfx_configure+0x15c>)
    22f2:	e7dd      	b.n	22b0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    22f4:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    22f8:	e7da      	b.n	22b0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    22fa:	4b0c      	ldr	r3, [pc, #48]	; (232c <uarte_nrfx_configure+0x160>)
    22fc:	e7d8      	b.n	22b0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    22fe:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    2302:	e7d5      	b.n	22b0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    2304:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    2308:	e7d2      	b.n	22b0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    230a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    230e:	e7cf      	b.n	22b0 <uarte_nrfx_configure+0xe4>
    2310:	0013b000 	.word	0x0013b000
    2314:	004ea000 	.word	0x004ea000
    2318:	0003d090 	.word	0x0003d090
    231c:	000f4240 	.word	0x000f4240
    2320:	00275000 	.word	0x00275000
    2324:	0075c000 	.word	0x0075c000
    2328:	003af000 	.word	0x003af000
    232c:	013a9000 	.word	0x013a9000

00002330 <uarte_instance_init.constprop.0>:
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
    2330:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	const struct uarte_nrfx_config *config = dev->config;
    2334:	f8d0 8004 	ldr.w	r8, [r0, #4]
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = dev->data;
    2338:	6906      	ldr	r6, [r0, #16]
	return config->uarte_regs;
    233a:	f8d8 4000 	ldr.w	r4, [r8]
	nrf_uarte_disable(uarte);

	data->dev = dev;

#ifdef CONFIG_PINCTRL
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
    233e:	f8d8 900c 	ldr.w	r9, [r8, #12]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    2342:	2100      	movs	r1, #0
    2344:	f8c4 1500 	str.w	r1, [r4, #1280]	; 0x500
static int uarte_instance_init(const struct device *dev,
    2348:	4607      	mov	r7, r0
	data->dev = dev;
    234a:	6030      	str	r0, [r6, #0]
	ret = pinctrl_lookup_state(config, id, &state);
    234c:	aa01      	add	r2, sp, #4
    234e:	4648      	mov	r0, r9
    2350:	f003 f819 	bl	5386 <pinctrl_lookup_state>
	if (ret < 0) {
    2354:	1e05      	subs	r5, r0, #0
    2356:	db56      	blt.n	2406 <uarte_instance_init.constprop.0+0xd6>
	return pinctrl_apply_state_direct(config, state);
    2358:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    235a:	f8d9 2000 	ldr.w	r2, [r9]
    235e:	7919      	ldrb	r1, [r3, #4]
    2360:	6818      	ldr	r0, [r3, #0]
    2362:	f003 f82d 	bl	53c0 <pinctrl_configure_pins>
	if (err < 0) {
    2366:	1e05      	subs	r5, r0, #0
    2368:	db4d      	blt.n	2406 <uarte_instance_init.constprop.0+0xd6>
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &data->uart_config);
    236a:	1d31      	adds	r1, r6, #4
    236c:	4638      	mov	r0, r7
    236e:	f7ff ff2d 	bl	21cc <uarte_nrfx_configure>
	if (err) {
    2372:	4605      	mov	r5, r0
    2374:	2800      	cmp	r0, #0
    2376:	d146      	bne.n	2406 <uarte_instance_init.constprop.0+0xd6>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    2378:	f8d8 3004 	ldr.w	r3, [r8, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    237c:	0799      	lsls	r1, r3, #30
    237e:	d519      	bpl.n	23b4 <uarte_instance_init.constprop.0+0x84>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    2380:	f106 0012 	add.w	r0, r6, #18
    2384:	f001 f87c 	bl	3480 <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    2388:	4b22      	ldr	r3, [pc, #136]	; (2414 <uarte_instance_init.constprop.0+0xe4>)
    238a:	4298      	cmp	r0, r3
    238c:	d13f      	bne.n	240e <uarte_instance_init.constprop.0+0xde>
	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    238e:	7cb0      	ldrb	r0, [r6, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    2390:	00c3      	lsls	r3, r0, #3
    2392:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    2396:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    239a:	f104 020c 	add.w	r2, r4, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    239e:	f504 7190 	add.w	r1, r4, #288	; 0x120
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    23a2:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    23a6:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CHENSET = mask;
    23aa:	4a1b      	ldr	r2, [pc, #108]	; (2418 <uarte_instance_init.constprop.0+0xe8>)
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    23ac:	2301      	movs	r3, #1
    23ae:	4083      	lsls	r3, r0
    23b0:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    23b4:	2308      	movs	r3, #8
    23b6:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
    23ba:	f898 3008 	ldrb.w	r3, [r8, #8]
    23be:	b95b      	cbnz	r3, 23d8 <uarte_instance_init.constprop.0+0xa8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    23c0:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    23c4:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    23c8:	f106 0311 	add.w	r3, r6, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    23cc:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    23d0:	2301      	movs	r3, #1
    23d2:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    23d6:	6023      	str	r3, [r4, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    23d8:	f8d8 3004 	ldr.w	r3, [r8, #4]
    23dc:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    23de:	bf5c      	itt	pl
    23e0:	f44f 7280 	movpl.w	r2, #256	; 0x100
    23e4:	f8c4 2304 	strpl.w	r2, [r4, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    23e8:	06db      	lsls	r3, r3, #27
    23ea:	bf44      	itt	mi
    23ec:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    23f0:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    23f4:	3610      	adds	r6, #16
    p_reg->TXD.MAXCNT = length;
    23f6:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    23f8:	f8c4 6544 	str.w	r6, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    23fc:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2400:	2301      	movs	r3, #1
    2402:	60a3      	str	r3, [r4, #8]
    2404:	60e3      	str	r3, [r4, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    2406:	4628      	mov	r0, r5
    2408:	b003      	add	sp, #12
    240a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return -EIO;
    240e:	f06f 0504 	mvn.w	r5, #4
    2412:	e7f8      	b.n	2406 <uarte_instance_init.constprop.0+0xd6>
    2414:	0bad0000 	.word	0x0bad0000
    2418:	4001f000 	.word	0x4001f000

0000241c <uarte_nrfx_poll_out>:
{
    241c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = dev->data;
    241e:	6906      	ldr	r6, [r0, #16]
{
    2420:	4605      	mov	r5, r0
    2422:	460f      	mov	r7, r1
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    2424:	f003 fa53 	bl	58ce <k_is_in_isr>
    2428:	b910      	cbnz	r0, 2430 <uarte_nrfx_poll_out+0x14>
	return !z_sys_post_kernel;
    242a:	4b2c      	ldr	r3, [pc, #176]	; (24dc <uarte_nrfx_poll_out+0xc0>)
	if (isr_mode) {
    242c:	781b      	ldrb	r3, [r3, #0]
    242e:	b983      	cbnz	r3, 2452 <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    2430:	f04f 0320 	mov.w	r3, #32
    2434:	f3ef 8411 	mrs	r4, BASEPRI
    2438:	f383 8812 	msr	BASEPRI_MAX, r3
    243c:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    2440:	6868      	ldr	r0, [r5, #4]
    2442:	f002 ff38 	bl	52b6 <is_tx_ready.isra.0>
    2446:	bb28      	cbnz	r0, 2494 <uarte_nrfx_poll_out+0x78>
	__asm__ volatile(
    2448:	f384 8811 	msr	BASEPRI, r4
    244c:	f3bf 8f6f 	isb	sy
}
    2450:	e7ee      	b.n	2430 <uarte_nrfx_poll_out+0x14>
{
    2452:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    2454:	6868      	ldr	r0, [r5, #4]
    2456:	f002 ff2e 	bl	52b6 <is_tx_ready.isra.0>
    245a:	b970      	cbnz	r0, 247a <uarte_nrfx_poll_out+0x5e>
    245c:	2001      	movs	r0, #1
    245e:	f003 f867 	bl	5530 <nrfx_busy_wait>
    2462:	3c01      	subs	r4, #1
    2464:	d1f6      	bne.n	2454 <uarte_nrfx_poll_out+0x38>
	return z_impl_k_sleep(timeout);
    2466:	2100      	movs	r1, #0
    2468:	2021      	movs	r0, #33	; 0x21
    246a:	f002 f8ab 	bl	45c4 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    246e:	e7f0      	b.n	2452 <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    2470:	f384 8811 	msr	BASEPRI, r4
    2474:	f3bf 8f6f 	isb	sy
}
    2478:	e7f5      	b.n	2466 <uarte_nrfx_poll_out+0x4a>
	__asm__ volatile(
    247a:	f04f 0320 	mov.w	r3, #32
    247e:	f3ef 8411 	mrs	r4, BASEPRI
    2482:	f383 8812 	msr	BASEPRI_MAX, r3
    2486:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    248a:	6868      	ldr	r0, [r5, #4]
    248c:	f002 ff13 	bl	52b6 <is_tx_ready.isra.0>
    2490:	2800      	cmp	r0, #0
    2492:	d0ed      	beq.n	2470 <uarte_nrfx_poll_out+0x54>
	data->char_out = c;
    2494:	f806 7f10 	strb.w	r7, [r6, #16]!
	tx_start(dev, &data->char_out, 1);
    2498:	6869      	ldr	r1, [r5, #4]
	return config->uarte_regs;
    249a:	680b      	ldr	r3, [r1, #0]
    p_reg->TXD.MAXCNT = length;
    249c:	2201      	movs	r2, #1
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    249e:	f8c3 6544 	str.w	r6, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    24a2:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    24a6:	2200      	movs	r2, #0
    24a8:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    24ac:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    24b0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    24b4:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    24b8:	684a      	ldr	r2, [r1, #4]
    24ba:	06d2      	lsls	r2, r2, #27
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    24bc:	bf41      	itttt	mi
    24be:	2208      	movmi	r2, #8
    24c0:	f8c3 2500 	strmi.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    24c4:	f44f 0280 	movmi.w	r2, #4194304	; 0x400000
    24c8:	f8c3 2304 	strmi.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    24cc:	2201      	movs	r2, #1
    24ce:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    24d0:	f384 8811 	msr	BASEPRI, r4
    24d4:	f3bf 8f6f 	isb	sy
}
    24d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    24da:	bf00      	nop
    24dc:	20000ff9 	.word	0x20000ff9

000024e0 <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    24e0:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    24e2:	2301      	movs	r3, #1
    24e4:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    24e6:	4a11      	ldr	r2, [pc, #68]	; (252c <compare_int_lock+0x4c>)
    24e8:	f3bf 8f5b 	dmb	ish
    24ec:	43dc      	mvns	r4, r3
    24ee:	e852 1f00 	ldrex	r1, [r2]
    24f2:	ea01 0c04 	and.w	ip, r1, r4
    24f6:	e842 ce00 	strex	lr, ip, [r2]
    24fa:	f1be 0f00 	cmp.w	lr, #0
    24fe:	d1f6      	bne.n	24ee <compare_int_lock+0xe>
    2500:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2504:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    2508:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
    250c:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    2510:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    2514:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    2518:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    251c:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    2520:	420b      	tst	r3, r1
}
    2522:	bf14      	ite	ne
    2524:	2001      	movne	r0, #1
    2526:	2000      	moveq	r0, #0
    2528:	bd10      	pop	{r4, pc}
    252a:	bf00      	nop
    252c:	200008e4 	.word	0x200008e4

00002530 <sys_clock_timeout_handler>:
static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    2530:	4919      	ldr	r1, [pc, #100]	; (2598 <sys_clock_timeout_handler+0x68>)
{
    2532:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2534:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    2536:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    253a:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    253c:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    2540:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    2544:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    2546:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    254a:	d222      	bcs.n	2592 <sys_clock_timeout_handler+0x62>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    254c:	4b13      	ldr	r3, [pc, #76]	; (259c <sys_clock_timeout_handler+0x6c>)
    254e:	681b      	ldr	r3, [r3, #0]
    2550:	0a1a      	lsrs	r2, r3, #8
    2552:	061b      	lsls	r3, r3, #24
    2554:	195e      	adds	r6, r3, r5
    2556:	4b12      	ldr	r3, [pc, #72]	; (25a0 <sys_clock_timeout_handler+0x70>)
    2558:	f142 0700 	adc.w	r7, r2, #0
    255c:	e9c3 6700 	strd	r6, r7, [r3]
		return true;
    2560:	2601      	movs	r6, #1
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    2562:	f002 f97f 	bl	4864 <sys_clock_announce>
    return p_reg->CC[ch];
    2566:	00a3      	lsls	r3, r4, #2
    2568:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    256c:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    2570:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    2574:	42aa      	cmp	r2, r5
    2576:	d10b      	bne.n	2590 <sys_clock_timeout_handler+0x60>
		 * If anchor was updated we can enable same CC value to trigger
		 * interrupt after full cycle. Else set event in anchor update
		 * range. Since anchor was not updated we know that it's very
		 * far from mid point so setting is done without any protection.
		 */
		if (!anchor_updated) {
    2578:	b91e      	cbnz	r6, 2582 <sys_clock_timeout_handler+0x52>
    p_reg->CC[ch] = cc_val;
    257a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    257e:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    2582:	4b08      	ldr	r3, [pc, #32]	; (25a4 <sys_clock_timeout_handler+0x74>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2584:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    2588:	fa00 f404 	lsl.w	r4, r0, r4
    258c:	f8c3 4344 	str.w	r4, [r3, #836]	; 0x344
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    2590:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return false;
    2592:	2600      	movs	r6, #0
    2594:	e7e5      	b.n	2562 <sys_clock_timeout_handler+0x32>
    2596:	bf00      	nop
    2598:	200001e8 	.word	0x200001e8
    259c:	200008e8 	.word	0x200008e8
    25a0:	200001d0 	.word	0x200001d0
    25a4:	40011000 	.word	0x40011000

000025a8 <compare_int_unlock>:
	if (key) {
    25a8:	b319      	cbz	r1, 25f2 <compare_int_unlock+0x4a>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    25aa:	f3bf 8f5b 	dmb	ish
		atomic_or(&int_mask, BIT(chan));
    25ae:	2301      	movs	r3, #1
    25b0:	4a10      	ldr	r2, [pc, #64]	; (25f4 <compare_int_unlock+0x4c>)
    25b2:	4083      	lsls	r3, r0
    25b4:	e852 1f00 	ldrex	r1, [r2]
    25b8:	4319      	orrs	r1, r3
    25ba:	e842 1c00 	strex	ip, r1, [r2]
    25be:	f1bc 0f00 	cmp.w	ip, #0
    25c2:	d1f7      	bne.n	25b4 <compare_int_unlock+0xc>
    25c4:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    25c8:	4a0b      	ldr	r2, [pc, #44]	; (25f8 <compare_int_unlock+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    25ca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    25ce:	4083      	lsls	r3, r0
    25d0:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    25d4:	4b09      	ldr	r3, [pc, #36]	; (25fc <compare_int_unlock+0x54>)
    25d6:	f3bf 8f5b 	dmb	ish
    25da:	681b      	ldr	r3, [r3, #0]
    25dc:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    25e0:	fa23 f000 	lsr.w	r0, r3, r0
    25e4:	07c3      	lsls	r3, r0, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    25e6:	bf42      	ittt	mi
    25e8:	4b05      	ldrmi	r3, [pc, #20]	; (2600 <compare_int_unlock+0x58>)
    25ea:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    25ee:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    25f2:	4770      	bx	lr
    25f4:	200008e4 	.word	0x200008e4
    25f8:	40011000 	.word	0x40011000
    25fc:	200008e0 	.word	0x200008e0
    2600:	e000e100 	.word	0xe000e100

00002604 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    2604:	4b0d      	ldr	r3, [pc, #52]	; (263c <z_nrf_rtc_timer_read+0x38>)
    2606:	6818      	ldr	r0, [r3, #0]
    2608:	0a01      	lsrs	r1, r0, #8
    260a:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
    260c:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    2610:	4b0b      	ldr	r3, [pc, #44]	; (2640 <z_nrf_rtc_timer_read+0x3c>)
    2612:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    2616:	1818      	adds	r0, r3, r0
    2618:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    261c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    2620:	d20a      	bcs.n	2638 <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    2622:	4b08      	ldr	r3, [pc, #32]	; (2644 <z_nrf_rtc_timer_read+0x40>)
    2624:	e9d3 2300 	ldrd	r2, r3, [r3]
    2628:	4290      	cmp	r0, r2
    262a:	eb71 0303 	sbcs.w	r3, r1, r3
    262e:	d203      	bcs.n	2638 <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    2630:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    2634:	f141 0100 	adc.w	r1, r1, #0
}
    2638:	4770      	bx	lr
    263a:	bf00      	nop
    263c:	200008e8 	.word	0x200008e8
    2640:	40011000 	.word	0x40011000
    2644:	200001d0 	.word	0x200001d0

00002648 <compare_set>:
{
    2648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    264c:	b085      	sub	sp, #20
    264e:	4616      	mov	r6, r2
    2650:	4698      	mov	r8, r3
    2652:	4605      	mov	r5, r0
	key = compare_int_lock(chan);
    2654:	f7ff ff44 	bl	24e0 <compare_int_lock>
    2658:	9000      	str	r0, [sp, #0]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    265a:	f7ff ffd3 	bl	2604 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    265e:	42b0      	cmp	r0, r6
    2660:	eb71 0308 	sbcs.w	r3, r1, r8
    2664:	d278      	bcs.n	2758 <compare_set+0x110>
		if (target_time - curr_time > COUNTER_SPAN) {
    2666:	4b46      	ldr	r3, [pc, #280]	; (2780 <compare_set+0x138>)
    2668:	1a30      	subs	r0, r6, r0
    266a:	eb68 0101 	sbc.w	r1, r8, r1
    266e:	4298      	cmp	r0, r3
    2670:	f171 0300 	sbcs.w	r3, r1, #0
    2674:	f080 8081 	bcs.w	277a <compare_set+0x132>
		if (target_time != cc_data[chan].target_time) {
    2678:	4b42      	ldr	r3, [pc, #264]	; (2784 <compare_set+0x13c>)
    267a:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    267e:	e9d3 ab02 	ldrd	sl, fp, [r3, #8]
    2682:	45d8      	cmp	r8, fp
    2684:	bf08      	it	eq
    2686:	4556      	cmpeq	r6, sl
    2688:	d051      	beq.n	272e <compare_set+0xe6>
    268a:	ea4f 0985 	mov.w	r9, r5, lsl #2
    268e:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    2692:	f105 0750 	add.w	r7, r5, #80	; 0x50
    2696:	f509 3988 	add.w	r9, r9, #69632	; 0x11000
    269a:	00bf      	lsls	r7, r7, #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    269c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    26a0:	fa01 f305 	lsl.w	r3, r1, r5
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    26a4:	b2bf      	uxth	r7, r7
	return absolute_time & COUNTER_MAX;
    26a6:	f026 427f 	bic.w	r2, r6, #4278190080	; 0xff000000
    26aa:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    26ae:	9301      	str	r3, [sp, #4]
    return p_reg->CC[ch];
    26b0:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    26b4:	4b34      	ldr	r3, [pc, #208]	; (2788 <compare_set+0x140>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    26b6:	f507 3788 	add.w	r7, r7, #69632	; 0x11000
	uint32_t cc_val = abs_val & COUNTER_MAX;
    26ba:	4614      	mov	r4, r2
     return p_reg->COUNTER;
    26bc:	f8d3 1504 	ldr.w	r1, [r3, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    26c0:	1a40      	subs	r0, r0, r1
    26c2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    26c6:	f021 4c7f 	bic.w	ip, r1, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    26ca:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    26cc:	f8c9 c540 	str.w	ip, [r9, #1344]	; 0x540
    26d0:	d107      	bne.n	26e2 <compare_set+0x9a>
    26d2:	e9cd 2102 	strd	r2, r1, [sp, #8]
	z_impl_k_busy_wait(usec_to_wait);
    26d6:	2013      	movs	r0, #19
    26d8:	f003 f9fb 	bl	5ad2 <z_impl_k_busy_wait>
    26dc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
    26e0:	4b29      	ldr	r3, [pc, #164]	; (2788 <compare_set+0x140>)
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    26e2:	f101 0c02 	add.w	ip, r1, #2
	return (a - b) & COUNTER_MAX;
    26e6:	eba4 000c 	sub.w	r0, r4, ip
    26ea:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    26ee:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    26f2:	bf88      	it	hi
    26f4:	4664      	movhi	r4, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    26f6:	2000      	movs	r0, #0
    26f8:	6038      	str	r0, [r7, #0]
    26fa:	6838      	ldr	r0, [r7, #0]
    p_reg->EVTENSET = mask;
    26fc:	9801      	ldr	r0, [sp, #4]
    26fe:	f8c3 0344 	str.w	r0, [r3, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    2702:	f024 407f 	bic.w	r0, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    2706:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    270a:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    270e:	4281      	cmp	r1, r0
    2710:	d006      	beq.n	2720 <compare_set+0xd8>
	return (a - b) & COUNTER_MAX;
    2712:	1a20      	subs	r0, r4, r0
    2714:	3802      	subs	r0, #2
    2716:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    271a:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    271e:	d819      	bhi.n	2754 <compare_set+0x10c>
	return (a - b) & COUNTER_MAX;
    2720:	1aa4      	subs	r4, r4, r2
    2722:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    2726:	eb14 0a06 	adds.w	sl, r4, r6
    272a:	f148 0b00 	adc.w	fp, r8, #0
	cc_data[chan].target_time = target_time;
    272e:	4915      	ldr	r1, [pc, #84]	; (2784 <compare_set+0x13c>)
	cc_data[chan].callback = handler;
    2730:	980e      	ldr	r0, [sp, #56]	; 0x38
	cc_data[chan].target_time = target_time;
    2732:	012b      	lsls	r3, r5, #4
    2734:	eb01 1205 	add.w	r2, r1, r5, lsl #4
    2738:	e9c2 ab02 	strd	sl, fp, [r2, #8]
	cc_data[chan].callback = handler;
    273c:	50c8      	str	r0, [r1, r3]
	cc_data[chan].user_context = user_data;
    273e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    2740:	6053      	str	r3, [r2, #4]
	return ret;
    2742:	2400      	movs	r4, #0
	compare_int_unlock(chan, key);
    2744:	4628      	mov	r0, r5
    2746:	9900      	ldr	r1, [sp, #0]
    2748:	f7ff ff2e 	bl	25a8 <compare_int_unlock>
}
    274c:	4620      	mov	r0, r4
    274e:	b005      	add	sp, #20
    2750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2754:	4620      	mov	r0, r4
    2756:	e7b1      	b.n	26bc <compare_set+0x74>
		atomic_or(&force_isr_mask, BIT(chan));
    2758:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    275a:	4a0c      	ldr	r2, [pc, #48]	; (278c <compare_set+0x144>)
    275c:	f3bf 8f5b 	dmb	ish
    2760:	40ab      	lsls	r3, r5
    2762:	e852 1f00 	ldrex	r1, [r2]
    2766:	4319      	orrs	r1, r3
    2768:	e842 1000 	strex	r0, r1, [r2]
    276c:	2800      	cmp	r0, #0
    276e:	d1f8      	bne.n	2762 <compare_set+0x11a>
    2770:	f3bf 8f5b 	dmb	ish
    2774:	46b2      	mov	sl, r6
    2776:	46c3      	mov	fp, r8
    2778:	e7d9      	b.n	272e <compare_set+0xe6>
			return -EINVAL;
    277a:	f06f 0415 	mvn.w	r4, #21
    277e:	e7e1      	b.n	2744 <compare_set+0xfc>
    2780:	01000001 	.word	0x01000001
    2784:	200001d8 	.word	0x200001d8
    2788:	40011000 	.word	0x40011000
    278c:	200008e0 	.word	0x200008e0

00002790 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    2790:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    2792:	4b19      	ldr	r3, [pc, #100]	; (27f8 <sys_clock_driver_init+0x68>)
    p_reg->PRESCALER = val;
    2794:	4d19      	ldr	r5, [pc, #100]	; (27fc <sys_clock_driver_init+0x6c>)
    2796:	2400      	movs	r4, #0
    2798:	f04f 30ff 	mov.w	r0, #4294967295
    279c:	f04f 31ff 	mov.w	r1, #4294967295
    27a0:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    27a4:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    27a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    27ac:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    27b0:	4b13      	ldr	r3, [pc, #76]	; (2800 <sys_clock_driver_init+0x70>)
    27b2:	2602      	movs	r6, #2
    27b4:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    27b8:	2101      	movs	r1, #1
    27ba:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
    27be:	2011      	movs	r0, #17
    27c0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    27c4:	4622      	mov	r2, r4
    27c6:	f7fe fd91 	bl	12ec <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    27ca:	2011      	movs	r0, #17
    27cc:	f7fe fd70 	bl	12b0 <arch_irq_enable>

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    27d0:	4a0c      	ldr	r2, [pc, #48]	; (2804 <sys_clock_driver_init+0x74>)
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    27d2:	2301      	movs	r3, #1
    27d4:	60ab      	str	r3, [r5, #8]
    27d6:	602b      	str	r3, [r5, #0]
    27d8:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    27da:	4b0b      	ldr	r3, [pc, #44]	; (2808 <sys_clock_driver_init+0x78>)
    27dc:	4a0b      	ldr	r2, [pc, #44]	; (280c <sys_clock_driver_init+0x7c>)
    27de:	9300      	str	r3, [sp, #0]
    27e0:	9401      	str	r4, [sp, #4]
    27e2:	2300      	movs	r3, #0
    27e4:	4620      	mov	r0, r4
    27e6:	f7ff ff2f 	bl	2648 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    27ea:	4630      	mov	r0, r6
    27ec:	f7ff fa1c 	bl	1c28 <z_nrf_clock_control_lf_on>

	return 0;
}
    27f0:	4620      	mov	r0, r4
    27f2:	b002      	add	sp, #8
    27f4:	bd70      	pop	{r4, r5, r6, pc}
    27f6:	bf00      	nop
    27f8:	200001d8 	.word	0x200001d8
    27fc:	40011000 	.word	0x40011000
    2800:	e000e100 	.word	0xe000e100
    2804:	200008e4 	.word	0x200008e4
    2808:	00002531 	.word	0x00002531
    280c:	007fffff 	.word	0x007fffff

00002810 <rtc_nrf_isr>:
{
    2810:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    2814:	4c35      	ldr	r4, [pc, #212]	; (28ec <rtc_nrf_isr+0xdc>)
    2816:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    281a:	079a      	lsls	r2, r3, #30
    281c:	d50b      	bpl.n	2836 <rtc_nrf_isr+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    281e:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    2822:	b143      	cbz	r3, 2836 <rtc_nrf_isr+0x26>
		overflow_cnt++;
    2824:	4a32      	ldr	r2, [pc, #200]	; (28f0 <rtc_nrf_isr+0xe0>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    2826:	2300      	movs	r3, #0
    2828:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    282c:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    2830:	6813      	ldr	r3, [r2, #0]
    2832:	3301      	adds	r3, #1
    2834:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    2836:	f04f 0320 	mov.w	r3, #32
    283a:	f3ef 8211 	mrs	r2, BASEPRI
    283e:	f383 8812 	msr	BASEPRI_MAX, r3
    2842:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
    2846:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    284a:	03db      	lsls	r3, r3, #15
    284c:	d512      	bpl.n	2874 <rtc_nrf_isr+0x64>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    284e:	f3bf 8f5b 	dmb	ish
    2852:	4b28      	ldr	r3, [pc, #160]	; (28f4 <rtc_nrf_isr+0xe4>)
    2854:	e853 1f00 	ldrex	r1, [r3]
    2858:	f021 0001 	bic.w	r0, r1, #1
    285c:	e843 0600 	strex	r6, r0, [r3]
    2860:	2e00      	cmp	r6, #0
    2862:	d1f7      	bne.n	2854 <rtc_nrf_isr+0x44>
    2864:	f3bf 8f5b 	dmb	ish
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    2868:	2900      	cmp	r1, #0
    286a:	d136      	bne.n	28da <rtc_nrf_isr+0xca>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    286c:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
		if (result) {
    2870:	2b00      	cmp	r3, #0
    2872:	d132      	bne.n	28da <rtc_nrf_isr+0xca>
{
    2874:	2300      	movs	r3, #0
	__asm__ volatile(
    2876:	f382 8811 	msr	BASEPRI, r2
    287a:	f3bf 8f6f 	isb	sy
	if (channel_processing_check_and_clear(chan)) {
    287e:	b34b      	cbz	r3, 28d4 <rtc_nrf_isr+0xc4>
		curr_time = z_nrf_rtc_timer_read();
    2880:	f7ff fec0 	bl	2604 <z_nrf_rtc_timer_read>
	__asm__ volatile(
    2884:	f04f 0320 	mov.w	r3, #32
    2888:	f3ef 8c11 	mrs	ip, BASEPRI
    288c:	f383 8812 	msr	BASEPRI_MAX, r3
    2890:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    2894:	4b18      	ldr	r3, [pc, #96]	; (28f8 <rtc_nrf_isr+0xe8>)
    2896:	e9d3 6702 	ldrd	r6, r7, [r3, #8]
		if (curr_time >= expire_time) {
    289a:	42b0      	cmp	r0, r6
    289c:	eb71 0207 	sbcs.w	r2, r1, r7
    28a0:	f04f 0200 	mov.w	r2, #0
    28a4:	d320      	bcc.n	28e8 <rtc_nrf_isr+0xd8>
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    28a6:	f04f 38ff 	mov.w	r8, #4294967295
    28aa:	f04f 39ff 	mov.w	r9, #4294967295
			user_context = cc_data[chan].user_context;
    28ae:	e9d3 1500 	ldrd	r1, r5, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    28b2:	e9c3 8902 	strd	r8, r9, [r3, #8]
			cc_data[chan].callback = NULL;
    28b6:	601a      	str	r2, [r3, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    28b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    28bc:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	__asm__ volatile(
    28c0:	f38c 8811 	msr	BASEPRI, ip
    28c4:	f3bf 8f6f 	isb	sy
		if (handler) {
    28c8:	b121      	cbz	r1, 28d4 <rtc_nrf_isr+0xc4>
			handler(chan, expire_time, user_context);
    28ca:	9500      	str	r5, [sp, #0]
    28cc:	4632      	mov	r2, r6
    28ce:	463b      	mov	r3, r7
    28d0:	2000      	movs	r0, #0
    28d2:	4788      	blx	r1
}
    28d4:	b003      	add	sp, #12
    28d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    28da:	2300      	movs	r3, #0
    28dc:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
    28e0:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    28e4:	2301      	movs	r3, #1
}
    28e6:	e7c6      	b.n	2876 <rtc_nrf_isr+0x66>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    28e8:	4611      	mov	r1, r2
    28ea:	e7e9      	b.n	28c0 <rtc_nrf_isr+0xb0>
    28ec:	40011000 	.word	0x40011000
    28f0:	200008e8 	.word	0x200008e8
    28f4:	200008e0 	.word	0x200008e0
    28f8:	200001d8 	.word	0x200001d8

000028fc <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    28fc:	1c43      	adds	r3, r0, #1
{
    28fe:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    2900:	d021      	beq.n	2946 <sys_clock_set_timeout+0x4a>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    2902:	2801      	cmp	r0, #1
    2904:	dd21      	ble.n	294a <sys_clock_set_timeout+0x4e>
    2906:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    290a:	da20      	bge.n	294e <sys_clock_set_timeout+0x52>
    290c:	1e44      	subs	r4, r0, #1
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    290e:	f7ff fe79 	bl	2604 <z_nrf_rtc_timer_read>
    2912:	4b10      	ldr	r3, [pc, #64]	; (2954 <sys_clock_set_timeout+0x58>)
    2914:	e9d3 1300 	ldrd	r1, r3, [r3]
    2918:	1a40      	subs	r0, r0, r1
		ticks = 0;
    291a:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    291e:	bf28      	it	cs
    2920:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    2922:	3001      	adds	r0, #1
    2924:	1902      	adds	r2, r0, r4
	uint64_t target_time = cyc + last_count;
    2926:	480c      	ldr	r0, [pc, #48]	; (2958 <sys_clock_set_timeout+0x5c>)
    2928:	4282      	cmp	r2, r0
    292a:	bf28      	it	cs
    292c:	4602      	movcs	r2, r0
    292e:	1852      	adds	r2, r2, r1
    2930:	f04f 0000 	mov.w	r0, #0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    2934:	4909      	ldr	r1, [pc, #36]	; (295c <sys_clock_set_timeout+0x60>)
    2936:	9001      	str	r0, [sp, #4]
    2938:	9100      	str	r1, [sp, #0]
    293a:	f143 0300 	adc.w	r3, r3, #0
    293e:	f7ff fe83 	bl	2648 <compare_set>
}
    2942:	b002      	add	sp, #8
    2944:	bd10      	pop	{r4, pc}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    2946:	4804      	ldr	r0, [pc, #16]	; (2958 <sys_clock_set_timeout+0x5c>)
    2948:	e7e0      	b.n	290c <sys_clock_set_timeout+0x10>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    294a:	2400      	movs	r4, #0
    294c:	e7df      	b.n	290e <sys_clock_set_timeout+0x12>
    294e:	4c02      	ldr	r4, [pc, #8]	; (2958 <sys_clock_set_timeout+0x5c>)
    2950:	e7dd      	b.n	290e <sys_clock_set_timeout+0x12>
    2952:	bf00      	nop
    2954:	200001e8 	.word	0x200001e8
    2958:	007fffff 	.word	0x007fffff
    295c:	00002531 	.word	0x00002531

00002960 <sys_clock_elapsed>:
{
    2960:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    2962:	f7ff fe4f 	bl	2604 <z_nrf_rtc_timer_read>
    2966:	4b02      	ldr	r3, [pc, #8]	; (2970 <sys_clock_elapsed+0x10>)
    2968:	681b      	ldr	r3, [r3, #0]
}
    296a:	1ac0      	subs	r0, r0, r3
    296c:	bd08      	pop	{r3, pc}
    296e:	bf00      	nop
    2970:	200001e8 	.word	0x200001e8

00002974 <nrf_gpio_pin_clear>:
    *p_pin = pin_number & 0x1F;
    2974:	f000 011f 	and.w	r1, r0, #31
    return pin_number >> 5;
    2978:	0940      	lsrs	r0, r0, #5
        case 1: return NRF_P1;
    297a:	2801      	cmp	r0, #1
    297c:	4b04      	ldr	r3, [pc, #16]	; (2990 <nrf_gpio_pin_clear+0x1c>)
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    297e:	f04f 0201 	mov.w	r2, #1
        case 1: return NRF_P1;
    2982:	bf18      	it	ne
    2984:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    2988:	408a      	lsls	r2, r1
    p_reg->OUTCLR = clr_mask;
    298a:	f8c3 250c 	str.w	r2, [r3, #1292]	; 0x50c
}
    298e:	4770      	bx	lr
    2990:	50000300 	.word	0x50000300

00002994 <nrf_pin_configure>:
__unused static void nrf_pin_configure(pinctrl_soc_pin_t pin,
				       nrf_gpio_pin_dir_t dir,
				       nrf_gpio_pin_input_t input)
{
	/* force input direction and disconnected buffer for low power */
	if (NRF_GET_LP(pin) == NRF_LP_ENABLE) {
    2994:	f400 5380 	and.w	r3, r0, #4096	; 0x1000
		dir = NRF_GPIO_PIN_DIR_INPUT;
		input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2998:	2b00      	cmp	r3, #0
{
    299a:	b530      	push	{r4, r5, lr}
		input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    299c:	bf07      	ittee	eq
    299e:	4614      	moveq	r4, r2
    29a0:	460d      	moveq	r5, r1
    29a2:	2401      	movne	r4, #1
    29a4:	2500      	movne	r5, #0
	}

	nrf_gpio_cfg(NRF_GET_PIN(pin), dir, input, NRF_GET_PULL(pin),
    29a6:	f3c0 1281 	ubfx	r2, r0, #6, #2
    *p_pin = pin_number & 0x1F;
    29aa:	f000 011f 	and.w	r1, r0, #31
        case 1: return NRF_P1;
    29ae:	f010 0f20 	tst.w	r0, #32
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
    29b2:	f400 6070 	and.w	r0, r0, #3840	; 0xf00
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    29b6:	ea40 0282 	orr.w	r2, r0, r2, lsl #2
        case 1: return NRF_P1;
    29ba:	4b06      	ldr	r3, [pc, #24]	; (29d4 <nrf_pin_configure+0x40>)
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    29bc:	ea42 0205 	orr.w	r2, r2, r5
        case 1: return NRF_P1;
    29c0:	bf08      	it	eq
    29c2:	f04f 43a0 	moveq.w	r3, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    29c6:	f501 71e0 	add.w	r1, r1, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    29ca:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
    reg->PIN_CNF[pin_number] = cnf;
    29ce:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
		     NRF_GET_DRIVE(pin), NRF_GPIO_PIN_NOSENSE);
}
    29d2:	bd30      	pop	{r4, r5, pc}
    29d4:	50000300 	.word	0x50000300

000029d8 <nrf_gpio_pin_set>:
    *p_pin = pin_number & 0x1F;
    29d8:	f000 011f 	and.w	r1, r0, #31
    return pin_number >> 5;
    29dc:	0940      	lsrs	r0, r0, #5
        case 1: return NRF_P1;
    29de:	2801      	cmp	r0, #1
    29e0:	4b04      	ldr	r3, [pc, #16]	; (29f4 <nrf_gpio_pin_set+0x1c>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    29e2:	f04f 0201 	mov.w	r2, #1
        case 1: return NRF_P1;
    29e6:	bf18      	it	ne
    29e8:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    29ec:	408a      	lsls	r2, r1
    p_reg->OUTSET = set_mask;
    29ee:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
}
    29f2:	4770      	bx	lr
    29f4:	50000300 	.word	0x50000300

000029f8 <nrf52_errata_103>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    29f8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    29fc:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    2a00:	2a08      	cmp	r2, #8
    2a02:	d106      	bne.n	2a12 <nrf52_errata_103+0x1a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2a04:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                switch(var2)
    2a08:	2b05      	cmp	r3, #5
    2a0a:	d802      	bhi.n	2a12 <nrf52_errata_103+0x1a>
    2a0c:	4a02      	ldr	r2, [pc, #8]	; (2a18 <nrf52_errata_103+0x20>)
    2a0e:	5cd0      	ldrb	r0, [r2, r3]
    2a10:	4770      	bx	lr
        return false;
    2a12:	2000      	movs	r0, #0
}
    2a14:	4770      	bx	lr
    2a16:	bf00      	nop
    2a18:	000060d1 	.word	0x000060d1

00002a1c <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    2a1c:	4a02      	ldr	r2, [pc, #8]	; (2a28 <nvmc_wait+0xc>)
    2a1e:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    2a22:	2b00      	cmp	r3, #0
    2a24:	d0fb      	beq.n	2a1e <nvmc_wait+0x2>
}
    2a26:	4770      	bx	lr
    2a28:	4001e000 	.word	0x4001e000

00002a2c <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    2a2c:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    2a2e:	f002 fd75 	bl	551c <nrf52_errata_136>
    2a32:	b140      	cbz	r0, 2a46 <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    2a34:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2a38:	2200      	movs	r2, #0
    2a3a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    2a3e:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    2a42:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    2a46:	f002 fd69 	bl	551c <nrf52_errata_136>
    2a4a:	2800      	cmp	r0, #0
    2a4c:	d046      	beq.n	2adc <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    2a4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    2a52:	4b60      	ldr	r3, [pc, #384]	; (2bd4 <SystemInit+0x1a8>)
    2a54:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    2a58:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    2a5c:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    2a60:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    2a64:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    2a68:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    2a6c:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    2a70:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    2a74:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    2a78:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    2a7c:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    2a80:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    2a84:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    2a88:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    2a8c:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    2a90:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    2a94:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    2a98:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    2a9c:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    2aa0:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    2aa4:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    2aa8:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    2aac:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    2ab0:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    2ab4:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    2ab8:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    2abc:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    2ac0:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    2ac4:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    2ac8:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    2acc:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    2ad0:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    2ad4:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    2ad8:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    2adc:	f7ff ff8c 	bl	29f8 <nrf52_errata_103>
    2ae0:	b118      	cbz	r0, 2aea <SystemInit+0xbe>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    2ae2:	4b3d      	ldr	r3, [pc, #244]	; (2bd8 <SystemInit+0x1ac>)
    2ae4:	4a3d      	ldr	r2, [pc, #244]	; (2bdc <SystemInit+0x1b0>)
    2ae6:	f8c3 268c 	str.w	r2, [r3, #1676]	; 0x68c
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    2aea:	f7ff ff85 	bl	29f8 <nrf52_errata_103>
    2aee:	b118      	cbz	r0, 2af8 <SystemInit+0xcc>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    2af0:	4b3b      	ldr	r3, [pc, #236]	; (2be0 <SystemInit+0x1b4>)
    2af2:	22fb      	movs	r2, #251	; 0xfb
    2af4:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    2af8:	f7ff ff7e 	bl	29f8 <nrf52_errata_103>
    2afc:	b170      	cbz	r0, 2b1c <SystemInit+0xf0>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    2afe:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    2b02:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    2b06:	f8d1 2ee4 	ldr.w	r2, [r1, #3812]	; 0xee4
    2b0a:	f8d3 3258 	ldr.w	r3, [r3, #600]	; 0x258
    2b0e:	f022 020f 	bic.w	r2, r2, #15
    2b12:	f003 030f 	and.w	r3, r3, #15
    2b16:	4313      	orrs	r3, r2
    2b18:	f8c1 3ee4 	str.w	r3, [r1, #3812]	; 0xee4
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    2b1c:	f7ff ff6c 	bl	29f8 <nrf52_errata_103>
    2b20:	b120      	cbz	r0, 2b2c <SystemInit+0x100>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    2b22:	4b30      	ldr	r3, [pc, #192]	; (2be4 <SystemInit+0x1b8>)
    2b24:	f44f 7200 	mov.w	r2, #512	; 0x200
    2b28:	f8c3 2640 	str.w	r2, [r3, #1600]	; 0x640
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    2b2c:	f002 fcf6 	bl	551c <nrf52_errata_136>
    2b30:	b148      	cbz	r0, 2b46 <SystemInit+0x11a>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    2b32:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2b36:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    2b3a:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    2b3c:	bf44      	itt	mi
    2b3e:	f06f 0201 	mvnmi.w	r2, #1
    2b42:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2b46:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    2b4a:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    2b4e:	2a08      	cmp	r2, #8
    2b50:	d10e      	bne.n	2b70 <SystemInit+0x144>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2b52:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            {
                switch(var2)
    2b56:	2b05      	cmp	r3, #5
    2b58:	d802      	bhi.n	2b60 <SystemInit+0x134>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    2b5a:	4a23      	ldr	r2, [pc, #140]	; (2be8 <SystemInit+0x1bc>)
    2b5c:	5cd3      	ldrb	r3, [r2, r3]
    2b5e:	b13b      	cbz	r3, 2b70 <SystemInit+0x144>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    2b60:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    2b64:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    2b68:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2b6c:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    2b70:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    2b74:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    2b78:	2a00      	cmp	r2, #0
    2b7a:	db03      	blt.n	2b84 <SystemInit+0x158>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    2b7c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    2b80:	2b00      	cmp	r3, #0
    2b82:	da22      	bge.n	2bca <SystemInit+0x19e>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    2b84:	4919      	ldr	r1, [pc, #100]	; (2bec <SystemInit+0x1c0>)
    2b86:	2301      	movs	r3, #1
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    2b88:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    2b8c:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    2b90:	2412      	movs	r4, #18
    nvmc_wait();
    2b92:	f7ff ff43 	bl	2a1c <nvmc_wait>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    2b96:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    2b9a:	f7ff ff3f 	bl	2a1c <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    2b9e:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    2ba2:	f7ff ff3b 	bl	2a1c <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    2ba6:	2300      	movs	r3, #0
    2ba8:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    2bac:	f7ff ff36 	bl	2a1c <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    2bb0:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    2bb4:	490e      	ldr	r1, [pc, #56]	; (2bf0 <SystemInit+0x1c4>)
    2bb6:	4b0f      	ldr	r3, [pc, #60]	; (2bf4 <SystemInit+0x1c8>)
    2bb8:	68ca      	ldr	r2, [r1, #12]
    2bba:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    2bbe:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    2bc0:	60cb      	str	r3, [r1, #12]
    2bc2:	f3bf 8f4f 	dsb	sy
    __NOP();
    2bc6:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    2bc8:	e7fd      	b.n	2bc6 <SystemInit+0x19a>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    2bca:	4b0b      	ldr	r3, [pc, #44]	; (2bf8 <SystemInit+0x1cc>)
    2bcc:	4a0b      	ldr	r2, [pc, #44]	; (2bfc <SystemInit+0x1d0>)
    2bce:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    2bd0:	bd10      	pop	{r4, pc}
    2bd2:	bf00      	nop
    2bd4:	4000c000 	.word	0x4000c000
    2bd8:	40005000 	.word	0x40005000
    2bdc:	00038148 	.word	0x00038148
    2be0:	4000f000 	.word	0x4000f000
    2be4:	40029000 	.word	0x40029000
    2be8:	000060cb 	.word	0x000060cb
    2bec:	4001e000 	.word	0x4001e000
    2bf0:	e000ed00 	.word	0xe000ed00
    2bf4:	05fa0004 	.word	0x05fa0004
    2bf8:	2000007c 	.word	0x2000007c
    2bfc:	03d09000 	.word	0x03d09000

00002c00 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    2c00:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    2c02:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    2c04:	6802      	ldr	r2, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    2c06:	fab2 f382 	clz	r3, r2
    2c0a:	f1c3 031f 	rsb	r3, r3, #31
        if (idx < 0) {
    2c0e:	1c5e      	adds	r6, r3, #1
        idx = 31 - NRF_CLZ(prev_mask);
    2c10:	b2dc      	uxtb	r4, r3
        if (idx < 0) {
    2c12:	d014      	beq.n	2c3e <nrfx_flag32_alloc+0x3e>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    2c14:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask & ~NRFX_BIT(idx);
    2c18:	fa05 f303 	lsl.w	r3, r5, r3
    2c1c:	ea22 0303 	bic.w	r3, r2, r3
    2c20:	e850 6f00 	ldrex	r6, [r0]
    2c24:	4296      	cmp	r6, r2
    2c26:	d104      	bne.n	2c32 <nrfx_flag32_alloc+0x32>
    2c28:	e840 3c00 	strex	ip, r3, [r0]
    2c2c:	f1bc 0f00 	cmp.w	ip, #0
    2c30:	d1f6      	bne.n	2c20 <nrfx_flag32_alloc+0x20>
    2c32:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2c36:	d1e5      	bne.n	2c04 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
    2c38:	4802      	ldr	r0, [pc, #8]	; (2c44 <nrfx_flag32_alloc+0x44>)
    *p_flag = idx;
    2c3a:	700c      	strb	r4, [r1, #0]
}
    2c3c:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_NO_MEM;
    2c3e:	4802      	ldr	r0, [pc, #8]	; (2c48 <nrfx_flag32_alloc+0x48>)
    2c40:	e7fc      	b.n	2c3c <nrfx_flag32_alloc+0x3c>
    2c42:	bf00      	nop
    2c44:	0bad0000 	.word	0x0bad0000
    2c48:	0bad0002 	.word	0x0bad0002

00002c4c <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    2c4c:	6803      	ldr	r3, [r0, #0]
    2c4e:	40cb      	lsrs	r3, r1
    2c50:	07db      	lsls	r3, r3, #31
{
    2c52:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
    2c54:	d415      	bmi.n	2c82 <nrfx_flag32_free+0x36>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    2c56:	2301      	movs	r3, #1
    2c58:	fa03 f101 	lsl.w	r1, r3, r1
        prev_mask = *p_mask;
    2c5c:	6803      	ldr	r3, [r0, #0]
    2c5e:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    2c62:	ea41 0203 	orr.w	r2, r1, r3
    2c66:	e850 4f00 	ldrex	r4, [r0]
    2c6a:	429c      	cmp	r4, r3
    2c6c:	d104      	bne.n	2c78 <nrfx_flag32_free+0x2c>
    2c6e:	e840 2c00 	strex	ip, r2, [r0]
    2c72:	f1bc 0f00 	cmp.w	ip, #0
    2c76:	d1f6      	bne.n	2c66 <nrfx_flag32_free+0x1a>
    2c78:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2c7c:	d1ee      	bne.n	2c5c <nrfx_flag32_free+0x10>

    return NRFX_SUCCESS;
    2c7e:	4802      	ldr	r0, [pc, #8]	; (2c88 <nrfx_flag32_free+0x3c>)
}
    2c80:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    2c82:	4802      	ldr	r0, [pc, #8]	; (2c8c <nrfx_flag32_free+0x40>)
    2c84:	e7fc      	b.n	2c80 <nrfx_flag32_free+0x34>
    2c86:	bf00      	nop
    2c88:	0bad0000 	.word	0x0bad0000
    2c8c:	0bad0004 	.word	0x0bad0004

00002c90 <clock_stop>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

static void clock_stop(nrf_clock_domain_t domain)
{
    2c90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    switch (domain)
    2c92:	4604      	mov	r4, r0
    2c94:	b118      	cbz	r0, 2c9e <clock_stop+0xe>
    2c96:	2801      	cmp	r0, #1
    2c98:	d029      	beq.n	2cee <clock_stop+0x5e>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    2c9a:	b003      	add	sp, #12
    2c9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    p_reg->INTENCLR = mask;
    2c9e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2ca2:	2202      	movs	r2, #2
    2ca4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2ca8:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
    2cac:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2cb0:	2201      	movs	r2, #1
    2cb2:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    2cb4:	2301      	movs	r3, #1
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    2cb6:	429c      	cmp	r4, r3
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    2cb8:	f88d 3007 	strb.w	r3, [sp, #7]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    2cbc:	bf14      	ite	ne
    2cbe:	2500      	movne	r5, #0
    2cc0:	f10d 0507 	addeq.w	r5, sp, #7
    2cc4:	f242 7710 	movw	r7, #10000	; 0x2710
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2cc8:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
    switch (domain)
    2ccc:	b1d4      	cbz	r4, 2d04 <clock_stop+0x74>
    2cce:	2c01      	cmp	r4, #1
    2cd0:	d1e3      	bne.n	2c9a <clock_stop+0xa>
            if (p_clk_src != NULL)
    2cd2:	b125      	cbz	r5, 2cde <clock_stop+0x4e>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    2cd4:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    2cd8:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    2cdc:	702b      	strb	r3, [r5, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    2cde:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    2ce2:	03db      	lsls	r3, r3, #15
    2ce4:	d418      	bmi.n	2d18 <clock_stop+0x88>
            m_clock_cb.hfclk_started = false;
    2ce6:	4b13      	ldr	r3, [pc, #76]	; (2d34 <clock_stop+0xa4>)
    2ce8:	2200      	movs	r2, #0
    2cea:	715a      	strb	r2, [r3, #5]
    2cec:	e7d5      	b.n	2c9a <clock_stop+0xa>
    p_reg->INTENCLR = mask;
    2cee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2cf2:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    2cf4:	f8c3 0308 	str.w	r0, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2cf8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    2cfc:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2d00:	6058      	str	r0, [r3, #4]
}
    2d02:	e7d7      	b.n	2cb4 <clock_stop+0x24>
            if (p_clk_src != NULL)
    2d04:	b125      	cbz	r5, 2d10 <clock_stop+0x80>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2d06:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    2d0a:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    2d0e:	602b      	str	r3, [r5, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2d10:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    2d14:	03da      	lsls	r2, r3, #15
    2d16:	d5c0      	bpl.n	2c9a <clock_stop+0xa>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    2d18:	b92d      	cbnz	r5, 2d26 <clock_stop+0x96>
    2d1a:	2001      	movs	r0, #1
    2d1c:	f002 fc08 	bl	5530 <nrfx_busy_wait>
    2d20:	3f01      	subs	r7, #1
    2d22:	d1d3      	bne.n	2ccc <clock_stop+0x3c>
    2d24:	e003      	b.n	2d2e <clock_stop+0x9e>
    2d26:	f89d 3007 	ldrb.w	r3, [sp, #7]
    2d2a:	2b01      	cmp	r3, #1
    2d2c:	d0f5      	beq.n	2d1a <clock_stop+0x8a>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    2d2e:	2c01      	cmp	r4, #1
    2d30:	d0d9      	beq.n	2ce6 <clock_stop+0x56>
    2d32:	e7b2      	b.n	2c9a <clock_stop+0xa>
    2d34:	200008ec 	.word	0x200008ec

00002d38 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    2d38:	4b04      	ldr	r3, [pc, #16]	; (2d4c <nrfx_clock_init+0x14>)
    2d3a:	791a      	ldrb	r2, [r3, #4]
    2d3c:	b922      	cbnz	r2, 2d48 <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    2d3e:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    2d40:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    2d42:	809a      	strh	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    2d44:	4802      	ldr	r0, [pc, #8]	; (2d50 <nrfx_clock_init+0x18>)
    2d46:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    2d48:	4802      	ldr	r0, [pc, #8]	; (2d54 <nrfx_clock_init+0x1c>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    2d4a:	4770      	bx	lr
    2d4c:	200008ec 	.word	0x200008ec
    2d50:	0bad0000 	.word	0x0bad0000
    2d54:	0bad000c 	.word	0x0bad000c

00002d58 <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2d58:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    2d5c:	b510      	push	{r4, lr}
    2d5e:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    2d62:	b16a      	cbz	r2, 2d80 <nrfx_power_clock_irq_handler+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2d64:	2200      	movs	r2, #0
    2d66:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    2d6a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    2d6e:	2201      	movs	r2, #1
    2d70:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    2d74:	4b11      	ldr	r3, [pc, #68]	; (2dbc <nrfx_power_clock_irq_handler+0x64>)
    2d76:	7958      	ldrb	r0, [r3, #5]
    2d78:	b910      	cbnz	r0, 2d80 <nrfx_power_clock_irq_handler+0x28>
        {
            m_clock_cb.hfclk_started = true;
    2d7a:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    2d7c:	681b      	ldr	r3, [r3, #0]
    2d7e:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2d80:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2d84:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    2d88:	b172      	cbz	r2, 2da8 <nrfx_power_clock_irq_handler+0x50>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2d8a:	2200      	movs	r2, #0
    2d8c:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    2d90:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2d94:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2d98:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    2d9c:	0792      	lsls	r2, r2, #30
    2d9e:	d104      	bne.n	2daa <nrfx_power_clock_irq_handler+0x52>
    p_reg->LFCLKSRC = (uint32_t)(source);
    2da0:	2201      	movs	r2, #1
    2da2:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2da6:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    2da8:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    2daa:	2202      	movs	r2, #2
    2dac:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    2db0:	4b02      	ldr	r3, [pc, #8]	; (2dbc <nrfx_power_clock_irq_handler+0x64>)
}
    2db2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    2db6:	681b      	ldr	r3, [r3, #0]
    2db8:	2001      	movs	r0, #1
    2dba:	4718      	bx	r3
    2dbc:	200008ec 	.word	0x200008ec

00002dc0 <nrf_gpio_pin_port_decode>:
    uint32_t pin_number = *p_pin;
    2dc0:	6803      	ldr	r3, [r0, #0]
    *p_pin = pin_number & 0x1F;
    2dc2:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    2dc6:	095b      	lsrs	r3, r3, #5
        case 1: return NRF_P1;
    2dc8:	2b01      	cmp	r3, #1
    *p_pin = pin_number & 0x1F;
    2dca:	6002      	str	r2, [r0, #0]
}
    2dcc:	4802      	ldr	r0, [pc, #8]	; (2dd8 <nrf_gpio_pin_port_decode+0x18>)
    2dce:	bf18      	it	ne
    2dd0:	f04f 40a0 	movne.w	r0, #1342177280	; 0x50000000
    2dd4:	4770      	bx	lr
    2dd6:	bf00      	nop
    2dd8:	50000300 	.word	0x50000300

00002ddc <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    2ddc:	4b03      	ldr	r3, [pc, #12]	; (2dec <pin_in_use_by_te+0x10>)
    2dde:	3008      	adds	r0, #8
    2de0:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2de4:	f3c0 1040 	ubfx	r0, r0, #5, #1
    2de8:	4770      	bx	lr
    2dea:	bf00      	nop
    2dec:	20000080 	.word	0x20000080

00002df0 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    2df0:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2df2:	f100 0308 	add.w	r3, r0, #8
    2df6:	4c0c      	ldr	r4, [pc, #48]	; (2e28 <call_handler+0x38>)
    2df8:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    2dfc:	05da      	lsls	r2, r3, #23
{
    2dfe:	4605      	mov	r5, r0
    2e00:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2e02:	d507      	bpl.n	2e14 <call_handler+0x24>
    2e04:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    2e08:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    2e0c:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    2e10:	6852      	ldr	r2, [r2, #4]
    2e12:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    2e14:	68a3      	ldr	r3, [r4, #8]
    2e16:	b12b      	cbz	r3, 2e24 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    2e18:	68e2      	ldr	r2, [r4, #12]
    2e1a:	4631      	mov	r1, r6
    2e1c:	4628      	mov	r0, r5
    }
}
    2e1e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    2e22:	4718      	bx	r3
}
    2e24:	bd70      	pop	{r4, r5, r6, pc}
    2e26:	bf00      	nop
    2e28:	20000080 	.word	0x20000080

00002e2c <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2e2c:	4a12      	ldr	r2, [pc, #72]	; (2e78 <release_handler+0x4c>)
    2e2e:	3008      	adds	r0, #8
{
    2e30:	b410      	push	{r4}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2e32:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
    2e36:	05d9      	lsls	r1, r3, #23
    2e38:	d51b      	bpl.n	2e72 <release_handler+0x46>
    2e3a:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    2e3e:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    2e42:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2e46:	f102 0410 	add.w	r4, r2, #16
    2e4a:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    2e4c:	f834 3b02 	ldrh.w	r3, [r4], #2
    2e50:	f413 7f80 	tst.w	r3, #256	; 0x100
    2e54:	d003      	beq.n	2e5e <release_handler+0x32>
    2e56:	f3c3 2343 	ubfx	r3, r3, #9, #4
    2e5a:	4299      	cmp	r1, r3
    2e5c:	d009      	beq.n	2e72 <release_handler+0x46>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2e5e:	3001      	adds	r0, #1
    2e60:	2830      	cmp	r0, #48	; 0x30
    2e62:	d1f3      	bne.n	2e4c <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    2e64:	2300      	movs	r3, #0
    2e66:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    2e6a:	4804      	ldr	r0, [pc, #16]	; (2e7c <release_handler+0x50>)
}
    2e6c:	bc10      	pop	{r4}
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    2e6e:	f7ff beed 	b.w	2c4c <nrfx_flag32_free>
}
    2e72:	bc10      	pop	{r4}
    2e74:	4770      	bx	lr
    2e76:	bf00      	nop
    2e78:	20000080 	.word	0x20000080
    2e7c:	200000f4 	.word	0x200000f4

00002e80 <pin_handler_trigger_uninit>:
{
    2e80:	b538      	push	{r3, r4, r5, lr}
    2e82:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    2e84:	f7ff ffaa 	bl	2ddc <pin_in_use_by_te>
    2e88:	4c09      	ldr	r4, [pc, #36]	; (2eb0 <pin_handler_trigger_uninit+0x30>)
    2e8a:	f102 0508 	add.w	r5, r2, #8
    2e8e:	b140      	cbz	r0, 2ea2 <pin_handler_trigger_uninit+0x22>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2e90:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    2e94:	4907      	ldr	r1, [pc, #28]	; (2eb4 <pin_handler_trigger_uninit+0x34>)
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    2e96:	0b5b      	lsrs	r3, r3, #13
    2e98:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    2e9c:	2000      	movs	r0, #0
    2e9e:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    release_handler(pin);
    2ea2:	4610      	mov	r0, r2
    2ea4:	f7ff ffc2 	bl	2e2c <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    2ea8:	2300      	movs	r3, #0
    2eaa:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    2eae:	bd38      	pop	{r3, r4, r5, pc}
    2eb0:	20000080 	.word	0x20000080
    2eb4:	40006000 	.word	0x40006000

00002eb8 <nrfx_gpiote_input_configure>:
{
    2eb8:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
    2ebc:	4604      	mov	r4, r0
    2ebe:	4617      	mov	r7, r2
    2ec0:	461d      	mov	r5, r3
    if (p_input_config)
    2ec2:	b321      	cbz	r1, 2f0e <nrfx_gpiote_input_configure+0x56>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2ec4:	4e4e      	ldr	r6, [pc, #312]	; (3000 <nrfx_gpiote_input_configure+0x148>)
    2ec6:	f100 0808 	add.w	r8, r0, #8
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    2eca:	f836 3018 	ldrh.w	r3, [r6, r8, lsl #1]
    2ece:	079b      	lsls	r3, r3, #30
    2ed0:	d506      	bpl.n	2ee0 <nrfx_gpiote_input_configure+0x28>
    2ed2:	f7ff ff83 	bl	2ddc <pin_in_use_by_te>
        if (pin_is_task_output(pin))
    2ed6:	b118      	cbz	r0, 2ee0 <nrfx_gpiote_input_configure+0x28>
                return NRFX_ERROR_INVALID_PARAM;
    2ed8:	484a      	ldr	r0, [pc, #296]	; (3004 <nrfx_gpiote_input_configure+0x14c>)
}
    2eda:	b004      	add	sp, #16
    2edc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    2ee0:	2300      	movs	r3, #0
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    2ee2:	e9cd 3300 	strd	r3, r3, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    2ee6:	f88d 300e 	strb.w	r3, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    2eea:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    2eee:	f10d 020f 	add.w	r2, sp, #15
    2ef2:	460b      	mov	r3, r1
    2ef4:	4620      	mov	r0, r4
    2ef6:	f10d 010e 	add.w	r1, sp, #14
    2efa:	f002 fb67 	bl	55cc <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    2efe:	f836 3018 	ldrh.w	r3, [r6, r8, lsl #1]
    2f02:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    2f06:	f043 0301 	orr.w	r3, r3, #1
    2f0a:	f826 3018 	strh.w	r3, [r6, r8, lsl #1]
    if (p_trigger_config)
    2f0e:	b197      	cbz	r7, 2f36 <nrfx_gpiote_input_configure+0x7e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2f10:	4b3b      	ldr	r3, [pc, #236]	; (3000 <nrfx_gpiote_input_configure+0x148>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    2f12:	783e      	ldrb	r6, [r7, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    2f14:	687a      	ldr	r2, [r7, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2f16:	f104 0008 	add.w	r0, r4, #8
    2f1a:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
        if (pin_is_output(pin))
    2f1e:	078f      	lsls	r7, r1, #30
    2f20:	d50c      	bpl.n	2f3c <nrfx_gpiote_input_configure+0x84>
            if (use_evt)
    2f22:	2a00      	cmp	r2, #0
    2f24:	d1d8      	bne.n	2ed8 <nrfx_gpiote_input_configure+0x20>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    2f26:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    2f2a:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    2f2e:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
    2f32:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    if (p_handler_config)
    2f36:	bbcd      	cbnz	r5, 2fac <nrfx_gpiote_input_configure+0xf4>
    return NRFX_SUCCESS;
    2f38:	4833      	ldr	r0, [pc, #204]	; (3008 <nrfx_gpiote_input_configure+0x150>)
    2f3a:	e7ce      	b.n	2eda <nrfx_gpiote_input_configure+0x22>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    2f3c:	f021 0120 	bic.w	r1, r1, #32
    2f40:	04c9      	lsls	r1, r1, #19
    2f42:	0cc9      	lsrs	r1, r1, #19
    2f44:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
            if (use_evt)
    2f48:	2a00      	cmp	r2, #0
    2f4a:	d0ec      	beq.n	2f26 <nrfx_gpiote_input_configure+0x6e>
                if (!edge)
    2f4c:	2e03      	cmp	r6, #3
    2f4e:	d8c3      	bhi.n	2ed8 <nrfx_gpiote_input_configure+0x20>
                uint8_t ch = *p_trigger_config->p_in_channel;
    2f50:	7817      	ldrb	r7, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    2f52:	b92e      	cbnz	r6, 2f60 <nrfx_gpiote_input_configure+0xa8>
    2f54:	4a2d      	ldr	r2, [pc, #180]	; (300c <nrfx_gpiote_input_configure+0x154>)
    2f56:	f507 71a2 	add.w	r1, r7, #324	; 0x144
    2f5a:	f842 6021 	str.w	r6, [r2, r1, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    2f5e:	e7e2      	b.n	2f26 <nrfx_gpiote_input_configure+0x6e>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    2f60:	00ba      	lsls	r2, r7, #2
    2f62:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    2f66:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    2f6a:	ea41 3147 	orr.w	r1, r1, r7, lsl #13
    2f6e:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    2f72:	f02c 0c03 	bic.w	ip, ip, #3
    2f76:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    2f7a:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    2f7e:	f42c 3c4f 	bic.w	ip, ip, #211968	; 0x33c00
    2f82:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
    2f86:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2f8a:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    2f8e:	ea4f 2c04 	mov.w	ip, r4, lsl #8
    2f92:	f40c 5c7c 	and.w	ip, ip, #16128	; 0x3f00
    2f96:	ea4e 4e06 	orr.w	lr, lr, r6, lsl #16
    2f9a:	ea4c 0c0e 	orr.w	ip, ip, lr
    2f9e:	f041 0120 	orr.w	r1, r1, #32
    2fa2:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
    2fa6:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
    2faa:	e7bc      	b.n	2f26 <nrfx_gpiote_input_configure+0x6e>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    2fac:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    2fb0:	4620      	mov	r0, r4
    2fb2:	f7ff ff3b 	bl	2e2c <release_handler>
    if (!handler)
    2fb6:	2e00      	cmp	r6, #0
    2fb8:	d0be      	beq.n	2f38 <nrfx_gpiote_input_configure+0x80>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    2fba:	4d11      	ldr	r5, [pc, #68]	; (3000 <nrfx_gpiote_input_configure+0x148>)
    2fbc:	682b      	ldr	r3, [r5, #0]
    2fbe:	429e      	cmp	r6, r3
    2fc0:	d104      	bne.n	2fcc <nrfx_gpiote_input_configure+0x114>
    2fc2:	686b      	ldr	r3, [r5, #4]
    2fc4:	429f      	cmp	r7, r3
    2fc6:	d101      	bne.n	2fcc <nrfx_gpiote_input_configure+0x114>
    2fc8:	2200      	movs	r2, #0
    2fca:	e00a      	b.n	2fe2 <nrfx_gpiote_input_configure+0x12a>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    2fcc:	4810      	ldr	r0, [pc, #64]	; (3010 <nrfx_gpiote_input_configure+0x158>)
    2fce:	f10d 010f 	add.w	r1, sp, #15
    2fd2:	f7ff fe15 	bl	2c00 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    2fd6:	4b0c      	ldr	r3, [pc, #48]	; (3008 <nrfx_gpiote_input_configure+0x150>)
    2fd8:	4298      	cmp	r0, r3
    2fda:	f47f af7e 	bne.w	2eda <nrfx_gpiote_input_configure+0x22>
        handler_id = (int32_t)id;
    2fde:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].handler = handler;
    2fe2:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    2fe6:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    2fea:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    2fec:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    2fee:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    2ff2:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    2ff6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2ffa:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    2ffe:	e79b      	b.n	2f38 <nrfx_gpiote_input_configure+0x80>
    3000:	20000080 	.word	0x20000080
    3004:	0bad0004 	.word	0x0bad0004
    3008:	0bad0000 	.word	0x0bad0000
    300c:	40006000 	.word	0x40006000
    3010:	200000f4 	.word	0x200000f4

00003014 <nrfx_gpiote_output_configure>:
{
    3014:	b5f0      	push	{r4, r5, r6, r7, lr}
    3016:	4604      	mov	r4, r0
    3018:	b085      	sub	sp, #20
    301a:	4615      	mov	r5, r2
    if (p_config)
    301c:	b319      	cbz	r1, 3066 <nrfx_gpiote_output_configure+0x52>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    301e:	4e33      	ldr	r6, [pc, #204]	; (30ec <nrfx_gpiote_output_configure+0xd8>)
    3020:	f100 0708 	add.w	r7, r0, #8
    3024:	f836 2017 	ldrh.w	r2, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    3028:	0793      	lsls	r3, r2, #30
    302a:	d403      	bmi.n	3034 <nrfx_gpiote_output_configure+0x20>
    302c:	f7ff fed6 	bl	2ddc <pin_in_use_by_te>
    3030:	2800      	cmp	r0, #0
    3032:	d158      	bne.n	30e6 <nrfx_gpiote_output_configure+0xd2>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    3034:	f012 0f1c 	tst.w	r2, #28
    3038:	d002      	beq.n	3040 <nrfx_gpiote_output_configure+0x2c>
    303a:	784b      	ldrb	r3, [r1, #1]
    303c:	2b01      	cmp	r3, #1
    303e:	d052      	beq.n	30e6 <nrfx_gpiote_output_configure+0xd2>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    3040:	2301      	movs	r3, #1
    3042:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    3046:	2300      	movs	r3, #0
    3048:	e9cd 1300 	strd	r1, r3, [sp]
    304c:	1c4a      	adds	r2, r1, #1
    304e:	1c8b      	adds	r3, r1, #2
    3050:	4620      	mov	r0, r4
    3052:	f10d 010f 	add.w	r1, sp, #15
    3056:	f002 fab9 	bl	55cc <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    305a:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    305e:	f043 0303 	orr.w	r3, r3, #3
    3062:	f826 3017 	strh.w	r3, [r6, r7, lsl #1]
    if (p_task_config)
    3066:	b915      	cbnz	r5, 306e <nrfx_gpiote_output_configure+0x5a>
    return NRFX_SUCCESS;
    3068:	4821      	ldr	r0, [pc, #132]	; (30f0 <nrfx_gpiote_output_configure+0xdc>)
}
    306a:	b005      	add	sp, #20
    306c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    306e:	4e1f      	ldr	r6, [pc, #124]	; (30ec <nrfx_gpiote_output_configure+0xd8>)
    3070:	f104 0708 	add.w	r7, r4, #8
    3074:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    3078:	0783      	lsls	r3, r0, #30
    307a:	d534      	bpl.n	30e6 <nrfx_gpiote_output_configure+0xd2>
        uint32_t ch = p_task_config->task_ch;
    307c:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
    3080:	4661      	mov	r1, ip
    3082:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    3084:	f020 0020 	bic.w	r0, r0, #32
    3088:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    308c:	04c0      	lsls	r0, r0, #19
    308e:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    3092:	0cc0      	lsrs	r0, r0, #19
    3094:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    3098:	2300      	movs	r3, #0
    309a:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    309e:	786a      	ldrb	r2, [r5, #1]
    30a0:	2a00      	cmp	r2, #0
    30a2:	d0e1      	beq.n	3068 <nrfx_gpiote_output_configure+0x54>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    30a4:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    30a8:	78ad      	ldrb	r5, [r5, #2]
    30aa:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    30ae:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    30b2:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    30b6:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    30ba:	0223      	lsls	r3, r4, #8
    30bc:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    30c0:	0412      	lsls	r2, r2, #16
    30c2:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    30c6:	ea43 030e 	orr.w	r3, r3, lr
    30ca:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    30cc:	052a      	lsls	r2, r5, #20
    30ce:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    30d2:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    30d6:	4313      	orrs	r3, r2
    30d8:	f040 0020 	orr.w	r0, r0, #32
    30dc:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    30e0:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    30e4:	e7c0      	b.n	3068 <nrfx_gpiote_output_configure+0x54>
            return NRFX_ERROR_INVALID_PARAM;
    30e6:	4803      	ldr	r0, [pc, #12]	; (30f4 <nrfx_gpiote_output_configure+0xe0>)
    30e8:	e7bf      	b.n	306a <nrfx_gpiote_output_configure+0x56>
    30ea:	bf00      	nop
    30ec:	20000080 	.word	0x20000080
    30f0:	0bad0000 	.word	0x0bad0000
    30f4:	0bad0004 	.word	0x0bad0004

000030f8 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    30f8:	4b01      	ldr	r3, [pc, #4]	; (3100 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    30fa:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    30fe:	4770      	bx	lr
    3100:	20000080 	.word	0x20000080

00003104 <nrfx_gpiote_channel_get>:
{
    3104:	b508      	push	{r3, lr}
    3106:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    3108:	f7ff fe68 	bl	2ddc <pin_in_use_by_te>
    310c:	b138      	cbz	r0, 311e <nrfx_gpiote_channel_get+0x1a>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    310e:	4b05      	ldr	r3, [pc, #20]	; (3124 <nrfx_gpiote_channel_get+0x20>)
        return NRFX_SUCCESS;
    3110:	4805      	ldr	r0, [pc, #20]	; (3128 <nrfx_gpiote_channel_get+0x24>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3112:	3208      	adds	r2, #8
    3114:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3118:	0b5b      	lsrs	r3, r3, #13
    311a:	700b      	strb	r3, [r1, #0]
}
    311c:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_PARAM;
    311e:	4803      	ldr	r0, [pc, #12]	; (312c <nrfx_gpiote_channel_get+0x28>)
    3120:	e7fc      	b.n	311c <nrfx_gpiote_channel_get+0x18>
    3122:	bf00      	nop
    3124:	20000080 	.word	0x20000080
    3128:	0bad0000 	.word	0x0bad0000
    312c:	0bad0004 	.word	0x0bad0004

00003130 <nrfx_gpiote_init>:
{
    3130:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    3132:	4c0f      	ldr	r4, [pc, #60]	; (3170 <nrfx_gpiote_init+0x40>)
    3134:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
    3138:	b9bd      	cbnz	r5, 316a <nrfx_gpiote_init+0x3a>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    313a:	2260      	movs	r2, #96	; 0x60
    313c:	4629      	mov	r1, r5
    313e:	f104 0010 	add.w	r0, r4, #16
    3142:	f001 ff7c 	bl	503e <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    3146:	2006      	movs	r0, #6
    3148:	f7fe f8b2 	bl	12b0 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    314c:	4b09      	ldr	r3, [pc, #36]	; (3174 <nrfx_gpiote_init+0x44>)
    return err_code;
    314e:	480a      	ldr	r0, [pc, #40]	; (3178 <nrfx_gpiote_init+0x48>)
    3150:	f8c3 517c 	str.w	r5, [r3, #380]	; 0x17c
    3154:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    3158:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    315c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    3160:	2301      	movs	r3, #1
    3162:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    3166:	6763      	str	r3, [r4, #116]	; 0x74
}
    3168:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    316a:	4804      	ldr	r0, [pc, #16]	; (317c <nrfx_gpiote_init+0x4c>)
    316c:	e7fc      	b.n	3168 <nrfx_gpiote_init+0x38>
    316e:	bf00      	nop
    3170:	20000080 	.word	0x20000080
    3174:	40006000 	.word	0x40006000
    3178:	0bad0000 	.word	0x0bad0000
    317c:	0bad0005 	.word	0x0bad0005

00003180 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    3180:	4b03      	ldr	r3, [pc, #12]	; (3190 <nrfx_gpiote_is_init+0x10>)
    3182:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    3186:	3800      	subs	r0, #0
    3188:	bf18      	it	ne
    318a:	2001      	movne	r0, #1
    318c:	4770      	bx	lr
    318e:	bf00      	nop
    3190:	20000080 	.word	0x20000080

00003194 <nrfx_gpiote_channel_free>:
{
    3194:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    3196:	4801      	ldr	r0, [pc, #4]	; (319c <nrfx_gpiote_channel_free+0x8>)
    3198:	f7ff bd58 	b.w	2c4c <nrfx_flag32_free>
    319c:	200000f0 	.word	0x200000f0

000031a0 <nrfx_gpiote_channel_alloc>:
{
    31a0:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    31a2:	4801      	ldr	r0, [pc, #4]	; (31a8 <nrfx_gpiote_channel_alloc+0x8>)
    31a4:	f7ff bd2c 	b.w	2c00 <nrfx_flag32_alloc>
    31a8:	200000f0 	.word	0x200000f0

000031ac <nrfx_gpiote_trigger_enable>:
{
    31ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
    31ae:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    31b0:	f7ff fe14 	bl	2ddc <pin_in_use_by_te>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    31b4:	f104 0208 	add.w	r2, r4, #8
    31b8:	4b1e      	ldr	r3, [pc, #120]	; (3234 <nrfx_gpiote_trigger_enable+0x88>)
    31ba:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    31be:	b1e8      	cbz	r0, 31fc <nrfx_gpiote_trigger_enable+0x50>
    31c0:	f013 0502 	ands.w	r5, r3, #2
    31c4:	d11a      	bne.n	31fc <nrfx_gpiote_trigger_enable+0x50>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    31c6:	0b5b      	lsrs	r3, r3, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    31c8:	009a      	lsls	r2, r3, #2
    return ((uint32_t)p_reg + event);
    31ca:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
    31ce:	f500 40c2 	add.w	r0, r0, #24832	; 0x6100
    31d2:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    31d6:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    31da:	6005      	str	r5, [r0, #0]
    31dc:	6800      	ldr	r0, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    31de:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    31e2:	f040 0001 	orr.w	r0, r0, #1
    31e6:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
        if (int_enable)
    31ea:	b129      	cbz	r1, 31f8 <nrfx_gpiote_trigger_enable+0x4c>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    31ec:	2201      	movs	r2, #1
    31ee:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->INTENSET = mask;
    31f2:	4a11      	ldr	r2, [pc, #68]	; (3238 <nrfx_gpiote_trigger_enable+0x8c>)
    31f4:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    31f8:	b003      	add	sp, #12
    31fa:	bd30      	pop	{r4, r5, pc}
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    31fc:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    3200:	2b04      	cmp	r3, #4
    3202:	d012      	beq.n	322a <nrfx_gpiote_trigger_enable+0x7e>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    3204:	2b05      	cmp	r3, #5
    3206:	d012      	beq.n	322e <nrfx_gpiote_trigger_enable+0x82>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3208:	a801      	add	r0, sp, #4
    320a:	9401      	str	r4, [sp, #4]
    320c:	f7ff fdd8 	bl	2dc0 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    3210:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    3212:	f8d0 1510 	ldr.w	r1, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    3216:	40d9      	lsrs	r1, r3
    3218:	f001 0101 	and.w	r1, r1, #1
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    321c:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    321e:	4620      	mov	r0, r4
}
    3220:	b003      	add	sp, #12
    3222:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    3226:	f002 ba18 	b.w	565a <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    322a:	2103      	movs	r1, #3
    322c:	e7f7      	b.n	321e <nrfx_gpiote_trigger_enable+0x72>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    322e:	2102      	movs	r1, #2
    3230:	e7f5      	b.n	321e <nrfx_gpiote_trigger_enable+0x72>
    3232:	bf00      	nop
    3234:	20000080 	.word	0x20000080
    3238:	40006000 	.word	0x40006000

0000323c <nrfx_gpiote_trigger_disable>:
{
    323c:	b508      	push	{r3, lr}
    323e:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3240:	f7ff fdcc 	bl	2ddc <pin_in_use_by_te>
    3244:	b1c0      	cbz	r0, 3278 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3246:	f102 0108 	add.w	r1, r2, #8
    324a:	4b0e      	ldr	r3, [pc, #56]	; (3284 <nrfx_gpiote_trigger_disable+0x48>)
    324c:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3250:	0799      	lsls	r1, r3, #30
    3252:	d411      	bmi.n	3278 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3254:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    3256:	2201      	movs	r2, #1
    3258:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    325a:	009b      	lsls	r3, r3, #2
    325c:	490a      	ldr	r1, [pc, #40]	; (3288 <nrfx_gpiote_trigger_disable+0x4c>)
    325e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3262:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    3266:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    326a:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    326e:	f022 0203 	bic.w	r2, r2, #3
    3272:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    3276:	bd08      	pop	{r3, pc}
    3278:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    327c:	2100      	movs	r1, #0
    327e:	4610      	mov	r0, r2
    3280:	f002 b9eb 	b.w	565a <nrf_gpio_cfg_sense_set>
    3284:	20000080 	.word	0x20000080
    3288:	40006000 	.word	0x40006000

0000328c <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    328c:	4b0e      	ldr	r3, [pc, #56]	; (32c8 <nrfx_gpiote_pin_uninit+0x3c>)
    328e:	f100 0208 	add.w	r2, r0, #8
{
    3292:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    3294:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    3298:	07db      	lsls	r3, r3, #31
{
    329a:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    329c:	d511      	bpl.n	32c2 <nrfx_gpiote_pin_uninit+0x36>
    nrfx_gpiote_trigger_disable(pin);
    329e:	f7ff ffcd 	bl	323c <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    32a2:	4620      	mov	r0, r4
    32a4:	f7ff fdec 	bl	2e80 <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    32a8:	a801      	add	r0, sp, #4
    32aa:	9401      	str	r4, [sp, #4]
    32ac:	f7ff fd88 	bl	2dc0 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    32b0:	9b01      	ldr	r3, [sp, #4]
    32b2:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    32b6:	2202      	movs	r2, #2
    32b8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    nrf_gpio_cfg(
    32bc:	4803      	ldr	r0, [pc, #12]	; (32cc <nrfx_gpiote_pin_uninit+0x40>)
}
    32be:	b002      	add	sp, #8
    32c0:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    32c2:	4803      	ldr	r0, [pc, #12]	; (32d0 <nrfx_gpiote_pin_uninit+0x44>)
    32c4:	e7fb      	b.n	32be <nrfx_gpiote_pin_uninit+0x32>
    32c6:	bf00      	nop
    32c8:	20000080 	.word	0x20000080
    32cc:	0bad0000 	.word	0x0bad0000
    32d0:	0bad0004 	.word	0x0bad0004

000032d4 <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    32d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    32d8:	4b64      	ldr	r3, [pc, #400]	; (346c <nrfx_gpiote_irq_handler+0x198>)
    return p_reg->INTENSET & mask;
    32da:	4865      	ldr	r0, [pc, #404]	; (3470 <nrfx_gpiote_irq_handler+0x19c>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    32dc:	4965      	ldr	r1, [pc, #404]	; (3474 <nrfx_gpiote_irq_handler+0x1a0>)
    uint32_t status = 0;
    32de:	2600      	movs	r6, #0
{
    32e0:	b087      	sub	sp, #28
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    32e2:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    32e4:	4634      	mov	r4, r6
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    32e6:	681d      	ldr	r5, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    32e8:	b135      	cbz	r5, 32f8 <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
    32ea:	f8d0 5304 	ldr.w	r5, [r0, #772]	; 0x304
    32ee:	4215      	tst	r5, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    32f0:	bf1e      	ittt	ne
    32f2:	601c      	strne	r4, [r3, #0]
    32f4:	681d      	ldrne	r5, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    32f6:	4316      	orrne	r6, r2
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    32f8:	3304      	adds	r3, #4
    32fa:	428b      	cmp	r3, r1
        }
        mask <<= 1;
    32fc:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3300:	d1f1      	bne.n	32e6 <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3302:	f8df 816c 	ldr.w	r8, [pc, #364]	; 3470 <nrfx_gpiote_irq_handler+0x19c>
    3306:	f8d8 317c 	ldr.w	r3, [r8, #380]	; 0x17c
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    330a:	2b00      	cmp	r3, #0
    330c:	f000 8091 	beq.w	3432 <nrfx_gpiote_irq_handler+0x15e>
        *p_masks = gpio_regs[i]->LATCH;
    3310:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    3314:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    3318:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    331a:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    331e:	f8d3 2820 	ldr.w	r2, [r3, #2080]	; 0x820
    3322:	9205      	str	r2, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    3324:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    3328:	2700      	movs	r7, #0
            while (latch[i])
    332a:	f10d 0910 	add.w	r9, sp, #16
    332e:	017b      	lsls	r3, r7, #5
    3330:	9300      	str	r3, [sp, #0]
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    3332:	f04f 0a01 	mov.w	sl, #1
    3336:	e049      	b.n	33cc <nrfx_gpiote_irq_handler+0xf8>
                pin += 32 * i;
    3338:	9b00      	ldr	r3, [sp, #0]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    333a:	4a4f      	ldr	r2, [pc, #316]	; (3478 <nrfx_gpiote_irq_handler+0x1a4>)
                uint32_t pin = NRF_CTZ(latch[i]);
    333c:	fa94 f4a4 	rbit	r4, r4
    3340:	fab4 f484 	clz	r4, r4
                pin += 32 * i;
    3344:	441c      	add	r4, r3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    3346:	f104 0308 	add.w	r3, r4, #8
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    334a:	08e0      	lsrs	r0, r4, #3
    334c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    3350:	9403      	str	r4, [sp, #12]
    bit = BITMASK_RELBIT_GET(bit);
    3352:	f004 0207 	and.w	r2, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    3356:	fa0a fc02 	lsl.w	ip, sl, r2
    335a:	f819 2000 	ldrb.w	r2, [r9, r0]
    335e:	ea22 020c 	bic.w	r2, r2, ip
    3362:	f809 2000 	strb.w	r2, [r9, r0]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3366:	a803      	add	r0, sp, #12
    3368:	f3c3 0582 	ubfx	r5, r3, #2, #3
    336c:	0899      	lsrs	r1, r3, #2
    336e:	f7ff fd27 	bl	2dc0 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    3372:	9a03      	ldr	r2, [sp, #12]
    3374:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    if (is_level(trigger))
    3378:	074b      	lsls	r3, r1, #29
    337a:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    337e:	46ab      	mov	fp, r5
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    3380:	f3c2 4201 	ubfx	r2, r2, #16, #2
    if (is_level(trigger))
    3384:	d529      	bpl.n	33da <nrfx_gpiote_irq_handler+0x106>
        call_handler(pin, trigger);
    3386:	4620      	mov	r0, r4
    3388:	4659      	mov	r1, fp
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    338a:	b2d5      	uxtb	r5, r2
    338c:	f7ff fd30 	bl	2df0 <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3390:	a803      	add	r0, sp, #12
    3392:	9403      	str	r4, [sp, #12]
    3394:	f7ff fd14 	bl	2dc0 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    3398:	9b03      	ldr	r3, [sp, #12]
    339a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    339e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
    33a2:	f3c3 4301 	ubfx	r3, r3, #16, #2
    33a6:	429d      	cmp	r5, r3
    33a8:	d107      	bne.n	33ba <nrfx_gpiote_irq_handler+0xe6>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    33aa:	2100      	movs	r1, #0
    33ac:	4620      	mov	r0, r4
    33ae:	f002 f954 	bl	565a <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    33b2:	4629      	mov	r1, r5
    33b4:	4620      	mov	r0, r4
    33b6:	f002 f950 	bl	565a <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    33ba:	a803      	add	r0, sp, #12
    33bc:	9403      	str	r4, [sp, #12]
    33be:	f7ff fcff 	bl	2dc0 <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    33c2:	9b03      	ldr	r3, [sp, #12]
    33c4:	fa0a f303 	lsl.w	r3, sl, r3
    33c8:	f8c0 3520 	str.w	r3, [r0, #1312]	; 0x520
            while (latch[i])
    33cc:	f859 4027 	ldr.w	r4, [r9, r7, lsl #2]
    33d0:	2c00      	cmp	r4, #0
    33d2:	d1b1      	bne.n	3338 <nrfx_gpiote_irq_handler+0x64>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    33d4:	b9cf      	cbnz	r7, 340a <nrfx_gpiote_irq_handler+0x136>
    33d6:	2701      	movs	r7, #1
    33d8:	e7a9      	b.n	332e <nrfx_gpiote_irq_handler+0x5a>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    33da:	2a02      	cmp	r2, #2
        nrf_gpio_cfg_sense_set(pin, next_sense);
    33dc:	bf0c      	ite	eq
    33de:	2103      	moveq	r1, #3
    33e0:	2102      	movne	r1, #2
    33e2:	4620      	mov	r0, r4
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    33e4:	9201      	str	r2, [sp, #4]
        nrf_gpio_cfg_sense_set(pin, next_sense);
    33e6:	f002 f938 	bl	565a <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    33ea:	2d03      	cmp	r5, #3
    33ec:	d004      	beq.n	33f8 <nrfx_gpiote_irq_handler+0x124>
    33ee:	9a01      	ldr	r2, [sp, #4]
    33f0:	2a02      	cmp	r2, #2
    33f2:	d106      	bne.n	3402 <nrfx_gpiote_irq_handler+0x12e>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    33f4:	2d01      	cmp	r5, #1
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    33f6:	d1e0      	bne.n	33ba <nrfx_gpiote_irq_handler+0xe6>
            call_handler(pin, trigger);
    33f8:	4659      	mov	r1, fp
    33fa:	4620      	mov	r0, r4
    33fc:	f7ff fcf8 	bl	2df0 <call_handler>
    3400:	e7db      	b.n	33ba <nrfx_gpiote_irq_handler+0xe6>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    3402:	2a03      	cmp	r2, #3
    3404:	d1d9      	bne.n	33ba <nrfx_gpiote_irq_handler+0xe6>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    3406:	2d02      	cmp	r5, #2
    3408:	e7f5      	b.n	33f6 <nrfx_gpiote_irq_handler+0x122>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    340a:	f8c8 417c 	str.w	r4, [r8, #380]	; 0x17c
    340e:	f8d8 317c 	ldr.w	r3, [r8, #380]	; 0x17c
        *p_masks = gpio_regs[i]->LATCH;
    3412:	491a      	ldr	r1, [pc, #104]	; (347c <nrfx_gpiote_irq_handler+0x1a8>)
    3414:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    3418:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    341c:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    341e:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    3422:	f8d1 3520 	ldr.w	r3, [r1, #1312]	; 0x520
    3426:	9305      	str	r3, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    3428:	f8c1 3520 	str.w	r3, [r1, #1312]	; 0x520
        if (latch[port_idx])
    342c:	4313      	orrs	r3, r2
    342e:	f47f af7b 	bne.w	3328 <nrfx_gpiote_irq_handler+0x54>
        mask &= ~NRFX_BIT(ch);
    3432:	2401      	movs	r4, #1
    while (mask)
    3434:	b916      	cbnz	r6, 343c <nrfx_gpiote_irq_handler+0x168>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    3436:	b007      	add	sp, #28
    3438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        uint32_t ch = NRF_CTZ(mask);
    343c:	fa96 f3a6 	rbit	r3, r6
    3440:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    3444:	fa04 f203 	lsl.w	r2, r4, r3
    3448:	009b      	lsls	r3, r3, #2
    344a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    344e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    3452:	ea26 0602 	bic.w	r6, r6, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    3456:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    345a:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    345e:	f3c0 2005 	ubfx	r0, r0, #8, #6
    3462:	f3c1 4101 	ubfx	r1, r1, #16, #2
    3466:	f7ff fcc3 	bl	2df0 <call_handler>
    346a:	e7e3      	b.n	3434 <nrfx_gpiote_irq_handler+0x160>
    346c:	40006100 	.word	0x40006100
    3470:	40006000 	.word	0x40006000
    3474:	40006120 	.word	0x40006120
    3478:	20000080 	.word	0x20000080
    347c:	50000300 	.word	0x50000300

00003480 <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    3480:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    3482:	4801      	ldr	r0, [pc, #4]	; (3488 <nrfx_ppi_channel_alloc+0x8>)
    3484:	f7ff bbbc 	b.w	2c00 <nrfx_flag32_alloc>
    3488:	200000fc 	.word	0x200000fc

0000348c <twi_tx_start_transfer>:
    return true;
}

static nrfx_err_t twi_tx_start_transfer(NRF_TWI_Type        * p_twi,
                                        twi_control_block_t * p_cb)
{
    348c:	b537      	push	{r0, r1, r2, r4, r5, lr}
    nrfx_err_t ret_code = NRFX_SUCCESS;
    volatile int32_t hw_timeout;

    hw_timeout = HW_TIMEOUT;
    348e:	4b30      	ldr	r3, [pc, #192]	; (3550 <twi_tx_start_transfer+0xc4>)
    3490:	9301      	str	r3, [sp, #4]
}

NRF_STATIC_INLINE void nrf_twi_event_clear(NRF_TWI_Type  * p_reg,
                                           nrf_twi_event_t event)
{
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3492:	2300      	movs	r3, #0
    3494:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
    3498:	f8d0 2104 	ldr.w	r2, [r0, #260]	; 0x104
    349c:	f8c0 3124 	str.w	r3, [r0, #292]	; 0x124
    34a0:	f8d0 2124 	ldr.w	r2, [r0, #292]	; 0x124
    34a4:	f8c0 311c 	str.w	r3, [r0, #284]	; 0x11c
    34a8:	f8d0 211c 	ldr.w	r2, [r0, #284]	; 0x11c
    34ac:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
    34b0:	f8d0 2108 	ldr.w	r2, [r0, #264]	; 0x108
}

NRF_STATIC_INLINE void nrf_twi_shorts_set(NRF_TWI_Type * p_reg,
                                          uint32_t       mask)
{
    p_reg->SHORTS = mask;
    34b4:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_ERROR);
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_TXDSENT);
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_RXDREADY);
    nrf_twi_shorts_set(p_twi, 0);

    p_cb->bytes_transferred = 0;
    34b8:	634b      	str	r3, [r1, #52]	; 0x34
    p_cb->error             = false;
    34ba:	f881 302f 	strb.w	r3, [r1, #47]	; 0x2f
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    34be:	2301      	movs	r3, #1
    34c0:	6203      	str	r3, [r0, #32]

    // In case TWI is suspended resume its operation.
    nrf_twi_task_trigger(p_twi, NRF_TWI_TASK_RESUME);

    if (p_cb->prev_suspend != TWI_SUSPEND_TX)
    34c2:	f891 202d 	ldrb.w	r2, [r1, #45]	; 0x2d
{
    34c6:	460d      	mov	r5, r1
    if (p_cb->prev_suspend != TWI_SUSPEND_TX)
    34c8:	429a      	cmp	r2, r3
    34ca:	bf18      	it	ne
    34cc:	6083      	strne	r3, [r0, #8]
{
    34ce:	4604      	mov	r4, r0
    {
        nrf_twi_task_trigger(p_twi, NRF_TWI_TASK_STARTTX);
    }

    (void)twi_send_byte(p_twi, p_cb);
    34d0:	f002 f8d2 	bl	5678 <twi_send_byte>

    if (p_cb->handler)
    34d4:	682b      	ldr	r3, [r5, #0]
    34d6:	b183      	cbz	r3, 34fa <twi_tx_start_transfer+0x6e>
    {
        p_cb->int_mask = NRF_TWI_INT_STOPPED_MASK   |
    34d8:	f240 2386 	movw	r3, #646	; 0x286
    34dc:	60ab      	str	r3, [r5, #8]
                         NRF_TWI_INT_ERROR_MASK     |
                         NRF_TWI_INT_TXDSENT_MASK   |
                         NRF_TWI_INT_RXDREADY_MASK;

        nrf_twi_int_enable(p_twi, p_cb->int_mask);
    34de:	68ab      	ldr	r3, [r5, #8]
    nrfx_err_t ret_code = NRFX_SUCCESS;
    34e0:	481c      	ldr	r0, [pc, #112]	; (3554 <twi_tx_start_transfer+0xc8>)
    p_reg->INTENSET = mask;
    34e2:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
            ret_code = NRFX_ERROR_INTERNAL;
        }

    }
    return ret_code;
}
    34e6:	b003      	add	sp, #12
    34e8:	bd30      	pop	{r4, r5, pc}
               twi_transfer(p_twi, p_cb))
    34ea:	4629      	mov	r1, r5
    34ec:	4620      	mov	r0, r4
    34ee:	f002 f8e0 	bl	56b2 <twi_transfer>
        while ((hw_timeout > 0) &&
    34f2:	b128      	cbz	r0, 3500 <twi_tx_start_transfer+0x74>
            hw_timeout--;
    34f4:	9b01      	ldr	r3, [sp, #4]
    34f6:	3b01      	subs	r3, #1
    34f8:	9301      	str	r3, [sp, #4]
        while ((hw_timeout > 0) &&
    34fa:	9b01      	ldr	r3, [sp, #4]
    34fc:	2b00      	cmp	r3, #0
    34fe:	dcf4      	bgt.n	34ea <twi_tx_start_transfer+0x5e>
        if (p_cb->error)
    3500:	f895 302f 	ldrb.w	r3, [r5, #47]	; 0x2f
    3504:	b95b      	cbnz	r3, 351e <twi_tx_start_transfer+0x92>
    nrfx_err_t ret_code = NRFX_SUCCESS;
    3506:	4813      	ldr	r0, [pc, #76]	; (3554 <twi_tx_start_transfer+0xc8>)
        if (hw_timeout <= 0)
    3508:	9b01      	ldr	r3, [sp, #4]
    350a:	2b00      	cmp	r3, #0
    350c:	dceb      	bgt.n	34e6 <twi_tx_start_transfer+0x5a>
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Disabled << TWI_ENABLE_ENABLE_Pos);
    350e:	2300      	movs	r3, #0
    3510:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Enabled << TWI_ENABLE_ENABLE_Pos);
    3514:	2305      	movs	r3, #5
            ret_code = NRFX_ERROR_INTERNAL;
    3516:	4810      	ldr	r0, [pc, #64]	; (3558 <twi_tx_start_transfer+0xcc>)
    3518:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    return ret_code;
    351c:	e7e3      	b.n	34e6 <twi_tx_start_transfer+0x5a>
    uint32_t error_source = p_reg->ERRORSRC;
    351e:	f8d4 34c4 	ldr.w	r3, [r4, #1220]	; 0x4c4
    p_reg->ERRORSRC = error_source;
    3522:	f8c4 34c4 	str.w	r3, [r4, #1220]	; 0x4c4
            if (errorsrc)
    3526:	b18b      	cbz	r3, 354c <twi_tx_start_transfer+0xc0>
        ret = NRFX_ERROR_DRV_TWI_ERR_OVERRUN;
    3528:	4a0c      	ldr	r2, [pc, #48]	; (355c <twi_tx_start_transfer+0xd0>)
    352a:	480b      	ldr	r0, [pc, #44]	; (3558 <twi_tx_start_transfer+0xcc>)
    352c:	f013 0f01 	tst.w	r3, #1
    3530:	bf18      	it	ne
    3532:	4610      	movne	r0, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_ANACK;
    3534:	f013 0f02 	tst.w	r3, #2
    3538:	f102 0201 	add.w	r2, r2, #1
    353c:	bf18      	it	ne
    353e:	4610      	movne	r0, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_DNACK;
    3540:	f013 0f04 	tst.w	r3, #4
    3544:	4b06      	ldr	r3, [pc, #24]	; (3560 <twi_tx_start_transfer+0xd4>)
    3546:	bf18      	it	ne
    3548:	4618      	movne	r0, r3
    354a:	e7dd      	b.n	3508 <twi_tx_start_transfer+0x7c>
                ret_code = NRFX_ERROR_INTERNAL;
    354c:	4802      	ldr	r0, [pc, #8]	; (3558 <twi_tx_start_transfer+0xcc>)
    354e:	e7db      	b.n	3508 <twi_tx_start_transfer+0x7c>
    3550:	000186a0 	.word	0x000186a0
    3554:	0bad0000 	.word	0x0bad0000
    3558:	0bad0001 	.word	0x0bad0001
    355c:	0bae0000 	.word	0x0bae0000
    3560:	0bae0002 	.word	0x0bae0002

00003564 <twi_rx_start_transfer>:

static nrfx_err_t twi_rx_start_transfer(NRF_TWI_Type        * p_twi,
                                        twi_control_block_t * p_cb)
{
    3564:	b537      	push	{r0, r1, r2, r4, r5, lr}
    nrfx_err_t ret_code = NRFX_SUCCESS;
    volatile int32_t hw_timeout;

    hw_timeout = HW_TIMEOUT;
    3566:	4b34      	ldr	r3, [pc, #208]	; (3638 <twi_rx_start_transfer+0xd4>)
    3568:	9301      	str	r3, [sp, #4]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    356a:	2300      	movs	r3, #0
    356c:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
    3570:	f8d0 2104 	ldr.w	r2, [r0, #260]	; 0x104
    3574:	f8c0 3124 	str.w	r3, [r0, #292]	; 0x124
    3578:	f8d0 2124 	ldr.w	r2, [r0, #292]	; 0x124
    357c:	f8c0 311c 	str.w	r3, [r0, #284]	; 0x11c
    3580:	f8d0 211c 	ldr.w	r2, [r0, #284]	; 0x11c
    3584:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
    3588:	f8d0 2108 	ldr.w	r2, [r0, #264]	; 0x108
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_STOPPED);
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_ERROR);
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_TXDSENT);
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_RXDREADY);

    p_cb->bytes_transferred = 0;
    358c:	634b      	str	r3, [r1, #52]	; 0x34
    p_cb->error             = false;
    358e:	f881 302f 	strb.w	r3, [r1, #47]	; 0x2f

    if ((p_cb->curr_length == 1) && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    3592:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    3594:	2b01      	cmp	r3, #1
{
    3596:	4604      	mov	r4, r0
    3598:	460d      	mov	r5, r1
    if ((p_cb->curr_length == 1) && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    359a:	d117      	bne.n	35cc <twi_rx_start_transfer+0x68>
    359c:	6a0b      	ldr	r3, [r1, #32]
    359e:	065b      	lsls	r3, r3, #25
    35a0:	d414      	bmi.n	35cc <twi_rx_start_transfer+0x68>
    p_reg->SHORTS = mask;
    35a2:	2302      	movs	r3, #2
    35a4:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    35a8:	2301      	movs	r3, #1
    35aa:	6223      	str	r3, [r4, #32]
        nrf_twi_shorts_set(p_twi, NRF_TWI_SHORT_BB_SUSPEND_MASK);
    }
    // In case TWI is suspended resume its operation.
    nrf_twi_task_trigger(p_twi, NRF_TWI_TASK_RESUME);

    if (p_cb->prev_suspend != TWI_SUSPEND_RX)
    35ac:	f895 202d 	ldrb.w	r2, [r5, #45]	; 0x2d
    35b0:	2a02      	cmp	r2, #2
    35b2:	bf18      	it	ne
    35b4:	6023      	strne	r3, [r4, #0]
    {
        nrf_twi_task_trigger(p_twi, NRF_TWI_TASK_STARTRX);
    }

    if (p_cb->handler)
    35b6:	682b      	ldr	r3, [r5, #0]
    35b8:	b193      	cbz	r3, 35e0 <twi_rx_start_transfer+0x7c>
    {
        p_cb->int_mask = NRF_TWI_INT_STOPPED_MASK   |
    35ba:	f240 2386 	movw	r3, #646	; 0x286
    35be:	60ab      	str	r3, [r5, #8]
                        NRF_TWI_INT_ERROR_MASK     |
                        NRF_TWI_INT_TXDSENT_MASK   |
                        NRF_TWI_INT_RXDREADY_MASK;
        nrf_twi_int_enable(p_twi, p_cb->int_mask);
    35c0:	68ab      	ldr	r3, [r5, #8]
    nrfx_err_t ret_code = NRFX_SUCCESS;
    35c2:	481e      	ldr	r0, [pc, #120]	; (363c <twi_rx_start_transfer+0xd8>)
    p_reg->INTENSET = mask;
    35c4:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
            nrf_twi_enable(p_twi);
            ret_code = NRFX_ERROR_INTERNAL;
        }
    }
    return ret_code;
}
    35c8:	b003      	add	sp, #12
    35ca:	bd30      	pop	{r4, r5, pc}
    p_reg->SHORTS = mask;
    35cc:	2301      	movs	r3, #1
    35ce:	e7e9      	b.n	35a4 <twi_rx_start_transfer+0x40>
               twi_transfer(p_twi, p_cb))
    35d0:	4629      	mov	r1, r5
    35d2:	4620      	mov	r0, r4
    35d4:	f002 f86d 	bl	56b2 <twi_transfer>
        while ((hw_timeout > 0) &&
    35d8:	b128      	cbz	r0, 35e6 <twi_rx_start_transfer+0x82>
               hw_timeout--;
    35da:	9b01      	ldr	r3, [sp, #4]
    35dc:	3b01      	subs	r3, #1
    35de:	9301      	str	r3, [sp, #4]
        while ((hw_timeout > 0) &&
    35e0:	9b01      	ldr	r3, [sp, #4]
    35e2:	2b00      	cmp	r3, #0
    35e4:	dcf4      	bgt.n	35d0 <twi_rx_start_transfer+0x6c>
        if (p_cb->error)
    35e6:	f895 302f 	ldrb.w	r3, [r5, #47]	; 0x2f
    35ea:	b95b      	cbnz	r3, 3604 <twi_rx_start_transfer+0xa0>
    nrfx_err_t ret_code = NRFX_SUCCESS;
    35ec:	4813      	ldr	r0, [pc, #76]	; (363c <twi_rx_start_transfer+0xd8>)
        if (hw_timeout <= 0)
    35ee:	9b01      	ldr	r3, [sp, #4]
    35f0:	2b00      	cmp	r3, #0
    35f2:	dce9      	bgt.n	35c8 <twi_rx_start_transfer+0x64>
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Disabled << TWI_ENABLE_ENABLE_Pos);
    35f4:	2300      	movs	r3, #0
    35f6:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Enabled << TWI_ENABLE_ENABLE_Pos);
    35fa:	2305      	movs	r3, #5
            ret_code = NRFX_ERROR_INTERNAL;
    35fc:	4810      	ldr	r0, [pc, #64]	; (3640 <twi_rx_start_transfer+0xdc>)
    35fe:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    return ret_code;
    3602:	e7e1      	b.n	35c8 <twi_rx_start_transfer+0x64>
    uint32_t error_source = p_reg->ERRORSRC;
    3604:	f8d4 34c4 	ldr.w	r3, [r4, #1220]	; 0x4c4
    p_reg->ERRORSRC = error_source;
    3608:	f8c4 34c4 	str.w	r3, [r4, #1220]	; 0x4c4
            if (errorsrc)
    360c:	b18b      	cbz	r3, 3632 <twi_rx_start_transfer+0xce>
        ret = NRFX_ERROR_DRV_TWI_ERR_OVERRUN;
    360e:	4a0d      	ldr	r2, [pc, #52]	; (3644 <twi_rx_start_transfer+0xe0>)
    3610:	480b      	ldr	r0, [pc, #44]	; (3640 <twi_rx_start_transfer+0xdc>)
    3612:	f013 0f01 	tst.w	r3, #1
    3616:	bf18      	it	ne
    3618:	4610      	movne	r0, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_ANACK;
    361a:	f013 0f02 	tst.w	r3, #2
    361e:	f102 0201 	add.w	r2, r2, #1
    3622:	bf18      	it	ne
    3624:	4610      	movne	r0, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_DNACK;
    3626:	f013 0f04 	tst.w	r3, #4
    362a:	4b07      	ldr	r3, [pc, #28]	; (3648 <twi_rx_start_transfer+0xe4>)
    362c:	bf18      	it	ne
    362e:	4618      	movne	r0, r3
    3630:	e7dd      	b.n	35ee <twi_rx_start_transfer+0x8a>
                ret_code = NRFX_ERROR_INTERNAL;
    3632:	4803      	ldr	r0, [pc, #12]	; (3640 <twi_rx_start_transfer+0xdc>)
    3634:	e7db      	b.n	35ee <twi_rx_start_transfer+0x8a>
    3636:	bf00      	nop
    3638:	000186a0 	.word	0x000186a0
    363c:	0bad0000 	.word	0x0bad0000
    3640:	0bad0001 	.word	0x0bad0001
    3644:	0bae0000 	.word	0x0bae0000
    3648:	0bae0002 	.word	0x0bae0002

0000364c <nrfx_twi_init>:
{
    364c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    twi_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    364e:	7907      	ldrb	r7, [r0, #4]
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    3650:	4d29      	ldr	r5, [pc, #164]	; (36f8 <nrfx_twi_init+0xac>)
    3652:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
    3656:	fb0c fc07 	mul.w	ip, ip, r7
    365a:	eb05 040c 	add.w	r4, r5, ip
    365e:	f894 602e 	ldrb.w	r6, [r4, #46]	; 0x2e
    3662:	2e00      	cmp	r6, #0
    3664:	d146      	bne.n	36f4 <nrfx_twi_init+0xa8>
    NRF_TWI_Type * p_twi = p_instance->p_twi;
    3666:	6800      	ldr	r0, [r0, #0]
    p_cb->p_context       = p_context;
    3668:	6063      	str	r3, [r4, #4]
    p_cb->hold_bus_uninit = p_config->hold_bus_uninit;
    366a:	7b4b      	ldrb	r3, [r1, #13]
    366c:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    p_cb->skip_gpio_cfg   = p_config->skip_gpio_cfg;
    3670:	7b8b      	ldrb	r3, [r1, #14]
    p_cb->int_mask        = 0;
    3672:	60a6      	str	r6, [r4, #8]
    p_cb->handler         = event_handler;
    3674:	f845 200c 	str.w	r2, [r5, ip]
    p_cb->prev_suspend    = TWI_NO_SUSPEND;
    3678:	f884 602d 	strb.w	r6, [r4, #45]	; 0x2d
    p_cb->repeated        = false;
    367c:	f884 6031 	strb.w	r6, [r4, #49]	; 0x31
    p_cb->busy            = false;
    3680:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
    p_cb->skip_gpio_cfg   = p_config->skip_gpio_cfg;
    3684:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    if (!p_config->skip_gpio_cfg)
    3688:	b9e3      	cbnz	r3, 36c4 <nrfx_twi_init+0x78>
        TWI_PIN_INIT(p_config->scl);
    368a:	680c      	ldr	r4, [r1, #0]
        case 1: return NRF_P1;
    368c:	4b1b      	ldr	r3, [pc, #108]	; (36fc <nrfx_twi_init+0xb0>)
    *p_pin = pin_number & 0x1F;
    368e:	f004 061f 	and.w	r6, r4, #31
    return pin_number >> 5;
    3692:	0964      	lsrs	r4, r4, #5
        case 1: return NRF_P1;
    3694:	2c01      	cmp	r4, #1
    3696:	bf18      	it	ne
    3698:	f04f 4ea0 	movne.w	lr, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    369c:	f506 74e0 	add.w	r4, r6, #448	; 0x1c0
        case 1: return NRF_P1;
    36a0:	bf08      	it	eq
    36a2:	469e      	moveq	lr, r3
    reg->PIN_CNF[pin_number] = cnf;
    36a4:	f240 6c0c 	movw	ip, #1548	; 0x60c
    36a8:	f84e c024 	str.w	ip, [lr, r4, lsl #2]
        TWI_PIN_INIT(p_config->sda);
    36ac:	684c      	ldr	r4, [r1, #4]
    *p_pin = pin_number & 0x1F;
    36ae:	f004 061f 	and.w	r6, r4, #31
    return pin_number >> 5;
    36b2:	0964      	lsrs	r4, r4, #5
        case 1: return NRF_P1;
    36b4:	2c01      	cmp	r4, #1
    36b6:	bf18      	it	ne
    36b8:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    36bc:	f506 74e0 	add.w	r4, r6, #448	; 0x1c0
    36c0:	f843 c024 	str.w	ip, [r3, r4, lsl #2]
    if (!p_config->skip_psel_cfg)
    36c4:	7bcb      	ldrb	r3, [r1, #15]
    36c6:	b92b      	cbnz	r3, 36d4 <nrfx_twi_init+0x88>
        nrf_twi_pins_set(p_twi, p_config->scl, p_config->sda);
    36c8:	e9d1 4300 	ldrd	r4, r3, [r1]
    p_reg->PSEL.SCL = scl_pin;
    36cc:	f8c0 4508 	str.w	r4, [r0, #1288]	; 0x508
    p_reg->PSEL.SDA = sda_pin;
    36d0:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
        (nrf_twi_frequency_t)p_config->frequency);
    36d4:	688b      	ldr	r3, [r1, #8]
    p_reg->FREQUENCY = frequency;
    36d6:	f8c0 3524 	str.w	r3, [r0, #1316]	; 0x524
    if (p_cb->handler)
    36da:	b11a      	cbz	r2, 36e4 <nrfx_twi_init+0x98>
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_twi));
    36dc:	f340 3007 	sbfx	r0, r0, #12, #8
    36e0:	f7fd fde6 	bl	12b0 <arch_irq_enable>
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    36e4:	233c      	movs	r3, #60	; 0x3c
    36e6:	fb03 5507 	mla	r5, r3, r7, r5
    return err_code;
    36ea:	4805      	ldr	r0, [pc, #20]	; (3700 <nrfx_twi_init+0xb4>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    36ec:	2301      	movs	r3, #1
    36ee:	f885 302e 	strb.w	r3, [r5, #46]	; 0x2e
}
    36f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return err_code;
    36f4:	4803      	ldr	r0, [pc, #12]	; (3704 <nrfx_twi_init+0xb8>)
    36f6:	e7fc      	b.n	36f2 <nrfx_twi_init+0xa6>
    36f8:	200008f4 	.word	0x200008f4
    36fc:	50000300 	.word	0x50000300
    3700:	0bad0000 	.word	0x0bad0000
    3704:	0bad0005 	.word	0x0bad0005

00003708 <nrfx_twi_enable>:
    NRF_TWI_Type * p_twi = p_instance->p_twi;
    3708:	6803      	ldr	r3, [r0, #0]
    twi_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    370a:	7902      	ldrb	r2, [r0, #4]
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Enabled << TWI_ENABLE_ENABLE_Pos);
    370c:	2105      	movs	r1, #5
    370e:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_cb->state = NRFX_DRV_STATE_POWERED_ON;
    3712:	4b04      	ldr	r3, [pc, #16]	; (3724 <nrfx_twi_enable+0x1c>)
    3714:	213c      	movs	r1, #60	; 0x3c
    3716:	fb01 3302 	mla	r3, r1, r2, r3
    371a:	2202      	movs	r2, #2
    371c:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
}
    3720:	4770      	bx	lr
    3722:	bf00      	nop
    3724:	200008f4 	.word	0x200008f4

00003728 <nrfx_twi_disable>:
    NRF_TWI_Type * p_twi = p_instance->p_twi;
    3728:	6802      	ldr	r2, [r0, #0]
    p_reg->INTENCLR = mask;
    372a:	4b0c      	ldr	r3, [pc, #48]	; (375c <nrfx_twi_disable+0x34>)
{
    372c:	b510      	push	{r4, lr}
    twi_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    372e:	7904      	ldrb	r4, [r0, #4]
    3730:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
    p_reg->SHORTS &= ~(mask);
    3734:	f8d2 1200 	ldr.w	r1, [r2, #512]	; 0x200
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    3738:	4b09      	ldr	r3, [pc, #36]	; (3760 <nrfx_twi_disable+0x38>)
    373a:	f021 0103 	bic.w	r1, r1, #3
    373e:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Disabled << TWI_ENABLE_ENABLE_Pos);
    3742:	2100      	movs	r1, #0
    3744:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    3748:	223c      	movs	r2, #60	; 0x3c
    374a:	fb02 3304 	mla	r3, r2, r4, r3
    374e:	2201      	movs	r2, #1
    3750:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    p_cb->busy = false;
    3754:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
}
    3758:	bd10      	pop	{r4, pc}
    375a:	bf00      	nop
    375c:	00044286 	.word	0x00044286
    3760:	200008f4 	.word	0x200008f4

00003764 <nrfx_twi_xfer>:
}

nrfx_err_t nrfx_twi_xfer(nrfx_twi_t const *           p_instance,
                         nrfx_twi_xfer_desc_t const * p_xfer_desc,
                         uint32_t                     flags)
{
    3764:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    if ((p_cb->prev_suspend == TWI_SUSPEND_TX) && (p_xfer_desc->type == NRFX_TWI_XFER_RX))
    3768:	4f31      	ldr	r7, [pc, #196]	; (3830 <nrfx_twi_xfer+0xcc>)

    nrfx_err_t err_code = NRFX_SUCCESS;
    twi_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    376a:	7904      	ldrb	r4, [r0, #4]
                           p_xfer_desc->primary_length * sizeof(p_xfer_desc->p_primary_buf[0]));
    NRFX_LOG_DEBUG("Secondary buffer data:");
    NRFX_LOG_HEXDUMP_DEBUG(p_xfer_desc->p_secondary_buf,
                           p_xfer_desc->secondary_length * sizeof(p_xfer_desc->p_secondary_buf[0]));

    err_code = twi_xfer((NRF_TWI_Type  *)p_instance->p_twi, p_cb, p_xfer_desc, flags);
    376c:	f8d0 9000 	ldr.w	r9, [r0]
    if ((p_cb->prev_suspend == TWI_SUSPEND_TX) && (p_xfer_desc->type == NRFX_TWI_XFER_RX))
    3770:	233c      	movs	r3, #60	; 0x3c
    3772:	fb03 7304 	mla	r3, r3, r4, r7
{
    3776:	460d      	mov	r5, r1
    if ((p_cb->prev_suspend == TWI_SUSPEND_TX) && (p_xfer_desc->type == NRFX_TWI_XFER_RX))
    3778:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
    377c:	2b01      	cmp	r3, #1
{
    377e:	4694      	mov	ip, r2
    if ((p_cb->prev_suspend == TWI_SUSPEND_TX) && (p_xfer_desc->type == NRFX_TWI_XFER_RX))
    3780:	d104      	bne.n	378c <nrfx_twi_xfer+0x28>
    3782:	780b      	ldrb	r3, [r1, #0]
    3784:	2b01      	cmp	r3, #1
    3786:	d106      	bne.n	3796 <nrfx_twi_xfer+0x32>
        return NRFX_ERROR_INVALID_STATE;
    3788:	482a      	ldr	r0, [pc, #168]	; (3834 <nrfx_twi_xfer+0xd0>)
    NRFX_LOG_WARNING("Function: %s, error code: %s.",
                     __func__,
                     NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    378a:	e011      	b.n	37b0 <nrfx_twi_xfer+0x4c>
    else if ((p_cb->prev_suspend == TWI_SUSPEND_RX) && (p_xfer_desc->type != NRFX_TWI_XFER_RX))
    378c:	2b02      	cmp	r3, #2
    378e:	d102      	bne.n	3796 <nrfx_twi_xfer+0x32>
    3790:	780b      	ldrb	r3, [r1, #0]
    3792:	2b01      	cmp	r3, #1
    3794:	d1f8      	bne.n	3788 <nrfx_twi_xfer+0x24>
    if (p_cb->busy)
    3796:	263c      	movs	r6, #60	; 0x3c
    p_reg->INTENCLR = mask;
    3798:	4b27      	ldr	r3, [pc, #156]	; (3838 <nrfx_twi_xfer+0xd4>)
    379a:	f8c9 3308 	str.w	r3, [r9, #776]	; 0x308
    379e:	fb06 7604 	mla	r6, r6, r4, r7
    37a2:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
    37a6:	b12b      	cbz	r3, 37b4 <nrfx_twi_xfer+0x50>
        nrf_twi_int_enable(p_twi, p_cb->int_mask);
    37a8:	68b3      	ldr	r3, [r6, #8]
        return err_code;
    37aa:	4824      	ldr	r0, [pc, #144]	; (383c <nrfx_twi_xfer+0xd8>)
    p_reg->INTENSET = mask;
    37ac:	f8c9 3304 	str.w	r3, [r9, #772]	; 0x304
}
    37b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        p_cb->busy = (TWI_FLAG_NO_HANDLER_IN_USE(flags)) ? false : true;
    37b4:	f08c 0304 	eor.w	r3, ip, #4
    37b8:	f3c3 0380 	ubfx	r3, r3, #2, #1
    37bc:	f886 3030 	strb.w	r3, [r6, #48]	; 0x30
    p_cb->flags       = flags;
    37c0:	f8c6 c020 	str.w	ip, [r6, #32]
    p_cb->xfer_desc   = *p_xfer_desc;
    37c4:	46a8      	mov	r8, r5
    37c6:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
    37ca:	f106 0e0c 	add.w	lr, r6, #12
    37ce:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
    37d2:	f8d8 3000 	ldr.w	r3, [r8]
    37d6:	f8ce 3000 	str.w	r3, [lr]
    p_cb->curr_length = p_xfer_desc->primary_length;
    37da:	686b      	ldr	r3, [r5, #4]
    37dc:	62b3      	str	r3, [r6, #40]	; 0x28
    p_cb->p_curr_buf  = p_xfer_desc->p_primary_buf;
    37de:	68eb      	ldr	r3, [r5, #12]
    37e0:	6273      	str	r3, [r6, #36]	; 0x24
    p_reg->ADDRESS = address;
    37e2:	786b      	ldrb	r3, [r5, #1]
    37e4:	f8c9 3588 	str.w	r3, [r9, #1416]	; 0x588
    if (p_xfer_desc->type != NRFX_TWI_XFER_RX)
    37e8:	782b      	ldrb	r3, [r5, #0]
    twi_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    37ea:	ebc4 1a04 	rsb	sl, r4, r4, lsl #4
    if (p_xfer_desc->type != NRFX_TWI_XFER_RX)
    37ee:	2b01      	cmp	r3, #1
    twi_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    37f0:	eb07 0a8a 	add.w	sl, r7, sl, lsl #2
    if (p_xfer_desc->type != NRFX_TWI_XFER_RX)
    37f4:	d017      	beq.n	3826 <nrfx_twi_xfer+0xc2>
                                 !(flags & NRFX_TWI_FLAG_TX_NO_STOP)) ? false : true;
    37f6:	b99b      	cbnz	r3, 3820 <nrfx_twi_xfer+0xbc>
    37f8:	f3cc 1c40 	ubfx	ip, ip, #5, #1
        p_cb->curr_tx_no_stop = ((p_xfer_desc->type == NRFX_TWI_XFER_TX) &&
    37fc:	233c      	movs	r3, #60	; 0x3c
    37fe:	fb03 7304 	mla	r3, r3, r4, r7
        err_code = twi_tx_start_transfer(p_twi, p_cb);
    3802:	4651      	mov	r1, sl
                                 !(flags & NRFX_TWI_FLAG_TX_NO_STOP)) ? false : true;
    3804:	f883 c02c 	strb.w	ip, [r3, #44]	; 0x2c
        err_code = twi_tx_start_transfer(p_twi, p_cb);
    3808:	4648      	mov	r0, r9
    380a:	f7ff fe3f 	bl	348c <twi_tx_start_transfer>
    if (p_cb->handler == NULL)
    380e:	233c      	movs	r3, #60	; 0x3c
    3810:	435c      	muls	r4, r3
    3812:	193a      	adds	r2, r7, r4
    3814:	593b      	ldr	r3, [r7, r4]
    3816:	2b00      	cmp	r3, #0
    3818:	d1ca      	bne.n	37b0 <nrfx_twi_xfer+0x4c>
        p_cb->busy = false;
    381a:	f882 3030 	strb.w	r3, [r2, #48]	; 0x30
    381e:	e7c7      	b.n	37b0 <nrfx_twi_xfer+0x4c>
                                 !(flags & NRFX_TWI_FLAG_TX_NO_STOP)) ? false : true;
    3820:	f04f 0c01 	mov.w	ip, #1
    3824:	e7ea      	b.n	37fc <nrfx_twi_xfer+0x98>
        err_code = twi_rx_start_transfer(p_twi, p_cb);
    3826:	4651      	mov	r1, sl
    3828:	4648      	mov	r0, r9
    382a:	f7ff fe9b 	bl	3564 <twi_rx_start_transfer>
    382e:	e7ee      	b.n	380e <nrfx_twi_xfer+0xaa>
    3830:	200008f4 	.word	0x200008f4
    3834:	0bad0005 	.word	0x0bad0005
    3838:	00044286 	.word	0x00044286
    383c:	0bad000b 	.word	0x0bad000b

00003840 <nrfx_twi_0_irq_handler>:

}

#if NRFX_CHECK(NRFX_TWI0_ENABLED)
void nrfx_twi_0_irq_handler(void)
{
    3840:	b5f0      	push	{r4, r5, r6, r7, lr}
    if (twi_transfer(p_twi, p_cb))
    3842:	4c2b      	ldr	r4, [pc, #172]	; (38f0 <nrfx_twi_0_irq_handler+0xb0>)
    3844:	482b      	ldr	r0, [pc, #172]	; (38f4 <nrfx_twi_0_irq_handler+0xb4>)
{
    3846:	b087      	sub	sp, #28
    if (twi_transfer(p_twi, p_cb))
    3848:	4621      	mov	r1, r4
    384a:	f001 ff32 	bl	56b2 <twi_transfer>
    384e:	2800      	cmp	r0, #0
    3850:	d140      	bne.n	38d4 <nrfx_twi_0_irq_handler+0x94>
    if (!p_cb->error &&
    3852:	f894 702f 	ldrb.w	r7, [r4, #47]	; 0x2f
        p_cb->curr_tx_no_stop = (p_cb->flags & NRFX_TWI_FLAG_TX_NO_STOP);
    3856:	f8d4 c020 	ldr.w	ip, [r4, #32]
    if (!p_cb->error &&
    385a:	b9ff      	cbnz	r7, 389c <nrfx_twi_0_irq_handler+0x5c>
        ((p_cb->xfer_desc.type == NRFX_TWI_XFER_TXRX) ||
    385c:	7b23      	ldrb	r3, [r4, #12]
    if (!p_cb->error &&
    385e:	1e9a      	subs	r2, r3, #2
    3860:	2a01      	cmp	r2, #1
    3862:	d81b      	bhi.n	389c <nrfx_twi_0_irq_handler+0x5c>
         (p_cb->xfer_desc.type == NRFX_TWI_XFER_TXTX)) &&
    3864:	6a61      	ldr	r1, [r4, #36]	; 0x24
    3866:	69a2      	ldr	r2, [r4, #24]
    3868:	4291      	cmp	r1, r2
    386a:	d117      	bne.n	389c <nrfx_twi_0_irq_handler+0x5c>
        p_cb->p_curr_buf      = p_cb->xfer_desc.p_secondary_buf;
    386c:	69e2      	ldr	r2, [r4, #28]
    386e:	6262      	str	r2, [r4, #36]	; 0x24
        p_cb->curr_tx_no_stop = (p_cb->flags & NRFX_TWI_FLAG_TX_NO_STOP);
    3870:	f3cc 1c40 	ubfx	ip, ip, #5, #1
        p_cb->curr_length     = p_cb->xfer_desc.secondary_length;
    3874:	6962      	ldr	r2, [r4, #20]
            (void)twi_tx_start_transfer(p_twi, p_cb);
    3876:	481f      	ldr	r0, [pc, #124]	; (38f4 <nrfx_twi_0_irq_handler+0xb4>)
        p_cb->curr_length     = p_cb->xfer_desc.secondary_length;
    3878:	62a2      	str	r2, [r4, #40]	; 0x28
        if (p_cb->xfer_desc.type == NRFX_TWI_XFER_TXTX)
    387a:	2b03      	cmp	r3, #3
        p_cb->curr_tx_no_stop = (p_cb->flags & NRFX_TWI_FLAG_TX_NO_STOP);
    387c:	f884 c02c 	strb.w	ip, [r4, #44]	; 0x2c
        p_cb->prev_suspend    = TWI_NO_SUSPEND;
    3880:	f884 702d 	strb.w	r7, [r4, #45]	; 0x2d
            (void)twi_tx_start_transfer(p_twi, p_cb);
    3884:	4621      	mov	r1, r4
        if (p_cb->xfer_desc.type == NRFX_TWI_XFER_TXTX)
    3886:	d104      	bne.n	3892 <nrfx_twi_0_irq_handler+0x52>
    twi_irq_handler(NRF_TWI0, &m_cb[NRFX_TWI0_INST_IDX]);
}
    3888:	b007      	add	sp, #28
    388a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
            (void)twi_tx_start_transfer(p_twi, p_cb);
    388e:	f7ff bdfd 	b.w	348c <twi_tx_start_transfer>
}
    3892:	b007      	add	sp, #28
    3894:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
            (void)twi_rx_start_transfer(p_twi, p_cb);
    3898:	f7ff be64 	b.w	3564 <twi_rx_start_transfer>
        event.xfer_desc = p_cb->xfer_desc;
    389c:	4e16      	ldr	r6, [pc, #88]	; (38f8 <nrfx_twi_0_irq_handler+0xb8>)
    389e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
    38a0:	ad01      	add	r5, sp, #4
    38a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    38a4:	6833      	ldr	r3, [r6, #0]
    38a6:	602b      	str	r3, [r5, #0]
        if (p_cb->error)
    38a8:	b1ff      	cbz	r7, 38ea <nrfx_twi_0_irq_handler+0xaa>
    uint32_t error_source = p_reg->ERRORSRC;
    38aa:	4a12      	ldr	r2, [pc, #72]	; (38f4 <nrfx_twi_0_irq_handler+0xb4>)
    38ac:	f8d2 34c4 	ldr.w	r3, [r2, #1220]	; 0x4c4
    p_reg->ERRORSRC = error_source;
    38b0:	f8c2 34c4 	str.w	r3, [r2, #1220]	; 0x4c4
            if (errorsrc & NRF_TWI_ERROR_ADDRESS_NACK)
    38b4:	0799      	lsls	r1, r3, #30
    38b6:	d50f      	bpl.n	38d8 <nrfx_twi_0_irq_handler+0x98>
                event.type = NRFX_TWI_EVT_ADDRESS_NACK;
    38b8:	2301      	movs	r3, #1
                event.type = NRFX_TWI_EVT_DATA_NACK;
    38ba:	f88d 3000 	strb.w	r3, [sp]
        p_cb->busy = false;
    38be:	2300      	movs	r3, #0
        if (!(TWI_FLAG_NO_HANDLER_IN_USE(p_cb->flags)) || p_cb->error)
    38c0:	f01c 0f04 	tst.w	ip, #4
        p_cb->busy = false;
    38c4:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
        if (!(TWI_FLAG_NO_HANDLER_IN_USE(p_cb->flags)) || p_cb->error)
    38c8:	d000      	beq.n	38cc <nrfx_twi_0_irq_handler+0x8c>
    38ca:	b11f      	cbz	r7, 38d4 <nrfx_twi_0_irq_handler+0x94>
            p_cb->handler(&event, p_cb->p_context);
    38cc:	e9d4 3100 	ldrd	r3, r1, [r4]
    38d0:	4668      	mov	r0, sp
    38d2:	4798      	blx	r3
}
    38d4:	b007      	add	sp, #28
    38d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
            else if (errorsrc & NRF_TWI_ERROR_DATA_NACK)
    38d8:	075a      	lsls	r2, r3, #29
    38da:	d501      	bpl.n	38e0 <nrfx_twi_0_irq_handler+0xa0>
                event.type = NRFX_TWI_EVT_DATA_NACK;
    38dc:	2302      	movs	r3, #2
    38de:	e7ec      	b.n	38ba <nrfx_twi_0_irq_handler+0x7a>
            else if (errorsrc & NRF_TWI_ERROR_OVERRUN)
    38e0:	07db      	lsls	r3, r3, #31
                event.type = NRFX_TWI_EVT_OVERRUN;
    38e2:	bf4c      	ite	mi
    38e4:	2303      	movmi	r3, #3
                event.type = NRFX_TWI_EVT_BUS_ERROR;
    38e6:	2304      	movpl	r3, #4
    38e8:	e7e7      	b.n	38ba <nrfx_twi_0_irq_handler+0x7a>
            event.type = NRFX_TWI_EVT_DONE;
    38ea:	f88d 7000 	strb.w	r7, [sp]
            NRFX_LOG_DEBUG("Event: %s.", EVT_TO_STR(NRFX_TWI_EVT_DONE));
    38ee:	e7e6      	b.n	38be <nrfx_twi_0_irq_handler+0x7e>
    38f0:	200008f4 	.word	0x200008f4
    38f4:	40003000 	.word	0x40003000
    38f8:	20000900 	.word	0x20000900

000038fc <nrf_gpio_pin_port_decode>:
    uint32_t pin_number = *p_pin;
    38fc:	6803      	ldr	r3, [r0, #0]
    *p_pin = pin_number & 0x1F;
    38fe:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    3902:	095b      	lsrs	r3, r3, #5
        case 1: return NRF_P1;
    3904:	2b01      	cmp	r3, #1
    *p_pin = pin_number & 0x1F;
    3906:	6002      	str	r2, [r0, #0]
}
    3908:	4802      	ldr	r0, [pc, #8]	; (3914 <nrf_gpio_pin_port_decode+0x18>)
    390a:	bf18      	it	ne
    390c:	f04f 40a0 	movne.w	r0, #1342177280	; 0x50000000
    3910:	4770      	bx	lr
    3912:	bf00      	nop
    3914:	50000300 	.word	0x50000300

00003918 <nrfx_twi_twim_bus_recover>:
                                                  NRF_GPIO_PIN_PULLUP,        \
                                                  NRF_GPIO_PIN_S0D1,          \
                                                  NRF_GPIO_PIN_NOSENSE)

nrfx_err_t nrfx_twi_twim_bus_recover(uint32_t scl_pin, uint32_t sda_pin)
{
    3918:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    391a:	4606      	mov	r6, r0
    nrf_gpio_pin_set(scl_pin);
    391c:	f001 ff55 	bl	57ca <nrf_gpio_pin_set>
    nrf_gpio_pin_set(sda_pin);
    3920:	4608      	mov	r0, r1
    3922:	f001 ff52 	bl	57ca <nrf_gpio_pin_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3926:	a801      	add	r0, sp, #4
    3928:	9601      	str	r6, [sp, #4]
    392a:	f7ff ffe7 	bl	38fc <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    392e:	9b01      	ldr	r3, [sp, #4]
    3930:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
{
    3934:	460c      	mov	r4, r1
    3936:	f240 610d 	movw	r1, #1549	; 0x60d
    393a:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    393e:	a801      	add	r0, sp, #4
    3940:	9401      	str	r4, [sp, #4]
    3942:	f7ff ffdb 	bl	38fc <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    3946:	9b01      	ldr	r3, [sp, #4]
    3948:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0

    TWI_TWIM_PIN_CONFIGURE(scl_pin);
    TWI_TWIM_PIN_CONFIGURE(sda_pin);
    NRFX_DELAY_US(4);
    394c:	2509      	movs	r5, #9
    394e:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
    3952:	2004      	movs	r0, #4
    3954:	f001 fdec 	bl	5530 <nrfx_busy_wait>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    3958:	2701      	movs	r7, #1
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    395a:	a801      	add	r0, sp, #4
    395c:	9401      	str	r4, [sp, #4]
    395e:	f7ff ffcd 	bl	38fc <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    3962:	9a01      	ldr	r2, [sp, #4]
    return p_reg->IN;
    3964:	f8d0 3510 	ldr.w	r3, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    3968:	40d3      	lsrs	r3, r2

    for (uint8_t i = 0; i < 9; i++)
    {
        if (nrf_gpio_pin_read(sda_pin))
    396a:	07db      	lsls	r3, r3, #31
    396c:	d415      	bmi.n	399a <nrfx_twi_twim_bus_recover+0x82>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    396e:	a801      	add	r0, sp, #4
    3970:	9601      	str	r6, [sp, #4]
    3972:	f7ff ffc3 	bl	38fc <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    3976:	9b01      	ldr	r3, [sp, #4]
    3978:	fa07 f303 	lsl.w	r3, r7, r3
    p_reg->OUTCLR = clr_mask;
    397c:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
        }
        else
        {
            // Pulse CLOCK signal
            nrf_gpio_pin_clear(scl_pin);
            NRFX_DELAY_US(4);
    3980:	2004      	movs	r0, #4
    3982:	f001 fdd5 	bl	5530 <nrfx_busy_wait>
            nrf_gpio_pin_set(scl_pin);
    3986:	4630      	mov	r0, r6
    3988:	f001 ff1f 	bl	57ca <nrf_gpio_pin_set>
    for (uint8_t i = 0; i < 9; i++)
    398c:	3d01      	subs	r5, #1
            NRFX_DELAY_US(4);
    398e:	2004      	movs	r0, #4
    3990:	f001 fdce 	bl	5530 <nrfx_busy_wait>
    for (uint8_t i = 0; i < 9; i++)
    3994:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
    3998:	d1df      	bne.n	395a <nrfx_twi_twim_bus_recover+0x42>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    399a:	a801      	add	r0, sp, #4
    399c:	9401      	str	r4, [sp, #4]
    399e:	f7ff ffad 	bl	38fc <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    39a2:	9a01      	ldr	r2, [sp, #4]
    39a4:	2301      	movs	r3, #1
    39a6:	4093      	lsls	r3, r2
    p_reg->OUTCLR = clr_mask;
    39a8:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
        }
    }

    // Generate a STOP condition on the bus
    nrf_gpio_pin_clear(sda_pin);
    NRFX_DELAY_US(4);
    39ac:	2004      	movs	r0, #4
    39ae:	f001 fdbf 	bl	5530 <nrfx_busy_wait>
    nrf_gpio_pin_set(sda_pin);
    39b2:	4620      	mov	r0, r4
    39b4:	f001 ff09 	bl	57ca <nrf_gpio_pin_set>
    NRFX_DELAY_US(4);
    39b8:	2004      	movs	r0, #4
    39ba:	f001 fdb9 	bl	5530 <nrfx_busy_wait>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    39be:	a801      	add	r0, sp, #4
    39c0:	9401      	str	r4, [sp, #4]
    39c2:	f7ff ff9b 	bl	38fc <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    39c6:	9a01      	ldr	r2, [sp, #4]
    return p_reg->IN;
    39c8:	f8d0 3510 	ldr.w	r3, [r0, #1296]	; 0x510
    }
    else
    {
        return NRFX_ERROR_INTERNAL;
    }
}
    39cc:	4803      	ldr	r0, [pc, #12]	; (39dc <nrfx_twi_twim_bus_recover+0xc4>)
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    39ce:	40d3      	lsrs	r3, r2
    39d0:	f003 0301 	and.w	r3, r3, #1
    39d4:	1ac0      	subs	r0, r0, r3
    39d6:	b003      	add	sp, #12
    39d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    39da:	bf00      	nop
    39dc:	0bad0001 	.word	0x0bad0001

000039e0 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    39e0:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    39e2:	4c14      	ldr	r4, [pc, #80]	; (3a34 <_DoInit+0x54>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    39e4:	4a14      	ldr	r2, [pc, #80]	; (3a38 <_DoInit+0x58>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    39e6:	4915      	ldr	r1, [pc, #84]	; (3a3c <_DoInit+0x5c>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    39e8:	2303      	movs	r3, #3
    39ea:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    39ec:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    39ee:	4b14      	ldr	r3, [pc, #80]	; (3a40 <_DoInit+0x60>)
  p->aUp[0].sName         = "Terminal";
    39f0:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    39f2:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    39f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
    39f8:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    39fa:	2300      	movs	r3, #0
    39fc:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    39fe:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    3a00:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    3a02:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    3a04:	4a0f      	ldr	r2, [pc, #60]	; (3a44 <_DoInit+0x64>)
    3a06:	6662      	str	r2, [r4, #100]	; 0x64
  STRCPY((char*)&p->acID[7], "RTT");
    3a08:	1de0      	adds	r0, r4, #7
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    3a0a:	2210      	movs	r2, #16
    3a0c:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    3a0e:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    3a10:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    3a12:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    3a14:	f001 faee 	bl	4ff4 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    3a18:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
    3a1c:	490a      	ldr	r1, [pc, #40]	; (3a48 <_DoInit+0x68>)
    3a1e:	4620      	mov	r0, r4
    3a20:	f001 fae8 	bl	4ff4 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    3a24:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
    3a28:	2320      	movs	r3, #32
    3a2a:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    3a2c:	f3bf 8f5f 	dmb	sy
}
    3a30:	bd10      	pop	{r4, pc}
    3a32:	bf00      	nop
    3a34:	20000930 	.word	0x20000930
    3a38:	000060d7 	.word	0x000060d7
    3a3c:	000060e0 	.word	0x000060e0
    3a40:	20000bf9 	.word	0x20000bf9
    3a44:	20000be9 	.word	0x20000be9
    3a48:	000060e4 	.word	0x000060e4

00003a4c <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3a4c:	4b0e      	ldr	r3, [pc, #56]	; (3a88 <z_sys_init_run_level+0x3c>)
{
    3a4e:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3a50:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    3a54:	3001      	adds	r0, #1
    3a56:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    3a5a:	42a6      	cmp	r6, r4
    3a5c:	d800      	bhi.n	3a60 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    3a5e:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    3a60:	e9d4 3500 	ldrd	r3, r5, [r4]
    3a64:	4628      	mov	r0, r5
    3a66:	4798      	blx	r3
		if (dev != NULL) {
    3a68:	b165      	cbz	r5, 3a84 <z_sys_init_run_level+0x38>
				dev->state->init_res = rc;
    3a6a:	68eb      	ldr	r3, [r5, #12]
			if (rc != 0) {
    3a6c:	b130      	cbz	r0, 3a7c <z_sys_init_run_level+0x30>
				if (rc < 0) {
    3a6e:	2800      	cmp	r0, #0
    3a70:	bfb8      	it	lt
    3a72:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    3a74:	28ff      	cmp	r0, #255	; 0xff
    3a76:	bfa8      	it	ge
    3a78:	20ff      	movge	r0, #255	; 0xff
    3a7a:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    3a7c:	785a      	ldrb	r2, [r3, #1]
    3a7e:	f042 0201 	orr.w	r2, r2, #1
    3a82:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3a84:	3408      	adds	r4, #8
    3a86:	e7e8      	b.n	3a5a <z_sys_init_run_level+0xe>
    3a88:	00005f2c 	.word	0x00005f2c

00003a8c <bg_thread_main>:
 * This routine completes kernel initialization by invoking the remaining
 * init functions, then invokes application's main() routine.
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    3a8c:	b508      	push	{r3, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
    3a8e:	4b0a      	ldr	r3, [pc, #40]	; (3ab8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x20>)
    3a90:	2201      	movs	r2, #1

	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    3a92:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    3a94:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    3a96:	f7ff ffd9 	bl	3a4c <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
    3a9a:	f000 ff57 	bl	494c <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    3a9e:	2003      	movs	r0, #3
    3aa0:	f7ff ffd4 	bl	3a4c <z_sys_init_run_level>

	z_init_static_threads();
    3aa4:	f000 f93c 	bl	3d20 <z_init_static_threads>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern void main(void);

	main();
    3aa8:	f7fc fc98 	bl	3dc <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    3aac:	4a03      	ldr	r2, [pc, #12]	; (3abc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x24>)
    3aae:	7b13      	ldrb	r3, [r2, #12]
    3ab0:	f023 0301 	bic.w	r3, r3, #1
    3ab4:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    3ab6:	bd08      	pop	{r3, pc}
    3ab8:	20000ff9 	.word	0x20000ff9
    3abc:	20000270 	.word	0x20000270

00003ac0 <z_bss_zero>:
{
    3ac0:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    3ac2:	4803      	ldr	r0, [pc, #12]	; (3ad0 <z_bss_zero+0x10>)
    3ac4:	4a03      	ldr	r2, [pc, #12]	; (3ad4 <z_bss_zero+0x14>)
    3ac6:	2100      	movs	r1, #0
    3ac8:	1a12      	subs	r2, r2, r0
    3aca:	f001 feb8 	bl	583e <z_early_memset>
}
    3ace:	bd08      	pop	{r3, pc}
    3ad0:	200001d0 	.word	0x200001d0
    3ad4:	20000ffc 	.word	0x20000ffc

00003ad8 <z_init_cpu>:
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
    3ad8:	b570      	push	{r4, r5, r6, lr}
	z_setup_new_thread(thread, stack,
    3ada:	2300      	movs	r3, #0
{
    3adc:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
    3ade:	2201      	movs	r2, #1
    3ae0:	e9cd 2304 	strd	r2, r3, [sp, #16]
	struct k_thread *thread = &z_idle_threads[i];
    3ae4:	4e13      	ldr	r6, [pc, #76]	; (3b34 <z_init_cpu+0x5c>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    3ae6:	4d14      	ldr	r5, [pc, #80]	; (3b38 <z_init_cpu+0x60>)
	z_setup_new_thread(thread, stack,
    3ae8:	9301      	str	r3, [sp, #4]
    3aea:	220f      	movs	r2, #15
    3aec:	e9cd 3202 	strd	r3, r2, [sp, #8]
    3af0:	4912      	ldr	r1, [pc, #72]	; (3b3c <z_init_cpu+0x64>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    3af2:	2318      	movs	r3, #24
    3af4:	fb03 5500 	mla	r5, r3, r0, r5
	struct k_thread *thread = &z_idle_threads[i];
    3af8:	eb06 16c0 	add.w	r6, r6, r0, lsl #7
{
    3afc:	4604      	mov	r4, r0
	z_setup_new_thread(thread, stack,
    3afe:	f44f 70b0 	mov.w	r0, #352	; 0x160
    3b02:	fb00 1104 	mla	r1, r0, r4, r1
    3b06:	4b0e      	ldr	r3, [pc, #56]	; (3b40 <z_init_cpu+0x68>)
    3b08:	9500      	str	r5, [sp, #0]
    3b0a:	f44f 72a0 	mov.w	r2, #320	; 0x140
    3b0e:	4630      	mov	r0, r6
    3b10:	f000 f8d4 	bl	3cbc <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    3b14:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    3b16:	480b      	ldr	r0, [pc, #44]	; (3b44 <z_init_cpu+0x6c>)
	_kernel.cpus[id].id = id;
    3b18:	752c      	strb	r4, [r5, #20]
    3b1a:	f023 0304 	bic.w	r3, r3, #4
    3b1e:	7373      	strb	r3, [r6, #13]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    3b20:	f44f 6302 	mov.w	r3, #2080	; 0x820
    3b24:	fb03 0404 	mla	r4, r3, r4, r0
    3b28:	441c      	add	r4, r3
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    3b2a:	60ee      	str	r6, [r5, #12]
	_kernel.cpus[id].irq_stack =
    3b2c:	606c      	str	r4, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
    3b2e:	b006      	add	sp, #24
    3b30:	bd70      	pop	{r4, r5, r6, pc}
    3b32:	bf00      	nop
    3b34:	200001f0 	.word	0x200001f0
    3b38:	200009d8 	.word	0x200009d8
    3b3c:	20001420 	.word	0x20001420
    3b40:	00003dd9 	.word	0x00003dd9
    3b44:	20001580 	.word	0x20001580

00003b48 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    3b48:	b580      	push	{r7, lr}
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    3b4a:	4b2d      	ldr	r3, [pc, #180]	; (3c00 <z_cstart+0xb8>)
    3b4c:	b0a6      	sub	sp, #152	; 0x98
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    3b4e:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    3b52:	4d2c      	ldr	r5, [pc, #176]	; (3c04 <z_cstart+0xbc>)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
#endif

	_current_cpu->current = dummy_thread;
    3b54:	4e2c      	ldr	r6, [pc, #176]	; (3c08 <z_cstart+0xc0>)
    3b56:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    3b58:	4f2c      	ldr	r7, [pc, #176]	; (3c0c <z_cstart+0xc4>)
    3b5a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3b5e:	2400      	movs	r4, #0
    3b60:	616b      	str	r3, [r5, #20]
    3b62:	23e0      	movs	r3, #224	; 0xe0
    3b64:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    3b68:	77ec      	strb	r4, [r5, #31]
    3b6a:	762c      	strb	r4, [r5, #24]
    3b6c:	766c      	strb	r4, [r5, #25]
    3b6e:	76ac      	strb	r4, [r5, #26]
    3b70:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    3b74:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    3b76:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    3b7a:	626b      	str	r3, [r5, #36]	; 0x24
    3b7c:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    3b80:	f7fd fda4 	bl	16cc <z_arm_fault_init>
	z_arm_cpu_idle_init();
    3b84:	f7fd fb76 	bl	1274 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    3b88:	f04f 33ff 	mov.w	r3, #4294967295
    3b8c:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    3b8e:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    3b90:	f7fd fed4 	bl	193c <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    3b94:	f7fd fe3c 	bl	1810 <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    3b98:	f240 1301 	movw	r3, #257	; 0x101
    3b9c:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    3ba0:	ab06      	add	r3, sp, #24
    3ba2:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    3ba4:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	dummy_thread->resource_pool = NULL;
    3ba8:	9422      	str	r4, [sp, #136]	; 0x88
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    3baa:	f001 fe22 	bl	57f2 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    3bae:	4620      	mov	r0, r4
    3bb0:	f7ff ff4c 	bl	3a4c <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    3bb4:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
    3bb6:	4d16      	ldr	r5, [pc, #88]	; (3c10 <z_cstart+0xc8>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    3bb8:	f7ff ff48 	bl	3a4c <z_sys_init_run_level>
	z_sched_init();
    3bbc:	f000 fc6e 	bl	449c <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    3bc0:	4b14      	ldr	r3, [pc, #80]	; (3c14 <z_cstart+0xcc>)
	_kernel.ready_q.cache = &z_main_thread;
    3bc2:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    3bc4:	9305      	str	r3, [sp, #20]
    3bc6:	2301      	movs	r3, #1
    3bc8:	4913      	ldr	r1, [pc, #76]	; (3c18 <z_cstart+0xd0>)
    3bca:	9400      	str	r4, [sp, #0]
    3bcc:	e9cd 4303 	strd	r4, r3, [sp, #12]
    3bd0:	f44f 6280 	mov.w	r2, #1024	; 0x400
    3bd4:	463b      	mov	r3, r7
    3bd6:	e9cd 4401 	strd	r4, r4, [sp, #4]
    3bda:	4628      	mov	r0, r5
    3bdc:	f000 f86e 	bl	3cbc <z_setup_new_thread>
    3be0:	7b6a      	ldrb	r2, [r5, #13]
    3be2:	4606      	mov	r6, r0
    3be4:	f022 0204 	bic.w	r2, r2, #4
	z_ready_thread(&z_main_thread);
    3be8:	4628      	mov	r0, r5
    3bea:	736a      	strb	r2, [r5, #13]
    3bec:	f001 feb9 	bl	5962 <z_ready_thread>
	z_init_cpu(0);
    3bf0:	4620      	mov	r0, r4
    3bf2:	f7ff ff71 	bl	3ad8 <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    3bf6:	463a      	mov	r2, r7
    3bf8:	4631      	mov	r1, r6
    3bfa:	4628      	mov	r0, r5
    3bfc:	f7fd fc34 	bl	1468 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    3c00:	20001da0 	.word	0x20001da0
    3c04:	e000ed00 	.word	0xe000ed00
    3c08:	200009d8 	.word	0x200009d8
    3c0c:	00003a8d 	.word	0x00003a8d
    3c10:	20000270 	.word	0x20000270
    3c14:	000060eb 	.word	0x000060eb
    3c18:	20001000 	.word	0x20001000

00003c1c <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(const struct device *dev)
{
    3c1c:	b570      	push	{r4, r5, r6, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    3c1e:	4b0e      	ldr	r3, [pc, #56]	; (3c58 <init_mem_slab_module+0x3c>)
    3c20:	4c0e      	ldr	r4, [pc, #56]	; (3c5c <init_mem_slab_module+0x40>)
    3c22:	42a3      	cmp	r3, r4
    3c24:	d301      	bcc.n	3c2a <init_mem_slab_module+0xe>
			goto out;
		}
		z_object_init(slab);
	}

out:
    3c26:	2000      	movs	r0, #0
	return rc;
}
    3c28:	bd70      	pop	{r4, r5, r6, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    3c2a:	e9d3 0103 	ldrd	r0, r1, [r3, #12]
    3c2e:	ea41 0200 	orr.w	r2, r1, r0
    3c32:	f012 0203 	ands.w	r2, r2, #3
    3c36:	d10b      	bne.n	3c50 <init_mem_slab_module+0x34>
	for (j = 0U; j < slab->num_blocks; j++) {
    3c38:	689d      	ldr	r5, [r3, #8]
	slab->free_list = NULL;
    3c3a:	615a      	str	r2, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    3c3c:	42aa      	cmp	r2, r5
    3c3e:	d101      	bne.n	3c44 <init_mem_slab_module+0x28>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    3c40:	331c      	adds	r3, #28
    3c42:	e7ee      	b.n	3c22 <init_mem_slab_module+0x6>
		*(char **)p = slab->free_list;
    3c44:	695e      	ldr	r6, [r3, #20]
    3c46:	600e      	str	r6, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    3c48:	3201      	adds	r2, #1
		slab->free_list = p;
    3c4a:	6159      	str	r1, [r3, #20]
		p += slab->block_size;
    3c4c:	4401      	add	r1, r0
	for (j = 0U; j < slab->num_blocks; j++) {
    3c4e:	e7f5      	b.n	3c3c <init_mem_slab_module+0x20>
	return rc;
    3c50:	f06f 0015 	mvn.w	r0, #21
    3c54:	e7e8      	b.n	3c28 <init_mem_slab_module+0xc>
    3c56:	bf00      	nop
    3c58:	20000180 	.word	0x20000180
    3c5c:	20000180 	.word	0x20000180

00003c60 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    3c60:	b537      	push	{r0, r1, r2, r4, r5, lr}
    3c62:	460c      	mov	r4, r1
	__asm__ volatile(
    3c64:	f04f 0520 	mov.w	r5, #32
    3c68:	f3ef 8111 	mrs	r1, BASEPRI
    3c6c:	f385 8812 	msr	BASEPRI_MAX, r5
    3c70:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    3c74:	6945      	ldr	r5, [r0, #20]
    3c76:	b15d      	cbz	r5, 3c90 <k_mem_slab_alloc+0x30>
		/* take a free block */
		*mem = slab->free_list;
    3c78:	6025      	str	r5, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    3c7a:	682b      	ldr	r3, [r5, #0]
    3c7c:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    3c7e:	6983      	ldr	r3, [r0, #24]
    3c80:	3301      	adds	r3, #1
    3c82:	6183      	str	r3, [r0, #24]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    3c84:	2000      	movs	r0, #0
	__asm__ volatile(
    3c86:	f381 8811 	msr	BASEPRI, r1
    3c8a:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    3c8e:	e011      	b.n	3cb4 <k_mem_slab_alloc+0x54>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    3c90:	ea52 0c03 	orrs.w	ip, r2, r3
    3c94:	d103      	bne.n	3c9e <k_mem_slab_alloc+0x3e>
		*mem = NULL;
    3c96:	6025      	str	r5, [r4, #0]
		result = -ENOMEM;
    3c98:	f06f 000b 	mvn.w	r0, #11
    3c9c:	e7f3      	b.n	3c86 <k_mem_slab_alloc+0x26>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    3c9e:	e9cd 2300 	strd	r2, r3, [sp]
    3ca2:	4602      	mov	r2, r0
    3ca4:	3008      	adds	r0, #8
    3ca6:	f000 fb4f 	bl	4348 <z_pend_curr>
		if (result == 0) {
    3caa:	b918      	cbnz	r0, 3cb4 <k_mem_slab_alloc+0x54>
			*mem = _current->base.swap_data;
    3cac:	4b02      	ldr	r3, [pc, #8]	; (3cb8 <k_mem_slab_alloc+0x58>)
    3cae:	689b      	ldr	r3, [r3, #8]
    3cb0:	695b      	ldr	r3, [r3, #20]
    3cb2:	6023      	str	r3, [r4, #0]
}
    3cb4:	b003      	add	sp, #12
    3cb6:	bd30      	pop	{r4, r5, pc}
    3cb8:	200009d8 	.word	0x200009d8

00003cbc <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    3cbc:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    3cc0:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    3cc2:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    3cc4:	2604      	movs	r6, #4
    3cc6:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
    3cc8:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    3cca:	7386      	strb	r6, [r0, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    3ccc:	f100 0558 	add.w	r5, r0, #88	; 0x58
{
    3cd0:	460f      	mov	r7, r1
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    3cd2:	1dd6      	adds	r6, r2, #7
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
    3cd4:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3cd8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
    3cda:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    3cdc:	f026 0607 	bic.w	r6, r6, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    3ce0:	3720      	adds	r7, #32
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    3ce2:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
    3ce6:	e9c0 7619 	strd	r7, r6, [r0, #100]	; 0x64
	thread_base->pended_on = NULL;
    3cea:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
    3cec:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
    3cee:	66c5      	str	r5, [r0, #108]	; 0x6c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    3cf0:	f106 0820 	add.w	r8, r6, #32
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3cf4:	9202      	str	r2, [sp, #8]
    3cf6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3cf8:	9201      	str	r2, [sp, #4]
	stack_ptr = (char *)stack + stack_obj_size;
    3cfa:	4488      	add	r8, r1
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3cfc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3cfe:	9200      	str	r2, [sp, #0]
    3d00:	4642      	mov	r2, r8
{
    3d02:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3d04:	f7fd fb7e 	bl	1404 <arch_new_thread>
	if (!_current) {
    3d08:	4b04      	ldr	r3, [pc, #16]	; (3d1c <z_setup_new_thread+0x60>)
	new_thread->init_data = NULL;
    3d0a:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
    3d0c:	689b      	ldr	r3, [r3, #8]
    3d0e:	b103      	cbz	r3, 3d12 <z_setup_new_thread+0x56>
	new_thread->resource_pool = _current->resource_pool;
    3d10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    3d12:	6723      	str	r3, [r4, #112]	; 0x70
}
    3d14:	4640      	mov	r0, r8
    3d16:	b004      	add	sp, #16
    3d18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3d1c:	200009d8 	.word	0x200009d8

00003d20 <z_init_static_threads>:
{
    3d20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3d24:	4c29      	ldr	r4, [pc, #164]	; (3dcc <z_init_static_threads+0xac>)
	_FOREACH_STATIC_THREAD(thread_data) {
    3d26:	4d2a      	ldr	r5, [pc, #168]	; (3dd0 <z_init_static_threads+0xb0>)
{
    3d28:	b087      	sub	sp, #28
    3d2a:	4626      	mov	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
    3d2c:	42ae      	cmp	r6, r5
    3d2e:	f104 0430 	add.w	r4, r4, #48	; 0x30
    3d32:	d30f      	bcc.n	3d54 <z_init_static_threads+0x34>
	k_sched_lock();
    3d34:	f000 f9c6 	bl	40c4 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    3d38:	4c24      	ldr	r4, [pc, #144]	; (3dcc <z_init_static_threads+0xac>)

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    3d3a:	f8df 9098 	ldr.w	r9, [pc, #152]	; 3dd4 <z_init_static_threads+0xb4>
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    3d3e:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    3d42:	f240 37e7 	movw	r7, #999	; 0x3e7
    3d46:	42ac      	cmp	r4, r5
    3d48:	d320      	bcc.n	3d8c <z_init_static_threads+0x6c>
}
    3d4a:	b007      	add	sp, #28
    3d4c:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
    3d50:	f000 bb88 	b.w	4464 <k_sched_unlock>
		z_setup_new_thread(
    3d54:	f854 3c04 	ldr.w	r3, [r4, #-4]
    3d58:	9305      	str	r3, [sp, #20]
    3d5a:	f854 3c10 	ldr.w	r3, [r4, #-16]
    3d5e:	9304      	str	r3, [sp, #16]
    3d60:	f854 3c14 	ldr.w	r3, [r4, #-20]
    3d64:	9303      	str	r3, [sp, #12]
    3d66:	f854 3c18 	ldr.w	r3, [r4, #-24]
    3d6a:	9302      	str	r3, [sp, #8]
    3d6c:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    3d70:	9301      	str	r3, [sp, #4]
    3d72:	f854 3c20 	ldr.w	r3, [r4, #-32]
    3d76:	9300      	str	r3, [sp, #0]
    3d78:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    3d7c:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    3d80:	f7ff ff9c 	bl	3cbc <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    3d84:	f854 3c30 	ldr.w	r3, [r4, #-48]
    3d88:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    3d8a:	e7ce      	b.n	3d2a <z_init_static_threads+0xa>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    3d8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3d8e:	1c5a      	adds	r2, r3, #1
    3d90:	d00d      	beq.n	3dae <z_init_static_threads+0x8e>
					    K_MSEC(thread_data->init_delay));
    3d92:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    3d96:	2100      	movs	r1, #0
    3d98:	4638      	mov	r0, r7
    3d9a:	fbc3 0106 	smlal	r0, r1, r3, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    3d9e:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
    3da2:	f8d4 8000 	ldr.w	r8, [r4]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    3da6:	d104      	bne.n	3db2 <z_init_static_threads+0x92>
	z_sched_start(thread);
    3da8:	4640      	mov	r0, r8
    3daa:	f000 fa71 	bl	4290 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    3dae:	3430      	adds	r4, #48	; 0x30
    3db0:	e7c9      	b.n	3d46 <z_init_static_threads+0x26>
    3db2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    3db6:	2300      	movs	r3, #0
    3db8:	f7fc f9a2 	bl	100 <__aeabi_uldivmod>
    3dbc:	4602      	mov	r2, r0
    3dbe:	460b      	mov	r3, r1
    3dc0:	f108 0018 	add.w	r0, r8, #24
    3dc4:	4649      	mov	r1, r9
    3dc6:	f000 fcd3 	bl	4770 <z_add_timeout>
    3dca:	e7f0      	b.n	3dae <z_init_static_threads+0x8e>
    3dcc:	20000180 	.word	0x20000180
    3dd0:	20000180 	.word	0x20000180
    3dd4:	00005983 	.word	0x00005983

00003dd8 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    3dd8:	b508      	push	{r3, lr}
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    3dda:	4c0b      	ldr	r4, [pc, #44]	; (3e08 <idle+0x30>)
	return !z_sys_post_kernel;
    3ddc:	4d0b      	ldr	r5, [pc, #44]	; (3e0c <idle+0x34>)
	__asm__ volatile(
    3dde:	f04f 0220 	mov.w	r2, #32
    3de2:	f3ef 8311 	mrs	r3, BASEPRI
    3de6:	f382 8812 	msr	BASEPRI_MAX, r2
    3dea:	f3bf 8f6f 	isb	sy
    3dee:	f001 fe42 	bl	5a76 <z_get_next_timeout_expiry>
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    3df2:	782b      	ldrb	r3, [r5, #0]
		_kernel.idle = z_get_next_timeout_expiry();
    3df4:	61a0      	str	r0, [r4, #24]
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    3df6:	b913      	cbnz	r3, 3dfe <idle+0x26>
	arch_cpu_idle();
    3df8:	f7fd fa42 	bl	1280 <arch_cpu_idle>
}
    3dfc:	e7ef      	b.n	3dde <idle+0x6>
    3dfe:	f7fd f895 	bl	f2c <pm_system_suspend>
    3e02:	2800      	cmp	r0, #0
    3e04:	d1eb      	bne.n	3dde <idle+0x6>
    3e06:	e7f7      	b.n	3df8 <idle+0x20>
    3e08:	200009d8 	.word	0x200009d8
    3e0c:	20000ff9 	.word	0x20000ff9

00003e10 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    3e10:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    3e14:	4604      	mov	r4, r0
    3e16:	4617      	mov	r7, r2
    3e18:	461e      	mov	r6, r3
    3e1a:	f04f 0320 	mov.w	r3, #32
    3e1e:	f3ef 8811 	mrs	r8, BASEPRI
    3e22:	f383 8812 	msr	BASEPRI_MAX, r3
    3e26:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    3e2a:	68c3      	ldr	r3, [r0, #12]
    3e2c:	4a32      	ldr	r2, [pc, #200]	; (3ef8 <z_impl_k_mutex_lock+0xe8>)
    3e2e:	b16b      	cbz	r3, 3e4c <z_impl_k_mutex_lock+0x3c>
    3e30:	6880      	ldr	r0, [r0, #8]
    3e32:	6891      	ldr	r1, [r2, #8]
    3e34:	4288      	cmp	r0, r1
    3e36:	d019      	beq.n	3e6c <z_impl_k_mutex_lock+0x5c>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    3e38:	ea57 0306 	orrs.w	r3, r7, r6
    3e3c:	d118      	bne.n	3e70 <z_impl_k_mutex_lock+0x60>
	__asm__ volatile(
    3e3e:	f388 8811 	msr	BASEPRI, r8
    3e42:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    3e46:	f06f 000f 	mvn.w	r0, #15
    3e4a:	e00c      	b.n	3e66 <z_impl_k_mutex_lock+0x56>
					_current->base.prio :
    3e4c:	6891      	ldr	r1, [r2, #8]
    3e4e:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    3e52:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    3e54:	3301      	adds	r3, #1
    3e56:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    3e58:	6893      	ldr	r3, [r2, #8]
    3e5a:	60a3      	str	r3, [r4, #8]
    3e5c:	f388 8811 	msr	BASEPRI, r8
    3e60:	f3bf 8f6f 	isb	sy
		return 0;
    3e64:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    3e66:	b002      	add	sp, #8
    3e68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    3e6c:	6921      	ldr	r1, [r4, #16]
    3e6e:	e7f0      	b.n	3e52 <z_impl_k_mutex_lock+0x42>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    3e70:	f991 100e 	ldrsb.w	r1, [r1, #14]
    3e74:	f990 300e 	ldrsb.w	r3, [r0, #14]
	thread->base.thread_state &= ~states;
}

static inline bool z_is_under_prio_ceiling(int prio)
{
	return prio >= CONFIG_PRIORITY_CEILING;
    3e78:	4299      	cmp	r1, r3
    3e7a:	bfa8      	it	ge
    3e7c:	4619      	movge	r1, r3
    3e7e:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    3e82:	4291      	cmp	r1, r2
    3e84:	bfb8      	it	lt
    3e86:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    3e88:	428b      	cmp	r3, r1
    3e8a:	dd2e      	ble.n	3eea <z_impl_k_mutex_lock+0xda>
		resched = adjust_owner_prio(mutex, new_prio);
    3e8c:	f001 fd2c 	bl	58e8 <adjust_owner_prio.isra.0>
    3e90:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    3e92:	e9cd 7600 	strd	r7, r6, [sp]
    3e96:	4819      	ldr	r0, [pc, #100]	; (3efc <z_impl_k_mutex_lock+0xec>)
    3e98:	4622      	mov	r2, r4
    3e9a:	4641      	mov	r1, r8
    3e9c:	f000 fa54 	bl	4348 <z_pend_curr>
	if (got_mutex == 0) {
    3ea0:	2800      	cmp	r0, #0
    3ea2:	d0e0      	beq.n	3e66 <z_impl_k_mutex_lock+0x56>
	__asm__ volatile(
    3ea4:	f04f 0320 	mov.w	r3, #32
    3ea8:	f3ef 8611 	mrs	r6, BASEPRI
    3eac:	f383 8812 	msr	BASEPRI_MAX, r3
    3eb0:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    3eb4:	6823      	ldr	r3, [r4, #0]
    3eb6:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3eb8:	429c      	cmp	r4, r3
    3eba:	d00a      	beq.n	3ed2 <z_impl_k_mutex_lock+0xc2>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    3ebc:	b14b      	cbz	r3, 3ed2 <z_impl_k_mutex_lock+0xc2>
    3ebe:	f993 300e 	ldrsb.w	r3, [r3, #14]
    3ec2:	4299      	cmp	r1, r3
    3ec4:	bfa8      	it	ge
    3ec6:	4619      	movge	r1, r3
    3ec8:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    3ecc:	4299      	cmp	r1, r3
    3ece:	bfb8      	it	lt
    3ed0:	4619      	movlt	r1, r3
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    3ed2:	68a0      	ldr	r0, [r4, #8]
    3ed4:	f001 fd08 	bl	58e8 <adjust_owner_prio.isra.0>
    3ed8:	b900      	cbnz	r0, 3edc <z_impl_k_mutex_lock+0xcc>
	if (resched) {
    3eda:	b145      	cbz	r5, 3eee <z_impl_k_mutex_lock+0xde>
		z_reschedule(&lock, key);
    3edc:	4807      	ldr	r0, [pc, #28]	; (3efc <z_impl_k_mutex_lock+0xec>)
    3ede:	4631      	mov	r1, r6
    3ee0:	f000 f8de 	bl	40a0 <z_reschedule>
	return -EAGAIN;
    3ee4:	f06f 000a 	mvn.w	r0, #10
    3ee8:	e7bd      	b.n	3e66 <z_impl_k_mutex_lock+0x56>
	bool resched = false;
    3eea:	2500      	movs	r5, #0
    3eec:	e7d1      	b.n	3e92 <z_impl_k_mutex_lock+0x82>
	__asm__ volatile(
    3eee:	f386 8811 	msr	BASEPRI, r6
    3ef2:	f3bf 8f6f 	isb	sy
    3ef6:	e7f5      	b.n	3ee4 <z_impl_k_mutex_lock+0xd4>
    3ef8:	200009d8 	.word	0x200009d8
    3efc:	20000ffa 	.word	0x20000ffa

00003f00 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    3f00:	b538      	push	{r3, r4, r5, lr}

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    3f02:	6883      	ldr	r3, [r0, #8]
{
    3f04:	4604      	mov	r4, r0
	CHECKIF(mutex->owner == NULL) {
    3f06:	2b00      	cmp	r3, #0
    3f08:	d032      	beq.n	3f70 <z_impl_k_mutex_unlock+0x70>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    3f0a:	4a1c      	ldr	r2, [pc, #112]	; (3f7c <z_impl_k_mutex_unlock+0x7c>)
    3f0c:	6892      	ldr	r2, [r2, #8]
    3f0e:	4293      	cmp	r3, r2
    3f10:	d131      	bne.n	3f76 <z_impl_k_mutex_unlock+0x76>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    3f12:	7bda      	ldrb	r2, [r3, #15]
    3f14:	3a01      	subs	r2, #1
    3f16:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    3f18:	68c3      	ldr	r3, [r0, #12]
    3f1a:	2b01      	cmp	r3, #1
    3f1c:	d905      	bls.n	3f2a <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
    3f1e:	3b01      	subs	r3, #1
    3f20:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    3f22:	f000 fa9f 	bl	4464 <k_sched_unlock>

	return 0;
    3f26:	2000      	movs	r0, #0
}
    3f28:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    3f2a:	f04f 0320 	mov.w	r3, #32
    3f2e:	f3ef 8511 	mrs	r5, BASEPRI
    3f32:	f383 8812 	msr	BASEPRI_MAX, r3
    3f36:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    3f3a:	6901      	ldr	r1, [r0, #16]
    3f3c:	6880      	ldr	r0, [r0, #8]
    3f3e:	f001 fcd3 	bl	58e8 <adjust_owner_prio.isra.0>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    3f42:	4620      	mov	r0, r4
    3f44:	f001 fd69 	bl	5a1a <z_unpend_first_thread>
	mutex->owner = new_owner;
    3f48:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    3f4a:	b158      	cbz	r0, 3f64 <z_impl_k_mutex_unlock+0x64>
		mutex->owner_orig_prio = new_owner->base.prio;
    3f4c:	f990 200e 	ldrsb.w	r2, [r0, #14]
    3f50:	6122      	str	r2, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    3f52:	2200      	movs	r2, #0
    3f54:	6782      	str	r2, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
    3f56:	f001 fd04 	bl	5962 <z_ready_thread>
		z_reschedule(&lock, key);
    3f5a:	4809      	ldr	r0, [pc, #36]	; (3f80 <z_impl_k_mutex_unlock+0x80>)
    3f5c:	4629      	mov	r1, r5
    3f5e:	f000 f89f 	bl	40a0 <z_reschedule>
    3f62:	e7de      	b.n	3f22 <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
    3f64:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    3f66:	f385 8811 	msr	BASEPRI, r5
    3f6a:	f3bf 8f6f 	isb	sy
    3f6e:	e7d8      	b.n	3f22 <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
    3f70:	f06f 0015 	mvn.w	r0, #21
    3f74:	e7d8      	b.n	3f28 <z_impl_k_mutex_unlock+0x28>
		return -EPERM;
    3f76:	f04f 30ff 	mov.w	r0, #4294967295
    3f7a:	e7d5      	b.n	3f28 <z_impl_k_mutex_unlock+0x28>
    3f7c:	200009d8 	.word	0x200009d8
    3f80:	20000ffa 	.word	0x20000ffa

00003f84 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    3f84:	b538      	push	{r3, r4, r5, lr}
    3f86:	4604      	mov	r4, r0
	__asm__ volatile(
    3f88:	f04f 0320 	mov.w	r3, #32
    3f8c:	f3ef 8511 	mrs	r5, BASEPRI
    3f90:	f383 8812 	msr	BASEPRI_MAX, r3
    3f94:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    3f98:	f001 fd3f 	bl	5a1a <z_unpend_first_thread>

	if (thread != NULL) {
    3f9c:	b148      	cbz	r0, 3fb2 <z_impl_k_sem_give+0x2e>
    3f9e:	2200      	movs	r2, #0
    3fa0:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    3fa2:	f001 fcde 	bl	5962 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    3fa6:	4629      	mov	r1, r5
    3fa8:	4805      	ldr	r0, [pc, #20]	; (3fc0 <z_impl_k_sem_give+0x3c>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    3faa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    3fae:	f000 b877 	b.w	40a0 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    3fb2:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    3fb6:	429a      	cmp	r2, r3
    3fb8:	bf18      	it	ne
    3fba:	3301      	addne	r3, #1
    3fbc:	60a3      	str	r3, [r4, #8]
}
    3fbe:	e7f2      	b.n	3fa6 <z_impl_k_sem_give+0x22>
    3fc0:	20000ffa 	.word	0x20000ffa

00003fc4 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    3fc4:	b513      	push	{r0, r1, r4, lr}
    3fc6:	f04f 0420 	mov.w	r4, #32
    3fca:	f3ef 8111 	mrs	r1, BASEPRI
    3fce:	f384 8812 	msr	BASEPRI_MAX, r4
    3fd2:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    3fd6:	6884      	ldr	r4, [r0, #8]
    3fd8:	b144      	cbz	r4, 3fec <z_impl_k_sem_take+0x28>
		sem->count--;
    3fda:	3c01      	subs	r4, #1
    3fdc:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    3fde:	f381 8811 	msr	BASEPRI, r1
    3fe2:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    3fe6:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    3fe8:	b002      	add	sp, #8
    3fea:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    3fec:	ea52 0403 	orrs.w	r4, r2, r3
    3ff0:	d106      	bne.n	4000 <z_impl_k_sem_take+0x3c>
    3ff2:	f381 8811 	msr	BASEPRI, r1
    3ff6:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    3ffa:	f06f 000f 	mvn.w	r0, #15
    3ffe:	e7f3      	b.n	3fe8 <z_impl_k_sem_take+0x24>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    4000:	e9cd 2300 	strd	r2, r3, [sp]
    4004:	4602      	mov	r2, r0
    4006:	4802      	ldr	r0, [pc, #8]	; (4010 <z_impl_k_sem_take+0x4c>)
    4008:	f000 f99e 	bl	4348 <z_pend_curr>
	return ret;
    400c:	e7ec      	b.n	3fe8 <z_impl_k_sem_take+0x24>
    400e:	bf00      	nop
    4010:	20000ffa 	.word	0x20000ffa

00004014 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(struct k_thread *curr)
{
    4014:	b538      	push	{r3, r4, r5, lr}
	int ret = slice_ticks;
    4016:	4d07      	ldr	r5, [pc, #28]	; (4034 <z_reset_time_slice+0x20>)
    4018:	682c      	ldr	r4, [r5, #0]
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time(curr) != 0) {
    401a:	b154      	cbz	r4, 4032 <z_reset_time_slice+0x1e>
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
    401c:	f7fe fca0 	bl	2960 <sys_clock_elapsed>
    4020:	4b05      	ldr	r3, [pc, #20]	; (4038 <z_reset_time_slice+0x24>)
    4022:	4404      	add	r4, r0
    4024:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
    4026:	6828      	ldr	r0, [r5, #0]
    4028:	2100      	movs	r1, #0
	}
}
    402a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		z_set_timeout_expiry(slice_time(curr), false);
    402e:	f001 bd32 	b.w	5a96 <z_set_timeout_expiry>
}
    4032:	bd38      	pop	{r3, r4, r5, pc}
    4034:	20000a08 	.word	0x20000a08
    4038:	200009d8 	.word	0x200009d8

0000403c <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    403c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    403e:	4604      	mov	r4, r0
    4040:	460d      	mov	r5, r1
	__asm__ volatile(
    4042:	f04f 0320 	mov.w	r3, #32
    4046:	f3ef 8711 	mrs	r7, BASEPRI
    404a:	f383 8812 	msr	BASEPRI_MAX, r3
    404e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    4052:	4e10      	ldr	r6, [pc, #64]	; (4094 <k_sched_time_slice_set+0x58>)
    4054:	2100      	movs	r1, #0
			return (uint32_t)((t * to_hz + off) / from_hz);
    4056:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
    405a:	f240 30e7 	movw	r0, #999	; 0x3e7
    405e:	6131      	str	r1, [r6, #16]
    4060:	2300      	movs	r3, #0
    4062:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    4066:	fbe4 010c 	umlal	r0, r1, r4, ip
    406a:	f7fc f849 	bl	100 <__aeabi_uldivmod>
		slice_ticks = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    406e:	2c00      	cmp	r4, #0
    4070:	4b09      	ldr	r3, [pc, #36]	; (4098 <k_sched_time_slice_set+0x5c>)
    4072:	dc0a      	bgt.n	408a <k_sched_time_slice_set+0x4e>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_ticks = MAX(2, slice_ticks);
    4074:	6018      	str	r0, [r3, #0]
		}
		slice_max_prio = prio;
    4076:	4b09      	ldr	r3, [pc, #36]	; (409c <k_sched_time_slice_set+0x60>)
		z_reset_time_slice(_current);
    4078:	68b0      	ldr	r0, [r6, #8]
		slice_max_prio = prio;
    407a:	601d      	str	r5, [r3, #0]
		z_reset_time_slice(_current);
    407c:	f7ff ffca 	bl	4014 <z_reset_time_slice>
	__asm__ volatile(
    4080:	f387 8811 	msr	BASEPRI, r7
    4084:	f3bf 8f6f 	isb	sy
	}
}
    4088:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			slice_ticks = MAX(2, slice_ticks);
    408a:	2802      	cmp	r0, #2
    408c:	bfb8      	it	lt
    408e:	2002      	movlt	r0, #2
    4090:	e7f0      	b.n	4074 <k_sched_time_slice_set+0x38>
    4092:	bf00      	nop
    4094:	200009d8 	.word	0x200009d8
    4098:	20000a08 	.word	0x20000a08
    409c:	20000a04 	.word	0x20000a04

000040a0 <z_reschedule>:
{
#ifdef CONFIG_SMP
	_current_cpu->swap_ok = 0;
#endif

	return arch_irq_unlocked(key) && !arch_is_in_isr();
    40a0:	b949      	cbnz	r1, 40b6 <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    40a2:	f3ef 8005 	mrs	r0, IPSR
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
	if (resched(key.key) && need_swap()) {
    40a6:	b930      	cbnz	r0, 40b6 <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
    40a8:	4b05      	ldr	r3, [pc, #20]	; (40c0 <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
    40aa:	69da      	ldr	r2, [r3, #28]
    40ac:	689b      	ldr	r3, [r3, #8]
    40ae:	429a      	cmp	r2, r3
    40b0:	d001      	beq.n	40b6 <z_reschedule+0x16>
	ret = arch_swap(key);
    40b2:	f7fd b953 	b.w	135c <arch_swap>
    40b6:	f381 8811 	msr	BASEPRI, r1
    40ba:	f3bf 8f6f 	isb	sy
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    40be:	4770      	bx	lr
    40c0:	200009d8 	.word	0x200009d8

000040c4 <k_sched_lock>:
	__asm__ volatile(
    40c4:	f04f 0320 	mov.w	r3, #32
    40c8:	f3ef 8111 	mrs	r1, BASEPRI
    40cc:	f383 8812 	msr	BASEPRI_MAX, r3
    40d0:	f3bf 8f6f 	isb	sy
    40d4:	4b04      	ldr	r3, [pc, #16]	; (40e8 <k_sched_lock+0x24>)
    40d6:	689a      	ldr	r2, [r3, #8]
    40d8:	7bd3      	ldrb	r3, [r2, #15]
    40da:	3b01      	subs	r3, #1
    40dc:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    40de:	f381 8811 	msr	BASEPRI, r1
    40e2:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    40e6:	4770      	bx	lr
    40e8:	200009d8 	.word	0x200009d8

000040ec <update_cache>:
{
    40ec:	b538      	push	{r3, r4, r5, lr}
    40ee:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
    40f0:	480c      	ldr	r0, [pc, #48]	; (4124 <update_cache+0x38>)
    40f2:	4d0d      	ldr	r5, [pc, #52]	; (4128 <update_cache+0x3c>)
    40f4:	f001 fc2f 	bl	5956 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    40f8:	4604      	mov	r4, r0
    40fa:	b900      	cbnz	r0, 40fe <update_cache+0x12>
    40fc:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
    40fe:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
    4100:	b94a      	cbnz	r2, 4116 <update_cache+0x2a>
	if (z_is_thread_prevented_from_running(_current)) {
    4102:	7b5a      	ldrb	r2, [r3, #13]
    4104:	06d2      	lsls	r2, r2, #27
    4106:	d106      	bne.n	4116 <update_cache+0x2a>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    4108:	69a2      	ldr	r2, [r4, #24]
    410a:	b922      	cbnz	r2, 4116 <update_cache+0x2a>
	if (is_preempt(_current) || is_metairq(thread)) {
    410c:	89da      	ldrh	r2, [r3, #14]
    410e:	2a7f      	cmp	r2, #127	; 0x7f
    4110:	d901      	bls.n	4116 <update_cache+0x2a>
		_kernel.ready_q.cache = _current;
    4112:	61eb      	str	r3, [r5, #28]
}
    4114:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    4116:	429c      	cmp	r4, r3
    4118:	d002      	beq.n	4120 <update_cache+0x34>
			z_reset_time_slice(thread);
    411a:	4620      	mov	r0, r4
    411c:	f7ff ff7a 	bl	4014 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    4120:	61ec      	str	r4, [r5, #28]
}
    4122:	e7f7      	b.n	4114 <update_cache+0x28>
    4124:	200009f8 	.word	0x200009f8
    4128:	200009d8 	.word	0x200009d8

0000412c <move_thread_to_end_of_prio_q>:
{
    412c:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    412e:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    4132:	7b43      	ldrb	r3, [r0, #13]
    4134:	2a00      	cmp	r2, #0
{
    4136:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    4138:	da04      	bge.n	4144 <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    413a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    413e:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
    4140:	f001 fbe1 	bl	5906 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    4144:	7b4b      	ldrb	r3, [r1, #13]
	return list->head == list;
    4146:	4a15      	ldr	r2, [pc, #84]	; (419c <move_thread_to_end_of_prio_q+0x70>)
    4148:	f063 037f 	orn	r3, r3, #127	; 0x7f
    414c:	734b      	strb	r3, [r1, #13]
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
    414e:	e9d2 3408 	ldrd	r3, r4, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4152:	f102 0520 	add.w	r5, r2, #32
    4156:	42ab      	cmp	r3, r5
    4158:	d01b      	beq.n	4192 <move_thread_to_end_of_prio_q+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    415a:	b1d3      	cbz	r3, 4192 <move_thread_to_end_of_prio_q+0x66>
	int32_t b1 = thread_1->base.prio;
    415c:	f991 600e 	ldrsb.w	r6, [r1, #14]
	int32_t b2 = thread_2->base.prio;
    4160:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    4164:	4286      	cmp	r6, r0
    4166:	d00f      	beq.n	4188 <move_thread_to_end_of_prio_q+0x5c>
		return b2 - b1;
    4168:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    416a:	2800      	cmp	r0, #0
    416c:	dd0c      	ble.n	4188 <move_thread_to_end_of_prio_q+0x5c>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    416e:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
    4170:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
    4174:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    4176:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
    4178:	6890      	ldr	r0, [r2, #8]
    417a:	1a43      	subs	r3, r0, r1
    417c:	4258      	negs	r0, r3
}
    417e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    4182:	4158      	adcs	r0, r3
    4184:	f7ff bfb2 	b.w	40ec <update_cache>
	return (node == list->tail) ? NULL : node->next;
    4188:	42a3      	cmp	r3, r4
    418a:	d002      	beq.n	4192 <move_thread_to_end_of_prio_q+0x66>
    418c:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    418e:	2b00      	cmp	r3, #0
    4190:	d1e6      	bne.n	4160 <move_thread_to_end_of_prio_q+0x34>
	node->prev = tail;
    4192:	e9c1 5400 	strd	r5, r4, [r1]
	tail->next = node;
    4196:	6021      	str	r1, [r4, #0]
	list->tail = node;
    4198:	6251      	str	r1, [r2, #36]	; 0x24
}
    419a:	e7ed      	b.n	4178 <move_thread_to_end_of_prio_q+0x4c>
    419c:	200009d8 	.word	0x200009d8

000041a0 <z_time_slice>:
{
    41a0:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    41a2:	f04f 0320 	mov.w	r3, #32
    41a6:	f3ef 8511 	mrs	r5, BASEPRI
    41aa:	f383 8812 	msr	BASEPRI_MAX, r3
    41ae:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    41b2:	4b17      	ldr	r3, [pc, #92]	; (4210 <z_time_slice+0x70>)
    41b4:	4a17      	ldr	r2, [pc, #92]	; (4214 <z_time_slice+0x74>)
    41b6:	689c      	ldr	r4, [r3, #8]
    41b8:	6811      	ldr	r1, [r2, #0]
    41ba:	428c      	cmp	r4, r1
    41bc:	d107      	bne.n	41ce <z_time_slice+0x2e>
	z_reset_time_slice(curr);
    41be:	4620      	mov	r0, r4
    41c0:	f7ff ff28 	bl	4014 <z_reset_time_slice>
	__asm__ volatile(
    41c4:	f385 8811 	msr	BASEPRI, r5
    41c8:	f3bf 8f6f 	isb	sy
}
    41cc:	bd38      	pop	{r3, r4, r5, pc}
	pending_current = NULL;
    41ce:	2100      	movs	r1, #0
    41d0:	6011      	str	r1, [r2, #0]
	int ret = slice_ticks;
    41d2:	4a11      	ldr	r2, [pc, #68]	; (4218 <z_time_slice+0x78>)
	if (slice_time(_current) && sliceable(_current)) {
    41d4:	6812      	ldr	r2, [r2, #0]
    41d6:	b1c2      	cbz	r2, 420a <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
    41d8:	89e2      	ldrh	r2, [r4, #14]
    41da:	2a7f      	cmp	r2, #127	; 0x7f
    41dc:	d815      	bhi.n	420a <z_time_slice+0x6a>
		&& !z_is_thread_prevented_from_running(thread)
    41de:	7b62      	ldrb	r2, [r4, #13]
    41e0:	06d2      	lsls	r2, r2, #27
    41e2:	d112      	bne.n	420a <z_time_slice+0x6a>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    41e4:	4a0d      	ldr	r2, [pc, #52]	; (421c <z_time_slice+0x7c>)
    41e6:	f994 100e 	ldrsb.w	r1, [r4, #14]
    41ea:	6812      	ldr	r2, [r2, #0]
    41ec:	4291      	cmp	r1, r2
    41ee:	db0c      	blt.n	420a <z_time_slice+0x6a>
	if (slice_time(_current) && sliceable(_current)) {
    41f0:	4a0b      	ldr	r2, [pc, #44]	; (4220 <z_time_slice+0x80>)
    41f2:	4294      	cmp	r4, r2
    41f4:	d009      	beq.n	420a <z_time_slice+0x6a>
		if (ticks >= _current_cpu->slice_ticks) {
    41f6:	691a      	ldr	r2, [r3, #16]
    41f8:	4282      	cmp	r2, r0
    41fa:	dc03      	bgt.n	4204 <z_time_slice+0x64>
		move_thread_to_end_of_prio_q(curr);
    41fc:	4620      	mov	r0, r4
    41fe:	f7ff ff95 	bl	412c <move_thread_to_end_of_prio_q>
    4202:	e7dc      	b.n	41be <z_time_slice+0x1e>
			_current_cpu->slice_ticks -= ticks;
    4204:	1a12      	subs	r2, r2, r0
		_current_cpu->slice_ticks = 0;
    4206:	611a      	str	r2, [r3, #16]
    4208:	e7dc      	b.n	41c4 <z_time_slice+0x24>
    420a:	2200      	movs	r2, #0
    420c:	e7fb      	b.n	4206 <z_time_slice+0x66>
    420e:	bf00      	nop
    4210:	200009d8 	.word	0x200009d8
    4214:	20000a00 	.word	0x20000a00
    4218:	20000a08 	.word	0x20000a08
    421c:	20000a04 	.word	0x20000a04
    4220:	200001f0 	.word	0x200001f0

00004224 <ready_thread>:
{
    4224:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    4226:	f990 200d 	ldrsb.w	r2, [r0, #13]
    422a:	7b43      	ldrb	r3, [r0, #13]
    422c:	2a00      	cmp	r2, #0
    422e:	db2a      	blt.n	4286 <ready_thread+0x62>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    4230:	06da      	lsls	r2, r3, #27
    4232:	d128      	bne.n	4286 <ready_thread+0x62>
    4234:	6982      	ldr	r2, [r0, #24]
    4236:	bb32      	cbnz	r2, 4286 <ready_thread+0x62>
	return list->head == list;
    4238:	4a14      	ldr	r2, [pc, #80]	; (428c <ready_thread+0x68>)
	thread->base.thread_state |= _THREAD_QUEUED;
    423a:	f063 037f 	orn	r3, r3, #127	; 0x7f
    423e:	7343      	strb	r3, [r0, #13]
	return (node == list->tail) ? NULL : node->next;
    4240:	e9d2 3408 	ldrd	r3, r4, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4244:	f102 0520 	add.w	r5, r2, #32
    4248:	42ab      	cmp	r3, r5
    424a:	d017      	beq.n	427c <ready_thread+0x58>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    424c:	b1b3      	cbz	r3, 427c <ready_thread+0x58>
	int32_t b1 = thread_1->base.prio;
    424e:	f990 600e 	ldrsb.w	r6, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    4252:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
    4256:	428e      	cmp	r6, r1
    4258:	d00b      	beq.n	4272 <ready_thread+0x4e>
		return b2 - b1;
    425a:	1b89      	subs	r1, r1, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    425c:	2900      	cmp	r1, #0
    425e:	dd08      	ble.n	4272 <ready_thread+0x4e>
	sys_dnode_t *const prev = successor->prev;
    4260:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    4262:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
    4266:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    4268:	6058      	str	r0, [r3, #4]
}
    426a:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    426c:	2000      	movs	r0, #0
    426e:	f7ff bf3d 	b.w	40ec <update_cache>
	return (node == list->tail) ? NULL : node->next;
    4272:	42a3      	cmp	r3, r4
    4274:	d002      	beq.n	427c <ready_thread+0x58>
    4276:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4278:	2b00      	cmp	r3, #0
    427a:	d1ea      	bne.n	4252 <ready_thread+0x2e>
	node->prev = tail;
    427c:	e9c0 5400 	strd	r5, r4, [r0]
	tail->next = node;
    4280:	6020      	str	r0, [r4, #0]
	list->tail = node;
    4282:	6250      	str	r0, [r2, #36]	; 0x24
}
    4284:	e7f1      	b.n	426a <ready_thread+0x46>
}
    4286:	bc70      	pop	{r4, r5, r6}
    4288:	4770      	bx	lr
    428a:	bf00      	nop
    428c:	200009d8 	.word	0x200009d8

00004290 <z_sched_start>:
{
    4290:	b510      	push	{r4, lr}
	__asm__ volatile(
    4292:	f04f 0220 	mov.w	r2, #32
    4296:	f3ef 8411 	mrs	r4, BASEPRI
    429a:	f382 8812 	msr	BASEPRI_MAX, r2
    429e:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    42a2:	7b42      	ldrb	r2, [r0, #13]
	if (z_has_thread_started(thread)) {
    42a4:	0751      	lsls	r1, r2, #29
    42a6:	d404      	bmi.n	42b2 <z_sched_start+0x22>
	__asm__ volatile(
    42a8:	f384 8811 	msr	BASEPRI, r4
    42ac:	f3bf 8f6f 	isb	sy
}
    42b0:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    42b2:	f022 0204 	bic.w	r2, r2, #4
    42b6:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    42b8:	f7ff ffb4 	bl	4224 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    42bc:	4621      	mov	r1, r4
    42be:	4802      	ldr	r0, [pc, #8]	; (42c8 <z_sched_start+0x38>)
}
    42c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    42c4:	f7ff beec 	b.w	40a0 <z_reschedule>
    42c8:	20000ffa 	.word	0x20000ffa

000042cc <unready_thread>:
{
    42cc:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    42ce:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    42d2:	7b43      	ldrb	r3, [r0, #13]
    42d4:	2a00      	cmp	r2, #0
{
    42d6:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    42d8:	da04      	bge.n	42e4 <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    42da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    42de:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    42e0:	f001 fb11 	bl	5906 <sys_dlist_remove>
	update_cache(thread == _current);
    42e4:	4b04      	ldr	r3, [pc, #16]	; (42f8 <unready_thread+0x2c>)
    42e6:	6898      	ldr	r0, [r3, #8]
    42e8:	1a43      	subs	r3, r0, r1
    42ea:	4258      	negs	r0, r3
    42ec:	4158      	adcs	r0, r3
}
    42ee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    42f2:	f7ff befb 	b.w	40ec <update_cache>
    42f6:	bf00      	nop
    42f8:	200009d8 	.word	0x200009d8

000042fc <pend>:
{
    42fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4300:	4606      	mov	r6, r0
    4302:	4615      	mov	r5, r2
    4304:	461c      	mov	r4, r3
	__asm__ volatile(
    4306:	f04f 0320 	mov.w	r3, #32
    430a:	f3ef 8711 	mrs	r7, BASEPRI
    430e:	f383 8812 	msr	BASEPRI_MAX, r3
    4312:	f3bf 8f6f 	isb	sy
		add_to_waitq_locked(thread, wait_q);
    4316:	f001 fb56 	bl	59c6 <add_to_waitq_locked>
	__asm__ volatile(
    431a:	f387 8811 	msr	BASEPRI, r7
    431e:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4322:	f1b4 3fff 	cmp.w	r4, #4294967295
    4326:	bf08      	it	eq
    4328:	f1b5 3fff 	cmpeq.w	r5, #4294967295
    432c:	d008      	beq.n	4340 <pend+0x44>
    432e:	462a      	mov	r2, r5
    4330:	4623      	mov	r3, r4
    4332:	f106 0018 	add.w	r0, r6, #24
    4336:	4903      	ldr	r1, [pc, #12]	; (4344 <pend+0x48>)
}
    4338:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    433c:	f000 ba18 	b.w	4770 <z_add_timeout>
    4340:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4344:	00005983 	.word	0x00005983

00004348 <z_pend_curr>:
{
    4348:	b510      	push	{r4, lr}
	pending_current = _current;
    434a:	4b07      	ldr	r3, [pc, #28]	; (4368 <z_pend_curr+0x20>)
    434c:	6898      	ldr	r0, [r3, #8]
    434e:	4b07      	ldr	r3, [pc, #28]	; (436c <z_pend_curr+0x24>)
{
    4350:	460c      	mov	r4, r1
	pending_current = _current;
    4352:	6018      	str	r0, [r3, #0]
{
    4354:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
    4356:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    435a:	f7ff ffcf 	bl	42fc <pend>
    435e:	4620      	mov	r0, r4
}
    4360:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    4364:	f7fc bffa 	b.w	135c <arch_swap>
    4368:	200009d8 	.word	0x200009d8
    436c:	20000a00 	.word	0x20000a00

00004370 <z_set_prio>:
{
    4370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4372:	4604      	mov	r4, r0
	__asm__ volatile(
    4374:	f04f 0320 	mov.w	r3, #32
    4378:	f3ef 8611 	mrs	r6, BASEPRI
    437c:	f383 8812 	msr	BASEPRI_MAX, r3
    4380:	f3bf 8f6f 	isb	sy
	uint8_t state = thread->base.thread_state;
    4384:	7b43      	ldrb	r3, [r0, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    4386:	06da      	lsls	r2, r3, #27
				thread->base.prio = prio;
    4388:	b249      	sxtb	r1, r1
    438a:	d133      	bne.n	43f4 <z_set_prio+0x84>
		if (need_sched) {
    438c:	6982      	ldr	r2, [r0, #24]
    438e:	bb8a      	cbnz	r2, 43f4 <z_set_prio+0x84>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4390:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4394:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    4396:	f001 fab6 	bl	5906 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    439a:	7b43      	ldrb	r3, [r0, #13]
	return list->head == list;
    439c:	4a17      	ldr	r2, [pc, #92]	; (43fc <z_set_prio+0x8c>)
				thread->base.prio = prio;
    439e:	7381      	strb	r1, [r0, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    43a0:	f063 037f 	orn	r3, r3, #127	; 0x7f
    43a4:	7343      	strb	r3, [r0, #13]
    43a6:	4610      	mov	r0, r2
    43a8:	f850 3f20 	ldr.w	r3, [r0, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    43ac:	4283      	cmp	r3, r0
    43ae:	d01b      	beq.n	43e8 <z_set_prio+0x78>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    43b0:	b1d3      	cbz	r3, 43e8 <z_set_prio+0x78>
	return (node == list->tail) ? NULL : node->next;
    43b2:	6a57      	ldr	r7, [r2, #36]	; 0x24
	int32_t b2 = thread_2->base.prio;
    43b4:	f993 500e 	ldrsb.w	r5, [r3, #14]
	if (b1 != b2) {
    43b8:	42a9      	cmp	r1, r5
    43ba:	d010      	beq.n	43de <z_set_prio+0x6e>
		return b2 - b1;
    43bc:	1a6d      	subs	r5, r5, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    43be:	2d00      	cmp	r5, #0
    43c0:	dd0d      	ble.n	43de <z_set_prio+0x6e>
	sys_dnode_t *const prev = successor->prev;
    43c2:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    43c4:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    43c8:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    43ca:	605c      	str	r4, [r3, #4]
			update_cache(1);
    43cc:	2001      	movs	r0, #1
    43ce:	f7ff fe8d 	bl	40ec <update_cache>
    43d2:	2001      	movs	r0, #1
	__asm__ volatile(
    43d4:	f386 8811 	msr	BASEPRI, r6
    43d8:	f3bf 8f6f 	isb	sy
}
    43dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    43de:	42bb      	cmp	r3, r7
    43e0:	d002      	beq.n	43e8 <z_set_prio+0x78>
    43e2:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    43e4:	2b00      	cmp	r3, #0
    43e6:	d1e5      	bne.n	43b4 <z_set_prio+0x44>
	sys_dnode_t *const tail = list->tail;
    43e8:	6a53      	ldr	r3, [r2, #36]	; 0x24
	node->prev = tail;
    43ea:	e9c4 0300 	strd	r0, r3, [r4]
	tail->next = node;
    43ee:	601c      	str	r4, [r3, #0]
	list->tail = node;
    43f0:	6254      	str	r4, [r2, #36]	; 0x24
}
    43f2:	e7eb      	b.n	43cc <z_set_prio+0x5c>
			thread->base.prio = prio;
    43f4:	73a1      	strb	r1, [r4, #14]
    43f6:	2000      	movs	r0, #0
    43f8:	e7ec      	b.n	43d4 <z_set_prio+0x64>
    43fa:	bf00      	nop
    43fc:	200009d8 	.word	0x200009d8

00004400 <z_impl_k_thread_suspend>:
{
    4400:	b570      	push	{r4, r5, r6, lr}
    4402:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    4404:	3018      	adds	r0, #24
    4406:	f001 fb20 	bl	5a4a <z_abort_timeout>
	__asm__ volatile(
    440a:	f04f 0320 	mov.w	r3, #32
    440e:	f3ef 8611 	mrs	r6, BASEPRI
    4412:	f383 8812 	msr	BASEPRI_MAX, r3
    4416:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    441a:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return (thread->base.thread_state & state) != 0U;
    441e:	7b63      	ldrb	r3, [r4, #13]
    4420:	2a00      	cmp	r2, #0
    4422:	da05      	bge.n	4430 <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4424:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4428:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    442a:	4620      	mov	r0, r4
    442c:	f001 fa6b 	bl	5906 <sys_dlist_remove>
		update_cache(thread == _current);
    4430:	4d0b      	ldr	r5, [pc, #44]	; (4460 <z_impl_k_thread_suspend+0x60>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    4432:	7b63      	ldrb	r3, [r4, #13]
    4434:	68a8      	ldr	r0, [r5, #8]
    4436:	f043 0310 	orr.w	r3, r3, #16
    443a:	7363      	strb	r3, [r4, #13]
    443c:	1b03      	subs	r3, r0, r4
    443e:	4258      	negs	r0, r3
    4440:	4158      	adcs	r0, r3
    4442:	f7ff fe53 	bl	40ec <update_cache>
	__asm__ volatile(
    4446:	f386 8811 	msr	BASEPRI, r6
    444a:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    444e:	68ab      	ldr	r3, [r5, #8]
    4450:	42a3      	cmp	r3, r4
    4452:	d103      	bne.n	445c <z_impl_k_thread_suspend+0x5c>
}
    4454:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    4458:	f001 ba73 	b.w	5942 <z_reschedule_unlocked>
}
    445c:	bd70      	pop	{r4, r5, r6, pc}
    445e:	bf00      	nop
    4460:	200009d8 	.word	0x200009d8

00004464 <k_sched_unlock>:
{
    4464:	b510      	push	{r4, lr}
	__asm__ volatile(
    4466:	f04f 0320 	mov.w	r3, #32
    446a:	f3ef 8411 	mrs	r4, BASEPRI
    446e:	f383 8812 	msr	BASEPRI_MAX, r3
    4472:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    4476:	4b08      	ldr	r3, [pc, #32]	; (4498 <k_sched_unlock+0x34>)
    4478:	689a      	ldr	r2, [r3, #8]
    447a:	7bd3      	ldrb	r3, [r2, #15]
    447c:	3301      	adds	r3, #1
    447e:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    4480:	2000      	movs	r0, #0
    4482:	f7ff fe33 	bl	40ec <update_cache>
	__asm__ volatile(
    4486:	f384 8811 	msr	BASEPRI, r4
    448a:	f3bf 8f6f 	isb	sy
}
    448e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    4492:	f001 ba56 	b.w	5942 <z_reschedule_unlocked>
    4496:	bf00      	nop
    4498:	200009d8 	.word	0x200009d8

0000449c <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    449c:	4b04      	ldr	r3, [pc, #16]	; (44b0 <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    449e:	2100      	movs	r1, #0
    44a0:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    44a4:	e9c3 2208 	strd	r2, r2, [r3, #32]
    44a8:	4608      	mov	r0, r1
    44aa:	f7ff bdc7 	b.w	403c <k_sched_time_slice_set>
    44ae:	bf00      	nop
    44b0:	200009d8 	.word	0x200009d8

000044b4 <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
    44b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    44b6:	f04f 0320 	mov.w	r3, #32
    44ba:	f3ef 8511 	mrs	r5, BASEPRI
    44be:	f383 8812 	msr	BASEPRI_MAX, r3
    44c2:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    44c6:	491a      	ldr	r1, [pc, #104]	; (4530 <z_impl_k_yield+0x7c>)
    44c8:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    44ca:	7b43      	ldrb	r3, [r0, #13]
    44cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    44d0:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    44d2:	f001 fa18 	bl	5906 <sys_dlist_remove>
	}
	queue_thread(_current);
    44d6:	688b      	ldr	r3, [r1, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    44d8:	7b5a      	ldrb	r2, [r3, #13]
	return list->head == list;
    44da:	4608      	mov	r0, r1
    44dc:	f062 027f 	orn	r2, r2, #127	; 0x7f
    44e0:	735a      	strb	r2, [r3, #13]
    44e2:	f850 2f20 	ldr.w	r2, [r0, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    44e6:	4282      	cmp	r2, r0
    44e8:	d01c      	beq.n	4524 <z_impl_k_yield+0x70>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    44ea:	b1da      	cbz	r2, 4524 <z_impl_k_yield+0x70>
	return (node == list->tail) ? NULL : node->next;
    44ec:	6a4f      	ldr	r7, [r1, #36]	; 0x24
	int32_t b1 = thread_1->base.prio;
    44ee:	f993 600e 	ldrsb.w	r6, [r3, #14]
	int32_t b2 = thread_2->base.prio;
    44f2:	f992 400e 	ldrsb.w	r4, [r2, #14]
	if (b1 != b2) {
    44f6:	42a6      	cmp	r6, r4
    44f8:	d00f      	beq.n	451a <z_impl_k_yield+0x66>
		return b2 - b1;
    44fa:	1ba4      	subs	r4, r4, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    44fc:	2c00      	cmp	r4, #0
    44fe:	dd0c      	ble.n	451a <z_impl_k_yield+0x66>
	sys_dnode_t *const prev = successor->prev;
    4500:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    4502:	e9c3 2100 	strd	r2, r1, [r3]
	prev->next = node;
    4506:	600b      	str	r3, [r1, #0]
	successor->prev = node;
    4508:	6053      	str	r3, [r2, #4]
	update_cache(1);
    450a:	2001      	movs	r0, #1
    450c:	f7ff fdee 	bl	40ec <update_cache>
    4510:	4628      	mov	r0, r5
	z_swap(&sched_spinlock, key);
}
    4512:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    4516:	f7fc bf21 	b.w	135c <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    451a:	42ba      	cmp	r2, r7
    451c:	d002      	beq.n	4524 <z_impl_k_yield+0x70>
    451e:	6812      	ldr	r2, [r2, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4520:	2a00      	cmp	r2, #0
    4522:	d1e6      	bne.n	44f2 <z_impl_k_yield+0x3e>
	sys_dnode_t *const tail = list->tail;
    4524:	6a4a      	ldr	r2, [r1, #36]	; 0x24
	node->prev = tail;
    4526:	e9c3 0200 	strd	r0, r2, [r3]
	tail->next = node;
    452a:	6013      	str	r3, [r2, #0]
	list->tail = node;
    452c:	624b      	str	r3, [r1, #36]	; 0x24
}
    452e:	e7ec      	b.n	450a <z_impl_k_yield+0x56>
    4530:	200009d8 	.word	0x200009d8

00004534 <z_tick_sleep>:
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    4534:	ea50 0301 	orrs.w	r3, r0, r1
{
    4538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    453c:	4605      	mov	r5, r0
    453e:	460e      	mov	r6, r1
	if (ticks == 0) {
    4540:	d103      	bne.n	454a <z_tick_sleep+0x16>
	z_impl_k_yield();
    4542:	f7ff ffb7 	bl	44b4 <z_impl_k_yield>
	if (ticks > 0) {
		return ticks;
	}
#endif

	return 0;
    4546:	2000      	movs	r0, #0
    4548:	e033      	b.n	45b2 <z_tick_sleep+0x7e>
	if (Z_TICK_ABS(ticks) <= 0) {
    454a:	f06f 0401 	mvn.w	r4, #1
    454e:	1a24      	subs	r4, r4, r0
    4550:	f04f 33ff 	mov.w	r3, #4294967295
    4554:	eb63 0301 	sbc.w	r3, r3, r1
    4558:	2c01      	cmp	r4, #1
    455a:	f173 0300 	sbcs.w	r3, r3, #0
    455e:	da02      	bge.n	4566 <z_tick_sleep+0x32>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    4560:	f001 fab3 	bl	5aca <sys_clock_tick_get_32>
    4564:	1944      	adds	r4, r0, r5
    4566:	f04f 0320 	mov.w	r3, #32
    456a:	f3ef 8811 	mrs	r8, BASEPRI
    456e:	f383 8812 	msr	BASEPRI_MAX, r3
    4572:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    4576:	4f10      	ldr	r7, [pc, #64]	; (45b8 <z_tick_sleep+0x84>)
    4578:	4b10      	ldr	r3, [pc, #64]	; (45bc <z_tick_sleep+0x88>)
    457a:	68b8      	ldr	r0, [r7, #8]
    457c:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    457e:	f7ff fea5 	bl	42cc <unready_thread>
	z_add_thread_timeout(_current, timeout);
    4582:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    4584:	490e      	ldr	r1, [pc, #56]	; (45c0 <z_tick_sleep+0x8c>)
    4586:	462a      	mov	r2, r5
    4588:	4633      	mov	r3, r6
    458a:	3018      	adds	r0, #24
    458c:	f000 f8f0 	bl	4770 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    4590:	68ba      	ldr	r2, [r7, #8]
    4592:	7b53      	ldrb	r3, [r2, #13]
    4594:	f043 0310 	orr.w	r3, r3, #16
    4598:	7353      	strb	r3, [r2, #13]
    459a:	4640      	mov	r0, r8
    459c:	f7fc fede 	bl	135c <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    45a0:	f001 fa93 	bl	5aca <sys_clock_tick_get_32>
    45a4:	1a20      	subs	r0, r4, r0
    45a6:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    45aa:	2801      	cmp	r0, #1
    45ac:	f173 0300 	sbcs.w	r3, r3, #0
    45b0:	dbc9      	blt.n	4546 <z_tick_sleep+0x12>
}
    45b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    45b6:	bf00      	nop
    45b8:	200009d8 	.word	0x200009d8
    45bc:	20000a00 	.word	0x20000a00
    45c0:	00005983 	.word	0x00005983

000045c4 <z_impl_k_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    45c4:	f1b1 3fff 	cmp.w	r1, #4294967295
    45c8:	bf08      	it	eq
    45ca:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
    45ce:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    45d0:	d106      	bne.n	45e0 <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    45d2:	4b08      	ldr	r3, [pc, #32]	; (45f4 <z_impl_k_sleep+0x30>)
    45d4:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    45d6:	f7ff ff13 	bl	4400 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    45da:	f04f 30ff 	mov.w	r0, #4294967295
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    45de:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
    45e0:	f7ff ffa8 	bl	4534 <z_tick_sleep>
			return ((t * to_hz + off) / from_hz);
    45e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    45e8:	fb80 0303 	smull	r0, r3, r0, r3
    45ec:	0bc0      	lsrs	r0, r0, #15
    45ee:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    45f2:	e7f4      	b.n	45de <z_impl_k_sleep+0x1a>
    45f4:	200009d8 	.word	0x200009d8

000045f8 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    45f8:	4b01      	ldr	r3, [pc, #4]	; (4600 <z_impl_z_current_get+0x8>)
    45fa:	6898      	ldr	r0, [r3, #8]
    45fc:	4770      	bx	lr
    45fe:	bf00      	nop
    4600:	200009d8 	.word	0x200009d8

00004604 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    4604:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4608:	4604      	mov	r4, r0
    460a:	f04f 0320 	mov.w	r3, #32
    460e:	f3ef 8611 	mrs	r6, BASEPRI
    4612:	f383 8812 	msr	BASEPRI_MAX, r3
    4616:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    461a:	7b43      	ldrb	r3, [r0, #13]
    461c:	071a      	lsls	r2, r3, #28
    461e:	d505      	bpl.n	462c <z_thread_abort+0x28>
	__asm__ volatile(
    4620:	f386 8811 	msr	BASEPRI, r6
    4624:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    4628:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
    462c:	f023 0220 	bic.w	r2, r3, #32
    4630:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    4634:	09d2      	lsrs	r2, r2, #7
    4636:	d120      	bne.n	467a <z_thread_abort+0x76>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    4638:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
    463a:	68a3      	ldr	r3, [r4, #8]
    463c:	b113      	cbz	r3, 4644 <z_thread_abort+0x40>
			unpend_thread_no_timeout(thread);
    463e:	4620      	mov	r0, r4
    4640:	f001 f969 	bl	5916 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    4644:	f104 0018 	add.w	r0, r4, #24
    4648:	f001 f9ff 	bl	5a4a <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    464c:	f104 0758 	add.w	r7, r4, #88	; 0x58
    4650:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    4654:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4656:	42bd      	cmp	r5, r7
    4658:	d000      	beq.n	465c <z_thread_abort+0x58>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    465a:	b9b5      	cbnz	r5, 468a <z_thread_abort+0x86>
		update_cache(1);
    465c:	2001      	movs	r0, #1
    465e:	f7ff fd45 	bl	40ec <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    4662:	4b10      	ldr	r3, [pc, #64]	; (46a4 <z_thread_abort+0xa0>)
    4664:	689b      	ldr	r3, [r3, #8]
    4666:	42a3      	cmp	r3, r4
    4668:	d1da      	bne.n	4620 <z_thread_abort+0x1c>
    466a:	f3ef 8305 	mrs	r3, IPSR
    466e:	2b00      	cmp	r3, #0
    4670:	d1d6      	bne.n	4620 <z_thread_abort+0x1c>
    4672:	4630      	mov	r0, r6
    4674:	f7fc fe72 	bl	135c <arch_swap>
	return ret;
    4678:	e7d2      	b.n	4620 <z_thread_abort+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    467a:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    467e:	f043 0308 	orr.w	r3, r3, #8
    4682:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    4684:	f001 f93f 	bl	5906 <sys_dlist_remove>
}
    4688:	e7d7      	b.n	463a <z_thread_abort+0x36>
		unpend_thread_no_timeout(thread);
    468a:	4628      	mov	r0, r5
    468c:	f001 f943 	bl	5916 <unpend_thread_no_timeout>
    4690:	f105 0018 	add.w	r0, r5, #24
    4694:	f001 f9d9 	bl	5a4a <z_abort_timeout>
    4698:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    469c:	4628      	mov	r0, r5
    469e:	f7ff fdc1 	bl	4224 <ready_thread>
    46a2:	e7d7      	b.n	4654 <z_thread_abort+0x50>
    46a4:	200009d8 	.word	0x200009d8

000046a8 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    46a8:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    46aa:	4806      	ldr	r0, [pc, #24]	; (46c4 <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    46ac:	4a06      	ldr	r2, [pc, #24]	; (46c8 <z_data_copy+0x20>)
    46ae:	4907      	ldr	r1, [pc, #28]	; (46cc <z_data_copy+0x24>)
    46b0:	1a12      	subs	r2, r2, r0
    46b2:	f001 f8c6 	bl	5842 <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    46b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    46ba:	4a05      	ldr	r2, [pc, #20]	; (46d0 <z_data_copy+0x28>)
    46bc:	4905      	ldr	r1, [pc, #20]	; (46d4 <z_data_copy+0x2c>)
    46be:	4806      	ldr	r0, [pc, #24]	; (46d8 <z_data_copy+0x30>)
    46c0:	f001 b8bf 	b.w	5842 <z_early_memcpy>
    46c4:	20000000 	.word	0x20000000
    46c8:	200001d0 	.word	0x200001d0
    46cc:	00006124 	.word	0x00006124
    46d0:	00000000 	.word	0x00000000
    46d4:	00006124 	.word	0x00006124
    46d8:	20000000 	.word	0x20000000

000046dc <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    46dc:	4b03      	ldr	r3, [pc, #12]	; (46ec <elapsed+0x10>)
    46de:	681b      	ldr	r3, [r3, #0]
    46e0:	b90b      	cbnz	r3, 46e6 <elapsed+0xa>
    46e2:	f7fe b93d 	b.w	2960 <sys_clock_elapsed>
}
    46e6:	2000      	movs	r0, #0
    46e8:	4770      	bx	lr
    46ea:	bf00      	nop
    46ec:	20000a0c 	.word	0x20000a0c

000046f0 <next_timeout>:
	return list->head == list;
    46f0:	4b10      	ldr	r3, [pc, #64]	; (4734 <next_timeout+0x44>)

static int32_t next_timeout(void)
{
    46f2:	b510      	push	{r4, lr}
    46f4:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    46f6:	429c      	cmp	r4, r3
    46f8:	bf08      	it	eq
    46fa:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    46fc:	f7ff ffee 	bl	46dc <elapsed>
	int32_t ret;

	if ((to == NULL) ||
    4700:	b1a4      	cbz	r4, 472c <next_timeout+0x3c>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    4702:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
    4706:	1a1b      	subs	r3, r3, r0
    4708:	eb62 70e0 	sbc.w	r0, r2, r0, asr #31
	if ((to == NULL) ||
    470c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    4710:	f170 0200 	sbcs.w	r2, r0, #0
    4714:	da0a      	bge.n	472c <next_timeout+0x3c>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
    4716:	2800      	cmp	r0, #0
    4718:	bfac      	ite	ge
    471a:	4618      	movge	r0, r3
    471c:	2000      	movlt	r0, #0
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    471e:	4b06      	ldr	r3, [pc, #24]	; (4738 <next_timeout+0x48>)
    4720:	691b      	ldr	r3, [r3, #16]
    4722:	b113      	cbz	r3, 472a <next_timeout+0x3a>
    4724:	4298      	cmp	r0, r3
    4726:	bfa8      	it	ge
    4728:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    472a:	bd10      	pop	{r4, pc}
		ret = MAX_WAIT;
    472c:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    4730:	e7f5      	b.n	471e <next_timeout+0x2e>
    4732:	bf00      	nop
    4734:	20000100 	.word	0x20000100
    4738:	200009d8 	.word	0x200009d8

0000473c <remove_timeout>:
{
    473c:	b530      	push	{r4, r5, lr}
	return (node == list->tail) ? NULL : node->next;
    473e:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4740:	b168      	cbz	r0, 475e <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
    4742:	4a0a      	ldr	r2, [pc, #40]	; (476c <remove_timeout+0x30>)
    4744:	6852      	ldr	r2, [r2, #4]
    4746:	4290      	cmp	r0, r2
    4748:	d009      	beq.n	475e <remove_timeout+0x22>
	if (next(t) != NULL) {
    474a:	b143      	cbz	r3, 475e <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    474c:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    4750:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    4754:	1912      	adds	r2, r2, r4
    4756:	eb41 0105 	adc.w	r1, r1, r5
    475a:	e9c3 2104 	strd	r2, r1, [r3, #16]
 * @param node the node to remove
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    475e:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;

	prev->next = next;
    4760:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    4762:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    4764:	2300      	movs	r3, #0
	node->prev = NULL;
    4766:	e9c0 3300 	strd	r3, r3, [r0]
}
    476a:	bd30      	pop	{r4, r5, pc}
    476c:	20000100 	.word	0x20000100

00004770 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4770:	f1b3 3fff 	cmp.w	r3, #4294967295
    4774:	bf08      	it	eq
    4776:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
    477a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    477c:	4604      	mov	r4, r0
    477e:	461f      	mov	r7, r3
    4780:	4615      	mov	r5, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4782:	d067      	beq.n	4854 <z_add_timeout+0xe4>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    4784:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
    4786:	f04f 0320 	mov.w	r3, #32
    478a:	f3ef 8611 	mrs	r6, BASEPRI
    478e:	f383 8812 	msr	BASEPRI_MAX, r3
    4792:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    4796:	f06f 0201 	mvn.w	r2, #1
    479a:	1b53      	subs	r3, r2, r5
    479c:	f04f 3cff 	mov.w	ip, #4294967295
    47a0:	eb6c 0307 	sbc.w	r3, ip, r7
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    47a4:	2b00      	cmp	r3, #0
    47a6:	db1b      	blt.n	47e0 <z_add_timeout+0x70>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    47a8:	4b2b      	ldr	r3, [pc, #172]	; (4858 <z_add_timeout+0xe8>)
    47aa:	e9d3 1300 	ldrd	r1, r3, [r3]
    47ae:	1a52      	subs	r2, r2, r1
    47b0:	eb6c 0303 	sbc.w	r3, ip, r3
    47b4:	1b55      	subs	r5, r2, r5

			to->dticks = MAX(1, ticks);
    47b6:	eb63 0307 	sbc.w	r3, r3, r7
    47ba:	2d01      	cmp	r5, #1
    47bc:	f173 0200 	sbcs.w	r2, r3, #0
    47c0:	bfbc      	itt	lt
    47c2:	2501      	movlt	r5, #1
    47c4:	2300      	movlt	r3, #0
    47c6:	e9c0 5304 	strd	r5, r3, [r0, #16]
	return list->head == list;
    47ca:	4824      	ldr	r0, [pc, #144]	; (485c <z_add_timeout+0xec>)
	sys_dnode_t *const tail = list->tail;
    47cc:	e9d0 3c00 	ldrd	r3, ip, [r0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    47d0:	4283      	cmp	r3, r0
    47d2:	d118      	bne.n	4806 <z_add_timeout+0x96>
	node->prev = tail;
    47d4:	e9c4 0c00 	strd	r0, ip, [r4]
	tail->next = node;
    47d8:	f8cc 4000 	str.w	r4, [ip]
	list->tail = node;
    47dc:	6044      	str	r4, [r0, #4]
}
    47de:	e026      	b.n	482e <z_add_timeout+0xbe>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    47e0:	f7ff ff7c 	bl	46dc <elapsed>
    47e4:	3501      	adds	r5, #1
    47e6:	f147 0700 	adc.w	r7, r7, #0
    47ea:	182d      	adds	r5, r5, r0
    47ec:	eb47 77e0 	adc.w	r7, r7, r0, asr #31
    47f0:	e9c4 5704 	strd	r5, r7, [r4, #16]
    47f4:	e7e9      	b.n	47ca <z_add_timeout+0x5a>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
    47f6:	1a52      	subs	r2, r2, r1
    47f8:	eb65 0507 	sbc.w	r5, r5, r7
	return (node == list->tail) ? NULL : node->next;
    47fc:	459c      	cmp	ip, r3
    47fe:	e9c4 2504 	strd	r2, r5, [r4, #16]
    4802:	d0e7      	beq.n	47d4 <z_add_timeout+0x64>
    4804:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
    4806:	2b00      	cmp	r3, #0
    4808:	d0e4      	beq.n	47d4 <z_add_timeout+0x64>
			if (t->dticks > to->dticks) {
    480a:	e9d3 1704 	ldrd	r1, r7, [r3, #16]
    480e:	e9d4 2504 	ldrd	r2, r5, [r4, #16]
    4812:	428a      	cmp	r2, r1
    4814:	eb75 0e07 	sbcs.w	lr, r5, r7
    4818:	daed      	bge.n	47f6 <z_add_timeout+0x86>
				t->dticks -= to->dticks;
    481a:	1a8a      	subs	r2, r1, r2
    481c:	eb67 0505 	sbc.w	r5, r7, r5
    4820:	e9c3 2504 	strd	r2, r5, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
    4824:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    4826:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    482a:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    482c:	605c      	str	r4, [r3, #4]
	return list->head == list;
    482e:	6803      	ldr	r3, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4830:	4283      	cmp	r3, r0
    4832:	d00b      	beq.n	484c <z_add_timeout+0xdc>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    4834:	429c      	cmp	r4, r3
    4836:	d109      	bne.n	484c <z_add_timeout+0xdc>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    4838:	f7ff ff5a 	bl	46f0 <next_timeout>

			if (next_time == 0 ||
    483c:	b118      	cbz	r0, 4846 <z_add_timeout+0xd6>
			    _current_cpu->slice_ticks != next_time) {
    483e:	4b08      	ldr	r3, [pc, #32]	; (4860 <z_add_timeout+0xf0>)
			if (next_time == 0 ||
    4840:	691b      	ldr	r3, [r3, #16]
    4842:	4283      	cmp	r3, r0
    4844:	d002      	beq.n	484c <z_add_timeout+0xdc>
				sys_clock_set_timeout(next_time, false);
    4846:	2100      	movs	r1, #0
    4848:	f7fe f858 	bl	28fc <sys_clock_set_timeout>
	__asm__ volatile(
    484c:	f386 8811 	msr	BASEPRI, r6
    4850:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    4854:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4856:	bf00      	nop
    4858:	200002f0 	.word	0x200002f0
    485c:	20000100 	.word	0x20000100
    4860:	200009d8 	.word	0x200009d8

00004864 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    4864:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    4868:	4605      	mov	r5, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    486a:	f7ff fc99 	bl	41a0 <z_time_slice>
	__asm__ volatile(
    486e:	f04f 0320 	mov.w	r3, #32
    4872:	f3ef 8411 	mrs	r4, BASEPRI
    4876:	f383 8812 	msr	BASEPRI_MAX, r3
    487a:	f3bf 8f6f 	isb	sy
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    487e:	4e24      	ldr	r6, [pc, #144]	; (4910 <sys_clock_announce+0xac>)
	return list->head == list;
    4880:	f8df 8090 	ldr.w	r8, [pc, #144]	; 4914 <sys_clock_announce+0xb0>
    4884:	6035      	str	r5, [r6, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    4886:	4d24      	ldr	r5, [pc, #144]	; (4918 <sys_clock_announce+0xb4>)
    4888:	f8d8 0000 	ldr.w	r0, [r8]
	while (first() != NULL && first()->dticks <= announce_remaining) {
    488c:	6832      	ldr	r2, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    488e:	4540      	cmp	r0, r8
		curr_tick += dt;
    4890:	e9d5 1e00 	ldrd	r1, lr, [r5]
    4894:	ea4f 77e2 	mov.w	r7, r2, asr #31
    4898:	d00b      	beq.n	48b2 <sys_clock_announce+0x4e>
	while (first() != NULL && first()->dticks <= announce_remaining) {
    489a:	b150      	cbz	r0, 48b2 <sys_clock_announce+0x4e>
    489c:	e9d0 3c04 	ldrd	r3, ip, [r0, #16]
    48a0:	429a      	cmp	r2, r3
    48a2:	eb77 090c 	sbcs.w	r9, r7, ip
    48a6:	da16      	bge.n	48d6 <sys_clock_announce+0x72>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    48a8:	1a9b      	subs	r3, r3, r2
    48aa:	eb6c 0c07 	sbc.w	ip, ip, r7
    48ae:	e9c0 3c04 	strd	r3, ip, [r0, #16]
	}

	curr_tick += announce_remaining;
    48b2:	1852      	adds	r2, r2, r1
    48b4:	eb4e 0707 	adc.w	r7, lr, r7
    48b8:	e9c5 2700 	strd	r2, r7, [r5]
	announce_remaining = 0;
    48bc:	2500      	movs	r5, #0
    48be:	6035      	str	r5, [r6, #0]

	sys_clock_set_timeout(next_timeout(), false);
    48c0:	f7ff ff16 	bl	46f0 <next_timeout>
    48c4:	4629      	mov	r1, r5
    48c6:	f7fe f819 	bl	28fc <sys_clock_set_timeout>
	__asm__ volatile(
    48ca:	f384 8811 	msr	BASEPRI, r4
    48ce:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    48d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		curr_tick += dt;
    48d6:	1859      	adds	r1, r3, r1
    48d8:	eb4e 77e3 	adc.w	r7, lr, r3, asr #31
		announce_remaining -= dt;
    48dc:	1ad3      	subs	r3, r2, r3
    48de:	6033      	str	r3, [r6, #0]
		t->dticks = 0;
    48e0:	2200      	movs	r2, #0
    48e2:	2300      	movs	r3, #0
    48e4:	e9c0 2304 	strd	r2, r3, [r0, #16]
		curr_tick += dt;
    48e8:	e9c5 1700 	strd	r1, r7, [r5]
		remove_timeout(t);
    48ec:	f7ff ff26 	bl	473c <remove_timeout>
    48f0:	f384 8811 	msr	BASEPRI, r4
    48f4:	f3bf 8f6f 	isb	sy
		t->fn(t);
    48f8:	6883      	ldr	r3, [r0, #8]
    48fa:	4798      	blx	r3
	__asm__ volatile(
    48fc:	f04f 0320 	mov.w	r3, #32
    4900:	f3ef 8411 	mrs	r4, BASEPRI
    4904:	f383 8812 	msr	BASEPRI_MAX, r3
    4908:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    490c:	e7bc      	b.n	4888 <sys_clock_announce+0x24>
    490e:	bf00      	nop
    4910:	20000a0c 	.word	0x20000a0c
    4914:	20000100 	.word	0x20000100
    4918:	200002f0 	.word	0x200002f0

0000491c <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    491c:	b510      	push	{r4, lr}
    491e:	f04f 0320 	mov.w	r3, #32
    4922:	f3ef 8411 	mrs	r4, BASEPRI
    4926:	f383 8812 	msr	BASEPRI_MAX, r3
    492a:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
    492e:	f7fe f817 	bl	2960 <sys_clock_elapsed>
    4932:	4a05      	ldr	r2, [pc, #20]	; (4948 <sys_clock_tick_get+0x2c>)
    4934:	e9d2 3100 	ldrd	r3, r1, [r2]
    4938:	18c0      	adds	r0, r0, r3
    493a:	f141 0100 	adc.w	r1, r1, #0
	__asm__ volatile(
    493e:	f384 8811 	msr	BASEPRI, r4
    4942:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    4946:	bd10      	pop	{r4, pc}
    4948:	200002f0 	.word	0x200002f0

0000494c <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    494c:	4a02      	ldr	r2, [pc, #8]	; (4958 <boot_banner+0xc>)
    494e:	4903      	ldr	r1, [pc, #12]	; (495c <boot_banner+0x10>)
    4950:	4803      	ldr	r0, [pc, #12]	; (4960 <boot_banner+0x14>)
    4952:	f000 ba1b 	b.w	4d8c <printk>
    4956:	bf00      	nop
    4958:	00006123 	.word	0x00006123
    495c:	000060f0 	.word	0x000060f0
    4960:	000060fd 	.word	0x000060fd

00004964 <nrf_cc3xx_platform_init_no_rng>:
    4964:	b510      	push	{r4, lr}
    4966:	4c0a      	ldr	r4, [pc, #40]	; (4990 <nrf_cc3xx_platform_init_no_rng+0x2c>)
    4968:	6823      	ldr	r3, [r4, #0]
    496a:	b11b      	cbz	r3, 4974 <nrf_cc3xx_platform_init_no_rng+0x10>
    496c:	2301      	movs	r3, #1
    496e:	6023      	str	r3, [r4, #0]
    4970:	2000      	movs	r0, #0
    4972:	bd10      	pop	{r4, pc}
    4974:	f000 f8ce 	bl	4b14 <CC_LibInitNoRng>
    4978:	2800      	cmp	r0, #0
    497a:	d0f7      	beq.n	496c <nrf_cc3xx_platform_init_no_rng+0x8>
    497c:	3801      	subs	r0, #1
    497e:	2806      	cmp	r0, #6
    4980:	d803      	bhi.n	498a <nrf_cc3xx_platform_init_no_rng+0x26>
    4982:	4b04      	ldr	r3, [pc, #16]	; (4994 <nrf_cc3xx_platform_init_no_rng+0x30>)
    4984:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    4988:	bd10      	pop	{r4, pc}
    498a:	4803      	ldr	r0, [pc, #12]	; (4998 <nrf_cc3xx_platform_init_no_rng+0x34>)
    498c:	bd10      	pop	{r4, pc}
    498e:	bf00      	nop
    4990:	20000a10 	.word	0x20000a10
    4994:	00005f44 	.word	0x00005f44
    4998:	ffff8ffe 	.word	0xffff8ffe

0000499c <nrf_cc3xx_platform_abort>:
    499c:	f3bf 8f4f 	dsb	sy
    49a0:	4905      	ldr	r1, [pc, #20]	; (49b8 <nrf_cc3xx_platform_abort+0x1c>)
    49a2:	4b06      	ldr	r3, [pc, #24]	; (49bc <nrf_cc3xx_platform_abort+0x20>)
    49a4:	68ca      	ldr	r2, [r1, #12]
    49a6:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    49aa:	4313      	orrs	r3, r2
    49ac:	60cb      	str	r3, [r1, #12]
    49ae:	f3bf 8f4f 	dsb	sy
    49b2:	bf00      	nop
    49b4:	e7fd      	b.n	49b2 <nrf_cc3xx_platform_abort+0x16>
    49b6:	bf00      	nop
    49b8:	e000ed00 	.word	0xe000ed00
    49bc:	05fa0004 	.word	0x05fa0004

000049c0 <CC_PalAbort>:
    49c0:	b410      	push	{r4}
    49c2:	4b09      	ldr	r3, [pc, #36]	; (49e8 <CC_PalAbort+0x28>)
    49c4:	4909      	ldr	r1, [pc, #36]	; (49ec <CC_PalAbort+0x2c>)
    49c6:	4c0a      	ldr	r4, [pc, #40]	; (49f0 <CC_PalAbort+0x30>)
    49c8:	f04f 32fe 	mov.w	r2, #4278124286	; 0xfefefefe
    49cc:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    49d0:	6849      	ldr	r1, [r1, #4]
    49d2:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
    49d6:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
    49da:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    49de:	2300      	movs	r3, #0
    49e0:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    49e4:	bc10      	pop	{r4}
    49e6:	4708      	bx	r1
    49e8:	5002b000 	.word	0x5002b000
    49ec:	20000108 	.word	0x20000108
    49f0:	5002a000 	.word	0x5002a000

000049f4 <nrf_cc3xx_platform_set_abort>:
    49f4:	e9d0 1200 	ldrd	r1, r2, [r0]
    49f8:	4b01      	ldr	r3, [pc, #4]	; (4a00 <nrf_cc3xx_platform_set_abort+0xc>)
    49fa:	e9c3 1200 	strd	r1, r2, [r3]
    49fe:	4770      	bx	lr
    4a00:	20000108 	.word	0x20000108

00004a04 <mutex_free>:
    4a04:	b510      	push	{r4, lr}
    4a06:	4604      	mov	r4, r0
    4a08:	b130      	cbz	r0, 4a18 <mutex_free+0x14>
    4a0a:	6863      	ldr	r3, [r4, #4]
    4a0c:	06db      	lsls	r3, r3, #27
    4a0e:	d502      	bpl.n	4a16 <mutex_free+0x12>
    4a10:	2300      	movs	r3, #0
    4a12:	6023      	str	r3, [r4, #0]
    4a14:	6063      	str	r3, [r4, #4]
    4a16:	bd10      	pop	{r4, pc}
    4a18:	4b02      	ldr	r3, [pc, #8]	; (4a24 <mutex_free+0x20>)
    4a1a:	4803      	ldr	r0, [pc, #12]	; (4a28 <mutex_free+0x24>)
    4a1c:	685b      	ldr	r3, [r3, #4]
    4a1e:	4798      	blx	r3
    4a20:	e7f3      	b.n	4a0a <mutex_free+0x6>
    4a22:	bf00      	nop
    4a24:	20000108 	.word	0x20000108
    4a28:	00005f60 	.word	0x00005f60

00004a2c <mutex_lock>:
    4a2c:	b1b0      	cbz	r0, 4a5c <mutex_lock+0x30>
    4a2e:	6843      	ldr	r3, [r0, #4]
    4a30:	b193      	cbz	r3, 4a58 <mutex_lock+0x2c>
    4a32:	06db      	lsls	r3, r3, #27
    4a34:	d50e      	bpl.n	4a54 <mutex_lock+0x28>
    4a36:	2301      	movs	r3, #1
    4a38:	e850 2f00 	ldrex	r2, [r0]
    4a3c:	4619      	mov	r1, r3
    4a3e:	e840 1c00 	strex	ip, r1, [r0]
    4a42:	f09c 0f00 	teq	ip, #0
    4a46:	d1f7      	bne.n	4a38 <mutex_lock+0xc>
    4a48:	2a01      	cmp	r2, #1
    4a4a:	d0f5      	beq.n	4a38 <mutex_lock+0xc>
    4a4c:	f3bf 8f5f 	dmb	sy
    4a50:	2000      	movs	r0, #0
    4a52:	4770      	bx	lr
    4a54:	4803      	ldr	r0, [pc, #12]	; (4a64 <mutex_lock+0x38>)
    4a56:	4770      	bx	lr
    4a58:	4803      	ldr	r0, [pc, #12]	; (4a68 <mutex_lock+0x3c>)
    4a5a:	4770      	bx	lr
    4a5c:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    4a60:	4770      	bx	lr
    4a62:	bf00      	nop
    4a64:	ffff8fe9 	.word	0xffff8fe9
    4a68:	ffff8fea 	.word	0xffff8fea

00004a6c <mutex_unlock>:
    4a6c:	b168      	cbz	r0, 4a8a <mutex_unlock+0x1e>
    4a6e:	6843      	ldr	r3, [r0, #4]
    4a70:	b13b      	cbz	r3, 4a82 <mutex_unlock+0x16>
    4a72:	06db      	lsls	r3, r3, #27
    4a74:	d507      	bpl.n	4a86 <mutex_unlock+0x1a>
    4a76:	f3bf 8f5f 	dmb	sy
    4a7a:	2300      	movs	r3, #0
    4a7c:	6003      	str	r3, [r0, #0]
    4a7e:	4618      	mov	r0, r3
    4a80:	4770      	bx	lr
    4a82:	4803      	ldr	r0, [pc, #12]	; (4a90 <mutex_unlock+0x24>)
    4a84:	4770      	bx	lr
    4a86:	4803      	ldr	r0, [pc, #12]	; (4a94 <mutex_unlock+0x28>)
    4a88:	4770      	bx	lr
    4a8a:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    4a8e:	4770      	bx	lr
    4a90:	ffff8fea 	.word	0xffff8fea
    4a94:	ffff8fe9 	.word	0xffff8fe9

00004a98 <mutex_init>:
    4a98:	b510      	push	{r4, lr}
    4a9a:	4604      	mov	r4, r0
    4a9c:	b120      	cbz	r0, 4aa8 <mutex_init+0x10>
    4a9e:	2200      	movs	r2, #0
    4aa0:	2311      	movs	r3, #17
    4aa2:	6022      	str	r2, [r4, #0]
    4aa4:	6063      	str	r3, [r4, #4]
    4aa6:	bd10      	pop	{r4, pc}
    4aa8:	4801      	ldr	r0, [pc, #4]	; (4ab0 <mutex_init+0x18>)
    4aaa:	f7ff ff89 	bl	49c0 <CC_PalAbort>
    4aae:	e7f6      	b.n	4a9e <mutex_init+0x6>
    4ab0:	00005f88 	.word	0x00005f88

00004ab4 <nrf_cc3xx_platform_set_mutexes>:
    4ab4:	b570      	push	{r4, r5, r6, lr}
    4ab6:	e9d0 2300 	ldrd	r2, r3, [r0]
    4aba:	4c13      	ldr	r4, [pc, #76]	; (4b08 <nrf_cc3xx_platform_set_mutexes+0x54>)
    4abc:	4d13      	ldr	r5, [pc, #76]	; (4b0c <nrf_cc3xx_platform_set_mutexes+0x58>)
    4abe:	6063      	str	r3, [r4, #4]
    4ac0:	e9d0 3002 	ldrd	r3, r0, [r0, #8]
    4ac4:	e9c4 3002 	strd	r3, r0, [r4, #8]
    4ac8:	6022      	str	r2, [r4, #0]
    4aca:	4b11      	ldr	r3, [pc, #68]	; (4b10 <nrf_cc3xx_platform_set_mutexes+0x5c>)
    4acc:	6808      	ldr	r0, [r1, #0]
    4ace:	6018      	str	r0, [r3, #0]
    4ad0:	6848      	ldr	r0, [r1, #4]
    4ad2:	6058      	str	r0, [r3, #4]
    4ad4:	6888      	ldr	r0, [r1, #8]
    4ad6:	6098      	str	r0, [r3, #8]
    4ad8:	e9d1 0103 	ldrd	r0, r1, [r1, #12]
    4adc:	60d8      	str	r0, [r3, #12]
    4ade:	6119      	str	r1, [r3, #16]
    4ae0:	f8d5 3118 	ldr.w	r3, [r5, #280]	; 0x118
    4ae4:	06db      	lsls	r3, r3, #27
    4ae6:	d50d      	bpl.n	4b04 <nrf_cc3xx_platform_set_mutexes+0x50>
    4ae8:	2300      	movs	r3, #0
    4aea:	e9c5 3345 	strd	r3, r3, [r5, #276]	; 0x114
    4aee:	e9c5 336e 	strd	r3, r3, [r5, #440]	; 0x1b8
    4af2:	f505 708a 	add.w	r0, r5, #276	; 0x114
    4af6:	4790      	blx	r2
    4af8:	6823      	ldr	r3, [r4, #0]
    4afa:	f505 70dc 	add.w	r0, r5, #440	; 0x1b8
    4afe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    4b02:	4718      	bx	r3
    4b04:	bd70      	pop	{r4, r5, r6, pc}
    4b06:	bf00      	nop
    4b08:	20000118 	.word	0x20000118
    4b0c:	20000a28 	.word	0x20000a28
    4b10:	20000128 	.word	0x20000128

00004b14 <CC_LibInitNoRng>:
    4b14:	b538      	push	{r3, r4, r5, lr}
    4b16:	f000 f82f 	bl	4b78 <CC_HalInit>
    4b1a:	b120      	cbz	r0, 4b26 <CC_LibInitNoRng+0x12>
    4b1c:	2403      	movs	r4, #3
    4b1e:	f000 f863 	bl	4be8 <CC_PalTerminate>
    4b22:	4620      	mov	r0, r4
    4b24:	bd38      	pop	{r3, r4, r5, pc}
    4b26:	f000 f831 	bl	4b8c <CC_PalInit>
    4b2a:	b998      	cbnz	r0, 4b54 <CC_LibInitNoRng+0x40>
    4b2c:	f000 f8ac 	bl	4c88 <CC_PalPowerSaveModeSelect>
    4b30:	b998      	cbnz	r0, 4b5a <CC_LibInitNoRng+0x46>
    4b32:	4d0f      	ldr	r5, [pc, #60]	; (4b70 <CC_LibInitNoRng+0x5c>)
    4b34:	f8d5 3928 	ldr.w	r3, [r5, #2344]	; 0x928
    4b38:	0e1b      	lsrs	r3, r3, #24
    4b3a:	2bf0      	cmp	r3, #240	; 0xf0
    4b3c:	d108      	bne.n	4b50 <CC_LibInitNoRng+0x3c>
    4b3e:	f8d5 2a24 	ldr.w	r2, [r5, #2596]	; 0xa24
    4b42:	4b0c      	ldr	r3, [pc, #48]	; (4b74 <CC_LibInitNoRng+0x60>)
    4b44:	429a      	cmp	r2, r3
    4b46:	d00a      	beq.n	4b5e <CC_LibInitNoRng+0x4a>
    4b48:	2407      	movs	r4, #7
    4b4a:	f000 f817 	bl	4b7c <CC_HalTerminate>
    4b4e:	e7e6      	b.n	4b1e <CC_LibInitNoRng+0xa>
    4b50:	2406      	movs	r4, #6
    4b52:	e7fa      	b.n	4b4a <CC_LibInitNoRng+0x36>
    4b54:	2404      	movs	r4, #4
    4b56:	4620      	mov	r0, r4
    4b58:	bd38      	pop	{r3, r4, r5, pc}
    4b5a:	2400      	movs	r4, #0
    4b5c:	e7f5      	b.n	4b4a <CC_LibInitNoRng+0x36>
    4b5e:	2001      	movs	r0, #1
    4b60:	f000 f892 	bl	4c88 <CC_PalPowerSaveModeSelect>
    4b64:	4604      	mov	r4, r0
    4b66:	2800      	cmp	r0, #0
    4b68:	d1f7      	bne.n	4b5a <CC_LibInitNoRng+0x46>
    4b6a:	f8c5 0a0c 	str.w	r0, [r5, #2572]	; 0xa0c
    4b6e:	e7d8      	b.n	4b22 <CC_LibInitNoRng+0xe>
    4b70:	5002b000 	.word	0x5002b000
    4b74:	20e00000 	.word	0x20e00000

00004b78 <CC_HalInit>:
    4b78:	2000      	movs	r0, #0
    4b7a:	4770      	bx	lr

00004b7c <CC_HalTerminate>:
    4b7c:	2000      	movs	r0, #0
    4b7e:	4770      	bx	lr

00004b80 <CC_HalMaskInterrupt>:
    4b80:	4b01      	ldr	r3, [pc, #4]	; (4b88 <CC_HalMaskInterrupt+0x8>)
    4b82:	f8c3 0a04 	str.w	r0, [r3, #2564]	; 0xa04
    4b86:	4770      	bx	lr
    4b88:	5002b000 	.word	0x5002b000

00004b8c <CC_PalInit>:
    4b8c:	b510      	push	{r4, lr}
    4b8e:	4811      	ldr	r0, [pc, #68]	; (4bd4 <CC_PalInit+0x48>)
    4b90:	f000 f848 	bl	4c24 <CC_PalMutexCreate>
    4b94:	b100      	cbz	r0, 4b98 <CC_PalInit+0xc>
    4b96:	bd10      	pop	{r4, pc}
    4b98:	480f      	ldr	r0, [pc, #60]	; (4bd8 <CC_PalInit+0x4c>)
    4b9a:	f000 f843 	bl	4c24 <CC_PalMutexCreate>
    4b9e:	2800      	cmp	r0, #0
    4ba0:	d1f9      	bne.n	4b96 <CC_PalInit+0xa>
    4ba2:	4c0e      	ldr	r4, [pc, #56]	; (4bdc <CC_PalInit+0x50>)
    4ba4:	4620      	mov	r0, r4
    4ba6:	f000 f83d 	bl	4c24 <CC_PalMutexCreate>
    4baa:	2800      	cmp	r0, #0
    4bac:	d1f3      	bne.n	4b96 <CC_PalInit+0xa>
    4bae:	4b0c      	ldr	r3, [pc, #48]	; (4be0 <CC_PalInit+0x54>)
    4bb0:	480c      	ldr	r0, [pc, #48]	; (4be4 <CC_PalInit+0x58>)
    4bb2:	601c      	str	r4, [r3, #0]
    4bb4:	f000 f836 	bl	4c24 <CC_PalMutexCreate>
    4bb8:	4601      	mov	r1, r0
    4bba:	2800      	cmp	r0, #0
    4bbc:	d1eb      	bne.n	4b96 <CC_PalInit+0xa>
    4bbe:	f000 f82d 	bl	4c1c <CC_PalDmaInit>
    4bc2:	4604      	mov	r4, r0
    4bc4:	b108      	cbz	r0, 4bca <CC_PalInit+0x3e>
    4bc6:	4620      	mov	r0, r4
    4bc8:	bd10      	pop	{r4, pc}
    4bca:	f000 f83f 	bl	4c4c <CC_PalPowerSaveModeInit>
    4bce:	4620      	mov	r0, r4
    4bd0:	e7fa      	b.n	4bc8 <CC_PalInit+0x3c>
    4bd2:	bf00      	nop
    4bd4:	20000160 	.word	0x20000160
    4bd8:	20000154 	.word	0x20000154
    4bdc:	2000015c 	.word	0x2000015c
    4be0:	20000164 	.word	0x20000164
    4be4:	20000158 	.word	0x20000158

00004be8 <CC_PalTerminate>:
    4be8:	b508      	push	{r3, lr}
    4bea:	4808      	ldr	r0, [pc, #32]	; (4c0c <CC_PalTerminate+0x24>)
    4bec:	f000 f824 	bl	4c38 <CC_PalMutexDestroy>
    4bf0:	4807      	ldr	r0, [pc, #28]	; (4c10 <CC_PalTerminate+0x28>)
    4bf2:	f000 f821 	bl	4c38 <CC_PalMutexDestroy>
    4bf6:	4807      	ldr	r0, [pc, #28]	; (4c14 <CC_PalTerminate+0x2c>)
    4bf8:	f000 f81e 	bl	4c38 <CC_PalMutexDestroy>
    4bfc:	4806      	ldr	r0, [pc, #24]	; (4c18 <CC_PalTerminate+0x30>)
    4bfe:	f000 f81b 	bl	4c38 <CC_PalMutexDestroy>
    4c02:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    4c06:	f000 b80b 	b.w	4c20 <CC_PalDmaTerminate>
    4c0a:	bf00      	nop
    4c0c:	20000160 	.word	0x20000160
    4c10:	20000154 	.word	0x20000154
    4c14:	2000015c 	.word	0x2000015c
    4c18:	20000158 	.word	0x20000158

00004c1c <CC_PalDmaInit>:
    4c1c:	2000      	movs	r0, #0
    4c1e:	4770      	bx	lr

00004c20 <CC_PalDmaTerminate>:
    4c20:	4770      	bx	lr
    4c22:	bf00      	nop

00004c24 <CC_PalMutexCreate>:
    4c24:	b508      	push	{r3, lr}
    4c26:	4b03      	ldr	r3, [pc, #12]	; (4c34 <CC_PalMutexCreate+0x10>)
    4c28:	6802      	ldr	r2, [r0, #0]
    4c2a:	681b      	ldr	r3, [r3, #0]
    4c2c:	6810      	ldr	r0, [r2, #0]
    4c2e:	4798      	blx	r3
    4c30:	2000      	movs	r0, #0
    4c32:	bd08      	pop	{r3, pc}
    4c34:	20000118 	.word	0x20000118

00004c38 <CC_PalMutexDestroy>:
    4c38:	b508      	push	{r3, lr}
    4c3a:	4b03      	ldr	r3, [pc, #12]	; (4c48 <CC_PalMutexDestroy+0x10>)
    4c3c:	6802      	ldr	r2, [r0, #0]
    4c3e:	685b      	ldr	r3, [r3, #4]
    4c40:	6810      	ldr	r0, [r2, #0]
    4c42:	4798      	blx	r3
    4c44:	2000      	movs	r0, #0
    4c46:	bd08      	pop	{r3, pc}
    4c48:	20000118 	.word	0x20000118

00004c4c <CC_PalPowerSaveModeInit>:
    4c4c:	b570      	push	{r4, r5, r6, lr}
    4c4e:	4c09      	ldr	r4, [pc, #36]	; (4c74 <CC_PalPowerSaveModeInit+0x28>)
    4c50:	4d09      	ldr	r5, [pc, #36]	; (4c78 <CC_PalPowerSaveModeInit+0x2c>)
    4c52:	6920      	ldr	r0, [r4, #16]
    4c54:	68ab      	ldr	r3, [r5, #8]
    4c56:	4798      	blx	r3
    4c58:	b118      	cbz	r0, 4c62 <CC_PalPowerSaveModeInit+0x16>
    4c5a:	4b08      	ldr	r3, [pc, #32]	; (4c7c <CC_PalPowerSaveModeInit+0x30>)
    4c5c:	4808      	ldr	r0, [pc, #32]	; (4c80 <CC_PalPowerSaveModeInit+0x34>)
    4c5e:	685b      	ldr	r3, [r3, #4]
    4c60:	4798      	blx	r3
    4c62:	4a08      	ldr	r2, [pc, #32]	; (4c84 <CC_PalPowerSaveModeInit+0x38>)
    4c64:	68eb      	ldr	r3, [r5, #12]
    4c66:	6920      	ldr	r0, [r4, #16]
    4c68:	2100      	movs	r1, #0
    4c6a:	6011      	str	r1, [r2, #0]
    4c6c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    4c70:	4718      	bx	r3
    4c72:	bf00      	nop
    4c74:	20000128 	.word	0x20000128
    4c78:	20000118 	.word	0x20000118
    4c7c:	20000108 	.word	0x20000108
    4c80:	00005fac 	.word	0x00005fac
    4c84:	20000a24 	.word	0x20000a24

00004c88 <CC_PalPowerSaveModeSelect>:
    4c88:	b570      	push	{r4, r5, r6, lr}
    4c8a:	4d1b      	ldr	r5, [pc, #108]	; (4cf8 <CC_PalPowerSaveModeSelect+0x70>)
    4c8c:	4e1b      	ldr	r6, [pc, #108]	; (4cfc <CC_PalPowerSaveModeSelect+0x74>)
    4c8e:	4604      	mov	r4, r0
    4c90:	68b2      	ldr	r2, [r6, #8]
    4c92:	6928      	ldr	r0, [r5, #16]
    4c94:	4790      	blx	r2
    4c96:	b9f8      	cbnz	r0, 4cd8 <CC_PalPowerSaveModeSelect+0x50>
    4c98:	b15c      	cbz	r4, 4cb2 <CC_PalPowerSaveModeSelect+0x2a>
    4c9a:	4c19      	ldr	r4, [pc, #100]	; (4d00 <CC_PalPowerSaveModeSelect+0x78>)
    4c9c:	6823      	ldr	r3, [r4, #0]
    4c9e:	b1b3      	cbz	r3, 4cce <CC_PalPowerSaveModeSelect+0x46>
    4ca0:	2b01      	cmp	r3, #1
    4ca2:	d01b      	beq.n	4cdc <CC_PalPowerSaveModeSelect+0x54>
    4ca4:	3b01      	subs	r3, #1
    4ca6:	6023      	str	r3, [r4, #0]
    4ca8:	6928      	ldr	r0, [r5, #16]
    4caa:	68f3      	ldr	r3, [r6, #12]
    4cac:	4798      	blx	r3
    4cae:	2000      	movs	r0, #0
    4cb0:	bd70      	pop	{r4, r5, r6, pc}
    4cb2:	4c13      	ldr	r4, [pc, #76]	; (4d00 <CC_PalPowerSaveModeSelect+0x78>)
    4cb4:	6821      	ldr	r1, [r4, #0]
    4cb6:	b941      	cbnz	r1, 4cca <CC_PalPowerSaveModeSelect+0x42>
    4cb8:	4b12      	ldr	r3, [pc, #72]	; (4d04 <CC_PalPowerSaveModeSelect+0x7c>)
    4cba:	2201      	movs	r2, #1
    4cbc:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    4cc0:	4a11      	ldr	r2, [pc, #68]	; (4d08 <CC_PalPowerSaveModeSelect+0x80>)
    4cc2:	f8d2 3910 	ldr.w	r3, [r2, #2320]	; 0x910
    4cc6:	2b00      	cmp	r3, #0
    4cc8:	d1fb      	bne.n	4cc2 <CC_PalPowerSaveModeSelect+0x3a>
    4cca:	3101      	adds	r1, #1
    4ccc:	6021      	str	r1, [r4, #0]
    4cce:	68f3      	ldr	r3, [r6, #12]
    4cd0:	6928      	ldr	r0, [r5, #16]
    4cd2:	4798      	blx	r3
    4cd4:	2000      	movs	r0, #0
    4cd6:	bd70      	pop	{r4, r5, r6, pc}
    4cd8:	480c      	ldr	r0, [pc, #48]	; (4d0c <CC_PalPowerSaveModeSelect+0x84>)
    4cda:	bd70      	pop	{r4, r5, r6, pc}
    4cdc:	4a0a      	ldr	r2, [pc, #40]	; (4d08 <CC_PalPowerSaveModeSelect+0x80>)
    4cde:	f8d2 3910 	ldr.w	r3, [r2, #2320]	; 0x910
    4ce2:	2b00      	cmp	r3, #0
    4ce4:	d1fb      	bne.n	4cde <CC_PalPowerSaveModeSelect+0x56>
    4ce6:	4a07      	ldr	r2, [pc, #28]	; (4d04 <CC_PalPowerSaveModeSelect+0x7c>)
    4ce8:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    4cec:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    4cf0:	f7ff ff46 	bl	4b80 <CC_HalMaskInterrupt>
    4cf4:	6823      	ldr	r3, [r4, #0]
    4cf6:	e7d5      	b.n	4ca4 <CC_PalPowerSaveModeSelect+0x1c>
    4cf8:	20000128 	.word	0x20000128
    4cfc:	20000118 	.word	0x20000118
    4d00:	20000a24 	.word	0x20000a24
    4d04:	5002a000 	.word	0x5002a000
    4d08:	5002b000 	.word	0x5002b000
    4d0c:	ffff8fe9 	.word	0xffff8fe9

00004d10 <I2CWriteBytes.constprop.0.isra.0>:
 * @param addr
 * @param data
 * @param num_bytes
 * @return int
 */
static int I2CWriteBytes(const struct device *i2c_dev, uint16_t addr,
    4d10:	b530      	push	{r4, r5, lr}
    4d12:	b08b      	sub	sp, #44	; 0x2c

    /* Setup I2C messages */

    /* Send the address to write to */
    msgs[0].buf = wr_addr;
    msgs[0].len = 2U;
    4d14:	2302      	movs	r3, #2
    wr_addr[0] = (addr >> 8) & 0xFF;
    4d16:	2500      	movs	r5, #0
    wr_addr[1] = addr & 0xFF;
    4d18:	f88d 1001 	strb.w	r1, [sp, #1]
    msgs[0].flags = I2C_MSG_WRITE;

    /* Data to be written, and STOP after this. */
    msgs[1].buf = data;
    4d1c:	9207      	str	r2, [sp, #28]
static inline int i2c_write(const struct device *dev, const uint8_t *buf,
			    uint32_t num_bytes, uint16_t addr)
{
	struct i2c_msg msg;

	msg.buf = (uint8_t *)buf;
    4d1e:	a904      	add	r1, sp, #16
    msgs[1].len = num_bytes;
    4d20:	2201      	movs	r2, #1
	msg.len = num_bytes;
    4d22:	e9cd 1301 	strd	r1, r3, [sp, #4]
    wr_addr[0] = (addr >> 8) & 0xFF;
    4d26:	f88d 5000 	strb.w	r5, [sp]
    msgs[0].buf = wr_addr;
    4d2a:	f8cd d010 	str.w	sp, [sp, #16]
    msgs[0].len = 2U;
    4d2e:	9305      	str	r3, [sp, #20]
    msgs[0].flags = I2C_MSG_WRITE;
    4d30:	f88d 5018 	strb.w	r5, [sp, #24]
    msgs[1].len = num_bytes;
    4d34:	9208      	str	r2, [sp, #32]
    msgs[1].flags = I2C_MSG_WRITE | I2C_MSG_STOP;
    4d36:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
	msg.flags = I2C_MSG_WRITE | I2C_MSG_STOP;
    4d3a:	f88d 300c 	strb.w	r3, [sp, #12]
	int res =  api->transfer(dev, msgs, num_msgs, addr);
    4d3e:	6883      	ldr	r3, [r0, #8]
    4d40:	a901      	add	r1, sp, #4
    4d42:	689c      	ldr	r4, [r3, #8]
    4d44:	2350      	movs	r3, #80	; 0x50
    4d46:	47a0      	blx	r4

    return i2c_write(i2c_dev, &msgs[0], 2, DRIVER_MOTOR_I2C_ADDR);
    4d48:	b00b      	add	sp, #44	; 0x2c
    4d4a:	bd30      	pop	{r4, r5, pc}

00004d4c <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    4d4c:	4603      	mov	r3, r0
    4d4e:	b158      	cbz	r0, 4d68 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    4d50:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    4d52:	f002 0203 	and.w	r2, r2, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    4d56:	2a01      	cmp	r2, #1
    4d58:	d003      	beq.n	4d62 <sys_notify_validate+0x16>
    4d5a:	2a03      	cmp	r2, #3
    4d5c:	d104      	bne.n	4d68 <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    4d5e:	6802      	ldr	r2, [r0, #0]
    4d60:	b112      	cbz	r2, 4d68 <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    4d62:	2000      	movs	r0, #0
    4d64:	6098      	str	r0, [r3, #8]
    4d66:	4770      	bx	lr
		return -EINVAL;
    4d68:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    4d6c:	4770      	bx	lr

00004d6e <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    4d6e:	6842      	ldr	r2, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    4d70:	6081      	str	r1, [r0, #8]
	return method & SYS_NOTIFY_METHOD_MASK;
    4d72:	f002 0203 	and.w	r2, r2, #3
	switch (method) {
    4d76:	2a03      	cmp	r2, #3
    4d78:	f04f 0200 	mov.w	r2, #0
{
    4d7c:	4603      	mov	r3, r0
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    4d7e:	bf0c      	ite	eq
    4d80:	6800      	ldreq	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    4d82:	4610      	movne	r0, r2
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    4d84:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    4d86:	4770      	bx	lr

00004d88 <arch_printk_char_out>:
}
    4d88:	2000      	movs	r0, #0
    4d8a:	4770      	bx	lr

00004d8c <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
    4d8c:	b40f      	push	{r0, r1, r2, r3}
    4d8e:	b507      	push	{r0, r1, r2, lr}
    4d90:	a904      	add	r1, sp, #16
    4d92:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    4d96:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    4d98:	f7fb fb80 	bl	49c <vprintk>

	va_end(ap);
}
    4d9c:	b003      	add	sp, #12
    4d9e:	f85d eb04 	ldr.w	lr, [sp], #4
    4da2:	b004      	add	sp, #16
    4da4:	4770      	bx	lr

00004da6 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    4da6:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    4da8:	f013 0307 	ands.w	r3, r3, #7
    4dac:	d105      	bne.n	4dba <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    4dae:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
    4db0:	2b00      	cmp	r3, #0
    4db2:	bf0c      	ite	eq
    4db4:	2000      	moveq	r0, #0
    4db6:	2003      	movne	r0, #3
    4db8:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    4dba:	2b02      	cmp	r3, #2
    4dbc:	d105      	bne.n	4dca <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    4dbe:	8b43      	ldrh	r3, [r0, #26]
		evt = EVT_STOP;
    4dc0:	2b00      	cmp	r3, #0
    4dc2:	bf14      	ite	ne
    4dc4:	2000      	movne	r0, #0
    4dc6:	2004      	moveq	r0, #4
    4dc8:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    4dca:	2b01      	cmp	r3, #1
    4dcc:	d105      	bne.n	4dda <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    4dce:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
    4dd0:	2b00      	cmp	r3, #0
    4dd2:	bf0c      	ite	eq
    4dd4:	2000      	moveq	r0, #0
    4dd6:	2005      	movne	r0, #5
    4dd8:	4770      	bx	lr
	int evt = EVT_NOP;
    4dda:	2000      	movs	r0, #0
}
    4ddc:	4770      	bx	lr

00004dde <notify_one>:
{
    4dde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4de2:	460d      	mov	r5, r1
    4de4:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    4de6:	4619      	mov	r1, r3
    4de8:	1d28      	adds	r0, r5, #4
{
    4dea:	4690      	mov	r8, r2
    4dec:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    4dee:	f7ff ffbe 	bl	4d6e <sys_notify_finalize>
	if (cb) {
    4df2:	4604      	mov	r4, r0
    4df4:	b138      	cbz	r0, 4e06 <notify_one+0x28>
		cb(mgr, cli, state, res);
    4df6:	4633      	mov	r3, r6
    4df8:	4642      	mov	r2, r8
    4dfa:	4629      	mov	r1, r5
    4dfc:	4638      	mov	r0, r7
    4dfe:	46a4      	mov	ip, r4
}
    4e00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    4e04:	4760      	bx	ip
}
    4e06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004e0a <transition_complete>:
{
    4e0a:	b410      	push	{r4}
	__asm__ volatile(
    4e0c:	f04f 0420 	mov.w	r4, #32
    4e10:	f3ef 8211 	mrs	r2, BASEPRI
    4e14:	f384 8812 	msr	BASEPRI_MAX, r4
    4e18:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    4e1c:	6141      	str	r1, [r0, #20]
}
    4e1e:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
    4e20:	2101      	movs	r1, #1
    4e22:	f7fb bb49 	b.w	4b8 <process_event>

00004e26 <validate_args>:
{
    4e26:	b510      	push	{r4, lr}
    4e28:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    4e2a:	b140      	cbz	r0, 4e3e <validate_args+0x18>
    4e2c:	b139      	cbz	r1, 4e3e <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    4e2e:	1d08      	adds	r0, r1, #4
    4e30:	f7ff ff8c 	bl	4d4c <sys_notify_validate>
	if ((rv == 0)
    4e34:	b928      	cbnz	r0, 4e42 <validate_args+0x1c>
	    && ((cli->notify.flags
    4e36:	68a3      	ldr	r3, [r4, #8]
    4e38:	f033 0303 	bics.w	r3, r3, #3
    4e3c:	d001      	beq.n	4e42 <validate_args+0x1c>
		rv = -EINVAL;
    4e3e:	f06f 0015 	mvn.w	r0, #21
}
    4e42:	bd10      	pop	{r4, pc}

00004e44 <onoff_manager_init>:
{
    4e44:	b538      	push	{r3, r4, r5, lr}
    4e46:	460c      	mov	r4, r1
	if ((mgr == NULL)
    4e48:	4605      	mov	r5, r0
    4e4a:	b158      	cbz	r0, 4e64 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    4e4c:	b151      	cbz	r1, 4e64 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    4e4e:	680b      	ldr	r3, [r1, #0]
    4e50:	b143      	cbz	r3, 4e64 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    4e52:	684b      	ldr	r3, [r1, #4]
    4e54:	b133      	cbz	r3, 4e64 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    4e56:	221c      	movs	r2, #28
    4e58:	2100      	movs	r1, #0
    4e5a:	f000 f8f0 	bl	503e <memset>
    4e5e:	612c      	str	r4, [r5, #16]
	return 0;
    4e60:	2000      	movs	r0, #0
}
    4e62:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    4e64:	f06f 0015 	mvn.w	r0, #21
    4e68:	e7fb      	b.n	4e62 <onoff_manager_init+0x1e>

00004e6a <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    4e6a:	b570      	push	{r4, r5, r6, lr}
    4e6c:	4604      	mov	r4, r0
    4e6e:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    4e70:	f7ff ffd9 	bl	4e26 <validate_args>

	if (rv < 0) {
    4e74:	1e05      	subs	r5, r0, #0
    4e76:	db31      	blt.n	4edc <onoff_request+0x72>
    4e78:	f04f 0320 	mov.w	r3, #32
    4e7c:	f3ef 8111 	mrs	r1, BASEPRI
    4e80:	f383 8812 	msr	BASEPRI_MAX, r3
    4e84:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    4e88:	8b63      	ldrh	r3, [r4, #26]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    4e8a:	8b20      	ldrh	r0, [r4, #24]
	if (mgr->refs == SERVICE_REFS_MAX) {
    4e8c:	f64f 75ff 	movw	r5, #65535	; 0xffff
    4e90:	42ab      	cmp	r3, r5
    4e92:	f000 0207 	and.w	r2, r0, #7
    4e96:	d02e      	beq.n	4ef6 <onoff_request+0x8c>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    4e98:	2a02      	cmp	r2, #2
    4e9a:	d10e      	bne.n	4eba <onoff_request+0x50>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    4e9c:	3301      	adds	r3, #1
    4e9e:	8363      	strh	r3, [r4, #26]
	rv = state;
    4ea0:	4615      	mov	r5, r2
		notify = true;
    4ea2:	2301      	movs	r3, #1
	__asm__ volatile(
    4ea4:	f381 8811 	msr	BASEPRI, r1
    4ea8:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    4eac:	b1b3      	cbz	r3, 4edc <onoff_request+0x72>
			notify_one(mgr, cli, state, 0);
    4eae:	2300      	movs	r3, #0
    4eb0:	4631      	mov	r1, r6
    4eb2:	4620      	mov	r0, r4
    4eb4:	f7ff ff93 	bl	4dde <notify_one>
    4eb8:	e010      	b.n	4edc <onoff_request+0x72>
	} else if ((state == ONOFF_STATE_OFF)
    4eba:	0783      	lsls	r3, r0, #30
    4ebc:	d001      	beq.n	4ec2 <onoff_request+0x58>
		   || (state == ONOFF_STATE_TO_ON)) {
    4ebe:	2a06      	cmp	r2, #6
    4ec0:	d10e      	bne.n	4ee0 <onoff_request+0x76>
	parent->next = child;
    4ec2:	2300      	movs	r3, #0
    4ec4:	6033      	str	r3, [r6, #0]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
    4ec6:	6863      	ldr	r3, [r4, #4]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    4ec8:	b993      	cbnz	r3, 4ef0 <onoff_request+0x86>
	list->head = node;
    4eca:	e9c4 6600 	strd	r6, r6, [r4]
	if (start) {
    4ece:	4615      	mov	r5, r2
    4ed0:	b962      	cbnz	r2, 4eec <onoff_request+0x82>
		process_event(mgr, EVT_RECHECK, key);
    4ed2:	460a      	mov	r2, r1
    4ed4:	4620      	mov	r0, r4
    4ed6:	2102      	movs	r1, #2
    4ed8:	f7fb faee 	bl	4b8 <process_event>
		}
	}

	return rv;
}
    4edc:	4628      	mov	r0, r5
    4ede:	bd70      	pop	{r4, r5, r6, pc}
		rv = -EIO;
    4ee0:	2a05      	cmp	r2, #5
    4ee2:	bf0c      	ite	eq
    4ee4:	f06f 0585 	mvneq.w	r5, #133	; 0x85
    4ee8:	f06f 0504 	mvnne.w	r5, #4
    4eec:	2300      	movs	r3, #0
    4eee:	e7d9      	b.n	4ea4 <onoff_request+0x3a>
	parent->next = child;
    4ef0:	601e      	str	r6, [r3, #0]
	list->tail = node;
    4ef2:	6066      	str	r6, [r4, #4]
}
    4ef4:	e7eb      	b.n	4ece <onoff_request+0x64>
		rv = -EAGAIN;
    4ef6:	f06f 050a 	mvn.w	r5, #10
    4efa:	e7f7      	b.n	4eec <onoff_request+0x82>

00004efc <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    4efc:	4604      	mov	r4, r0
    4efe:	b508      	push	{r3, lr}
    4f00:	4608      	mov	r0, r1
    4f02:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    4f04:	461a      	mov	r2, r3
    4f06:	47a0      	blx	r4
	return z_impl_z_current_get();
    4f08:	f7ff fb76 	bl	45f8 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    4f0c:	f7fc fc6a 	bl	17e4 <z_impl_k_thread_abort>

00004f10 <encode_uint>:
{
    4f10:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4f14:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier);
    4f16:	78d3      	ldrb	r3, [r2, #3]
	switch (specifier) {
    4f18:	2b6f      	cmp	r3, #111	; 0x6f
{
    4f1a:	4680      	mov	r8, r0
    4f1c:	460f      	mov	r7, r1
    4f1e:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    4f20:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    4f24:	d029      	beq.n	4f7a <encode_uint+0x6a>
    4f26:	d824      	bhi.n	4f72 <encode_uint+0x62>
		return 16;
    4f28:	2b58      	cmp	r3, #88	; 0x58
    4f2a:	bf14      	ite	ne
    4f2c:	260a      	movne	r6, #10
    4f2e:	2610      	moveq	r6, #16
	char *bp = bps + (bpe - bps);
    4f30:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
    4f34:	4632      	mov	r2, r6
    4f36:	2300      	movs	r3, #0
    4f38:	4640      	mov	r0, r8
    4f3a:	4639      	mov	r1, r7
    4f3c:	f7fb f8e0 	bl	100 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4f40:	2a09      	cmp	r2, #9
    4f42:	b2d4      	uxtb	r4, r2
    4f44:	d81e      	bhi.n	4f84 <encode_uint+0x74>
    4f46:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    4f48:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4f4a:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
    4f4c:	f177 0300 	sbcs.w	r3, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4f50:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
    4f54:	d301      	bcc.n	4f5a <encode_uint+0x4a>
    4f56:	45d1      	cmp	r9, sl
    4f58:	d811      	bhi.n	4f7e <encode_uint+0x6e>
	if (conv->flag_hash) {
    4f5a:	782b      	ldrb	r3, [r5, #0]
    4f5c:	069b      	lsls	r3, r3, #26
    4f5e:	d505      	bpl.n	4f6c <encode_uint+0x5c>
		if (radix == 8) {
    4f60:	2e08      	cmp	r6, #8
    4f62:	d115      	bne.n	4f90 <encode_uint+0x80>
			conv->altform_0 = true;
    4f64:	78ab      	ldrb	r3, [r5, #2]
    4f66:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    4f6a:	70ab      	strb	r3, [r5, #2]
}
    4f6c:	4648      	mov	r0, r9
    4f6e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    4f72:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
    4f76:	2b70      	cmp	r3, #112	; 0x70
    4f78:	e7d7      	b.n	4f2a <encode_uint+0x1a>
	switch (specifier) {
    4f7a:	2608      	movs	r6, #8
    4f7c:	e7d8      	b.n	4f30 <encode_uint+0x20>
		value /= radix;
    4f7e:	4680      	mov	r8, r0
    4f80:	460f      	mov	r7, r1
    4f82:	e7d7      	b.n	4f34 <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4f84:	f1bb 0f19 	cmp.w	fp, #25
    4f88:	bf94      	ite	ls
    4f8a:	3437      	addls	r4, #55	; 0x37
    4f8c:	3457      	addhi	r4, #87	; 0x57
    4f8e:	e7db      	b.n	4f48 <encode_uint+0x38>
		} else if (radix == 16) {
    4f90:	2e10      	cmp	r6, #16
    4f92:	d1eb      	bne.n	4f6c <encode_uint+0x5c>
			conv->altform_0c = true;
    4f94:	78ab      	ldrb	r3, [r5, #2]
    4f96:	f043 0310 	orr.w	r3, r3, #16
    4f9a:	e7e6      	b.n	4f6a <encode_uint+0x5a>

00004f9c <outs>:
{
    4f9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4fa0:	4607      	mov	r7, r0
    4fa2:	4688      	mov	r8, r1
    4fa4:	4615      	mov	r5, r2
    4fa6:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    4fa8:	4614      	mov	r4, r2
    4faa:	42b4      	cmp	r4, r6
    4fac:	eba4 0005 	sub.w	r0, r4, r5
    4fb0:	d302      	bcc.n	4fb8 <outs+0x1c>
    4fb2:	b93e      	cbnz	r6, 4fc4 <outs+0x28>
    4fb4:	7823      	ldrb	r3, [r4, #0]
    4fb6:	b12b      	cbz	r3, 4fc4 <outs+0x28>
		int rc = out((int)*sp++, ctx);
    4fb8:	f814 0b01 	ldrb.w	r0, [r4], #1
    4fbc:	4641      	mov	r1, r8
    4fbe:	47b8      	blx	r7
		if (rc < 0) {
    4fc0:	2800      	cmp	r0, #0
    4fc2:	daf2      	bge.n	4faa <outs+0xe>
}
    4fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004fc8 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_LEGACY_INCLUDE_PATH, 1);

GEN_ABS_SYM_END
    4fc8:	4770      	bx	lr

00004fca <abort_function>:
{
    4fca:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    4fcc:	2000      	movs	r0, #0
    4fce:	f7fb ff15 	bl	dfc <sys_reboot>

00004fd2 <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    4fd2:	f000 bc19 	b.w	5808 <z_fatal_error>

00004fd6 <z_do_kernel_oops>:
 *   fault handler will executed instead of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    4fd6:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    4fd8:	6800      	ldr	r0, [r0, #0]
    4fda:	f000 bc15 	b.w	5808 <z_fatal_error>

00004fde <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    4fde:	2100      	movs	r1, #0
    4fe0:	2001      	movs	r0, #1
    4fe2:	f7ff bff6 	b.w	4fd2 <z_arm_fatal_error>

00004fe6 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    4fe6:	b508      	push	{r3, lr}
	handler();
    4fe8:	f7fc f998 	bl	131c <z_SysNmiOnReset>
	z_arm_int_exit();
}
    4fec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    4ff0:	f7fc ba70 	b.w	14d4 <z_arm_exc_exit>

00004ff4 <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    4ff4:	3901      	subs	r1, #1
    4ff6:	4603      	mov	r3, r0
    4ff8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    4ffc:	b90a      	cbnz	r2, 5002 <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    4ffe:	701a      	strb	r2, [r3, #0]

	return dest;
}
    5000:	4770      	bx	lr
		*d = *s;
    5002:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    5006:	e7f7      	b.n	4ff8 <strcpy+0x4>

00005008 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    5008:	4603      	mov	r3, r0
	size_t n = 0;
    500a:	2000      	movs	r0, #0

	while (*s != '\0') {
    500c:	5c1a      	ldrb	r2, [r3, r0]
    500e:	b902      	cbnz	r2, 5012 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    5010:	4770      	bx	lr
		n++;
    5012:	3001      	adds	r0, #1
    5014:	e7fa      	b.n	500c <strlen+0x4>

00005016 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    5016:	4603      	mov	r3, r0
	size_t n = 0;
    5018:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    501a:	5c1a      	ldrb	r2, [r3, r0]
    501c:	b10a      	cbz	r2, 5022 <strnlen+0xc>
    501e:	4288      	cmp	r0, r1
    5020:	d100      	bne.n	5024 <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    5022:	4770      	bx	lr
		n++;
    5024:	3001      	adds	r0, #1
    5026:	e7f8      	b.n	501a <strnlen+0x4>

00005028 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    5028:	b510      	push	{r4, lr}
    502a:	1e43      	subs	r3, r0, #1
    502c:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    502e:	4291      	cmp	r1, r2
    5030:	d100      	bne.n	5034 <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    5032:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    5034:	f811 4b01 	ldrb.w	r4, [r1], #1
    5038:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    503c:	e7f7      	b.n	502e <memcpy+0x6>

0000503e <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    503e:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    5040:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    5042:	4603      	mov	r3, r0
	while (n > 0) {
    5044:	4293      	cmp	r3, r2
    5046:	d100      	bne.n	504a <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    5048:	4770      	bx	lr
		*(d_byte++) = c_byte;
    504a:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    504e:	e7f9      	b.n	5044 <memset+0x6>

00005050 <_stdout_hook_default>:
}
    5050:	f04f 30ff 	mov.w	r0, #4294967295
    5054:	4770      	bx	lr

00005056 <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
    5056:	2806      	cmp	r0, #6
    5058:	d108      	bne.n	506c <pm_state_set+0x16>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    505a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    505e:	2201      	movs	r2, #1
    5060:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    5064:	f3bf 8f4f 	dsb	sy
        __WFE();
    5068:	bf20      	wfe
    while (true)
    506a:	e7fd      	b.n	5068 <pm_state_set+0x12>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
    506c:	4770      	bx	lr

0000506e <pm_state_exit_post_ops>:
    506e:	2300      	movs	r3, #0
    5070:	f383 8811 	msr	BASEPRI, r3
    5074:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    5078:	4770      	bx	lr

0000507a <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    507a:	6903      	ldr	r3, [r0, #16]
    507c:	b2c9      	uxtb	r1, r1
    507e:	220c      	movs	r2, #12
    5080:	fb01 3302 	mla	r3, r1, r2, r3
    5084:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
    5086:	f000 0007 	and.w	r0, r0, #7
    508a:	4770      	bx	lr

0000508c <set_on_state>:
	__asm__ volatile(
    508c:	f04f 0320 	mov.w	r3, #32
    5090:	f3ef 8211 	mrs	r2, BASEPRI
    5094:	f383 8812 	msr	BASEPRI_MAX, r3
    5098:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    509c:	6803      	ldr	r3, [r0, #0]
    509e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    50a2:	f043 0302 	orr.w	r3, r3, #2
    50a6:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    50a8:	f382 8811 	msr	BASEPRI, r2
    50ac:	f3bf 8f6f 	isb	sy
}
    50b0:	4770      	bx	lr

000050b2 <stop>:
{
    50b2:	4603      	mov	r3, r0
    50b4:	b570      	push	{r4, r5, r6, lr}
	struct nrf_clock_control_data *data = dev->data;
    50b6:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
    50b8:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    50ba:	f04f 0420 	mov.w	r4, #32
    50be:	f3ef 8611 	mrs	r6, BASEPRI
    50c2:	f384 8812 	msr	BASEPRI_MAX, r4
    50c6:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    50ca:	250c      	movs	r5, #12
    50cc:	fb05 0401 	mla	r4, r5, r1, r0
    50d0:	6c24      	ldr	r4, [r4, #64]	; 0x40
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    50d2:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
    50d6:	d001      	beq.n	50dc <stop+0x2a>
    50d8:	42a2      	cmp	r2, r4
    50da:	d110      	bne.n	50fe <stop+0x4c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    50dc:	fb05 0001 	mla	r0, r5, r1, r0
    50e0:	2201      	movs	r2, #1
    50e2:	6402      	str	r2, [r0, #64]	; 0x40
	int err = 0;
    50e4:	2000      	movs	r0, #0
	__asm__ volatile(
    50e6:	f386 8811 	msr	BASEPRI, r6
    50ea:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    50ee:	b928      	cbnz	r0, 50fc <stop+0x4a>
	get_sub_config(dev, type)->stop();
    50f0:	685b      	ldr	r3, [r3, #4]
    50f2:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    50f6:	684b      	ldr	r3, [r1, #4]
    50f8:	4798      	blx	r3
	return 0;
    50fa:	2000      	movs	r0, #0
}
    50fc:	bd70      	pop	{r4, r5, r6, pc}
		err = -EPERM;
    50fe:	f04f 30ff 	mov.w	r0, #4294967295
    5102:	e7f0      	b.n	50e6 <stop+0x34>

00005104 <api_stop>:
	return stop(dev, subsys, CTX_API);
    5104:	2280      	movs	r2, #128	; 0x80
    5106:	f7ff bfd4 	b.w	50b2 <stop>

0000510a <async_start>:
{
    510a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    510c:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
    510e:	6904      	ldr	r4, [r0, #16]
{
    5110:	4605      	mov	r5, r0
    5112:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    5114:	f04f 0020 	mov.w	r0, #32
    5118:	f3ef 8c11 	mrs	ip, BASEPRI
    511c:	f380 8812 	msr	BASEPRI_MAX, r0
    5120:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    5124:	260c      	movs	r6, #12
    5126:	fb06 4601 	mla	r6, r6, r1, r4
    512a:	6c30      	ldr	r0, [r6, #64]	; 0x40
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    512c:	f000 0e07 	and.w	lr, r0, #7
    5130:	f1be 0f01 	cmp.w	lr, #1
    5134:	d111      	bne.n	515a <async_start+0x50>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    5136:	6437      	str	r7, [r6, #64]	; 0x40
	int err = 0;
    5138:	2600      	movs	r6, #0
	__asm__ volatile(
    513a:	f38c 8811 	msr	BASEPRI, ip
    513e:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    5142:	b946      	cbnz	r6, 5156 <async_start+0x4c>
	subdata->cb = cb;
    5144:	200c      	movs	r0, #12
    5146:	fb00 4401 	mla	r4, r0, r1, r4
	subdata->user_data = user_data;
    514a:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    514e:	686b      	ldr	r3, [r5, #4]
    5150:	f853 3031 	ldr.w	r3, [r3, r1, lsl #3]
    5154:	4798      	blx	r3
}
    5156:	4630      	mov	r0, r6
    5158:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    515a:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
		err = -EALREADY;
    515e:	4287      	cmp	r7, r0
    5160:	bf14      	ite	ne
    5162:	f04f 36ff 	movne.w	r6, #4294967295
    5166:	f06f 0677 	mvneq.w	r6, #119	; 0x77
    516a:	e7e6      	b.n	513a <async_start+0x30>

0000516c <api_start>:
{
    516c:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
    516e:	2480      	movs	r4, #128	; 0x80
    5170:	9400      	str	r4, [sp, #0]
    5172:	f7ff ffca 	bl	510a <async_start>
}
    5176:	b002      	add	sp, #8
    5178:	bd10      	pop	{r4, pc}

0000517a <onoff_started_callback>:
	return &data->mgr[type];
    517a:	6900      	ldr	r0, [r0, #16]
{
    517c:	b410      	push	{r4}
	return &data->mgr[type];
    517e:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    5180:	241c      	movs	r4, #28
    5182:	fb03 0004 	mla	r0, r3, r4, r0
    5186:	2100      	movs	r1, #0
}
    5188:	bc10      	pop	{r4}
	notify(mgr, 0);
    518a:	4710      	bx	r2

0000518c <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    518c:	2000      	movs	r0, #0
    518e:	f000 b9de 	b.w	554e <nrfx_clock_start>

00005192 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    5192:	2000      	movs	r0, #0
    5194:	f000 ba18 	b.w	55c8 <nrfx_clock_stop>

00005198 <blocking_start_callback>:
{
    5198:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    519a:	f7fe bef3 	b.w	3f84 <z_impl_k_sem_give>

0000519e <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    519e:	6843      	ldr	r3, [r0, #4]
    51a0:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    51a2:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    51a6:	600b      	str	r3, [r1, #0]
}
    51a8:	2000      	movs	r0, #0
    51aa:	4770      	bx	lr

000051ac <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    51ac:	6843      	ldr	r3, [r0, #4]
    51ae:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    51b0:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    51b4:	4042      	eors	r2, r0
    51b6:	400a      	ands	r2, r1
    51b8:	4042      	eors	r2, r0
    p_reg->OUT = value;
    51ba:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    51be:	2000      	movs	r0, #0
    51c0:	4770      	bx	lr

000051c2 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    51c2:	6843      	ldr	r3, [r0, #4]
    51c4:	685b      	ldr	r3, [r3, #4]
}
    51c6:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    51c8:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    51cc:	4770      	bx	lr

000051ce <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    51ce:	6843      	ldr	r3, [r0, #4]
    51d0:	685b      	ldr	r3, [r3, #4]
}
    51d2:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    51d4:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    51d8:	4770      	bx	lr

000051da <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    51da:	6843      	ldr	r3, [r0, #4]
    51dc:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    51de:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    51e2:	404b      	eors	r3, r1
    p_reg->OUT = value;
    51e4:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    51e8:	2000      	movs	r0, #0
    51ea:	4770      	bx	lr

000051ec <gpio_nrfx_manage_callback>:
	return port->data;
    51ec:	6903      	ldr	r3, [r0, #16]
	return list->head;
    51ee:	6858      	ldr	r0, [r3, #4]
{
    51f0:	b530      	push	{r4, r5, lr}
	if (!sys_slist_is_empty(callbacks)) {
    51f2:	b158      	cbz	r0, 520c <gpio_nrfx_manage_callback+0x20>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    51f4:	2400      	movs	r4, #0
    51f6:	4281      	cmp	r1, r0
    51f8:	d112      	bne.n	5220 <gpio_nrfx_manage_callback+0x34>
	return node->next;
    51fa:	6808      	ldr	r0, [r1, #0]
	return list->tail;
    51fc:	689d      	ldr	r5, [r3, #8]
Z_GENLIST_REMOVE(slist, snode)
    51fe:	b954      	cbnz	r4, 5216 <gpio_nrfx_manage_callback+0x2a>
    5200:	428d      	cmp	r5, r1
	list->head = node;
    5202:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    5204:	d100      	bne.n	5208 <gpio_nrfx_manage_callback+0x1c>
	list->tail = node;
    5206:	6098      	str	r0, [r3, #8]
	parent->next = child;
    5208:	2000      	movs	r0, #0
    520a:	6008      	str	r0, [r1, #0]
	if (set) {
    520c:	b96a      	cbnz	r2, 522a <gpio_nrfx_manage_callback+0x3e>
	return 0;
    520e:	2000      	movs	r0, #0
}
    5210:	bd30      	pop	{r4, r5, pc}
    5212:	4628      	mov	r0, r5
    5214:	e7ef      	b.n	51f6 <gpio_nrfx_manage_callback+0xa>
Z_GENLIST_REMOVE(slist, snode)
    5216:	428d      	cmp	r5, r1
	parent->next = child;
    5218:	6020      	str	r0, [r4, #0]
	list->tail = node;
    521a:	bf08      	it	eq
    521c:	609c      	streq	r4, [r3, #8]
}
    521e:	e7f3      	b.n	5208 <gpio_nrfx_manage_callback+0x1c>
	return node->next;
    5220:	6805      	ldr	r5, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    5222:	4604      	mov	r4, r0
    5224:	2d00      	cmp	r5, #0
    5226:	d1f4      	bne.n	5212 <gpio_nrfx_manage_callback+0x26>
			if (!set) {
    5228:	b13a      	cbz	r2, 523a <gpio_nrfx_manage_callback+0x4e>
Z_GENLIST_PREPEND(slist, snode)
    522a:	6898      	ldr	r0, [r3, #8]
	parent->next = child;
    522c:	685a      	ldr	r2, [r3, #4]
    522e:	600a      	str	r2, [r1, #0]
	list->head = node;
    5230:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    5232:	2800      	cmp	r0, #0
    5234:	d1eb      	bne.n	520e <gpio_nrfx_manage_callback+0x22>
	list->tail = node;
    5236:	6099      	str	r1, [r3, #8]
}
    5238:	e7ea      	b.n	5210 <gpio_nrfx_manage_callback+0x24>
				return -EINVAL;
    523a:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    523e:	e7e7      	b.n	5210 <gpio_nrfx_manage_callback+0x24>

00005240 <i2c_nrfx_twi_configure>:
	if (I2C_ADDR_10_BITS & dev_config) {
    5240:	07ca      	lsls	r2, r1, #31
	const struct i2c_nrfx_twi_config *config = dev->config;
    5242:	6843      	ldr	r3, [r0, #4]
	struct i2c_nrfx_twi_data *data = dev->data;
    5244:	6900      	ldr	r0, [r0, #16]
	if (I2C_ADDR_10_BITS & dev_config) {
    5246:	d405      	bmi.n	5254 <i2c_nrfx_twi_configure+0x14>
	switch (I2C_SPEED_GET(dev_config)) {
    5248:	f3c1 0242 	ubfx	r2, r1, #1, #3
    524c:	2a01      	cmp	r2, #1
    524e:	d004      	beq.n	525a <i2c_nrfx_twi_configure+0x1a>
    5250:	2a02      	cmp	r2, #2
    5252:	d00a      	beq.n	526a <i2c_nrfx_twi_configure+0x2a>
		return -EINVAL;
    5254:	f06f 0015 	mvn.w	r0, #21
}
    5258:	4770      	bx	lr
		nrf_twi_frequency_set(inst->p_twi, NRF_TWI_FREQ_100K);
    525a:	681b      	ldr	r3, [r3, #0]
    p_reg->FREQUENCY = frequency;
    525c:	f04f 72cc 	mov.w	r2, #26738688	; 0x1980000
    5260:	f8c3 2524 	str.w	r2, [r3, #1316]	; 0x524
	data->dev_config = dev_config;
    5264:	6241      	str	r1, [r0, #36]	; 0x24
	return 0;
    5266:	2000      	movs	r0, #0
    5268:	4770      	bx	lr
		nrf_twi_frequency_set(inst->p_twi, NRF_TWI_FREQ_400K);
    526a:	681b      	ldr	r3, [r3, #0]
    526c:	f04f 62cd 	mov.w	r2, #107479040	; 0x6680000
    5270:	e7f6      	b.n	5260 <i2c_nrfx_twi_configure+0x20>

00005272 <uarte_nrfx_config_get>:
	*cfg = data->uart_config;
    5272:	6902      	ldr	r2, [r0, #16]
{
    5274:	460b      	mov	r3, r1
	*cfg = data->uart_config;
    5276:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    527a:	e883 0003 	stmia.w	r3, {r0, r1}
}
    527e:	2000      	movs	r0, #0
    5280:	4770      	bx	lr

00005282 <uarte_nrfx_err_check>:
	return config->uarte_regs;
    5282:	6843      	ldr	r3, [r0, #4]
    5284:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    5286:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    528a:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    528e:	4770      	bx	lr

00005290 <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    5290:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = dev->data;
    5292:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    5294:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5296:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    529a:	b148      	cbz	r0, 52b0 <uarte_nrfx_poll_in+0x20>
	*c = data->rx_data;
    529c:	7c52      	ldrb	r2, [r2, #17]
    529e:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    52a0:	2000      	movs	r0, #0
    52a2:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    52a6:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    52aa:	2201      	movs	r2, #1
    52ac:	601a      	str	r2, [r3, #0]
	return 0;
    52ae:	4770      	bx	lr
		return -1;
    52b0:	f04f 30ff 	mov.w	r0, #4294967295
}
    52b4:	4770      	bx	lr

000052b6 <is_tx_ready.isra.0>:
	return config->uarte_regs;
    52b6:	6802      	ldr	r2, [r0, #0]
static bool is_tx_ready(const struct device *dev)
    52b8:	4603      	mov	r3, r0
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    52ba:	f8d2 0158 	ldr.w	r0, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    52be:	b940      	cbnz	r0, 52d2 <is_tx_ready.isra.0+0x1c>
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    52c0:	685b      	ldr	r3, [r3, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    52c2:	079b      	lsls	r3, r3, #30
    52c4:	d406      	bmi.n	52d4 <is_tx_ready.isra.0+0x1e>
    52c6:	f8d2 0120 	ldr.w	r0, [r2, #288]	; 0x120
    52ca:	3800      	subs	r0, #0
    52cc:	bf18      	it	ne
    52ce:	2001      	movne	r0, #1
    52d0:	4770      	bx	lr
    52d2:	2001      	movs	r0, #1
}
    52d4:	4770      	bx	lr

000052d6 <uarte_nrfx_isr_int>:
	const struct uarte_nrfx_config *config = dev->config;
    52d6:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    52d8:	6813      	ldr	r3, [r2, #0]
    return p_reg->INTENSET & mask;
    52da:	f8d3 1304 	ldr.w	r1, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    52de:	05c9      	lsls	r1, r1, #23
    52e0:	d518      	bpl.n	5314 <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    52e2:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    52e6:	b1a9      	cbz	r1, 5314 <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    52e8:	f04f 0020 	mov.w	r0, #32
    52ec:	f3ef 8111 	mrs	r1, BASEPRI
    52f0:	f380 8812 	msr	BASEPRI_MAX, r0
    52f4:	f3bf 8f6f 	isb	sy
    52f8:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    52fc:	b130      	cbz	r0, 530c <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    52fe:	2000      	movs	r0, #0
    5300:	f8c3 0120 	str.w	r0, [r3, #288]	; 0x120
    5304:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5308:	2001      	movs	r0, #1
    530a:	60d8      	str	r0, [r3, #12]
	__asm__ volatile(
    530c:	f381 8811 	msr	BASEPRI, r1
    5310:	f3bf 8f6f 	isb	sy
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    5314:	6852      	ldr	r2, [r2, #4]
    5316:	06d2      	lsls	r2, r2, #27
    5318:	d515      	bpl.n	5346 <uarte_nrfx_isr_int+0x70>
	__asm__ volatile(
    531a:	f04f 0120 	mov.w	r1, #32
    531e:	f3ef 8211 	mrs	r2, BASEPRI
    5322:	f381 8812 	msr	BASEPRI_MAX, r1
    5326:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    532a:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    532e:	b111      	cbz	r1, 5336 <uarte_nrfx_isr_int+0x60>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    5330:	2100      	movs	r1, #0
    5332:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    5336:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    533a:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    533e:	f382 8811 	msr	BASEPRI, r2
    5342:	f3bf 8f6f 	isb	sy
}
    5346:	4770      	bx	lr

00005348 <uarte_1_init>:
#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    5348:	b510      	push	{r4, lr}
    534a:	2200      	movs	r2, #0
    534c:	4604      	mov	r4, r0
    534e:	2101      	movs	r1, #1
    5350:	2028      	movs	r0, #40	; 0x28
    5352:	f7fb ffcb 	bl	12ec <z_arm_irq_priority_set>
    5356:	2028      	movs	r0, #40	; 0x28
    5358:	f7fb ffaa 	bl	12b0 <arch_irq_enable>
    535c:	4620      	mov	r0, r4
    535e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    5362:	f7fc bfe5 	b.w	2330 <uarte_instance_init.constprop.0>

00005366 <uarte_0_init>:
UART_NRF_UARTE_DEVICE(0);
    5366:	b510      	push	{r4, lr}
    5368:	2200      	movs	r2, #0
    536a:	4604      	mov	r4, r0
    536c:	2101      	movs	r1, #1
    536e:	2002      	movs	r0, #2
    5370:	f7fb ffbc 	bl	12ec <z_arm_irq_priority_set>
    5374:	2002      	movs	r0, #2
    5376:	f7fb ff9b 	bl	12b0 <arch_irq_enable>
    537a:	4620      	mov	r0, r4
    537c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    5380:	f7fc bfd6 	b.w	2330 <uarte_instance_init.constprop.0>

00005384 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    5384:	4770      	bx	lr

00005386 <pinctrl_lookup_state>:

#include <drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    5386:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
    5388:	6843      	ldr	r3, [r0, #4]
    538a:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
    538c:	7a03      	ldrb	r3, [r0, #8]
    538e:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
    5392:	3b01      	subs	r3, #1
    5394:	00db      	lsls	r3, r3, #3
    5396:	6845      	ldr	r5, [r0, #4]
    5398:	6814      	ldr	r4, [r2, #0]
    539a:	441d      	add	r5, r3
    539c:	42ac      	cmp	r4, r5
    539e:	d902      	bls.n	53a6 <pinctrl_lookup_state+0x20>
		}

		(*state)++;
	}

	return -ENOENT;
    53a0:	f06f 0001 	mvn.w	r0, #1
}
    53a4:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
    53a6:	7965      	ldrb	r5, [r4, #5]
    53a8:	428d      	cmp	r5, r1
    53aa:	d002      	beq.n	53b2 <pinctrl_lookup_state+0x2c>
		(*state)++;
    53ac:	3408      	adds	r4, #8
    53ae:	6014      	str	r4, [r2, #0]
    53b0:	e7f1      	b.n	5396 <pinctrl_lookup_state+0x10>
			return 0;
    53b2:	2000      	movs	r0, #0
    53b4:	e7f6      	b.n	53a4 <pinctrl_lookup_state+0x1e>

000053b6 <nrf_gpio_pin_write>:
    if (value == 0)
    53b6:	b909      	cbnz	r1, 53bc <nrf_gpio_pin_write+0x6>
        nrf_gpio_pin_clear(pin_number);
    53b8:	f7fd badc 	b.w	2974 <nrf_gpio_pin_clear>
        nrf_gpio_pin_set(pin_number);
    53bc:	f7fd bb0c 	b.w	29d8 <nrf_gpio_pin_set>

000053c0 <pinctrl_configure_pins>:

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    53c0:	b570      	push	{r4, r5, r6, lr}
    53c2:	4615      	mov	r5, r2
    53c4:	4604      	mov	r4, r0
    53c6:	eb00 0681 	add.w	r6, r0, r1, lsl #2
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    53ca:	42a6      	cmp	r6, r4
    53cc:	d101      	bne.n	53d2 <pinctrl_configure_pins+0x12>
		default:
			return -ENOTSUP;
		}
	}

	return 0;
    53ce:	2000      	movs	r0, #0
}
    53d0:	bd70      	pop	{r4, r5, r6, pc}
		switch (NRF_GET_FUN(pins[i])) {
    53d2:	6823      	ldr	r3, [r4, #0]
    53d4:	0c1a      	lsrs	r2, r3, #16
    53d6:	2a22      	cmp	r2, #34	; 0x22
    53d8:	f200 808e 	bhi.w	54f8 <pinctrl_configure_pins+0x138>
    53dc:	e8df f002 	tbb	[pc, r2]
    53e0:	43241d12 	.word	0x43241d12
    53e4:	8c433929 	.word	0x8c433929
    53e8:	488c8c8c 	.word	0x488c8c8c
    53ec:	8c8c8c4d 	.word	0x8c8c8c4d
    53f0:	8c8c8c8c 	.word	0x8c8c8c8c
    53f4:	5e528c8c 	.word	0x5e528c8c
    53f8:	8c8c6863 	.word	0x8c8c6863
    53fc:	78736d8c 	.word	0x78736d8c
    5400:	827d      	.short	0x827d
    5402:	87          	.byte	0x87
    5403:	00          	.byte	0x00
			NRF_PSEL_UART(reg, TXD) = NRF_GET_PIN(pins[i]);
    5404:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    5408:	f8c5 350c 	str.w	r3, [r5, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 1);
    540c:	6820      	ldr	r0, [r4, #0]
    540e:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    5412:	f7fd fae1 	bl	29d8 <nrf_gpio_pin_set>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    5416:	2201      	movs	r2, #1
    5418:	e015      	b.n	5446 <pinctrl_configure_pins+0x86>
			NRF_PSEL_UART(reg, RXD) = NRF_GET_PIN(pins[i]);
    541a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    541e:	f8c5 3514 	str.w	r3, [r5, #1300]	; 0x514
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    5422:	2200      	movs	r2, #0
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    5424:	2100      	movs	r1, #0
    5426:	e00f      	b.n	5448 <pinctrl_configure_pins+0x88>
			NRF_PSEL_UART(reg, RTS) = NRF_GET_PIN(pins[i]);
    5428:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    542c:	f8c5 3508 	str.w	r3, [r5, #1288]	; 0x508
    5430:	e7ec      	b.n	540c <pinctrl_configure_pins+0x4c>
			NRF_PSEL_SPIM(reg, SCK) = NRF_GET_PIN(pins[i]);
    5432:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    5436:	f8c5 3508 	str.w	r3, [r5, #1288]	; 0x508
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    543a:	6820      	ldr	r0, [r4, #0]
        nrf_gpio_pin_clear(pin_number);
    543c:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    5440:	f7fd fa98 	bl	2974 <nrf_gpio_pin_clear>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    5444:	2200      	movs	r2, #0
    5446:	2101      	movs	r1, #1
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    5448:	6820      	ldr	r0, [r4, #0]
    544a:	f7fd faa3 	bl	2994 <nrf_pin_configure>
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    544e:	3404      	adds	r4, #4
    5450:	e7bb      	b.n	53ca <pinctrl_configure_pins+0xa>
			NRF_PSEL_SPIM(reg, MOSI) = NRF_GET_PIN(pins[i]);
    5452:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    5456:	f8c5 350c 	str.w	r3, [r5, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    545a:	6820      	ldr	r0, [r4, #0]
    545c:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    5460:	f7fd fa88 	bl	2974 <nrf_gpio_pin_clear>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    5464:	e7d7      	b.n	5416 <pinctrl_configure_pins+0x56>
			NRF_PSEL_SPIM(reg, MISO) = NRF_GET_PIN(pins[i]);
    5466:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    546a:	f8c5 3510 	str.w	r3, [r5, #1296]	; 0x510
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    546e:	e7d8      	b.n	5422 <pinctrl_configure_pins+0x62>
			NRF_PSEL_TWIM(reg, SCL) = NRF_GET_PIN(pins[i]);
    5470:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    5474:	f8c5 3508 	str.w	r3, [r5, #1288]	; 0x508
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    5478:	e7d3      	b.n	5422 <pinctrl_configure_pins+0x62>
			NRF_PSEL_TWIM(reg, SDA) = NRF_GET_PIN(pins[i]);
    547a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    547e:	f8c5 350c 	str.w	r3, [r5, #1292]	; 0x50c
    5482:	e7ce      	b.n	5422 <pinctrl_configure_pins+0x62>
			NRF_PSEL_PWM(reg, OUT[0]) = NRF_GET_PIN(pins[i]);
    5484:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    5488:	f8c5 3560 	str.w	r3, [r5, #1376]	; 0x560
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    548c:	6820      	ldr	r0, [r4, #0]
    548e:	f3c0 3140 	ubfx	r1, r0, #13, #1
    5492:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    5496:	f7ff ff8e 	bl	53b6 <nrf_gpio_pin_write>
    549a:	e7bc      	b.n	5416 <pinctrl_configure_pins+0x56>
			NRF_PSEL_PWM(reg, OUT[1]) = NRF_GET_PIN(pins[i]);
    549c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    54a0:	f8c5 3564 	str.w	r3, [r5, #1380]	; 0x564
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    54a4:	e7f2      	b.n	548c <pinctrl_configure_pins+0xcc>
			NRF_PSEL_PWM(reg, OUT[2]) = NRF_GET_PIN(pins[i]);
    54a6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    54aa:	f8c5 3568 	str.w	r3, [r5, #1384]	; 0x568
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    54ae:	e7ed      	b.n	548c <pinctrl_configure_pins+0xcc>
			NRF_PSEL_PWM(reg, OUT[3]) = NRF_GET_PIN(pins[i]);
    54b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    54b4:	f8c5 356c 	str.w	r3, [r5, #1388]	; 0x56c
    54b8:	e7e8      	b.n	548c <pinctrl_configure_pins+0xcc>
			NRF_PSEL_QSPI(reg, SCK) = NRF_GET_PIN(pins[i]);
    54ba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    54be:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    54c2:	2201      	movs	r2, #1
    54c4:	e7ae      	b.n	5424 <pinctrl_configure_pins+0x64>
			NRF_PSEL_QSPI(reg, CSN) = NRF_GET_PIN(pins[i]);
    54c6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    54ca:	f8c5 3528 	str.w	r3, [r5, #1320]	; 0x528
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    54ce:	e7f8      	b.n	54c2 <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO0) = NRF_GET_PIN(pins[i]);
    54d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    54d4:	f8c5 3530 	str.w	r3, [r5, #1328]	; 0x530
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    54d8:	e7f3      	b.n	54c2 <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO1) = NRF_GET_PIN(pins[i]);
    54da:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    54de:	f8c5 3534 	str.w	r3, [r5, #1332]	; 0x534
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    54e2:	e7ee      	b.n	54c2 <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO2) = NRF_GET_PIN(pins[i]);
    54e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    54e8:	f8c5 3538 	str.w	r3, [r5, #1336]	; 0x538
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    54ec:	e7e9      	b.n	54c2 <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO3) = NRF_GET_PIN(pins[i]);
    54ee:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    54f2:	f8c5 353c 	str.w	r3, [r5, #1340]	; 0x53c
    54f6:	e7e4      	b.n	54c2 <pinctrl_configure_pins+0x102>
		switch (NRF_GET_FUN(pins[i])) {
    54f8:	f06f 0085 	mvn.w	r0, #133	; 0x85
    54fc:	e768      	b.n	53d0 <pinctrl_configure_pins+0x10>

000054fe <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    54fe:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    5500:	2000      	movs	r0, #0
    5502:	f7fc fa81 	bl	1a08 <sys_arch_reboot>

00005506 <hw_cc3xx_init_internal>:

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    5506:	f7ff ba2d 	b.w	4964 <nrf_cc3xx_platform_init_no_rng>

0000550a <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(const struct device *dev)
{
    550a:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    550c:	f7fb fde8 	bl	10e0 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    5510:	f7fb fe9a 	bl	1248 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
	return res;
}
    5514:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
    5518:	f7ff ba24 	b.w	4964 <nrf_cc3xx_platform_init_no_rng>

0000551c <nrf52_errata_136>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    551c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    5520:	f8d3 0130 	ldr.w	r0, [r3, #304]	; 0x130
}
    5524:	f1a0 0308 	sub.w	r3, r0, #8
    5528:	4258      	negs	r0, r3
    552a:	4158      	adcs	r0, r3
    552c:	4770      	bx	lr

0000552e <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    552e:	4700      	bx	r0

00005530 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    5530:	f000 bacf 	b.w	5ad2 <z_impl_k_busy_wait>

00005534 <nrfx_clock_enable>:
{
    5534:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    5536:	2000      	movs	r0, #0
    5538:	f7fb feca 	bl	12d0 <arch_irq_is_enabled>
    553c:	b908      	cbnz	r0, 5542 <nrfx_clock_enable+0xe>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    553e:	f7fb feb7 	bl	12b0 <arch_irq_enable>
    p_reg->LFCLKSRC = (uint32_t)(source);
    5542:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5546:	2200      	movs	r2, #0
    5548:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
}
    554c:	bd08      	pop	{r3, pc}

0000554e <nrfx_clock_start>:
{
    554e:	b508      	push	{r3, lr}
    switch (domain)
    5550:	b110      	cbz	r0, 5558 <nrfx_clock_start+0xa>
    5552:	2801      	cmp	r0, #1
    5554:	d02d      	beq.n	55b2 <nrfx_clock_start+0x64>
}
    5556:	bd08      	pop	{r3, pc}
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5558:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    555c:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5560:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    5564:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
    5568:	d10b      	bne.n	5582 <nrfx_clock_start+0x34>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
    556a:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    556e:	07c9      	lsls	r1, r1, #31
    5570:	d510      	bpl.n	5594 <nrfx_clock_start+0x46>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    5572:	f8d2 341c 	ldr.w	r3, [r2, #1052]	; 0x41c
    if (!is_correct_clk)
    5576:	079b      	lsls	r3, r3, #30
    5578:	d408      	bmi.n	558c <nrfx_clock_start+0x3e>
    p_reg->INTENSET = mask;
    557a:	2302      	movs	r3, #2
    557c:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
                        break;
    5580:	e7e9      	b.n	5556 <nrfx_clock_start+0x8>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    5582:	f001 0303 	and.w	r3, r1, #3
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    5586:	2b01      	cmp	r3, #1
    5588:	d004      	beq.n	5594 <nrfx_clock_start+0x46>
    if (!is_correct_clk)
    558a:	b11b      	cbz	r3, 5594 <nrfx_clock_start+0x46>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    558c:	2000      	movs	r0, #0
    558e:	f7fd fb7f 	bl	2c90 <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
    5592:	2300      	movs	r3, #0
    p_reg->LFCLKSRC = (uint32_t)(source);
    5594:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    5598:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    559c:	2300      	movs	r3, #0
    559e:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
    55a2:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    p_reg->INTENSET = mask;
    55a6:	2302      	movs	r3, #2
    55a8:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    55ac:	2301      	movs	r3, #1
    55ae:	6093      	str	r3, [r2, #8]
}
    55b0:	e7d1      	b.n	5556 <nrfx_clock_start+0x8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    55b2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    55b6:	2200      	movs	r2, #0
    55b8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    55bc:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    55c0:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    55c4:	6018      	str	r0, [r3, #0]
}
    55c6:	e7c6      	b.n	5556 <nrfx_clock_start+0x8>

000055c8 <nrfx_clock_stop>:
    clock_stop(domain);
    55c8:	f7fd bb62 	b.w	2c90 <clock_stop>

000055cc <nrf_gpio_reconfigure>:
{
    55cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    55ce:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    55d0:	a801      	add	r0, sp, #4
{
    55d2:	e9dd 4608 	ldrd	r4, r6, [sp, #32]
    55d6:	4617      	mov	r7, r2
    55d8:	461d      	mov	r5, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    55da:	f7fd fbf1 	bl	2dc0 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    55de:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    55e0:	2f00      	cmp	r7, #0
    55e2:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    55e6:	bf14      	ite	ne
    55e8:	2302      	movne	r3, #2
    55ea:	2300      	moveq	r3, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    55ec:	2900      	cmp	r1, #0
    55ee:	bf18      	it	ne
    55f0:	f043 0301 	orrne.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    55f4:	2d00      	cmp	r5, #0
    55f6:	bf14      	ite	ne
    55f8:	f04f 0c0c 	movne.w	ip, #12
    55fc:	f04f 0c00 	moveq.w	ip, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    5600:	2c00      	cmp	r4, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    5602:	ea43 030c 	orr.w	r3, r3, ip
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    5606:	bf14      	ite	ne
    5608:	f44f 6ce0 	movne.w	ip, #1792	; 0x700
    560c:	f04f 0c00 	moveq.w	ip, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    5610:	2e00      	cmp	r6, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    5612:	ea43 030c 	orr.w	r3, r3, ip
    uint32_t cnf = reg->PIN_CNF[pin_number];
    5616:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    561a:	bf14      	ite	ne
    561c:	f44f 3c40 	movne.w	ip, #196608	; 0x30000
    5620:	f04f 0c00 	moveq.w	ip, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    5624:	ea43 030c 	orr.w	r3, r3, ip
    cnf &= ~to_update;
    5628:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    562c:	b101      	cbz	r1, 5630 <nrf_gpio_reconfigure+0x64>
    562e:	7809      	ldrb	r1, [r1, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    5630:	b10f      	cbz	r7, 5636 <nrf_gpio_reconfigure+0x6a>
    5632:	783f      	ldrb	r7, [r7, #0]
    5634:	007f      	lsls	r7, r7, #1
    5636:	4319      	orrs	r1, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    5638:	b10d      	cbz	r5, 563e <nrf_gpio_reconfigure+0x72>
    563a:	782d      	ldrb	r5, [r5, #0]
    563c:	00ad      	lsls	r5, r5, #2
    563e:	4339      	orrs	r1, r7
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    5640:	b10c      	cbz	r4, 5646 <nrf_gpio_reconfigure+0x7a>
    5642:	7822      	ldrb	r2, [r4, #0]
    5644:	0214      	lsls	r4, r2, #8
    5646:	430d      	orrs	r5, r1
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    5648:	b10e      	cbz	r6, 564e <nrf_gpio_reconfigure+0x82>
    564a:	7836      	ldrb	r6, [r6, #0]
    564c:	0436      	lsls	r6, r6, #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    564e:	432c      	orrs	r4, r5
    5650:	4334      	orrs	r4, r6
    reg->PIN_CNF[pin_number] = cnf;
    5652:	f8c0 4700 	str.w	r4, [r0, #1792]	; 0x700
}
    5656:	b003      	add	sp, #12
    5658:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000565a <nrf_gpio_cfg_sense_set>:
{
    565a:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    565c:	f10d 030f 	add.w	r3, sp, #15
    5660:	9301      	str	r3, [sp, #4]
    5662:	2300      	movs	r3, #0
{
    5664:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    5668:	9300      	str	r3, [sp, #0]
    566a:	461a      	mov	r2, r3
    566c:	4619      	mov	r1, r3
    566e:	f7ff ffad 	bl	55cc <nrf_gpio_reconfigure>
}
    5672:	b005      	add	sp, #20
    5674:	f85d fb04 	ldr.w	pc, [sp], #4

00005678 <twi_send_byte>:
    if (p_cb->bytes_transferred < p_cb->curr_length)
    5678:	6a8b      	ldr	r3, [r1, #40]	; 0x28
{
    567a:	4602      	mov	r2, r0
    if (p_cb->bytes_transferred < p_cb->curr_length)
    567c:	6b48      	ldr	r0, [r1, #52]	; 0x34
    567e:	4298      	cmp	r0, r3
{
    5680:	b510      	push	{r4, lr}
    5682:	f04f 0301 	mov.w	r3, #1
    if (p_cb->bytes_transferred < p_cb->curr_length)
    5686:	d205      	bcs.n	5694 <twi_send_byte+0x1c>
        nrf_twi_txd_set(p_twi, p_cb->p_curr_buf[p_cb->bytes_transferred]);
    5688:	6a49      	ldr	r1, [r1, #36]	; 0x24
    p_reg->TXD = data;
    568a:	5c09      	ldrb	r1, [r1, r0]
    568c:	f8c2 151c 	str.w	r1, [r2, #1308]	; 0x51c
    return true;
    5690:	4618      	mov	r0, r3
}
    5692:	e004      	b.n	569e <twi_send_byte+0x26>
        if (p_cb->curr_tx_no_stop)
    5694:	f891 002c 	ldrb.w	r0, [r1, #44]	; 0x2c
    5698:	b110      	cbz	r0, 56a0 <twi_send_byte+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    569a:	61d3      	str	r3, [r2, #28]
            return false;
    569c:	2000      	movs	r0, #0
}
    569e:	bd10      	pop	{r4, pc}
        else if(TWI_FLAG_SUSPEND(p_cb->flags))
    56a0:	6a0c      	ldr	r4, [r1, #32]
    56a2:	0664      	lsls	r4, r4, #25
    56a4:	d503      	bpl.n	56ae <twi_send_byte+0x36>
    56a6:	61d3      	str	r3, [r2, #28]
            p_cb->prev_suspend = TWI_SUSPEND_TX;
    56a8:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
            return false;
    56ac:	e7f7      	b.n	569e <twi_send_byte+0x26>
    56ae:	6153      	str	r3, [r2, #20]
    56b0:	e7ee      	b.n	5690 <twi_send_byte+0x18>

000056b2 <twi_transfer>:
{
    56b2:	b570      	push	{r4, r5, r6, lr}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    56b4:	f8d0 6104 	ldr.w	r6, [r0, #260]	; 0x104
    56b8:	4604      	mov	r4, r0
    56ba:	460d      	mov	r5, r1
    if (nrf_twi_event_check(p_twi, NRF_TWI_EVENT_STOPPED))
    56bc:	b12e      	cbz	r6, 56ca <twi_transfer+0x18>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    56be:	2300      	movs	r3, #0
    56c0:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
    56c4:	f8d0 3104 	ldr.w	r3, [r0, #260]	; 0x104
        stopped = true;
    56c8:	2601      	movs	r6, #1
    if (p_cb->error)
    56ca:	f895 002f 	ldrb.w	r0, [r5, #47]	; 0x2f
    56ce:	b320      	cbz	r0, 571a <twi_transfer+0x68>
    56d0:	2300      	movs	r3, #0
    56d2:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
    56d6:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
    56da:	f8c4 311c 	str.w	r3, [r4, #284]	; 0x11c
    56de:	f8d4 211c 	ldr.w	r2, [r4, #284]	; 0x11c
    56e2:	f8c4 3108 	str.w	r3, [r4, #264]	; 0x108
    56e6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
    if (stopped)
    56ea:	2e00      	cmp	r6, #0
    56ec:	d068      	beq.n	57c0 <twi_transfer+0x10e>
        if (!p_cb->error)
    56ee:	f895 002f 	ldrb.w	r0, [r5, #47]	; 0x2f
        p_cb->prev_suspend = TWI_NO_SUSPEND;
    56f2:	2300      	movs	r3, #0
    56f4:	f885 302d 	strb.w	r3, [r5, #45]	; 0x2d
        if (!p_cb->error)
    56f8:	bb88      	cbnz	r0, 575e <twi_transfer+0xac>
    if (p_cb->bytes_transferred != p_cb->curr_length)
    56fa:	6aab      	ldr	r3, [r5, #40]	; 0x28
    56fc:	6b6a      	ldr	r2, [r5, #52]	; 0x34
    56fe:	429a      	cmp	r2, r3
        return false;
    5700:	bf1c      	itt	ne
    5702:	4606      	movne	r6, r0
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Enabled << TWI_ENABLE_ENABLE_Pos);
    5704:	2305      	movne	r3, #5
            p_cb->error = !xfer_completeness_check(p_twi, p_cb);
    5706:	f086 0601 	eor.w	r6, r6, #1
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Disabled << TWI_ENABLE_ENABLE_Pos);
    570a:	bf1c      	itt	ne
    570c:	f8c4 0500 	strne.w	r0, [r4, #1280]	; 0x500
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Enabled << TWI_ENABLE_ENABLE_Pos);
    5710:	f8c4 3500 	strne.w	r3, [r4, #1280]	; 0x500
    5714:	f885 602f 	strb.w	r6, [r5, #47]	; 0x2f
    5718:	e022      	b.n	5760 <twi_transfer+0xae>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    571a:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
    else if (nrf_twi_event_check(p_twi, NRF_TWI_EVENT_ERROR))
    571e:	b142      	cbz	r2, 5732 <twi_transfer+0x80>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5720:	f8c4 0124 	str.w	r0, [r4, #292]	; 0x124
    5724:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5728:	2301      	movs	r3, #1
    572a:	6163      	str	r3, [r4, #20]
                p_cb->error = true;
    572c:	f885 302f 	strb.w	r3, [r5, #47]	; 0x2f
    5730:	e7db      	b.n	56ea <twi_transfer+0x38>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5732:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
        if (nrf_twi_event_check(p_twi, NRF_TWI_EVENT_TXDSENT))
    5736:	b1a3      	cbz	r3, 5762 <twi_transfer+0xb0>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5738:	f8c4 211c 	str.w	r2, [r4, #284]	; 0x11c
    573c:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
            ++(p_cb->bytes_transferred);
    5740:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    5742:	3301      	adds	r3, #1
    5744:	636b      	str	r3, [r5, #52]	; 0x34
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5746:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
            if (nrf_twi_event_check(p_twi, NRF_TWI_EVENT_ERROR))
    574a:	b113      	cbz	r3, 5752 <twi_transfer+0xa0>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    574c:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
    5750:	e7e8      	b.n	5724 <twi_transfer+0x72>
                if (!twi_send_byte(p_twi, p_cb))
    5752:	4629      	mov	r1, r5
    5754:	4620      	mov	r0, r4
    5756:	f7ff ff8f 	bl	5678 <twi_send_byte>
    575a:	2800      	cmp	r0, #0
    575c:	d1c5      	bne.n	56ea <twi_transfer+0x38>
                    return false;
    575e:	2000      	movs	r0, #0
}
    5760:	bd70      	pop	{r4, r5, r6, pc}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5762:	f8d4 2108 	ldr.w	r2, [r4, #264]	; 0x108
        else if (nrf_twi_event_check(p_twi, NRF_TWI_EVENT_RXDREADY))
    5766:	2a00      	cmp	r2, #0
    5768:	d0bf      	beq.n	56ea <twi_transfer+0x38>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    576a:	f8c4 3108 	str.w	r3, [r4, #264]	; 0x108
    576e:	f8d4 2108 	ldr.w	r2, [r4, #264]	; 0x108
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5772:	f8d4 2124 	ldr.w	r2, [r4, #292]	; 0x124
            if (nrf_twi_event_check(p_twi, NRF_TWI_EVENT_ERROR))
    5776:	b112      	cbz	r2, 577e <twi_transfer+0xcc>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5778:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
    577c:	e7d2      	b.n	5724 <twi_transfer+0x72>
    if (p_cb->bytes_transferred < p_cb->curr_length)
    577e:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    5780:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    5782:	4293      	cmp	r3, r2
    5784:	d2b1      	bcs.n	56ea <twi_transfer+0x38>
        p_cb->p_curr_buf[p_cb->bytes_transferred] = nrf_twi_rxd_get(p_twi);
    5786:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    return (uint8_t)p_reg->RXD;
    5788:	f8d4 1518 	ldr.w	r1, [r4, #1304]	; 0x518
    578c:	54d1      	strb	r1, [r2, r3]
        ++(p_cb->bytes_transferred);
    578e:	6b6b      	ldr	r3, [r5, #52]	; 0x34
        if ((p_cb->bytes_transferred == p_cb->curr_length - 1) && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    5790:	6aaa      	ldr	r2, [r5, #40]	; 0x28
        ++(p_cb->bytes_transferred);
    5792:	3301      	adds	r3, #1
        if ((p_cb->bytes_transferred == p_cb->curr_length - 1) && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    5794:	1e51      	subs	r1, r2, #1
    5796:	428b      	cmp	r3, r1
        ++(p_cb->bytes_transferred);
    5798:	636b      	str	r3, [r5, #52]	; 0x34
        if ((p_cb->bytes_transferred == p_cb->curr_length - 1) && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    579a:	d108      	bne.n	57ae <twi_transfer+0xfc>
    579c:	6a29      	ldr	r1, [r5, #32]
    579e:	0649      	lsls	r1, r1, #25
    57a0:	d410      	bmi.n	57c4 <twi_transfer+0x112>
    p_reg->SHORTS = mask;
    57a2:	2302      	movs	r3, #2
    57a4:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    57a8:	2301      	movs	r3, #1
    57aa:	6223      	str	r3, [r4, #32]
    57ac:	e79d      	b.n	56ea <twi_transfer+0x38>
        else if (p_cb->bytes_transferred == p_cb->curr_length && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    57ae:	4293      	cmp	r3, r2
    57b0:	d1fa      	bne.n	57a8 <twi_transfer+0xf6>
    57b2:	6a2b      	ldr	r3, [r5, #32]
    57b4:	065b      	lsls	r3, r3, #25
    57b6:	d598      	bpl.n	56ea <twi_transfer+0x38>
            p_cb->prev_suspend = TWI_SUSPEND_RX;
    57b8:	2302      	movs	r3, #2
    57ba:	f885 302d 	strb.w	r3, [r5, #45]	; 0x2d
            return false;
    57be:	e7cf      	b.n	5760 <twi_transfer+0xae>
    return true;
    57c0:	2001      	movs	r0, #1
    57c2:	e7cd      	b.n	5760 <twi_transfer+0xae>
        else if (p_cb->bytes_transferred == p_cb->curr_length && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    57c4:	4293      	cmp	r3, r2
    57c6:	d1ef      	bne.n	57a8 <twi_transfer+0xf6>
    57c8:	e7f6      	b.n	57b8 <twi_transfer+0x106>

000057ca <nrf_gpio_pin_set>:
{
    57ca:	b507      	push	{r0, r1, r2, lr}
    57cc:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    57ce:	a801      	add	r0, sp, #4
    57d0:	f7fe f894 	bl	38fc <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    57d4:	9a01      	ldr	r2, [sp, #4]
    57d6:	2301      	movs	r3, #1
    57d8:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    57da:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
}
    57de:	b003      	add	sp, #12
    57e0:	f85d fb04 	ldr.w	pc, [sp], #4

000057e4 <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    57e4:	f7fe b8fc 	b.w	39e0 <_DoInit>

000057e8 <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    57e8:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    57ea:	f7ff fffb 	bl	57e4 <SEGGER_RTT_Init>

	return 0;
}
    57ee:	2000      	movs	r0, #0
    57f0:	bd08      	pop	{r3, pc}

000057f2 <z_device_state_init>:
}
    57f2:	4770      	bx	lr

000057f4 <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    57f4:	b138      	cbz	r0, 5806 <z_device_is_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    57f6:	68c3      	ldr	r3, [r0, #12]
    57f8:	8818      	ldrh	r0, [r3, #0]
    57fa:	f3c0 0008 	ubfx	r0, r0, #0, #9
    57fe:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    5802:	4258      	negs	r0, r3
    5804:	4158      	adcs	r0, r3
}
    5806:	4770      	bx	lr

00005808 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    5808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    580a:	4605      	mov	r5, r0
    580c:	460e      	mov	r6, r1
	__asm__ volatile(
    580e:	f04f 0320 	mov.w	r3, #32
    5812:	f3ef 8711 	mrs	r7, BASEPRI
    5816:	f383 8812 	msr	BASEPRI_MAX, r3
    581a:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    581e:	f7fe feeb 	bl	45f8 <z_impl_z_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    5822:	4631      	mov	r1, r6
    5824:	4604      	mov	r4, r0
    5826:	4628      	mov	r0, r5
    5828:	f7ff fe69 	bl	54fe <k_sys_fatal_error_handler>
	__asm__ volatile(
    582c:	f387 8811 	msr	BASEPRI, r7
    5830:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    5834:	4620      	mov	r0, r4
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    5836:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    583a:	f7fb bfd3 	b.w	17e4 <z_impl_k_thread_abort>

0000583e <z_early_memset>:
	(void) memset(dst, c, n);
    583e:	f7ff bbfe 	b.w	503e <memset>

00005842 <z_early_memcpy>:
	(void) memcpy(dst, src, n);
    5842:	f7ff bbf1 	b.w	5028 <memcpy>

00005846 <k_mem_slab_init>:
{
    5846:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    5848:	2400      	movs	r4, #0
    584a:	6184      	str	r4, [r0, #24]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    584c:	ea41 0402 	orr.w	r4, r1, r2
    5850:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    5854:	e9c0 3202 	strd	r3, r2, [r0, #8]
	slab->buffer = buffer;
    5858:	6101      	str	r1, [r0, #16]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    585a:	d10c      	bne.n	5876 <k_mem_slab_init+0x30>
	slab->free_list = NULL;
    585c:	6144      	str	r4, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    585e:	42a3      	cmp	r3, r4
    5860:	d103      	bne.n	586a <k_mem_slab_init+0x24>
	list->tail = (sys_dnode_t *)list;
    5862:	e9c0 0000 	strd	r0, r0, [r0]
}
    5866:	2000      	movs	r0, #0
}
    5868:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    586a:	6945      	ldr	r5, [r0, #20]
    586c:	600d      	str	r5, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    586e:	3401      	adds	r4, #1
		slab->free_list = p;
    5870:	6141      	str	r1, [r0, #20]
		p += slab->block_size;
    5872:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    5874:	e7f3      	b.n	585e <k_mem_slab_init+0x18>
		return -EINVAL;
    5876:	f06f 0015 	mvn.w	r0, #21
	return rc;
    587a:	e7f5      	b.n	5868 <k_mem_slab_init+0x22>

0000587c <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    587c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    587e:	4604      	mov	r4, r0
    5880:	460d      	mov	r5, r1
	__asm__ volatile(
    5882:	f04f 0320 	mov.w	r3, #32
    5886:	f3ef 8611 	mrs	r6, BASEPRI
    588a:	f383 8812 	msr	BASEPRI_MAX, r3
    588e:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    5892:	6947      	ldr	r7, [r0, #20]
    5894:	b977      	cbnz	r7, 58b4 <k_mem_slab_free+0x38>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    5896:	f000 f8c0 	bl	5a1a <z_unpend_first_thread>

		if (pending_thread != NULL) {
    589a:	b158      	cbz	r0, 58b4 <k_mem_slab_free+0x38>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    589c:	682a      	ldr	r2, [r5, #0]
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    589e:	6142      	str	r2, [r0, #20]
    58a0:	6787      	str	r7, [r0, #120]	; 0x78
			z_ready_thread(pending_thread);
    58a2:	f000 f85e 	bl	5962 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    58a6:	4631      	mov	r1, r6
    58a8:	f104 0008 	add.w	r0, r4, #8
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    58ac:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			z_reschedule(&slab->lock, key);
    58b0:	f7fe bbf6 	b.w	40a0 <z_reschedule>
	**(char ***) mem = slab->free_list;
    58b4:	682b      	ldr	r3, [r5, #0]
    58b6:	6962      	ldr	r2, [r4, #20]
    58b8:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    58ba:	682b      	ldr	r3, [r5, #0]
    58bc:	6163      	str	r3, [r4, #20]
	slab->num_used--;
    58be:	69a3      	ldr	r3, [r4, #24]
    58c0:	3b01      	subs	r3, #1
    58c2:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    58c4:	f386 8811 	msr	BASEPRI, r6
    58c8:	f3bf 8f6f 	isb	sy
}
    58cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000058ce <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    58ce:	f3ef 8005 	mrs	r0, IPSR
}
    58d2:	3800      	subs	r0, #0
    58d4:	bf18      	it	ne
    58d6:	2001      	movne	r0, #1
    58d8:	4770      	bx	lr

000058da <z_pm_save_idle_exit>:
{
    58da:	b508      	push	{r3, lr}
	pm_system_resume();
    58dc:	f7fb fae8 	bl	eb0 <pm_system_resume>
}
    58e0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    58e4:	f7ff bd4e 	b.w	5384 <sys_clock_idle_exit>

000058e8 <adjust_owner_prio.isra.0>:
	if (mutex->owner->base.prio != new_prio) {
    58e8:	f990 300e 	ldrsb.w	r3, [r0, #14]
    58ec:	428b      	cmp	r3, r1
    58ee:	d001      	beq.n	58f4 <adjust_owner_prio.isra.0+0xc>
		return z_set_prio(mutex->owner, new_prio);
    58f0:	f7fe bd3e 	b.w	4370 <z_set_prio>
}
    58f4:	2000      	movs	r0, #0
    58f6:	4770      	bx	lr

000058f8 <z_impl_k_mutex_init>:
{
    58f8:	4603      	mov	r3, r0
	mutex->owner = NULL;
    58fa:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
    58fc:	e9c3 0002 	strd	r0, r0, [r3, #8]
    5900:	e9c3 3300 	strd	r3, r3, [r3]
}
    5904:	4770      	bx	lr

00005906 <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
    5906:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    590a:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    590c:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    590e:	2300      	movs	r3, #0
	node->prev = NULL;
    5910:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
    5914:	4770      	bx	lr

00005916 <unpend_thread_no_timeout>:
{
    5916:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
    5918:	f7ff fff5 	bl	5906 <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    591c:	7b43      	ldrb	r3, [r0, #13]
    591e:	f023 0302 	bic.w	r3, r3, #2
    5922:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
    5924:	2300      	movs	r3, #0
    5926:	6083      	str	r3, [r0, #8]
}
    5928:	bd08      	pop	{r3, pc}

0000592a <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    592a:	4603      	mov	r3, r0
    592c:	b920      	cbnz	r0, 5938 <z_reschedule_irqlock+0xe>
    592e:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
    5932:	b90a      	cbnz	r2, 5938 <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
    5934:	f7fb bd12 	b.w	135c <arch_swap>
    5938:	f383 8811 	msr	BASEPRI, r3
    593c:	f3bf 8f6f 	isb	sy
}
    5940:	4770      	bx	lr

00005942 <z_reschedule_unlocked>:
	__asm__ volatile(
    5942:	f04f 0320 	mov.w	r3, #32
    5946:	f3ef 8011 	mrs	r0, BASEPRI
    594a:	f383 8812 	msr	BASEPRI_MAX, r3
    594e:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    5952:	f7ff bfea 	b.w	592a <z_reschedule_irqlock>

00005956 <z_priq_dumb_best>:
{
    5956:	4603      	mov	r3, r0
	return list->head == list;
    5958:	6800      	ldr	r0, [r0, #0]
}
    595a:	4283      	cmp	r3, r0
    595c:	bf08      	it	eq
    595e:	2000      	moveq	r0, #0
    5960:	4770      	bx	lr

00005962 <z_ready_thread>:
{
    5962:	b510      	push	{r4, lr}
    5964:	f04f 0320 	mov.w	r3, #32
    5968:	f3ef 8411 	mrs	r4, BASEPRI
    596c:	f383 8812 	msr	BASEPRI_MAX, r3
    5970:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
    5974:	f7fe fc56 	bl	4224 <ready_thread>
	__asm__ volatile(
    5978:	f384 8811 	msr	BASEPRI, r4
    597c:	f3bf 8f6f 	isb	sy
}
    5980:	bd10      	pop	{r4, pc}

00005982 <z_thread_timeout>:
{
    5982:	b510      	push	{r4, lr}
    5984:	4601      	mov	r1, r0
	__asm__ volatile(
    5986:	f04f 0320 	mov.w	r3, #32
    598a:	f3ef 8411 	mrs	r4, BASEPRI
    598e:	f383 8812 	msr	BASEPRI_MAX, r3
    5992:	f3bf 8f6f 	isb	sy
		if (!killed) {
    5996:	f810 3c0b 	ldrb.w	r3, [r0, #-11]
    599a:	f013 0f28 	tst.w	r3, #40	; 0x28
    599e:	d10d      	bne.n	59bc <z_thread_timeout+0x3a>
			if (thread->base.pended_on != NULL) {
    59a0:	f851 3c10 	ldr.w	r3, [r1, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    59a4:	3818      	subs	r0, #24
			if (thread->base.pended_on != NULL) {
    59a6:	b10b      	cbz	r3, 59ac <z_thread_timeout+0x2a>
				unpend_thread_no_timeout(thread);
    59a8:	f7ff ffb5 	bl	5916 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    59ac:	f811 3c0b 	ldrb.w	r3, [r1, #-11]
    59b0:	f023 0314 	bic.w	r3, r3, #20
    59b4:	f801 3c0b 	strb.w	r3, [r1, #-11]
			ready_thread(thread);
    59b8:	f7fe fc34 	bl	4224 <ready_thread>
	__asm__ volatile(
    59bc:	f384 8811 	msr	BASEPRI, r4
    59c0:	f3bf 8f6f 	isb	sy
}
    59c4:	bd10      	pop	{r4, pc}

000059c6 <add_to_waitq_locked>:
{
    59c6:	b538      	push	{r3, r4, r5, lr}
    59c8:	4604      	mov	r4, r0
    59ca:	460d      	mov	r5, r1
	unready_thread(thread);
    59cc:	f7fe fc7e 	bl	42cc <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    59d0:	7b63      	ldrb	r3, [r4, #13]
    59d2:	f043 0302 	orr.w	r3, r3, #2
    59d6:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    59d8:	b195      	cbz	r5, 5a00 <add_to_waitq_locked+0x3a>
    59da:	682b      	ldr	r3, [r5, #0]
		thread->base.pended_on = wait_q;
    59dc:	60a5      	str	r5, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    59de:	429d      	cmp	r5, r3
    59e0:	d015      	beq.n	5a0e <add_to_waitq_locked+0x48>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    59e2:	b1a3      	cbz	r3, 5a0e <add_to_waitq_locked+0x48>
	int32_t b1 = thread_1->base.prio;
    59e4:	f994 100e 	ldrsb.w	r1, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    59e8:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    59ec:	4291      	cmp	r1, r2
    59ee:	d008      	beq.n	5a02 <add_to_waitq_locked+0x3c>
		return b2 - b1;
    59f0:	1a52      	subs	r2, r2, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    59f2:	2a00      	cmp	r2, #0
    59f4:	dd05      	ble.n	5a02 <add_to_waitq_locked+0x3c>
	sys_dnode_t *const prev = successor->prev;
    59f6:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    59f8:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    59fc:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    59fe:	605c      	str	r4, [r3, #4]
}
    5a00:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
    5a02:	686a      	ldr	r2, [r5, #4]
    5a04:	4293      	cmp	r3, r2
    5a06:	d002      	beq.n	5a0e <add_to_waitq_locked+0x48>
    5a08:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5a0a:	2b00      	cmp	r3, #0
    5a0c:	d1ec      	bne.n	59e8 <add_to_waitq_locked+0x22>
	sys_dnode_t *const tail = list->tail;
    5a0e:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    5a10:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    5a14:	601c      	str	r4, [r3, #0]
	list->tail = node;
    5a16:	606c      	str	r4, [r5, #4]
}
    5a18:	e7f2      	b.n	5a00 <add_to_waitq_locked+0x3a>

00005a1a <z_unpend_first_thread>:
{
    5a1a:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    5a1c:	f04f 0320 	mov.w	r3, #32
    5a20:	f3ef 8511 	mrs	r5, BASEPRI
    5a24:	f383 8812 	msr	BASEPRI_MAX, r3
    5a28:	f3bf 8f6f 	isb	sy
		thread = _priq_wait_best(&wait_q->waitq);
    5a2c:	f7ff ff93 	bl	5956 <z_priq_dumb_best>
		if (thread != NULL) {
    5a30:	4604      	mov	r4, r0
    5a32:	b120      	cbz	r0, 5a3e <z_unpend_first_thread+0x24>
			unpend_thread_no_timeout(thread);
    5a34:	f7ff ff6f 	bl	5916 <unpend_thread_no_timeout>
    5a38:	3018      	adds	r0, #24
    5a3a:	f000 f806 	bl	5a4a <z_abort_timeout>
	__asm__ volatile(
    5a3e:	f385 8811 	msr	BASEPRI, r5
    5a42:	f3bf 8f6f 	isb	sy
}
    5a46:	4620      	mov	r0, r4
    5a48:	bd38      	pop	{r3, r4, r5, pc}

00005a4a <z_abort_timeout>:
{
    5a4a:	b510      	push	{r4, lr}
	__asm__ volatile(
    5a4c:	f04f 0220 	mov.w	r2, #32
    5a50:	f3ef 8411 	mrs	r4, BASEPRI
    5a54:	f382 8812 	msr	BASEPRI_MAX, r2
    5a58:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    5a5c:	6803      	ldr	r3, [r0, #0]
    5a5e:	b13b      	cbz	r3, 5a70 <z_abort_timeout+0x26>
			remove_timeout(to);
    5a60:	f7fe fe6c 	bl	473c <remove_timeout>
			ret = 0;
    5a64:	2000      	movs	r0, #0
	__asm__ volatile(
    5a66:	f384 8811 	msr	BASEPRI, r4
    5a6a:	f3bf 8f6f 	isb	sy
}
    5a6e:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    5a70:	f06f 0015 	mvn.w	r0, #21
    5a74:	e7f7      	b.n	5a66 <z_abort_timeout+0x1c>

00005a76 <z_get_next_timeout_expiry>:
{
    5a76:	b510      	push	{r4, lr}
	__asm__ volatile(
    5a78:	f04f 0320 	mov.w	r3, #32
    5a7c:	f3ef 8411 	mrs	r4, BASEPRI
    5a80:	f383 8812 	msr	BASEPRI_MAX, r3
    5a84:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    5a88:	f7fe fe32 	bl	46f0 <next_timeout>
	__asm__ volatile(
    5a8c:	f384 8811 	msr	BASEPRI, r4
    5a90:	f3bf 8f6f 	isb	sy
}
    5a94:	bd10      	pop	{r4, pc}

00005a96 <z_set_timeout_expiry>:
{
    5a96:	b570      	push	{r4, r5, r6, lr}
    5a98:	4604      	mov	r4, r0
    5a9a:	460d      	mov	r5, r1
	__asm__ volatile(
    5a9c:	f04f 0320 	mov.w	r3, #32
    5aa0:	f3ef 8611 	mrs	r6, BASEPRI
    5aa4:	f383 8812 	msr	BASEPRI_MAX, r3
    5aa8:	f3bf 8f6f 	isb	sy
		int next_to = next_timeout();
    5aac:	f7fe fe20 	bl	46f0 <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    5ab0:	2801      	cmp	r0, #1
    5ab2:	dd05      	ble.n	5ac0 <z_set_timeout_expiry+0x2a>
    5ab4:	42a0      	cmp	r0, r4
    5ab6:	db03      	blt.n	5ac0 <z_set_timeout_expiry+0x2a>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    5ab8:	4629      	mov	r1, r5
    5aba:	4620      	mov	r0, r4
    5abc:	f7fc ff1e 	bl	28fc <sys_clock_set_timeout>
	__asm__ volatile(
    5ac0:	f386 8811 	msr	BASEPRI, r6
    5ac4:	f3bf 8f6f 	isb	sy
}
    5ac8:	bd70      	pop	{r4, r5, r6, pc}

00005aca <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    5aca:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    5acc:	f7fe ff26 	bl	491c <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    5ad0:	bd08      	pop	{r3, pc}

00005ad2 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    5ad2:	b108      	cbz	r0, 5ad8 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    5ad4:	f7fb bfae 	b.w	1a34 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    5ad8:	4770      	bx	lr

00005ada <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    5ada:	4770      	bx	lr

00005adc <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    5adc:	f7fc bfa6 	b.w	2a2c <SystemInit>
