"Engineer-manifest":"/home/sassinak/Engineer-workspace/Engineer-manifest":"/home/sassinak/Engineer-workspace/Engineer-manifest"
"etl":"/home/sassinak/Engineer-workspace/Engineer-sdk/modules/lib/etl":"/home/sassinak/Engineer-workspace/Engineer-sdk/modules/lib/etl/zephyr"
"cmsis":"/home/sassinak/Engineer-workspace/Engineer-sdk/modules/hal/cmsis":"${ZEPHYR_CMSIS_CMAKE_DIR}"
"cmsis-dsp":"/home/sassinak/Engineer-workspace/Engineer-sdk/modules/lib/cmsis-dsp":"${ZEPHYR_CMSIS_DSP_CMAKE_DIR}"
"cmsis-nn":"/home/sassinak/Engineer-workspace/Engineer-sdk/modules/lib/cmsis-nn":"${ZEPHYR_CMSIS_NN_CMAKE_DIR}"
"cmsis_6":"/home/sassinak/Engineer-workspace/Engineer-sdk/modules/hal/cmsis_6":"${ZEPHYR_CMSIS_6_CMAKE_DIR}"
"hal_st":"/home/sassinak/Engineer-workspace/Engineer-sdk/modules/hal/st":"/home/sassinak/Engineer-workspace/Engineer-sdk/modules/hal/st"
"hal_stm32":"/home/sassinak/Engineer-workspace/Engineer-sdk/modules/hal/stm32":"/home/sassinak/Engineer-workspace/Engineer-sdk/modules/hal/stm32"
"segger":"/home/sassinak/Engineer-workspace/Engineer-sdk/modules/debug/segger":"${ZEPHYR_SEGGER_CMAKE_DIR}"
