ARM GAS  /tmp/ccDcHbq2.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB216:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccDcHbq2.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 70 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
ARM GAS  /tmp/ccDcHbq2.s 			page 3


  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 70 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 70 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 71 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 71 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 71 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 71 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 71 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 78 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE216:
  84              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_ADC_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	HAL_ADC_MspInit:
  93              	.LVL0:
  94              	.LFB217:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  /tmp/ccDcHbq2.s 			page 4


  81:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  82:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  84:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f4xx_hal_msp.c **** */
  86:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  87:Core/Src/stm32f4xx_hal_msp.c **** {
  95              		.loc 1 87 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 32
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		.loc 1 87 1 is_stmt 0 view .LVU15
 100 0000 30B5     		push	{r4, r5, lr}
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 12
 103              		.cfi_offset 4, -12
 104              		.cfi_offset 5, -8
 105              		.cfi_offset 14, -4
 106 0002 89B0     		sub	sp, sp, #36
 107              	.LCFI3:
 108              		.cfi_def_cfa_offset 48
  88:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 109              		.loc 1 88 3 is_stmt 1 view .LVU16
 110              		.loc 1 88 20 is_stmt 0 view .LVU17
 111 0004 0023     		movs	r3, #0
 112 0006 0393     		str	r3, [sp, #12]
 113 0008 0493     		str	r3, [sp, #16]
 114 000a 0593     		str	r3, [sp, #20]
 115 000c 0693     		str	r3, [sp, #24]
 116 000e 0793     		str	r3, [sp, #28]
  89:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 117              		.loc 1 89 3 is_stmt 1 view .LVU18
 118              		.loc 1 89 10 is_stmt 0 view .LVU19
 119 0010 0268     		ldr	r2, [r0]
 120              		.loc 1 89 5 view .LVU20
 121 0012 03F18043 		add	r3, r3, #1073741824
 122 0016 03F59033 		add	r3, r3, #73728
 123 001a 9A42     		cmp	r2, r3
 124 001c 01D0     		beq	.L9
 125              	.LVL1:
 126              	.L5:
  90:Core/Src/stm32f4xx_hal_msp.c ****   {
  91:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  92:Core/Src/stm32f4xx_hal_msp.c **** 
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  96:Core/Src/stm32f4xx_hal_msp.c **** 
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
  99:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 100:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 101:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 102:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> ADC1_IN7
 103:Core/Src/stm32f4xx_hal_msp.c ****     */
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
ARM GAS  /tmp/ccDcHbq2.s 			page 5


 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 109:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA Init */
 110:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 Init */
 111:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Instance = DMA2_Stream0;
 112:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 113:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 114:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 115:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 121:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 122:Core/Src/stm32f4xx_hal_msp.c ****     {
 123:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 124:Core/Src/stm32f4xx_hal_msp.c ****     }
 125:Core/Src/stm32f4xx_hal_msp.c **** 
 126:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 128:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 129:Core/Src/stm32f4xx_hal_msp.c **** 
 130:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 131:Core/Src/stm32f4xx_hal_msp.c ****   }
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 133:Core/Src/stm32f4xx_hal_msp.c **** }
 127              		.loc 1 133 1 view .LVU21
 128 001e 09B0     		add	sp, sp, #36
 129              	.LCFI4:
 130              		.cfi_remember_state
 131              		.cfi_def_cfa_offset 12
 132              		@ sp needed
 133 0020 30BD     		pop	{r4, r5, pc}
 134              	.LVL2:
 135              	.L9:
 136              	.LCFI5:
 137              		.cfi_restore_state
 138              		.loc 1 133 1 view .LVU22
 139 0022 0446     		mov	r4, r0
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 140              		.loc 1 95 5 is_stmt 1 view .LVU23
 141              	.LBB4:
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 142              		.loc 1 95 5 view .LVU24
 143 0024 0025     		movs	r5, #0
 144 0026 0195     		str	r5, [sp, #4]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 145              		.loc 1 95 5 view .LVU25
 146 0028 03F58C33 		add	r3, r3, #71680
 147 002c 5A6C     		ldr	r2, [r3, #68]
 148 002e 42F48072 		orr	r2, r2, #256
 149 0032 5A64     		str	r2, [r3, #68]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 150              		.loc 1 95 5 view .LVU26
 151 0034 5A6C     		ldr	r2, [r3, #68]
ARM GAS  /tmp/ccDcHbq2.s 			page 6


 152 0036 02F48072 		and	r2, r2, #256
 153 003a 0192     		str	r2, [sp, #4]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 154              		.loc 1 95 5 view .LVU27
 155 003c 019A     		ldr	r2, [sp, #4]
 156              	.LBE4:
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 157              		.loc 1 95 5 view .LVU28
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 158              		.loc 1 97 5 view .LVU29
 159              	.LBB5:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 160              		.loc 1 97 5 view .LVU30
 161 003e 0295     		str	r5, [sp, #8]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 162              		.loc 1 97 5 view .LVU31
 163 0040 1A6B     		ldr	r2, [r3, #48]
 164 0042 42F00102 		orr	r2, r2, #1
 165 0046 1A63     		str	r2, [r3, #48]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 166              		.loc 1 97 5 view .LVU32
 167 0048 1B6B     		ldr	r3, [r3, #48]
 168 004a 03F00103 		and	r3, r3, #1
 169 004e 0293     		str	r3, [sp, #8]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 170              		.loc 1 97 5 view .LVU33
 171 0050 029B     		ldr	r3, [sp, #8]
 172              	.LBE5:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 173              		.loc 1 97 5 view .LVU34
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 174              		.loc 1 104 5 view .LVU35
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 175              		.loc 1 104 25 is_stmt 0 view .LVU36
 176 0052 F023     		movs	r3, #240
 177 0054 0393     		str	r3, [sp, #12]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 178              		.loc 1 105 5 is_stmt 1 view .LVU37
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 179              		.loc 1 105 26 is_stmt 0 view .LVU38
 180 0056 0323     		movs	r3, #3
 181 0058 0493     		str	r3, [sp, #16]
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 182              		.loc 1 106 5 is_stmt 1 view .LVU39
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 183              		.loc 1 106 26 is_stmt 0 view .LVU40
 184 005a 0595     		str	r5, [sp, #20]
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 185              		.loc 1 107 5 is_stmt 1 view .LVU41
 186 005c 03A9     		add	r1, sp, #12
 187 005e 1048     		ldr	r0, .L11
 188              	.LVL3:
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 189              		.loc 1 107 5 is_stmt 0 view .LVU42
 190 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 191              	.LVL4:
 111:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
ARM GAS  /tmp/ccDcHbq2.s 			page 7


 192              		.loc 1 111 5 is_stmt 1 view .LVU43
 111:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 193              		.loc 1 111 24 is_stmt 0 view .LVU44
 194 0064 0F48     		ldr	r0, .L11+4
 195 0066 104B     		ldr	r3, .L11+8
 196 0068 0360     		str	r3, [r0]
 112:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 197              		.loc 1 112 5 is_stmt 1 view .LVU45
 112:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 198              		.loc 1 112 28 is_stmt 0 view .LVU46
 199 006a 4560     		str	r5, [r0, #4]
 113:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 200              		.loc 1 113 5 is_stmt 1 view .LVU47
 113:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 201              		.loc 1 113 30 is_stmt 0 view .LVU48
 202 006c 8560     		str	r5, [r0, #8]
 114:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 203              		.loc 1 114 5 is_stmt 1 view .LVU49
 114:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 204              		.loc 1 114 30 is_stmt 0 view .LVU50
 205 006e C560     		str	r5, [r0, #12]
 115:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 206              		.loc 1 115 5 is_stmt 1 view .LVU51
 115:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 207              		.loc 1 115 27 is_stmt 0 view .LVU52
 208 0070 4FF48063 		mov	r3, #1024
 209 0074 0361     		str	r3, [r0, #16]
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 210              		.loc 1 116 5 is_stmt 1 view .LVU53
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 211              		.loc 1 116 40 is_stmt 0 view .LVU54
 212 0076 4FF40063 		mov	r3, #2048
 213 007a 4361     		str	r3, [r0, #20]
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 214              		.loc 1 117 5 is_stmt 1 view .LVU55
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 215              		.loc 1 117 37 is_stmt 0 view .LVU56
 216 007c 4FF40053 		mov	r3, #8192
 217 0080 8361     		str	r3, [r0, #24]
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 218              		.loc 1 118 5 is_stmt 1 view .LVU57
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 219              		.loc 1 118 25 is_stmt 0 view .LVU58
 220 0082 4FF48073 		mov	r3, #256
 221 0086 C361     		str	r3, [r0, #28]
 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 222              		.loc 1 119 5 is_stmt 1 view .LVU59
 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 223              		.loc 1 119 29 is_stmt 0 view .LVU60
 224 0088 0562     		str	r5, [r0, #32]
 120:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 225              		.loc 1 120 5 is_stmt 1 view .LVU61
 120:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 226              		.loc 1 120 29 is_stmt 0 view .LVU62
 227 008a 4562     		str	r5, [r0, #36]
 121:Core/Src/stm32f4xx_hal_msp.c ****     {
 228              		.loc 1 121 5 is_stmt 1 view .LVU63
ARM GAS  /tmp/ccDcHbq2.s 			page 8


 121:Core/Src/stm32f4xx_hal_msp.c ****     {
 229              		.loc 1 121 9 is_stmt 0 view .LVU64
 230 008c FFF7FEFF 		bl	HAL_DMA_Init
 231              	.LVL5:
 121:Core/Src/stm32f4xx_hal_msp.c ****     {
 232              		.loc 1 121 8 view .LVU65
 233 0090 18B9     		cbnz	r0, .L10
 234              	.L7:
 126:Core/Src/stm32f4xx_hal_msp.c **** 
 235              		.loc 1 126 5 is_stmt 1 view .LVU66
 126:Core/Src/stm32f4xx_hal_msp.c **** 
 236              		.loc 1 126 5 view .LVU67
 237 0092 044B     		ldr	r3, .L11+4
 238 0094 A363     		str	r3, [r4, #56]
 126:Core/Src/stm32f4xx_hal_msp.c **** 
 239              		.loc 1 126 5 view .LVU68
 240 0096 9C63     		str	r4, [r3, #56]
 126:Core/Src/stm32f4xx_hal_msp.c **** 
 241              		.loc 1 126 5 view .LVU69
 242              		.loc 1 133 1 is_stmt 0 view .LVU70
 243 0098 C1E7     		b	.L5
 244              	.L10:
 123:Core/Src/stm32f4xx_hal_msp.c ****     }
 245              		.loc 1 123 7 is_stmt 1 view .LVU71
 246 009a FFF7FEFF 		bl	Error_Handler
 247              	.LVL6:
 248 009e F8E7     		b	.L7
 249              	.L12:
 250              		.align	2
 251              	.L11:
 252 00a0 00000240 		.word	1073872896
 253 00a4 00000000 		.word	hdma_adc1
 254 00a8 10640240 		.word	1073898512
 255              		.cfi_endproc
 256              	.LFE217:
 258              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 259              		.align	1
 260              		.global	HAL_ADC_MspDeInit
 261              		.syntax unified
 262              		.thumb
 263              		.thumb_func
 264              		.fpu fpv4-sp-d16
 266              	HAL_ADC_MspDeInit:
 267              	.LVL7:
 268              	.LFB218:
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 135:Core/Src/stm32f4xx_hal_msp.c **** /**
 136:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 137:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 138:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 139:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 140:Core/Src/stm32f4xx_hal_msp.c **** */
 141:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 142:Core/Src/stm32f4xx_hal_msp.c **** {
 269              		.loc 1 142 1 view -0
 270              		.cfi_startproc
 271              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccDcHbq2.s 			page 9


 272              		@ frame_needed = 0, uses_anonymous_args = 0
 143:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 273              		.loc 1 143 3 view .LVU73
 274              		.loc 1 143 10 is_stmt 0 view .LVU74
 275 0000 0268     		ldr	r2, [r0]
 276              		.loc 1 143 5 view .LVU75
 277 0002 094B     		ldr	r3, .L20
 278 0004 9A42     		cmp	r2, r3
 279 0006 00D0     		beq	.L19
 280 0008 7047     		bx	lr
 281              	.L19:
 142:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 282              		.loc 1 142 1 view .LVU76
 283 000a 10B5     		push	{r4, lr}
 284              	.LCFI6:
 285              		.cfi_def_cfa_offset 8
 286              		.cfi_offset 4, -8
 287              		.cfi_offset 14, -4
 288 000c 0446     		mov	r4, r0
 144:Core/Src/stm32f4xx_hal_msp.c ****   {
 145:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 148:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 149:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 289              		.loc 1 149 5 is_stmt 1 view .LVU77
 290 000e 074A     		ldr	r2, .L20+4
 291 0010 536C     		ldr	r3, [r2, #68]
 292 0012 23F48073 		bic	r3, r3, #256
 293 0016 5364     		str	r3, [r2, #68]
 150:Core/Src/stm32f4xx_hal_msp.c **** 
 151:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 152:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 153:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 154:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 155:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> ADC1_IN7
 156:Core/Src/stm32f4xx_hal_msp.c ****     */
 157:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 294              		.loc 1 157 5 view .LVU78
 295 0018 F021     		movs	r1, #240
 296 001a 0548     		ldr	r0, .L20+8
 297              	.LVL8:
 298              		.loc 1 157 5 is_stmt 0 view .LVU79
 299 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 300              	.LVL9:
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 159:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 160:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 301              		.loc 1 160 5 is_stmt 1 view .LVU80
 302 0020 A06B     		ldr	r0, [r4, #56]
 303 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 304              	.LVL10:
 161:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 164:Core/Src/stm32f4xx_hal_msp.c ****   }
 165:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccDcHbq2.s 			page 10


 166:Core/Src/stm32f4xx_hal_msp.c **** }
 305              		.loc 1 166 1 is_stmt 0 view .LVU81
 306 0026 10BD     		pop	{r4, pc}
 307              	.LVL11:
 308              	.L21:
 309              		.loc 1 166 1 view .LVU82
 310              		.align	2
 311              	.L20:
 312 0028 00200140 		.word	1073815552
 313 002c 00380240 		.word	1073887232
 314 0030 00000240 		.word	1073872896
 315              		.cfi_endproc
 316              	.LFE218:
 318              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
 319              		.align	1
 320              		.global	HAL_CAN_MspInit
 321              		.syntax unified
 322              		.thumb
 323              		.thumb_func
 324              		.fpu fpv4-sp-d16
 326              	HAL_CAN_MspInit:
 327              	.LVL12:
 328              	.LFB219:
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 168:Core/Src/stm32f4xx_hal_msp.c **** /**
 169:Core/Src/stm32f4xx_hal_msp.c **** * @brief CAN MSP Initialization
 170:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 171:Core/Src/stm32f4xx_hal_msp.c **** * @param hcan: CAN handle pointer
 172:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 173:Core/Src/stm32f4xx_hal_msp.c **** */
 174:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
 175:Core/Src/stm32f4xx_hal_msp.c **** {
 329              		.loc 1 175 1 is_stmt 1 view -0
 330              		.cfi_startproc
 331              		@ args = 0, pretend = 0, frame = 32
 332              		@ frame_needed = 0, uses_anonymous_args = 0
 333              		.loc 1 175 1 is_stmt 0 view .LVU84
 334 0000 10B5     		push	{r4, lr}
 335              	.LCFI7:
 336              		.cfi_def_cfa_offset 8
 337              		.cfi_offset 4, -8
 338              		.cfi_offset 14, -4
 339 0002 88B0     		sub	sp, sp, #32
 340              	.LCFI8:
 341              		.cfi_def_cfa_offset 40
 176:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 342              		.loc 1 176 3 is_stmt 1 view .LVU85
 343              		.loc 1 176 20 is_stmt 0 view .LVU86
 344 0004 0023     		movs	r3, #0
 345 0006 0393     		str	r3, [sp, #12]
 346 0008 0493     		str	r3, [sp, #16]
 347 000a 0593     		str	r3, [sp, #20]
 348 000c 0693     		str	r3, [sp, #24]
 349 000e 0793     		str	r3, [sp, #28]
 177:Core/Src/stm32f4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 350              		.loc 1 177 3 is_stmt 1 view .LVU87
 351              		.loc 1 177 10 is_stmt 0 view .LVU88
ARM GAS  /tmp/ccDcHbq2.s 			page 11


 352 0010 0268     		ldr	r2, [r0]
 353              		.loc 1 177 5 view .LVU89
 354 0012 1D4B     		ldr	r3, .L26
 355 0014 9A42     		cmp	r2, r3
 356 0016 01D0     		beq	.L25
 357              	.LVL13:
 358              	.L22:
 178:Core/Src/stm32f4xx_hal_msp.c ****   {
 179:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 0 */
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 0 */
 182:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 183:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 185:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 186:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 187:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> CAN1_RX
 188:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> CAN1_TX
 189:Core/Src/stm32f4xx_hal_msp.c ****     */
 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 191:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 192:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 193:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 195:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 196:Core/Src/stm32f4xx_hal_msp.c **** 
 197:Core/Src/stm32f4xx_hal_msp.c ****     /* CAN1 interrupt Init */
 198:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 199:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 200:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 201:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 202:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 203:Core/Src/stm32f4xx_hal_msp.c **** 
 204:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 1 */
 205:Core/Src/stm32f4xx_hal_msp.c ****   }
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 207:Core/Src/stm32f4xx_hal_msp.c **** }
 359              		.loc 1 207 1 view .LVU90
 360 0018 08B0     		add	sp, sp, #32
 361              	.LCFI9:
 362              		.cfi_remember_state
 363              		.cfi_def_cfa_offset 8
 364              		@ sp needed
 365 001a 10BD     		pop	{r4, pc}
 366              	.LVL14:
 367              	.L25:
 368              	.LCFI10:
 369              		.cfi_restore_state
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 370              		.loc 1 183 5 is_stmt 1 view .LVU91
 371              	.LBB6:
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 372              		.loc 1 183 5 view .LVU92
 373 001c 0024     		movs	r4, #0
 374 001e 0194     		str	r4, [sp, #4]
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 375              		.loc 1 183 5 view .LVU93
ARM GAS  /tmp/ccDcHbq2.s 			page 12


 376 0020 03F5EA33 		add	r3, r3, #119808
 377 0024 1A6C     		ldr	r2, [r3, #64]
 378 0026 42F00072 		orr	r2, r2, #33554432
 379 002a 1A64     		str	r2, [r3, #64]
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 380              		.loc 1 183 5 view .LVU94
 381 002c 1A6C     		ldr	r2, [r3, #64]
 382 002e 02F00072 		and	r2, r2, #33554432
 383 0032 0192     		str	r2, [sp, #4]
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 384              		.loc 1 183 5 view .LVU95
 385 0034 019A     		ldr	r2, [sp, #4]
 386              	.LBE6:
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 387              		.loc 1 183 5 view .LVU96
 185:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 388              		.loc 1 185 5 view .LVU97
 389              	.LBB7:
 185:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 390              		.loc 1 185 5 view .LVU98
 391 0036 0294     		str	r4, [sp, #8]
 185:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 392              		.loc 1 185 5 view .LVU99
 393 0038 1A6B     		ldr	r2, [r3, #48]
 394 003a 42F00102 		orr	r2, r2, #1
 395 003e 1A63     		str	r2, [r3, #48]
 185:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 396              		.loc 1 185 5 view .LVU100
 397 0040 1B6B     		ldr	r3, [r3, #48]
 398 0042 03F00103 		and	r3, r3, #1
 399 0046 0293     		str	r3, [sp, #8]
 185:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 400              		.loc 1 185 5 view .LVU101
 401 0048 029B     		ldr	r3, [sp, #8]
 402              	.LBE7:
 185:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 403              		.loc 1 185 5 view .LVU102
 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 404              		.loc 1 190 5 view .LVU103
 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 405              		.loc 1 190 25 is_stmt 0 view .LVU104
 406 004a 4FF4C053 		mov	r3, #6144
 407 004e 0393     		str	r3, [sp, #12]
 191:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 408              		.loc 1 191 5 is_stmt 1 view .LVU105
 191:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 409              		.loc 1 191 26 is_stmt 0 view .LVU106
 410 0050 0223     		movs	r3, #2
 411 0052 0493     		str	r3, [sp, #16]
 192:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 412              		.loc 1 192 5 is_stmt 1 view .LVU107
 192:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 413              		.loc 1 192 26 is_stmt 0 view .LVU108
 414 0054 0594     		str	r4, [sp, #20]
 193:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 415              		.loc 1 193 5 is_stmt 1 view .LVU109
 193:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
ARM GAS  /tmp/ccDcHbq2.s 			page 13


 416              		.loc 1 193 27 is_stmt 0 view .LVU110
 417 0056 0323     		movs	r3, #3
 418 0058 0693     		str	r3, [sp, #24]
 194:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 419              		.loc 1 194 5 is_stmt 1 view .LVU111
 194:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 420              		.loc 1 194 31 is_stmt 0 view .LVU112
 421 005a 0923     		movs	r3, #9
 422 005c 0793     		str	r3, [sp, #28]
 195:Core/Src/stm32f4xx_hal_msp.c **** 
 423              		.loc 1 195 5 is_stmt 1 view .LVU113
 424 005e 03A9     		add	r1, sp, #12
 425 0060 0A48     		ldr	r0, .L26+4
 426              	.LVL15:
 195:Core/Src/stm32f4xx_hal_msp.c **** 
 427              		.loc 1 195 5 is_stmt 0 view .LVU114
 428 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 429              	.LVL16:
 198:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 430              		.loc 1 198 5 is_stmt 1 view .LVU115
 431 0066 2246     		mov	r2, r4
 432 0068 2146     		mov	r1, r4
 433 006a 1320     		movs	r0, #19
 434 006c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 435              	.LVL17:
 199:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 436              		.loc 1 199 5 view .LVU116
 437 0070 1320     		movs	r0, #19
 438 0072 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 439              	.LVL18:
 200:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 440              		.loc 1 200 5 view .LVU117
 441 0076 2246     		mov	r2, r4
 442 0078 2146     		mov	r1, r4
 443 007a 1420     		movs	r0, #20
 444 007c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 445              	.LVL19:
 201:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 446              		.loc 1 201 5 view .LVU118
 447 0080 1420     		movs	r0, #20
 448 0082 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 449              	.LVL20:
 450              		.loc 1 207 1 is_stmt 0 view .LVU119
 451 0086 C7E7     		b	.L22
 452              	.L27:
 453              		.align	2
 454              	.L26:
 455 0088 00640040 		.word	1073767424
 456 008c 00000240 		.word	1073872896
 457              		.cfi_endproc
 458              	.LFE219:
 460              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 461              		.align	1
 462              		.global	HAL_CAN_MspDeInit
 463              		.syntax unified
 464              		.thumb
 465              		.thumb_func
ARM GAS  /tmp/ccDcHbq2.s 			page 14


 466              		.fpu fpv4-sp-d16
 468              	HAL_CAN_MspDeInit:
 469              	.LVL21:
 470              	.LFB220:
 208:Core/Src/stm32f4xx_hal_msp.c **** 
 209:Core/Src/stm32f4xx_hal_msp.c **** /**
 210:Core/Src/stm32f4xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 211:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 212:Core/Src/stm32f4xx_hal_msp.c **** * @param hcan: CAN handle pointer
 213:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 214:Core/Src/stm32f4xx_hal_msp.c **** */
 215:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 216:Core/Src/stm32f4xx_hal_msp.c **** {
 471              		.loc 1 216 1 is_stmt 1 view -0
 472              		.cfi_startproc
 473              		@ args = 0, pretend = 0, frame = 0
 474              		@ frame_needed = 0, uses_anonymous_args = 0
 475              		.loc 1 216 1 is_stmt 0 view .LVU121
 476 0000 08B5     		push	{r3, lr}
 477              	.LCFI11:
 478              		.cfi_def_cfa_offset 8
 479              		.cfi_offset 3, -8
 480              		.cfi_offset 14, -4
 217:Core/Src/stm32f4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 481              		.loc 1 217 3 is_stmt 1 view .LVU122
 482              		.loc 1 217 10 is_stmt 0 view .LVU123
 483 0002 0268     		ldr	r2, [r0]
 484              		.loc 1 217 5 view .LVU124
 485 0004 0A4B     		ldr	r3, .L32
 486 0006 9A42     		cmp	r2, r3
 487 0008 00D0     		beq	.L31
 488              	.LVL22:
 489              	.L28:
 218:Core/Src/stm32f4xx_hal_msp.c ****   {
 219:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 0 */
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 221:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 0 */
 222:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 223:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 224:Core/Src/stm32f4xx_hal_msp.c **** 
 225:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 226:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> CAN1_RX
 227:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> CAN1_TX
 228:Core/Src/stm32f4xx_hal_msp.c ****     */
 229:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 230:Core/Src/stm32f4xx_hal_msp.c **** 
 231:Core/Src/stm32f4xx_hal_msp.c ****     /* CAN1 interrupt DeInit */
 232:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_TX_IRQn);
 233:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 234:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 235:Core/Src/stm32f4xx_hal_msp.c **** 
 236:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 1 */
 237:Core/Src/stm32f4xx_hal_msp.c ****   }
 238:Core/Src/stm32f4xx_hal_msp.c **** 
 239:Core/Src/stm32f4xx_hal_msp.c **** }
 490              		.loc 1 239 1 view .LVU125
 491 000a 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccDcHbq2.s 			page 15


 492              	.LVL23:
 493              	.L31:
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 494              		.loc 1 223 5 is_stmt 1 view .LVU126
 495 000c 094A     		ldr	r2, .L32+4
 496 000e 136C     		ldr	r3, [r2, #64]
 497 0010 23F00073 		bic	r3, r3, #33554432
 498 0014 1364     		str	r3, [r2, #64]
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 499              		.loc 1 229 5 view .LVU127
 500 0016 4FF4C051 		mov	r1, #6144
 501 001a 0748     		ldr	r0, .L32+8
 502              	.LVL24:
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 503              		.loc 1 229 5 is_stmt 0 view .LVU128
 504 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 505              	.LVL25:
 232:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 506              		.loc 1 232 5 is_stmt 1 view .LVU129
 507 0020 1320     		movs	r0, #19
 508 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 509              	.LVL26:
 233:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 510              		.loc 1 233 5 view .LVU130
 511 0026 1420     		movs	r0, #20
 512 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 513              	.LVL27:
 514              		.loc 1 239 1 is_stmt 0 view .LVU131
 515 002c EDE7     		b	.L28
 516              	.L33:
 517 002e 00BF     		.align	2
 518              	.L32:
 519 0030 00640040 		.word	1073767424
 520 0034 00380240 		.word	1073887232
 521 0038 00000240 		.word	1073872896
 522              		.cfi_endproc
 523              	.LFE220:
 525              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 526              		.align	1
 527              		.global	HAL_TIM_Base_MspInit
 528              		.syntax unified
 529              		.thumb
 530              		.thumb_func
 531              		.fpu fpv4-sp-d16
 533              	HAL_TIM_Base_MspInit:
 534              	.LVL28:
 535              	.LFB221:
 240:Core/Src/stm32f4xx_hal_msp.c **** 
 241:Core/Src/stm32f4xx_hal_msp.c **** /**
 242:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 243:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 244:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 245:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 246:Core/Src/stm32f4xx_hal_msp.c **** */
 247:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 248:Core/Src/stm32f4xx_hal_msp.c **** {
 536              		.loc 1 248 1 is_stmt 1 view -0
ARM GAS  /tmp/ccDcHbq2.s 			page 16


 537              		.cfi_startproc
 538              		@ args = 0, pretend = 0, frame = 8
 539              		@ frame_needed = 0, uses_anonymous_args = 0
 540              		.loc 1 248 1 is_stmt 0 view .LVU133
 541 0000 00B5     		push	{lr}
 542              	.LCFI12:
 543              		.cfi_def_cfa_offset 4
 544              		.cfi_offset 14, -4
 545 0002 83B0     		sub	sp, sp, #12
 546              	.LCFI13:
 547              		.cfi_def_cfa_offset 16
 249:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM13)
 548              		.loc 1 249 3 is_stmt 1 view .LVU134
 549              		.loc 1 249 15 is_stmt 0 view .LVU135
 550 0004 0368     		ldr	r3, [r0]
 551              		.loc 1 249 5 view .LVU136
 552 0006 184A     		ldr	r2, .L40
 553 0008 9342     		cmp	r3, r2
 554 000a 05D0     		beq	.L38
 250:Core/Src/stm32f4xx_hal_msp.c ****   {
 251:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspInit 0 */
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 253:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM13_MspInit 0 */
 254:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 255:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM13_CLK_ENABLE();
 256:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM13 interrupt Init */
 257:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 258:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 259:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 260:Core/Src/stm32f4xx_hal_msp.c **** 
 261:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM13_MspInit 1 */
 262:Core/Src/stm32f4xx_hal_msp.c ****   }
 263:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM14)
 555              		.loc 1 263 8 is_stmt 1 view .LVU137
 556              		.loc 1 263 10 is_stmt 0 view .LVU138
 557 000c 174A     		ldr	r2, .L40+4
 558 000e 9342     		cmp	r3, r2
 559 0010 16D0     		beq	.L39
 560              	.LVL29:
 561              	.L34:
 264:Core/Src/stm32f4xx_hal_msp.c ****   {
 265:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 0 */
 266:Core/Src/stm32f4xx_hal_msp.c **** 
 267:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM14_MspInit 0 */
 268:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 269:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_ENABLE();
 270:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM14 interrupt Init */
 271:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 272:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 273:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 274:Core/Src/stm32f4xx_hal_msp.c **** 
 275:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM14_MspInit 1 */
 276:Core/Src/stm32f4xx_hal_msp.c ****   }
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 278:Core/Src/stm32f4xx_hal_msp.c **** }
 562              		.loc 1 278 1 view .LVU139
 563 0012 03B0     		add	sp, sp, #12
ARM GAS  /tmp/ccDcHbq2.s 			page 17


 564              	.LCFI14:
 565              		.cfi_remember_state
 566              		.cfi_def_cfa_offset 4
 567              		@ sp needed
 568 0014 5DF804FB 		ldr	pc, [sp], #4
 569              	.LVL30:
 570              	.L38:
 571              	.LCFI15:
 572              		.cfi_restore_state
 255:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM13 interrupt Init */
 573              		.loc 1 255 5 is_stmt 1 view .LVU140
 574              	.LBB8:
 255:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM13 interrupt Init */
 575              		.loc 1 255 5 view .LVU141
 576 0018 0021     		movs	r1, #0
 577 001a 0091     		str	r1, [sp]
 255:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM13 interrupt Init */
 578              		.loc 1 255 5 view .LVU142
 579 001c 144B     		ldr	r3, .L40+8
 580 001e 1A6C     		ldr	r2, [r3, #64]
 581 0020 42F08002 		orr	r2, r2, #128
 582 0024 1A64     		str	r2, [r3, #64]
 255:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM13 interrupt Init */
 583              		.loc 1 255 5 view .LVU143
 584 0026 1B6C     		ldr	r3, [r3, #64]
 585 0028 03F08003 		and	r3, r3, #128
 586 002c 0093     		str	r3, [sp]
 255:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM13 interrupt Init */
 587              		.loc 1 255 5 view .LVU144
 588 002e 009B     		ldr	r3, [sp]
 589              	.LBE8:
 255:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM13 interrupt Init */
 590              		.loc 1 255 5 view .LVU145
 257:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 591              		.loc 1 257 5 view .LVU146
 592 0030 0A46     		mov	r2, r1
 593 0032 2C20     		movs	r0, #44
 594              	.LVL31:
 257:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 595              		.loc 1 257 5 is_stmt 0 view .LVU147
 596 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 597              	.LVL32:
 258:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 598              		.loc 1 258 5 is_stmt 1 view .LVU148
 599 0038 2C20     		movs	r0, #44
 600 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 601              	.LVL33:
 602 003e E8E7     		b	.L34
 603              	.LVL34:
 604              	.L39:
 269:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM14 interrupt Init */
 605              		.loc 1 269 5 view .LVU149
 606              	.LBB9:
 269:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM14 interrupt Init */
 607              		.loc 1 269 5 view .LVU150
 608 0040 0021     		movs	r1, #0
 609 0042 0191     		str	r1, [sp, #4]
ARM GAS  /tmp/ccDcHbq2.s 			page 18


 269:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM14 interrupt Init */
 610              		.loc 1 269 5 view .LVU151
 611 0044 0A4B     		ldr	r3, .L40+8
 612 0046 1A6C     		ldr	r2, [r3, #64]
 613 0048 42F48072 		orr	r2, r2, #256
 614 004c 1A64     		str	r2, [r3, #64]
 269:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM14 interrupt Init */
 615              		.loc 1 269 5 view .LVU152
 616 004e 1B6C     		ldr	r3, [r3, #64]
 617 0050 03F48073 		and	r3, r3, #256
 618 0054 0193     		str	r3, [sp, #4]
 269:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM14 interrupt Init */
 619              		.loc 1 269 5 view .LVU153
 620 0056 019B     		ldr	r3, [sp, #4]
 621              	.LBE9:
 269:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM14 interrupt Init */
 622              		.loc 1 269 5 view .LVU154
 271:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 623              		.loc 1 271 5 view .LVU155
 624 0058 0A46     		mov	r2, r1
 625 005a 2D20     		movs	r0, #45
 626              	.LVL35:
 271:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 627              		.loc 1 271 5 is_stmt 0 view .LVU156
 628 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 629              	.LVL36:
 272:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 630              		.loc 1 272 5 is_stmt 1 view .LVU157
 631 0060 2D20     		movs	r0, #45
 632 0062 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 633              	.LVL37:
 634              		.loc 1 278 1 is_stmt 0 view .LVU158
 635 0066 D4E7     		b	.L34
 636              	.L41:
 637              		.align	2
 638              	.L40:
 639 0068 001C0040 		.word	1073748992
 640 006c 00200040 		.word	1073750016
 641 0070 00380240 		.word	1073887232
 642              		.cfi_endproc
 643              	.LFE221:
 645              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 646              		.align	1
 647              		.global	HAL_TIM_Base_MspDeInit
 648              		.syntax unified
 649              		.thumb
 650              		.thumb_func
 651              		.fpu fpv4-sp-d16
 653              	HAL_TIM_Base_MspDeInit:
 654              	.LVL38:
 655              	.LFB222:
 279:Core/Src/stm32f4xx_hal_msp.c **** 
 280:Core/Src/stm32f4xx_hal_msp.c **** /**
 281:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 282:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 283:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 284:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/ccDcHbq2.s 			page 19


 285:Core/Src/stm32f4xx_hal_msp.c **** */
 286:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 287:Core/Src/stm32f4xx_hal_msp.c **** {
 656              		.loc 1 287 1 is_stmt 1 view -0
 657              		.cfi_startproc
 658              		@ args = 0, pretend = 0, frame = 0
 659              		@ frame_needed = 0, uses_anonymous_args = 0
 660              		.loc 1 287 1 is_stmt 0 view .LVU160
 661 0000 08B5     		push	{r3, lr}
 662              	.LCFI16:
 663              		.cfi_def_cfa_offset 8
 664              		.cfi_offset 3, -8
 665              		.cfi_offset 14, -4
 288:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM13)
 666              		.loc 1 288 3 is_stmt 1 view .LVU161
 667              		.loc 1 288 15 is_stmt 0 view .LVU162
 668 0002 0368     		ldr	r3, [r0]
 669              		.loc 1 288 5 view .LVU163
 670 0004 0D4A     		ldr	r2, .L48
 671 0006 9342     		cmp	r3, r2
 672 0008 03D0     		beq	.L46
 289:Core/Src/stm32f4xx_hal_msp.c ****   {
 290:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspDeInit 0 */
 291:Core/Src/stm32f4xx_hal_msp.c **** 
 292:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM13_MspDeInit 0 */
 293:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 294:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM13_CLK_DISABLE();
 295:Core/Src/stm32f4xx_hal_msp.c **** 
 296:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM13 interrupt DeInit */
 297:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM8_UP_TIM13_IRQn);
 298:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspDeInit 1 */
 299:Core/Src/stm32f4xx_hal_msp.c **** 
 300:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM13_MspDeInit 1 */
 301:Core/Src/stm32f4xx_hal_msp.c ****   }
 302:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM14)
 673              		.loc 1 302 8 is_stmt 1 view .LVU164
 674              		.loc 1 302 10 is_stmt 0 view .LVU165
 675 000a 0D4A     		ldr	r2, .L48+4
 676 000c 9342     		cmp	r3, r2
 677 000e 0AD0     		beq	.L47
 678              	.LVL39:
 679              	.L42:
 303:Core/Src/stm32f4xx_hal_msp.c ****   {
 304:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 0 */
 305:Core/Src/stm32f4xx_hal_msp.c **** 
 306:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM14_MspDeInit 0 */
 307:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 308:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_DISABLE();
 309:Core/Src/stm32f4xx_hal_msp.c **** 
 310:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM14 interrupt DeInit */
 311:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 312:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 313:Core/Src/stm32f4xx_hal_msp.c **** 
 314:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM14_MspDeInit 1 */
 315:Core/Src/stm32f4xx_hal_msp.c ****   }
 316:Core/Src/stm32f4xx_hal_msp.c **** 
 317:Core/Src/stm32f4xx_hal_msp.c **** }
ARM GAS  /tmp/ccDcHbq2.s 			page 20


 680              		.loc 1 317 1 view .LVU166
 681 0010 08BD     		pop	{r3, pc}
 682              	.LVL40:
 683              	.L46:
 294:Core/Src/stm32f4xx_hal_msp.c **** 
 684              		.loc 1 294 5 is_stmt 1 view .LVU167
 685 0012 02F50732 		add	r2, r2, #138240
 686 0016 136C     		ldr	r3, [r2, #64]
 687 0018 23F08003 		bic	r3, r3, #128
 688 001c 1364     		str	r3, [r2, #64]
 297:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspDeInit 1 */
 689              		.loc 1 297 5 view .LVU168
 690 001e 2C20     		movs	r0, #44
 691              	.LVL41:
 297:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspDeInit 1 */
 692              		.loc 1 297 5 is_stmt 0 view .LVU169
 693 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 694              	.LVL42:
 695 0024 F4E7     		b	.L42
 696              	.LVL43:
 697              	.L47:
 308:Core/Src/stm32f4xx_hal_msp.c **** 
 698              		.loc 1 308 5 is_stmt 1 view .LVU170
 699 0026 02F50632 		add	r2, r2, #137216
 700 002a 136C     		ldr	r3, [r2, #64]
 701 002c 23F48073 		bic	r3, r3, #256
 702 0030 1364     		str	r3, [r2, #64]
 311:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 703              		.loc 1 311 5 view .LVU171
 704 0032 2D20     		movs	r0, #45
 705              	.LVL44:
 311:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 706              		.loc 1 311 5 is_stmt 0 view .LVU172
 707 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 708              	.LVL45:
 709              		.loc 1 317 1 view .LVU173
 710 0038 EAE7     		b	.L42
 711              	.L49:
 712 003a 00BF     		.align	2
 713              	.L48:
 714 003c 001C0040 		.word	1073748992
 715 0040 00200040 		.word	1073750016
 716              		.cfi_endproc
 717              	.LFE222:
 719              		.text
 720              	.Letext0:
 721              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 722              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 723              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 724              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f413xx.h"
 725              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 726              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 727              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 728              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 729              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 730              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 731              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
ARM GAS  /tmp/ccDcHbq2.s 			page 21


 732              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 733              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 734              		.file 15 "Core/Inc/main.h"
ARM GAS  /tmp/ccDcHbq2.s 			page 22


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccDcHbq2.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccDcHbq2.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccDcHbq2.s:80     .text.HAL_MspInit:0000000000000034 $d
     /tmp/ccDcHbq2.s:85     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccDcHbq2.s:92     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccDcHbq2.s:252    .text.HAL_ADC_MspInit:00000000000000a0 $d
     /tmp/ccDcHbq2.s:259    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccDcHbq2.s:266    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccDcHbq2.s:312    .text.HAL_ADC_MspDeInit:0000000000000028 $d
     /tmp/ccDcHbq2.s:319    .text.HAL_CAN_MspInit:0000000000000000 $t
     /tmp/ccDcHbq2.s:326    .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
     /tmp/ccDcHbq2.s:455    .text.HAL_CAN_MspInit:0000000000000088 $d
     /tmp/ccDcHbq2.s:461    .text.HAL_CAN_MspDeInit:0000000000000000 $t
     /tmp/ccDcHbq2.s:468    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
     /tmp/ccDcHbq2.s:519    .text.HAL_CAN_MspDeInit:0000000000000030 $d
     /tmp/ccDcHbq2.s:526    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccDcHbq2.s:533    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccDcHbq2.s:639    .text.HAL_TIM_Base_MspInit:0000000000000068 $d
     /tmp/ccDcHbq2.s:646    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccDcHbq2.s:653    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccDcHbq2.s:714    .text.HAL_TIM_Base_MspDeInit:000000000000003c $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
