xpm_memory.sv,systemverilog,xil_defaultlib,E:/VIVADO_17_4/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,E:/VIVADO_17_4/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,
Video_out_ram_sim_netlist.v,verilog,xil_defaultlib,../../../../PCB_test.srcs/sources_1/ip/Video_out_ram/Video_out_ram_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
