// Seed: 1503039784
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    output wor id_2,
    output tri1 id_3,
    output supply1 id_4,
    input supply1 id_5,
    input wand id_6,
    input tri0 id_7,
    input tri id_8,
    input tri1 id_9,
    output tri0 id_10,
    input uwire id_11,
    output tri1 id_12,
    output tri0 id_13,
    input wire id_14,
    input supply0 id_15,
    input wire id_16,
    output tri1 id_17,
    output supply0 id_18,
    input wire id_19#(.id_24(1)),
    output tri0 id_20,
    output tri1 id_21,
    input tri0 id_22
);
  wire id_25;
  id_26(
      1'd0
  );
  wire id_27;
  wire id_28;
endmodule
module module_1 #(
    parameter id_10 = 32'd35,
    parameter id_11 = 32'd86,
    parameter id_12 = 32'd92,
    parameter id_9  = 32'd49
) (
    output supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    output supply1 id_3,
    output supply0 id_4
);
  wor id_6 = 1;
  supply1 id_7;
  module_0(
      id_1,
      id_4,
      id_4,
      id_0,
      id_3,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_3,
      id_2,
      id_4,
      id_0,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2
  );
  if (1) begin
    tri id_8;
    assign id_3 = 1;
    assign id_0 = id_8;
    defparam id_9.id_10 = 1; defparam id_11.id_12 = id_7;
  end
endmodule
