#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Apr 12 15:28:12 2022
# Process ID: 3962
# Current directory: /home/cdickins/reuse/gyro2tester-main/vivado
# Command line: vivado
# Log file: /home/cdickins/reuse/gyro2tester-main/vivado/vivado.log
# Journal file: /home/cdickins/reuse/gyro2tester-main/vivado/vivado.jou
# Running On: xsjcdickins40x, OS: Linux, CPU Frequency: 2600.248 MHz, CPU Physical cores: 8, Host memory: 33556 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.xpr
INFO: [Project 1-313] Project file moved from 'C:/Xilinx_projects/gyro2tester/vivado/project' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/cdickins/reuse/gyro2tester-main/vivado/C:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.srcs/utils_1/imports/synth_1/design_2_wrapper.dcp', nor could it be found using path '/home/cdickins/reuse/gyro2tester-main/vivado/C:/Xilinx_projects/gyro2tester/vivado/C:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.srcs/utils_1/imports/synth_1/design_2_wrapper.dcp'.
WARNING: [Project 1-865] Could not find the file /home/cdickins/reuse/gyro2tester-main/vivado/C:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.srcs/utils_1/imports/synth_1/design_2_wrapper.dcp
Scanning sources...
Finished scanning sources
WARNING: [Project 1-865] Could not find the file /home/cdickins/reuse/gyro2tester-main/vivado/C:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.srcs/utils_1/imports/synth_1/design_2_wrapper.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro2tester-main/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 8082.438 ; gain = 136.094 ; free physical = 13404 ; free virtual = 28490
update_compile_order -fileset sources_1
update_module_reference design_2_data_processor_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro2tester-main/vivado/ip_repo'.
Reading block design file </home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - AXI_Register_Demux
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:user:BiDirChannels:1.0 - BiDirChannels_0
Adding component instance block -- xilinx.com:user:axis_stream_fifo:1.0 - RxFIFO
Adding component instance block -- xilinx.com:user:axi4_pl_SPI_ip:1.0 - SPI_ip_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - txclk_reset_domain
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - clk_reset_domain
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:module_ref:data_processor:1.0 - data_processor_0
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - axis_switch_0
WARNING: [BD 41-176] The physical port 'S_AXI_CTRL_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_CTRL_aximm_rd_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - axis_switch_1
WARNING: [BD 41-176] The physical port 'S_AXI_CTRL_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_CTRL_aximm_rd_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- user.org:user:axis_stream_txfifo:2.0 - TxFIFO
Successfully read diagram <design_2> from block design file </home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd>
Upgrading '/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3420] Updated design_2_data_processor_0_0 to use current project options
Wrote  : </home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : </home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
upgrade_ip: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 9720.844 ; gain = 1303.242 ; free physical = 10413 ; free virtual = 25684
update_module_reference: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 9720.844 ; gain = 1303.242 ; free physical = 10413 ; free virtual = 25684
startgroup
set_property -dict [list CONFIG.c_sg_length_width {26} CONFIG.c_mm2s_burst_size {256} CONFIG.c_s2mm_burst_size {256}] [get_bd_cells axi_dma_0]
endgroup
reset_run design_2_axi_dma_0_0_synth_1
save_bd_design
Wrote  : </home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : </home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
reset_run synth_1
launch_runs synth_1 -cluster_configuration lsf
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_2_smartconnect_0_0: SmartConnect design_2_smartconnect_0_0 is in High-performance Mode.
CRITICAL WARNING: [BD 41-1761] Reset pin '/BiDirChannels_0/tx_rstn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/BiDirChannels_0/txclk
/BiDirChannels_0/MCK_P
/BiDirChannels_0/MCK_N
/BiDirChannels_0/SYNCK

Wrote  : </home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd> 
VHDL Output written to : /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/synth/design_2.v
VHDL Output written to : /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/hw_handoff/design_2_smartconnect_0_0.hwh
Generated Hardware Definition File /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/synth/design_2_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_processor_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_auto_pc_0/design_2_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_Register_Demux/s00_couplers/auto_pc .
Exporting to file /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Hardware Definition File /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/synth/design_2.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_auto_pc_0, cache-ID = a7bb86cd648d609a; cache size = 83.533 MB.
[Tue Apr 12 15:52:25 2022] Launched design_2_axi_dma_0_0_synth_1, design_2_smartconnect_0_0_synth_1, design_2_data_processor_0_0_synth_1...
Run output will be captured here:
design_2_axi_dma_0_0_synth_1: /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.runs/design_2_axi_dma_0_0_synth_1/runme.log
design_2_smartconnect_0_0_synth_1: /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.runs/design_2_smartconnect_0_0_synth_1/runme.log
design_2_data_processor_0_0_synth_1: /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.runs/design_2_data_processor_0_0_synth_1/runme.log
[Tue Apr 12 15:52:25 2022] Launched synth_1...
Run output will be captured here: /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 10136.695 ; gain = 179.121 ; free physical = 10056 ; free virtual = 25307
launch_runs impl_1 -cluster_configuration lsf
[Tue Apr 12 15:57:29 2022] Launched impl_1...
Run output will be captured here: /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4 -cluster_configuration lsf
[Tue Apr 12 16:00:38 2022] Launched impl_1...
Run output will be captured here: /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file /home/cdickins/reuse/gyro2tester-main/vivado/project/design_2_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/cdickins/reuse/gyro2tester-main/vivado/project/design_2_wrapper.xsa ...
INFO: [Vivado 12-12464] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/cdickins/reuse/gyro2tester-main/vivado/project/design_2_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/embeddedsw) loading 1 seconds
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 12 16:11:40 2022...
