# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Lab_FPGA_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {Lab_FPGA_7_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneiii_atom_pack
# -- Loading package cycloneiii_components
# -- Compiling entity Lab_FPGA
# -- Compiling architecture structure of Lab_FPGA
# 
# vcom -93 -work work {C:/Users/Facu/Documents/FPGA_Lab1/Parte A/Lab_FPGA_testbench.vhdl}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Lab_FPGA_testbench
# -- Compiling architecture behavior of Lab_FPGA_testbench
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /uut=Lab_FPGA_7_1200mv_85c_vhd_slow.sdo -L altera -L cycloneiii -L gate_work -L work -voptargs="+acc"  Lab_FPGA_testbench
# vsim +transport_int_delays +transport_path_delays -L altera -L cycloneiii -L gate_work -L work -voptargs=\"+acc\" -sdftyp /uut=Lab_FPGA_7_1200mv_85c_vhd_slow.sdo -t 1ps Lab_FPGA_testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lab_fpga_testbench(behavior)
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneiii.cycloneiii_atom_pack(body)
# Loading cycloneiii.cycloneiii_components
# Loading work.lab_fpga(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneiii.cycloneiii_io_obuf(arch)
# Loading cycloneiii.cycloneiii_io_ibuf(arch)
# Loading cycloneiii.cycloneiii_lcell_comb(vital_lcell_comb)
# Loading instances from Lab_FPGA_7_1200mv_85c_vhd_slow.sdo
# Loading timing data from Lab_FPGA_7_1200mv_85c_vhd_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /lab_fpga_testbench File: C:/Users/Facu/Documents/FPGA_Lab1/Parte A/Lab_FPGA_testbench.vhdl
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit 
# Break in Architecture structure at Lab_FPGA_7_1200mv_85c_slow.vho line 73
