{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688707248867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688707248869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 07 02:20:48 2023 " "Processing started: Fri Jul 07 02:20:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688707248869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1688707248869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multi -c multi " "Command: quartus_map --read_settings_files=on --write_settings_files=off multi -c multi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1688707248869 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1688707249153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "ALU.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707249499 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707249499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688707249499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2-arch " "Found design unit 1: MUX2-arch" {  } { { "MUX2.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/MUX2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707249501 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/MUX2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707249501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688707249501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4-arch " "Found design unit 1: MUX4-arch" {  } { { "MUX4.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/MUX4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707249503 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4 " "Found entity 1: MUX4" {  } { { "MUX4.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/MUX4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707249503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688707249503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTER32-description " "Found design unit 1: REGISTER32-description" {  } { { "REGISTER32.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/REGISTER32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707249504 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32 " "Found entity 1: REGISTER32" {  } { { "REGISTER32.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/REGISTER32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707249504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688707249504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIGNEXT-rtl " "Found design unit 1: SIGNEXT-rtl" {  } { { "SIGNEXT.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/SIGNEXT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707249505 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT " "Found entity 1: SIGNEXT" {  } { { "SIGNEXT.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/SIGNEXT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707249505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688707249505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGFILE-arch " "Found design unit 1: REGFILE-arch" {  } { { "REGFILE.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/REGFILE.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707249507 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGFILE " "Found entity 1: REGFILE" {  } { { "REGFILE.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/REGFILE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707249507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688707249507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dm-SYN " "Found design unit 1: dm-SYN" {  } { { "DM.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/DM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707249510 ""} { "Info" "ISGN_ENTITY_NAME" "1 DM " "Found entity 1: DM" {  } { { "DM.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/DM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707249510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688707249510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdatapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memdatapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMDATAPATH-arch " "Found design unit 1: MEMDATAPATH-arch" {  } { { "MEMDATAPATH.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/MEMDATAPATH.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707249511 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMDATAPATH " "Found entity 1: MEMDATAPATH" {  } { { "MEMDATAPATH.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/MEMDATAPATH.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707249511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688707249511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLLER-arch " "Found design unit 1: CONTROLLER-arch" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707249513 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER " "Found entity 1: CONTROLLER" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707249513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688707249513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-struct " "Found design unit 1: multi-struct" {  } { { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707249514 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707249514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688707249514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TESTBENCH-arch " "Found design unit 1: TESTBENCH-arch" {  } { { "TESTBENCH.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/TESTBENCH.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707249515 ""} { "Info" "ISGN_ENTITY_NAME" "1 TESTBENCH " "Found entity 1: TESTBENCH" {  } { { "TESTBENCH.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/TESTBENCH.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707249515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688707249515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memi-comportamental " "Found design unit 1: memi-comportamental" {  } { { "memi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/memi.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707249517 ""} { "Info" "ISGN_ENTITY_NAME" "1 memi " "Found entity 1: memi" {  } { { "memi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/memi.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707249517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688707249517 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multi " "Elaborating entity \"multi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1688707249557 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "extended_signal_x4 multi.vhd(137) " "Verilog HDL or VHDL warning at multi.vhd(137): object \"extended_signal_x4\" assigned a value but never read" {  } { { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1688707249558 "|multi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMDATAPATH MEMDATAPATH:MemoryDatapath_dp " "Elaborating entity \"MEMDATAPATH\" for hierarchy \"MEMDATAPATH:MemoryDatapath_dp\"" {  } { { "multi.vhd" "MemoryDatapath_dp" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memi MEMDATAPATH:MemoryDatapath_dp\|memi:InstructionMemory " "Elaborating entity \"memi\" for hierarchy \"MEMDATAPATH:MemoryDatapath_dp\|memi:InstructionMemory\"" {  } { { "MEMDATAPATH.vhd" "InstructionMemory" { Text "C:/altera/MultiCycle_4/MultiCycle_3/MEMDATAPATH.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM MEMDATAPATH:MemoryDatapath_dp\|DM:DataMemory " "Elaborating entity \"DM\" for hierarchy \"MEMDATAPATH:MemoryDatapath_dp\|DM:DataMemory\"" {  } { { "MEMDATAPATH.vhd" "DataMemory" { Text "C:/altera/MultiCycle_4/MultiCycle_3/MEMDATAPATH.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MEMDATAPATH:MemoryDatapath_dp\|DM:DataMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MEMDATAPATH:MemoryDatapath_dp\|DM:DataMemory\|altsyncram:altsyncram_component\"" {  } { { "DM.vhd" "altsyncram_component" { Text "C:/altera/MultiCycle_4/MultiCycle_3/DM.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEMDATAPATH:MemoryDatapath_dp\|DM:DataMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MEMDATAPATH:MemoryDatapath_dp\|DM:DataMemory\|altsyncram:altsyncram_component\"" {  } { { "DM.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/DM.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688707249593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEMDATAPATH:MemoryDatapath_dp\|DM:DataMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"MEMDATAPATH:MemoryDatapath_dp\|DM:DataMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DM.mif " "Parameter \"init_file\" = \"DM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249593 ""}  } { { "DM.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/DM.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688707249593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9hc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9hc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9hc1 " "Found entity 1: altsyncram_9hc1" {  } { { "db/altsyncram_9hc1.tdf" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/db/altsyncram_9hc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707249636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688707249636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9hc1 MEMDATAPATH:MemoryDatapath_dp\|DM:DataMemory\|altsyncram:altsyncram_component\|altsyncram_9hc1:auto_generated " "Elaborating entity \"altsyncram_9hc1\" for hierarchy \"MEMDATAPATH:MemoryDatapath_dp\|DM:DataMemory\|altsyncram:altsyncram_component\|altsyncram_9hc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 MEMDATAPATH:MemoryDatapath_dp\|MUX2:Mux " "Elaborating entity \"MUX2\" for hierarchy \"MEMDATAPATH:MemoryDatapath_dp\|MUX2:Mux\"" {  } { { "MEMDATAPATH.vhd" "Mux" { Text "C:/altera/MultiCycle_4/MultiCycle_3/MEMDATAPATH.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLLER CONTROLLER:Controller_dp " "Elaborating entity \"CONTROLLER\" for hierarchy \"CONTROLLER:Controller_dp\"" {  } { { "multi.vhd" "Controller_dp" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249643 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IORD CONTROLLER.vhd(31) " "VHDL Process Statement warning at CONTROLLER.vhd(31): inferring latch(es) for signal or variable \"IORD\", which holds its previous value in one or more paths through the process" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1688707249644 "|multi|CONTROLLER:Controller_dp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSRCA CONTROLLER.vhd(31) " "VHDL Process Statement warning at CONTROLLER.vhd(31): inferring latch(es) for signal or variable \"ALUSRCA\", which holds its previous value in one or more paths through the process" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1688707249644 "|multi|CONTROLLER:Controller_dp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSRCB CONTROLLER.vhd(31) " "VHDL Process Statement warning at CONTROLLER.vhd(31): inferring latch(es) for signal or variable \"ALUSRCB\", which holds its previous value in one or more paths through the process" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1688707249644 "|multi|CONTROLLER:Controller_dp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUOP CONTROLLER.vhd(31) " "VHDL Process Statement warning at CONTROLLER.vhd(31): inferring latch(es) for signal or variable \"ALUOP\", which holds its previous value in one or more paths through the process" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1688707249644 "|multi|CONTROLLER:Controller_dp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCSRC CONTROLLER.vhd(31) " "VHDL Process Statement warning at CONTROLLER.vhd(31): inferring latch(es) for signal or variable \"PCSRC\", which holds its previous value in one or more paths through the process" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1688707249644 "|multi|CONTROLLER:Controller_dp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REGDST CONTROLLER.vhd(31) " "VHDL Process Statement warning at CONTROLLER.vhd(31): inferring latch(es) for signal or variable \"REGDST\", which holds its previous value in one or more paths through the process" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1688707249644 "|multi|CONTROLLER:Controller_dp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MEMTOREG CONTROLLER.vhd(31) " "VHDL Process Statement warning at CONTROLLER.vhd(31): inferring latch(es) for signal or variable \"MEMTOREG\", which holds its previous value in one or more paths through the process" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1688707249644 "|multi|CONTROLLER:Controller_dp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST CONTROLLER.vhd(251) " "VHDL Process Statement warning at CONTROLLER.vhd(251): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1688707249644 "|multi|CONTROLLER:Controller_dp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FUNCT CONTROLLER.vhd(272) " "VHDL Process Statement warning at CONTROLLER.vhd(272): signal \"FUNCT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1688707249644 "|multi|CONTROLLER:Controller_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMTOREG CONTROLLER.vhd(31) " "Inferred latch for \"MEMTOREG\" at CONTROLLER.vhd(31)" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688707249644 "|multi|CONTROLLER:Controller_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGDST CONTROLLER.vhd(31) " "Inferred latch for \"REGDST\" at CONTROLLER.vhd(31)" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688707249644 "|multi|CONTROLLER:Controller_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSRC\[0\] CONTROLLER.vhd(31) " "Inferred latch for \"PCSRC\[0\]\" at CONTROLLER.vhd(31)" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688707249644 "|multi|CONTROLLER:Controller_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSRC\[1\] CONTROLLER.vhd(31) " "Inferred latch for \"PCSRC\[1\]\" at CONTROLLER.vhd(31)" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688707249644 "|multi|CONTROLLER:Controller_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[0\] CONTROLLER.vhd(31) " "Inferred latch for \"ALUOP\[0\]\" at CONTROLLER.vhd(31)" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688707249644 "|multi|CONTROLLER:Controller_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[1\] CONTROLLER.vhd(31) " "Inferred latch for \"ALUOP\[1\]\" at CONTROLLER.vhd(31)" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688707249644 "|multi|CONTROLLER:Controller_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSRCB\[0\] CONTROLLER.vhd(31) " "Inferred latch for \"ALUSRCB\[0\]\" at CONTROLLER.vhd(31)" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688707249644 "|multi|CONTROLLER:Controller_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSRCB\[1\] CONTROLLER.vhd(31) " "Inferred latch for \"ALUSRCB\[1\]\" at CONTROLLER.vhd(31)" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688707249644 "|multi|CONTROLLER:Controller_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSRCA CONTROLLER.vhd(31) " "Inferred latch for \"ALUSRCA\" at CONTROLLER.vhd(31)" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688707249644 "|multi|CONTROLLER:Controller_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IORD CONTROLLER.vhd(31) " "Inferred latch for \"IORD\" at CONTROLLER.vhd(31)" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688707249644 "|multi|CONTROLLER:Controller_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGFILE REGFILE:RegFile_dp " "Elaborating entity \"REGFILE\" for hierarchy \"REGFILE:RegFile_dp\"" {  } { { "multi.vhd" "RegFile_dp" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER32 REGISTER32:reg_PC_dp " "Elaborating entity \"REGISTER32\" for hierarchy \"REGISTER32:reg_PC_dp\"" {  } { { "multi.vhd" "reg_PC_dp" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 MUX2:mux2_RegDst_dp " "Elaborating entity \"MUX2\" for hierarchy \"MUX2:mux2_RegDst_dp\"" {  } { { "multi.vhd" "mux2_RegDst_dp" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNEXT SIGNEXT:signExt_dp " "Elaborating entity \"SIGNEXT\" for hierarchy \"SIGNEXT:signExt_dp\"" {  } { { "multi.vhd" "signExt_dp" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4 MUX4:mux4_SrcB_dp " "Elaborating entity \"MUX4\" for hierarchy \"MUX4:mux4_SrcB_dp\"" {  } { { "multi.vhd" "mux4_SrcB_dp" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_dp " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_dp\"" {  } { { "multi.vhd" "alu_dp" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707249665 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "REGFILE:RegFile_dp\|banco_registradores_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"REGFILE:RegFile_dp\|banco_registradores_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "REGFILE:RegFile_dp\|banco_registradores_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"REGFILE:RegFile_dp\|banco_registradores_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688707250135 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1688707250135 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1688707250135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REGFILE:RegFile_dp\|altsyncram:banco_registradores_rtl_0 " "Elaborated megafunction instantiation \"REGFILE:RegFile_dp\|altsyncram:banco_registradores_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688707250153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REGFILE:RegFile_dp\|altsyncram:banco_registradores_rtl_0 " "Instantiated megafunction \"REGFILE:RegFile_dp\|altsyncram:banco_registradores_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707250153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707250153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707250153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707250153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707250153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707250153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707250153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707250153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707250153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707250153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707250153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707250153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707250153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707250153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688707250153 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688707250153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sng1 " "Found entity 1: altsyncram_sng1" {  } { { "db/altsyncram_sng1.tdf" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/db/altsyncram_sng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688707250209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688707250209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLLER:Controller_dp\|MEMTOREG " "Latch CONTROLLER:Controller_dp\|MEMTOREG has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROLLER:Controller_dp\|State_Atual.S7 " "Ports D and ENA on the latch are fed by the same signal CONTROLLER:Controller_dp\|State_Atual.S7" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688707250442 ""}  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688707250442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLLER:Controller_dp\|REGDST " "Latch CONTROLLER:Controller_dp\|REGDST has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROLLER:Controller_dp\|State_Atual.S7 " "Ports D and ENA on the latch are fed by the same signal CONTROLLER:Controller_dp\|State_Atual.S7" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688707250442 ""}  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688707250442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLLER:Controller_dp\|IORD " "Latch CONTROLLER:Controller_dp\|IORD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROLLER:Controller_dp\|State_Atual.S3 " "Ports D and ENA on the latch are fed by the same signal CONTROLLER:Controller_dp\|State_Atual.S3" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688707250442 ""}  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688707250442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLLER:Controller_dp\|PCSRC\[1\] " "Latch CONTROLLER:Controller_dp\|PCSRC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROLLER:Controller_dp\|State_Atual.S11 " "Ports D and ENA on the latch are fed by the same signal CONTROLLER:Controller_dp\|State_Atual.S11" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688707250442 ""}  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688707250442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLLER:Controller_dp\|PCSRC\[0\] " "Latch CONTROLLER:Controller_dp\|PCSRC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROLLER:Controller_dp\|State_Atual.S8 " "Ports D and ENA on the latch are fed by the same signal CONTROLLER:Controller_dp\|State_Atual.S8" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688707250442 ""}  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688707250442 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1688707250869 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688707250869 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "724 " "Implemented 724 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1688707250927 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1688707250927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "589 " "Implemented 589 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1688707250927 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1688707250927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1688707250927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688707250954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 07 02:20:50 2023 " "Processing ended: Fri Jul 07 02:20:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688707250954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688707250954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688707250954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688707250954 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688707251871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688707251872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 07 02:20:51 2023 " "Processing started: Fri Jul 07 02:20:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688707251872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1688707251872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off multi -c multi " "Command: quartus_fit --read_settings_files=off --write_settings_files=off multi -c multi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1688707251872 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1688707251923 ""}
{ "Info" "0" "" "Project  = multi" {  } {  } 0 0 "Project  = multi" 0 0 "Fitter" 0 0 1688707251923 ""}
{ "Info" "0" "" "Revision = multi" {  } {  } 0 0 "Revision = multi" 0 0 "Fitter" 0 0 1688707251923 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1688707251992 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "multi EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"multi\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1688707252001 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688707252020 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688707252020 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1688707252077 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1688707252083 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1688707252703 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 2470 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1688707252704 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 2471 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1688707252704 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 2472 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1688707252704 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1688707252704 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1688707252709 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 39 " "No exact pin location assignment(s) for 33 pins of 39 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[0\] " "Pin REGS0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[0] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[1\] " "Pin REGS0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[1] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[2\] " "Pin REGS0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[2] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[3\] " "Pin REGS0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[3] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[4\] " "Pin REGS0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[4] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[5\] " "Pin REGS0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[5] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[6\] " "Pin REGS0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[6] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[7\] " "Pin REGS0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[7] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[8\] " "Pin REGS0\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[8] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[9\] " "Pin REGS0\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[9] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[10\] " "Pin REGS0\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[10] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[11\] " "Pin REGS0\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[11] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[12\] " "Pin REGS0\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[12] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[13\] " "Pin REGS0\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[13] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[14\] " "Pin REGS0\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[14] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[15\] " "Pin REGS0\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[15] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[16\] " "Pin REGS0\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[16] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[17\] " "Pin REGS0\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[17] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[18\] " "Pin REGS0\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[18] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[19\] " "Pin REGS0\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[19] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[20\] " "Pin REGS0\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[20] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[21\] " "Pin REGS0\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[21] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[22\] " "Pin REGS0\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[22] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[23\] " "Pin REGS0\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[23] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[24\] " "Pin REGS0\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[24] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[25\] " "Pin REGS0\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[25] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[26\] " "Pin REGS0\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[26] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[27\] " "Pin REGS0\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[27] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[28\] " "Pin REGS0\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[28] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[29\] " "Pin REGS0\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[29] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[30\] " "Pin REGS0\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[30] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGS0\[31\] " "Pin REGS0\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REGS0[31] } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGS0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_MEM " "Pin CLOCK_MEM not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_MEM } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1688707252822 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1688707252822 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1688707252916 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "multi.sdc " "Synopsys Design Constraints File file not found: 'multi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1688707252917 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1688707252917 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1688707252928 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_MEM (placed in PIN R2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_MEM (placed in PIN R2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688707252959 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_MEM } } } { "multi.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/multi.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688707252959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLLER:Controller_dp\|WideOr2  " "Automatically promoted node CONTROLLER:Controller_dp\|WideOr2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688707252959 ""}  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLLER:Controller_dp|WideOr2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688707252959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLLER:Controller_dp\|WideOr7~1  " "Automatically promoted node CONTROLLER:Controller_dp\|WideOr7~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688707252959 ""}  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLLER:Controller_dp|WideOr7~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 1246 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688707252959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLLER:Controller_dp\|WideOr8~0  " "Automatically promoted node CONTROLLER:Controller_dp\|WideOr8~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688707252959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGFILE:RegFile_dp\|banco_registradores\[2\]\[31\]~1 " "Destination node REGFILE:RegFile_dp\|banco_registradores\[2\]\[31\]~1" {  } { { "REGFILE.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/REGFILE.vhd" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGFILE:RegFile_dp|banco_registradores[2][31]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 759 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688707252959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLLER:Controller_dp\|WideOr2~0 " "Destination node CONTROLLER:Controller_dp\|WideOr2~0" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLLER:Controller_dp|WideOr2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 798 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688707252959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGFILE:RegFile_dp\|process_0~0 " "Destination node REGFILE:RegFile_dp\|process_0~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGFILE:RegFile_dp|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 1245 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688707252959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLLER:Controller_dp\|WideOr2 " "Destination node CONTROLLER:Controller_dp\|WideOr2" {  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLLER:Controller_dp|WideOr2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688707252959 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1688707252959 ""}  } { { "CONTROLLER.vhd" "" { Text "C:/altera/MultiCycle_4/MultiCycle_3/CONTROLLER.vhd" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLLER:Controller_dp|WideOr8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 0 { 0 ""} 0 758 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688707252959 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1688707253044 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688707253045 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688707253045 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688707253046 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688707253047 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1688707253047 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1688707253047 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1688707253048 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1688707253083 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1688707253083 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1688707253083 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1688707253085 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1688707253085 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1688707253085 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 85 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1688707253085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 5 74 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1688707253085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1688707253085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1688707253085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1688707253085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 5 76 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  76 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1688707253085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1688707253085 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1688707253085 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1688707253085 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1688707253085 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688707253110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1688707255338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688707255554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1688707255562 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1688707258714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688707258714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1688707258817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X24_Y26 X35_Y38 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X24_Y26 to location X35_Y38" {  } { { "loc" "" { Generic "C:/altera/MultiCycle_4/MultiCycle_3/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X24_Y26 to location X35_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X24_Y26 to location X35_Y38"} 24 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1688707261052 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1688707261052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688707262915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1688707262918 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1688707262918 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.25 " "Total time spent on timing analysis during the Fitter is 1.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1688707262947 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688707262950 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "36 " "Found 36 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[0\] 0 " "Pin \"REGS0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[1\] 0 " "Pin \"REGS0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[2\] 0 " "Pin \"REGS0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[3\] 0 " "Pin \"REGS0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[4\] 0 " "Pin \"REGS0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[5\] 0 " "Pin \"REGS0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[6\] 0 " "Pin \"REGS0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[7\] 0 " "Pin \"REGS0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[8\] 0 " "Pin \"REGS0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[9\] 0 " "Pin \"REGS0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[10\] 0 " "Pin \"REGS0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[11\] 0 " "Pin \"REGS0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[12\] 0 " "Pin \"REGS0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[13\] 0 " "Pin \"REGS0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[14\] 0 " "Pin \"REGS0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[15\] 0 " "Pin \"REGS0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[16\] 0 " "Pin \"REGS0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[17\] 0 " "Pin \"REGS0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[18\] 0 " "Pin \"REGS0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[19\] 0 " "Pin \"REGS0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[20\] 0 " "Pin \"REGS0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[21\] 0 " "Pin \"REGS0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[22\] 0 " "Pin \"REGS0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[23\] 0 " "Pin \"REGS0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[24\] 0 " "Pin \"REGS0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[25\] 0 " "Pin \"REGS0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[26\] 0 " "Pin \"REGS0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[27\] 0 " "Pin \"REGS0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[28\] 0 " "Pin \"REGS0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[29\] 0 " "Pin \"REGS0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[30\] 0 " "Pin \"REGS0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGS0\[31\] 0 " "Pin \"REGS0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTADO\[0\] 0 " "Pin \"ESTADO\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTADO\[1\] 0 " "Pin \"ESTADO\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTADO\[2\] 0 " "Pin \"ESTADO\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ESTADO\[3\] 0 " "Pin \"ESTADO\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1688707262959 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1688707262959 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688707263154 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688707263185 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688707263391 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688707263767 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1688707263776 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1688707263871 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/MultiCycle_4/MultiCycle_3/output_files/multi.fit.smsg " "Generated suppressed messages file C:/altera/MultiCycle_4/MultiCycle_3/output_files/multi.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1688707263967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4984 " "Peak virtual memory: 4984 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688707264172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 07 02:21:04 2023 " "Processing ended: Fri Jul 07 02:21:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688707264172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688707264172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688707264172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1688707264172 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1688707264941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688707264941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 07 02:21:04 2023 " "Processing started: Fri Jul 07 02:21:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688707264941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1688707264941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off multi -c multi " "Command: quartus_asm --read_settings_files=off --write_settings_files=off multi -c multi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1688707264941 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1688707266546 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1688707266617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688707267029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 07 02:21:07 2023 " "Processing ended: Fri Jul 07 02:21:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688707267029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688707267029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688707267029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1688707267029 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1688707267624 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1688707267925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688707267925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 07 02:21:07 2023 " "Processing started: Fri Jul 07 02:21:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688707267925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1688707267925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta multi -c multi " "Command: quartus_sta multi -c multi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1688707267925 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1688707267984 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1688707268077 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1688707268102 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1688707268102 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1688707268180 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "multi.sdc " "Synopsys Design Constraints File file not found: 'multi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1688707268192 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1688707268192 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_MEM CLOCK_MEM " "create_clock -period 1.000 -name CLOCK_MEM CLOCK_MEM" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268194 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268194 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CONTROLLER:Controller_dp\|State_Atual.S10 CONTROLLER:Controller_dp\|State_Atual.S10 " "create_clock -period 1.000 -name CONTROLLER:Controller_dp\|State_Atual.S10 CONTROLLER:Controller_dp\|State_Atual.S10" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268194 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CONTROLLER:Controller_dp\|State_Atual.S0 CONTROLLER:Controller_dp\|State_Atual.S0 " "create_clock -period 1.000 -name CONTROLLER:Controller_dp\|State_Atual.S0 CONTROLLER:Controller_dp\|State_Atual.S0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268194 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268194 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1688707268200 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1688707268205 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1688707268214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.562 " "Worst-case setup slack is -8.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.562     -1376.642 CLOCK  " "   -8.562     -1376.642 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.784      -263.535 CLOCK_MEM  " "   -4.784      -263.535 CLOCK_MEM " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.868        -4.256 CONTROLLER:Controller_dp\|State_Atual.S0  " "   -3.868        -4.256 CONTROLLER:Controller_dp\|State_Atual.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.036        -2.246 CONTROLLER:Controller_dp\|State_Atual.S10  " "   -1.036        -2.246 CONTROLLER:Controller_dp\|State_Atual.S10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688707268215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.451 " "Worst-case hold slack is -5.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.451      -445.614 CLOCK  " "   -5.451      -445.614 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.105        -3.827 CONTROLLER:Controller_dp\|State_Atual.S10  " "   -3.105        -3.827 CONTROLLER:Controller_dp\|State_Atual.S10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259         0.000 CONTROLLER:Controller_dp\|State_Atual.S0  " "    0.259         0.000 CONTROLLER:Controller_dp\|State_Atual.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363         0.000 CLOCK_MEM  " "    0.363         0.000 CLOCK_MEM " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688707268220 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1688707268222 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1688707268224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -321.380 CLOCK_MEM  " "   -2.000      -321.380 CLOCK_MEM " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -661.322 CLOCK  " "   -1.627      -661.322 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 CONTROLLER:Controller_dp\|State_Atual.S0  " "    0.500         0.000 CONTROLLER:Controller_dp\|State_Atual.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 CONTROLLER:Controller_dp\|State_Atual.S10  " "    0.500         0.000 CONTROLLER:Controller_dp\|State_Atual.S10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688707268225 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1688707268307 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1688707268309 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1688707268331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.086 " "Worst-case setup slack is -4.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.086      -566.810 CLOCK  " "   -4.086      -566.810 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.045      -120.968 CLOCK_MEM  " "   -2.045      -120.968 CLOCK_MEM " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.515        -1.515 CONTROLLER:Controller_dp\|State_Atual.S0  " "   -1.515        -1.515 CONTROLLER:Controller_dp\|State_Atual.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075        -0.099 CONTROLLER:Controller_dp\|State_Atual.S10  " "   -0.075        -0.099 CONTROLLER:Controller_dp\|State_Atual.S10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688707268334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.663 " "Worst-case hold slack is -2.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.663      -232.565 CLOCK  " "   -2.663      -232.565 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.860        -2.351 CONTROLLER:Controller_dp\|State_Atual.S10  " "   -1.860        -2.351 CONTROLLER:Controller_dp\|State_Atual.S10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.403        -4.643 CLOCK_MEM  " "   -0.403        -4.643 CLOCK_MEM " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038         0.000 CONTROLLER:Controller_dp\|State_Atual.S0  " "    0.038         0.000 CONTROLLER:Controller_dp\|State_Atual.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688707268340 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1688707268343 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1688707268345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -321.380 CLOCK_MEM  " "   -2.000      -321.380 CLOCK_MEM " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -661.322 CLOCK  " "   -1.627      -661.322 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 CONTROLLER:Controller_dp\|State_Atual.S0  " "    0.500         0.000 CONTROLLER:Controller_dp\|State_Atual.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 CONTROLLER:Controller_dp\|State_Atual.S10  " "    0.500         0.000 CONTROLLER:Controller_dp\|State_Atual.S10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688707268349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688707268349 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1688707268442 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1688707268464 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1688707268464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688707268531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 07 02:21:08 2023 " "Processing ended: Fri Jul 07 02:21:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688707268531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688707268531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688707268531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688707268531 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688707269329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688707269329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 07 02:21:09 2023 " "Processing started: Fri Jul 07 02:21:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688707269329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1688707269329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off multi -c multi " "Command: quartus_eda --read_settings_files=off --write_settings_files=off multi -c multi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1688707269329 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "multi.vho\", \"multi_fast.vho multi_vhd.sdo multi_vhd_fast.sdo C:/altera/MultiCycle_4/MultiCycle_3/simulation/modelsim/ simulation " "Generated files \"multi.vho\", \"multi_fast.vho\", \"multi_vhd.sdo\" and \"multi_vhd_fast.sdo\" in directory \"C:/altera/MultiCycle_4/MultiCycle_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1688707269719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4539 " "Peak virtual memory: 4539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688707269753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 07 02:21:09 2023 " "Processing ended: Fri Jul 07 02:21:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688707269753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688707269753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688707269753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688707269753 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus II Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688707270343 ""}
