--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml vending_machine.twx vending_machine.ncd -o
vending_machine.twr vending_machine.pcf

Design file:              vending_machine.ncd
Physical constraint file: vending_machine.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_man
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
buy         |   -1.564(R)|    3.153(R)|clk               |   0.000|
coin2       |   -1.285(R)|    2.928(R)|clk               |   0.000|
coin5       |   -1.004(R)|    2.704(R)|clk               |   0.000|
price<0>    |   -0.367(R)|    2.432(R)|clk               |   0.000|
price<1>    |   -1.897(R)|    3.417(R)|clk               |   0.000|
price<2>    |   -1.599(R)|    3.175(R)|clk               |   0.000|
price<3>    |   -0.843(R)|    2.571(R)|clk               |   0.000|
price<4>    |   -1.809(R)|    3.343(R)|clk               |   0.000|
price<5>    |   -1.868(R)|    3.390(R)|clk               |   0.000|
reset       |   -1.212(R)|    2.869(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock sel_man
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
buy         |   -2.396(R)|    4.193(R)|clk               |   0.000|
coin2       |   -2.117(R)|    3.968(R)|clk               |   0.000|
coin5       |   -1.836(R)|    3.744(R)|clk               |   0.000|
price<0>    |   -1.199(R)|    3.472(R)|clk               |   0.000|
price<1>    |   -2.729(R)|    4.457(R)|clk               |   0.000|
price<2>    |   -2.431(R)|    4.215(R)|clk               |   0.000|
price<3>    |   -1.675(R)|    3.611(R)|clk               |   0.000|
price<4>    |   -2.641(R)|    4.383(R)|clk               |   0.000|
price<5>    |   -2.700(R)|    4.430(R)|clk               |   0.000|
reset       |   -2.044(R)|    3.909(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_man to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
alarm           |   12.758(R)|clk               |   0.000|
digit_select<0> |   11.905(R)|clk               |   0.000|
digit_select<1> |   11.578(R)|clk               |   0.000|
digit_select<2> |   12.075(R)|clk               |   0.000|
digit_select<3> |   11.578(R)|clk               |   0.000|
release_can     |   11.141(R)|clk               |   0.000|
seven_segment<0>|   17.512(R)|clk               |   0.000|
seven_segment<1>|   17.738(R)|clk               |   0.000|
seven_segment<2>|   18.086(R)|clk               |   0.000|
seven_segment<3>|   17.813(R)|clk               |   0.000|
seven_segment<4>|   17.971(R)|clk               |   0.000|
seven_segment<5>|   17.696(R)|clk               |   0.000|
seven_segment<6>|   17.810(R)|clk               |   0.000|
----------------+------------+------------------+--------+

Clock sel_man to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
alarm           |   13.798(R)|clk               |   0.000|
digit_select<0> |   12.945(R)|clk               |   0.000|
digit_select<1> |   12.618(R)|clk               |   0.000|
digit_select<2> |   13.115(R)|clk               |   0.000|
digit_select<3> |   12.618(R)|clk               |   0.000|
release_can     |   12.181(R)|clk               |   0.000|
seven_segment<0>|   18.552(R)|clk               |   0.000|
seven_segment<1>|   18.778(R)|clk               |   0.000|
seven_segment<2>|   19.126(R)|clk               |   0.000|
seven_segment<3>|   18.853(R)|clk               |   0.000|
seven_segment<4>|   19.011(R)|clk               |   0.000|
seven_segment<5>|   18.736(R)|clk               |   0.000|
seven_segment<6>|   18.850(R)|clk               |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    3.332|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_man
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_man        |    6.406|         |         |         |
sel_man        |    6.406|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sel_man
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_man        |    6.406|         |         |         |
sel_man        |    6.406|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu May 02 16:57:23 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 150 MB



