
/*========================================================================*
 *                                                                        *
 *  Distributed by Whiteley Research Inc., Sunnyvale, California, USA     *
 *                       http://wrcad.com                                 *
 *  Copyright (C) 2017 Whiteley Research Inc., all rights reserved.       *
 *  Author: Stephen R. Whiteley, except as indicated.                     *
 *                                                                        *
 *  As fully as possible recognizing licensing terms and conditions       *
 *  imposed by earlier work from which this work was derived, if any,     *
 *  this work is released under the Apache License, Version 2.0 (the      *
 *  "License").  You may not use this file except in compliance with      *
 *  the License, and compliance with inherited licenses which are         *
 *  specified in a sub-header below this one if applicable.  A copy       *
 *  of the License is provided with this distribution, or you may         *
 *  obtain a copy of the License at                                       *
 *                                                                        *
 *        http://www.apache.org/licenses/LICENSE-2.0                      *
 *                                                                        *
 *  See the License for the specific language governing permissions       *
 *  and limitations under the License.                                    *
 *                                                                        *
 *   THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,      *
 *   EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES      *
 *   OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-        *
 *   INFRINGEMENT.  IN NO EVENT SHALL WHITELEY RESEARCH INCORPORATED      *
 *   OR STEPHEN R. WHITELEY BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER     *
 *   LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,      *
 *   ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE       *
 *   USE OR OTHER DEALINGS IN THE SOFTWARE.                               *
 *                                                                        *
 *========================================================================*
 *               XicTools Integrated Circuit Design System                *
 *                                                                        *
 * vl -- Verilog Simulator and Verilog support library.                   *
 *                                                                        *
 *========================================================================*
 $Id:$
 *========================================================================*/

#include "vl_st.h"
#include "vl_list.h"
#include "vl_defs.h"
#include "vl_types.h"

extern FILE *yyin;
extern int YYTrace;

#ifndef VL_VERSION
#define VL_VERSION "unknown"
#endif
#ifndef VL_OSNAME
#define VL_OSNAME "unknown"
#endif
#ifndef VL_ARCH
#define VL_ARCH "unknown"
#endif


// Instntiate the parser.
namespace {
    vl_parser _p;
}


int
main(int argc, char **argv)
{
    if (argc == 2 && !strcmp(argv[1], "--v")) {
        cout << VL_VERSION << " " << VL_OSNAME << " " << VL_ARCH << "\n";
        exit(0);
    }

    cout << '\n' << vl_version() << "\n\n";
    if (argc == 1) {
        cout << "Usage: vl [-v] [-d#] [-p] [-tmin | -tmax] file [files]\n";
        cout << "  -v       be verbose (print more warnings)\n";
        cout << "  -p       print input from internal representation\n";
        cout << "  -dN      N integer, debugging flags:\n";
        cout << "             1    print action before evaluation\n";
        cout << "             2    print variable assignment\n";
        cout << "             4    not used\n";
        cout << "             8    not used\n";
        cout << "             16   print time slot action list before "
                                   "evaluation\n";
        cout << "             32   print some things about the description\n";
        cout << "             64   dump module info\n";
        cout << "             128  print yacc parser trace\n";
        cout << "  -tmin    use minimum delays\n";
        cout << "  -tmax    use maximum delays\n";
        cout << "  --v      print version osname arch and exit\n";

        return (0);
    }
    bool print = false;
    int dbg = 0;
    VLdelayType mtm = DLYtyp;
    for (int i = 1; i < argc; i++)
        if (argv[i][0] == '-') {
            if (argv[i][1] == 'p')
                print = true;
            else if (argv[i][1] == 'd') {
                if (argv[i][2] == '0') {
                    if (argv[i][3] == 'x' || argv[i][3] == 'X')
                        sscanf(argv[i]+4, "%x", &dbg);
                    else
                        sscanf(argv[i]+4, "%o", &dbg);
                }
                else
                    dbg = atoi(argv[i]+2);
            }
            else if (argv[i][1] == 't') {
                char *s = argv[i] + 2;
                if (*s == '0' || (*s == 'm' && *(s+1) == 'i'))
                    mtm = DLYmin;
                else if (*s == '2' || (*s == 'm' && *(s+1) == 'a'))
                    mtm = DLYmax;
            }
            else if (argv[i][1] == 'v') {
                // handled in vl_parser::parse()
                ;
            }
        }
    if (dbg & DBG_ptrace)
        YYTrace = 1;
    if (VP()->parse(argc, argv))
        return (1);

    if (print)
        VP()->print(cout);
    else {
        vl_simulator VS;
        if (VS.initialize(VP()->get_description(), mtm, dbg))
            VS.simulate();
        delete VS.description();
        VS.initialize(0);
    }
    return (0);
}


// Needed by vl, let vl handle file name resolution.
//
FILE *
vl_file_open(const char*, const char*)
{
    return (0);
}

