Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/coregen.cgp.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Resolving generics for 'shiftreg16x800'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Applying external generics to 'shiftreg16x800'...
Delivering associated files for 'shiftreg16x800'...
Generating implementation netlist for 'shiftreg16x800'...
INFO:sim - Pre-processing HDL files for 'shiftreg16x800'...
Running synthesis for 'shiftreg16x800'
Running ngcbuild...
Writing VEO instantiation template for 'shiftreg16x800'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'shiftreg16x800'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shift
reg16x800
Delivered 1 file into directory
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shift
reg16x800
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'shiftreg16x800'...
Generating ISE project...
XCO file found: shiftreg16x800.xco
XMDF file found: shiftreg16x800_xmdf.tcl
Adding
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shift
reg16x800.asy -view all -origin_type imported
Adding
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shift
reg16x800.ngc -view all -origin_type created
Checking file
"/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shif
treg16x800.ngc" for project device match ...
File
"/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shif
treg16x800.ngc" device information matches project device.
Adding
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shift
reg16x800.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/s
   hiftreg16x800.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shift
reg16x800.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/shiftreg16x800"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Resolving generics for 'shiftreg8x400'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Applying external generics to 'shiftreg8x400'...
Delivering associated files for 'shiftreg8x400'...
Generating implementation netlist for 'shiftreg8x400'...
INFO:sim - Pre-processing HDL files for 'shiftreg8x400'...
Running synthesis for 'shiftreg8x400'
Running ngcbuild...
Writing VEO instantiation template for 'shiftreg8x400'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'shiftreg8x400'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shift
reg8x400
Delivered 1 file into directory
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shift
reg8x400
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'shiftreg8x400'...
Generating ISE project...
XCO file found: shiftreg8x400.xco
XMDF file found: shiftreg8x400_xmdf.tcl
Adding
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shift
reg8x400.asy -view all -origin_type imported
Adding
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shift
reg8x400.ngc -view all -origin_type created
Checking file
"/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shif
treg8x400.ngc" for project device match ...
File
"/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shif
treg8x400.ngc" device information matches project device.
Adding
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shift
reg8x400.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/s
   hiftreg8x400.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shift
reg8x400.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/shiftreg8x400"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Resolving generics for 'shiftreg16x400'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Applying external generics to 'shiftreg16x400'...
Delivering associated files for 'shiftreg16x400'...
Generating implementation netlist for 'shiftreg16x400'...
INFO:sim - Pre-processing HDL files for 'shiftreg16x400'...
Running synthesis for 'shiftreg16x400'
Running ngcbuild...
Writing VEO instantiation template for 'shiftreg16x400'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'shiftreg16x400'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shift
reg16x400
Delivered 1 file into directory
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shift
reg16x400
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'shiftreg16x400'...
Generating ISE project...
XCO file found: shiftreg16x400.xco
XMDF file found: shiftreg16x400_xmdf.tcl
Adding
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shift
reg16x400.asy -view all -origin_type imported
Adding
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shift
reg16x400.ngc -view all -origin_type created
Checking file
"/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shif
treg16x400.ngc" for project device match ...
File
"/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shif
treg16x400.ngc" device information matches project device.
Adding
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shift
reg16x400.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/s
   hiftreg16x400.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shift
reg16x400.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/shiftreg16x400"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Recustomize and Generate (Under Current Project Settings)INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Cancelled executing Tcl generator.
Recustomize and Generate (Under Current Project Settings)INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'shiftreg8x400' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'shiftreg8x400'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'shiftreg8x400' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'shiftreg8x400'...
Delivering associated files for 'shiftreg8x400'...
Generating implementation netlist for 'shiftreg8x400'...
INFO:sim - Pre-processing HDL files for 'shiftreg8x400'...
Running synthesis for 'shiftreg8x400'
Running ngcbuild...
Writing VEO instantiation template for 'shiftreg8x400'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'shiftreg8x400'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shift
reg8x400
Delivered 1 file into directory
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shift
reg8x400
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Regenerating ISE project file for 'shiftreg8x400'...
Generating ISE project...
XCO file found: shiftreg8x400.xco
XMDF file found: shiftreg8x400_xmdf.tcl
Adding
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shift
reg8x400.asy -view all -origin_type imported
Adding
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shift
reg8x400.ngc -view all -origin_type created
Checking file
"/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shif
treg8x400.ngc" for project device match ...
File
"/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shif
treg8x400.ngc" device information matches project device.
Adding
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shift
reg8x400.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/s
   hiftreg8x400.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/sram/fifo/tmp/_cg/shift
reg8x400.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/shiftreg8x400"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
