{
  "questions": [
    {
      "question": "What is the primary role of a clock signal in synchronous digital circuits?",
      "options": [
        "To synchronize the operations of all sequential elements (e.g., flip-flops) in the circuit.",
        "To provide the main power supply voltage to the integrated circuit.",
        "To store binary data for long-term retention without power.",
        "To amplify weak input signals for improved signal integrity.",
        "To regulate the temperature of the chip during operation."
      ],
      "correct": 0
    },
    {
      "question": "What is the primary purpose of 'register renaming' in an out-of-order execution processor?",
      "options": [
        "To eliminate Write-After-Read (WAR) and Write-After-Write (WAW) hazards by providing unique physical registers for logical registers.",
        "To reduce the total number of physical registers required in the processor's register file.",
        "To store the return addresses for function calls and interrupt service routines.",
        "To enable accurate prediction of future branch outcomes by the branch predictor.",
        "To provide unique identification numbers for each instruction in the instruction stream."
      ],
      "correct": 0
    },
    {
      "question": "In deep sub-micron CMOS processes, which phenomenon describes the increase in leakage current between the source and drain terminals of a MOSFET when the gate voltage is below the threshold voltage, contributing significantly to static power consumption?",
      "options": [
        "Subthreshold leakage",
        "Gate-induced drain leakage (GIDL)",
        "Drain-induced barrier lowering (DIBL)",
        "Junction leakage",
        "Hot carrier injection"
      ],
      "correct": 0
    },
    {
      "question": "In the digital IC design flow, what is the primary role of a 'standard cell library' during logic synthesis and physical design?",
      "options": [
        "It defines a collection of pre-characterized basic logic gates (e.g., AND, OR, XOR) and flip-flops, along with their physical layouts, timing, and power models.",
        "It provides specifications for large memory blocks (e.g., SRAM, DRAM) used in System-on-Chip (SoC) designs.",
        "It dictates the instruction set architecture (ISA) that the processor core will implement.",
        "It contains high-level behavioral models (e.g., SystemVerilog, VHDL) used exclusively for functional verification.",
        "It specifies the voltage and frequency scaling parameters for dynamic power management."
      ],
      "correct": 0
    },
    {
      "question": "What is the primary technique used by modern superscalar processors to overcome the execution bottleneck of a single instruction stream and achieve Instruction-Level Parallelism (ILP) by executing multiple instructions concurrently?",
      "options": [
        "Out-of-order execution",
        "Vector processing",
        "Multithreading",
        "Memory caching",
        "Clock gating"
      ],
      "correct": 0
    }
  ]
}