  input i_clk;
  input i_rst;
  reg RS;
  wire _0001_;
  always @(posedge i_clk or posedge i_rst)
    if (i_rst)
      RS <= 1'h0;
    else
      RS <= _0001_;
