

================================================================
== Vitis HLS Report for 'matrixmul_accel_core'
================================================================
* Date:           Wed Dec  6 15:08:30 2023

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        PROJET_HLS_zynq
* Solution:       trans+invers1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.317 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    41414|  1217802| 0.414 ms | 12.178 ms |  41415|  1217803|   none  |
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |                         |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |        Loop Name        |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +-------------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- read_a1_read_a2        |     1024|     1024|          2|          1|          1|     1024|    yes   |
        |- read_b1_read_b2        |     1024|     1024|          2|          1|          1|     1024|    yes   |
        |- A_B                    |     1024|     1024|          2|          1|          1|     1024|    yes   |
        |- C                      |      160|  1174688| 5 ~ 36709 |          -|          -|       32|    no    |
        | + D_E                   |        2|    36706|         39|         37|          1| 0 ~ 992 |    yes   |
        |- F_G                    |    19457|    19457|         21|         19|          1|     1024|    yes   |
        |- H_I                    |     1025|     1025|          3|          1|          1|     1024|    yes   |
        |- transMatrix_label0     |      124|     1984|   4 ~ 64  |          -|          -|       31|    no    |
        | + transMatrix_label1    |        2|       62|          2|          -|          -|  1 ~ 31 |    no    |
        |- write_res1_write_res2  |     1025|     1025|          3|          1|          1|     1024|    yes   |
        +-------------------------+---------+---------+-----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 37, depth = 39
  * Pipeline-4: initiation interval (II) = 19, depth = 21
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 85
* Pipeline : 7
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 8 9 }
  Pipeline-3 : II = 37, D = 39, States = { 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
  Pipeline-4 : II = 19, D = 21, States = { 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 }
  Pipeline-5 : II = 1, D = 3, States = { 74 75 76 }
  Pipeline-6 : II = 1, D = 3, States = { 82 83 84 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 11 
11 --> 12 52 
12 --> 13 
13 --> 14 
14 --> 51 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 12 
51 --> 11 
52 --> 73 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 52 
73 --> 74 
74 --> 75 
75 --> 77 76 
76 --> 74 
77 --> 78 
78 --> 81 79 
79 --> 80 78 
80 --> 79 
81 --> 82 
82 --> 85 83 
83 --> 84 
84 --> 82 
85 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 86 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%Ainverse_0 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 91 'alloca' 'Ainverse_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%Ainverse_1 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 92 'alloca' 'Ainverse_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%Ainverse_2 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 93 'alloca' 'Ainverse_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%Ainverse_3 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 94 'alloca' 'Ainverse_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%Ainverse_4 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 95 'alloca' 'Ainverse_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%Ainverse_5 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 96 'alloca' 'Ainverse_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%Ainverse_6 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 97 'alloca' 'Ainverse_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%Ainverse_7 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 98 'alloca' 'Ainverse_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%Ainverse_8 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 99 'alloca' 'Ainverse_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%Ainverse_9 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 100 'alloca' 'Ainverse_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%Ainverse_10 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 101 'alloca' 'Ainverse_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%Ainverse_11 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 102 'alloca' 'Ainverse_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%Ainverse_12 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 103 'alloca' 'Ainverse_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%Ainverse_13 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 104 'alloca' 'Ainverse_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%Ainverse_14 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 105 'alloca' 'Ainverse_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%Ainverse_15 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 106 'alloca' 'Ainverse_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%Ainverse_16 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 107 'alloca' 'Ainverse_16' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%Ainverse_17 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 108 'alloca' 'Ainverse_17' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%Ainverse_18 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 109 'alloca' 'Ainverse_18' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%Ainverse_19 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 110 'alloca' 'Ainverse_19' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%Ainverse_20 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 111 'alloca' 'Ainverse_20' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%Ainverse_21 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 112 'alloca' 'Ainverse_21' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%Ainverse_22 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 113 'alloca' 'Ainverse_22' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%Ainverse_23 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 114 'alloca' 'Ainverse_23' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%Ainverse_24 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 115 'alloca' 'Ainverse_24' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%Ainverse_25 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 116 'alloca' 'Ainverse_25' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%Ainverse_26 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 117 'alloca' 'Ainverse_26' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%Ainverse_27 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 118 'alloca' 'Ainverse_27' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%Ainverse_28 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 119 'alloca' 'Ainverse_28' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%Ainverse_29 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 120 'alloca' 'Ainverse_29' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%Ainverse_30 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 121 'alloca' 'Ainverse_30' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%Ainverse_31 = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 122 'alloca' 'Ainverse_31' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%mat_a = alloca i64" [matrix_ti_mul.cpp:139]   --->   Operation 123 'alloca' 'mat_a' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%mat_b = alloca i64" [matrix_ti_mul.cpp:140]   --->   Operation 124 'alloca' 'mat_b' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%mat_res = alloca i64"   --->   Operation 125 'alloca' 'mat_res' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 126 [1/1] (1.76ns)   --->   "%br_ln14 = br void %bb86" [matrix_ti_mul.cpp:14]   --->   Operation 126 'br' 'br_ln14' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.26>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11, void, i11 %add_ln14_1, void %.split19" [matrix_ti_mul.cpp:14]   --->   Operation 127 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%i = phi i6, void, i6 %select_ln14_1, void %.split19" [matrix_ti_mul.cpp:14]   --->   Operation 128 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%j = phi i6, void, i6 %add_ln15, void %.split19" [matrix_ti_mul.cpp:15]   --->   Operation 129 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (1.88ns)   --->   "%icmp_ln14 = icmp_eq  i11 %indvar_flatten, i11" [matrix_ti_mul.cpp:14]   --->   Operation 130 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (1.63ns)   --->   "%add_ln14_1 = add i11 %indvar_flatten, i11" [matrix_ti_mul.cpp:14]   --->   Operation 131 'add' 'add_ln14_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %.split19, void %bb85.preheader" [matrix_ti_mul.cpp:14]   --->   Operation 132 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (1.82ns)   --->   "%add_ln14 = add i6, i6 %i" [matrix_ti_mul.cpp:14]   --->   Operation 133 'add' 'add_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (1.42ns)   --->   "%icmp_ln15 = icmp_eq  i6 %j, i6" [matrix_ti_mul.cpp:15]   --->   Operation 134 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln14)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (1.18ns)   --->   "%select_ln14 = select i1 %icmp_ln15, i6, i6 %j" [matrix_ti_mul.cpp:14]   --->   Operation 135 'select' 'select_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (1.18ns)   --->   "%select_ln14_1 = select i1 %icmp_ln15, i6 %add_ln14, i6 %i" [matrix_ti_mul.cpp:14]   --->   Operation 136 'select' 'select_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i6 %select_ln14_1" [matrix_ti_mul.cpp:18]   --->   Operation 137 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln18, i5" [matrix_ti_mul.cpp:14]   --->   Operation 138 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %select_ln14" [matrix_ti_mul.cpp:18]   --->   Operation 139 'zext' 'zext_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (1.73ns)   --->   "%add_ln18 = add i10 %zext_ln18, i10 %tmp_cast" [matrix_ti_mul.cpp:18]   --->   Operation 140 'add' 'add_ln18' <Predicate = (!icmp_ln14)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i6 %select_ln14" [matrix_ti_mul.cpp:17]   --->   Operation 141 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln18, i5 %trunc_ln17"   --->   Operation 142 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i10 %add_ln"   --->   Operation 143 'zext' 'zext_ln538' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64, i64 %zext_ln538"   --->   Operation 144 'getelementptr' 'input_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 145 [2/2] (3.25ns)   --->   "%converter = load i11 %input_addr"   --->   Operation 145 'load' 'converter' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 146 [1/1] (1.82ns)   --->   "%add_ln15 = add i6, i6 %select_ln14" [matrix_ti_mul.cpp:15]   --->   Operation 146 'add' 'add_ln15' <Predicate = (!icmp_ln14)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @read_a1_read_a2_str"   --->   Operation 147 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 148 'speclooptripcount' 'empty' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i10 %add_ln18" [matrix_ti_mul.cpp:18]   --->   Operation 149 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%mat_a_addr = getelementptr i32 %mat_a, i64, i64 %zext_ln18_1" [matrix_ti_mul.cpp:18]   --->   Operation 150 'getelementptr' 'mat_a_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [matrix_ti_mul.cpp:15]   --->   Operation 151 'specpipeline' 'specpipeline_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [matrix_ti_mul.cpp:15]   --->   Operation 152 'specloopname' 'specloopname_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 153 [1/2] (3.25ns)   --->   "%converter = load i11 %input_addr"   --->   Operation 153 'load' 'converter' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %converter" [matrix_ti_mul.cpp:18]   --->   Operation 154 'bitcast' 'bitcast_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i10 %mat_a_addr" [matrix_ti_mul.cpp:18]   --->   Operation 155 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb86"   --->   Operation 156 'br' 'br_ln0' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 157 [1/1] (1.76ns)   --->   "%br_ln24 = br void %bb85" [matrix_ti_mul.cpp:24]   --->   Operation 157 'br' 'br_ln24' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 6.26>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i11 %add_ln24_1, void %.preheader1, i11, void %bb85.preheader" [matrix_ti_mul.cpp:24]   --->   Operation 158 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%i_1 = phi i6 %select_ln24_1, void %.preheader1, i6, void %bb85.preheader" [matrix_ti_mul.cpp:24]   --->   Operation 159 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%j_1 = phi i6 %add_ln25, void %.preheader1, i6, void %bb85.preheader" [matrix_ti_mul.cpp:25]   --->   Operation 160 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (1.88ns)   --->   "%icmp_ln24 = icmp_eq  i11 %indvar_flatten6, i11" [matrix_ti_mul.cpp:24]   --->   Operation 161 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (1.63ns)   --->   "%add_ln24_1 = add i11 %indvar_flatten6, i11" [matrix_ti_mul.cpp:24]   --->   Operation 162 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %.preheader1, void %bb84.preheader" [matrix_ti_mul.cpp:24]   --->   Operation 163 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (1.82ns)   --->   "%add_ln24 = add i6, i6 %i_1" [matrix_ti_mul.cpp:24]   --->   Operation 164 'add' 'add_ln24' <Predicate = (!icmp_ln24)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (1.42ns)   --->   "%icmp_ln25 = icmp_eq  i6 %j_1, i6" [matrix_ti_mul.cpp:25]   --->   Operation 165 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln24)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (1.18ns)   --->   "%select_ln24 = select i1 %icmp_ln25, i6, i6 %j_1" [matrix_ti_mul.cpp:24]   --->   Operation 166 'select' 'select_ln24' <Predicate = (!icmp_ln24)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (1.18ns)   --->   "%select_ln24_1 = select i1 %icmp_ln25, i6 %add_ln24, i6 %i_1" [matrix_ti_mul.cpp:24]   --->   Operation 167 'select' 'select_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i6 %select_ln24_1" [matrix_ti_mul.cpp:28]   --->   Operation 168 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_5_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln28, i5" [matrix_ti_mul.cpp:24]   --->   Operation 169 'bitconcatenate' 'tmp_5_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i6 %select_ln24" [matrix_ti_mul.cpp:28]   --->   Operation 170 'zext' 'zext_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %zext_ln28, i10 %tmp_5_cast" [matrix_ti_mul.cpp:28]   --->   Operation 171 'add' 'add_ln28' <Predicate = (!icmp_ln24)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i6 %select_ln24" [matrix_ti_mul.cpp:27]   --->   Operation 172 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i5.i5, i1, i5 %trunc_ln28, i5 %trunc_ln27"   --->   Operation 173 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln538_1 = zext i11 %or_ln"   --->   Operation 174 'zext' 'zext_ln538_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr i32 %input_r, i64, i64 %zext_ln538_1"   --->   Operation 175 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 176 [2/2] (3.25ns)   --->   "%converter_1 = load i11 %input_addr_1"   --->   Operation 176 'load' 'converter_1' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 177 [1/1] (1.82ns)   --->   "%add_ln25 = add i6, i6 %select_ln24" [matrix_ti_mul.cpp:25]   --->   Operation 177 'add' 'add_ln25' <Predicate = (!icmp_ln24)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 6.50>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @read_b1_read_b2_str"   --->   Operation 178 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 179 'speclooptripcount' 'empty_16' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i10 %add_ln28" [matrix_ti_mul.cpp:28]   --->   Operation 180 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%mat_b_addr = getelementptr i32 %mat_b, i64, i64 %zext_ln28_1" [matrix_ti_mul.cpp:28]   --->   Operation 181 'getelementptr' 'mat_b_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [matrix_ti_mul.cpp:25]   --->   Operation 182 'specpipeline' 'specpipeline_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [matrix_ti_mul.cpp:25]   --->   Operation 183 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 184 [1/2] (3.25ns)   --->   "%converter_1 = load i11 %input_addr_1"   --->   Operation 184 'load' 'converter_1' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %converter_1" [matrix_ti_mul.cpp:28]   --->   Operation 185 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i10 %mat_b_addr" [matrix_ti_mul.cpp:28]   --->   Operation 186 'store' 'store_ln28' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb85"   --->   Operation 187 'br' 'br_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.76>
ST_7 : Operation 188 [1/1] (1.76ns)   --->   "%br_ln55 = br void %bb84" [matrix_ti_mul.cpp:55]   --->   Operation 188 'br' 'br_ln55' <Predicate = true> <Delay = 1.76>

State 8 <SV = 5> <Delay = 4.50>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i11 %add_ln55_1, void %bb84.split170, i11, void %bb84.preheader" [matrix_ti_mul.cpp:55]   --->   Operation 189 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%i_2 = phi i6 %select_ln55_1, void %bb84.split170, i6, void %bb84.preheader" [matrix_ti_mul.cpp:55]   --->   Operation 190 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%j_2 = phi i6 %add_ln56, void %bb84.split170, i6, void %bb84.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 191 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 192 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (1.88ns)   --->   "%icmp_ln55 = icmp_eq  i11 %indvar_flatten13, i11" [matrix_ti_mul.cpp:55]   --->   Operation 193 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (1.63ns)   --->   "%add_ln55_1 = add i11 %indvar_flatten13, i11" [matrix_ti_mul.cpp:55]   --->   Operation 194 'add' 'add_ln55_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit, void %.preheader.preheader" [matrix_ti_mul.cpp:55]   --->   Operation 195 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (1.82ns)   --->   "%add_ln55 = add i6, i6 %i_2" [matrix_ti_mul.cpp:55]   --->   Operation 196 'add' 'add_ln55' <Predicate = (!icmp_ln55)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [1/1] (1.42ns)   --->   "%icmp_ln56 = icmp_eq  i6 %j_2, i6" [matrix_ti_mul.cpp:56]   --->   Operation 197 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln55)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [1/1] (1.18ns)   --->   "%select_ln55 = select i1 %icmp_ln56, i6, i6 %j_2" [matrix_ti_mul.cpp:55]   --->   Operation 198 'select' 'select_ln55' <Predicate = (!icmp_ln55)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (1.18ns)   --->   "%select_ln55_1 = select i1 %icmp_ln56, i6 %add_ln55, i6 %i_2" [matrix_ti_mul.cpp:55]   --->   Operation 199 'select' 'select_ln55_1' <Predicate = (!icmp_ln55)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i6 %select_ln55_1" [matrix_ti_mul.cpp:55]   --->   Operation 200 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (1.48ns)   --->   "%switch_ln57 = switch i5 %trunc_ln55, void %branch95, i5, void %branch64, i5, void %branch65, i5, void %branch66, i5, void %branch67, i5, void %branch68, i5, void %branch69, i5, void %branch70, i5, void %branch71, i5, void %branch72, i5, void %branch73, i5, void %branch74, i5, void %branch75, i5, void %branch76, i5, void %branch77, i5, void %branch78, i5, void %branch79, i5, void %branch80, i5, void %branch81, i5, void %branch82, i5, void %branch83, i5, void %branch84, i5, void %branch85, i5, void %branch86, i5, void %branch87, i5, void %branch88, i5, void %branch89, i5, void %branch90, i5, void %branch91, i5, void %branch92, i5, void %branch93, i5, void %branch94" [matrix_ti_mul.cpp:57]   --->   Operation 201 'switch' 'switch_ln57' <Predicate = (!icmp_ln55)> <Delay = 1.48>
ST_8 : Operation 202 [1/1] (1.82ns)   --->   "%add_ln56 = add i6 %select_ln55, i6" [matrix_ti_mul.cpp:56]   --->   Operation 202 'add' 'add_ln56' <Predicate = (!icmp_ln55)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb84"   --->   Operation 203 'br' 'br_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 5.37>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_B_str"   --->   Operation 204 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 205 'speclooptripcount' 'empty_17' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 206 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%j_2_cast = zext i6 %select_ln55" [matrix_ti_mul.cpp:55]   --->   Operation 207 'zext' 'j_2_cast' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [matrix_ti_mul.cpp:56]   --->   Operation 208 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (1.42ns)   --->   "%icmp_ln57 = icmp_eq  i6 %select_ln55_1, i6 %select_ln55" [matrix_ti_mul.cpp:57]   --->   Operation 209 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln55)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (0.69ns)   --->   "%select_ln57 = select i1 %icmp_ln57, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 210 'select' 'select_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%Ainverse_0_addr = getelementptr i32 %Ainverse_0, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 211 'getelementptr' 'Ainverse_0_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%Ainverse_1_addr = getelementptr i32 %Ainverse_1, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 212 'getelementptr' 'Ainverse_1_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%Ainverse_2_addr = getelementptr i32 %Ainverse_2, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 213 'getelementptr' 'Ainverse_2_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%Ainverse_3_addr = getelementptr i32 %Ainverse_3, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 214 'getelementptr' 'Ainverse_3_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%Ainverse_4_addr = getelementptr i32 %Ainverse_4, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 215 'getelementptr' 'Ainverse_4_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%Ainverse_5_addr = getelementptr i32 %Ainverse_5, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 216 'getelementptr' 'Ainverse_5_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%Ainverse_6_addr = getelementptr i32 %Ainverse_6, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 217 'getelementptr' 'Ainverse_6_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%Ainverse_7_addr = getelementptr i32 %Ainverse_7, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 218 'getelementptr' 'Ainverse_7_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%Ainverse_8_addr = getelementptr i32 %Ainverse_8, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 219 'getelementptr' 'Ainverse_8_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%Ainverse_9_addr = getelementptr i32 %Ainverse_9, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 220 'getelementptr' 'Ainverse_9_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%Ainverse_10_addr = getelementptr i32 %Ainverse_10, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 221 'getelementptr' 'Ainverse_10_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%Ainverse_11_addr = getelementptr i32 %Ainverse_11, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 222 'getelementptr' 'Ainverse_11_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%Ainverse_12_addr = getelementptr i32 %Ainverse_12, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 223 'getelementptr' 'Ainverse_12_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%Ainverse_13_addr = getelementptr i32 %Ainverse_13, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 224 'getelementptr' 'Ainverse_13_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%Ainverse_14_addr = getelementptr i32 %Ainverse_14, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 225 'getelementptr' 'Ainverse_14_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%Ainverse_15_addr = getelementptr i32 %Ainverse_15, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 226 'getelementptr' 'Ainverse_15_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%Ainverse_16_addr = getelementptr i32 %Ainverse_16, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 227 'getelementptr' 'Ainverse_16_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%Ainverse_17_addr = getelementptr i32 %Ainverse_17, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 228 'getelementptr' 'Ainverse_17_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%Ainverse_18_addr = getelementptr i32 %Ainverse_18, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 229 'getelementptr' 'Ainverse_18_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%Ainverse_19_addr = getelementptr i32 %Ainverse_19, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 230 'getelementptr' 'Ainverse_19_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%Ainverse_20_addr = getelementptr i32 %Ainverse_20, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 231 'getelementptr' 'Ainverse_20_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%Ainverse_21_addr = getelementptr i32 %Ainverse_21, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 232 'getelementptr' 'Ainverse_21_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%Ainverse_22_addr = getelementptr i32 %Ainverse_22, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 233 'getelementptr' 'Ainverse_22_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%Ainverse_23_addr = getelementptr i32 %Ainverse_23, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 234 'getelementptr' 'Ainverse_23_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%Ainverse_24_addr = getelementptr i32 %Ainverse_24, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 235 'getelementptr' 'Ainverse_24_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%Ainverse_25_addr = getelementptr i32 %Ainverse_25, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 236 'getelementptr' 'Ainverse_25_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "%Ainverse_26_addr = getelementptr i32 %Ainverse_26, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 237 'getelementptr' 'Ainverse_26_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%Ainverse_27_addr = getelementptr i32 %Ainverse_27, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 238 'getelementptr' 'Ainverse_27_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%Ainverse_28_addr = getelementptr i32 %Ainverse_28, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 239 'getelementptr' 'Ainverse_28_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%Ainverse_29_addr = getelementptr i32 %Ainverse_29, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 240 'getelementptr' 'Ainverse_29_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%Ainverse_30_addr = getelementptr i32 %Ainverse_30, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 241 'getelementptr' 'Ainverse_30_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%Ainverse_31_addr = getelementptr i32 %Ainverse_31, i64, i64 %j_2_cast" [matrix_ti_mul.cpp:57]   --->   Operation 242 'getelementptr' 'Ainverse_31_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_30_addr" [matrix_ti_mul.cpp:57]   --->   Operation 243 'store' 'store_ln57' <Predicate = (trunc_ln55 == 30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 244 'br' 'br_ln57' <Predicate = (trunc_ln55 == 30)> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_29_addr" [matrix_ti_mul.cpp:57]   --->   Operation 245 'store' 'store_ln57' <Predicate = (trunc_ln55 == 29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 246 'br' 'br_ln57' <Predicate = (trunc_ln55 == 29)> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_28_addr" [matrix_ti_mul.cpp:57]   --->   Operation 247 'store' 'store_ln57' <Predicate = (trunc_ln55 == 28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 248 'br' 'br_ln57' <Predicate = (trunc_ln55 == 28)> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_27_addr" [matrix_ti_mul.cpp:57]   --->   Operation 249 'store' 'store_ln57' <Predicate = (trunc_ln55 == 27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 250 'br' 'br_ln57' <Predicate = (trunc_ln55 == 27)> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_26_addr" [matrix_ti_mul.cpp:57]   --->   Operation 251 'store' 'store_ln57' <Predicate = (trunc_ln55 == 26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 252 'br' 'br_ln57' <Predicate = (trunc_ln55 == 26)> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_25_addr" [matrix_ti_mul.cpp:57]   --->   Operation 253 'store' 'store_ln57' <Predicate = (trunc_ln55 == 25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 254 'br' 'br_ln57' <Predicate = (trunc_ln55 == 25)> <Delay = 0.00>
ST_9 : Operation 255 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_24_addr" [matrix_ti_mul.cpp:57]   --->   Operation 255 'store' 'store_ln57' <Predicate = (trunc_ln55 == 24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 256 'br' 'br_ln57' <Predicate = (trunc_ln55 == 24)> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_23_addr" [matrix_ti_mul.cpp:57]   --->   Operation 257 'store' 'store_ln57' <Predicate = (trunc_ln55 == 23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 258 'br' 'br_ln57' <Predicate = (trunc_ln55 == 23)> <Delay = 0.00>
ST_9 : Operation 259 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_22_addr" [matrix_ti_mul.cpp:57]   --->   Operation 259 'store' 'store_ln57' <Predicate = (trunc_ln55 == 22)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 260 'br' 'br_ln57' <Predicate = (trunc_ln55 == 22)> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_21_addr" [matrix_ti_mul.cpp:57]   --->   Operation 261 'store' 'store_ln57' <Predicate = (trunc_ln55 == 21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 262 'br' 'br_ln57' <Predicate = (trunc_ln55 == 21)> <Delay = 0.00>
ST_9 : Operation 263 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_20_addr" [matrix_ti_mul.cpp:57]   --->   Operation 263 'store' 'store_ln57' <Predicate = (trunc_ln55 == 20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 264 'br' 'br_ln57' <Predicate = (trunc_ln55 == 20)> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_19_addr" [matrix_ti_mul.cpp:57]   --->   Operation 265 'store' 'store_ln57' <Predicate = (trunc_ln55 == 19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 266 'br' 'br_ln57' <Predicate = (trunc_ln55 == 19)> <Delay = 0.00>
ST_9 : Operation 267 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_18_addr" [matrix_ti_mul.cpp:57]   --->   Operation 267 'store' 'store_ln57' <Predicate = (trunc_ln55 == 18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 268 'br' 'br_ln57' <Predicate = (trunc_ln55 == 18)> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_17_addr" [matrix_ti_mul.cpp:57]   --->   Operation 269 'store' 'store_ln57' <Predicate = (trunc_ln55 == 17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 270 'br' 'br_ln57' <Predicate = (trunc_ln55 == 17)> <Delay = 0.00>
ST_9 : Operation 271 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_16_addr" [matrix_ti_mul.cpp:57]   --->   Operation 271 'store' 'store_ln57' <Predicate = (trunc_ln55 == 16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 272 'br' 'br_ln57' <Predicate = (trunc_ln55 == 16)> <Delay = 0.00>
ST_9 : Operation 273 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_15_addr" [matrix_ti_mul.cpp:57]   --->   Operation 273 'store' 'store_ln57' <Predicate = (trunc_ln55 == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 274 'br' 'br_ln57' <Predicate = (trunc_ln55 == 15)> <Delay = 0.00>
ST_9 : Operation 275 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_14_addr" [matrix_ti_mul.cpp:57]   --->   Operation 275 'store' 'store_ln57' <Predicate = (trunc_ln55 == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 276 'br' 'br_ln57' <Predicate = (trunc_ln55 == 14)> <Delay = 0.00>
ST_9 : Operation 277 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_13_addr" [matrix_ti_mul.cpp:57]   --->   Operation 277 'store' 'store_ln57' <Predicate = (trunc_ln55 == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 278 'br' 'br_ln57' <Predicate = (trunc_ln55 == 13)> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_12_addr" [matrix_ti_mul.cpp:57]   --->   Operation 279 'store' 'store_ln57' <Predicate = (trunc_ln55 == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 280 'br' 'br_ln57' <Predicate = (trunc_ln55 == 12)> <Delay = 0.00>
ST_9 : Operation 281 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_11_addr" [matrix_ti_mul.cpp:57]   --->   Operation 281 'store' 'store_ln57' <Predicate = (trunc_ln55 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 282 'br' 'br_ln57' <Predicate = (trunc_ln55 == 11)> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_10_addr" [matrix_ti_mul.cpp:57]   --->   Operation 283 'store' 'store_ln57' <Predicate = (trunc_ln55 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 284 'br' 'br_ln57' <Predicate = (trunc_ln55 == 10)> <Delay = 0.00>
ST_9 : Operation 285 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_9_addr" [matrix_ti_mul.cpp:57]   --->   Operation 285 'store' 'store_ln57' <Predicate = (trunc_ln55 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 286 'br' 'br_ln57' <Predicate = (trunc_ln55 == 9)> <Delay = 0.00>
ST_9 : Operation 287 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_8_addr" [matrix_ti_mul.cpp:57]   --->   Operation 287 'store' 'store_ln57' <Predicate = (trunc_ln55 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 288 'br' 'br_ln57' <Predicate = (trunc_ln55 == 8)> <Delay = 0.00>
ST_9 : Operation 289 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_7_addr" [matrix_ti_mul.cpp:57]   --->   Operation 289 'store' 'store_ln57' <Predicate = (trunc_ln55 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 290 'br' 'br_ln57' <Predicate = (trunc_ln55 == 7)> <Delay = 0.00>
ST_9 : Operation 291 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_6_addr" [matrix_ti_mul.cpp:57]   --->   Operation 291 'store' 'store_ln57' <Predicate = (trunc_ln55 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 292 'br' 'br_ln57' <Predicate = (trunc_ln55 == 6)> <Delay = 0.00>
ST_9 : Operation 293 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_5_addr" [matrix_ti_mul.cpp:57]   --->   Operation 293 'store' 'store_ln57' <Predicate = (trunc_ln55 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 294 'br' 'br_ln57' <Predicate = (trunc_ln55 == 5)> <Delay = 0.00>
ST_9 : Operation 295 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_4_addr" [matrix_ti_mul.cpp:57]   --->   Operation 295 'store' 'store_ln57' <Predicate = (trunc_ln55 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 296 'br' 'br_ln57' <Predicate = (trunc_ln55 == 4)> <Delay = 0.00>
ST_9 : Operation 297 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_3_addr" [matrix_ti_mul.cpp:57]   --->   Operation 297 'store' 'store_ln57' <Predicate = (trunc_ln55 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 298 'br' 'br_ln57' <Predicate = (trunc_ln55 == 3)> <Delay = 0.00>
ST_9 : Operation 299 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_2_addr" [matrix_ti_mul.cpp:57]   --->   Operation 299 'store' 'store_ln57' <Predicate = (trunc_ln55 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 300 'br' 'br_ln57' <Predicate = (trunc_ln55 == 2)> <Delay = 0.00>
ST_9 : Operation 301 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_1_addr" [matrix_ti_mul.cpp:57]   --->   Operation 301 'store' 'store_ln57' <Predicate = (trunc_ln55 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 302 'br' 'br_ln57' <Predicate = (trunc_ln55 == 1)> <Delay = 0.00>
ST_9 : Operation 303 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_0_addr" [matrix_ti_mul.cpp:57]   --->   Operation 303 'store' 'store_ln57' <Predicate = (trunc_ln55 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 304 'br' 'br_ln57' <Predicate = (trunc_ln55 == 0)> <Delay = 0.00>
ST_9 : Operation 305 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i5 %Ainverse_31_addr" [matrix_ti_mul.cpp:57]   --->   Operation 305 'store' 'store_ln57' <Predicate = (trunc_ln55 == 31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln57 = br void %bb84.split170" [matrix_ti_mul.cpp:57]   --->   Operation 306 'br' 'br_ln57' <Predicate = (trunc_ln55 == 31)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 1.76>
ST_10 : Operation 307 [1/1] (1.76ns)   --->   "%br_ln61 = br void %.preheader" [matrix_ti_mul.cpp:61]   --->   Operation 307 'br' 'br_ln61' <Predicate = true> <Delay = 1.76>

State 11 <SV = 7> <Delay = 1.82>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%indvars_iv17 = phi i6 %indvars_iv_next18, void %._crit_edge.i.loopexit, i6, void %.preheader.preheader"   --->   Operation 308 'phi' 'indvars_iv17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 309 [1/1] (0.00ns)   --->   "%colonne = phi i6 %add_ln60, void %._crit_edge.i.loopexit, i6, void %.preheader.preheader" [matrix_ti_mul.cpp:60]   --->   Operation 309 'phi' 'colonne' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 310 [1/1] (0.00ns)   --->   "%indvars_iv50 = phi i6 %add_ln60_1, void %._crit_edge.i.loopexit, i6, void %.preheader.preheader" [matrix_ti_mul.cpp:60]   --->   Operation 310 'phi' 'indvars_iv50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %colonne, i32" [matrix_ti_mul.cpp:61]   --->   Operation 311 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 312 [1/1] (0.00ns)   --->   "%empty_18 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 312 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %tmp, void %.split10, void %bb80.preheader" [matrix_ti_mul.cpp:60]   --->   Operation 313 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i6 %indvars_iv50" [matrix_ti_mul.cpp:61]   --->   Operation 314 'sext' 'sext_ln61' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 315 [1/1] (0.00ns)   --->   "%colonne_cast = zext i6 %colonne" [matrix_ti_mul.cpp:60]   --->   Operation 315 'zext' 'colonne_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 316 [1/1] (0.00ns)   --->   "%empty_19 = trunc i6 %colonne" [matrix_ti_mul.cpp:60]   --->   Operation 316 'trunc' 'empty_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_6_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_19, i5" [matrix_ti_mul.cpp:60]   --->   Operation 317 'bitconcatenate' 'tmp_6_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 318 [1/1] (1.73ns)   --->   "%empty_20 = add i10 %colonne_cast, i10 %tmp_6_cast" [matrix_ti_mul.cpp:60]   --->   Operation 318 'add' 'empty_20' <Predicate = (!tmp)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %empty_20" [matrix_ti_mul.cpp:60]   --->   Operation 319 'zext' 'p_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 320 [1/1] (0.00ns)   --->   "%mat_a_addr_1 = getelementptr i32 %mat_a, i64, i64 %p_cast" [matrix_ti_mul.cpp:60]   --->   Operation 320 'getelementptr' 'mat_a_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 321 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [matrix_ti_mul.cpp:60]   --->   Operation 321 'specloopname' 'specloopname_ln60' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 322 [1/1] (1.82ns)   --->   "%add_ln60 = add i6, i6 %colonne" [matrix_ti_mul.cpp:60]   --->   Operation 322 'add' 'add_ln60' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %indvars_iv17, i5" [matrix_ti_mul.cpp:60]   --->   Operation 323 'bitconcatenate' 'tmp_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i11 %tmp_5" [matrix_ti_mul.cpp:60]   --->   Operation 324 'sext' 'sext_ln60' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 325 [1/1] (1.76ns)   --->   "%br_ln61 = br void %bb82" [matrix_ti_mul.cpp:61]   --->   Operation 325 'br' 'br_ln61' <Predicate = (!tmp)> <Delay = 1.76>
ST_11 : Operation 326 [1/1] (1.76ns)   --->   "%br_ln70 = br void %bb80" [matrix_ti_mul.cpp:70]   --->   Operation 326 'br' 'br_ln70' <Predicate = (tmp)> <Delay = 1.76>

State 12 <SV = 8> <Delay = 5.86>
ST_12 : Operation 327 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i69, void %.split10, i69 %add_ln61_2, void %bb82.split105" [matrix_ti_mul.cpp:61]   --->   Operation 327 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "%ligne = phi i64 %sext_ln61, void %.split10, i64 %select_ln61_2, void %bb82.split105" [matrix_ti_mul.cpp:61]   --->   Operation 328 'phi' 'ligne' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "%k = phi i6, void %.split10, i6 %add_ln63, void %bb82.split105" [matrix_ti_mul.cpp:63]   --->   Operation 329 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i64 %ligne" [matrix_ti_mul.cpp:62]   --->   Operation 330 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln62, i5" [matrix_ti_mul.cpp:61]   --->   Operation 331 'bitconcatenate' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (2.83ns)   --->   "%icmp_ln61 = icmp_eq  i69 %indvar_flatten23, i69 %sext_ln60" [matrix_ti_mul.cpp:61]   --->   Operation 332 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 2.83> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %bb83, void %._crit_edge.i.loopexit" [matrix_ti_mul.cpp:61]   --->   Operation 333 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 334 [1/1] (3.52ns)   --->   "%add_ln61 = add i64, i64 %ligne" [matrix_ti_mul.cpp:61]   --->   Operation 334 'add' 'add_ln61' <Predicate = (!icmp_ln61)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node add_ln61_1)   --->   "%trunc_ln62_1 = trunc i64 %add_ln61" [matrix_ti_mul.cpp:62]   --->   Operation 335 'trunc' 'trunc_ln62_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node add_ln61_1)   --->   "%tmp_12_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln62_1, i5" [matrix_ti_mul.cpp:61]   --->   Operation 336 'bitconcatenate' 'tmp_12_cast' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 337 [1/1] (1.42ns)   --->   "%icmp_ln63 = icmp_eq  i6 %k, i6" [matrix_ti_mul.cpp:63]   --->   Operation 337 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln61)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 338 [1/1] (1.18ns)   --->   "%select_ln61 = select i1 %icmp_ln63, i6, i6 %k" [matrix_ti_mul.cpp:61]   --->   Operation 338 'select' 'select_ln61' <Predicate = (!icmp_ln61)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node add_ln61_1)   --->   "%select_ln61_1 = select i1 %icmp_ln63, i10 %tmp_12_cast, i10 %tmp_9_cast" [matrix_ti_mul.cpp:61]   --->   Operation 339 'select' 'select_ln61_1' <Predicate = (!icmp_ln61)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 340 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln61_1 = add i10 %colonne_cast, i10 %select_ln61_1" [matrix_ti_mul.cpp:61]   --->   Operation 340 'add' 'add_ln61_1' <Predicate = (!icmp_ln61)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i6 %select_ln61" [matrix_ti_mul.cpp:63]   --->   Operation 341 'zext' 'zext_ln63' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%Ainverse_0_addr_2 = getelementptr i32 %Ainverse_0, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 342 'getelementptr' 'Ainverse_0_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 343 [2/2] (3.25ns)   --->   "%Ainverse_0_load = load i5 %Ainverse_0_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 343 'load' 'Ainverse_0_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%Ainverse_1_addr_2 = getelementptr i32 %Ainverse_1, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 344 'getelementptr' 'Ainverse_1_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 345 [2/2] (3.25ns)   --->   "%Ainverse_1_load = load i5 %Ainverse_1_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 345 'load' 'Ainverse_1_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 346 [1/1] (0.00ns)   --->   "%Ainverse_2_addr_2 = getelementptr i32 %Ainverse_2, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 346 'getelementptr' 'Ainverse_2_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 347 [2/2] (3.25ns)   --->   "%Ainverse_2_load = load i5 %Ainverse_2_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 347 'load' 'Ainverse_2_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 348 [1/1] (0.00ns)   --->   "%Ainverse_3_addr_2 = getelementptr i32 %Ainverse_3, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 348 'getelementptr' 'Ainverse_3_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 349 [2/2] (3.25ns)   --->   "%Ainverse_3_load = load i5 %Ainverse_3_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 349 'load' 'Ainverse_3_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 350 [1/1] (0.00ns)   --->   "%Ainverse_4_addr_2 = getelementptr i32 %Ainverse_4, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 350 'getelementptr' 'Ainverse_4_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 351 [2/2] (3.25ns)   --->   "%Ainverse_4_load = load i5 %Ainverse_4_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 351 'load' 'Ainverse_4_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 352 [1/1] (0.00ns)   --->   "%Ainverse_5_addr_2 = getelementptr i32 %Ainverse_5, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 352 'getelementptr' 'Ainverse_5_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 353 [2/2] (3.25ns)   --->   "%Ainverse_5_load = load i5 %Ainverse_5_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 353 'load' 'Ainverse_5_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%Ainverse_6_addr_2 = getelementptr i32 %Ainverse_6, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 354 'getelementptr' 'Ainverse_6_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 355 [2/2] (3.25ns)   --->   "%Ainverse_6_load = load i5 %Ainverse_6_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 355 'load' 'Ainverse_6_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 356 [1/1] (0.00ns)   --->   "%Ainverse_7_addr_2 = getelementptr i32 %Ainverse_7, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 356 'getelementptr' 'Ainverse_7_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 357 [2/2] (3.25ns)   --->   "%Ainverse_7_load = load i5 %Ainverse_7_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 357 'load' 'Ainverse_7_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 358 [1/1] (0.00ns)   --->   "%Ainverse_8_addr_2 = getelementptr i32 %Ainverse_8, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 358 'getelementptr' 'Ainverse_8_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 359 [2/2] (3.25ns)   --->   "%Ainverse_8_load = load i5 %Ainverse_8_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 359 'load' 'Ainverse_8_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "%Ainverse_9_addr_2 = getelementptr i32 %Ainverse_9, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 360 'getelementptr' 'Ainverse_9_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 361 [2/2] (3.25ns)   --->   "%Ainverse_9_load = load i5 %Ainverse_9_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 361 'load' 'Ainverse_9_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 362 [1/1] (0.00ns)   --->   "%Ainverse_10_addr_2 = getelementptr i32 %Ainverse_10, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 362 'getelementptr' 'Ainverse_10_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 363 [2/2] (3.25ns)   --->   "%Ainverse_10_load = load i5 %Ainverse_10_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 363 'load' 'Ainverse_10_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "%Ainverse_11_addr_2 = getelementptr i32 %Ainverse_11, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 364 'getelementptr' 'Ainverse_11_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 365 [2/2] (3.25ns)   --->   "%Ainverse_11_load = load i5 %Ainverse_11_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 365 'load' 'Ainverse_11_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 366 [1/1] (0.00ns)   --->   "%Ainverse_12_addr_2 = getelementptr i32 %Ainverse_12, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 366 'getelementptr' 'Ainverse_12_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 367 [2/2] (3.25ns)   --->   "%Ainverse_12_load = load i5 %Ainverse_12_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 367 'load' 'Ainverse_12_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 368 [1/1] (0.00ns)   --->   "%Ainverse_13_addr_2 = getelementptr i32 %Ainverse_13, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 368 'getelementptr' 'Ainverse_13_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 369 [2/2] (3.25ns)   --->   "%Ainverse_13_load = load i5 %Ainverse_13_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 369 'load' 'Ainverse_13_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 370 [1/1] (0.00ns)   --->   "%Ainverse_14_addr_2 = getelementptr i32 %Ainverse_14, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 370 'getelementptr' 'Ainverse_14_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 371 [2/2] (3.25ns)   --->   "%Ainverse_14_load = load i5 %Ainverse_14_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 371 'load' 'Ainverse_14_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 372 [1/1] (0.00ns)   --->   "%Ainverse_15_addr_2 = getelementptr i32 %Ainverse_15, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 372 'getelementptr' 'Ainverse_15_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 373 [2/2] (3.25ns)   --->   "%Ainverse_15_load = load i5 %Ainverse_15_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 373 'load' 'Ainverse_15_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 374 [1/1] (0.00ns)   --->   "%Ainverse_16_addr_2 = getelementptr i32 %Ainverse_16, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 374 'getelementptr' 'Ainverse_16_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 375 [2/2] (3.25ns)   --->   "%Ainverse_16_load = load i5 %Ainverse_16_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 375 'load' 'Ainverse_16_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 376 [1/1] (0.00ns)   --->   "%Ainverse_17_addr_2 = getelementptr i32 %Ainverse_17, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 376 'getelementptr' 'Ainverse_17_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 377 [2/2] (3.25ns)   --->   "%Ainverse_17_load = load i5 %Ainverse_17_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 377 'load' 'Ainverse_17_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 378 [1/1] (0.00ns)   --->   "%Ainverse_18_addr_2 = getelementptr i32 %Ainverse_18, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 378 'getelementptr' 'Ainverse_18_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 379 [2/2] (3.25ns)   --->   "%Ainverse_18_load = load i5 %Ainverse_18_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 379 'load' 'Ainverse_18_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 380 [1/1] (0.00ns)   --->   "%Ainverse_19_addr_2 = getelementptr i32 %Ainverse_19, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 380 'getelementptr' 'Ainverse_19_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 381 [2/2] (3.25ns)   --->   "%Ainverse_19_load = load i5 %Ainverse_19_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 381 'load' 'Ainverse_19_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 382 [1/1] (0.00ns)   --->   "%Ainverse_20_addr_2 = getelementptr i32 %Ainverse_20, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 382 'getelementptr' 'Ainverse_20_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 383 [2/2] (3.25ns)   --->   "%Ainverse_20_load = load i5 %Ainverse_20_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 383 'load' 'Ainverse_20_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 384 [1/1] (0.00ns)   --->   "%Ainverse_21_addr_2 = getelementptr i32 %Ainverse_21, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 384 'getelementptr' 'Ainverse_21_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 385 [2/2] (3.25ns)   --->   "%Ainverse_21_load = load i5 %Ainverse_21_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 385 'load' 'Ainverse_21_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 386 [1/1] (0.00ns)   --->   "%Ainverse_22_addr_2 = getelementptr i32 %Ainverse_22, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 386 'getelementptr' 'Ainverse_22_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 387 [2/2] (3.25ns)   --->   "%Ainverse_22_load = load i5 %Ainverse_22_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 387 'load' 'Ainverse_22_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 388 [1/1] (0.00ns)   --->   "%Ainverse_23_addr_2 = getelementptr i32 %Ainverse_23, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 388 'getelementptr' 'Ainverse_23_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 389 [2/2] (3.25ns)   --->   "%Ainverse_23_load = load i5 %Ainverse_23_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 389 'load' 'Ainverse_23_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 390 [1/1] (0.00ns)   --->   "%Ainverse_24_addr_2 = getelementptr i32 %Ainverse_24, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 390 'getelementptr' 'Ainverse_24_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 391 [2/2] (3.25ns)   --->   "%Ainverse_24_load = load i5 %Ainverse_24_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 391 'load' 'Ainverse_24_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 392 [1/1] (0.00ns)   --->   "%Ainverse_25_addr_2 = getelementptr i32 %Ainverse_25, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 392 'getelementptr' 'Ainverse_25_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 393 [2/2] (3.25ns)   --->   "%Ainverse_25_load = load i5 %Ainverse_25_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 393 'load' 'Ainverse_25_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 394 [1/1] (0.00ns)   --->   "%Ainverse_26_addr_2 = getelementptr i32 %Ainverse_26, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 394 'getelementptr' 'Ainverse_26_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 395 [2/2] (3.25ns)   --->   "%Ainverse_26_load = load i5 %Ainverse_26_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 395 'load' 'Ainverse_26_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 396 [1/1] (0.00ns)   --->   "%Ainverse_27_addr_2 = getelementptr i32 %Ainverse_27, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 396 'getelementptr' 'Ainverse_27_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 397 [2/2] (3.25ns)   --->   "%Ainverse_27_load = load i5 %Ainverse_27_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 397 'load' 'Ainverse_27_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 398 [1/1] (0.00ns)   --->   "%Ainverse_28_addr_2 = getelementptr i32 %Ainverse_28, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 398 'getelementptr' 'Ainverse_28_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 399 [2/2] (3.25ns)   --->   "%Ainverse_28_load = load i5 %Ainverse_28_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 399 'load' 'Ainverse_28_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 400 [1/1] (0.00ns)   --->   "%Ainverse_29_addr_2 = getelementptr i32 %Ainverse_29, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 400 'getelementptr' 'Ainverse_29_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 401 [2/2] (3.25ns)   --->   "%Ainverse_29_load = load i5 %Ainverse_29_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 401 'load' 'Ainverse_29_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 402 [1/1] (0.00ns)   --->   "%Ainverse_30_addr_2 = getelementptr i32 %Ainverse_30, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 402 'getelementptr' 'Ainverse_30_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 403 [2/2] (3.25ns)   --->   "%Ainverse_30_load = load i5 %Ainverse_30_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 403 'load' 'Ainverse_30_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 404 [1/1] (0.00ns)   --->   "%Ainverse_31_addr_2 = getelementptr i32 %Ainverse_31, i64, i64 %zext_ln63" [matrix_ti_mul.cpp:65]   --->   Operation 404 'getelementptr' 'Ainverse_31_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 405 [2/2] (3.25ns)   --->   "%Ainverse_31_load = load i5 %Ainverse_31_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 405 'load' 'Ainverse_31_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 13 <SV = 9> <Delay = 6.45>
ST_13 : Operation 406 [2/2] (3.25ns)   --->   "%mat_a_load = load i10 %mat_a_addr_1" [matrix_ti_mul.cpp:62]   --->   Operation 406 'load' 'mat_a_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i10 %add_ln61_1" [matrix_ti_mul.cpp:62]   --->   Operation 407 'zext' 'zext_ln62' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_13 : Operation 408 [1/1] (0.00ns)   --->   "%mat_a_addr_2 = getelementptr i32 %mat_a, i64, i64 %zext_ln62" [matrix_ti_mul.cpp:62]   --->   Operation 408 'getelementptr' 'mat_a_addr_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_13 : Operation 409 [2/2] (3.25ns)   --->   "%mat_a_load_1 = load i10 %mat_a_addr_2" [matrix_ti_mul.cpp:61]   --->   Operation 409 'load' 'mat_a_load_1' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 410 [1/1] (1.48ns)   --->   "%select_ln61_2 = select i1 %icmp_ln63, i64 %add_ln61, i64 %ligne" [matrix_ti_mul.cpp:61]   --->   Operation 410 'select' 'select_ln61_2' <Predicate = (!icmp_ln61)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i64 %select_ln61_2" [matrix_ti_mul.cpp:61]   --->   Operation 411 'trunc' 'trunc_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_13 : Operation 412 [1/2] (3.25ns)   --->   "%Ainverse_0_load = load i5 %Ainverse_0_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 412 'load' 'Ainverse_0_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 413 [1/2] (3.25ns)   --->   "%Ainverse_1_load = load i5 %Ainverse_1_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 413 'load' 'Ainverse_1_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 414 [1/2] (3.25ns)   --->   "%Ainverse_2_load = load i5 %Ainverse_2_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 414 'load' 'Ainverse_2_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 415 [1/2] (3.25ns)   --->   "%Ainverse_3_load = load i5 %Ainverse_3_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 415 'load' 'Ainverse_3_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 416 [1/2] (3.25ns)   --->   "%Ainverse_4_load = load i5 %Ainverse_4_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 416 'load' 'Ainverse_4_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 417 [1/2] (3.25ns)   --->   "%Ainverse_5_load = load i5 %Ainverse_5_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 417 'load' 'Ainverse_5_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 418 [1/2] (3.25ns)   --->   "%Ainverse_6_load = load i5 %Ainverse_6_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 418 'load' 'Ainverse_6_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 419 [1/2] (3.25ns)   --->   "%Ainverse_7_load = load i5 %Ainverse_7_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 419 'load' 'Ainverse_7_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 420 [1/2] (3.25ns)   --->   "%Ainverse_8_load = load i5 %Ainverse_8_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 420 'load' 'Ainverse_8_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 421 [1/2] (3.25ns)   --->   "%Ainverse_9_load = load i5 %Ainverse_9_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 421 'load' 'Ainverse_9_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 422 [1/2] (3.25ns)   --->   "%Ainverse_10_load = load i5 %Ainverse_10_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 422 'load' 'Ainverse_10_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 423 [1/2] (3.25ns)   --->   "%Ainverse_11_load = load i5 %Ainverse_11_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 423 'load' 'Ainverse_11_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 424 [1/2] (3.25ns)   --->   "%Ainverse_12_load = load i5 %Ainverse_12_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 424 'load' 'Ainverse_12_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 425 [1/2] (3.25ns)   --->   "%Ainverse_13_load = load i5 %Ainverse_13_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 425 'load' 'Ainverse_13_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 426 [1/2] (3.25ns)   --->   "%Ainverse_14_load = load i5 %Ainverse_14_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 426 'load' 'Ainverse_14_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 427 [1/2] (3.25ns)   --->   "%Ainverse_15_load = load i5 %Ainverse_15_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 427 'load' 'Ainverse_15_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 428 [1/2] (3.25ns)   --->   "%Ainverse_16_load = load i5 %Ainverse_16_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 428 'load' 'Ainverse_16_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 429 [1/2] (3.25ns)   --->   "%Ainverse_17_load = load i5 %Ainverse_17_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 429 'load' 'Ainverse_17_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 430 [1/2] (3.25ns)   --->   "%Ainverse_18_load = load i5 %Ainverse_18_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 430 'load' 'Ainverse_18_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 431 [1/2] (3.25ns)   --->   "%Ainverse_19_load = load i5 %Ainverse_19_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 431 'load' 'Ainverse_19_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 432 [1/2] (3.25ns)   --->   "%Ainverse_20_load = load i5 %Ainverse_20_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 432 'load' 'Ainverse_20_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 433 [1/2] (3.25ns)   --->   "%Ainverse_21_load = load i5 %Ainverse_21_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 433 'load' 'Ainverse_21_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 434 [1/2] (3.25ns)   --->   "%Ainverse_22_load = load i5 %Ainverse_22_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 434 'load' 'Ainverse_22_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 435 [1/2] (3.25ns)   --->   "%Ainverse_23_load = load i5 %Ainverse_23_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 435 'load' 'Ainverse_23_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 436 [1/2] (3.25ns)   --->   "%Ainverse_24_load = load i5 %Ainverse_24_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 436 'load' 'Ainverse_24_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 437 [1/2] (3.25ns)   --->   "%Ainverse_25_load = load i5 %Ainverse_25_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 437 'load' 'Ainverse_25_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 438 [1/2] (3.25ns)   --->   "%Ainverse_26_load = load i5 %Ainverse_26_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 438 'load' 'Ainverse_26_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 439 [1/2] (3.25ns)   --->   "%Ainverse_27_load = load i5 %Ainverse_27_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 439 'load' 'Ainverse_27_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 440 [1/2] (3.25ns)   --->   "%Ainverse_28_load = load i5 %Ainverse_28_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 440 'load' 'Ainverse_28_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 441 [1/2] (3.25ns)   --->   "%Ainverse_29_load = load i5 %Ainverse_29_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 441 'load' 'Ainverse_29_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 442 [1/2] (3.25ns)   --->   "%Ainverse_30_load = load i5 %Ainverse_30_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 442 'load' 'Ainverse_30_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 443 [1/2] (3.25ns)   --->   "%Ainverse_31_load = load i5 %Ainverse_31_addr_2" [matrix_ti_mul.cpp:65]   --->   Operation 443 'load' 'Ainverse_31_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 444 [1/1] (3.20ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.32float.i5, i32 %Ainverse_0_load, i32 %Ainverse_1_load, i32 %Ainverse_2_load, i32 %Ainverse_3_load, i32 %Ainverse_4_load, i32 %Ainverse_5_load, i32 %Ainverse_6_load, i32 %Ainverse_7_load, i32 %Ainverse_8_load, i32 %Ainverse_9_load, i32 %Ainverse_10_load, i32 %Ainverse_11_load, i32 %Ainverse_12_load, i32 %Ainverse_13_load, i32 %Ainverse_14_load, i32 %Ainverse_15_load, i32 %Ainverse_16_load, i32 %Ainverse_17_load, i32 %Ainverse_18_load, i32 %Ainverse_19_load, i32 %Ainverse_20_load, i32 %Ainverse_21_load, i32 %Ainverse_22_load, i32 %Ainverse_23_load, i32 %Ainverse_24_load, i32 %Ainverse_25_load, i32 %Ainverse_26_load, i32 %Ainverse_27_load, i32 %Ainverse_28_load, i32 %Ainverse_29_load, i32 %Ainverse_30_load, i32 %Ainverse_31_load, i5 %empty_19" [matrix_ti_mul.cpp:65]   --->   Operation 444 'mux' 'tmp_1' <Predicate = (!icmp_ln61)> <Delay = 3.20> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 445 [1/1] (3.20ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.32float.i5, i32 %Ainverse_0_load, i32 %Ainverse_1_load, i32 %Ainverse_2_load, i32 %Ainverse_3_load, i32 %Ainverse_4_load, i32 %Ainverse_5_load, i32 %Ainverse_6_load, i32 %Ainverse_7_load, i32 %Ainverse_8_load, i32 %Ainverse_9_load, i32 %Ainverse_10_load, i32 %Ainverse_11_load, i32 %Ainverse_12_load, i32 %Ainverse_13_load, i32 %Ainverse_14_load, i32 %Ainverse_15_load, i32 %Ainverse_16_load, i32 %Ainverse_17_load, i32 %Ainverse_18_load, i32 %Ainverse_19_load, i32 %Ainverse_20_load, i32 %Ainverse_21_load, i32 %Ainverse_22_load, i32 %Ainverse_23_load, i32 %Ainverse_24_load, i32 %Ainverse_25_load, i32 %Ainverse_26_load, i32 %Ainverse_27_load, i32 %Ainverse_28_load, i32 %Ainverse_29_load, i32 %Ainverse_30_load, i32 %Ainverse_31_load, i5 %trunc_ln61" [matrix_ti_mul.cpp:65]   --->   Operation 445 'mux' 'tmp_2' <Predicate = (!icmp_ln61)> <Delay = 3.20> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 446 [1/1] (1.48ns)   --->   "%switch_ln65 = switch i5 %trunc_ln61, void %branch63, i5, void %branch32, i5, void %branch33, i5, void %branch34, i5, void %branch35, i5, void %branch36, i5, void %branch37, i5, void %branch38, i5, void %branch39, i5, void %branch40, i5, void %branch41, i5, void %branch42, i5, void %branch43, i5, void %branch44, i5, void %branch45, i5, void %branch46, i5, void %branch47, i5, void %branch48, i5, void %branch49, i5, void %branch50, i5, void %branch51, i5, void %branch52, i5, void %branch53, i5, void %branch54, i5, void %branch55, i5, void %branch56, i5, void %branch57, i5, void %branch58, i5, void %branch59, i5, void %branch60, i5, void %branch61, i5, void %branch62" [matrix_ti_mul.cpp:65]   --->   Operation 446 'switch' 'switch_ln65' <Predicate = (!icmp_ln61)> <Delay = 1.48>

State 14 <SV = 10> <Delay = 4.98>
ST_14 : Operation 447 [1/2] (3.25ns)   --->   "%mat_a_load = load i10 %mat_a_addr_1" [matrix_ti_mul.cpp:62]   --->   Operation 447 'load' 'mat_a_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 448 [1/1] (3.66ns)   --->   "%add_ln61_2 = add i69, i69 %indvar_flatten23" [matrix_ti_mul.cpp:61]   --->   Operation 448 'add' 'add_ln61_2' <Predicate = true> <Delay = 3.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 449 [1/2] (3.25ns)   --->   "%mat_a_load_1 = load i10 %mat_a_addr_2" [matrix_ti_mul.cpp:61]   --->   Operation 449 'load' 'mat_a_load_1' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 450 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %mat_a_load_1" [matrix_ti_mul.cpp:61]   --->   Operation 450 'bitcast' 'bitcast_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_14 : Operation 451 [1/1] (0.99ns)   --->   "%xor_ln61 = xor i32 %bitcast_ln61, i32" [matrix_ti_mul.cpp:61]   --->   Operation 451 'xor' 'xor_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_14_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln61, i5" [matrix_ti_mul.cpp:63]   --->   Operation 452 'bitconcatenate' 'tmp_14_cast' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_14 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i6 %select_ln61" [matrix_ti_mul.cpp:64]   --->   Operation 453 'zext' 'zext_ln64' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_14 : Operation 454 [1/1] (1.73ns)   --->   "%add_ln64 = add i10 %zext_ln64, i10 %tmp_6_cast" [matrix_ti_mul.cpp:64]   --->   Operation 454 'add' 'add_ln64' <Predicate = (!icmp_ln61)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i10 %add_ln64" [matrix_ti_mul.cpp:64]   --->   Operation 455 'zext' 'zext_ln64_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_14 : Operation 456 [1/1] (0.00ns)   --->   "%mat_a_addr_3 = getelementptr i32 %mat_a, i64, i64 %zext_ln64_1" [matrix_ti_mul.cpp:64]   --->   Operation 456 'getelementptr' 'mat_a_addr_3' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_14 : Operation 457 [1/1] (1.73ns)   --->   "%add_ln64_1 = add i10 %zext_ln64, i10 %tmp_14_cast" [matrix_ti_mul.cpp:64]   --->   Operation 457 'add' 'add_ln64_1' <Predicate = (!icmp_ln61)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln64_2 = zext i10 %add_ln64_1" [matrix_ti_mul.cpp:64]   --->   Operation 458 'zext' 'zext_ln64_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_14 : Operation 459 [1/1] (0.00ns)   --->   "%mat_a_addr_5 = getelementptr i32 %mat_a, i64, i64 %zext_ln64_2" [matrix_ti_mul.cpp:64]   --->   Operation 459 'getelementptr' 'mat_a_addr_5' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_14 : Operation 460 [2/2] (3.25ns)   --->   "%mat_a_load_2 = load i10 %mat_a_addr_3" [matrix_ti_mul.cpp:64]   --->   Operation 460 'load' 'mat_a_load_2' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 461 [2/2] (3.25ns)   --->   "%mat_a_load_3 = load i10 %mat_a_addr_5" [matrix_ti_mul.cpp:64]   --->   Operation 461 'load' 'mat_a_load_3' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 462 [2/2] (4.43ns)   --->   "%conv34_i = fpext i32 %tmp_1" [matrix_ti_mul.cpp:65]   --->   Operation 462 'fpext' 'conv34_i' <Predicate = (!icmp_ln61)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 11> <Delay = 6.07>
ST_15 : Operation 463 [1/1] (0.00ns)   --->   "%bitcast_ln61_1 = bitcast i32 %xor_ln61" [matrix_ti_mul.cpp:61]   --->   Operation 463 'bitcast' 'bitcast_ln61_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_15 : Operation 464 [16/16] (6.07ns)   --->   "%factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load" [matrix_ti_mul.cpp:61]   --->   Operation 464 'fdiv' 'factor_mid2_v' <Predicate = (!icmp_ln61)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 465 [1/2] (3.25ns)   --->   "%mat_a_load_2 = load i10 %mat_a_addr_3" [matrix_ti_mul.cpp:64]   --->   Operation 465 'load' 'mat_a_load_2' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 466 [1/2] (3.25ns)   --->   "%mat_a_load_3 = load i10 %mat_a_addr_5" [matrix_ti_mul.cpp:64]   --->   Operation 466 'load' 'mat_a_load_3' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 467 [1/2] (4.43ns)   --->   "%conv34_i = fpext i32 %tmp_1" [matrix_ti_mul.cpp:65]   --->   Operation 467 'fpext' 'conv34_i' <Predicate = (!icmp_ln61)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 468 [2/2] (4.43ns)   --->   "%conv40_i = fpext i32 %tmp_2" [matrix_ti_mul.cpp:65]   --->   Operation 468 'fpext' 'conv40_i' <Predicate = (!icmp_ln61)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 12> <Delay = 6.07>
ST_16 : Operation 469 [15/16] (6.07ns)   --->   "%factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load" [matrix_ti_mul.cpp:61]   --->   Operation 469 'fdiv' 'factor_mid2_v' <Predicate = (!icmp_ln61)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 470 [2/2] (4.43ns)   --->   "%conv23_i = fpext i32 %mat_a_load_2" [matrix_ti_mul.cpp:64]   --->   Operation 470 'fpext' 'conv23_i' <Predicate = (!icmp_ln61)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 471 [1/2] (4.43ns)   --->   "%conv40_i = fpext i32 %tmp_2" [matrix_ti_mul.cpp:65]   --->   Operation 471 'fpext' 'conv40_i' <Predicate = (!icmp_ln61)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 13> <Delay = 6.07>
ST_17 : Operation 472 [14/16] (6.07ns)   --->   "%factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load" [matrix_ti_mul.cpp:61]   --->   Operation 472 'fdiv' 'factor_mid2_v' <Predicate = (!icmp_ln61)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 473 [1/2] (4.43ns)   --->   "%conv23_i = fpext i32 %mat_a_load_2" [matrix_ti_mul.cpp:64]   --->   Operation 473 'fpext' 'conv23_i' <Predicate = (!icmp_ln61)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 474 [2/2] (4.43ns)   --->   "%conv28_i = fpext i32 %mat_a_load_3" [matrix_ti_mul.cpp:64]   --->   Operation 474 'fpext' 'conv28_i' <Predicate = (!icmp_ln61)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 14> <Delay = 6.07>
ST_18 : Operation 475 [13/16] (6.07ns)   --->   "%factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load" [matrix_ti_mul.cpp:61]   --->   Operation 475 'fdiv' 'factor_mid2_v' <Predicate = (!icmp_ln61)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 476 [1/2] (4.43ns)   --->   "%conv28_i = fpext i32 %mat_a_load_3" [matrix_ti_mul.cpp:64]   --->   Operation 476 'fpext' 'conv28_i' <Predicate = (!icmp_ln61)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 15> <Delay = 6.07>
ST_19 : Operation 477 [12/16] (6.07ns)   --->   "%factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load" [matrix_ti_mul.cpp:61]   --->   Operation 477 'fdiv' 'factor_mid2_v' <Predicate = (!icmp_ln61)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 6.07>
ST_20 : Operation 478 [11/16] (6.07ns)   --->   "%factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load" [matrix_ti_mul.cpp:61]   --->   Operation 478 'fdiv' 'factor_mid2_v' <Predicate = (!icmp_ln61)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 17> <Delay = 6.07>
ST_21 : Operation 479 [10/16] (6.07ns)   --->   "%factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load" [matrix_ti_mul.cpp:61]   --->   Operation 479 'fdiv' 'factor_mid2_v' <Predicate = (!icmp_ln61)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 6.07>
ST_22 : Operation 480 [9/16] (6.07ns)   --->   "%factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load" [matrix_ti_mul.cpp:61]   --->   Operation 480 'fdiv' 'factor_mid2_v' <Predicate = (!icmp_ln61)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 19> <Delay = 6.07>
ST_23 : Operation 481 [8/16] (6.07ns)   --->   "%factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load" [matrix_ti_mul.cpp:61]   --->   Operation 481 'fdiv' 'factor_mid2_v' <Predicate = (!icmp_ln61)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 20> <Delay = 6.07>
ST_24 : Operation 482 [7/16] (6.07ns)   --->   "%factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load" [matrix_ti_mul.cpp:61]   --->   Operation 482 'fdiv' 'factor_mid2_v' <Predicate = (!icmp_ln61)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 6.07>
ST_25 : Operation 483 [6/16] (6.07ns)   --->   "%factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load" [matrix_ti_mul.cpp:61]   --->   Operation 483 'fdiv' 'factor_mid2_v' <Predicate = (!icmp_ln61)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 6.07>
ST_26 : Operation 484 [5/16] (6.07ns)   --->   "%factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load" [matrix_ti_mul.cpp:61]   --->   Operation 484 'fdiv' 'factor_mid2_v' <Predicate = (!icmp_ln61)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 6.07>
ST_27 : Operation 485 [4/16] (6.07ns)   --->   "%factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load" [matrix_ti_mul.cpp:61]   --->   Operation 485 'fdiv' 'factor_mid2_v' <Predicate = (!icmp_ln61)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 6.07>
ST_28 : Operation 486 [3/16] (6.07ns)   --->   "%factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load" [matrix_ti_mul.cpp:61]   --->   Operation 486 'fdiv' 'factor_mid2_v' <Predicate = (!icmp_ln61)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 25> <Delay = 6.07>
ST_29 : Operation 487 [2/16] (6.07ns)   --->   "%factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load" [matrix_ti_mul.cpp:61]   --->   Operation 487 'fdiv' 'factor_mid2_v' <Predicate = (!icmp_ln61)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 6.07>
ST_30 : Operation 488 [1/16] (6.07ns)   --->   "%factor_mid2_v = fdiv i32 %bitcast_ln61_1, i32 %mat_a_load" [matrix_ti_mul.cpp:61]   --->   Operation 488 'fdiv' 'factor_mid2_v' <Predicate = (!icmp_ln61)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 27> <Delay = 4.43>
ST_31 : Operation 489 [2/2] (4.43ns)   --->   "%factor_mid2 = fpext i32 %factor_mid2_v" [matrix_ti_mul.cpp:61]   --->   Operation 489 'fpext' 'factor_mid2' <Predicate = (!icmp_ln61)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 28> <Delay = 4.43>
ST_32 : Operation 490 [1/2] (4.43ns)   --->   "%factor_mid2 = fpext i32 %factor_mid2_v" [matrix_ti_mul.cpp:61]   --->   Operation 490 'fpext' 'factor_mid2' <Predicate = (!icmp_ln61)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 29> <Delay = 6.71>
ST_33 : Operation 491 [7/7] (6.71ns)   --->   "%mul_i6 = dmul i64 %factor_mid2, i64 %conv23_i" [matrix_ti_mul.cpp:64]   --->   Operation 491 'dmul' 'mul_i6' <Predicate = (!icmp_ln61)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 30> <Delay = 6.71>
ST_34 : Operation 492 [6/7] (6.71ns)   --->   "%mul_i6 = dmul i64 %factor_mid2, i64 %conv23_i" [matrix_ti_mul.cpp:64]   --->   Operation 492 'dmul' 'mul_i6' <Predicate = (!icmp_ln61)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 493 [7/7] (6.71ns)   --->   "%mul35_i = dmul i64 %factor_mid2, i64 %conv34_i" [matrix_ti_mul.cpp:65]   --->   Operation 493 'dmul' 'mul35_i' <Predicate = (!icmp_ln61)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 31> <Delay = 6.71>
ST_35 : Operation 494 [5/7] (6.71ns)   --->   "%mul_i6 = dmul i64 %factor_mid2, i64 %conv23_i" [matrix_ti_mul.cpp:64]   --->   Operation 494 'dmul' 'mul_i6' <Predicate = (!icmp_ln61)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 495 [6/7] (6.71ns)   --->   "%mul35_i = dmul i64 %factor_mid2, i64 %conv34_i" [matrix_ti_mul.cpp:65]   --->   Operation 495 'dmul' 'mul35_i' <Predicate = (!icmp_ln61)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 32> <Delay = 6.71>
ST_36 : Operation 496 [4/7] (6.71ns)   --->   "%mul_i6 = dmul i64 %factor_mid2, i64 %conv23_i" [matrix_ti_mul.cpp:64]   --->   Operation 496 'dmul' 'mul_i6' <Predicate = (!icmp_ln61)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 497 [5/7] (6.71ns)   --->   "%mul35_i = dmul i64 %factor_mid2, i64 %conv34_i" [matrix_ti_mul.cpp:65]   --->   Operation 497 'dmul' 'mul35_i' <Predicate = (!icmp_ln61)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 33> <Delay = 6.71>
ST_37 : Operation 498 [3/7] (6.71ns)   --->   "%mul_i6 = dmul i64 %factor_mid2, i64 %conv23_i" [matrix_ti_mul.cpp:64]   --->   Operation 498 'dmul' 'mul_i6' <Predicate = (!icmp_ln61)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 499 [4/7] (6.71ns)   --->   "%mul35_i = dmul i64 %factor_mid2, i64 %conv34_i" [matrix_ti_mul.cpp:65]   --->   Operation 499 'dmul' 'mul35_i' <Predicate = (!icmp_ln61)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 34> <Delay = 6.71>
ST_38 : Operation 500 [2/7] (6.71ns)   --->   "%mul_i6 = dmul i64 %factor_mid2, i64 %conv23_i" [matrix_ti_mul.cpp:64]   --->   Operation 500 'dmul' 'mul_i6' <Predicate = (!icmp_ln61)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 501 [3/7] (6.71ns)   --->   "%mul35_i = dmul i64 %factor_mid2, i64 %conv34_i" [matrix_ti_mul.cpp:65]   --->   Operation 501 'dmul' 'mul35_i' <Predicate = (!icmp_ln61)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 35> <Delay = 6.71>
ST_39 : Operation 502 [1/7] (6.71ns)   --->   "%mul_i6 = dmul i64 %factor_mid2, i64 %conv23_i" [matrix_ti_mul.cpp:64]   --->   Operation 502 'dmul' 'mul_i6' <Predicate = (!icmp_ln61)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 503 [2/7] (6.71ns)   --->   "%mul35_i = dmul i64 %factor_mid2, i64 %conv34_i" [matrix_ti_mul.cpp:65]   --->   Operation 503 'dmul' 'mul35_i' <Predicate = (!icmp_ln61)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 36> <Delay = 7.29>
ST_40 : Operation 504 [7/7] (7.29ns)   --->   "%add_i7 = dadd i64 %conv28_i, i64 %mul_i6" [matrix_ti_mul.cpp:64]   --->   Operation 504 'dadd' 'add_i7' <Predicate = (!icmp_ln61)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 505 [1/7] (6.71ns)   --->   "%mul35_i = dmul i64 %factor_mid2, i64 %conv34_i" [matrix_ti_mul.cpp:65]   --->   Operation 505 'dmul' 'mul35_i' <Predicate = (!icmp_ln61)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 37> <Delay = 7.29>
ST_41 : Operation 506 [6/7] (7.29ns)   --->   "%add_i7 = dadd i64 %conv28_i, i64 %mul_i6" [matrix_ti_mul.cpp:64]   --->   Operation 506 'dadd' 'add_i7' <Predicate = (!icmp_ln61)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 507 [7/7] (7.29ns)   --->   "%add41_i = dadd i64 %conv40_i, i64 %mul35_i" [matrix_ti_mul.cpp:65]   --->   Operation 507 'dadd' 'add41_i' <Predicate = (!icmp_ln61)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 38> <Delay = 7.29>
ST_42 : Operation 508 [5/7] (7.29ns)   --->   "%add_i7 = dadd i64 %conv28_i, i64 %mul_i6" [matrix_ti_mul.cpp:64]   --->   Operation 508 'dadd' 'add_i7' <Predicate = (!icmp_ln61)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 509 [6/7] (7.29ns)   --->   "%add41_i = dadd i64 %conv40_i, i64 %mul35_i" [matrix_ti_mul.cpp:65]   --->   Operation 509 'dadd' 'add41_i' <Predicate = (!icmp_ln61)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 39> <Delay = 7.29>
ST_43 : Operation 510 [4/7] (7.29ns)   --->   "%add_i7 = dadd i64 %conv28_i, i64 %mul_i6" [matrix_ti_mul.cpp:64]   --->   Operation 510 'dadd' 'add_i7' <Predicate = (!icmp_ln61)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 511 [5/7] (7.29ns)   --->   "%add41_i = dadd i64 %conv40_i, i64 %mul35_i" [matrix_ti_mul.cpp:65]   --->   Operation 511 'dadd' 'add41_i' <Predicate = (!icmp_ln61)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 40> <Delay = 7.29>
ST_44 : Operation 512 [3/7] (7.29ns)   --->   "%add_i7 = dadd i64 %conv28_i, i64 %mul_i6" [matrix_ti_mul.cpp:64]   --->   Operation 512 'dadd' 'add_i7' <Predicate = (!icmp_ln61)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 513 [4/7] (7.29ns)   --->   "%add41_i = dadd i64 %conv40_i, i64 %mul35_i" [matrix_ti_mul.cpp:65]   --->   Operation 513 'dadd' 'add41_i' <Predicate = (!icmp_ln61)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 41> <Delay = 7.29>
ST_45 : Operation 514 [2/7] (7.29ns)   --->   "%add_i7 = dadd i64 %conv28_i, i64 %mul_i6" [matrix_ti_mul.cpp:64]   --->   Operation 514 'dadd' 'add_i7' <Predicate = (!icmp_ln61)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 515 [3/7] (7.29ns)   --->   "%add41_i = dadd i64 %conv40_i, i64 %mul35_i" [matrix_ti_mul.cpp:65]   --->   Operation 515 'dadd' 'add41_i' <Predicate = (!icmp_ln61)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 42> <Delay = 7.29>
ST_46 : Operation 516 [1/7] (7.29ns)   --->   "%add_i7 = dadd i64 %conv28_i, i64 %mul_i6" [matrix_ti_mul.cpp:64]   --->   Operation 516 'dadd' 'add_i7' <Predicate = (!icmp_ln61)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 517 [2/7] (7.29ns)   --->   "%add41_i = dadd i64 %conv40_i, i64 %mul35_i" [matrix_ti_mul.cpp:65]   --->   Operation 517 'dadd' 'add41_i' <Predicate = (!icmp_ln61)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 43> <Delay = 7.29>
ST_47 : Operation 518 [2/2] (5.20ns)   --->   "%conv29_i = fptrunc i64 %add_i7" [matrix_ti_mul.cpp:64]   --->   Operation 518 'fptrunc' 'conv29_i' <Predicate = (!icmp_ln61)> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 519 [1/7] (7.29ns)   --->   "%add41_i = dadd i64 %conv40_i, i64 %mul35_i" [matrix_ti_mul.cpp:65]   --->   Operation 519 'dadd' 'add41_i' <Predicate = (!icmp_ln61)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 520 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 520 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 30)> <Delay = 0.00>
ST_47 : Operation 521 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 521 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 29)> <Delay = 0.00>
ST_47 : Operation 522 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 522 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 28)> <Delay = 0.00>
ST_47 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 523 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 27)> <Delay = 0.00>
ST_47 : Operation 524 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 524 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 26)> <Delay = 0.00>
ST_47 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 525 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 25)> <Delay = 0.00>
ST_47 : Operation 526 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 526 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 24)> <Delay = 0.00>
ST_47 : Operation 527 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 527 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 23)> <Delay = 0.00>
ST_47 : Operation 528 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 528 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 22)> <Delay = 0.00>
ST_47 : Operation 529 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 529 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 21)> <Delay = 0.00>
ST_47 : Operation 530 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 530 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 20)> <Delay = 0.00>
ST_47 : Operation 531 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 531 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 19)> <Delay = 0.00>
ST_47 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 532 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 18)> <Delay = 0.00>
ST_47 : Operation 533 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 533 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 17)> <Delay = 0.00>
ST_47 : Operation 534 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 534 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 16)> <Delay = 0.00>
ST_47 : Operation 535 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 535 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 15)> <Delay = 0.00>
ST_47 : Operation 536 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 536 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 14)> <Delay = 0.00>
ST_47 : Operation 537 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 537 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 13)> <Delay = 0.00>
ST_47 : Operation 538 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 538 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 12)> <Delay = 0.00>
ST_47 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 539 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 11)> <Delay = 0.00>
ST_47 : Operation 540 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 540 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 10)> <Delay = 0.00>
ST_47 : Operation 541 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 541 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 9)> <Delay = 0.00>
ST_47 : Operation 542 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 542 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 8)> <Delay = 0.00>
ST_47 : Operation 543 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 543 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 7)> <Delay = 0.00>
ST_47 : Operation 544 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 544 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 6)> <Delay = 0.00>
ST_47 : Operation 545 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 545 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 5)> <Delay = 0.00>
ST_47 : Operation 546 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 546 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 4)> <Delay = 0.00>
ST_47 : Operation 547 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 547 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 3)> <Delay = 0.00>
ST_47 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 548 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 2)> <Delay = 0.00>
ST_47 : Operation 549 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 549 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 1)> <Delay = 0.00>
ST_47 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 550 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 0)> <Delay = 0.00>
ST_47 : Operation 551 [1/1] (0.00ns)   --->   "%br_ln65 = br void %bb82.split105" [matrix_ti_mul.cpp:65]   --->   Operation 551 'br' 'br_ln65' <Predicate = (!icmp_ln61 & trunc_ln61 == 31)> <Delay = 0.00>

State 48 <SV = 44> <Delay = 5.20>
ST_48 : Operation 552 [1/2] (5.20ns)   --->   "%conv29_i = fptrunc i64 %add_i7" [matrix_ti_mul.cpp:64]   --->   Operation 552 'fptrunc' 'conv29_i' <Predicate = (!icmp_ln61)> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 553 [2/2] (5.20ns)   --->   "%conv42_i = fptrunc i64 %add41_i" [matrix_ti_mul.cpp:65]   --->   Operation 553 'fptrunc' 'conv42_i' <Predicate = (!icmp_ln61)> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 554 [1/1] (1.82ns)   --->   "%add_ln63 = add i6 %select_ln61, i6" [matrix_ti_mul.cpp:63]   --->   Operation 554 'add' 'add_ln63' <Predicate = (!icmp_ln61)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 555 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb82"   --->   Operation 555 'br' 'br_ln0' <Predicate = (!icmp_ln61)> <Delay = 0.00>

State 49 <SV = 45> <Delay = 5.20>
ST_49 : Operation 556 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_E_str"   --->   Operation 556 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_49 : Operation 557 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 557 'speclooptripcount' 'empty_21' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_49 : Operation 558 [1/1] (0.00ns)   --->   "%specpipeline_ln63 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [matrix_ti_mul.cpp:63]   --->   Operation 558 'specpipeline' 'specpipeline_ln63' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_49 : Operation 559 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [matrix_ti_mul.cpp:63]   --->   Operation 559 'specloopname' 'specloopname_ln63' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_49 : Operation 560 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_i, i10 %mat_a_addr_5, i32 %mat_a_load_3, i32 %mat_a_load_1, i32 %mat_a_load" [matrix_ti_mul.cpp:64]   --->   Operation 560 'store' 'store_ln64' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 561 [1/2] (5.20ns)   --->   "%conv42_i = fptrunc i64 %add41_i" [matrix_ti_mul.cpp:65]   --->   Operation 561 'fptrunc' 'conv42_i' <Predicate = (!icmp_ln61)> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 46> <Delay = 3.25>
ST_50 : Operation 562 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_30_addr_2, i32 %Ainverse_30_load" [matrix_ti_mul.cpp:65]   --->   Operation 562 'store' 'store_ln65' <Predicate = (trunc_ln61 == 30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 563 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_29_addr_2, i32 %Ainverse_29_load" [matrix_ti_mul.cpp:65]   --->   Operation 563 'store' 'store_ln65' <Predicate = (trunc_ln61 == 29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 564 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_28_addr_2, i32 %Ainverse_28_load" [matrix_ti_mul.cpp:65]   --->   Operation 564 'store' 'store_ln65' <Predicate = (trunc_ln61 == 28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 565 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_27_addr_2, i32 %Ainverse_27_load" [matrix_ti_mul.cpp:65]   --->   Operation 565 'store' 'store_ln65' <Predicate = (trunc_ln61 == 27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 566 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_26_addr_2, i32 %Ainverse_26_load" [matrix_ti_mul.cpp:65]   --->   Operation 566 'store' 'store_ln65' <Predicate = (trunc_ln61 == 26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 567 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_25_addr_2, i32 %Ainverse_25_load" [matrix_ti_mul.cpp:65]   --->   Operation 567 'store' 'store_ln65' <Predicate = (trunc_ln61 == 25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 568 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_24_addr_2, i32 %Ainverse_24_load" [matrix_ti_mul.cpp:65]   --->   Operation 568 'store' 'store_ln65' <Predicate = (trunc_ln61 == 24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 569 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_23_addr_2, i32 %Ainverse_23_load" [matrix_ti_mul.cpp:65]   --->   Operation 569 'store' 'store_ln65' <Predicate = (trunc_ln61 == 23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 570 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_22_addr_2, i32 %Ainverse_22_load" [matrix_ti_mul.cpp:65]   --->   Operation 570 'store' 'store_ln65' <Predicate = (trunc_ln61 == 22)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 571 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_21_addr_2, i32 %Ainverse_21_load" [matrix_ti_mul.cpp:65]   --->   Operation 571 'store' 'store_ln65' <Predicate = (trunc_ln61 == 21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 572 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_20_addr_2, i32 %Ainverse_20_load" [matrix_ti_mul.cpp:65]   --->   Operation 572 'store' 'store_ln65' <Predicate = (trunc_ln61 == 20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 573 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_19_addr_2, i32 %Ainverse_19_load" [matrix_ti_mul.cpp:65]   --->   Operation 573 'store' 'store_ln65' <Predicate = (trunc_ln61 == 19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 574 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_18_addr_2, i32 %Ainverse_18_load" [matrix_ti_mul.cpp:65]   --->   Operation 574 'store' 'store_ln65' <Predicate = (trunc_ln61 == 18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 575 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_17_addr_2, i32 %Ainverse_17_load" [matrix_ti_mul.cpp:65]   --->   Operation 575 'store' 'store_ln65' <Predicate = (trunc_ln61 == 17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 576 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_16_addr_2, i32 %Ainverse_16_load" [matrix_ti_mul.cpp:65]   --->   Operation 576 'store' 'store_ln65' <Predicate = (trunc_ln61 == 16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 577 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_15_addr_2, i32 %Ainverse_15_load" [matrix_ti_mul.cpp:65]   --->   Operation 577 'store' 'store_ln65' <Predicate = (trunc_ln61 == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 578 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_14_addr_2, i32 %Ainverse_14_load" [matrix_ti_mul.cpp:65]   --->   Operation 578 'store' 'store_ln65' <Predicate = (trunc_ln61 == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 579 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_13_addr_2, i32 %Ainverse_13_load" [matrix_ti_mul.cpp:65]   --->   Operation 579 'store' 'store_ln65' <Predicate = (trunc_ln61 == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 580 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_12_addr_2, i32 %Ainverse_12_load" [matrix_ti_mul.cpp:65]   --->   Operation 580 'store' 'store_ln65' <Predicate = (trunc_ln61 == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 581 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_11_addr_2, i32 %Ainverse_11_load" [matrix_ti_mul.cpp:65]   --->   Operation 581 'store' 'store_ln65' <Predicate = (trunc_ln61 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 582 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_10_addr_2, i32 %Ainverse_10_load" [matrix_ti_mul.cpp:65]   --->   Operation 582 'store' 'store_ln65' <Predicate = (trunc_ln61 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 583 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_9_addr_2, i32 %Ainverse_9_load" [matrix_ti_mul.cpp:65]   --->   Operation 583 'store' 'store_ln65' <Predicate = (trunc_ln61 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 584 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_8_addr_2, i32 %Ainverse_8_load" [matrix_ti_mul.cpp:65]   --->   Operation 584 'store' 'store_ln65' <Predicate = (trunc_ln61 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 585 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_7_addr_2, i32 %Ainverse_7_load" [matrix_ti_mul.cpp:65]   --->   Operation 585 'store' 'store_ln65' <Predicate = (trunc_ln61 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 586 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_6_addr_2, i32 %Ainverse_6_load" [matrix_ti_mul.cpp:65]   --->   Operation 586 'store' 'store_ln65' <Predicate = (trunc_ln61 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 587 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_5_addr_2, i32 %Ainverse_5_load" [matrix_ti_mul.cpp:65]   --->   Operation 587 'store' 'store_ln65' <Predicate = (trunc_ln61 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 588 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_4_addr_2, i32 %Ainverse_4_load" [matrix_ti_mul.cpp:65]   --->   Operation 588 'store' 'store_ln65' <Predicate = (trunc_ln61 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 589 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_3_addr_2, i32 %Ainverse_3_load" [matrix_ti_mul.cpp:65]   --->   Operation 589 'store' 'store_ln65' <Predicate = (trunc_ln61 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 590 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_2_addr_2, i32 %Ainverse_2_load" [matrix_ti_mul.cpp:65]   --->   Operation 590 'store' 'store_ln65' <Predicate = (trunc_ln61 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 591 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_1_addr_2, i32 %Ainverse_1_load" [matrix_ti_mul.cpp:65]   --->   Operation 591 'store' 'store_ln65' <Predicate = (trunc_ln61 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 592 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_0_addr_2, i32 %Ainverse_0_load" [matrix_ti_mul.cpp:65]   --->   Operation 592 'store' 'store_ln65' <Predicate = (trunc_ln61 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 593 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_i, i5 %Ainverse_31_addr_2, i32 %Ainverse_31_load" [matrix_ti_mul.cpp:65]   --->   Operation 593 'store' 'store_ln65' <Predicate = (trunc_ln61 == 31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 51 <SV = 11> <Delay = 1.82>
ST_51 : Operation 594 [1/1] (1.82ns)   --->   "%add_ln60_1 = add i6 %indvars_iv50, i6" [matrix_ti_mul.cpp:60]   --->   Operation 594 'add' 'add_ln60_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 595 [1/1] (1.82ns)   --->   "%indvars_iv_next18 = add i6 %indvars_iv17, i6"   --->   Operation 595 'add' 'indvars_iv_next18' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 596 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 52 <SV = 8> <Delay = 5.86>
ST_52 : Operation 597 [1/1] (0.00ns)   --->   "%indvar_flatten31 = phi i11 %add_ln69_1, void %bb80.split72, i11, void %bb80.preheader" [matrix_ti_mul.cpp:69]   --->   Operation 597 'phi' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 598 [1/1] (0.00ns)   --->   "%i_3 = phi i6 %select_ln69_1, void %bb80.split72, i6, void %bb80.preheader" [matrix_ti_mul.cpp:69]   --->   Operation 598 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 599 [1/1] (0.00ns)   --->   "%j_3 = phi i6 %add_ln71, void %bb80.split72, i6, void %bb80.preheader" [matrix_ti_mul.cpp:71]   --->   Operation 599 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i6 %i_3" [matrix_ti_mul.cpp:70]   --->   Operation 600 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i6 %i_3" [matrix_ti_mul.cpp:70]   --->   Operation 601 'trunc' 'trunc_ln70' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_10_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln70, i5" [matrix_ti_mul.cpp:70]   --->   Operation 602 'bitconcatenate' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 603 [1/1] (1.73ns)   --->   "%add_ln70 = add i10 %zext_ln70, i10 %tmp_10_cast" [matrix_ti_mul.cpp:70]   --->   Operation 603 'add' 'add_ln70' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 604 [1/1] (1.88ns)   --->   "%icmp_ln69 = icmp_eq  i11 %indvar_flatten31, i11" [matrix_ti_mul.cpp:69]   --->   Operation 604 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 605 [1/1] (1.63ns)   --->   "%add_ln69_1 = add i11, i11 %indvar_flatten31" [matrix_ti_mul.cpp:69]   --->   Operation 605 'add' 'add_ln69_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 606 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %bb81, void %bb79.preheader" [matrix_ti_mul.cpp:69]   --->   Operation 606 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 607 [1/1] (1.82ns)   --->   "%add_ln69 = add i6, i6 %i_3" [matrix_ti_mul.cpp:69]   --->   Operation 607 'add' 'add_ln69' <Predicate = (!icmp_ln69)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 608 [1/1] (1.42ns)   --->   "%icmp_ln71 = icmp_eq  i6 %j_3, i6" [matrix_ti_mul.cpp:71]   --->   Operation 608 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln69)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 609 [1/1] (1.18ns)   --->   "%select_ln69 = select i1 %icmp_ln71, i6, i6 %j_3" [matrix_ti_mul.cpp:69]   --->   Operation 609 'select' 'select_ln69' <Predicate = (!icmp_ln69)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i6 %add_ln69" [matrix_ti_mul.cpp:70]   --->   Operation 610 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 611 [1/1] (0.00ns)   --->   "%trunc_ln70_1 = trunc i6 %add_ln69" [matrix_ti_mul.cpp:70]   --->   Operation 611 'trunc' 'trunc_ln70_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_15_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln70_1, i5" [matrix_ti_mul.cpp:70]   --->   Operation 612 'bitconcatenate' 'tmp_15_cast' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 613 [1/1] (1.73ns)   --->   "%add_ln70_1 = add i10 %tmp_15_cast, i10 %zext_ln70_1" [matrix_ti_mul.cpp:70]   --->   Operation 613 'add' 'add_ln70_1' <Predicate = (!icmp_ln69)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 614 [1/1] (0.68ns)   --->   "%select_ln69_2 = select i1 %icmp_ln71, i10 %add_ln70_1, i10 %add_ln70" [matrix_ti_mul.cpp:69]   --->   Operation 614 'select' 'select_ln69_2' <Predicate = (!icmp_ln69)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i6 %select_ln69" [matrix_ti_mul.cpp:71]   --->   Operation 615 'zext' 'zext_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 616 [1/1] (0.00ns)   --->   "%Ainverse_0_addr_1 = getelementptr i32 %Ainverse_0, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 616 'getelementptr' 'Ainverse_0_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 617 [1/1] (0.00ns)   --->   "%Ainverse_1_addr_1 = getelementptr i32 %Ainverse_1, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 617 'getelementptr' 'Ainverse_1_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 618 [1/1] (0.00ns)   --->   "%Ainverse_2_addr_1 = getelementptr i32 %Ainverse_2, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 618 'getelementptr' 'Ainverse_2_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 619 [1/1] (0.00ns)   --->   "%Ainverse_3_addr_1 = getelementptr i32 %Ainverse_3, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 619 'getelementptr' 'Ainverse_3_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 620 [1/1] (0.00ns)   --->   "%Ainverse_4_addr_1 = getelementptr i32 %Ainverse_4, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 620 'getelementptr' 'Ainverse_4_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 621 [1/1] (0.00ns)   --->   "%Ainverse_5_addr_1 = getelementptr i32 %Ainverse_5, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 621 'getelementptr' 'Ainverse_5_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 622 [1/1] (0.00ns)   --->   "%Ainverse_6_addr_1 = getelementptr i32 %Ainverse_6, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 622 'getelementptr' 'Ainverse_6_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 623 [1/1] (0.00ns)   --->   "%Ainverse_7_addr_1 = getelementptr i32 %Ainverse_7, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 623 'getelementptr' 'Ainverse_7_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 624 [1/1] (0.00ns)   --->   "%Ainverse_8_addr_1 = getelementptr i32 %Ainverse_8, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 624 'getelementptr' 'Ainverse_8_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 625 [1/1] (0.00ns)   --->   "%Ainverse_9_addr_1 = getelementptr i32 %Ainverse_9, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 625 'getelementptr' 'Ainverse_9_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 626 [1/1] (0.00ns)   --->   "%Ainverse_10_addr_1 = getelementptr i32 %Ainverse_10, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 626 'getelementptr' 'Ainverse_10_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 627 [1/1] (0.00ns)   --->   "%Ainverse_11_addr_1 = getelementptr i32 %Ainverse_11, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 627 'getelementptr' 'Ainverse_11_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 628 [1/1] (0.00ns)   --->   "%Ainverse_12_addr_1 = getelementptr i32 %Ainverse_12, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 628 'getelementptr' 'Ainverse_12_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 629 [1/1] (0.00ns)   --->   "%Ainverse_13_addr_1 = getelementptr i32 %Ainverse_13, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 629 'getelementptr' 'Ainverse_13_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 630 [1/1] (0.00ns)   --->   "%Ainverse_14_addr_1 = getelementptr i32 %Ainverse_14, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 630 'getelementptr' 'Ainverse_14_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 631 [1/1] (0.00ns)   --->   "%Ainverse_15_addr_1 = getelementptr i32 %Ainverse_15, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 631 'getelementptr' 'Ainverse_15_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 632 [1/1] (0.00ns)   --->   "%Ainverse_16_addr_1 = getelementptr i32 %Ainverse_16, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 632 'getelementptr' 'Ainverse_16_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 633 [1/1] (0.00ns)   --->   "%Ainverse_17_addr_1 = getelementptr i32 %Ainverse_17, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 633 'getelementptr' 'Ainverse_17_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 634 [1/1] (0.00ns)   --->   "%Ainverse_18_addr_1 = getelementptr i32 %Ainverse_18, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 634 'getelementptr' 'Ainverse_18_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 635 [1/1] (0.00ns)   --->   "%Ainverse_19_addr_1 = getelementptr i32 %Ainverse_19, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 635 'getelementptr' 'Ainverse_19_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 636 [1/1] (0.00ns)   --->   "%Ainverse_20_addr_1 = getelementptr i32 %Ainverse_20, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 636 'getelementptr' 'Ainverse_20_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 637 [1/1] (0.00ns)   --->   "%Ainverse_21_addr_1 = getelementptr i32 %Ainverse_21, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 637 'getelementptr' 'Ainverse_21_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 638 [1/1] (0.00ns)   --->   "%Ainverse_22_addr_1 = getelementptr i32 %Ainverse_22, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 638 'getelementptr' 'Ainverse_22_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 639 [1/1] (0.00ns)   --->   "%Ainverse_23_addr_1 = getelementptr i32 %Ainverse_23, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 639 'getelementptr' 'Ainverse_23_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 640 [1/1] (0.00ns)   --->   "%Ainverse_24_addr_1 = getelementptr i32 %Ainverse_24, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 640 'getelementptr' 'Ainverse_24_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 641 [1/1] (0.00ns)   --->   "%Ainverse_25_addr_1 = getelementptr i32 %Ainverse_25, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 641 'getelementptr' 'Ainverse_25_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 642 [1/1] (0.00ns)   --->   "%Ainverse_26_addr_1 = getelementptr i32 %Ainverse_26, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 642 'getelementptr' 'Ainverse_26_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 643 [1/1] (0.00ns)   --->   "%Ainverse_27_addr_1 = getelementptr i32 %Ainverse_27, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 643 'getelementptr' 'Ainverse_27_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 644 [1/1] (0.00ns)   --->   "%Ainverse_28_addr_1 = getelementptr i32 %Ainverse_28, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 644 'getelementptr' 'Ainverse_28_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 645 [1/1] (0.00ns)   --->   "%Ainverse_29_addr_1 = getelementptr i32 %Ainverse_29, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 645 'getelementptr' 'Ainverse_29_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 646 [1/1] (0.00ns)   --->   "%Ainverse_30_addr_1 = getelementptr i32 %Ainverse_30, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 646 'getelementptr' 'Ainverse_30_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 647 [1/1] (0.00ns)   --->   "%Ainverse_31_addr_1 = getelementptr i32 %Ainverse_31, i64, i64 %zext_ln71" [matrix_ti_mul.cpp:73]   --->   Operation 647 'getelementptr' 'Ainverse_31_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_52 : Operation 648 [2/2] (3.25ns)   --->   "%Ainverse_0_load_1 = load i5 %Ainverse_0_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 648 'load' 'Ainverse_0_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 649 [2/2] (3.25ns)   --->   "%Ainverse_1_load_1 = load i5 %Ainverse_1_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 649 'load' 'Ainverse_1_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 650 [2/2] (3.25ns)   --->   "%Ainverse_2_load_1 = load i5 %Ainverse_2_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 650 'load' 'Ainverse_2_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 651 [2/2] (3.25ns)   --->   "%Ainverse_3_load_1 = load i5 %Ainverse_3_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 651 'load' 'Ainverse_3_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 652 [2/2] (3.25ns)   --->   "%Ainverse_4_load_1 = load i5 %Ainverse_4_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 652 'load' 'Ainverse_4_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 653 [2/2] (3.25ns)   --->   "%Ainverse_5_load_1 = load i5 %Ainverse_5_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 653 'load' 'Ainverse_5_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 654 [2/2] (3.25ns)   --->   "%Ainverse_6_load_1 = load i5 %Ainverse_6_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 654 'load' 'Ainverse_6_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 655 [2/2] (3.25ns)   --->   "%Ainverse_7_load_1 = load i5 %Ainverse_7_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 655 'load' 'Ainverse_7_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 656 [2/2] (3.25ns)   --->   "%Ainverse_8_load_1 = load i5 %Ainverse_8_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 656 'load' 'Ainverse_8_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 657 [2/2] (3.25ns)   --->   "%Ainverse_9_load_1 = load i5 %Ainverse_9_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 657 'load' 'Ainverse_9_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 658 [2/2] (3.25ns)   --->   "%Ainverse_10_load_1 = load i5 %Ainverse_10_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 658 'load' 'Ainverse_10_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 659 [2/2] (3.25ns)   --->   "%Ainverse_11_load_1 = load i5 %Ainverse_11_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 659 'load' 'Ainverse_11_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 660 [2/2] (3.25ns)   --->   "%Ainverse_12_load_1 = load i5 %Ainverse_12_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 660 'load' 'Ainverse_12_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 661 [2/2] (3.25ns)   --->   "%Ainverse_13_load_1 = load i5 %Ainverse_13_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 661 'load' 'Ainverse_13_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 662 [2/2] (3.25ns)   --->   "%Ainverse_14_load_1 = load i5 %Ainverse_14_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 662 'load' 'Ainverse_14_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 663 [2/2] (3.25ns)   --->   "%Ainverse_15_load_1 = load i5 %Ainverse_15_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 663 'load' 'Ainverse_15_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 664 [2/2] (3.25ns)   --->   "%Ainverse_16_load_1 = load i5 %Ainverse_16_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 664 'load' 'Ainverse_16_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 665 [2/2] (3.25ns)   --->   "%Ainverse_17_load_1 = load i5 %Ainverse_17_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 665 'load' 'Ainverse_17_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 666 [2/2] (3.25ns)   --->   "%Ainverse_18_load_1 = load i5 %Ainverse_18_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 666 'load' 'Ainverse_18_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 667 [2/2] (3.25ns)   --->   "%Ainverse_19_load_1 = load i5 %Ainverse_19_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 667 'load' 'Ainverse_19_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 668 [2/2] (3.25ns)   --->   "%Ainverse_20_load_1 = load i5 %Ainverse_20_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 668 'load' 'Ainverse_20_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 669 [2/2] (3.25ns)   --->   "%Ainverse_21_load_1 = load i5 %Ainverse_21_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 669 'load' 'Ainverse_21_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 670 [2/2] (3.25ns)   --->   "%Ainverse_22_load_1 = load i5 %Ainverse_22_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 670 'load' 'Ainverse_22_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 671 [2/2] (3.25ns)   --->   "%Ainverse_23_load_1 = load i5 %Ainverse_23_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 671 'load' 'Ainverse_23_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 672 [2/2] (3.25ns)   --->   "%Ainverse_24_load_1 = load i5 %Ainverse_24_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 672 'load' 'Ainverse_24_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 673 [2/2] (3.25ns)   --->   "%Ainverse_25_load_1 = load i5 %Ainverse_25_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 673 'load' 'Ainverse_25_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 674 [2/2] (3.25ns)   --->   "%Ainverse_26_load_1 = load i5 %Ainverse_26_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 674 'load' 'Ainverse_26_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 675 [2/2] (3.25ns)   --->   "%Ainverse_27_load_1 = load i5 %Ainverse_27_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 675 'load' 'Ainverse_27_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 676 [2/2] (3.25ns)   --->   "%Ainverse_28_load_1 = load i5 %Ainverse_28_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 676 'load' 'Ainverse_28_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 677 [2/2] (3.25ns)   --->   "%Ainverse_29_load_1 = load i5 %Ainverse_29_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 677 'load' 'Ainverse_29_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 678 [2/2] (3.25ns)   --->   "%Ainverse_30_load_1 = load i5 %Ainverse_30_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 678 'load' 'Ainverse_30_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 679 [2/2] (3.25ns)   --->   "%Ainverse_31_load_1 = load i5 %Ainverse_31_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 679 'load' 'Ainverse_31_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 53 <SV = 9> <Delay = 6.45>
ST_53 : Operation 680 [1/1] (1.18ns)   --->   "%select_ln69_1 = select i1 %icmp_ln71, i6 %add_ln69, i6 %i_3" [matrix_ti_mul.cpp:69]   --->   Operation 680 'select' 'select_ln69_1' <Predicate = (!icmp_ln69)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 681 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i6 %select_ln69_1" [matrix_ti_mul.cpp:72]   --->   Operation 681 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_53 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_16_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln72, i5" [matrix_ti_mul.cpp:69]   --->   Operation 682 'bitconcatenate' 'tmp_16_cast' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_53 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i10 %select_ln69_2" [matrix_ti_mul.cpp:70]   --->   Operation 683 'zext' 'zext_ln70_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_53 : Operation 684 [1/1] (0.00ns)   --->   "%mat_a_addr_6 = getelementptr i32 %mat_a, i64, i64 %zext_ln70_2" [matrix_ti_mul.cpp:70]   --->   Operation 684 'getelementptr' 'mat_a_addr_6' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_53 : Operation 685 [2/2] (3.25ns)   --->   "%mat_a_load_4 = load i10 %mat_a_addr_6" [matrix_ti_mul.cpp:69]   --->   Operation 685 'load' 'mat_a_load_4' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i6 %select_ln69" [matrix_ti_mul.cpp:72]   --->   Operation 686 'zext' 'zext_ln72' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_53 : Operation 687 [1/1] (1.73ns)   --->   "%add_ln72 = add i10 %tmp_16_cast, i10 %zext_ln72" [matrix_ti_mul.cpp:72]   --->   Operation 687 'add' 'add_ln72' <Predicate = (!icmp_ln69)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i10 %add_ln72" [matrix_ti_mul.cpp:72]   --->   Operation 688 'zext' 'zext_ln72_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_53 : Operation 689 [1/1] (0.00ns)   --->   "%mat_a_addr_4 = getelementptr i32 %mat_a, i64, i64 %zext_ln72_1" [matrix_ti_mul.cpp:72]   --->   Operation 689 'getelementptr' 'mat_a_addr_4' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_53 : Operation 690 [2/2] (3.25ns)   --->   "%mat_a_load_5 = load i10 %mat_a_addr_4" [matrix_ti_mul.cpp:72]   --->   Operation 690 'load' 'mat_a_load_5' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 691 [1/2] (3.25ns)   --->   "%Ainverse_0_load_1 = load i5 %Ainverse_0_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 691 'load' 'Ainverse_0_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 692 [1/2] (3.25ns)   --->   "%Ainverse_1_load_1 = load i5 %Ainverse_1_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 692 'load' 'Ainverse_1_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 693 [1/2] (3.25ns)   --->   "%Ainverse_2_load_1 = load i5 %Ainverse_2_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 693 'load' 'Ainverse_2_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 694 [1/2] (3.25ns)   --->   "%Ainverse_3_load_1 = load i5 %Ainverse_3_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 694 'load' 'Ainverse_3_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 695 [1/2] (3.25ns)   --->   "%Ainverse_4_load_1 = load i5 %Ainverse_4_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 695 'load' 'Ainverse_4_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 696 [1/2] (3.25ns)   --->   "%Ainverse_5_load_1 = load i5 %Ainverse_5_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 696 'load' 'Ainverse_5_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 697 [1/2] (3.25ns)   --->   "%Ainverse_6_load_1 = load i5 %Ainverse_6_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 697 'load' 'Ainverse_6_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 698 [1/2] (3.25ns)   --->   "%Ainverse_7_load_1 = load i5 %Ainverse_7_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 698 'load' 'Ainverse_7_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 699 [1/2] (3.25ns)   --->   "%Ainverse_8_load_1 = load i5 %Ainverse_8_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 699 'load' 'Ainverse_8_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 700 [1/2] (3.25ns)   --->   "%Ainverse_9_load_1 = load i5 %Ainverse_9_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 700 'load' 'Ainverse_9_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 701 [1/2] (3.25ns)   --->   "%Ainverse_10_load_1 = load i5 %Ainverse_10_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 701 'load' 'Ainverse_10_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 702 [1/2] (3.25ns)   --->   "%Ainverse_11_load_1 = load i5 %Ainverse_11_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 702 'load' 'Ainverse_11_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 703 [1/2] (3.25ns)   --->   "%Ainverse_12_load_1 = load i5 %Ainverse_12_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 703 'load' 'Ainverse_12_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 704 [1/2] (3.25ns)   --->   "%Ainverse_13_load_1 = load i5 %Ainverse_13_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 704 'load' 'Ainverse_13_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 705 [1/2] (3.25ns)   --->   "%Ainverse_14_load_1 = load i5 %Ainverse_14_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 705 'load' 'Ainverse_14_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 706 [1/2] (3.25ns)   --->   "%Ainverse_15_load_1 = load i5 %Ainverse_15_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 706 'load' 'Ainverse_15_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 707 [1/2] (3.25ns)   --->   "%Ainverse_16_load_1 = load i5 %Ainverse_16_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 707 'load' 'Ainverse_16_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 708 [1/2] (3.25ns)   --->   "%Ainverse_17_load_1 = load i5 %Ainverse_17_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 708 'load' 'Ainverse_17_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 709 [1/2] (3.25ns)   --->   "%Ainverse_18_load_1 = load i5 %Ainverse_18_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 709 'load' 'Ainverse_18_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 710 [1/2] (3.25ns)   --->   "%Ainverse_19_load_1 = load i5 %Ainverse_19_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 710 'load' 'Ainverse_19_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 711 [1/2] (3.25ns)   --->   "%Ainverse_20_load_1 = load i5 %Ainverse_20_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 711 'load' 'Ainverse_20_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 712 [1/2] (3.25ns)   --->   "%Ainverse_21_load_1 = load i5 %Ainverse_21_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 712 'load' 'Ainverse_21_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 713 [1/2] (3.25ns)   --->   "%Ainverse_22_load_1 = load i5 %Ainverse_22_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 713 'load' 'Ainverse_22_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 714 [1/2] (3.25ns)   --->   "%Ainverse_23_load_1 = load i5 %Ainverse_23_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 714 'load' 'Ainverse_23_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 715 [1/2] (3.25ns)   --->   "%Ainverse_24_load_1 = load i5 %Ainverse_24_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 715 'load' 'Ainverse_24_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 716 [1/2] (3.25ns)   --->   "%Ainverse_25_load_1 = load i5 %Ainverse_25_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 716 'load' 'Ainverse_25_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 717 [1/2] (3.25ns)   --->   "%Ainverse_26_load_1 = load i5 %Ainverse_26_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 717 'load' 'Ainverse_26_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 718 [1/2] (3.25ns)   --->   "%Ainverse_27_load_1 = load i5 %Ainverse_27_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 718 'load' 'Ainverse_27_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 719 [1/2] (3.25ns)   --->   "%Ainverse_28_load_1 = load i5 %Ainverse_28_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 719 'load' 'Ainverse_28_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 720 [1/2] (3.25ns)   --->   "%Ainverse_29_load_1 = load i5 %Ainverse_29_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 720 'load' 'Ainverse_29_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 721 [1/2] (3.25ns)   --->   "%Ainverse_30_load_1 = load i5 %Ainverse_30_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 721 'load' 'Ainverse_30_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 722 [1/2] (3.25ns)   --->   "%Ainverse_31_load_1 = load i5 %Ainverse_31_addr_1" [matrix_ti_mul.cpp:73]   --->   Operation 722 'load' 'Ainverse_31_load_1' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 723 [1/1] (3.20ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.32float.i5, i32 %Ainverse_0_load_1, i32 %Ainverse_1_load_1, i32 %Ainverse_2_load_1, i32 %Ainverse_3_load_1, i32 %Ainverse_4_load_1, i32 %Ainverse_5_load_1, i32 %Ainverse_6_load_1, i32 %Ainverse_7_load_1, i32 %Ainverse_8_load_1, i32 %Ainverse_9_load_1, i32 %Ainverse_10_load_1, i32 %Ainverse_11_load_1, i32 %Ainverse_12_load_1, i32 %Ainverse_13_load_1, i32 %Ainverse_14_load_1, i32 %Ainverse_15_load_1, i32 %Ainverse_16_load_1, i32 %Ainverse_17_load_1, i32 %Ainverse_18_load_1, i32 %Ainverse_19_load_1, i32 %Ainverse_20_load_1, i32 %Ainverse_21_load_1, i32 %Ainverse_22_load_1, i32 %Ainverse_23_load_1, i32 %Ainverse_24_load_1, i32 %Ainverse_25_load_1, i32 %Ainverse_26_load_1, i32 %Ainverse_27_load_1, i32 %Ainverse_28_load_1, i32 %Ainverse_29_load_1, i32 %Ainverse_30_load_1, i32 %Ainverse_31_load_1, i5 %trunc_ln72" [matrix_ti_mul.cpp:73]   --->   Operation 723 'mux' 'tmp_3' <Predicate = (!icmp_ln69)> <Delay = 3.20> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 724 [1/1] (1.48ns)   --->   "%switch_ln73 = switch i5 %trunc_ln72, void %branch31, i5, void %branch0, i5, void %branch1, i5, void %branch2, i5, void %branch3, i5, void %branch4, i5, void %branch5, i5, void %branch6, i5, void %branch7, i5, void %branch8, i5, void %branch9, i5, void %branch10, i5, void %branch11, i5, void %branch12, i5, void %branch13, i5, void %branch14, i5, void %branch15, i5, void %branch16, i5, void %branch17, i5, void %branch18, i5, void %branch19, i5, void %branch20, i5, void %branch21, i5, void %branch22, i5, void %branch23, i5, void %branch24, i5, void %branch25, i5, void %branch26, i5, void %branch27, i5, void %branch28, i5, void %branch29, i5, void %branch30" [matrix_ti_mul.cpp:73]   --->   Operation 724 'switch' 'switch_ln73' <Predicate = (!icmp_ln69)> <Delay = 1.48>

State 54 <SV = 10> <Delay = 3.25>
ST_54 : Operation 725 [1/2] (3.25ns)   --->   "%mat_a_load_4 = load i10 %mat_a_addr_6" [matrix_ti_mul.cpp:69]   --->   Operation 725 'load' 'mat_a_load_4' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 726 [1/2] (3.25ns)   --->   "%mat_a_load_5 = load i10 %mat_a_addr_4" [matrix_ti_mul.cpp:72]   --->   Operation 726 'load' 'mat_a_load_5' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 55 <SV = 11> <Delay = 6.07>
ST_55 : Operation 727 [16/16] (6.07ns)   --->   "%div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4" [matrix_ti_mul.cpp:72]   --->   Operation 727 'fdiv' 'div57_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 12> <Delay = 6.07>
ST_56 : Operation 728 [15/16] (6.07ns)   --->   "%div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4" [matrix_ti_mul.cpp:72]   --->   Operation 728 'fdiv' 'div57_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 729 [16/16] (6.07ns)   --->   "%div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4" [matrix_ti_mul.cpp:73]   --->   Operation 729 'fdiv' 'div62_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 13> <Delay = 6.07>
ST_57 : Operation 730 [14/16] (6.07ns)   --->   "%div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4" [matrix_ti_mul.cpp:72]   --->   Operation 730 'fdiv' 'div57_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 731 [15/16] (6.07ns)   --->   "%div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4" [matrix_ti_mul.cpp:73]   --->   Operation 731 'fdiv' 'div62_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 14> <Delay = 6.07>
ST_58 : Operation 732 [13/16] (6.07ns)   --->   "%div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4" [matrix_ti_mul.cpp:72]   --->   Operation 732 'fdiv' 'div57_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 733 [14/16] (6.07ns)   --->   "%div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4" [matrix_ti_mul.cpp:73]   --->   Operation 733 'fdiv' 'div62_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 15> <Delay = 6.07>
ST_59 : Operation 734 [12/16] (6.07ns)   --->   "%div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4" [matrix_ti_mul.cpp:72]   --->   Operation 734 'fdiv' 'div57_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 735 [13/16] (6.07ns)   --->   "%div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4" [matrix_ti_mul.cpp:73]   --->   Operation 735 'fdiv' 'div62_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 16> <Delay = 6.07>
ST_60 : Operation 736 [11/16] (6.07ns)   --->   "%div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4" [matrix_ti_mul.cpp:72]   --->   Operation 736 'fdiv' 'div57_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 737 [12/16] (6.07ns)   --->   "%div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4" [matrix_ti_mul.cpp:73]   --->   Operation 737 'fdiv' 'div62_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 17> <Delay = 6.07>
ST_61 : Operation 738 [10/16] (6.07ns)   --->   "%div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4" [matrix_ti_mul.cpp:72]   --->   Operation 738 'fdiv' 'div57_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 739 [11/16] (6.07ns)   --->   "%div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4" [matrix_ti_mul.cpp:73]   --->   Operation 739 'fdiv' 'div62_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 18> <Delay = 6.07>
ST_62 : Operation 740 [9/16] (6.07ns)   --->   "%div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4" [matrix_ti_mul.cpp:72]   --->   Operation 740 'fdiv' 'div57_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 741 [10/16] (6.07ns)   --->   "%div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4" [matrix_ti_mul.cpp:73]   --->   Operation 741 'fdiv' 'div62_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 19> <Delay = 6.07>
ST_63 : Operation 742 [8/16] (6.07ns)   --->   "%div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4" [matrix_ti_mul.cpp:72]   --->   Operation 742 'fdiv' 'div57_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 743 [9/16] (6.07ns)   --->   "%div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4" [matrix_ti_mul.cpp:73]   --->   Operation 743 'fdiv' 'div62_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 20> <Delay = 6.07>
ST_64 : Operation 744 [7/16] (6.07ns)   --->   "%div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4" [matrix_ti_mul.cpp:72]   --->   Operation 744 'fdiv' 'div57_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 745 [8/16] (6.07ns)   --->   "%div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4" [matrix_ti_mul.cpp:73]   --->   Operation 745 'fdiv' 'div62_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 21> <Delay = 6.07>
ST_65 : Operation 746 [6/16] (6.07ns)   --->   "%div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4" [matrix_ti_mul.cpp:72]   --->   Operation 746 'fdiv' 'div57_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 747 [7/16] (6.07ns)   --->   "%div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4" [matrix_ti_mul.cpp:73]   --->   Operation 747 'fdiv' 'div62_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 22> <Delay = 6.07>
ST_66 : Operation 748 [5/16] (6.07ns)   --->   "%div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4" [matrix_ti_mul.cpp:72]   --->   Operation 748 'fdiv' 'div57_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 749 [6/16] (6.07ns)   --->   "%div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4" [matrix_ti_mul.cpp:73]   --->   Operation 749 'fdiv' 'div62_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 23> <Delay = 6.07>
ST_67 : Operation 750 [4/16] (6.07ns)   --->   "%div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4" [matrix_ti_mul.cpp:72]   --->   Operation 750 'fdiv' 'div57_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 751 [5/16] (6.07ns)   --->   "%div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4" [matrix_ti_mul.cpp:73]   --->   Operation 751 'fdiv' 'div62_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 24> <Delay = 6.07>
ST_68 : Operation 752 [3/16] (6.07ns)   --->   "%div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4" [matrix_ti_mul.cpp:72]   --->   Operation 752 'fdiv' 'div57_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 753 [4/16] (6.07ns)   --->   "%div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4" [matrix_ti_mul.cpp:73]   --->   Operation 753 'fdiv' 'div62_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 25> <Delay = 6.07>
ST_69 : Operation 754 [2/16] (6.07ns)   --->   "%div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4" [matrix_ti_mul.cpp:72]   --->   Operation 754 'fdiv' 'div57_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 755 [3/16] (6.07ns)   --->   "%div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4" [matrix_ti_mul.cpp:73]   --->   Operation 755 'fdiv' 'div62_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 756 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 756 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 30)> <Delay = 0.00>
ST_69 : Operation 757 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 757 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 29)> <Delay = 0.00>
ST_69 : Operation 758 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 758 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 28)> <Delay = 0.00>
ST_69 : Operation 759 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 759 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 27)> <Delay = 0.00>
ST_69 : Operation 760 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 760 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 26)> <Delay = 0.00>
ST_69 : Operation 761 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 761 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 25)> <Delay = 0.00>
ST_69 : Operation 762 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 762 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 24)> <Delay = 0.00>
ST_69 : Operation 763 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 763 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 23)> <Delay = 0.00>
ST_69 : Operation 764 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 764 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 22)> <Delay = 0.00>
ST_69 : Operation 765 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 765 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 21)> <Delay = 0.00>
ST_69 : Operation 766 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 766 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 20)> <Delay = 0.00>
ST_69 : Operation 767 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 767 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 19)> <Delay = 0.00>
ST_69 : Operation 768 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 768 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 18)> <Delay = 0.00>
ST_69 : Operation 769 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 769 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 17)> <Delay = 0.00>
ST_69 : Operation 770 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 770 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 16)> <Delay = 0.00>
ST_69 : Operation 771 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 771 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 15)> <Delay = 0.00>
ST_69 : Operation 772 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 772 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 14)> <Delay = 0.00>
ST_69 : Operation 773 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 773 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 13)> <Delay = 0.00>
ST_69 : Operation 774 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 774 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 12)> <Delay = 0.00>
ST_69 : Operation 775 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 775 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 11)> <Delay = 0.00>
ST_69 : Operation 776 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 776 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 10)> <Delay = 0.00>
ST_69 : Operation 777 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 777 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 9)> <Delay = 0.00>
ST_69 : Operation 778 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 778 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 8)> <Delay = 0.00>
ST_69 : Operation 779 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 779 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 7)> <Delay = 0.00>
ST_69 : Operation 780 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 780 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 6)> <Delay = 0.00>
ST_69 : Operation 781 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 781 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 5)> <Delay = 0.00>
ST_69 : Operation 782 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 782 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 4)> <Delay = 0.00>
ST_69 : Operation 783 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 783 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 3)> <Delay = 0.00>
ST_69 : Operation 784 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 784 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 2)> <Delay = 0.00>
ST_69 : Operation 785 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 785 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 1)> <Delay = 0.00>
ST_69 : Operation 786 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 786 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 0)> <Delay = 0.00>
ST_69 : Operation 787 [1/1] (0.00ns)   --->   "%br_ln73 = br void %bb80.split72" [matrix_ti_mul.cpp:73]   --->   Operation 787 'br' 'br_ln73' <Predicate = (!icmp_ln69 & trunc_ln72 == 31)> <Delay = 0.00>

State 70 <SV = 26> <Delay = 6.07>
ST_70 : Operation 788 [1/16] (6.07ns)   --->   "%div57_i = fdiv i32 %mat_a_load_5, i32 %mat_a_load_4" [matrix_ti_mul.cpp:72]   --->   Operation 788 'fdiv' 'div57_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 789 [2/16] (6.07ns)   --->   "%div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4" [matrix_ti_mul.cpp:73]   --->   Operation 789 'fdiv' 'div62_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 790 [1/1] (1.82ns)   --->   "%add_ln71 = add i6 %select_ln69, i6" [matrix_ti_mul.cpp:71]   --->   Operation 790 'add' 'add_ln71' <Predicate = (!icmp_ln69)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 791 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb80"   --->   Operation 791 'br' 'br_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>

State 71 <SV = 27> <Delay = 6.07>
ST_71 : Operation 792 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @F_G_str"   --->   Operation 792 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_71 : Operation 793 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 793 'speclooptripcount' 'empty_22' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_71 : Operation 794 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [matrix_ti_mul.cpp:71]   --->   Operation 794 'specpipeline' 'specpipeline_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_71 : Operation 795 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [matrix_ti_mul.cpp:71]   --->   Operation 795 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_71 : Operation 796 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_i, i10 %mat_a_addr_4, i32 %mat_a_load_5, i32 %mat_a_load_4" [matrix_ti_mul.cpp:72]   --->   Operation 796 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_71 : Operation 797 [1/16] (6.07ns)   --->   "%div62_i = fdiv i32 %tmp_3, i32 %mat_a_load_4" [matrix_ti_mul.cpp:73]   --->   Operation 797 'fdiv' 'div62_i' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 28> <Delay = 3.25>
ST_72 : Operation 798 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_30_addr_1, i32 %Ainverse_30_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 798 'store' 'store_ln73' <Predicate = (trunc_ln72 == 30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 799 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_29_addr_1, i32 %Ainverse_29_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 799 'store' 'store_ln73' <Predicate = (trunc_ln72 == 29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 800 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_28_addr_1, i32 %Ainverse_28_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 800 'store' 'store_ln73' <Predicate = (trunc_ln72 == 28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 801 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_27_addr_1, i32 %Ainverse_27_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 801 'store' 'store_ln73' <Predicate = (trunc_ln72 == 27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 802 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_26_addr_1, i32 %Ainverse_26_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 802 'store' 'store_ln73' <Predicate = (trunc_ln72 == 26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 803 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_25_addr_1, i32 %Ainverse_25_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 803 'store' 'store_ln73' <Predicate = (trunc_ln72 == 25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 804 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_24_addr_1, i32 %Ainverse_24_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 804 'store' 'store_ln73' <Predicate = (trunc_ln72 == 24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 805 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_23_addr_1, i32 %Ainverse_23_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 805 'store' 'store_ln73' <Predicate = (trunc_ln72 == 23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 806 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_22_addr_1, i32 %Ainverse_22_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 806 'store' 'store_ln73' <Predicate = (trunc_ln72 == 22)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 807 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_21_addr_1, i32 %Ainverse_21_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 807 'store' 'store_ln73' <Predicate = (trunc_ln72 == 21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 808 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_20_addr_1, i32 %Ainverse_20_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 808 'store' 'store_ln73' <Predicate = (trunc_ln72 == 20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 809 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_19_addr_1, i32 %Ainverse_19_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 809 'store' 'store_ln73' <Predicate = (trunc_ln72 == 19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 810 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_18_addr_1, i32 %Ainverse_18_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 810 'store' 'store_ln73' <Predicate = (trunc_ln72 == 18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 811 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_17_addr_1, i32 %Ainverse_17_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 811 'store' 'store_ln73' <Predicate = (trunc_ln72 == 17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 812 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_16_addr_1, i32 %Ainverse_16_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 812 'store' 'store_ln73' <Predicate = (trunc_ln72 == 16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 813 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_15_addr_1, i32 %Ainverse_15_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 813 'store' 'store_ln73' <Predicate = (trunc_ln72 == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 814 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_14_addr_1, i32 %Ainverse_14_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 814 'store' 'store_ln73' <Predicate = (trunc_ln72 == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 815 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_13_addr_1, i32 %Ainverse_13_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 815 'store' 'store_ln73' <Predicate = (trunc_ln72 == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 816 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_12_addr_1, i32 %Ainverse_12_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 816 'store' 'store_ln73' <Predicate = (trunc_ln72 == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 817 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_11_addr_1, i32 %Ainverse_11_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 817 'store' 'store_ln73' <Predicate = (trunc_ln72 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 818 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_10_addr_1, i32 %Ainverse_10_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 818 'store' 'store_ln73' <Predicate = (trunc_ln72 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 819 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_9_addr_1, i32 %Ainverse_9_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 819 'store' 'store_ln73' <Predicate = (trunc_ln72 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 820 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_8_addr_1, i32 %Ainverse_8_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 820 'store' 'store_ln73' <Predicate = (trunc_ln72 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 821 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_7_addr_1, i32 %Ainverse_7_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 821 'store' 'store_ln73' <Predicate = (trunc_ln72 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 822 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_6_addr_1, i32 %Ainverse_6_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 822 'store' 'store_ln73' <Predicate = (trunc_ln72 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 823 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_5_addr_1, i32 %Ainverse_5_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 823 'store' 'store_ln73' <Predicate = (trunc_ln72 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 824 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_4_addr_1, i32 %Ainverse_4_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 824 'store' 'store_ln73' <Predicate = (trunc_ln72 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 825 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_3_addr_1, i32 %Ainverse_3_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 825 'store' 'store_ln73' <Predicate = (trunc_ln72 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 826 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_2_addr_1, i32 %Ainverse_2_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 826 'store' 'store_ln73' <Predicate = (trunc_ln72 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 827 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_1_addr_1, i32 %Ainverse_1_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 827 'store' 'store_ln73' <Predicate = (trunc_ln72 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 828 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_0_addr_1, i32 %Ainverse_0_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 828 'store' 'store_ln73' <Predicate = (trunc_ln72 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_72 : Operation 829 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_i, i5 %Ainverse_31_addr_1, i32 %Ainverse_31_load_1" [matrix_ti_mul.cpp:73]   --->   Operation 829 'store' 'store_ln73' <Predicate = (trunc_ln72 == 31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 73 <SV = 9> <Delay = 1.76>
ST_73 : Operation 830 [1/1] (1.76ns)   --->   "%br_ln77 = br void %bb79" [matrix_ti_mul.cpp:77]   --->   Operation 830 'br' 'br_ln77' <Predicate = true> <Delay = 1.76>

State 74 <SV = 10> <Delay = 5.86>
ST_74 : Operation 831 [1/1] (0.00ns)   --->   "%indvar_flatten38 = phi i11 %add_ln77_1, void %.preheader2, i11, void %bb79.preheader" [matrix_ti_mul.cpp:77]   --->   Operation 831 'phi' 'indvar_flatten38' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 832 [1/1] (0.00ns)   --->   "%j_4 = phi i6 %add_ln78, void %.preheader2, i6, void %bb79.preheader" [matrix_ti_mul.cpp:78]   --->   Operation 832 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 833 [1/1] (1.88ns)   --->   "%icmp_ln77 = icmp_eq  i11 %indvar_flatten38, i11" [matrix_ti_mul.cpp:77]   --->   Operation 833 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 834 [1/1] (1.63ns)   --->   "%add_ln77_1 = add i11 %indvar_flatten38, i11" [matrix_ti_mul.cpp:77]   --->   Operation 834 'add' 'add_ln77_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 835 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %.preheader2, void %.lr.ph.i.preheader" [matrix_ti_mul.cpp:77]   --->   Operation 835 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 836 [1/1] (1.42ns)   --->   "%icmp_ln78 = icmp_eq  i6 %j_4, i6" [matrix_ti_mul.cpp:78]   --->   Operation 836 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln77)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 837 [1/1] (1.18ns)   --->   "%select_ln77 = select i1 %icmp_ln78, i6, i6 %j_4" [matrix_ti_mul.cpp:77]   --->   Operation 837 'select' 'select_ln77' <Predicate = (!icmp_ln77)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i6 %select_ln77" [matrix_ti_mul.cpp:78]   --->   Operation 838 'zext' 'zext_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 839 [1/1] (0.00ns)   --->   "%Ainverse_0_addr_3 = getelementptr i32 %Ainverse_0, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 839 'getelementptr' 'Ainverse_0_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 840 [2/2] (3.25ns)   --->   "%Ainverse_0_load_2 = load i5 %Ainverse_0_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 840 'load' 'Ainverse_0_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 841 [1/1] (0.00ns)   --->   "%Ainverse_1_addr_3 = getelementptr i32 %Ainverse_1, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 841 'getelementptr' 'Ainverse_1_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 842 [2/2] (3.25ns)   --->   "%Ainverse_1_load_2 = load i5 %Ainverse_1_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 842 'load' 'Ainverse_1_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 843 [1/1] (0.00ns)   --->   "%Ainverse_2_addr_3 = getelementptr i32 %Ainverse_2, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 843 'getelementptr' 'Ainverse_2_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 844 [2/2] (3.25ns)   --->   "%Ainverse_2_load_2 = load i5 %Ainverse_2_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 844 'load' 'Ainverse_2_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 845 [1/1] (0.00ns)   --->   "%Ainverse_3_addr_3 = getelementptr i32 %Ainverse_3, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 845 'getelementptr' 'Ainverse_3_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 846 [2/2] (3.25ns)   --->   "%Ainverse_3_load_2 = load i5 %Ainverse_3_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 846 'load' 'Ainverse_3_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 847 [1/1] (0.00ns)   --->   "%Ainverse_4_addr_3 = getelementptr i32 %Ainverse_4, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 847 'getelementptr' 'Ainverse_4_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 848 [2/2] (3.25ns)   --->   "%Ainverse_4_load_2 = load i5 %Ainverse_4_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 848 'load' 'Ainverse_4_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 849 [1/1] (0.00ns)   --->   "%Ainverse_5_addr_3 = getelementptr i32 %Ainverse_5, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 849 'getelementptr' 'Ainverse_5_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 850 [2/2] (3.25ns)   --->   "%Ainverse_5_load_2 = load i5 %Ainverse_5_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 850 'load' 'Ainverse_5_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 851 [1/1] (0.00ns)   --->   "%Ainverse_6_addr_3 = getelementptr i32 %Ainverse_6, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 851 'getelementptr' 'Ainverse_6_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 852 [2/2] (3.25ns)   --->   "%Ainverse_6_load_2 = load i5 %Ainverse_6_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 852 'load' 'Ainverse_6_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 853 [1/1] (0.00ns)   --->   "%Ainverse_7_addr_3 = getelementptr i32 %Ainverse_7, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 853 'getelementptr' 'Ainverse_7_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 854 [2/2] (3.25ns)   --->   "%Ainverse_7_load_2 = load i5 %Ainverse_7_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 854 'load' 'Ainverse_7_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 855 [1/1] (0.00ns)   --->   "%Ainverse_8_addr_3 = getelementptr i32 %Ainverse_8, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 855 'getelementptr' 'Ainverse_8_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 856 [2/2] (3.25ns)   --->   "%Ainverse_8_load_2 = load i5 %Ainverse_8_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 856 'load' 'Ainverse_8_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 857 [1/1] (0.00ns)   --->   "%Ainverse_9_addr_3 = getelementptr i32 %Ainverse_9, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 857 'getelementptr' 'Ainverse_9_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 858 [2/2] (3.25ns)   --->   "%Ainverse_9_load_2 = load i5 %Ainverse_9_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 858 'load' 'Ainverse_9_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 859 [1/1] (0.00ns)   --->   "%Ainverse_10_addr_3 = getelementptr i32 %Ainverse_10, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 859 'getelementptr' 'Ainverse_10_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 860 [2/2] (3.25ns)   --->   "%Ainverse_10_load_2 = load i5 %Ainverse_10_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 860 'load' 'Ainverse_10_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 861 [1/1] (0.00ns)   --->   "%Ainverse_11_addr_3 = getelementptr i32 %Ainverse_11, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 861 'getelementptr' 'Ainverse_11_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 862 [2/2] (3.25ns)   --->   "%Ainverse_11_load_2 = load i5 %Ainverse_11_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 862 'load' 'Ainverse_11_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 863 [1/1] (0.00ns)   --->   "%Ainverse_12_addr_3 = getelementptr i32 %Ainverse_12, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 863 'getelementptr' 'Ainverse_12_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 864 [2/2] (3.25ns)   --->   "%Ainverse_12_load_2 = load i5 %Ainverse_12_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 864 'load' 'Ainverse_12_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 865 [1/1] (0.00ns)   --->   "%Ainverse_13_addr_3 = getelementptr i32 %Ainverse_13, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 865 'getelementptr' 'Ainverse_13_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 866 [2/2] (3.25ns)   --->   "%Ainverse_13_load_2 = load i5 %Ainverse_13_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 866 'load' 'Ainverse_13_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 867 [1/1] (0.00ns)   --->   "%Ainverse_14_addr_3 = getelementptr i32 %Ainverse_14, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 867 'getelementptr' 'Ainverse_14_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 868 [2/2] (3.25ns)   --->   "%Ainverse_14_load_2 = load i5 %Ainverse_14_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 868 'load' 'Ainverse_14_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 869 [1/1] (0.00ns)   --->   "%Ainverse_15_addr_3 = getelementptr i32 %Ainverse_15, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 869 'getelementptr' 'Ainverse_15_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 870 [2/2] (3.25ns)   --->   "%Ainverse_15_load_2 = load i5 %Ainverse_15_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 870 'load' 'Ainverse_15_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 871 [1/1] (0.00ns)   --->   "%Ainverse_16_addr_3 = getelementptr i32 %Ainverse_16, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 871 'getelementptr' 'Ainverse_16_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 872 [2/2] (3.25ns)   --->   "%Ainverse_16_load_2 = load i5 %Ainverse_16_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 872 'load' 'Ainverse_16_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 873 [1/1] (0.00ns)   --->   "%Ainverse_17_addr_3 = getelementptr i32 %Ainverse_17, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 873 'getelementptr' 'Ainverse_17_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 874 [2/2] (3.25ns)   --->   "%Ainverse_17_load_2 = load i5 %Ainverse_17_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 874 'load' 'Ainverse_17_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 875 [1/1] (0.00ns)   --->   "%Ainverse_18_addr_3 = getelementptr i32 %Ainverse_18, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 875 'getelementptr' 'Ainverse_18_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 876 [2/2] (3.25ns)   --->   "%Ainverse_18_load_2 = load i5 %Ainverse_18_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 876 'load' 'Ainverse_18_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 877 [1/1] (0.00ns)   --->   "%Ainverse_19_addr_3 = getelementptr i32 %Ainverse_19, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 877 'getelementptr' 'Ainverse_19_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 878 [2/2] (3.25ns)   --->   "%Ainverse_19_load_2 = load i5 %Ainverse_19_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 878 'load' 'Ainverse_19_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 879 [1/1] (0.00ns)   --->   "%Ainverse_20_addr_3 = getelementptr i32 %Ainverse_20, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 879 'getelementptr' 'Ainverse_20_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 880 [2/2] (3.25ns)   --->   "%Ainverse_20_load_2 = load i5 %Ainverse_20_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 880 'load' 'Ainverse_20_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 881 [1/1] (0.00ns)   --->   "%Ainverse_21_addr_3 = getelementptr i32 %Ainverse_21, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 881 'getelementptr' 'Ainverse_21_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 882 [2/2] (3.25ns)   --->   "%Ainverse_21_load_2 = load i5 %Ainverse_21_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 882 'load' 'Ainverse_21_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 883 [1/1] (0.00ns)   --->   "%Ainverse_22_addr_3 = getelementptr i32 %Ainverse_22, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 883 'getelementptr' 'Ainverse_22_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 884 [2/2] (3.25ns)   --->   "%Ainverse_22_load_2 = load i5 %Ainverse_22_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 884 'load' 'Ainverse_22_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 885 [1/1] (0.00ns)   --->   "%Ainverse_23_addr_3 = getelementptr i32 %Ainverse_23, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 885 'getelementptr' 'Ainverse_23_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 886 [2/2] (3.25ns)   --->   "%Ainverse_23_load_2 = load i5 %Ainverse_23_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 886 'load' 'Ainverse_23_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 887 [1/1] (0.00ns)   --->   "%Ainverse_24_addr_3 = getelementptr i32 %Ainverse_24, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 887 'getelementptr' 'Ainverse_24_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 888 [2/2] (3.25ns)   --->   "%Ainverse_24_load_2 = load i5 %Ainverse_24_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 888 'load' 'Ainverse_24_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 889 [1/1] (0.00ns)   --->   "%Ainverse_25_addr_3 = getelementptr i32 %Ainverse_25, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 889 'getelementptr' 'Ainverse_25_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 890 [2/2] (3.25ns)   --->   "%Ainverse_25_load_2 = load i5 %Ainverse_25_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 890 'load' 'Ainverse_25_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 891 [1/1] (0.00ns)   --->   "%Ainverse_26_addr_3 = getelementptr i32 %Ainverse_26, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 891 'getelementptr' 'Ainverse_26_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 892 [2/2] (3.25ns)   --->   "%Ainverse_26_load_2 = load i5 %Ainverse_26_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 892 'load' 'Ainverse_26_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 893 [1/1] (0.00ns)   --->   "%Ainverse_27_addr_3 = getelementptr i32 %Ainverse_27, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 893 'getelementptr' 'Ainverse_27_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 894 [2/2] (3.25ns)   --->   "%Ainverse_27_load_2 = load i5 %Ainverse_27_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 894 'load' 'Ainverse_27_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 895 [1/1] (0.00ns)   --->   "%Ainverse_28_addr_3 = getelementptr i32 %Ainverse_28, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 895 'getelementptr' 'Ainverse_28_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 896 [2/2] (3.25ns)   --->   "%Ainverse_28_load_2 = load i5 %Ainverse_28_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 896 'load' 'Ainverse_28_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 897 [1/1] (0.00ns)   --->   "%Ainverse_29_addr_3 = getelementptr i32 %Ainverse_29, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 897 'getelementptr' 'Ainverse_29_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 898 [2/2] (3.25ns)   --->   "%Ainverse_29_load_2 = load i5 %Ainverse_29_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 898 'load' 'Ainverse_29_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 899 [1/1] (0.00ns)   --->   "%Ainverse_30_addr_3 = getelementptr i32 %Ainverse_30, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 899 'getelementptr' 'Ainverse_30_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 900 [2/2] (3.25ns)   --->   "%Ainverse_30_load_2 = load i5 %Ainverse_30_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 900 'load' 'Ainverse_30_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 901 [1/1] (0.00ns)   --->   "%Ainverse_31_addr_3 = getelementptr i32 %Ainverse_31, i64, i64 %zext_ln78" [matrix_ti_mul.cpp:79]   --->   Operation 901 'getelementptr' 'Ainverse_31_addr_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_74 : Operation 902 [2/2] (3.25ns)   --->   "%Ainverse_31_load_2 = load i5 %Ainverse_31_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 902 'load' 'Ainverse_31_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 903 [1/1] (1.82ns)   --->   "%add_ln78 = add i6, i6 %select_ln77" [matrix_ti_mul.cpp:78]   --->   Operation 903 'add' 'add_ln78' <Predicate = (!icmp_ln77)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 11> <Delay = 6.45>
ST_75 : Operation 904 [1/1] (0.00ns)   --->   "%i_4 = phi i6 %select_ln77_1, void %.preheader2, i6, void %bb79.preheader" [matrix_ti_mul.cpp:77]   --->   Operation 904 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 905 [1/1] (1.82ns)   --->   "%add_ln77 = add i6, i6 %i_4" [matrix_ti_mul.cpp:77]   --->   Operation 905 'add' 'add_ln77' <Predicate = (!icmp_ln77 & icmp_ln78)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 906 [1/1] (1.18ns)   --->   "%select_ln77_1 = select i1 %icmp_ln78, i6 %add_ln77, i6 %i_4" [matrix_ti_mul.cpp:77]   --->   Operation 906 'select' 'select_ln77_1' <Predicate = (!icmp_ln77)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 907 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i6 %select_ln77_1" [matrix_ti_mul.cpp:79]   --->   Operation 907 'trunc' 'trunc_ln79' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_75 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_17_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln79, i5" [matrix_ti_mul.cpp:77]   --->   Operation 908 'bitconcatenate' 'tmp_17_cast' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_75 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i6 %select_ln77" [matrix_ti_mul.cpp:79]   --->   Operation 909 'zext' 'zext_ln79' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_75 : Operation 910 [1/1] (1.73ns)   --->   "%add_ln79 = add i10 %zext_ln79, i10 %tmp_17_cast" [matrix_ti_mul.cpp:79]   --->   Operation 910 'add' 'add_ln79' <Predicate = (!icmp_ln77)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 911 [1/2] (3.25ns)   --->   "%Ainverse_0_load_2 = load i5 %Ainverse_0_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 911 'load' 'Ainverse_0_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 912 [1/2] (3.25ns)   --->   "%Ainverse_1_load_2 = load i5 %Ainverse_1_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 912 'load' 'Ainverse_1_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 913 [1/2] (3.25ns)   --->   "%Ainverse_2_load_2 = load i5 %Ainverse_2_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 913 'load' 'Ainverse_2_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 914 [1/2] (3.25ns)   --->   "%Ainverse_3_load_2 = load i5 %Ainverse_3_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 914 'load' 'Ainverse_3_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 915 [1/2] (3.25ns)   --->   "%Ainverse_4_load_2 = load i5 %Ainverse_4_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 915 'load' 'Ainverse_4_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 916 [1/2] (3.25ns)   --->   "%Ainverse_5_load_2 = load i5 %Ainverse_5_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 916 'load' 'Ainverse_5_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 917 [1/2] (3.25ns)   --->   "%Ainverse_6_load_2 = load i5 %Ainverse_6_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 917 'load' 'Ainverse_6_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 918 [1/2] (3.25ns)   --->   "%Ainverse_7_load_2 = load i5 %Ainverse_7_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 918 'load' 'Ainverse_7_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 919 [1/2] (3.25ns)   --->   "%Ainverse_8_load_2 = load i5 %Ainverse_8_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 919 'load' 'Ainverse_8_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 920 [1/2] (3.25ns)   --->   "%Ainverse_9_load_2 = load i5 %Ainverse_9_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 920 'load' 'Ainverse_9_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 921 [1/2] (3.25ns)   --->   "%Ainverse_10_load_2 = load i5 %Ainverse_10_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 921 'load' 'Ainverse_10_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 922 [1/2] (3.25ns)   --->   "%Ainverse_11_load_2 = load i5 %Ainverse_11_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 922 'load' 'Ainverse_11_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 923 [1/2] (3.25ns)   --->   "%Ainverse_12_load_2 = load i5 %Ainverse_12_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 923 'load' 'Ainverse_12_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 924 [1/2] (3.25ns)   --->   "%Ainverse_13_load_2 = load i5 %Ainverse_13_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 924 'load' 'Ainverse_13_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 925 [1/2] (3.25ns)   --->   "%Ainverse_14_load_2 = load i5 %Ainverse_14_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 925 'load' 'Ainverse_14_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 926 [1/2] (3.25ns)   --->   "%Ainverse_15_load_2 = load i5 %Ainverse_15_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 926 'load' 'Ainverse_15_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 927 [1/2] (3.25ns)   --->   "%Ainverse_16_load_2 = load i5 %Ainverse_16_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 927 'load' 'Ainverse_16_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 928 [1/2] (3.25ns)   --->   "%Ainverse_17_load_2 = load i5 %Ainverse_17_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 928 'load' 'Ainverse_17_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 929 [1/2] (3.25ns)   --->   "%Ainverse_18_load_2 = load i5 %Ainverse_18_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 929 'load' 'Ainverse_18_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 930 [1/2] (3.25ns)   --->   "%Ainverse_19_load_2 = load i5 %Ainverse_19_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 930 'load' 'Ainverse_19_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 931 [1/2] (3.25ns)   --->   "%Ainverse_20_load_2 = load i5 %Ainverse_20_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 931 'load' 'Ainverse_20_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 932 [1/2] (3.25ns)   --->   "%Ainverse_21_load_2 = load i5 %Ainverse_21_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 932 'load' 'Ainverse_21_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 933 [1/2] (3.25ns)   --->   "%Ainverse_22_load_2 = load i5 %Ainverse_22_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 933 'load' 'Ainverse_22_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 934 [1/2] (3.25ns)   --->   "%Ainverse_23_load_2 = load i5 %Ainverse_23_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 934 'load' 'Ainverse_23_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 935 [1/2] (3.25ns)   --->   "%Ainverse_24_load_2 = load i5 %Ainverse_24_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 935 'load' 'Ainverse_24_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 936 [1/2] (3.25ns)   --->   "%Ainverse_25_load_2 = load i5 %Ainverse_25_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 936 'load' 'Ainverse_25_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 937 [1/2] (3.25ns)   --->   "%Ainverse_26_load_2 = load i5 %Ainverse_26_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 937 'load' 'Ainverse_26_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 938 [1/2] (3.25ns)   --->   "%Ainverse_27_load_2 = load i5 %Ainverse_27_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 938 'load' 'Ainverse_27_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 939 [1/2] (3.25ns)   --->   "%Ainverse_28_load_2 = load i5 %Ainverse_28_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 939 'load' 'Ainverse_28_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 940 [1/2] (3.25ns)   --->   "%Ainverse_29_load_2 = load i5 %Ainverse_29_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 940 'load' 'Ainverse_29_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 941 [1/2] (3.25ns)   --->   "%Ainverse_30_load_2 = load i5 %Ainverse_30_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 941 'load' 'Ainverse_30_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 942 [1/2] (3.25ns)   --->   "%Ainverse_31_load_2 = load i5 %Ainverse_31_addr_3" [matrix_ti_mul.cpp:79]   --->   Operation 942 'load' 'Ainverse_31_load_2' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 943 [1/1] (3.20ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.32float.i5, i32 %Ainverse_0_load_2, i32 %Ainverse_1_load_2, i32 %Ainverse_2_load_2, i32 %Ainverse_3_load_2, i32 %Ainverse_4_load_2, i32 %Ainverse_5_load_2, i32 %Ainverse_6_load_2, i32 %Ainverse_7_load_2, i32 %Ainverse_8_load_2, i32 %Ainverse_9_load_2, i32 %Ainverse_10_load_2, i32 %Ainverse_11_load_2, i32 %Ainverse_12_load_2, i32 %Ainverse_13_load_2, i32 %Ainverse_14_load_2, i32 %Ainverse_15_load_2, i32 %Ainverse_16_load_2, i32 %Ainverse_17_load_2, i32 %Ainverse_18_load_2, i32 %Ainverse_19_load_2, i32 %Ainverse_20_load_2, i32 %Ainverse_21_load_2, i32 %Ainverse_22_load_2, i32 %Ainverse_23_load_2, i32 %Ainverse_24_load_2, i32 %Ainverse_25_load_2, i32 %Ainverse_26_load_2, i32 %Ainverse_27_load_2, i32 %Ainverse_28_load_2, i32 %Ainverse_29_load_2, i32 %Ainverse_30_load_2, i32 %Ainverse_31_load_2, i5 %trunc_ln79" [matrix_ti_mul.cpp:79]   --->   Operation 943 'mux' 'tmp_4' <Predicate = (!icmp_ln77)> <Delay = 3.20> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 12> <Delay = 3.25>
ST_76 : Operation 944 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @H_I_str"   --->   Operation 944 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_76 : Operation 945 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 945 'speclooptripcount' 'empty_23' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_76 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i10 %add_ln79" [matrix_ti_mul.cpp:79]   --->   Operation 946 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_76 : Operation 947 [1/1] (0.00ns)   --->   "%mat_a_addr_7 = getelementptr i32 %mat_a, i64, i64 %zext_ln79_1" [matrix_ti_mul.cpp:79]   --->   Operation 947 'getelementptr' 'mat_a_addr_7' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_76 : Operation 948 [1/1] (0.00ns)   --->   "%specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [matrix_ti_mul.cpp:78]   --->   Operation 948 'specpipeline' 'specpipeline_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_76 : Operation 949 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix_ti_mul.cpp:78]   --->   Operation 949 'specloopname' 'specloopname_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_76 : Operation 950 [1/1] (3.25ns)   --->   "%store_ln79 = store i32 %tmp_4, i10 %mat_a_addr_7" [matrix_ti_mul.cpp:79]   --->   Operation 950 'store' 'store_ln79' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_76 : Operation 951 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb79"   --->   Operation 951 'br' 'br_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00>

State 77 <SV = 12> <Delay = 1.76>
ST_77 : Operation 952 [1/1] (1.76ns)   --->   "%br_ln94 = br void %.lr.ph.i" [matrix_ti_mul.cpp:94->matrix_ti_mul.cpp:147]   --->   Operation 952 'br' 'br_ln94' <Predicate = true> <Delay = 1.76>

State 78 <SV = 13> <Delay = 2.35>
ST_78 : Operation 953 [1/1] (0.00ns)   --->   "%i_6 = phi i5 %add_ln95, void %._crit_edge.i, i5, void %.lr.ph.i.preheader" [matrix_ti_mul.cpp:95->matrix_ti_mul.cpp:147]   --->   Operation 953 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 954 [1/1] (0.00ns)   --->   "%indvars_iv_i = phi i6 %add_ln94, void %._crit_edge.i, i6, void %.lr.ph.i.preheader" [matrix_ti_mul.cpp:94->matrix_ti_mul.cpp:147]   --->   Operation 954 'phi' 'indvars_iv_i' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 955 [1/1] (1.36ns)   --->   "%icmp_ln94 = icmp_eq  i5 %i_6, i5" [matrix_ti_mul.cpp:94->matrix_ti_mul.cpp:147]   --->   Operation 955 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 956 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 956 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 957 [1/1] (1.78ns)   --->   "%add_ln95 = add i5 %i_6, i5" [matrix_ti_mul.cpp:95->matrix_ti_mul.cpp:147]   --->   Operation 957 'add' 'add_ln95' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 958 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %.lr.ph.split.i, void %transMatrix.exit" [matrix_ti_mul.cpp:94->matrix_ti_mul.cpp:147]   --->   Operation 958 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i_6, i5" [matrix_ti_mul.cpp:96->matrix_ti_mul.cpp:147]   --->   Operation 959 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_78 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i6 %indvars_iv_i" [matrix_ti_mul.cpp:94->matrix_ti_mul.cpp:147]   --->   Operation 960 'zext' 'zext_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_78 : Operation 961 [1/1] (0.00ns)   --->   "%specpipeline_ln92 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [matrix_ti_mul.cpp:92->matrix_ti_mul.cpp:147]   --->   Operation 961 'specpipeline' 'specpipeline_ln92' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_78 : Operation 962 [1/1] (0.00ns)   --->   "%specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [matrix_ti_mul.cpp:92->matrix_ti_mul.cpp:147]   --->   Operation 962 'specloopname' 'specloopname_ln92' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_78 : Operation 963 [1/1] (1.76ns)   --->   "%br_ln95 = br void %bb.i" [matrix_ti_mul.cpp:95->matrix_ti_mul.cpp:147]   --->   Operation 963 'br' 'br_ln95' <Predicate = (!icmp_ln94)> <Delay = 1.76>
ST_78 : Operation 964 [2/2] (0.00ns)   --->   "%call_ln150 = call void @matrixmul, i32 %mat_a, i32 %mat_b, i32 %mat_res" [matrix_ti_mul.cpp:150]   --->   Operation 964 'call' 'call_ln150' <Predicate = (icmp_ln94)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 14> <Delay = 4.98>
ST_79 : Operation 965 [1/1] (0.00ns)   --->   "%j_6 = phi i11 %add_ln95_1, void %bb.split.i, i11 %zext_ln94, void %.lr.ph.split.i" [matrix_ti_mul.cpp:95->matrix_ti_mul.cpp:147]   --->   Operation 965 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 966 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i11 %j_6" [matrix_ti_mul.cpp:96->matrix_ti_mul.cpp:147]   --->   Operation 966 'trunc' 'trunc_ln96' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 967 [1/1] (1.73ns)   --->   "%add_ln96 = add i10 %tmp_s, i10 %trunc_ln96" [matrix_ti_mul.cpp:96->matrix_ti_mul.cpp:147]   --->   Operation 967 'add' 'add_ln96' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i10 %add_ln96" [matrix_ti_mul.cpp:96->matrix_ti_mul.cpp:147]   --->   Operation 968 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 969 [1/1] (0.00ns)   --->   "%mat_b_addr_1 = getelementptr i32 %mat_b, i64, i64 %zext_ln96" [matrix_ti_mul.cpp:96->matrix_ti_mul.cpp:147]   --->   Operation 969 'getelementptr' 'mat_b_addr_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i11.i5, i11 %j_6, i5 %i_6" [matrix_ti_mul.cpp:97->matrix_ti_mul.cpp:147]   --->   Operation 970 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i16 %tmp_6" [matrix_ti_mul.cpp:97->matrix_ti_mul.cpp:147]   --->   Operation 971 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 972 [1/1] (0.00ns)   --->   "%mat_b_addr_2 = getelementptr i32 %mat_b, i64, i64 %zext_ln97" [matrix_ti_mul.cpp:97->matrix_ti_mul.cpp:147]   --->   Operation 972 'getelementptr' 'mat_b_addr_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 973 [1/1] (1.88ns)   --->   "%icmp_ln95 = icmp_eq  i11 %j_6, i11" [matrix_ti_mul.cpp:95->matrix_ti_mul.cpp:147]   --->   Operation 973 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 974 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 974 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 975 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %bb.split.i, void %._crit_edge.i" [matrix_ti_mul.cpp:95->matrix_ti_mul.cpp:147]   --->   Operation 975 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 976 [2/2] (3.25ns)   --->   "%temp = load i10 %mat_b_addr_1" [matrix_ti_mul.cpp:96->matrix_ti_mul.cpp:147]   --->   Operation 976 'load' 'temp' <Predicate = (!icmp_ln95)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 977 [2/2] (3.25ns)   --->   "%mat_b_load = load i10 %mat_b_addr_2" [matrix_ti_mul.cpp:97->matrix_ti_mul.cpp:147]   --->   Operation 977 'load' 'mat_b_load' <Predicate = (!icmp_ln95)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 978 [1/1] (1.63ns)   --->   "%add_ln95_1 = add i11 %j_6, i11" [matrix_ti_mul.cpp:95->matrix_ti_mul.cpp:147]   --->   Operation 978 'add' 'add_ln95_1' <Predicate = (!icmp_ln95)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 979 [1/1] (1.82ns)   --->   "%add_ln94 = add i6 %indvars_iv_i, i6" [matrix_ti_mul.cpp:94->matrix_ti_mul.cpp:147]   --->   Operation 979 'add' 'add_ln94' <Predicate = (icmp_ln95)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 980 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i"   --->   Operation 980 'br' 'br_ln0' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 80 <SV = 15> <Delay = 6.50>
ST_80 : Operation 981 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [matrix_ti_mul.cpp:95->matrix_ti_mul.cpp:147]   --->   Operation 981 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 982 [1/2] (3.25ns)   --->   "%temp = load i10 %mat_b_addr_1" [matrix_ti_mul.cpp:96->matrix_ti_mul.cpp:147]   --->   Operation 982 'load' 'temp' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 983 [1/2] (3.25ns)   --->   "%mat_b_load = load i10 %mat_b_addr_2" [matrix_ti_mul.cpp:97->matrix_ti_mul.cpp:147]   --->   Operation 983 'load' 'mat_b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 984 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %mat_b_load, i10 %mat_b_addr_1, i32 %temp" [matrix_ti_mul.cpp:97->matrix_ti_mul.cpp:147]   --->   Operation 984 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 985 [1/1] (3.25ns)   --->   "%store_ln98 = store i32 %temp, i10 %mat_b_addr_2, i32 %mat_b_load" [matrix_ti_mul.cpp:98->matrix_ti_mul.cpp:147]   --->   Operation 985 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 986 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i"   --->   Operation 986 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 81 <SV = 14> <Delay = 1.76>
ST_81 : Operation 987 [1/2] (0.00ns)   --->   "%call_ln150 = call void @matrixmul, i32 %mat_a, i32 %mat_b, i32 %mat_res" [matrix_ti_mul.cpp:150]   --->   Operation 987 'call' 'call_ln150' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 988 [1/1] (1.76ns)   --->   "%br_ln41 = br void %bb" [matrix_ti_mul.cpp:41]   --->   Operation 988 'br' 'br_ln41' <Predicate = true> <Delay = 1.76>

State 82 <SV = 15> <Delay = 4.43>
ST_82 : Operation 989 [1/1] (0.00ns)   --->   "%indvar_flatten47 = phi i11, void %transMatrix.exit, i11 %add_ln41_1, void %.split" [matrix_ti_mul.cpp:41]   --->   Operation 989 'phi' 'indvar_flatten47' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 990 [1/1] (0.00ns)   --->   "%i_5 = phi i6, void %transMatrix.exit, i6 %select_ln41_1, void %.split" [matrix_ti_mul.cpp:41]   --->   Operation 990 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 991 [1/1] (0.00ns)   --->   "%j_5 = phi i6, void %transMatrix.exit, i6 %add_ln42, void %.split" [matrix_ti_mul.cpp:42]   --->   Operation 991 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 992 [1/1] (1.88ns)   --->   "%icmp_ln41 = icmp_eq  i11 %indvar_flatten47, i11" [matrix_ti_mul.cpp:41]   --->   Operation 992 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 993 [1/1] (1.63ns)   --->   "%add_ln41_1 = add i11 %indvar_flatten47, i11" [matrix_ti_mul.cpp:41]   --->   Operation 993 'add' 'add_ln41_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 994 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %.split, void %_Z13write_outputsPA32_fP7ap_uintILi32EE.exit" [matrix_ti_mul.cpp:41]   --->   Operation 994 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 995 [1/1] (1.82ns)   --->   "%add_ln41 = add i6, i6 %i_5" [matrix_ti_mul.cpp:41]   --->   Operation 995 'add' 'add_ln41' <Predicate = (!icmp_ln41)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 996 [1/1] (1.42ns)   --->   "%icmp_ln42 = icmp_eq  i6 %j_5, i6" [matrix_ti_mul.cpp:42]   --->   Operation 996 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln41)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 997 [1/1] (1.18ns)   --->   "%select_ln41 = select i1 %icmp_ln42, i6, i6 %j_5" [matrix_ti_mul.cpp:41]   --->   Operation 997 'select' 'select_ln41' <Predicate = (!icmp_ln41)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 998 [1/1] (1.18ns)   --->   "%select_ln41_1 = select i1 %icmp_ln42, i6 %add_ln41, i6 %i_5" [matrix_ti_mul.cpp:41]   --->   Operation 998 'select' 'select_ln41_1' <Predicate = (!icmp_ln41)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 999 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i6 %select_ln41_1" [matrix_ti_mul.cpp:45]   --->   Operation 999 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_82 : Operation 1000 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i6 %select_ln41" [matrix_ti_mul.cpp:46]   --->   Operation 1000 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_82 : Operation 1001 [1/1] (1.82ns)   --->   "%add_ln42 = add i6, i6 %select_ln41" [matrix_ti_mul.cpp:42]   --->   Operation 1001 'add' 'add_ln42' <Predicate = (!icmp_ln41)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 16> <Delay = 4.98>
ST_83 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_20_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln45, i5" [matrix_ti_mul.cpp:41]   --->   Operation 1002 'bitconcatenate' 'tmp_20_cast' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_83 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i6 %select_ln41" [matrix_ti_mul.cpp:45]   --->   Operation 1003 'zext' 'zext_ln45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_83 : Operation 1004 [1/1] (1.73ns)   --->   "%add_ln45 = add i10 %zext_ln45, i10 %tmp_20_cast" [matrix_ti_mul.cpp:45]   --->   Operation 1004 'add' 'add_ln45' <Predicate = (!icmp_ln41)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1005 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i10 %add_ln45" [matrix_ti_mul.cpp:45]   --->   Operation 1005 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_83 : Operation 1006 [1/1] (0.00ns)   --->   "%mat_res_addr = getelementptr i32 %mat_res, i64, i64 %zext_ln45_1" [matrix_ti_mul.cpp:45]   --->   Operation 1006 'getelementptr' 'mat_res_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_83 : Operation 1007 [2/2] (3.25ns)   --->   "%converter_2 = load i10 %mat_res_addr" [matrix_ti_mul.cpp:45]   --->   Operation 1007 'load' 'converter_2' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 84 <SV = 17> <Delay = 6.50>
ST_84 : Operation 1008 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @write_res1_write_res2_str"   --->   Operation 1008 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_84 : Operation 1009 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1009 'speclooptripcount' 'empty_26' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_84 : Operation 1010 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [matrix_ti_mul.cpp:42]   --->   Operation 1010 'specpipeline' 'specpipeline_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_84 : Operation 1011 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:42]   --->   Operation 1011 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_84 : Operation 1012 [1/2] (3.25ns)   --->   "%converter_2 = load i10 %mat_res_addr" [matrix_ti_mul.cpp:45]   --->   Operation 1012 'load' 'converter_2' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 1013 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i32 %converter_2" [matrix_ti_mul.cpp:46]   --->   Operation 1013 'bitcast' 'bitcast_ln46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_84 : Operation 1014 [1/1] (0.00ns)   --->   "%add_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln45, i5 %trunc_ln46"   --->   Operation 1014 'bitconcatenate' 'add_ln1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_84 : Operation 1015 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i10 %add_ln1"   --->   Operation 1015 'zext' 'zext_ln324' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_84 : Operation 1016 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64, i64 %zext_ln324"   --->   Operation 1016 'getelementptr' 'output_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_84 : Operation 1017 [1/1] (3.25ns)   --->   "%store_ln324 = store i32 %bitcast_ln46, i10 %output_addr"   --->   Operation 1017 'store' 'store_ln324' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 1018 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 1018 'br' 'br_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 85 <SV = 16> <Delay = 0.00>
ST_85 : Operation 1019 [1/1] (0.00ns)   --->   "%ret_ln153 = ret" [matrix_ti_mul.cpp:153]   --->   Operation 1019 'ret' 'ret_ln153' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', matrix_ti_mul.cpp:14) with incoming values : ('add_ln14_1', matrix_ti_mul.cpp:14) [45]  (1.77 ns)

 <State 2>: 6.27ns
The critical path consists of the following:
	'phi' operation ('i', matrix_ti_mul.cpp:14) with incoming values : ('select_ln14_1', matrix_ti_mul.cpp:14) [46]  (0 ns)
	'add' operation ('add_ln14', matrix_ti_mul.cpp:14) [52]  (1.83 ns)
	'select' operation ('select_ln14_1', matrix_ti_mul.cpp:14) [57]  (1.19 ns)
	'getelementptr' operation ('input_addr') [69]  (0 ns)
	'load' operation ('converter') on array 'input_r' [70]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('converter') on array 'input_r' [70]  (3.25 ns)
	'store' operation ('store_ln18', matrix_ti_mul.cpp:18) of variable 'bitcast_ln18', matrix_ti_mul.cpp:18 on array 'mat_a', matrix_ti_mul.cpp:139 [72]  (3.25 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten6', matrix_ti_mul.cpp:24) with incoming values : ('add_ln24_1', matrix_ti_mul.cpp:24) [78]  (1.77 ns)

 <State 5>: 6.27ns
The critical path consists of the following:
	'phi' operation ('i', matrix_ti_mul.cpp:24) with incoming values : ('select_ln24_1', matrix_ti_mul.cpp:24) [79]  (0 ns)
	'add' operation ('add_ln24', matrix_ti_mul.cpp:24) [85]  (1.83 ns)
	'select' operation ('select_ln24_1', matrix_ti_mul.cpp:24) [90]  (1.19 ns)
	'getelementptr' operation ('input_addr_1') [102]  (0 ns)
	'load' operation ('converter') on array 'input_r' [103]  (3.25 ns)

 <State 6>: 6.51ns
The critical path consists of the following:
	'load' operation ('converter') on array 'input_r' [103]  (3.25 ns)
	'store' operation ('store_ln28', matrix_ti_mul.cpp:28) of variable 'bitcast_ln28', matrix_ti_mul.cpp:28 on array 'mat_b', matrix_ti_mul.cpp:140 [105]  (3.25 ns)

 <State 7>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten13', matrix_ti_mul.cpp:55) with incoming values : ('add_ln55_1', matrix_ti_mul.cpp:55) [111]  (1.77 ns)

 <State 8>: 4.5ns
The critical path consists of the following:
	'phi' operation ('i', matrix_ti_mul.cpp:55) with incoming values : ('select_ln55_1', matrix_ti_mul.cpp:55) [112]  (0 ns)
	'add' operation ('add_ln55', matrix_ti_mul.cpp:55) [119]  (1.83 ns)
	'select' operation ('select_ln55_1', matrix_ti_mul.cpp:55) [124]  (1.19 ns)
	blocking operation 1.49 ns on control path)

 <State 9>: 5.38ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln57', matrix_ti_mul.cpp:57) [129]  (1.43 ns)
	'select' operation ('select_ln57', matrix_ti_mul.cpp:57) [130]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57', matrix_ti_mul.cpp:57 on array 'Ainverse[7]', matrix_ti_mul.cpp:53 [234]  (3.25 ns)

 <State 10>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvars_iv17') with incoming values : ('indvars_iv_next18') [266]  (1.77 ns)

 <State 11>: 1.83ns
The critical path consists of the following:
	'phi' operation ('colonne', matrix_ti_mul.cpp:60) with incoming values : ('add_ln60', matrix_ti_mul.cpp:60) [267]  (0 ns)
	'add' operation ('add_ln60', matrix_ti_mul.cpp:60) [281]  (1.83 ns)

 <State 12>: 5.87ns
The critical path consists of the following:
	'phi' operation ('k', matrix_ti_mul.cpp:63) with incoming values : ('add_ln63', matrix_ti_mul.cpp:63) [288]  (0 ns)
	'icmp' operation ('icmp_ln63', matrix_ti_mul.cpp:63) [301]  (1.43 ns)
	'select' operation ('select_ln61', matrix_ti_mul.cpp:61) [302]  (1.19 ns)
	'getelementptr' operation ('Ainverse_0_addr_2', matrix_ti_mul.cpp:65) [334]  (0 ns)
	'load' operation ('Ainverse_0_load', matrix_ti_mul.cpp:65) on array 'Ainverse[0]', matrix_ti_mul.cpp:53 [335]  (3.25 ns)

 <State 13>: 6.46ns
The critical path consists of the following:
	'load' operation ('Ainverse_0_load', matrix_ti_mul.cpp:65) on array 'Ainverse[0]', matrix_ti_mul.cpp:53 [335]  (3.25 ns)
	'mux' operation ('tmp_1', matrix_ti_mul.cpp:65) [398]  (3.21 ns)

 <State 14>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln64', matrix_ti_mul.cpp:64) [318]  (1.73 ns)
	'getelementptr' operation ('mat_a_addr_3', matrix_ti_mul.cpp:64) [320]  (0 ns)
	'load' operation ('mat_a_load_2', matrix_ti_mul.cpp:64) on array 'mat_a', matrix_ti_mul.cpp:139 [326]  (3.25 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('factor_mid2_v', matrix_ti_mul.cpp:61) [311]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('factor_mid2_v', matrix_ti_mul.cpp:61) [311]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('factor_mid2_v', matrix_ti_mul.cpp:61) [311]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('factor_mid2_v', matrix_ti_mul.cpp:61) [311]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('factor_mid2_v', matrix_ti_mul.cpp:61) [311]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('factor_mid2_v', matrix_ti_mul.cpp:61) [311]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('factor_mid2_v', matrix_ti_mul.cpp:61) [311]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('factor_mid2_v', matrix_ti_mul.cpp:61) [311]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('factor_mid2_v', matrix_ti_mul.cpp:61) [311]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('factor_mid2_v', matrix_ti_mul.cpp:61) [311]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('factor_mid2_v', matrix_ti_mul.cpp:61) [311]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('factor_mid2_v', matrix_ti_mul.cpp:61) [311]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('factor_mid2_v', matrix_ti_mul.cpp:61) [311]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('factor_mid2_v', matrix_ti_mul.cpp:61) [311]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('factor_mid2_v', matrix_ti_mul.cpp:61) [311]  (6.08 ns)

 <State 30>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('factor_mid2_v', matrix_ti_mul.cpp:61) [311]  (6.08 ns)

 <State 31>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('factor_mid2', matrix_ti_mul.cpp:61) [312]  (4.44 ns)

 <State 32>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('factor_mid2', matrix_ti_mul.cpp:61) [312]  (4.44 ns)

 <State 33>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul_i6', matrix_ti_mul.cpp:64) [328]  (6.72 ns)

 <State 34>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul_i6', matrix_ti_mul.cpp:64) [328]  (6.72 ns)

 <State 35>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul_i6', matrix_ti_mul.cpp:64) [328]  (6.72 ns)

 <State 36>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul_i6', matrix_ti_mul.cpp:64) [328]  (6.72 ns)

 <State 37>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul_i6', matrix_ti_mul.cpp:64) [328]  (6.72 ns)

 <State 38>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul_i6', matrix_ti_mul.cpp:64) [328]  (6.72 ns)

 <State 39>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul_i6', matrix_ti_mul.cpp:64) [328]  (6.72 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add_i7', matrix_ti_mul.cpp:64) [331]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add_i7', matrix_ti_mul.cpp:64) [331]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add_i7', matrix_ti_mul.cpp:64) [331]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add_i7', matrix_ti_mul.cpp:64) [331]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add_i7', matrix_ti_mul.cpp:64) [331]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add_i7', matrix_ti_mul.cpp:64) [331]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add_i7', matrix_ti_mul.cpp:64) [331]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add41_i', matrix_ti_mul.cpp:65) [403]  (7.3 ns)

 <State 48>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('conv29_i', matrix_ti_mul.cpp:64) [332]  (5.2 ns)

 <State 49>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('conv42_i', matrix_ti_mul.cpp:65) [404]  (5.2 ns)

 <State 50>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln65', matrix_ti_mul.cpp:65) of variable 'conv42_i', matrix_ti_mul.cpp:65 on array 'Ainverse[28]', matrix_ti_mul.cpp:53 [413]  (3.25 ns)

 <State 51>: 1.83ns
The critical path consists of the following:
	'add' operation ('add_ln60_1', matrix_ti_mul.cpp:60) [506]  (1.83 ns)

 <State 52>: 5.87ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:71) with incoming values : ('add_ln71', matrix_ti_mul.cpp:71) [514]  (0 ns)
	'icmp' operation ('icmp_ln71', matrix_ti_mul.cpp:71) [526]  (1.43 ns)
	'select' operation ('select_ln69', matrix_ti_mul.cpp:69) [527]  (1.19 ns)
	'getelementptr' operation ('Ainverse_0_addr_1', matrix_ti_mul.cpp:73) [549]  (0 ns)
	'load' operation ('Ainverse_0_load_1', matrix_ti_mul.cpp:73) on array 'Ainverse[0]', matrix_ti_mul.cpp:53 [581]  (3.25 ns)

 <State 53>: 6.46ns
The critical path consists of the following:
	'load' operation ('Ainverse_0_load_1', matrix_ti_mul.cpp:73) on array 'Ainverse[0]', matrix_ti_mul.cpp:53 [581]  (3.25 ns)
	'mux' operation ('tmp_3', matrix_ti_mul.cpp:73) [613]  (3.21 ns)

 <State 54>: 3.25ns
The critical path consists of the following:
	'load' operation ('mat_a_load_4', matrix_ti_mul.cpp:69) on array 'mat_a', matrix_ti_mul.cpp:139 [538]  (3.25 ns)

 <State 55>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_i', matrix_ti_mul.cpp:72) [547]  (6.08 ns)

 <State 56>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_i', matrix_ti_mul.cpp:72) [547]  (6.08 ns)

 <State 57>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_i', matrix_ti_mul.cpp:72) [547]  (6.08 ns)

 <State 58>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_i', matrix_ti_mul.cpp:72) [547]  (6.08 ns)

 <State 59>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_i', matrix_ti_mul.cpp:72) [547]  (6.08 ns)

 <State 60>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_i', matrix_ti_mul.cpp:72) [547]  (6.08 ns)

 <State 61>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_i', matrix_ti_mul.cpp:72) [547]  (6.08 ns)

 <State 62>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_i', matrix_ti_mul.cpp:72) [547]  (6.08 ns)

 <State 63>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_i', matrix_ti_mul.cpp:72) [547]  (6.08 ns)

 <State 64>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_i', matrix_ti_mul.cpp:72) [547]  (6.08 ns)

 <State 65>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_i', matrix_ti_mul.cpp:72) [547]  (6.08 ns)

 <State 66>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_i', matrix_ti_mul.cpp:72) [547]  (6.08 ns)

 <State 67>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_i', matrix_ti_mul.cpp:72) [547]  (6.08 ns)

 <State 68>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_i', matrix_ti_mul.cpp:72) [547]  (6.08 ns)

 <State 69>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_i', matrix_ti_mul.cpp:72) [547]  (6.08 ns)

 <State 70>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_i', matrix_ti_mul.cpp:72) [547]  (6.08 ns)

 <State 71>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div62_i', matrix_ti_mul.cpp:73) [614]  (6.08 ns)

 <State 72>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln73', matrix_ti_mul.cpp:73) of variable 'div62_i', matrix_ti_mul.cpp:73 on array 'Ainverse[21]', matrix_ti_mul.cpp:53 [644]  (3.25 ns)

 <State 73>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten38', matrix_ti_mul.cpp:77) with incoming values : ('add_ln77_1', matrix_ti_mul.cpp:77) [718]  (1.77 ns)

 <State 74>: 5.87ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:78) with incoming values : ('add_ln78', matrix_ti_mul.cpp:78) [720]  (0 ns)
	'icmp' operation ('icmp_ln78', matrix_ti_mul.cpp:78) [728]  (1.43 ns)
	'select' operation ('select_ln77', matrix_ti_mul.cpp:77) [729]  (1.19 ns)
	'getelementptr' operation ('Ainverse_0_addr_3', matrix_ti_mul.cpp:79) [740]  (0 ns)
	'load' operation ('Ainverse_0_load_2', matrix_ti_mul.cpp:79) on array 'Ainverse[0]', matrix_ti_mul.cpp:53 [741]  (3.25 ns)

 <State 75>: 6.46ns
The critical path consists of the following:
	'load' operation ('Ainverse_0_load_2', matrix_ti_mul.cpp:79) on array 'Ainverse[0]', matrix_ti_mul.cpp:53 [741]  (3.25 ns)
	'mux' operation ('tmp_4', matrix_ti_mul.cpp:79) [804]  (3.21 ns)

 <State 76>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('mat_a_addr_7', matrix_ti_mul.cpp:79) [737]  (0 ns)
	'store' operation ('store_ln79', matrix_ti_mul.cpp:79) of variable 'tmp_4', matrix_ti_mul.cpp:79 on array 'mat_a', matrix_ti_mul.cpp:139 [805]  (3.25 ns)

 <State 77>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', matrix_ti_mul.cpp:95->matrix_ti_mul.cpp:147) with incoming values : ('add_ln95', matrix_ti_mul.cpp:95->matrix_ti_mul.cpp:147) [811]  (1.77 ns)

 <State 78>: 2.36ns
The critical path consists of the following:
	'phi' operation ('i', matrix_ti_mul.cpp:95->matrix_ti_mul.cpp:147) with incoming values : ('add_ln95', matrix_ti_mul.cpp:95->matrix_ti_mul.cpp:147) [811]  (0 ns)
	'add' operation ('add_ln95', matrix_ti_mul.cpp:95->matrix_ti_mul.cpp:147) [815]  (1.78 ns)
	blocking operation 0.577 ns on control path)

 <State 79>: 4.98ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:95->matrix_ti_mul.cpp:147) with incoming values : ('zext_ln94', matrix_ti_mul.cpp:94->matrix_ti_mul.cpp:147) ('add_ln95_1', matrix_ti_mul.cpp:95->matrix_ti_mul.cpp:147) [824]  (0 ns)
	'add' operation ('add_ln96', matrix_ti_mul.cpp:96->matrix_ti_mul.cpp:147) [826]  (1.73 ns)
	'getelementptr' operation ('mat_b_addr_1', matrix_ti_mul.cpp:96->matrix_ti_mul.cpp:147) [828]  (0 ns)
	'load' operation ('temp', matrix_ti_mul.cpp:96->matrix_ti_mul.cpp:147) on array 'mat_b', matrix_ti_mul.cpp:140 [837]  (3.25 ns)

 <State 80>: 6.51ns
The critical path consists of the following:
	'load' operation ('mat_b_load', matrix_ti_mul.cpp:97->matrix_ti_mul.cpp:147) on array 'mat_b', matrix_ti_mul.cpp:140 [838]  (3.25 ns)
	'store' operation ('store_ln97', matrix_ti_mul.cpp:97->matrix_ti_mul.cpp:147) of variable 'mat_b_load', matrix_ti_mul.cpp:97->matrix_ti_mul.cpp:147 on array 'mat_b', matrix_ti_mul.cpp:140 [839]  (3.25 ns)

 <State 81>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten47', matrix_ti_mul.cpp:41) with incoming values : ('add_ln41_1', matrix_ti_mul.cpp:41) [850]  (1.77 ns)

 <State 82>: 4.44ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:42) with incoming values : ('add_ln42', matrix_ti_mul.cpp:42) [852]  (0 ns)
	'icmp' operation ('icmp_ln42', matrix_ti_mul.cpp:42) [860]  (1.43 ns)
	'select' operation ('select_ln41', matrix_ti_mul.cpp:41) [861]  (1.19 ns)
	'add' operation ('add_ln42', matrix_ti_mul.cpp:42) [878]  (1.83 ns)

 <State 83>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln45', matrix_ti_mul.cpp:45) [866]  (1.73 ns)
	'getelementptr' operation ('mat_res_addr', matrix_ti_mul.cpp:45) [868]  (0 ns)
	'load' operation ('converter', matrix_ti_mul.cpp:45) on array 'mat_res' [871]  (3.25 ns)

 <State 84>: 6.51ns
The critical path consists of the following:
	'load' operation ('converter', matrix_ti_mul.cpp:45) on array 'mat_res' [871]  (3.25 ns)
	'store' operation ('store_ln324') of variable 'bitcast_ln46', matrix_ti_mul.cpp:46 on array 'output_r' [877]  (3.25 ns)

 <State 85>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
