
II2_Dames.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000df70  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000262b0  0800e140  0800e140  0001e140  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080343f0  080343f0  000500b4  2**0
                  CONTENTS
  4 .ARM          00000008  080343f0  080343f0  000443f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080343f8  080343f8  000500b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080343f8  080343f8  000443f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080343fc  080343fc  000443fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b4  20000000  08034400  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008778  200000b4  080344b4  000500b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000882c  080344b4  0005882c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000500b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00033563  00000000  00000000  000500e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005da2  00000000  00000000  00083647  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002668  00000000  00000000  000893f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002410  00000000  00000000  0008ba58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e830  00000000  00000000  0008de68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002fa0a  00000000  00000000  000bc698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00117956  00000000  00000000  000ec0a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  002039f8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a638  00000000  00000000  00203a4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000b4 	.word	0x200000b4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800e128 	.word	0x0800e128

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000b8 	.word	0x200000b8
 800020c:	0800e128 	.word	0x0800e128

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b96e 	b.w	8000504 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	4604      	mov	r4, r0
 8000248:	468c      	mov	ip, r1
 800024a:	2b00      	cmp	r3, #0
 800024c:	f040 8083 	bne.w	8000356 <__udivmoddi4+0x116>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d947      	bls.n	80002e6 <__udivmoddi4+0xa6>
 8000256:	fab2 f282 	clz	r2, r2
 800025a:	b142      	cbz	r2, 800026e <__udivmoddi4+0x2e>
 800025c:	f1c2 0020 	rsb	r0, r2, #32
 8000260:	fa24 f000 	lsr.w	r0, r4, r0
 8000264:	4091      	lsls	r1, r2
 8000266:	4097      	lsls	r7, r2
 8000268:	ea40 0c01 	orr.w	ip, r0, r1
 800026c:	4094      	lsls	r4, r2
 800026e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000272:	0c23      	lsrs	r3, r4, #16
 8000274:	fbbc f6f8 	udiv	r6, ip, r8
 8000278:	fa1f fe87 	uxth.w	lr, r7
 800027c:	fb08 c116 	mls	r1, r8, r6, ip
 8000280:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000284:	fb06 f10e 	mul.w	r1, r6, lr
 8000288:	4299      	cmp	r1, r3
 800028a:	d909      	bls.n	80002a0 <__udivmoddi4+0x60>
 800028c:	18fb      	adds	r3, r7, r3
 800028e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000292:	f080 8119 	bcs.w	80004c8 <__udivmoddi4+0x288>
 8000296:	4299      	cmp	r1, r3
 8000298:	f240 8116 	bls.w	80004c8 <__udivmoddi4+0x288>
 800029c:	3e02      	subs	r6, #2
 800029e:	443b      	add	r3, r7
 80002a0:	1a5b      	subs	r3, r3, r1
 80002a2:	b2a4      	uxth	r4, r4
 80002a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80002a8:	fb08 3310 	mls	r3, r8, r0, r3
 80002ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80002b4:	45a6      	cmp	lr, r4
 80002b6:	d909      	bls.n	80002cc <__udivmoddi4+0x8c>
 80002b8:	193c      	adds	r4, r7, r4
 80002ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80002be:	f080 8105 	bcs.w	80004cc <__udivmoddi4+0x28c>
 80002c2:	45a6      	cmp	lr, r4
 80002c4:	f240 8102 	bls.w	80004cc <__udivmoddi4+0x28c>
 80002c8:	3802      	subs	r0, #2
 80002ca:	443c      	add	r4, r7
 80002cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002d0:	eba4 040e 	sub.w	r4, r4, lr
 80002d4:	2600      	movs	r6, #0
 80002d6:	b11d      	cbz	r5, 80002e0 <__udivmoddi4+0xa0>
 80002d8:	40d4      	lsrs	r4, r2
 80002da:	2300      	movs	r3, #0
 80002dc:	e9c5 4300 	strd	r4, r3, [r5]
 80002e0:	4631      	mov	r1, r6
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	b902      	cbnz	r2, 80002ea <__udivmoddi4+0xaa>
 80002e8:	deff      	udf	#255	; 0xff
 80002ea:	fab2 f282 	clz	r2, r2
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	d150      	bne.n	8000394 <__udivmoddi4+0x154>
 80002f2:	1bcb      	subs	r3, r1, r7
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	fa1f f887 	uxth.w	r8, r7
 80002fc:	2601      	movs	r6, #1
 80002fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000302:	0c21      	lsrs	r1, r4, #16
 8000304:	fb0e 331c 	mls	r3, lr, ip, r3
 8000308:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800030c:	fb08 f30c 	mul.w	r3, r8, ip
 8000310:	428b      	cmp	r3, r1
 8000312:	d907      	bls.n	8000324 <__udivmoddi4+0xe4>
 8000314:	1879      	adds	r1, r7, r1
 8000316:	f10c 30ff 	add.w	r0, ip, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0xe2>
 800031c:	428b      	cmp	r3, r1
 800031e:	f200 80e9 	bhi.w	80004f4 <__udivmoddi4+0x2b4>
 8000322:	4684      	mov	ip, r0
 8000324:	1ac9      	subs	r1, r1, r3
 8000326:	b2a3      	uxth	r3, r4
 8000328:	fbb1 f0fe 	udiv	r0, r1, lr
 800032c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000330:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000334:	fb08 f800 	mul.w	r8, r8, r0
 8000338:	45a0      	cmp	r8, r4
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x10c>
 800033c:	193c      	adds	r4, r7, r4
 800033e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x10a>
 8000344:	45a0      	cmp	r8, r4
 8000346:	f200 80d9 	bhi.w	80004fc <__udivmoddi4+0x2bc>
 800034a:	4618      	mov	r0, r3
 800034c:	eba4 0408 	sub.w	r4, r4, r8
 8000350:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000354:	e7bf      	b.n	80002d6 <__udivmoddi4+0x96>
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x12e>
 800035a:	2d00      	cmp	r5, #0
 800035c:	f000 80b1 	beq.w	80004c2 <__udivmoddi4+0x282>
 8000360:	2600      	movs	r6, #0
 8000362:	e9c5 0100 	strd	r0, r1, [r5]
 8000366:	4630      	mov	r0, r6
 8000368:	4631      	mov	r1, r6
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f683 	clz	r6, r3
 8000372:	2e00      	cmp	r6, #0
 8000374:	d14a      	bne.n	800040c <__udivmoddi4+0x1cc>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0x140>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80b8 	bhi.w	80004f0 <__udivmoddi4+0x2b0>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0103 	sbc.w	r1, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	468c      	mov	ip, r1
 800038a:	2d00      	cmp	r5, #0
 800038c:	d0a8      	beq.n	80002e0 <__udivmoddi4+0xa0>
 800038e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0xa0>
 8000394:	f1c2 0320 	rsb	r3, r2, #32
 8000398:	fa20 f603 	lsr.w	r6, r0, r3
 800039c:	4097      	lsls	r7, r2
 800039e:	fa01 f002 	lsl.w	r0, r1, r2
 80003a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a6:	40d9      	lsrs	r1, r3
 80003a8:	4330      	orrs	r0, r6
 80003aa:	0c03      	lsrs	r3, r0, #16
 80003ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80003b0:	fa1f f887 	uxth.w	r8, r7
 80003b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb06 f108 	mul.w	r1, r6, r8
 80003c0:	4299      	cmp	r1, r3
 80003c2:	fa04 f402 	lsl.w	r4, r4, r2
 80003c6:	d909      	bls.n	80003dc <__udivmoddi4+0x19c>
 80003c8:	18fb      	adds	r3, r7, r3
 80003ca:	f106 3cff 	add.w	ip, r6, #4294967295
 80003ce:	f080 808d 	bcs.w	80004ec <__udivmoddi4+0x2ac>
 80003d2:	4299      	cmp	r1, r3
 80003d4:	f240 808a 	bls.w	80004ec <__udivmoddi4+0x2ac>
 80003d8:	3e02      	subs	r6, #2
 80003da:	443b      	add	r3, r7
 80003dc:	1a5b      	subs	r3, r3, r1
 80003de:	b281      	uxth	r1, r0
 80003e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb00 f308 	mul.w	r3, r0, r8
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x1c4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f100 3cff 	add.w	ip, r0, #4294967295
 80003fa:	d273      	bcs.n	80004e4 <__udivmoddi4+0x2a4>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	d971      	bls.n	80004e4 <__udivmoddi4+0x2a4>
 8000400:	3802      	subs	r0, #2
 8000402:	4439      	add	r1, r7
 8000404:	1acb      	subs	r3, r1, r3
 8000406:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800040a:	e778      	b.n	80002fe <__udivmoddi4+0xbe>
 800040c:	f1c6 0c20 	rsb	ip, r6, #32
 8000410:	fa03 f406 	lsl.w	r4, r3, r6
 8000414:	fa22 f30c 	lsr.w	r3, r2, ip
 8000418:	431c      	orrs	r4, r3
 800041a:	fa20 f70c 	lsr.w	r7, r0, ip
 800041e:	fa01 f306 	lsl.w	r3, r1, r6
 8000422:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000426:	fa21 f10c 	lsr.w	r1, r1, ip
 800042a:	431f      	orrs	r7, r3
 800042c:	0c3b      	lsrs	r3, r7, #16
 800042e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000432:	fa1f f884 	uxth.w	r8, r4
 8000436:	fb0e 1119 	mls	r1, lr, r9, r1
 800043a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800043e:	fb09 fa08 	mul.w	sl, r9, r8
 8000442:	458a      	cmp	sl, r1
 8000444:	fa02 f206 	lsl.w	r2, r2, r6
 8000448:	fa00 f306 	lsl.w	r3, r0, r6
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x220>
 800044e:	1861      	adds	r1, r4, r1
 8000450:	f109 30ff 	add.w	r0, r9, #4294967295
 8000454:	d248      	bcs.n	80004e8 <__udivmoddi4+0x2a8>
 8000456:	458a      	cmp	sl, r1
 8000458:	d946      	bls.n	80004e8 <__udivmoddi4+0x2a8>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4421      	add	r1, r4
 8000460:	eba1 010a 	sub.w	r1, r1, sl
 8000464:	b2bf      	uxth	r7, r7
 8000466:	fbb1 f0fe 	udiv	r0, r1, lr
 800046a:	fb0e 1110 	mls	r1, lr, r0, r1
 800046e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000472:	fb00 f808 	mul.w	r8, r0, r8
 8000476:	45b8      	cmp	r8, r7
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x24a>
 800047a:	19e7      	adds	r7, r4, r7
 800047c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000480:	d22e      	bcs.n	80004e0 <__udivmoddi4+0x2a0>
 8000482:	45b8      	cmp	r8, r7
 8000484:	d92c      	bls.n	80004e0 <__udivmoddi4+0x2a0>
 8000486:	3802      	subs	r0, #2
 8000488:	4427      	add	r7, r4
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	eba7 0708 	sub.w	r7, r7, r8
 8000492:	fba0 8902 	umull	r8, r9, r0, r2
 8000496:	454f      	cmp	r7, r9
 8000498:	46c6      	mov	lr, r8
 800049a:	4649      	mov	r1, r9
 800049c:	d31a      	bcc.n	80004d4 <__udivmoddi4+0x294>
 800049e:	d017      	beq.n	80004d0 <__udivmoddi4+0x290>
 80004a0:	b15d      	cbz	r5, 80004ba <__udivmoddi4+0x27a>
 80004a2:	ebb3 020e 	subs.w	r2, r3, lr
 80004a6:	eb67 0701 	sbc.w	r7, r7, r1
 80004aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004ae:	40f2      	lsrs	r2, r6
 80004b0:	ea4c 0202 	orr.w	r2, ip, r2
 80004b4:	40f7      	lsrs	r7, r6
 80004b6:	e9c5 2700 	strd	r2, r7, [r5]
 80004ba:	2600      	movs	r6, #0
 80004bc:	4631      	mov	r1, r6
 80004be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c2:	462e      	mov	r6, r5
 80004c4:	4628      	mov	r0, r5
 80004c6:	e70b      	b.n	80002e0 <__udivmoddi4+0xa0>
 80004c8:	4606      	mov	r6, r0
 80004ca:	e6e9      	b.n	80002a0 <__udivmoddi4+0x60>
 80004cc:	4618      	mov	r0, r3
 80004ce:	e6fd      	b.n	80002cc <__udivmoddi4+0x8c>
 80004d0:	4543      	cmp	r3, r8
 80004d2:	d2e5      	bcs.n	80004a0 <__udivmoddi4+0x260>
 80004d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004d8:	eb69 0104 	sbc.w	r1, r9, r4
 80004dc:	3801      	subs	r0, #1
 80004de:	e7df      	b.n	80004a0 <__udivmoddi4+0x260>
 80004e0:	4608      	mov	r0, r1
 80004e2:	e7d2      	b.n	800048a <__udivmoddi4+0x24a>
 80004e4:	4660      	mov	r0, ip
 80004e6:	e78d      	b.n	8000404 <__udivmoddi4+0x1c4>
 80004e8:	4681      	mov	r9, r0
 80004ea:	e7b9      	b.n	8000460 <__udivmoddi4+0x220>
 80004ec:	4666      	mov	r6, ip
 80004ee:	e775      	b.n	80003dc <__udivmoddi4+0x19c>
 80004f0:	4630      	mov	r0, r6
 80004f2:	e74a      	b.n	800038a <__udivmoddi4+0x14a>
 80004f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f8:	4439      	add	r1, r7
 80004fa:	e713      	b.n	8000324 <__udivmoddi4+0xe4>
 80004fc:	3802      	subs	r0, #2
 80004fe:	443c      	add	r4, r7
 8000500:	e724      	b.n	800034c <__udivmoddi4+0x10c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000508:	b480      	push	{r7}
 800050a:	b085      	sub	sp, #20
 800050c:	af00      	add	r7, sp, #0
 800050e:	60f8      	str	r0, [r7, #12]
 8000510:	60b9      	str	r1, [r7, #8]
 8000512:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000514:	68fb      	ldr	r3, [r7, #12]
 8000516:	4a07      	ldr	r2, [pc, #28]	; (8000534 <vApplicationGetIdleTaskMemory+0x2c>)
 8000518:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800051a:	68bb      	ldr	r3, [r7, #8]
 800051c:	4a06      	ldr	r2, [pc, #24]	; (8000538 <vApplicationGetIdleTaskMemory+0x30>)
 800051e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	2280      	movs	r2, #128	; 0x80
 8000524:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000526:	bf00      	nop
 8000528:	3714      	adds	r7, #20
 800052a:	46bd      	mov	sp, r7
 800052c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop
 8000534:	200000d0 	.word	0x200000d0
 8000538:	20000184 	.word	0x20000184

0800053c <ft5336_Init>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Init(uint16_t DeviceAddr)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b082      	sub	sp, #8
 8000540:	af00      	add	r7, sp, #0
 8000542:	4603      	mov	r3, r0
 8000544:	80fb      	strh	r3, [r7, #6]
  /* Wait at least 200ms after power up before accessing registers
   * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
  TS_IO_Delay(200);
 8000546:	20c8      	movs	r0, #200	; 0xc8
 8000548:	f002 fbb0 	bl	8002cac <TS_IO_Delay>

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 800054c:	f000 fa7a 	bl	8000a44 <ft5336_I2C_InitializeIfRequired>
}
 8000550:	bf00      	nop
 8000552:	3708      	adds	r7, #8
 8000554:	46bd      	mov	sp, r7
 8000556:	bd80      	pop	{r7, pc}

08000558 <ft5336_Reset>:
  *         @note : Not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
 8000558:	b480      	push	{r7}
 800055a:	b083      	sub	sp, #12
 800055c:	af00      	add	r7, sp, #0
 800055e:	4603      	mov	r3, r0
 8000560:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 8000562:	bf00      	nop
 8000564:	370c      	adds	r7, #12
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr

0800056e <ft5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  DeviceAddr: I2C FT5336 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft5336_ReadID(uint16_t DeviceAddr)
{
 800056e:	b580      	push	{r7, lr}
 8000570:	b084      	sub	sp, #16
 8000572:	af00      	add	r7, sp, #0
 8000574:	4603      	mov	r3, r0
 8000576:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadId = 0;
 8000578:	2300      	movs	r3, #0
 800057a:	737b      	strb	r3, [r7, #13]
  uint8_t nbReadAttempts = 0;
 800057c:	2300      	movs	r3, #0
 800057e:	73fb      	strb	r3, [r7, #15]
  uint8_t bFoundDevice = 0; /* Device not found by default */
 8000580:	2300      	movs	r3, #0
 8000582:	73bb      	strb	r3, [r7, #14]

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8000584:	f000 fa5e 	bl	8000a44 <ft5336_I2C_InitializeIfRequired>

  /* At maximum 4 attempts to read ID : exit at first finding of the searched device ID */
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8000588:	2300      	movs	r3, #0
 800058a:	73fb      	strb	r3, [r7, #15]
 800058c:	e010      	b.n	80005b0 <ft5336_ReadID+0x42>
  {
    /* Read register FT5336_CHIP_ID_REG as DeviceID detection */
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 800058e:	88fb      	ldrh	r3, [r7, #6]
 8000590:	b2db      	uxtb	r3, r3
 8000592:	21a8      	movs	r1, #168	; 0xa8
 8000594:	4618      	mov	r0, r3
 8000596:	f002 fb6b 	bl	8002c70 <TS_IO_Read>
 800059a:	4603      	mov	r3, r0
 800059c:	737b      	strb	r3, [r7, #13]

    /* Found the searched device ID ? */
    if(ucReadId == FT5336_ID_VALUE)
 800059e:	7b7b      	ldrb	r3, [r7, #13]
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	2b51      	cmp	r3, #81	; 0x51
 80005a4:	d101      	bne.n	80005aa <ft5336_ReadID+0x3c>
    {
      /* Set device as found */
      bFoundDevice = 1;
 80005a6:	2301      	movs	r3, #1
 80005a8:	73bb      	strb	r3, [r7, #14]
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 80005aa:	7bfb      	ldrb	r3, [r7, #15]
 80005ac:	3301      	adds	r3, #1
 80005ae:	73fb      	strb	r3, [r7, #15]
 80005b0:	7bfb      	ldrb	r3, [r7, #15]
 80005b2:	2b02      	cmp	r3, #2
 80005b4:	d802      	bhi.n	80005bc <ft5336_ReadID+0x4e>
 80005b6:	7bbb      	ldrb	r3, [r7, #14]
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d0e8      	beq.n	800058e <ft5336_ReadID+0x20>
    }
  }

  /* Return the device ID value */
  return (ucReadId);
 80005bc:	7b7b      	ldrb	r3, [r7, #13]
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	b29b      	uxth	r3, r3
}
 80005c2:	4618      	mov	r0, r3
 80005c4:	3710      	adds	r7, #16
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}

080005ca <ft5336_TS_Start>:
  * @brief  Configures the touch Screen IC device to start detecting touches
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft5336_TS_Start(uint16_t DeviceAddr)
{
 80005ca:	b580      	push	{r7, lr}
 80005cc:	b082      	sub	sp, #8
 80005ce:	af00      	add	r7, sp, #0
 80005d0:	4603      	mov	r3, r0
 80005d2:	80fb      	strh	r3, [r7, #6]
  /* Minimum static configuration of FT5336 */
  FT5336_ASSERT(ft5336_TS_Configure(DeviceAddr));
 80005d4:	88fb      	ldrh	r3, [r7, #6]
 80005d6:	4618      	mov	r0, r3
 80005d8:	f000 fa44 	bl	8000a64 <ft5336_TS_Configure>

  /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft5336_TS_DisableIT(DeviceAddr);
 80005dc:	88fb      	ldrh	r3, [r7, #6]
 80005de:	4618      	mov	r0, r3
 80005e0:	f000 f932 	bl	8000848 <ft5336_TS_DisableIT>
}
 80005e4:	bf00      	nop
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}

080005ec <ft5336_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft5336_TS_DetectTouch(uint16_t DeviceAddr)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 80005f6:	2300      	movs	r3, #0
 80005f8:	73fb      	strb	r3, [r7, #15]

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 80005fa:	88fb      	ldrh	r3, [r7, #6]
 80005fc:	b2db      	uxtb	r3, r3
 80005fe:	2102      	movs	r1, #2
 8000600:	4618      	mov	r0, r3
 8000602:	f002 fb35 	bl	8002c70 <TS_IO_Read>
 8000606:	4603      	mov	r3, r0
 8000608:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT5336_TD_STAT_MASK;
 800060a:	7bfb      	ldrb	r3, [r7, #15]
 800060c:	b2db      	uxtb	r3, r3
 800060e:	f003 030f 	and.w	r3, r3, #15
 8000612:	b2db      	uxtb	r3, r3
 8000614:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 8000616:	7bfb      	ldrb	r3, [r7, #15]
 8000618:	b2db      	uxtb	r3, r3
 800061a:	2b05      	cmp	r3, #5
 800061c:	d901      	bls.n	8000622 <ft5336_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 800061e:	2300      	movs	r3, #0
 8000620:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft5336 driver internal global : current number of active touches */
  ft5336_handle.currActiveTouchNb = nbTouch;
 8000622:	7bfb      	ldrb	r3, [r7, #15]
 8000624:	b2da      	uxtb	r2, r3
 8000626:	4b05      	ldr	r3, [pc, #20]	; (800063c <ft5336_TS_DetectTouch+0x50>)
 8000628:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft5336_handle.currActiveTouchIdx = 0;
 800062a:	4b04      	ldr	r3, [pc, #16]	; (800063c <ft5336_TS_DetectTouch+0x50>)
 800062c:	2200      	movs	r2, #0
 800062e:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 8000630:	7bfb      	ldrb	r3, [r7, #15]
 8000632:	b2db      	uxtb	r3, r3
}
 8000634:	4618      	mov	r0, r3
 8000636:	3710      	adds	r7, #16
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	20000384 	.word	0x20000384

08000640 <ft5336_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft5336_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b086      	sub	sp, #24
 8000644:	af00      	add	r7, sp, #0
 8000646:	4603      	mov	r3, r0
 8000648:	60b9      	str	r1, [r7, #8]
 800064a:	607a      	str	r2, [r7, #4]
 800064c:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 800064e:	2300      	movs	r3, #0
 8000650:	74fb      	strb	r3, [r7, #19]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 8000652:	2300      	movs	r3, #0
 8000654:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressXHigh = 0;
 8000656:	2300      	movs	r3, #0
 8000658:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressYLow = 0;
 800065a:	2300      	movs	r3, #0
 800065c:	757b      	strb	r3, [r7, #21]
  uint8_t regAddressYHigh = 0;
 800065e:	2300      	movs	r3, #0
 8000660:	753b      	strb	r3, [r7, #20]

  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 8000662:	4b6d      	ldr	r3, [pc, #436]	; (8000818 <ft5336_TS_GetXY+0x1d8>)
 8000664:	789a      	ldrb	r2, [r3, #2]
 8000666:	4b6c      	ldr	r3, [pc, #432]	; (8000818 <ft5336_TS_GetXY+0x1d8>)
 8000668:	785b      	ldrb	r3, [r3, #1]
 800066a:	429a      	cmp	r2, r3
 800066c:	f080 80cf 	bcs.w	800080e <ft5336_TS_GetXY+0x1ce>
  {
    switch(ft5336_handle.currActiveTouchIdx)
 8000670:	4b69      	ldr	r3, [pc, #420]	; (8000818 <ft5336_TS_GetXY+0x1d8>)
 8000672:	789b      	ldrb	r3, [r3, #2]
 8000674:	2b09      	cmp	r3, #9
 8000676:	d871      	bhi.n	800075c <ft5336_TS_GetXY+0x11c>
 8000678:	a201      	add	r2, pc, #4	; (adr r2, 8000680 <ft5336_TS_GetXY+0x40>)
 800067a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800067e:	bf00      	nop
 8000680:	080006a9 	.word	0x080006a9
 8000684:	080006bb 	.word	0x080006bb
 8000688:	080006cd 	.word	0x080006cd
 800068c:	080006df 	.word	0x080006df
 8000690:	080006f1 	.word	0x080006f1
 8000694:	08000703 	.word	0x08000703
 8000698:	08000715 	.word	0x08000715
 800069c:	08000727 	.word	0x08000727
 80006a0:	08000739 	.word	0x08000739
 80006a4:	0800074b 	.word	0x0800074b
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 80006a8:	2304      	movs	r3, #4
 80006aa:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P1_XH_REG;
 80006ac:	2303      	movs	r3, #3
 80006ae:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P1_YL_REG;
 80006b0:	2306      	movs	r3, #6
 80006b2:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P1_YH_REG;
 80006b4:	2305      	movs	r3, #5
 80006b6:	753b      	strb	r3, [r7, #20]
      break;
 80006b8:	e051      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 80006ba:	230a      	movs	r3, #10
 80006bc:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P2_XH_REG;
 80006be:	2309      	movs	r3, #9
 80006c0:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P2_YL_REG;
 80006c2:	230c      	movs	r3, #12
 80006c4:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P2_YH_REG;
 80006c6:	230b      	movs	r3, #11
 80006c8:	753b      	strb	r3, [r7, #20]
      break;
 80006ca:	e048      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 80006cc:	2310      	movs	r3, #16
 80006ce:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P3_XH_REG;
 80006d0:	230f      	movs	r3, #15
 80006d2:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P3_YL_REG;
 80006d4:	2312      	movs	r3, #18
 80006d6:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P3_YH_REG;
 80006d8:	2311      	movs	r3, #17
 80006da:	753b      	strb	r3, [r7, #20]
      break;
 80006dc:	e03f      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 80006de:	2316      	movs	r3, #22
 80006e0:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P4_XH_REG;
 80006e2:	2315      	movs	r3, #21
 80006e4:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P4_YL_REG;
 80006e6:	2318      	movs	r3, #24
 80006e8:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P4_YH_REG;
 80006ea:	2317      	movs	r3, #23
 80006ec:	753b      	strb	r3, [r7, #20]
      break;
 80006ee:	e036      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 80006f0:	231c      	movs	r3, #28
 80006f2:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P5_XH_REG;
 80006f4:	231b      	movs	r3, #27
 80006f6:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P5_YL_REG;
 80006f8:	231e      	movs	r3, #30
 80006fa:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P5_YH_REG;
 80006fc:	231d      	movs	r3, #29
 80006fe:	753b      	strb	r3, [r7, #20]
      break;
 8000700:	e02d      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 8000702:	2322      	movs	r3, #34	; 0x22
 8000704:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P6_XH_REG;
 8000706:	2321      	movs	r3, #33	; 0x21
 8000708:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P6_YL_REG;
 800070a:	2324      	movs	r3, #36	; 0x24
 800070c:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P6_YH_REG;
 800070e:	2323      	movs	r3, #35	; 0x23
 8000710:	753b      	strb	r3, [r7, #20]
      break;
 8000712:	e024      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 8000714:	2328      	movs	r3, #40	; 0x28
 8000716:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P7_XH_REG;
 8000718:	2327      	movs	r3, #39	; 0x27
 800071a:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P7_YL_REG;
 800071c:	232a      	movs	r3, #42	; 0x2a
 800071e:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P7_YH_REG;
 8000720:	2329      	movs	r3, #41	; 0x29
 8000722:	753b      	strb	r3, [r7, #20]
      break;
 8000724:	e01b      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 8000726:	232e      	movs	r3, #46	; 0x2e
 8000728:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P8_XH_REG;
 800072a:	232d      	movs	r3, #45	; 0x2d
 800072c:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P8_YL_REG;
 800072e:	2330      	movs	r3, #48	; 0x30
 8000730:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P8_YH_REG;
 8000732:	232f      	movs	r3, #47	; 0x2f
 8000734:	753b      	strb	r3, [r7, #20]
      break;
 8000736:	e012      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 8000738:	2334      	movs	r3, #52	; 0x34
 800073a:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P9_XH_REG;
 800073c:	2333      	movs	r3, #51	; 0x33
 800073e:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P9_YL_REG;
 8000740:	2336      	movs	r3, #54	; 0x36
 8000742:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P9_YH_REG;
 8000744:	2335      	movs	r3, #53	; 0x35
 8000746:	753b      	strb	r3, [r7, #20]
      break;
 8000748:	e009      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 800074a:	233a      	movs	r3, #58	; 0x3a
 800074c:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P10_XH_REG;
 800074e:	2339      	movs	r3, #57	; 0x39
 8000750:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P10_YL_REG;
 8000752:	233c      	movs	r3, #60	; 0x3c
 8000754:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P10_YH_REG;
 8000756:	233b      	movs	r3, #59	; 0x3b
 8000758:	753b      	strb	r3, [r7, #20]
      break;
 800075a:	e000      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    default :
      break;
 800075c:	bf00      	nop

    } /* end switch(ft5336_handle.currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 800075e:	89fb      	ldrh	r3, [r7, #14]
 8000760:	b2db      	uxtb	r3, r3
 8000762:	7dfa      	ldrb	r2, [r7, #23]
 8000764:	4611      	mov	r1, r2
 8000766:	4618      	mov	r0, r3
 8000768:	f002 fa82 	bl	8002c70 <TS_IO_Read>
 800076c:	4603      	mov	r3, r0
 800076e:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 8000770:	7cfb      	ldrb	r3, [r7, #19]
 8000772:	b2db      	uxtb	r3, r3
 8000774:	b29a      	uxth	r2, r3
 8000776:	4b29      	ldr	r3, [pc, #164]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 8000778:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 800077a:	89fb      	ldrh	r3, [r7, #14]
 800077c:	b2db      	uxtb	r3, r3
 800077e:	7dba      	ldrb	r2, [r7, #22]
 8000780:	4611      	mov	r1, r2
 8000782:	4618      	mov	r0, r3
 8000784:	f002 fa74 	bl	8002c70 <TS_IO_Read>
 8000788:	4603      	mov	r3, r0
 800078a:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 800078c:	7cfb      	ldrb	r3, [r7, #19]
 800078e:	b2db      	uxtb	r3, r3
 8000790:	021b      	lsls	r3, r3, #8
 8000792:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8000796:	b21a      	sxth	r2, r3
 8000798:	4b20      	ldr	r3, [pc, #128]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 800079a:	881b      	ldrh	r3, [r3, #0]
 800079c:	b21b      	sxth	r3, r3
 800079e:	4313      	orrs	r3, r2
 80007a0:	b21b      	sxth	r3, r3
 80007a2:	b29a      	uxth	r2, r3
 80007a4:	4b1d      	ldr	r3, [pc, #116]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 80007a6:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 80007a8:	4b1c      	ldr	r3, [pc, #112]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 80007aa:	881a      	ldrh	r2, [r3, #0]
 80007ac:	68bb      	ldr	r3, [r7, #8]
 80007ae:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 80007b0:	89fb      	ldrh	r3, [r7, #14]
 80007b2:	b2db      	uxtb	r3, r3
 80007b4:	7d7a      	ldrb	r2, [r7, #21]
 80007b6:	4611      	mov	r1, r2
 80007b8:	4618      	mov	r0, r3
 80007ba:	f002 fa59 	bl	8002c70 <TS_IO_Read>
 80007be:	4603      	mov	r3, r0
 80007c0:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 80007c2:	7cfb      	ldrb	r3, [r7, #19]
 80007c4:	b2db      	uxtb	r3, r3
 80007c6:	b29a      	uxth	r2, r3
 80007c8:	4b14      	ldr	r3, [pc, #80]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 80007ca:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 80007cc:	89fb      	ldrh	r3, [r7, #14]
 80007ce:	b2db      	uxtb	r3, r3
 80007d0:	7d3a      	ldrb	r2, [r7, #20]
 80007d2:	4611      	mov	r1, r2
 80007d4:	4618      	mov	r0, r3
 80007d6:	f002 fa4b 	bl	8002c70 <TS_IO_Read>
 80007da:	4603      	mov	r3, r0
 80007dc:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 80007de:	7cfb      	ldrb	r3, [r7, #19]
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	021b      	lsls	r3, r3, #8
 80007e4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80007e8:	b21a      	sxth	r2, r3
 80007ea:	4b0c      	ldr	r3, [pc, #48]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 80007ec:	881b      	ldrh	r3, [r3, #0]
 80007ee:	b21b      	sxth	r3, r3
 80007f0:	4313      	orrs	r3, r2
 80007f2:	b21b      	sxth	r3, r3
 80007f4:	b29a      	uxth	r2, r3
 80007f6:	4b09      	ldr	r3, [pc, #36]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 80007f8:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 80007fa:	4b08      	ldr	r3, [pc, #32]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 80007fc:	881a      	ldrh	r2, [r3, #0]
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	801a      	strh	r2, [r3, #0]

    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 8000802:	4b05      	ldr	r3, [pc, #20]	; (8000818 <ft5336_TS_GetXY+0x1d8>)
 8000804:	789b      	ldrb	r3, [r3, #2]
 8000806:	3301      	adds	r3, #1
 8000808:	b2da      	uxtb	r2, r3
 800080a:	4b03      	ldr	r3, [pc, #12]	; (8000818 <ft5336_TS_GetXY+0x1d8>)
 800080c:	709a      	strb	r2, [r3, #2]

  } /* of if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb) */
}
 800080e:	bf00      	nop
 8000810:	3718      	adds	r7, #24
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	20000384 	.word	0x20000384
 800081c:	20000388 	.word	0x20000388

08000820 <ft5336_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_EnableIT(uint16_t DeviceAddr)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b084      	sub	sp, #16
 8000824:	af00      	add	r7, sp, #0
 8000826:	4603      	mov	r3, r0
 8000828:	80fb      	strh	r3, [r7, #6]
   uint8_t regValue = 0;
 800082a:	2300      	movs	r3, #0
 800082c:	73fb      	strb	r3, [r7, #15]
   regValue = (FT5336_G_MODE_INTERRUPT_TRIGGER & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 800082e:	2301      	movs	r3, #1
 8000830:	73fb      	strb	r3, [r7, #15]

   /* Set interrupt trigger mode in FT5336_GMODE_REG */
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 8000832:	88fb      	ldrh	r3, [r7, #6]
 8000834:	b2db      	uxtb	r3, r3
 8000836:	7bfa      	ldrb	r2, [r7, #15]
 8000838:	21a4      	movs	r1, #164	; 0xa4
 800083a:	4618      	mov	r0, r3
 800083c:	f002 f9fe 	bl	8002c3c <TS_IO_Write>
}
 8000840:	bf00      	nop
 8000842:	3710      	adds	r7, #16
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <ft5336_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_DisableIT(uint16_t DeviceAddr)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b084      	sub	sp, #16
 800084c:	af00      	add	r7, sp, #0
 800084e:	4603      	mov	r3, r0
 8000850:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 8000852:	2300      	movs	r3, #0
 8000854:	73fb      	strb	r3, [r7, #15]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 8000856:	2300      	movs	r3, #0
 8000858:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 800085a:	88fb      	ldrh	r3, [r7, #6]
 800085c:	b2db      	uxtb	r3, r3
 800085e:	7bfa      	ldrb	r2, [r7, #15]
 8000860:	21a4      	movs	r1, #164	; 0xa4
 8000862:	4618      	mov	r0, r3
 8000864:	f002 f9ea 	bl	8002c3c <TS_IO_Write>
}
 8000868:	bf00      	nop
 800086a:	3710      	adds	r7, #16
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}

08000870 <ft5336_TS_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	4603      	mov	r3, r0
 8000878:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
 800087a:	2300      	movs	r3, #0
}
 800087c:	4618      	mov	r0, r3
 800087e:	370c      	adds	r7, #12
 8000880:	46bd      	mov	sp, r7
 8000882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000886:	4770      	bx	lr

08000888 <ft5336_TS_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
 8000888:	b480      	push	{r7}
 800088a:	b083      	sub	sp, #12
 800088c:	af00      	add	r7, sp, #0
 800088e:	4603      	mov	r3, r0
 8000890:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT5336 */
}
 8000892:	bf00      	nop
 8000894:	370c      	adds	r7, #12
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr

0800089e <ft5336_TS_GetGestureID>:
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @param  pGestureId : Pointer to get last touch gesture Identification.
  * @retval None.
  */
void ft5336_TS_GetGestureID(uint16_t DeviceAddr, uint32_t * pGestureId)
{
 800089e:	b580      	push	{r7, lr}
 80008a0:	b084      	sub	sp, #16
 80008a2:	af00      	add	r7, sp, #0
 80008a4:	4603      	mov	r3, r0
 80008a6:	6039      	str	r1, [r7, #0]
 80008a8:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadData = 0;
 80008aa:	2300      	movs	r3, #0
 80008ac:	73fb      	strb	r3, [r7, #15]

  ucReadData = TS_IO_Read(DeviceAddr, FT5336_GEST_ID_REG);
 80008ae:	88fb      	ldrh	r3, [r7, #6]
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	2101      	movs	r1, #1
 80008b4:	4618      	mov	r0, r3
 80008b6:	f002 f9db 	bl	8002c70 <TS_IO_Read>
 80008ba:	4603      	mov	r3, r0
 80008bc:	73fb      	strb	r3, [r7, #15]

  * pGestureId = ucReadData;
 80008be:	7bfb      	ldrb	r3, [r7, #15]
 80008c0:	b2db      	uxtb	r3, r3
 80008c2:	461a      	mov	r2, r3
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	601a      	str	r2, [r3, #0]
}
 80008c8:	bf00      	nop
 80008ca:	3710      	adds	r7, #16
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}

080008d0 <ft5336_TS_GetTouchInfo>:
void ft5336_TS_GetTouchInfo(uint16_t   DeviceAddr,
                            uint32_t   touchIdx,
                            uint32_t * pWeight,
                            uint32_t * pArea,
                            uint32_t * pEvent)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b086      	sub	sp, #24
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	60b9      	str	r1, [r7, #8]
 80008d8:	607a      	str	r2, [r7, #4]
 80008da:	603b      	str	r3, [r7, #0]
 80008dc:	4603      	mov	r3, r0
 80008de:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	753b      	strb	r3, [r7, #20]
  uint8_t regAddressXHigh = 0;
 80008e4:	2300      	movs	r3, #0
 80008e6:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressPWeight = 0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressPMisc = 0;
 80008ec:	2300      	movs	r3, #0
 80008ee:	757b      	strb	r3, [r7, #21]

  if(touchIdx < ft5336_handle.currActiveTouchNb)
 80008f0:	4b4d      	ldr	r3, [pc, #308]	; (8000a28 <ft5336_TS_GetTouchInfo+0x158>)
 80008f2:	785b      	ldrb	r3, [r3, #1]
 80008f4:	461a      	mov	r2, r3
 80008f6:	68bb      	ldr	r3, [r7, #8]
 80008f8:	4293      	cmp	r3, r2
 80008fa:	f080 8090 	bcs.w	8000a1e <ft5336_TS_GetTouchInfo+0x14e>
 80008fe:	68bb      	ldr	r3, [r7, #8]
 8000900:	2b09      	cmp	r3, #9
 8000902:	d85d      	bhi.n	80009c0 <ft5336_TS_GetTouchInfo+0xf0>
 8000904:	a201      	add	r2, pc, #4	; (adr r2, 800090c <ft5336_TS_GetTouchInfo+0x3c>)
 8000906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800090a:	bf00      	nop
 800090c:	08000935 	.word	0x08000935
 8000910:	08000943 	.word	0x08000943
 8000914:	08000951 	.word	0x08000951
 8000918:	0800095f 	.word	0x0800095f
 800091c:	0800096d 	.word	0x0800096d
 8000920:	0800097b 	.word	0x0800097b
 8000924:	08000989 	.word	0x08000989
 8000928:	08000997 	.word	0x08000997
 800092c:	080009a5 	.word	0x080009a5
 8000930:	080009b3 	.word	0x080009b3
  {
    switch(touchIdx)
    {
    case 0 :
      regAddressXHigh   = FT5336_P1_XH_REG;
 8000934:	2303      	movs	r3, #3
 8000936:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P1_WEIGHT_REG;
 8000938:	2307      	movs	r3, #7
 800093a:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P1_MISC_REG;
 800093c:	2308      	movs	r3, #8
 800093e:	757b      	strb	r3, [r7, #21]
      break;
 8000940:	e03f      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 1 :
      regAddressXHigh   = FT5336_P2_XH_REG;
 8000942:	2309      	movs	r3, #9
 8000944:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P2_WEIGHT_REG;
 8000946:	230d      	movs	r3, #13
 8000948:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P2_MISC_REG;
 800094a:	230e      	movs	r3, #14
 800094c:	757b      	strb	r3, [r7, #21]
      break;
 800094e:	e038      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 2 :
      regAddressXHigh   = FT5336_P3_XH_REG;
 8000950:	230f      	movs	r3, #15
 8000952:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P3_WEIGHT_REG;
 8000954:	2313      	movs	r3, #19
 8000956:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P3_MISC_REG;
 8000958:	2314      	movs	r3, #20
 800095a:	757b      	strb	r3, [r7, #21]
      break;
 800095c:	e031      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 3 :
      regAddressXHigh   = FT5336_P4_XH_REG;
 800095e:	2315      	movs	r3, #21
 8000960:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P4_WEIGHT_REG;
 8000962:	2319      	movs	r3, #25
 8000964:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P4_MISC_REG;
 8000966:	231a      	movs	r3, #26
 8000968:	757b      	strb	r3, [r7, #21]
      break;
 800096a:	e02a      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 4 :
      regAddressXHigh   = FT5336_P5_XH_REG;
 800096c:	231b      	movs	r3, #27
 800096e:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P5_WEIGHT_REG;
 8000970:	231f      	movs	r3, #31
 8000972:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P5_MISC_REG;
 8000974:	2320      	movs	r3, #32
 8000976:	757b      	strb	r3, [r7, #21]
      break;
 8000978:	e023      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 5 :
      regAddressXHigh   = FT5336_P6_XH_REG;
 800097a:	2321      	movs	r3, #33	; 0x21
 800097c:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P6_WEIGHT_REG;
 800097e:	2325      	movs	r3, #37	; 0x25
 8000980:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P6_MISC_REG;
 8000982:	2326      	movs	r3, #38	; 0x26
 8000984:	757b      	strb	r3, [r7, #21]
      break;
 8000986:	e01c      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 6 :
      regAddressXHigh   = FT5336_P7_XH_REG;
 8000988:	2327      	movs	r3, #39	; 0x27
 800098a:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P7_WEIGHT_REG;
 800098c:	232b      	movs	r3, #43	; 0x2b
 800098e:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P7_MISC_REG;
 8000990:	232c      	movs	r3, #44	; 0x2c
 8000992:	757b      	strb	r3, [r7, #21]
      break;
 8000994:	e015      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 7 :
      regAddressXHigh   = FT5336_P8_XH_REG;
 8000996:	232d      	movs	r3, #45	; 0x2d
 8000998:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P8_WEIGHT_REG;
 800099a:	2331      	movs	r3, #49	; 0x31
 800099c:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P8_MISC_REG;
 800099e:	2332      	movs	r3, #50	; 0x32
 80009a0:	757b      	strb	r3, [r7, #21]
      break;
 80009a2:	e00e      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 8 :
      regAddressXHigh   = FT5336_P9_XH_REG;
 80009a4:	2333      	movs	r3, #51	; 0x33
 80009a6:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P9_WEIGHT_REG;
 80009a8:	2337      	movs	r3, #55	; 0x37
 80009aa:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P9_MISC_REG;
 80009ac:	2338      	movs	r3, #56	; 0x38
 80009ae:	757b      	strb	r3, [r7, #21]
      break;
 80009b0:	e007      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 9 :
      regAddressXHigh   = FT5336_P10_XH_REG;
 80009b2:	2339      	movs	r3, #57	; 0x39
 80009b4:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P10_WEIGHT_REG;
 80009b6:	233d      	movs	r3, #61	; 0x3d
 80009b8:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P10_MISC_REG;
 80009ba:	233e      	movs	r3, #62	; 0x3e
 80009bc:	757b      	strb	r3, [r7, #21]
      break;
 80009be:	e000      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    default :
      break;
 80009c0:	bf00      	nop

    } /* end switch(touchIdx) */

    /* Read Event Id of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 80009c2:	89fb      	ldrh	r3, [r7, #14]
 80009c4:	b2db      	uxtb	r3, r3
 80009c6:	7dfa      	ldrb	r2, [r7, #23]
 80009c8:	4611      	mov	r1, r2
 80009ca:	4618      	mov	r0, r3
 80009cc:	f002 f950 	bl	8002c70 <TS_IO_Read>
 80009d0:	4603      	mov	r3, r0
 80009d2:	753b      	strb	r3, [r7, #20]
    * pEvent = (ucReadData & FT5336_TOUCH_EVT_FLAG_MASK) >> FT5336_TOUCH_EVT_FLAG_SHIFT;
 80009d4:	7d3b      	ldrb	r3, [r7, #20]
 80009d6:	b2db      	uxtb	r3, r3
 80009d8:	119b      	asrs	r3, r3, #6
 80009da:	f003 0203 	and.w	r2, r3, #3
 80009de:	6a3b      	ldr	r3, [r7, #32]
 80009e0:	601a      	str	r2, [r3, #0]

    /* Read weight of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPWeight);
 80009e2:	89fb      	ldrh	r3, [r7, #14]
 80009e4:	b2db      	uxtb	r3, r3
 80009e6:	7dba      	ldrb	r2, [r7, #22]
 80009e8:	4611      	mov	r1, r2
 80009ea:	4618      	mov	r0, r3
 80009ec:	f002 f940 	bl	8002c70 <TS_IO_Read>
 80009f0:	4603      	mov	r3, r0
 80009f2:	753b      	strb	r3, [r7, #20]
    * pWeight = (ucReadData & FT5336_TOUCH_WEIGHT_MASK) >> FT5336_TOUCH_WEIGHT_SHIFT;
 80009f4:	7d3b      	ldrb	r3, [r7, #20]
 80009f6:	b2db      	uxtb	r3, r3
 80009f8:	461a      	mov	r2, r3
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	601a      	str	r2, [r3, #0]

    /* Read area of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPMisc);
 80009fe:	89fb      	ldrh	r3, [r7, #14]
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	7d7a      	ldrb	r2, [r7, #21]
 8000a04:	4611      	mov	r1, r2
 8000a06:	4618      	mov	r0, r3
 8000a08:	f002 f932 	bl	8002c70 <TS_IO_Read>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	753b      	strb	r3, [r7, #20]
    * pArea = (ucReadData & FT5336_TOUCH_AREA_MASK) >> FT5336_TOUCH_AREA_SHIFT;
 8000a10:	7d3b      	ldrb	r3, [r7, #20]
 8000a12:	b2db      	uxtb	r3, r3
 8000a14:	111b      	asrs	r3, r3, #4
 8000a16:	f003 0204 	and.w	r2, r3, #4
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	601a      	str	r2, [r3, #0]

  } /* of if(touchIdx < ft5336_handle.currActiveTouchNb) */
}
 8000a1e:	bf00      	nop
 8000a20:	3718      	adds	r7, #24
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	20000384 	.word	0x20000384

08000a2c <ft5336_Get_I2C_InitializedStatus>:
  * @brief  Return the status of I2C was initialized or not.
  * @param  None.
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
  return(ft5336_handle.i2cInitialized);
 8000a30:	4b03      	ldr	r3, [pc, #12]	; (8000a40 <ft5336_Get_I2C_InitializedStatus+0x14>)
 8000a32:	781b      	ldrb	r3, [r3, #0]
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	20000384 	.word	0x20000384

08000a44 <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 8000a48:	f7ff fff0 	bl	8000a2c <ft5336_Get_I2C_InitializedStatus>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d104      	bne.n	8000a5c <ft5336_I2C_InitializeIfRequired+0x18>
  {
    /* Initialize TS IO BUS layer (I2C) */
    TS_IO_Init();
 8000a52:	f002 f8e9 	bl	8002c28 <TS_IO_Init>

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 8000a56:	4b02      	ldr	r3, [pc, #8]	; (8000a60 <ft5336_I2C_InitializeIfRequired+0x1c>)
 8000a58:	2201      	movs	r2, #1
 8000a5a:	701a      	strb	r2, [r3, #0]
  }
}
 8000a5c:	bf00      	nop
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	20000384 	.word	0x20000384

08000a64 <ft5336_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT5336 Device address for communication on I2C Bus.
  * @retval Status FT5336_STATUS_OK or FT5336_STATUS_NOT_OK.
  */
static uint32_t ft5336_TS_Configure(uint16_t DeviceAddr)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b085      	sub	sp, #20
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT5336_STATUS_OK;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT5336 */

  return(status);
 8000a72:	68fb      	ldr	r3, [r7, #12]
}
 8000a74:	4618      	mov	r0, r3
 8000a76:	3714      	adds	r7, #20
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr

08000a80 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000a84:	f3bf 8f4f 	dsb	sy
}
 8000a88:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a8a:	f3bf 8f6f 	isb	sy
}
 8000a8e:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000a90:	4b0d      	ldr	r3, [pc, #52]	; (8000ac8 <SCB_EnableICache+0x48>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000a98:	f3bf 8f4f 	dsb	sy
}
 8000a9c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a9e:	f3bf 8f6f 	isb	sy
}
 8000aa2:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000aa4:	4b08      	ldr	r3, [pc, #32]	; (8000ac8 <SCB_EnableICache+0x48>)
 8000aa6:	695b      	ldr	r3, [r3, #20]
 8000aa8:	4a07      	ldr	r2, [pc, #28]	; (8000ac8 <SCB_EnableICache+0x48>)
 8000aaa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000aae:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000ab0:	f3bf 8f4f 	dsb	sy
}
 8000ab4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000ab6:	f3bf 8f6f 	isb	sy
}
 8000aba:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8000abc:	bf00      	nop
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop
 8000ac8:	e000ed00 	.word	0xe000ed00

08000acc <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b085      	sub	sp, #20
 8000ad0:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000ad2:	4b1f      	ldr	r3, [pc, #124]	; (8000b50 <SCB_EnableDCache+0x84>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000ada:	f3bf 8f4f 	dsb	sy
}
 8000ade:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000ae0:	4b1b      	ldr	r3, [pc, #108]	; (8000b50 <SCB_EnableDCache+0x84>)
 8000ae2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000ae6:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	0b5b      	lsrs	r3, r3, #13
 8000aec:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000af0:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	08db      	lsrs	r3, r3, #3
 8000af6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000afa:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	015a      	lsls	r2, r3, #5
 8000b00:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000b04:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000b06:	68ba      	ldr	r2, [r7, #8]
 8000b08:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000b0a:	4911      	ldr	r1, [pc, #68]	; (8000b50 <SCB_EnableDCache+0x84>)
 8000b0c:	4313      	orrs	r3, r2
 8000b0e:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000b12:	68bb      	ldr	r3, [r7, #8]
 8000b14:	1e5a      	subs	r2, r3, #1
 8000b16:	60ba      	str	r2, [r7, #8]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d1ef      	bne.n	8000afc <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	1e5a      	subs	r2, r3, #1
 8000b20:	60fa      	str	r2, [r7, #12]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d1e5      	bne.n	8000af2 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8000b26:	f3bf 8f4f 	dsb	sy
}
 8000b2a:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000b2c:	4b08      	ldr	r3, [pc, #32]	; (8000b50 <SCB_EnableDCache+0x84>)
 8000b2e:	695b      	ldr	r3, [r3, #20]
 8000b30:	4a07      	ldr	r2, [pc, #28]	; (8000b50 <SCB_EnableDCache+0x84>)
 8000b32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b36:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000b38:	f3bf 8f4f 	dsb	sy
}
 8000b3c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000b3e:	f3bf 8f6f 	isb	sy
}
 8000b42:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000b44:	bf00      	nop
 8000b46:	3714      	adds	r7, #20
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr
 8000b50:	e000ed00 	.word	0xe000ed00

08000b54 <calculPossibilitesRec>:
 * mangeant		: vaut 0 si piece posee la ou 1 si piece arrive en mangeant une piece (init a 0)
 *
 * retour		: indice de la prochaine case vide du tableau
 */
uint8_t calculPossibilitesRec(uint16_t line, uint16_t col, uint8_t color, struct cell *possibilites, uint8_t index, uint8_t mangeant)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b08e      	sub	sp, #56	; 0x38
 8000b58:	af02      	add	r7, sp, #8
 8000b5a:	607b      	str	r3, [r7, #4]
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	81fb      	strh	r3, [r7, #14]
 8000b60:	460b      	mov	r3, r1
 8000b62:	81bb      	strh	r3, [r7, #12]
 8000b64:	4613      	mov	r3, r2
 8000b66:	72fb      	strb	r3, [r7, #11]
	int8_t pas   = (color == 0) ? 1 : -1; // en fonction couleur on regarde lignes croissantes ou decroissantes
 8000b68:	7afb      	ldrb	r3, [r7, #11]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d101      	bne.n	8000b72 <calculPossibilitesRec+0x1e>
 8000b6e:	2301      	movs	r3, #1
 8000b70:	e001      	b.n	8000b76 <calculPossibilitesRec+0x22>
 8000b72:	f04f 33ff 	mov.w	r3, #4294967295
 8000b76:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	int8_t fin   = (color == 0) ? 7 : 0; // en fonction couleur pas meme arrivee
 8000b7a:	7afb      	ldrb	r3, [r7, #11]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d101      	bne.n	8000b84 <calculPossibilitesRec+0x30>
 8000b80:	2307      	movs	r3, #7
 8000b82:	e000      	b.n	8000b86 <calculPossibilitesRec+0x32>
 8000b84:	2300      	movs	r3, #0
 8000b86:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	int8_t debut = (color == 0) ? 0 : 7; // en fonction couleur pas meme arrivee
 8000b8a:	7afb      	ldrb	r3, [r7, #11]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d101      	bne.n	8000b94 <calculPossibilitesRec+0x40>
 8000b90:	2300      	movs	r3, #0
 8000b92:	e000      	b.n	8000b96 <calculPossibilitesRec+0x42>
 8000b94:	2307      	movs	r3, #7
 8000b96:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

	// Controle de la colonne de droite en avant :
	if(col < 7 && line != fin)
 8000b9a:	89bb      	ldrh	r3, [r7, #12]
 8000b9c:	2b06      	cmp	r3, #6
 8000b9e:	f200 808f 	bhi.w	8000cc0 <calculPossibilitesRec+0x16c>
 8000ba2:	89fa      	ldrh	r2, [r7, #14]
 8000ba4:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	f000 8089 	beq.w	8000cc0 <calculPossibilitesRec+0x16c>
	{
		// Controle colonne de droite en avant : piece presente
		if(chessboard[line + pas][col + 1].isFilled == 1)
 8000bae:	89fa      	ldrh	r2, [r7, #14]
 8000bb0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000bb4:	441a      	add	r2, r3
 8000bb6:	89bb      	ldrh	r3, [r7, #12]
 8000bb8:	3301      	adds	r3, #1
 8000bba:	49b5      	ldr	r1, [pc, #724]	; (8000e90 <calculPossibilitesRec+0x33c>)
 8000bbc:	00d2      	lsls	r2, r2, #3
 8000bbe:	4413      	add	r3, r2
 8000bc0:	00db      	lsls	r3, r3, #3
 8000bc2:	440b      	add	r3, r1
 8000bc4:	795b      	ldrb	r3, [r3, #5]
 8000bc6:	2b01      	cmp	r3, #1
 8000bc8:	d15c      	bne.n	8000c84 <calculPossibilitesRec+0x130>
		{
			if(chessboard[line + pas][col + 1].piece_color == color) ;//Une piece de sa couleur bloque
 8000bca:	89fa      	ldrh	r2, [r7, #14]
 8000bcc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000bd0:	441a      	add	r2, r3
 8000bd2:	89bb      	ldrh	r3, [r7, #12]
 8000bd4:	3301      	adds	r3, #1
 8000bd6:	49ae      	ldr	r1, [pc, #696]	; (8000e90 <calculPossibilitesRec+0x33c>)
 8000bd8:	00d2      	lsls	r2, r2, #3
 8000bda:	4413      	add	r3, r2
 8000bdc:	00db      	lsls	r3, r3, #3
 8000bde:	440b      	add	r3, r1
 8000be0:	799b      	ldrb	r3, [r3, #6]
 8000be2:	7afa      	ldrb	r2, [r7, #11]
 8000be4:	429a      	cmp	r2, r3
 8000be6:	d06b      	beq.n	8000cc0 <calculPossibilitesRec+0x16c>
			else if((col <= 5) && (line + pas != fin)) // Assez de cases pour sauter
 8000be8:	89bb      	ldrh	r3, [r7, #12]
 8000bea:	2b05      	cmp	r3, #5
 8000bec:	d868      	bhi.n	8000cc0 <calculPossibilitesRec+0x16c>
 8000bee:	89fa      	ldrh	r2, [r7, #14]
 8000bf0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000bf4:	441a      	add	r2, r3
 8000bf6:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 8000bfa:	429a      	cmp	r2, r3
 8000bfc:	d060      	beq.n	8000cc0 <calculPossibilitesRec+0x16c>
			{
				if(chessboard[line + 2 * pas][col + 2].isFilled == 0) // Pas de piece apres le saut
 8000bfe:	89fa      	ldrh	r2, [r7, #14]
 8000c00:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000c04:	005b      	lsls	r3, r3, #1
 8000c06:	441a      	add	r2, r3
 8000c08:	89bb      	ldrh	r3, [r7, #12]
 8000c0a:	3302      	adds	r3, #2
 8000c0c:	49a0      	ldr	r1, [pc, #640]	; (8000e90 <calculPossibilitesRec+0x33c>)
 8000c0e:	00d2      	lsls	r2, r2, #3
 8000c10:	4413      	add	r3, r2
 8000c12:	00db      	lsls	r3, r3, #3
 8000c14:	440b      	add	r3, r1
 8000c16:	795b      	ldrb	r3, [r3, #5]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d151      	bne.n	8000cc0 <calculPossibilitesRec+0x16c>
				{
					//Piece de l'autre couleur, place pour manger
					struct cell possible = {line + 2 * pas, col + 2};
 8000c1c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000c20:	b29b      	uxth	r3, r3
 8000c22:	005b      	lsls	r3, r3, #1
 8000c24:	b29a      	uxth	r2, r3
 8000c26:	89fb      	ldrh	r3, [r7, #14]
 8000c28:	4413      	add	r3, r2
 8000c2a:	b29b      	uxth	r3, r3
 8000c2c:	853b      	strh	r3, [r7, #40]	; 0x28
 8000c2e:	89bb      	ldrh	r3, [r7, #12]
 8000c30:	3302      	adds	r3, #2
 8000c32:	b29b      	uxth	r3, r3
 8000c34:	857b      	strh	r3, [r7, #42]	; 0x2a
					possibilites[index] = possible;
 8000c36:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000c3a:	009b      	lsls	r3, r3, #2
 8000c3c:	687a      	ldr	r2, [r7, #4]
 8000c3e:	4413      	add	r3, r2
 8000c40:	461a      	mov	r2, r3
 8000c42:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c46:	6818      	ldr	r0, [r3, #0]
 8000c48:	6010      	str	r0, [r2, #0]
					index++;
 8000c4a:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000c4e:	3301      	adds	r3, #1
 8000c50:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
					index = calculPossibilitesRec(line + 2 * pas, col + 2, color, possibilites, index, 1);
 8000c54:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000c58:	b29b      	uxth	r3, r3
 8000c5a:	005b      	lsls	r3, r3, #1
 8000c5c:	b29a      	uxth	r2, r3
 8000c5e:	89fb      	ldrh	r3, [r7, #14]
 8000c60:	4413      	add	r3, r2
 8000c62:	b298      	uxth	r0, r3
 8000c64:	89bb      	ldrh	r3, [r7, #12]
 8000c66:	3302      	adds	r3, #2
 8000c68:	b299      	uxth	r1, r3
 8000c6a:	7afa      	ldrb	r2, [r7, #11]
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	9301      	str	r3, [sp, #4]
 8000c70:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000c74:	9300      	str	r3, [sp, #0]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	f7ff ff6c 	bl	8000b54 <calculPossibilitesRec>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
 8000c82:	e01d      	b.n	8000cc0 <calculPossibilitesRec+0x16c>
				}
			}
		}
		// Controle colonne de droite : pas de piece et pas en train de manger
		else if (mangeant == 0)
 8000c84:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d119      	bne.n	8000cc0 <calculPossibilitesRec+0x16c>
		{
			struct cell possible = {line + pas, col + 1};
 8000c8c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000c90:	b29a      	uxth	r2, r3
 8000c92:	89fb      	ldrh	r3, [r7, #14]
 8000c94:	4413      	add	r3, r2
 8000c96:	b29b      	uxth	r3, r3
 8000c98:	84bb      	strh	r3, [r7, #36]	; 0x24
 8000c9a:	89bb      	ldrh	r3, [r7, #12]
 8000c9c:	3301      	adds	r3, #1
 8000c9e:	b29b      	uxth	r3, r3
 8000ca0:	84fb      	strh	r3, [r7, #38]	; 0x26
			possibilites[index] = possible;
 8000ca2:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000ca6:	009b      	lsls	r3, r3, #2
 8000ca8:	687a      	ldr	r2, [r7, #4]
 8000caa:	4413      	add	r3, r2
 8000cac:	461a      	mov	r2, r3
 8000cae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cb2:	6818      	ldr	r0, [r3, #0]
 8000cb4:	6010      	str	r0, [r2, #0]
			index++;
 8000cb6:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000cba:	3301      	adds	r3, #1
 8000cbc:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
		}
	}
	// Controle colonne de droite en arriere : piece presente
	if(col < 7 && line != debut)
 8000cc0:	89bb      	ldrh	r3, [r7, #12]
 8000cc2:	2b06      	cmp	r3, #6
 8000cc4:	d86e      	bhi.n	8000da4 <calculPossibilitesRec+0x250>
 8000cc6:	89fa      	ldrh	r2, [r7, #14]
 8000cc8:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8000ccc:	429a      	cmp	r2, r3
 8000cce:	d069      	beq.n	8000da4 <calculPossibilitesRec+0x250>
	{
		if(chessboard[line - pas][col + 1].isFilled == 1)
 8000cd0:	89fa      	ldrh	r2, [r7, #14]
 8000cd2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000cd6:	1ad2      	subs	r2, r2, r3
 8000cd8:	89bb      	ldrh	r3, [r7, #12]
 8000cda:	3301      	adds	r3, #1
 8000cdc:	496c      	ldr	r1, [pc, #432]	; (8000e90 <calculPossibilitesRec+0x33c>)
 8000cde:	00d2      	lsls	r2, r2, #3
 8000ce0:	4413      	add	r3, r2
 8000ce2:	00db      	lsls	r3, r3, #3
 8000ce4:	440b      	add	r3, r1
 8000ce6:	795b      	ldrb	r3, [r3, #5]
 8000ce8:	2b01      	cmp	r3, #1
 8000cea:	d15b      	bne.n	8000da4 <calculPossibilitesRec+0x250>
		{
			if(chessboard[line - pas][col + 1].piece_color == color) ;//Une piece de sa couleur bloque
 8000cec:	89fa      	ldrh	r2, [r7, #14]
 8000cee:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000cf2:	1ad2      	subs	r2, r2, r3
 8000cf4:	89bb      	ldrh	r3, [r7, #12]
 8000cf6:	3301      	adds	r3, #1
 8000cf8:	4965      	ldr	r1, [pc, #404]	; (8000e90 <calculPossibilitesRec+0x33c>)
 8000cfa:	00d2      	lsls	r2, r2, #3
 8000cfc:	4413      	add	r3, r2
 8000cfe:	00db      	lsls	r3, r3, #3
 8000d00:	440b      	add	r3, r1
 8000d02:	799b      	ldrb	r3, [r3, #6]
 8000d04:	7afa      	ldrb	r2, [r7, #11]
 8000d06:	429a      	cmp	r2, r3
 8000d08:	d04c      	beq.n	8000da4 <calculPossibilitesRec+0x250>
			else if((col <= 5) && (line - pas != debut)) // Assez de cases pour sauter
 8000d0a:	89bb      	ldrh	r3, [r7, #12]
 8000d0c:	2b05      	cmp	r3, #5
 8000d0e:	d849      	bhi.n	8000da4 <calculPossibilitesRec+0x250>
 8000d10:	89fa      	ldrh	r2, [r7, #14]
 8000d12:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000d16:	1ad2      	subs	r2, r2, r3
 8000d18:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8000d1c:	429a      	cmp	r2, r3
 8000d1e:	d041      	beq.n	8000da4 <calculPossibilitesRec+0x250>
			{
				if(chessboard[line - 2 * pas][col + 2].isFilled == 0) // Pas de piece apres le saut
 8000d20:	89fa      	ldrh	r2, [r7, #14]
 8000d22:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000d26:	005b      	lsls	r3, r3, #1
 8000d28:	1ad2      	subs	r2, r2, r3
 8000d2a:	89bb      	ldrh	r3, [r7, #12]
 8000d2c:	3302      	adds	r3, #2
 8000d2e:	4958      	ldr	r1, [pc, #352]	; (8000e90 <calculPossibilitesRec+0x33c>)
 8000d30:	00d2      	lsls	r2, r2, #3
 8000d32:	4413      	add	r3, r2
 8000d34:	00db      	lsls	r3, r3, #3
 8000d36:	440b      	add	r3, r1
 8000d38:	795b      	ldrb	r3, [r3, #5]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d132      	bne.n	8000da4 <calculPossibilitesRec+0x250>
				{
					//=> Piece de l'autre couleur, place pour manger
					struct cell possible = {line - 2 * pas, col + 2};
 8000d3e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000d42:	b29b      	uxth	r3, r3
 8000d44:	005b      	lsls	r3, r3, #1
 8000d46:	b29b      	uxth	r3, r3
 8000d48:	89fa      	ldrh	r2, [r7, #14]
 8000d4a:	1ad3      	subs	r3, r2, r3
 8000d4c:	b29b      	uxth	r3, r3
 8000d4e:	843b      	strh	r3, [r7, #32]
 8000d50:	89bb      	ldrh	r3, [r7, #12]
 8000d52:	3302      	adds	r3, #2
 8000d54:	b29b      	uxth	r3, r3
 8000d56:	847b      	strh	r3, [r7, #34]	; 0x22
					possibilites[index] = possible;
 8000d58:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000d5c:	009b      	lsls	r3, r3, #2
 8000d5e:	687a      	ldr	r2, [r7, #4]
 8000d60:	4413      	add	r3, r2
 8000d62:	461a      	mov	r2, r3
 8000d64:	f107 0320 	add.w	r3, r7, #32
 8000d68:	6818      	ldr	r0, [r3, #0]
 8000d6a:	6010      	str	r0, [r2, #0]
					index++;
 8000d6c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000d70:	3301      	adds	r3, #1
 8000d72:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
					index = calculPossibilitesRec(line - 2 * pas, col + 2, color, possibilites, index, 1);
 8000d76:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000d7a:	b29b      	uxth	r3, r3
 8000d7c:	005b      	lsls	r3, r3, #1
 8000d7e:	b29b      	uxth	r3, r3
 8000d80:	89fa      	ldrh	r2, [r7, #14]
 8000d82:	1ad3      	subs	r3, r2, r3
 8000d84:	b298      	uxth	r0, r3
 8000d86:	89bb      	ldrh	r3, [r7, #12]
 8000d88:	3302      	adds	r3, #2
 8000d8a:	b299      	uxth	r1, r3
 8000d8c:	7afa      	ldrb	r2, [r7, #11]
 8000d8e:	2301      	movs	r3, #1
 8000d90:	9301      	str	r3, [sp, #4]
 8000d92:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000d96:	9300      	str	r3, [sp, #0]
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	f7ff fedb 	bl	8000b54 <calculPossibilitesRec>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
				}
			}
		}
	}
	// Controle de la colonne de gauche en avant :
	if(col > 0 && line != fin)
 8000da4:	89bb      	ldrh	r3, [r7, #12]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	f000 8092 	beq.w	8000ed0 <calculPossibilitesRec+0x37c>
 8000dac:	89fa      	ldrh	r2, [r7, #14]
 8000dae:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 8000db2:	429a      	cmp	r2, r3
 8000db4:	f000 808c 	beq.w	8000ed0 <calculPossibilitesRec+0x37c>
	{
		// Controle colonne de gauche : piece presente
		if(chessboard[line + pas][col - 1].isFilled == 1)
 8000db8:	89fa      	ldrh	r2, [r7, #14]
 8000dba:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000dbe:	441a      	add	r2, r3
 8000dc0:	89bb      	ldrh	r3, [r7, #12]
 8000dc2:	3b01      	subs	r3, #1
 8000dc4:	4932      	ldr	r1, [pc, #200]	; (8000e90 <calculPossibilitesRec+0x33c>)
 8000dc6:	00d2      	lsls	r2, r2, #3
 8000dc8:	4413      	add	r3, r2
 8000dca:	00db      	lsls	r3, r3, #3
 8000dcc:	440b      	add	r3, r1
 8000dce:	795b      	ldrb	r3, [r3, #5]
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	d15f      	bne.n	8000e94 <calculPossibilitesRec+0x340>
		{
			if(chessboard[line + pas][col - 1].piece_color == color) ;//Une piece de sa couleur bloque
 8000dd4:	89fa      	ldrh	r2, [r7, #14]
 8000dd6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000dda:	441a      	add	r2, r3
 8000ddc:	89bb      	ldrh	r3, [r7, #12]
 8000dde:	3b01      	subs	r3, #1
 8000de0:	492b      	ldr	r1, [pc, #172]	; (8000e90 <calculPossibilitesRec+0x33c>)
 8000de2:	00d2      	lsls	r2, r2, #3
 8000de4:	4413      	add	r3, r2
 8000de6:	00db      	lsls	r3, r3, #3
 8000de8:	440b      	add	r3, r1
 8000dea:	799b      	ldrb	r3, [r3, #6]
 8000dec:	7afa      	ldrb	r2, [r7, #11]
 8000dee:	429a      	cmp	r2, r3
 8000df0:	d06e      	beq.n	8000ed0 <calculPossibilitesRec+0x37c>
			else if((col >= 2) && (line + pas != fin)) // Assez de cases pour sauter
 8000df2:	89bb      	ldrh	r3, [r7, #12]
 8000df4:	2b01      	cmp	r3, #1
 8000df6:	d96b      	bls.n	8000ed0 <calculPossibilitesRec+0x37c>
 8000df8:	89fa      	ldrh	r2, [r7, #14]
 8000dfa:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000dfe:	441a      	add	r2, r3
 8000e00:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 8000e04:	429a      	cmp	r2, r3
 8000e06:	d063      	beq.n	8000ed0 <calculPossibilitesRec+0x37c>
			{
				if(chessboard[line + 2 * pas][col - 2].isFilled == 0) // Pas de piece apres le saut
 8000e08:	89fa      	ldrh	r2, [r7, #14]
 8000e0a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000e0e:	005b      	lsls	r3, r3, #1
 8000e10:	441a      	add	r2, r3
 8000e12:	89bb      	ldrh	r3, [r7, #12]
 8000e14:	3b02      	subs	r3, #2
 8000e16:	491e      	ldr	r1, [pc, #120]	; (8000e90 <calculPossibilitesRec+0x33c>)
 8000e18:	00d2      	lsls	r2, r2, #3
 8000e1a:	4413      	add	r3, r2
 8000e1c:	00db      	lsls	r3, r3, #3
 8000e1e:	440b      	add	r3, r1
 8000e20:	795b      	ldrb	r3, [r3, #5]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d154      	bne.n	8000ed0 <calculPossibilitesRec+0x37c>
				{
					//Piece de l'autre couleur, place pour manger
					struct cell possible = {line + 2 * pas, col - 2};
 8000e26:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000e2a:	b29b      	uxth	r3, r3
 8000e2c:	005b      	lsls	r3, r3, #1
 8000e2e:	b29a      	uxth	r2, r3
 8000e30:	89fb      	ldrh	r3, [r7, #14]
 8000e32:	4413      	add	r3, r2
 8000e34:	b29b      	uxth	r3, r3
 8000e36:	83bb      	strh	r3, [r7, #28]
 8000e38:	89bb      	ldrh	r3, [r7, #12]
 8000e3a:	3b02      	subs	r3, #2
 8000e3c:	b29b      	uxth	r3, r3
 8000e3e:	83fb      	strh	r3, [r7, #30]
					possibilites[index] = possible;
 8000e40:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000e44:	009b      	lsls	r3, r3, #2
 8000e46:	687a      	ldr	r2, [r7, #4]
 8000e48:	4413      	add	r3, r2
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	f107 031c 	add.w	r3, r7, #28
 8000e50:	6818      	ldr	r0, [r3, #0]
 8000e52:	6010      	str	r0, [r2, #0]
					index++;
 8000e54:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000e58:	3301      	adds	r3, #1
 8000e5a:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
					index = calculPossibilitesRec(line + 2 * pas, col - 2, color, possibilites, index, 1);
 8000e5e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000e62:	b29b      	uxth	r3, r3
 8000e64:	005b      	lsls	r3, r3, #1
 8000e66:	b29a      	uxth	r2, r3
 8000e68:	89fb      	ldrh	r3, [r7, #14]
 8000e6a:	4413      	add	r3, r2
 8000e6c:	b298      	uxth	r0, r3
 8000e6e:	89bb      	ldrh	r3, [r7, #12]
 8000e70:	3b02      	subs	r3, #2
 8000e72:	b299      	uxth	r1, r3
 8000e74:	7afa      	ldrb	r2, [r7, #11]
 8000e76:	2301      	movs	r3, #1
 8000e78:	9301      	str	r3, [sp, #4]
 8000e7a:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000e7e:	9300      	str	r3, [sp, #0]
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	f7ff fe67 	bl	8000b54 <calculPossibilitesRec>
 8000e86:	4603      	mov	r3, r0
 8000e88:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
 8000e8c:	e020      	b.n	8000ed0 <calculPossibilitesRec+0x37c>
 8000e8e:	bf00      	nop
 8000e90:	200080cc 	.word	0x200080cc
				}
			}
		}
		// Controle colonne de gauche : pas de piece et pas en train de manger
		else if (mangeant == 0)
 8000e94:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d119      	bne.n	8000ed0 <calculPossibilitesRec+0x37c>
		{
			struct cell possible = {line + pas, col - 1};
 8000e9c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000ea0:	b29a      	uxth	r2, r3
 8000ea2:	89fb      	ldrh	r3, [r7, #14]
 8000ea4:	4413      	add	r3, r2
 8000ea6:	b29b      	uxth	r3, r3
 8000ea8:	833b      	strh	r3, [r7, #24]
 8000eaa:	89bb      	ldrh	r3, [r7, #12]
 8000eac:	3b01      	subs	r3, #1
 8000eae:	b29b      	uxth	r3, r3
 8000eb0:	837b      	strh	r3, [r7, #26]
			possibilites[index] = possible;
 8000eb2:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000eb6:	009b      	lsls	r3, r3, #2
 8000eb8:	687a      	ldr	r2, [r7, #4]
 8000eba:	4413      	add	r3, r2
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	f107 0318 	add.w	r3, r7, #24
 8000ec2:	6818      	ldr	r0, [r3, #0]
 8000ec4:	6010      	str	r0, [r2, #0]
			index++;
 8000ec6:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000eca:	3301      	adds	r3, #1
 8000ecc:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
		}
	}
	// Controle colonne de droite en arriere : piece presente
	if(col > 0 && line != debut)
 8000ed0:	89bb      	ldrh	r3, [r7, #12]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d06e      	beq.n	8000fb4 <calculPossibilitesRec+0x460>
 8000ed6:	89fa      	ldrh	r2, [r7, #14]
 8000ed8:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8000edc:	429a      	cmp	r2, r3
 8000ede:	d069      	beq.n	8000fb4 <calculPossibilitesRec+0x460>
	{
		if(chessboard[line + pas][col - 1].isFilled == 1)
 8000ee0:	89fa      	ldrh	r2, [r7, #14]
 8000ee2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000ee6:	441a      	add	r2, r3
 8000ee8:	89bb      	ldrh	r3, [r7, #12]
 8000eea:	3b01      	subs	r3, #1
 8000eec:	4934      	ldr	r1, [pc, #208]	; (8000fc0 <calculPossibilitesRec+0x46c>)
 8000eee:	00d2      	lsls	r2, r2, #3
 8000ef0:	4413      	add	r3, r2
 8000ef2:	00db      	lsls	r3, r3, #3
 8000ef4:	440b      	add	r3, r1
 8000ef6:	795b      	ldrb	r3, [r3, #5]
 8000ef8:	2b01      	cmp	r3, #1
 8000efa:	d15b      	bne.n	8000fb4 <calculPossibilitesRec+0x460>
		{
			if(chessboard[line - pas][col - 1].piece_color == color) ;//Une piece de sa couleur bloque
 8000efc:	89fa      	ldrh	r2, [r7, #14]
 8000efe:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000f02:	1ad2      	subs	r2, r2, r3
 8000f04:	89bb      	ldrh	r3, [r7, #12]
 8000f06:	3b01      	subs	r3, #1
 8000f08:	492d      	ldr	r1, [pc, #180]	; (8000fc0 <calculPossibilitesRec+0x46c>)
 8000f0a:	00d2      	lsls	r2, r2, #3
 8000f0c:	4413      	add	r3, r2
 8000f0e:	00db      	lsls	r3, r3, #3
 8000f10:	440b      	add	r3, r1
 8000f12:	799b      	ldrb	r3, [r3, #6]
 8000f14:	7afa      	ldrb	r2, [r7, #11]
 8000f16:	429a      	cmp	r2, r3
 8000f18:	d04c      	beq.n	8000fb4 <calculPossibilitesRec+0x460>
			else if((col >= 2) && (line - pas != debut)) // Assez de cases pour sauter
 8000f1a:	89bb      	ldrh	r3, [r7, #12]
 8000f1c:	2b01      	cmp	r3, #1
 8000f1e:	d949      	bls.n	8000fb4 <calculPossibilitesRec+0x460>
 8000f20:	89fa      	ldrh	r2, [r7, #14]
 8000f22:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000f26:	1ad2      	subs	r2, r2, r3
 8000f28:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8000f2c:	429a      	cmp	r2, r3
 8000f2e:	d041      	beq.n	8000fb4 <calculPossibilitesRec+0x460>
			{
				if(chessboard[line - 2 * pas][col - 2].isFilled == 0) // Pas de piece apres le saut
 8000f30:	89fa      	ldrh	r2, [r7, #14]
 8000f32:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000f36:	005b      	lsls	r3, r3, #1
 8000f38:	1ad2      	subs	r2, r2, r3
 8000f3a:	89bb      	ldrh	r3, [r7, #12]
 8000f3c:	3b02      	subs	r3, #2
 8000f3e:	4920      	ldr	r1, [pc, #128]	; (8000fc0 <calculPossibilitesRec+0x46c>)
 8000f40:	00d2      	lsls	r2, r2, #3
 8000f42:	4413      	add	r3, r2
 8000f44:	00db      	lsls	r3, r3, #3
 8000f46:	440b      	add	r3, r1
 8000f48:	795b      	ldrb	r3, [r3, #5]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d132      	bne.n	8000fb4 <calculPossibilitesRec+0x460>
				{
					//Piece de l'autre couleur, place pour manger
					struct cell possible = {line - 2 * pas, col - 2};
 8000f4e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000f52:	b29b      	uxth	r3, r3
 8000f54:	005b      	lsls	r3, r3, #1
 8000f56:	b29b      	uxth	r3, r3
 8000f58:	89fa      	ldrh	r2, [r7, #14]
 8000f5a:	1ad3      	subs	r3, r2, r3
 8000f5c:	b29b      	uxth	r3, r3
 8000f5e:	82bb      	strh	r3, [r7, #20]
 8000f60:	89bb      	ldrh	r3, [r7, #12]
 8000f62:	3b02      	subs	r3, #2
 8000f64:	b29b      	uxth	r3, r3
 8000f66:	82fb      	strh	r3, [r7, #22]
					possibilites[index] = possible;
 8000f68:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	687a      	ldr	r2, [r7, #4]
 8000f70:	4413      	add	r3, r2
 8000f72:	461a      	mov	r2, r3
 8000f74:	f107 0314 	add.w	r3, r7, #20
 8000f78:	6818      	ldr	r0, [r3, #0]
 8000f7a:	6010      	str	r0, [r2, #0]
					index++;
 8000f7c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000f80:	3301      	adds	r3, #1
 8000f82:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
					index = calculPossibilitesRec(line - 2 * pas, col - 2, color, possibilites, index, 1);
 8000f86:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000f8a:	b29b      	uxth	r3, r3
 8000f8c:	005b      	lsls	r3, r3, #1
 8000f8e:	b29b      	uxth	r3, r3
 8000f90:	89fa      	ldrh	r2, [r7, #14]
 8000f92:	1ad3      	subs	r3, r2, r3
 8000f94:	b298      	uxth	r0, r3
 8000f96:	89bb      	ldrh	r3, [r7, #12]
 8000f98:	3b02      	subs	r3, #2
 8000f9a:	b299      	uxth	r1, r3
 8000f9c:	7afa      	ldrb	r2, [r7, #11]
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	9301      	str	r3, [sp, #4]
 8000fa2:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000fa6:	9300      	str	r3, [sp, #0]
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	f7ff fdd3 	bl	8000b54 <calculPossibilitesRec>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
				}
			}
		}
	}
	return index;
 8000fb4:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38

}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3730      	adds	r7, #48	; 0x30
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	200080cc 	.word	0x200080cc

08000fc4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fc4:	b5b0      	push	{r4, r5, r7, lr}
 8000fc6:	b0a4      	sub	sp, #144	; 0x90
 8000fc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	//uint32_t potl,potr,joystick_h, joystick_v;
	ADC_ChannelConfTypeDef sConfig = {0};
 8000fca:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
 8000fd2:	605a      	str	r2, [r3, #4]
 8000fd4:	609a      	str	r2, [r3, #8]
 8000fd6:	60da      	str	r2, [r3, #12]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* USER CODE END 1 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8000fe4:	f7ff fd4c 	bl	8000a80 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8000fe8:	f7ff fd70 	bl	8000acc <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fec:	f003 ff8a 	bl	8004f04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ff0:	f000 f8f4 	bl	80011dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ff4:	f000 febc 	bl	8001d70 <MX_GPIO_Init>
  MX_ADC3_Init();
 8000ff8:	f000 f9b4 	bl	8001364 <MX_ADC3_Init>
  MX_DMA2D_Init();
 8000ffc:	f000 fa2e 	bl	800145c <MX_DMA2D_Init>
  MX_FMC_Init();
 8001000:	f000 fe66 	bl	8001cd0 <MX_FMC_Init>
  MX_I2C1_Init();
 8001004:	f000 fa5c 	bl	80014c0 <MX_I2C1_Init>
  MX_I2C3_Init();
 8001008:	f000 fa9a 	bl	8001540 <MX_I2C3_Init>
  MX_LTDC_Init();
 800100c:	f000 fad8 	bl	80015c0 <MX_LTDC_Init>
  MX_RTC_Init();
 8001010:	f000 fb58 	bl	80016c4 <MX_RTC_Init>
  MX_SPI2_Init();
 8001014:	f000 fbfc 	bl	8001810 <MX_SPI2_Init>
  MX_TIM1_Init();
 8001018:	f000 fc38 	bl	800188c <MX_TIM1_Init>
  MX_TIM2_Init();
 800101c:	f000 fc8a 	bl	8001934 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001020:	f000 fcd6 	bl	80019d0 <MX_TIM3_Init>
  MX_TIM5_Init();
 8001024:	f000 fd22 	bl	8001a6c <MX_TIM5_Init>
  MX_TIM8_Init();
 8001028:	f000 fd6e 	bl	8001b08 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 800102c:	f000 fdf0 	bl	8001c10 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8001030:	f000 fe1e 	bl	8001c70 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 8001034:	f000 f944 	bl	80012c0 <MX_ADC1_Init>
  MX_DAC_Init();
 8001038:	f000 f9e6 	bl	8001408 <MX_DAC_Init>
  MX_UART7_Init();
 800103c:	f000 fdb8 	bl	8001bb0 <MX_UART7_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_Init();
 8001040:	f001 fe40 	bl	8002cc4 <BSP_LCD_Init>
    BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 8001044:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8001048:	2000      	movs	r0, #0
 800104a:	f001 fed3 	bl	8002df4 <BSP_LCD_LayerDefaultInit>
    BSP_LCD_LayerDefaultInit(1, LCD_FB_START_ADDRESS+ BSP_LCD_GetXSize()*BSP_LCD_GetYSize()*4);
 800104e:	f001 fea9 	bl	8002da4 <BSP_LCD_GetXSize>
 8001052:	4604      	mov	r4, r0
 8001054:	f001 feba 	bl	8002dcc <BSP_LCD_GetYSize>
 8001058:	4603      	mov	r3, r0
 800105a:	fb03 f304 	mul.w	r3, r3, r4
 800105e:	f103 5340 	add.w	r3, r3, #805306368	; 0x30000000
 8001062:	009b      	lsls	r3, r3, #2
 8001064:	4619      	mov	r1, r3
 8001066:	2001      	movs	r0, #1
 8001068:	f001 fec4 	bl	8002df4 <BSP_LCD_LayerDefaultInit>
    BSP_LCD_DisplayOn();
 800106c:	f002 fa88 	bl	8003580 <BSP_LCD_DisplayOn>
    BSP_LCD_SelectLayer(0);
 8001070:	2000      	movs	r0, #0
 8001072:	f001 ff1f 	bl	8002eb4 <BSP_LCD_SelectLayer>
    BSP_LCD_Clear(LCD_COLOR_BLACK);
 8001076:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800107a:	f001 ff77 	bl	8002f6c <BSP_LCD_Clear>
    //BSP_LCD_DrawBitmap(0,0,(uint8_t*)HorombeRGB565_bmp);
    BSP_LCD_DrawBitmap(0,0,(uint8_t*)damier_bmp);
 800107e:	4a48      	ldr	r2, [pc, #288]	; (80011a0 <main+0x1dc>)
 8001080:	2100      	movs	r1, #0
 8001082:	2000      	movs	r0, #0
 8001084:	f002 f92a 	bl	80032dc <BSP_LCD_DrawBitmap>
    BSP_LCD_SelectLayer(1);
 8001088:	2001      	movs	r0, #1
 800108a:	f001 ff13 	bl	8002eb4 <BSP_LCD_SelectLayer>
    BSP_LCD_Clear(0);
 800108e:	2000      	movs	r0, #0
 8001090:	f001 ff6c 	bl	8002f6c <BSP_LCD_Clear>
    BSP_LCD_SetFont(&Font12);
 8001094:	4843      	ldr	r0, [pc, #268]	; (80011a4 <main+0x1e0>)
 8001096:	f001 ff4f 	bl	8002f38 <BSP_LCD_SetFont>
    BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800109a:	f04f 30ff 	mov.w	r0, #4294967295
 800109e:	f001 ff19 	bl	8002ed4 <BSP_LCD_SetTextColor>
    BSP_LCD_SetBackColor(LCD_COLOR_BLUE);
 80010a2:	4841      	ldr	r0, [pc, #260]	; (80011a8 <main+0x1e4>)
 80010a4:	f001 ff2e 	bl	8002f04 <BSP_LCD_SetBackColor>

    BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 80010a8:	f001 fe7c 	bl	8002da4 <BSP_LCD_GetXSize>
 80010ac:	4603      	mov	r3, r0
 80010ae:	b29c      	uxth	r4, r3
 80010b0:	f001 fe8c 	bl	8002dcc <BSP_LCD_GetYSize>
 80010b4:	4603      	mov	r3, r0
 80010b6:	b29b      	uxth	r3, r3
 80010b8:	4619      	mov	r1, r3
 80010ba:	4620      	mov	r0, r4
 80010bc:	f002 fdba 	bl	8003c34 <BSP_TS_Init>
    BSP_TS_ITConfig();
 80010c0:	f002 fdf8 	bl	8003cb4 <BSP_TS_ITConfig>

	// Init potentiometre
	  sConfig.Channel = ADC_CHANNEL_6;
 80010c4:	2306      	movs	r3, #6
 80010c6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 80010ca:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80010ce:	4619      	mov	r1, r3
 80010d0:	4836      	ldr	r0, [pc, #216]	; (80011ac <main+0x1e8>)
 80010d2:	f004 f883 	bl	80051dc <HAL_ADC_ConfigChannel>
	  HAL_ADC_Start(&hadc3);
 80010d6:	4835      	ldr	r0, [pc, #212]	; (80011ac <main+0x1e8>)
 80010d8:	f003 ffb2 	bl	8005040 <HAL_ADC_Start>

  /* USER CODE END 2 */

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
    mutexEcran = xSemaphoreCreateMutex();
 80010dc:	2001      	movs	r0, #1
 80010de:	f00a fda4 	bl	800bc2a <xQueueCreateMutex>
 80010e2:	4603      	mov	r3, r0
 80010e4:	4a32      	ldr	r2, [pc, #200]	; (80011b0 <main+0x1ec>)
 80010e6:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of queueSel */
  osMessageQDef(queueSel, 16, uint16_t);
 80010e8:	4b32      	ldr	r3, [pc, #200]	; (80011b4 <main+0x1f0>)
 80010ea:	f107 0470 	add.w	r4, r7, #112	; 0x70
 80010ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  queueSelHandle = osMessageCreate(osMessageQ(queueSel), NULL);
 80010f4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80010f8:	2100      	movs	r1, #0
 80010fa:	4618      	mov	r0, r3
 80010fc:	f00a fb51 	bl	800b7a2 <osMessageCreate>
 8001100:	4603      	mov	r3, r0
 8001102:	4a2d      	ldr	r2, [pc, #180]	; (80011b8 <main+0x1f4>)
 8001104:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of task_init */
  osThreadDef(task_init, fonction_init, osPriorityAboveNormal, 0, 1024);
 8001106:	4b2d      	ldr	r3, [pc, #180]	; (80011bc <main+0x1f8>)
 8001108:	f107 0454 	add.w	r4, r7, #84	; 0x54
 800110c:	461d      	mov	r5, r3
 800110e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001110:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001112:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001116:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task_initHandle = osThreadCreate(osThread(task_init), NULL);
 800111a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800111e:	2100      	movs	r1, #0
 8001120:	4618      	mov	r0, r3
 8001122:	f00a fade 	bl	800b6e2 <osThreadCreate>
 8001126:	4603      	mov	r3, r0
 8001128:	4a25      	ldr	r2, [pc, #148]	; (80011c0 <main+0x1fc>)
 800112a:	6013      	str	r3, [r2, #0]

  /* definition and creation of affichage */
  osThreadDef(affichage, fonction_affichage, osPriorityNormal, 0, 1024);
 800112c:	4b25      	ldr	r3, [pc, #148]	; (80011c4 <main+0x200>)
 800112e:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8001132:	461d      	mov	r5, r3
 8001134:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001136:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001138:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800113c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  affichageHandle = osThreadCreate(osThread(affichage), NULL);
 8001140:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001144:	2100      	movs	r1, #0
 8001146:	4618      	mov	r0, r3
 8001148:	f00a facb 	bl	800b6e2 <osThreadCreate>
 800114c:	4603      	mov	r3, r0
 800114e:	4a1e      	ldr	r2, [pc, #120]	; (80011c8 <main+0x204>)
 8001150:	6013      	str	r3, [r2, #0]

  /* definition and creation of task_select */
  osThreadDef(task_select, fonction_select, osPriorityHigh, 0, 256);
 8001152:	4b1e      	ldr	r3, [pc, #120]	; (80011cc <main+0x208>)
 8001154:	f107 041c 	add.w	r4, r7, #28
 8001158:	461d      	mov	r5, r3
 800115a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800115c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800115e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001162:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task_selectHandle = osThreadCreate(osThread(task_select), NULL);
 8001166:	f107 031c 	add.w	r3, r7, #28
 800116a:	2100      	movs	r1, #0
 800116c:	4618      	mov	r0, r3
 800116e:	f00a fab8 	bl	800b6e2 <osThreadCreate>
 8001172:	4603      	mov	r3, r0
 8001174:	4a16      	ldr	r2, [pc, #88]	; (80011d0 <main+0x20c>)
 8001176:	6013      	str	r3, [r2, #0]

  /* definition and creation of task_calculPoss */
  osThreadDef(task_calculPoss, fonction_calculPossibilites, osPriorityBelowNormal, 0, 1024);
 8001178:	4b16      	ldr	r3, [pc, #88]	; (80011d4 <main+0x210>)
 800117a:	463c      	mov	r4, r7
 800117c:	461d      	mov	r5, r3
 800117e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001180:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001182:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001186:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task_calculPossHandle = osThreadCreate(osThread(task_calculPoss), NULL);
 800118a:	463b      	mov	r3, r7
 800118c:	2100      	movs	r1, #0
 800118e:	4618      	mov	r0, r3
 8001190:	f00a faa7 	bl	800b6e2 <osThreadCreate>
 8001194:	4603      	mov	r3, r0
 8001196:	4a10      	ldr	r2, [pc, #64]	; (80011d8 <main+0x214>)
 8001198:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800119a:	f00a fa9b 	bl	800b6d4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800119e:	e7fe      	b.n	800119e <main+0x1da>
 80011a0:	0800e1fc 	.word	0x0800e1fc
 80011a4:	20000034 	.word	0x20000034
 80011a8:	ff0000ff 	.word	0xff0000ff
 80011ac:	20008460 	.word	0x20008460
 80011b0:	2000852c 	.word	0x2000852c
 80011b4:	0800e174 	.word	0x0800e174
 80011b8:	2000807c 	.word	0x2000807c
 80011bc:	0800e184 	.word	0x0800e184
 80011c0:	2000802c 	.word	0x2000802c
 80011c4:	0800e1a0 	.word	0x0800e1a0
 80011c8:	2000845c 	.word	0x2000845c
 80011cc:	0800e1bc 	.word	0x0800e1bc
 80011d0:	20008318 	.word	0x20008318
 80011d4:	0800e1d8 	.word	0x0800e1d8
 80011d8:	20008410 	.word	0x20008410

080011dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b094      	sub	sp, #80	; 0x50
 80011e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011e2:	f107 0320 	add.w	r3, r7, #32
 80011e6:	2230      	movs	r2, #48	; 0x30
 80011e8:	2100      	movs	r1, #0
 80011ea:	4618      	mov	r0, r3
 80011ec:	f00c fece 	bl	800df8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011f0:	f107 030c 	add.w	r3, r7, #12
 80011f4:	2200      	movs	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
 80011f8:	605a      	str	r2, [r3, #4]
 80011fa:	609a      	str	r2, [r3, #8]
 80011fc:	60da      	str	r2, [r3, #12]
 80011fe:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001200:	f006 fea0 	bl	8007f44 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001204:	4b2c      	ldr	r3, [pc, #176]	; (80012b8 <SystemClock_Config+0xdc>)
 8001206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001208:	4a2b      	ldr	r2, [pc, #172]	; (80012b8 <SystemClock_Config+0xdc>)
 800120a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800120e:	6413      	str	r3, [r2, #64]	; 0x40
 8001210:	4b29      	ldr	r3, [pc, #164]	; (80012b8 <SystemClock_Config+0xdc>)
 8001212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001214:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001218:	60bb      	str	r3, [r7, #8]
 800121a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800121c:	4b27      	ldr	r3, [pc, #156]	; (80012bc <SystemClock_Config+0xe0>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4a26      	ldr	r2, [pc, #152]	; (80012bc <SystemClock_Config+0xe0>)
 8001222:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001226:	6013      	str	r3, [r2, #0]
 8001228:	4b24      	ldr	r3, [pc, #144]	; (80012bc <SystemClock_Config+0xe0>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001230:	607b      	str	r3, [r7, #4]
 8001232:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001234:	2309      	movs	r3, #9
 8001236:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001238:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800123c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800123e:	2301      	movs	r3, #1
 8001240:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001242:	2302      	movs	r3, #2
 8001244:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001246:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800124a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800124c:	2319      	movs	r3, #25
 800124e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 8001250:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8001254:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001256:	2302      	movs	r3, #2
 8001258:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800125a:	2309      	movs	r3, #9
 800125c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800125e:	f107 0320 	add.w	r3, r7, #32
 8001262:	4618      	mov	r0, r3
 8001264:	f006 fece 	bl	8008004 <HAL_RCC_OscConfig>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800126e:	f001 fb7f 	bl	8002970 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001272:	f006 fe77 	bl	8007f64 <HAL_PWREx_EnableOverDrive>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 800127c:	f001 fb78 	bl	8002970 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001280:	230f      	movs	r3, #15
 8001282:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001284:	2302      	movs	r3, #2
 8001286:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001288:	2300      	movs	r3, #0
 800128a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800128c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001290:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001292:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001296:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8001298:	f107 030c 	add.w	r3, r7, #12
 800129c:	2106      	movs	r1, #6
 800129e:	4618      	mov	r0, r3
 80012a0:	f007 f954 	bl	800854c <HAL_RCC_ClockConfig>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80012aa:	f001 fb61 	bl	8002970 <Error_Handler>
  }
}
 80012ae:	bf00      	nop
 80012b0:	3750      	adds	r7, #80	; 0x50
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	40023800 	.word	0x40023800
 80012bc:	40007000 	.word	0x40007000

080012c0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012c6:	463b      	mov	r3, r7
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	605a      	str	r2, [r3, #4]
 80012ce:	609a      	str	r2, [r3, #8]
 80012d0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80012d2:	4b21      	ldr	r3, [pc, #132]	; (8001358 <MX_ADC1_Init+0x98>)
 80012d4:	4a21      	ldr	r2, [pc, #132]	; (800135c <MX_ADC1_Init+0x9c>)
 80012d6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012d8:	4b1f      	ldr	r3, [pc, #124]	; (8001358 <MX_ADC1_Init+0x98>)
 80012da:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80012de:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012e0:	4b1d      	ldr	r3, [pc, #116]	; (8001358 <MX_ADC1_Init+0x98>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80012e6:	4b1c      	ldr	r3, [pc, #112]	; (8001358 <MX_ADC1_Init+0x98>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012ec:	4b1a      	ldr	r3, [pc, #104]	; (8001358 <MX_ADC1_Init+0x98>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012f2:	4b19      	ldr	r3, [pc, #100]	; (8001358 <MX_ADC1_Init+0x98>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012fa:	4b17      	ldr	r3, [pc, #92]	; (8001358 <MX_ADC1_Init+0x98>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001300:	4b15      	ldr	r3, [pc, #84]	; (8001358 <MX_ADC1_Init+0x98>)
 8001302:	4a17      	ldr	r2, [pc, #92]	; (8001360 <MX_ADC1_Init+0xa0>)
 8001304:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001306:	4b14      	ldr	r3, [pc, #80]	; (8001358 <MX_ADC1_Init+0x98>)
 8001308:	2200      	movs	r2, #0
 800130a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800130c:	4b12      	ldr	r3, [pc, #72]	; (8001358 <MX_ADC1_Init+0x98>)
 800130e:	2201      	movs	r2, #1
 8001310:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001312:	4b11      	ldr	r3, [pc, #68]	; (8001358 <MX_ADC1_Init+0x98>)
 8001314:	2200      	movs	r2, #0
 8001316:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800131a:	4b0f      	ldr	r3, [pc, #60]	; (8001358 <MX_ADC1_Init+0x98>)
 800131c:	2201      	movs	r2, #1
 800131e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001320:	480d      	ldr	r0, [pc, #52]	; (8001358 <MX_ADC1_Init+0x98>)
 8001322:	f003 fe49 	bl	8004fb8 <HAL_ADC_Init>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800132c:	f001 fb20 	bl	8002970 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001330:	2300      	movs	r3, #0
 8001332:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001334:	2301      	movs	r3, #1
 8001336:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001338:	2300      	movs	r3, #0
 800133a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800133c:	463b      	mov	r3, r7
 800133e:	4619      	mov	r1, r3
 8001340:	4805      	ldr	r0, [pc, #20]	; (8001358 <MX_ADC1_Init+0x98>)
 8001342:	f003 ff4b 	bl	80051dc <HAL_ADC_ConfigChannel>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800134c:	f001 fb10 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001350:	bf00      	nop
 8001352:	3710      	adds	r7, #16
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	20008414 	.word	0x20008414
 800135c:	40012000 	.word	0x40012000
 8001360:	0f000001 	.word	0x0f000001

08001364 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800136a:	463b      	mov	r3, r7
 800136c:	2200      	movs	r2, #0
 800136e:	601a      	str	r2, [r3, #0]
 8001370:	605a      	str	r2, [r3, #4]
 8001372:	609a      	str	r2, [r3, #8]
 8001374:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8001376:	4b21      	ldr	r3, [pc, #132]	; (80013fc <MX_ADC3_Init+0x98>)
 8001378:	4a21      	ldr	r2, [pc, #132]	; (8001400 <MX_ADC3_Init+0x9c>)
 800137a:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800137c:	4b1f      	ldr	r3, [pc, #124]	; (80013fc <MX_ADC3_Init+0x98>)
 800137e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001382:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001384:	4b1d      	ldr	r3, [pc, #116]	; (80013fc <MX_ADC3_Init+0x98>)
 8001386:	2200      	movs	r2, #0
 8001388:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800138a:	4b1c      	ldr	r3, [pc, #112]	; (80013fc <MX_ADC3_Init+0x98>)
 800138c:	2200      	movs	r2, #0
 800138e:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001390:	4b1a      	ldr	r3, [pc, #104]	; (80013fc <MX_ADC3_Init+0x98>)
 8001392:	2200      	movs	r2, #0
 8001394:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001396:	4b19      	ldr	r3, [pc, #100]	; (80013fc <MX_ADC3_Init+0x98>)
 8001398:	2200      	movs	r2, #0
 800139a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800139e:	4b17      	ldr	r3, [pc, #92]	; (80013fc <MX_ADC3_Init+0x98>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013a4:	4b15      	ldr	r3, [pc, #84]	; (80013fc <MX_ADC3_Init+0x98>)
 80013a6:	4a17      	ldr	r2, [pc, #92]	; (8001404 <MX_ADC3_Init+0xa0>)
 80013a8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013aa:	4b14      	ldr	r3, [pc, #80]	; (80013fc <MX_ADC3_Init+0x98>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80013b0:	4b12      	ldr	r3, [pc, #72]	; (80013fc <MX_ADC3_Init+0x98>)
 80013b2:	2201      	movs	r2, #1
 80013b4:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80013b6:	4b11      	ldr	r3, [pc, #68]	; (80013fc <MX_ADC3_Init+0x98>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013be:	4b0f      	ldr	r3, [pc, #60]	; (80013fc <MX_ADC3_Init+0x98>)
 80013c0:	2201      	movs	r2, #1
 80013c2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80013c4:	480d      	ldr	r0, [pc, #52]	; (80013fc <MX_ADC3_Init+0x98>)
 80013c6:	f003 fdf7 	bl	8004fb8 <HAL_ADC_Init>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 80013d0:	f001 face 	bl	8002970 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80013d4:	2306      	movs	r3, #6
 80013d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013d8:	2301      	movs	r3, #1
 80013da:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80013dc:	2300      	movs	r3, #0
 80013de:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80013e0:	463b      	mov	r3, r7
 80013e2:	4619      	mov	r1, r3
 80013e4:	4805      	ldr	r0, [pc, #20]	; (80013fc <MX_ADC3_Init+0x98>)
 80013e6:	f003 fef9 	bl	80051dc <HAL_ADC_ConfigChannel>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 80013f0:	f001 fabe 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80013f4:	bf00      	nop
 80013f6:	3710      	adds	r7, #16
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	20008460 	.word	0x20008460
 8001400:	40012200 	.word	0x40012200
 8001404:	0f000001 	.word	0x0f000001

08001408 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800140e:	463b      	mov	r3, r7
 8001410:	2200      	movs	r2, #0
 8001412:	601a      	str	r2, [r3, #0]
 8001414:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001416:	4b0f      	ldr	r3, [pc, #60]	; (8001454 <MX_DAC_Init+0x4c>)
 8001418:	4a0f      	ldr	r2, [pc, #60]	; (8001458 <MX_DAC_Init+0x50>)
 800141a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800141c:	480d      	ldr	r0, [pc, #52]	; (8001454 <MX_DAC_Init+0x4c>)
 800141e:	f004 fa0f 	bl	8005840 <HAL_DAC_Init>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001428:	f001 faa2 	bl	8002970 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800142c:	2300      	movs	r3, #0
 800142e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001430:	2300      	movs	r3, #0
 8001432:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001434:	463b      	mov	r3, r7
 8001436:	2200      	movs	r2, #0
 8001438:	4619      	mov	r1, r3
 800143a:	4806      	ldr	r0, [pc, #24]	; (8001454 <MX_DAC_Init+0x4c>)
 800143c:	f004 fa86 	bl	800594c <HAL_DAC_ConfigChannel>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001446:	f001 fa93 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800144a:	bf00      	nop
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	20008530 	.word	0x20008530
 8001458:	40007400 	.word	0x40007400

0800145c <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8001460:	4b15      	ldr	r3, [pc, #84]	; (80014b8 <MX_DMA2D_Init+0x5c>)
 8001462:	4a16      	ldr	r2, [pc, #88]	; (80014bc <MX_DMA2D_Init+0x60>)
 8001464:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8001466:	4b14      	ldr	r3, [pc, #80]	; (80014b8 <MX_DMA2D_Init+0x5c>)
 8001468:	2200      	movs	r2, #0
 800146a:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 800146c:	4b12      	ldr	r3, [pc, #72]	; (80014b8 <MX_DMA2D_Init+0x5c>)
 800146e:	2200      	movs	r2, #0
 8001470:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8001472:	4b11      	ldr	r3, [pc, #68]	; (80014b8 <MX_DMA2D_Init+0x5c>)
 8001474:	2200      	movs	r2, #0
 8001476:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8001478:	4b0f      	ldr	r3, [pc, #60]	; (80014b8 <MX_DMA2D_Init+0x5c>)
 800147a:	2200      	movs	r2, #0
 800147c:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 800147e:	4b0e      	ldr	r3, [pc, #56]	; (80014b8 <MX_DMA2D_Init+0x5c>)
 8001480:	2200      	movs	r2, #0
 8001482:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8001484:	4b0c      	ldr	r3, [pc, #48]	; (80014b8 <MX_DMA2D_Init+0x5c>)
 8001486:	2200      	movs	r2, #0
 8001488:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 800148a:	4b0b      	ldr	r3, [pc, #44]	; (80014b8 <MX_DMA2D_Init+0x5c>)
 800148c:	2200      	movs	r2, #0
 800148e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8001490:	4809      	ldr	r0, [pc, #36]	; (80014b8 <MX_DMA2D_Init+0x5c>)
 8001492:	f004 fd05 	bl	8005ea0 <HAL_DMA2D_Init>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 800149c:	f001 fa68 	bl	8002970 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80014a0:	2101      	movs	r1, #1
 80014a2:	4805      	ldr	r0, [pc, #20]	; (80014b8 <MX_DMA2D_Init+0x5c>)
 80014a4:	f004 ff6a 	bl	800637c <HAL_DMA2D_ConfigLayer>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 80014ae:	f001 fa5f 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 80014b2:	bf00      	nop
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	20008634 	.word	0x20008634
 80014bc:	4002b000 	.word	0x4002b000

080014c0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014c4:	4b1b      	ldr	r3, [pc, #108]	; (8001534 <MX_I2C1_Init+0x74>)
 80014c6:	4a1c      	ldr	r2, [pc, #112]	; (8001538 <MX_I2C1_Init+0x78>)
 80014c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 80014ca:	4b1a      	ldr	r3, [pc, #104]	; (8001534 <MX_I2C1_Init+0x74>)
 80014cc:	4a1b      	ldr	r2, [pc, #108]	; (800153c <MX_I2C1_Init+0x7c>)
 80014ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80014d0:	4b18      	ldr	r3, [pc, #96]	; (8001534 <MX_I2C1_Init+0x74>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014d6:	4b17      	ldr	r3, [pc, #92]	; (8001534 <MX_I2C1_Init+0x74>)
 80014d8:	2201      	movs	r2, #1
 80014da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014dc:	4b15      	ldr	r3, [pc, #84]	; (8001534 <MX_I2C1_Init+0x74>)
 80014de:	2200      	movs	r2, #0
 80014e0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80014e2:	4b14      	ldr	r3, [pc, #80]	; (8001534 <MX_I2C1_Init+0x74>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80014e8:	4b12      	ldr	r3, [pc, #72]	; (8001534 <MX_I2C1_Init+0x74>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014ee:	4b11      	ldr	r3, [pc, #68]	; (8001534 <MX_I2C1_Init+0x74>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014f4:	4b0f      	ldr	r3, [pc, #60]	; (8001534 <MX_I2C1_Init+0x74>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014fa:	480e      	ldr	r0, [pc, #56]	; (8001534 <MX_I2C1_Init+0x74>)
 80014fc:	f005 fb70 	bl	8006be0 <HAL_I2C_Init>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001506:	f001 fa33 	bl	8002970 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800150a:	2100      	movs	r1, #0
 800150c:	4809      	ldr	r0, [pc, #36]	; (8001534 <MX_I2C1_Init+0x74>)
 800150e:	f006 f909 	bl	8007724 <HAL_I2CEx_ConfigAnalogFilter>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001518:	f001 fa2a 	bl	8002970 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800151c:	2100      	movs	r1, #0
 800151e:	4805      	ldr	r0, [pc, #20]	; (8001534 <MX_I2C1_Init+0x74>)
 8001520:	f006 f94b 	bl	80077ba <HAL_I2CEx_ConfigDigitalFilter>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800152a:	f001 fa21 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800152e:	bf00      	nop
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	20008080 	.word	0x20008080
 8001538:	40005400 	.word	0x40005400
 800153c:	00c0eaff 	.word	0x00c0eaff

08001540 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001544:	4b1b      	ldr	r3, [pc, #108]	; (80015b4 <MX_I2C3_Init+0x74>)
 8001546:	4a1c      	ldr	r2, [pc, #112]	; (80015b8 <MX_I2C3_Init+0x78>)
 8001548:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 800154a:	4b1a      	ldr	r3, [pc, #104]	; (80015b4 <MX_I2C3_Init+0x74>)
 800154c:	4a1b      	ldr	r2, [pc, #108]	; (80015bc <MX_I2C3_Init+0x7c>)
 800154e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001550:	4b18      	ldr	r3, [pc, #96]	; (80015b4 <MX_I2C3_Init+0x74>)
 8001552:	2200      	movs	r2, #0
 8001554:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001556:	4b17      	ldr	r3, [pc, #92]	; (80015b4 <MX_I2C3_Init+0x74>)
 8001558:	2201      	movs	r2, #1
 800155a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800155c:	4b15      	ldr	r3, [pc, #84]	; (80015b4 <MX_I2C3_Init+0x74>)
 800155e:	2200      	movs	r2, #0
 8001560:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001562:	4b14      	ldr	r3, [pc, #80]	; (80015b4 <MX_I2C3_Init+0x74>)
 8001564:	2200      	movs	r2, #0
 8001566:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001568:	4b12      	ldr	r3, [pc, #72]	; (80015b4 <MX_I2C3_Init+0x74>)
 800156a:	2200      	movs	r2, #0
 800156c:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800156e:	4b11      	ldr	r3, [pc, #68]	; (80015b4 <MX_I2C3_Init+0x74>)
 8001570:	2200      	movs	r2, #0
 8001572:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001574:	4b0f      	ldr	r3, [pc, #60]	; (80015b4 <MX_I2C3_Init+0x74>)
 8001576:	2200      	movs	r2, #0
 8001578:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800157a:	480e      	ldr	r0, [pc, #56]	; (80015b4 <MX_I2C3_Init+0x74>)
 800157c:	f005 fb30 	bl	8006be0 <HAL_I2C_Init>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001586:	f001 f9f3 	bl	8002970 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800158a:	2100      	movs	r1, #0
 800158c:	4809      	ldr	r0, [pc, #36]	; (80015b4 <MX_I2C3_Init+0x74>)
 800158e:	f006 f8c9 	bl	8007724 <HAL_I2CEx_ConfigAnalogFilter>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001598:	f001 f9ea 	bl	8002970 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800159c:	2100      	movs	r1, #0
 800159e:	4805      	ldr	r0, [pc, #20]	; (80015b4 <MX_I2C3_Init+0x74>)
 80015a0:	f006 f90b 	bl	80077ba <HAL_I2CEx_ConfigDigitalFilter>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 80015aa:	f001 f9e1 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80015ae:	bf00      	nop
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	20007ef8 	.word	0x20007ef8
 80015b8:	40005c00 	.word	0x40005c00
 80015bc:	00c0eaff 	.word	0x00c0eaff

080015c0 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b08e      	sub	sp, #56	; 0x38
 80015c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80015c6:	1d3b      	adds	r3, r7, #4
 80015c8:	2234      	movs	r2, #52	; 0x34
 80015ca:	2100      	movs	r1, #0
 80015cc:	4618      	mov	r0, r3
 80015ce:	f00c fcdd 	bl	800df8c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80015d2:	4b3a      	ldr	r3, [pc, #232]	; (80016bc <MX_LTDC_Init+0xfc>)
 80015d4:	4a3a      	ldr	r2, [pc, #232]	; (80016c0 <MX_LTDC_Init+0x100>)
 80015d6:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80015d8:	4b38      	ldr	r3, [pc, #224]	; (80016bc <MX_LTDC_Init+0xfc>)
 80015da:	2200      	movs	r2, #0
 80015dc:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80015de:	4b37      	ldr	r3, [pc, #220]	; (80016bc <MX_LTDC_Init+0xfc>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80015e4:	4b35      	ldr	r3, [pc, #212]	; (80016bc <MX_LTDC_Init+0xfc>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80015ea:	4b34      	ldr	r3, [pc, #208]	; (80016bc <MX_LTDC_Init+0xfc>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 80015f0:	4b32      	ldr	r3, [pc, #200]	; (80016bc <MX_LTDC_Init+0xfc>)
 80015f2:	2228      	movs	r2, #40	; 0x28
 80015f4:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 80015f6:	4b31      	ldr	r3, [pc, #196]	; (80016bc <MX_LTDC_Init+0xfc>)
 80015f8:	2209      	movs	r2, #9
 80015fa:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 80015fc:	4b2f      	ldr	r3, [pc, #188]	; (80016bc <MX_LTDC_Init+0xfc>)
 80015fe:	2235      	movs	r2, #53	; 0x35
 8001600:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8001602:	4b2e      	ldr	r3, [pc, #184]	; (80016bc <MX_LTDC_Init+0xfc>)
 8001604:	220b      	movs	r2, #11
 8001606:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8001608:	4b2c      	ldr	r3, [pc, #176]	; (80016bc <MX_LTDC_Init+0xfc>)
 800160a:	f240 2215 	movw	r2, #533	; 0x215
 800160e:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8001610:	4b2a      	ldr	r3, [pc, #168]	; (80016bc <MX_LTDC_Init+0xfc>)
 8001612:	f240 121b 	movw	r2, #283	; 0x11b
 8001616:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 565;
 8001618:	4b28      	ldr	r3, [pc, #160]	; (80016bc <MX_LTDC_Init+0xfc>)
 800161a:	f240 2235 	movw	r2, #565	; 0x235
 800161e:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 285;
 8001620:	4b26      	ldr	r3, [pc, #152]	; (80016bc <MX_LTDC_Init+0xfc>)
 8001622:	f240 121d 	movw	r2, #285	; 0x11d
 8001626:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001628:	4b24      	ldr	r3, [pc, #144]	; (80016bc <MX_LTDC_Init+0xfc>)
 800162a:	2200      	movs	r2, #0
 800162c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001630:	4b22      	ldr	r3, [pc, #136]	; (80016bc <MX_LTDC_Init+0xfc>)
 8001632:	2200      	movs	r2, #0
 8001634:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001638:	4b20      	ldr	r3, [pc, #128]	; (80016bc <MX_LTDC_Init+0xfc>)
 800163a:	2200      	movs	r2, #0
 800163c:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001640:	481e      	ldr	r0, [pc, #120]	; (80016bc <MX_LTDC_Init+0xfc>)
 8001642:	f006 f907 	bl	8007854 <HAL_LTDC_Init>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 800164c:	f001 f990 	bl	8002970 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001650:	2300      	movs	r3, #0
 8001652:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8001654:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001658:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 800165a:	2300      	movs	r3, #0
 800165c:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 800165e:	f44f 7388 	mov.w	r3, #272	; 0x110
 8001662:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8001664:	2302      	movs	r3, #2
 8001666:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8001668:	23ff      	movs	r3, #255	; 0xff
 800166a:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 800166c:	2300      	movs	r3, #0
 800166e:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001670:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001674:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001676:	2307      	movs	r3, #7
 8001678:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 800167a:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 800167e:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 480;
 8001680:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001684:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 272;
 8001686:	f44f 7388 	mov.w	r3, #272	; 0x110
 800168a:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 800168c:	2300      	movs	r3, #0
 800168e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 8001692:	2300      	movs	r3, #0
 8001694:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 8001698:	2300      	movs	r3, #0
 800169a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800169e:	1d3b      	adds	r3, r7, #4
 80016a0:	2200      	movs	r2, #0
 80016a2:	4619      	mov	r1, r3
 80016a4:	4805      	ldr	r0, [pc, #20]	; (80016bc <MX_LTDC_Init+0xfc>)
 80016a6:	f006 fa67 	bl	8007b78 <HAL_LTDC_ConfigLayer>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 80016b0:	f001 f95e 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 80016b4:	bf00      	nop
 80016b6:	3738      	adds	r7, #56	; 0x38
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	20008368 	.word	0x20008368
 80016c0:	40016800 	.word	0x40016800

080016c4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b092      	sub	sp, #72	; 0x48
 80016c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80016ca:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80016ce:	2200      	movs	r2, #0
 80016d0:	601a      	str	r2, [r3, #0]
 80016d2:	605a      	str	r2, [r3, #4]
 80016d4:	609a      	str	r2, [r3, #8]
 80016d6:	60da      	str	r2, [r3, #12]
 80016d8:	611a      	str	r2, [r3, #16]
 80016da:	615a      	str	r2, [r3, #20]
  RTC_DateTypeDef sDate = {0};
 80016dc:	2300      	movs	r3, #0
 80016de:	62fb      	str	r3, [r7, #44]	; 0x2c
  RTC_AlarmTypeDef sAlarm = {0};
 80016e0:	463b      	mov	r3, r7
 80016e2:	222c      	movs	r2, #44	; 0x2c
 80016e4:	2100      	movs	r1, #0
 80016e6:	4618      	mov	r0, r3
 80016e8:	f00c fc50 	bl	800df8c <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80016ec:	4b46      	ldr	r3, [pc, #280]	; (8001808 <MX_RTC_Init+0x144>)
 80016ee:	4a47      	ldr	r2, [pc, #284]	; (800180c <MX_RTC_Init+0x148>)
 80016f0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80016f2:	4b45      	ldr	r3, [pc, #276]	; (8001808 <MX_RTC_Init+0x144>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80016f8:	4b43      	ldr	r3, [pc, #268]	; (8001808 <MX_RTC_Init+0x144>)
 80016fa:	227f      	movs	r2, #127	; 0x7f
 80016fc:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80016fe:	4b42      	ldr	r3, [pc, #264]	; (8001808 <MX_RTC_Init+0x144>)
 8001700:	22ff      	movs	r2, #255	; 0xff
 8001702:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001704:	4b40      	ldr	r3, [pc, #256]	; (8001808 <MX_RTC_Init+0x144>)
 8001706:	2200      	movs	r2, #0
 8001708:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800170a:	4b3f      	ldr	r3, [pc, #252]	; (8001808 <MX_RTC_Init+0x144>)
 800170c:	2200      	movs	r2, #0
 800170e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001710:	4b3d      	ldr	r3, [pc, #244]	; (8001808 <MX_RTC_Init+0x144>)
 8001712:	2200      	movs	r2, #0
 8001714:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001716:	483c      	ldr	r0, [pc, #240]	; (8001808 <MX_RTC_Init+0x144>)
 8001718:	f007 fd10 	bl	800913c <HAL_RTC_Init>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <MX_RTC_Init+0x62>
  {
    Error_Handler();
 8001722:	f001 f925 	bl	8002970 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001726:	2300      	movs	r3, #0
 8001728:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  sTime.Minutes = 0x0;
 800172c:	2300      	movs	r3, #0
 800172e:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  sTime.Seconds = 0x0;
 8001732:	2300      	movs	r3, #0
 8001734:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001738:	2300      	movs	r3, #0
 800173a:	643b      	str	r3, [r7, #64]	; 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800173c:	2300      	movs	r3, #0
 800173e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001740:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001744:	2201      	movs	r2, #1
 8001746:	4619      	mov	r1, r3
 8001748:	482f      	ldr	r0, [pc, #188]	; (8001808 <MX_RTC_Init+0x144>)
 800174a:	f007 fd89 	bl	8009260 <HAL_RTC_SetTime>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001754:	f001 f90c 	bl	8002970 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001758:	2301      	movs	r3, #1
 800175a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sDate.Month = RTC_MONTH_JANUARY;
 800175e:	2301      	movs	r3, #1
 8001760:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sDate.Date = 0x1;
 8001764:	2301      	movs	r3, #1
 8001766:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sDate.Year = 0x0;
 800176a:	2300      	movs	r3, #0
 800176c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001770:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001774:	2201      	movs	r2, #1
 8001776:	4619      	mov	r1, r3
 8001778:	4823      	ldr	r0, [pc, #140]	; (8001808 <MX_RTC_Init+0x144>)
 800177a:	f007 fe2f 	bl	80093dc <HAL_RTC_SetDate>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <MX_RTC_Init+0xc4>
  {
    Error_Handler();
 8001784:	f001 f8f4 	bl	8002970 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8001788:	2300      	movs	r3, #0
 800178a:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 800178c:	2300      	movs	r3, #0
 800178e:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001790:	2300      	movs	r3, #0
 8001792:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001794:	2300      	movs	r3, #0
 8001796:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001798:	2300      	movs	r3, #0
 800179a:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800179c:	2300      	movs	r3, #0
 800179e:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80017a0:	2300      	movs	r3, #0
 80017a2:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80017a4:	2300      	movs	r3, #0
 80017a6:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80017a8:	2300      	movs	r3, #0
 80017aa:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDay = 0x1;
 80017ac:	2301      	movs	r3, #1
 80017ae:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sAlarm.Alarm = RTC_ALARM_A;
 80017b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017b6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80017b8:	463b      	mov	r3, r7
 80017ba:	2201      	movs	r2, #1
 80017bc:	4619      	mov	r1, r3
 80017be:	4812      	ldr	r0, [pc, #72]	; (8001808 <MX_RTC_Init+0x144>)
 80017c0:	f007 feb4 	bl	800952c <HAL_RTC_SetAlarm>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <MX_RTC_Init+0x10a>
  {
    Error_Handler();
 80017ca:	f001 f8d1 	bl	8002970 <Error_Handler>
  }
  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 80017ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 80017d2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80017d4:	463b      	mov	r3, r7
 80017d6:	2201      	movs	r2, #1
 80017d8:	4619      	mov	r1, r3
 80017da:	480b      	ldr	r0, [pc, #44]	; (8001808 <MX_RTC_Init+0x144>)
 80017dc:	f007 fea6 	bl	800952c <HAL_RTC_SetAlarm>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <MX_RTC_Init+0x126>
  {
    Error_Handler();
 80017e6:	f001 f8c3 	bl	8002970 <Error_Handler>
  }
  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 80017ea:	2202      	movs	r2, #2
 80017ec:	2100      	movs	r1, #0
 80017ee:	4806      	ldr	r0, [pc, #24]	; (8001808 <MX_RTC_Init+0x144>)
 80017f0:	f008 f826 	bl	8009840 <HAL_RTCEx_SetTimeStamp>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <MX_RTC_Init+0x13a>
  {
    Error_Handler();
 80017fa:	f001 f8b9 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80017fe:	bf00      	nop
 8001800:	3748      	adds	r7, #72	; 0x48
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	20008544 	.word	0x20008544
 800180c:	40002800 	.word	0x40002800

08001810 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001814:	4b1b      	ldr	r3, [pc, #108]	; (8001884 <MX_SPI2_Init+0x74>)
 8001816:	4a1c      	ldr	r2, [pc, #112]	; (8001888 <MX_SPI2_Init+0x78>)
 8001818:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800181a:	4b1a      	ldr	r3, [pc, #104]	; (8001884 <MX_SPI2_Init+0x74>)
 800181c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001820:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001822:	4b18      	ldr	r3, [pc, #96]	; (8001884 <MX_SPI2_Init+0x74>)
 8001824:	2200      	movs	r2, #0
 8001826:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001828:	4b16      	ldr	r3, [pc, #88]	; (8001884 <MX_SPI2_Init+0x74>)
 800182a:	f44f 7240 	mov.w	r2, #768	; 0x300
 800182e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001830:	4b14      	ldr	r3, [pc, #80]	; (8001884 <MX_SPI2_Init+0x74>)
 8001832:	2200      	movs	r2, #0
 8001834:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001836:	4b13      	ldr	r3, [pc, #76]	; (8001884 <MX_SPI2_Init+0x74>)
 8001838:	2200      	movs	r2, #0
 800183a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800183c:	4b11      	ldr	r3, [pc, #68]	; (8001884 <MX_SPI2_Init+0x74>)
 800183e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001842:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001844:	4b0f      	ldr	r3, [pc, #60]	; (8001884 <MX_SPI2_Init+0x74>)
 8001846:	2200      	movs	r2, #0
 8001848:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800184a:	4b0e      	ldr	r3, [pc, #56]	; (8001884 <MX_SPI2_Init+0x74>)
 800184c:	2200      	movs	r2, #0
 800184e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001850:	4b0c      	ldr	r3, [pc, #48]	; (8001884 <MX_SPI2_Init+0x74>)
 8001852:	2200      	movs	r2, #0
 8001854:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001856:	4b0b      	ldr	r3, [pc, #44]	; (8001884 <MX_SPI2_Init+0x74>)
 8001858:	2200      	movs	r2, #0
 800185a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800185c:	4b09      	ldr	r3, [pc, #36]	; (8001884 <MX_SPI2_Init+0x74>)
 800185e:	2207      	movs	r2, #7
 8001860:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001862:	4b08      	ldr	r3, [pc, #32]	; (8001884 <MX_SPI2_Init+0x74>)
 8001864:	2200      	movs	r2, #0
 8001866:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001868:	4b06      	ldr	r3, [pc, #24]	; (8001884 <MX_SPI2_Init+0x74>)
 800186a:	2208      	movs	r2, #8
 800186c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800186e:	4805      	ldr	r0, [pc, #20]	; (8001884 <MX_SPI2_Init+0x74>)
 8001870:	f008 f8cd 	bl	8009a0e <HAL_SPI_Init>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800187a:	f001 f879 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800187e:	bf00      	nop
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	20007f44 	.word	0x20007f44
 8001888:	40003800 	.word	0x40003800

0800188c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b088      	sub	sp, #32
 8001890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001892:	f107 0310 	add.w	r3, r7, #16
 8001896:	2200      	movs	r2, #0
 8001898:	601a      	str	r2, [r3, #0]
 800189a:	605a      	str	r2, [r3, #4]
 800189c:	609a      	str	r2, [r3, #8]
 800189e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018a0:	1d3b      	adds	r3, r7, #4
 80018a2:	2200      	movs	r2, #0
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	605a      	str	r2, [r3, #4]
 80018a8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80018aa:	4b20      	ldr	r3, [pc, #128]	; (800192c <MX_TIM1_Init+0xa0>)
 80018ac:	4a20      	ldr	r2, [pc, #128]	; (8001930 <MX_TIM1_Init+0xa4>)
 80018ae:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80018b0:	4b1e      	ldr	r3, [pc, #120]	; (800192c <MX_TIM1_Init+0xa0>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018b6:	4b1d      	ldr	r3, [pc, #116]	; (800192c <MX_TIM1_Init+0xa0>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80018bc:	4b1b      	ldr	r3, [pc, #108]	; (800192c <MX_TIM1_Init+0xa0>)
 80018be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018c2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018c4:	4b19      	ldr	r3, [pc, #100]	; (800192c <MX_TIM1_Init+0xa0>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80018ca:	4b18      	ldr	r3, [pc, #96]	; (800192c <MX_TIM1_Init+0xa0>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018d0:	4b16      	ldr	r3, [pc, #88]	; (800192c <MX_TIM1_Init+0xa0>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80018d6:	4815      	ldr	r0, [pc, #84]	; (800192c <MX_TIM1_Init+0xa0>)
 80018d8:	f008 f944 	bl	8009b64 <HAL_TIM_Base_Init>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80018e2:	f001 f845 	bl	8002970 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018ea:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80018ec:	f107 0310 	add.w	r3, r7, #16
 80018f0:	4619      	mov	r1, r3
 80018f2:	480e      	ldr	r0, [pc, #56]	; (800192c <MX_TIM1_Init+0xa0>)
 80018f4:	f008 fb26 	bl	8009f44 <HAL_TIM_ConfigClockSource>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80018fe:	f001 f837 	bl	8002970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001902:	2300      	movs	r3, #0
 8001904:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001906:	2300      	movs	r3, #0
 8001908:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800190a:	2300      	movs	r3, #0
 800190c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800190e:	1d3b      	adds	r3, r7, #4
 8001910:	4619      	mov	r1, r3
 8001912:	4806      	ldr	r0, [pc, #24]	; (800192c <MX_TIM1_Init+0xa0>)
 8001914:	f008 fd42 	bl	800a39c <HAL_TIMEx_MasterConfigSynchronization>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800191e:	f001 f827 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001922:	bf00      	nop
 8001924:	3720      	adds	r7, #32
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	20008564 	.word	0x20008564
 8001930:	40010000 	.word	0x40010000

08001934 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b088      	sub	sp, #32
 8001938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800193a:	f107 0310 	add.w	r3, r7, #16
 800193e:	2200      	movs	r2, #0
 8001940:	601a      	str	r2, [r3, #0]
 8001942:	605a      	str	r2, [r3, #4]
 8001944:	609a      	str	r2, [r3, #8]
 8001946:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001948:	1d3b      	adds	r3, r7, #4
 800194a:	2200      	movs	r2, #0
 800194c:	601a      	str	r2, [r3, #0]
 800194e:	605a      	str	r2, [r3, #4]
 8001950:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001952:	4b1e      	ldr	r3, [pc, #120]	; (80019cc <MX_TIM2_Init+0x98>)
 8001954:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001958:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800195a:	4b1c      	ldr	r3, [pc, #112]	; (80019cc <MX_TIM2_Init+0x98>)
 800195c:	2200      	movs	r2, #0
 800195e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001960:	4b1a      	ldr	r3, [pc, #104]	; (80019cc <MX_TIM2_Init+0x98>)
 8001962:	2200      	movs	r2, #0
 8001964:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001966:	4b19      	ldr	r3, [pc, #100]	; (80019cc <MX_TIM2_Init+0x98>)
 8001968:	f04f 32ff 	mov.w	r2, #4294967295
 800196c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800196e:	4b17      	ldr	r3, [pc, #92]	; (80019cc <MX_TIM2_Init+0x98>)
 8001970:	2200      	movs	r2, #0
 8001972:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001974:	4b15      	ldr	r3, [pc, #84]	; (80019cc <MX_TIM2_Init+0x98>)
 8001976:	2200      	movs	r2, #0
 8001978:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800197a:	4814      	ldr	r0, [pc, #80]	; (80019cc <MX_TIM2_Init+0x98>)
 800197c:	f008 f8f2 	bl	8009b64 <HAL_TIM_Base_Init>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001986:	f000 fff3 	bl	8002970 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800198a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800198e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001990:	f107 0310 	add.w	r3, r7, #16
 8001994:	4619      	mov	r1, r3
 8001996:	480d      	ldr	r0, [pc, #52]	; (80019cc <MX_TIM2_Init+0x98>)
 8001998:	f008 fad4 	bl	8009f44 <HAL_TIM_ConfigClockSource>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80019a2:	f000 ffe5 	bl	8002970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019a6:	2300      	movs	r3, #0
 80019a8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019aa:	2300      	movs	r3, #0
 80019ac:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019ae:	1d3b      	adds	r3, r7, #4
 80019b0:	4619      	mov	r1, r3
 80019b2:	4806      	ldr	r0, [pc, #24]	; (80019cc <MX_TIM2_Init+0x98>)
 80019b4:	f008 fcf2 	bl	800a39c <HAL_TIMEx_MasterConfigSynchronization>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80019be:	f000 ffd7 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80019c2:	bf00      	nop
 80019c4:	3720      	adds	r7, #32
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	20008674 	.word	0x20008674

080019d0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b088      	sub	sp, #32
 80019d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019d6:	f107 0310 	add.w	r3, r7, #16
 80019da:	2200      	movs	r2, #0
 80019dc:	601a      	str	r2, [r3, #0]
 80019de:	605a      	str	r2, [r3, #4]
 80019e0:	609a      	str	r2, [r3, #8]
 80019e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019e4:	1d3b      	adds	r3, r7, #4
 80019e6:	2200      	movs	r2, #0
 80019e8:	601a      	str	r2, [r3, #0]
 80019ea:	605a      	str	r2, [r3, #4]
 80019ec:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80019ee:	4b1d      	ldr	r3, [pc, #116]	; (8001a64 <MX_TIM3_Init+0x94>)
 80019f0:	4a1d      	ldr	r2, [pc, #116]	; (8001a68 <MX_TIM3_Init+0x98>)
 80019f2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80019f4:	4b1b      	ldr	r3, [pc, #108]	; (8001a64 <MX_TIM3_Init+0x94>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019fa:	4b1a      	ldr	r3, [pc, #104]	; (8001a64 <MX_TIM3_Init+0x94>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001a00:	4b18      	ldr	r3, [pc, #96]	; (8001a64 <MX_TIM3_Init+0x94>)
 8001a02:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a06:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a08:	4b16      	ldr	r3, [pc, #88]	; (8001a64 <MX_TIM3_Init+0x94>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a0e:	4b15      	ldr	r3, [pc, #84]	; (8001a64 <MX_TIM3_Init+0x94>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001a14:	4813      	ldr	r0, [pc, #76]	; (8001a64 <MX_TIM3_Init+0x94>)
 8001a16:	f008 f8a5 	bl	8009b64 <HAL_TIM_Base_Init>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001a20:	f000 ffa6 	bl	8002970 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a28:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001a2a:	f107 0310 	add.w	r3, r7, #16
 8001a2e:	4619      	mov	r1, r3
 8001a30:	480c      	ldr	r0, [pc, #48]	; (8001a64 <MX_TIM3_Init+0x94>)
 8001a32:	f008 fa87 	bl	8009f44 <HAL_TIM_ConfigClockSource>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001a3c:	f000 ff98 	bl	8002970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a40:	2300      	movs	r3, #0
 8001a42:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a44:	2300      	movs	r3, #0
 8001a46:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a48:	1d3b      	adds	r3, r7, #4
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	4805      	ldr	r0, [pc, #20]	; (8001a64 <MX_TIM3_Init+0x94>)
 8001a4e:	f008 fca5 	bl	800a39c <HAL_TIMEx_MasterConfigSynchronization>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001a58:	f000 ff8a 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001a5c:	bf00      	nop
 8001a5e:	3720      	adds	r7, #32
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	2000831c 	.word	0x2000831c
 8001a68:	40000400 	.word	0x40000400

08001a6c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b088      	sub	sp, #32
 8001a70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a72:	f107 0310 	add.w	r3, r7, #16
 8001a76:	2200      	movs	r2, #0
 8001a78:	601a      	str	r2, [r3, #0]
 8001a7a:	605a      	str	r2, [r3, #4]
 8001a7c:	609a      	str	r2, [r3, #8]
 8001a7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a80:	1d3b      	adds	r3, r7, #4
 8001a82:	2200      	movs	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]
 8001a86:	605a      	str	r2, [r3, #4]
 8001a88:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001a8a:	4b1d      	ldr	r3, [pc, #116]	; (8001b00 <MX_TIM5_Init+0x94>)
 8001a8c:	4a1d      	ldr	r2, [pc, #116]	; (8001b04 <MX_TIM5_Init+0x98>)
 8001a8e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001a90:	4b1b      	ldr	r3, [pc, #108]	; (8001b00 <MX_TIM5_Init+0x94>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a96:	4b1a      	ldr	r3, [pc, #104]	; (8001b00 <MX_TIM5_Init+0x94>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001a9c:	4b18      	ldr	r3, [pc, #96]	; (8001b00 <MX_TIM5_Init+0x94>)
 8001a9e:	f04f 32ff 	mov.w	r2, #4294967295
 8001aa2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aa4:	4b16      	ldr	r3, [pc, #88]	; (8001b00 <MX_TIM5_Init+0x94>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aaa:	4b15      	ldr	r3, [pc, #84]	; (8001b00 <MX_TIM5_Init+0x94>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001ab0:	4813      	ldr	r0, [pc, #76]	; (8001b00 <MX_TIM5_Init+0x94>)
 8001ab2:	f008 f857 	bl	8009b64 <HAL_TIM_Base_Init>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001abc:	f000 ff58 	bl	8002970 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ac0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ac4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001ac6:	f107 0310 	add.w	r3, r7, #16
 8001aca:	4619      	mov	r1, r3
 8001acc:	480c      	ldr	r0, [pc, #48]	; (8001b00 <MX_TIM5_Init+0x94>)
 8001ace:	f008 fa39 	bl	8009f44 <HAL_TIM_ConfigClockSource>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001ad8:	f000 ff4a 	bl	8002970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001adc:	2300      	movs	r3, #0
 8001ade:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001ae4:	1d3b      	adds	r3, r7, #4
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4805      	ldr	r0, [pc, #20]	; (8001b00 <MX_TIM5_Init+0x94>)
 8001aea:	f008 fc57 	bl	800a39c <HAL_TIMEx_MasterConfigSynchronization>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001af4:	f000 ff3c 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001af8:	bf00      	nop
 8001afa:	3720      	adds	r7, #32
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	200082cc 	.word	0x200082cc
 8001b04:	40000c00 	.word	0x40000c00

08001b08 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b088      	sub	sp, #32
 8001b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b0e:	f107 0310 	add.w	r3, r7, #16
 8001b12:	2200      	movs	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]
 8001b16:	605a      	str	r2, [r3, #4]
 8001b18:	609a      	str	r2, [r3, #8]
 8001b1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b1c:	1d3b      	adds	r3, r7, #4
 8001b1e:	2200      	movs	r2, #0
 8001b20:	601a      	str	r2, [r3, #0]
 8001b22:	605a      	str	r2, [r3, #4]
 8001b24:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001b26:	4b20      	ldr	r3, [pc, #128]	; (8001ba8 <MX_TIM8_Init+0xa0>)
 8001b28:	4a20      	ldr	r2, [pc, #128]	; (8001bac <MX_TIM8_Init+0xa4>)
 8001b2a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001b2c:	4b1e      	ldr	r3, [pc, #120]	; (8001ba8 <MX_TIM8_Init+0xa0>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b32:	4b1d      	ldr	r3, [pc, #116]	; (8001ba8 <MX_TIM8_Init+0xa0>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001b38:	4b1b      	ldr	r3, [pc, #108]	; (8001ba8 <MX_TIM8_Init+0xa0>)
 8001b3a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b3e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b40:	4b19      	ldr	r3, [pc, #100]	; (8001ba8 <MX_TIM8_Init+0xa0>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001b46:	4b18      	ldr	r3, [pc, #96]	; (8001ba8 <MX_TIM8_Init+0xa0>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b4c:	4b16      	ldr	r3, [pc, #88]	; (8001ba8 <MX_TIM8_Init+0xa0>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001b52:	4815      	ldr	r0, [pc, #84]	; (8001ba8 <MX_TIM8_Init+0xa0>)
 8001b54:	f008 f806 	bl	8009b64 <HAL_TIM_Base_Init>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d001      	beq.n	8001b62 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8001b5e:	f000 ff07 	bl	8002970 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b66:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001b68:	f107 0310 	add.w	r3, r7, #16
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	480e      	ldr	r0, [pc, #56]	; (8001ba8 <MX_TIM8_Init+0xa0>)
 8001b70:	f008 f9e8 	bl	8009f44 <HAL_TIM_ConfigClockSource>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8001b7a:	f000 fef9 	bl	8002970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001b82:	2300      	movs	r3, #0
 8001b84:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b86:	2300      	movs	r3, #0
 8001b88:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001b8a:	1d3b      	adds	r3, r7, #4
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	4806      	ldr	r0, [pc, #24]	; (8001ba8 <MX_TIM8_Init+0xa0>)
 8001b90:	f008 fc04 	bl	800a39c <HAL_TIMEx_MasterConfigSynchronization>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001b9a:	f000 fee9 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001b9e:	bf00      	nop
 8001ba0:	3720      	adds	r7, #32
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	20008030 	.word	0x20008030
 8001bac:	40010400 	.word	0x40010400

08001bb0 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8001bb4:	4b14      	ldr	r3, [pc, #80]	; (8001c08 <MX_UART7_Init+0x58>)
 8001bb6:	4a15      	ldr	r2, [pc, #84]	; (8001c0c <MX_UART7_Init+0x5c>)
 8001bb8:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8001bba:	4b13      	ldr	r3, [pc, #76]	; (8001c08 <MX_UART7_Init+0x58>)
 8001bbc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001bc0:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8001bc2:	4b11      	ldr	r3, [pc, #68]	; (8001c08 <MX_UART7_Init+0x58>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8001bc8:	4b0f      	ldr	r3, [pc, #60]	; (8001c08 <MX_UART7_Init+0x58>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8001bce:	4b0e      	ldr	r3, [pc, #56]	; (8001c08 <MX_UART7_Init+0x58>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8001bd4:	4b0c      	ldr	r3, [pc, #48]	; (8001c08 <MX_UART7_Init+0x58>)
 8001bd6:	220c      	movs	r2, #12
 8001bd8:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bda:	4b0b      	ldr	r3, [pc, #44]	; (8001c08 <MX_UART7_Init+0x58>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8001be0:	4b09      	ldr	r3, [pc, #36]	; (8001c08 <MX_UART7_Init+0x58>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001be6:	4b08      	ldr	r3, [pc, #32]	; (8001c08 <MX_UART7_Init+0x58>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	621a      	str	r2, [r3, #32]
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bec:	4b06      	ldr	r3, [pc, #24]	; (8001c08 <MX_UART7_Init+0x58>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8001bf2:	4805      	ldr	r0, [pc, #20]	; (8001c08 <MX_UART7_Init+0x58>)
 8001bf4:	f008 fc7e 	bl	800a4f4 <HAL_UART_Init>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <MX_UART7_Init+0x52>
  {
    Error_Handler();
 8001bfe:	f000 feb7 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8001c02:	bf00      	nop
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	20007fa8 	.word	0x20007fa8
 8001c0c:	40007800 	.word	0x40007800

08001c10 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c14:	4b14      	ldr	r3, [pc, #80]	; (8001c68 <MX_USART1_UART_Init+0x58>)
 8001c16:	4a15      	ldr	r2, [pc, #84]	; (8001c6c <MX_USART1_UART_Init+0x5c>)
 8001c18:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001c1a:	4b13      	ldr	r3, [pc, #76]	; (8001c68 <MX_USART1_UART_Init+0x58>)
 8001c1c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c20:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c22:	4b11      	ldr	r3, [pc, #68]	; (8001c68 <MX_USART1_UART_Init+0x58>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c28:	4b0f      	ldr	r3, [pc, #60]	; (8001c68 <MX_USART1_UART_Init+0x58>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c2e:	4b0e      	ldr	r3, [pc, #56]	; (8001c68 <MX_USART1_UART_Init+0x58>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c34:	4b0c      	ldr	r3, [pc, #48]	; (8001c68 <MX_USART1_UART_Init+0x58>)
 8001c36:	220c      	movs	r2, #12
 8001c38:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c3a:	4b0b      	ldr	r3, [pc, #44]	; (8001c68 <MX_USART1_UART_Init+0x58>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c40:	4b09      	ldr	r3, [pc, #36]	; (8001c68 <MX_USART1_UART_Init+0x58>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c46:	4b08      	ldr	r3, [pc, #32]	; (8001c68 <MX_USART1_UART_Init+0x58>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c4c:	4b06      	ldr	r3, [pc, #24]	; (8001c68 <MX_USART1_UART_Init+0x58>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c52:	4805      	ldr	r0, [pc, #20]	; (8001c68 <MX_USART1_UART_Init+0x58>)
 8001c54:	f008 fc4e 	bl	800a4f4 <HAL_UART_Init>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001c5e:	f000 fe87 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001c62:	bf00      	nop
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	200084a8 	.word	0x200084a8
 8001c6c:	40011000 	.word	0x40011000

08001c70 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001c74:	4b14      	ldr	r3, [pc, #80]	; (8001cc8 <MX_USART6_UART_Init+0x58>)
 8001c76:	4a15      	ldr	r2, [pc, #84]	; (8001ccc <MX_USART6_UART_Init+0x5c>)
 8001c78:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001c7a:	4b13      	ldr	r3, [pc, #76]	; (8001cc8 <MX_USART6_UART_Init+0x58>)
 8001c7c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c80:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001c82:	4b11      	ldr	r3, [pc, #68]	; (8001cc8 <MX_USART6_UART_Init+0x58>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001c88:	4b0f      	ldr	r3, [pc, #60]	; (8001cc8 <MX_USART6_UART_Init+0x58>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001c8e:	4b0e      	ldr	r3, [pc, #56]	; (8001cc8 <MX_USART6_UART_Init+0x58>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001c94:	4b0c      	ldr	r3, [pc, #48]	; (8001cc8 <MX_USART6_UART_Init+0x58>)
 8001c96:	220c      	movs	r2, #12
 8001c98:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c9a:	4b0b      	ldr	r3, [pc, #44]	; (8001cc8 <MX_USART6_UART_Init+0x58>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ca0:	4b09      	ldr	r3, [pc, #36]	; (8001cc8 <MX_USART6_UART_Init+0x58>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ca6:	4b08      	ldr	r3, [pc, #32]	; (8001cc8 <MX_USART6_UART_Init+0x58>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001cac:	4b06      	ldr	r3, [pc, #24]	; (8001cc8 <MX_USART6_UART_Init+0x58>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001cb2:	4805      	ldr	r0, [pc, #20]	; (8001cc8 <MX_USART6_UART_Init+0x58>)
 8001cb4:	f008 fc1e 	bl	800a4f4 <HAL_UART_Init>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8001cbe:	f000 fe57 	bl	8002970 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001cc2:	bf00      	nop
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	200085b0 	.word	0x200085b0
 8001ccc:	40011400 	.word	0x40011400

08001cd0 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b088      	sub	sp, #32
 8001cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001cd6:	1d3b      	adds	r3, r7, #4
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	609a      	str	r2, [r3, #8]
 8001ce0:	60da      	str	r2, [r3, #12]
 8001ce2:	611a      	str	r2, [r3, #16]
 8001ce4:	615a      	str	r2, [r3, #20]
 8001ce6:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001ce8:	4b1f      	ldr	r3, [pc, #124]	; (8001d68 <MX_FMC_Init+0x98>)
 8001cea:	4a20      	ldr	r2, [pc, #128]	; (8001d6c <MX_FMC_Init+0x9c>)
 8001cec:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8001cee:	4b1e      	ldr	r3, [pc, #120]	; (8001d68 <MX_FMC_Init+0x98>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001cf4:	4b1c      	ldr	r3, [pc, #112]	; (8001d68 <MX_FMC_Init+0x98>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001cfa:	4b1b      	ldr	r3, [pc, #108]	; (8001d68 <MX_FMC_Init+0x98>)
 8001cfc:	2204      	movs	r2, #4
 8001cfe:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001d00:	4b19      	ldr	r3, [pc, #100]	; (8001d68 <MX_FMC_Init+0x98>)
 8001d02:	2210      	movs	r2, #16
 8001d04:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001d06:	4b18      	ldr	r3, [pc, #96]	; (8001d68 <MX_FMC_Init+0x98>)
 8001d08:	2240      	movs	r2, #64	; 0x40
 8001d0a:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001d0c:	4b16      	ldr	r3, [pc, #88]	; (8001d68 <MX_FMC_Init+0x98>)
 8001d0e:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8001d12:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001d14:	4b14      	ldr	r3, [pc, #80]	; (8001d68 <MX_FMC_Init+0x98>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001d1a:	4b13      	ldr	r3, [pc, #76]	; (8001d68 <MX_FMC_Init+0x98>)
 8001d1c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d20:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8001d22:	4b11      	ldr	r3, [pc, #68]	; (8001d68 <MX_FMC_Init+0x98>)
 8001d24:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001d28:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001d2a:	4b0f      	ldr	r3, [pc, #60]	; (8001d68 <MX_FMC_Init+0x98>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8001d30:	2302      	movs	r3, #2
 8001d32:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001d34:	2307      	movs	r3, #7
 8001d36:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001d38:	2304      	movs	r3, #4
 8001d3a:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8001d3c:	2307      	movs	r3, #7
 8001d3e:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8001d40:	2303      	movs	r3, #3
 8001d42:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001d44:	2302      	movs	r3, #2
 8001d46:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001d4c:	1d3b      	adds	r3, r7, #4
 8001d4e:	4619      	mov	r1, r3
 8001d50:	4805      	ldr	r0, [pc, #20]	; (8001d68 <MX_FMC_Init+0x98>)
 8001d52:	f007 fdcb 	bl	80098ec <HAL_SDRAM_Init>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001d5c:	f000 fe08 	bl	8002970 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001d60:	bf00      	nop
 8001d62:	3720      	adds	r7, #32
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	200086c0 	.word	0x200086c0
 8001d6c:	a0000140 	.word	0xa0000140

08001d70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b090      	sub	sp, #64	; 0x40
 8001d74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d76:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	601a      	str	r2, [r3, #0]
 8001d7e:	605a      	str	r2, [r3, #4]
 8001d80:	609a      	str	r2, [r3, #8]
 8001d82:	60da      	str	r2, [r3, #12]
 8001d84:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d86:	4baf      	ldr	r3, [pc, #700]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8a:	4aae      	ldr	r2, [pc, #696]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001d8c:	f043 0310 	orr.w	r3, r3, #16
 8001d90:	6313      	str	r3, [r2, #48]	; 0x30
 8001d92:	4bac      	ldr	r3, [pc, #688]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	f003 0310 	and.w	r3, r3, #16
 8001d9a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d9e:	4ba9      	ldr	r3, [pc, #676]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da2:	4aa8      	ldr	r2, [pc, #672]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001da4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001da8:	6313      	str	r3, [r2, #48]	; 0x30
 8001daa:	4ba6      	ldr	r3, [pc, #664]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001db2:	627b      	str	r3, [r7, #36]	; 0x24
 8001db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001db6:	4ba3      	ldr	r3, [pc, #652]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dba:	4aa2      	ldr	r2, [pc, #648]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001dbc:	f043 0302 	orr.w	r3, r3, #2
 8001dc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001dc2:	4ba0      	ldr	r3, [pc, #640]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc6:	f003 0302 	and.w	r3, r3, #2
 8001dca:	623b      	str	r3, [r7, #32]
 8001dcc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dce:	4b9d      	ldr	r3, [pc, #628]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd2:	4a9c      	ldr	r2, [pc, #624]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001dd4:	f043 0308 	orr.w	r3, r3, #8
 8001dd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dda:	4b9a      	ldr	r3, [pc, #616]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dde:	f003 0308 	and.w	r3, r3, #8
 8001de2:	61fb      	str	r3, [r7, #28]
 8001de4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001de6:	4b97      	ldr	r3, [pc, #604]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dea:	4a96      	ldr	r2, [pc, #600]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001dec:	f043 0304 	orr.w	r3, r3, #4
 8001df0:	6313      	str	r3, [r2, #48]	; 0x30
 8001df2:	4b94      	ldr	r3, [pc, #592]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df6:	f003 0304 	and.w	r3, r3, #4
 8001dfa:	61bb      	str	r3, [r7, #24]
 8001dfc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dfe:	4b91      	ldr	r3, [pc, #580]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e02:	4a90      	ldr	r2, [pc, #576]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001e04:	f043 0301 	orr.w	r3, r3, #1
 8001e08:	6313      	str	r3, [r2, #48]	; 0x30
 8001e0a:	4b8e      	ldr	r3, [pc, #568]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0e:	f003 0301 	and.w	r3, r3, #1
 8001e12:	617b      	str	r3, [r7, #20]
 8001e14:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001e16:	4b8b      	ldr	r3, [pc, #556]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1a:	4a8a      	ldr	r2, [pc, #552]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001e1c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e20:	6313      	str	r3, [r2, #48]	; 0x30
 8001e22:	4b88      	ldr	r3, [pc, #544]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e2a:	613b      	str	r3, [r7, #16]
 8001e2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001e2e:	4b85      	ldr	r3, [pc, #532]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e32:	4a84      	ldr	r2, [pc, #528]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001e34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e38:	6313      	str	r3, [r2, #48]	; 0x30
 8001e3a:	4b82      	ldr	r3, [pc, #520]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e42:	60fb      	str	r3, [r7, #12]
 8001e44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001e46:	4b7f      	ldr	r3, [pc, #508]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4a:	4a7e      	ldr	r2, [pc, #504]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001e4c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e50:	6313      	str	r3, [r2, #48]	; 0x30
 8001e52:	4b7c      	ldr	r3, [pc, #496]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e5a:	60bb      	str	r3, [r7, #8]
 8001e5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e5e:	4b79      	ldr	r3, [pc, #484]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e62:	4a78      	ldr	r2, [pc, #480]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001e64:	f043 0320 	orr.w	r3, r3, #32
 8001e68:	6313      	str	r3, [r2, #48]	; 0x30
 8001e6a:	4b76      	ldr	r3, [pc, #472]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6e:	f003 0320 	and.w	r3, r3, #32
 8001e72:	607b      	str	r3, [r7, #4]
 8001e74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e76:	4b73      	ldr	r3, [pc, #460]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e7a:	4a72      	ldr	r2, [pc, #456]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001e7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e80:	6313      	str	r3, [r2, #48]	; 0x30
 8001e82:	4b70      	ldr	r3, [pc, #448]	; (8002044 <MX_GPIO_Init+0x2d4>)
 8001e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e8a:	603b      	str	r3, [r7, #0]
 8001e8c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED14_Pin|LED15_Pin, GPIO_PIN_RESET);
 8001e8e:	2200      	movs	r2, #0
 8001e90:	2160      	movs	r1, #96	; 0x60
 8001e92:	486d      	ldr	r0, [pc, #436]	; (8002048 <MX_GPIO_Init+0x2d8>)
 8001e94:	f004 fe58 	bl	8006b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001e98:	2201      	movs	r2, #1
 8001e9a:	2120      	movs	r1, #32
 8001e9c:	486b      	ldr	r0, [pc, #428]	; (800204c <MX_GPIO_Init+0x2dc>)
 8001e9e:	f004 fe53 	bl	8006b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED16_GPIO_Port, LED16_Pin, GPIO_PIN_RESET);
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	2108      	movs	r1, #8
 8001ea6:	4869      	ldr	r0, [pc, #420]	; (800204c <MX_GPIO_Init+0x2dc>)
 8001ea8:	f004 fe4e 	bl	8006b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 8001eac:	2201      	movs	r2, #1
 8001eae:	2108      	movs	r1, #8
 8001eb0:	4867      	ldr	r0, [pc, #412]	; (8002050 <MX_GPIO_Init+0x2e0>)
 8001eb2:	f004 fe49 	bl	8006b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ebc:	4865      	ldr	r0, [pc, #404]	; (8002054 <MX_GPIO_Init+0x2e4>)
 8001ebe:	f004 fe43 	bl	8006b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	f645 6140 	movw	r1, #24128	; 0x5e40
 8001ec8:	4863      	ldr	r0, [pc, #396]	; (8002058 <MX_GPIO_Init+0x2e8>)
 8001eca:	f004 fe3d 	bl	8006b48 <HAL_GPIO_WritePin>
                          |LED2_Pin|LED18_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 8001ece:	2200      	movs	r2, #0
 8001ed0:	21c8      	movs	r1, #200	; 0xc8
 8001ed2:	4862      	ldr	r0, [pc, #392]	; (800205c <MX_GPIO_Init+0x2ec>)
 8001ed4:	f004 fe38 	bl	8006b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8001ed8:	2308      	movs	r3, #8
 8001eda:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001edc:	2300      	movs	r3, #0
 8001ede:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001ee4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ee8:	4619      	mov	r1, r3
 8001eea:	4857      	ldr	r0, [pc, #348]	; (8002048 <MX_GPIO_Init+0x2d8>)
 8001eec:	f004 fb74 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_D2_Pin */
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8001ef0:	2304      	movs	r3, #4
 8001ef2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef4:	2302      	movs	r3, #2
 8001ef6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001efc:	2303      	movs	r3, #3
 8001efe:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001f00:	2309      	movs	r3, #9
 8001f02:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8001f04:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f08:	4619      	mov	r1, r3
 8001f0a:	484f      	ldr	r0, [pc, #316]	; (8002048 <MX_GPIO_Init+0x2d8>)
 8001f0c:	f004 fb64 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8001f10:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 8001f14:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f16:	2302      	movs	r3, #2
 8001f18:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001f22:	230b      	movs	r3, #11
 8001f24:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f26:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	484b      	ldr	r0, [pc, #300]	; (800205c <MX_GPIO_Init+0x2ec>)
 8001f2e:	f004 fb53 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D2_Pin
                           ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D2_Pin
 8001f32:	f643 0323 	movw	r3, #14371	; 0x3823
 8001f36:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f38:	2302      	movs	r3, #2
 8001f3a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f40:	2303      	movs	r3, #3
 8001f42:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001f44:	230a      	movs	r3, #10
 8001f46:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f48:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	4844      	ldr	r0, [pc, #272]	; (8002060 <MX_GPIO_Init+0x2f0>)
 8001f50:	f004 fb42 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPDIF_RX0_Pin */
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8001f54:	2380      	movs	r3, #128	; 0x80
 8001f56:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f58:	2302      	movs	r3, #2
 8001f5a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f60:	2300      	movs	r3, #0
 8001f62:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8001f64:	2308      	movs	r3, #8
 8001f66:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8001f68:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	4837      	ldr	r0, [pc, #220]	; (800204c <MX_GPIO_Init+0x2dc>)
 8001f70:	f004 fb32 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDMMC_CK_Pin SDMMC_D3_Pin SDMMC_D2_Pin PC9
                           PC8 */
  GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 8001f74:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001f78:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f7a:	2302      	movs	r3, #2
 8001f7c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f82:	2303      	movs	r3, #3
 8001f84:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001f86:	230c      	movs	r3, #12
 8001f88:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f8a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f8e:	4619      	mov	r1, r3
 8001f90:	4834      	ldr	r0, [pc, #208]	; (8002064 <MX_GPIO_Init+0x2f4>)
 8001f92:	f004 fb21 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA15 PA8 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_6;
 8001f96:	f248 1340 	movw	r3, #33088	; 0x8140
 8001f9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fa4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001fa8:	4619      	mov	r1, r3
 8001faa:	482f      	ldr	r0, [pc, #188]	; (8002068 <MX_GPIO_Init+0x2f8>)
 8001fac:	f004 fb14 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED14_Pin LED15_Pin */
  GPIO_InitStruct.Pin = LED14_Pin|LED15_Pin;
 8001fb0:	2360      	movs	r3, #96	; 0x60
 8001fb2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fc0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	4820      	ldr	r0, [pc, #128]	; (8002048 <MX_GPIO_Init+0x2d8>)
 8001fc8:	f004 fb06 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_NCS_Pin */
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8001fcc:	2340      	movs	r3, #64	; 0x40
 8001fce:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fd8:	2303      	movs	r3, #3
 8001fda:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001fdc:	230a      	movs	r3, #10
 8001fde:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8001fe0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	481e      	ldr	r0, [pc, #120]	; (8002060 <MX_GPIO_Init+0x2f0>)
 8001fe8:	f004 faf6 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001fec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001ffa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ffe:	4619      	mov	r1, r3
 8002000:	481a      	ldr	r0, [pc, #104]	; (800206c <MX_GPIO_Init+0x2fc>)
 8002002:	f004 fae9 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8002006:	2340      	movs	r3, #64	; 0x40
 8002008:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800200a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800200e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002010:	2300      	movs	r3, #0
 8002012:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8002014:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002018:	4619      	mov	r1, r3
 800201a:	480c      	ldr	r0, [pc, #48]	; (800204c <MX_GPIO_Init+0x2dc>)
 800201c:	f004 fadc 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin;
 8002020:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002024:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002026:	2302      	movs	r3, #2
 8002028:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202a:	2300      	movs	r3, #0
 800202c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800202e:	2303      	movs	r3, #3
 8002030:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002032:	230a      	movs	r3, #10
 8002034:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002036:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800203a:	4619      	mov	r1, r3
 800203c:	480a      	ldr	r0, [pc, #40]	; (8002068 <MX_GPIO_Init+0x2f8>)
 800203e:	f004 facb 	bl	80065d8 <HAL_GPIO_Init>
 8002042:	e015      	b.n	8002070 <MX_GPIO_Init+0x300>
 8002044:	40023800 	.word	0x40023800
 8002048:	40021000 	.word	0x40021000
 800204c:	40020c00 	.word	0x40020c00
 8002050:	40022800 	.word	0x40022800
 8002054:	40022000 	.word	0x40022000
 8002058:	40021c00 	.word	0x40021c00
 800205c:	40021800 	.word	0x40021800
 8002060:	40020400 	.word	0x40020400
 8002064:	40020800 	.word	0x40020800
 8002068:	40020000 	.word	0x40020000
 800206c:	40022400 	.word	0x40022400

  /*Configure GPIO pins : SAI2_MCLKA_Pin SAI2_SCKA_Pin SAI2_FSA_Pin SAI2_SDA_Pin */
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8002070:	23f0      	movs	r3, #240	; 0xf0
 8002072:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002074:	2302      	movs	r3, #2
 8002076:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002078:	2300      	movs	r3, #0
 800207a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800207c:	2300      	movs	r3, #0
 800207e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002080:	230a      	movs	r3, #10
 8002082:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002084:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002088:	4619      	mov	r1, r3
 800208a:	4895      	ldr	r0, [pc, #596]	; (80022e0 <MX_GPIO_Init+0x570>)
 800208c:	f004 faa4 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SAI2_SDB_Pin */
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8002090:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002094:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002096:	2302      	movs	r3, #2
 8002098:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209a:	2300      	movs	r3, #0
 800209c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800209e:	2300      	movs	r3, #0
 80020a0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 80020a2:	230a      	movs	r3, #10
 80020a4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 80020a6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020aa:	4619      	mov	r1, r3
 80020ac:	488d      	ldr	r0, [pc, #564]	; (80022e4 <MX_GPIO_Init+0x574>)
 80020ae:	f004 fa93 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin LED16_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|LED16_Pin;
 80020b2:	2328      	movs	r3, #40	; 0x28
 80020b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020b6:	2301      	movs	r3, #1
 80020b8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ba:	2300      	movs	r3, #0
 80020bc:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020be:	2300      	movs	r3, #0
 80020c0:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020c6:	4619      	mov	r1, r3
 80020c8:	4887      	ldr	r0, [pc, #540]	; (80022e8 <MX_GPIO_Init+0x578>)
 80020ca:	f004 fa85 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 80020ce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020d4:	2300      	movs	r3, #0
 80020d6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d8:	2300      	movs	r3, #0
 80020da:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 80020dc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020e0:	4619      	mov	r1, r3
 80020e2:	4882      	ldr	r0, [pc, #520]	; (80022ec <MX_GPIO_Init+0x57c>)
 80020e4:	f004 fa78 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 80020e8:	2308      	movs	r3, #8
 80020ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ec:	2301      	movs	r3, #1
 80020ee:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f0:	2300      	movs	r3, #0
 80020f2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f4:	2300      	movs	r3, #0
 80020f6:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 80020f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020fc:	4619      	mov	r1, r3
 80020fe:	487c      	ldr	r0, [pc, #496]	; (80022f0 <MX_GPIO_Init+0x580>)
 8002100:	f004 fa6a 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG9 RMII_RXER_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_9|RMII_RXER_Pin;
 8002104:	f44f 7301 	mov.w	r3, #516	; 0x204
 8002108:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800210a:	2300      	movs	r3, #0
 800210c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210e:	2300      	movs	r3, #0
 8002110:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002112:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002116:	4619      	mov	r1, r3
 8002118:	4872      	ldr	r0, [pc, #456]	; (80022e4 <MX_GPIO_Init+0x574>)
 800211a:	f004 fa5d 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800211e:	2310      	movs	r3, #16
 8002120:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002122:	2300      	movs	r3, #0
 8002124:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002126:	2300      	movs	r3, #0
 8002128:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800212a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800212e:	4619      	mov	r1, r3
 8002130:	486d      	ldr	r0, [pc, #436]	; (80022e8 <MX_GPIO_Init+0x578>)
 8002132:	f004 fa51 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDMMC_CMD_Pin */
  GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 8002136:	2304      	movs	r3, #4
 8002138:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213a:	2302      	movs	r3, #2
 800213c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213e:	2300      	movs	r3, #0
 8002140:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002142:	2303      	movs	r3, #3
 8002144:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002146:	230c      	movs	r3, #12
 8002148:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 800214a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800214e:	4619      	mov	r1, r3
 8002150:	4865      	ldr	r0, [pc, #404]	; (80022e8 <MX_GPIO_Init+0x578>)
 8002152:	f004 fa41 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin PH13 NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|GPIO_PIN_13|NC2_Pin;
 8002156:	f24a 0304 	movw	r3, #40964	; 0xa004
 800215a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800215c:	2300      	movs	r3, #0
 800215e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002160:	2300      	movs	r3, #0
 8002162:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002164:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002168:	4619      	mov	r1, r3
 800216a:	4862      	ldr	r0, [pc, #392]	; (80022f4 <MX_GPIO_Init+0x584>)
 800216c:	f004 fa34 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_DISP_Pin */
  GPIO_InitStruct.Pin = LCD_DISP_Pin;
 8002170:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002174:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002176:	2301      	movs	r3, #1
 8002178:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217a:	2300      	movs	r3, #0
 800217c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800217e:	2300      	movs	r3, #0
 8002180:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_DISP_GPIO_Port, &GPIO_InitStruct);
 8002182:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002186:	4619      	mov	r1, r3
 8002188:	4855      	ldr	r0, [pc, #340]	; (80022e0 <MX_GPIO_Init+0x570>)
 800218a:	f004 fa25 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED13_Pin LED17_Pin LED11_Pin LED12_Pin
                           LED2_Pin LED18_Pin */
  GPIO_InitStruct.Pin = LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 800218e:	f645 6340 	movw	r3, #24128	; 0x5e40
 8002192:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LED2_Pin|LED18_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002194:	2301      	movs	r3, #1
 8002196:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002198:	2300      	movs	r3, #0
 800219a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800219c:	2300      	movs	r3, #0
 800219e:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80021a0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021a4:	4619      	mov	r1, r3
 80021a6:	4853      	ldr	r0, [pc, #332]	; (80022f4 <MX_GPIO_Init+0x584>)
 80021a8:	f004 fa16 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 80021ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80021b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80021b2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80021b6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b8:	2300      	movs	r3, #0
 80021ba:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 80021bc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021c0:	4619      	mov	r1, r3
 80021c2:	4847      	ldr	r0, [pc, #284]	; (80022e0 <MX_GPIO_Init+0x570>)
 80021c4:	f004 fa08 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 80021c8:	2310      	movs	r3, #16
 80021ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021cc:	2302      	movs	r3, #2
 80021ce:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d0:	2300      	movs	r3, #0
 80021d2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021d4:	2303      	movs	r3, #3
 80021d6:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80021d8:	230a      	movs	r3, #10
 80021da:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 80021dc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021e0:	4619      	mov	r1, r3
 80021e2:	4844      	ldr	r0, [pc, #272]	; (80022f4 <MX_GPIO_Init+0x584>)
 80021e4:	f004 f9f8 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 80021e8:	23c8      	movs	r3, #200	; 0xc8
 80021ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ec:	2301      	movs	r3, #1
 80021ee:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f0:	2300      	movs	r3, #0
 80021f2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f4:	2300      	movs	r3, #0
 80021f6:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80021f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021fc:	4619      	mov	r1, r3
 80021fe:	4839      	ldr	r0, [pc, #228]	; (80022e4 <MX_GPIO_Init+0x574>)
 8002200:	f004 f9ea 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8002204:	2305      	movs	r3, #5
 8002206:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002208:	2302      	movs	r3, #2
 800220a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220c:	2300      	movs	r3, #0
 800220e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002210:	2303      	movs	r3, #3
 8002212:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002214:	230a      	movs	r3, #10
 8002216:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002218:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800221c:	4619      	mov	r1, r3
 800221e:	4833      	ldr	r0, [pc, #204]	; (80022ec <MX_GPIO_Init+0x57c>)
 8002220:	f004 f9da 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002224:	2332      	movs	r3, #50	; 0x32
 8002226:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002228:	2302      	movs	r3, #2
 800222a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222c:	2300      	movs	r3, #0
 800222e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002230:	2303      	movs	r3, #3
 8002232:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002234:	230b      	movs	r3, #11
 8002236:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002238:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800223c:	4619      	mov	r1, r3
 800223e:	482b      	ldr	r0, [pc, #172]	; (80022ec <MX_GPIO_Init+0x57c>)
 8002240:	f004 f9ca 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002244:	2304      	movs	r3, #4
 8002246:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002248:	2302      	movs	r3, #2
 800224a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224c:	2300      	movs	r3, #0
 800224e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002250:	2303      	movs	r3, #3
 8002252:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002254:	2309      	movs	r3, #9
 8002256:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002258:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800225c:	4619      	mov	r1, r3
 800225e:	4826      	ldr	r0, [pc, #152]	; (80022f8 <MX_GPIO_Init+0x588>)
 8002260:	f004 f9ba 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_D1_Pin QSPI_D3_Pin QSPI_D0_Pin */
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8002264:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8002268:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800226a:	2302      	movs	r3, #2
 800226c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226e:	2300      	movs	r3, #0
 8002270:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002272:	2303      	movs	r3, #3
 8002274:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002276:	2309      	movs	r3, #9
 8002278:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800227a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800227e:	4619      	mov	r1, r3
 8002280:	4819      	ldr	r0, [pc, #100]	; (80022e8 <MX_GPIO_Init+0x578>)
 8002282:	f004 f9a9 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002286:	2386      	movs	r3, #134	; 0x86
 8002288:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800228a:	2302      	movs	r3, #2
 800228c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228e:	2300      	movs	r3, #0
 8002290:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002292:	2303      	movs	r3, #3
 8002294:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002296:	230b      	movs	r3, #11
 8002298:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800229a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800229e:	4619      	mov	r1, r3
 80022a0:	4816      	ldr	r0, [pc, #88]	; (80022fc <MX_GPIO_Init+0x58c>)
 80022a2:	f004 f999 	bl	80065d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 80022a6:	2328      	movs	r3, #40	; 0x28
 80022a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022aa:	2302      	movs	r3, #2
 80022ac:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ae:	2300      	movs	r3, #0
 80022b0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022b2:	2303      	movs	r3, #3
 80022b4:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80022b6:	230a      	movs	r3, #10
 80022b8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022be:	4619      	mov	r1, r3
 80022c0:	480e      	ldr	r0, [pc, #56]	; (80022fc <MX_GPIO_Init+0x58c>)
 80022c2:	f004 f989 	bl	80065d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80022c6:	2200      	movs	r2, #0
 80022c8:	2105      	movs	r1, #5
 80022ca:	2028      	movs	r0, #40	; 0x28
 80022cc:	f003 fa8e 	bl	80057ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80022d0:	2028      	movs	r0, #40	; 0x28
 80022d2:	f003 faa7 	bl	8005824 <HAL_NVIC_EnableIRQ>

}
 80022d6:	bf00      	nop
 80022d8:	3740      	adds	r7, #64	; 0x40
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	40022000 	.word	0x40022000
 80022e4:	40021800 	.word	0x40021800
 80022e8:	40020c00 	.word	0x40020c00
 80022ec:	40020800 	.word	0x40020800
 80022f0:	40022800 	.word	0x40022800
 80022f4:	40021c00 	.word	0x40021c00
 80022f8:	40020400 	.word	0x40020400
 80022fc:	40020000 	.word	0x40020000

08002300 <HAL_GPIO_EXTI_Callback>:
		HAL_UART_Receive_IT(&huart1,rxbuffer,1); // Rappel (callback) de l'interruption
		*/
	}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{	/**
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	4603      	mov	r3, r0
 8002308:	80fb      	strh	r3, [r7, #6]
 		flag = 1;
	}
	//xQueueSendFromISR(myQueueTempoHandle, &MessageTempo, 0);
	 *
	 */
}
 800230a:	bf00      	nop
 800230c:	370c      	adds	r7, #12
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
	...

08002318 <fonction_init>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_fonction_init */
void fonction_init(void const * argument)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b086      	sub	sp, #24
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
    TickType_t xLastWakeTime;
    const TickType_t xFrequency = 20;
 8002320:	2314      	movs	r3, #20
 8002322:	613b      	str	r3, [r7, #16]
    uint8_t i, j, cpt_lignesw = 0, cpt_colonnesw = 1, cpt_lignesb, cpt_colonnesb;
 8002324:	2300      	movs	r3, #0
 8002326:	757b      	strb	r3, [r7, #21]
 8002328:	2301      	movs	r3, #1
 800232a:	753b      	strb	r3, [r7, #20]
  /* Infinite loop */
  for(;;)
  {


	  for (i = 0; i < 3; i++)
 800232c:	2300      	movs	r3, #0
 800232e:	75fb      	strb	r3, [r7, #23]
 8002330:	e090      	b.n	8002454 <fonction_init+0x13c>
	  {
		  for (j = 0; j < 4; j++)
 8002332:	2300      	movs	r3, #0
 8002334:	75bb      	strb	r3, [r7, #22]
 8002336:	e07a      	b.n	800242e <fonction_init+0x116>
		  {
			  taskENTER_CRITICAL();
 8002338:	f00b fb28 	bl	800d98c <vPortEnterCritical>
			  	 // init white pieces
			  chessboard[cpt_lignesw][cpt_colonnesw].ligne = cpt_lignesw;
 800233c:	7d7a      	ldrb	r2, [r7, #21]
 800233e:	7d3b      	ldrb	r3, [r7, #20]
 8002340:	7d79      	ldrb	r1, [r7, #21]
 8002342:	b288      	uxth	r0, r1
 8002344:	4949      	ldr	r1, [pc, #292]	; (800246c <fonction_init+0x154>)
 8002346:	00d2      	lsls	r2, r2, #3
 8002348:	4413      	add	r3, r2
 800234a:	4602      	mov	r2, r0
 800234c:	f821 2033 	strh.w	r2, [r1, r3, lsl #3]
			  chessboard[cpt_lignesw][cpt_colonnesw].colonne = cpt_colonnesw;
 8002350:	7d7a      	ldrb	r2, [r7, #21]
 8002352:	7d3b      	ldrb	r3, [r7, #20]
 8002354:	7d39      	ldrb	r1, [r7, #20]
 8002356:	b288      	uxth	r0, r1
 8002358:	4944      	ldr	r1, [pc, #272]	; (800246c <fonction_init+0x154>)
 800235a:	00d2      	lsls	r2, r2, #3
 800235c:	4413      	add	r3, r2
 800235e:	00db      	lsls	r3, r3, #3
 8002360:	440b      	add	r3, r1
 8002362:	4602      	mov	r2, r0
 8002364:	805a      	strh	r2, [r3, #2]
			  chessboard[cpt_lignesw][cpt_colonnesw].isFilled = 1;
 8002366:	7d7a      	ldrb	r2, [r7, #21]
 8002368:	7d3b      	ldrb	r3, [r7, #20]
 800236a:	4940      	ldr	r1, [pc, #256]	; (800246c <fonction_init+0x154>)
 800236c:	00d2      	lsls	r2, r2, #3
 800236e:	4413      	add	r3, r2
 8002370:	00db      	lsls	r3, r3, #3
 8002372:	440b      	add	r3, r1
 8002374:	2201      	movs	r2, #1
 8002376:	715a      	strb	r2, [r3, #5]
			  chessboard[cpt_lignesw][cpt_colonnesw].rayon = 9;
 8002378:	7d7a      	ldrb	r2, [r7, #21]
 800237a:	7d3b      	ldrb	r3, [r7, #20]
 800237c:	493b      	ldr	r1, [pc, #236]	; (800246c <fonction_init+0x154>)
 800237e:	00d2      	lsls	r2, r2, #3
 8002380:	4413      	add	r3, r2
 8002382:	00db      	lsls	r3, r3, #3
 8002384:	440b      	add	r3, r1
 8002386:	2209      	movs	r2, #9
 8002388:	71da      	strb	r2, [r3, #7]
			  chessboard[cpt_lignesw][cpt_colonnesw].piece_color = 0;
 800238a:	7d7a      	ldrb	r2, [r7, #21]
 800238c:	7d3b      	ldrb	r3, [r7, #20]
 800238e:	4937      	ldr	r1, [pc, #220]	; (800246c <fonction_init+0x154>)
 8002390:	00d2      	lsls	r2, r2, #3
 8002392:	4413      	add	r3, r2
 8002394:	00db      	lsls	r3, r3, #3
 8002396:	440b      	add	r3, r1
 8002398:	2200      	movs	r2, #0
 800239a:	719a      	strb	r2, [r3, #6]
			  // init black pieces
			  cpt_lignesb = cpt_lignesw + 5;
 800239c:	7d7b      	ldrb	r3, [r7, #21]
 800239e:	3305      	adds	r3, #5
 80023a0:	73fb      	strb	r3, [r7, #15]
			  cpt_colonnesb = (cpt_colonnesw % 2 == 0) ? cpt_colonnesw + 1 : cpt_colonnesw - 1;
 80023a2:	7d3b      	ldrb	r3, [r7, #20]
 80023a4:	f003 0301 	and.w	r3, r3, #1
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d103      	bne.n	80023b6 <fonction_init+0x9e>
 80023ae:	7d3b      	ldrb	r3, [r7, #20]
 80023b0:	3301      	adds	r3, #1
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	e002      	b.n	80023bc <fonction_init+0xa4>
 80023b6:	7d3b      	ldrb	r3, [r7, #20]
 80023b8:	3b01      	subs	r3, #1
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	73bb      	strb	r3, [r7, #14]
			  chessboard[cpt_lignesb][cpt_colonnesb].ligne = cpt_lignesb;
 80023be:	7bfa      	ldrb	r2, [r7, #15]
 80023c0:	7bbb      	ldrb	r3, [r7, #14]
 80023c2:	7bf9      	ldrb	r1, [r7, #15]
 80023c4:	b288      	uxth	r0, r1
 80023c6:	4929      	ldr	r1, [pc, #164]	; (800246c <fonction_init+0x154>)
 80023c8:	00d2      	lsls	r2, r2, #3
 80023ca:	4413      	add	r3, r2
 80023cc:	4602      	mov	r2, r0
 80023ce:	f821 2033 	strh.w	r2, [r1, r3, lsl #3]
			  chessboard[cpt_lignesb][cpt_colonnesb].colonne = cpt_colonnesb;
 80023d2:	7bfa      	ldrb	r2, [r7, #15]
 80023d4:	7bbb      	ldrb	r3, [r7, #14]
 80023d6:	7bb9      	ldrb	r1, [r7, #14]
 80023d8:	b288      	uxth	r0, r1
 80023da:	4924      	ldr	r1, [pc, #144]	; (800246c <fonction_init+0x154>)
 80023dc:	00d2      	lsls	r2, r2, #3
 80023de:	4413      	add	r3, r2
 80023e0:	00db      	lsls	r3, r3, #3
 80023e2:	440b      	add	r3, r1
 80023e4:	4602      	mov	r2, r0
 80023e6:	805a      	strh	r2, [r3, #2]
			  chessboard[cpt_lignesb][cpt_colonnesb].isFilled = 1;
 80023e8:	7bfa      	ldrb	r2, [r7, #15]
 80023ea:	7bbb      	ldrb	r3, [r7, #14]
 80023ec:	491f      	ldr	r1, [pc, #124]	; (800246c <fonction_init+0x154>)
 80023ee:	00d2      	lsls	r2, r2, #3
 80023f0:	4413      	add	r3, r2
 80023f2:	00db      	lsls	r3, r3, #3
 80023f4:	440b      	add	r3, r1
 80023f6:	2201      	movs	r2, #1
 80023f8:	715a      	strb	r2, [r3, #5]
			  chessboard[cpt_lignesb][cpt_colonnesb].rayon = 9;
 80023fa:	7bfa      	ldrb	r2, [r7, #15]
 80023fc:	7bbb      	ldrb	r3, [r7, #14]
 80023fe:	491b      	ldr	r1, [pc, #108]	; (800246c <fonction_init+0x154>)
 8002400:	00d2      	lsls	r2, r2, #3
 8002402:	4413      	add	r3, r2
 8002404:	00db      	lsls	r3, r3, #3
 8002406:	440b      	add	r3, r1
 8002408:	2209      	movs	r2, #9
 800240a:	71da      	strb	r2, [r3, #7]
			  chessboard[cpt_lignesb][cpt_colonnesb].piece_color = 1;
 800240c:	7bfa      	ldrb	r2, [r7, #15]
 800240e:	7bbb      	ldrb	r3, [r7, #14]
 8002410:	4916      	ldr	r1, [pc, #88]	; (800246c <fonction_init+0x154>)
 8002412:	00d2      	lsls	r2, r2, #3
 8002414:	4413      	add	r3, r2
 8002416:	00db      	lsls	r3, r3, #3
 8002418:	440b      	add	r3, r1
 800241a:	2201      	movs	r2, #1
 800241c:	719a      	strb	r2, [r3, #6]
			  taskEXIT_CRITICAL();
 800241e:	f00b fae9 	bl	800d9f4 <vPortExitCritical>
			  cpt_colonnesw += 2;
 8002422:	7d3b      	ldrb	r3, [r7, #20]
 8002424:	3302      	adds	r3, #2
 8002426:	753b      	strb	r3, [r7, #20]
		  for (j = 0; j < 4; j++)
 8002428:	7dbb      	ldrb	r3, [r7, #22]
 800242a:	3301      	adds	r3, #1
 800242c:	75bb      	strb	r3, [r7, #22]
 800242e:	7dbb      	ldrb	r3, [r7, #22]
 8002430:	2b03      	cmp	r3, #3
 8002432:	d981      	bls.n	8002338 <fonction_init+0x20>
		  }
		  cpt_colonnesw = (cpt_colonnesw % 2 == 0) ? 1 : 0;
 8002434:	7d3b      	ldrb	r3, [r7, #20]
 8002436:	f003 0301 	and.w	r3, r3, #1
 800243a:	b2db      	uxtb	r3, r3
 800243c:	2b00      	cmp	r3, #0
 800243e:	bf0c      	ite	eq
 8002440:	2301      	moveq	r3, #1
 8002442:	2300      	movne	r3, #0
 8002444:	b2db      	uxtb	r3, r3
 8002446:	753b      	strb	r3, [r7, #20]
		  cpt_lignesw++;
 8002448:	7d7b      	ldrb	r3, [r7, #21]
 800244a:	3301      	adds	r3, #1
 800244c:	757b      	strb	r3, [r7, #21]
	  for (i = 0; i < 3; i++)
 800244e:	7dfb      	ldrb	r3, [r7, #23]
 8002450:	3301      	adds	r3, #1
 8002452:	75fb      	strb	r3, [r7, #23]
 8002454:	7dfb      	ldrb	r3, [r7, #23]
 8002456:	2b02      	cmp	r3, #2
 8002458:	f67f af6b 	bls.w	8002332 <fonction_init+0x1a>
	  }

      vTaskDelayUntil(&xLastWakeTime, xFrequency);
 800245c:	f107 0308 	add.w	r3, r7, #8
 8002460:	6939      	ldr	r1, [r7, #16]
 8002462:	4618      	mov	r0, r3
 8002464:	f00a fa66 	bl	800c934 <vTaskDelayUntil>
	  for (i = 0; i < 3; i++)
 8002468:	e760      	b.n	800232c <fonction_init+0x14>
 800246a:	bf00      	nop
 800246c:	200080cc 	.word	0x200080cc

08002470 <fonction_affichage>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_fonction_affichage */
void fonction_affichage(void const * argument)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b088      	sub	sp, #32
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN fonction_affichage */
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = 50;
 8002478:	2332      	movs	r3, #50	; 0x32
 800247a:	61bb      	str	r3, [r7, #24]
	const uint8_t pas 			= 30;
 800247c:	231e      	movs	r3, #30
 800247e:	75fb      	strb	r3, [r7, #23]
	const uint8_t marge			= 15;
 8002480:	230f      	movs	r3, #15
 8002482:	75bb      	strb	r3, [r7, #22]
	uint16_t pointeurX 			= marge + pas / 2;
 8002484:	7dbb      	ldrb	r3, [r7, #22]
 8002486:	b29a      	uxth	r2, r3
 8002488:	7dfb      	ldrb	r3, [r7, #23]
 800248a:	085b      	lsrs	r3, r3, #1
 800248c:	b2db      	uxtb	r3, r3
 800248e:	b29b      	uxth	r3, r3
 8002490:	4413      	add	r3, r2
 8002492:	82bb      	strh	r3, [r7, #20]
	uint16_t pointeurY 			= marge + pas / 2;
 8002494:	7dbb      	ldrb	r3, [r7, #22]
 8002496:	b29a      	uxth	r2, r3
 8002498:	7dfb      	ldrb	r3, [r7, #23]
 800249a:	085b      	lsrs	r3, r3, #1
 800249c:	b2db      	uxtb	r3, r3
 800249e:	b29b      	uxth	r3, r3
 80024a0:	4413      	add	r3, r2
 80024a2:	827b      	strh	r3, [r7, #18]
	uint8_t color				= 2;
 80024a4:	2302      	movs	r3, #2
 80024a6:	747b      	strb	r3, [r7, #17]
	uint8_t i, j;
	uint8_t filled = 0, possible = 0;
 80024a8:	2300      	movs	r3, #0
 80024aa:	743b      	strb	r3, [r7, #16]
 80024ac:	2300      	movs	r3, #0
 80024ae:	73fb      	strb	r3, [r7, #15]
	vTaskDelete(task_initHandle);
 80024b0:	4b79      	ldr	r3, [pc, #484]	; (8002698 <fonction_affichage+0x228>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4618      	mov	r0, r3
 80024b6:	f00a f9ab 	bl	800c810 <vTaskDelete>
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(LED12_GPIO_Port, LED12_Pin);
 80024ba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024be:	4877      	ldr	r0, [pc, #476]	; (800269c <fonction_affichage+0x22c>)
 80024c0:	f004 fb5b 	bl	8006b7a <HAL_GPIO_TogglePin>
	  // Clear que pour certains changements
	  taskENTER_CRITICAL();
 80024c4:	f00b fa62 	bl	800d98c <vPortEnterCritical>
	  if(change == 1)
 80024c8:	4b75      	ldr	r3, [pc, #468]	; (80026a0 <fonction_affichage+0x230>)
 80024ca:	781b      	ldrb	r3, [r3, #0]
 80024cc:	2b01      	cmp	r3, #1
 80024ce:	d102      	bne.n	80024d6 <fonction_affichage+0x66>
	  {
		  BSP_LCD_Clear(0);
 80024d0:	2000      	movs	r0, #0
 80024d2:	f000 fd4b 	bl	8002f6c <BSP_LCD_Clear>
	  }
	  taskEXIT_CRITICAL();
 80024d6:	f00b fa8d 	bl	800d9f4 <vPortExitCritical>

	  for (i = 0; i < 8; i++)
 80024da:	2300      	movs	r3, #0
 80024dc:	77fb      	strb	r3, [r7, #31]
 80024de:	e0c9      	b.n	8002674 <fonction_affichage+0x204>
	  {
		  for (j = 0; j < 8; j++)
 80024e0:	2300      	movs	r3, #0
 80024e2:	77bb      	strb	r3, [r7, #30]
 80024e4:	e0bf      	b.n	8002666 <fonction_affichage+0x1f6>
		  {
			  taskENTER_CRITICAL();
 80024e6:	f00b fa51 	bl	800d98c <vPortEnterCritical>
			  filled = chessboard[i][j].isFilled;
 80024ea:	7ffa      	ldrb	r2, [r7, #31]
 80024ec:	7fbb      	ldrb	r3, [r7, #30]
 80024ee:	496d      	ldr	r1, [pc, #436]	; (80026a4 <fonction_affichage+0x234>)
 80024f0:	00d2      	lsls	r2, r2, #3
 80024f2:	4413      	add	r3, r2
 80024f4:	00db      	lsls	r3, r3, #3
 80024f6:	440b      	add	r3, r1
 80024f8:	795b      	ldrb	r3, [r3, #5]
 80024fa:	743b      	strb	r3, [r7, #16]
			  possible = chessboard[i][j].isPossible;
 80024fc:	7ffa      	ldrb	r2, [r7, #31]
 80024fe:	7fbb      	ldrb	r3, [r7, #30]
 8002500:	4968      	ldr	r1, [pc, #416]	; (80026a4 <fonction_affichage+0x234>)
 8002502:	00d2      	lsls	r2, r2, #3
 8002504:	4413      	add	r3, r2
 8002506:	00db      	lsls	r3, r3, #3
 8002508:	440b      	add	r3, r1
 800250a:	791b      	ldrb	r3, [r3, #4]
 800250c:	73fb      	strb	r3, [r7, #15]
			  taskEXIT_CRITICAL();
 800250e:	f00b fa71 	bl	800d9f4 <vPortExitCritical>
			  // Case avec un pion
			  if ( filled != 0)
 8002512:	7c3b      	ldrb	r3, [r7, #16]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d055      	beq.n	80025c4 <fonction_affichage+0x154>
			  {
				  color = chessboard[i][j].piece_color;
 8002518:	7ffa      	ldrb	r2, [r7, #31]
 800251a:	7fbb      	ldrb	r3, [r7, #30]
 800251c:	4961      	ldr	r1, [pc, #388]	; (80026a4 <fonction_affichage+0x234>)
 800251e:	00d2      	lsls	r2, r2, #3
 8002520:	4413      	add	r3, r2
 8002522:	00db      	lsls	r3, r3, #3
 8002524:	440b      	add	r3, r1
 8002526:	799b      	ldrb	r3, [r3, #6]
 8002528:	747b      	strb	r3, [r7, #17]
				  xSemaphoreTake(mutexEcran, portMAX_DELAY);
 800252a:	4b5f      	ldr	r3, [pc, #380]	; (80026a8 <fonction_affichage+0x238>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f04f 31ff 	mov.w	r1, #4294967295
 8002532:	4618      	mov	r0, r3
 8002534:	f009 fd7e 	bl	800c034 <xQueueSemaphoreTake>
				  if (color == 1) BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 8002538:	7c7b      	ldrb	r3, [r7, #17]
 800253a:	2b01      	cmp	r3, #1
 800253c:	d103      	bne.n	8002546 <fonction_affichage+0xd6>
 800253e:	485b      	ldr	r0, [pc, #364]	; (80026ac <fonction_affichage+0x23c>)
 8002540:	f000 fcc8 	bl	8002ed4 <BSP_LCD_SetTextColor>
 8002544:	e006      	b.n	8002554 <fonction_affichage+0xe4>
				  else if (color == 0) BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8002546:	7c7b      	ldrb	r3, [r7, #17]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d103      	bne.n	8002554 <fonction_affichage+0xe4>
 800254c:	f04f 30ff 	mov.w	r0, #4294967295
 8002550:	f000 fcc0 	bl	8002ed4 <BSP_LCD_SetTextColor>
			      pointeurX = marge + pas / 2 + j * pas;
 8002554:	7dbb      	ldrb	r3, [r7, #22]
 8002556:	b29a      	uxth	r2, r3
 8002558:	7dfb      	ldrb	r3, [r7, #23]
 800255a:	085b      	lsrs	r3, r3, #1
 800255c:	b2db      	uxtb	r3, r3
 800255e:	b29b      	uxth	r3, r3
 8002560:	4413      	add	r3, r2
 8002562:	b29a      	uxth	r2, r3
 8002564:	7fbb      	ldrb	r3, [r7, #30]
 8002566:	b299      	uxth	r1, r3
 8002568:	7dfb      	ldrb	r3, [r7, #23]
 800256a:	b29b      	uxth	r3, r3
 800256c:	fb11 f303 	smulbb	r3, r1, r3
 8002570:	b29b      	uxth	r3, r3
 8002572:	4413      	add	r3, r2
 8002574:	82bb      	strh	r3, [r7, #20]
			      pointeurY = marge + pas / 2 + i * pas;
 8002576:	7dbb      	ldrb	r3, [r7, #22]
 8002578:	b29a      	uxth	r2, r3
 800257a:	7dfb      	ldrb	r3, [r7, #23]
 800257c:	085b      	lsrs	r3, r3, #1
 800257e:	b2db      	uxtb	r3, r3
 8002580:	b29b      	uxth	r3, r3
 8002582:	4413      	add	r3, r2
 8002584:	b29a      	uxth	r2, r3
 8002586:	7ffb      	ldrb	r3, [r7, #31]
 8002588:	b299      	uxth	r1, r3
 800258a:	7dfb      	ldrb	r3, [r7, #23]
 800258c:	b29b      	uxth	r3, r3
 800258e:	fb11 f303 	smulbb	r3, r1, r3
 8002592:	b29b      	uxth	r3, r3
 8002594:	4413      	add	r3, r2
 8002596:	827b      	strh	r3, [r7, #18]
				  BSP_LCD_FillCircle(pointeurX, pointeurY, chessboard[i][j].rayon);
 8002598:	7ffa      	ldrb	r2, [r7, #31]
 800259a:	7fbb      	ldrb	r3, [r7, #30]
 800259c:	4941      	ldr	r1, [pc, #260]	; (80026a4 <fonction_affichage+0x234>)
 800259e:	00d2      	lsls	r2, r2, #3
 80025a0:	4413      	add	r3, r2
 80025a2:	00db      	lsls	r3, r3, #3
 80025a4:	440b      	add	r3, r1
 80025a6:	79db      	ldrb	r3, [r3, #7]
 80025a8:	b29a      	uxth	r2, r3
 80025aa:	8a79      	ldrh	r1, [r7, #18]
 80025ac:	8abb      	ldrh	r3, [r7, #20]
 80025ae:	4618      	mov	r0, r3
 80025b0:	f000 ff46 	bl	8003440 <BSP_LCD_FillCircle>
				  xSemaphoreGive(mutexEcran);
 80025b4:	4b3c      	ldr	r3, [pc, #240]	; (80026a8 <fonction_affichage+0x238>)
 80025b6:	6818      	ldr	r0, [r3, #0]
 80025b8:	2300      	movs	r3, #0
 80025ba:	2200      	movs	r2, #0
 80025bc:	2100      	movs	r1, #0
 80025be:	f009 fb4d 	bl	800bc5c <xQueueGenericSend>
 80025c2:	e04d      	b.n	8002660 <fonction_affichage+0x1f0>
			  }
			  //Case possible
			  else if (possible != 0)
 80025c4:	7bfb      	ldrb	r3, [r7, #15]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d04a      	beq.n	8002660 <fonction_affichage+0x1f0>
			  {
				  if (change == 1) // Il y a eu une deselection, reinitialisation des possibles et pas d'affichage
 80025ca:	4b35      	ldr	r3, [pc, #212]	; (80026a0 <fonction_affichage+0x230>)
 80025cc:	781b      	ldrb	r3, [r3, #0]
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d10d      	bne.n	80025ee <fonction_affichage+0x17e>
				  {
					  taskENTER_CRITICAL();
 80025d2:	f00b f9db 	bl	800d98c <vPortEnterCritical>
					  chessboard[i][j].isPossible = 0;
 80025d6:	7ffa      	ldrb	r2, [r7, #31]
 80025d8:	7fbb      	ldrb	r3, [r7, #30]
 80025da:	4932      	ldr	r1, [pc, #200]	; (80026a4 <fonction_affichage+0x234>)
 80025dc:	00d2      	lsls	r2, r2, #3
 80025de:	4413      	add	r3, r2
 80025e0:	00db      	lsls	r3, r3, #3
 80025e2:	440b      	add	r3, r1
 80025e4:	2200      	movs	r2, #0
 80025e6:	711a      	strb	r2, [r3, #4]
					  taskEXIT_CRITICAL();
 80025e8:	f00b fa04 	bl	800d9f4 <vPortExitCritical>
 80025ec:	e038      	b.n	8002660 <fonction_affichage+0x1f0>
				  }
				  else
				  {
					  xSemaphoreTake(mutexEcran, portMAX_DELAY);
 80025ee:	4b2e      	ldr	r3, [pc, #184]	; (80026a8 <fonction_affichage+0x238>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f04f 31ff 	mov.w	r1, #4294967295
 80025f6:	4618      	mov	r0, r3
 80025f8:	f009 fd1c 	bl	800c034 <xQueueSemaphoreTake>
					  BSP_LCD_SetTextColor(LCD_COLOR_RED);
 80025fc:	482c      	ldr	r0, [pc, #176]	; (80026b0 <fonction_affichage+0x240>)
 80025fe:	f000 fc69 	bl	8002ed4 <BSP_LCD_SetTextColor>
				      pointeurX = marge + pas / 2 + j * pas;
 8002602:	7dbb      	ldrb	r3, [r7, #22]
 8002604:	b29a      	uxth	r2, r3
 8002606:	7dfb      	ldrb	r3, [r7, #23]
 8002608:	085b      	lsrs	r3, r3, #1
 800260a:	b2db      	uxtb	r3, r3
 800260c:	b29b      	uxth	r3, r3
 800260e:	4413      	add	r3, r2
 8002610:	b29a      	uxth	r2, r3
 8002612:	7fbb      	ldrb	r3, [r7, #30]
 8002614:	b299      	uxth	r1, r3
 8002616:	7dfb      	ldrb	r3, [r7, #23]
 8002618:	b29b      	uxth	r3, r3
 800261a:	fb11 f303 	smulbb	r3, r1, r3
 800261e:	b29b      	uxth	r3, r3
 8002620:	4413      	add	r3, r2
 8002622:	82bb      	strh	r3, [r7, #20]
				      pointeurY = marge + pas / 2 + i * pas;
 8002624:	7dbb      	ldrb	r3, [r7, #22]
 8002626:	b29a      	uxth	r2, r3
 8002628:	7dfb      	ldrb	r3, [r7, #23]
 800262a:	085b      	lsrs	r3, r3, #1
 800262c:	b2db      	uxtb	r3, r3
 800262e:	b29b      	uxth	r3, r3
 8002630:	4413      	add	r3, r2
 8002632:	b29a      	uxth	r2, r3
 8002634:	7ffb      	ldrb	r3, [r7, #31]
 8002636:	b299      	uxth	r1, r3
 8002638:	7dfb      	ldrb	r3, [r7, #23]
 800263a:	b29b      	uxth	r3, r3
 800263c:	fb11 f303 	smulbb	r3, r1, r3
 8002640:	b29b      	uxth	r3, r3
 8002642:	4413      	add	r3, r2
 8002644:	827b      	strh	r3, [r7, #18]
					  BSP_LCD_FillCircle(pointeurX, pointeurY, 9);
 8002646:	8a79      	ldrh	r1, [r7, #18]
 8002648:	8abb      	ldrh	r3, [r7, #20]
 800264a:	2209      	movs	r2, #9
 800264c:	4618      	mov	r0, r3
 800264e:	f000 fef7 	bl	8003440 <BSP_LCD_FillCircle>
					  xSemaphoreGive(mutexEcran);
 8002652:	4b15      	ldr	r3, [pc, #84]	; (80026a8 <fonction_affichage+0x238>)
 8002654:	6818      	ldr	r0, [r3, #0]
 8002656:	2300      	movs	r3, #0
 8002658:	2200      	movs	r2, #0
 800265a:	2100      	movs	r1, #0
 800265c:	f009 fafe 	bl	800bc5c <xQueueGenericSend>
		  for (j = 0; j < 8; j++)
 8002660:	7fbb      	ldrb	r3, [r7, #30]
 8002662:	3301      	adds	r3, #1
 8002664:	77bb      	strb	r3, [r7, #30]
 8002666:	7fbb      	ldrb	r3, [r7, #30]
 8002668:	2b07      	cmp	r3, #7
 800266a:	f67f af3c 	bls.w	80024e6 <fonction_affichage+0x76>
	  for (i = 0; i < 8; i++)
 800266e:	7ffb      	ldrb	r3, [r7, #31]
 8002670:	3301      	adds	r3, #1
 8002672:	77fb      	strb	r3, [r7, #31]
 8002674:	7ffb      	ldrb	r3, [r7, #31]
 8002676:	2b07      	cmp	r3, #7
 8002678:	f67f af32 	bls.w	80024e0 <fonction_affichage+0x70>
				  }

			  }
		  }
	  }
	taskENTER_CRITICAL();
 800267c:	f00b f986 	bl	800d98c <vPortEnterCritical>
	change = 0; // S'il y avait des changements, ils on ete pris en compte
 8002680:	4b07      	ldr	r3, [pc, #28]	; (80026a0 <fonction_affichage+0x230>)
 8002682:	2200      	movs	r2, #0
 8002684:	701a      	strb	r2, [r3, #0]
	taskEXIT_CRITICAL();
 8002686:	f00b f9b5 	bl	800d9f4 <vPortExitCritical>

    vTaskDelayUntil(&xLastWakeTime, (TickType_t) xFrequency);
 800268a:	f107 0308 	add.w	r3, r7, #8
 800268e:	69b9      	ldr	r1, [r7, #24]
 8002690:	4618      	mov	r0, r3
 8002692:	f00a f94f 	bl	800c934 <vTaskDelayUntil>
	  HAL_GPIO_TogglePin(LED12_GPIO_Port, LED12_Pin);
 8002696:	e710      	b.n	80024ba <fonction_affichage+0x4a>
 8002698:	2000802c 	.word	0x2000802c
 800269c:	40021c00 	.word	0x40021c00
 80026a0:	20000028 	.word	0x20000028
 80026a4:	200080cc 	.word	0x200080cc
 80026a8:	2000852c 	.word	0x2000852c
 80026ac:	ff0000ff 	.word	0xff0000ff
 80026b0:	ffff0000 	.word	0xffff0000

080026b4 <fonction_select>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_fonction_select */
void fonction_select(void const * argument)
{
 80026b4:	b590      	push	{r4, r7, lr}
 80026b6:	b089      	sub	sp, #36	; 0x24
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN fonction_select */
	//uint16_t MessageTS[1];
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = 100;
 80026bc:	2364      	movs	r3, #100	; 0x64
 80026be:	61bb      	str	r3, [r7, #24]
	static TS_StateTypeDef TS_State;
	//flag = 0;
	uint8_t posx = 0, posy = 0;
 80026c0:	2300      	movs	r3, #0
 80026c2:	75fb      	strb	r3, [r7, #23]
 80026c4:	2300      	movs	r3, #0
 80026c6:	75bb      	strb	r3, [r7, #22]
	uint8_t line = 0, col = 0;
 80026c8:	2300      	movs	r3, #0
 80026ca:	757b      	strb	r3, [r7, #21]
 80026cc:	2300      	movs	r3, #0
 80026ce:	753b      	strb	r3, [r7, #20]
	const uint8_t pas 			= 30;
 80026d0:	231e      	movs	r3, #30
 80026d2:	74fb      	strb	r3, [r7, #19]
	const uint8_t marge			= 15;
 80026d4:	230f      	movs	r3, #15
 80026d6:	74bb      	strb	r3, [r7, #18]
	uint8_t selected 			= 0;
 80026d8:	2300      	movs	r3, #0
 80026da:	77fb      	strb	r3, [r7, #31]
	uint8_t line_selected		= 8;
 80026dc:	2308      	movs	r3, #8
 80026de:	77bb      	strb	r3, [r7, #30]
	uint8_t col_selected		= 8;
 80026e0:	2308      	movs	r3, #8
 80026e2:	777b      	strb	r3, [r7, #29]
	uint16_t message[1];
  /* Infinite loop */
  for(;;)
  {

	  BSP_TS_GetState(&TS_State);
 80026e4:	485d      	ldr	r0, [pc, #372]	; (800285c <fonction_select+0x1a8>)
 80026e6:	f001 fb13 	bl	8003d10 <BSP_TS_GetState>
	  if(TS_State.touchDetected)
 80026ea:	4b5c      	ldr	r3, [pc, #368]	; (800285c <fonction_select+0x1a8>)
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	f000 80ac 	beq.w	800284c <fonction_select+0x198>
	  {
		  posx = TS_State.touchX[0];
 80026f4:	4b59      	ldr	r3, [pc, #356]	; (800285c <fonction_select+0x1a8>)
 80026f6:	885b      	ldrh	r3, [r3, #2]
 80026f8:	75fb      	strb	r3, [r7, #23]
		  posy = TS_State.touchY[0];
 80026fa:	4b58      	ldr	r3, [pc, #352]	; (800285c <fonction_select+0x1a8>)
 80026fc:	899b      	ldrh	r3, [r3, #12]
 80026fe:	75bb      	strb	r3, [r7, #22]

		  col = (posx - marge) / pas;
 8002700:	7dfa      	ldrb	r2, [r7, #23]
 8002702:	7cbb      	ldrb	r3, [r7, #18]
 8002704:	1ad2      	subs	r2, r2, r3
 8002706:	7cfb      	ldrb	r3, [r7, #19]
 8002708:	fb92 f3f3 	sdiv	r3, r2, r3
 800270c:	753b      	strb	r3, [r7, #20]
		  line = (posy - marge) / pas;
 800270e:	7dba      	ldrb	r2, [r7, #22]
 8002710:	7cbb      	ldrb	r3, [r7, #18]
 8002712:	1ad2      	subs	r2, r2, r3
 8002714:	7cfb      	ldrb	r3, [r7, #19]
 8002716:	fb92 f3f3 	sdiv	r3, r2, r3
 800271a:	757b      	strb	r3, [r7, #21]
		  taskENTER_CRITICAL();
 800271c:	f00b f936 	bl	800d98c <vPortEnterCritical>
		  // Selection d'un pion
		  if(chessboard[line][col].isFilled)
 8002720:	7d7a      	ldrb	r2, [r7, #21]
 8002722:	7d3b      	ldrb	r3, [r7, #20]
 8002724:	494e      	ldr	r1, [pc, #312]	; (8002860 <fonction_select+0x1ac>)
 8002726:	00d2      	lsls	r2, r2, #3
 8002728:	4413      	add	r3, r2
 800272a:	00db      	lsls	r3, r3, #3
 800272c:	440b      	add	r3, r1
 800272e:	795b      	ldrb	r3, [r3, #5]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d045      	beq.n	80027c0 <fonction_select+0x10c>
		  {
			  // Aucun pion n'etait selectionne
			  if(chessboard[line][col].rayon < 12 && selected == 0)
 8002734:	7d7a      	ldrb	r2, [r7, #21]
 8002736:	7d3b      	ldrb	r3, [r7, #20]
 8002738:	4949      	ldr	r1, [pc, #292]	; (8002860 <fonction_select+0x1ac>)
 800273a:	00d2      	lsls	r2, r2, #3
 800273c:	4413      	add	r3, r2
 800273e:	00db      	lsls	r3, r3, #3
 8002740:	440b      	add	r3, r1
 8002742:	79db      	ldrb	r3, [r3, #7]
 8002744:	2b0b      	cmp	r3, #11
 8002746:	d823      	bhi.n	8002790 <fonction_select+0xdc>
 8002748:	7ffb      	ldrb	r3, [r7, #31]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d120      	bne.n	8002790 <fonction_select+0xdc>
			  {
				  chessboard[line][col].rayon = 12;
 800274e:	7d7a      	ldrb	r2, [r7, #21]
 8002750:	7d3b      	ldrb	r3, [r7, #20]
 8002752:	4943      	ldr	r1, [pc, #268]	; (8002860 <fonction_select+0x1ac>)
 8002754:	00d2      	lsls	r2, r2, #3
 8002756:	4413      	add	r3, r2
 8002758:	00db      	lsls	r3, r3, #3
 800275a:	440b      	add	r3, r1
 800275c:	220c      	movs	r2, #12
 800275e:	71da      	strb	r2, [r3, #7]
				  selected = 1;
 8002760:	2301      	movs	r3, #1
 8002762:	77fb      	strb	r3, [r7, #31]
				  line_selected = line;
 8002764:	7d7b      	ldrb	r3, [r7, #21]
 8002766:	77bb      	strb	r3, [r7, #30]
				  col_selected = col;
 8002768:	7d3b      	ldrb	r3, [r7, #20]
 800276a:	777b      	strb	r3, [r7, #29]
				  message[0] = (line << 8) + col;
 800276c:	7d7b      	ldrb	r3, [r7, #21]
 800276e:	b29b      	uxth	r3, r3
 8002770:	021b      	lsls	r3, r3, #8
 8002772:	b29a      	uxth	r2, r3
 8002774:	7d3b      	ldrb	r3, [r7, #20]
 8002776:	b29b      	uxth	r3, r3
 8002778:	4413      	add	r3, r2
 800277a:	b29b      	uxth	r3, r3
 800277c:	813b      	strh	r3, [r7, #8]
				  xQueueSend(queueSelHandle, &message, 0);
 800277e:	4b39      	ldr	r3, [pc, #228]	; (8002864 <fonction_select+0x1b0>)
 8002780:	6818      	ldr	r0, [r3, #0]
 8002782:	f107 0108 	add.w	r1, r7, #8
 8002786:	2300      	movs	r3, #0
 8002788:	2200      	movs	r2, #0
 800278a:	f009 fa67 	bl	800bc5c <xQueueGenericSend>
 800278e:	e017      	b.n	80027c0 <fonction_select+0x10c>
			  }
			  /// Ce pion etait selectionne
			  else if (chessboard[line][col].rayon == 12)
 8002790:	7d7a      	ldrb	r2, [r7, #21]
 8002792:	7d3b      	ldrb	r3, [r7, #20]
 8002794:	4932      	ldr	r1, [pc, #200]	; (8002860 <fonction_select+0x1ac>)
 8002796:	00d2      	lsls	r2, r2, #3
 8002798:	4413      	add	r3, r2
 800279a:	00db      	lsls	r3, r3, #3
 800279c:	440b      	add	r3, r1
 800279e:	79db      	ldrb	r3, [r3, #7]
 80027a0:	2b0c      	cmp	r3, #12
 80027a2:	d10d      	bne.n	80027c0 <fonction_select+0x10c>
			  {
				  chessboard[line][col].rayon = 9;
 80027a4:	7d7a      	ldrb	r2, [r7, #21]
 80027a6:	7d3b      	ldrb	r3, [r7, #20]
 80027a8:	492d      	ldr	r1, [pc, #180]	; (8002860 <fonction_select+0x1ac>)
 80027aa:	00d2      	lsls	r2, r2, #3
 80027ac:	4413      	add	r3, r2
 80027ae:	00db      	lsls	r3, r3, #3
 80027b0:	440b      	add	r3, r1
 80027b2:	2209      	movs	r2, #9
 80027b4:	71da      	strb	r2, [r3, #7]
				  change = 1;
 80027b6:	4b2c      	ldr	r3, [pc, #176]	; (8002868 <fonction_select+0x1b4>)
 80027b8:	2201      	movs	r2, #1
 80027ba:	701a      	strb	r2, [r3, #0]
				  selected = 0;
 80027bc:	2300      	movs	r3, #0
 80027be:	77fb      	strb	r3, [r7, #31]
			  }
		  }

		  // Case pour un deplacement
		  if(chessboard[line][col].isPossible)
 80027c0:	7d7a      	ldrb	r2, [r7, #21]
 80027c2:	7d3b      	ldrb	r3, [r7, #20]
 80027c4:	4926      	ldr	r1, [pc, #152]	; (8002860 <fonction_select+0x1ac>)
 80027c6:	00d2      	lsls	r2, r2, #3
 80027c8:	4413      	add	r3, r2
 80027ca:	00db      	lsls	r3, r3, #3
 80027cc:	440b      	add	r3, r1
 80027ce:	791b      	ldrb	r3, [r3, #4]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d039      	beq.n	8002848 <fonction_select+0x194>
		  {
			  chessboard[line_selected][col_selected].isFilled = 0;
 80027d4:	7fba      	ldrb	r2, [r7, #30]
 80027d6:	7f7b      	ldrb	r3, [r7, #29]
 80027d8:	4921      	ldr	r1, [pc, #132]	; (8002860 <fonction_select+0x1ac>)
 80027da:	00d2      	lsls	r2, r2, #3
 80027dc:	4413      	add	r3, r2
 80027de:	00db      	lsls	r3, r3, #3
 80027e0:	440b      	add	r3, r1
 80027e2:	2200      	movs	r2, #0
 80027e4:	715a      	strb	r2, [r3, #5]

			  chessboard[line][col].isFilled = 1;
 80027e6:	7d7a      	ldrb	r2, [r7, #21]
 80027e8:	7d3b      	ldrb	r3, [r7, #20]
 80027ea:	491d      	ldr	r1, [pc, #116]	; (8002860 <fonction_select+0x1ac>)
 80027ec:	00d2      	lsls	r2, r2, #3
 80027ee:	4413      	add	r3, r2
 80027f0:	00db      	lsls	r3, r3, #3
 80027f2:	440b      	add	r3, r1
 80027f4:	2201      	movs	r2, #1
 80027f6:	715a      	strb	r2, [r3, #5]
			  chessboard[line][col].isPossible = 0;
 80027f8:	7d7a      	ldrb	r2, [r7, #21]
 80027fa:	7d3b      	ldrb	r3, [r7, #20]
 80027fc:	4918      	ldr	r1, [pc, #96]	; (8002860 <fonction_select+0x1ac>)
 80027fe:	00d2      	lsls	r2, r2, #3
 8002800:	4413      	add	r3, r2
 8002802:	00db      	lsls	r3, r3, #3
 8002804:	440b      	add	r3, r1
 8002806:	2200      	movs	r2, #0
 8002808:	711a      	strb	r2, [r3, #4]
			  chessboard[line][col].piece_color = chessboard[line_selected][col_selected].piece_color;
 800280a:	7fb8      	ldrb	r0, [r7, #30]
 800280c:	7f7b      	ldrb	r3, [r7, #29]
 800280e:	7d79      	ldrb	r1, [r7, #21]
 8002810:	7d3a      	ldrb	r2, [r7, #20]
 8002812:	4c13      	ldr	r4, [pc, #76]	; (8002860 <fonction_select+0x1ac>)
 8002814:	00c0      	lsls	r0, r0, #3
 8002816:	4403      	add	r3, r0
 8002818:	00db      	lsls	r3, r3, #3
 800281a:	4423      	add	r3, r4
 800281c:	799c      	ldrb	r4, [r3, #6]
 800281e:	4810      	ldr	r0, [pc, #64]	; (8002860 <fonction_select+0x1ac>)
 8002820:	00cb      	lsls	r3, r1, #3
 8002822:	4413      	add	r3, r2
 8002824:	00db      	lsls	r3, r3, #3
 8002826:	4403      	add	r3, r0
 8002828:	4622      	mov	r2, r4
 800282a:	719a      	strb	r2, [r3, #6]
			  chessboard[line][col].rayon = 9;
 800282c:	7d7a      	ldrb	r2, [r7, #21]
 800282e:	7d3b      	ldrb	r3, [r7, #20]
 8002830:	490b      	ldr	r1, [pc, #44]	; (8002860 <fonction_select+0x1ac>)
 8002832:	00d2      	lsls	r2, r2, #3
 8002834:	4413      	add	r3, r2
 8002836:	00db      	lsls	r3, r3, #3
 8002838:	440b      	add	r3, r1
 800283a:	2209      	movs	r2, #9
 800283c:	71da      	strb	r2, [r3, #7]
			  selected = 0;
 800283e:	2300      	movs	r3, #0
 8002840:	77fb      	strb	r3, [r7, #31]
			  change = 1;
 8002842:	4b09      	ldr	r3, [pc, #36]	; (8002868 <fonction_select+0x1b4>)
 8002844:	2201      	movs	r2, #1
 8002846:	701a      	strb	r2, [r3, #0]
		  }
		  taskEXIT_CRITICAL();
 8002848:	f00b f8d4 	bl	800d9f4 <vPortExitCritical>

	  }

    vTaskDelayUntil(&xLastWakeTime, (TickType_t) xFrequency);
 800284c:	f107 030c 	add.w	r3, r7, #12
 8002850:	69b9      	ldr	r1, [r7, #24]
 8002852:	4618      	mov	r0, r3
 8002854:	f00a f86e 	bl	800c934 <vTaskDelayUntil>
	  BSP_TS_GetState(&TS_State);
 8002858:	e744      	b.n	80026e4 <fonction_select+0x30>
 800285a:	bf00      	nop
 800285c:	2000038c 	.word	0x2000038c
 8002860:	200080cc 	.word	0x200080cc
 8002864:	2000807c 	.word	0x2000807c
 8002868:	20000028 	.word	0x20000028

0800286c <fonction_calculPossibilites>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_fonction_calculPossibilites */
void fonction_calculPossibilites(void const * argument)
{
 800286c:	b590      	push	{r4, r7, lr}
 800286e:	b0a9      	sub	sp, #164	; 0xa4
 8002870:	af02      	add	r7, sp, #8
 8002872:	6078      	str	r0, [r7, #4]
	uint8_t length, i;
  /* Infinite loop */
  for(;;)
  {
	  // Recuperation information selection
	  xQueueReceive(queueSelHandle, &message, portMAX_DELAY);
 8002874:	4b33      	ldr	r3, [pc, #204]	; (8002944 <fonction_calculPossibilites+0xd8>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 800287c:	f04f 32ff 	mov.w	r2, #4294967295
 8002880:	4618      	mov	r0, r3
 8002882:	f009 faf1 	bl	800be68 <xQueueReceive>
	  line = (uint8_t) (message[0] >> 8);
 8002886:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 800288a:	0a1b      	lsrs	r3, r3, #8
 800288c:	b29b      	uxth	r3, r3
 800288e:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
	  col  = (uint8_t)  message[0];
 8002892:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 8002896:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
	  taskENTER_CRITICAL();
 800289a:	f00b f877 	bl	800d98c <vPortEnterCritical>
	  color = chessboard[line][col].piece_color;
 800289e:	f897 2096 	ldrb.w	r2, [r7, #150]	; 0x96
 80028a2:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 80028a6:	4928      	ldr	r1, [pc, #160]	; (8002948 <fonction_calculPossibilites+0xdc>)
 80028a8:	00d2      	lsls	r2, r2, #3
 80028aa:	4413      	add	r3, r2
 80028ac:	00db      	lsls	r3, r3, #3
 80028ae:	440b      	add	r3, r1
 80028b0:	799b      	ldrb	r3, [r3, #6]
 80028b2:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
	  taskEXIT_CRITICAL();
 80028b6:	f00b f89d 	bl	800d9f4 <vPortExitCritical>

	  // Calcul des possibilites
	  length = calculPossibilitesRec(line, col, color, possibilites, 0, 0);
 80028ba:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 80028be:	b298      	uxth	r0, r3
 80028c0:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 80028c4:	b299      	uxth	r1, r3
 80028c6:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 80028ca:	b2da      	uxtb	r2, r3
 80028cc:	f107 030c 	add.w	r3, r7, #12
 80028d0:	2400      	movs	r4, #0
 80028d2:	9401      	str	r4, [sp, #4]
 80028d4:	2400      	movs	r4, #0
 80028d6:	9400      	str	r4, [sp, #0]
 80028d8:	f7fe f93c 	bl	8000b54 <calculPossibilitesRec>
 80028dc:	4603      	mov	r3, r0
 80028de:	f887 3091 	strb.w	r3, [r7, #145]	; 0x91

	  // Modification de l'echiquier avec cases possibles
	  taskENTER_CRITICAL();
 80028e2:	f00b f853 	bl	800d98c <vPortEnterCritical>
	  for(i = 0; i < length; i++)
 80028e6:	2300      	movs	r3, #0
 80028e8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 80028ec:	e01d      	b.n	800292a <fonction_calculPossibilites+0xbe>
	  {
		  chessboard[possibilites[i].ligne][possibilites[i].colonne].isPossible = 1;
 80028ee:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80028f2:	009b      	lsls	r3, r3, #2
 80028f4:	f107 0298 	add.w	r2, r7, #152	; 0x98
 80028f8:	4413      	add	r3, r2
 80028fa:	f833 3c8c 	ldrh.w	r3, [r3, #-140]
 80028fe:	4618      	mov	r0, r3
 8002900:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	f107 0298 	add.w	r2, r7, #152	; 0x98
 800290a:	4413      	add	r3, r2
 800290c:	f833 3c8a 	ldrh.w	r3, [r3, #-138]
 8002910:	4619      	mov	r1, r3
 8002912:	4a0d      	ldr	r2, [pc, #52]	; (8002948 <fonction_calculPossibilites+0xdc>)
 8002914:	00c3      	lsls	r3, r0, #3
 8002916:	440b      	add	r3, r1
 8002918:	00db      	lsls	r3, r3, #3
 800291a:	4413      	add	r3, r2
 800291c:	2201      	movs	r2, #1
 800291e:	711a      	strb	r2, [r3, #4]
	  for(i = 0; i < length; i++)
 8002920:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8002924:	3301      	adds	r3, #1
 8002926:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800292a:	f897 2097 	ldrb.w	r2, [r7, #151]	; 0x97
 800292e:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 8002932:	429a      	cmp	r2, r3
 8002934:	d3db      	bcc.n	80028ee <fonction_calculPossibilites+0x82>
	  }
	  taskEXIT_CRITICAL();
 8002936:	f00b f85d 	bl	800d9f4 <vPortExitCritical>
      osDelay(1);
 800293a:	2001      	movs	r0, #1
 800293c:	f008 ff1d 	bl	800b77a <osDelay>
	  xQueueReceive(queueSelHandle, &message, portMAX_DELAY);
 8002940:	e798      	b.n	8002874 <fonction_calculPossibilites+0x8>
 8002942:	bf00      	nop
 8002944:	2000807c 	.word	0x2000807c
 8002948:	200080cc 	.word	0x200080cc

0800294c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a04      	ldr	r2, [pc, #16]	; (800296c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d101      	bne.n	8002962 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800295e:	f002 fae7 	bl	8004f30 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002962:	bf00      	nop
 8002964:	3708      	adds	r7, #8
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	40001000 	.word	0x40001000

08002970 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002974:	b672      	cpsid	i
}
 8002976:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002978:	e7fe      	b.n	8002978 <Error_Handler+0x8>
	...

0800297c <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b08c      	sub	sp, #48	; 0x30
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	4a51      	ldr	r2, [pc, #324]	; (8002acc <I2Cx_MspInit+0x150>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d14d      	bne.n	8002a28 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800298c:	4b50      	ldr	r3, [pc, #320]	; (8002ad0 <I2Cx_MspInit+0x154>)
 800298e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002990:	4a4f      	ldr	r2, [pc, #316]	; (8002ad0 <I2Cx_MspInit+0x154>)
 8002992:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002996:	6313      	str	r3, [r2, #48]	; 0x30
 8002998:	4b4d      	ldr	r3, [pc, #308]	; (8002ad0 <I2Cx_MspInit+0x154>)
 800299a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800299c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029a0:	61bb      	str	r3, [r7, #24]
 80029a2:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 80029a4:	2380      	movs	r3, #128	; 0x80
 80029a6:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80029a8:	2312      	movs	r3, #18
 80029aa:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 80029ac:	2300      	movs	r3, #0
 80029ae:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80029b0:	2302      	movs	r3, #2
 80029b2:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 80029b4:	2304      	movs	r3, #4
 80029b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80029b8:	f107 031c 	add.w	r3, r7, #28
 80029bc:	4619      	mov	r1, r3
 80029be:	4845      	ldr	r0, [pc, #276]	; (8002ad4 <I2Cx_MspInit+0x158>)
 80029c0:	f003 fe0a 	bl	80065d8 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 80029c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80029c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80029ca:	f107 031c 	add.w	r3, r7, #28
 80029ce:	4619      	mov	r1, r3
 80029d0:	4840      	ldr	r0, [pc, #256]	; (8002ad4 <I2Cx_MspInit+0x158>)
 80029d2:	f003 fe01 	bl	80065d8 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 80029d6:	4b3e      	ldr	r3, [pc, #248]	; (8002ad0 <I2Cx_MspInit+0x154>)
 80029d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029da:	4a3d      	ldr	r2, [pc, #244]	; (8002ad0 <I2Cx_MspInit+0x154>)
 80029dc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80029e0:	6413      	str	r3, [r2, #64]	; 0x40
 80029e2:	4b3b      	ldr	r3, [pc, #236]	; (8002ad0 <I2Cx_MspInit+0x154>)
 80029e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80029ea:	617b      	str	r3, [r7, #20]
 80029ec:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 80029ee:	4b38      	ldr	r3, [pc, #224]	; (8002ad0 <I2Cx_MspInit+0x154>)
 80029f0:	6a1b      	ldr	r3, [r3, #32]
 80029f2:	4a37      	ldr	r2, [pc, #220]	; (8002ad0 <I2Cx_MspInit+0x154>)
 80029f4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80029f8:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 80029fa:	4b35      	ldr	r3, [pc, #212]	; (8002ad0 <I2Cx_MspInit+0x154>)
 80029fc:	6a1b      	ldr	r3, [r3, #32]
 80029fe:	4a34      	ldr	r2, [pc, #208]	; (8002ad0 <I2Cx_MspInit+0x154>)
 8002a00:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002a04:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8002a06:	2200      	movs	r2, #0
 8002a08:	210f      	movs	r1, #15
 8002a0a:	2048      	movs	r0, #72	; 0x48
 8002a0c:	f002 feee 	bl	80057ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8002a10:	2048      	movs	r0, #72	; 0x48
 8002a12:	f002 ff07 	bl	8005824 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8002a16:	2200      	movs	r2, #0
 8002a18:	210f      	movs	r1, #15
 8002a1a:	2049      	movs	r0, #73	; 0x49
 8002a1c:	f002 fee6 	bl	80057ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 8002a20:	2049      	movs	r0, #73	; 0x49
 8002a22:	f002 feff 	bl	8005824 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 8002a26:	e04d      	b.n	8002ac4 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8002a28:	4b29      	ldr	r3, [pc, #164]	; (8002ad0 <I2Cx_MspInit+0x154>)
 8002a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2c:	4a28      	ldr	r2, [pc, #160]	; (8002ad0 <I2Cx_MspInit+0x154>)
 8002a2e:	f043 0302 	orr.w	r3, r3, #2
 8002a32:	6313      	str	r3, [r2, #48]	; 0x30
 8002a34:	4b26      	ldr	r3, [pc, #152]	; (8002ad0 <I2Cx_MspInit+0x154>)
 8002a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a38:	f003 0302 	and.w	r3, r3, #2
 8002a3c:	613b      	str	r3, [r7, #16]
 8002a3e:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8002a40:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a44:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8002a46:	2312      	movs	r3, #18
 8002a48:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8002a4e:	2302      	movs	r3, #2
 8002a50:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 8002a52:	2304      	movs	r3, #4
 8002a54:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002a56:	f107 031c 	add.w	r3, r7, #28
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	481e      	ldr	r0, [pc, #120]	; (8002ad8 <I2Cx_MspInit+0x15c>)
 8002a5e:	f003 fdbb 	bl	80065d8 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 8002a62:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a66:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002a68:	f107 031c 	add.w	r3, r7, #28
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	481a      	ldr	r0, [pc, #104]	; (8002ad8 <I2Cx_MspInit+0x15c>)
 8002a70:	f003 fdb2 	bl	80065d8 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8002a74:	4b16      	ldr	r3, [pc, #88]	; (8002ad0 <I2Cx_MspInit+0x154>)
 8002a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a78:	4a15      	ldr	r2, [pc, #84]	; (8002ad0 <I2Cx_MspInit+0x154>)
 8002a7a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a7e:	6413      	str	r3, [r2, #64]	; 0x40
 8002a80:	4b13      	ldr	r3, [pc, #76]	; (8002ad0 <I2Cx_MspInit+0x154>)
 8002a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a88:	60fb      	str	r3, [r7, #12]
 8002a8a:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8002a8c:	4b10      	ldr	r3, [pc, #64]	; (8002ad0 <I2Cx_MspInit+0x154>)
 8002a8e:	6a1b      	ldr	r3, [r3, #32]
 8002a90:	4a0f      	ldr	r2, [pc, #60]	; (8002ad0 <I2Cx_MspInit+0x154>)
 8002a92:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a96:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8002a98:	4b0d      	ldr	r3, [pc, #52]	; (8002ad0 <I2Cx_MspInit+0x154>)
 8002a9a:	6a1b      	ldr	r3, [r3, #32]
 8002a9c:	4a0c      	ldr	r2, [pc, #48]	; (8002ad0 <I2Cx_MspInit+0x154>)
 8002a9e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002aa2:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	210f      	movs	r1, #15
 8002aa8:	201f      	movs	r0, #31
 8002aaa:	f002 fe9f 	bl	80057ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8002aae:	201f      	movs	r0, #31
 8002ab0:	f002 feb8 	bl	8005824 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	210f      	movs	r1, #15
 8002ab8:	2020      	movs	r0, #32
 8002aba:	f002 fe97 	bl	80057ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8002abe:	2020      	movs	r0, #32
 8002ac0:	f002 feb0 	bl	8005824 <HAL_NVIC_EnableIRQ>
}
 8002ac4:	bf00      	nop
 8002ac6:	3730      	adds	r7, #48	; 0x30
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}
 8002acc:	200003b8 	.word	0x200003b8
 8002ad0:	40023800 	.word	0x40023800
 8002ad4:	40021c00 	.word	0x40021c00
 8002ad8:	40020400 	.word	0x40020400

08002adc <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b082      	sub	sp, #8
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8002ae4:	6878      	ldr	r0, [r7, #4]
 8002ae6:	f004 fb69 	bl	80071bc <HAL_I2C_GetState>
 8002aea:	4603      	mov	r3, r0
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d125      	bne.n	8002b3c <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	4a14      	ldr	r2, [pc, #80]	; (8002b44 <I2Cx_Init+0x68>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d103      	bne.n	8002b00 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	4a13      	ldr	r2, [pc, #76]	; (8002b48 <I2Cx_Init+0x6c>)
 8002afc:	601a      	str	r2, [r3, #0]
 8002afe:	e002      	b.n	8002b06 <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	4a12      	ldr	r2, [pc, #72]	; (8002b4c <I2Cx_Init+0x70>)
 8002b04:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	4a11      	ldr	r2, [pc, #68]	; (8002b50 <I2Cx_Init+0x74>)
 8002b0a:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2201      	movs	r2, #1
 8002b16:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2200      	movs	r2, #0
 8002b22:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2200      	movs	r2, #0
 8002b28:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f7ff ff23 	bl	800297c <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f004 f852 	bl	8006be0 <HAL_I2C_Init>
  }
}
 8002b3c:	bf00      	nop
 8002b3e:	3708      	adds	r7, #8
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	200003b8 	.word	0x200003b8
 8002b48:	40005c00 	.word	0x40005c00
 8002b4c:	40005400 	.word	0x40005400
 8002b50:	40912732 	.word	0x40912732

08002b54 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b08a      	sub	sp, #40	; 0x28
 8002b58:	af04      	add	r7, sp, #16
 8002b5a:	60f8      	str	r0, [r7, #12]
 8002b5c:	4608      	mov	r0, r1
 8002b5e:	4611      	mov	r1, r2
 8002b60:	461a      	mov	r2, r3
 8002b62:	4603      	mov	r3, r0
 8002b64:	72fb      	strb	r3, [r7, #11]
 8002b66:	460b      	mov	r3, r1
 8002b68:	813b      	strh	r3, [r7, #8]
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002b72:	7afb      	ldrb	r3, [r7, #11]
 8002b74:	b299      	uxth	r1, r3
 8002b76:	88f8      	ldrh	r0, [r7, #6]
 8002b78:	893a      	ldrh	r2, [r7, #8]
 8002b7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b7e:	9302      	str	r3, [sp, #8]
 8002b80:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002b82:	9301      	str	r3, [sp, #4]
 8002b84:	6a3b      	ldr	r3, [r7, #32]
 8002b86:	9300      	str	r3, [sp, #0]
 8002b88:	4603      	mov	r3, r0
 8002b8a:	68f8      	ldr	r0, [r7, #12]
 8002b8c:	f004 f9fc 	bl	8006f88 <HAL_I2C_Mem_Read>
 8002b90:	4603      	mov	r3, r0
 8002b92:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8002b94:	7dfb      	ldrb	r3, [r7, #23]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d004      	beq.n	8002ba4 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8002b9a:	7afb      	ldrb	r3, [r7, #11]
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	68f8      	ldr	r0, [r7, #12]
 8002ba0:	f000 f832 	bl	8002c08 <I2Cx_Error>
  }
  return status;    
 8002ba4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3718      	adds	r7, #24
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}

08002bae <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8002bae:	b580      	push	{r7, lr}
 8002bb0:	b08a      	sub	sp, #40	; 0x28
 8002bb2:	af04      	add	r7, sp, #16
 8002bb4:	60f8      	str	r0, [r7, #12]
 8002bb6:	4608      	mov	r0, r1
 8002bb8:	4611      	mov	r1, r2
 8002bba:	461a      	mov	r2, r3
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	72fb      	strb	r3, [r7, #11]
 8002bc0:	460b      	mov	r3, r1
 8002bc2:	813b      	strh	r3, [r7, #8]
 8002bc4:	4613      	mov	r3, r2
 8002bc6:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002bcc:	7afb      	ldrb	r3, [r7, #11]
 8002bce:	b299      	uxth	r1, r3
 8002bd0:	88f8      	ldrh	r0, [r7, #6]
 8002bd2:	893a      	ldrh	r2, [r7, #8]
 8002bd4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002bd8:	9302      	str	r3, [sp, #8]
 8002bda:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002bdc:	9301      	str	r3, [sp, #4]
 8002bde:	6a3b      	ldr	r3, [r7, #32]
 8002be0:	9300      	str	r3, [sp, #0]
 8002be2:	4603      	mov	r3, r0
 8002be4:	68f8      	ldr	r0, [r7, #12]
 8002be6:	f004 f8bb 	bl	8006d60 <HAL_I2C_Mem_Write>
 8002bea:	4603      	mov	r3, r0
 8002bec:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002bee:	7dfb      	ldrb	r3, [r7, #23]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d004      	beq.n	8002bfe <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8002bf4:	7afb      	ldrb	r3, [r7, #11]
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	68f8      	ldr	r0, [r7, #12]
 8002bfa:	f000 f805 	bl	8002c08 <I2Cx_Error>
  }
  return status;
 8002bfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	3718      	adds	r7, #24
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	460b      	mov	r3, r1
 8002c12:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8002c14:	6878      	ldr	r0, [r7, #4]
 8002c16:	f004 f873 	bl	8006d00 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f7ff ff5e 	bl	8002adc <I2Cx_Init>
}
 8002c20:	bf00      	nop
 8002c22:	3708      	adds	r7, #8
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}

08002c28 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8002c2c:	4802      	ldr	r0, [pc, #8]	; (8002c38 <TS_IO_Init+0x10>)
 8002c2e:	f7ff ff55 	bl	8002adc <I2Cx_Init>
}
 8002c32:	bf00      	nop
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop
 8002c38:	200003b8 	.word	0x200003b8

08002c3c <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b084      	sub	sp, #16
 8002c40:	af02      	add	r7, sp, #8
 8002c42:	4603      	mov	r3, r0
 8002c44:	71fb      	strb	r3, [r7, #7]
 8002c46:	460b      	mov	r3, r1
 8002c48:	71bb      	strb	r3, [r7, #6]
 8002c4a:	4613      	mov	r3, r2
 8002c4c:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8002c4e:	79bb      	ldrb	r3, [r7, #6]
 8002c50:	b29a      	uxth	r2, r3
 8002c52:	79f9      	ldrb	r1, [r7, #7]
 8002c54:	2301      	movs	r3, #1
 8002c56:	9301      	str	r3, [sp, #4]
 8002c58:	1d7b      	adds	r3, r7, #5
 8002c5a:	9300      	str	r3, [sp, #0]
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	4803      	ldr	r0, [pc, #12]	; (8002c6c <TS_IO_Write+0x30>)
 8002c60:	f7ff ffa5 	bl	8002bae <I2Cx_WriteMultiple>
}
 8002c64:	bf00      	nop
 8002c66:	3708      	adds	r7, #8
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	200003b8 	.word	0x200003b8

08002c70 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b086      	sub	sp, #24
 8002c74:	af02      	add	r7, sp, #8
 8002c76:	4603      	mov	r3, r0
 8002c78:	460a      	mov	r2, r1
 8002c7a:	71fb      	strb	r3, [r7, #7]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8002c80:	2300      	movs	r3, #0
 8002c82:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8002c84:	79bb      	ldrb	r3, [r7, #6]
 8002c86:	b29a      	uxth	r2, r3
 8002c88:	79f9      	ldrb	r1, [r7, #7]
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	9301      	str	r3, [sp, #4]
 8002c8e:	f107 030f 	add.w	r3, r7, #15
 8002c92:	9300      	str	r3, [sp, #0]
 8002c94:	2301      	movs	r3, #1
 8002c96:	4804      	ldr	r0, [pc, #16]	; (8002ca8 <TS_IO_Read+0x38>)
 8002c98:	f7ff ff5c 	bl	8002b54 <I2Cx_ReadMultiple>

  return read_value;
 8002c9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3710      	adds	r7, #16
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	200003b8 	.word	0x200003b8

08002cac <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b082      	sub	sp, #8
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002cb4:	6878      	ldr	r0, [r7, #4]
 8002cb6:	f002 f95b 	bl	8004f70 <HAL_Delay>
}
 8002cba:	bf00      	nop
 8002cbc:	3708      	adds	r7, #8
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
	...

08002cc4 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 8002cc8:	4b31      	ldr	r3, [pc, #196]	; (8002d90 <BSP_LCD_Init+0xcc>)
 8002cca:	2228      	movs	r2, #40	; 0x28
 8002ccc:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 8002cce:	4b30      	ldr	r3, [pc, #192]	; (8002d90 <BSP_LCD_Init+0xcc>)
 8002cd0:	2209      	movs	r2, #9
 8002cd2:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8002cd4:	4b2e      	ldr	r3, [pc, #184]	; (8002d90 <BSP_LCD_Init+0xcc>)
 8002cd6:	2235      	movs	r2, #53	; 0x35
 8002cd8:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8002cda:	4b2d      	ldr	r3, [pc, #180]	; (8002d90 <BSP_LCD_Init+0xcc>)
 8002cdc:	220b      	movs	r2, #11
 8002cde:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8002ce0:	4b2b      	ldr	r3, [pc, #172]	; (8002d90 <BSP_LCD_Init+0xcc>)
 8002ce2:	f240 121b 	movw	r2, #283	; 0x11b
 8002ce6:	629a      	str	r2, [r3, #40]	; 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8002ce8:	4b29      	ldr	r3, [pc, #164]	; (8002d90 <BSP_LCD_Init+0xcc>)
 8002cea:	f240 2215 	movw	r2, #533	; 0x215
 8002cee:	625a      	str	r2, [r3, #36]	; 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 8002cf0:	4b27      	ldr	r3, [pc, #156]	; (8002d90 <BSP_LCD_Init+0xcc>)
 8002cf2:	f240 121d 	movw	r2, #285	; 0x11d
 8002cf6:	631a      	str	r2, [r3, #48]	; 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 8002cf8:	4b25      	ldr	r3, [pc, #148]	; (8002d90 <BSP_LCD_Init+0xcc>)
 8002cfa:	f240 2235 	movw	r2, #565	; 0x235
 8002cfe:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 8002d00:	2100      	movs	r1, #0
 8002d02:	4823      	ldr	r0, [pc, #140]	; (8002d90 <BSP_LCD_Init+0xcc>)
 8002d04:	f000 fd34 	bl	8003770 <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 8002d08:	4b21      	ldr	r3, [pc, #132]	; (8002d90 <BSP_LCD_Init+0xcc>)
 8002d0a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002d0e:	661a      	str	r2, [r3, #96]	; 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 8002d10:	4b1f      	ldr	r3, [pc, #124]	; (8002d90 <BSP_LCD_Init+0xcc>)
 8002d12:	f44f 7288 	mov.w	r2, #272	; 0x110
 8002d16:	665a      	str	r2, [r3, #100]	; 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 8002d18:	4b1d      	ldr	r3, [pc, #116]	; (8002d90 <BSP_LCD_Init+0xcc>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 8002d20:	4b1b      	ldr	r3, [pc, #108]	; (8002d90 <BSP_LCD_Init+0xcc>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 8002d28:	4b19      	ldr	r3, [pc, #100]	; (8002d90 <BSP_LCD_Init+0xcc>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002d30:	4b17      	ldr	r3, [pc, #92]	; (8002d90 <BSP_LCD_Init+0xcc>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 8002d36:	4b16      	ldr	r3, [pc, #88]	; (8002d90 <BSP_LCD_Init+0xcc>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 8002d3c:	4b14      	ldr	r3, [pc, #80]	; (8002d90 <BSP_LCD_Init+0xcc>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002d42:	4b13      	ldr	r3, [pc, #76]	; (8002d90 <BSP_LCD_Init+0xcc>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 8002d48:	4b11      	ldr	r3, [pc, #68]	; (8002d90 <BSP_LCD_Init+0xcc>)
 8002d4a:	4a12      	ldr	r2, [pc, #72]	; (8002d94 <BSP_LCD_Init+0xd0>)
 8002d4c:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 8002d4e:	4810      	ldr	r0, [pc, #64]	; (8002d90 <BSP_LCD_Init+0xcc>)
 8002d50:	f004 ff50 	bl	8007bf4 <HAL_LTDC_GetState>
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d103      	bne.n	8002d62 <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 8002d5a:	2100      	movs	r1, #0
 8002d5c:	480c      	ldr	r0, [pc, #48]	; (8002d90 <BSP_LCD_Init+0xcc>)
 8002d5e:	f000 fc2d 	bl	80035bc <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 8002d62:	480b      	ldr	r0, [pc, #44]	; (8002d90 <BSP_LCD_Init+0xcc>)
 8002d64:	f004 fd76 	bl	8007854 <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 8002d68:	2201      	movs	r2, #1
 8002d6a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d6e:	480a      	ldr	r0, [pc, #40]	; (8002d98 <BSP_LCD_Init+0xd4>)
 8002d70:	f003 feea 	bl	8006b48 <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8002d74:	2201      	movs	r2, #1
 8002d76:	2108      	movs	r1, #8
 8002d78:	4808      	ldr	r0, [pc, #32]	; (8002d9c <BSP_LCD_Init+0xd8>)
 8002d7a:	f003 fee5 	bl	8006b48 <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8002d7e:	f000 fda3 	bl	80038c8 <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8002d82:	4807      	ldr	r0, [pc, #28]	; (8002da0 <BSP_LCD_Init+0xdc>)
 8002d84:	f000 f8d8 	bl	8002f38 <BSP_LCD_SetFont>
  
  return LCD_OK;
 8002d88:	2300      	movs	r3, #0
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	200086f4 	.word	0x200086f4
 8002d94:	40016800 	.word	0x40016800
 8002d98:	40022000 	.word	0x40022000
 8002d9c:	40022800 	.word	0x40022800
 8002da0:	2000002c 	.word	0x2000002c

08002da4 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002da4:	b480      	push	{r7}
 8002da6:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8002da8:	4b06      	ldr	r3, [pc, #24]	; (8002dc4 <BSP_LCD_GetXSize+0x20>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a06      	ldr	r2, [pc, #24]	; (8002dc8 <BSP_LCD_GetXSize+0x24>)
 8002dae:	2134      	movs	r1, #52	; 0x34
 8002db0:	fb01 f303 	mul.w	r3, r1, r3
 8002db4:	4413      	add	r3, r2
 8002db6:	3360      	adds	r3, #96	; 0x60
 8002db8:	681b      	ldr	r3, [r3, #0]
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr
 8002dc4:	20000444 	.word	0x20000444
 8002dc8:	200086f4 	.word	0x200086f4

08002dcc <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 8002dd0:	4b06      	ldr	r3, [pc, #24]	; (8002dec <BSP_LCD_GetYSize+0x20>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a06      	ldr	r2, [pc, #24]	; (8002df0 <BSP_LCD_GetYSize+0x24>)
 8002dd6:	2134      	movs	r1, #52	; 0x34
 8002dd8:	fb01 f303 	mul.w	r3, r1, r3
 8002ddc:	4413      	add	r3, r2
 8002dde:	3364      	adds	r3, #100	; 0x64
 8002de0:	681b      	ldr	r3, [r3, #0]
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr
 8002dec:	20000444 	.word	0x20000444
 8002df0:	200086f4 	.word	0x200086f4

08002df4 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b090      	sub	sp, #64	; 0x40
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	6039      	str	r1, [r7, #0]
 8002dfe:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 8002e00:	2300      	movs	r3, #0
 8002e02:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 8002e04:	f7ff ffce 	bl	8002da4 <BSP_LCD_GetXSize>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 8002e10:	f7ff ffdc 	bl	8002dcc <BSP_LCD_GetYSize>
 8002e14:	4603      	mov	r3, r0
 8002e16:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	633b      	str	r3, [r7, #48]	; 0x30
  layer_cfg.Alpha = 255;
 8002e20:	23ff      	movs	r3, #255	; 0xff
 8002e22:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 8002e24:	2300      	movs	r3, #0
 8002e26:	627b      	str	r3, [r7, #36]	; 0x24
  layer_cfg.Backcolor.Blue = 0;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  layer_cfg.Backcolor.Green = 0;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  layer_cfg.Backcolor.Red = 0;
 8002e34:	2300      	movs	r3, #0
 8002e36:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002e3a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002e3e:	62bb      	str	r3, [r7, #40]	; 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002e40:	2307      	movs	r3, #7
 8002e42:	62fb      	str	r3, [r7, #44]	; 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 8002e44:	f7ff ffae 	bl	8002da4 <BSP_LCD_GetXSize>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	637b      	str	r3, [r7, #52]	; 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 8002e4c:	f7ff ffbe 	bl	8002dcc <BSP_LCD_GetYSize>
 8002e50:	4603      	mov	r3, r0
 8002e52:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 8002e54:	88fa      	ldrh	r2, [r7, #6]
 8002e56:	f107 030c 	add.w	r3, r7, #12
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	4812      	ldr	r0, [pc, #72]	; (8002ea8 <BSP_LCD_LayerDefaultInit+0xb4>)
 8002e5e:	f004 fe8b 	bl	8007b78 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8002e62:	88fa      	ldrh	r2, [r7, #6]
 8002e64:	4911      	ldr	r1, [pc, #68]	; (8002eac <BSP_LCD_LayerDefaultInit+0xb8>)
 8002e66:	4613      	mov	r3, r2
 8002e68:	005b      	lsls	r3, r3, #1
 8002e6a:	4413      	add	r3, r2
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	440b      	add	r3, r1
 8002e70:	3304      	adds	r3, #4
 8002e72:	f04f 32ff 	mov.w	r2, #4294967295
 8002e76:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8002e78:	88fa      	ldrh	r2, [r7, #6]
 8002e7a:	490c      	ldr	r1, [pc, #48]	; (8002eac <BSP_LCD_LayerDefaultInit+0xb8>)
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	005b      	lsls	r3, r3, #1
 8002e80:	4413      	add	r3, r2
 8002e82:	009b      	lsls	r3, r3, #2
 8002e84:	440b      	add	r3, r1
 8002e86:	3308      	adds	r3, #8
 8002e88:	4a09      	ldr	r2, [pc, #36]	; (8002eb0 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002e8a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8002e8c:	88fa      	ldrh	r2, [r7, #6]
 8002e8e:	4907      	ldr	r1, [pc, #28]	; (8002eac <BSP_LCD_LayerDefaultInit+0xb8>)
 8002e90:	4613      	mov	r3, r2
 8002e92:	005b      	lsls	r3, r3, #1
 8002e94:	4413      	add	r3, r2
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	440b      	add	r3, r1
 8002e9a:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8002e9e:	601a      	str	r2, [r3, #0]
}
 8002ea0:	bf00      	nop
 8002ea2:	3740      	adds	r7, #64	; 0x40
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	200086f4 	.word	0x200086f4
 8002eac:	20000448 	.word	0x20000448
 8002eb0:	2000002c 	.word	0x2000002c

08002eb4 <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8002ebc:	4a04      	ldr	r2, [pc, #16]	; (8002ed0 <BSP_LCD_SelectLayer+0x1c>)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6013      	str	r3, [r2, #0]
} 
 8002ec2:	bf00      	nop
 8002ec4:	370c      	adds	r7, #12
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	20000444 	.word	0x20000444

08002ed4 <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002edc:	4b07      	ldr	r3, [pc, #28]	; (8002efc <BSP_LCD_SetTextColor+0x28>)
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	4907      	ldr	r1, [pc, #28]	; (8002f00 <BSP_LCD_SetTextColor+0x2c>)
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	005b      	lsls	r3, r3, #1
 8002ee6:	4413      	add	r3, r2
 8002ee8:	009b      	lsls	r3, r3, #2
 8002eea:	440b      	add	r3, r1
 8002eec:	687a      	ldr	r2, [r7, #4]
 8002eee:	601a      	str	r2, [r3, #0]
}
 8002ef0:	bf00      	nop
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr
 8002efc:	20000444 	.word	0x20000444
 8002f00:	20000448 	.word	0x20000448

08002f04 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002f0c:	4b08      	ldr	r3, [pc, #32]	; (8002f30 <BSP_LCD_SetBackColor+0x2c>)
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	4908      	ldr	r1, [pc, #32]	; (8002f34 <BSP_LCD_SetBackColor+0x30>)
 8002f12:	4613      	mov	r3, r2
 8002f14:	005b      	lsls	r3, r3, #1
 8002f16:	4413      	add	r3, r2
 8002f18:	009b      	lsls	r3, r3, #2
 8002f1a:	440b      	add	r3, r1
 8002f1c:	3304      	adds	r3, #4
 8002f1e:	687a      	ldr	r2, [r7, #4]
 8002f20:	601a      	str	r2, [r3, #0]
}
 8002f22:	bf00      	nop
 8002f24:	370c      	adds	r7, #12
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop
 8002f30:	20000444 	.word	0x20000444
 8002f34:	20000448 	.word	0x20000448

08002f38 <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8002f40:	4b08      	ldr	r3, [pc, #32]	; (8002f64 <BSP_LCD_SetFont+0x2c>)
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	4908      	ldr	r1, [pc, #32]	; (8002f68 <BSP_LCD_SetFont+0x30>)
 8002f46:	4613      	mov	r3, r2
 8002f48:	005b      	lsls	r3, r3, #1
 8002f4a:	4413      	add	r3, r2
 8002f4c:	009b      	lsls	r3, r3, #2
 8002f4e:	440b      	add	r3, r1
 8002f50:	3308      	adds	r3, #8
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	601a      	str	r2, [r3, #0]
}
 8002f56:	bf00      	nop
 8002f58:	370c      	adds	r7, #12
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop
 8002f64:	20000444 	.word	0x20000444
 8002f68:	20000448 	.word	0x20000448

08002f6c <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8002f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f6e:	b085      	sub	sp, #20
 8002f70:	af02      	add	r7, sp, #8
 8002f72:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8002f74:	4b0f      	ldr	r3, [pc, #60]	; (8002fb4 <BSP_LCD_Clear+0x48>)
 8002f76:	681c      	ldr	r4, [r3, #0]
 8002f78:	4b0e      	ldr	r3, [pc, #56]	; (8002fb4 <BSP_LCD_Clear+0x48>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a0e      	ldr	r2, [pc, #56]	; (8002fb8 <BSP_LCD_Clear+0x4c>)
 8002f7e:	2134      	movs	r1, #52	; 0x34
 8002f80:	fb01 f303 	mul.w	r3, r1, r3
 8002f84:	4413      	add	r3, r2
 8002f86:	335c      	adds	r3, #92	; 0x5c
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	461e      	mov	r6, r3
 8002f8c:	f7ff ff0a 	bl	8002da4 <BSP_LCD_GetXSize>
 8002f90:	4605      	mov	r5, r0
 8002f92:	f7ff ff1b 	bl	8002dcc <BSP_LCD_GetYSize>
 8002f96:	4602      	mov	r2, r0
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	9301      	str	r3, [sp, #4]
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	9300      	str	r3, [sp, #0]
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	462a      	mov	r2, r5
 8002fa4:	4631      	mov	r1, r6
 8002fa6:	4620      	mov	r0, r4
 8002fa8:	f000 fbfe 	bl	80037a8 <LL_FillBuffer>
}
 8002fac:	bf00      	nop
 8002fae:	370c      	adds	r7, #12
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fb4:	20000444 	.word	0x20000444
 8002fb8:	200086f4 	.word	0x200086f4

08002fbc <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002fbc:	b5b0      	push	{r4, r5, r7, lr}
 8002fbe:	b086      	sub	sp, #24
 8002fc0:	af02      	add	r7, sp, #8
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	80fb      	strh	r3, [r7, #6]
 8002fc6:	460b      	mov	r3, r1
 8002fc8:	80bb      	strh	r3, [r7, #4]
 8002fca:	4613      	mov	r3, r2
 8002fcc:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8002fd2:	4b26      	ldr	r3, [pc, #152]	; (800306c <BSP_LCD_DrawHLine+0xb0>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a26      	ldr	r2, [pc, #152]	; (8003070 <BSP_LCD_DrawHLine+0xb4>)
 8002fd8:	2134      	movs	r1, #52	; 0x34
 8002fda:	fb01 f303 	mul.w	r3, r1, r3
 8002fde:	4413      	add	r3, r2
 8002fe0:	3348      	adds	r3, #72	; 0x48
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d114      	bne.n	8003012 <BSP_LCD_DrawHLine+0x56>
  { /* RGB565 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002fe8:	4b20      	ldr	r3, [pc, #128]	; (800306c <BSP_LCD_DrawHLine+0xb0>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a20      	ldr	r2, [pc, #128]	; (8003070 <BSP_LCD_DrawHLine+0xb4>)
 8002fee:	2134      	movs	r1, #52	; 0x34
 8002ff0:	fb01 f303 	mul.w	r3, r1, r3
 8002ff4:	4413      	add	r3, r2
 8002ff6:	335c      	adds	r3, #92	; 0x5c
 8002ff8:	681c      	ldr	r4, [r3, #0]
 8002ffa:	f7ff fed3 	bl	8002da4 <BSP_LCD_GetXSize>
 8002ffe:	4602      	mov	r2, r0
 8003000:	88bb      	ldrh	r3, [r7, #4]
 8003002:	fb03 f202 	mul.w	r2, r3, r2
 8003006:	88fb      	ldrh	r3, [r7, #6]
 8003008:	4413      	add	r3, r2
 800300a:	005b      	lsls	r3, r3, #1
 800300c:	4423      	add	r3, r4
 800300e:	60fb      	str	r3, [r7, #12]
 8003010:	e013      	b.n	800303a <BSP_LCD_DrawHLine+0x7e>
  }
  else
  { /* ARGB8888 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8003012:	4b16      	ldr	r3, [pc, #88]	; (800306c <BSP_LCD_DrawHLine+0xb0>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a16      	ldr	r2, [pc, #88]	; (8003070 <BSP_LCD_DrawHLine+0xb4>)
 8003018:	2134      	movs	r1, #52	; 0x34
 800301a:	fb01 f303 	mul.w	r3, r1, r3
 800301e:	4413      	add	r3, r2
 8003020:	335c      	adds	r3, #92	; 0x5c
 8003022:	681c      	ldr	r4, [r3, #0]
 8003024:	f7ff febe 	bl	8002da4 <BSP_LCD_GetXSize>
 8003028:	4602      	mov	r2, r0
 800302a:	88bb      	ldrh	r3, [r7, #4]
 800302c:	fb03 f202 	mul.w	r2, r3, r2
 8003030:	88fb      	ldrh	r3, [r7, #6]
 8003032:	4413      	add	r3, r2
 8003034:	009b      	lsls	r3, r3, #2
 8003036:	4423      	add	r3, r4
 8003038:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 800303a:	4b0c      	ldr	r3, [pc, #48]	; (800306c <BSP_LCD_DrawHLine+0xb0>)
 800303c:	6818      	ldr	r0, [r3, #0]
 800303e:	68f9      	ldr	r1, [r7, #12]
 8003040:	887c      	ldrh	r4, [r7, #2]
 8003042:	4b0a      	ldr	r3, [pc, #40]	; (800306c <BSP_LCD_DrawHLine+0xb0>)
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	4d0b      	ldr	r5, [pc, #44]	; (8003074 <BSP_LCD_DrawHLine+0xb8>)
 8003048:	4613      	mov	r3, r2
 800304a:	005b      	lsls	r3, r3, #1
 800304c:	4413      	add	r3, r2
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	442b      	add	r3, r5
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	9301      	str	r3, [sp, #4]
 8003056:	2300      	movs	r3, #0
 8003058:	9300      	str	r3, [sp, #0]
 800305a:	2301      	movs	r3, #1
 800305c:	4622      	mov	r2, r4
 800305e:	f000 fba3 	bl	80037a8 <LL_FillBuffer>
}
 8003062:	bf00      	nop
 8003064:	3710      	adds	r7, #16
 8003066:	46bd      	mov	sp, r7
 8003068:	bdb0      	pop	{r4, r5, r7, pc}
 800306a:	bf00      	nop
 800306c:	20000444 	.word	0x20000444
 8003070:	200086f4 	.word	0x200086f4
 8003074:	20000448 	.word	0x20000448

08003078 <BSP_LCD_DrawCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8003078:	b590      	push	{r4, r7, lr}
 800307a:	b087      	sub	sp, #28
 800307c:	af00      	add	r7, sp, #0
 800307e:	4603      	mov	r3, r0
 8003080:	80fb      	strh	r3, [r7, #6]
 8003082:	460b      	mov	r3, r1
 8003084:	80bb      	strh	r3, [r7, #4]
 8003086:	4613      	mov	r3, r2
 8003088:	807b      	strh	r3, [r7, #2]
  int32_t   decision;    /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 800308a:	887b      	ldrh	r3, [r7, #2]
 800308c:	005b      	lsls	r3, r3, #1
 800308e:	f1c3 0303 	rsb	r3, r3, #3
 8003092:	617b      	str	r3, [r7, #20]
  current_x = 0;
 8003094:	2300      	movs	r3, #0
 8003096:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 8003098:	887b      	ldrh	r3, [r7, #2]
 800309a:	60fb      	str	r3, [r7, #12]
  
  while (current_x <= current_y)
 800309c:	e0c7      	b.n	800322e <BSP_LCD_DrawCircle+0x1b6>
  {
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	b29a      	uxth	r2, r3
 80030a2:	88fb      	ldrh	r3, [r7, #6]
 80030a4:	4413      	add	r3, r2
 80030a6:	b298      	uxth	r0, r3
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	b29b      	uxth	r3, r3
 80030ac:	88ba      	ldrh	r2, [r7, #4]
 80030ae:	1ad3      	subs	r3, r2, r3
 80030b0:	b299      	uxth	r1, r3
 80030b2:	4b64      	ldr	r3, [pc, #400]	; (8003244 <BSP_LCD_DrawCircle+0x1cc>)
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	4c64      	ldr	r4, [pc, #400]	; (8003248 <BSP_LCD_DrawCircle+0x1d0>)
 80030b8:	4613      	mov	r3, r2
 80030ba:	005b      	lsls	r3, r3, #1
 80030bc:	4413      	add	r3, r2
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	4423      	add	r3, r4
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	461a      	mov	r2, r3
 80030c6:	f000 f8c1 	bl	800324c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	b29b      	uxth	r3, r3
 80030ce:	88fa      	ldrh	r2, [r7, #6]
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	b298      	uxth	r0, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	88ba      	ldrh	r2, [r7, #4]
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	b299      	uxth	r1, r3
 80030de:	4b59      	ldr	r3, [pc, #356]	; (8003244 <BSP_LCD_DrawCircle+0x1cc>)
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	4c59      	ldr	r4, [pc, #356]	; (8003248 <BSP_LCD_DrawCircle+0x1d0>)
 80030e4:	4613      	mov	r3, r2
 80030e6:	005b      	lsls	r3, r3, #1
 80030e8:	4413      	add	r3, r2
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	4423      	add	r3, r4
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	461a      	mov	r2, r3
 80030f2:	f000 f8ab 	bl	800324c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	b29a      	uxth	r2, r3
 80030fa:	88fb      	ldrh	r3, [r7, #6]
 80030fc:	4413      	add	r3, r2
 80030fe:	b298      	uxth	r0, r3
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	b29b      	uxth	r3, r3
 8003104:	88ba      	ldrh	r2, [r7, #4]
 8003106:	1ad3      	subs	r3, r2, r3
 8003108:	b299      	uxth	r1, r3
 800310a:	4b4e      	ldr	r3, [pc, #312]	; (8003244 <BSP_LCD_DrawCircle+0x1cc>)
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	4c4e      	ldr	r4, [pc, #312]	; (8003248 <BSP_LCD_DrawCircle+0x1d0>)
 8003110:	4613      	mov	r3, r2
 8003112:	005b      	lsls	r3, r3, #1
 8003114:	4413      	add	r3, r2
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	4423      	add	r3, r4
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	461a      	mov	r2, r3
 800311e:	f000 f895 	bl	800324c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	b29b      	uxth	r3, r3
 8003126:	88fa      	ldrh	r2, [r7, #6]
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	b298      	uxth	r0, r3
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	b29b      	uxth	r3, r3
 8003130:	88ba      	ldrh	r2, [r7, #4]
 8003132:	1ad3      	subs	r3, r2, r3
 8003134:	b299      	uxth	r1, r3
 8003136:	4b43      	ldr	r3, [pc, #268]	; (8003244 <BSP_LCD_DrawCircle+0x1cc>)
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	4c43      	ldr	r4, [pc, #268]	; (8003248 <BSP_LCD_DrawCircle+0x1d0>)
 800313c:	4613      	mov	r3, r2
 800313e:	005b      	lsls	r3, r3, #1
 8003140:	4413      	add	r3, r2
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	4423      	add	r3, r4
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	461a      	mov	r2, r3
 800314a:	f000 f87f 	bl	800324c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	b29a      	uxth	r2, r3
 8003152:	88fb      	ldrh	r3, [r7, #6]
 8003154:	4413      	add	r3, r2
 8003156:	b298      	uxth	r0, r3
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	b29a      	uxth	r2, r3
 800315c:	88bb      	ldrh	r3, [r7, #4]
 800315e:	4413      	add	r3, r2
 8003160:	b299      	uxth	r1, r3
 8003162:	4b38      	ldr	r3, [pc, #224]	; (8003244 <BSP_LCD_DrawCircle+0x1cc>)
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	4c38      	ldr	r4, [pc, #224]	; (8003248 <BSP_LCD_DrawCircle+0x1d0>)
 8003168:	4613      	mov	r3, r2
 800316a:	005b      	lsls	r3, r3, #1
 800316c:	4413      	add	r3, r2
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	4423      	add	r3, r4
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	461a      	mov	r2, r3
 8003176:	f000 f869 	bl	800324c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	b29b      	uxth	r3, r3
 800317e:	88fa      	ldrh	r2, [r7, #6]
 8003180:	1ad3      	subs	r3, r2, r3
 8003182:	b298      	uxth	r0, r3
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	b29a      	uxth	r2, r3
 8003188:	88bb      	ldrh	r3, [r7, #4]
 800318a:	4413      	add	r3, r2
 800318c:	b299      	uxth	r1, r3
 800318e:	4b2d      	ldr	r3, [pc, #180]	; (8003244 <BSP_LCD_DrawCircle+0x1cc>)
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	4c2d      	ldr	r4, [pc, #180]	; (8003248 <BSP_LCD_DrawCircle+0x1d0>)
 8003194:	4613      	mov	r3, r2
 8003196:	005b      	lsls	r3, r3, #1
 8003198:	4413      	add	r3, r2
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	4423      	add	r3, r4
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	461a      	mov	r2, r3
 80031a2:	f000 f853 	bl	800324c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	b29a      	uxth	r2, r3
 80031aa:	88fb      	ldrh	r3, [r7, #6]
 80031ac:	4413      	add	r3, r2
 80031ae:	b298      	uxth	r0, r3
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	b29a      	uxth	r2, r3
 80031b4:	88bb      	ldrh	r3, [r7, #4]
 80031b6:	4413      	add	r3, r2
 80031b8:	b299      	uxth	r1, r3
 80031ba:	4b22      	ldr	r3, [pc, #136]	; (8003244 <BSP_LCD_DrawCircle+0x1cc>)
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	4c22      	ldr	r4, [pc, #136]	; (8003248 <BSP_LCD_DrawCircle+0x1d0>)
 80031c0:	4613      	mov	r3, r2
 80031c2:	005b      	lsls	r3, r3, #1
 80031c4:	4413      	add	r3, r2
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	4423      	add	r3, r4
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	461a      	mov	r2, r3
 80031ce:	f000 f83d 	bl	800324c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	b29b      	uxth	r3, r3
 80031d6:	88fa      	ldrh	r2, [r7, #6]
 80031d8:	1ad3      	subs	r3, r2, r3
 80031da:	b298      	uxth	r0, r3
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	b29a      	uxth	r2, r3
 80031e0:	88bb      	ldrh	r3, [r7, #4]
 80031e2:	4413      	add	r3, r2
 80031e4:	b299      	uxth	r1, r3
 80031e6:	4b17      	ldr	r3, [pc, #92]	; (8003244 <BSP_LCD_DrawCircle+0x1cc>)
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	4c17      	ldr	r4, [pc, #92]	; (8003248 <BSP_LCD_DrawCircle+0x1d0>)
 80031ec:	4613      	mov	r3, r2
 80031ee:	005b      	lsls	r3, r3, #1
 80031f0:	4413      	add	r3, r2
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	4423      	add	r3, r4
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	461a      	mov	r2, r3
 80031fa:	f000 f827 	bl	800324c <BSP_LCD_DrawPixel>
    
    if (decision < 0)
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	2b00      	cmp	r3, #0
 8003202:	da06      	bge.n	8003212 <BSP_LCD_DrawCircle+0x19a>
    { 
      decision += (current_x << 2) + 6;
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	009a      	lsls	r2, r3, #2
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	4413      	add	r3, r2
 800320c:	3306      	adds	r3, #6
 800320e:	617b      	str	r3, [r7, #20]
 8003210:	e00a      	b.n	8003228 <BSP_LCD_DrawCircle+0x1b0>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8003212:	693a      	ldr	r2, [r7, #16]
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	1ad3      	subs	r3, r2, r3
 8003218:	009a      	lsls	r2, r3, #2
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	4413      	add	r3, r2
 800321e:	330a      	adds	r3, #10
 8003220:	617b      	str	r3, [r7, #20]
      current_y--;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	3b01      	subs	r3, #1
 8003226:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	3301      	adds	r3, #1
 800322c:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 800322e:	693a      	ldr	r2, [r7, #16]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	429a      	cmp	r2, r3
 8003234:	f67f af33 	bls.w	800309e <BSP_LCD_DrawCircle+0x26>
  } 
}
 8003238:	bf00      	nop
 800323a:	bf00      	nop
 800323c:	371c      	adds	r7, #28
 800323e:	46bd      	mov	sp, r7
 8003240:	bd90      	pop	{r4, r7, pc}
 8003242:	bf00      	nop
 8003244:	20000444 	.word	0x20000444
 8003248:	20000448 	.word	0x20000448

0800324c <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 800324c:	b5b0      	push	{r4, r5, r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0
 8003252:	4603      	mov	r3, r0
 8003254:	603a      	str	r2, [r7, #0]
 8003256:	80fb      	strh	r3, [r7, #6]
 8003258:	460b      	mov	r3, r1
 800325a:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 800325c:	4b1d      	ldr	r3, [pc, #116]	; (80032d4 <BSP_LCD_DrawPixel+0x88>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a1d      	ldr	r2, [pc, #116]	; (80032d8 <BSP_LCD_DrawPixel+0x8c>)
 8003262:	2134      	movs	r1, #52	; 0x34
 8003264:	fb01 f303 	mul.w	r3, r1, r3
 8003268:	4413      	add	r3, r2
 800326a:	3348      	adds	r3, #72	; 0x48
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	2b02      	cmp	r3, #2
 8003270:	d116      	bne.n	80032a0 <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 8003272:	4b18      	ldr	r3, [pc, #96]	; (80032d4 <BSP_LCD_DrawPixel+0x88>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a18      	ldr	r2, [pc, #96]	; (80032d8 <BSP_LCD_DrawPixel+0x8c>)
 8003278:	2134      	movs	r1, #52	; 0x34
 800327a:	fb01 f303 	mul.w	r3, r1, r3
 800327e:	4413      	add	r3, r2
 8003280:	335c      	adds	r3, #92	; 0x5c
 8003282:	681c      	ldr	r4, [r3, #0]
 8003284:	88bd      	ldrh	r5, [r7, #4]
 8003286:	f7ff fd8d 	bl	8002da4 <BSP_LCD_GetXSize>
 800328a:	4603      	mov	r3, r0
 800328c:	fb03 f205 	mul.w	r2, r3, r5
 8003290:	88fb      	ldrh	r3, [r7, #6]
 8003292:	4413      	add	r3, r2
 8003294:	005b      	lsls	r3, r3, #1
 8003296:	4423      	add	r3, r4
 8003298:	683a      	ldr	r2, [r7, #0]
 800329a:	b292      	uxth	r2, r2
 800329c:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 800329e:	e015      	b.n	80032cc <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80032a0:	4b0c      	ldr	r3, [pc, #48]	; (80032d4 <BSP_LCD_DrawPixel+0x88>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a0c      	ldr	r2, [pc, #48]	; (80032d8 <BSP_LCD_DrawPixel+0x8c>)
 80032a6:	2134      	movs	r1, #52	; 0x34
 80032a8:	fb01 f303 	mul.w	r3, r1, r3
 80032ac:	4413      	add	r3, r2
 80032ae:	335c      	adds	r3, #92	; 0x5c
 80032b0:	681c      	ldr	r4, [r3, #0]
 80032b2:	88bd      	ldrh	r5, [r7, #4]
 80032b4:	f7ff fd76 	bl	8002da4 <BSP_LCD_GetXSize>
 80032b8:	4603      	mov	r3, r0
 80032ba:	fb03 f205 	mul.w	r2, r3, r5
 80032be:	88fb      	ldrh	r3, [r7, #6]
 80032c0:	4413      	add	r3, r2
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	4423      	add	r3, r4
 80032c6:	461a      	mov	r2, r3
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	6013      	str	r3, [r2, #0]
}
 80032cc:	bf00      	nop
 80032ce:	3708      	adds	r7, #8
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bdb0      	pop	{r4, r5, r7, pc}
 80032d4:	20000444 	.word	0x20000444
 80032d8:	200086f4 	.word	0x200086f4

080032dc <BSP_LCD_DrawBitmap>:
  * @param  Ypos: Bmp Y position in the LCD
  * @param  pbmp: Pointer to Bmp picture address in the internal Flash
  * @retval None
  */
void BSP_LCD_DrawBitmap(uint32_t Xpos, uint32_t Ypos, uint8_t *pbmp)
{
 80032dc:	b590      	push	{r4, r7, lr}
 80032de:	b08b      	sub	sp, #44	; 0x2c
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	60f8      	str	r0, [r7, #12]
 80032e4:	60b9      	str	r1, [r7, #8]
 80032e6:	607a      	str	r2, [r7, #4]
  uint32_t index = 0, width = 0, height = 0, bit_pixel = 0;
 80032e8:	2300      	movs	r3, #0
 80032ea:	627b      	str	r3, [r7, #36]	; 0x24
 80032ec:	2300      	movs	r3, #0
 80032ee:	61bb      	str	r3, [r7, #24]
 80032f0:	2300      	movs	r3, #0
 80032f2:	617b      	str	r3, [r7, #20]
 80032f4:	2300      	movs	r3, #0
 80032f6:	613b      	str	r3, [r7, #16]
  uint32_t address;
  uint32_t input_color_mode = 0;
 80032f8:	2300      	movs	r3, #0
 80032fa:	61fb      	str	r3, [r7, #28]
  
  /* Get bitmap data address offset */
  index = pbmp[10] + (pbmp[11] << 8) + (pbmp[12] << 16)  + (pbmp[13] << 24);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	330a      	adds	r3, #10
 8003300:	781b      	ldrb	r3, [r3, #0]
 8003302:	461a      	mov	r2, r3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	330b      	adds	r3, #11
 8003308:	781b      	ldrb	r3, [r3, #0]
 800330a:	021b      	lsls	r3, r3, #8
 800330c:	441a      	add	r2, r3
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	330c      	adds	r3, #12
 8003312:	781b      	ldrb	r3, [r3, #0]
 8003314:	041b      	lsls	r3, r3, #16
 8003316:	441a      	add	r2, r3
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	330d      	adds	r3, #13
 800331c:	781b      	ldrb	r3, [r3, #0]
 800331e:	061b      	lsls	r3, r3, #24
 8003320:	4413      	add	r3, r2
 8003322:	627b      	str	r3, [r7, #36]	; 0x24

  /* Read bitmap width */
  width = pbmp[18] + (pbmp[19] << 8) + (pbmp[20] << 16)  + (pbmp[21] << 24);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	3312      	adds	r3, #18
 8003328:	781b      	ldrb	r3, [r3, #0]
 800332a:	461a      	mov	r2, r3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	3313      	adds	r3, #19
 8003330:	781b      	ldrb	r3, [r3, #0]
 8003332:	021b      	lsls	r3, r3, #8
 8003334:	441a      	add	r2, r3
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	3314      	adds	r3, #20
 800333a:	781b      	ldrb	r3, [r3, #0]
 800333c:	041b      	lsls	r3, r3, #16
 800333e:	441a      	add	r2, r3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	3315      	adds	r3, #21
 8003344:	781b      	ldrb	r3, [r3, #0]
 8003346:	061b      	lsls	r3, r3, #24
 8003348:	4413      	add	r3, r2
 800334a:	61bb      	str	r3, [r7, #24]

  /* Read bitmap height */
  height = pbmp[22] + (pbmp[23] << 8) + (pbmp[24] << 16)  + (pbmp[25] << 24);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	3316      	adds	r3, #22
 8003350:	781b      	ldrb	r3, [r3, #0]
 8003352:	461a      	mov	r2, r3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	3317      	adds	r3, #23
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	021b      	lsls	r3, r3, #8
 800335c:	441a      	add	r2, r3
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	3318      	adds	r3, #24
 8003362:	781b      	ldrb	r3, [r3, #0]
 8003364:	041b      	lsls	r3, r3, #16
 8003366:	441a      	add	r2, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	3319      	adds	r3, #25
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	061b      	lsls	r3, r3, #24
 8003370:	4413      	add	r3, r2
 8003372:	617b      	str	r3, [r7, #20]

  /* Read bit/pixel */
  bit_pixel = pbmp[28] + (pbmp[29] << 8);  
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	331c      	adds	r3, #28
 8003378:	781b      	ldrb	r3, [r3, #0]
 800337a:	461a      	mov	r2, r3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	331d      	adds	r3, #29
 8003380:	781b      	ldrb	r3, [r3, #0]
 8003382:	021b      	lsls	r3, r3, #8
 8003384:	4413      	add	r3, r2
 8003386:	613b      	str	r3, [r7, #16]
  
  /* Set the address */
  address = hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Ypos) + Xpos)*(4));
 8003388:	4b2b      	ldr	r3, [pc, #172]	; (8003438 <BSP_LCD_DrawBitmap+0x15c>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a2b      	ldr	r2, [pc, #172]	; (800343c <BSP_LCD_DrawBitmap+0x160>)
 800338e:	2134      	movs	r1, #52	; 0x34
 8003390:	fb01 f303 	mul.w	r3, r1, r3
 8003394:	4413      	add	r3, r2
 8003396:	335c      	adds	r3, #92	; 0x5c
 8003398:	681c      	ldr	r4, [r3, #0]
 800339a:	f7ff fd03 	bl	8002da4 <BSP_LCD_GetXSize>
 800339e:	4602      	mov	r2, r0
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	fb03 f202 	mul.w	r2, r3, r2
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	4413      	add	r3, r2
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	4423      	add	r3, r4
 80033ae:	623b      	str	r3, [r7, #32]
  
  /* Get the layer pixel format */    
  if ((bit_pixel/8) == 4)
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	3b20      	subs	r3, #32
 80033b4:	2b07      	cmp	r3, #7
 80033b6:	d802      	bhi.n	80033be <BSP_LCD_DrawBitmap+0xe2>
  {
    input_color_mode = CM_ARGB8888;
 80033b8:	2300      	movs	r3, #0
 80033ba:	61fb      	str	r3, [r7, #28]
 80033bc:	e008      	b.n	80033d0 <BSP_LCD_DrawBitmap+0xf4>
  }
  else if ((bit_pixel/8) == 2)
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	3b10      	subs	r3, #16
 80033c2:	2b07      	cmp	r3, #7
 80033c4:	d802      	bhi.n	80033cc <BSP_LCD_DrawBitmap+0xf0>
  {
    input_color_mode = CM_RGB565;   
 80033c6:	2302      	movs	r3, #2
 80033c8:	61fb      	str	r3, [r7, #28]
 80033ca:	e001      	b.n	80033d0 <BSP_LCD_DrawBitmap+0xf4>
  }
  else 
  {
    input_color_mode = CM_RGB888;
 80033cc:	2301      	movs	r3, #1
 80033ce:	61fb      	str	r3, [r7, #28]
  }
  
  /* Bypass the bitmap header */
  pbmp += (index + (width * (height - 1) * (bit_pixel/8)));  
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	3b01      	subs	r3, #1
 80033d4:	69ba      	ldr	r2, [r7, #24]
 80033d6:	fb02 f303 	mul.w	r3, r2, r3
 80033da:	693a      	ldr	r2, [r7, #16]
 80033dc:	08d2      	lsrs	r2, r2, #3
 80033de:	fb02 f203 	mul.w	r2, r2, r3
 80033e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e4:	4413      	add	r3, r2
 80033e6:	687a      	ldr	r2, [r7, #4]
 80033e8:	4413      	add	r3, r2
 80033ea:	607b      	str	r3, [r7, #4]
  
  /* Convert picture to ARGB8888 pixel format */
  for(index=0; index < height; index++)
 80033ec:	2300      	movs	r3, #0
 80033ee:	627b      	str	r3, [r7, #36]	; 0x24
 80033f0:	e018      	b.n	8003424 <BSP_LCD_DrawBitmap+0x148>
  {
    /* Pixel format conversion */
    LL_ConvertLineToARGB8888((uint32_t *)pbmp, (uint32_t *)address, width, input_color_mode);
 80033f2:	6a39      	ldr	r1, [r7, #32]
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	69ba      	ldr	r2, [r7, #24]
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f000 fa21 	bl	8003840 <LL_ConvertLineToARGB8888>
    
    /* Increment the source and destination buffers */
    address+=  (BSP_LCD_GetXSize()*4);
 80033fe:	f7ff fcd1 	bl	8002da4 <BSP_LCD_GetXSize>
 8003402:	4603      	mov	r3, r0
 8003404:	009b      	lsls	r3, r3, #2
 8003406:	6a3a      	ldr	r2, [r7, #32]
 8003408:	4413      	add	r3, r2
 800340a:	623b      	str	r3, [r7, #32]
    pbmp -= width*(bit_pixel/8);
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	08db      	lsrs	r3, r3, #3
 8003410:	69ba      	ldr	r2, [r7, #24]
 8003412:	fb02 f303 	mul.w	r3, r2, r3
 8003416:	425b      	negs	r3, r3
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	4413      	add	r3, r2
 800341c:	607b      	str	r3, [r7, #4]
  for(index=0; index < height; index++)
 800341e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003420:	3301      	adds	r3, #1
 8003422:	627b      	str	r3, [r7, #36]	; 0x24
 8003424:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	429a      	cmp	r2, r3
 800342a:	d3e2      	bcc.n	80033f2 <BSP_LCD_DrawBitmap+0x116>
  } 
}
 800342c:	bf00      	nop
 800342e:	bf00      	nop
 8003430:	372c      	adds	r7, #44	; 0x2c
 8003432:	46bd      	mov	sp, r7
 8003434:	bd90      	pop	{r4, r7, pc}
 8003436:	bf00      	nop
 8003438:	20000444 	.word	0x20000444
 800343c:	200086f4 	.word	0x200086f4

08003440 <BSP_LCD_FillCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b086      	sub	sp, #24
 8003444:	af00      	add	r7, sp, #0
 8003446:	4603      	mov	r3, r0
 8003448:	80fb      	strh	r3, [r7, #6]
 800344a:	460b      	mov	r3, r1
 800344c:	80bb      	strh	r3, [r7, #4]
 800344e:	4613      	mov	r3, r2
 8003450:	807b      	strh	r3, [r7, #2]
  int32_t  decision;     /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 8003452:	887b      	ldrh	r3, [r7, #2]
 8003454:	005b      	lsls	r3, r3, #1
 8003456:	f1c3 0303 	rsb	r3, r3, #3
 800345a:	617b      	str	r3, [r7, #20]
  
  current_x = 0;
 800345c:	2300      	movs	r3, #0
 800345e:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 8003460:	887b      	ldrh	r3, [r7, #2]
 8003462:	60fb      	str	r3, [r7, #12]
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8003464:	4b44      	ldr	r3, [pc, #272]	; (8003578 <BSP_LCD_FillCircle+0x138>)
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	4944      	ldr	r1, [pc, #272]	; (800357c <BSP_LCD_FillCircle+0x13c>)
 800346a:	4613      	mov	r3, r2
 800346c:	005b      	lsls	r3, r3, #1
 800346e:	4413      	add	r3, r2
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	440b      	add	r3, r1
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4618      	mov	r0, r3
 8003478:	f7ff fd2c 	bl	8002ed4 <BSP_LCD_SetTextColor>
  
  while (current_x <= current_y)
 800347c:	e061      	b.n	8003542 <BSP_LCD_FillCircle+0x102>
  {
    if(current_y > 0) 
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d021      	beq.n	80034c8 <BSP_LCD_FillCircle+0x88>
    {
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos + current_x, 2*current_y);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	b29b      	uxth	r3, r3
 8003488:	88fa      	ldrh	r2, [r7, #6]
 800348a:	1ad3      	subs	r3, r2, r3
 800348c:	b298      	uxth	r0, r3
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	b29a      	uxth	r2, r3
 8003492:	88bb      	ldrh	r3, [r7, #4]
 8003494:	4413      	add	r3, r2
 8003496:	b299      	uxth	r1, r3
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	b29b      	uxth	r3, r3
 800349c:	005b      	lsls	r3, r3, #1
 800349e:	b29b      	uxth	r3, r3
 80034a0:	461a      	mov	r2, r3
 80034a2:	f7ff fd8b 	bl	8002fbc <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos - current_x, 2*current_y);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	88fa      	ldrh	r2, [r7, #6]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	b298      	uxth	r0, r3
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	88ba      	ldrh	r2, [r7, #4]
 80034b6:	1ad3      	subs	r3, r2, r3
 80034b8:	b299      	uxth	r1, r3
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	b29b      	uxth	r3, r3
 80034be:	005b      	lsls	r3, r3, #1
 80034c0:	b29b      	uxth	r3, r3
 80034c2:	461a      	mov	r2, r3
 80034c4:	f7ff fd7a 	bl	8002fbc <BSP_LCD_DrawHLine>
    }
    
    if(current_x > 0) 
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d021      	beq.n	8003512 <BSP_LCD_FillCircle+0xd2>
    {
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos - current_y, 2*current_x);
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	88fa      	ldrh	r2, [r7, #6]
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	b298      	uxth	r0, r3
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	b29b      	uxth	r3, r3
 80034dc:	88ba      	ldrh	r2, [r7, #4]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	b299      	uxth	r1, r3
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	b29b      	uxth	r3, r3
 80034e6:	005b      	lsls	r3, r3, #1
 80034e8:	b29b      	uxth	r3, r3
 80034ea:	461a      	mov	r2, r3
 80034ec:	f7ff fd66 	bl	8002fbc <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos + current_y, 2*current_x);
 80034f0:	693b      	ldr	r3, [r7, #16]
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	88fa      	ldrh	r2, [r7, #6]
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	b298      	uxth	r0, r3
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	b29a      	uxth	r2, r3
 80034fe:	88bb      	ldrh	r3, [r7, #4]
 8003500:	4413      	add	r3, r2
 8003502:	b299      	uxth	r1, r3
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	b29b      	uxth	r3, r3
 8003508:	005b      	lsls	r3, r3, #1
 800350a:	b29b      	uxth	r3, r3
 800350c:	461a      	mov	r2, r3
 800350e:	f7ff fd55 	bl	8002fbc <BSP_LCD_DrawHLine>
    }
    if (decision < 0)
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	2b00      	cmp	r3, #0
 8003516:	da06      	bge.n	8003526 <BSP_LCD_FillCircle+0xe6>
    { 
      decision += (current_x << 2) + 6;
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	009a      	lsls	r2, r3, #2
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	4413      	add	r3, r2
 8003520:	3306      	adds	r3, #6
 8003522:	617b      	str	r3, [r7, #20]
 8003524:	e00a      	b.n	800353c <BSP_LCD_FillCircle+0xfc>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8003526:	693a      	ldr	r2, [r7, #16]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	009a      	lsls	r2, r3, #2
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	4413      	add	r3, r2
 8003532:	330a      	adds	r3, #10
 8003534:	617b      	str	r3, [r7, #20]
      current_y--;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	3b01      	subs	r3, #1
 800353a:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	3301      	adds	r3, #1
 8003540:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 8003542:	693a      	ldr	r2, [r7, #16]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	429a      	cmp	r2, r3
 8003548:	d999      	bls.n	800347e <BSP_LCD_FillCircle+0x3e>
  }
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 800354a:	4b0b      	ldr	r3, [pc, #44]	; (8003578 <BSP_LCD_FillCircle+0x138>)
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	490b      	ldr	r1, [pc, #44]	; (800357c <BSP_LCD_FillCircle+0x13c>)
 8003550:	4613      	mov	r3, r2
 8003552:	005b      	lsls	r3, r3, #1
 8003554:	4413      	add	r3, r2
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	440b      	add	r3, r1
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4618      	mov	r0, r3
 800355e:	f7ff fcb9 	bl	8002ed4 <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 8003562:	887a      	ldrh	r2, [r7, #2]
 8003564:	88b9      	ldrh	r1, [r7, #4]
 8003566:	88fb      	ldrh	r3, [r7, #6]
 8003568:	4618      	mov	r0, r3
 800356a:	f7ff fd85 	bl	8003078 <BSP_LCD_DrawCircle>
}
 800356e:	bf00      	nop
 8003570:	3718      	adds	r7, #24
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	20000444 	.word	0x20000444
 800357c:	20000448 	.word	0x20000448

08003580 <BSP_LCD_DisplayOn>:
/**
  * @brief  Enables the display.
  * @retval None
  */
void BSP_LCD_DisplayOn(void)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	af00      	add	r7, sp, #0
  /* Display On */
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 8003584:	4b0a      	ldr	r3, [pc, #40]	; (80035b0 <BSP_LCD_DisplayOn+0x30>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	699a      	ldr	r2, [r3, #24]
 800358a:	4b09      	ldr	r3, [pc, #36]	; (80035b0 <BSP_LCD_DisplayOn+0x30>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f042 0201 	orr.w	r2, r2, #1
 8003592:	619a      	str	r2, [r3, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 8003594:	2201      	movs	r2, #1
 8003596:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800359a:	4806      	ldr	r0, [pc, #24]	; (80035b4 <BSP_LCD_DisplayOn+0x34>)
 800359c:	f003 fad4 	bl	8006b48 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 80035a0:	2201      	movs	r2, #1
 80035a2:	2108      	movs	r1, #8
 80035a4:	4804      	ldr	r0, [pc, #16]	; (80035b8 <BSP_LCD_DisplayOn+0x38>)
 80035a6:	f003 facf 	bl	8006b48 <HAL_GPIO_WritePin>
}
 80035aa:	bf00      	nop
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	bf00      	nop
 80035b0:	200086f4 	.word	0x200086f4
 80035b4:	40022000 	.word	0x40022000
 80035b8:	40022800 	.word	0x40022800

080035bc <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b090      	sub	sp, #64	; 0x40
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80035c6:	4b64      	ldr	r3, [pc, #400]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 80035c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ca:	4a63      	ldr	r2, [pc, #396]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 80035cc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80035d0:	6453      	str	r3, [r2, #68]	; 0x44
 80035d2:	4b61      	ldr	r3, [pc, #388]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 80035d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035d6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80035da:	62bb      	str	r3, [r7, #40]	; 0x28
 80035dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 80035de:	4b5e      	ldr	r3, [pc, #376]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 80035e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e2:	4a5d      	ldr	r2, [pc, #372]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 80035e4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80035e8:	6313      	str	r3, [r2, #48]	; 0x30
 80035ea:	4b5b      	ldr	r3, [pc, #364]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 80035ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80035f2:	627b      	str	r3, [r7, #36]	; 0x24
 80035f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80035f6:	4b58      	ldr	r3, [pc, #352]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 80035f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035fa:	4a57      	ldr	r2, [pc, #348]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 80035fc:	f043 0310 	orr.w	r3, r3, #16
 8003600:	6313      	str	r3, [r2, #48]	; 0x30
 8003602:	4b55      	ldr	r3, [pc, #340]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 8003604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003606:	f003 0310 	and.w	r3, r3, #16
 800360a:	623b      	str	r3, [r7, #32]
 800360c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800360e:	4b52      	ldr	r3, [pc, #328]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 8003610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003612:	4a51      	ldr	r2, [pc, #324]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 8003614:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003618:	6313      	str	r3, [r2, #48]	; 0x30
 800361a:	4b4f      	ldr	r3, [pc, #316]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 800361c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003622:	61fb      	str	r3, [r7, #28]
 8003624:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8003626:	4b4c      	ldr	r3, [pc, #304]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 8003628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362a:	4a4b      	ldr	r2, [pc, #300]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 800362c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003630:	6313      	str	r3, [r2, #48]	; 0x30
 8003632:	4b49      	ldr	r3, [pc, #292]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 8003634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003636:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800363a:	61bb      	str	r3, [r7, #24]
 800363c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800363e:	4b46      	ldr	r3, [pc, #280]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 8003640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003642:	4a45      	ldr	r2, [pc, #276]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 8003644:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003648:	6313      	str	r3, [r2, #48]	; 0x30
 800364a:	4b43      	ldr	r3, [pc, #268]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 800364c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800364e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003652:	617b      	str	r3, [r7, #20]
 8003654:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8003656:	4b40      	ldr	r3, [pc, #256]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 8003658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800365a:	4a3f      	ldr	r2, [pc, #252]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 800365c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003660:	6313      	str	r3, [r2, #48]	; 0x30
 8003662:	4b3d      	ldr	r3, [pc, #244]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 8003664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003666:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800366a:	613b      	str	r3, [r7, #16]
 800366c:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 800366e:	4b3a      	ldr	r3, [pc, #232]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 8003670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003672:	4a39      	ldr	r2, [pc, #228]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 8003674:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003678:	6313      	str	r3, [r2, #48]	; 0x30
 800367a:	4b37      	ldr	r3, [pc, #220]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 800367c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800367e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003682:	60fb      	str	r3, [r7, #12]
 8003684:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8003686:	4b34      	ldr	r3, [pc, #208]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 8003688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800368a:	4a33      	ldr	r2, [pc, #204]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 800368c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003690:	6313      	str	r3, [r2, #48]	; 0x30
 8003692:	4b31      	ldr	r3, [pc, #196]	; (8003758 <BSP_LCD_MspInit+0x19c>)
 8003694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003696:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800369a:	60bb      	str	r3, [r7, #8]
 800369c:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 800369e:	2310      	movs	r3, #16
 80036a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80036a2:	2302      	movs	r3, #2
 80036a4:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 80036a6:	2300      	movs	r3, #0
 80036a8:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 80036aa:	2302      	movs	r3, #2
 80036ac:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 80036ae:	230e      	movs	r3, #14
 80036b0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80036b2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80036b6:	4619      	mov	r1, r3
 80036b8:	4828      	ldr	r0, [pc, #160]	; (800375c <BSP_LCD_MspInit+0x1a0>)
 80036ba:	f002 ff8d 	bl	80065d8 <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 80036be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80036c4:	2302      	movs	r3, #2
 80036c6:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 80036c8:	2309      	movs	r3, #9
 80036ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80036cc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80036d0:	4619      	mov	r1, r3
 80036d2:	4823      	ldr	r0, [pc, #140]	; (8003760 <BSP_LCD_MspInit+0x1a4>)
 80036d4:	f002 ff80 	bl	80065d8 <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 80036d8:	f44f 4366 	mov.w	r3, #58880	; 0xe600
 80036dc:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80036de:	2302      	movs	r3, #2
 80036e0:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80036e2:	230e      	movs	r3, #14
 80036e4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 80036e6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80036ea:	4619      	mov	r1, r3
 80036ec:	481d      	ldr	r0, [pc, #116]	; (8003764 <BSP_LCD_MspInit+0x1a8>)
 80036ee:	f002 ff73 	bl	80065d8 <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 80036f2:	f64e 73ff 	movw	r3, #61439	; 0xefff
 80036f6:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80036f8:	2302      	movs	r3, #2
 80036fa:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80036fc:	230e      	movs	r3, #14
 80036fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 8003700:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003704:	4619      	mov	r1, r3
 8003706:	4818      	ldr	r0, [pc, #96]	; (8003768 <BSP_LCD_MspInit+0x1ac>)
 8003708:	f002 ff66 	bl	80065d8 <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 800370c:	23f7      	movs	r3, #247	; 0xf7
 800370e:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003710:	2302      	movs	r3, #2
 8003712:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8003714:	230e      	movs	r3, #14
 8003716:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 8003718:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800371c:	4619      	mov	r1, r3
 800371e:	4813      	ldr	r0, [pc, #76]	; (800376c <BSP_LCD_MspInit+0x1b0>)
 8003720:	f002 ff5a 	bl	80065d8 <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 8003724:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003728:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 800372a:	2301      	movs	r3, #1
 800372c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 800372e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003732:	4619      	mov	r1, r3
 8003734:	480b      	ldr	r0, [pc, #44]	; (8003764 <BSP_LCD_MspInit+0x1a8>)
 8003736:	f002 ff4f 	bl	80065d8 <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 800373a:	2308      	movs	r3, #8
 800373c:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 800373e:	2301      	movs	r3, #1
 8003740:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8003742:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003746:	4619      	mov	r1, r3
 8003748:	4808      	ldr	r0, [pc, #32]	; (800376c <BSP_LCD_MspInit+0x1b0>)
 800374a:	f002 ff45 	bl	80065d8 <HAL_GPIO_Init>
}
 800374e:	bf00      	nop
 8003750:	3740      	adds	r7, #64	; 0x40
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	40023800 	.word	0x40023800
 800375c:	40021000 	.word	0x40021000
 8003760:	40021800 	.word	0x40021800
 8003764:	40022000 	.word	0x40022000
 8003768:	40022400 	.word	0x40022400
 800376c:	40022800 	.word	0x40022800

08003770 <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b082      	sub	sp, #8
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
 8003778:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800377a:	4b0a      	ldr	r3, [pc, #40]	; (80037a4 <BSP_LCD_ClockConfig+0x34>)
 800377c:	2208      	movs	r2, #8
 800377e:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 8003780:	4b08      	ldr	r3, [pc, #32]	; (80037a4 <BSP_LCD_ClockConfig+0x34>)
 8003782:	22c0      	movs	r2, #192	; 0xc0
 8003784:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 8003786:	4b07      	ldr	r3, [pc, #28]	; (80037a4 <BSP_LCD_ClockConfig+0x34>)
 8003788:	2205      	movs	r2, #5
 800378a:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 800378c:	4b05      	ldr	r3, [pc, #20]	; (80037a4 <BSP_LCD_ClockConfig+0x34>)
 800378e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003792:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 8003794:	4803      	ldr	r0, [pc, #12]	; (80037a4 <BSP_LCD_ClockConfig+0x34>)
 8003796:	f005 f8e1 	bl	800895c <HAL_RCCEx_PeriphCLKConfig>
}
 800379a:	bf00      	nop
 800379c:	3708      	adds	r7, #8
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	20000460 	.word	0x20000460

080037a8 <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b086      	sub	sp, #24
 80037ac:	af02      	add	r7, sp, #8
 80037ae:	60f8      	str	r0, [r7, #12]
 80037b0:	60b9      	str	r1, [r7, #8]
 80037b2:	607a      	str	r2, [r7, #4]
 80037b4:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 80037b6:	4b1e      	ldr	r3, [pc, #120]	; (8003830 <LL_FillBuffer+0x88>)
 80037b8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80037bc:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 80037be:	4b1d      	ldr	r3, [pc, #116]	; (8003834 <LL_FillBuffer+0x8c>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a1d      	ldr	r2, [pc, #116]	; (8003838 <LL_FillBuffer+0x90>)
 80037c4:	2134      	movs	r1, #52	; 0x34
 80037c6:	fb01 f303 	mul.w	r3, r1, r3
 80037ca:	4413      	add	r3, r2
 80037cc:	3348      	adds	r3, #72	; 0x48
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	2b02      	cmp	r3, #2
 80037d2:	d103      	bne.n	80037dc <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 80037d4:	4b16      	ldr	r3, [pc, #88]	; (8003830 <LL_FillBuffer+0x88>)
 80037d6:	2202      	movs	r2, #2
 80037d8:	609a      	str	r2, [r3, #8]
 80037da:	e002      	b.n	80037e2 <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80037dc:	4b14      	ldr	r3, [pc, #80]	; (8003830 <LL_FillBuffer+0x88>)
 80037de:	2200      	movs	r2, #0
 80037e0:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 80037e2:	4a13      	ldr	r2, [pc, #76]	; (8003830 <LL_FillBuffer+0x88>)
 80037e4:	69bb      	ldr	r3, [r7, #24]
 80037e6:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 80037e8:	4b11      	ldr	r3, [pc, #68]	; (8003830 <LL_FillBuffer+0x88>)
 80037ea:	4a14      	ldr	r2, [pc, #80]	; (800383c <LL_FillBuffer+0x94>)
 80037ec:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 80037ee:	4810      	ldr	r0, [pc, #64]	; (8003830 <LL_FillBuffer+0x88>)
 80037f0:	f002 fb56 	bl	8005ea0 <HAL_DMA2D_Init>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d115      	bne.n	8003826 <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 80037fa:	68f9      	ldr	r1, [r7, #12]
 80037fc:	480c      	ldr	r0, [pc, #48]	; (8003830 <LL_FillBuffer+0x88>)
 80037fe:	f002 fdbd 	bl	800637c <HAL_DMA2D_ConfigLayer>
 8003802:	4603      	mov	r3, r0
 8003804:	2b00      	cmp	r3, #0
 8003806:	d10e      	bne.n	8003826 <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8003808:	68ba      	ldr	r2, [r7, #8]
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	9300      	str	r3, [sp, #0]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	69f9      	ldr	r1, [r7, #28]
 8003812:	4807      	ldr	r0, [pc, #28]	; (8003830 <LL_FillBuffer+0x88>)
 8003814:	f002 fb8e 	bl	8005f34 <HAL_DMA2D_Start>
 8003818:	4603      	mov	r3, r0
 800381a:	2b00      	cmp	r3, #0
 800381c:	d103      	bne.n	8003826 <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 800381e:	210a      	movs	r1, #10
 8003820:	4803      	ldr	r0, [pc, #12]	; (8003830 <LL_FillBuffer+0x88>)
 8003822:	f002 fbb2 	bl	8005f8a <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8003826:	bf00      	nop
 8003828:	3710      	adds	r7, #16
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	20000404 	.word	0x20000404
 8003834:	20000444 	.word	0x20000444
 8003838:	200086f4 	.word	0x200086f4
 800383c:	4002b000 	.word	0x4002b000

08003840 <LL_ConvertLineToARGB8888>:
  * @param  xSize: Buffer width
  * @param  ColorMode: Input color mode   
  * @retval None
  */
static void LL_ConvertLineToARGB8888(void *pSrc, void *pDst, uint32_t xSize, uint32_t ColorMode)
{    
 8003840:	b580      	push	{r7, lr}
 8003842:	b086      	sub	sp, #24
 8003844:	af02      	add	r7, sp, #8
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	607a      	str	r2, [r7, #4]
 800384c:	603b      	str	r3, [r7, #0]
  /* Configure the DMA2D Mode, Color Mode and output offset */
  hDma2dHandler.Init.Mode         = DMA2D_M2M_PFC;
 800384e:	4b1c      	ldr	r3, [pc, #112]	; (80038c0 <LL_ConvertLineToARGB8888+0x80>)
 8003850:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003854:	605a      	str	r2, [r3, #4]
  hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8003856:	4b1a      	ldr	r3, [pc, #104]	; (80038c0 <LL_ConvertLineToARGB8888+0x80>)
 8003858:	2200      	movs	r2, #0
 800385a:	609a      	str	r2, [r3, #8]
  hDma2dHandler.Init.OutputOffset = 0;     
 800385c:	4b18      	ldr	r3, [pc, #96]	; (80038c0 <LL_ConvertLineToARGB8888+0x80>)
 800385e:	2200      	movs	r2, #0
 8003860:	60da      	str	r2, [r3, #12]
  
  /* Foreground Configuration */
  hDma2dHandler.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8003862:	4b17      	ldr	r3, [pc, #92]	; (80038c0 <LL_ConvertLineToARGB8888+0x80>)
 8003864:	2200      	movs	r2, #0
 8003866:	631a      	str	r2, [r3, #48]	; 0x30
  hDma2dHandler.LayerCfg[1].InputAlpha = 0xFF;
 8003868:	4b15      	ldr	r3, [pc, #84]	; (80038c0 <LL_ConvertLineToARGB8888+0x80>)
 800386a:	22ff      	movs	r2, #255	; 0xff
 800386c:	635a      	str	r2, [r3, #52]	; 0x34
  hDma2dHandler.LayerCfg[1].InputColorMode = ColorMode;
 800386e:	4a14      	ldr	r2, [pc, #80]	; (80038c0 <LL_ConvertLineToARGB8888+0x80>)
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	62d3      	str	r3, [r2, #44]	; 0x2c
  hDma2dHandler.LayerCfg[1].InputOffset = 0;
 8003874:	4b12      	ldr	r3, [pc, #72]	; (80038c0 <LL_ConvertLineToARGB8888+0x80>)
 8003876:	2200      	movs	r2, #0
 8003878:	629a      	str	r2, [r3, #40]	; 0x28
  
  hDma2dHandler.Instance = DMA2D; 
 800387a:	4b11      	ldr	r3, [pc, #68]	; (80038c0 <LL_ConvertLineToARGB8888+0x80>)
 800387c:	4a11      	ldr	r2, [pc, #68]	; (80038c4 <LL_ConvertLineToARGB8888+0x84>)
 800387e:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 8003880:	480f      	ldr	r0, [pc, #60]	; (80038c0 <LL_ConvertLineToARGB8888+0x80>)
 8003882:	f002 fb0d 	bl	8005ea0 <HAL_DMA2D_Init>
 8003886:	4603      	mov	r3, r0
 8003888:	2b00      	cmp	r3, #0
 800388a:	d115      	bne.n	80038b8 <LL_ConvertLineToARGB8888+0x78>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, 1) == HAL_OK) 
 800388c:	2101      	movs	r1, #1
 800388e:	480c      	ldr	r0, [pc, #48]	; (80038c0 <LL_ConvertLineToARGB8888+0x80>)
 8003890:	f002 fd74 	bl	800637c <HAL_DMA2D_ConfigLayer>
 8003894:	4603      	mov	r3, r0
 8003896:	2b00      	cmp	r3, #0
 8003898:	d10e      	bne.n	80038b8 <LL_ConvertLineToARGB8888+0x78>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, (uint32_t)pSrc, (uint32_t)pDst, xSize, 1) == HAL_OK)
 800389a:	68f9      	ldr	r1, [r7, #12]
 800389c:	68ba      	ldr	r2, [r7, #8]
 800389e:	2301      	movs	r3, #1
 80038a0:	9300      	str	r3, [sp, #0]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	4806      	ldr	r0, [pc, #24]	; (80038c0 <LL_ConvertLineToARGB8888+0x80>)
 80038a6:	f002 fb45 	bl	8005f34 <HAL_DMA2D_Start>
 80038aa:	4603      	mov	r3, r0
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d103      	bne.n	80038b8 <LL_ConvertLineToARGB8888+0x78>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 80038b0:	210a      	movs	r1, #10
 80038b2:	4803      	ldr	r0, [pc, #12]	; (80038c0 <LL_ConvertLineToARGB8888+0x80>)
 80038b4:	f002 fb69 	bl	8005f8a <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 80038b8:	bf00      	nop
 80038ba:	3710      	adds	r7, #16
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd80      	pop	{r7, pc}
 80038c0:	20000404 	.word	0x20000404
 80038c4:	4002b000 	.word	0x4002b000

080038c8 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 80038c8:	b580      	push	{r7, lr}
 80038ca:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 80038cc:	4b29      	ldr	r3, [pc, #164]	; (8003974 <BSP_SDRAM_Init+0xac>)
 80038ce:	4a2a      	ldr	r2, [pc, #168]	; (8003978 <BSP_SDRAM_Init+0xb0>)
 80038d0:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 80038d2:	4b2a      	ldr	r3, [pc, #168]	; (800397c <BSP_SDRAM_Init+0xb4>)
 80038d4:	2202      	movs	r2, #2
 80038d6:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 80038d8:	4b28      	ldr	r3, [pc, #160]	; (800397c <BSP_SDRAM_Init+0xb4>)
 80038da:	2207      	movs	r2, #7
 80038dc:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 80038de:	4b27      	ldr	r3, [pc, #156]	; (800397c <BSP_SDRAM_Init+0xb4>)
 80038e0:	2204      	movs	r2, #4
 80038e2:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 80038e4:	4b25      	ldr	r3, [pc, #148]	; (800397c <BSP_SDRAM_Init+0xb4>)
 80038e6:	2207      	movs	r2, #7
 80038e8:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 80038ea:	4b24      	ldr	r3, [pc, #144]	; (800397c <BSP_SDRAM_Init+0xb4>)
 80038ec:	2202      	movs	r2, #2
 80038ee:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 80038f0:	4b22      	ldr	r3, [pc, #136]	; (800397c <BSP_SDRAM_Init+0xb4>)
 80038f2:	2202      	movs	r2, #2
 80038f4:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 80038f6:	4b21      	ldr	r3, [pc, #132]	; (800397c <BSP_SDRAM_Init+0xb4>)
 80038f8:	2202      	movs	r2, #2
 80038fa:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 80038fc:	4b1d      	ldr	r3, [pc, #116]	; (8003974 <BSP_SDRAM_Init+0xac>)
 80038fe:	2200      	movs	r2, #0
 8003900:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003902:	4b1c      	ldr	r3, [pc, #112]	; (8003974 <BSP_SDRAM_Init+0xac>)
 8003904:	2200      	movs	r2, #0
 8003906:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8003908:	4b1a      	ldr	r3, [pc, #104]	; (8003974 <BSP_SDRAM_Init+0xac>)
 800390a:	2204      	movs	r2, #4
 800390c:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 800390e:	4b19      	ldr	r3, [pc, #100]	; (8003974 <BSP_SDRAM_Init+0xac>)
 8003910:	2210      	movs	r2, #16
 8003912:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003914:	4b17      	ldr	r3, [pc, #92]	; (8003974 <BSP_SDRAM_Init+0xac>)
 8003916:	2240      	movs	r2, #64	; 0x40
 8003918:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 800391a:	4b16      	ldr	r3, [pc, #88]	; (8003974 <BSP_SDRAM_Init+0xac>)
 800391c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003920:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8003922:	4b14      	ldr	r3, [pc, #80]	; (8003974 <BSP_SDRAM_Init+0xac>)
 8003924:	2200      	movs	r2, #0
 8003926:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8003928:	4b12      	ldr	r3, [pc, #72]	; (8003974 <BSP_SDRAM_Init+0xac>)
 800392a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800392e:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8003930:	4b10      	ldr	r3, [pc, #64]	; (8003974 <BSP_SDRAM_Init+0xac>)
 8003932:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003936:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8003938:	4b0e      	ldr	r3, [pc, #56]	; (8003974 <BSP_SDRAM_Init+0xac>)
 800393a:	2200      	movs	r2, #0
 800393c:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 800393e:	2100      	movs	r1, #0
 8003940:	480c      	ldr	r0, [pc, #48]	; (8003974 <BSP_SDRAM_Init+0xac>)
 8003942:	f000 f87f 	bl	8003a44 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8003946:	490d      	ldr	r1, [pc, #52]	; (800397c <BSP_SDRAM_Init+0xb4>)
 8003948:	480a      	ldr	r0, [pc, #40]	; (8003974 <BSP_SDRAM_Init+0xac>)
 800394a:	f005 ffcf 	bl	80098ec <HAL_SDRAM_Init>
 800394e:	4603      	mov	r3, r0
 8003950:	2b00      	cmp	r3, #0
 8003952:	d003      	beq.n	800395c <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8003954:	4b0a      	ldr	r3, [pc, #40]	; (8003980 <BSP_SDRAM_Init+0xb8>)
 8003956:	2201      	movs	r2, #1
 8003958:	701a      	strb	r2, [r3, #0]
 800395a:	e002      	b.n	8003962 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 800395c:	4b08      	ldr	r3, [pc, #32]	; (8003980 <BSP_SDRAM_Init+0xb8>)
 800395e:	2200      	movs	r2, #0
 8003960:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8003962:	f240 6003 	movw	r0, #1539	; 0x603
 8003966:	f000 f80d 	bl	8003984 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 800396a:	4b05      	ldr	r3, [pc, #20]	; (8003980 <BSP_SDRAM_Init+0xb8>)
 800396c:	781b      	ldrb	r3, [r3, #0]
}
 800396e:	4618      	mov	r0, r3
 8003970:	bd80      	pop	{r7, pc}
 8003972:	bf00      	nop
 8003974:	2000879c 	.word	0x2000879c
 8003978:	a0000140 	.word	0xa0000140
 800397c:	200004e4 	.word	0x200004e4
 8003980:	2000003c 	.word	0x2000003c

08003984 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b084      	sub	sp, #16
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 800398c:	2300      	movs	r3, #0
 800398e:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8003990:	4b2a      	ldr	r3, [pc, #168]	; (8003a3c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003992:	2201      	movs	r2, #1
 8003994:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003996:	4b29      	ldr	r3, [pc, #164]	; (8003a3c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003998:	2210      	movs	r2, #16
 800399a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 800399c:	4b27      	ldr	r3, [pc, #156]	; (8003a3c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800399e:	2201      	movs	r2, #1
 80039a0:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80039a2:	4b26      	ldr	r3, [pc, #152]	; (8003a3c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039a4:	2200      	movs	r2, #0
 80039a6:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80039a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80039ac:	4923      	ldr	r1, [pc, #140]	; (8003a3c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039ae:	4824      	ldr	r0, [pc, #144]	; (8003a40 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80039b0:	f005 ffd0 	bl	8009954 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80039b4:	2001      	movs	r0, #1
 80039b6:	f001 fadb 	bl	8004f70 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 80039ba:	4b20      	ldr	r3, [pc, #128]	; (8003a3c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039bc:	2202      	movs	r2, #2
 80039be:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80039c0:	4b1e      	ldr	r3, [pc, #120]	; (8003a3c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039c2:	2210      	movs	r2, #16
 80039c4:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80039c6:	4b1d      	ldr	r3, [pc, #116]	; (8003a3c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039c8:	2201      	movs	r2, #1
 80039ca:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80039cc:	4b1b      	ldr	r3, [pc, #108]	; (8003a3c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039ce:	2200      	movs	r2, #0
 80039d0:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 80039d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80039d6:	4919      	ldr	r1, [pc, #100]	; (8003a3c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039d8:	4819      	ldr	r0, [pc, #100]	; (8003a40 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80039da:	f005 ffbb 	bl	8009954 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80039de:	4b17      	ldr	r3, [pc, #92]	; (8003a3c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039e0:	2203      	movs	r2, #3
 80039e2:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80039e4:	4b15      	ldr	r3, [pc, #84]	; (8003a3c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039e6:	2210      	movs	r2, #16
 80039e8:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 80039ea:	4b14      	ldr	r3, [pc, #80]	; (8003a3c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039ec:	2208      	movs	r2, #8
 80039ee:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80039f0:	4b12      	ldr	r3, [pc, #72]	; (8003a3c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039f2:	2200      	movs	r2, #0
 80039f4:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80039f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80039fa:	4910      	ldr	r1, [pc, #64]	; (8003a3c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039fc:	4810      	ldr	r0, [pc, #64]	; (8003a40 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80039fe:	f005 ffa9 	bl	8009954 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8003a02:	f44f 7308 	mov.w	r3, #544	; 0x220
 8003a06:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8003a08:	4b0c      	ldr	r3, [pc, #48]	; (8003a3c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a0a:	2204      	movs	r2, #4
 8003a0c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003a0e:	4b0b      	ldr	r3, [pc, #44]	; (8003a3c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a10:	2210      	movs	r2, #16
 8003a12:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003a14:	4b09      	ldr	r3, [pc, #36]	; (8003a3c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a16:	2201      	movs	r2, #1
 8003a18:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	4a07      	ldr	r2, [pc, #28]	; (8003a3c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a1e:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003a20:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003a24:	4905      	ldr	r1, [pc, #20]	; (8003a3c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a26:	4806      	ldr	r0, [pc, #24]	; (8003a40 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003a28:	f005 ff94 	bl	8009954 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8003a2c:	6879      	ldr	r1, [r7, #4]
 8003a2e:	4804      	ldr	r0, [pc, #16]	; (8003a40 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003a30:	f005 ffc5 	bl	80099be <HAL_SDRAM_ProgramRefreshRate>
}
 8003a34:	bf00      	nop
 8003a36:	3710      	adds	r7, #16
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	20000500 	.word	0x20000500
 8003a40:	2000879c 	.word	0x2000879c

08003a44 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b090      	sub	sp, #64	; 0x40
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8003a4e:	4b70      	ldr	r3, [pc, #448]	; (8003c10 <BSP_SDRAM_MspInit+0x1cc>)
 8003a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a52:	4a6f      	ldr	r2, [pc, #444]	; (8003c10 <BSP_SDRAM_MspInit+0x1cc>)
 8003a54:	f043 0301 	orr.w	r3, r3, #1
 8003a58:	6393      	str	r3, [r2, #56]	; 0x38
 8003a5a:	4b6d      	ldr	r3, [pc, #436]	; (8003c10 <BSP_SDRAM_MspInit+0x1cc>)
 8003a5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a5e:	f003 0301 	and.w	r3, r3, #1
 8003a62:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8003a66:	4b6a      	ldr	r3, [pc, #424]	; (8003c10 <BSP_SDRAM_MspInit+0x1cc>)
 8003a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a6a:	4a69      	ldr	r2, [pc, #420]	; (8003c10 <BSP_SDRAM_MspInit+0x1cc>)
 8003a6c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003a70:	6313      	str	r3, [r2, #48]	; 0x30
 8003a72:	4b67      	ldr	r3, [pc, #412]	; (8003c10 <BSP_SDRAM_MspInit+0x1cc>)
 8003a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a7a:	627b      	str	r3, [r7, #36]	; 0x24
 8003a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a7e:	4b64      	ldr	r3, [pc, #400]	; (8003c10 <BSP_SDRAM_MspInit+0x1cc>)
 8003a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a82:	4a63      	ldr	r2, [pc, #396]	; (8003c10 <BSP_SDRAM_MspInit+0x1cc>)
 8003a84:	f043 0304 	orr.w	r3, r3, #4
 8003a88:	6313      	str	r3, [r2, #48]	; 0x30
 8003a8a:	4b61      	ldr	r3, [pc, #388]	; (8003c10 <BSP_SDRAM_MspInit+0x1cc>)
 8003a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a8e:	f003 0304 	and.w	r3, r3, #4
 8003a92:	623b      	str	r3, [r7, #32]
 8003a94:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a96:	4b5e      	ldr	r3, [pc, #376]	; (8003c10 <BSP_SDRAM_MspInit+0x1cc>)
 8003a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a9a:	4a5d      	ldr	r2, [pc, #372]	; (8003c10 <BSP_SDRAM_MspInit+0x1cc>)
 8003a9c:	f043 0308 	orr.w	r3, r3, #8
 8003aa0:	6313      	str	r3, [r2, #48]	; 0x30
 8003aa2:	4b5b      	ldr	r3, [pc, #364]	; (8003c10 <BSP_SDRAM_MspInit+0x1cc>)
 8003aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aa6:	f003 0308 	and.w	r3, r3, #8
 8003aaa:	61fb      	str	r3, [r7, #28]
 8003aac:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003aae:	4b58      	ldr	r3, [pc, #352]	; (8003c10 <BSP_SDRAM_MspInit+0x1cc>)
 8003ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ab2:	4a57      	ldr	r2, [pc, #348]	; (8003c10 <BSP_SDRAM_MspInit+0x1cc>)
 8003ab4:	f043 0310 	orr.w	r3, r3, #16
 8003ab8:	6313      	str	r3, [r2, #48]	; 0x30
 8003aba:	4b55      	ldr	r3, [pc, #340]	; (8003c10 <BSP_SDRAM_MspInit+0x1cc>)
 8003abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003abe:	f003 0310 	and.w	r3, r3, #16
 8003ac2:	61bb      	str	r3, [r7, #24]
 8003ac4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003ac6:	4b52      	ldr	r3, [pc, #328]	; (8003c10 <BSP_SDRAM_MspInit+0x1cc>)
 8003ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aca:	4a51      	ldr	r2, [pc, #324]	; (8003c10 <BSP_SDRAM_MspInit+0x1cc>)
 8003acc:	f043 0320 	orr.w	r3, r3, #32
 8003ad0:	6313      	str	r3, [r2, #48]	; 0x30
 8003ad2:	4b4f      	ldr	r3, [pc, #316]	; (8003c10 <BSP_SDRAM_MspInit+0x1cc>)
 8003ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad6:	f003 0320 	and.w	r3, r3, #32
 8003ada:	617b      	str	r3, [r7, #20]
 8003adc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003ade:	4b4c      	ldr	r3, [pc, #304]	; (8003c10 <BSP_SDRAM_MspInit+0x1cc>)
 8003ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae2:	4a4b      	ldr	r2, [pc, #300]	; (8003c10 <BSP_SDRAM_MspInit+0x1cc>)
 8003ae4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ae8:	6313      	str	r3, [r2, #48]	; 0x30
 8003aea:	4b49      	ldr	r3, [pc, #292]	; (8003c10 <BSP_SDRAM_MspInit+0x1cc>)
 8003aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003af2:	613b      	str	r3, [r7, #16]
 8003af4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003af6:	4b46      	ldr	r3, [pc, #280]	; (8003c10 <BSP_SDRAM_MspInit+0x1cc>)
 8003af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003afa:	4a45      	ldr	r2, [pc, #276]	; (8003c10 <BSP_SDRAM_MspInit+0x1cc>)
 8003afc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b00:	6313      	str	r3, [r2, #48]	; 0x30
 8003b02:	4b43      	ldr	r3, [pc, #268]	; (8003c10 <BSP_SDRAM_MspInit+0x1cc>)
 8003b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b0a:	60fb      	str	r3, [r7, #12]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003b0e:	2302      	movs	r3, #2
 8003b10:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8003b12:	2301      	movs	r3, #1
 8003b14:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8003b16:	2302      	movs	r3, #2
 8003b18:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8003b1a:	230c      	movs	r3, #12
 8003b1c:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 8003b1e:	2308      	movs	r3, #8
 8003b20:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8003b22:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b26:	4619      	mov	r1, r3
 8003b28:	483a      	ldr	r0, [pc, #232]	; (8003c14 <BSP_SDRAM_MspInit+0x1d0>)
 8003b2a:	f002 fd55 	bl	80065d8 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 8003b2e:	f24c 7303 	movw	r3, #50947	; 0xc703
 8003b32:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8003b34:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b38:	4619      	mov	r1, r3
 8003b3a:	4837      	ldr	r0, [pc, #220]	; (8003c18 <BSP_SDRAM_MspInit+0x1d4>)
 8003b3c:	f002 fd4c 	bl	80065d8 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8003b40:	f64f 7383 	movw	r3, #65411	; 0xff83
 8003b44:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8003b46:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b4a:	4619      	mov	r1, r3
 8003b4c:	4833      	ldr	r0, [pc, #204]	; (8003c1c <BSP_SDRAM_MspInit+0x1d8>)
 8003b4e:	f002 fd43 	bl	80065d8 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8003b52:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8003b56:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8003b58:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	4830      	ldr	r0, [pc, #192]	; (8003c20 <BSP_SDRAM_MspInit+0x1dc>)
 8003b60:	f002 fd3a 	bl	80065d8 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 8003b64:	f248 1333 	movw	r3, #33075	; 0x8133
 8003b68:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8003b6a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b6e:	4619      	mov	r1, r3
 8003b70:	482c      	ldr	r0, [pc, #176]	; (8003c24 <BSP_SDRAM_MspInit+0x1e0>)
 8003b72:	f002 fd31 	bl	80065d8 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 8003b76:	2328      	movs	r3, #40	; 0x28
 8003b78:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 8003b7a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b7e:	4619      	mov	r1, r3
 8003b80:	4829      	ldr	r0, [pc, #164]	; (8003c28 <BSP_SDRAM_MspInit+0x1e4>)
 8003b82:	f002 fd29 	bl	80065d8 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8003b86:	4b29      	ldr	r3, [pc, #164]	; (8003c2c <BSP_SDRAM_MspInit+0x1e8>)
 8003b88:	2200      	movs	r2, #0
 8003b8a:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003b8c:	4b27      	ldr	r3, [pc, #156]	; (8003c2c <BSP_SDRAM_MspInit+0x1e8>)
 8003b8e:	2280      	movs	r2, #128	; 0x80
 8003b90:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8003b92:	4b26      	ldr	r3, [pc, #152]	; (8003c2c <BSP_SDRAM_MspInit+0x1e8>)
 8003b94:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b98:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8003b9a:	4b24      	ldr	r3, [pc, #144]	; (8003c2c <BSP_SDRAM_MspInit+0x1e8>)
 8003b9c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003ba0:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003ba2:	4b22      	ldr	r3, [pc, #136]	; (8003c2c <BSP_SDRAM_MspInit+0x1e8>)
 8003ba4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003ba8:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8003baa:	4b20      	ldr	r3, [pc, #128]	; (8003c2c <BSP_SDRAM_MspInit+0x1e8>)
 8003bac:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003bb0:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 8003bb2:	4b1e      	ldr	r3, [pc, #120]	; (8003c2c <BSP_SDRAM_MspInit+0x1e8>)
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8003bb8:	4b1c      	ldr	r3, [pc, #112]	; (8003c2c <BSP_SDRAM_MspInit+0x1e8>)
 8003bba:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003bbe:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8003bc0:	4b1a      	ldr	r3, [pc, #104]	; (8003c2c <BSP_SDRAM_MspInit+0x1e8>)
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003bc6:	4b19      	ldr	r3, [pc, #100]	; (8003c2c <BSP_SDRAM_MspInit+0x1e8>)
 8003bc8:	2203      	movs	r2, #3
 8003bca:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003bcc:	4b17      	ldr	r3, [pc, #92]	; (8003c2c <BSP_SDRAM_MspInit+0x1e8>)
 8003bce:	2200      	movs	r2, #0
 8003bd0:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8003bd2:	4b16      	ldr	r3, [pc, #88]	; (8003c2c <BSP_SDRAM_MspInit+0x1e8>)
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8003bd8:	4b14      	ldr	r3, [pc, #80]	; (8003c2c <BSP_SDRAM_MspInit+0x1e8>)
 8003bda:	4a15      	ldr	r2, [pc, #84]	; (8003c30 <BSP_SDRAM_MspInit+0x1ec>)
 8003bdc:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4a12      	ldr	r2, [pc, #72]	; (8003c2c <BSP_SDRAM_MspInit+0x1e8>)
 8003be2:	631a      	str	r2, [r3, #48]	; 0x30
 8003be4:	4a11      	ldr	r2, [pc, #68]	; (8003c2c <BSP_SDRAM_MspInit+0x1e8>)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8003bea:	4810      	ldr	r0, [pc, #64]	; (8003c2c <BSP_SDRAM_MspInit+0x1e8>)
 8003bec:	f001 ffb6 	bl	8005b5c <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 8003bf0:	480e      	ldr	r0, [pc, #56]	; (8003c2c <BSP_SDRAM_MspInit+0x1e8>)
 8003bf2:	f001 ff05 	bl	8005a00 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	210f      	movs	r1, #15
 8003bfa:	2038      	movs	r0, #56	; 0x38
 8003bfc:	f001 fdf6 	bl	80057ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003c00:	2038      	movs	r0, #56	; 0x38
 8003c02:	f001 fe0f 	bl	8005824 <HAL_NVIC_EnableIRQ>
}
 8003c06:	bf00      	nop
 8003c08:	3740      	adds	r7, #64	; 0x40
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}
 8003c0e:	bf00      	nop
 8003c10:	40023800 	.word	0x40023800
 8003c14:	40020800 	.word	0x40020800
 8003c18:	40020c00 	.word	0x40020c00
 8003c1c:	40021000 	.word	0x40021000
 8003c20:	40021400 	.word	0x40021400
 8003c24:	40021800 	.word	0x40021800
 8003c28:	40021c00 	.word	0x40021c00
 8003c2c:	20000510 	.word	0x20000510
 8003c30:	40026410 	.word	0x40026410

08003c34 <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b084      	sub	sp, #16
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	460a      	mov	r2, r1
 8003c3e:	80fb      	strh	r3, [r7, #6]
 8003c40:	4613      	mov	r3, r2
 8003c42:	80bb      	strh	r3, [r7, #4]
  uint8_t status = TS_OK;
 8003c44:	2300      	movs	r3, #0
 8003c46:	73fb      	strb	r3, [r7, #15]
  tsXBoundary = ts_SizeX;
 8003c48:	4a14      	ldr	r2, [pc, #80]	; (8003c9c <BSP_TS_Init+0x68>)
 8003c4a:	88fb      	ldrh	r3, [r7, #6]
 8003c4c:	8013      	strh	r3, [r2, #0]
  tsYBoundary = ts_SizeY;
 8003c4e:	4a14      	ldr	r2, [pc, #80]	; (8003ca0 <BSP_TS_Init+0x6c>)
 8003c50:	88bb      	ldrh	r3, [r7, #4]
 8003c52:	8013      	strh	r3, [r2, #0]
  
  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 8003c54:	4b13      	ldr	r3, [pc, #76]	; (8003ca4 <BSP_TS_Init+0x70>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	2070      	movs	r0, #112	; 0x70
 8003c5a:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 8003c5c:	4b11      	ldr	r3, [pc, #68]	; (8003ca4 <BSP_TS_Init+0x70>)
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	2070      	movs	r0, #112	; 0x70
 8003c62:	4798      	blx	r3
 8003c64:	4603      	mov	r3, r0
 8003c66:	2b51      	cmp	r3, #81	; 0x51
 8003c68:	d111      	bne.n	8003c8e <BSP_TS_Init+0x5a>
  { 
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 8003c6a:	4b0f      	ldr	r3, [pc, #60]	; (8003ca8 <BSP_TS_Init+0x74>)
 8003c6c:	4a0d      	ldr	r2, [pc, #52]	; (8003ca4 <BSP_TS_Init+0x70>)
 8003c6e:	601a      	str	r2, [r3, #0]
    I2cAddress = TS_I2C_ADDRESS;
 8003c70:	4b0e      	ldr	r3, [pc, #56]	; (8003cac <BSP_TS_Init+0x78>)
 8003c72:	2270      	movs	r2, #112	; 0x70
 8003c74:	701a      	strb	r2, [r3, #0]
    tsOrientation = TS_SWAP_XY;
 8003c76:	4b0e      	ldr	r3, [pc, #56]	; (8003cb0 <BSP_TS_Init+0x7c>)
 8003c78:	2208      	movs	r2, #8
 8003c7a:	701a      	strb	r2, [r3, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 8003c7c:	4b0a      	ldr	r3, [pc, #40]	; (8003ca8 <BSP_TS_Init+0x74>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	68db      	ldr	r3, [r3, #12]
 8003c82:	4a0a      	ldr	r2, [pc, #40]	; (8003cac <BSP_TS_Init+0x78>)
 8003c84:	7812      	ldrb	r2, [r2, #0]
 8003c86:	b292      	uxth	r2, r2
 8003c88:	4610      	mov	r0, r2
 8003c8a:	4798      	blx	r3
 8003c8c:	e001      	b.n	8003c92 <BSP_TS_Init+0x5e>
  }
  else
  {
    status = TS_DEVICE_NOT_FOUND;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8003c92:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3710      	adds	r7, #16
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}
 8003c9c:	20000574 	.word	0x20000574
 8003ca0:	20000576 	.word	0x20000576
 8003ca4:	20000000 	.word	0x20000000
 8003ca8:	20000570 	.word	0x20000570
 8003cac:	20000579 	.word	0x20000579
 8003cb0:	20000578 	.word	0x20000578

08003cb4 <BSP_TS_ITConfig>:
/**
  * @brief  Configures and enables the touch screen interrupts.
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_ITConfig(void)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b086      	sub	sp, #24
 8003cb8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef gpio_init_structure;

  /* Configure Interrupt mode for SD detection pin */
  gpio_init_structure.Pin = TS_INT_PIN;
 8003cba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003cbe:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8003cc4:	2302      	movs	r3, #2
 8003cc6:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8003cc8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003ccc:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(TS_INT_GPIO_PORT, &gpio_init_structure);
 8003cce:	1d3b      	adds	r3, r7, #4
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	480c      	ldr	r0, [pc, #48]	; (8003d04 <BSP_TS_ITConfig+0x50>)
 8003cd4:	f002 fc80 	bl	80065d8 <HAL_GPIO_Init>

  /* Enable and set Touch screen EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(TS_INT_EXTI_IRQn), 0x0F, 0x00);
 8003cd8:	2200      	movs	r2, #0
 8003cda:	210f      	movs	r1, #15
 8003cdc:	2028      	movs	r0, #40	; 0x28
 8003cde:	f001 fd85 	bl	80057ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(TS_INT_EXTI_IRQn));
 8003ce2:	2028      	movs	r0, #40	; 0x28
 8003ce4:	f001 fd9e 	bl	8005824 <HAL_NVIC_EnableIRQ>

  /* Enable the TS ITs */
  tsDriver->EnableIT(I2cAddress);
 8003ce8:	4b07      	ldr	r3, [pc, #28]	; (8003d08 <BSP_TS_ITConfig+0x54>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	699b      	ldr	r3, [r3, #24]
 8003cee:	4a07      	ldr	r2, [pc, #28]	; (8003d0c <BSP_TS_ITConfig+0x58>)
 8003cf0:	7812      	ldrb	r2, [r2, #0]
 8003cf2:	b292      	uxth	r2, r2
 8003cf4:	4610      	mov	r0, r2
 8003cf6:	4798      	blx	r3

  return TS_OK;  
 8003cf8:	2300      	movs	r3, #0
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3718      	adds	r7, #24
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}
 8003d02:	bf00      	nop
 8003d04:	40022000 	.word	0x40022000
 8003d08:	20000570 	.word	0x20000570
 8003d0c:	20000579 	.word	0x20000579

08003d10 <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 8003d10:	b590      	push	{r4, r7, lr}
 8003d12:	b097      	sub	sp, #92	; 0x5c
 8003d14:	af02      	add	r7, sp, #8
 8003d16:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  uint16_t brute_y[TS_MAX_NB_TOUCH];
  uint16_t x_diff;
  uint16_t y_diff;
  uint32_t index;
#if (TS_MULTI_TOUCH_SUPPORTED == 1)
  uint32_t weight = 0;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	613b      	str	r3, [r7, #16]
  uint32_t area = 0;
 8003d22:	2300      	movs	r3, #0
 8003d24:	60fb      	str	r3, [r7, #12]
  uint32_t event = 0;
 8003d26:	2300      	movs	r3, #0
 8003d28:	60bb      	str	r3, [r7, #8]
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = tsDriver->DetectTouch(I2cAddress);
 8003d2a:	4b97      	ldr	r3, [pc, #604]	; (8003f88 <BSP_TS_GetState+0x278>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	691b      	ldr	r3, [r3, #16]
 8003d30:	4a96      	ldr	r2, [pc, #600]	; (8003f8c <BSP_TS_GetState+0x27c>)
 8003d32:	7812      	ldrb	r2, [r2, #0]
 8003d34:	b292      	uxth	r2, r2
 8003d36:	4610      	mov	r0, r2
 8003d38:	4798      	blx	r3
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	461a      	mov	r2, r3
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	701a      	strb	r2, [r3, #0]
  
  if(TS_State->touchDetected)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	781b      	ldrb	r3, [r3, #0]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	f000 81a8 	beq.w	800409c <BSP_TS_GetState+0x38c>
  {
    for(index=0; index < TS_State->touchDetected; index++)
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003d50:	e197      	b.n	8004082 <BSP_TS_GetState+0x372>
    {
      /* Get each touch coordinates */
      tsDriver->GetXY(I2cAddress, &(brute_x[index]), &(brute_y[index]));
 8003d52:	4b8d      	ldr	r3, [pc, #564]	; (8003f88 <BSP_TS_GetState+0x278>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	695b      	ldr	r3, [r3, #20]
 8003d58:	4a8c      	ldr	r2, [pc, #560]	; (8003f8c <BSP_TS_GetState+0x27c>)
 8003d5a:	7812      	ldrb	r2, [r2, #0]
 8003d5c:	b290      	uxth	r0, r2
 8003d5e:	f107 0120 	add.w	r1, r7, #32
 8003d62:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003d64:	0052      	lsls	r2, r2, #1
 8003d66:	188c      	adds	r4, r1, r2
 8003d68:	f107 0114 	add.w	r1, r7, #20
 8003d6c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003d6e:	0052      	lsls	r2, r2, #1
 8003d70:	440a      	add	r2, r1
 8003d72:	4621      	mov	r1, r4
 8003d74:	4798      	blx	r3

      if(tsOrientation == TS_SWAP_NONE)
 8003d76:	4b86      	ldr	r3, [pc, #536]	; (8003f90 <BSP_TS_GetState+0x280>)
 8003d78:	781b      	ldrb	r3, [r3, #0]
 8003d7a:	2b01      	cmp	r3, #1
 8003d7c:	d11b      	bne.n	8003db6 <BSP_TS_GetState+0xa6>
      {
        x[index] = brute_x[index];
 8003d7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d80:	005b      	lsls	r3, r3, #1
 8003d82:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003d86:	4413      	add	r3, r2
 8003d88:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8003d8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d8e:	005b      	lsls	r3, r3, #1
 8003d90:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003d94:	440b      	add	r3, r1
 8003d96:	f823 2c18 	strh.w	r2, [r3, #-24]
        y[index] = brute_y[index];
 8003d9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d9c:	005b      	lsls	r3, r3, #1
 8003d9e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003da2:	4413      	add	r3, r2
 8003da4:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8003da8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003daa:	005b      	lsls	r3, r3, #1
 8003dac:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003db0:	440b      	add	r3, r1
 8003db2:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_X)
 8003db6:	4b76      	ldr	r3, [pc, #472]	; (8003f90 <BSP_TS_GetState+0x280>)
 8003db8:	781b      	ldrb	r3, [r3, #0]
 8003dba:	f003 0302 	and.w	r3, r3, #2
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d010      	beq.n	8003de4 <BSP_TS_GetState+0xd4>
      {
        x[index] = 4096 - brute_x[index];
 8003dc2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003dc4:	005b      	lsls	r3, r3, #1
 8003dc6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003dca:	4413      	add	r3, r2
 8003dcc:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 8003dd0:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8003dd4:	b29a      	uxth	r2, r3
 8003dd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003dd8:	005b      	lsls	r3, r3, #1
 8003dda:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003dde:	440b      	add	r3, r1
 8003de0:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      if(tsOrientation & TS_SWAP_Y)
 8003de4:	4b6a      	ldr	r3, [pc, #424]	; (8003f90 <BSP_TS_GetState+0x280>)
 8003de6:	781b      	ldrb	r3, [r3, #0]
 8003de8:	f003 0304 	and.w	r3, r3, #4
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d010      	beq.n	8003e12 <BSP_TS_GetState+0x102>
      {
        y[index] = 4096 - brute_y[index];
 8003df0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003df2:	005b      	lsls	r3, r3, #1
 8003df4:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003df8:	4413      	add	r3, r2
 8003dfa:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 8003dfe:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8003e02:	b29a      	uxth	r2, r3
 8003e04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e06:	005b      	lsls	r3, r3, #1
 8003e08:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003e0c:	440b      	add	r3, r1
 8003e0e:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_XY)
 8003e12:	4b5f      	ldr	r3, [pc, #380]	; (8003f90 <BSP_TS_GetState+0x280>)
 8003e14:	781b      	ldrb	r3, [r3, #0]
 8003e16:	f003 0308 	and.w	r3, r3, #8
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d01b      	beq.n	8003e56 <BSP_TS_GetState+0x146>
      {
        y[index] = brute_x[index];
 8003e1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e20:	005b      	lsls	r3, r3, #1
 8003e22:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003e26:	4413      	add	r3, r2
 8003e28:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8003e2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e2e:	005b      	lsls	r3, r3, #1
 8003e30:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003e34:	440b      	add	r3, r1
 8003e36:	f823 2c24 	strh.w	r2, [r3, #-36]
        x[index] = brute_y[index];
 8003e3a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e3c:	005b      	lsls	r3, r3, #1
 8003e3e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003e42:	4413      	add	r3, r2
 8003e44:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8003e48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e4a:	005b      	lsls	r3, r3, #1
 8003e4c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003e50:	440b      	add	r3, r1
 8003e52:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      x_diff = x[index] > _x[index]? (x[index] - _x[index]): (_x[index] - x[index]);
 8003e56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e58:	005b      	lsls	r3, r3, #1
 8003e5a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003e5e:	4413      	add	r3, r2
 8003e60:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003e64:	4619      	mov	r1, r3
 8003e66:	4a4b      	ldr	r2, [pc, #300]	; (8003f94 <BSP_TS_GetState+0x284>)
 8003e68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e6e:	4299      	cmp	r1, r3
 8003e70:	d90e      	bls.n	8003e90 <BSP_TS_GetState+0x180>
 8003e72:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e74:	005b      	lsls	r3, r3, #1
 8003e76:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003e7a:	4413      	add	r3, r2
 8003e7c:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8003e80:	4944      	ldr	r1, [pc, #272]	; (8003f94 <BSP_TS_GetState+0x284>)
 8003e82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e84:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003e88:	b29b      	uxth	r3, r3
 8003e8a:	1ad3      	subs	r3, r2, r3
 8003e8c:	b29b      	uxth	r3, r3
 8003e8e:	e00d      	b.n	8003eac <BSP_TS_GetState+0x19c>
 8003e90:	4a40      	ldr	r2, [pc, #256]	; (8003f94 <BSP_TS_GetState+0x284>)
 8003e92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e98:	b29a      	uxth	r2, r3
 8003e9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e9c:	005b      	lsls	r3, r3, #1
 8003e9e:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003ea2:	440b      	add	r3, r1
 8003ea4:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003ea8:	1ad3      	subs	r3, r2, r3
 8003eaa:	b29b      	uxth	r3, r3
 8003eac:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      y_diff = y[index] > _y[index]? (y[index] - _y[index]): (_y[index] - y[index]);
 8003eb0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003eb2:	005b      	lsls	r3, r3, #1
 8003eb4:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003eb8:	4413      	add	r3, r2
 8003eba:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	4a35      	ldr	r2, [pc, #212]	; (8003f98 <BSP_TS_GetState+0x288>)
 8003ec2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ec4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ec8:	4299      	cmp	r1, r3
 8003eca:	d90e      	bls.n	8003eea <BSP_TS_GetState+0x1da>
 8003ecc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ece:	005b      	lsls	r3, r3, #1
 8003ed0:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003ed4:	4413      	add	r3, r2
 8003ed6:	f833 2c24 	ldrh.w	r2, [r3, #-36]
 8003eda:	492f      	ldr	r1, [pc, #188]	; (8003f98 <BSP_TS_GetState+0x288>)
 8003edc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ede:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003ee2:	b29b      	uxth	r3, r3
 8003ee4:	1ad3      	subs	r3, r2, r3
 8003ee6:	b29b      	uxth	r3, r3
 8003ee8:	e00d      	b.n	8003f06 <BSP_TS_GetState+0x1f6>
 8003eea:	4a2b      	ldr	r2, [pc, #172]	; (8003f98 <BSP_TS_GetState+0x288>)
 8003eec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003eee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ef2:	b29a      	uxth	r2, r3
 8003ef4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ef6:	005b      	lsls	r3, r3, #1
 8003ef8:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003efc:	440b      	add	r3, r1
 8003efe:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

      if ((x_diff + y_diff) > 5)
 8003f0a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8003f0e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8003f12:	4413      	add	r3, r2
 8003f14:	2b05      	cmp	r3, #5
 8003f16:	dd17      	ble.n	8003f48 <BSP_TS_GetState+0x238>
      {
        _x[index] = x[index];
 8003f18:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f1a:	005b      	lsls	r3, r3, #1
 8003f1c:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003f20:	4413      	add	r3, r2
 8003f22:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003f26:	4619      	mov	r1, r3
 8003f28:	4a1a      	ldr	r2, [pc, #104]	; (8003f94 <BSP_TS_GetState+0x284>)
 8003f2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f2c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = y[index];
 8003f30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f32:	005b      	lsls	r3, r3, #1
 8003f34:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003f38:	4413      	add	r3, r2
 8003f3a:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8003f3e:	4619      	mov	r1, r3
 8003f40:	4a15      	ldr	r2, [pc, #84]	; (8003f98 <BSP_TS_GetState+0x288>)
 8003f42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f44:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }

      if(I2cAddress == FT5336_I2C_SLAVE_ADDRESS)
 8003f48:	4b10      	ldr	r3, [pc, #64]	; (8003f8c <BSP_TS_GetState+0x27c>)
 8003f4a:	781b      	ldrb	r3, [r3, #0]
 8003f4c:	2b70      	cmp	r3, #112	; 0x70
 8003f4e:	d125      	bne.n	8003f9c <BSP_TS_GetState+0x28c>
      {
        TS_State->touchX[index] = x[index];
 8003f50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f52:	005b      	lsls	r3, r3, #1
 8003f54:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003f58:	4413      	add	r3, r2
 8003f5a:	f833 1c18 	ldrh.w	r1, [r3, #-24]
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f62:	005b      	lsls	r3, r3, #1
 8003f64:	4413      	add	r3, r2
 8003f66:	460a      	mov	r2, r1
 8003f68:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = y[index];
 8003f6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f6c:	005b      	lsls	r3, r3, #1
 8003f6e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003f72:	4413      	add	r3, r2
 8003f74:	f833 1c24 	ldrh.w	r1, [r3, #-36]
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f7c:	3304      	adds	r3, #4
 8003f7e:	005b      	lsls	r3, r3, #1
 8003f80:	4413      	add	r3, r2
 8003f82:	460a      	mov	r2, r1
 8003f84:	809a      	strh	r2, [r3, #4]
 8003f86:	e02c      	b.n	8003fe2 <BSP_TS_GetState+0x2d2>
 8003f88:	20000570 	.word	0x20000570
 8003f8c:	20000579 	.word	0x20000579
 8003f90:	20000578 	.word	0x20000578
 8003f94:	2000057c 	.word	0x2000057c
 8003f98:	20000590 	.word	0x20000590
      }
      else
      {
        /* 2^12 = 4096 : indexes are expressed on a dynamic of 4096 */
        TS_State->touchX[index] = (tsXBoundary * _x[index]) >> 12;
 8003f9c:	4b42      	ldr	r3, [pc, #264]	; (80040a8 <BSP_TS_GetState+0x398>)
 8003f9e:	881b      	ldrh	r3, [r3, #0]
 8003fa0:	4619      	mov	r1, r3
 8003fa2:	4a42      	ldr	r2, [pc, #264]	; (80040ac <BSP_TS_GetState+0x39c>)
 8003fa4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003faa:	fb03 f301 	mul.w	r3, r3, r1
 8003fae:	0b1b      	lsrs	r3, r3, #12
 8003fb0:	b299      	uxth	r1, r3
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fb6:	005b      	lsls	r3, r3, #1
 8003fb8:	4413      	add	r3, r2
 8003fba:	460a      	mov	r2, r1
 8003fbc:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = (tsYBoundary * _y[index]) >> 12;
 8003fbe:	4b3c      	ldr	r3, [pc, #240]	; (80040b0 <BSP_TS_GetState+0x3a0>)
 8003fc0:	881b      	ldrh	r3, [r3, #0]
 8003fc2:	4619      	mov	r1, r3
 8003fc4:	4a3b      	ldr	r2, [pc, #236]	; (80040b4 <BSP_TS_GetState+0x3a4>)
 8003fc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fcc:	fb03 f301 	mul.w	r3, r3, r1
 8003fd0:	0b1b      	lsrs	r3, r3, #12
 8003fd2:	b299      	uxth	r1, r3
 8003fd4:	687a      	ldr	r2, [r7, #4]
 8003fd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fd8:	3304      	adds	r3, #4
 8003fda:	005b      	lsls	r3, r3, #1
 8003fdc:	4413      	add	r3, r2
 8003fde:	460a      	mov	r2, r1
 8003fe0:	809a      	strh	r2, [r3, #4]
      }

#if (TS_MULTI_TOUCH_SUPPORTED == 1)

      /* Get touch info related to the current touch */
      ft5336_TS_GetTouchInfo(I2cAddress, index, &weight, &area, &event);
 8003fe2:	4b35      	ldr	r3, [pc, #212]	; (80040b8 <BSP_TS_GetState+0x3a8>)
 8003fe4:	781b      	ldrb	r3, [r3, #0]
 8003fe6:	b298      	uxth	r0, r3
 8003fe8:	f107 010c 	add.w	r1, r7, #12
 8003fec:	f107 0210 	add.w	r2, r7, #16
 8003ff0:	f107 0308 	add.w	r3, r7, #8
 8003ff4:	9300      	str	r3, [sp, #0]
 8003ff6:	460b      	mov	r3, r1
 8003ff8:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003ffa:	f7fc fc69 	bl	80008d0 <ft5336_TS_GetTouchInfo>

      /* Update TS_State structure */
      TS_State->touchWeight[index] = weight;
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	b2d9      	uxtb	r1, r3
 8004002:	687a      	ldr	r2, [r7, #4]
 8004004:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004006:	4413      	add	r3, r2
 8004008:	3316      	adds	r3, #22
 800400a:	460a      	mov	r2, r1
 800400c:	701a      	strb	r2, [r3, #0]
      TS_State->touchArea[index]   = area;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	b2d9      	uxtb	r1, r3
 8004012:	687a      	ldr	r2, [r7, #4]
 8004014:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004016:	4413      	add	r3, r2
 8004018:	3320      	adds	r3, #32
 800401a:	460a      	mov	r2, r1
 800401c:	701a      	strb	r2, [r3, #0]

      /* Remap touch event */
      switch(event)
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	2b03      	cmp	r3, #3
 8004022:	d827      	bhi.n	8004074 <BSP_TS_GetState+0x364>
 8004024:	a201      	add	r2, pc, #4	; (adr r2, 800402c <BSP_TS_GetState+0x31c>)
 8004026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800402a:	bf00      	nop
 800402c:	0800403d 	.word	0x0800403d
 8004030:	0800404b 	.word	0x0800404b
 8004034:	08004059 	.word	0x08004059
 8004038:	08004067 	.word	0x08004067
      {
        case FT5336_TOUCH_EVT_FLAG_PRESS_DOWN	:
          TS_State->touchEventId[index] = TOUCH_EVENT_PRESS_DOWN;
 800403c:	687a      	ldr	r2, [r7, #4]
 800403e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004040:	4413      	add	r3, r2
 8004042:	331b      	adds	r3, #27
 8004044:	2201      	movs	r2, #1
 8004046:	701a      	strb	r2, [r3, #0]
          break;
 8004048:	e018      	b.n	800407c <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_LIFT_UP :
          TS_State->touchEventId[index] = TOUCH_EVENT_LIFT_UP;
 800404a:	687a      	ldr	r2, [r7, #4]
 800404c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800404e:	4413      	add	r3, r2
 8004050:	331b      	adds	r3, #27
 8004052:	2202      	movs	r2, #2
 8004054:	701a      	strb	r2, [r3, #0]
          break;
 8004056:	e011      	b.n	800407c <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_CONTACT :
          TS_State->touchEventId[index] = TOUCH_EVENT_CONTACT;
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800405c:	4413      	add	r3, r2
 800405e:	331b      	adds	r3, #27
 8004060:	2203      	movs	r2, #3
 8004062:	701a      	strb	r2, [r3, #0]
          break;
 8004064:	e00a      	b.n	800407c <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_NO_EVENT :
          TS_State->touchEventId[index] = TOUCH_EVENT_NO_EVT;
 8004066:	687a      	ldr	r2, [r7, #4]
 8004068:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800406a:	4413      	add	r3, r2
 800406c:	331b      	adds	r3, #27
 800406e:	2200      	movs	r2, #0
 8004070:	701a      	strb	r2, [r3, #0]
          break;
 8004072:	e003      	b.n	800407c <BSP_TS_GetState+0x36c>
        default :
          ts_status = TS_ERROR;
 8004074:	2301      	movs	r3, #1
 8004076:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
          break;
 800407a:	bf00      	nop
    for(index=0; index < TS_State->touchDetected; index++)
 800407c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800407e:	3301      	adds	r3, #1
 8004080:	64bb      	str	r3, [r7, #72]	; 0x48
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	781b      	ldrb	r3, [r3, #0]
 8004086:	461a      	mov	r2, r3
 8004088:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800408a:	4293      	cmp	r3, r2
 800408c:	f4ff ae61 	bcc.w	8003d52 <BSP_TS_GetState+0x42>

    } /* of for(index=0; index < TS_State->touchDetected; index++) */

#if (TS_MULTI_TOUCH_SUPPORTED == 1)
    /* Get gesture Id */
    ts_status = BSP_TS_Get_GestureId(TS_State);
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	f000 f813 	bl	80040bc <BSP_TS_Get_GestureId>
 8004096:	4603      	mov	r3, r0
 8004098:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 800409c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	3754      	adds	r7, #84	; 0x54
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd90      	pop	{r4, r7, pc}
 80040a8:	20000574 	.word	0x20000574
 80040ac:	2000057c 	.word	0x2000057c
 80040b0:	20000576 	.word	0x20000576
 80040b4:	20000590 	.word	0x20000590
 80040b8:	20000579 	.word	0x20000579

080040bc <BSP_TS_Get_GestureId>:
  * @brief  Update gesture Id following a touch detected.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Get_GestureId(TS_StateTypeDef *TS_State)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b084      	sub	sp, #16
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  uint32_t gestureId = 0;
 80040c4:	2300      	movs	r3, #0
 80040c6:	60bb      	str	r3, [r7, #8]
  uint8_t  ts_status = TS_OK;
 80040c8:	2300      	movs	r3, #0
 80040ca:	73fb      	strb	r3, [r7, #15]

  /* Get gesture Id */
  ft5336_TS_GetGestureID(I2cAddress, &gestureId);
 80040cc:	4b3b      	ldr	r3, [pc, #236]	; (80041bc <BSP_TS_Get_GestureId+0x100>)
 80040ce:	781b      	ldrb	r3, [r3, #0]
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	f107 0208 	add.w	r2, r7, #8
 80040d6:	4611      	mov	r1, r2
 80040d8:	4618      	mov	r0, r3
 80040da:	f7fc fbe0 	bl	800089e <ft5336_TS_GetGestureID>

  /* Remap gesture Id to a TS_GestureIdTypeDef value */
  switch(gestureId)
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	2b49      	cmp	r3, #73	; 0x49
 80040e2:	d05e      	beq.n	80041a2 <BSP_TS_Get_GestureId+0xe6>
 80040e4:	2b49      	cmp	r3, #73	; 0x49
 80040e6:	d860      	bhi.n	80041aa <BSP_TS_Get_GestureId+0xee>
 80040e8:	2b1c      	cmp	r3, #28
 80040ea:	d83f      	bhi.n	800416c <BSP_TS_Get_GestureId+0xb0>
 80040ec:	2b1c      	cmp	r3, #28
 80040ee:	d85c      	bhi.n	80041aa <BSP_TS_Get_GestureId+0xee>
 80040f0:	a201      	add	r2, pc, #4	; (adr r2, 80040f8 <BSP_TS_Get_GestureId+0x3c>)
 80040f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040f6:	bf00      	nop
 80040f8:	08004173 	.word	0x08004173
 80040fc:	080041ab 	.word	0x080041ab
 8004100:	080041ab 	.word	0x080041ab
 8004104:	080041ab 	.word	0x080041ab
 8004108:	080041ab 	.word	0x080041ab
 800410c:	080041ab 	.word	0x080041ab
 8004110:	080041ab 	.word	0x080041ab
 8004114:	080041ab 	.word	0x080041ab
 8004118:	080041ab 	.word	0x080041ab
 800411c:	080041ab 	.word	0x080041ab
 8004120:	080041ab 	.word	0x080041ab
 8004124:	080041ab 	.word	0x080041ab
 8004128:	080041ab 	.word	0x080041ab
 800412c:	080041ab 	.word	0x080041ab
 8004130:	080041ab 	.word	0x080041ab
 8004134:	080041ab 	.word	0x080041ab
 8004138:	0800417b 	.word	0x0800417b
 800413c:	080041ab 	.word	0x080041ab
 8004140:	080041ab 	.word	0x080041ab
 8004144:	080041ab 	.word	0x080041ab
 8004148:	08004183 	.word	0x08004183
 800414c:	080041ab 	.word	0x080041ab
 8004150:	080041ab 	.word	0x080041ab
 8004154:	080041ab 	.word	0x080041ab
 8004158:	0800418b 	.word	0x0800418b
 800415c:	080041ab 	.word	0x080041ab
 8004160:	080041ab 	.word	0x080041ab
 8004164:	080041ab 	.word	0x080041ab
 8004168:	08004193 	.word	0x08004193
 800416c:	2b40      	cmp	r3, #64	; 0x40
 800416e:	d014      	beq.n	800419a <BSP_TS_Get_GestureId+0xde>
 8004170:	e01b      	b.n	80041aa <BSP_TS_Get_GestureId+0xee>
  {
    case FT5336_GEST_ID_NO_GESTURE :
      TS_State->gestureId = GEST_ID_NO_GESTURE;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8004178:	e01a      	b.n	80041b0 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_UP :
      TS_State->gestureId = GEST_ID_MOVE_UP;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2201      	movs	r2, #1
 800417e:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8004180:	e016      	b.n	80041b0 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_RIGHT :
      TS_State->gestureId = GEST_ID_MOVE_RIGHT;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2202      	movs	r2, #2
 8004186:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8004188:	e012      	b.n	80041b0 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_DOWN :
      TS_State->gestureId = GEST_ID_MOVE_DOWN;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2203      	movs	r2, #3
 800418e:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8004190:	e00e      	b.n	80041b0 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_LEFT :
      TS_State->gestureId = GEST_ID_MOVE_LEFT;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2204      	movs	r2, #4
 8004196:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8004198:	e00a      	b.n	80041b0 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_IN :
      TS_State->gestureId = GEST_ID_ZOOM_IN;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2205      	movs	r2, #5
 800419e:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80041a0:	e006      	b.n	80041b0 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_OUT :
      TS_State->gestureId = GEST_ID_ZOOM_OUT;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2206      	movs	r2, #6
 80041a6:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80041a8:	e002      	b.n	80041b0 <BSP_TS_Get_GestureId+0xf4>
    default :
      ts_status = TS_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	73fb      	strb	r3, [r7, #15]
      break;
 80041ae:	bf00      	nop
  } /* of switch(gestureId) */

  return(ts_status);
 80041b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3710      	adds	r7, #16
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}
 80041ba:	bf00      	nop
 80041bc:	20000579 	.word	0x20000579

080041c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b082      	sub	sp, #8
 80041c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80041c6:	4b11      	ldr	r3, [pc, #68]	; (800420c <HAL_MspInit+0x4c>)
 80041c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ca:	4a10      	ldr	r2, [pc, #64]	; (800420c <HAL_MspInit+0x4c>)
 80041cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041d0:	6413      	str	r3, [r2, #64]	; 0x40
 80041d2:	4b0e      	ldr	r3, [pc, #56]	; (800420c <HAL_MspInit+0x4c>)
 80041d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041da:	607b      	str	r3, [r7, #4]
 80041dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041de:	4b0b      	ldr	r3, [pc, #44]	; (800420c <HAL_MspInit+0x4c>)
 80041e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041e2:	4a0a      	ldr	r2, [pc, #40]	; (800420c <HAL_MspInit+0x4c>)
 80041e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80041e8:	6453      	str	r3, [r2, #68]	; 0x44
 80041ea:	4b08      	ldr	r3, [pc, #32]	; (800420c <HAL_MspInit+0x4c>)
 80041ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041f2:	603b      	str	r3, [r7, #0]
 80041f4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80041f6:	2200      	movs	r2, #0
 80041f8:	210f      	movs	r1, #15
 80041fa:	f06f 0001 	mvn.w	r0, #1
 80041fe:	f001 faf5 	bl	80057ec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004202:	bf00      	nop
 8004204:	3708      	adds	r7, #8
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}
 800420a:	bf00      	nop
 800420c:	40023800 	.word	0x40023800

08004210 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b08c      	sub	sp, #48	; 0x30
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004218:	f107 031c 	add.w	r3, r7, #28
 800421c:	2200      	movs	r2, #0
 800421e:	601a      	str	r2, [r3, #0]
 8004220:	605a      	str	r2, [r3, #4]
 8004222:	609a      	str	r2, [r3, #8]
 8004224:	60da      	str	r2, [r3, #12]
 8004226:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a2a      	ldr	r2, [pc, #168]	; (80042d8 <HAL_ADC_MspInit+0xc8>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d124      	bne.n	800427c <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004232:	4b2a      	ldr	r3, [pc, #168]	; (80042dc <HAL_ADC_MspInit+0xcc>)
 8004234:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004236:	4a29      	ldr	r2, [pc, #164]	; (80042dc <HAL_ADC_MspInit+0xcc>)
 8004238:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800423c:	6453      	str	r3, [r2, #68]	; 0x44
 800423e:	4b27      	ldr	r3, [pc, #156]	; (80042dc <HAL_ADC_MspInit+0xcc>)
 8004240:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004246:	61bb      	str	r3, [r7, #24]
 8004248:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800424a:	4b24      	ldr	r3, [pc, #144]	; (80042dc <HAL_ADC_MspInit+0xcc>)
 800424c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800424e:	4a23      	ldr	r2, [pc, #140]	; (80042dc <HAL_ADC_MspInit+0xcc>)
 8004250:	f043 0301 	orr.w	r3, r3, #1
 8004254:	6313      	str	r3, [r2, #48]	; 0x30
 8004256:	4b21      	ldr	r3, [pc, #132]	; (80042dc <HAL_ADC_MspInit+0xcc>)
 8004258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800425a:	f003 0301 	and.w	r3, r3, #1
 800425e:	617b      	str	r3, [r7, #20]
 8004260:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004262:	2301      	movs	r3, #1
 8004264:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004266:	2303      	movs	r3, #3
 8004268:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800426a:	2300      	movs	r3, #0
 800426c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800426e:	f107 031c 	add.w	r3, r7, #28
 8004272:	4619      	mov	r1, r3
 8004274:	481a      	ldr	r0, [pc, #104]	; (80042e0 <HAL_ADC_MspInit+0xd0>)
 8004276:	f002 f9af 	bl	80065d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800427a:	e029      	b.n	80042d0 <HAL_ADC_MspInit+0xc0>
  else if(hadc->Instance==ADC3)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a18      	ldr	r2, [pc, #96]	; (80042e4 <HAL_ADC_MspInit+0xd4>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d124      	bne.n	80042d0 <HAL_ADC_MspInit+0xc0>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8004286:	4b15      	ldr	r3, [pc, #84]	; (80042dc <HAL_ADC_MspInit+0xcc>)
 8004288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800428a:	4a14      	ldr	r2, [pc, #80]	; (80042dc <HAL_ADC_MspInit+0xcc>)
 800428c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004290:	6453      	str	r3, [r2, #68]	; 0x44
 8004292:	4b12      	ldr	r3, [pc, #72]	; (80042dc <HAL_ADC_MspInit+0xcc>)
 8004294:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004296:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800429a:	613b      	str	r3, [r7, #16]
 800429c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800429e:	4b0f      	ldr	r3, [pc, #60]	; (80042dc <HAL_ADC_MspInit+0xcc>)
 80042a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042a2:	4a0e      	ldr	r2, [pc, #56]	; (80042dc <HAL_ADC_MspInit+0xcc>)
 80042a4:	f043 0320 	orr.w	r3, r3, #32
 80042a8:	6313      	str	r3, [r2, #48]	; 0x30
 80042aa:	4b0c      	ldr	r3, [pc, #48]	; (80042dc <HAL_ADC_MspInit+0xcc>)
 80042ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ae:	f003 0320 	and.w	r3, r3, #32
 80042b2:	60fb      	str	r3, [r7, #12]
 80042b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|ARDUINO_A2_Pin|ARDUINO_A3_Pin;
 80042b6:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80042ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80042bc:	2303      	movs	r3, #3
 80042be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042c0:	2300      	movs	r3, #0
 80042c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80042c4:	f107 031c 	add.w	r3, r7, #28
 80042c8:	4619      	mov	r1, r3
 80042ca:	4807      	ldr	r0, [pc, #28]	; (80042e8 <HAL_ADC_MspInit+0xd8>)
 80042cc:	f002 f984 	bl	80065d8 <HAL_GPIO_Init>
}
 80042d0:	bf00      	nop
 80042d2:	3730      	adds	r7, #48	; 0x30
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}
 80042d8:	40012000 	.word	0x40012000
 80042dc:	40023800 	.word	0x40023800
 80042e0:	40020000 	.word	0x40020000
 80042e4:	40012200 	.word	0x40012200
 80042e8:	40021400 	.word	0x40021400

080042ec <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b08a      	sub	sp, #40	; 0x28
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042f4:	f107 0314 	add.w	r3, r7, #20
 80042f8:	2200      	movs	r2, #0
 80042fa:	601a      	str	r2, [r3, #0]
 80042fc:	605a      	str	r2, [r3, #4]
 80042fe:	609a      	str	r2, [r3, #8]
 8004300:	60da      	str	r2, [r3, #12]
 8004302:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a19      	ldr	r2, [pc, #100]	; (8004370 <HAL_DAC_MspInit+0x84>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d12b      	bne.n	8004366 <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800430e:	4b19      	ldr	r3, [pc, #100]	; (8004374 <HAL_DAC_MspInit+0x88>)
 8004310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004312:	4a18      	ldr	r2, [pc, #96]	; (8004374 <HAL_DAC_MspInit+0x88>)
 8004314:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004318:	6413      	str	r3, [r2, #64]	; 0x40
 800431a:	4b16      	ldr	r3, [pc, #88]	; (8004374 <HAL_DAC_MspInit+0x88>)
 800431c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800431e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004322:	613b      	str	r3, [r7, #16]
 8004324:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004326:	4b13      	ldr	r3, [pc, #76]	; (8004374 <HAL_DAC_MspInit+0x88>)
 8004328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800432a:	4a12      	ldr	r2, [pc, #72]	; (8004374 <HAL_DAC_MspInit+0x88>)
 800432c:	f043 0301 	orr.w	r3, r3, #1
 8004330:	6313      	str	r3, [r2, #48]	; 0x30
 8004332:	4b10      	ldr	r3, [pc, #64]	; (8004374 <HAL_DAC_MspInit+0x88>)
 8004334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004336:	f003 0301 	and.w	r3, r3, #1
 800433a:	60fb      	str	r3, [r7, #12]
 800433c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800433e:	2310      	movs	r3, #16
 8004340:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004342:	2303      	movs	r3, #3
 8004344:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004346:	2300      	movs	r3, #0
 8004348:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800434a:	f107 0314 	add.w	r3, r7, #20
 800434e:	4619      	mov	r1, r3
 8004350:	4809      	ldr	r0, [pc, #36]	; (8004378 <HAL_DAC_MspInit+0x8c>)
 8004352:	f002 f941 	bl	80065d8 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 8004356:	2200      	movs	r2, #0
 8004358:	210f      	movs	r1, #15
 800435a:	2036      	movs	r0, #54	; 0x36
 800435c:	f001 fa46 	bl	80057ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004360:	2036      	movs	r0, #54	; 0x36
 8004362:	f001 fa5f 	bl	8005824 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8004366:	bf00      	nop
 8004368:	3728      	adds	r7, #40	; 0x28
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}
 800436e:	bf00      	nop
 8004370:	40007400 	.word	0x40007400
 8004374:	40023800 	.word	0x40023800
 8004378:	40020000 	.word	0x40020000

0800437c <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b084      	sub	sp, #16
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a0d      	ldr	r2, [pc, #52]	; (80043c0 <HAL_DMA2D_MspInit+0x44>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d113      	bne.n	80043b6 <HAL_DMA2D_MspInit+0x3a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800438e:	4b0d      	ldr	r3, [pc, #52]	; (80043c4 <HAL_DMA2D_MspInit+0x48>)
 8004390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004392:	4a0c      	ldr	r2, [pc, #48]	; (80043c4 <HAL_DMA2D_MspInit+0x48>)
 8004394:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004398:	6313      	str	r3, [r2, #48]	; 0x30
 800439a:	4b0a      	ldr	r3, [pc, #40]	; (80043c4 <HAL_DMA2D_MspInit+0x48>)
 800439c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800439e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80043a2:	60fb      	str	r3, [r7, #12]
 80043a4:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 80043a6:	2200      	movs	r2, #0
 80043a8:	2105      	movs	r1, #5
 80043aa:	205a      	movs	r0, #90	; 0x5a
 80043ac:	f001 fa1e 	bl	80057ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 80043b0:	205a      	movs	r0, #90	; 0x5a
 80043b2:	f001 fa37 	bl	8005824 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 80043b6:	bf00      	nop
 80043b8:	3710      	adds	r7, #16
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	bf00      	nop
 80043c0:	4002b000 	.word	0x4002b000
 80043c4:	40023800 	.word	0x40023800

080043c8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b0ac      	sub	sp, #176	; 0xb0
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043d0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80043d4:	2200      	movs	r2, #0
 80043d6:	601a      	str	r2, [r3, #0]
 80043d8:	605a      	str	r2, [r3, #4]
 80043da:	609a      	str	r2, [r3, #8]
 80043dc:	60da      	str	r2, [r3, #12]
 80043de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80043e0:	f107 0318 	add.w	r3, r7, #24
 80043e4:	2284      	movs	r2, #132	; 0x84
 80043e6:	2100      	movs	r1, #0
 80043e8:	4618      	mov	r0, r3
 80043ea:	f009 fdcf 	bl	800df8c <memset>
  if(hi2c->Instance==I2C1)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a44      	ldr	r2, [pc, #272]	; (8004504 <HAL_I2C_MspInit+0x13c>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d13d      	bne.n	8004474 <HAL_I2C_MspInit+0xac>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80043f8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80043fc:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80043fe:	2300      	movs	r3, #0
 8004400:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004402:	f107 0318 	add.w	r3, r7, #24
 8004406:	4618      	mov	r0, r3
 8004408:	f004 faa8 	bl	800895c <HAL_RCCEx_PeriphCLKConfig>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d001      	beq.n	8004416 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8004412:	f7fe faad 	bl	8002970 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004416:	4b3c      	ldr	r3, [pc, #240]	; (8004508 <HAL_I2C_MspInit+0x140>)
 8004418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800441a:	4a3b      	ldr	r2, [pc, #236]	; (8004508 <HAL_I2C_MspInit+0x140>)
 800441c:	f043 0302 	orr.w	r3, r3, #2
 8004420:	6313      	str	r3, [r2, #48]	; 0x30
 8004422:	4b39      	ldr	r3, [pc, #228]	; (8004508 <HAL_I2C_MspInit+0x140>)
 8004424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004426:	f003 0302 	and.w	r3, r3, #2
 800442a:	617b      	str	r3, [r7, #20]
 800442c:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800442e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004432:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004436:	2312      	movs	r3, #18
 8004438:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800443c:	2300      	movs	r3, #0
 800443e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004442:	2303      	movs	r3, #3
 8004444:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004448:	2304      	movs	r3, #4
 800444a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800444e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004452:	4619      	mov	r1, r3
 8004454:	482d      	ldr	r0, [pc, #180]	; (800450c <HAL_I2C_MspInit+0x144>)
 8004456:	f002 f8bf 	bl	80065d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800445a:	4b2b      	ldr	r3, [pc, #172]	; (8004508 <HAL_I2C_MspInit+0x140>)
 800445c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800445e:	4a2a      	ldr	r2, [pc, #168]	; (8004508 <HAL_I2C_MspInit+0x140>)
 8004460:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004464:	6413      	str	r3, [r2, #64]	; 0x40
 8004466:	4b28      	ldr	r3, [pc, #160]	; (8004508 <HAL_I2C_MspInit+0x140>)
 8004468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800446a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800446e:	613b      	str	r3, [r7, #16]
 8004470:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8004472:	e042      	b.n	80044fa <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a25      	ldr	r2, [pc, #148]	; (8004510 <HAL_I2C_MspInit+0x148>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d13d      	bne.n	80044fa <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800447e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004482:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8004484:	2300      	movs	r3, #0
 8004486:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800448a:	f107 0318 	add.w	r3, r7, #24
 800448e:	4618      	mov	r0, r3
 8004490:	f004 fa64 	bl	800895c <HAL_RCCEx_PeriphCLKConfig>
 8004494:	4603      	mov	r3, r0
 8004496:	2b00      	cmp	r3, #0
 8004498:	d001      	beq.n	800449e <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 800449a:	f7fe fa69 	bl	8002970 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800449e:	4b1a      	ldr	r3, [pc, #104]	; (8004508 <HAL_I2C_MspInit+0x140>)
 80044a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044a2:	4a19      	ldr	r2, [pc, #100]	; (8004508 <HAL_I2C_MspInit+0x140>)
 80044a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044a8:	6313      	str	r3, [r2, #48]	; 0x30
 80044aa:	4b17      	ldr	r3, [pc, #92]	; (8004508 <HAL_I2C_MspInit+0x140>)
 80044ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044b2:	60fb      	str	r3, [r7, #12]
 80044b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 80044b6:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80044ba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80044be:	2312      	movs	r3, #18
 80044c0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80044c4:	2301      	movs	r3, #1
 80044c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044ca:	2303      	movs	r3, #3
 80044cc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80044d0:	2304      	movs	r3, #4
 80044d2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80044d6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80044da:	4619      	mov	r1, r3
 80044dc:	480d      	ldr	r0, [pc, #52]	; (8004514 <HAL_I2C_MspInit+0x14c>)
 80044de:	f002 f87b 	bl	80065d8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80044e2:	4b09      	ldr	r3, [pc, #36]	; (8004508 <HAL_I2C_MspInit+0x140>)
 80044e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e6:	4a08      	ldr	r2, [pc, #32]	; (8004508 <HAL_I2C_MspInit+0x140>)
 80044e8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80044ec:	6413      	str	r3, [r2, #64]	; 0x40
 80044ee:	4b06      	ldr	r3, [pc, #24]	; (8004508 <HAL_I2C_MspInit+0x140>)
 80044f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80044f6:	60bb      	str	r3, [r7, #8]
 80044f8:	68bb      	ldr	r3, [r7, #8]
}
 80044fa:	bf00      	nop
 80044fc:	37b0      	adds	r7, #176	; 0xb0
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}
 8004502:	bf00      	nop
 8004504:	40005400 	.word	0x40005400
 8004508:	40023800 	.word	0x40023800
 800450c:	40020400 	.word	0x40020400
 8004510:	40005c00 	.word	0x40005c00
 8004514:	40021c00 	.word	0x40021c00

08004518 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b082      	sub	sp, #8
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a15      	ldr	r2, [pc, #84]	; (800457c <HAL_I2C_MspDeInit+0x64>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d110      	bne.n	800454c <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800452a:	4b15      	ldr	r3, [pc, #84]	; (8004580 <HAL_I2C_MspDeInit+0x68>)
 800452c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800452e:	4a14      	ldr	r2, [pc, #80]	; (8004580 <HAL_I2C_MspDeInit+0x68>)
 8004530:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004534:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8004536:	f44f 7180 	mov.w	r1, #256	; 0x100
 800453a:	4812      	ldr	r0, [pc, #72]	; (8004584 <HAL_I2C_MspDeInit+0x6c>)
 800453c:	f002 f9f8 	bl	8006930 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8004540:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004544:	480f      	ldr	r0, [pc, #60]	; (8004584 <HAL_I2C_MspDeInit+0x6c>)
 8004546:	f002 f9f3 	bl	8006930 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 800454a:	e013      	b.n	8004574 <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C3)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4a0d      	ldr	r2, [pc, #52]	; (8004588 <HAL_I2C_MspDeInit+0x70>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d10e      	bne.n	8004574 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 8004556:	4b0a      	ldr	r3, [pc, #40]	; (8004580 <HAL_I2C_MspDeInit+0x68>)
 8004558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455a:	4a09      	ldr	r2, [pc, #36]	; (8004580 <HAL_I2C_MspDeInit+0x68>)
 800455c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004560:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 8004562:	2180      	movs	r1, #128	; 0x80
 8004564:	4809      	ldr	r0, [pc, #36]	; (800458c <HAL_I2C_MspDeInit+0x74>)
 8004566:	f002 f9e3 	bl	8006930 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 800456a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800456e:	4807      	ldr	r0, [pc, #28]	; (800458c <HAL_I2C_MspDeInit+0x74>)
 8004570:	f002 f9de 	bl	8006930 <HAL_GPIO_DeInit>
}
 8004574:	bf00      	nop
 8004576:	3708      	adds	r7, #8
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}
 800457c:	40005400 	.word	0x40005400
 8004580:	40023800 	.word	0x40023800
 8004584:	40020400 	.word	0x40020400
 8004588:	40005c00 	.word	0x40005c00
 800458c:	40021c00 	.word	0x40021c00

08004590 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b0ae      	sub	sp, #184	; 0xb8
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004598:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800459c:	2200      	movs	r2, #0
 800459e:	601a      	str	r2, [r3, #0]
 80045a0:	605a      	str	r2, [r3, #4]
 80045a2:	609a      	str	r2, [r3, #8]
 80045a4:	60da      	str	r2, [r3, #12]
 80045a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80045a8:	f107 0320 	add.w	r3, r7, #32
 80045ac:	2284      	movs	r2, #132	; 0x84
 80045ae:	2100      	movs	r1, #0
 80045b0:	4618      	mov	r0, r3
 80045b2:	f009 fceb 	bl	800df8c <memset>
  if(hltdc->Instance==LTDC)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a6f      	ldr	r2, [pc, #444]	; (8004778 <HAL_LTDC_MspInit+0x1e8>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	f040 80d6 	bne.w	800476e <HAL_LTDC_MspInit+0x1de>
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80045c2:	2308      	movs	r3, #8
 80045c4:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 80045c6:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80045ca:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 80045cc:	2305      	movs	r3, #5
 80045ce:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80045d0:	2302      	movs	r3, #2
 80045d2:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 80045d4:	2303      	movs	r3, #3
 80045d6:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 80045d8:	2301      	movs	r3, #1
 80045da:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80045dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80045e0:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80045e2:	f107 0320 	add.w	r3, r7, #32
 80045e6:	4618      	mov	r0, r3
 80045e8:	f004 f9b8 	bl	800895c <HAL_RCCEx_PeriphCLKConfig>
 80045ec:	4603      	mov	r3, r0
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d001      	beq.n	80045f6 <HAL_LTDC_MspInit+0x66>
    {
      Error_Handler();
 80045f2:	f7fe f9bd 	bl	8002970 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80045f6:	4b61      	ldr	r3, [pc, #388]	; (800477c <HAL_LTDC_MspInit+0x1ec>)
 80045f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045fa:	4a60      	ldr	r2, [pc, #384]	; (800477c <HAL_LTDC_MspInit+0x1ec>)
 80045fc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004600:	6453      	str	r3, [r2, #68]	; 0x44
 8004602:	4b5e      	ldr	r3, [pc, #376]	; (800477c <HAL_LTDC_MspInit+0x1ec>)
 8004604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004606:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800460a:	61fb      	str	r3, [r7, #28]
 800460c:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800460e:	4b5b      	ldr	r3, [pc, #364]	; (800477c <HAL_LTDC_MspInit+0x1ec>)
 8004610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004612:	4a5a      	ldr	r2, [pc, #360]	; (800477c <HAL_LTDC_MspInit+0x1ec>)
 8004614:	f043 0310 	orr.w	r3, r3, #16
 8004618:	6313      	str	r3, [r2, #48]	; 0x30
 800461a:	4b58      	ldr	r3, [pc, #352]	; (800477c <HAL_LTDC_MspInit+0x1ec>)
 800461c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800461e:	f003 0310 	and.w	r3, r3, #16
 8004622:	61bb      	str	r3, [r7, #24]
 8004624:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8004626:	4b55      	ldr	r3, [pc, #340]	; (800477c <HAL_LTDC_MspInit+0x1ec>)
 8004628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800462a:	4a54      	ldr	r2, [pc, #336]	; (800477c <HAL_LTDC_MspInit+0x1ec>)
 800462c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004630:	6313      	str	r3, [r2, #48]	; 0x30
 8004632:	4b52      	ldr	r3, [pc, #328]	; (800477c <HAL_LTDC_MspInit+0x1ec>)
 8004634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004636:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800463a:	617b      	str	r3, [r7, #20]
 800463c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 800463e:	4b4f      	ldr	r3, [pc, #316]	; (800477c <HAL_LTDC_MspInit+0x1ec>)
 8004640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004642:	4a4e      	ldr	r2, [pc, #312]	; (800477c <HAL_LTDC_MspInit+0x1ec>)
 8004644:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004648:	6313      	str	r3, [r2, #48]	; 0x30
 800464a:	4b4c      	ldr	r3, [pc, #304]	; (800477c <HAL_LTDC_MspInit+0x1ec>)
 800464c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800464e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004652:	613b      	str	r3, [r7, #16]
 8004654:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8004656:	4b49      	ldr	r3, [pc, #292]	; (800477c <HAL_LTDC_MspInit+0x1ec>)
 8004658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800465a:	4a48      	ldr	r2, [pc, #288]	; (800477c <HAL_LTDC_MspInit+0x1ec>)
 800465c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004660:	6313      	str	r3, [r2, #48]	; 0x30
 8004662:	4b46      	ldr	r3, [pc, #280]	; (800477c <HAL_LTDC_MspInit+0x1ec>)
 8004664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004666:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800466a:	60fb      	str	r3, [r7, #12]
 800466c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800466e:	4b43      	ldr	r3, [pc, #268]	; (800477c <HAL_LTDC_MspInit+0x1ec>)
 8004670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004672:	4a42      	ldr	r2, [pc, #264]	; (800477c <HAL_LTDC_MspInit+0x1ec>)
 8004674:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004678:	6313      	str	r3, [r2, #48]	; 0x30
 800467a:	4b40      	ldr	r3, [pc, #256]	; (800477c <HAL_LTDC_MspInit+0x1ec>)
 800467c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800467e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004682:	60bb      	str	r3, [r7, #8]
 8004684:	68bb      	ldr	r3, [r7, #8]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 8004686:	2310      	movs	r3, #16
 8004688:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800468c:	2302      	movs	r3, #2
 800468e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004692:	2300      	movs	r3, #0
 8004694:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004698:	2300      	movs	r3, #0
 800469a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800469e:	230e      	movs	r3, #14
 80046a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80046a4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80046a8:	4619      	mov	r1, r3
 80046aa:	4835      	ldr	r0, [pc, #212]	; (8004780 <HAL_LTDC_MspInit+0x1f0>)
 80046ac:	f001 ff94 	bl	80065d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 80046b0:	f64e 73ff 	movw	r3, #61439	; 0xefff
 80046b4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046b8:	2302      	movs	r3, #2
 80046ba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046be:	2300      	movs	r3, #0
 80046c0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046c4:	2300      	movs	r3, #0
 80046c6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80046ca:	230e      	movs	r3, #14
 80046cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80046d0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80046d4:	4619      	mov	r1, r3
 80046d6:	482b      	ldr	r0, [pc, #172]	; (8004784 <HAL_LTDC_MspInit+0x1f4>)
 80046d8:	f001 ff7e 	bl	80065d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 80046dc:	23f7      	movs	r3, #247	; 0xf7
 80046de:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046e2:	2302      	movs	r3, #2
 80046e4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046e8:	2300      	movs	r3, #0
 80046ea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046ee:	2300      	movs	r3, #0
 80046f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80046f4:	230e      	movs	r3, #14
 80046f6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80046fa:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80046fe:	4619      	mov	r1, r3
 8004700:	4821      	ldr	r0, [pc, #132]	; (8004788 <HAL_LTDC_MspInit+0x1f8>)
 8004702:	f001 ff69 	bl	80065d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 8004706:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800470a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800470e:	2302      	movs	r3, #2
 8004710:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004714:	2300      	movs	r3, #0
 8004716:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800471a:	2300      	movs	r3, #0
 800471c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8004720:	2309      	movs	r3, #9
 8004722:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8004726:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800472a:	4619      	mov	r1, r3
 800472c:	4817      	ldr	r0, [pc, #92]	; (800478c <HAL_LTDC_MspInit+0x1fc>)
 800472e:	f001 ff53 	bl	80065d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8004732:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 8004736:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800473a:	2302      	movs	r3, #2
 800473c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004740:	2300      	movs	r3, #0
 8004742:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004746:	2300      	movs	r3, #0
 8004748:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800474c:	230e      	movs	r3, #14
 800474e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004752:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8004756:	4619      	mov	r1, r3
 8004758:	480d      	ldr	r0, [pc, #52]	; (8004790 <HAL_LTDC_MspInit+0x200>)
 800475a:	f001 ff3d 	bl	80065d8 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 800475e:	2200      	movs	r2, #0
 8004760:	2105      	movs	r1, #5
 8004762:	2058      	movs	r0, #88	; 0x58
 8004764:	f001 f842 	bl	80057ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8004768:	2058      	movs	r0, #88	; 0x58
 800476a:	f001 f85b 	bl	8005824 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 800476e:	bf00      	nop
 8004770:	37b8      	adds	r7, #184	; 0xb8
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}
 8004776:	bf00      	nop
 8004778:	40016800 	.word	0x40016800
 800477c:	40023800 	.word	0x40023800
 8004780:	40021000 	.word	0x40021000
 8004784:	40022400 	.word	0x40022400
 8004788:	40022800 	.word	0x40022800
 800478c:	40021800 	.word	0x40021800
 8004790:	40022000 	.word	0x40022000

08004794 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b0a4      	sub	sp, #144	; 0x90
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800479c:	f107 030c 	add.w	r3, r7, #12
 80047a0:	2284      	movs	r2, #132	; 0x84
 80047a2:	2100      	movs	r1, #0
 80047a4:	4618      	mov	r0, r3
 80047a6:	f009 fbf1 	bl	800df8c <memset>
  if(hrtc->Instance==RTC)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a0e      	ldr	r2, [pc, #56]	; (80047e8 <HAL_RTC_MspInit+0x54>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d114      	bne.n	80047de <HAL_RTC_MspInit+0x4a>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80047b4:	2320      	movs	r3, #32
 80047b6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80047b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80047bc:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80047be:	f107 030c 	add.w	r3, r7, #12
 80047c2:	4618      	mov	r0, r3
 80047c4:	f004 f8ca 	bl	800895c <HAL_RCCEx_PeriphCLKConfig>
 80047c8:	4603      	mov	r3, r0
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d001      	beq.n	80047d2 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80047ce:	f7fe f8cf 	bl	8002970 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80047d2:	4b06      	ldr	r3, [pc, #24]	; (80047ec <HAL_RTC_MspInit+0x58>)
 80047d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047d6:	4a05      	ldr	r2, [pc, #20]	; (80047ec <HAL_RTC_MspInit+0x58>)
 80047d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80047dc:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80047de:	bf00      	nop
 80047e0:	3790      	adds	r7, #144	; 0x90
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bd80      	pop	{r7, pc}
 80047e6:	bf00      	nop
 80047e8:	40002800 	.word	0x40002800
 80047ec:	40023800 	.word	0x40023800

080047f0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b08a      	sub	sp, #40	; 0x28
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047f8:	f107 0314 	add.w	r3, r7, #20
 80047fc:	2200      	movs	r2, #0
 80047fe:	601a      	str	r2, [r3, #0]
 8004800:	605a      	str	r2, [r3, #4]
 8004802:	609a      	str	r2, [r3, #8]
 8004804:	60da      	str	r2, [r3, #12]
 8004806:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a25      	ldr	r2, [pc, #148]	; (80048a4 <HAL_SPI_MspInit+0xb4>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d144      	bne.n	800489c <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004812:	4b25      	ldr	r3, [pc, #148]	; (80048a8 <HAL_SPI_MspInit+0xb8>)
 8004814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004816:	4a24      	ldr	r2, [pc, #144]	; (80048a8 <HAL_SPI_MspInit+0xb8>)
 8004818:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800481c:	6413      	str	r3, [r2, #64]	; 0x40
 800481e:	4b22      	ldr	r3, [pc, #136]	; (80048a8 <HAL_SPI_MspInit+0xb8>)
 8004820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004822:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004826:	613b      	str	r3, [r7, #16]
 8004828:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 800482a:	4b1f      	ldr	r3, [pc, #124]	; (80048a8 <HAL_SPI_MspInit+0xb8>)
 800482c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800482e:	4a1e      	ldr	r2, [pc, #120]	; (80048a8 <HAL_SPI_MspInit+0xb8>)
 8004830:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004834:	6313      	str	r3, [r2, #48]	; 0x30
 8004836:	4b1c      	ldr	r3, [pc, #112]	; (80048a8 <HAL_SPI_MspInit+0xb8>)
 8004838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800483a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800483e:	60fb      	str	r3, [r7, #12]
 8004840:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004842:	4b19      	ldr	r3, [pc, #100]	; (80048a8 <HAL_SPI_MspInit+0xb8>)
 8004844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004846:	4a18      	ldr	r2, [pc, #96]	; (80048a8 <HAL_SPI_MspInit+0xb8>)
 8004848:	f043 0302 	orr.w	r3, r3, #2
 800484c:	6313      	str	r3, [r2, #48]	; 0x30
 800484e:	4b16      	ldr	r3, [pc, #88]	; (80048a8 <HAL_SPI_MspInit+0xb8>)
 8004850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004852:	f003 0302 	and.w	r3, r3, #2
 8004856:	60bb      	str	r3, [r7, #8]
 8004858:	68bb      	ldr	r3, [r7, #8]
    PI1     ------> SPI2_SCK
    PI0     ------> SPI2_NSS
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 800485a:	2303      	movs	r3, #3
 800485c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800485e:	2302      	movs	r3, #2
 8004860:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004862:	2300      	movs	r3, #0
 8004864:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004866:	2303      	movs	r3, #3
 8004868:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800486a:	2305      	movs	r3, #5
 800486c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800486e:	f107 0314 	add.w	r3, r7, #20
 8004872:	4619      	mov	r1, r3
 8004874:	480d      	ldr	r0, [pc, #52]	; (80048ac <HAL_SPI_MspInit+0xbc>)
 8004876:	f001 feaf 	bl	80065d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 800487a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800487e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004880:	2302      	movs	r3, #2
 8004882:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004884:	2300      	movs	r3, #0
 8004886:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004888:	2300      	movs	r3, #0
 800488a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800488c:	2305      	movs	r3, #5
 800488e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004890:	f107 0314 	add.w	r3, r7, #20
 8004894:	4619      	mov	r1, r3
 8004896:	4806      	ldr	r0, [pc, #24]	; (80048b0 <HAL_SPI_MspInit+0xc0>)
 8004898:	f001 fe9e 	bl	80065d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800489c:	bf00      	nop
 800489e:	3728      	adds	r7, #40	; 0x28
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}
 80048a4:	40003800 	.word	0x40003800
 80048a8:	40023800 	.word	0x40023800
 80048ac:	40022000 	.word	0x40022000
 80048b0:	40020400 	.word	0x40020400

080048b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b08e      	sub	sp, #56	; 0x38
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80048c0:	2200      	movs	r2, #0
 80048c2:	601a      	str	r2, [r3, #0]
 80048c4:	605a      	str	r2, [r3, #4]
 80048c6:	609a      	str	r2, [r3, #8]
 80048c8:	60da      	str	r2, [r3, #12]
 80048ca:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a3b      	ldr	r2, [pc, #236]	; (80049c0 <HAL_TIM_Base_MspInit+0x10c>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d10c      	bne.n	80048f0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80048d6:	4b3b      	ldr	r3, [pc, #236]	; (80049c4 <HAL_TIM_Base_MspInit+0x110>)
 80048d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048da:	4a3a      	ldr	r2, [pc, #232]	; (80049c4 <HAL_TIM_Base_MspInit+0x110>)
 80048dc:	f043 0301 	orr.w	r3, r3, #1
 80048e0:	6453      	str	r3, [r2, #68]	; 0x44
 80048e2:	4b38      	ldr	r3, [pc, #224]	; (80049c4 <HAL_TIM_Base_MspInit+0x110>)
 80048e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048e6:	f003 0301 	and.w	r3, r3, #1
 80048ea:	623b      	str	r3, [r7, #32]
 80048ec:	6a3b      	ldr	r3, [r7, #32]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80048ee:	e062      	b.n	80049b6 <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM2)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048f8:	d10c      	bne.n	8004914 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80048fa:	4b32      	ldr	r3, [pc, #200]	; (80049c4 <HAL_TIM_Base_MspInit+0x110>)
 80048fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048fe:	4a31      	ldr	r2, [pc, #196]	; (80049c4 <HAL_TIM_Base_MspInit+0x110>)
 8004900:	f043 0301 	orr.w	r3, r3, #1
 8004904:	6413      	str	r3, [r2, #64]	; 0x40
 8004906:	4b2f      	ldr	r3, [pc, #188]	; (80049c4 <HAL_TIM_Base_MspInit+0x110>)
 8004908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800490a:	f003 0301 	and.w	r3, r3, #1
 800490e:	61fb      	str	r3, [r7, #28]
 8004910:	69fb      	ldr	r3, [r7, #28]
}
 8004912:	e050      	b.n	80049b6 <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM3)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a2b      	ldr	r2, [pc, #172]	; (80049c8 <HAL_TIM_Base_MspInit+0x114>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d10c      	bne.n	8004938 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800491e:	4b29      	ldr	r3, [pc, #164]	; (80049c4 <HAL_TIM_Base_MspInit+0x110>)
 8004920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004922:	4a28      	ldr	r2, [pc, #160]	; (80049c4 <HAL_TIM_Base_MspInit+0x110>)
 8004924:	f043 0302 	orr.w	r3, r3, #2
 8004928:	6413      	str	r3, [r2, #64]	; 0x40
 800492a:	4b26      	ldr	r3, [pc, #152]	; (80049c4 <HAL_TIM_Base_MspInit+0x110>)
 800492c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800492e:	f003 0302 	and.w	r3, r3, #2
 8004932:	61bb      	str	r3, [r7, #24]
 8004934:	69bb      	ldr	r3, [r7, #24]
}
 8004936:	e03e      	b.n	80049b6 <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM5)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a23      	ldr	r2, [pc, #140]	; (80049cc <HAL_TIM_Base_MspInit+0x118>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d10c      	bne.n	800495c <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004942:	4b20      	ldr	r3, [pc, #128]	; (80049c4 <HAL_TIM_Base_MspInit+0x110>)
 8004944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004946:	4a1f      	ldr	r2, [pc, #124]	; (80049c4 <HAL_TIM_Base_MspInit+0x110>)
 8004948:	f043 0308 	orr.w	r3, r3, #8
 800494c:	6413      	str	r3, [r2, #64]	; 0x40
 800494e:	4b1d      	ldr	r3, [pc, #116]	; (80049c4 <HAL_TIM_Base_MspInit+0x110>)
 8004950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004952:	f003 0308 	and.w	r3, r3, #8
 8004956:	617b      	str	r3, [r7, #20]
 8004958:	697b      	ldr	r3, [r7, #20]
}
 800495a:	e02c      	b.n	80049b6 <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM8)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a1b      	ldr	r2, [pc, #108]	; (80049d0 <HAL_TIM_Base_MspInit+0x11c>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d127      	bne.n	80049b6 <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004966:	4b17      	ldr	r3, [pc, #92]	; (80049c4 <HAL_TIM_Base_MspInit+0x110>)
 8004968:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800496a:	4a16      	ldr	r2, [pc, #88]	; (80049c4 <HAL_TIM_Base_MspInit+0x110>)
 800496c:	f043 0302 	orr.w	r3, r3, #2
 8004970:	6453      	str	r3, [r2, #68]	; 0x44
 8004972:	4b14      	ldr	r3, [pc, #80]	; (80049c4 <HAL_TIM_Base_MspInit+0x110>)
 8004974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004976:	f003 0302 	and.w	r3, r3, #2
 800497a:	613b      	str	r3, [r7, #16]
 800497c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800497e:	4b11      	ldr	r3, [pc, #68]	; (80049c4 <HAL_TIM_Base_MspInit+0x110>)
 8004980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004982:	4a10      	ldr	r2, [pc, #64]	; (80049c4 <HAL_TIM_Base_MspInit+0x110>)
 8004984:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004988:	6313      	str	r3, [r2, #48]	; 0x30
 800498a:	4b0e      	ldr	r3, [pc, #56]	; (80049c4 <HAL_TIM_Base_MspInit+0x110>)
 800498c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800498e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004992:	60fb      	str	r3, [r7, #12]
 8004994:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004996:	2304      	movs	r3, #4
 8004998:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800499a:	2302      	movs	r3, #2
 800499c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800499e:	2300      	movs	r3, #0
 80049a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049a2:	2300      	movs	r3, #0
 80049a4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80049a6:	2303      	movs	r3, #3
 80049a8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80049aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80049ae:	4619      	mov	r1, r3
 80049b0:	4808      	ldr	r0, [pc, #32]	; (80049d4 <HAL_TIM_Base_MspInit+0x120>)
 80049b2:	f001 fe11 	bl	80065d8 <HAL_GPIO_Init>
}
 80049b6:	bf00      	nop
 80049b8:	3738      	adds	r7, #56	; 0x38
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}
 80049be:	bf00      	nop
 80049c0:	40010000 	.word	0x40010000
 80049c4:	40023800 	.word	0x40023800
 80049c8:	40000400 	.word	0x40000400
 80049cc:	40000c00 	.word	0x40000c00
 80049d0:	40010400 	.word	0x40010400
 80049d4:	40022000 	.word	0x40022000

080049d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b0b0      	sub	sp, #192	; 0xc0
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049e0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80049e4:	2200      	movs	r2, #0
 80049e6:	601a      	str	r2, [r3, #0]
 80049e8:	605a      	str	r2, [r3, #4]
 80049ea:	609a      	str	r2, [r3, #8]
 80049ec:	60da      	str	r2, [r3, #12]
 80049ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80049f0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80049f4:	2284      	movs	r2, #132	; 0x84
 80049f6:	2100      	movs	r1, #0
 80049f8:	4618      	mov	r0, r3
 80049fa:	f009 fac7 	bl	800df8c <memset>
  if(huart->Instance==UART7)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a79      	ldr	r2, [pc, #484]	; (8004be8 <HAL_UART_MspInit+0x210>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d13d      	bne.n	8004a84 <HAL_UART_MspInit+0xac>
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8004a08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004a0c:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004a14:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004a18:	4618      	mov	r0, r3
 8004a1a:	f003 ff9f 	bl	800895c <HAL_RCCEx_PeriphCLKConfig>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d001      	beq.n	8004a28 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8004a24:	f7fd ffa4 	bl	8002970 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8004a28:	4b70      	ldr	r3, [pc, #448]	; (8004bec <HAL_UART_MspInit+0x214>)
 8004a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a2c:	4a6f      	ldr	r2, [pc, #444]	; (8004bec <HAL_UART_MspInit+0x214>)
 8004a2e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004a32:	6413      	str	r3, [r2, #64]	; 0x40
 8004a34:	4b6d      	ldr	r3, [pc, #436]	; (8004bec <HAL_UART_MspInit+0x214>)
 8004a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a38:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004a3c:	627b      	str	r3, [r7, #36]	; 0x24
 8004a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004a40:	4b6a      	ldr	r3, [pc, #424]	; (8004bec <HAL_UART_MspInit+0x214>)
 8004a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a44:	4a69      	ldr	r2, [pc, #420]	; (8004bec <HAL_UART_MspInit+0x214>)
 8004a46:	f043 0320 	orr.w	r3, r3, #32
 8004a4a:	6313      	str	r3, [r2, #48]	; 0x30
 8004a4c:	4b67      	ldr	r3, [pc, #412]	; (8004bec <HAL_UART_MspInit+0x214>)
 8004a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a50:	f003 0320 	and.w	r3, r3, #32
 8004a54:	623b      	str	r3, [r7, #32]
 8004a56:	6a3b      	ldr	r3, [r7, #32]
    /**UART7 GPIO Configuration
    PF7     ------> UART7_TX
    PF6     ------> UART7_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8004a58:	23c0      	movs	r3, #192	; 0xc0
 8004a5a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a5e:	2302      	movs	r3, #2
 8004a60:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a64:	2300      	movs	r3, #0
 8004a66:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a6a:	2303      	movs	r3, #3
 8004a6c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8004a70:	2308      	movs	r3, #8
 8004a72:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004a76:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004a7a:	4619      	mov	r1, r3
 8004a7c:	485c      	ldr	r0, [pc, #368]	; (8004bf0 <HAL_UART_MspInit+0x218>)
 8004a7e:	f001 fdab 	bl	80065d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8004a82:	e0ac      	b.n	8004bde <HAL_UART_MspInit+0x206>
  else if(huart->Instance==USART1)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a5a      	ldr	r2, [pc, #360]	; (8004bf4 <HAL_UART_MspInit+0x21c>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d165      	bne.n	8004b5a <HAL_UART_MspInit+0x182>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004a8e:	2340      	movs	r3, #64	; 0x40
 8004a90:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004a92:	2300      	movs	r3, #0
 8004a94:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004a96:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f003 ff5e 	bl	800895c <HAL_RCCEx_PeriphCLKConfig>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d001      	beq.n	8004aaa <HAL_UART_MspInit+0xd2>
      Error_Handler();
 8004aa6:	f7fd ff63 	bl	8002970 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8004aaa:	4b50      	ldr	r3, [pc, #320]	; (8004bec <HAL_UART_MspInit+0x214>)
 8004aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aae:	4a4f      	ldr	r2, [pc, #316]	; (8004bec <HAL_UART_MspInit+0x214>)
 8004ab0:	f043 0310 	orr.w	r3, r3, #16
 8004ab4:	6453      	str	r3, [r2, #68]	; 0x44
 8004ab6:	4b4d      	ldr	r3, [pc, #308]	; (8004bec <HAL_UART_MspInit+0x214>)
 8004ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aba:	f003 0310 	and.w	r3, r3, #16
 8004abe:	61fb      	str	r3, [r7, #28]
 8004ac0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ac2:	4b4a      	ldr	r3, [pc, #296]	; (8004bec <HAL_UART_MspInit+0x214>)
 8004ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ac6:	4a49      	ldr	r2, [pc, #292]	; (8004bec <HAL_UART_MspInit+0x214>)
 8004ac8:	f043 0302 	orr.w	r3, r3, #2
 8004acc:	6313      	str	r3, [r2, #48]	; 0x30
 8004ace:	4b47      	ldr	r3, [pc, #284]	; (8004bec <HAL_UART_MspInit+0x214>)
 8004ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ad2:	f003 0302 	and.w	r3, r3, #2
 8004ad6:	61bb      	str	r3, [r7, #24]
 8004ad8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ada:	4b44      	ldr	r3, [pc, #272]	; (8004bec <HAL_UART_MspInit+0x214>)
 8004adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ade:	4a43      	ldr	r2, [pc, #268]	; (8004bec <HAL_UART_MspInit+0x214>)
 8004ae0:	f043 0301 	orr.w	r3, r3, #1
 8004ae4:	6313      	str	r3, [r2, #48]	; 0x30
 8004ae6:	4b41      	ldr	r3, [pc, #260]	; (8004bec <HAL_UART_MspInit+0x214>)
 8004ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aea:	f003 0301 	and.w	r3, r3, #1
 8004aee:	617b      	str	r3, [r7, #20]
 8004af0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8004af2:	2380      	movs	r3, #128	; 0x80
 8004af4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004af8:	2302      	movs	r3, #2
 8004afa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004afe:	2300      	movs	r3, #0
 8004b00:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b04:	2300      	movs	r3, #0
 8004b06:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004b0a:	2307      	movs	r3, #7
 8004b0c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8004b10:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004b14:	4619      	mov	r1, r3
 8004b16:	4838      	ldr	r0, [pc, #224]	; (8004bf8 <HAL_UART_MspInit+0x220>)
 8004b18:	f001 fd5e 	bl	80065d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8004b1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004b20:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b24:	2302      	movs	r3, #2
 8004b26:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b30:	2300      	movs	r3, #0
 8004b32:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004b36:	2307      	movs	r3, #7
 8004b38:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8004b3c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004b40:	4619      	mov	r1, r3
 8004b42:	482e      	ldr	r0, [pc, #184]	; (8004bfc <HAL_UART_MspInit+0x224>)
 8004b44:	f001 fd48 	bl	80065d8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8004b48:	2200      	movs	r2, #0
 8004b4a:	2105      	movs	r1, #5
 8004b4c:	2025      	movs	r0, #37	; 0x25
 8004b4e:	f000 fe4d 	bl	80057ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004b52:	2025      	movs	r0, #37	; 0x25
 8004b54:	f000 fe66 	bl	8005824 <HAL_NVIC_EnableIRQ>
}
 8004b58:	e041      	b.n	8004bde <HAL_UART_MspInit+0x206>
  else if(huart->Instance==USART6)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a28      	ldr	r2, [pc, #160]	; (8004c00 <HAL_UART_MspInit+0x228>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d13c      	bne.n	8004bde <HAL_UART_MspInit+0x206>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8004b64:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004b68:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004b70:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004b74:	4618      	mov	r0, r3
 8004b76:	f003 fef1 	bl	800895c <HAL_RCCEx_PeriphCLKConfig>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d001      	beq.n	8004b84 <HAL_UART_MspInit+0x1ac>
      Error_Handler();
 8004b80:	f7fd fef6 	bl	8002970 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004b84:	4b19      	ldr	r3, [pc, #100]	; (8004bec <HAL_UART_MspInit+0x214>)
 8004b86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b88:	4a18      	ldr	r2, [pc, #96]	; (8004bec <HAL_UART_MspInit+0x214>)
 8004b8a:	f043 0320 	orr.w	r3, r3, #32
 8004b8e:	6453      	str	r3, [r2, #68]	; 0x44
 8004b90:	4b16      	ldr	r3, [pc, #88]	; (8004bec <HAL_UART_MspInit+0x214>)
 8004b92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b94:	f003 0320 	and.w	r3, r3, #32
 8004b98:	613b      	str	r3, [r7, #16]
 8004b9a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b9c:	4b13      	ldr	r3, [pc, #76]	; (8004bec <HAL_UART_MspInit+0x214>)
 8004b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ba0:	4a12      	ldr	r2, [pc, #72]	; (8004bec <HAL_UART_MspInit+0x214>)
 8004ba2:	f043 0304 	orr.w	r3, r3, #4
 8004ba6:	6313      	str	r3, [r2, #48]	; 0x30
 8004ba8:	4b10      	ldr	r3, [pc, #64]	; (8004bec <HAL_UART_MspInit+0x214>)
 8004baa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bac:	f003 0304 	and.w	r3, r3, #4
 8004bb0:	60fb      	str	r3, [r7, #12]
 8004bb2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8004bb4:	23c0      	movs	r3, #192	; 0xc0
 8004bb6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bba:	2302      	movs	r3, #2
 8004bbc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bc6:	2303      	movs	r3, #3
 8004bc8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004bcc:	2308      	movs	r3, #8
 8004bce:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004bd2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004bd6:	4619      	mov	r1, r3
 8004bd8:	480a      	ldr	r0, [pc, #40]	; (8004c04 <HAL_UART_MspInit+0x22c>)
 8004bda:	f001 fcfd 	bl	80065d8 <HAL_GPIO_Init>
}
 8004bde:	bf00      	nop
 8004be0:	37c0      	adds	r7, #192	; 0xc0
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}
 8004be6:	bf00      	nop
 8004be8:	40007800 	.word	0x40007800
 8004bec:	40023800 	.word	0x40023800
 8004bf0:	40021400 	.word	0x40021400
 8004bf4:	40011000 	.word	0x40011000
 8004bf8:	40020400 	.word	0x40020400
 8004bfc:	40020000 	.word	0x40020000
 8004c00:	40011400 	.word	0x40011400
 8004c04:	40020800 	.word	0x40020800

08004c08 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b086      	sub	sp, #24
 8004c0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8004c0e:	1d3b      	adds	r3, r7, #4
 8004c10:	2200      	movs	r2, #0
 8004c12:	601a      	str	r2, [r3, #0]
 8004c14:	605a      	str	r2, [r3, #4]
 8004c16:	609a      	str	r2, [r3, #8]
 8004c18:	60da      	str	r2, [r3, #12]
 8004c1a:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8004c1c:	4b3a      	ldr	r3, [pc, #232]	; (8004d08 <HAL_FMC_MspInit+0x100>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d16d      	bne.n	8004d00 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8004c24:	4b38      	ldr	r3, [pc, #224]	; (8004d08 <HAL_FMC_MspInit+0x100>)
 8004c26:	2201      	movs	r2, #1
 8004c28:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8004c2a:	4b38      	ldr	r3, [pc, #224]	; (8004d0c <HAL_FMC_MspInit+0x104>)
 8004c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c2e:	4a37      	ldr	r2, [pc, #220]	; (8004d0c <HAL_FMC_MspInit+0x104>)
 8004c30:	f043 0301 	orr.w	r3, r3, #1
 8004c34:	6393      	str	r3, [r2, #56]	; 0x38
 8004c36:	4b35      	ldr	r3, [pc, #212]	; (8004d0c <HAL_FMC_MspInit+0x104>)
 8004c38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c3a:	f003 0301 	and.w	r3, r3, #1
 8004c3e:	603b      	str	r3, [r7, #0]
 8004c40:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8004c42:	f64f 7383 	movw	r3, #65411	; 0xff83
 8004c46:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c48:	2302      	movs	r3, #2
 8004c4a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c50:	2303      	movs	r3, #3
 8004c52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004c54:	230c      	movs	r3, #12
 8004c56:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004c58:	1d3b      	adds	r3, r7, #4
 8004c5a:	4619      	mov	r1, r3
 8004c5c:	482c      	ldr	r0, [pc, #176]	; (8004d10 <HAL_FMC_MspInit+0x108>)
 8004c5e:	f001 fcbb 	bl	80065d8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8004c62:	f248 1333 	movw	r3, #33075	; 0x8133
 8004c66:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c68:	2302      	movs	r3, #2
 8004c6a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c70:	2303      	movs	r3, #3
 8004c72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004c74:	230c      	movs	r3, #12
 8004c76:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004c78:	1d3b      	adds	r3, r7, #4
 8004c7a:	4619      	mov	r1, r3
 8004c7c:	4825      	ldr	r0, [pc, #148]	; (8004d14 <HAL_FMC_MspInit+0x10c>)
 8004c7e:	f001 fcab 	bl	80065d8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8004c82:	f24c 7303 	movw	r3, #50947	; 0xc703
 8004c86:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c88:	2302      	movs	r3, #2
 8004c8a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c90:	2303      	movs	r3, #3
 8004c92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004c94:	230c      	movs	r3, #12
 8004c96:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004c98:	1d3b      	adds	r3, r7, #4
 8004c9a:	4619      	mov	r1, r3
 8004c9c:	481e      	ldr	r0, [pc, #120]	; (8004d18 <HAL_FMC_MspInit+0x110>)
 8004c9e:	f001 fc9b 	bl	80065d8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8004ca2:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8004ca6:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ca8:	2302      	movs	r3, #2
 8004caa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cac:	2300      	movs	r3, #0
 8004cae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cb0:	2303      	movs	r3, #3
 8004cb2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004cb4:	230c      	movs	r3, #12
 8004cb6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004cb8:	1d3b      	adds	r3, r7, #4
 8004cba:	4619      	mov	r1, r3
 8004cbc:	4817      	ldr	r0, [pc, #92]	; (8004d1c <HAL_FMC_MspInit+0x114>)
 8004cbe:	f001 fc8b 	bl	80065d8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8004cc2:	2328      	movs	r3, #40	; 0x28
 8004cc4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cc6:	2302      	movs	r3, #2
 8004cc8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cce:	2303      	movs	r3, #3
 8004cd0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004cd2:	230c      	movs	r3, #12
 8004cd4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004cd6:	1d3b      	adds	r3, r7, #4
 8004cd8:	4619      	mov	r1, r3
 8004cda:	4811      	ldr	r0, [pc, #68]	; (8004d20 <HAL_FMC_MspInit+0x118>)
 8004cdc:	f001 fc7c 	bl	80065d8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8004ce0:	2308      	movs	r3, #8
 8004ce2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ce4:	2302      	movs	r3, #2
 8004ce6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cec:	2303      	movs	r3, #3
 8004cee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004cf0:	230c      	movs	r3, #12
 8004cf2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8004cf4:	1d3b      	adds	r3, r7, #4
 8004cf6:	4619      	mov	r1, r3
 8004cf8:	480a      	ldr	r0, [pc, #40]	; (8004d24 <HAL_FMC_MspInit+0x11c>)
 8004cfa:	f001 fc6d 	bl	80065d8 <HAL_GPIO_Init>
 8004cfe:	e000      	b.n	8004d02 <HAL_FMC_MspInit+0xfa>
    return;
 8004d00:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8004d02:	3718      	adds	r7, #24
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}
 8004d08:	200005a4 	.word	0x200005a4
 8004d0c:	40023800 	.word	0x40023800
 8004d10:	40021000 	.word	0x40021000
 8004d14:	40021800 	.word	0x40021800
 8004d18:	40020c00 	.word	0x40020c00
 8004d1c:	40021400 	.word	0x40021400
 8004d20:	40021c00 	.word	0x40021c00
 8004d24:	40020800 	.word	0x40020800

08004d28 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b082      	sub	sp, #8
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8004d30:	f7ff ff6a 	bl	8004c08 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8004d34:	bf00      	nop
 8004d36:	3708      	adds	r7, #8
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}

08004d3c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b08c      	sub	sp, #48	; 0x30
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004d44:	2300      	movs	r3, #0
 8004d46:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	6879      	ldr	r1, [r7, #4]
 8004d50:	2036      	movs	r0, #54	; 0x36
 8004d52:	f000 fd4b 	bl	80057ec <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004d56:	2036      	movs	r0, #54	; 0x36
 8004d58:	f000 fd64 	bl	8005824 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004d5c:	4b1f      	ldr	r3, [pc, #124]	; (8004ddc <HAL_InitTick+0xa0>)
 8004d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d60:	4a1e      	ldr	r2, [pc, #120]	; (8004ddc <HAL_InitTick+0xa0>)
 8004d62:	f043 0310 	orr.w	r3, r3, #16
 8004d66:	6413      	str	r3, [r2, #64]	; 0x40
 8004d68:	4b1c      	ldr	r3, [pc, #112]	; (8004ddc <HAL_InitTick+0xa0>)
 8004d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d6c:	f003 0310 	and.w	r3, r3, #16
 8004d70:	60fb      	str	r3, [r7, #12]
 8004d72:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004d74:	f107 0210 	add.w	r2, r7, #16
 8004d78:	f107 0314 	add.w	r3, r7, #20
 8004d7c:	4611      	mov	r1, r2
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f003 fdba 	bl	80088f8 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8004d84:	f003 fd90 	bl	80088a8 <HAL_RCC_GetPCLK1Freq>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	005b      	lsls	r3, r3, #1
 8004d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d90:	4a13      	ldr	r2, [pc, #76]	; (8004de0 <HAL_InitTick+0xa4>)
 8004d92:	fba2 2303 	umull	r2, r3, r2, r3
 8004d96:	0c9b      	lsrs	r3, r3, #18
 8004d98:	3b01      	subs	r3, #1
 8004d9a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004d9c:	4b11      	ldr	r3, [pc, #68]	; (8004de4 <HAL_InitTick+0xa8>)
 8004d9e:	4a12      	ldr	r2, [pc, #72]	; (8004de8 <HAL_InitTick+0xac>)
 8004da0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8004da2:	4b10      	ldr	r3, [pc, #64]	; (8004de4 <HAL_InitTick+0xa8>)
 8004da4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004da8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8004daa:	4a0e      	ldr	r2, [pc, #56]	; (8004de4 <HAL_InitTick+0xa8>)
 8004dac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dae:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8004db0:	4b0c      	ldr	r3, [pc, #48]	; (8004de4 <HAL_InitTick+0xa8>)
 8004db2:	2200      	movs	r2, #0
 8004db4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004db6:	4b0b      	ldr	r3, [pc, #44]	; (8004de4 <HAL_InitTick+0xa8>)
 8004db8:	2200      	movs	r2, #0
 8004dba:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8004dbc:	4809      	ldr	r0, [pc, #36]	; (8004de4 <HAL_InitTick+0xa8>)
 8004dbe:	f004 fed1 	bl	8009b64 <HAL_TIM_Base_Init>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d104      	bne.n	8004dd2 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8004dc8:	4806      	ldr	r0, [pc, #24]	; (8004de4 <HAL_InitTick+0xa8>)
 8004dca:	f004 ff23 	bl	8009c14 <HAL_TIM_Base_Start_IT>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	e000      	b.n	8004dd4 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	3730      	adds	r7, #48	; 0x30
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}
 8004ddc:	40023800 	.word	0x40023800
 8004de0:	431bde83 	.word	0x431bde83
 8004de4:	200087d0 	.word	0x200087d0
 8004de8:	40001000 	.word	0x40001000

08004dec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004dec:	b480      	push	{r7}
 8004dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004df0:	e7fe      	b.n	8004df0 <NMI_Handler+0x4>

08004df2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004df2:	b480      	push	{r7}
 8004df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004df6:	e7fe      	b.n	8004df6 <HardFault_Handler+0x4>

08004df8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004dfc:	e7fe      	b.n	8004dfc <MemManage_Handler+0x4>

08004dfe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004dfe:	b480      	push	{r7}
 8004e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004e02:	e7fe      	b.n	8004e02 <BusFault_Handler+0x4>

08004e04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004e04:	b480      	push	{r7}
 8004e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004e08:	e7fe      	b.n	8004e08 <UsageFault_Handler+0x4>

08004e0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004e0a:	b480      	push	{r7}
 8004e0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004e0e:	bf00      	nop
 8004e10:	46bd      	mov	sp, r7
 8004e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e16:	4770      	bx	lr

08004e18 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004e1c:	4802      	ldr	r0, [pc, #8]	; (8004e28 <USART1_IRQHandler+0x10>)
 8004e1e:	f005 fbb7 	bl	800a590 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004e22:	bf00      	nop
 8004e24:	bd80      	pop	{r7, pc}
 8004e26:	bf00      	nop
 8004e28:	200084a8 	.word	0x200084a8

08004e2c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SWDIO_Pin);
 8004e30:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004e34:	f001 febc 	bl	8006bb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004e38:	bf00      	nop
 8004e3a:	bd80      	pop	{r7, pc}

08004e3c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac.State != HAL_DAC_STATE_RESET) {
 8004e40:	4b06      	ldr	r3, [pc, #24]	; (8004e5c <TIM6_DAC_IRQHandler+0x20>)
 8004e42:	791b      	ldrb	r3, [r3, #4]
 8004e44:	b2db      	uxtb	r3, r3
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d002      	beq.n	8004e50 <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac);
 8004e4a:	4804      	ldr	r0, [pc, #16]	; (8004e5c <TIM6_DAC_IRQHandler+0x20>)
 8004e4c:	f000 fd1a 	bl	8005884 <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 8004e50:	4803      	ldr	r0, [pc, #12]	; (8004e60 <TIM6_DAC_IRQHandler+0x24>)
 8004e52:	f004 ff57 	bl	8009d04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004e56:	bf00      	nop
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	20008530 	.word	0x20008530
 8004e60:	200087d0 	.word	0x200087d0

08004e64 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8004e68:	4802      	ldr	r0, [pc, #8]	; (8004e74 <LTDC_IRQHandler+0x10>)
 8004e6a:	f002 fdc3 	bl	80079f4 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8004e6e:	bf00      	nop
 8004e70:	bd80      	pop	{r7, pc}
 8004e72:	bf00      	nop
 8004e74:	20008368 	.word	0x20008368

08004e78 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8004e7c:	4802      	ldr	r0, [pc, #8]	; (8004e88 <DMA2D_IRQHandler+0x10>)
 8004e7e:	f001 f96d 	bl	800615c <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8004e82:	bf00      	nop
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	bf00      	nop
 8004e88:	20008634 	.word	0x20008634

08004e8c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004e90:	4b06      	ldr	r3, [pc, #24]	; (8004eac <SystemInit+0x20>)
 8004e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e96:	4a05      	ldr	r2, [pc, #20]	; (8004eac <SystemInit+0x20>)
 8004e98:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004e9c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004ea0:	bf00      	nop
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea8:	4770      	bx	lr
 8004eaa:	bf00      	nop
 8004eac:	e000ed00 	.word	0xe000ed00

08004eb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004eb0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004ee8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004eb4:	480d      	ldr	r0, [pc, #52]	; (8004eec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004eb6:	490e      	ldr	r1, [pc, #56]	; (8004ef0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004eb8:	4a0e      	ldr	r2, [pc, #56]	; (8004ef4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004eba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004ebc:	e002      	b.n	8004ec4 <LoopCopyDataInit>

08004ebe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004ebe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004ec0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004ec2:	3304      	adds	r3, #4

08004ec4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004ec4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004ec6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004ec8:	d3f9      	bcc.n	8004ebe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004eca:	4a0b      	ldr	r2, [pc, #44]	; (8004ef8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004ecc:	4c0b      	ldr	r4, [pc, #44]	; (8004efc <LoopFillZerobss+0x26>)
  movs r3, #0
 8004ece:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004ed0:	e001      	b.n	8004ed6 <LoopFillZerobss>

08004ed2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004ed2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004ed4:	3204      	adds	r2, #4

08004ed6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004ed6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004ed8:	d3fb      	bcc.n	8004ed2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004eda:	f7ff ffd7 	bl	8004e8c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004ede:	f009 f821 	bl	800df24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004ee2:	f7fc f86f 	bl	8000fc4 <main>
  bx  lr    
 8004ee6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004ee8:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8004eec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004ef0:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 8004ef4:	08034400 	.word	0x08034400
  ldr r2, =_sbss
 8004ef8:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 8004efc:	2000882c 	.word	0x2000882c

08004f00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004f00:	e7fe      	b.n	8004f00 <ADC_IRQHandler>
	...

08004f04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	af00      	add	r7, sp, #0
  __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCLERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004f08:	4b08      	ldr	r3, [pc, #32]	; (8004f2c <HAL_Init+0x28>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a07      	ldr	r2, [pc, #28]	; (8004f2c <HAL_Init+0x28>)
 8004f0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004f14:	2003      	movs	r0, #3
 8004f16:	f000 fc5e 	bl	80057d6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004f1a:	200f      	movs	r0, #15
 8004f1c:	f7ff ff0e 	bl	8004d3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004f20:	f7ff f94e 	bl	80041c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	bd80      	pop	{r7, pc}
 8004f2a:	bf00      	nop
 8004f2c:	40023c00 	.word	0x40023c00

08004f30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f30:	b480      	push	{r7}
 8004f32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004f34:	4b06      	ldr	r3, [pc, #24]	; (8004f50 <HAL_IncTick+0x20>)
 8004f36:	781b      	ldrb	r3, [r3, #0]
 8004f38:	461a      	mov	r2, r3
 8004f3a:	4b06      	ldr	r3, [pc, #24]	; (8004f54 <HAL_IncTick+0x24>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4413      	add	r3, r2
 8004f40:	4a04      	ldr	r2, [pc, #16]	; (8004f54 <HAL_IncTick+0x24>)
 8004f42:	6013      	str	r3, [r2, #0]
}
 8004f44:	bf00      	nop
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr
 8004f4e:	bf00      	nop
 8004f50:	20000048 	.word	0x20000048
 8004f54:	2000881c 	.word	0x2000881c

08004f58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	af00      	add	r7, sp, #0
  return uwTick;
 8004f5c:	4b03      	ldr	r3, [pc, #12]	; (8004f6c <HAL_GetTick+0x14>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	46bd      	mov	sp, r7
 8004f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f68:	4770      	bx	lr
 8004f6a:	bf00      	nop
 8004f6c:	2000881c 	.word	0x2000881c

08004f70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b084      	sub	sp, #16
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004f78:	f7ff ffee 	bl	8004f58 <HAL_GetTick>
 8004f7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f88:	d005      	beq.n	8004f96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004f8a:	4b0a      	ldr	r3, [pc, #40]	; (8004fb4 <HAL_Delay+0x44>)
 8004f8c:	781b      	ldrb	r3, [r3, #0]
 8004f8e:	461a      	mov	r2, r3
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	4413      	add	r3, r2
 8004f94:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004f96:	bf00      	nop
 8004f98:	f7ff ffde 	bl	8004f58 <HAL_GetTick>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	1ad3      	subs	r3, r2, r3
 8004fa2:	68fa      	ldr	r2, [r7, #12]
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	d8f7      	bhi.n	8004f98 <HAL_Delay+0x28>
  {
  }
}
 8004fa8:	bf00      	nop
 8004faa:	bf00      	nop
 8004fac:	3710      	adds	r7, #16
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bd80      	pop	{r7, pc}
 8004fb2:	bf00      	nop
 8004fb4:	20000048 	.word	0x20000048

08004fb8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b084      	sub	sp, #16
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d101      	bne.n	8004fce <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e031      	b.n	8005032 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d109      	bne.n	8004fea <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f7ff f91a 	bl	8004210 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fee:	f003 0310 	and.w	r3, r3, #16
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d116      	bne.n	8005024 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ffa:	4b10      	ldr	r3, [pc, #64]	; (800503c <HAL_ADC_Init+0x84>)
 8004ffc:	4013      	ands	r3, r2
 8004ffe:	f043 0202 	orr.w	r2, r3, #2
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005006:	6878      	ldr	r0, [r7, #4]
 8005008:	f000 fa3e 	bl	8005488 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2200      	movs	r2, #0
 8005010:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005016:	f023 0303 	bic.w	r3, r3, #3
 800501a:	f043 0201 	orr.w	r2, r3, #1
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	641a      	str	r2, [r3, #64]	; 0x40
 8005022:	e001      	b.n	8005028 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005024:	2301      	movs	r3, #1
 8005026:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2200      	movs	r2, #0
 800502c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005030:	7bfb      	ldrb	r3, [r7, #15]
}
 8005032:	4618      	mov	r0, r3
 8005034:	3710      	adds	r7, #16
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}
 800503a:	bf00      	nop
 800503c:	ffffeefd 	.word	0xffffeefd

08005040 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8005040:	b480      	push	{r7}
 8005042:	b085      	sub	sp, #20
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8005048:	2300      	movs	r3, #0
 800504a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005052:	2b01      	cmp	r3, #1
 8005054:	d101      	bne.n	800505a <HAL_ADC_Start+0x1a>
 8005056:	2302      	movs	r3, #2
 8005058:	e0ad      	b.n	80051b6 <HAL_ADC_Start+0x176>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2201      	movs	r2, #1
 800505e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	f003 0301 	and.w	r3, r3, #1
 800506c:	2b01      	cmp	r3, #1
 800506e:	d018      	beq.n	80050a2 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	689a      	ldr	r2, [r3, #8]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f042 0201 	orr.w	r2, r2, #1
 800507e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8005080:	4b50      	ldr	r3, [pc, #320]	; (80051c4 <HAL_ADC_Start+0x184>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4a50      	ldr	r2, [pc, #320]	; (80051c8 <HAL_ADC_Start+0x188>)
 8005086:	fba2 2303 	umull	r2, r3, r2, r3
 800508a:	0c9a      	lsrs	r2, r3, #18
 800508c:	4613      	mov	r3, r2
 800508e:	005b      	lsls	r3, r3, #1
 8005090:	4413      	add	r3, r2
 8005092:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8005094:	e002      	b.n	800509c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	3b01      	subs	r3, #1
 800509a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d1f9      	bne.n	8005096 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	f003 0301 	and.w	r3, r3, #1
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d175      	bne.n	800519c <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80050b4:	4b45      	ldr	r3, [pc, #276]	; (80051cc <HAL_ADC_Start+0x18c>)
 80050b6:	4013      	ands	r3, r2
 80050b8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d007      	beq.n	80050de <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050d2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80050d6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80050e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050ea:	d106      	bne.n	80050fa <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050f0:	f023 0206 	bic.w	r2, r3, #6
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	645a      	str	r2, [r3, #68]	; 0x44
 80050f8:	e002      	b.n	8005100 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2200      	movs	r2, #0
 80050fe:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2200      	movs	r2, #0
 8005104:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8005110:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8005112:	4b2f      	ldr	r3, [pc, #188]	; (80051d0 <HAL_ADC_Start+0x190>)
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	f003 031f 	and.w	r3, r3, #31
 800511a:	2b00      	cmp	r3, #0
 800511c:	d10f      	bne.n	800513e <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005128:	2b00      	cmp	r3, #0
 800512a:	d143      	bne.n	80051b4 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	689a      	ldr	r2, [r3, #8]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800513a:	609a      	str	r2, [r3, #8]
 800513c:	e03a      	b.n	80051b4 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a24      	ldr	r2, [pc, #144]	; (80051d4 <HAL_ADC_Start+0x194>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d10e      	bne.n	8005166 <HAL_ADC_Start+0x126>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005152:	2b00      	cmp	r3, #0
 8005154:	d107      	bne.n	8005166 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	689a      	ldr	r2, [r3, #8]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005164:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8005166:	4b1a      	ldr	r3, [pc, #104]	; (80051d0 <HAL_ADC_Start+0x190>)
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	f003 0310 	and.w	r3, r3, #16
 800516e:	2b00      	cmp	r3, #0
 8005170:	d120      	bne.n	80051b4 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a18      	ldr	r2, [pc, #96]	; (80051d8 <HAL_ADC_Start+0x198>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d11b      	bne.n	80051b4 <HAL_ADC_Start+0x174>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005186:	2b00      	cmp	r3, #0
 8005188:	d114      	bne.n	80051b4 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	689a      	ldr	r2, [r3, #8]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005198:	609a      	str	r2, [r3, #8]
 800519a:	e00b      	b.n	80051b4 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a0:	f043 0210 	orr.w	r2, r3, #16
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051ac:	f043 0201 	orr.w	r2, r3, #1
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80051b4:	2300      	movs	r3, #0
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3714      	adds	r7, #20
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr
 80051c2:	bf00      	nop
 80051c4:	20000040 	.word	0x20000040
 80051c8:	431bde83 	.word	0x431bde83
 80051cc:	fffff8fe 	.word	0xfffff8fe
 80051d0:	40012300 	.word	0x40012300
 80051d4:	40012000 	.word	0x40012000
 80051d8:	40012200 	.word	0x40012200

080051dc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80051dc:	b480      	push	{r7}
 80051de:	b085      	sub	sp, #20
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
 80051e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80051e6:	2300      	movs	r3, #0
 80051e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051f0:	2b01      	cmp	r3, #1
 80051f2:	d101      	bne.n	80051f8 <HAL_ADC_ConfigChannel+0x1c>
 80051f4:	2302      	movs	r3, #2
 80051f6:	e136      	b.n	8005466 <HAL_ADC_ConfigChannel+0x28a>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	2b09      	cmp	r3, #9
 8005206:	d93a      	bls.n	800527e <HAL_ADC_ConfigChannel+0xa2>
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005210:	d035      	beq.n	800527e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	68d9      	ldr	r1, [r3, #12]
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	b29b      	uxth	r3, r3
 800521e:	461a      	mov	r2, r3
 8005220:	4613      	mov	r3, r2
 8005222:	005b      	lsls	r3, r3, #1
 8005224:	4413      	add	r3, r2
 8005226:	3b1e      	subs	r3, #30
 8005228:	2207      	movs	r2, #7
 800522a:	fa02 f303 	lsl.w	r3, r2, r3
 800522e:	43da      	mvns	r2, r3
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	400a      	ands	r2, r1
 8005236:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a8d      	ldr	r2, [pc, #564]	; (8005474 <HAL_ADC_ConfigChannel+0x298>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d10a      	bne.n	8005258 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	68d9      	ldr	r1, [r3, #12]
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	061a      	lsls	r2, r3, #24
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	430a      	orrs	r2, r1
 8005254:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005256:	e035      	b.n	80052c4 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68d9      	ldr	r1, [r3, #12]
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	689a      	ldr	r2, [r3, #8]
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	b29b      	uxth	r3, r3
 8005268:	4618      	mov	r0, r3
 800526a:	4603      	mov	r3, r0
 800526c:	005b      	lsls	r3, r3, #1
 800526e:	4403      	add	r3, r0
 8005270:	3b1e      	subs	r3, #30
 8005272:	409a      	lsls	r2, r3
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	430a      	orrs	r2, r1
 800527a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800527c:	e022      	b.n	80052c4 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	6919      	ldr	r1, [r3, #16]
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	b29b      	uxth	r3, r3
 800528a:	461a      	mov	r2, r3
 800528c:	4613      	mov	r3, r2
 800528e:	005b      	lsls	r3, r3, #1
 8005290:	4413      	add	r3, r2
 8005292:	2207      	movs	r2, #7
 8005294:	fa02 f303 	lsl.w	r3, r2, r3
 8005298:	43da      	mvns	r2, r3
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	400a      	ands	r2, r1
 80052a0:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	6919      	ldr	r1, [r3, #16]
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	689a      	ldr	r2, [r3, #8]
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	4618      	mov	r0, r3
 80052b4:	4603      	mov	r3, r0
 80052b6:	005b      	lsls	r3, r3, #1
 80052b8:	4403      	add	r3, r0
 80052ba:	409a      	lsls	r2, r3
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	430a      	orrs	r2, r1
 80052c2:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	2b06      	cmp	r3, #6
 80052ca:	d824      	bhi.n	8005316 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	685a      	ldr	r2, [r3, #4]
 80052d6:	4613      	mov	r3, r2
 80052d8:	009b      	lsls	r3, r3, #2
 80052da:	4413      	add	r3, r2
 80052dc:	3b05      	subs	r3, #5
 80052de:	221f      	movs	r2, #31
 80052e0:	fa02 f303 	lsl.w	r3, r2, r3
 80052e4:	43da      	mvns	r2, r3
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	400a      	ands	r2, r1
 80052ec:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	b29b      	uxth	r3, r3
 80052fa:	4618      	mov	r0, r3
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	685a      	ldr	r2, [r3, #4]
 8005300:	4613      	mov	r3, r2
 8005302:	009b      	lsls	r3, r3, #2
 8005304:	4413      	add	r3, r2
 8005306:	3b05      	subs	r3, #5
 8005308:	fa00 f203 	lsl.w	r2, r0, r3
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	430a      	orrs	r2, r1
 8005312:	635a      	str	r2, [r3, #52]	; 0x34
 8005314:	e04c      	b.n	80053b0 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	2b0c      	cmp	r3, #12
 800531c:	d824      	bhi.n	8005368 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	685a      	ldr	r2, [r3, #4]
 8005328:	4613      	mov	r3, r2
 800532a:	009b      	lsls	r3, r3, #2
 800532c:	4413      	add	r3, r2
 800532e:	3b23      	subs	r3, #35	; 0x23
 8005330:	221f      	movs	r2, #31
 8005332:	fa02 f303 	lsl.w	r3, r2, r3
 8005336:	43da      	mvns	r2, r3
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	400a      	ands	r2, r1
 800533e:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	b29b      	uxth	r3, r3
 800534c:	4618      	mov	r0, r3
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	685a      	ldr	r2, [r3, #4]
 8005352:	4613      	mov	r3, r2
 8005354:	009b      	lsls	r3, r3, #2
 8005356:	4413      	add	r3, r2
 8005358:	3b23      	subs	r3, #35	; 0x23
 800535a:	fa00 f203 	lsl.w	r2, r0, r3
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	430a      	orrs	r2, r1
 8005364:	631a      	str	r2, [r3, #48]	; 0x30
 8005366:	e023      	b.n	80053b0 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	685a      	ldr	r2, [r3, #4]
 8005372:	4613      	mov	r3, r2
 8005374:	009b      	lsls	r3, r3, #2
 8005376:	4413      	add	r3, r2
 8005378:	3b41      	subs	r3, #65	; 0x41
 800537a:	221f      	movs	r2, #31
 800537c:	fa02 f303 	lsl.w	r3, r2, r3
 8005380:	43da      	mvns	r2, r3
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	400a      	ands	r2, r1
 8005388:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	b29b      	uxth	r3, r3
 8005396:	4618      	mov	r0, r3
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	685a      	ldr	r2, [r3, #4]
 800539c:	4613      	mov	r3, r2
 800539e:	009b      	lsls	r3, r3, #2
 80053a0:	4413      	add	r3, r2
 80053a2:	3b41      	subs	r3, #65	; 0x41
 80053a4:	fa00 f203 	lsl.w	r2, r0, r3
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	430a      	orrs	r2, r1
 80053ae:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a30      	ldr	r2, [pc, #192]	; (8005478 <HAL_ADC_ConfigChannel+0x29c>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d10a      	bne.n	80053d0 <HAL_ADC_ConfigChannel+0x1f4>
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80053c2:	d105      	bne.n	80053d0 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80053c4:	4b2d      	ldr	r3, [pc, #180]	; (800547c <HAL_ADC_ConfigChannel+0x2a0>)
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	4a2c      	ldr	r2, [pc, #176]	; (800547c <HAL_ADC_ConfigChannel+0x2a0>)
 80053ca:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80053ce:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a28      	ldr	r2, [pc, #160]	; (8005478 <HAL_ADC_ConfigChannel+0x29c>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d10f      	bne.n	80053fa <HAL_ADC_ConfigChannel+0x21e>
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	2b12      	cmp	r3, #18
 80053e0:	d10b      	bne.n	80053fa <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80053e2:	4b26      	ldr	r3, [pc, #152]	; (800547c <HAL_ADC_ConfigChannel+0x2a0>)
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	4a25      	ldr	r2, [pc, #148]	; (800547c <HAL_ADC_ConfigChannel+0x2a0>)
 80053e8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80053ec:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80053ee:	4b23      	ldr	r3, [pc, #140]	; (800547c <HAL_ADC_ConfigChannel+0x2a0>)
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	4a22      	ldr	r2, [pc, #136]	; (800547c <HAL_ADC_ConfigChannel+0x2a0>)
 80053f4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80053f8:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4a1e      	ldr	r2, [pc, #120]	; (8005478 <HAL_ADC_ConfigChannel+0x29c>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d12b      	bne.n	800545c <HAL_ADC_ConfigChannel+0x280>
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a1a      	ldr	r2, [pc, #104]	; (8005474 <HAL_ADC_ConfigChannel+0x298>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d003      	beq.n	8005416 <HAL_ADC_ConfigChannel+0x23a>
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	2b11      	cmp	r3, #17
 8005414:	d122      	bne.n	800545c <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8005416:	4b19      	ldr	r3, [pc, #100]	; (800547c <HAL_ADC_ConfigChannel+0x2a0>)
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	4a18      	ldr	r2, [pc, #96]	; (800547c <HAL_ADC_ConfigChannel+0x2a0>)
 800541c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8005420:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8005422:	4b16      	ldr	r3, [pc, #88]	; (800547c <HAL_ADC_ConfigChannel+0x2a0>)
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	4a15      	ldr	r2, [pc, #84]	; (800547c <HAL_ADC_ConfigChannel+0x2a0>)
 8005428:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800542c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	4a10      	ldr	r2, [pc, #64]	; (8005474 <HAL_ADC_ConfigChannel+0x298>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d111      	bne.n	800545c <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8005438:	4b11      	ldr	r3, [pc, #68]	; (8005480 <HAL_ADC_ConfigChannel+0x2a4>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a11      	ldr	r2, [pc, #68]	; (8005484 <HAL_ADC_ConfigChannel+0x2a8>)
 800543e:	fba2 2303 	umull	r2, r3, r2, r3
 8005442:	0c9a      	lsrs	r2, r3, #18
 8005444:	4613      	mov	r3, r2
 8005446:	009b      	lsls	r3, r3, #2
 8005448:	4413      	add	r3, r2
 800544a:	005b      	lsls	r3, r3, #1
 800544c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800544e:	e002      	b.n	8005456 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	3b01      	subs	r3, #1
 8005454:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d1f9      	bne.n	8005450 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2200      	movs	r2, #0
 8005460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005464:	2300      	movs	r3, #0
}
 8005466:	4618      	mov	r0, r3
 8005468:	3714      	adds	r7, #20
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr
 8005472:	bf00      	nop
 8005474:	10000012 	.word	0x10000012
 8005478:	40012000 	.word	0x40012000
 800547c:	40012300 	.word	0x40012300
 8005480:	20000040 	.word	0x20000040
 8005484:	431bde83 	.word	0x431bde83

08005488 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005488:	b480      	push	{r7}
 800548a:	b083      	sub	sp, #12
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8005490:	4b78      	ldr	r3, [pc, #480]	; (8005674 <ADC_Init+0x1ec>)
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	4a77      	ldr	r2, [pc, #476]	; (8005674 <ADC_Init+0x1ec>)
 8005496:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800549a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 800549c:	4b75      	ldr	r3, [pc, #468]	; (8005674 <ADC_Init+0x1ec>)
 800549e:	685a      	ldr	r2, [r3, #4]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	4973      	ldr	r1, [pc, #460]	; (8005674 <ADC_Init+0x1ec>)
 80054a6:	4313      	orrs	r3, r2
 80054a8:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	685a      	ldr	r2, [r3, #4]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80054b8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	6859      	ldr	r1, [r3, #4]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	691b      	ldr	r3, [r3, #16]
 80054c4:	021a      	lsls	r2, r3, #8
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	430a      	orrs	r2, r1
 80054cc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	685a      	ldr	r2, [r3, #4]
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80054dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	6859      	ldr	r1, [r3, #4]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	689a      	ldr	r2, [r3, #8]
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	430a      	orrs	r2, r1
 80054ee:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	689a      	ldr	r2, [r3, #8]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80054fe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	6899      	ldr	r1, [r3, #8]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	68da      	ldr	r2, [r3, #12]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	430a      	orrs	r2, r1
 8005510:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005516:	4a58      	ldr	r2, [pc, #352]	; (8005678 <ADC_Init+0x1f0>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d022      	beq.n	8005562 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	689a      	ldr	r2, [r3, #8]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800552a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	6899      	ldr	r1, [r3, #8]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	430a      	orrs	r2, r1
 800553c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	689a      	ldr	r2, [r3, #8]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800554c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	6899      	ldr	r1, [r3, #8]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	430a      	orrs	r2, r1
 800555e:	609a      	str	r2, [r3, #8]
 8005560:	e00f      	b.n	8005582 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	689a      	ldr	r2, [r3, #8]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005570:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	689a      	ldr	r2, [r3, #8]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005580:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	689a      	ldr	r2, [r3, #8]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f022 0202 	bic.w	r2, r2, #2
 8005590:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	6899      	ldr	r1, [r3, #8]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	699b      	ldr	r3, [r3, #24]
 800559c:	005a      	lsls	r2, r3, #1
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	430a      	orrs	r2, r1
 80055a4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d01b      	beq.n	80055e8 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	685a      	ldr	r2, [r3, #4]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055be:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	685a      	ldr	r2, [r3, #4]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80055ce:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	6859      	ldr	r1, [r3, #4]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055da:	3b01      	subs	r3, #1
 80055dc:	035a      	lsls	r2, r3, #13
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	430a      	orrs	r2, r1
 80055e4:	605a      	str	r2, [r3, #4]
 80055e6:	e007      	b.n	80055f8 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	685a      	ldr	r2, [r3, #4]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80055f6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005606:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	69db      	ldr	r3, [r3, #28]
 8005612:	3b01      	subs	r3, #1
 8005614:	051a      	lsls	r2, r3, #20
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	430a      	orrs	r2, r1
 800561c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	689a      	ldr	r2, [r3, #8]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800562c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	6899      	ldr	r1, [r3, #8]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800563a:	025a      	lsls	r2, r3, #9
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	430a      	orrs	r2, r1
 8005642:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	689a      	ldr	r2, [r3, #8]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005652:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	6899      	ldr	r1, [r3, #8]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	695b      	ldr	r3, [r3, #20]
 800565e:	029a      	lsls	r2, r3, #10
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	430a      	orrs	r2, r1
 8005666:	609a      	str	r2, [r3, #8]
}
 8005668:	bf00      	nop
 800566a:	370c      	adds	r7, #12
 800566c:	46bd      	mov	sp, r7
 800566e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005672:	4770      	bx	lr
 8005674:	40012300 	.word	0x40012300
 8005678:	0f000001 	.word	0x0f000001

0800567c <__NVIC_SetPriorityGrouping>:
{
 800567c:	b480      	push	{r7}
 800567e:	b085      	sub	sp, #20
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	f003 0307 	and.w	r3, r3, #7
 800568a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800568c:	4b0b      	ldr	r3, [pc, #44]	; (80056bc <__NVIC_SetPriorityGrouping+0x40>)
 800568e:	68db      	ldr	r3, [r3, #12]
 8005690:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005692:	68ba      	ldr	r2, [r7, #8]
 8005694:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005698:	4013      	ands	r3, r2
 800569a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80056a4:	4b06      	ldr	r3, [pc, #24]	; (80056c0 <__NVIC_SetPriorityGrouping+0x44>)
 80056a6:	4313      	orrs	r3, r2
 80056a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80056aa:	4a04      	ldr	r2, [pc, #16]	; (80056bc <__NVIC_SetPriorityGrouping+0x40>)
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	60d3      	str	r3, [r2, #12]
}
 80056b0:	bf00      	nop
 80056b2:	3714      	adds	r7, #20
 80056b4:	46bd      	mov	sp, r7
 80056b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ba:	4770      	bx	lr
 80056bc:	e000ed00 	.word	0xe000ed00
 80056c0:	05fa0000 	.word	0x05fa0000

080056c4 <__NVIC_GetPriorityGrouping>:
{
 80056c4:	b480      	push	{r7}
 80056c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80056c8:	4b04      	ldr	r3, [pc, #16]	; (80056dc <__NVIC_GetPriorityGrouping+0x18>)
 80056ca:	68db      	ldr	r3, [r3, #12]
 80056cc:	0a1b      	lsrs	r3, r3, #8
 80056ce:	f003 0307 	and.w	r3, r3, #7
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	46bd      	mov	sp, r7
 80056d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056da:	4770      	bx	lr
 80056dc:	e000ed00 	.word	0xe000ed00

080056e0 <__NVIC_EnableIRQ>:
{
 80056e0:	b480      	push	{r7}
 80056e2:	b083      	sub	sp, #12
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	4603      	mov	r3, r0
 80056e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80056ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	db0b      	blt.n	800570a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80056f2:	79fb      	ldrb	r3, [r7, #7]
 80056f4:	f003 021f 	and.w	r2, r3, #31
 80056f8:	4907      	ldr	r1, [pc, #28]	; (8005718 <__NVIC_EnableIRQ+0x38>)
 80056fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056fe:	095b      	lsrs	r3, r3, #5
 8005700:	2001      	movs	r0, #1
 8005702:	fa00 f202 	lsl.w	r2, r0, r2
 8005706:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800570a:	bf00      	nop
 800570c:	370c      	adds	r7, #12
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr
 8005716:	bf00      	nop
 8005718:	e000e100 	.word	0xe000e100

0800571c <__NVIC_SetPriority>:
{
 800571c:	b480      	push	{r7}
 800571e:	b083      	sub	sp, #12
 8005720:	af00      	add	r7, sp, #0
 8005722:	4603      	mov	r3, r0
 8005724:	6039      	str	r1, [r7, #0]
 8005726:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800572c:	2b00      	cmp	r3, #0
 800572e:	db0a      	blt.n	8005746 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	b2da      	uxtb	r2, r3
 8005734:	490c      	ldr	r1, [pc, #48]	; (8005768 <__NVIC_SetPriority+0x4c>)
 8005736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800573a:	0112      	lsls	r2, r2, #4
 800573c:	b2d2      	uxtb	r2, r2
 800573e:	440b      	add	r3, r1
 8005740:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005744:	e00a      	b.n	800575c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	b2da      	uxtb	r2, r3
 800574a:	4908      	ldr	r1, [pc, #32]	; (800576c <__NVIC_SetPriority+0x50>)
 800574c:	79fb      	ldrb	r3, [r7, #7]
 800574e:	f003 030f 	and.w	r3, r3, #15
 8005752:	3b04      	subs	r3, #4
 8005754:	0112      	lsls	r2, r2, #4
 8005756:	b2d2      	uxtb	r2, r2
 8005758:	440b      	add	r3, r1
 800575a:	761a      	strb	r2, [r3, #24]
}
 800575c:	bf00      	nop
 800575e:	370c      	adds	r7, #12
 8005760:	46bd      	mov	sp, r7
 8005762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005766:	4770      	bx	lr
 8005768:	e000e100 	.word	0xe000e100
 800576c:	e000ed00 	.word	0xe000ed00

08005770 <NVIC_EncodePriority>:
{
 8005770:	b480      	push	{r7}
 8005772:	b089      	sub	sp, #36	; 0x24
 8005774:	af00      	add	r7, sp, #0
 8005776:	60f8      	str	r0, [r7, #12]
 8005778:	60b9      	str	r1, [r7, #8]
 800577a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f003 0307 	and.w	r3, r3, #7
 8005782:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005784:	69fb      	ldr	r3, [r7, #28]
 8005786:	f1c3 0307 	rsb	r3, r3, #7
 800578a:	2b04      	cmp	r3, #4
 800578c:	bf28      	it	cs
 800578e:	2304      	movcs	r3, #4
 8005790:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005792:	69fb      	ldr	r3, [r7, #28]
 8005794:	3304      	adds	r3, #4
 8005796:	2b06      	cmp	r3, #6
 8005798:	d902      	bls.n	80057a0 <NVIC_EncodePriority+0x30>
 800579a:	69fb      	ldr	r3, [r7, #28]
 800579c:	3b03      	subs	r3, #3
 800579e:	e000      	b.n	80057a2 <NVIC_EncodePriority+0x32>
 80057a0:	2300      	movs	r3, #0
 80057a2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80057a4:	f04f 32ff 	mov.w	r2, #4294967295
 80057a8:	69bb      	ldr	r3, [r7, #24]
 80057aa:	fa02 f303 	lsl.w	r3, r2, r3
 80057ae:	43da      	mvns	r2, r3
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	401a      	ands	r2, r3
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80057b8:	f04f 31ff 	mov.w	r1, #4294967295
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	fa01 f303 	lsl.w	r3, r1, r3
 80057c2:	43d9      	mvns	r1, r3
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80057c8:	4313      	orrs	r3, r2
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	3724      	adds	r7, #36	; 0x24
 80057ce:	46bd      	mov	sp, r7
 80057d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d4:	4770      	bx	lr

080057d6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80057d6:	b580      	push	{r7, lr}
 80057d8:	b082      	sub	sp, #8
 80057da:	af00      	add	r7, sp, #0
 80057dc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f7ff ff4c 	bl	800567c <__NVIC_SetPriorityGrouping>
}
 80057e4:	bf00      	nop
 80057e6:	3708      	adds	r7, #8
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}

080057ec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b086      	sub	sp, #24
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	4603      	mov	r3, r0
 80057f4:	60b9      	str	r1, [r7, #8]
 80057f6:	607a      	str	r2, [r7, #4]
 80057f8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80057fa:	2300      	movs	r3, #0
 80057fc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80057fe:	f7ff ff61 	bl	80056c4 <__NVIC_GetPriorityGrouping>
 8005802:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005804:	687a      	ldr	r2, [r7, #4]
 8005806:	68b9      	ldr	r1, [r7, #8]
 8005808:	6978      	ldr	r0, [r7, #20]
 800580a:	f7ff ffb1 	bl	8005770 <NVIC_EncodePriority>
 800580e:	4602      	mov	r2, r0
 8005810:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005814:	4611      	mov	r1, r2
 8005816:	4618      	mov	r0, r3
 8005818:	f7ff ff80 	bl	800571c <__NVIC_SetPriority>
}
 800581c:	bf00      	nop
 800581e:	3718      	adds	r7, #24
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}

08005824 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b082      	sub	sp, #8
 8005828:	af00      	add	r7, sp, #0
 800582a:	4603      	mov	r3, r0
 800582c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800582e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005832:	4618      	mov	r0, r3
 8005834:	f7ff ff54 	bl	80056e0 <__NVIC_EnableIRQ>
}
 8005838:	bf00      	nop
 800583a:	3708      	adds	r7, #8
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}

08005840 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b082      	sub	sp, #8
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d101      	bne.n	8005852 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	e014      	b.n	800587c <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	791b      	ldrb	r3, [r3, #4]
 8005856:	b2db      	uxtb	r3, r3
 8005858:	2b00      	cmp	r3, #0
 800585a:	d105      	bne.n	8005868 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2200      	movs	r2, #0
 8005860:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f7fe fd42 	bl	80042ec <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2202      	movs	r2, #2
 800586c:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2200      	movs	r2, #0
 8005872:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2201      	movs	r2, #1
 8005878:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800587a:	2300      	movs	r3, #0
}
 800587c:	4618      	mov	r0, r3
 800587e:	3708      	adds	r7, #8
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}

08005884 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b082      	sub	sp, #8
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005896:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800589a:	d120      	bne.n	80058de <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80058a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058aa:	d118      	bne.n	80058de <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2204      	movs	r2, #4
 80058b0:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	691b      	ldr	r3, [r3, #16]
 80058b6:	f043 0201 	orr.w	r2, r3, #1
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80058c6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	681a      	ldr	r2, [r3, #0]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80058d6:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80058d8:	6878      	ldr	r0, [r7, #4]
 80058da:	f000 f82d 	bl	8005938 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80058e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80058ec:	d120      	bne.n	8005930 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80058f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80058fc:	d118      	bne.n	8005930 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2204      	movs	r2, #4
 8005902:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	691b      	ldr	r3, [r3, #16]
 8005908:	f043 0202 	orr.w	r2, r3, #2
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005918:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8005928:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 f85d 	bl	80059ea <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8005930:	bf00      	nop
 8005932:	3708      	adds	r7, #8
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}

08005938 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005938:	b480      	push	{r7}
 800593a:	b083      	sub	sp, #12
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8005940:	bf00      	nop
 8005942:	370c      	adds	r7, #12
 8005944:	46bd      	mov	sp, r7
 8005946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594a:	4770      	bx	lr

0800594c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800594c:	b480      	push	{r7}
 800594e:	b087      	sub	sp, #28
 8005950:	af00      	add	r7, sp, #0
 8005952:	60f8      	str	r0, [r7, #12]
 8005954:	60b9      	str	r1, [r7, #8]
 8005956:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	795b      	ldrb	r3, [r3, #5]
 800595c:	2b01      	cmp	r3, #1
 800595e:	d101      	bne.n	8005964 <HAL_DAC_ConfigChannel+0x18>
 8005960:	2302      	movs	r3, #2
 8005962:	e03c      	b.n	80059de <HAL_DAC_ConfigChannel+0x92>
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2201      	movs	r2, #1
 8005968:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2202      	movs	r2, #2
 800596e:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f003 0310 	and.w	r3, r3, #16
 800597e:	f640 72fe 	movw	r2, #4094	; 0xffe
 8005982:	fa02 f303 	lsl.w	r3, r2, r3
 8005986:	43db      	mvns	r3, r3
 8005988:	697a      	ldr	r2, [r7, #20]
 800598a:	4013      	ands	r3, r2
 800598c:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	681a      	ldr	r2, [r3, #0]
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	4313      	orrs	r3, r2
 8005998:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	f003 0310 	and.w	r3, r3, #16
 80059a0:	693a      	ldr	r2, [r7, #16]
 80059a2:	fa02 f303 	lsl.w	r3, r2, r3
 80059a6:	697a      	ldr	r2, [r7, #20]
 80059a8:	4313      	orrs	r3, r2
 80059aa:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	697a      	ldr	r2, [r7, #20]
 80059b2:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	6819      	ldr	r1, [r3, #0]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	f003 0310 	and.w	r3, r3, #16
 80059c0:	22c0      	movs	r2, #192	; 0xc0
 80059c2:	fa02 f303 	lsl.w	r3, r2, r3
 80059c6:	43da      	mvns	r2, r3
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	400a      	ands	r2, r1
 80059ce:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2201      	movs	r2, #1
 80059d4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2200      	movs	r2, #0
 80059da:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80059dc:	2300      	movs	r3, #0
}
 80059de:	4618      	mov	r0, r3
 80059e0:	371c      	adds	r7, #28
 80059e2:	46bd      	mov	sp, r7
 80059e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e8:	4770      	bx	lr

080059ea <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80059ea:	b480      	push	{r7}
 80059ec:	b083      	sub	sp, #12
 80059ee:	af00      	add	r7, sp, #0
 80059f0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80059f2:	bf00      	nop
 80059f4:	370c      	adds	r7, #12
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr
	...

08005a00 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b086      	sub	sp, #24
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005a0c:	f7ff faa4 	bl	8004f58 <HAL_GetTick>
 8005a10:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d101      	bne.n	8005a1c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e099      	b.n	8005b50 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2202      	movs	r2, #2
 8005a20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2200      	movs	r2, #0
 8005a28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f022 0201 	bic.w	r2, r2, #1
 8005a3a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005a3c:	e00f      	b.n	8005a5e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005a3e:	f7ff fa8b 	bl	8004f58 <HAL_GetTick>
 8005a42:	4602      	mov	r2, r0
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	1ad3      	subs	r3, r2, r3
 8005a48:	2b05      	cmp	r3, #5
 8005a4a:	d908      	bls.n	8005a5e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2220      	movs	r2, #32
 8005a50:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2203      	movs	r2, #3
 8005a56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005a5a:	2303      	movs	r3, #3
 8005a5c:	e078      	b.n	8005b50 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f003 0301 	and.w	r3, r3, #1
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d1e8      	bne.n	8005a3e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005a74:	697a      	ldr	r2, [r7, #20]
 8005a76:	4b38      	ldr	r3, [pc, #224]	; (8005b58 <HAL_DMA_Init+0x158>)
 8005a78:	4013      	ands	r3, r2
 8005a7a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	685a      	ldr	r2, [r3, #4]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005a8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	691b      	ldr	r3, [r3, #16]
 8005a90:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a96:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	699b      	ldr	r3, [r3, #24]
 8005a9c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005aa2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6a1b      	ldr	r3, [r3, #32]
 8005aa8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005aaa:	697a      	ldr	r2, [r7, #20]
 8005aac:	4313      	orrs	r3, r2
 8005aae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab4:	2b04      	cmp	r3, #4
 8005ab6:	d107      	bne.n	8005ac8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	697a      	ldr	r2, [r7, #20]
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	697a      	ldr	r2, [r7, #20]
 8005ace:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	695b      	ldr	r3, [r3, #20]
 8005ad6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	f023 0307 	bic.w	r3, r3, #7
 8005ade:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ae4:	697a      	ldr	r2, [r7, #20]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aee:	2b04      	cmp	r3, #4
 8005af0:	d117      	bne.n	8005b22 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005af6:	697a      	ldr	r2, [r7, #20]
 8005af8:	4313      	orrs	r3, r2
 8005afa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d00e      	beq.n	8005b22 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f000 f94f 	bl	8005da8 <DMA_CheckFifoParam>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d008      	beq.n	8005b22 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2240      	movs	r2, #64	; 0x40
 8005b14:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2201      	movs	r2, #1
 8005b1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e016      	b.n	8005b50 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	697a      	ldr	r2, [r7, #20]
 8005b28:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f000 f906 	bl	8005d3c <DMA_CalcBaseAndBitshift>
 8005b30:	4603      	mov	r3, r0
 8005b32:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b38:	223f      	movs	r2, #63	; 0x3f
 8005b3a:	409a      	lsls	r2, r3
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2200      	movs	r2, #0
 8005b44:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2201      	movs	r2, #1
 8005b4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005b4e:	2300      	movs	r3, #0
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	3718      	adds	r7, #24
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}
 8005b58:	f010803f 	.word	0xf010803f

08005b5c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b084      	sub	sp, #16
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d101      	bne.n	8005b6e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	e050      	b.n	8005c10 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005b74:	b2db      	uxtb	r3, r3
 8005b76:	2b02      	cmp	r3, #2
 8005b78:	d101      	bne.n	8005b7e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8005b7a:	2302      	movs	r3, #2
 8005b7c:	e048      	b.n	8005c10 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f022 0201 	bic.w	r2, r2, #1
 8005b8c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	2200      	movs	r2, #0
 8005b94:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	2200      	movs	r2, #0
 8005bac:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	2221      	movs	r2, #33	; 0x21
 8005bbc:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	f000 f8bc 	bl	8005d3c <DMA_CalcBaseAndBitshift>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bcc:	223f      	movs	r2, #63	; 0x3f
 8005bce:	409a      	lsls	r2, r3
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2200      	movs	r2, #0
 8005be4:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2200      	movs	r2, #0
 8005c02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2200      	movs	r2, #0
 8005c0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005c0e:	2300      	movs	r3, #0
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	3710      	adds	r7, #16
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bd80      	pop	{r7, pc}

08005c18 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b084      	sub	sp, #16
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c24:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005c26:	f7ff f997 	bl	8004f58 <HAL_GetTick>
 8005c2a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005c32:	b2db      	uxtb	r3, r3
 8005c34:	2b02      	cmp	r3, #2
 8005c36:	d008      	beq.n	8005c4a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2280      	movs	r2, #128	; 0x80
 8005c3c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	e052      	b.n	8005cf0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	681a      	ldr	r2, [r3, #0]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f022 0216 	bic.w	r2, r2, #22
 8005c58:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	695a      	ldr	r2, [r3, #20]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c68:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d103      	bne.n	8005c7a <HAL_DMA_Abort+0x62>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d007      	beq.n	8005c8a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f022 0208 	bic.w	r2, r2, #8
 8005c88:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	681a      	ldr	r2, [r3, #0]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f022 0201 	bic.w	r2, r2, #1
 8005c98:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005c9a:	e013      	b.n	8005cc4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005c9c:	f7ff f95c 	bl	8004f58 <HAL_GetTick>
 8005ca0:	4602      	mov	r2, r0
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	1ad3      	subs	r3, r2, r3
 8005ca6:	2b05      	cmp	r3, #5
 8005ca8:	d90c      	bls.n	8005cc4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2220      	movs	r2, #32
 8005cae:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2203      	movs	r2, #3
 8005cb4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8005cc0:	2303      	movs	r3, #3
 8005cc2:	e015      	b.n	8005cf0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f003 0301 	and.w	r3, r3, #1
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d1e4      	bne.n	8005c9c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cd6:	223f      	movs	r2, #63	; 0x3f
 8005cd8:	409a      	lsls	r2, r3
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8005cee:	2300      	movs	r3, #0
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	3710      	adds	r7, #16
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bd80      	pop	{r7, pc}

08005cf8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b083      	sub	sp, #12
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005d06:	b2db      	uxtb	r3, r3
 8005d08:	2b02      	cmp	r3, #2
 8005d0a:	d004      	beq.n	8005d16 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2280      	movs	r2, #128	; 0x80
 8005d10:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
 8005d14:	e00c      	b.n	8005d30 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2205      	movs	r2, #5
 8005d1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f022 0201 	bic.w	r2, r2, #1
 8005d2c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005d2e:	2300      	movs	r3, #0
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	370c      	adds	r7, #12
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr

08005d3c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b085      	sub	sp, #20
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	b2db      	uxtb	r3, r3
 8005d4a:	3b10      	subs	r3, #16
 8005d4c:	4a13      	ldr	r2, [pc, #76]	; (8005d9c <DMA_CalcBaseAndBitshift+0x60>)
 8005d4e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d52:	091b      	lsrs	r3, r3, #4
 8005d54:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005d56:	4a12      	ldr	r2, [pc, #72]	; (8005da0 <DMA_CalcBaseAndBitshift+0x64>)
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	4413      	add	r3, r2
 8005d5c:	781b      	ldrb	r3, [r3, #0]
 8005d5e:	461a      	mov	r2, r3
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	2b03      	cmp	r3, #3
 8005d68:	d908      	bls.n	8005d7c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	461a      	mov	r2, r3
 8005d70:	4b0c      	ldr	r3, [pc, #48]	; (8005da4 <DMA_CalcBaseAndBitshift+0x68>)
 8005d72:	4013      	ands	r3, r2
 8005d74:	1d1a      	adds	r2, r3, #4
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	659a      	str	r2, [r3, #88]	; 0x58
 8005d7a:	e006      	b.n	8005d8a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	461a      	mov	r2, r3
 8005d82:	4b08      	ldr	r3, [pc, #32]	; (8005da4 <DMA_CalcBaseAndBitshift+0x68>)
 8005d84:	4013      	ands	r3, r2
 8005d86:	687a      	ldr	r2, [r7, #4]
 8005d88:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	3714      	adds	r7, #20
 8005d92:	46bd      	mov	sp, r7
 8005d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d98:	4770      	bx	lr
 8005d9a:	bf00      	nop
 8005d9c:	aaaaaaab 	.word	0xaaaaaaab
 8005da0:	08034388 	.word	0x08034388
 8005da4:	fffffc00 	.word	0xfffffc00

08005da8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b085      	sub	sp, #20
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005db0:	2300      	movs	r3, #0
 8005db2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005db8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	699b      	ldr	r3, [r3, #24]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d11f      	bne.n	8005e02 <DMA_CheckFifoParam+0x5a>
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	2b03      	cmp	r3, #3
 8005dc6:	d856      	bhi.n	8005e76 <DMA_CheckFifoParam+0xce>
 8005dc8:	a201      	add	r2, pc, #4	; (adr r2, 8005dd0 <DMA_CheckFifoParam+0x28>)
 8005dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dce:	bf00      	nop
 8005dd0:	08005de1 	.word	0x08005de1
 8005dd4:	08005df3 	.word	0x08005df3
 8005dd8:	08005de1 	.word	0x08005de1
 8005ddc:	08005e77 	.word	0x08005e77
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005de4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d046      	beq.n	8005e7a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005dec:	2301      	movs	r3, #1
 8005dee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005df0:	e043      	b.n	8005e7a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005df6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005dfa:	d140      	bne.n	8005e7e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e00:	e03d      	b.n	8005e7e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	699b      	ldr	r3, [r3, #24]
 8005e06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e0a:	d121      	bne.n	8005e50 <DMA_CheckFifoParam+0xa8>
 8005e0c:	68bb      	ldr	r3, [r7, #8]
 8005e0e:	2b03      	cmp	r3, #3
 8005e10:	d837      	bhi.n	8005e82 <DMA_CheckFifoParam+0xda>
 8005e12:	a201      	add	r2, pc, #4	; (adr r2, 8005e18 <DMA_CheckFifoParam+0x70>)
 8005e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e18:	08005e29 	.word	0x08005e29
 8005e1c:	08005e2f 	.word	0x08005e2f
 8005e20:	08005e29 	.word	0x08005e29
 8005e24:	08005e41 	.word	0x08005e41
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	73fb      	strb	r3, [r7, #15]
      break;
 8005e2c:	e030      	b.n	8005e90 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e32:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d025      	beq.n	8005e86 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e3e:	e022      	b.n	8005e86 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e44:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005e48:	d11f      	bne.n	8005e8a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005e4e:	e01c      	b.n	8005e8a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	2b02      	cmp	r3, #2
 8005e54:	d903      	bls.n	8005e5e <DMA_CheckFifoParam+0xb6>
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	2b03      	cmp	r3, #3
 8005e5a:	d003      	beq.n	8005e64 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005e5c:	e018      	b.n	8005e90 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	73fb      	strb	r3, [r7, #15]
      break;
 8005e62:	e015      	b.n	8005e90 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e68:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d00e      	beq.n	8005e8e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005e70:	2301      	movs	r3, #1
 8005e72:	73fb      	strb	r3, [r7, #15]
      break;
 8005e74:	e00b      	b.n	8005e8e <DMA_CheckFifoParam+0xe6>
      break;
 8005e76:	bf00      	nop
 8005e78:	e00a      	b.n	8005e90 <DMA_CheckFifoParam+0xe8>
      break;
 8005e7a:	bf00      	nop
 8005e7c:	e008      	b.n	8005e90 <DMA_CheckFifoParam+0xe8>
      break;
 8005e7e:	bf00      	nop
 8005e80:	e006      	b.n	8005e90 <DMA_CheckFifoParam+0xe8>
      break;
 8005e82:	bf00      	nop
 8005e84:	e004      	b.n	8005e90 <DMA_CheckFifoParam+0xe8>
      break;
 8005e86:	bf00      	nop
 8005e88:	e002      	b.n	8005e90 <DMA_CheckFifoParam+0xe8>
      break;   
 8005e8a:	bf00      	nop
 8005e8c:	e000      	b.n	8005e90 <DMA_CheckFifoParam+0xe8>
      break;
 8005e8e:	bf00      	nop
    }
  } 
  
  return status; 
 8005e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e92:	4618      	mov	r0, r3
 8005e94:	3714      	adds	r7, #20
 8005e96:	46bd      	mov	sp, r7
 8005e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9c:	4770      	bx	lr
 8005e9e:	bf00      	nop

08005ea0 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b082      	sub	sp, #8
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d101      	bne.n	8005eb2 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e039      	b.n	8005f26 <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d106      	bne.n	8005ecc <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8005ec6:	6878      	ldr	r0, [r7, #4]
 8005ec8:	f7fe fa58 	bl	800437c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2202      	movs	r2, #2
 8005ed0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	685a      	ldr	r2, [r3, #4]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	430a      	orrs	r2, r1
 8005ee8:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ef0:	f023 0107 	bic.w	r1, r3, #7
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	689a      	ldr	r2, [r3, #8]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	430a      	orrs	r2, r1
 8005efe:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005f06:	4b0a      	ldr	r3, [pc, #40]	; (8005f30 <HAL_DMA2D_Init+0x90>)
 8005f08:	4013      	ands	r3, r2
 8005f0a:	687a      	ldr	r2, [r7, #4]
 8005f0c:	68d1      	ldr	r1, [r2, #12]
 8005f0e:	687a      	ldr	r2, [r7, #4]
 8005f10:	6812      	ldr	r2, [r2, #0]
 8005f12:	430b      	orrs	r3, r1
 8005f14:	6413      	str	r3, [r2, #64]	; 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8005f24:	2300      	movs	r3, #0
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	3708      	adds	r7, #8
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}
 8005f2e:	bf00      	nop
 8005f30:	ffffc000 	.word	0xffffc000

08005f34 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b086      	sub	sp, #24
 8005f38:	af02      	add	r7, sp, #8
 8005f3a:	60f8      	str	r0, [r7, #12]
 8005f3c:	60b9      	str	r1, [r7, #8]
 8005f3e:	607a      	str	r2, [r7, #4]
 8005f40:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005f48:	2b01      	cmp	r3, #1
 8005f4a:	d101      	bne.n	8005f50 <HAL_DMA2D_Start+0x1c>
 8005f4c:	2302      	movs	r3, #2
 8005f4e:	e018      	b.n	8005f82 <HAL_DMA2D_Start+0x4e>
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2202      	movs	r2, #2
 8005f5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8005f60:	69bb      	ldr	r3, [r7, #24]
 8005f62:	9300      	str	r3, [sp, #0]
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	687a      	ldr	r2, [r7, #4]
 8005f68:	68b9      	ldr	r1, [r7, #8]
 8005f6a:	68f8      	ldr	r0, [r7, #12]
 8005f6c:	f000 fa98 	bl	80064a0 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f042 0201 	orr.w	r2, r2, #1
 8005f7e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8005f80:	2300      	movs	r3, #0
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3710      	adds	r7, #16
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}

08005f8a <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8005f8a:	b580      	push	{r7, lr}
 8005f8c:	b086      	sub	sp, #24
 8005f8e:	af00      	add	r7, sp, #0
 8005f90:	6078      	str	r0, [r7, #4]
 8005f92:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8005f94:	2300      	movs	r3, #0
 8005f96:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f003 0301 	and.w	r3, r3, #1
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d056      	beq.n	8006054 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8005fa6:	f7fe ffd7 	bl	8004f58 <HAL_GetTick>
 8005faa:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8005fac:	e04b      	b.n	8006046 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d023      	beq.n	8006008 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f003 0320 	and.w	r3, r3, #32
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d005      	beq.n	8005fd6 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fce:	f043 0202 	orr.w	r2, r3, #2
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	f003 0301 	and.w	r3, r3, #1
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d005      	beq.n	8005fec <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fe4:	f043 0201 	orr.w	r2, r3, #1
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	2221      	movs	r2, #33	; 0x21
 8005ff2:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2204      	movs	r2, #4
 8005ff8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2200      	movs	r2, #0
 8006000:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8006004:	2301      	movs	r3, #1
 8006006:	e0a5      	b.n	8006154 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800600e:	d01a      	beq.n	8006046 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006010:	f7fe ffa2 	bl	8004f58 <HAL_GetTick>
 8006014:	4602      	mov	r2, r0
 8006016:	697b      	ldr	r3, [r7, #20]
 8006018:	1ad3      	subs	r3, r2, r3
 800601a:	683a      	ldr	r2, [r7, #0]
 800601c:	429a      	cmp	r2, r3
 800601e:	d302      	bcc.n	8006026 <HAL_DMA2D_PollForTransfer+0x9c>
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d10f      	bne.n	8006046 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800602a:	f043 0220 	orr.w	r2, r3, #32
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2203      	movs	r2, #3
 8006036:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2200      	movs	r2, #0
 800603e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8006042:	2303      	movs	r3, #3
 8006044:	e086      	b.n	8006154 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	f003 0302 	and.w	r3, r3, #2
 8006050:	2b00      	cmp	r3, #0
 8006052:	d0ac      	beq.n	8005fae <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	69db      	ldr	r3, [r3, #28]
 800605a:	f003 0320 	and.w	r3, r3, #32
 800605e:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006066:	f003 0320 	and.w	r3, r3, #32
 800606a:	693a      	ldr	r2, [r7, #16]
 800606c:	4313      	orrs	r3, r2
 800606e:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d061      	beq.n	800613a <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8006076:	f7fe ff6f 	bl	8004f58 <HAL_GetTick>
 800607a:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800607c:	e056      	b.n	800612c <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	f003 0329 	and.w	r3, r3, #41	; 0x29
 800608c:	2b00      	cmp	r3, #0
 800608e:	d02e      	beq.n	80060ee <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	f003 0308 	and.w	r3, r3, #8
 8006096:	2b00      	cmp	r3, #0
 8006098:	d005      	beq.n	80060a6 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800609e:	f043 0204 	orr.w	r2, r3, #4
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	f003 0320 	and.w	r3, r3, #32
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d005      	beq.n	80060bc <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060b4:	f043 0202 	orr.w	r2, r3, #2
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	f003 0301 	and.w	r3, r3, #1
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d005      	beq.n	80060d2 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060ca:	f043 0201 	orr.w	r2, r3, #1
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	2229      	movs	r2, #41	; 0x29
 80060d8:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2204      	movs	r2, #4
 80060de:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2200      	movs	r2, #0
 80060e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 80060ea:	2301      	movs	r3, #1
 80060ec:	e032      	b.n	8006154 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060f4:	d01a      	beq.n	800612c <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80060f6:	f7fe ff2f 	bl	8004f58 <HAL_GetTick>
 80060fa:	4602      	mov	r2, r0
 80060fc:	697b      	ldr	r3, [r7, #20]
 80060fe:	1ad3      	subs	r3, r2, r3
 8006100:	683a      	ldr	r2, [r7, #0]
 8006102:	429a      	cmp	r2, r3
 8006104:	d302      	bcc.n	800610c <HAL_DMA2D_PollForTransfer+0x182>
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d10f      	bne.n	800612c <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006110:	f043 0220 	orr.w	r2, r3, #32
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2203      	movs	r2, #3
 800611c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2200      	movs	r2, #0
 8006124:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8006128:	2303      	movs	r3, #3
 800612a:	e013      	b.n	8006154 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	f003 0310 	and.w	r3, r3, #16
 8006136:	2b00      	cmp	r3, #0
 8006138:	d0a1      	beq.n	800607e <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	2212      	movs	r2, #18
 8006140:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2201      	movs	r2, #1
 8006146:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2200      	movs	r2, #0
 800614e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8006152:	2300      	movs	r3, #0
}
 8006154:	4618      	mov	r0, r3
 8006156:	3718      	adds	r7, #24
 8006158:	46bd      	mov	sp, r7
 800615a:	bd80      	pop	{r7, pc}

0800615c <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b084      	sub	sp, #16
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f003 0301 	and.w	r3, r3, #1
 800617a:	2b00      	cmp	r3, #0
 800617c:	d026      	beq.n	80061cc <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006184:	2b00      	cmp	r3, #0
 8006186:	d021      	beq.n	80061cc <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006196:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800619c:	f043 0201 	orr.w	r2, r3, #1
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	2201      	movs	r2, #1
 80061aa:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2204      	movs	r2, #4
 80061b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2200      	movs	r2, #0
 80061b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	695b      	ldr	r3, [r3, #20]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d003      	beq.n	80061cc <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	695b      	ldr	r3, [r3, #20]
 80061c8:	6878      	ldr	r0, [r7, #4]
 80061ca:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	f003 0320 	and.w	r3, r3, #32
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d026      	beq.n	8006224 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d021      	beq.n	8006224 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	681a      	ldr	r2, [r3, #0]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80061ee:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	2220      	movs	r2, #32
 80061f6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061fc:	f043 0202 	orr.w	r2, r3, #2
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2204      	movs	r2, #4
 8006208:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2200      	movs	r2, #0
 8006210:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	695b      	ldr	r3, [r3, #20]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d003      	beq.n	8006224 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	695b      	ldr	r3, [r3, #20]
 8006220:	6878      	ldr	r0, [r7, #4]
 8006222:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f003 0308 	and.w	r3, r3, #8
 800622a:	2b00      	cmp	r3, #0
 800622c:	d026      	beq.n	800627c <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006234:	2b00      	cmp	r3, #0
 8006236:	d021      	beq.n	800627c <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	681a      	ldr	r2, [r3, #0]
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006246:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	2208      	movs	r2, #8
 800624e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006254:	f043 0204 	orr.w	r2, r3, #4
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2204      	movs	r2, #4
 8006260:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2200      	movs	r2, #0
 8006268:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	695b      	ldr	r3, [r3, #20]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d003      	beq.n	800627c <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	695b      	ldr	r3, [r3, #20]
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	f003 0304 	and.w	r3, r3, #4
 8006282:	2b00      	cmp	r3, #0
 8006284:	d013      	beq.n	80062ae <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800628c:	2b00      	cmp	r3, #0
 800628e:	d00e      	beq.n	80062ae <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	681a      	ldr	r2, [r3, #0]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800629e:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	2204      	movs	r2, #4
 80062a6:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	f000 f853 	bl	8006354 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	f003 0302 	and.w	r3, r3, #2
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d024      	beq.n	8006302 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d01f      	beq.n	8006302 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	681a      	ldr	r2, [r3, #0]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80062d0:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	2202      	movs	r2, #2
 80062d8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2201      	movs	r2, #1
 80062e6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2200      	movs	r2, #0
 80062ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferCpltCallback != NULL)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	691b      	ldr	r3, [r3, #16]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d003      	beq.n	8006302 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	691b      	ldr	r3, [r3, #16]
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	f003 0310 	and.w	r3, r3, #16
 8006308:	2b00      	cmp	r3, #0
 800630a:	d01f      	beq.n	800634c <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006312:	2b00      	cmp	r3, #0
 8006314:	d01a      	beq.n	800634c <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006324:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	2210      	movs	r2, #16
 800632c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2201      	movs	r2, #1
 800633a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2200      	movs	r2, #0
 8006342:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f000 f80e 	bl	8006368 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 800634c:	bf00      	nop
 800634e:	3710      	adds	r7, #16
 8006350:	46bd      	mov	sp, r7
 8006352:	bd80      	pop	{r7, pc}

08006354 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8006354:	b480      	push	{r7}
 8006356:	b083      	sub	sp, #12
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 800635c:	bf00      	nop
 800635e:	370c      	adds	r7, #12
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr

08006368 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8006368:	b480      	push	{r7}
 800636a:	b083      	sub	sp, #12
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8006370:	bf00      	nop
 8006372:	370c      	adds	r7, #12
 8006374:	46bd      	mov	sp, r7
 8006376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637a:	4770      	bx	lr

0800637c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 800637c:	b480      	push	{r7}
 800637e:	b087      	sub	sp, #28
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
 8006384:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006394:	2b01      	cmp	r3, #1
 8006396:	d101      	bne.n	800639c <HAL_DMA2D_ConfigLayer+0x20>
 8006398:	2302      	movs	r3, #2
 800639a:	e079      	b.n	8006490 <HAL_DMA2D_ConfigLayer+0x114>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2201      	movs	r2, #1
 80063a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2202      	movs	r2, #2
 80063a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	011b      	lsls	r3, r3, #4
 80063b0:	3318      	adds	r3, #24
 80063b2:	687a      	ldr	r2, [r7, #4]
 80063b4:	4413      	add	r3, r2
 80063b6:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80063b8:	693b      	ldr	r3, [r7, #16]
 80063ba:	685a      	ldr	r2, [r3, #4]
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	041b      	lsls	r3, r3, #16
 80063c2:	4313      	orrs	r3, r2
 80063c4:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80063c6:	4b35      	ldr	r3, [pc, #212]	; (800649c <HAL_DMA2D_ConfigLayer+0x120>)
 80063c8:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80063ca:	693b      	ldr	r3, [r7, #16]
 80063cc:	685b      	ldr	r3, [r3, #4]
 80063ce:	2b0a      	cmp	r3, #10
 80063d0:	d003      	beq.n	80063da <HAL_DMA2D_ConfigLayer+0x5e>
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	685b      	ldr	r3, [r3, #4]
 80063d6:	2b09      	cmp	r3, #9
 80063d8:	d107      	bne.n	80063ea <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	68db      	ldr	r3, [r3, #12]
 80063de:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80063e2:	697a      	ldr	r2, [r7, #20]
 80063e4:	4313      	orrs	r3, r2
 80063e6:	617b      	str	r3, [r7, #20]
 80063e8:	e005      	b.n	80063f6 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	68db      	ldr	r3, [r3, #12]
 80063ee:	061b      	lsls	r3, r3, #24
 80063f0:	697a      	ldr	r2, [r7, #20]
 80063f2:	4313      	orrs	r3, r2
 80063f4:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d120      	bne.n	800643e <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	43db      	mvns	r3, r3
 8006406:	ea02 0103 	and.w	r1, r2, r3
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	697a      	ldr	r2, [r7, #20]
 8006410:	430a      	orrs	r2, r1
 8006412:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	693a      	ldr	r2, [r7, #16]
 800641a:	6812      	ldr	r2, [r2, #0]
 800641c:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800641e:	693b      	ldr	r3, [r7, #16]
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	2b0a      	cmp	r3, #10
 8006424:	d003      	beq.n	800642e <HAL_DMA2D_ConfigLayer+0xb2>
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	685b      	ldr	r3, [r3, #4]
 800642a:	2b09      	cmp	r3, #9
 800642c:	d127      	bne.n	800647e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	68da      	ldr	r2, [r3, #12]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800643a:	629a      	str	r2, [r3, #40]	; 0x28
 800643c:	e01f      	b.n	800647e <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	69da      	ldr	r2, [r3, #28]
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	43db      	mvns	r3, r3
 8006448:	ea02 0103 	and.w	r1, r2, r3
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	697a      	ldr	r2, [r7, #20]
 8006452:	430a      	orrs	r2, r1
 8006454:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	693a      	ldr	r2, [r7, #16]
 800645c:	6812      	ldr	r2, [r2, #0]
 800645e:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006460:	693b      	ldr	r3, [r7, #16]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	2b0a      	cmp	r3, #10
 8006466:	d003      	beq.n	8006470 <HAL_DMA2D_ConfigLayer+0xf4>
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	2b09      	cmp	r3, #9
 800646e:	d106      	bne.n	800647e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8006470:	693b      	ldr	r3, [r7, #16]
 8006472:	68da      	ldr	r2, [r3, #12]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800647c:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2201      	movs	r2, #1
 8006482:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2200      	movs	r2, #0
 800648a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800648e:	2300      	movs	r3, #0
}
 8006490:	4618      	mov	r0, r3
 8006492:	371c      	adds	r7, #28
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr
 800649c:	ff03000f 	.word	0xff03000f

080064a0 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b08b      	sub	sp, #44	; 0x2c
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	60f8      	str	r0, [r7, #12]
 80064a8:	60b9      	str	r1, [r7, #8]
 80064aa:	607a      	str	r2, [r7, #4]
 80064ac:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064b4:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	041a      	lsls	r2, r3, #16
 80064bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064be:	431a      	orrs	r2, r3
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	430a      	orrs	r2, r1
 80064c6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	687a      	ldr	r2, [r7, #4]
 80064ce:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80064d8:	d174      	bne.n	80065c4 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80064e0:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80064e8:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80064f0:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	b2db      	uxtb	r3, r3
 80064f6:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	689b      	ldr	r3, [r3, #8]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d108      	bne.n	8006512 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8006500:	69ba      	ldr	r2, [r7, #24]
 8006502:	69fb      	ldr	r3, [r7, #28]
 8006504:	431a      	orrs	r2, r3
 8006506:	6a3b      	ldr	r3, [r7, #32]
 8006508:	4313      	orrs	r3, r2
 800650a:	697a      	ldr	r2, [r7, #20]
 800650c:	4313      	orrs	r3, r2
 800650e:	627b      	str	r3, [r7, #36]	; 0x24
 8006510:	e053      	b.n	80065ba <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	689b      	ldr	r3, [r3, #8]
 8006516:	2b01      	cmp	r3, #1
 8006518:	d106      	bne.n	8006528 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 800651a:	69ba      	ldr	r2, [r7, #24]
 800651c:	69fb      	ldr	r3, [r7, #28]
 800651e:	4313      	orrs	r3, r2
 8006520:	697a      	ldr	r2, [r7, #20]
 8006522:	4313      	orrs	r3, r2
 8006524:	627b      	str	r3, [r7, #36]	; 0x24
 8006526:	e048      	b.n	80065ba <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	689b      	ldr	r3, [r3, #8]
 800652c:	2b02      	cmp	r3, #2
 800652e:	d111      	bne.n	8006554 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8006530:	69fb      	ldr	r3, [r7, #28]
 8006532:	0cdb      	lsrs	r3, r3, #19
 8006534:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8006536:	69bb      	ldr	r3, [r7, #24]
 8006538:	0a9b      	lsrs	r3, r3, #10
 800653a:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	08db      	lsrs	r3, r3, #3
 8006540:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8006542:	69bb      	ldr	r3, [r7, #24]
 8006544:	015a      	lsls	r2, r3, #5
 8006546:	69fb      	ldr	r3, [r7, #28]
 8006548:	02db      	lsls	r3, r3, #11
 800654a:	4313      	orrs	r3, r2
 800654c:	697a      	ldr	r2, [r7, #20]
 800654e:	4313      	orrs	r3, r2
 8006550:	627b      	str	r3, [r7, #36]	; 0x24
 8006552:	e032      	b.n	80065ba <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	689b      	ldr	r3, [r3, #8]
 8006558:	2b03      	cmp	r3, #3
 800655a:	d117      	bne.n	800658c <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 800655c:	6a3b      	ldr	r3, [r7, #32]
 800655e:	0fdb      	lsrs	r3, r3, #31
 8006560:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8006562:	69fb      	ldr	r3, [r7, #28]
 8006564:	0cdb      	lsrs	r3, r3, #19
 8006566:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8006568:	69bb      	ldr	r3, [r7, #24]
 800656a:	0adb      	lsrs	r3, r3, #11
 800656c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	08db      	lsrs	r3, r3, #3
 8006572:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8006574:	69bb      	ldr	r3, [r7, #24]
 8006576:	015a      	lsls	r2, r3, #5
 8006578:	69fb      	ldr	r3, [r7, #28]
 800657a:	029b      	lsls	r3, r3, #10
 800657c:	431a      	orrs	r2, r3
 800657e:	6a3b      	ldr	r3, [r7, #32]
 8006580:	03db      	lsls	r3, r3, #15
 8006582:	4313      	orrs	r3, r2
 8006584:	697a      	ldr	r2, [r7, #20]
 8006586:	4313      	orrs	r3, r2
 8006588:	627b      	str	r3, [r7, #36]	; 0x24
 800658a:	e016      	b.n	80065ba <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 800658c:	6a3b      	ldr	r3, [r7, #32]
 800658e:	0f1b      	lsrs	r3, r3, #28
 8006590:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8006592:	69fb      	ldr	r3, [r7, #28]
 8006594:	0d1b      	lsrs	r3, r3, #20
 8006596:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8006598:	69bb      	ldr	r3, [r7, #24]
 800659a:	0b1b      	lsrs	r3, r3, #12
 800659c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	091b      	lsrs	r3, r3, #4
 80065a2:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80065a4:	69bb      	ldr	r3, [r7, #24]
 80065a6:	011a      	lsls	r2, r3, #4
 80065a8:	69fb      	ldr	r3, [r7, #28]
 80065aa:	021b      	lsls	r3, r3, #8
 80065ac:	431a      	orrs	r2, r3
 80065ae:	6a3b      	ldr	r3, [r7, #32]
 80065b0:	031b      	lsls	r3, r3, #12
 80065b2:	4313      	orrs	r3, r2
 80065b4:	697a      	ldr	r2, [r7, #20]
 80065b6:	4313      	orrs	r3, r2
 80065b8:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065c0:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 80065c2:	e003      	b.n	80065cc <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	68ba      	ldr	r2, [r7, #8]
 80065ca:	60da      	str	r2, [r3, #12]
}
 80065cc:	bf00      	nop
 80065ce:	372c      	adds	r7, #44	; 0x2c
 80065d0:	46bd      	mov	sp, r7
 80065d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d6:	4770      	bx	lr

080065d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80065d8:	b480      	push	{r7}
 80065da:	b089      	sub	sp, #36	; 0x24
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
 80065e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80065e2:	2300      	movs	r3, #0
 80065e4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80065e6:	2300      	movs	r3, #0
 80065e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80065ea:	2300      	movs	r3, #0
 80065ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80065ee:	2300      	movs	r3, #0
 80065f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80065f2:	2300      	movs	r3, #0
 80065f4:	61fb      	str	r3, [r7, #28]
 80065f6:	e175      	b.n	80068e4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80065f8:	2201      	movs	r2, #1
 80065fa:	69fb      	ldr	r3, [r7, #28]
 80065fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006600:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	697a      	ldr	r2, [r7, #20]
 8006608:	4013      	ands	r3, r2
 800660a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800660c:	693a      	ldr	r2, [r7, #16]
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	429a      	cmp	r2, r3
 8006612:	f040 8164 	bne.w	80068de <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	f003 0303 	and.w	r3, r3, #3
 800661e:	2b01      	cmp	r3, #1
 8006620:	d005      	beq.n	800662e <HAL_GPIO_Init+0x56>
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	685b      	ldr	r3, [r3, #4]
 8006626:	f003 0303 	and.w	r3, r3, #3
 800662a:	2b02      	cmp	r3, #2
 800662c:	d130      	bne.n	8006690 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006634:	69fb      	ldr	r3, [r7, #28]
 8006636:	005b      	lsls	r3, r3, #1
 8006638:	2203      	movs	r2, #3
 800663a:	fa02 f303 	lsl.w	r3, r2, r3
 800663e:	43db      	mvns	r3, r3
 8006640:	69ba      	ldr	r2, [r7, #24]
 8006642:	4013      	ands	r3, r2
 8006644:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	68da      	ldr	r2, [r3, #12]
 800664a:	69fb      	ldr	r3, [r7, #28]
 800664c:	005b      	lsls	r3, r3, #1
 800664e:	fa02 f303 	lsl.w	r3, r2, r3
 8006652:	69ba      	ldr	r2, [r7, #24]
 8006654:	4313      	orrs	r3, r2
 8006656:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	69ba      	ldr	r2, [r7, #24]
 800665c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006664:	2201      	movs	r2, #1
 8006666:	69fb      	ldr	r3, [r7, #28]
 8006668:	fa02 f303 	lsl.w	r3, r2, r3
 800666c:	43db      	mvns	r3, r3
 800666e:	69ba      	ldr	r2, [r7, #24]
 8006670:	4013      	ands	r3, r2
 8006672:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	091b      	lsrs	r3, r3, #4
 800667a:	f003 0201 	and.w	r2, r3, #1
 800667e:	69fb      	ldr	r3, [r7, #28]
 8006680:	fa02 f303 	lsl.w	r3, r2, r3
 8006684:	69ba      	ldr	r2, [r7, #24]
 8006686:	4313      	orrs	r3, r2
 8006688:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	69ba      	ldr	r2, [r7, #24]
 800668e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	685b      	ldr	r3, [r3, #4]
 8006694:	f003 0303 	and.w	r3, r3, #3
 8006698:	2b03      	cmp	r3, #3
 800669a:	d017      	beq.n	80066cc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	68db      	ldr	r3, [r3, #12]
 80066a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80066a2:	69fb      	ldr	r3, [r7, #28]
 80066a4:	005b      	lsls	r3, r3, #1
 80066a6:	2203      	movs	r2, #3
 80066a8:	fa02 f303 	lsl.w	r3, r2, r3
 80066ac:	43db      	mvns	r3, r3
 80066ae:	69ba      	ldr	r2, [r7, #24]
 80066b0:	4013      	ands	r3, r2
 80066b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	689a      	ldr	r2, [r3, #8]
 80066b8:	69fb      	ldr	r3, [r7, #28]
 80066ba:	005b      	lsls	r3, r3, #1
 80066bc:	fa02 f303 	lsl.w	r3, r2, r3
 80066c0:	69ba      	ldr	r2, [r7, #24]
 80066c2:	4313      	orrs	r3, r2
 80066c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	69ba      	ldr	r2, [r7, #24]
 80066ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	f003 0303 	and.w	r3, r3, #3
 80066d4:	2b02      	cmp	r3, #2
 80066d6:	d123      	bne.n	8006720 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80066d8:	69fb      	ldr	r3, [r7, #28]
 80066da:	08da      	lsrs	r2, r3, #3
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	3208      	adds	r2, #8
 80066e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80066e6:	69fb      	ldr	r3, [r7, #28]
 80066e8:	f003 0307 	and.w	r3, r3, #7
 80066ec:	009b      	lsls	r3, r3, #2
 80066ee:	220f      	movs	r2, #15
 80066f0:	fa02 f303 	lsl.w	r3, r2, r3
 80066f4:	43db      	mvns	r3, r3
 80066f6:	69ba      	ldr	r2, [r7, #24]
 80066f8:	4013      	ands	r3, r2
 80066fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	691a      	ldr	r2, [r3, #16]
 8006700:	69fb      	ldr	r3, [r7, #28]
 8006702:	f003 0307 	and.w	r3, r3, #7
 8006706:	009b      	lsls	r3, r3, #2
 8006708:	fa02 f303 	lsl.w	r3, r2, r3
 800670c:	69ba      	ldr	r2, [r7, #24]
 800670e:	4313      	orrs	r3, r2
 8006710:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8006712:	69fb      	ldr	r3, [r7, #28]
 8006714:	08da      	lsrs	r2, r3, #3
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	3208      	adds	r2, #8
 800671a:	69b9      	ldr	r1, [r7, #24]
 800671c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8006726:	69fb      	ldr	r3, [r7, #28]
 8006728:	005b      	lsls	r3, r3, #1
 800672a:	2203      	movs	r2, #3
 800672c:	fa02 f303 	lsl.w	r3, r2, r3
 8006730:	43db      	mvns	r3, r3
 8006732:	69ba      	ldr	r2, [r7, #24]
 8006734:	4013      	ands	r3, r2
 8006736:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	f003 0203 	and.w	r2, r3, #3
 8006740:	69fb      	ldr	r3, [r7, #28]
 8006742:	005b      	lsls	r3, r3, #1
 8006744:	fa02 f303 	lsl.w	r3, r2, r3
 8006748:	69ba      	ldr	r2, [r7, #24]
 800674a:	4313      	orrs	r3, r2
 800674c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	69ba      	ldr	r2, [r7, #24]
 8006752:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800675c:	2b00      	cmp	r3, #0
 800675e:	f000 80be 	beq.w	80068de <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006762:	4b66      	ldr	r3, [pc, #408]	; (80068fc <HAL_GPIO_Init+0x324>)
 8006764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006766:	4a65      	ldr	r2, [pc, #404]	; (80068fc <HAL_GPIO_Init+0x324>)
 8006768:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800676c:	6453      	str	r3, [r2, #68]	; 0x44
 800676e:	4b63      	ldr	r3, [pc, #396]	; (80068fc <HAL_GPIO_Init+0x324>)
 8006770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006772:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006776:	60fb      	str	r3, [r7, #12]
 8006778:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800677a:	4a61      	ldr	r2, [pc, #388]	; (8006900 <HAL_GPIO_Init+0x328>)
 800677c:	69fb      	ldr	r3, [r7, #28]
 800677e:	089b      	lsrs	r3, r3, #2
 8006780:	3302      	adds	r3, #2
 8006782:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006786:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006788:	69fb      	ldr	r3, [r7, #28]
 800678a:	f003 0303 	and.w	r3, r3, #3
 800678e:	009b      	lsls	r3, r3, #2
 8006790:	220f      	movs	r2, #15
 8006792:	fa02 f303 	lsl.w	r3, r2, r3
 8006796:	43db      	mvns	r3, r3
 8006798:	69ba      	ldr	r2, [r7, #24]
 800679a:	4013      	ands	r3, r2
 800679c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	4a58      	ldr	r2, [pc, #352]	; (8006904 <HAL_GPIO_Init+0x32c>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d037      	beq.n	8006816 <HAL_GPIO_Init+0x23e>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	4a57      	ldr	r2, [pc, #348]	; (8006908 <HAL_GPIO_Init+0x330>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d031      	beq.n	8006812 <HAL_GPIO_Init+0x23a>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	4a56      	ldr	r2, [pc, #344]	; (800690c <HAL_GPIO_Init+0x334>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d02b      	beq.n	800680e <HAL_GPIO_Init+0x236>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	4a55      	ldr	r2, [pc, #340]	; (8006910 <HAL_GPIO_Init+0x338>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d025      	beq.n	800680a <HAL_GPIO_Init+0x232>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	4a54      	ldr	r2, [pc, #336]	; (8006914 <HAL_GPIO_Init+0x33c>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d01f      	beq.n	8006806 <HAL_GPIO_Init+0x22e>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	4a53      	ldr	r2, [pc, #332]	; (8006918 <HAL_GPIO_Init+0x340>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d019      	beq.n	8006802 <HAL_GPIO_Init+0x22a>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	4a52      	ldr	r2, [pc, #328]	; (800691c <HAL_GPIO_Init+0x344>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d013      	beq.n	80067fe <HAL_GPIO_Init+0x226>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	4a51      	ldr	r2, [pc, #324]	; (8006920 <HAL_GPIO_Init+0x348>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d00d      	beq.n	80067fa <HAL_GPIO_Init+0x222>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	4a50      	ldr	r2, [pc, #320]	; (8006924 <HAL_GPIO_Init+0x34c>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d007      	beq.n	80067f6 <HAL_GPIO_Init+0x21e>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	4a4f      	ldr	r2, [pc, #316]	; (8006928 <HAL_GPIO_Init+0x350>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d101      	bne.n	80067f2 <HAL_GPIO_Init+0x21a>
 80067ee:	2309      	movs	r3, #9
 80067f0:	e012      	b.n	8006818 <HAL_GPIO_Init+0x240>
 80067f2:	230a      	movs	r3, #10
 80067f4:	e010      	b.n	8006818 <HAL_GPIO_Init+0x240>
 80067f6:	2308      	movs	r3, #8
 80067f8:	e00e      	b.n	8006818 <HAL_GPIO_Init+0x240>
 80067fa:	2307      	movs	r3, #7
 80067fc:	e00c      	b.n	8006818 <HAL_GPIO_Init+0x240>
 80067fe:	2306      	movs	r3, #6
 8006800:	e00a      	b.n	8006818 <HAL_GPIO_Init+0x240>
 8006802:	2305      	movs	r3, #5
 8006804:	e008      	b.n	8006818 <HAL_GPIO_Init+0x240>
 8006806:	2304      	movs	r3, #4
 8006808:	e006      	b.n	8006818 <HAL_GPIO_Init+0x240>
 800680a:	2303      	movs	r3, #3
 800680c:	e004      	b.n	8006818 <HAL_GPIO_Init+0x240>
 800680e:	2302      	movs	r3, #2
 8006810:	e002      	b.n	8006818 <HAL_GPIO_Init+0x240>
 8006812:	2301      	movs	r3, #1
 8006814:	e000      	b.n	8006818 <HAL_GPIO_Init+0x240>
 8006816:	2300      	movs	r3, #0
 8006818:	69fa      	ldr	r2, [r7, #28]
 800681a:	f002 0203 	and.w	r2, r2, #3
 800681e:	0092      	lsls	r2, r2, #2
 8006820:	4093      	lsls	r3, r2
 8006822:	69ba      	ldr	r2, [r7, #24]
 8006824:	4313      	orrs	r3, r2
 8006826:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8006828:	4935      	ldr	r1, [pc, #212]	; (8006900 <HAL_GPIO_Init+0x328>)
 800682a:	69fb      	ldr	r3, [r7, #28]
 800682c:	089b      	lsrs	r3, r3, #2
 800682e:	3302      	adds	r3, #2
 8006830:	69ba      	ldr	r2, [r7, #24]
 8006832:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006836:	4b3d      	ldr	r3, [pc, #244]	; (800692c <HAL_GPIO_Init+0x354>)
 8006838:	689b      	ldr	r3, [r3, #8]
 800683a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800683c:	693b      	ldr	r3, [r7, #16]
 800683e:	43db      	mvns	r3, r3
 8006840:	69ba      	ldr	r2, [r7, #24]
 8006842:	4013      	ands	r3, r2
 8006844:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	685b      	ldr	r3, [r3, #4]
 800684a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800684e:	2b00      	cmp	r3, #0
 8006850:	d003      	beq.n	800685a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8006852:	69ba      	ldr	r2, [r7, #24]
 8006854:	693b      	ldr	r3, [r7, #16]
 8006856:	4313      	orrs	r3, r2
 8006858:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800685a:	4a34      	ldr	r2, [pc, #208]	; (800692c <HAL_GPIO_Init+0x354>)
 800685c:	69bb      	ldr	r3, [r7, #24]
 800685e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006860:	4b32      	ldr	r3, [pc, #200]	; (800692c <HAL_GPIO_Init+0x354>)
 8006862:	68db      	ldr	r3, [r3, #12]
 8006864:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	43db      	mvns	r3, r3
 800686a:	69ba      	ldr	r2, [r7, #24]
 800686c:	4013      	ands	r3, r2
 800686e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	685b      	ldr	r3, [r3, #4]
 8006874:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006878:	2b00      	cmp	r3, #0
 800687a:	d003      	beq.n	8006884 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800687c:	69ba      	ldr	r2, [r7, #24]
 800687e:	693b      	ldr	r3, [r7, #16]
 8006880:	4313      	orrs	r3, r2
 8006882:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006884:	4a29      	ldr	r2, [pc, #164]	; (800692c <HAL_GPIO_Init+0x354>)
 8006886:	69bb      	ldr	r3, [r7, #24]
 8006888:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800688a:	4b28      	ldr	r3, [pc, #160]	; (800692c <HAL_GPIO_Init+0x354>)
 800688c:	685b      	ldr	r3, [r3, #4]
 800688e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006890:	693b      	ldr	r3, [r7, #16]
 8006892:	43db      	mvns	r3, r3
 8006894:	69ba      	ldr	r2, [r7, #24]
 8006896:	4013      	ands	r3, r2
 8006898:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d003      	beq.n	80068ae <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80068a6:	69ba      	ldr	r2, [r7, #24]
 80068a8:	693b      	ldr	r3, [r7, #16]
 80068aa:	4313      	orrs	r3, r2
 80068ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80068ae:	4a1f      	ldr	r2, [pc, #124]	; (800692c <HAL_GPIO_Init+0x354>)
 80068b0:	69bb      	ldr	r3, [r7, #24]
 80068b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80068b4:	4b1d      	ldr	r3, [pc, #116]	; (800692c <HAL_GPIO_Init+0x354>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80068ba:	693b      	ldr	r3, [r7, #16]
 80068bc:	43db      	mvns	r3, r3
 80068be:	69ba      	ldr	r2, [r7, #24]
 80068c0:	4013      	ands	r3, r2
 80068c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	685b      	ldr	r3, [r3, #4]
 80068c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d003      	beq.n	80068d8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80068d0:	69ba      	ldr	r2, [r7, #24]
 80068d2:	693b      	ldr	r3, [r7, #16]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80068d8:	4a14      	ldr	r2, [pc, #80]	; (800692c <HAL_GPIO_Init+0x354>)
 80068da:	69bb      	ldr	r3, [r7, #24]
 80068dc:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80068de:	69fb      	ldr	r3, [r7, #28]
 80068e0:	3301      	adds	r3, #1
 80068e2:	61fb      	str	r3, [r7, #28]
 80068e4:	69fb      	ldr	r3, [r7, #28]
 80068e6:	2b0f      	cmp	r3, #15
 80068e8:	f67f ae86 	bls.w	80065f8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80068ec:	bf00      	nop
 80068ee:	bf00      	nop
 80068f0:	3724      	adds	r7, #36	; 0x24
 80068f2:	46bd      	mov	sp, r7
 80068f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f8:	4770      	bx	lr
 80068fa:	bf00      	nop
 80068fc:	40023800 	.word	0x40023800
 8006900:	40013800 	.word	0x40013800
 8006904:	40020000 	.word	0x40020000
 8006908:	40020400 	.word	0x40020400
 800690c:	40020800 	.word	0x40020800
 8006910:	40020c00 	.word	0x40020c00
 8006914:	40021000 	.word	0x40021000
 8006918:	40021400 	.word	0x40021400
 800691c:	40021800 	.word	0x40021800
 8006920:	40021c00 	.word	0x40021c00
 8006924:	40022000 	.word	0x40022000
 8006928:	40022400 	.word	0x40022400
 800692c:	40013c00 	.word	0x40013c00

08006930 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006930:	b480      	push	{r7}
 8006932:	b087      	sub	sp, #28
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
 8006938:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 800693a:	2300      	movs	r3, #0
 800693c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 800693e:	2300      	movs	r3, #0
 8006940:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8006942:	2300      	movs	r3, #0
 8006944:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8006946:	2300      	movs	r3, #0
 8006948:	617b      	str	r3, [r7, #20]
 800694a:	e0d9      	b.n	8006b00 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800694c:	2201      	movs	r2, #1
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	fa02 f303 	lsl.w	r3, r2, r3
 8006954:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8006956:	683a      	ldr	r2, [r7, #0]
 8006958:	693b      	ldr	r3, [r7, #16]
 800695a:	4013      	ands	r3, r2
 800695c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800695e:	68fa      	ldr	r2, [r7, #12]
 8006960:	693b      	ldr	r3, [r7, #16]
 8006962:	429a      	cmp	r2, r3
 8006964:	f040 80c9 	bne.w	8006afa <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8006968:	4a6b      	ldr	r2, [pc, #428]	; (8006b18 <HAL_GPIO_DeInit+0x1e8>)
 800696a:	697b      	ldr	r3, [r7, #20]
 800696c:	089b      	lsrs	r3, r3, #2
 800696e:	3302      	adds	r3, #2
 8006970:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006974:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	f003 0303 	and.w	r3, r3, #3
 800697c:	009b      	lsls	r3, r3, #2
 800697e:	220f      	movs	r2, #15
 8006980:	fa02 f303 	lsl.w	r3, r2, r3
 8006984:	68ba      	ldr	r2, [r7, #8]
 8006986:	4013      	ands	r3, r2
 8006988:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	4a63      	ldr	r2, [pc, #396]	; (8006b1c <HAL_GPIO_DeInit+0x1ec>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d037      	beq.n	8006a02 <HAL_GPIO_DeInit+0xd2>
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	4a62      	ldr	r2, [pc, #392]	; (8006b20 <HAL_GPIO_DeInit+0x1f0>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d031      	beq.n	80069fe <HAL_GPIO_DeInit+0xce>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	4a61      	ldr	r2, [pc, #388]	; (8006b24 <HAL_GPIO_DeInit+0x1f4>)
 800699e:	4293      	cmp	r3, r2
 80069a0:	d02b      	beq.n	80069fa <HAL_GPIO_DeInit+0xca>
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	4a60      	ldr	r2, [pc, #384]	; (8006b28 <HAL_GPIO_DeInit+0x1f8>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d025      	beq.n	80069f6 <HAL_GPIO_DeInit+0xc6>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	4a5f      	ldr	r2, [pc, #380]	; (8006b2c <HAL_GPIO_DeInit+0x1fc>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d01f      	beq.n	80069f2 <HAL_GPIO_DeInit+0xc2>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	4a5e      	ldr	r2, [pc, #376]	; (8006b30 <HAL_GPIO_DeInit+0x200>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d019      	beq.n	80069ee <HAL_GPIO_DeInit+0xbe>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	4a5d      	ldr	r2, [pc, #372]	; (8006b34 <HAL_GPIO_DeInit+0x204>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d013      	beq.n	80069ea <HAL_GPIO_DeInit+0xba>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	4a5c      	ldr	r2, [pc, #368]	; (8006b38 <HAL_GPIO_DeInit+0x208>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d00d      	beq.n	80069e6 <HAL_GPIO_DeInit+0xb6>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	4a5b      	ldr	r2, [pc, #364]	; (8006b3c <HAL_GPIO_DeInit+0x20c>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d007      	beq.n	80069e2 <HAL_GPIO_DeInit+0xb2>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	4a5a      	ldr	r2, [pc, #360]	; (8006b40 <HAL_GPIO_DeInit+0x210>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d101      	bne.n	80069de <HAL_GPIO_DeInit+0xae>
 80069da:	2309      	movs	r3, #9
 80069dc:	e012      	b.n	8006a04 <HAL_GPIO_DeInit+0xd4>
 80069de:	230a      	movs	r3, #10
 80069e0:	e010      	b.n	8006a04 <HAL_GPIO_DeInit+0xd4>
 80069e2:	2308      	movs	r3, #8
 80069e4:	e00e      	b.n	8006a04 <HAL_GPIO_DeInit+0xd4>
 80069e6:	2307      	movs	r3, #7
 80069e8:	e00c      	b.n	8006a04 <HAL_GPIO_DeInit+0xd4>
 80069ea:	2306      	movs	r3, #6
 80069ec:	e00a      	b.n	8006a04 <HAL_GPIO_DeInit+0xd4>
 80069ee:	2305      	movs	r3, #5
 80069f0:	e008      	b.n	8006a04 <HAL_GPIO_DeInit+0xd4>
 80069f2:	2304      	movs	r3, #4
 80069f4:	e006      	b.n	8006a04 <HAL_GPIO_DeInit+0xd4>
 80069f6:	2303      	movs	r3, #3
 80069f8:	e004      	b.n	8006a04 <HAL_GPIO_DeInit+0xd4>
 80069fa:	2302      	movs	r3, #2
 80069fc:	e002      	b.n	8006a04 <HAL_GPIO_DeInit+0xd4>
 80069fe:	2301      	movs	r3, #1
 8006a00:	e000      	b.n	8006a04 <HAL_GPIO_DeInit+0xd4>
 8006a02:	2300      	movs	r3, #0
 8006a04:	697a      	ldr	r2, [r7, #20]
 8006a06:	f002 0203 	and.w	r2, r2, #3
 8006a0a:	0092      	lsls	r2, r2, #2
 8006a0c:	4093      	lsls	r3, r2
 8006a0e:	68ba      	ldr	r2, [r7, #8]
 8006a10:	429a      	cmp	r2, r3
 8006a12:	d132      	bne.n	8006a7a <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8006a14:	4b4b      	ldr	r3, [pc, #300]	; (8006b44 <HAL_GPIO_DeInit+0x214>)
 8006a16:	681a      	ldr	r2, [r3, #0]
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	43db      	mvns	r3, r3
 8006a1c:	4949      	ldr	r1, [pc, #292]	; (8006b44 <HAL_GPIO_DeInit+0x214>)
 8006a1e:	4013      	ands	r3, r2
 8006a20:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8006a22:	4b48      	ldr	r3, [pc, #288]	; (8006b44 <HAL_GPIO_DeInit+0x214>)
 8006a24:	685a      	ldr	r2, [r3, #4]
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	43db      	mvns	r3, r3
 8006a2a:	4946      	ldr	r1, [pc, #280]	; (8006b44 <HAL_GPIO_DeInit+0x214>)
 8006a2c:	4013      	ands	r3, r2
 8006a2e:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8006a30:	4b44      	ldr	r3, [pc, #272]	; (8006b44 <HAL_GPIO_DeInit+0x214>)
 8006a32:	68da      	ldr	r2, [r3, #12]
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	43db      	mvns	r3, r3
 8006a38:	4942      	ldr	r1, [pc, #264]	; (8006b44 <HAL_GPIO_DeInit+0x214>)
 8006a3a:	4013      	ands	r3, r2
 8006a3c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8006a3e:	4b41      	ldr	r3, [pc, #260]	; (8006b44 <HAL_GPIO_DeInit+0x214>)
 8006a40:	689a      	ldr	r2, [r3, #8]
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	43db      	mvns	r3, r3
 8006a46:	493f      	ldr	r1, [pc, #252]	; (8006b44 <HAL_GPIO_DeInit+0x214>)
 8006a48:	4013      	ands	r3, r2
 8006a4a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	f003 0303 	and.w	r3, r3, #3
 8006a52:	009b      	lsls	r3, r3, #2
 8006a54:	220f      	movs	r2, #15
 8006a56:	fa02 f303 	lsl.w	r3, r2, r3
 8006a5a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8006a5c:	4a2e      	ldr	r2, [pc, #184]	; (8006b18 <HAL_GPIO_DeInit+0x1e8>)
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	089b      	lsrs	r3, r3, #2
 8006a62:	3302      	adds	r3, #2
 8006a64:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	43da      	mvns	r2, r3
 8006a6c:	482a      	ldr	r0, [pc, #168]	; (8006b18 <HAL_GPIO_DeInit+0x1e8>)
 8006a6e:	697b      	ldr	r3, [r7, #20]
 8006a70:	089b      	lsrs	r3, r3, #2
 8006a72:	400a      	ands	r2, r1
 8006a74:	3302      	adds	r3, #2
 8006a76:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681a      	ldr	r2, [r3, #0]
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	005b      	lsls	r3, r3, #1
 8006a82:	2103      	movs	r1, #3
 8006a84:	fa01 f303 	lsl.w	r3, r1, r3
 8006a88:	43db      	mvns	r3, r3
 8006a8a:	401a      	ands	r2, r3
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8006a90:	697b      	ldr	r3, [r7, #20]
 8006a92:	08da      	lsrs	r2, r3, #3
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	3208      	adds	r2, #8
 8006a98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	f003 0307 	and.w	r3, r3, #7
 8006aa2:	009b      	lsls	r3, r3, #2
 8006aa4:	220f      	movs	r2, #15
 8006aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8006aaa:	43db      	mvns	r3, r3
 8006aac:	697a      	ldr	r2, [r7, #20]
 8006aae:	08d2      	lsrs	r2, r2, #3
 8006ab0:	4019      	ands	r1, r3
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	3208      	adds	r2, #8
 8006ab6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	68da      	ldr	r2, [r3, #12]
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	005b      	lsls	r3, r3, #1
 8006ac2:	2103      	movs	r1, #3
 8006ac4:	fa01 f303 	lsl.w	r3, r1, r3
 8006ac8:	43db      	mvns	r3, r3
 8006aca:	401a      	ands	r2, r3
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	685a      	ldr	r2, [r3, #4]
 8006ad4:	2101      	movs	r1, #1
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	fa01 f303 	lsl.w	r3, r1, r3
 8006adc:	43db      	mvns	r3, r3
 8006ade:	401a      	ands	r2, r3
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	689a      	ldr	r2, [r3, #8]
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	005b      	lsls	r3, r3, #1
 8006aec:	2103      	movs	r1, #3
 8006aee:	fa01 f303 	lsl.w	r3, r1, r3
 8006af2:	43db      	mvns	r3, r3
 8006af4:	401a      	ands	r2, r3
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 8006afa:	697b      	ldr	r3, [r7, #20]
 8006afc:	3301      	adds	r3, #1
 8006afe:	617b      	str	r3, [r7, #20]
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	2b0f      	cmp	r3, #15
 8006b04:	f67f af22 	bls.w	800694c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8006b08:	bf00      	nop
 8006b0a:	bf00      	nop
 8006b0c:	371c      	adds	r7, #28
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b14:	4770      	bx	lr
 8006b16:	bf00      	nop
 8006b18:	40013800 	.word	0x40013800
 8006b1c:	40020000 	.word	0x40020000
 8006b20:	40020400 	.word	0x40020400
 8006b24:	40020800 	.word	0x40020800
 8006b28:	40020c00 	.word	0x40020c00
 8006b2c:	40021000 	.word	0x40021000
 8006b30:	40021400 	.word	0x40021400
 8006b34:	40021800 	.word	0x40021800
 8006b38:	40021c00 	.word	0x40021c00
 8006b3c:	40022000 	.word	0x40022000
 8006b40:	40022400 	.word	0x40022400
 8006b44:	40013c00 	.word	0x40013c00

08006b48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b083      	sub	sp, #12
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
 8006b50:	460b      	mov	r3, r1
 8006b52:	807b      	strh	r3, [r7, #2]
 8006b54:	4613      	mov	r3, r2
 8006b56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006b58:	787b      	ldrb	r3, [r7, #1]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d003      	beq.n	8006b66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006b5e:	887a      	ldrh	r2, [r7, #2]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8006b64:	e003      	b.n	8006b6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8006b66:	887b      	ldrh	r3, [r7, #2]
 8006b68:	041a      	lsls	r2, r3, #16
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	619a      	str	r2, [r3, #24]
}
 8006b6e:	bf00      	nop
 8006b70:	370c      	adds	r7, #12
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr

08006b7a <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006b7a:	b480      	push	{r7}
 8006b7c:	b085      	sub	sp, #20
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	6078      	str	r0, [r7, #4]
 8006b82:	460b      	mov	r3, r1
 8006b84:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	695b      	ldr	r3, [r3, #20]
 8006b8a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006b8c:	887a      	ldrh	r2, [r7, #2]
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	4013      	ands	r3, r2
 8006b92:	041a      	lsls	r2, r3, #16
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	43d9      	mvns	r1, r3
 8006b98:	887b      	ldrh	r3, [r7, #2]
 8006b9a:	400b      	ands	r3, r1
 8006b9c:	431a      	orrs	r2, r3
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	619a      	str	r2, [r3, #24]
}
 8006ba2:	bf00      	nop
 8006ba4:	3714      	adds	r7, #20
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bac:	4770      	bx	lr
	...

08006bb0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b082      	sub	sp, #8
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006bba:	4b08      	ldr	r3, [pc, #32]	; (8006bdc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006bbc:	695a      	ldr	r2, [r3, #20]
 8006bbe:	88fb      	ldrh	r3, [r7, #6]
 8006bc0:	4013      	ands	r3, r2
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d006      	beq.n	8006bd4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006bc6:	4a05      	ldr	r2, [pc, #20]	; (8006bdc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006bc8:	88fb      	ldrh	r3, [r7, #6]
 8006bca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006bcc:	88fb      	ldrh	r3, [r7, #6]
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f7fb fb96 	bl	8002300 <HAL_GPIO_EXTI_Callback>
  }
}
 8006bd4:	bf00      	nop
 8006bd6:	3708      	adds	r7, #8
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}
 8006bdc:	40013c00 	.word	0x40013c00

08006be0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b082      	sub	sp, #8
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d101      	bne.n	8006bf2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	e07f      	b.n	8006cf2 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006bf8:	b2db      	uxtb	r3, r3
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d106      	bne.n	8006c0c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2200      	movs	r2, #0
 8006c02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f7fd fbde 	bl	80043c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2224      	movs	r2, #36	; 0x24
 8006c10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	681a      	ldr	r2, [r3, #0]
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f022 0201 	bic.w	r2, r2, #1
 8006c22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	685a      	ldr	r2, [r3, #4]
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006c30:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	689a      	ldr	r2, [r3, #8]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006c40:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	68db      	ldr	r3, [r3, #12]
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	d107      	bne.n	8006c5a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	689a      	ldr	r2, [r3, #8]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006c56:	609a      	str	r2, [r3, #8]
 8006c58:	e006      	b.n	8006c68 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	689a      	ldr	r2, [r3, #8]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006c66:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	68db      	ldr	r3, [r3, #12]
 8006c6c:	2b02      	cmp	r3, #2
 8006c6e:	d104      	bne.n	8006c7a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006c78:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	6859      	ldr	r1, [r3, #4]
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681a      	ldr	r2, [r3, #0]
 8006c84:	4b1d      	ldr	r3, [pc, #116]	; (8006cfc <HAL_I2C_Init+0x11c>)
 8006c86:	430b      	orrs	r3, r1
 8006c88:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	68da      	ldr	r2, [r3, #12]
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006c98:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	691a      	ldr	r2, [r3, #16]
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	695b      	ldr	r3, [r3, #20]
 8006ca2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	699b      	ldr	r3, [r3, #24]
 8006caa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	430a      	orrs	r2, r1
 8006cb2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	69d9      	ldr	r1, [r3, #28]
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6a1a      	ldr	r2, [r3, #32]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	430a      	orrs	r2, r1
 8006cc2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	681a      	ldr	r2, [r3, #0]
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f042 0201 	orr.w	r2, r2, #1
 8006cd2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2220      	movs	r2, #32
 8006cde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2200      	movs	r2, #0
 8006cec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006cf0:	2300      	movs	r3, #0
}
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	3708      	adds	r7, #8
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bd80      	pop	{r7, pc}
 8006cfa:	bf00      	nop
 8006cfc:	02008000 	.word	0x02008000

08006d00 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b082      	sub	sp, #8
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d101      	bne.n	8006d12 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8006d0e:	2301      	movs	r3, #1
 8006d10:	e021      	b.n	8006d56 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2224      	movs	r2, #36	; 0x24
 8006d16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	681a      	ldr	r2, [r3, #0]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f022 0201 	bic.w	r2, r2, #1
 8006d28:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8006d2a:	6878      	ldr	r0, [r7, #4]
 8006d2c:	f7fd fbf4 	bl	8004518 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2200      	movs	r2, #0
 8006d34:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2200      	movs	r2, #0
 8006d42:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2200      	movs	r2, #0
 8006d48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006d54:	2300      	movs	r3, #0
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	3708      	adds	r7, #8
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}
	...

08006d60 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b088      	sub	sp, #32
 8006d64:	af02      	add	r7, sp, #8
 8006d66:	60f8      	str	r0, [r7, #12]
 8006d68:	4608      	mov	r0, r1
 8006d6a:	4611      	mov	r1, r2
 8006d6c:	461a      	mov	r2, r3
 8006d6e:	4603      	mov	r3, r0
 8006d70:	817b      	strh	r3, [r7, #10]
 8006d72:	460b      	mov	r3, r1
 8006d74:	813b      	strh	r3, [r7, #8]
 8006d76:	4613      	mov	r3, r2
 8006d78:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d80:	b2db      	uxtb	r3, r3
 8006d82:	2b20      	cmp	r3, #32
 8006d84:	f040 80f9 	bne.w	8006f7a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d88:	6a3b      	ldr	r3, [r7, #32]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d002      	beq.n	8006d94 <HAL_I2C_Mem_Write+0x34>
 8006d8e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d105      	bne.n	8006da0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006d9a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	e0ed      	b.n	8006f7c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006da6:	2b01      	cmp	r3, #1
 8006da8:	d101      	bne.n	8006dae <HAL_I2C_Mem_Write+0x4e>
 8006daa:	2302      	movs	r3, #2
 8006dac:	e0e6      	b.n	8006f7c <HAL_I2C_Mem_Write+0x21c>
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2201      	movs	r2, #1
 8006db2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006db6:	f7fe f8cf 	bl	8004f58 <HAL_GetTick>
 8006dba:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	9300      	str	r3, [sp, #0]
 8006dc0:	2319      	movs	r3, #25
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006dc8:	68f8      	ldr	r0, [r7, #12]
 8006dca:	f000 fad1 	bl	8007370 <I2C_WaitOnFlagUntilTimeout>
 8006dce:	4603      	mov	r3, r0
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d001      	beq.n	8006dd8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	e0d1      	b.n	8006f7c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	2221      	movs	r2, #33	; 0x21
 8006ddc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	2240      	movs	r2, #64	; 0x40
 8006de4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	2200      	movs	r2, #0
 8006dec:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	6a3a      	ldr	r2, [r7, #32]
 8006df2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006df8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006e00:	88f8      	ldrh	r0, [r7, #6]
 8006e02:	893a      	ldrh	r2, [r7, #8]
 8006e04:	8979      	ldrh	r1, [r7, #10]
 8006e06:	697b      	ldr	r3, [r7, #20]
 8006e08:	9301      	str	r3, [sp, #4]
 8006e0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e0c:	9300      	str	r3, [sp, #0]
 8006e0e:	4603      	mov	r3, r0
 8006e10:	68f8      	ldr	r0, [r7, #12]
 8006e12:	f000 f9e1 	bl	80071d8 <I2C_RequestMemoryWrite>
 8006e16:	4603      	mov	r3, r0
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d005      	beq.n	8006e28 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006e24:	2301      	movs	r3, #1
 8006e26:	e0a9      	b.n	8006f7c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e2c:	b29b      	uxth	r3, r3
 8006e2e:	2bff      	cmp	r3, #255	; 0xff
 8006e30:	d90e      	bls.n	8006e50 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	22ff      	movs	r2, #255	; 0xff
 8006e36:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e3c:	b2da      	uxtb	r2, r3
 8006e3e:	8979      	ldrh	r1, [r7, #10]
 8006e40:	2300      	movs	r3, #0
 8006e42:	9300      	str	r3, [sp, #0]
 8006e44:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006e48:	68f8      	ldr	r0, [r7, #12]
 8006e4a:	f000 fc39 	bl	80076c0 <I2C_TransferConfig>
 8006e4e:	e00f      	b.n	8006e70 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e54:	b29a      	uxth	r2, r3
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e5e:	b2da      	uxtb	r2, r3
 8006e60:	8979      	ldrh	r1, [r7, #10]
 8006e62:	2300      	movs	r3, #0
 8006e64:	9300      	str	r3, [sp, #0]
 8006e66:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006e6a:	68f8      	ldr	r0, [r7, #12]
 8006e6c:	f000 fc28 	bl	80076c0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e70:	697a      	ldr	r2, [r7, #20]
 8006e72:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006e74:	68f8      	ldr	r0, [r7, #12]
 8006e76:	f000 fabb 	bl	80073f0 <I2C_WaitOnTXISFlagUntilTimeout>
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d001      	beq.n	8006e84 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006e80:	2301      	movs	r3, #1
 8006e82:	e07b      	b.n	8006f7c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e88:	781a      	ldrb	r2, [r3, #0]
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e94:	1c5a      	adds	r2, r3, #1
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e9e:	b29b      	uxth	r3, r3
 8006ea0:	3b01      	subs	r3, #1
 8006ea2:	b29a      	uxth	r2, r3
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006eac:	3b01      	subs	r3, #1
 8006eae:	b29a      	uxth	r2, r3
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eb8:	b29b      	uxth	r3, r3
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d034      	beq.n	8006f28 <HAL_I2C_Mem_Write+0x1c8>
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d130      	bne.n	8006f28 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006ec6:	697b      	ldr	r3, [r7, #20]
 8006ec8:	9300      	str	r3, [sp, #0]
 8006eca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ecc:	2200      	movs	r2, #0
 8006ece:	2180      	movs	r1, #128	; 0x80
 8006ed0:	68f8      	ldr	r0, [r7, #12]
 8006ed2:	f000 fa4d 	bl	8007370 <I2C_WaitOnFlagUntilTimeout>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d001      	beq.n	8006ee0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006edc:	2301      	movs	r3, #1
 8006ede:	e04d      	b.n	8006f7c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ee4:	b29b      	uxth	r3, r3
 8006ee6:	2bff      	cmp	r3, #255	; 0xff
 8006ee8:	d90e      	bls.n	8006f08 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	22ff      	movs	r2, #255	; 0xff
 8006eee:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ef4:	b2da      	uxtb	r2, r3
 8006ef6:	8979      	ldrh	r1, [r7, #10]
 8006ef8:	2300      	movs	r3, #0
 8006efa:	9300      	str	r3, [sp, #0]
 8006efc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006f00:	68f8      	ldr	r0, [r7, #12]
 8006f02:	f000 fbdd 	bl	80076c0 <I2C_TransferConfig>
 8006f06:	e00f      	b.n	8006f28 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f0c:	b29a      	uxth	r2, r3
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f16:	b2da      	uxtb	r2, r3
 8006f18:	8979      	ldrh	r1, [r7, #10]
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	9300      	str	r3, [sp, #0]
 8006f1e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006f22:	68f8      	ldr	r0, [r7, #12]
 8006f24:	f000 fbcc 	bl	80076c0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f2c:	b29b      	uxth	r3, r3
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d19e      	bne.n	8006e70 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f32:	697a      	ldr	r2, [r7, #20]
 8006f34:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006f36:	68f8      	ldr	r0, [r7, #12]
 8006f38:	f000 fa9a 	bl	8007470 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d001      	beq.n	8006f46 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006f42:	2301      	movs	r3, #1
 8006f44:	e01a      	b.n	8006f7c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	2220      	movs	r2, #32
 8006f4c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	6859      	ldr	r1, [r3, #4]
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681a      	ldr	r2, [r3, #0]
 8006f58:	4b0a      	ldr	r3, [pc, #40]	; (8006f84 <HAL_I2C_Mem_Write+0x224>)
 8006f5a:	400b      	ands	r3, r1
 8006f5c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	2220      	movs	r2, #32
 8006f62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2200      	movs	r2, #0
 8006f6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	2200      	movs	r2, #0
 8006f72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006f76:	2300      	movs	r3, #0
 8006f78:	e000      	b.n	8006f7c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006f7a:	2302      	movs	r3, #2
  }
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3718      	adds	r7, #24
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}
 8006f84:	fe00e800 	.word	0xfe00e800

08006f88 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b088      	sub	sp, #32
 8006f8c:	af02      	add	r7, sp, #8
 8006f8e:	60f8      	str	r0, [r7, #12]
 8006f90:	4608      	mov	r0, r1
 8006f92:	4611      	mov	r1, r2
 8006f94:	461a      	mov	r2, r3
 8006f96:	4603      	mov	r3, r0
 8006f98:	817b      	strh	r3, [r7, #10]
 8006f9a:	460b      	mov	r3, r1
 8006f9c:	813b      	strh	r3, [r7, #8]
 8006f9e:	4613      	mov	r3, r2
 8006fa0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006fa8:	b2db      	uxtb	r3, r3
 8006faa:	2b20      	cmp	r3, #32
 8006fac:	f040 80fd 	bne.w	80071aa <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006fb0:	6a3b      	ldr	r3, [r7, #32]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d002      	beq.n	8006fbc <HAL_I2C_Mem_Read+0x34>
 8006fb6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d105      	bne.n	8006fc8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006fc2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	e0f1      	b.n	80071ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006fce:	2b01      	cmp	r3, #1
 8006fd0:	d101      	bne.n	8006fd6 <HAL_I2C_Mem_Read+0x4e>
 8006fd2:	2302      	movs	r3, #2
 8006fd4:	e0ea      	b.n	80071ac <HAL_I2C_Mem_Read+0x224>
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2201      	movs	r2, #1
 8006fda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006fde:	f7fd ffbb 	bl	8004f58 <HAL_GetTick>
 8006fe2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	9300      	str	r3, [sp, #0]
 8006fe8:	2319      	movs	r3, #25
 8006fea:	2201      	movs	r2, #1
 8006fec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006ff0:	68f8      	ldr	r0, [r7, #12]
 8006ff2:	f000 f9bd 	bl	8007370 <I2C_WaitOnFlagUntilTimeout>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d001      	beq.n	8007000 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	e0d5      	b.n	80071ac <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2222      	movs	r2, #34	; 0x22
 8007004:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	2240      	movs	r2, #64	; 0x40
 800700c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	2200      	movs	r2, #0
 8007014:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	6a3a      	ldr	r2, [r7, #32]
 800701a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007020:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	2200      	movs	r2, #0
 8007026:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007028:	88f8      	ldrh	r0, [r7, #6]
 800702a:	893a      	ldrh	r2, [r7, #8]
 800702c:	8979      	ldrh	r1, [r7, #10]
 800702e:	697b      	ldr	r3, [r7, #20]
 8007030:	9301      	str	r3, [sp, #4]
 8007032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007034:	9300      	str	r3, [sp, #0]
 8007036:	4603      	mov	r3, r0
 8007038:	68f8      	ldr	r0, [r7, #12]
 800703a:	f000 f921 	bl	8007280 <I2C_RequestMemoryRead>
 800703e:	4603      	mov	r3, r0
 8007040:	2b00      	cmp	r3, #0
 8007042:	d005      	beq.n	8007050 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	2200      	movs	r2, #0
 8007048:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800704c:	2301      	movs	r3, #1
 800704e:	e0ad      	b.n	80071ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007054:	b29b      	uxth	r3, r3
 8007056:	2bff      	cmp	r3, #255	; 0xff
 8007058:	d90e      	bls.n	8007078 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	22ff      	movs	r2, #255	; 0xff
 800705e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007064:	b2da      	uxtb	r2, r3
 8007066:	8979      	ldrh	r1, [r7, #10]
 8007068:	4b52      	ldr	r3, [pc, #328]	; (80071b4 <HAL_I2C_Mem_Read+0x22c>)
 800706a:	9300      	str	r3, [sp, #0]
 800706c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007070:	68f8      	ldr	r0, [r7, #12]
 8007072:	f000 fb25 	bl	80076c0 <I2C_TransferConfig>
 8007076:	e00f      	b.n	8007098 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800707c:	b29a      	uxth	r2, r3
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007086:	b2da      	uxtb	r2, r3
 8007088:	8979      	ldrh	r1, [r7, #10]
 800708a:	4b4a      	ldr	r3, [pc, #296]	; (80071b4 <HAL_I2C_Mem_Read+0x22c>)
 800708c:	9300      	str	r3, [sp, #0]
 800708e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007092:	68f8      	ldr	r0, [r7, #12]
 8007094:	f000 fb14 	bl	80076c0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8007098:	697b      	ldr	r3, [r7, #20]
 800709a:	9300      	str	r3, [sp, #0]
 800709c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800709e:	2200      	movs	r2, #0
 80070a0:	2104      	movs	r1, #4
 80070a2:	68f8      	ldr	r0, [r7, #12]
 80070a4:	f000 f964 	bl	8007370 <I2C_WaitOnFlagUntilTimeout>
 80070a8:	4603      	mov	r3, r0
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d001      	beq.n	80070b2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80070ae:	2301      	movs	r3, #1
 80070b0:	e07c      	b.n	80071ac <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070bc:	b2d2      	uxtb	r2, r2
 80070be:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070c4:	1c5a      	adds	r2, r3, #1
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070ce:	3b01      	subs	r3, #1
 80070d0:	b29a      	uxth	r2, r3
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070da:	b29b      	uxth	r3, r3
 80070dc:	3b01      	subs	r3, #1
 80070de:	b29a      	uxth	r2, r3
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070e8:	b29b      	uxth	r3, r3
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d034      	beq.n	8007158 <HAL_I2C_Mem_Read+0x1d0>
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d130      	bne.n	8007158 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80070f6:	697b      	ldr	r3, [r7, #20]
 80070f8:	9300      	str	r3, [sp, #0]
 80070fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070fc:	2200      	movs	r2, #0
 80070fe:	2180      	movs	r1, #128	; 0x80
 8007100:	68f8      	ldr	r0, [r7, #12]
 8007102:	f000 f935 	bl	8007370 <I2C_WaitOnFlagUntilTimeout>
 8007106:	4603      	mov	r3, r0
 8007108:	2b00      	cmp	r3, #0
 800710a:	d001      	beq.n	8007110 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800710c:	2301      	movs	r3, #1
 800710e:	e04d      	b.n	80071ac <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007114:	b29b      	uxth	r3, r3
 8007116:	2bff      	cmp	r3, #255	; 0xff
 8007118:	d90e      	bls.n	8007138 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	22ff      	movs	r2, #255	; 0xff
 800711e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007124:	b2da      	uxtb	r2, r3
 8007126:	8979      	ldrh	r1, [r7, #10]
 8007128:	2300      	movs	r3, #0
 800712a:	9300      	str	r3, [sp, #0]
 800712c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007130:	68f8      	ldr	r0, [r7, #12]
 8007132:	f000 fac5 	bl	80076c0 <I2C_TransferConfig>
 8007136:	e00f      	b.n	8007158 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800713c:	b29a      	uxth	r2, r3
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007146:	b2da      	uxtb	r2, r3
 8007148:	8979      	ldrh	r1, [r7, #10]
 800714a:	2300      	movs	r3, #0
 800714c:	9300      	str	r3, [sp, #0]
 800714e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007152:	68f8      	ldr	r0, [r7, #12]
 8007154:	f000 fab4 	bl	80076c0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800715c:	b29b      	uxth	r3, r3
 800715e:	2b00      	cmp	r3, #0
 8007160:	d19a      	bne.n	8007098 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007162:	697a      	ldr	r2, [r7, #20]
 8007164:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007166:	68f8      	ldr	r0, [r7, #12]
 8007168:	f000 f982 	bl	8007470 <I2C_WaitOnSTOPFlagUntilTimeout>
 800716c:	4603      	mov	r3, r0
 800716e:	2b00      	cmp	r3, #0
 8007170:	d001      	beq.n	8007176 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8007172:	2301      	movs	r3, #1
 8007174:	e01a      	b.n	80071ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	2220      	movs	r2, #32
 800717c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	6859      	ldr	r1, [r3, #4]
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681a      	ldr	r2, [r3, #0]
 8007188:	4b0b      	ldr	r3, [pc, #44]	; (80071b8 <HAL_I2C_Mem_Read+0x230>)
 800718a:	400b      	ands	r3, r1
 800718c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	2220      	movs	r2, #32
 8007192:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	2200      	movs	r2, #0
 800719a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	2200      	movs	r2, #0
 80071a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80071a6:	2300      	movs	r3, #0
 80071a8:	e000      	b.n	80071ac <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80071aa:	2302      	movs	r3, #2
  }
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	3718      	adds	r7, #24
 80071b0:	46bd      	mov	sp, r7
 80071b2:	bd80      	pop	{r7, pc}
 80071b4:	80002400 	.word	0x80002400
 80071b8:	fe00e800 	.word	0xfe00e800

080071bc <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80071bc:	b480      	push	{r7}
 80071be:	b083      	sub	sp, #12
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80071ca:	b2db      	uxtb	r3, r3
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	370c      	adds	r7, #12
 80071d0:	46bd      	mov	sp, r7
 80071d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d6:	4770      	bx	lr

080071d8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b086      	sub	sp, #24
 80071dc:	af02      	add	r7, sp, #8
 80071de:	60f8      	str	r0, [r7, #12]
 80071e0:	4608      	mov	r0, r1
 80071e2:	4611      	mov	r1, r2
 80071e4:	461a      	mov	r2, r3
 80071e6:	4603      	mov	r3, r0
 80071e8:	817b      	strh	r3, [r7, #10]
 80071ea:	460b      	mov	r3, r1
 80071ec:	813b      	strh	r3, [r7, #8]
 80071ee:	4613      	mov	r3, r2
 80071f0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80071f2:	88fb      	ldrh	r3, [r7, #6]
 80071f4:	b2da      	uxtb	r2, r3
 80071f6:	8979      	ldrh	r1, [r7, #10]
 80071f8:	4b20      	ldr	r3, [pc, #128]	; (800727c <I2C_RequestMemoryWrite+0xa4>)
 80071fa:	9300      	str	r3, [sp, #0]
 80071fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007200:	68f8      	ldr	r0, [r7, #12]
 8007202:	f000 fa5d 	bl	80076c0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007206:	69fa      	ldr	r2, [r7, #28]
 8007208:	69b9      	ldr	r1, [r7, #24]
 800720a:	68f8      	ldr	r0, [r7, #12]
 800720c:	f000 f8f0 	bl	80073f0 <I2C_WaitOnTXISFlagUntilTimeout>
 8007210:	4603      	mov	r3, r0
 8007212:	2b00      	cmp	r3, #0
 8007214:	d001      	beq.n	800721a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007216:	2301      	movs	r3, #1
 8007218:	e02c      	b.n	8007274 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800721a:	88fb      	ldrh	r3, [r7, #6]
 800721c:	2b01      	cmp	r3, #1
 800721e:	d105      	bne.n	800722c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007220:	893b      	ldrh	r3, [r7, #8]
 8007222:	b2da      	uxtb	r2, r3
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	629a      	str	r2, [r3, #40]	; 0x28
 800722a:	e015      	b.n	8007258 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800722c:	893b      	ldrh	r3, [r7, #8]
 800722e:	0a1b      	lsrs	r3, r3, #8
 8007230:	b29b      	uxth	r3, r3
 8007232:	b2da      	uxtb	r2, r3
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800723a:	69fa      	ldr	r2, [r7, #28]
 800723c:	69b9      	ldr	r1, [r7, #24]
 800723e:	68f8      	ldr	r0, [r7, #12]
 8007240:	f000 f8d6 	bl	80073f0 <I2C_WaitOnTXISFlagUntilTimeout>
 8007244:	4603      	mov	r3, r0
 8007246:	2b00      	cmp	r3, #0
 8007248:	d001      	beq.n	800724e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800724a:	2301      	movs	r3, #1
 800724c:	e012      	b.n	8007274 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800724e:	893b      	ldrh	r3, [r7, #8]
 8007250:	b2da      	uxtb	r2, r3
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007258:	69fb      	ldr	r3, [r7, #28]
 800725a:	9300      	str	r3, [sp, #0]
 800725c:	69bb      	ldr	r3, [r7, #24]
 800725e:	2200      	movs	r2, #0
 8007260:	2180      	movs	r1, #128	; 0x80
 8007262:	68f8      	ldr	r0, [r7, #12]
 8007264:	f000 f884 	bl	8007370 <I2C_WaitOnFlagUntilTimeout>
 8007268:	4603      	mov	r3, r0
 800726a:	2b00      	cmp	r3, #0
 800726c:	d001      	beq.n	8007272 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800726e:	2301      	movs	r3, #1
 8007270:	e000      	b.n	8007274 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007272:	2300      	movs	r3, #0
}
 8007274:	4618      	mov	r0, r3
 8007276:	3710      	adds	r7, #16
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}
 800727c:	80002000 	.word	0x80002000

08007280 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b086      	sub	sp, #24
 8007284:	af02      	add	r7, sp, #8
 8007286:	60f8      	str	r0, [r7, #12]
 8007288:	4608      	mov	r0, r1
 800728a:	4611      	mov	r1, r2
 800728c:	461a      	mov	r2, r3
 800728e:	4603      	mov	r3, r0
 8007290:	817b      	strh	r3, [r7, #10]
 8007292:	460b      	mov	r3, r1
 8007294:	813b      	strh	r3, [r7, #8]
 8007296:	4613      	mov	r3, r2
 8007298:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800729a:	88fb      	ldrh	r3, [r7, #6]
 800729c:	b2da      	uxtb	r2, r3
 800729e:	8979      	ldrh	r1, [r7, #10]
 80072a0:	4b20      	ldr	r3, [pc, #128]	; (8007324 <I2C_RequestMemoryRead+0xa4>)
 80072a2:	9300      	str	r3, [sp, #0]
 80072a4:	2300      	movs	r3, #0
 80072a6:	68f8      	ldr	r0, [r7, #12]
 80072a8:	f000 fa0a 	bl	80076c0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80072ac:	69fa      	ldr	r2, [r7, #28]
 80072ae:	69b9      	ldr	r1, [r7, #24]
 80072b0:	68f8      	ldr	r0, [r7, #12]
 80072b2:	f000 f89d 	bl	80073f0 <I2C_WaitOnTXISFlagUntilTimeout>
 80072b6:	4603      	mov	r3, r0
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d001      	beq.n	80072c0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80072bc:	2301      	movs	r3, #1
 80072be:	e02c      	b.n	800731a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80072c0:	88fb      	ldrh	r3, [r7, #6]
 80072c2:	2b01      	cmp	r3, #1
 80072c4:	d105      	bne.n	80072d2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80072c6:	893b      	ldrh	r3, [r7, #8]
 80072c8:	b2da      	uxtb	r2, r3
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	629a      	str	r2, [r3, #40]	; 0x28
 80072d0:	e015      	b.n	80072fe <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80072d2:	893b      	ldrh	r3, [r7, #8]
 80072d4:	0a1b      	lsrs	r3, r3, #8
 80072d6:	b29b      	uxth	r3, r3
 80072d8:	b2da      	uxtb	r2, r3
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80072e0:	69fa      	ldr	r2, [r7, #28]
 80072e2:	69b9      	ldr	r1, [r7, #24]
 80072e4:	68f8      	ldr	r0, [r7, #12]
 80072e6:	f000 f883 	bl	80073f0 <I2C_WaitOnTXISFlagUntilTimeout>
 80072ea:	4603      	mov	r3, r0
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d001      	beq.n	80072f4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80072f0:	2301      	movs	r3, #1
 80072f2:	e012      	b.n	800731a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80072f4:	893b      	ldrh	r3, [r7, #8]
 80072f6:	b2da      	uxtb	r2, r3
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80072fe:	69fb      	ldr	r3, [r7, #28]
 8007300:	9300      	str	r3, [sp, #0]
 8007302:	69bb      	ldr	r3, [r7, #24]
 8007304:	2200      	movs	r2, #0
 8007306:	2140      	movs	r1, #64	; 0x40
 8007308:	68f8      	ldr	r0, [r7, #12]
 800730a:	f000 f831 	bl	8007370 <I2C_WaitOnFlagUntilTimeout>
 800730e:	4603      	mov	r3, r0
 8007310:	2b00      	cmp	r3, #0
 8007312:	d001      	beq.n	8007318 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8007314:	2301      	movs	r3, #1
 8007316:	e000      	b.n	800731a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8007318:	2300      	movs	r3, #0
}
 800731a:	4618      	mov	r0, r3
 800731c:	3710      	adds	r7, #16
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}
 8007322:	bf00      	nop
 8007324:	80002000 	.word	0x80002000

08007328 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007328:	b480      	push	{r7}
 800732a:	b083      	sub	sp, #12
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	699b      	ldr	r3, [r3, #24]
 8007336:	f003 0302 	and.w	r3, r3, #2
 800733a:	2b02      	cmp	r3, #2
 800733c:	d103      	bne.n	8007346 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	2200      	movs	r2, #0
 8007344:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	699b      	ldr	r3, [r3, #24]
 800734c:	f003 0301 	and.w	r3, r3, #1
 8007350:	2b01      	cmp	r3, #1
 8007352:	d007      	beq.n	8007364 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	699a      	ldr	r2, [r3, #24]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f042 0201 	orr.w	r2, r2, #1
 8007362:	619a      	str	r2, [r3, #24]
  }
}
 8007364:	bf00      	nop
 8007366:	370c      	adds	r7, #12
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr

08007370 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b084      	sub	sp, #16
 8007374:	af00      	add	r7, sp, #0
 8007376:	60f8      	str	r0, [r7, #12]
 8007378:	60b9      	str	r1, [r7, #8]
 800737a:	603b      	str	r3, [r7, #0]
 800737c:	4613      	mov	r3, r2
 800737e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007380:	e022      	b.n	80073c8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007388:	d01e      	beq.n	80073c8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800738a:	f7fd fde5 	bl	8004f58 <HAL_GetTick>
 800738e:	4602      	mov	r2, r0
 8007390:	69bb      	ldr	r3, [r7, #24]
 8007392:	1ad3      	subs	r3, r2, r3
 8007394:	683a      	ldr	r2, [r7, #0]
 8007396:	429a      	cmp	r2, r3
 8007398:	d302      	bcc.n	80073a0 <I2C_WaitOnFlagUntilTimeout+0x30>
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d113      	bne.n	80073c8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073a4:	f043 0220 	orr.w	r2, r3, #32
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2220      	movs	r2, #32
 80073b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2200      	movs	r2, #0
 80073b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	2200      	movs	r2, #0
 80073c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80073c4:	2301      	movs	r3, #1
 80073c6:	e00f      	b.n	80073e8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	699a      	ldr	r2, [r3, #24]
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	4013      	ands	r3, r2
 80073d2:	68ba      	ldr	r2, [r7, #8]
 80073d4:	429a      	cmp	r2, r3
 80073d6:	bf0c      	ite	eq
 80073d8:	2301      	moveq	r3, #1
 80073da:	2300      	movne	r3, #0
 80073dc:	b2db      	uxtb	r3, r3
 80073de:	461a      	mov	r2, r3
 80073e0:	79fb      	ldrb	r3, [r7, #7]
 80073e2:	429a      	cmp	r2, r3
 80073e4:	d0cd      	beq.n	8007382 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80073e6:	2300      	movs	r3, #0
}
 80073e8:	4618      	mov	r0, r3
 80073ea:	3710      	adds	r7, #16
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bd80      	pop	{r7, pc}

080073f0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b084      	sub	sp, #16
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	60f8      	str	r0, [r7, #12]
 80073f8:	60b9      	str	r1, [r7, #8]
 80073fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80073fc:	e02c      	b.n	8007458 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80073fe:	687a      	ldr	r2, [r7, #4]
 8007400:	68b9      	ldr	r1, [r7, #8]
 8007402:	68f8      	ldr	r0, [r7, #12]
 8007404:	f000 f870 	bl	80074e8 <I2C_IsErrorOccurred>
 8007408:	4603      	mov	r3, r0
 800740a:	2b00      	cmp	r3, #0
 800740c:	d001      	beq.n	8007412 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800740e:	2301      	movs	r3, #1
 8007410:	e02a      	b.n	8007468 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007418:	d01e      	beq.n	8007458 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800741a:	f7fd fd9d 	bl	8004f58 <HAL_GetTick>
 800741e:	4602      	mov	r2, r0
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	1ad3      	subs	r3, r2, r3
 8007424:	68ba      	ldr	r2, [r7, #8]
 8007426:	429a      	cmp	r2, r3
 8007428:	d302      	bcc.n	8007430 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d113      	bne.n	8007458 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007434:	f043 0220 	orr.w	r2, r3, #32
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	2220      	movs	r2, #32
 8007440:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	2200      	movs	r2, #0
 8007448:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	2200      	movs	r2, #0
 8007450:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8007454:	2301      	movs	r3, #1
 8007456:	e007      	b.n	8007468 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	699b      	ldr	r3, [r3, #24]
 800745e:	f003 0302 	and.w	r3, r3, #2
 8007462:	2b02      	cmp	r3, #2
 8007464:	d1cb      	bne.n	80073fe <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007466:	2300      	movs	r3, #0
}
 8007468:	4618      	mov	r0, r3
 800746a:	3710      	adds	r7, #16
 800746c:	46bd      	mov	sp, r7
 800746e:	bd80      	pop	{r7, pc}

08007470 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b084      	sub	sp, #16
 8007474:	af00      	add	r7, sp, #0
 8007476:	60f8      	str	r0, [r7, #12]
 8007478:	60b9      	str	r1, [r7, #8]
 800747a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800747c:	e028      	b.n	80074d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800747e:	687a      	ldr	r2, [r7, #4]
 8007480:	68b9      	ldr	r1, [r7, #8]
 8007482:	68f8      	ldr	r0, [r7, #12]
 8007484:	f000 f830 	bl	80074e8 <I2C_IsErrorOccurred>
 8007488:	4603      	mov	r3, r0
 800748a:	2b00      	cmp	r3, #0
 800748c:	d001      	beq.n	8007492 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800748e:	2301      	movs	r3, #1
 8007490:	e026      	b.n	80074e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007492:	f7fd fd61 	bl	8004f58 <HAL_GetTick>
 8007496:	4602      	mov	r2, r0
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	1ad3      	subs	r3, r2, r3
 800749c:	68ba      	ldr	r2, [r7, #8]
 800749e:	429a      	cmp	r2, r3
 80074a0:	d302      	bcc.n	80074a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d113      	bne.n	80074d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074ac:	f043 0220 	orr.w	r2, r3, #32
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	2220      	movs	r2, #32
 80074b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	2200      	movs	r2, #0
 80074c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	2200      	movs	r2, #0
 80074c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80074cc:	2301      	movs	r3, #1
 80074ce:	e007      	b.n	80074e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	699b      	ldr	r3, [r3, #24]
 80074d6:	f003 0320 	and.w	r3, r3, #32
 80074da:	2b20      	cmp	r3, #32
 80074dc:	d1cf      	bne.n	800747e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80074de:	2300      	movs	r3, #0
}
 80074e0:	4618      	mov	r0, r3
 80074e2:	3710      	adds	r7, #16
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}

080074e8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b08a      	sub	sp, #40	; 0x28
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	60f8      	str	r0, [r7, #12]
 80074f0:	60b9      	str	r1, [r7, #8]
 80074f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80074f4:	2300      	movs	r3, #0
 80074f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	699b      	ldr	r3, [r3, #24]
 8007500:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007502:	2300      	movs	r3, #0
 8007504:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800750a:	69bb      	ldr	r3, [r7, #24]
 800750c:	f003 0310 	and.w	r3, r3, #16
 8007510:	2b00      	cmp	r3, #0
 8007512:	d075      	beq.n	8007600 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	2210      	movs	r2, #16
 800751a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800751c:	e056      	b.n	80075cc <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007524:	d052      	beq.n	80075cc <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007526:	f7fd fd17 	bl	8004f58 <HAL_GetTick>
 800752a:	4602      	mov	r2, r0
 800752c:	69fb      	ldr	r3, [r7, #28]
 800752e:	1ad3      	subs	r3, r2, r3
 8007530:	68ba      	ldr	r2, [r7, #8]
 8007532:	429a      	cmp	r2, r3
 8007534:	d302      	bcc.n	800753c <I2C_IsErrorOccurred+0x54>
 8007536:	68bb      	ldr	r3, [r7, #8]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d147      	bne.n	80075cc <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	685b      	ldr	r3, [r3, #4]
 8007542:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007546:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800754e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	699b      	ldr	r3, [r3, #24]
 8007556:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800755a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800755e:	d12e      	bne.n	80075be <I2C_IsErrorOccurred+0xd6>
 8007560:	697b      	ldr	r3, [r7, #20]
 8007562:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007566:	d02a      	beq.n	80075be <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8007568:	7cfb      	ldrb	r3, [r7, #19]
 800756a:	2b20      	cmp	r3, #32
 800756c:	d027      	beq.n	80075be <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	685a      	ldr	r2, [r3, #4]
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800757c:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800757e:	f7fd fceb 	bl	8004f58 <HAL_GetTick>
 8007582:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007584:	e01b      	b.n	80075be <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007586:	f7fd fce7 	bl	8004f58 <HAL_GetTick>
 800758a:	4602      	mov	r2, r0
 800758c:	69fb      	ldr	r3, [r7, #28]
 800758e:	1ad3      	subs	r3, r2, r3
 8007590:	2b19      	cmp	r3, #25
 8007592:	d914      	bls.n	80075be <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007598:	f043 0220 	orr.w	r2, r3, #32
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	2220      	movs	r2, #32
 80075a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	2200      	movs	r2, #0
 80075ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	2200      	movs	r2, #0
 80075b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 80075b8:	2301      	movs	r3, #1
 80075ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	699b      	ldr	r3, [r3, #24]
 80075c4:	f003 0320 	and.w	r3, r3, #32
 80075c8:	2b20      	cmp	r3, #32
 80075ca:	d1dc      	bne.n	8007586 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	699b      	ldr	r3, [r3, #24]
 80075d2:	f003 0320 	and.w	r3, r3, #32
 80075d6:	2b20      	cmp	r3, #32
 80075d8:	d003      	beq.n	80075e2 <I2C_IsErrorOccurred+0xfa>
 80075da:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d09d      	beq.n	800751e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80075e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d103      	bne.n	80075f2 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	2220      	movs	r2, #32
 80075f0:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80075f2:	6a3b      	ldr	r3, [r7, #32]
 80075f4:	f043 0304 	orr.w	r3, r3, #4
 80075f8:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80075fa:	2301      	movs	r3, #1
 80075fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	699b      	ldr	r3, [r3, #24]
 8007606:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007608:	69bb      	ldr	r3, [r7, #24]
 800760a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800760e:	2b00      	cmp	r3, #0
 8007610:	d00b      	beq.n	800762a <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007612:	6a3b      	ldr	r3, [r7, #32]
 8007614:	f043 0301 	orr.w	r3, r3, #1
 8007618:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007622:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007624:	2301      	movs	r3, #1
 8007626:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800762a:	69bb      	ldr	r3, [r7, #24]
 800762c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007630:	2b00      	cmp	r3, #0
 8007632:	d00b      	beq.n	800764c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007634:	6a3b      	ldr	r3, [r7, #32]
 8007636:	f043 0308 	orr.w	r3, r3, #8
 800763a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007644:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007646:	2301      	movs	r3, #1
 8007648:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800764c:	69bb      	ldr	r3, [r7, #24]
 800764e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007652:	2b00      	cmp	r3, #0
 8007654:	d00b      	beq.n	800766e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007656:	6a3b      	ldr	r3, [r7, #32]
 8007658:	f043 0302 	orr.w	r3, r3, #2
 800765c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007666:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007668:	2301      	movs	r3, #1
 800766a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800766e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007672:	2b00      	cmp	r3, #0
 8007674:	d01c      	beq.n	80076b0 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007676:	68f8      	ldr	r0, [r7, #12]
 8007678:	f7ff fe56 	bl	8007328 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	6859      	ldr	r1, [r3, #4]
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681a      	ldr	r2, [r3, #0]
 8007686:	4b0d      	ldr	r3, [pc, #52]	; (80076bc <I2C_IsErrorOccurred+0x1d4>)
 8007688:	400b      	ands	r3, r1
 800768a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007690:	6a3b      	ldr	r3, [r7, #32]
 8007692:	431a      	orrs	r2, r3
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	2220      	movs	r2, #32
 800769c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	2200      	movs	r2, #0
 80076a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	2200      	movs	r2, #0
 80076ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80076b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80076b4:	4618      	mov	r0, r3
 80076b6:	3728      	adds	r7, #40	; 0x28
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}
 80076bc:	fe00e800 	.word	0xfe00e800

080076c0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80076c0:	b480      	push	{r7}
 80076c2:	b087      	sub	sp, #28
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	60f8      	str	r0, [r7, #12]
 80076c8:	607b      	str	r3, [r7, #4]
 80076ca:	460b      	mov	r3, r1
 80076cc:	817b      	strh	r3, [r7, #10]
 80076ce:	4613      	mov	r3, r2
 80076d0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80076d2:	897b      	ldrh	r3, [r7, #10]
 80076d4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80076d8:	7a7b      	ldrb	r3, [r7, #9]
 80076da:	041b      	lsls	r3, r3, #16
 80076dc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80076e0:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80076e6:	6a3b      	ldr	r3, [r7, #32]
 80076e8:	4313      	orrs	r3, r2
 80076ea:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80076ee:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	685a      	ldr	r2, [r3, #4]
 80076f6:	6a3b      	ldr	r3, [r7, #32]
 80076f8:	0d5b      	lsrs	r3, r3, #21
 80076fa:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80076fe:	4b08      	ldr	r3, [pc, #32]	; (8007720 <I2C_TransferConfig+0x60>)
 8007700:	430b      	orrs	r3, r1
 8007702:	43db      	mvns	r3, r3
 8007704:	ea02 0103 	and.w	r1, r2, r3
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	697a      	ldr	r2, [r7, #20]
 800770e:	430a      	orrs	r2, r1
 8007710:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007712:	bf00      	nop
 8007714:	371c      	adds	r7, #28
 8007716:	46bd      	mov	sp, r7
 8007718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771c:	4770      	bx	lr
 800771e:	bf00      	nop
 8007720:	03ff63ff 	.word	0x03ff63ff

08007724 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007724:	b480      	push	{r7}
 8007726:	b083      	sub	sp, #12
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
 800772c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007734:	b2db      	uxtb	r3, r3
 8007736:	2b20      	cmp	r3, #32
 8007738:	d138      	bne.n	80077ac <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007740:	2b01      	cmp	r3, #1
 8007742:	d101      	bne.n	8007748 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007744:	2302      	movs	r3, #2
 8007746:	e032      	b.n	80077ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2201      	movs	r2, #1
 800774c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2224      	movs	r2, #36	; 0x24
 8007754:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	681a      	ldr	r2, [r3, #0]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f022 0201 	bic.w	r2, r2, #1
 8007766:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	681a      	ldr	r2, [r3, #0]
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007776:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	6819      	ldr	r1, [r3, #0]
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	683a      	ldr	r2, [r7, #0]
 8007784:	430a      	orrs	r2, r1
 8007786:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	681a      	ldr	r2, [r3, #0]
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f042 0201 	orr.w	r2, r2, #1
 8007796:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2220      	movs	r2, #32
 800779c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2200      	movs	r2, #0
 80077a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80077a8:	2300      	movs	r3, #0
 80077aa:	e000      	b.n	80077ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80077ac:	2302      	movs	r3, #2
  }
}
 80077ae:	4618      	mov	r0, r3
 80077b0:	370c      	adds	r7, #12
 80077b2:	46bd      	mov	sp, r7
 80077b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b8:	4770      	bx	lr

080077ba <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80077ba:	b480      	push	{r7}
 80077bc:	b085      	sub	sp, #20
 80077be:	af00      	add	r7, sp, #0
 80077c0:	6078      	str	r0, [r7, #4]
 80077c2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80077ca:	b2db      	uxtb	r3, r3
 80077cc:	2b20      	cmp	r3, #32
 80077ce:	d139      	bne.n	8007844 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80077d6:	2b01      	cmp	r3, #1
 80077d8:	d101      	bne.n	80077de <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80077da:	2302      	movs	r3, #2
 80077dc:	e033      	b.n	8007846 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2201      	movs	r2, #1
 80077e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2224      	movs	r2, #36	; 0x24
 80077ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	681a      	ldr	r2, [r3, #0]
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f022 0201 	bic.w	r2, r2, #1
 80077fc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800780c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	021b      	lsls	r3, r3, #8
 8007812:	68fa      	ldr	r2, [r7, #12]
 8007814:	4313      	orrs	r3, r2
 8007816:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	68fa      	ldr	r2, [r7, #12]
 800781e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	681a      	ldr	r2, [r3, #0]
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f042 0201 	orr.w	r2, r2, #1
 800782e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2220      	movs	r2, #32
 8007834:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2200      	movs	r2, #0
 800783c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007840:	2300      	movs	r3, #0
 8007842:	e000      	b.n	8007846 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007844:	2302      	movs	r3, #2
  }
}
 8007846:	4618      	mov	r0, r3
 8007848:	3714      	adds	r7, #20
 800784a:	46bd      	mov	sp, r7
 800784c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007850:	4770      	bx	lr
	...

08007854 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b084      	sub	sp, #16
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d101      	bne.n	8007866 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8007862:	2301      	movs	r3, #1
 8007864:	e0bf      	b.n	80079e6 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 800786c:	b2db      	uxtb	r3, r3
 800786e:	2b00      	cmp	r3, #0
 8007870:	d106      	bne.n	8007880 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2200      	movs	r2, #0
 8007876:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800787a:	6878      	ldr	r0, [r7, #4]
 800787c:	f7fc fe88 	bl	8004590 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2202      	movs	r2, #2
 8007884:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	699a      	ldr	r2, [r3, #24]
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8007896:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	6999      	ldr	r1, [r3, #24]
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	685a      	ldr	r2, [r3, #4]
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	689b      	ldr	r3, [r3, #8]
 80078a6:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80078ac:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	691b      	ldr	r3, [r3, #16]
 80078b2:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	430a      	orrs	r2, r1
 80078ba:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	6899      	ldr	r1, [r3, #8]
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681a      	ldr	r2, [r3, #0]
 80078c6:	4b4a      	ldr	r3, [pc, #296]	; (80079f0 <HAL_LTDC_Init+0x19c>)
 80078c8:	400b      	ands	r3, r1
 80078ca:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	695b      	ldr	r3, [r3, #20]
 80078d0:	041b      	lsls	r3, r3, #16
 80078d2:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	6899      	ldr	r1, [r3, #8]
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	699a      	ldr	r2, [r3, #24]
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	431a      	orrs	r2, r3
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	430a      	orrs	r2, r1
 80078e8:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	68d9      	ldr	r1, [r3, #12]
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681a      	ldr	r2, [r3, #0]
 80078f4:	4b3e      	ldr	r3, [pc, #248]	; (80079f0 <HAL_LTDC_Init+0x19c>)
 80078f6:	400b      	ands	r3, r1
 80078f8:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	69db      	ldr	r3, [r3, #28]
 80078fe:	041b      	lsls	r3, r3, #16
 8007900:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	68d9      	ldr	r1, [r3, #12]
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6a1a      	ldr	r2, [r3, #32]
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	431a      	orrs	r2, r3
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	430a      	orrs	r2, r1
 8007916:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	6919      	ldr	r1, [r3, #16]
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681a      	ldr	r2, [r3, #0]
 8007922:	4b33      	ldr	r3, [pc, #204]	; (80079f0 <HAL_LTDC_Init+0x19c>)
 8007924:	400b      	ands	r3, r1
 8007926:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800792c:	041b      	lsls	r3, r3, #16
 800792e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	6919      	ldr	r1, [r3, #16]
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	431a      	orrs	r2, r3
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	430a      	orrs	r2, r1
 8007944:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	6959      	ldr	r1, [r3, #20]
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681a      	ldr	r2, [r3, #0]
 8007950:	4b27      	ldr	r3, [pc, #156]	; (80079f0 <HAL_LTDC_Init+0x19c>)
 8007952:	400b      	ands	r3, r1
 8007954:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800795a:	041b      	lsls	r3, r3, #16
 800795c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	6959      	ldr	r1, [r3, #20]
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	431a      	orrs	r2, r3
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	430a      	orrs	r2, r1
 8007972:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800797a:	021b      	lsls	r3, r3, #8
 800797c:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8007984:	041b      	lsls	r3, r3, #16
 8007986:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8007996:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800799e:	68ba      	ldr	r2, [r7, #8]
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	4313      	orrs	r3, r2
 80079a4:	687a      	ldr	r2, [r7, #4]
 80079a6:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 80079aa:	431a      	orrs	r2, r3
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	430a      	orrs	r2, r1
 80079b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f042 0206 	orr.w	r2, r2, #6
 80079c2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	699a      	ldr	r2, [r3, #24]
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f042 0201 	orr.w	r2, r2, #1
 80079d2:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2200      	movs	r2, #0
 80079d8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2201      	movs	r2, #1
 80079e0:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 80079e4:	2300      	movs	r3, #0
}
 80079e6:	4618      	mov	r0, r3
 80079e8:	3710      	adds	r7, #16
 80079ea:	46bd      	mov	sp, r7
 80079ec:	bd80      	pop	{r7, pc}
 80079ee:	bf00      	nop
 80079f0:	f000f800 	.word	0xf000f800

080079f4 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b084      	sub	sp, #16
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a02:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a0a:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	f003 0304 	and.w	r3, r3, #4
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d023      	beq.n	8007a5e <HAL_LTDC_IRQHandler+0x6a>
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	f003 0304 	and.w	r3, r3, #4
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d01e      	beq.n	8007a5e <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f022 0204 	bic.w	r2, r2, #4
 8007a2e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	2204      	movs	r2, #4
 8007a36:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007a3e:	f043 0201 	orr.w	r2, r3, #1
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2204      	movs	r2, #4
 8007a4c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2200      	movs	r2, #0
 8007a54:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007a58:	6878      	ldr	r0, [r7, #4]
 8007a5a:	f000 f86f 	bl	8007b3c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	f003 0302 	and.w	r3, r3, #2
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d023      	beq.n	8007ab0 <HAL_LTDC_IRQHandler+0xbc>
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	f003 0302 	and.w	r3, r3, #2
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d01e      	beq.n	8007ab0 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f022 0202 	bic.w	r2, r2, #2
 8007a80:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	2202      	movs	r2, #2
 8007a88:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007a90:	f043 0202 	orr.w	r2, r3, #2
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2204      	movs	r2, #4
 8007a9e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007aaa:	6878      	ldr	r0, [r7, #4]
 8007aac:	f000 f846 	bl	8007b3c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	f003 0301 	and.w	r3, r3, #1
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d01b      	beq.n	8007af2 <HAL_LTDC_IRQHandler+0xfe>
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	f003 0301 	and.w	r3, r3, #1
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d016      	beq.n	8007af2 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f022 0201 	bic.w	r2, r2, #1
 8007ad2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	2201      	movs	r2, #1
 8007ada:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2201      	movs	r2, #1
 8007ae0:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	f000 f82f 	bl	8007b50 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	f003 0308 	and.w	r3, r3, #8
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d01b      	beq.n	8007b34 <HAL_LTDC_IRQHandler+0x140>
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	f003 0308 	and.w	r3, r3, #8
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d016      	beq.n	8007b34 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f022 0208 	bic.w	r2, r2, #8
 8007b14:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	2208      	movs	r2, #8
 8007b1c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2201      	movs	r2, #1
 8007b22:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2200      	movs	r2, #0
 8007b2a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	f000 f818 	bl	8007b64 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8007b34:	bf00      	nop
 8007b36:	3710      	adds	r7, #16
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	bd80      	pop	{r7, pc}

08007b3c <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	b083      	sub	sp, #12
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8007b44:	bf00      	nop
 8007b46:	370c      	adds	r7, #12
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4e:	4770      	bx	lr

08007b50 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b083      	sub	sp, #12
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8007b58:	bf00      	nop
 8007b5a:	370c      	adds	r7, #12
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b62:	4770      	bx	lr

08007b64 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8007b64:	b480      	push	{r7}
 8007b66:	b083      	sub	sp, #12
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8007b6c:	bf00      	nop
 8007b6e:	370c      	adds	r7, #12
 8007b70:	46bd      	mov	sp, r7
 8007b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b76:	4770      	bx	lr

08007b78 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007b78:	b5b0      	push	{r4, r5, r7, lr}
 8007b7a:	b084      	sub	sp, #16
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	60f8      	str	r0, [r7, #12]
 8007b80:	60b9      	str	r1, [r7, #8]
 8007b82:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8007b8a:	2b01      	cmp	r3, #1
 8007b8c:	d101      	bne.n	8007b92 <HAL_LTDC_ConfigLayer+0x1a>
 8007b8e:	2302      	movs	r3, #2
 8007b90:	e02c      	b.n	8007bec <HAL_LTDC_ConfigLayer+0x74>
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	2201      	movs	r2, #1
 8007b96:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2202      	movs	r2, #2
 8007b9e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8007ba2:	68fa      	ldr	r2, [r7, #12]
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2134      	movs	r1, #52	; 0x34
 8007ba8:	fb01 f303 	mul.w	r3, r1, r3
 8007bac:	4413      	add	r3, r2
 8007bae:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8007bb2:	68bb      	ldr	r3, [r7, #8]
 8007bb4:	4614      	mov	r4, r2
 8007bb6:	461d      	mov	r5, r3
 8007bb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007bba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007bbc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007bbe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007bc0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007bc2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007bc4:	682b      	ldr	r3, [r5, #0]
 8007bc6:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007bc8:	687a      	ldr	r2, [r7, #4]
 8007bca:	68b9      	ldr	r1, [r7, #8]
 8007bcc:	68f8      	ldr	r0, [r7, #12]
 8007bce:	f000 f81f 	bl	8007c10 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	2201      	movs	r2, #1
 8007bd8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	2201      	movs	r2, #1
 8007bde:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	2200      	movs	r2, #0
 8007be6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8007bea:	2300      	movs	r3, #0
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3710      	adds	r7, #16
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bdb0      	pop	{r4, r5, r7, pc}

08007bf4 <HAL_LTDC_GetState>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b083      	sub	sp, #12
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8007c02:	b2db      	uxtb	r3, r3
}
 8007c04:	4618      	mov	r0, r3
 8007c06:	370c      	adds	r7, #12
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0e:	4770      	bx	lr

08007c10 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007c10:	b480      	push	{r7}
 8007c12:	b089      	sub	sp, #36	; 0x24
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	60f8      	str	r0, [r7, #12]
 8007c18:	60b9      	str	r1, [r7, #8]
 8007c1a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8007c1c:	68bb      	ldr	r3, [r7, #8]
 8007c1e:	685a      	ldr	r2, [r3, #4]
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	68db      	ldr	r3, [r3, #12]
 8007c26:	0c1b      	lsrs	r3, r3, #16
 8007c28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007c2c:	4413      	add	r3, r2
 8007c2e:	041b      	lsls	r3, r3, #16
 8007c30:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	461a      	mov	r2, r3
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	01db      	lsls	r3, r3, #7
 8007c3c:	4413      	add	r3, r2
 8007c3e:	3384      	adds	r3, #132	; 0x84
 8007c40:	685b      	ldr	r3, [r3, #4]
 8007c42:	68fa      	ldr	r2, [r7, #12]
 8007c44:	6812      	ldr	r2, [r2, #0]
 8007c46:	4611      	mov	r1, r2
 8007c48:	687a      	ldr	r2, [r7, #4]
 8007c4a:	01d2      	lsls	r2, r2, #7
 8007c4c:	440a      	add	r2, r1
 8007c4e:	3284      	adds	r2, #132	; 0x84
 8007c50:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8007c54:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8007c56:	68bb      	ldr	r3, [r7, #8]
 8007c58:	681a      	ldr	r2, [r3, #0]
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	68db      	ldr	r3, [r3, #12]
 8007c60:	0c1b      	lsrs	r3, r3, #16
 8007c62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007c66:	4413      	add	r3, r2
 8007c68:	1c5a      	adds	r2, r3, #1
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	4619      	mov	r1, r3
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	01db      	lsls	r3, r3, #7
 8007c74:	440b      	add	r3, r1
 8007c76:	3384      	adds	r3, #132	; 0x84
 8007c78:	4619      	mov	r1, r3
 8007c7a:	69fb      	ldr	r3, [r7, #28]
 8007c7c:	4313      	orrs	r3, r2
 8007c7e:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	68da      	ldr	r2, [r3, #12]
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	68db      	ldr	r3, [r3, #12]
 8007c8a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007c8e:	4413      	add	r3, r2
 8007c90:	041b      	lsls	r3, r3, #16
 8007c92:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	461a      	mov	r2, r3
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	01db      	lsls	r3, r3, #7
 8007c9e:	4413      	add	r3, r2
 8007ca0:	3384      	adds	r3, #132	; 0x84
 8007ca2:	689b      	ldr	r3, [r3, #8]
 8007ca4:	68fa      	ldr	r2, [r7, #12]
 8007ca6:	6812      	ldr	r2, [r2, #0]
 8007ca8:	4611      	mov	r1, r2
 8007caa:	687a      	ldr	r2, [r7, #4]
 8007cac:	01d2      	lsls	r2, r2, #7
 8007cae:	440a      	add	r2, r1
 8007cb0:	3284      	adds	r2, #132	; 0x84
 8007cb2:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8007cb6:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	689a      	ldr	r2, [r3, #8]
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	68db      	ldr	r3, [r3, #12]
 8007cc2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007cc6:	4413      	add	r3, r2
 8007cc8:	1c5a      	adds	r2, r3, #1
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	4619      	mov	r1, r3
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	01db      	lsls	r3, r3, #7
 8007cd4:	440b      	add	r3, r1
 8007cd6:	3384      	adds	r3, #132	; 0x84
 8007cd8:	4619      	mov	r1, r3
 8007cda:	69fb      	ldr	r3, [r7, #28]
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	461a      	mov	r2, r3
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	01db      	lsls	r3, r3, #7
 8007cea:	4413      	add	r3, r2
 8007cec:	3384      	adds	r3, #132	; 0x84
 8007cee:	691b      	ldr	r3, [r3, #16]
 8007cf0:	68fa      	ldr	r2, [r7, #12]
 8007cf2:	6812      	ldr	r2, [r2, #0]
 8007cf4:	4611      	mov	r1, r2
 8007cf6:	687a      	ldr	r2, [r7, #4]
 8007cf8:	01d2      	lsls	r2, r2, #7
 8007cfa:	440a      	add	r2, r1
 8007cfc:	3284      	adds	r2, #132	; 0x84
 8007cfe:	f023 0307 	bic.w	r3, r3, #7
 8007d02:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	461a      	mov	r2, r3
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	01db      	lsls	r3, r3, #7
 8007d0e:	4413      	add	r3, r2
 8007d10:	3384      	adds	r3, #132	; 0x84
 8007d12:	461a      	mov	r2, r3
 8007d14:	68bb      	ldr	r3, [r7, #8]
 8007d16:	691b      	ldr	r3, [r3, #16]
 8007d18:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8007d1a:	68bb      	ldr	r3, [r7, #8]
 8007d1c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8007d20:	021b      	lsls	r3, r3, #8
 8007d22:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8007d2a:	041b      	lsls	r3, r3, #16
 8007d2c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8007d2e:	68bb      	ldr	r3, [r7, #8]
 8007d30:	699b      	ldr	r3, [r3, #24]
 8007d32:	061b      	lsls	r3, r3, #24
 8007d34:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	461a      	mov	r2, r3
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	01db      	lsls	r3, r3, #7
 8007d40:	4413      	add	r3, r2
 8007d42:	3384      	adds	r3, #132	; 0x84
 8007d44:	699b      	ldr	r3, [r3, #24]
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	461a      	mov	r2, r3
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	01db      	lsls	r3, r3, #7
 8007d50:	4413      	add	r3, r2
 8007d52:	3384      	adds	r3, #132	; 0x84
 8007d54:	461a      	mov	r2, r3
 8007d56:	2300      	movs	r3, #0
 8007d58:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007d60:	461a      	mov	r2, r3
 8007d62:	69fb      	ldr	r3, [r7, #28]
 8007d64:	431a      	orrs	r2, r3
 8007d66:	69bb      	ldr	r3, [r7, #24]
 8007d68:	431a      	orrs	r2, r3
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	4619      	mov	r1, r3
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	01db      	lsls	r3, r3, #7
 8007d74:	440b      	add	r3, r1
 8007d76:	3384      	adds	r3, #132	; 0x84
 8007d78:	4619      	mov	r1, r3
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	4313      	orrs	r3, r2
 8007d7e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	461a      	mov	r2, r3
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	01db      	lsls	r3, r3, #7
 8007d8a:	4413      	add	r3, r2
 8007d8c:	3384      	adds	r3, #132	; 0x84
 8007d8e:	695b      	ldr	r3, [r3, #20]
 8007d90:	68fa      	ldr	r2, [r7, #12]
 8007d92:	6812      	ldr	r2, [r2, #0]
 8007d94:	4611      	mov	r1, r2
 8007d96:	687a      	ldr	r2, [r7, #4]
 8007d98:	01d2      	lsls	r2, r2, #7
 8007d9a:	440a      	add	r2, r1
 8007d9c:	3284      	adds	r2, #132	; 0x84
 8007d9e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007da2:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	461a      	mov	r2, r3
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	01db      	lsls	r3, r3, #7
 8007dae:	4413      	add	r3, r2
 8007db0:	3384      	adds	r3, #132	; 0x84
 8007db2:	461a      	mov	r2, r3
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	695b      	ldr	r3, [r3, #20]
 8007db8:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	461a      	mov	r2, r3
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	01db      	lsls	r3, r3, #7
 8007dc4:	4413      	add	r3, r2
 8007dc6:	3384      	adds	r3, #132	; 0x84
 8007dc8:	69da      	ldr	r2, [r3, #28]
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	4619      	mov	r1, r3
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	01db      	lsls	r3, r3, #7
 8007dd4:	440b      	add	r3, r1
 8007dd6:	3384      	adds	r3, #132	; 0x84
 8007dd8:	4619      	mov	r1, r3
 8007dda:	4b58      	ldr	r3, [pc, #352]	; (8007f3c <LTDC_SetConfig+0x32c>)
 8007ddc:	4013      	ands	r3, r2
 8007dde:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	69da      	ldr	r2, [r3, #28]
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	6a1b      	ldr	r3, [r3, #32]
 8007de8:	68f9      	ldr	r1, [r7, #12]
 8007dea:	6809      	ldr	r1, [r1, #0]
 8007dec:	4608      	mov	r0, r1
 8007dee:	6879      	ldr	r1, [r7, #4]
 8007df0:	01c9      	lsls	r1, r1, #7
 8007df2:	4401      	add	r1, r0
 8007df4:	3184      	adds	r1, #132	; 0x84
 8007df6:	4313      	orrs	r3, r2
 8007df8:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	461a      	mov	r2, r3
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	01db      	lsls	r3, r3, #7
 8007e04:	4413      	add	r3, r2
 8007e06:	3384      	adds	r3, #132	; 0x84
 8007e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	461a      	mov	r2, r3
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	01db      	lsls	r3, r3, #7
 8007e14:	4413      	add	r3, r2
 8007e16:	3384      	adds	r3, #132	; 0x84
 8007e18:	461a      	mov	r2, r3
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	461a      	mov	r2, r3
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	01db      	lsls	r3, r3, #7
 8007e28:	4413      	add	r3, r2
 8007e2a:	3384      	adds	r3, #132	; 0x84
 8007e2c:	461a      	mov	r2, r3
 8007e2e:	68bb      	ldr	r3, [r7, #8]
 8007e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e32:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	691b      	ldr	r3, [r3, #16]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d102      	bne.n	8007e42 <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 8007e3c:	2304      	movs	r3, #4
 8007e3e:	61fb      	str	r3, [r7, #28]
 8007e40:	e01b      	b.n	8007e7a <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8007e42:	68bb      	ldr	r3, [r7, #8]
 8007e44:	691b      	ldr	r3, [r3, #16]
 8007e46:	2b01      	cmp	r3, #1
 8007e48:	d102      	bne.n	8007e50 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 8007e4a:	2303      	movs	r3, #3
 8007e4c:	61fb      	str	r3, [r7, #28]
 8007e4e:	e014      	b.n	8007e7a <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	691b      	ldr	r3, [r3, #16]
 8007e54:	2b04      	cmp	r3, #4
 8007e56:	d00b      	beq.n	8007e70 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007e5c:	2b02      	cmp	r3, #2
 8007e5e:	d007      	beq.n	8007e70 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8007e60:	68bb      	ldr	r3, [r7, #8]
 8007e62:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8007e64:	2b03      	cmp	r3, #3
 8007e66:	d003      	beq.n	8007e70 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8007e68:	68bb      	ldr	r3, [r7, #8]
 8007e6a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8007e6c:	2b07      	cmp	r3, #7
 8007e6e:	d102      	bne.n	8007e76 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 8007e70:	2302      	movs	r3, #2
 8007e72:	61fb      	str	r3, [r7, #28]
 8007e74:	e001      	b.n	8007e7a <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 8007e76:	2301      	movs	r3, #1
 8007e78:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	461a      	mov	r2, r3
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	01db      	lsls	r3, r3, #7
 8007e84:	4413      	add	r3, r2
 8007e86:	3384      	adds	r3, #132	; 0x84
 8007e88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e8a:	68fa      	ldr	r2, [r7, #12]
 8007e8c:	6812      	ldr	r2, [r2, #0]
 8007e8e:	4611      	mov	r1, r2
 8007e90:	687a      	ldr	r2, [r7, #4]
 8007e92:	01d2      	lsls	r2, r2, #7
 8007e94:	440a      	add	r2, r1
 8007e96:	3284      	adds	r2, #132	; 0x84
 8007e98:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8007e9c:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ea2:	69fa      	ldr	r2, [r7, #28]
 8007ea4:	fb02 f303 	mul.w	r3, r2, r3
 8007ea8:	041a      	lsls	r2, r3, #16
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	6859      	ldr	r1, [r3, #4]
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	1acb      	subs	r3, r1, r3
 8007eb4:	69f9      	ldr	r1, [r7, #28]
 8007eb6:	fb01 f303 	mul.w	r3, r1, r3
 8007eba:	3303      	adds	r3, #3
 8007ebc:	68f9      	ldr	r1, [r7, #12]
 8007ebe:	6809      	ldr	r1, [r1, #0]
 8007ec0:	4608      	mov	r0, r1
 8007ec2:	6879      	ldr	r1, [r7, #4]
 8007ec4:	01c9      	lsls	r1, r1, #7
 8007ec6:	4401      	add	r1, r0
 8007ec8:	3184      	adds	r1, #132	; 0x84
 8007eca:	4313      	orrs	r3, r2
 8007ecc:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	461a      	mov	r2, r3
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	01db      	lsls	r3, r3, #7
 8007ed8:	4413      	add	r3, r2
 8007eda:	3384      	adds	r3, #132	; 0x84
 8007edc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	4619      	mov	r1, r3
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	01db      	lsls	r3, r3, #7
 8007ee8:	440b      	add	r3, r1
 8007eea:	3384      	adds	r3, #132	; 0x84
 8007eec:	4619      	mov	r1, r3
 8007eee:	4b14      	ldr	r3, [pc, #80]	; (8007f40 <LTDC_SetConfig+0x330>)
 8007ef0:	4013      	ands	r3, r2
 8007ef2:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	461a      	mov	r2, r3
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	01db      	lsls	r3, r3, #7
 8007efe:	4413      	add	r3, r2
 8007f00:	3384      	adds	r3, #132	; 0x84
 8007f02:	461a      	mov	r2, r3
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f08:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	461a      	mov	r2, r3
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	01db      	lsls	r3, r3, #7
 8007f14:	4413      	add	r3, r2
 8007f16:	3384      	adds	r3, #132	; 0x84
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	68fa      	ldr	r2, [r7, #12]
 8007f1c:	6812      	ldr	r2, [r2, #0]
 8007f1e:	4611      	mov	r1, r2
 8007f20:	687a      	ldr	r2, [r7, #4]
 8007f22:	01d2      	lsls	r2, r2, #7
 8007f24:	440a      	add	r2, r1
 8007f26:	3284      	adds	r2, #132	; 0x84
 8007f28:	f043 0301 	orr.w	r3, r3, #1
 8007f2c:	6013      	str	r3, [r2, #0]
}
 8007f2e:	bf00      	nop
 8007f30:	3724      	adds	r7, #36	; 0x24
 8007f32:	46bd      	mov	sp, r7
 8007f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f38:	4770      	bx	lr
 8007f3a:	bf00      	nop
 8007f3c:	fffff8f8 	.word	0xfffff8f8
 8007f40:	fffff800 	.word	0xfffff800

08007f44 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007f44:	b480      	push	{r7}
 8007f46:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007f48:	4b05      	ldr	r3, [pc, #20]	; (8007f60 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	4a04      	ldr	r2, [pc, #16]	; (8007f60 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007f4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f52:	6013      	str	r3, [r2, #0]
}
 8007f54:	bf00      	nop
 8007f56:	46bd      	mov	sp, r7
 8007f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5c:	4770      	bx	lr
 8007f5e:	bf00      	nop
 8007f60:	40007000 	.word	0x40007000

08007f64 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b082      	sub	sp, #8
 8007f68:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8007f6e:	4b23      	ldr	r3, [pc, #140]	; (8007ffc <HAL_PWREx_EnableOverDrive+0x98>)
 8007f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f72:	4a22      	ldr	r2, [pc, #136]	; (8007ffc <HAL_PWREx_EnableOverDrive+0x98>)
 8007f74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f78:	6413      	str	r3, [r2, #64]	; 0x40
 8007f7a:	4b20      	ldr	r3, [pc, #128]	; (8007ffc <HAL_PWREx_EnableOverDrive+0x98>)
 8007f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f82:	603b      	str	r3, [r7, #0]
 8007f84:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8007f86:	4b1e      	ldr	r3, [pc, #120]	; (8008000 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	4a1d      	ldr	r2, [pc, #116]	; (8008000 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007f8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007f90:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007f92:	f7fc ffe1 	bl	8004f58 <HAL_GetTick>
 8007f96:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007f98:	e009      	b.n	8007fae <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007f9a:	f7fc ffdd 	bl	8004f58 <HAL_GetTick>
 8007f9e:	4602      	mov	r2, r0
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	1ad3      	subs	r3, r2, r3
 8007fa4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007fa8:	d901      	bls.n	8007fae <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8007faa:	2303      	movs	r3, #3
 8007fac:	e022      	b.n	8007ff4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007fae:	4b14      	ldr	r3, [pc, #80]	; (8008000 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007fb0:	685b      	ldr	r3, [r3, #4]
 8007fb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007fb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007fba:	d1ee      	bne.n	8007f9a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8007fbc:	4b10      	ldr	r3, [pc, #64]	; (8008000 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	4a0f      	ldr	r2, [pc, #60]	; (8008000 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007fc2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007fc6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007fc8:	f7fc ffc6 	bl	8004f58 <HAL_GetTick>
 8007fcc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007fce:	e009      	b.n	8007fe4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007fd0:	f7fc ffc2 	bl	8004f58 <HAL_GetTick>
 8007fd4:	4602      	mov	r2, r0
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	1ad3      	subs	r3, r2, r3
 8007fda:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007fde:	d901      	bls.n	8007fe4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8007fe0:	2303      	movs	r3, #3
 8007fe2:	e007      	b.n	8007ff4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007fe4:	4b06      	ldr	r3, [pc, #24]	; (8008000 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007fec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007ff0:	d1ee      	bne.n	8007fd0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8007ff2:	2300      	movs	r3, #0
}
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	3708      	adds	r7, #8
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	bd80      	pop	{r7, pc}
 8007ffc:	40023800 	.word	0x40023800
 8008000:	40007000 	.word	0x40007000

08008004 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b086      	sub	sp, #24
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800800c:	2300      	movs	r3, #0
 800800e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d101      	bne.n	800801a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8008016:	2301      	movs	r3, #1
 8008018:	e291      	b.n	800853e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f003 0301 	and.w	r3, r3, #1
 8008022:	2b00      	cmp	r3, #0
 8008024:	f000 8087 	beq.w	8008136 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008028:	4b96      	ldr	r3, [pc, #600]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 800802a:	689b      	ldr	r3, [r3, #8]
 800802c:	f003 030c 	and.w	r3, r3, #12
 8008030:	2b04      	cmp	r3, #4
 8008032:	d00c      	beq.n	800804e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008034:	4b93      	ldr	r3, [pc, #588]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 8008036:	689b      	ldr	r3, [r3, #8]
 8008038:	f003 030c 	and.w	r3, r3, #12
 800803c:	2b08      	cmp	r3, #8
 800803e:	d112      	bne.n	8008066 <HAL_RCC_OscConfig+0x62>
 8008040:	4b90      	ldr	r3, [pc, #576]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 8008042:	685b      	ldr	r3, [r3, #4]
 8008044:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008048:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800804c:	d10b      	bne.n	8008066 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800804e:	4b8d      	ldr	r3, [pc, #564]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008056:	2b00      	cmp	r3, #0
 8008058:	d06c      	beq.n	8008134 <HAL_RCC_OscConfig+0x130>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	685b      	ldr	r3, [r3, #4]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d168      	bne.n	8008134 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8008062:	2301      	movs	r3, #1
 8008064:	e26b      	b.n	800853e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	685b      	ldr	r3, [r3, #4]
 800806a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800806e:	d106      	bne.n	800807e <HAL_RCC_OscConfig+0x7a>
 8008070:	4b84      	ldr	r3, [pc, #528]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	4a83      	ldr	r2, [pc, #524]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 8008076:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800807a:	6013      	str	r3, [r2, #0]
 800807c:	e02e      	b.n	80080dc <HAL_RCC_OscConfig+0xd8>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d10c      	bne.n	80080a0 <HAL_RCC_OscConfig+0x9c>
 8008086:	4b7f      	ldr	r3, [pc, #508]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	4a7e      	ldr	r2, [pc, #504]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 800808c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008090:	6013      	str	r3, [r2, #0]
 8008092:	4b7c      	ldr	r3, [pc, #496]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	4a7b      	ldr	r2, [pc, #492]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 8008098:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800809c:	6013      	str	r3, [r2, #0]
 800809e:	e01d      	b.n	80080dc <HAL_RCC_OscConfig+0xd8>
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	685b      	ldr	r3, [r3, #4]
 80080a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80080a8:	d10c      	bne.n	80080c4 <HAL_RCC_OscConfig+0xc0>
 80080aa:	4b76      	ldr	r3, [pc, #472]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	4a75      	ldr	r2, [pc, #468]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 80080b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80080b4:	6013      	str	r3, [r2, #0]
 80080b6:	4b73      	ldr	r3, [pc, #460]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	4a72      	ldr	r2, [pc, #456]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 80080bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80080c0:	6013      	str	r3, [r2, #0]
 80080c2:	e00b      	b.n	80080dc <HAL_RCC_OscConfig+0xd8>
 80080c4:	4b6f      	ldr	r3, [pc, #444]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	4a6e      	ldr	r2, [pc, #440]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 80080ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80080ce:	6013      	str	r3, [r2, #0]
 80080d0:	4b6c      	ldr	r3, [pc, #432]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4a6b      	ldr	r2, [pc, #428]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 80080d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80080da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	685b      	ldr	r3, [r3, #4]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d013      	beq.n	800810c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080e4:	f7fc ff38 	bl	8004f58 <HAL_GetTick>
 80080e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80080ea:	e008      	b.n	80080fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80080ec:	f7fc ff34 	bl	8004f58 <HAL_GetTick>
 80080f0:	4602      	mov	r2, r0
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	1ad3      	subs	r3, r2, r3
 80080f6:	2b64      	cmp	r3, #100	; 0x64
 80080f8:	d901      	bls.n	80080fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80080fa:	2303      	movs	r3, #3
 80080fc:	e21f      	b.n	800853e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80080fe:	4b61      	ldr	r3, [pc, #388]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008106:	2b00      	cmp	r3, #0
 8008108:	d0f0      	beq.n	80080ec <HAL_RCC_OscConfig+0xe8>
 800810a:	e014      	b.n	8008136 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800810c:	f7fc ff24 	bl	8004f58 <HAL_GetTick>
 8008110:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008112:	e008      	b.n	8008126 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008114:	f7fc ff20 	bl	8004f58 <HAL_GetTick>
 8008118:	4602      	mov	r2, r0
 800811a:	693b      	ldr	r3, [r7, #16]
 800811c:	1ad3      	subs	r3, r2, r3
 800811e:	2b64      	cmp	r3, #100	; 0x64
 8008120:	d901      	bls.n	8008126 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8008122:	2303      	movs	r3, #3
 8008124:	e20b      	b.n	800853e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008126:	4b57      	ldr	r3, [pc, #348]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800812e:	2b00      	cmp	r3, #0
 8008130:	d1f0      	bne.n	8008114 <HAL_RCC_OscConfig+0x110>
 8008132:	e000      	b.n	8008136 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008134:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f003 0302 	and.w	r3, r3, #2
 800813e:	2b00      	cmp	r3, #0
 8008140:	d069      	beq.n	8008216 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008142:	4b50      	ldr	r3, [pc, #320]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 8008144:	689b      	ldr	r3, [r3, #8]
 8008146:	f003 030c 	and.w	r3, r3, #12
 800814a:	2b00      	cmp	r3, #0
 800814c:	d00b      	beq.n	8008166 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800814e:	4b4d      	ldr	r3, [pc, #308]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 8008150:	689b      	ldr	r3, [r3, #8]
 8008152:	f003 030c 	and.w	r3, r3, #12
 8008156:	2b08      	cmp	r3, #8
 8008158:	d11c      	bne.n	8008194 <HAL_RCC_OscConfig+0x190>
 800815a:	4b4a      	ldr	r3, [pc, #296]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 800815c:	685b      	ldr	r3, [r3, #4]
 800815e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008162:	2b00      	cmp	r3, #0
 8008164:	d116      	bne.n	8008194 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008166:	4b47      	ldr	r3, [pc, #284]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f003 0302 	and.w	r3, r3, #2
 800816e:	2b00      	cmp	r3, #0
 8008170:	d005      	beq.n	800817e <HAL_RCC_OscConfig+0x17a>
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	68db      	ldr	r3, [r3, #12]
 8008176:	2b01      	cmp	r3, #1
 8008178:	d001      	beq.n	800817e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800817a:	2301      	movs	r3, #1
 800817c:	e1df      	b.n	800853e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800817e:	4b41      	ldr	r3, [pc, #260]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	691b      	ldr	r3, [r3, #16]
 800818a:	00db      	lsls	r3, r3, #3
 800818c:	493d      	ldr	r1, [pc, #244]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 800818e:	4313      	orrs	r3, r2
 8008190:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008192:	e040      	b.n	8008216 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	68db      	ldr	r3, [r3, #12]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d023      	beq.n	80081e4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800819c:	4b39      	ldr	r3, [pc, #228]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	4a38      	ldr	r2, [pc, #224]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 80081a2:	f043 0301 	orr.w	r3, r3, #1
 80081a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081a8:	f7fc fed6 	bl	8004f58 <HAL_GetTick>
 80081ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80081ae:	e008      	b.n	80081c2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80081b0:	f7fc fed2 	bl	8004f58 <HAL_GetTick>
 80081b4:	4602      	mov	r2, r0
 80081b6:	693b      	ldr	r3, [r7, #16]
 80081b8:	1ad3      	subs	r3, r2, r3
 80081ba:	2b02      	cmp	r3, #2
 80081bc:	d901      	bls.n	80081c2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80081be:	2303      	movs	r3, #3
 80081c0:	e1bd      	b.n	800853e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80081c2:	4b30      	ldr	r3, [pc, #192]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	f003 0302 	and.w	r3, r3, #2
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d0f0      	beq.n	80081b0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80081ce:	4b2d      	ldr	r3, [pc, #180]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	691b      	ldr	r3, [r3, #16]
 80081da:	00db      	lsls	r3, r3, #3
 80081dc:	4929      	ldr	r1, [pc, #164]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 80081de:	4313      	orrs	r3, r2
 80081e0:	600b      	str	r3, [r1, #0]
 80081e2:	e018      	b.n	8008216 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80081e4:	4b27      	ldr	r3, [pc, #156]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	4a26      	ldr	r2, [pc, #152]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 80081ea:	f023 0301 	bic.w	r3, r3, #1
 80081ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081f0:	f7fc feb2 	bl	8004f58 <HAL_GetTick>
 80081f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80081f6:	e008      	b.n	800820a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80081f8:	f7fc feae 	bl	8004f58 <HAL_GetTick>
 80081fc:	4602      	mov	r2, r0
 80081fe:	693b      	ldr	r3, [r7, #16]
 8008200:	1ad3      	subs	r3, r2, r3
 8008202:	2b02      	cmp	r3, #2
 8008204:	d901      	bls.n	800820a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8008206:	2303      	movs	r3, #3
 8008208:	e199      	b.n	800853e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800820a:	4b1e      	ldr	r3, [pc, #120]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f003 0302 	and.w	r3, r3, #2
 8008212:	2b00      	cmp	r3, #0
 8008214:	d1f0      	bne.n	80081f8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f003 0308 	and.w	r3, r3, #8
 800821e:	2b00      	cmp	r3, #0
 8008220:	d038      	beq.n	8008294 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	695b      	ldr	r3, [r3, #20]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d019      	beq.n	800825e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800822a:	4b16      	ldr	r3, [pc, #88]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 800822c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800822e:	4a15      	ldr	r2, [pc, #84]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 8008230:	f043 0301 	orr.w	r3, r3, #1
 8008234:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008236:	f7fc fe8f 	bl	8004f58 <HAL_GetTick>
 800823a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800823c:	e008      	b.n	8008250 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800823e:	f7fc fe8b 	bl	8004f58 <HAL_GetTick>
 8008242:	4602      	mov	r2, r0
 8008244:	693b      	ldr	r3, [r7, #16]
 8008246:	1ad3      	subs	r3, r2, r3
 8008248:	2b02      	cmp	r3, #2
 800824a:	d901      	bls.n	8008250 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800824c:	2303      	movs	r3, #3
 800824e:	e176      	b.n	800853e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008250:	4b0c      	ldr	r3, [pc, #48]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 8008252:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008254:	f003 0302 	and.w	r3, r3, #2
 8008258:	2b00      	cmp	r3, #0
 800825a:	d0f0      	beq.n	800823e <HAL_RCC_OscConfig+0x23a>
 800825c:	e01a      	b.n	8008294 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800825e:	4b09      	ldr	r3, [pc, #36]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 8008260:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008262:	4a08      	ldr	r2, [pc, #32]	; (8008284 <HAL_RCC_OscConfig+0x280>)
 8008264:	f023 0301 	bic.w	r3, r3, #1
 8008268:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800826a:	f7fc fe75 	bl	8004f58 <HAL_GetTick>
 800826e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008270:	e00a      	b.n	8008288 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008272:	f7fc fe71 	bl	8004f58 <HAL_GetTick>
 8008276:	4602      	mov	r2, r0
 8008278:	693b      	ldr	r3, [r7, #16]
 800827a:	1ad3      	subs	r3, r2, r3
 800827c:	2b02      	cmp	r3, #2
 800827e:	d903      	bls.n	8008288 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008280:	2303      	movs	r3, #3
 8008282:	e15c      	b.n	800853e <HAL_RCC_OscConfig+0x53a>
 8008284:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008288:	4b91      	ldr	r3, [pc, #580]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 800828a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800828c:	f003 0302 	and.w	r3, r3, #2
 8008290:	2b00      	cmp	r3, #0
 8008292:	d1ee      	bne.n	8008272 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	f003 0304 	and.w	r3, r3, #4
 800829c:	2b00      	cmp	r3, #0
 800829e:	f000 80a4 	beq.w	80083ea <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80082a2:	4b8b      	ldr	r3, [pc, #556]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 80082a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d10d      	bne.n	80082ca <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80082ae:	4b88      	ldr	r3, [pc, #544]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 80082b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082b2:	4a87      	ldr	r2, [pc, #540]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 80082b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80082b8:	6413      	str	r3, [r2, #64]	; 0x40
 80082ba:	4b85      	ldr	r3, [pc, #532]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 80082bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80082c2:	60bb      	str	r3, [r7, #8]
 80082c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80082c6:	2301      	movs	r3, #1
 80082c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80082ca:	4b82      	ldr	r3, [pc, #520]	; (80084d4 <HAL_RCC_OscConfig+0x4d0>)
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d118      	bne.n	8008308 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80082d6:	4b7f      	ldr	r3, [pc, #508]	; (80084d4 <HAL_RCC_OscConfig+0x4d0>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	4a7e      	ldr	r2, [pc, #504]	; (80084d4 <HAL_RCC_OscConfig+0x4d0>)
 80082dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80082e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80082e2:	f7fc fe39 	bl	8004f58 <HAL_GetTick>
 80082e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80082e8:	e008      	b.n	80082fc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80082ea:	f7fc fe35 	bl	8004f58 <HAL_GetTick>
 80082ee:	4602      	mov	r2, r0
 80082f0:	693b      	ldr	r3, [r7, #16]
 80082f2:	1ad3      	subs	r3, r2, r3
 80082f4:	2b64      	cmp	r3, #100	; 0x64
 80082f6:	d901      	bls.n	80082fc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80082f8:	2303      	movs	r3, #3
 80082fa:	e120      	b.n	800853e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80082fc:	4b75      	ldr	r3, [pc, #468]	; (80084d4 <HAL_RCC_OscConfig+0x4d0>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008304:	2b00      	cmp	r3, #0
 8008306:	d0f0      	beq.n	80082ea <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	689b      	ldr	r3, [r3, #8]
 800830c:	2b01      	cmp	r3, #1
 800830e:	d106      	bne.n	800831e <HAL_RCC_OscConfig+0x31a>
 8008310:	4b6f      	ldr	r3, [pc, #444]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 8008312:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008314:	4a6e      	ldr	r2, [pc, #440]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 8008316:	f043 0301 	orr.w	r3, r3, #1
 800831a:	6713      	str	r3, [r2, #112]	; 0x70
 800831c:	e02d      	b.n	800837a <HAL_RCC_OscConfig+0x376>
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	689b      	ldr	r3, [r3, #8]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d10c      	bne.n	8008340 <HAL_RCC_OscConfig+0x33c>
 8008326:	4b6a      	ldr	r3, [pc, #424]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 8008328:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800832a:	4a69      	ldr	r2, [pc, #420]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 800832c:	f023 0301 	bic.w	r3, r3, #1
 8008330:	6713      	str	r3, [r2, #112]	; 0x70
 8008332:	4b67      	ldr	r3, [pc, #412]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 8008334:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008336:	4a66      	ldr	r2, [pc, #408]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 8008338:	f023 0304 	bic.w	r3, r3, #4
 800833c:	6713      	str	r3, [r2, #112]	; 0x70
 800833e:	e01c      	b.n	800837a <HAL_RCC_OscConfig+0x376>
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	689b      	ldr	r3, [r3, #8]
 8008344:	2b05      	cmp	r3, #5
 8008346:	d10c      	bne.n	8008362 <HAL_RCC_OscConfig+0x35e>
 8008348:	4b61      	ldr	r3, [pc, #388]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 800834a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800834c:	4a60      	ldr	r2, [pc, #384]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 800834e:	f043 0304 	orr.w	r3, r3, #4
 8008352:	6713      	str	r3, [r2, #112]	; 0x70
 8008354:	4b5e      	ldr	r3, [pc, #376]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 8008356:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008358:	4a5d      	ldr	r2, [pc, #372]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 800835a:	f043 0301 	orr.w	r3, r3, #1
 800835e:	6713      	str	r3, [r2, #112]	; 0x70
 8008360:	e00b      	b.n	800837a <HAL_RCC_OscConfig+0x376>
 8008362:	4b5b      	ldr	r3, [pc, #364]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 8008364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008366:	4a5a      	ldr	r2, [pc, #360]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 8008368:	f023 0301 	bic.w	r3, r3, #1
 800836c:	6713      	str	r3, [r2, #112]	; 0x70
 800836e:	4b58      	ldr	r3, [pc, #352]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 8008370:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008372:	4a57      	ldr	r2, [pc, #348]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 8008374:	f023 0304 	bic.w	r3, r3, #4
 8008378:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	689b      	ldr	r3, [r3, #8]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d015      	beq.n	80083ae <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008382:	f7fc fde9 	bl	8004f58 <HAL_GetTick>
 8008386:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008388:	e00a      	b.n	80083a0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800838a:	f7fc fde5 	bl	8004f58 <HAL_GetTick>
 800838e:	4602      	mov	r2, r0
 8008390:	693b      	ldr	r3, [r7, #16]
 8008392:	1ad3      	subs	r3, r2, r3
 8008394:	f241 3288 	movw	r2, #5000	; 0x1388
 8008398:	4293      	cmp	r3, r2
 800839a:	d901      	bls.n	80083a0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800839c:	2303      	movs	r3, #3
 800839e:	e0ce      	b.n	800853e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80083a0:	4b4b      	ldr	r3, [pc, #300]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 80083a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083a4:	f003 0302 	and.w	r3, r3, #2
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d0ee      	beq.n	800838a <HAL_RCC_OscConfig+0x386>
 80083ac:	e014      	b.n	80083d8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083ae:	f7fc fdd3 	bl	8004f58 <HAL_GetTick>
 80083b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80083b4:	e00a      	b.n	80083cc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80083b6:	f7fc fdcf 	bl	8004f58 <HAL_GetTick>
 80083ba:	4602      	mov	r2, r0
 80083bc:	693b      	ldr	r3, [r7, #16]
 80083be:	1ad3      	subs	r3, r2, r3
 80083c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d901      	bls.n	80083cc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80083c8:	2303      	movs	r3, #3
 80083ca:	e0b8      	b.n	800853e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80083cc:	4b40      	ldr	r3, [pc, #256]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 80083ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083d0:	f003 0302 	and.w	r3, r3, #2
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d1ee      	bne.n	80083b6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80083d8:	7dfb      	ldrb	r3, [r7, #23]
 80083da:	2b01      	cmp	r3, #1
 80083dc:	d105      	bne.n	80083ea <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80083de:	4b3c      	ldr	r3, [pc, #240]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 80083e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083e2:	4a3b      	ldr	r2, [pc, #236]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 80083e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80083e8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	699b      	ldr	r3, [r3, #24]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	f000 80a4 	beq.w	800853c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80083f4:	4b36      	ldr	r3, [pc, #216]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 80083f6:	689b      	ldr	r3, [r3, #8]
 80083f8:	f003 030c 	and.w	r3, r3, #12
 80083fc:	2b08      	cmp	r3, #8
 80083fe:	d06b      	beq.n	80084d8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	699b      	ldr	r3, [r3, #24]
 8008404:	2b02      	cmp	r3, #2
 8008406:	d149      	bne.n	800849c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008408:	4b31      	ldr	r3, [pc, #196]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	4a30      	ldr	r2, [pc, #192]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 800840e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008412:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008414:	f7fc fda0 	bl	8004f58 <HAL_GetTick>
 8008418:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800841a:	e008      	b.n	800842e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800841c:	f7fc fd9c 	bl	8004f58 <HAL_GetTick>
 8008420:	4602      	mov	r2, r0
 8008422:	693b      	ldr	r3, [r7, #16]
 8008424:	1ad3      	subs	r3, r2, r3
 8008426:	2b02      	cmp	r3, #2
 8008428:	d901      	bls.n	800842e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800842a:	2303      	movs	r3, #3
 800842c:	e087      	b.n	800853e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800842e:	4b28      	ldr	r3, [pc, #160]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008436:	2b00      	cmp	r3, #0
 8008438:	d1f0      	bne.n	800841c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	69da      	ldr	r2, [r3, #28]
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6a1b      	ldr	r3, [r3, #32]
 8008442:	431a      	orrs	r2, r3
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008448:	019b      	lsls	r3, r3, #6
 800844a:	431a      	orrs	r2, r3
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008450:	085b      	lsrs	r3, r3, #1
 8008452:	3b01      	subs	r3, #1
 8008454:	041b      	lsls	r3, r3, #16
 8008456:	431a      	orrs	r2, r3
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800845c:	061b      	lsls	r3, r3, #24
 800845e:	4313      	orrs	r3, r2
 8008460:	4a1b      	ldr	r2, [pc, #108]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 8008462:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008466:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008468:	4b19      	ldr	r3, [pc, #100]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	4a18      	ldr	r2, [pc, #96]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 800846e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008472:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008474:	f7fc fd70 	bl	8004f58 <HAL_GetTick>
 8008478:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800847a:	e008      	b.n	800848e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800847c:	f7fc fd6c 	bl	8004f58 <HAL_GetTick>
 8008480:	4602      	mov	r2, r0
 8008482:	693b      	ldr	r3, [r7, #16]
 8008484:	1ad3      	subs	r3, r2, r3
 8008486:	2b02      	cmp	r3, #2
 8008488:	d901      	bls.n	800848e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800848a:	2303      	movs	r3, #3
 800848c:	e057      	b.n	800853e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800848e:	4b10      	ldr	r3, [pc, #64]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008496:	2b00      	cmp	r3, #0
 8008498:	d0f0      	beq.n	800847c <HAL_RCC_OscConfig+0x478>
 800849a:	e04f      	b.n	800853c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800849c:	4b0c      	ldr	r3, [pc, #48]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	4a0b      	ldr	r2, [pc, #44]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 80084a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80084a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084a8:	f7fc fd56 	bl	8004f58 <HAL_GetTick>
 80084ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80084ae:	e008      	b.n	80084c2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80084b0:	f7fc fd52 	bl	8004f58 <HAL_GetTick>
 80084b4:	4602      	mov	r2, r0
 80084b6:	693b      	ldr	r3, [r7, #16]
 80084b8:	1ad3      	subs	r3, r2, r3
 80084ba:	2b02      	cmp	r3, #2
 80084bc:	d901      	bls.n	80084c2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80084be:	2303      	movs	r3, #3
 80084c0:	e03d      	b.n	800853e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80084c2:	4b03      	ldr	r3, [pc, #12]	; (80084d0 <HAL_RCC_OscConfig+0x4cc>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d1f0      	bne.n	80084b0 <HAL_RCC_OscConfig+0x4ac>
 80084ce:	e035      	b.n	800853c <HAL_RCC_OscConfig+0x538>
 80084d0:	40023800 	.word	0x40023800
 80084d4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80084d8:	4b1b      	ldr	r3, [pc, #108]	; (8008548 <HAL_RCC_OscConfig+0x544>)
 80084da:	685b      	ldr	r3, [r3, #4]
 80084dc:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	699b      	ldr	r3, [r3, #24]
 80084e2:	2b01      	cmp	r3, #1
 80084e4:	d028      	beq.n	8008538 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80084f0:	429a      	cmp	r2, r3
 80084f2:	d121      	bne.n	8008538 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80084fe:	429a      	cmp	r2, r3
 8008500:	d11a      	bne.n	8008538 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008502:	68fa      	ldr	r2, [r7, #12]
 8008504:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008508:	4013      	ands	r3, r2
 800850a:	687a      	ldr	r2, [r7, #4]
 800850c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800850e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008510:	4293      	cmp	r3, r2
 8008512:	d111      	bne.n	8008538 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800851e:	085b      	lsrs	r3, r3, #1
 8008520:	3b01      	subs	r3, #1
 8008522:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008524:	429a      	cmp	r2, r3
 8008526:	d107      	bne.n	8008538 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008532:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8008534:	429a      	cmp	r2, r3
 8008536:	d001      	beq.n	800853c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8008538:	2301      	movs	r3, #1
 800853a:	e000      	b.n	800853e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800853c:	2300      	movs	r3, #0
}
 800853e:	4618      	mov	r0, r3
 8008540:	3718      	adds	r7, #24
 8008542:	46bd      	mov	sp, r7
 8008544:	bd80      	pop	{r7, pc}
 8008546:	bf00      	nop
 8008548:	40023800 	.word	0x40023800

0800854c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b084      	sub	sp, #16
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
 8008554:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8008556:	2300      	movs	r3, #0
 8008558:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d101      	bne.n	8008564 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008560:	2301      	movs	r3, #1
 8008562:	e0d0      	b.n	8008706 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008564:	4b6a      	ldr	r3, [pc, #424]	; (8008710 <HAL_RCC_ClockConfig+0x1c4>)
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f003 030f 	and.w	r3, r3, #15
 800856c:	683a      	ldr	r2, [r7, #0]
 800856e:	429a      	cmp	r2, r3
 8008570:	d910      	bls.n	8008594 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008572:	4b67      	ldr	r3, [pc, #412]	; (8008710 <HAL_RCC_ClockConfig+0x1c4>)
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f023 020f 	bic.w	r2, r3, #15
 800857a:	4965      	ldr	r1, [pc, #404]	; (8008710 <HAL_RCC_ClockConfig+0x1c4>)
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	4313      	orrs	r3, r2
 8008580:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008582:	4b63      	ldr	r3, [pc, #396]	; (8008710 <HAL_RCC_ClockConfig+0x1c4>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	f003 030f 	and.w	r3, r3, #15
 800858a:	683a      	ldr	r2, [r7, #0]
 800858c:	429a      	cmp	r2, r3
 800858e:	d001      	beq.n	8008594 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008590:	2301      	movs	r3, #1
 8008592:	e0b8      	b.n	8008706 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f003 0302 	and.w	r3, r3, #2
 800859c:	2b00      	cmp	r3, #0
 800859e:	d020      	beq.n	80085e2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f003 0304 	and.w	r3, r3, #4
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d005      	beq.n	80085b8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80085ac:	4b59      	ldr	r3, [pc, #356]	; (8008714 <HAL_RCC_ClockConfig+0x1c8>)
 80085ae:	689b      	ldr	r3, [r3, #8]
 80085b0:	4a58      	ldr	r2, [pc, #352]	; (8008714 <HAL_RCC_ClockConfig+0x1c8>)
 80085b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80085b6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f003 0308 	and.w	r3, r3, #8
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d005      	beq.n	80085d0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80085c4:	4b53      	ldr	r3, [pc, #332]	; (8008714 <HAL_RCC_ClockConfig+0x1c8>)
 80085c6:	689b      	ldr	r3, [r3, #8]
 80085c8:	4a52      	ldr	r2, [pc, #328]	; (8008714 <HAL_RCC_ClockConfig+0x1c8>)
 80085ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80085ce:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80085d0:	4b50      	ldr	r3, [pc, #320]	; (8008714 <HAL_RCC_ClockConfig+0x1c8>)
 80085d2:	689b      	ldr	r3, [r3, #8]
 80085d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	689b      	ldr	r3, [r3, #8]
 80085dc:	494d      	ldr	r1, [pc, #308]	; (8008714 <HAL_RCC_ClockConfig+0x1c8>)
 80085de:	4313      	orrs	r3, r2
 80085e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f003 0301 	and.w	r3, r3, #1
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d040      	beq.n	8008670 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	685b      	ldr	r3, [r3, #4]
 80085f2:	2b01      	cmp	r3, #1
 80085f4:	d107      	bne.n	8008606 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80085f6:	4b47      	ldr	r3, [pc, #284]	; (8008714 <HAL_RCC_ClockConfig+0x1c8>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d115      	bne.n	800862e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8008602:	2301      	movs	r3, #1
 8008604:	e07f      	b.n	8008706 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	685b      	ldr	r3, [r3, #4]
 800860a:	2b02      	cmp	r3, #2
 800860c:	d107      	bne.n	800861e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800860e:	4b41      	ldr	r3, [pc, #260]	; (8008714 <HAL_RCC_ClockConfig+0x1c8>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008616:	2b00      	cmp	r3, #0
 8008618:	d109      	bne.n	800862e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800861a:	2301      	movs	r3, #1
 800861c:	e073      	b.n	8008706 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800861e:	4b3d      	ldr	r3, [pc, #244]	; (8008714 <HAL_RCC_ClockConfig+0x1c8>)
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f003 0302 	and.w	r3, r3, #2
 8008626:	2b00      	cmp	r3, #0
 8008628:	d101      	bne.n	800862e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800862a:	2301      	movs	r3, #1
 800862c:	e06b      	b.n	8008706 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800862e:	4b39      	ldr	r3, [pc, #228]	; (8008714 <HAL_RCC_ClockConfig+0x1c8>)
 8008630:	689b      	ldr	r3, [r3, #8]
 8008632:	f023 0203 	bic.w	r2, r3, #3
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	685b      	ldr	r3, [r3, #4]
 800863a:	4936      	ldr	r1, [pc, #216]	; (8008714 <HAL_RCC_ClockConfig+0x1c8>)
 800863c:	4313      	orrs	r3, r2
 800863e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008640:	f7fc fc8a 	bl	8004f58 <HAL_GetTick>
 8008644:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008646:	e00a      	b.n	800865e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008648:	f7fc fc86 	bl	8004f58 <HAL_GetTick>
 800864c:	4602      	mov	r2, r0
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	1ad3      	subs	r3, r2, r3
 8008652:	f241 3288 	movw	r2, #5000	; 0x1388
 8008656:	4293      	cmp	r3, r2
 8008658:	d901      	bls.n	800865e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800865a:	2303      	movs	r3, #3
 800865c:	e053      	b.n	8008706 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800865e:	4b2d      	ldr	r3, [pc, #180]	; (8008714 <HAL_RCC_ClockConfig+0x1c8>)
 8008660:	689b      	ldr	r3, [r3, #8]
 8008662:	f003 020c 	and.w	r2, r3, #12
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	685b      	ldr	r3, [r3, #4]
 800866a:	009b      	lsls	r3, r3, #2
 800866c:	429a      	cmp	r2, r3
 800866e:	d1eb      	bne.n	8008648 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008670:	4b27      	ldr	r3, [pc, #156]	; (8008710 <HAL_RCC_ClockConfig+0x1c4>)
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	f003 030f 	and.w	r3, r3, #15
 8008678:	683a      	ldr	r2, [r7, #0]
 800867a:	429a      	cmp	r2, r3
 800867c:	d210      	bcs.n	80086a0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800867e:	4b24      	ldr	r3, [pc, #144]	; (8008710 <HAL_RCC_ClockConfig+0x1c4>)
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	f023 020f 	bic.w	r2, r3, #15
 8008686:	4922      	ldr	r1, [pc, #136]	; (8008710 <HAL_RCC_ClockConfig+0x1c4>)
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	4313      	orrs	r3, r2
 800868c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800868e:	4b20      	ldr	r3, [pc, #128]	; (8008710 <HAL_RCC_ClockConfig+0x1c4>)
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f003 030f 	and.w	r3, r3, #15
 8008696:	683a      	ldr	r2, [r7, #0]
 8008698:	429a      	cmp	r2, r3
 800869a:	d001      	beq.n	80086a0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800869c:	2301      	movs	r3, #1
 800869e:	e032      	b.n	8008706 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f003 0304 	and.w	r3, r3, #4
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d008      	beq.n	80086be <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80086ac:	4b19      	ldr	r3, [pc, #100]	; (8008714 <HAL_RCC_ClockConfig+0x1c8>)
 80086ae:	689b      	ldr	r3, [r3, #8]
 80086b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	68db      	ldr	r3, [r3, #12]
 80086b8:	4916      	ldr	r1, [pc, #88]	; (8008714 <HAL_RCC_ClockConfig+0x1c8>)
 80086ba:	4313      	orrs	r3, r2
 80086bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f003 0308 	and.w	r3, r3, #8
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d009      	beq.n	80086de <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80086ca:	4b12      	ldr	r3, [pc, #72]	; (8008714 <HAL_RCC_ClockConfig+0x1c8>)
 80086cc:	689b      	ldr	r3, [r3, #8]
 80086ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	691b      	ldr	r3, [r3, #16]
 80086d6:	00db      	lsls	r3, r3, #3
 80086d8:	490e      	ldr	r1, [pc, #56]	; (8008714 <HAL_RCC_ClockConfig+0x1c8>)
 80086da:	4313      	orrs	r3, r2
 80086dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80086de:	f000 f821 	bl	8008724 <HAL_RCC_GetSysClockFreq>
 80086e2:	4602      	mov	r2, r0
 80086e4:	4b0b      	ldr	r3, [pc, #44]	; (8008714 <HAL_RCC_ClockConfig+0x1c8>)
 80086e6:	689b      	ldr	r3, [r3, #8]
 80086e8:	091b      	lsrs	r3, r3, #4
 80086ea:	f003 030f 	and.w	r3, r3, #15
 80086ee:	490a      	ldr	r1, [pc, #40]	; (8008718 <HAL_RCC_ClockConfig+0x1cc>)
 80086f0:	5ccb      	ldrb	r3, [r1, r3]
 80086f2:	fa22 f303 	lsr.w	r3, r2, r3
 80086f6:	4a09      	ldr	r2, [pc, #36]	; (800871c <HAL_RCC_ClockConfig+0x1d0>)
 80086f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80086fa:	4b09      	ldr	r3, [pc, #36]	; (8008720 <HAL_RCC_ClockConfig+0x1d4>)
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	4618      	mov	r0, r3
 8008700:	f7fc fb1c 	bl	8004d3c <HAL_InitTick>

  return HAL_OK;
 8008704:	2300      	movs	r3, #0
}
 8008706:	4618      	mov	r0, r3
 8008708:	3710      	adds	r7, #16
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}
 800870e:	bf00      	nop
 8008710:	40023c00 	.word	0x40023c00
 8008714:	40023800 	.word	0x40023800
 8008718:	08034370 	.word	0x08034370
 800871c:	20000040 	.word	0x20000040
 8008720:	20000044 	.word	0x20000044

08008724 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008724:	b5b0      	push	{r4, r5, r7, lr}
 8008726:	b084      	sub	sp, #16
 8008728:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800872a:	2100      	movs	r1, #0
 800872c:	6079      	str	r1, [r7, #4]
 800872e:	2100      	movs	r1, #0
 8008730:	60f9      	str	r1, [r7, #12]
 8008732:	2100      	movs	r1, #0
 8008734:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 8008736:	2100      	movs	r1, #0
 8008738:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800873a:	4952      	ldr	r1, [pc, #328]	; (8008884 <HAL_RCC_GetSysClockFreq+0x160>)
 800873c:	6889      	ldr	r1, [r1, #8]
 800873e:	f001 010c 	and.w	r1, r1, #12
 8008742:	2908      	cmp	r1, #8
 8008744:	d00d      	beq.n	8008762 <HAL_RCC_GetSysClockFreq+0x3e>
 8008746:	2908      	cmp	r1, #8
 8008748:	f200 8094 	bhi.w	8008874 <HAL_RCC_GetSysClockFreq+0x150>
 800874c:	2900      	cmp	r1, #0
 800874e:	d002      	beq.n	8008756 <HAL_RCC_GetSysClockFreq+0x32>
 8008750:	2904      	cmp	r1, #4
 8008752:	d003      	beq.n	800875c <HAL_RCC_GetSysClockFreq+0x38>
 8008754:	e08e      	b.n	8008874 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008756:	4b4c      	ldr	r3, [pc, #304]	; (8008888 <HAL_RCC_GetSysClockFreq+0x164>)
 8008758:	60bb      	str	r3, [r7, #8]
      break;
 800875a:	e08e      	b.n	800887a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800875c:	4b4b      	ldr	r3, [pc, #300]	; (800888c <HAL_RCC_GetSysClockFreq+0x168>)
 800875e:	60bb      	str	r3, [r7, #8]
      break;
 8008760:	e08b      	b.n	800887a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008762:	4948      	ldr	r1, [pc, #288]	; (8008884 <HAL_RCC_GetSysClockFreq+0x160>)
 8008764:	6849      	ldr	r1, [r1, #4]
 8008766:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800876a:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800876c:	4945      	ldr	r1, [pc, #276]	; (8008884 <HAL_RCC_GetSysClockFreq+0x160>)
 800876e:	6849      	ldr	r1, [r1, #4]
 8008770:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8008774:	2900      	cmp	r1, #0
 8008776:	d024      	beq.n	80087c2 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008778:	4942      	ldr	r1, [pc, #264]	; (8008884 <HAL_RCC_GetSysClockFreq+0x160>)
 800877a:	6849      	ldr	r1, [r1, #4]
 800877c:	0989      	lsrs	r1, r1, #6
 800877e:	4608      	mov	r0, r1
 8008780:	f04f 0100 	mov.w	r1, #0
 8008784:	f240 14ff 	movw	r4, #511	; 0x1ff
 8008788:	f04f 0500 	mov.w	r5, #0
 800878c:	ea00 0204 	and.w	r2, r0, r4
 8008790:	ea01 0305 	and.w	r3, r1, r5
 8008794:	493d      	ldr	r1, [pc, #244]	; (800888c <HAL_RCC_GetSysClockFreq+0x168>)
 8008796:	fb01 f003 	mul.w	r0, r1, r3
 800879a:	2100      	movs	r1, #0
 800879c:	fb01 f102 	mul.w	r1, r1, r2
 80087a0:	1844      	adds	r4, r0, r1
 80087a2:	493a      	ldr	r1, [pc, #232]	; (800888c <HAL_RCC_GetSysClockFreq+0x168>)
 80087a4:	fba2 0101 	umull	r0, r1, r2, r1
 80087a8:	1863      	adds	r3, r4, r1
 80087aa:	4619      	mov	r1, r3
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	461a      	mov	r2, r3
 80087b0:	f04f 0300 	mov.w	r3, #0
 80087b4:	f7f7 fd2c 	bl	8000210 <__aeabi_uldivmod>
 80087b8:	4602      	mov	r2, r0
 80087ba:	460b      	mov	r3, r1
 80087bc:	4613      	mov	r3, r2
 80087be:	60fb      	str	r3, [r7, #12]
 80087c0:	e04a      	b.n	8008858 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80087c2:	4b30      	ldr	r3, [pc, #192]	; (8008884 <HAL_RCC_GetSysClockFreq+0x160>)
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	099b      	lsrs	r3, r3, #6
 80087c8:	461a      	mov	r2, r3
 80087ca:	f04f 0300 	mov.w	r3, #0
 80087ce:	f240 10ff 	movw	r0, #511	; 0x1ff
 80087d2:	f04f 0100 	mov.w	r1, #0
 80087d6:	ea02 0400 	and.w	r4, r2, r0
 80087da:	ea03 0501 	and.w	r5, r3, r1
 80087de:	4620      	mov	r0, r4
 80087e0:	4629      	mov	r1, r5
 80087e2:	f04f 0200 	mov.w	r2, #0
 80087e6:	f04f 0300 	mov.w	r3, #0
 80087ea:	014b      	lsls	r3, r1, #5
 80087ec:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80087f0:	0142      	lsls	r2, r0, #5
 80087f2:	4610      	mov	r0, r2
 80087f4:	4619      	mov	r1, r3
 80087f6:	1b00      	subs	r0, r0, r4
 80087f8:	eb61 0105 	sbc.w	r1, r1, r5
 80087fc:	f04f 0200 	mov.w	r2, #0
 8008800:	f04f 0300 	mov.w	r3, #0
 8008804:	018b      	lsls	r3, r1, #6
 8008806:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800880a:	0182      	lsls	r2, r0, #6
 800880c:	1a12      	subs	r2, r2, r0
 800880e:	eb63 0301 	sbc.w	r3, r3, r1
 8008812:	f04f 0000 	mov.w	r0, #0
 8008816:	f04f 0100 	mov.w	r1, #0
 800881a:	00d9      	lsls	r1, r3, #3
 800881c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008820:	00d0      	lsls	r0, r2, #3
 8008822:	4602      	mov	r2, r0
 8008824:	460b      	mov	r3, r1
 8008826:	1912      	adds	r2, r2, r4
 8008828:	eb45 0303 	adc.w	r3, r5, r3
 800882c:	f04f 0000 	mov.w	r0, #0
 8008830:	f04f 0100 	mov.w	r1, #0
 8008834:	0299      	lsls	r1, r3, #10
 8008836:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800883a:	0290      	lsls	r0, r2, #10
 800883c:	4602      	mov	r2, r0
 800883e:	460b      	mov	r3, r1
 8008840:	4610      	mov	r0, r2
 8008842:	4619      	mov	r1, r3
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	461a      	mov	r2, r3
 8008848:	f04f 0300 	mov.w	r3, #0
 800884c:	f7f7 fce0 	bl	8000210 <__aeabi_uldivmod>
 8008850:	4602      	mov	r2, r0
 8008852:	460b      	mov	r3, r1
 8008854:	4613      	mov	r3, r2
 8008856:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8008858:	4b0a      	ldr	r3, [pc, #40]	; (8008884 <HAL_RCC_GetSysClockFreq+0x160>)
 800885a:	685b      	ldr	r3, [r3, #4]
 800885c:	0c1b      	lsrs	r3, r3, #16
 800885e:	f003 0303 	and.w	r3, r3, #3
 8008862:	3301      	adds	r3, #1
 8008864:	005b      	lsls	r3, r3, #1
 8008866:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8008868:	68fa      	ldr	r2, [r7, #12]
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008870:	60bb      	str	r3, [r7, #8]
      break;
 8008872:	e002      	b.n	800887a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008874:	4b04      	ldr	r3, [pc, #16]	; (8008888 <HAL_RCC_GetSysClockFreq+0x164>)
 8008876:	60bb      	str	r3, [r7, #8]
      break;
 8008878:	bf00      	nop
    }
  }
  return sysclockfreq;
 800887a:	68bb      	ldr	r3, [r7, #8]
}
 800887c:	4618      	mov	r0, r3
 800887e:	3710      	adds	r7, #16
 8008880:	46bd      	mov	sp, r7
 8008882:	bdb0      	pop	{r4, r5, r7, pc}
 8008884:	40023800 	.word	0x40023800
 8008888:	00f42400 	.word	0x00f42400
 800888c:	017d7840 	.word	0x017d7840

08008890 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008890:	b480      	push	{r7}
 8008892:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008894:	4b03      	ldr	r3, [pc, #12]	; (80088a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8008896:	681b      	ldr	r3, [r3, #0]
}
 8008898:	4618      	mov	r0, r3
 800889a:	46bd      	mov	sp, r7
 800889c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a0:	4770      	bx	lr
 80088a2:	bf00      	nop
 80088a4:	20000040 	.word	0x20000040

080088a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80088ac:	f7ff fff0 	bl	8008890 <HAL_RCC_GetHCLKFreq>
 80088b0:	4602      	mov	r2, r0
 80088b2:	4b05      	ldr	r3, [pc, #20]	; (80088c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80088b4:	689b      	ldr	r3, [r3, #8]
 80088b6:	0a9b      	lsrs	r3, r3, #10
 80088b8:	f003 0307 	and.w	r3, r3, #7
 80088bc:	4903      	ldr	r1, [pc, #12]	; (80088cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80088be:	5ccb      	ldrb	r3, [r1, r3]
 80088c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80088c4:	4618      	mov	r0, r3
 80088c6:	bd80      	pop	{r7, pc}
 80088c8:	40023800 	.word	0x40023800
 80088cc:	08034380 	.word	0x08034380

080088d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80088d4:	f7ff ffdc 	bl	8008890 <HAL_RCC_GetHCLKFreq>
 80088d8:	4602      	mov	r2, r0
 80088da:	4b05      	ldr	r3, [pc, #20]	; (80088f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80088dc:	689b      	ldr	r3, [r3, #8]
 80088de:	0b5b      	lsrs	r3, r3, #13
 80088e0:	f003 0307 	and.w	r3, r3, #7
 80088e4:	4903      	ldr	r1, [pc, #12]	; (80088f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80088e6:	5ccb      	ldrb	r3, [r1, r3]
 80088e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80088ec:	4618      	mov	r0, r3
 80088ee:	bd80      	pop	{r7, pc}
 80088f0:	40023800 	.word	0x40023800
 80088f4:	08034380 	.word	0x08034380

080088f8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80088f8:	b480      	push	{r7}
 80088fa:	b083      	sub	sp, #12
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
 8008900:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	220f      	movs	r2, #15
 8008906:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008908:	4b12      	ldr	r3, [pc, #72]	; (8008954 <HAL_RCC_GetClockConfig+0x5c>)
 800890a:	689b      	ldr	r3, [r3, #8]
 800890c:	f003 0203 	and.w	r2, r3, #3
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008914:	4b0f      	ldr	r3, [pc, #60]	; (8008954 <HAL_RCC_GetClockConfig+0x5c>)
 8008916:	689b      	ldr	r3, [r3, #8]
 8008918:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008920:	4b0c      	ldr	r3, [pc, #48]	; (8008954 <HAL_RCC_GetClockConfig+0x5c>)
 8008922:	689b      	ldr	r3, [r3, #8]
 8008924:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800892c:	4b09      	ldr	r3, [pc, #36]	; (8008954 <HAL_RCC_GetClockConfig+0x5c>)
 800892e:	689b      	ldr	r3, [r3, #8]
 8008930:	08db      	lsrs	r3, r3, #3
 8008932:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800893a:	4b07      	ldr	r3, [pc, #28]	; (8008958 <HAL_RCC_GetClockConfig+0x60>)
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f003 020f 	and.w	r2, r3, #15
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	601a      	str	r2, [r3, #0]
}
 8008946:	bf00      	nop
 8008948:	370c      	adds	r7, #12
 800894a:	46bd      	mov	sp, r7
 800894c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008950:	4770      	bx	lr
 8008952:	bf00      	nop
 8008954:	40023800 	.word	0x40023800
 8008958:	40023c00 	.word	0x40023c00

0800895c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800895c:	b580      	push	{r7, lr}
 800895e:	b088      	sub	sp, #32
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008964:	2300      	movs	r3, #0
 8008966:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8008968:	2300      	movs	r3, #0
 800896a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800896c:	2300      	movs	r3, #0
 800896e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8008970:	2300      	movs	r3, #0
 8008972:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8008974:	2300      	movs	r3, #0
 8008976:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	f003 0301 	and.w	r3, r3, #1
 8008980:	2b00      	cmp	r3, #0
 8008982:	d012      	beq.n	80089aa <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008984:	4b69      	ldr	r3, [pc, #420]	; (8008b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008986:	689b      	ldr	r3, [r3, #8]
 8008988:	4a68      	ldr	r2, [pc, #416]	; (8008b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800898a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800898e:	6093      	str	r3, [r2, #8]
 8008990:	4b66      	ldr	r3, [pc, #408]	; (8008b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008992:	689a      	ldr	r2, [r3, #8]
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008998:	4964      	ldr	r1, [pc, #400]	; (8008b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800899a:	4313      	orrs	r3, r2
 800899c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d101      	bne.n	80089aa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80089a6:	2301      	movs	r3, #1
 80089a8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d017      	beq.n	80089e6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80089b6:	4b5d      	ldr	r3, [pc, #372]	; (8008b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80089b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80089bc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089c4:	4959      	ldr	r1, [pc, #356]	; (8008b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80089c6:	4313      	orrs	r3, r2
 80089c8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089d0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80089d4:	d101      	bne.n	80089da <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80089d6:	2301      	movs	r3, #1
 80089d8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d101      	bne.n	80089e6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80089e2:	2301      	movs	r3, #1
 80089e4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d017      	beq.n	8008a22 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80089f2:	4b4e      	ldr	r3, [pc, #312]	; (8008b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80089f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80089f8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a00:	494a      	ldr	r1, [pc, #296]	; (8008b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008a02:	4313      	orrs	r3, r2
 8008a04:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a0c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008a10:	d101      	bne.n	8008a16 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8008a12:	2301      	movs	r3, #1
 8008a14:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d101      	bne.n	8008a22 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8008a1e:	2301      	movs	r3, #1
 8008a20:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d001      	beq.n	8008a32 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8008a2e:	2301      	movs	r3, #1
 8008a30:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f003 0320 	and.w	r3, r3, #32
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	f000 808b 	beq.w	8008b56 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008a40:	4b3a      	ldr	r3, [pc, #232]	; (8008b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a44:	4a39      	ldr	r2, [pc, #228]	; (8008b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008a46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a4a:	6413      	str	r3, [r2, #64]	; 0x40
 8008a4c:	4b37      	ldr	r3, [pc, #220]	; (8008b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008a54:	60bb      	str	r3, [r7, #8]
 8008a56:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008a58:	4b35      	ldr	r3, [pc, #212]	; (8008b30 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	4a34      	ldr	r2, [pc, #208]	; (8008b30 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008a5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008a62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008a64:	f7fc fa78 	bl	8004f58 <HAL_GetTick>
 8008a68:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008a6a:	e008      	b.n	8008a7e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008a6c:	f7fc fa74 	bl	8004f58 <HAL_GetTick>
 8008a70:	4602      	mov	r2, r0
 8008a72:	697b      	ldr	r3, [r7, #20]
 8008a74:	1ad3      	subs	r3, r2, r3
 8008a76:	2b64      	cmp	r3, #100	; 0x64
 8008a78:	d901      	bls.n	8008a7e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8008a7a:	2303      	movs	r3, #3
 8008a7c:	e357      	b.n	800912e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008a7e:	4b2c      	ldr	r3, [pc, #176]	; (8008b30 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d0f0      	beq.n	8008a6c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008a8a:	4b28      	ldr	r3, [pc, #160]	; (8008b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008a8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008a92:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008a94:	693b      	ldr	r3, [r7, #16]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d035      	beq.n	8008b06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008aa2:	693a      	ldr	r2, [r7, #16]
 8008aa4:	429a      	cmp	r2, r3
 8008aa6:	d02e      	beq.n	8008b06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008aa8:	4b20      	ldr	r3, [pc, #128]	; (8008b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008aaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008aac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008ab0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008ab2:	4b1e      	ldr	r3, [pc, #120]	; (8008b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ab4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ab6:	4a1d      	ldr	r2, [pc, #116]	; (8008b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ab8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008abc:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008abe:	4b1b      	ldr	r3, [pc, #108]	; (8008b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ac2:	4a1a      	ldr	r2, [pc, #104]	; (8008b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ac4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008ac8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8008aca:	4a18      	ldr	r2, [pc, #96]	; (8008b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008acc:	693b      	ldr	r3, [r7, #16]
 8008ace:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008ad0:	4b16      	ldr	r3, [pc, #88]	; (8008b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ad2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ad4:	f003 0301 	and.w	r3, r3, #1
 8008ad8:	2b01      	cmp	r3, #1
 8008ada:	d114      	bne.n	8008b06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008adc:	f7fc fa3c 	bl	8004f58 <HAL_GetTick>
 8008ae0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008ae2:	e00a      	b.n	8008afa <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008ae4:	f7fc fa38 	bl	8004f58 <HAL_GetTick>
 8008ae8:	4602      	mov	r2, r0
 8008aea:	697b      	ldr	r3, [r7, #20]
 8008aec:	1ad3      	subs	r3, r2, r3
 8008aee:	f241 3288 	movw	r2, #5000	; 0x1388
 8008af2:	4293      	cmp	r3, r2
 8008af4:	d901      	bls.n	8008afa <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8008af6:	2303      	movs	r3, #3
 8008af8:	e319      	b.n	800912e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008afa:	4b0c      	ldr	r3, [pc, #48]	; (8008b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008afc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008afe:	f003 0302 	and.w	r3, r3, #2
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d0ee      	beq.n	8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b0e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008b12:	d111      	bne.n	8008b38 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8008b14:	4b05      	ldr	r3, [pc, #20]	; (8008b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008b16:	689b      	ldr	r3, [r3, #8]
 8008b18:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008b20:	4b04      	ldr	r3, [pc, #16]	; (8008b34 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008b22:	400b      	ands	r3, r1
 8008b24:	4901      	ldr	r1, [pc, #4]	; (8008b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008b26:	4313      	orrs	r3, r2
 8008b28:	608b      	str	r3, [r1, #8]
 8008b2a:	e00b      	b.n	8008b44 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8008b2c:	40023800 	.word	0x40023800
 8008b30:	40007000 	.word	0x40007000
 8008b34:	0ffffcff 	.word	0x0ffffcff
 8008b38:	4bb1      	ldr	r3, [pc, #708]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008b3a:	689b      	ldr	r3, [r3, #8]
 8008b3c:	4ab0      	ldr	r2, [pc, #704]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008b3e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8008b42:	6093      	str	r3, [r2, #8]
 8008b44:	4bae      	ldr	r3, [pc, #696]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008b46:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008b50:	49ab      	ldr	r1, [pc, #684]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008b52:	4313      	orrs	r3, r2
 8008b54:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	f003 0310 	and.w	r3, r3, #16
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d010      	beq.n	8008b84 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008b62:	4ba7      	ldr	r3, [pc, #668]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008b64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008b68:	4aa5      	ldr	r2, [pc, #660]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008b6a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008b6e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8008b72:	4ba3      	ldr	r3, [pc, #652]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008b74:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b7c:	49a0      	ldr	r1, [pc, #640]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008b7e:	4313      	orrs	r3, r2
 8008b80:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d00a      	beq.n	8008ba6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008b90:	4b9b      	ldr	r3, [pc, #620]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b96:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008b9e:	4998      	ldr	r1, [pc, #608]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008ba0:	4313      	orrs	r3, r2
 8008ba2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d00a      	beq.n	8008bc8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008bb2:	4b93      	ldr	r3, [pc, #588]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008bb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008bb8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008bc0:	498f      	ldr	r1, [pc, #572]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008bc2:	4313      	orrs	r3, r2
 8008bc4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d00a      	beq.n	8008bea <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008bd4:	4b8a      	ldr	r3, [pc, #552]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008bda:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008be2:	4987      	ldr	r1, [pc, #540]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008be4:	4313      	orrs	r3, r2
 8008be6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d00a      	beq.n	8008c0c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008bf6:	4b82      	ldr	r3, [pc, #520]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008bf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008bfc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c04:	497e      	ldr	r1, [pc, #504]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008c06:	4313      	orrs	r3, r2
 8008c08:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d00a      	beq.n	8008c2e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008c18:	4b79      	ldr	r3, [pc, #484]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c1e:	f023 0203 	bic.w	r2, r3, #3
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c26:	4976      	ldr	r1, [pc, #472]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008c28:	4313      	orrs	r3, r2
 8008c2a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d00a      	beq.n	8008c50 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008c3a:	4b71      	ldr	r3, [pc, #452]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008c3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c40:	f023 020c 	bic.w	r2, r3, #12
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008c48:	496d      	ldr	r1, [pc, #436]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008c4a:	4313      	orrs	r3, r2
 8008c4c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d00a      	beq.n	8008c72 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008c5c:	4b68      	ldr	r3, [pc, #416]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008c5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c62:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c6a:	4965      	ldr	r1, [pc, #404]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008c6c:	4313      	orrs	r3, r2
 8008c6e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d00a      	beq.n	8008c94 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008c7e:	4b60      	ldr	r3, [pc, #384]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c84:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008c8c:	495c      	ldr	r1, [pc, #368]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008c8e:	4313      	orrs	r3, r2
 8008c90:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d00a      	beq.n	8008cb6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008ca0:	4b57      	ldr	r3, [pc, #348]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ca6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cae:	4954      	ldr	r1, [pc, #336]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008cb0:	4313      	orrs	r3, r2
 8008cb2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d00a      	beq.n	8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8008cc2:	4b4f      	ldr	r3, [pc, #316]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008cc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008cc8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008cd0:	494b      	ldr	r1, [pc, #300]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008cd2:	4313      	orrs	r3, r2
 8008cd4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d00a      	beq.n	8008cfa <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8008ce4:	4b46      	ldr	r3, [pc, #280]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008cea:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008cf2:	4943      	ldr	r1, [pc, #268]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008cf4:	4313      	orrs	r3, r2
 8008cf6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d00a      	beq.n	8008d1c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8008d06:	4b3e      	ldr	r3, [pc, #248]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008d08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d0c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008d14:	493a      	ldr	r1, [pc, #232]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008d16:	4313      	orrs	r3, r2
 8008d18:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d00a      	beq.n	8008d3e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008d28:	4b35      	ldr	r3, [pc, #212]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d2e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008d36:	4932      	ldr	r1, [pc, #200]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008d38:	4313      	orrs	r3, r2
 8008d3a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d011      	beq.n	8008d6e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8008d4a:	4b2d      	ldr	r3, [pc, #180]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d50:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008d58:	4929      	ldr	r1, [pc, #164]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008d5a:	4313      	orrs	r3, r2
 8008d5c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008d64:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008d68:	d101      	bne.n	8008d6e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8008d6a:	2301      	movs	r3, #1
 8008d6c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	f003 0308 	and.w	r3, r3, #8
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d001      	beq.n	8008d7e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8008d7a:	2301      	movs	r3, #1
 8008d7c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d00a      	beq.n	8008da0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008d8a:	4b1d      	ldr	r3, [pc, #116]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008d8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d90:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008d98:	4919      	ldr	r1, [pc, #100]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008d9a:	4313      	orrs	r3, r2
 8008d9c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d00b      	beq.n	8008dc4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008dac:	4b14      	ldr	r3, [pc, #80]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008db2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008dbc:	4910      	ldr	r1, [pc, #64]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008dbe:	4313      	orrs	r3, r2
 8008dc0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008dc4:	69fb      	ldr	r3, [r7, #28]
 8008dc6:	2b01      	cmp	r3, #1
 8008dc8:	d006      	beq.n	8008dd8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	f000 80d9 	beq.w	8008f8a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008dd8:	4b09      	ldr	r3, [pc, #36]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	4a08      	ldr	r2, [pc, #32]	; (8008e00 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008dde:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008de2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008de4:	f7fc f8b8 	bl	8004f58 <HAL_GetTick>
 8008de8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008dea:	e00b      	b.n	8008e04 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008dec:	f7fc f8b4 	bl	8004f58 <HAL_GetTick>
 8008df0:	4602      	mov	r2, r0
 8008df2:	697b      	ldr	r3, [r7, #20]
 8008df4:	1ad3      	subs	r3, r2, r3
 8008df6:	2b64      	cmp	r3, #100	; 0x64
 8008df8:	d904      	bls.n	8008e04 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008dfa:	2303      	movs	r3, #3
 8008dfc:	e197      	b.n	800912e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8008dfe:	bf00      	nop
 8008e00:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008e04:	4b6c      	ldr	r3, [pc, #432]	; (8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d1ed      	bne.n	8008dec <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	f003 0301 	and.w	r3, r3, #1
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d021      	beq.n	8008e60 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d11d      	bne.n	8008e60 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008e24:	4b64      	ldr	r3, [pc, #400]	; (8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008e26:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008e2a:	0c1b      	lsrs	r3, r3, #16
 8008e2c:	f003 0303 	and.w	r3, r3, #3
 8008e30:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008e32:	4b61      	ldr	r3, [pc, #388]	; (8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008e34:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008e38:	0e1b      	lsrs	r3, r3, #24
 8008e3a:	f003 030f 	and.w	r3, r3, #15
 8008e3e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	685b      	ldr	r3, [r3, #4]
 8008e44:	019a      	lsls	r2, r3, #6
 8008e46:	693b      	ldr	r3, [r7, #16]
 8008e48:	041b      	lsls	r3, r3, #16
 8008e4a:	431a      	orrs	r2, r3
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	061b      	lsls	r3, r3, #24
 8008e50:	431a      	orrs	r2, r3
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	689b      	ldr	r3, [r3, #8]
 8008e56:	071b      	lsls	r3, r3, #28
 8008e58:	4957      	ldr	r1, [pc, #348]	; (8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008e5a:	4313      	orrs	r3, r2
 8008e5c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d004      	beq.n	8008e76 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e70:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008e74:	d00a      	beq.n	8008e8c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d02e      	beq.n	8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e86:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008e8a:	d129      	bne.n	8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008e8c:	4b4a      	ldr	r3, [pc, #296]	; (8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008e8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008e92:	0c1b      	lsrs	r3, r3, #16
 8008e94:	f003 0303 	and.w	r3, r3, #3
 8008e98:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008e9a:	4b47      	ldr	r3, [pc, #284]	; (8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008e9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008ea0:	0f1b      	lsrs	r3, r3, #28
 8008ea2:	f003 0307 	and.w	r3, r3, #7
 8008ea6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	685b      	ldr	r3, [r3, #4]
 8008eac:	019a      	lsls	r2, r3, #6
 8008eae:	693b      	ldr	r3, [r7, #16]
 8008eb0:	041b      	lsls	r3, r3, #16
 8008eb2:	431a      	orrs	r2, r3
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	68db      	ldr	r3, [r3, #12]
 8008eb8:	061b      	lsls	r3, r3, #24
 8008eba:	431a      	orrs	r2, r3
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	071b      	lsls	r3, r3, #28
 8008ec0:	493d      	ldr	r1, [pc, #244]	; (8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008ec2:	4313      	orrs	r3, r2
 8008ec4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008ec8:	4b3b      	ldr	r3, [pc, #236]	; (8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008eca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008ece:	f023 021f 	bic.w	r2, r3, #31
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ed6:	3b01      	subs	r3, #1
 8008ed8:	4937      	ldr	r1, [pc, #220]	; (8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008eda:	4313      	orrs	r3, r2
 8008edc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d01d      	beq.n	8008f28 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008eec:	4b32      	ldr	r3, [pc, #200]	; (8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008eee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008ef2:	0e1b      	lsrs	r3, r3, #24
 8008ef4:	f003 030f 	and.w	r3, r3, #15
 8008ef8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008efa:	4b2f      	ldr	r3, [pc, #188]	; (8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008efc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008f00:	0f1b      	lsrs	r3, r3, #28
 8008f02:	f003 0307 	and.w	r3, r3, #7
 8008f06:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	685b      	ldr	r3, [r3, #4]
 8008f0c:	019a      	lsls	r2, r3, #6
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	691b      	ldr	r3, [r3, #16]
 8008f12:	041b      	lsls	r3, r3, #16
 8008f14:	431a      	orrs	r2, r3
 8008f16:	693b      	ldr	r3, [r7, #16]
 8008f18:	061b      	lsls	r3, r3, #24
 8008f1a:	431a      	orrs	r2, r3
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	071b      	lsls	r3, r3, #28
 8008f20:	4925      	ldr	r1, [pc, #148]	; (8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008f22:	4313      	orrs	r3, r2
 8008f24:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d011      	beq.n	8008f58 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	685b      	ldr	r3, [r3, #4]
 8008f38:	019a      	lsls	r2, r3, #6
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	691b      	ldr	r3, [r3, #16]
 8008f3e:	041b      	lsls	r3, r3, #16
 8008f40:	431a      	orrs	r2, r3
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	68db      	ldr	r3, [r3, #12]
 8008f46:	061b      	lsls	r3, r3, #24
 8008f48:	431a      	orrs	r2, r3
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	689b      	ldr	r3, [r3, #8]
 8008f4e:	071b      	lsls	r3, r3, #28
 8008f50:	4919      	ldr	r1, [pc, #100]	; (8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008f52:	4313      	orrs	r3, r2
 8008f54:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008f58:	4b17      	ldr	r3, [pc, #92]	; (8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	4a16      	ldr	r2, [pc, #88]	; (8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008f5e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008f62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008f64:	f7fb fff8 	bl	8004f58 <HAL_GetTick>
 8008f68:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008f6a:	e008      	b.n	8008f7e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008f6c:	f7fb fff4 	bl	8004f58 <HAL_GetTick>
 8008f70:	4602      	mov	r2, r0
 8008f72:	697b      	ldr	r3, [r7, #20]
 8008f74:	1ad3      	subs	r3, r2, r3
 8008f76:	2b64      	cmp	r3, #100	; 0x64
 8008f78:	d901      	bls.n	8008f7e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008f7a:	2303      	movs	r3, #3
 8008f7c:	e0d7      	b.n	800912e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008f7e:	4b0e      	ldr	r3, [pc, #56]	; (8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d0f0      	beq.n	8008f6c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8008f8a:	69bb      	ldr	r3, [r7, #24]
 8008f8c:	2b01      	cmp	r3, #1
 8008f8e:	f040 80cd 	bne.w	800912c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008f92:	4b09      	ldr	r3, [pc, #36]	; (8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	4a08      	ldr	r2, [pc, #32]	; (8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008f98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008f9c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008f9e:	f7fb ffdb 	bl	8004f58 <HAL_GetTick>
 8008fa2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008fa4:	e00a      	b.n	8008fbc <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008fa6:	f7fb ffd7 	bl	8004f58 <HAL_GetTick>
 8008faa:	4602      	mov	r2, r0
 8008fac:	697b      	ldr	r3, [r7, #20]
 8008fae:	1ad3      	subs	r3, r2, r3
 8008fb0:	2b64      	cmp	r3, #100	; 0x64
 8008fb2:	d903      	bls.n	8008fbc <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008fb4:	2303      	movs	r3, #3
 8008fb6:	e0ba      	b.n	800912e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8008fb8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008fbc:	4b5e      	ldr	r3, [pc, #376]	; (8009138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008fc4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008fc8:	d0ed      	beq.n	8008fa6 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d003      	beq.n	8008fde <HAL_RCCEx_PeriphCLKConfig+0x682>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d009      	beq.n	8008ff2 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d02e      	beq.n	8009048 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d12a      	bne.n	8009048 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008ff2:	4b51      	ldr	r3, [pc, #324]	; (8009138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ff8:	0c1b      	lsrs	r3, r3, #16
 8008ffa:	f003 0303 	and.w	r3, r3, #3
 8008ffe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8009000:	4b4d      	ldr	r3, [pc, #308]	; (8009138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009002:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009006:	0f1b      	lsrs	r3, r3, #28
 8009008:	f003 0307 	and.w	r3, r3, #7
 800900c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	695b      	ldr	r3, [r3, #20]
 8009012:	019a      	lsls	r2, r3, #6
 8009014:	693b      	ldr	r3, [r7, #16]
 8009016:	041b      	lsls	r3, r3, #16
 8009018:	431a      	orrs	r2, r3
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	699b      	ldr	r3, [r3, #24]
 800901e:	061b      	lsls	r3, r3, #24
 8009020:	431a      	orrs	r2, r3
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	071b      	lsls	r3, r3, #28
 8009026:	4944      	ldr	r1, [pc, #272]	; (8009138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009028:	4313      	orrs	r3, r2
 800902a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800902e:	4b42      	ldr	r3, [pc, #264]	; (8009138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009030:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009034:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800903c:	3b01      	subs	r3, #1
 800903e:	021b      	lsls	r3, r3, #8
 8009040:	493d      	ldr	r1, [pc, #244]	; (8009138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009042:	4313      	orrs	r3, r2
 8009044:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009050:	2b00      	cmp	r3, #0
 8009052:	d022      	beq.n	800909a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009058:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800905c:	d11d      	bne.n	800909a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800905e:	4b36      	ldr	r3, [pc, #216]	; (8009138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009060:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009064:	0e1b      	lsrs	r3, r3, #24
 8009066:	f003 030f 	and.w	r3, r3, #15
 800906a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800906c:	4b32      	ldr	r3, [pc, #200]	; (8009138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800906e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009072:	0f1b      	lsrs	r3, r3, #28
 8009074:	f003 0307 	and.w	r3, r3, #7
 8009078:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	695b      	ldr	r3, [r3, #20]
 800907e:	019a      	lsls	r2, r3, #6
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	6a1b      	ldr	r3, [r3, #32]
 8009084:	041b      	lsls	r3, r3, #16
 8009086:	431a      	orrs	r2, r3
 8009088:	693b      	ldr	r3, [r7, #16]
 800908a:	061b      	lsls	r3, r3, #24
 800908c:	431a      	orrs	r2, r3
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	071b      	lsls	r3, r3, #28
 8009092:	4929      	ldr	r1, [pc, #164]	; (8009138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009094:	4313      	orrs	r3, r2
 8009096:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	f003 0308 	and.w	r3, r3, #8
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d028      	beq.n	80090f8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80090a6:	4b24      	ldr	r3, [pc, #144]	; (8009138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80090a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80090ac:	0e1b      	lsrs	r3, r3, #24
 80090ae:	f003 030f 	and.w	r3, r3, #15
 80090b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80090b4:	4b20      	ldr	r3, [pc, #128]	; (8009138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80090b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80090ba:	0c1b      	lsrs	r3, r3, #16
 80090bc:	f003 0303 	and.w	r3, r3, #3
 80090c0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	695b      	ldr	r3, [r3, #20]
 80090c6:	019a      	lsls	r2, r3, #6
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	041b      	lsls	r3, r3, #16
 80090cc:	431a      	orrs	r2, r3
 80090ce:	693b      	ldr	r3, [r7, #16]
 80090d0:	061b      	lsls	r3, r3, #24
 80090d2:	431a      	orrs	r2, r3
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	69db      	ldr	r3, [r3, #28]
 80090d8:	071b      	lsls	r3, r3, #28
 80090da:	4917      	ldr	r1, [pc, #92]	; (8009138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80090dc:	4313      	orrs	r3, r2
 80090de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80090e2:	4b15      	ldr	r3, [pc, #84]	; (8009138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80090e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80090e8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090f0:	4911      	ldr	r1, [pc, #68]	; (8009138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80090f2:	4313      	orrs	r3, r2
 80090f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80090f8:	4b0f      	ldr	r3, [pc, #60]	; (8009138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	4a0e      	ldr	r2, [pc, #56]	; (8009138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80090fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009102:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009104:	f7fb ff28 	bl	8004f58 <HAL_GetTick>
 8009108:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800910a:	e008      	b.n	800911e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800910c:	f7fb ff24 	bl	8004f58 <HAL_GetTick>
 8009110:	4602      	mov	r2, r0
 8009112:	697b      	ldr	r3, [r7, #20]
 8009114:	1ad3      	subs	r3, r2, r3
 8009116:	2b64      	cmp	r3, #100	; 0x64
 8009118:	d901      	bls.n	800911e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800911a:	2303      	movs	r3, #3
 800911c:	e007      	b.n	800912e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800911e:	4b06      	ldr	r3, [pc, #24]	; (8009138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009126:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800912a:	d1ef      	bne.n	800910c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800912c:	2300      	movs	r3, #0
}
 800912e:	4618      	mov	r0, r3
 8009130:	3720      	adds	r7, #32
 8009132:	46bd      	mov	sp, r7
 8009134:	bd80      	pop	{r7, pc}
 8009136:	bf00      	nop
 8009138:	40023800 	.word	0x40023800

0800913c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b082      	sub	sp, #8
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d101      	bne.n	800914e <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800914a:	2301      	movs	r3, #1
 800914c:	e081      	b.n	8009252 <HAL_RTC_Init+0x116>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	7f5b      	ldrb	r3, [r3, #29]
 8009152:	b2db      	uxtb	r3, r3
 8009154:	2b00      	cmp	r3, #0
 8009156:	d105      	bne.n	8009164 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	2200      	movs	r2, #0
 800915c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800915e:	6878      	ldr	r0, [r7, #4]
 8009160:	f7fb fb18 	bl	8004794 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	2202      	movs	r2, #2
 8009168:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	22ca      	movs	r2, #202	; 0xca
 8009170:	625a      	str	r2, [r3, #36]	; 0x24
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	2253      	movs	r2, #83	; 0x53
 8009178:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800917a:	6878      	ldr	r0, [r7, #4]
 800917c:	f000 fb16 	bl	80097ac <RTC_EnterInitMode>
 8009180:	4603      	mov	r3, r0
 8009182:	2b00      	cmp	r3, #0
 8009184:	d008      	beq.n	8009198 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	22ff      	movs	r2, #255	; 0xff
 800918c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	2204      	movs	r2, #4
 8009192:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8009194:	2301      	movs	r3, #1
 8009196:	e05c      	b.n	8009252 <HAL_RTC_Init+0x116>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	6899      	ldr	r1, [r3, #8]
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681a      	ldr	r2, [r3, #0]
 80091a2:	4b2e      	ldr	r3, [pc, #184]	; (800925c <HAL_RTC_Init+0x120>)
 80091a4:	400b      	ands	r3, r1
 80091a6:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	6899      	ldr	r1, [r3, #8]
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	685a      	ldr	r2, [r3, #4]
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	691b      	ldr	r3, [r3, #16]
 80091b6:	431a      	orrs	r2, r3
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	695b      	ldr	r3, [r3, #20]
 80091bc:	431a      	orrs	r2, r3
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	430a      	orrs	r2, r1
 80091c4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	687a      	ldr	r2, [r7, #4]
 80091cc:	68d2      	ldr	r2, [r2, #12]
 80091ce:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	6919      	ldr	r1, [r3, #16]
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	689b      	ldr	r3, [r3, #8]
 80091da:	041a      	lsls	r2, r3, #16
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	430a      	orrs	r2, r1
 80091e2:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	68da      	ldr	r2, [r3, #12]
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80091f2:	60da      	str	r2, [r3, #12]
    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	689b      	ldr	r3, [r3, #8]
 80091fa:	f003 0320 	and.w	r3, r3, #32
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d10e      	bne.n	8009220 <HAL_RTC_Init+0xe4>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009202:	6878      	ldr	r0, [r7, #4]
 8009204:	f000 faaa 	bl	800975c <HAL_RTC_WaitForSynchro>
 8009208:	4603      	mov	r3, r0
 800920a:	2b00      	cmp	r3, #0
 800920c:	d008      	beq.n	8009220 <HAL_RTC_Init+0xe4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	22ff      	movs	r2, #255	; 0xff
 8009214:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	2204      	movs	r2, #4
 800921a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800921c:	2301      	movs	r3, #1
 800921e:	e018      	b.n	8009252 <HAL_RTC_Init+0x116>
      }
    }
    hrtc->Instance->OR &= (uint32_t)~RTC_OR_ALARMTYPE;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	f022 0208 	bic.w	r2, r2, #8
 800922e:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	699a      	ldr	r2, [r3, #24]
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	430a      	orrs	r2, r1
 8009240:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	22ff      	movs	r2, #255	; 0xff
 8009248:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	2201      	movs	r2, #1
 800924e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8009250:	2300      	movs	r3, #0
  }
}
 8009252:	4618      	mov	r0, r3
 8009254:	3708      	adds	r7, #8
 8009256:	46bd      	mov	sp, r7
 8009258:	bd80      	pop	{r7, pc}
 800925a:	bf00      	nop
 800925c:	ff8fffbf 	.word	0xff8fffbf

08009260 <HAL_RTC_SetTime>:
  *            @arg FORMAT_BIN: Binary data format
  *            @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009260:	b590      	push	{r4, r7, lr}
 8009262:	b087      	sub	sp, #28
 8009264:	af00      	add	r7, sp, #0
 8009266:	60f8      	str	r0, [r7, #12]
 8009268:	60b9      	str	r1, [r7, #8]
 800926a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800926c:	2300      	movs	r3, #0
 800926e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	7f1b      	ldrb	r3, [r3, #28]
 8009274:	2b01      	cmp	r3, #1
 8009276:	d101      	bne.n	800927c <HAL_RTC_SetTime+0x1c>
 8009278:	2302      	movs	r3, #2
 800927a:	e0a8      	b.n	80093ce <HAL_RTC_SetTime+0x16e>
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	2201      	movs	r2, #1
 8009280:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	2202      	movs	r2, #2
 8009286:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d126      	bne.n	80092dc <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	689b      	ldr	r3, [r3, #8]
 8009294:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009298:	2b00      	cmp	r3, #0
 800929a:	d102      	bne.n	80092a2 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 800929c:	68bb      	ldr	r3, [r7, #8]
 800929e:	2200      	movs	r2, #0
 80092a0:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 80092a2:	68bb      	ldr	r3, [r7, #8]
 80092a4:	781b      	ldrb	r3, [r3, #0]
 80092a6:	4618      	mov	r0, r3
 80092a8:	f000 faac 	bl	8009804 <RTC_ByteToBcd2>
 80092ac:	4603      	mov	r3, r0
 80092ae:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 80092b0:	68bb      	ldr	r3, [r7, #8]
 80092b2:	785b      	ldrb	r3, [r3, #1]
 80092b4:	4618      	mov	r0, r3
 80092b6:	f000 faa5 	bl	8009804 <RTC_ByteToBcd2>
 80092ba:	4603      	mov	r3, r0
 80092bc:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 80092be:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80092c0:	68bb      	ldr	r3, [r7, #8]
 80092c2:	789b      	ldrb	r3, [r3, #2]
 80092c4:	4618      	mov	r0, r3
 80092c6:	f000 fa9d 	bl	8009804 <RTC_ByteToBcd2>
 80092ca:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 80092cc:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16));
 80092d0:	68bb      	ldr	r3, [r7, #8]
 80092d2:	7b1b      	ldrb	r3, [r3, #12]
 80092d4:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 80092d6:	4313      	orrs	r3, r2
 80092d8:	617b      	str	r3, [r7, #20]
 80092da:	e018      	b.n	800930e <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	689b      	ldr	r3, [r3, #8]
 80092e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d102      	bne.n	80092f0 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 80092ea:	68bb      	ldr	r3, [r7, #8]
 80092ec:	2200      	movs	r2, #0
 80092ee:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 80092f0:	68bb      	ldr	r3, [r7, #8]
 80092f2:	781b      	ldrb	r3, [r3, #0]
 80092f4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8) | \
 80092f6:	68bb      	ldr	r3, [r7, #8]
 80092f8:	785b      	ldrb	r3, [r3, #1]
 80092fa:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 80092fc:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80092fe:	68ba      	ldr	r2, [r7, #8]
 8009300:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8) | \
 8009302:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16));
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	7b1b      	ldrb	r3, [r3, #12]
 8009308:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 800930a:	4313      	orrs	r3, r2
 800930c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	22ca      	movs	r2, #202	; 0xca
 8009314:	625a      	str	r2, [r3, #36]	; 0x24
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	2253      	movs	r2, #83	; 0x53
 800931c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800931e:	68f8      	ldr	r0, [r7, #12]
 8009320:	f000 fa44 	bl	80097ac <RTC_EnterInitMode>
 8009324:	4603      	mov	r3, r0
 8009326:	2b00      	cmp	r3, #0
 8009328:	d00b      	beq.n	8009342 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	22ff      	movs	r2, #255	; 0xff
 8009330:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	2204      	movs	r2, #4
 8009336:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	2200      	movs	r2, #0
 800933c:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800933e:	2301      	movs	r3, #1
 8009340:	e045      	b.n	80093ce <HAL_RTC_SetTime+0x16e>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	681a      	ldr	r2, [r3, #0]
 8009346:	6979      	ldr	r1, [r7, #20]
 8009348:	4b23      	ldr	r3, [pc, #140]	; (80093d8 <HAL_RTC_SetTime+0x178>)
 800934a:	400b      	ands	r3, r1
 800934c:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	689a      	ldr	r2, [r3, #8]
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800935c:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	6899      	ldr	r1, [r3, #8]
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	691a      	ldr	r2, [r3, #16]
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	695b      	ldr	r3, [r3, #20]
 800936c:	431a      	orrs	r2, r3
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	430a      	orrs	r2, r1
 8009374:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	68da      	ldr	r2, [r3, #12]
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009384:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	689b      	ldr	r3, [r3, #8]
 800938c:	f003 0320 	and.w	r3, r3, #32
 8009390:	2b00      	cmp	r3, #0
 8009392:	d111      	bne.n	80093b8 <HAL_RTC_SetTime+0x158>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009394:	68f8      	ldr	r0, [r7, #12]
 8009396:	f000 f9e1 	bl	800975c <HAL_RTC_WaitForSynchro>
 800939a:	4603      	mov	r3, r0
 800939c:	2b00      	cmp	r3, #0
 800939e:	d00b      	beq.n	80093b8 <HAL_RTC_SetTime+0x158>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	22ff      	movs	r2, #255	; 0xff
 80093a6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	2204      	movs	r2, #4
 80093ac:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	2200      	movs	r2, #0
 80093b2:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80093b4:	2301      	movs	r3, #1
 80093b6:	e00a      	b.n	80093ce <HAL_RTC_SetTime+0x16e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	22ff      	movs	r2, #255	; 0xff
 80093be:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	2201      	movs	r2, #1
 80093c4:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	2200      	movs	r2, #0
 80093ca:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 80093cc:	2300      	movs	r3, #0
  }
}
 80093ce:	4618      	mov	r0, r3
 80093d0:	371c      	adds	r7, #28
 80093d2:	46bd      	mov	sp, r7
 80093d4:	bd90      	pop	{r4, r7, pc}
 80093d6:	bf00      	nop
 80093d8:	007f7f7f 	.word	0x007f7f7f

080093dc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80093dc:	b590      	push	{r4, r7, lr}
 80093de:	b087      	sub	sp, #28
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	60f8      	str	r0, [r7, #12]
 80093e4:	60b9      	str	r1, [r7, #8]
 80093e6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 80093e8:	2300      	movs	r3, #0
 80093ea:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	7f1b      	ldrb	r3, [r3, #28]
 80093f0:	2b01      	cmp	r3, #1
 80093f2:	d101      	bne.n	80093f8 <HAL_RTC_SetDate+0x1c>
 80093f4:	2302      	movs	r3, #2
 80093f6:	e092      	b.n	800951e <HAL_RTC_SetDate+0x142>
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	2201      	movs	r2, #1
 80093fc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	2202      	movs	r2, #2
 8009402:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d10e      	bne.n	8009428 <HAL_RTC_SetDate+0x4c>
 800940a:	68bb      	ldr	r3, [r7, #8]
 800940c:	785b      	ldrb	r3, [r3, #1]
 800940e:	f003 0310 	and.w	r3, r3, #16
 8009412:	2b00      	cmp	r3, #0
 8009414:	d008      	beq.n	8009428 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	785b      	ldrb	r3, [r3, #1]
 800941a:	f023 0310 	bic.w	r3, r3, #16
 800941e:	b2db      	uxtb	r3, r3
 8009420:	330a      	adds	r3, #10
 8009422:	b2da      	uxtb	r2, r3
 8009424:	68bb      	ldr	r3, [r7, #8]
 8009426:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d11c      	bne.n	8009468 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	78db      	ldrb	r3, [r3, #3]
 8009432:	4618      	mov	r0, r3
 8009434:	f000 f9e6 	bl	8009804 <RTC_ByteToBcd2>
 8009438:	4603      	mov	r3, r0
 800943a:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 800943c:	68bb      	ldr	r3, [r7, #8]
 800943e:	785b      	ldrb	r3, [r3, #1]
 8009440:	4618      	mov	r0, r3
 8009442:	f000 f9df 	bl	8009804 <RTC_ByteToBcd2>
 8009446:	4603      	mov	r3, r0
 8009448:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 800944a:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800944c:	68bb      	ldr	r3, [r7, #8]
 800944e:	789b      	ldrb	r3, [r3, #2]
 8009450:	4618      	mov	r0, r3
 8009452:	f000 f9d7 	bl	8009804 <RTC_ByteToBcd2>
 8009456:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8009458:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13));
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	781b      	ldrb	r3, [r3, #0]
 8009460:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8009462:	4313      	orrs	r3, r2
 8009464:	617b      	str	r3, [r7, #20]
 8009466:	e00e      	b.n	8009486 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8009468:	68bb      	ldr	r3, [r7, #8]
 800946a:	78db      	ldrb	r3, [r3, #3]
 800946c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8) | \
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	785b      	ldrb	r3, [r3, #1]
 8009472:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8009474:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8009476:	68ba      	ldr	r2, [r7, #8]
 8009478:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8) | \
 800947a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13));
 800947c:	68bb      	ldr	r3, [r7, #8]
 800947e:	781b      	ldrb	r3, [r3, #0]
 8009480:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8009482:	4313      	orrs	r3, r2
 8009484:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	22ca      	movs	r2, #202	; 0xca
 800948c:	625a      	str	r2, [r3, #36]	; 0x24
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	2253      	movs	r2, #83	; 0x53
 8009494:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8009496:	68f8      	ldr	r0, [r7, #12]
 8009498:	f000 f988 	bl	80097ac <RTC_EnterInitMode>
 800949c:	4603      	mov	r3, r0
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d00b      	beq.n	80094ba <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	22ff      	movs	r2, #255	; 0xff
 80094a8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	2204      	movs	r2, #4
 80094ae:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	2200      	movs	r2, #0
 80094b4:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80094b6:	2301      	movs	r3, #1
 80094b8:	e031      	b.n	800951e <HAL_RTC_SetDate+0x142>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	681a      	ldr	r2, [r3, #0]
 80094be:	6979      	ldr	r1, [r7, #20]
 80094c0:	4b19      	ldr	r3, [pc, #100]	; (8009528 <HAL_RTC_SetDate+0x14c>)
 80094c2:	400b      	ands	r3, r1
 80094c4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	68da      	ldr	r2, [r3, #12]
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80094d4:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	689b      	ldr	r3, [r3, #8]
 80094dc:	f003 0320 	and.w	r3, r3, #32
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d111      	bne.n	8009508 <HAL_RTC_SetDate+0x12c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80094e4:	68f8      	ldr	r0, [r7, #12]
 80094e6:	f000 f939 	bl	800975c <HAL_RTC_WaitForSynchro>
 80094ea:	4603      	mov	r3, r0
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d00b      	beq.n	8009508 <HAL_RTC_SetDate+0x12c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	22ff      	movs	r2, #255	; 0xff
 80094f6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	2204      	movs	r2, #4
 80094fc:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	2200      	movs	r2, #0
 8009502:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8009504:	2301      	movs	r3, #1
 8009506:	e00a      	b.n	800951e <HAL_RTC_SetDate+0x142>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	22ff      	movs	r2, #255	; 0xff
 800950e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	2201      	movs	r2, #1
 8009514:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	2200      	movs	r2, #0
 800951a:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800951c:	2300      	movs	r3, #0
  }
}
 800951e:	4618      	mov	r0, r3
 8009520:	371c      	adds	r7, #28
 8009522:	46bd      	mov	sp, r7
 8009524:	bd90      	pop	{r4, r7, pc}
 8009526:	bf00      	nop
 8009528:	00ffff3f 	.word	0x00ffff3f

0800952c <HAL_RTC_SetAlarm>:
  *             @arg FORMAT_BIN: Binary data format
  *             @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800952c:	b590      	push	{r4, r7, lr}
 800952e:	b089      	sub	sp, #36	; 0x24
 8009530:	af00      	add	r7, sp, #0
 8009532:	60f8      	str	r0, [r7, #12]
 8009534:	60b9      	str	r1, [r7, #8]
 8009536:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0;
 8009538:	2300      	movs	r3, #0
 800953a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0, subsecondtmpreg = 0;
 800953c:	2300      	movs	r3, #0
 800953e:	61fb      	str	r3, [r7, #28]
 8009540:	2300      	movs	r3, #0
 8009542:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	7f1b      	ldrb	r3, [r3, #28]
 8009548:	2b01      	cmp	r3, #1
 800954a:	d101      	bne.n	8009550 <HAL_RTC_SetAlarm+0x24>
 800954c:	2302      	movs	r3, #2
 800954e:	e101      	b.n	8009754 <HAL_RTC_SetAlarm+0x228>
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	2201      	movs	r2, #1
 8009554:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	2202      	movs	r2, #2
 800955a:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d137      	bne.n	80095d2 <HAL_RTC_SetAlarm+0xa6>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	689b      	ldr	r3, [r3, #8]
 8009568:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800956c:	2b00      	cmp	r3, #0
 800956e:	d102      	bne.n	8009576 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 8009570:	68bb      	ldr	r3, [r7, #8]
 8009572:	2200      	movs	r2, #0
 8009574:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8009576:	68bb      	ldr	r3, [r7, #8]
 8009578:	781b      	ldrb	r3, [r3, #0]
 800957a:	4618      	mov	r0, r3
 800957c:	f000 f942 	bl	8009804 <RTC_ByteToBcd2>
 8009580:	4603      	mov	r3, r0
 8009582:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 8009584:	68bb      	ldr	r3, [r7, #8]
 8009586:	785b      	ldrb	r3, [r3, #1]
 8009588:	4618      	mov	r0, r3
 800958a:	f000 f93b 	bl	8009804 <RTC_ByteToBcd2>
 800958e:	4603      	mov	r3, r0
 8009590:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8009592:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8009594:	68bb      	ldr	r3, [r7, #8]
 8009596:	789b      	ldrb	r3, [r3, #2]
 8009598:	4618      	mov	r0, r3
 800959a:	f000 f933 	bl	8009804 <RTC_ByteToBcd2>
 800959e:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 80095a0:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 80095a4:	68bb      	ldr	r3, [r7, #8]
 80095a6:	7b1b      	ldrb	r3, [r3, #12]
 80095a8:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80095aa:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 80095ae:	68bb      	ldr	r3, [r7, #8]
 80095b0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80095b4:	4618      	mov	r0, r3
 80095b6:	f000 f925 	bl	8009804 <RTC_ByteToBcd2>
 80095ba:	4603      	mov	r3, r0
 80095bc:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 80095be:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80095c2:	68bb      	ldr	r3, [r7, #8]
 80095c4:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 80095c6:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80095c8:	68bb      	ldr	r3, [r7, #8]
 80095ca:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 80095cc:	4313      	orrs	r3, r2
 80095ce:	61fb      	str	r3, [r7, #28]
 80095d0:	e023      	b.n	800961a <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	689b      	ldr	r3, [r3, #8]
 80095d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d102      	bne.n	80095e6 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 80095e0:	68bb      	ldr	r3, [r7, #8]
 80095e2:	2200      	movs	r2, #0
 80095e4:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 80095e6:	68bb      	ldr	r3, [r7, #8]
 80095e8:	781b      	ldrb	r3, [r3, #0]
 80095ea:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 80095ec:	68bb      	ldr	r3, [r7, #8]
 80095ee:	785b      	ldrb	r3, [r3, #1]
 80095f0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 80095f2:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 80095f4:	68ba      	ldr	r2, [r7, #8]
 80095f6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 80095f8:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 80095fa:	68bb      	ldr	r3, [r7, #8]
 80095fc:	7b1b      	ldrb	r3, [r3, #12]
 80095fe:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8009600:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 8009602:	68bb      	ldr	r3, [r7, #8]
 8009604:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009608:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 800960a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800960c:	68bb      	ldr	r3, [r7, #8]
 800960e:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 8009610:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8009612:	68bb      	ldr	r3, [r7, #8]
 8009614:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8009616:	4313      	orrs	r3, r2
 8009618:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800961a:	68bb      	ldr	r3, [r7, #8]
 800961c:	685a      	ldr	r2, [r3, #4]
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	69db      	ldr	r3, [r3, #28]
 8009622:	4313      	orrs	r3, r2
 8009624:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	22ca      	movs	r2, #202	; 0xca
 800962c:	625a      	str	r2, [r3, #36]	; 0x24
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	2253      	movs	r2, #83	; 0x53
 8009634:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8009636:	68bb      	ldr	r3, [r7, #8]
 8009638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800963a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800963e:	d13f      	bne.n	80096c0 <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	689a      	ldr	r2, [r3, #8]
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800964e:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	689a      	ldr	r2, [r3, #8]
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800965e:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009660:	f7fb fc7a 	bl	8004f58 <HAL_GetTick>
 8009664:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8009666:	e013      	b.n	8009690 <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8009668:	f7fb fc76 	bl	8004f58 <HAL_GetTick>
 800966c:	4602      	mov	r2, r0
 800966e:	69bb      	ldr	r3, [r7, #24]
 8009670:	1ad3      	subs	r3, r2, r3
 8009672:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009676:	d90b      	bls.n	8009690 <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	22ff      	movs	r2, #255	; 0xff
 800967e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	2203      	movs	r2, #3
 8009684:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	2200      	movs	r2, #0
 800968a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800968c:	2303      	movs	r3, #3
 800968e:	e061      	b.n	8009754 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	68db      	ldr	r3, [r3, #12]
 8009696:	f003 0301 	and.w	r3, r3, #1
 800969a:	2b00      	cmp	r3, #0
 800969c:	d0e4      	beq.n	8009668 <HAL_RTC_SetAlarm+0x13c>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	69fa      	ldr	r2, [r7, #28]
 80096a4:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	697a      	ldr	r2, [r7, #20]
 80096ac:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	689a      	ldr	r2, [r3, #8]
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80096bc:	609a      	str	r2, [r3, #8]
 80096be:	e03e      	b.n	800973e <HAL_RTC_SetAlarm+0x212>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	689a      	ldr	r2, [r3, #8]
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80096ce:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	689a      	ldr	r2, [r3, #8]
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80096de:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 80096e0:	f7fb fc3a 	bl	8004f58 <HAL_GetTick>
 80096e4:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 80096e6:	e013      	b.n	8009710 <HAL_RTC_SetAlarm+0x1e4>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80096e8:	f7fb fc36 	bl	8004f58 <HAL_GetTick>
 80096ec:	4602      	mov	r2, r0
 80096ee:	69bb      	ldr	r3, [r7, #24]
 80096f0:	1ad3      	subs	r3, r2, r3
 80096f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80096f6:	d90b      	bls.n	8009710 <HAL_RTC_SetAlarm+0x1e4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	22ff      	movs	r2, #255	; 0xff
 80096fe:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	2203      	movs	r2, #3
 8009704:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	2200      	movs	r2, #0
 800970a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800970c:	2303      	movs	r3, #3
 800970e:	e021      	b.n	8009754 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	68db      	ldr	r3, [r3, #12]
 8009716:	f003 0302 	and.w	r3, r3, #2
 800971a:	2b00      	cmp	r3, #0
 800971c:	d0e4      	beq.n	80096e8 <HAL_RTC_SetAlarm+0x1bc>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	69fa      	ldr	r2, [r7, #28]
 8009724:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	697a      	ldr	r2, [r7, #20]
 800972c:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	689a      	ldr	r2, [r3, #8]
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800973c:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	22ff      	movs	r2, #255	; 0xff
 8009744:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	2201      	movs	r2, #1
 800974a:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	2200      	movs	r2, #0
 8009750:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8009752:	2300      	movs	r3, #0
}
 8009754:	4618      	mov	r0, r3
 8009756:	3724      	adds	r7, #36	; 0x24
 8009758:	46bd      	mov	sp, r7
 800975a:	bd90      	pop	{r4, r7, pc}

0800975c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800975c:	b580      	push	{r7, lr}
 800975e:	b084      	sub	sp, #16
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8009764:	2300      	movs	r3, #0
 8009766:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	68da      	ldr	r2, [r3, #12]
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009776:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009778:	f7fb fbee 	bl	8004f58 <HAL_GetTick>
 800977c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800977e:	e009      	b.n	8009794 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8009780:	f7fb fbea 	bl	8004f58 <HAL_GetTick>
 8009784:	4602      	mov	r2, r0
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	1ad3      	subs	r3, r2, r3
 800978a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800978e:	d901      	bls.n	8009794 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8009790:	2303      	movs	r3, #3
 8009792:	e007      	b.n	80097a4 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	68db      	ldr	r3, [r3, #12]
 800979a:	f003 0320 	and.w	r3, r3, #32
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d0ee      	beq.n	8009780 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80097a2:	2300      	movs	r3, #0
}
 80097a4:	4618      	mov	r0, r3
 80097a6:	3710      	adds	r7, #16
 80097a8:	46bd      	mov	sp, r7
 80097aa:	bd80      	pop	{r7, pc}

080097ac <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80097ac:	b580      	push	{r7, lr}
 80097ae:	b084      	sub	sp, #16
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80097b4:	2300      	movs	r3, #0
 80097b6:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	68db      	ldr	r3, [r3, #12]
 80097be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d119      	bne.n	80097fa <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	f04f 32ff 	mov.w	r2, #4294967295
 80097ce:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80097d0:	f7fb fbc2 	bl	8004f58 <HAL_GetTick>
 80097d4:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80097d6:	e009      	b.n	80097ec <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80097d8:	f7fb fbbe 	bl	8004f58 <HAL_GetTick>
 80097dc:	4602      	mov	r2, r0
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	1ad3      	subs	r3, r2, r3
 80097e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80097e6:	d901      	bls.n	80097ec <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80097e8:	2303      	movs	r3, #3
 80097ea:	e007      	b.n	80097fc <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	68db      	ldr	r3, [r3, #12]
 80097f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d0ee      	beq.n	80097d8 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80097fa:	2300      	movs	r3, #0
}
 80097fc:	4618      	mov	r0, r3
 80097fe:	3710      	adds	r7, #16
 8009800:	46bd      	mov	sp, r7
 8009802:	bd80      	pop	{r7, pc}

08009804 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8009804:	b480      	push	{r7}
 8009806:	b085      	sub	sp, #20
 8009808:	af00      	add	r7, sp, #0
 800980a:	4603      	mov	r3, r0
 800980c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0;
 800980e:	2300      	movs	r3, #0
 8009810:	60fb      	str	r3, [r7, #12]

  while(Value >= 10)
 8009812:	e005      	b.n	8009820 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	3301      	adds	r3, #1
 8009818:	60fb      	str	r3, [r7, #12]
    Value -= 10;
 800981a:	79fb      	ldrb	r3, [r7, #7]
 800981c:	3b0a      	subs	r3, #10
 800981e:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10)
 8009820:	79fb      	ldrb	r3, [r7, #7]
 8009822:	2b09      	cmp	r3, #9
 8009824:	d8f6      	bhi.n	8009814 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4) | Value);
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	b2db      	uxtb	r3, r3
 800982a:	011b      	lsls	r3, r3, #4
 800982c:	b2da      	uxtb	r2, r3
 800982e:	79fb      	ldrb	r3, [r7, #7]
 8009830:	4313      	orrs	r3, r2
 8009832:	b2db      	uxtb	r3, r3
}
 8009834:	4618      	mov	r0, r3
 8009836:	3714      	adds	r7, #20
 8009838:	46bd      	mov	sp, r7
 800983a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983e:	4770      	bx	lr

08009840 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_PI8: PI8 is selected as RTC TimeStamp Pin.
  *             @arg RTC_TIMESTAMPPIN_PC1: PC1 is selected as RTC TimeStamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 8009840:	b480      	push	{r7}
 8009842:	b087      	sub	sp, #28
 8009844:	af00      	add	r7, sp, #0
 8009846:	60f8      	str	r0, [r7, #12]
 8009848:	60b9      	str	r1, [r7, #8]
 800984a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800984c:	2300      	movs	r3, #0
 800984e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	7f1b      	ldrb	r3, [r3, #28]
 8009854:	2b01      	cmp	r3, #1
 8009856:	d101      	bne.n	800985c <HAL_RTCEx_SetTimeStamp+0x1c>
 8009858:	2302      	movs	r3, #2
 800985a:	e03e      	b.n	80098da <HAL_RTCEx_SetTimeStamp+0x9a>
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	2201      	movs	r2, #1
 8009860:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	2202      	movs	r2, #2
 8009866:	775a      	strb	r2, [r3, #29]

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	689a      	ldr	r2, [r3, #8]
 800986e:	4b1e      	ldr	r3, [pc, #120]	; (80098e8 <HAL_RTCEx_SetTimeStamp+0xa8>)
 8009870:	4013      	ands	r3, r2
 8009872:	617b      	str	r3, [r7, #20]

  tmpreg|= TimeStampEdge;
 8009874:	697a      	ldr	r2, [r7, #20]
 8009876:	68bb      	ldr	r3, [r7, #8]
 8009878:	4313      	orrs	r3, r2
 800987a:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	22ca      	movs	r2, #202	; 0xca
 8009882:	625a      	str	r2, [r3, #36]	; 0x24
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	2253      	movs	r2, #83	; 0x53
 800988a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	f022 0206 	bic.w	r2, r2, #6
 800989a:	64da      	str	r2, [r3, #76]	; 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	687a      	ldr	r2, [r7, #4]
 80098a8:	430a      	orrs	r2, r1
 80098aa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure the Time Stamp TSEDGE and Enable bits */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	697a      	ldr	r2, [r7, #20]
 80098b2:	609a      	str	r2, [r3, #8]

  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	689a      	ldr	r2, [r3, #8]
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80098c2:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	22ff      	movs	r2, #255	; 0xff
 80098ca:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	2201      	movs	r2, #1
 80098d0:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	2200      	movs	r2, #0
 80098d6:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80098d8:	2300      	movs	r3, #0
}
 80098da:	4618      	mov	r0, r3
 80098dc:	371c      	adds	r7, #28
 80098de:	46bd      	mov	sp, r7
 80098e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e4:	4770      	bx	lr
 80098e6:	bf00      	nop
 80098e8:	fffff7f7 	.word	0xfffff7f7

080098ec <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b082      	sub	sp, #8
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	6078      	str	r0, [r7, #4]
 80098f4:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d101      	bne.n	8009900 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80098fc:	2301      	movs	r3, #1
 80098fe:	e025      	b.n	800994c <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009906:	b2db      	uxtb	r3, r3
 8009908:	2b00      	cmp	r3, #0
 800990a:	d106      	bne.n	800991a <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	2200      	movs	r2, #0
 8009910:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8009914:	6878      	ldr	r0, [r7, #4]
 8009916:	f7fb fa07 	bl	8004d28 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	2202      	movs	r2, #2
 800991e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681a      	ldr	r2, [r3, #0]
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	3304      	adds	r3, #4
 800992a:	4619      	mov	r1, r3
 800992c:	4610      	mov	r0, r2
 800992e:	f001 fdb7 	bl	800b4a0 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	6818      	ldr	r0, [r3, #0]
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	685b      	ldr	r3, [r3, #4]
 800993a:	461a      	mov	r2, r3
 800993c:	6839      	ldr	r1, [r7, #0]
 800993e:	f001 fe0b 	bl	800b558 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	2201      	movs	r2, #1
 8009946:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800994a:	2300      	movs	r3, #0
}
 800994c:	4618      	mov	r0, r3
 800994e:	3708      	adds	r7, #8
 8009950:	46bd      	mov	sp, r7
 8009952:	bd80      	pop	{r7, pc}

08009954 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b086      	sub	sp, #24
 8009958:	af00      	add	r7, sp, #0
 800995a:	60f8      	str	r0, [r7, #12]
 800995c:	60b9      	str	r1, [r7, #8]
 800995e:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009966:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8009968:	7dfb      	ldrb	r3, [r7, #23]
 800996a:	2b02      	cmp	r3, #2
 800996c:	d101      	bne.n	8009972 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 800996e:	2302      	movs	r3, #2
 8009970:	e021      	b.n	80099b6 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8009972:	7dfb      	ldrb	r3, [r7, #23]
 8009974:	2b01      	cmp	r3, #1
 8009976:	d002      	beq.n	800997e <HAL_SDRAM_SendCommand+0x2a>
 8009978:	7dfb      	ldrb	r3, [r7, #23]
 800997a:	2b05      	cmp	r3, #5
 800997c:	d118      	bne.n	80099b0 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	2202      	movs	r2, #2
 8009982:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	687a      	ldr	r2, [r7, #4]
 800998c:	68b9      	ldr	r1, [r7, #8]
 800998e:	4618      	mov	r0, r3
 8009990:	f001 fe4c 	bl	800b62c <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	2b02      	cmp	r3, #2
 800999a:	d104      	bne.n	80099a6 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	2205      	movs	r2, #5
 80099a0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80099a4:	e006      	b.n	80099b4 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	2201      	movs	r2, #1
 80099aa:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80099ae:	e001      	b.n	80099b4 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 80099b0:	2301      	movs	r3, #1
 80099b2:	e000      	b.n	80099b6 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 80099b4:	2300      	movs	r3, #0
}
 80099b6:	4618      	mov	r0, r3
 80099b8:	3718      	adds	r7, #24
 80099ba:	46bd      	mov	sp, r7
 80099bc:	bd80      	pop	{r7, pc}

080099be <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80099be:	b580      	push	{r7, lr}
 80099c0:	b082      	sub	sp, #8
 80099c2:	af00      	add	r7, sp, #0
 80099c4:	6078      	str	r0, [r7, #4]
 80099c6:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80099ce:	b2db      	uxtb	r3, r3
 80099d0:	2b02      	cmp	r3, #2
 80099d2:	d101      	bne.n	80099d8 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80099d4:	2302      	movs	r3, #2
 80099d6:	e016      	b.n	8009a06 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80099de:	b2db      	uxtb	r3, r3
 80099e0:	2b01      	cmp	r3, #1
 80099e2:	d10f      	bne.n	8009a04 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2202      	movs	r2, #2
 80099e8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	6839      	ldr	r1, [r7, #0]
 80099f2:	4618      	mov	r0, r3
 80099f4:	f001 fe3e 	bl	800b674 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	2201      	movs	r2, #1
 80099fc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8009a00:	2300      	movs	r3, #0
 8009a02:	e000      	b.n	8009a06 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8009a04:	2301      	movs	r3, #1
}
 8009a06:	4618      	mov	r0, r3
 8009a08:	3708      	adds	r7, #8
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	bd80      	pop	{r7, pc}

08009a0e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009a0e:	b580      	push	{r7, lr}
 8009a10:	b084      	sub	sp, #16
 8009a12:	af00      	add	r7, sp, #0
 8009a14:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d101      	bne.n	8009a20 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009a1c:	2301      	movs	r3, #1
 8009a1e:	e09d      	b.n	8009b5c <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d108      	bne.n	8009a3a <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	685b      	ldr	r3, [r3, #4]
 8009a2c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009a30:	d009      	beq.n	8009a46 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	2200      	movs	r2, #0
 8009a36:	61da      	str	r2, [r3, #28]
 8009a38:	e005      	b.n	8009a46 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2200      	movs	r2, #0
 8009a44:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	2200      	movs	r2, #0
 8009a4a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009a52:	b2db      	uxtb	r3, r3
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d106      	bne.n	8009a66 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009a60:	6878      	ldr	r0, [r7, #4]
 8009a62:	f7fa fec5 	bl	80047f0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2202      	movs	r2, #2
 8009a6a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	681a      	ldr	r2, [r3, #0]
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009a7c:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	68db      	ldr	r3, [r3, #12]
 8009a82:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009a86:	d902      	bls.n	8009a8e <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009a88:	2300      	movs	r3, #0
 8009a8a:	60fb      	str	r3, [r7, #12]
 8009a8c:	e002      	b.n	8009a94 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009a8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009a92:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	68db      	ldr	r3, [r3, #12]
 8009a98:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8009a9c:	d007      	beq.n	8009aae <HAL_SPI_Init+0xa0>
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	68db      	ldr	r3, [r3, #12]
 8009aa2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009aa6:	d002      	beq.n	8009aae <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2200      	movs	r2, #0
 8009aac:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	685b      	ldr	r3, [r3, #4]
 8009ab2:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	689b      	ldr	r3, [r3, #8]
 8009aba:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009abe:	431a      	orrs	r2, r3
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	691b      	ldr	r3, [r3, #16]
 8009ac4:	f003 0302 	and.w	r3, r3, #2
 8009ac8:	431a      	orrs	r2, r3
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	695b      	ldr	r3, [r3, #20]
 8009ace:	f003 0301 	and.w	r3, r3, #1
 8009ad2:	431a      	orrs	r2, r3
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	699b      	ldr	r3, [r3, #24]
 8009ad8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009adc:	431a      	orrs	r2, r3
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	69db      	ldr	r3, [r3, #28]
 8009ae2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009ae6:	431a      	orrs	r2, r3
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	6a1b      	ldr	r3, [r3, #32]
 8009aec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009af0:	ea42 0103 	orr.w	r1, r2, r3
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009af8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	430a      	orrs	r2, r1
 8009b02:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	699b      	ldr	r3, [r3, #24]
 8009b08:	0c1b      	lsrs	r3, r3, #16
 8009b0a:	f003 0204 	and.w	r2, r3, #4
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b12:	f003 0310 	and.w	r3, r3, #16
 8009b16:	431a      	orrs	r2, r3
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b1c:	f003 0308 	and.w	r3, r3, #8
 8009b20:	431a      	orrs	r2, r3
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	68db      	ldr	r3, [r3, #12]
 8009b26:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8009b2a:	ea42 0103 	orr.w	r1, r2, r3
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	430a      	orrs	r2, r1
 8009b3a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	69da      	ldr	r2, [r3, #28]
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009b4a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2200      	movs	r2, #0
 8009b50:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	2201      	movs	r2, #1
 8009b56:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8009b5a:	2300      	movs	r3, #0
}
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	3710      	adds	r7, #16
 8009b60:	46bd      	mov	sp, r7
 8009b62:	bd80      	pop	{r7, pc}

08009b64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009b64:	b580      	push	{r7, lr}
 8009b66:	b082      	sub	sp, #8
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d101      	bne.n	8009b76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009b72:	2301      	movs	r3, #1
 8009b74:	e049      	b.n	8009c0a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009b7c:	b2db      	uxtb	r3, r3
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d106      	bne.n	8009b90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	2200      	movs	r2, #0
 8009b86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009b8a:	6878      	ldr	r0, [r7, #4]
 8009b8c:	f7fa fe92 	bl	80048b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2202      	movs	r2, #2
 8009b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681a      	ldr	r2, [r3, #0]
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	3304      	adds	r3, #4
 8009ba0:	4619      	mov	r1, r3
 8009ba2:	4610      	mov	r0, r2
 8009ba4:	f000 fac0 	bl	800a128 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2201      	movs	r2, #1
 8009bac:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	2201      	movs	r2, #1
 8009bb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	2201      	movs	r2, #1
 8009bbc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	2201      	movs	r2, #1
 8009bc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	2201      	movs	r2, #1
 8009bcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	2201      	movs	r2, #1
 8009bd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2201      	movs	r2, #1
 8009bdc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	2201      	movs	r2, #1
 8009be4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	2201      	movs	r2, #1
 8009bec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2201      	movs	r2, #1
 8009bf4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2201      	movs	r2, #1
 8009bfc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2201      	movs	r2, #1
 8009c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009c08:	2300      	movs	r3, #0
}
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	3708      	adds	r7, #8
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	bd80      	pop	{r7, pc}
	...

08009c14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009c14:	b480      	push	{r7}
 8009c16:	b085      	sub	sp, #20
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009c22:	b2db      	uxtb	r3, r3
 8009c24:	2b01      	cmp	r3, #1
 8009c26:	d001      	beq.n	8009c2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009c28:	2301      	movs	r3, #1
 8009c2a:	e054      	b.n	8009cd6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	2202      	movs	r2, #2
 8009c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	68da      	ldr	r2, [r3, #12]
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	f042 0201 	orr.w	r2, r2, #1
 8009c42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	4a26      	ldr	r2, [pc, #152]	; (8009ce4 <HAL_TIM_Base_Start_IT+0xd0>)
 8009c4a:	4293      	cmp	r3, r2
 8009c4c:	d022      	beq.n	8009c94 <HAL_TIM_Base_Start_IT+0x80>
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c56:	d01d      	beq.n	8009c94 <HAL_TIM_Base_Start_IT+0x80>
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	4a22      	ldr	r2, [pc, #136]	; (8009ce8 <HAL_TIM_Base_Start_IT+0xd4>)
 8009c5e:	4293      	cmp	r3, r2
 8009c60:	d018      	beq.n	8009c94 <HAL_TIM_Base_Start_IT+0x80>
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	4a21      	ldr	r2, [pc, #132]	; (8009cec <HAL_TIM_Base_Start_IT+0xd8>)
 8009c68:	4293      	cmp	r3, r2
 8009c6a:	d013      	beq.n	8009c94 <HAL_TIM_Base_Start_IT+0x80>
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	4a1f      	ldr	r2, [pc, #124]	; (8009cf0 <HAL_TIM_Base_Start_IT+0xdc>)
 8009c72:	4293      	cmp	r3, r2
 8009c74:	d00e      	beq.n	8009c94 <HAL_TIM_Base_Start_IT+0x80>
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	4a1e      	ldr	r2, [pc, #120]	; (8009cf4 <HAL_TIM_Base_Start_IT+0xe0>)
 8009c7c:	4293      	cmp	r3, r2
 8009c7e:	d009      	beq.n	8009c94 <HAL_TIM_Base_Start_IT+0x80>
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	4a1c      	ldr	r2, [pc, #112]	; (8009cf8 <HAL_TIM_Base_Start_IT+0xe4>)
 8009c86:	4293      	cmp	r3, r2
 8009c88:	d004      	beq.n	8009c94 <HAL_TIM_Base_Start_IT+0x80>
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	4a1b      	ldr	r2, [pc, #108]	; (8009cfc <HAL_TIM_Base_Start_IT+0xe8>)
 8009c90:	4293      	cmp	r3, r2
 8009c92:	d115      	bne.n	8009cc0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	689a      	ldr	r2, [r3, #8]
 8009c9a:	4b19      	ldr	r3, [pc, #100]	; (8009d00 <HAL_TIM_Base_Start_IT+0xec>)
 8009c9c:	4013      	ands	r3, r2
 8009c9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	2b06      	cmp	r3, #6
 8009ca4:	d015      	beq.n	8009cd2 <HAL_TIM_Base_Start_IT+0xbe>
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009cac:	d011      	beq.n	8009cd2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	681a      	ldr	r2, [r3, #0]
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f042 0201 	orr.w	r2, r2, #1
 8009cbc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009cbe:	e008      	b.n	8009cd2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	681a      	ldr	r2, [r3, #0]
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	f042 0201 	orr.w	r2, r2, #1
 8009cce:	601a      	str	r2, [r3, #0]
 8009cd0:	e000      	b.n	8009cd4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009cd2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009cd4:	2300      	movs	r3, #0
}
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	3714      	adds	r7, #20
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce0:	4770      	bx	lr
 8009ce2:	bf00      	nop
 8009ce4:	40010000 	.word	0x40010000
 8009ce8:	40000400 	.word	0x40000400
 8009cec:	40000800 	.word	0x40000800
 8009cf0:	40000c00 	.word	0x40000c00
 8009cf4:	40010400 	.word	0x40010400
 8009cf8:	40014000 	.word	0x40014000
 8009cfc:	40001800 	.word	0x40001800
 8009d00:	00010007 	.word	0x00010007

08009d04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b082      	sub	sp, #8
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	691b      	ldr	r3, [r3, #16]
 8009d12:	f003 0302 	and.w	r3, r3, #2
 8009d16:	2b02      	cmp	r3, #2
 8009d18:	d122      	bne.n	8009d60 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	68db      	ldr	r3, [r3, #12]
 8009d20:	f003 0302 	and.w	r3, r3, #2
 8009d24:	2b02      	cmp	r3, #2
 8009d26:	d11b      	bne.n	8009d60 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	f06f 0202 	mvn.w	r2, #2
 8009d30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	2201      	movs	r2, #1
 8009d36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	699b      	ldr	r3, [r3, #24]
 8009d3e:	f003 0303 	and.w	r3, r3, #3
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d003      	beq.n	8009d4e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009d46:	6878      	ldr	r0, [r7, #4]
 8009d48:	f000 f9d0 	bl	800a0ec <HAL_TIM_IC_CaptureCallback>
 8009d4c:	e005      	b.n	8009d5a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d4e:	6878      	ldr	r0, [r7, #4]
 8009d50:	f000 f9c2 	bl	800a0d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d54:	6878      	ldr	r0, [r7, #4]
 8009d56:	f000 f9d3 	bl	800a100 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	691b      	ldr	r3, [r3, #16]
 8009d66:	f003 0304 	and.w	r3, r3, #4
 8009d6a:	2b04      	cmp	r3, #4
 8009d6c:	d122      	bne.n	8009db4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	68db      	ldr	r3, [r3, #12]
 8009d74:	f003 0304 	and.w	r3, r3, #4
 8009d78:	2b04      	cmp	r3, #4
 8009d7a:	d11b      	bne.n	8009db4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	f06f 0204 	mvn.w	r2, #4
 8009d84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	2202      	movs	r2, #2
 8009d8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	699b      	ldr	r3, [r3, #24]
 8009d92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d003      	beq.n	8009da2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d9a:	6878      	ldr	r0, [r7, #4]
 8009d9c:	f000 f9a6 	bl	800a0ec <HAL_TIM_IC_CaptureCallback>
 8009da0:	e005      	b.n	8009dae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009da2:	6878      	ldr	r0, [r7, #4]
 8009da4:	f000 f998 	bl	800a0d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f000 f9a9 	bl	800a100 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2200      	movs	r2, #0
 8009db2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	691b      	ldr	r3, [r3, #16]
 8009dba:	f003 0308 	and.w	r3, r3, #8
 8009dbe:	2b08      	cmp	r3, #8
 8009dc0:	d122      	bne.n	8009e08 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	68db      	ldr	r3, [r3, #12]
 8009dc8:	f003 0308 	and.w	r3, r3, #8
 8009dcc:	2b08      	cmp	r3, #8
 8009dce:	d11b      	bne.n	8009e08 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	f06f 0208 	mvn.w	r2, #8
 8009dd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2204      	movs	r2, #4
 8009dde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	69db      	ldr	r3, [r3, #28]
 8009de6:	f003 0303 	and.w	r3, r3, #3
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d003      	beq.n	8009df6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009dee:	6878      	ldr	r0, [r7, #4]
 8009df0:	f000 f97c 	bl	800a0ec <HAL_TIM_IC_CaptureCallback>
 8009df4:	e005      	b.n	8009e02 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009df6:	6878      	ldr	r0, [r7, #4]
 8009df8:	f000 f96e 	bl	800a0d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009dfc:	6878      	ldr	r0, [r7, #4]
 8009dfe:	f000 f97f 	bl	800a100 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	2200      	movs	r2, #0
 8009e06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	691b      	ldr	r3, [r3, #16]
 8009e0e:	f003 0310 	and.w	r3, r3, #16
 8009e12:	2b10      	cmp	r3, #16
 8009e14:	d122      	bne.n	8009e5c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	68db      	ldr	r3, [r3, #12]
 8009e1c:	f003 0310 	and.w	r3, r3, #16
 8009e20:	2b10      	cmp	r3, #16
 8009e22:	d11b      	bne.n	8009e5c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	f06f 0210 	mvn.w	r2, #16
 8009e2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	2208      	movs	r2, #8
 8009e32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	69db      	ldr	r3, [r3, #28]
 8009e3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d003      	beq.n	8009e4a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e42:	6878      	ldr	r0, [r7, #4]
 8009e44:	f000 f952 	bl	800a0ec <HAL_TIM_IC_CaptureCallback>
 8009e48:	e005      	b.n	8009e56 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e4a:	6878      	ldr	r0, [r7, #4]
 8009e4c:	f000 f944 	bl	800a0d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e50:	6878      	ldr	r0, [r7, #4]
 8009e52:	f000 f955 	bl	800a100 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	2200      	movs	r2, #0
 8009e5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	691b      	ldr	r3, [r3, #16]
 8009e62:	f003 0301 	and.w	r3, r3, #1
 8009e66:	2b01      	cmp	r3, #1
 8009e68:	d10e      	bne.n	8009e88 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	68db      	ldr	r3, [r3, #12]
 8009e70:	f003 0301 	and.w	r3, r3, #1
 8009e74:	2b01      	cmp	r3, #1
 8009e76:	d107      	bne.n	8009e88 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f06f 0201 	mvn.w	r2, #1
 8009e80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009e82:	6878      	ldr	r0, [r7, #4]
 8009e84:	f7f8 fd62 	bl	800294c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	691b      	ldr	r3, [r3, #16]
 8009e8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e92:	2b80      	cmp	r3, #128	; 0x80
 8009e94:	d10e      	bne.n	8009eb4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	68db      	ldr	r3, [r3, #12]
 8009e9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ea0:	2b80      	cmp	r3, #128	; 0x80
 8009ea2:	d107      	bne.n	8009eb4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009eac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009eae:	6878      	ldr	r0, [r7, #4]
 8009eb0:	f000 fb0c 	bl	800a4cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	691b      	ldr	r3, [r3, #16]
 8009eba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ebe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009ec2:	d10e      	bne.n	8009ee2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	68db      	ldr	r3, [r3, #12]
 8009eca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ece:	2b80      	cmp	r3, #128	; 0x80
 8009ed0:	d107      	bne.n	8009ee2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8009eda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009edc:	6878      	ldr	r0, [r7, #4]
 8009ede:	f000 faff 	bl	800a4e0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	691b      	ldr	r3, [r3, #16]
 8009ee8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009eec:	2b40      	cmp	r3, #64	; 0x40
 8009eee:	d10e      	bne.n	8009f0e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	68db      	ldr	r3, [r3, #12]
 8009ef6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009efa:	2b40      	cmp	r3, #64	; 0x40
 8009efc:	d107      	bne.n	8009f0e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009f06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009f08:	6878      	ldr	r0, [r7, #4]
 8009f0a:	f000 f903 	bl	800a114 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	691b      	ldr	r3, [r3, #16]
 8009f14:	f003 0320 	and.w	r3, r3, #32
 8009f18:	2b20      	cmp	r3, #32
 8009f1a:	d10e      	bne.n	8009f3a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	68db      	ldr	r3, [r3, #12]
 8009f22:	f003 0320 	and.w	r3, r3, #32
 8009f26:	2b20      	cmp	r3, #32
 8009f28:	d107      	bne.n	8009f3a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	f06f 0220 	mvn.w	r2, #32
 8009f32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009f34:	6878      	ldr	r0, [r7, #4]
 8009f36:	f000 fabf 	bl	800a4b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009f3a:	bf00      	nop
 8009f3c:	3708      	adds	r7, #8
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	bd80      	pop	{r7, pc}
	...

08009f44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	b084      	sub	sp, #16
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	6078      	str	r0, [r7, #4]
 8009f4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009f4e:	2300      	movs	r3, #0
 8009f50:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009f58:	2b01      	cmp	r3, #1
 8009f5a:	d101      	bne.n	8009f60 <HAL_TIM_ConfigClockSource+0x1c>
 8009f5c:	2302      	movs	r3, #2
 8009f5e:	e0b4      	b.n	800a0ca <HAL_TIM_ConfigClockSource+0x186>
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	2201      	movs	r2, #1
 8009f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	2202      	movs	r2, #2
 8009f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	689b      	ldr	r3, [r3, #8]
 8009f76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009f78:	68ba      	ldr	r2, [r7, #8]
 8009f7a:	4b56      	ldr	r3, [pc, #344]	; (800a0d4 <HAL_TIM_ConfigClockSource+0x190>)
 8009f7c:	4013      	ands	r3, r2
 8009f7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009f80:	68bb      	ldr	r3, [r7, #8]
 8009f82:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009f86:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	68ba      	ldr	r2, [r7, #8]
 8009f8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009f90:	683b      	ldr	r3, [r7, #0]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009f98:	d03e      	beq.n	800a018 <HAL_TIM_ConfigClockSource+0xd4>
 8009f9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009f9e:	f200 8087 	bhi.w	800a0b0 <HAL_TIM_ConfigClockSource+0x16c>
 8009fa2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009fa6:	f000 8086 	beq.w	800a0b6 <HAL_TIM_ConfigClockSource+0x172>
 8009faa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009fae:	d87f      	bhi.n	800a0b0 <HAL_TIM_ConfigClockSource+0x16c>
 8009fb0:	2b70      	cmp	r3, #112	; 0x70
 8009fb2:	d01a      	beq.n	8009fea <HAL_TIM_ConfigClockSource+0xa6>
 8009fb4:	2b70      	cmp	r3, #112	; 0x70
 8009fb6:	d87b      	bhi.n	800a0b0 <HAL_TIM_ConfigClockSource+0x16c>
 8009fb8:	2b60      	cmp	r3, #96	; 0x60
 8009fba:	d050      	beq.n	800a05e <HAL_TIM_ConfigClockSource+0x11a>
 8009fbc:	2b60      	cmp	r3, #96	; 0x60
 8009fbe:	d877      	bhi.n	800a0b0 <HAL_TIM_ConfigClockSource+0x16c>
 8009fc0:	2b50      	cmp	r3, #80	; 0x50
 8009fc2:	d03c      	beq.n	800a03e <HAL_TIM_ConfigClockSource+0xfa>
 8009fc4:	2b50      	cmp	r3, #80	; 0x50
 8009fc6:	d873      	bhi.n	800a0b0 <HAL_TIM_ConfigClockSource+0x16c>
 8009fc8:	2b40      	cmp	r3, #64	; 0x40
 8009fca:	d058      	beq.n	800a07e <HAL_TIM_ConfigClockSource+0x13a>
 8009fcc:	2b40      	cmp	r3, #64	; 0x40
 8009fce:	d86f      	bhi.n	800a0b0 <HAL_TIM_ConfigClockSource+0x16c>
 8009fd0:	2b30      	cmp	r3, #48	; 0x30
 8009fd2:	d064      	beq.n	800a09e <HAL_TIM_ConfigClockSource+0x15a>
 8009fd4:	2b30      	cmp	r3, #48	; 0x30
 8009fd6:	d86b      	bhi.n	800a0b0 <HAL_TIM_ConfigClockSource+0x16c>
 8009fd8:	2b20      	cmp	r3, #32
 8009fda:	d060      	beq.n	800a09e <HAL_TIM_ConfigClockSource+0x15a>
 8009fdc:	2b20      	cmp	r3, #32
 8009fde:	d867      	bhi.n	800a0b0 <HAL_TIM_ConfigClockSource+0x16c>
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d05c      	beq.n	800a09e <HAL_TIM_ConfigClockSource+0x15a>
 8009fe4:	2b10      	cmp	r3, #16
 8009fe6:	d05a      	beq.n	800a09e <HAL_TIM_ConfigClockSource+0x15a>
 8009fe8:	e062      	b.n	800a0b0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	6818      	ldr	r0, [r3, #0]
 8009fee:	683b      	ldr	r3, [r7, #0]
 8009ff0:	6899      	ldr	r1, [r3, #8]
 8009ff2:	683b      	ldr	r3, [r7, #0]
 8009ff4:	685a      	ldr	r2, [r3, #4]
 8009ff6:	683b      	ldr	r3, [r7, #0]
 8009ff8:	68db      	ldr	r3, [r3, #12]
 8009ffa:	f000 f9af 	bl	800a35c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	689b      	ldr	r3, [r3, #8]
 800a004:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a006:	68bb      	ldr	r3, [r7, #8]
 800a008:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a00c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	68ba      	ldr	r2, [r7, #8]
 800a014:	609a      	str	r2, [r3, #8]
      break;
 800a016:	e04f      	b.n	800a0b8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	6818      	ldr	r0, [r3, #0]
 800a01c:	683b      	ldr	r3, [r7, #0]
 800a01e:	6899      	ldr	r1, [r3, #8]
 800a020:	683b      	ldr	r3, [r7, #0]
 800a022:	685a      	ldr	r2, [r3, #4]
 800a024:	683b      	ldr	r3, [r7, #0]
 800a026:	68db      	ldr	r3, [r3, #12]
 800a028:	f000 f998 	bl	800a35c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	689a      	ldr	r2, [r3, #8]
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a03a:	609a      	str	r2, [r3, #8]
      break;
 800a03c:	e03c      	b.n	800a0b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	6818      	ldr	r0, [r3, #0]
 800a042:	683b      	ldr	r3, [r7, #0]
 800a044:	6859      	ldr	r1, [r3, #4]
 800a046:	683b      	ldr	r3, [r7, #0]
 800a048:	68db      	ldr	r3, [r3, #12]
 800a04a:	461a      	mov	r2, r3
 800a04c:	f000 f90c 	bl	800a268 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	2150      	movs	r1, #80	; 0x50
 800a056:	4618      	mov	r0, r3
 800a058:	f000 f965 	bl	800a326 <TIM_ITRx_SetConfig>
      break;
 800a05c:	e02c      	b.n	800a0b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	6818      	ldr	r0, [r3, #0]
 800a062:	683b      	ldr	r3, [r7, #0]
 800a064:	6859      	ldr	r1, [r3, #4]
 800a066:	683b      	ldr	r3, [r7, #0]
 800a068:	68db      	ldr	r3, [r3, #12]
 800a06a:	461a      	mov	r2, r3
 800a06c:	f000 f92b 	bl	800a2c6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	2160      	movs	r1, #96	; 0x60
 800a076:	4618      	mov	r0, r3
 800a078:	f000 f955 	bl	800a326 <TIM_ITRx_SetConfig>
      break;
 800a07c:	e01c      	b.n	800a0b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	6818      	ldr	r0, [r3, #0]
 800a082:	683b      	ldr	r3, [r7, #0]
 800a084:	6859      	ldr	r1, [r3, #4]
 800a086:	683b      	ldr	r3, [r7, #0]
 800a088:	68db      	ldr	r3, [r3, #12]
 800a08a:	461a      	mov	r2, r3
 800a08c:	f000 f8ec 	bl	800a268 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	2140      	movs	r1, #64	; 0x40
 800a096:	4618      	mov	r0, r3
 800a098:	f000 f945 	bl	800a326 <TIM_ITRx_SetConfig>
      break;
 800a09c:	e00c      	b.n	800a0b8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681a      	ldr	r2, [r3, #0]
 800a0a2:	683b      	ldr	r3, [r7, #0]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	4619      	mov	r1, r3
 800a0a8:	4610      	mov	r0, r2
 800a0aa:	f000 f93c 	bl	800a326 <TIM_ITRx_SetConfig>
      break;
 800a0ae:	e003      	b.n	800a0b8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a0b0:	2301      	movs	r3, #1
 800a0b2:	73fb      	strb	r3, [r7, #15]
      break;
 800a0b4:	e000      	b.n	800a0b8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a0b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	2201      	movs	r2, #1
 800a0bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a0c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	3710      	adds	r7, #16
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	bd80      	pop	{r7, pc}
 800a0d2:	bf00      	nop
 800a0d4:	fffeff88 	.word	0xfffeff88

0800a0d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a0d8:	b480      	push	{r7}
 800a0da:	b083      	sub	sp, #12
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a0e0:	bf00      	nop
 800a0e2:	370c      	adds	r7, #12
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ea:	4770      	bx	lr

0800a0ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a0ec:	b480      	push	{r7}
 800a0ee:	b083      	sub	sp, #12
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a0f4:	bf00      	nop
 800a0f6:	370c      	adds	r7, #12
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fe:	4770      	bx	lr

0800a100 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a100:	b480      	push	{r7}
 800a102:	b083      	sub	sp, #12
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a108:	bf00      	nop
 800a10a:	370c      	adds	r7, #12
 800a10c:	46bd      	mov	sp, r7
 800a10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a112:	4770      	bx	lr

0800a114 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a114:	b480      	push	{r7}
 800a116:	b083      	sub	sp, #12
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a11c:	bf00      	nop
 800a11e:	370c      	adds	r7, #12
 800a120:	46bd      	mov	sp, r7
 800a122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a126:	4770      	bx	lr

0800a128 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a128:	b480      	push	{r7}
 800a12a:	b085      	sub	sp, #20
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
 800a130:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	4a40      	ldr	r2, [pc, #256]	; (800a23c <TIM_Base_SetConfig+0x114>)
 800a13c:	4293      	cmp	r3, r2
 800a13e:	d013      	beq.n	800a168 <TIM_Base_SetConfig+0x40>
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a146:	d00f      	beq.n	800a168 <TIM_Base_SetConfig+0x40>
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	4a3d      	ldr	r2, [pc, #244]	; (800a240 <TIM_Base_SetConfig+0x118>)
 800a14c:	4293      	cmp	r3, r2
 800a14e:	d00b      	beq.n	800a168 <TIM_Base_SetConfig+0x40>
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	4a3c      	ldr	r2, [pc, #240]	; (800a244 <TIM_Base_SetConfig+0x11c>)
 800a154:	4293      	cmp	r3, r2
 800a156:	d007      	beq.n	800a168 <TIM_Base_SetConfig+0x40>
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	4a3b      	ldr	r2, [pc, #236]	; (800a248 <TIM_Base_SetConfig+0x120>)
 800a15c:	4293      	cmp	r3, r2
 800a15e:	d003      	beq.n	800a168 <TIM_Base_SetConfig+0x40>
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	4a3a      	ldr	r2, [pc, #232]	; (800a24c <TIM_Base_SetConfig+0x124>)
 800a164:	4293      	cmp	r3, r2
 800a166:	d108      	bne.n	800a17a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a16e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a170:	683b      	ldr	r3, [r7, #0]
 800a172:	685b      	ldr	r3, [r3, #4]
 800a174:	68fa      	ldr	r2, [r7, #12]
 800a176:	4313      	orrs	r3, r2
 800a178:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	4a2f      	ldr	r2, [pc, #188]	; (800a23c <TIM_Base_SetConfig+0x114>)
 800a17e:	4293      	cmp	r3, r2
 800a180:	d02b      	beq.n	800a1da <TIM_Base_SetConfig+0xb2>
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a188:	d027      	beq.n	800a1da <TIM_Base_SetConfig+0xb2>
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	4a2c      	ldr	r2, [pc, #176]	; (800a240 <TIM_Base_SetConfig+0x118>)
 800a18e:	4293      	cmp	r3, r2
 800a190:	d023      	beq.n	800a1da <TIM_Base_SetConfig+0xb2>
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	4a2b      	ldr	r2, [pc, #172]	; (800a244 <TIM_Base_SetConfig+0x11c>)
 800a196:	4293      	cmp	r3, r2
 800a198:	d01f      	beq.n	800a1da <TIM_Base_SetConfig+0xb2>
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	4a2a      	ldr	r2, [pc, #168]	; (800a248 <TIM_Base_SetConfig+0x120>)
 800a19e:	4293      	cmp	r3, r2
 800a1a0:	d01b      	beq.n	800a1da <TIM_Base_SetConfig+0xb2>
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	4a29      	ldr	r2, [pc, #164]	; (800a24c <TIM_Base_SetConfig+0x124>)
 800a1a6:	4293      	cmp	r3, r2
 800a1a8:	d017      	beq.n	800a1da <TIM_Base_SetConfig+0xb2>
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	4a28      	ldr	r2, [pc, #160]	; (800a250 <TIM_Base_SetConfig+0x128>)
 800a1ae:	4293      	cmp	r3, r2
 800a1b0:	d013      	beq.n	800a1da <TIM_Base_SetConfig+0xb2>
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	4a27      	ldr	r2, [pc, #156]	; (800a254 <TIM_Base_SetConfig+0x12c>)
 800a1b6:	4293      	cmp	r3, r2
 800a1b8:	d00f      	beq.n	800a1da <TIM_Base_SetConfig+0xb2>
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	4a26      	ldr	r2, [pc, #152]	; (800a258 <TIM_Base_SetConfig+0x130>)
 800a1be:	4293      	cmp	r3, r2
 800a1c0:	d00b      	beq.n	800a1da <TIM_Base_SetConfig+0xb2>
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	4a25      	ldr	r2, [pc, #148]	; (800a25c <TIM_Base_SetConfig+0x134>)
 800a1c6:	4293      	cmp	r3, r2
 800a1c8:	d007      	beq.n	800a1da <TIM_Base_SetConfig+0xb2>
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	4a24      	ldr	r2, [pc, #144]	; (800a260 <TIM_Base_SetConfig+0x138>)
 800a1ce:	4293      	cmp	r3, r2
 800a1d0:	d003      	beq.n	800a1da <TIM_Base_SetConfig+0xb2>
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	4a23      	ldr	r2, [pc, #140]	; (800a264 <TIM_Base_SetConfig+0x13c>)
 800a1d6:	4293      	cmp	r3, r2
 800a1d8:	d108      	bne.n	800a1ec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a1e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a1e2:	683b      	ldr	r3, [r7, #0]
 800a1e4:	68db      	ldr	r3, [r3, #12]
 800a1e6:	68fa      	ldr	r2, [r7, #12]
 800a1e8:	4313      	orrs	r3, r2
 800a1ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a1f2:	683b      	ldr	r3, [r7, #0]
 800a1f4:	695b      	ldr	r3, [r3, #20]
 800a1f6:	4313      	orrs	r3, r2
 800a1f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	68fa      	ldr	r2, [r7, #12]
 800a1fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a200:	683b      	ldr	r3, [r7, #0]
 800a202:	689a      	ldr	r2, [r3, #8]
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a208:	683b      	ldr	r3, [r7, #0]
 800a20a:	681a      	ldr	r2, [r3, #0]
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	4a0a      	ldr	r2, [pc, #40]	; (800a23c <TIM_Base_SetConfig+0x114>)
 800a214:	4293      	cmp	r3, r2
 800a216:	d003      	beq.n	800a220 <TIM_Base_SetConfig+0xf8>
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	4a0c      	ldr	r2, [pc, #48]	; (800a24c <TIM_Base_SetConfig+0x124>)
 800a21c:	4293      	cmp	r3, r2
 800a21e:	d103      	bne.n	800a228 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a220:	683b      	ldr	r3, [r7, #0]
 800a222:	691a      	ldr	r2, [r3, #16]
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	2201      	movs	r2, #1
 800a22c:	615a      	str	r2, [r3, #20]
}
 800a22e:	bf00      	nop
 800a230:	3714      	adds	r7, #20
 800a232:	46bd      	mov	sp, r7
 800a234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a238:	4770      	bx	lr
 800a23a:	bf00      	nop
 800a23c:	40010000 	.word	0x40010000
 800a240:	40000400 	.word	0x40000400
 800a244:	40000800 	.word	0x40000800
 800a248:	40000c00 	.word	0x40000c00
 800a24c:	40010400 	.word	0x40010400
 800a250:	40014000 	.word	0x40014000
 800a254:	40014400 	.word	0x40014400
 800a258:	40014800 	.word	0x40014800
 800a25c:	40001800 	.word	0x40001800
 800a260:	40001c00 	.word	0x40001c00
 800a264:	40002000 	.word	0x40002000

0800a268 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a268:	b480      	push	{r7}
 800a26a:	b087      	sub	sp, #28
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	60f8      	str	r0, [r7, #12]
 800a270:	60b9      	str	r1, [r7, #8]
 800a272:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	6a1b      	ldr	r3, [r3, #32]
 800a278:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	6a1b      	ldr	r3, [r3, #32]
 800a27e:	f023 0201 	bic.w	r2, r3, #1
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	699b      	ldr	r3, [r3, #24]
 800a28a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a28c:	693b      	ldr	r3, [r7, #16]
 800a28e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a292:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	011b      	lsls	r3, r3, #4
 800a298:	693a      	ldr	r2, [r7, #16]
 800a29a:	4313      	orrs	r3, r2
 800a29c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a29e:	697b      	ldr	r3, [r7, #20]
 800a2a0:	f023 030a 	bic.w	r3, r3, #10
 800a2a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a2a6:	697a      	ldr	r2, [r7, #20]
 800a2a8:	68bb      	ldr	r3, [r7, #8]
 800a2aa:	4313      	orrs	r3, r2
 800a2ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	693a      	ldr	r2, [r7, #16]
 800a2b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	697a      	ldr	r2, [r7, #20]
 800a2b8:	621a      	str	r2, [r3, #32]
}
 800a2ba:	bf00      	nop
 800a2bc:	371c      	adds	r7, #28
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c4:	4770      	bx	lr

0800a2c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a2c6:	b480      	push	{r7}
 800a2c8:	b087      	sub	sp, #28
 800a2ca:	af00      	add	r7, sp, #0
 800a2cc:	60f8      	str	r0, [r7, #12]
 800a2ce:	60b9      	str	r1, [r7, #8]
 800a2d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	6a1b      	ldr	r3, [r3, #32]
 800a2d6:	f023 0210 	bic.w	r2, r3, #16
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	699b      	ldr	r3, [r3, #24]
 800a2e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	6a1b      	ldr	r3, [r3, #32]
 800a2e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a2ea:	697b      	ldr	r3, [r7, #20]
 800a2ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a2f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	031b      	lsls	r3, r3, #12
 800a2f6:	697a      	ldr	r2, [r7, #20]
 800a2f8:	4313      	orrs	r3, r2
 800a2fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a2fc:	693b      	ldr	r3, [r7, #16]
 800a2fe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a302:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a304:	68bb      	ldr	r3, [r7, #8]
 800a306:	011b      	lsls	r3, r3, #4
 800a308:	693a      	ldr	r2, [r7, #16]
 800a30a:	4313      	orrs	r3, r2
 800a30c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	697a      	ldr	r2, [r7, #20]
 800a312:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	693a      	ldr	r2, [r7, #16]
 800a318:	621a      	str	r2, [r3, #32]
}
 800a31a:	bf00      	nop
 800a31c:	371c      	adds	r7, #28
 800a31e:	46bd      	mov	sp, r7
 800a320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a324:	4770      	bx	lr

0800a326 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a326:	b480      	push	{r7}
 800a328:	b085      	sub	sp, #20
 800a32a:	af00      	add	r7, sp, #0
 800a32c:	6078      	str	r0, [r7, #4]
 800a32e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	689b      	ldr	r3, [r3, #8]
 800a334:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a33c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a33e:	683a      	ldr	r2, [r7, #0]
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	4313      	orrs	r3, r2
 800a344:	f043 0307 	orr.w	r3, r3, #7
 800a348:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	68fa      	ldr	r2, [r7, #12]
 800a34e:	609a      	str	r2, [r3, #8]
}
 800a350:	bf00      	nop
 800a352:	3714      	adds	r7, #20
 800a354:	46bd      	mov	sp, r7
 800a356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35a:	4770      	bx	lr

0800a35c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a35c:	b480      	push	{r7}
 800a35e:	b087      	sub	sp, #28
 800a360:	af00      	add	r7, sp, #0
 800a362:	60f8      	str	r0, [r7, #12]
 800a364:	60b9      	str	r1, [r7, #8]
 800a366:	607a      	str	r2, [r7, #4]
 800a368:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	689b      	ldr	r3, [r3, #8]
 800a36e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a370:	697b      	ldr	r3, [r7, #20]
 800a372:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a376:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	021a      	lsls	r2, r3, #8
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	431a      	orrs	r2, r3
 800a380:	68bb      	ldr	r3, [r7, #8]
 800a382:	4313      	orrs	r3, r2
 800a384:	697a      	ldr	r2, [r7, #20]
 800a386:	4313      	orrs	r3, r2
 800a388:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	697a      	ldr	r2, [r7, #20]
 800a38e:	609a      	str	r2, [r3, #8]
}
 800a390:	bf00      	nop
 800a392:	371c      	adds	r7, #28
 800a394:	46bd      	mov	sp, r7
 800a396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39a:	4770      	bx	lr

0800a39c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a39c:	b480      	push	{r7}
 800a39e:	b085      	sub	sp, #20
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]
 800a3a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a3ac:	2b01      	cmp	r3, #1
 800a3ae:	d101      	bne.n	800a3b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a3b0:	2302      	movs	r3, #2
 800a3b2:	e06d      	b.n	800a490 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	2201      	movs	r2, #1
 800a3b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	2202      	movs	r2, #2
 800a3c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	685b      	ldr	r3, [r3, #4]
 800a3ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	689b      	ldr	r3, [r3, #8]
 800a3d2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	4a30      	ldr	r2, [pc, #192]	; (800a49c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a3da:	4293      	cmp	r3, r2
 800a3dc:	d004      	beq.n	800a3e8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	4a2f      	ldr	r2, [pc, #188]	; (800a4a0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a3e4:	4293      	cmp	r3, r2
 800a3e6:	d108      	bne.n	800a3fa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a3ee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a3f0:	683b      	ldr	r3, [r7, #0]
 800a3f2:	685b      	ldr	r3, [r3, #4]
 800a3f4:	68fa      	ldr	r2, [r7, #12]
 800a3f6:	4313      	orrs	r3, r2
 800a3f8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a400:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a402:	683b      	ldr	r3, [r7, #0]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	68fa      	ldr	r2, [r7, #12]
 800a408:	4313      	orrs	r3, r2
 800a40a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	68fa      	ldr	r2, [r7, #12]
 800a412:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	4a20      	ldr	r2, [pc, #128]	; (800a49c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a41a:	4293      	cmp	r3, r2
 800a41c:	d022      	beq.n	800a464 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a426:	d01d      	beq.n	800a464 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	4a1d      	ldr	r2, [pc, #116]	; (800a4a4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a42e:	4293      	cmp	r3, r2
 800a430:	d018      	beq.n	800a464 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	4a1c      	ldr	r2, [pc, #112]	; (800a4a8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a438:	4293      	cmp	r3, r2
 800a43a:	d013      	beq.n	800a464 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	4a1a      	ldr	r2, [pc, #104]	; (800a4ac <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a442:	4293      	cmp	r3, r2
 800a444:	d00e      	beq.n	800a464 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	4a15      	ldr	r2, [pc, #84]	; (800a4a0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a44c:	4293      	cmp	r3, r2
 800a44e:	d009      	beq.n	800a464 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	4a16      	ldr	r2, [pc, #88]	; (800a4b0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a456:	4293      	cmp	r3, r2
 800a458:	d004      	beq.n	800a464 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	4a15      	ldr	r2, [pc, #84]	; (800a4b4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a460:	4293      	cmp	r3, r2
 800a462:	d10c      	bne.n	800a47e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a464:	68bb      	ldr	r3, [r7, #8]
 800a466:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a46a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a46c:	683b      	ldr	r3, [r7, #0]
 800a46e:	689b      	ldr	r3, [r3, #8]
 800a470:	68ba      	ldr	r2, [r7, #8]
 800a472:	4313      	orrs	r3, r2
 800a474:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	68ba      	ldr	r2, [r7, #8]
 800a47c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	2201      	movs	r2, #1
 800a482:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	2200      	movs	r2, #0
 800a48a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a48e:	2300      	movs	r3, #0
}
 800a490:	4618      	mov	r0, r3
 800a492:	3714      	adds	r7, #20
 800a494:	46bd      	mov	sp, r7
 800a496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a49a:	4770      	bx	lr
 800a49c:	40010000 	.word	0x40010000
 800a4a0:	40010400 	.word	0x40010400
 800a4a4:	40000400 	.word	0x40000400
 800a4a8:	40000800 	.word	0x40000800
 800a4ac:	40000c00 	.word	0x40000c00
 800a4b0:	40014000 	.word	0x40014000
 800a4b4:	40001800 	.word	0x40001800

0800a4b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a4b8:	b480      	push	{r7}
 800a4ba:	b083      	sub	sp, #12
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a4c0:	bf00      	nop
 800a4c2:	370c      	adds	r7, #12
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ca:	4770      	bx	lr

0800a4cc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a4cc:	b480      	push	{r7}
 800a4ce:	b083      	sub	sp, #12
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a4d4:	bf00      	nop
 800a4d6:	370c      	adds	r7, #12
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4de:	4770      	bx	lr

0800a4e0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a4e0:	b480      	push	{r7}
 800a4e2:	b083      	sub	sp, #12
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a4e8:	bf00      	nop
 800a4ea:	370c      	adds	r7, #12
 800a4ec:	46bd      	mov	sp, r7
 800a4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f2:	4770      	bx	lr

0800a4f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a4f4:	b580      	push	{r7, lr}
 800a4f6:	b082      	sub	sp, #8
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d101      	bne.n	800a506 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a502:	2301      	movs	r3, #1
 800a504:	e040      	b.n	800a588 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d106      	bne.n	800a51c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	2200      	movs	r2, #0
 800a512:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a516:	6878      	ldr	r0, [r7, #4]
 800a518:	f7fa fa5e 	bl	80049d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	2224      	movs	r2, #36	; 0x24
 800a520:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	681a      	ldr	r2, [r3, #0]
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	f022 0201 	bic.w	r2, r2, #1
 800a530:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a532:	6878      	ldr	r0, [r7, #4]
 800a534:	f000 fb16 	bl	800ab64 <UART_SetConfig>
 800a538:	4603      	mov	r3, r0
 800a53a:	2b01      	cmp	r3, #1
 800a53c:	d101      	bne.n	800a542 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800a53e:	2301      	movs	r3, #1
 800a540:	e022      	b.n	800a588 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a546:	2b00      	cmp	r3, #0
 800a548:	d002      	beq.n	800a550 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800a54a:	6878      	ldr	r0, [r7, #4]
 800a54c:	f000 fd6c 	bl	800b028 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	685a      	ldr	r2, [r3, #4]
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a55e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	689a      	ldr	r2, [r3, #8]
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a56e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	681a      	ldr	r2, [r3, #0]
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	f042 0201 	orr.w	r2, r2, #1
 800a57e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a580:	6878      	ldr	r0, [r7, #4]
 800a582:	f000 fdf3 	bl	800b16c <UART_CheckIdleState>
 800a586:	4603      	mov	r3, r0
}
 800a588:	4618      	mov	r0, r3
 800a58a:	3708      	adds	r7, #8
 800a58c:	46bd      	mov	sp, r7
 800a58e:	bd80      	pop	{r7, pc}

0800a590 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b0ba      	sub	sp, #232	; 0xe8
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	69db      	ldr	r3, [r3, #28]
 800a59e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	689b      	ldr	r3, [r3, #8]
 800a5b2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a5b6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800a5ba:	f640 030f 	movw	r3, #2063	; 0x80f
 800a5be:	4013      	ands	r3, r2
 800a5c0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800a5c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d115      	bne.n	800a5f8 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800a5cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a5d0:	f003 0320 	and.w	r3, r3, #32
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d00f      	beq.n	800a5f8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a5d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a5dc:	f003 0320 	and.w	r3, r3, #32
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d009      	beq.n	800a5f8 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	f000 828f 	beq.w	800ab0c <HAL_UART_IRQHandler+0x57c>
      {
        huart->RxISR(huart);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a5f2:	6878      	ldr	r0, [r7, #4]
 800a5f4:	4798      	blx	r3
      }
      return;
 800a5f6:	e289      	b.n	800ab0c <HAL_UART_IRQHandler+0x57c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a5f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	f000 8117 	beq.w	800a830 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800a602:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a606:	f003 0301 	and.w	r3, r3, #1
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d106      	bne.n	800a61c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800a60e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800a612:	4b85      	ldr	r3, [pc, #532]	; (800a828 <HAL_UART_IRQHandler+0x298>)
 800a614:	4013      	ands	r3, r2
 800a616:	2b00      	cmp	r3, #0
 800a618:	f000 810a 	beq.w	800a830 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a61c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a620:	f003 0301 	and.w	r3, r3, #1
 800a624:	2b00      	cmp	r3, #0
 800a626:	d011      	beq.n	800a64c <HAL_UART_IRQHandler+0xbc>
 800a628:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a62c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a630:	2b00      	cmp	r3, #0
 800a632:	d00b      	beq.n	800a64c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	2201      	movs	r2, #1
 800a63a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a642:	f043 0201 	orr.w	r2, r3, #1
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a64c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a650:	f003 0302 	and.w	r3, r3, #2
 800a654:	2b00      	cmp	r3, #0
 800a656:	d011      	beq.n	800a67c <HAL_UART_IRQHandler+0xec>
 800a658:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a65c:	f003 0301 	and.w	r3, r3, #1
 800a660:	2b00      	cmp	r3, #0
 800a662:	d00b      	beq.n	800a67c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	2202      	movs	r2, #2
 800a66a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a672:	f043 0204 	orr.w	r2, r3, #4
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a67c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a680:	f003 0304 	and.w	r3, r3, #4
 800a684:	2b00      	cmp	r3, #0
 800a686:	d011      	beq.n	800a6ac <HAL_UART_IRQHandler+0x11c>
 800a688:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a68c:	f003 0301 	and.w	r3, r3, #1
 800a690:	2b00      	cmp	r3, #0
 800a692:	d00b      	beq.n	800a6ac <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	2204      	movs	r2, #4
 800a69a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a6a2:	f043 0202 	orr.w	r2, r3, #2
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a6ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a6b0:	f003 0308 	and.w	r3, r3, #8
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d017      	beq.n	800a6e8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a6b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a6bc:	f003 0320 	and.w	r3, r3, #32
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d105      	bne.n	800a6d0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800a6c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a6c8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d00b      	beq.n	800a6e8 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	2208      	movs	r2, #8
 800a6d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a6de:	f043 0208 	orr.w	r2, r3, #8
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a6e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a6ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d012      	beq.n	800a71a <HAL_UART_IRQHandler+0x18a>
 800a6f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a6f8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d00c      	beq.n	800a71a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a708:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a710:	f043 0220 	orr.w	r2, r3, #32
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a720:	2b00      	cmp	r3, #0
 800a722:	f000 81f5 	beq.w	800ab10 <HAL_UART_IRQHandler+0x580>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800a726:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a72a:	f003 0320 	and.w	r3, r3, #32
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d00d      	beq.n	800a74e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a732:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a736:	f003 0320 	and.w	r3, r3, #32
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d007      	beq.n	800a74e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a742:	2b00      	cmp	r3, #0
 800a744:	d003      	beq.n	800a74e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a74a:	6878      	ldr	r0, [r7, #4]
 800a74c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a754:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	689b      	ldr	r3, [r3, #8]
 800a75e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a762:	2b40      	cmp	r3, #64	; 0x40
 800a764:	d005      	beq.n	800a772 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a766:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a76a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d04f      	beq.n	800a812 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a772:	6878      	ldr	r0, [r7, #4]
 800a774:	f000 fdf1 	bl	800b35a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	689b      	ldr	r3, [r3, #8]
 800a77e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a782:	2b40      	cmp	r3, #64	; 0x40
 800a784:	d141      	bne.n	800a80a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	3308      	adds	r3, #8
 800a78c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a790:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a794:	e853 3f00 	ldrex	r3, [r3]
 800a798:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a79c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a7a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a7a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	3308      	adds	r3, #8
 800a7ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a7b2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a7b6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a7be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a7c2:	e841 2300 	strex	r3, r2, [r1]
 800a7c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a7ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d1d9      	bne.n	800a786 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d013      	beq.n	800a802 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a7de:	4a13      	ldr	r2, [pc, #76]	; (800a82c <HAL_UART_IRQHandler+0x29c>)
 800a7e0:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	f7fb fa86 	bl	8005cf8 <HAL_DMA_Abort_IT>
 800a7ec:	4603      	mov	r3, r0
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d017      	beq.n	800a822 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a7f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a7f8:	687a      	ldr	r2, [r7, #4]
 800a7fa:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800a7fc:	4610      	mov	r0, r2
 800a7fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a800:	e00f      	b.n	800a822 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a802:	6878      	ldr	r0, [r7, #4]
 800a804:	f000 f998 	bl	800ab38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a808:	e00b      	b.n	800a822 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a80a:	6878      	ldr	r0, [r7, #4]
 800a80c:	f000 f994 	bl	800ab38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a810:	e007      	b.n	800a822 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a812:	6878      	ldr	r0, [r7, #4]
 800a814:	f000 f990 	bl	800ab38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2200      	movs	r2, #0
 800a81c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800a820:	e176      	b.n	800ab10 <HAL_UART_IRQHandler+0x580>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a822:	bf00      	nop
    return;
 800a824:	e174      	b.n	800ab10 <HAL_UART_IRQHandler+0x580>
 800a826:	bf00      	nop
 800a828:	04000120 	.word	0x04000120
 800a82c:	0800b421 	.word	0x0800b421

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a834:	2b01      	cmp	r3, #1
 800a836:	f040 8144 	bne.w	800aac2 <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a83a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a83e:	f003 0310 	and.w	r3, r3, #16
 800a842:	2b00      	cmp	r3, #0
 800a844:	f000 813d 	beq.w	800aac2 <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a848:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a84c:	f003 0310 	and.w	r3, r3, #16
 800a850:	2b00      	cmp	r3, #0
 800a852:	f000 8136 	beq.w	800aac2 <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	2210      	movs	r2, #16
 800a85c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	689b      	ldr	r3, [r3, #8]
 800a864:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a868:	2b40      	cmp	r3, #64	; 0x40
 800a86a:	f040 80b2 	bne.w	800a9d2 <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	685b      	ldr	r3, [r3, #4]
 800a876:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a87a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a87e:	2b00      	cmp	r3, #0
 800a880:	f000 8148 	beq.w	800ab14 <HAL_UART_IRQHandler+0x584>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800a88a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a88e:	429a      	cmp	r2, r3
 800a890:	f080 8140 	bcs.w	800ab14 <HAL_UART_IRQHandler+0x584>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a89a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8a2:	69db      	ldr	r3, [r3, #28]
 800a8a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a8a8:	f000 8085 	beq.w	800a9b6 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a8b8:	e853 3f00 	ldrex	r3, [r3]
 800a8bc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a8c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a8c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a8c8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	461a      	mov	r2, r3
 800a8d2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a8d6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800a8da:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8de:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a8e2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a8e6:	e841 2300 	strex	r3, r2, [r1]
 800a8ea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a8ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d1da      	bne.n	800a8ac <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	3308      	adds	r3, #8
 800a8fc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a900:	e853 3f00 	ldrex	r3, [r3]
 800a904:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a906:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a908:	f023 0301 	bic.w	r3, r3, #1
 800a90c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	3308      	adds	r3, #8
 800a916:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a91a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a91e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a920:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a922:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a926:	e841 2300 	strex	r3, r2, [r1]
 800a92a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a92c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d1e1      	bne.n	800a8f6 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	3308      	adds	r3, #8
 800a938:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a93a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a93c:	e853 3f00 	ldrex	r3, [r3]
 800a940:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a942:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a944:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a948:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	3308      	adds	r3, #8
 800a952:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a956:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a958:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a95a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a95c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a95e:	e841 2300 	strex	r3, r2, [r1]
 800a962:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a964:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a966:	2b00      	cmp	r3, #0
 800a968:	d1e3      	bne.n	800a932 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	2220      	movs	r2, #32
 800a96e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	2200      	movs	r2, #0
 800a974:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a97c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a97e:	e853 3f00 	ldrex	r3, [r3]
 800a982:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a984:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a986:	f023 0310 	bic.w	r3, r3, #16
 800a98a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	461a      	mov	r2, r3
 800a994:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a998:	65bb      	str	r3, [r7, #88]	; 0x58
 800a99a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a99c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a99e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a9a0:	e841 2300 	strex	r3, r2, [r1]
 800a9a4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a9a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d1e4      	bne.n	800a976 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	f7fb f931 	bl	8005c18 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a9c2:	b29b      	uxth	r3, r3
 800a9c4:	1ad3      	subs	r3, r2, r3
 800a9c6:	b29b      	uxth	r3, r3
 800a9c8:	4619      	mov	r1, r3
 800a9ca:	6878      	ldr	r0, [r7, #4]
 800a9cc:	f000 f8be 	bl	800ab4c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a9d0:	e0a0      	b.n	800ab14 <HAL_UART_IRQHandler+0x584>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a9de:	b29b      	uxth	r3, r3
 800a9e0:	1ad3      	subs	r3, r2, r3
 800a9e2:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a9ec:	b29b      	uxth	r3, r3
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	f000 8092 	beq.w	800ab18 <HAL_UART_IRQHandler+0x588>
          && (nb_rx_data > 0U))
 800a9f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	f000 808d 	beq.w	800ab18 <HAL_UART_IRQHandler+0x588>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa06:	e853 3f00 	ldrex	r3, [r3]
 800aa0a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800aa0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa0e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800aa12:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	461a      	mov	r2, r3
 800aa1c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800aa20:	647b      	str	r3, [r7, #68]	; 0x44
 800aa22:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa24:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800aa26:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800aa28:	e841 2300 	strex	r3, r2, [r1]
 800aa2c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800aa2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d1e4      	bne.n	800a9fe <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	3308      	adds	r3, #8
 800aa3a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa3e:	e853 3f00 	ldrex	r3, [r3]
 800aa42:	623b      	str	r3, [r7, #32]
   return(result);
 800aa44:	6a3b      	ldr	r3, [r7, #32]
 800aa46:	f023 0301 	bic.w	r3, r3, #1
 800aa4a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	3308      	adds	r3, #8
 800aa54:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800aa58:	633a      	str	r2, [r7, #48]	; 0x30
 800aa5a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa5c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800aa5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aa60:	e841 2300 	strex	r3, r2, [r1]
 800aa64:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800aa66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d1e3      	bne.n	800aa34 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2220      	movs	r2, #32
 800aa70:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	2200      	movs	r2, #0
 800aa76:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa84:	693b      	ldr	r3, [r7, #16]
 800aa86:	e853 3f00 	ldrex	r3, [r3]
 800aa8a:	60fb      	str	r3, [r7, #12]
   return(result);
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	f023 0310 	bic.w	r3, r3, #16
 800aa92:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	461a      	mov	r2, r3
 800aa9c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800aaa0:	61fb      	str	r3, [r7, #28]
 800aaa2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaa4:	69b9      	ldr	r1, [r7, #24]
 800aaa6:	69fa      	ldr	r2, [r7, #28]
 800aaa8:	e841 2300 	strex	r3, r2, [r1]
 800aaac:	617b      	str	r3, [r7, #20]
   return(result);
 800aaae:	697b      	ldr	r3, [r7, #20]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d1e4      	bne.n	800aa7e <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800aab4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800aab8:	4619      	mov	r1, r3
 800aaba:	6878      	ldr	r0, [r7, #4]
 800aabc:	f000 f846 	bl	800ab4c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800aac0:	e02a      	b.n	800ab18 <HAL_UART_IRQHandler+0x588>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800aac2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aac6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d00e      	beq.n	800aaec <HAL_UART_IRQHandler+0x55c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800aace:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aad2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d008      	beq.n	800aaec <HAL_UART_IRQHandler+0x55c>
  {
    if (huart->TxISR != NULL)
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d01c      	beq.n	800ab1c <HAL_UART_IRQHandler+0x58c>
    {
      huart->TxISR(huart);
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800aae6:	6878      	ldr	r0, [r7, #4]
 800aae8:	4798      	blx	r3
    }
    return;
 800aaea:	e017      	b.n	800ab1c <HAL_UART_IRQHandler+0x58c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800aaec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aaf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d012      	beq.n	800ab1e <HAL_UART_IRQHandler+0x58e>
 800aaf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aafc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d00c      	beq.n	800ab1e <HAL_UART_IRQHandler+0x58e>
  {
    UART_EndTransmit_IT(huart);
 800ab04:	6878      	ldr	r0, [r7, #4]
 800ab06:	f000 fca1 	bl	800b44c <UART_EndTransmit_IT>
    return;
 800ab0a:	e008      	b.n	800ab1e <HAL_UART_IRQHandler+0x58e>
      return;
 800ab0c:	bf00      	nop
 800ab0e:	e006      	b.n	800ab1e <HAL_UART_IRQHandler+0x58e>
    return;
 800ab10:	bf00      	nop
 800ab12:	e004      	b.n	800ab1e <HAL_UART_IRQHandler+0x58e>
      return;
 800ab14:	bf00      	nop
 800ab16:	e002      	b.n	800ab1e <HAL_UART_IRQHandler+0x58e>
      return;
 800ab18:	bf00      	nop
 800ab1a:	e000      	b.n	800ab1e <HAL_UART_IRQHandler+0x58e>
    return;
 800ab1c:	bf00      	nop
  }

}
 800ab1e:	37e8      	adds	r7, #232	; 0xe8
 800ab20:	46bd      	mov	sp, r7
 800ab22:	bd80      	pop	{r7, pc}

0800ab24 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ab24:	b480      	push	{r7}
 800ab26:	b083      	sub	sp, #12
 800ab28:	af00      	add	r7, sp, #0
 800ab2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ab2c:	bf00      	nop
 800ab2e:	370c      	adds	r7, #12
 800ab30:	46bd      	mov	sp, r7
 800ab32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab36:	4770      	bx	lr

0800ab38 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ab38:	b480      	push	{r7}
 800ab3a:	b083      	sub	sp, #12
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ab40:	bf00      	nop
 800ab42:	370c      	adds	r7, #12
 800ab44:	46bd      	mov	sp, r7
 800ab46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4a:	4770      	bx	lr

0800ab4c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ab4c:	b480      	push	{r7}
 800ab4e:	b083      	sub	sp, #12
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	6078      	str	r0, [r7, #4]
 800ab54:	460b      	mov	r3, r1
 800ab56:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ab58:	bf00      	nop
 800ab5a:	370c      	adds	r7, #12
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab62:	4770      	bx	lr

0800ab64 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b088      	sub	sp, #32
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	689a      	ldr	r2, [r3, #8]
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	691b      	ldr	r3, [r3, #16]
 800ab78:	431a      	orrs	r2, r3
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	695b      	ldr	r3, [r3, #20]
 800ab7e:	431a      	orrs	r2, r3
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	69db      	ldr	r3, [r3, #28]
 800ab84:	4313      	orrs	r3, r2
 800ab86:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	681a      	ldr	r2, [r3, #0]
 800ab8e:	4ba7      	ldr	r3, [pc, #668]	; (800ae2c <UART_SetConfig+0x2c8>)
 800ab90:	4013      	ands	r3, r2
 800ab92:	687a      	ldr	r2, [r7, #4]
 800ab94:	6812      	ldr	r2, [r2, #0]
 800ab96:	6979      	ldr	r1, [r7, #20]
 800ab98:	430b      	orrs	r3, r1
 800ab9a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	685b      	ldr	r3, [r3, #4]
 800aba2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	68da      	ldr	r2, [r3, #12]
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	430a      	orrs	r2, r1
 800abb0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	699b      	ldr	r3, [r3, #24]
 800abb6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	6a1b      	ldr	r3, [r3, #32]
 800abbc:	697a      	ldr	r2, [r7, #20]
 800abbe:	4313      	orrs	r3, r2
 800abc0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	689b      	ldr	r3, [r3, #8]
 800abc8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	697a      	ldr	r2, [r7, #20]
 800abd2:	430a      	orrs	r2, r1
 800abd4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	4a95      	ldr	r2, [pc, #596]	; (800ae30 <UART_SetConfig+0x2cc>)
 800abdc:	4293      	cmp	r3, r2
 800abde:	d120      	bne.n	800ac22 <UART_SetConfig+0xbe>
 800abe0:	4b94      	ldr	r3, [pc, #592]	; (800ae34 <UART_SetConfig+0x2d0>)
 800abe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800abe6:	f003 0303 	and.w	r3, r3, #3
 800abea:	2b03      	cmp	r3, #3
 800abec:	d816      	bhi.n	800ac1c <UART_SetConfig+0xb8>
 800abee:	a201      	add	r2, pc, #4	; (adr r2, 800abf4 <UART_SetConfig+0x90>)
 800abf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abf4:	0800ac05 	.word	0x0800ac05
 800abf8:	0800ac11 	.word	0x0800ac11
 800abfc:	0800ac0b 	.word	0x0800ac0b
 800ac00:	0800ac17 	.word	0x0800ac17
 800ac04:	2301      	movs	r3, #1
 800ac06:	77fb      	strb	r3, [r7, #31]
 800ac08:	e14f      	b.n	800aeaa <UART_SetConfig+0x346>
 800ac0a:	2302      	movs	r3, #2
 800ac0c:	77fb      	strb	r3, [r7, #31]
 800ac0e:	e14c      	b.n	800aeaa <UART_SetConfig+0x346>
 800ac10:	2304      	movs	r3, #4
 800ac12:	77fb      	strb	r3, [r7, #31]
 800ac14:	e149      	b.n	800aeaa <UART_SetConfig+0x346>
 800ac16:	2308      	movs	r3, #8
 800ac18:	77fb      	strb	r3, [r7, #31]
 800ac1a:	e146      	b.n	800aeaa <UART_SetConfig+0x346>
 800ac1c:	2310      	movs	r3, #16
 800ac1e:	77fb      	strb	r3, [r7, #31]
 800ac20:	e143      	b.n	800aeaa <UART_SetConfig+0x346>
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	4a84      	ldr	r2, [pc, #528]	; (800ae38 <UART_SetConfig+0x2d4>)
 800ac28:	4293      	cmp	r3, r2
 800ac2a:	d132      	bne.n	800ac92 <UART_SetConfig+0x12e>
 800ac2c:	4b81      	ldr	r3, [pc, #516]	; (800ae34 <UART_SetConfig+0x2d0>)
 800ac2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ac32:	f003 030c 	and.w	r3, r3, #12
 800ac36:	2b0c      	cmp	r3, #12
 800ac38:	d828      	bhi.n	800ac8c <UART_SetConfig+0x128>
 800ac3a:	a201      	add	r2, pc, #4	; (adr r2, 800ac40 <UART_SetConfig+0xdc>)
 800ac3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac40:	0800ac75 	.word	0x0800ac75
 800ac44:	0800ac8d 	.word	0x0800ac8d
 800ac48:	0800ac8d 	.word	0x0800ac8d
 800ac4c:	0800ac8d 	.word	0x0800ac8d
 800ac50:	0800ac81 	.word	0x0800ac81
 800ac54:	0800ac8d 	.word	0x0800ac8d
 800ac58:	0800ac8d 	.word	0x0800ac8d
 800ac5c:	0800ac8d 	.word	0x0800ac8d
 800ac60:	0800ac7b 	.word	0x0800ac7b
 800ac64:	0800ac8d 	.word	0x0800ac8d
 800ac68:	0800ac8d 	.word	0x0800ac8d
 800ac6c:	0800ac8d 	.word	0x0800ac8d
 800ac70:	0800ac87 	.word	0x0800ac87
 800ac74:	2300      	movs	r3, #0
 800ac76:	77fb      	strb	r3, [r7, #31]
 800ac78:	e117      	b.n	800aeaa <UART_SetConfig+0x346>
 800ac7a:	2302      	movs	r3, #2
 800ac7c:	77fb      	strb	r3, [r7, #31]
 800ac7e:	e114      	b.n	800aeaa <UART_SetConfig+0x346>
 800ac80:	2304      	movs	r3, #4
 800ac82:	77fb      	strb	r3, [r7, #31]
 800ac84:	e111      	b.n	800aeaa <UART_SetConfig+0x346>
 800ac86:	2308      	movs	r3, #8
 800ac88:	77fb      	strb	r3, [r7, #31]
 800ac8a:	e10e      	b.n	800aeaa <UART_SetConfig+0x346>
 800ac8c:	2310      	movs	r3, #16
 800ac8e:	77fb      	strb	r3, [r7, #31]
 800ac90:	e10b      	b.n	800aeaa <UART_SetConfig+0x346>
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	4a69      	ldr	r2, [pc, #420]	; (800ae3c <UART_SetConfig+0x2d8>)
 800ac98:	4293      	cmp	r3, r2
 800ac9a:	d120      	bne.n	800acde <UART_SetConfig+0x17a>
 800ac9c:	4b65      	ldr	r3, [pc, #404]	; (800ae34 <UART_SetConfig+0x2d0>)
 800ac9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aca2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800aca6:	2b30      	cmp	r3, #48	; 0x30
 800aca8:	d013      	beq.n	800acd2 <UART_SetConfig+0x16e>
 800acaa:	2b30      	cmp	r3, #48	; 0x30
 800acac:	d814      	bhi.n	800acd8 <UART_SetConfig+0x174>
 800acae:	2b20      	cmp	r3, #32
 800acb0:	d009      	beq.n	800acc6 <UART_SetConfig+0x162>
 800acb2:	2b20      	cmp	r3, #32
 800acb4:	d810      	bhi.n	800acd8 <UART_SetConfig+0x174>
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d002      	beq.n	800acc0 <UART_SetConfig+0x15c>
 800acba:	2b10      	cmp	r3, #16
 800acbc:	d006      	beq.n	800accc <UART_SetConfig+0x168>
 800acbe:	e00b      	b.n	800acd8 <UART_SetConfig+0x174>
 800acc0:	2300      	movs	r3, #0
 800acc2:	77fb      	strb	r3, [r7, #31]
 800acc4:	e0f1      	b.n	800aeaa <UART_SetConfig+0x346>
 800acc6:	2302      	movs	r3, #2
 800acc8:	77fb      	strb	r3, [r7, #31]
 800acca:	e0ee      	b.n	800aeaa <UART_SetConfig+0x346>
 800accc:	2304      	movs	r3, #4
 800acce:	77fb      	strb	r3, [r7, #31]
 800acd0:	e0eb      	b.n	800aeaa <UART_SetConfig+0x346>
 800acd2:	2308      	movs	r3, #8
 800acd4:	77fb      	strb	r3, [r7, #31]
 800acd6:	e0e8      	b.n	800aeaa <UART_SetConfig+0x346>
 800acd8:	2310      	movs	r3, #16
 800acda:	77fb      	strb	r3, [r7, #31]
 800acdc:	e0e5      	b.n	800aeaa <UART_SetConfig+0x346>
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	4a57      	ldr	r2, [pc, #348]	; (800ae40 <UART_SetConfig+0x2dc>)
 800ace4:	4293      	cmp	r3, r2
 800ace6:	d120      	bne.n	800ad2a <UART_SetConfig+0x1c6>
 800ace8:	4b52      	ldr	r3, [pc, #328]	; (800ae34 <UART_SetConfig+0x2d0>)
 800acea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800acee:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800acf2:	2bc0      	cmp	r3, #192	; 0xc0
 800acf4:	d013      	beq.n	800ad1e <UART_SetConfig+0x1ba>
 800acf6:	2bc0      	cmp	r3, #192	; 0xc0
 800acf8:	d814      	bhi.n	800ad24 <UART_SetConfig+0x1c0>
 800acfa:	2b80      	cmp	r3, #128	; 0x80
 800acfc:	d009      	beq.n	800ad12 <UART_SetConfig+0x1ae>
 800acfe:	2b80      	cmp	r3, #128	; 0x80
 800ad00:	d810      	bhi.n	800ad24 <UART_SetConfig+0x1c0>
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d002      	beq.n	800ad0c <UART_SetConfig+0x1a8>
 800ad06:	2b40      	cmp	r3, #64	; 0x40
 800ad08:	d006      	beq.n	800ad18 <UART_SetConfig+0x1b4>
 800ad0a:	e00b      	b.n	800ad24 <UART_SetConfig+0x1c0>
 800ad0c:	2300      	movs	r3, #0
 800ad0e:	77fb      	strb	r3, [r7, #31]
 800ad10:	e0cb      	b.n	800aeaa <UART_SetConfig+0x346>
 800ad12:	2302      	movs	r3, #2
 800ad14:	77fb      	strb	r3, [r7, #31]
 800ad16:	e0c8      	b.n	800aeaa <UART_SetConfig+0x346>
 800ad18:	2304      	movs	r3, #4
 800ad1a:	77fb      	strb	r3, [r7, #31]
 800ad1c:	e0c5      	b.n	800aeaa <UART_SetConfig+0x346>
 800ad1e:	2308      	movs	r3, #8
 800ad20:	77fb      	strb	r3, [r7, #31]
 800ad22:	e0c2      	b.n	800aeaa <UART_SetConfig+0x346>
 800ad24:	2310      	movs	r3, #16
 800ad26:	77fb      	strb	r3, [r7, #31]
 800ad28:	e0bf      	b.n	800aeaa <UART_SetConfig+0x346>
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	4a45      	ldr	r2, [pc, #276]	; (800ae44 <UART_SetConfig+0x2e0>)
 800ad30:	4293      	cmp	r3, r2
 800ad32:	d125      	bne.n	800ad80 <UART_SetConfig+0x21c>
 800ad34:	4b3f      	ldr	r3, [pc, #252]	; (800ae34 <UART_SetConfig+0x2d0>)
 800ad36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ad3e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ad42:	d017      	beq.n	800ad74 <UART_SetConfig+0x210>
 800ad44:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ad48:	d817      	bhi.n	800ad7a <UART_SetConfig+0x216>
 800ad4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ad4e:	d00b      	beq.n	800ad68 <UART_SetConfig+0x204>
 800ad50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ad54:	d811      	bhi.n	800ad7a <UART_SetConfig+0x216>
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d003      	beq.n	800ad62 <UART_SetConfig+0x1fe>
 800ad5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ad5e:	d006      	beq.n	800ad6e <UART_SetConfig+0x20a>
 800ad60:	e00b      	b.n	800ad7a <UART_SetConfig+0x216>
 800ad62:	2300      	movs	r3, #0
 800ad64:	77fb      	strb	r3, [r7, #31]
 800ad66:	e0a0      	b.n	800aeaa <UART_SetConfig+0x346>
 800ad68:	2302      	movs	r3, #2
 800ad6a:	77fb      	strb	r3, [r7, #31]
 800ad6c:	e09d      	b.n	800aeaa <UART_SetConfig+0x346>
 800ad6e:	2304      	movs	r3, #4
 800ad70:	77fb      	strb	r3, [r7, #31]
 800ad72:	e09a      	b.n	800aeaa <UART_SetConfig+0x346>
 800ad74:	2308      	movs	r3, #8
 800ad76:	77fb      	strb	r3, [r7, #31]
 800ad78:	e097      	b.n	800aeaa <UART_SetConfig+0x346>
 800ad7a:	2310      	movs	r3, #16
 800ad7c:	77fb      	strb	r3, [r7, #31]
 800ad7e:	e094      	b.n	800aeaa <UART_SetConfig+0x346>
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	4a30      	ldr	r2, [pc, #192]	; (800ae48 <UART_SetConfig+0x2e4>)
 800ad86:	4293      	cmp	r3, r2
 800ad88:	d125      	bne.n	800add6 <UART_SetConfig+0x272>
 800ad8a:	4b2a      	ldr	r3, [pc, #168]	; (800ae34 <UART_SetConfig+0x2d0>)
 800ad8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad90:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800ad94:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ad98:	d017      	beq.n	800adca <UART_SetConfig+0x266>
 800ad9a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ad9e:	d817      	bhi.n	800add0 <UART_SetConfig+0x26c>
 800ada0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ada4:	d00b      	beq.n	800adbe <UART_SetConfig+0x25a>
 800ada6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800adaa:	d811      	bhi.n	800add0 <UART_SetConfig+0x26c>
 800adac:	2b00      	cmp	r3, #0
 800adae:	d003      	beq.n	800adb8 <UART_SetConfig+0x254>
 800adb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800adb4:	d006      	beq.n	800adc4 <UART_SetConfig+0x260>
 800adb6:	e00b      	b.n	800add0 <UART_SetConfig+0x26c>
 800adb8:	2301      	movs	r3, #1
 800adba:	77fb      	strb	r3, [r7, #31]
 800adbc:	e075      	b.n	800aeaa <UART_SetConfig+0x346>
 800adbe:	2302      	movs	r3, #2
 800adc0:	77fb      	strb	r3, [r7, #31]
 800adc2:	e072      	b.n	800aeaa <UART_SetConfig+0x346>
 800adc4:	2304      	movs	r3, #4
 800adc6:	77fb      	strb	r3, [r7, #31]
 800adc8:	e06f      	b.n	800aeaa <UART_SetConfig+0x346>
 800adca:	2308      	movs	r3, #8
 800adcc:	77fb      	strb	r3, [r7, #31]
 800adce:	e06c      	b.n	800aeaa <UART_SetConfig+0x346>
 800add0:	2310      	movs	r3, #16
 800add2:	77fb      	strb	r3, [r7, #31]
 800add4:	e069      	b.n	800aeaa <UART_SetConfig+0x346>
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	4a1c      	ldr	r2, [pc, #112]	; (800ae4c <UART_SetConfig+0x2e8>)
 800addc:	4293      	cmp	r3, r2
 800adde:	d137      	bne.n	800ae50 <UART_SetConfig+0x2ec>
 800ade0:	4b14      	ldr	r3, [pc, #80]	; (800ae34 <UART_SetConfig+0x2d0>)
 800ade2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ade6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800adea:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800adee:	d017      	beq.n	800ae20 <UART_SetConfig+0x2bc>
 800adf0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800adf4:	d817      	bhi.n	800ae26 <UART_SetConfig+0x2c2>
 800adf6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800adfa:	d00b      	beq.n	800ae14 <UART_SetConfig+0x2b0>
 800adfc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ae00:	d811      	bhi.n	800ae26 <UART_SetConfig+0x2c2>
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d003      	beq.n	800ae0e <UART_SetConfig+0x2aa>
 800ae06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ae0a:	d006      	beq.n	800ae1a <UART_SetConfig+0x2b6>
 800ae0c:	e00b      	b.n	800ae26 <UART_SetConfig+0x2c2>
 800ae0e:	2300      	movs	r3, #0
 800ae10:	77fb      	strb	r3, [r7, #31]
 800ae12:	e04a      	b.n	800aeaa <UART_SetConfig+0x346>
 800ae14:	2302      	movs	r3, #2
 800ae16:	77fb      	strb	r3, [r7, #31]
 800ae18:	e047      	b.n	800aeaa <UART_SetConfig+0x346>
 800ae1a:	2304      	movs	r3, #4
 800ae1c:	77fb      	strb	r3, [r7, #31]
 800ae1e:	e044      	b.n	800aeaa <UART_SetConfig+0x346>
 800ae20:	2308      	movs	r3, #8
 800ae22:	77fb      	strb	r3, [r7, #31]
 800ae24:	e041      	b.n	800aeaa <UART_SetConfig+0x346>
 800ae26:	2310      	movs	r3, #16
 800ae28:	77fb      	strb	r3, [r7, #31]
 800ae2a:	e03e      	b.n	800aeaa <UART_SetConfig+0x346>
 800ae2c:	efff69f3 	.word	0xefff69f3
 800ae30:	40011000 	.word	0x40011000
 800ae34:	40023800 	.word	0x40023800
 800ae38:	40004400 	.word	0x40004400
 800ae3c:	40004800 	.word	0x40004800
 800ae40:	40004c00 	.word	0x40004c00
 800ae44:	40005000 	.word	0x40005000
 800ae48:	40011400 	.word	0x40011400
 800ae4c:	40007800 	.word	0x40007800
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	4a71      	ldr	r2, [pc, #452]	; (800b01c <UART_SetConfig+0x4b8>)
 800ae56:	4293      	cmp	r3, r2
 800ae58:	d125      	bne.n	800aea6 <UART_SetConfig+0x342>
 800ae5a:	4b71      	ldr	r3, [pc, #452]	; (800b020 <UART_SetConfig+0x4bc>)
 800ae5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ae60:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800ae64:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800ae68:	d017      	beq.n	800ae9a <UART_SetConfig+0x336>
 800ae6a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800ae6e:	d817      	bhi.n	800aea0 <UART_SetConfig+0x33c>
 800ae70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ae74:	d00b      	beq.n	800ae8e <UART_SetConfig+0x32a>
 800ae76:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ae7a:	d811      	bhi.n	800aea0 <UART_SetConfig+0x33c>
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d003      	beq.n	800ae88 <UART_SetConfig+0x324>
 800ae80:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ae84:	d006      	beq.n	800ae94 <UART_SetConfig+0x330>
 800ae86:	e00b      	b.n	800aea0 <UART_SetConfig+0x33c>
 800ae88:	2300      	movs	r3, #0
 800ae8a:	77fb      	strb	r3, [r7, #31]
 800ae8c:	e00d      	b.n	800aeaa <UART_SetConfig+0x346>
 800ae8e:	2302      	movs	r3, #2
 800ae90:	77fb      	strb	r3, [r7, #31]
 800ae92:	e00a      	b.n	800aeaa <UART_SetConfig+0x346>
 800ae94:	2304      	movs	r3, #4
 800ae96:	77fb      	strb	r3, [r7, #31]
 800ae98:	e007      	b.n	800aeaa <UART_SetConfig+0x346>
 800ae9a:	2308      	movs	r3, #8
 800ae9c:	77fb      	strb	r3, [r7, #31]
 800ae9e:	e004      	b.n	800aeaa <UART_SetConfig+0x346>
 800aea0:	2310      	movs	r3, #16
 800aea2:	77fb      	strb	r3, [r7, #31]
 800aea4:	e001      	b.n	800aeaa <UART_SetConfig+0x346>
 800aea6:	2310      	movs	r3, #16
 800aea8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	69db      	ldr	r3, [r3, #28]
 800aeae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aeb2:	d15a      	bne.n	800af6a <UART_SetConfig+0x406>
  {
    switch (clocksource)
 800aeb4:	7ffb      	ldrb	r3, [r7, #31]
 800aeb6:	2b08      	cmp	r3, #8
 800aeb8:	d827      	bhi.n	800af0a <UART_SetConfig+0x3a6>
 800aeba:	a201      	add	r2, pc, #4	; (adr r2, 800aec0 <UART_SetConfig+0x35c>)
 800aebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aec0:	0800aee5 	.word	0x0800aee5
 800aec4:	0800aeed 	.word	0x0800aeed
 800aec8:	0800aef5 	.word	0x0800aef5
 800aecc:	0800af0b 	.word	0x0800af0b
 800aed0:	0800aefb 	.word	0x0800aefb
 800aed4:	0800af0b 	.word	0x0800af0b
 800aed8:	0800af0b 	.word	0x0800af0b
 800aedc:	0800af0b 	.word	0x0800af0b
 800aee0:	0800af03 	.word	0x0800af03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aee4:	f7fd fce0 	bl	80088a8 <HAL_RCC_GetPCLK1Freq>
 800aee8:	61b8      	str	r0, [r7, #24]
        break;
 800aeea:	e013      	b.n	800af14 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aeec:	f7fd fcf0 	bl	80088d0 <HAL_RCC_GetPCLK2Freq>
 800aef0:	61b8      	str	r0, [r7, #24]
        break;
 800aef2:	e00f      	b.n	800af14 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aef4:	4b4b      	ldr	r3, [pc, #300]	; (800b024 <UART_SetConfig+0x4c0>)
 800aef6:	61bb      	str	r3, [r7, #24]
        break;
 800aef8:	e00c      	b.n	800af14 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aefa:	f7fd fc13 	bl	8008724 <HAL_RCC_GetSysClockFreq>
 800aefe:	61b8      	str	r0, [r7, #24]
        break;
 800af00:	e008      	b.n	800af14 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800af02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800af06:	61bb      	str	r3, [r7, #24]
        break;
 800af08:	e004      	b.n	800af14 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 800af0a:	2300      	movs	r3, #0
 800af0c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800af0e:	2301      	movs	r3, #1
 800af10:	77bb      	strb	r3, [r7, #30]
        break;
 800af12:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800af14:	69bb      	ldr	r3, [r7, #24]
 800af16:	2b00      	cmp	r3, #0
 800af18:	d074      	beq.n	800b004 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800af1a:	69bb      	ldr	r3, [r7, #24]
 800af1c:	005a      	lsls	r2, r3, #1
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	685b      	ldr	r3, [r3, #4]
 800af22:	085b      	lsrs	r3, r3, #1
 800af24:	441a      	add	r2, r3
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	685b      	ldr	r3, [r3, #4]
 800af2a:	fbb2 f3f3 	udiv	r3, r2, r3
 800af2e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800af30:	693b      	ldr	r3, [r7, #16]
 800af32:	2b0f      	cmp	r3, #15
 800af34:	d916      	bls.n	800af64 <UART_SetConfig+0x400>
 800af36:	693b      	ldr	r3, [r7, #16]
 800af38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800af3c:	d212      	bcs.n	800af64 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800af3e:	693b      	ldr	r3, [r7, #16]
 800af40:	b29b      	uxth	r3, r3
 800af42:	f023 030f 	bic.w	r3, r3, #15
 800af46:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800af48:	693b      	ldr	r3, [r7, #16]
 800af4a:	085b      	lsrs	r3, r3, #1
 800af4c:	b29b      	uxth	r3, r3
 800af4e:	f003 0307 	and.w	r3, r3, #7
 800af52:	b29a      	uxth	r2, r3
 800af54:	89fb      	ldrh	r3, [r7, #14]
 800af56:	4313      	orrs	r3, r2
 800af58:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	89fa      	ldrh	r2, [r7, #14]
 800af60:	60da      	str	r2, [r3, #12]
 800af62:	e04f      	b.n	800b004 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800af64:	2301      	movs	r3, #1
 800af66:	77bb      	strb	r3, [r7, #30]
 800af68:	e04c      	b.n	800b004 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 800af6a:	7ffb      	ldrb	r3, [r7, #31]
 800af6c:	2b08      	cmp	r3, #8
 800af6e:	d828      	bhi.n	800afc2 <UART_SetConfig+0x45e>
 800af70:	a201      	add	r2, pc, #4	; (adr r2, 800af78 <UART_SetConfig+0x414>)
 800af72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af76:	bf00      	nop
 800af78:	0800af9d 	.word	0x0800af9d
 800af7c:	0800afa5 	.word	0x0800afa5
 800af80:	0800afad 	.word	0x0800afad
 800af84:	0800afc3 	.word	0x0800afc3
 800af88:	0800afb3 	.word	0x0800afb3
 800af8c:	0800afc3 	.word	0x0800afc3
 800af90:	0800afc3 	.word	0x0800afc3
 800af94:	0800afc3 	.word	0x0800afc3
 800af98:	0800afbb 	.word	0x0800afbb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800af9c:	f7fd fc84 	bl	80088a8 <HAL_RCC_GetPCLK1Freq>
 800afa0:	61b8      	str	r0, [r7, #24]
        break;
 800afa2:	e013      	b.n	800afcc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800afa4:	f7fd fc94 	bl	80088d0 <HAL_RCC_GetPCLK2Freq>
 800afa8:	61b8      	str	r0, [r7, #24]
        break;
 800afaa:	e00f      	b.n	800afcc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800afac:	4b1d      	ldr	r3, [pc, #116]	; (800b024 <UART_SetConfig+0x4c0>)
 800afae:	61bb      	str	r3, [r7, #24]
        break;
 800afb0:	e00c      	b.n	800afcc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800afb2:	f7fd fbb7 	bl	8008724 <HAL_RCC_GetSysClockFreq>
 800afb6:	61b8      	str	r0, [r7, #24]
        break;
 800afb8:	e008      	b.n	800afcc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800afba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800afbe:	61bb      	str	r3, [r7, #24]
        break;
 800afc0:	e004      	b.n	800afcc <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 800afc2:	2300      	movs	r3, #0
 800afc4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800afc6:	2301      	movs	r3, #1
 800afc8:	77bb      	strb	r3, [r7, #30]
        break;
 800afca:	bf00      	nop
    }

    if (pclk != 0U)
 800afcc:	69bb      	ldr	r3, [r7, #24]
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d018      	beq.n	800b004 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	685b      	ldr	r3, [r3, #4]
 800afd6:	085a      	lsrs	r2, r3, #1
 800afd8:	69bb      	ldr	r3, [r7, #24]
 800afda:	441a      	add	r2, r3
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	685b      	ldr	r3, [r3, #4]
 800afe0:	fbb2 f3f3 	udiv	r3, r2, r3
 800afe4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800afe6:	693b      	ldr	r3, [r7, #16]
 800afe8:	2b0f      	cmp	r3, #15
 800afea:	d909      	bls.n	800b000 <UART_SetConfig+0x49c>
 800afec:	693b      	ldr	r3, [r7, #16]
 800afee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aff2:	d205      	bcs.n	800b000 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800aff4:	693b      	ldr	r3, [r7, #16]
 800aff6:	b29a      	uxth	r2, r3
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	60da      	str	r2, [r3, #12]
 800affe:	e001      	b.n	800b004 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800b000:	2301      	movs	r3, #1
 800b002:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	2200      	movs	r2, #0
 800b008:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	2200      	movs	r2, #0
 800b00e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800b010:	7fbb      	ldrb	r3, [r7, #30]
}
 800b012:	4618      	mov	r0, r3
 800b014:	3720      	adds	r7, #32
 800b016:	46bd      	mov	sp, r7
 800b018:	bd80      	pop	{r7, pc}
 800b01a:	bf00      	nop
 800b01c:	40007c00 	.word	0x40007c00
 800b020:	40023800 	.word	0x40023800
 800b024:	00f42400 	.word	0x00f42400

0800b028 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b028:	b480      	push	{r7}
 800b02a:	b083      	sub	sp, #12
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b034:	f003 0301 	and.w	r3, r3, #1
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d00a      	beq.n	800b052 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	685b      	ldr	r3, [r3, #4]
 800b042:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	430a      	orrs	r2, r1
 800b050:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b056:	f003 0302 	and.w	r3, r3, #2
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d00a      	beq.n	800b074 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	685b      	ldr	r3, [r3, #4]
 800b064:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	430a      	orrs	r2, r1
 800b072:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b078:	f003 0304 	and.w	r3, r3, #4
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d00a      	beq.n	800b096 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	685b      	ldr	r3, [r3, #4]
 800b086:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	430a      	orrs	r2, r1
 800b094:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b09a:	f003 0308 	and.w	r3, r3, #8
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d00a      	beq.n	800b0b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	685b      	ldr	r3, [r3, #4]
 800b0a8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	430a      	orrs	r2, r1
 800b0b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0bc:	f003 0310 	and.w	r3, r3, #16
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d00a      	beq.n	800b0da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	689b      	ldr	r3, [r3, #8]
 800b0ca:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	430a      	orrs	r2, r1
 800b0d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0de:	f003 0320 	and.w	r3, r3, #32
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d00a      	beq.n	800b0fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	689b      	ldr	r3, [r3, #8]
 800b0ec:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	430a      	orrs	r2, r1
 800b0fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b100:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b104:	2b00      	cmp	r3, #0
 800b106:	d01a      	beq.n	800b13e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	685b      	ldr	r3, [r3, #4]
 800b10e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	430a      	orrs	r2, r1
 800b11c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b122:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b126:	d10a      	bne.n	800b13e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	685b      	ldr	r3, [r3, #4]
 800b12e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	430a      	orrs	r2, r1
 800b13c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b142:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b146:	2b00      	cmp	r3, #0
 800b148:	d00a      	beq.n	800b160 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	685b      	ldr	r3, [r3, #4]
 800b150:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	430a      	orrs	r2, r1
 800b15e:	605a      	str	r2, [r3, #4]
  }
}
 800b160:	bf00      	nop
 800b162:	370c      	adds	r7, #12
 800b164:	46bd      	mov	sp, r7
 800b166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b16a:	4770      	bx	lr

0800b16c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b086      	sub	sp, #24
 800b170:	af02      	add	r7, sp, #8
 800b172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	2200      	movs	r2, #0
 800b178:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b17c:	f7f9 feec 	bl	8004f58 <HAL_GetTick>
 800b180:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	f003 0308 	and.w	r3, r3, #8
 800b18c:	2b08      	cmp	r3, #8
 800b18e:	d10e      	bne.n	800b1ae <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b190:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b194:	9300      	str	r3, [sp, #0]
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	2200      	movs	r2, #0
 800b19a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b19e:	6878      	ldr	r0, [r7, #4]
 800b1a0:	f000 f817 	bl	800b1d2 <UART_WaitOnFlagUntilTimeout>
 800b1a4:	4603      	mov	r3, r0
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d001      	beq.n	800b1ae <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b1aa:	2303      	movs	r3, #3
 800b1ac:	e00d      	b.n	800b1ca <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	2220      	movs	r2, #32
 800b1b2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	2220      	movs	r2, #32
 800b1b8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	2200      	movs	r2, #0
 800b1be:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800b1c8:	2300      	movs	r3, #0
}
 800b1ca:	4618      	mov	r0, r3
 800b1cc:	3710      	adds	r7, #16
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	bd80      	pop	{r7, pc}

0800b1d2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b1d2:	b580      	push	{r7, lr}
 800b1d4:	b09c      	sub	sp, #112	; 0x70
 800b1d6:	af00      	add	r7, sp, #0
 800b1d8:	60f8      	str	r0, [r7, #12]
 800b1da:	60b9      	str	r1, [r7, #8]
 800b1dc:	603b      	str	r3, [r7, #0]
 800b1de:	4613      	mov	r3, r2
 800b1e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b1e2:	e0a5      	b.n	800b330 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b1e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b1e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1ea:	f000 80a1 	beq.w	800b330 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b1ee:	f7f9 feb3 	bl	8004f58 <HAL_GetTick>
 800b1f2:	4602      	mov	r2, r0
 800b1f4:	683b      	ldr	r3, [r7, #0]
 800b1f6:	1ad3      	subs	r3, r2, r3
 800b1f8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800b1fa:	429a      	cmp	r2, r3
 800b1fc:	d302      	bcc.n	800b204 <UART_WaitOnFlagUntilTimeout+0x32>
 800b1fe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b200:	2b00      	cmp	r3, #0
 800b202:	d13e      	bne.n	800b282 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b20a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b20c:	e853 3f00 	ldrex	r3, [r3]
 800b210:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800b212:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b214:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b218:	667b      	str	r3, [r7, #100]	; 0x64
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	461a      	mov	r2, r3
 800b220:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b222:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b224:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b226:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b228:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b22a:	e841 2300 	strex	r3, r2, [r1]
 800b22e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800b230:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b232:	2b00      	cmp	r3, #0
 800b234:	d1e6      	bne.n	800b204 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	3308      	adds	r3, #8
 800b23c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b23e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b240:	e853 3f00 	ldrex	r3, [r3]
 800b244:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b248:	f023 0301 	bic.w	r3, r3, #1
 800b24c:	663b      	str	r3, [r7, #96]	; 0x60
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	3308      	adds	r3, #8
 800b254:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b256:	64ba      	str	r2, [r7, #72]	; 0x48
 800b258:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b25a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b25c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b25e:	e841 2300 	strex	r3, r2, [r1]
 800b262:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800b264:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b266:	2b00      	cmp	r3, #0
 800b268:	d1e5      	bne.n	800b236 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	2220      	movs	r2, #32
 800b26e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	2220      	movs	r2, #32
 800b274:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	2200      	movs	r2, #0
 800b27a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800b27e:	2303      	movs	r3, #3
 800b280:	e067      	b.n	800b352 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	f003 0304 	and.w	r3, r3, #4
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d04f      	beq.n	800b330 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	69db      	ldr	r3, [r3, #28]
 800b296:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b29a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b29e:	d147      	bne.n	800b330 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b2a8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2b2:	e853 3f00 	ldrex	r3, [r3]
 800b2b6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b2b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2ba:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b2be:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	461a      	mov	r2, r3
 800b2c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b2c8:	637b      	str	r3, [r7, #52]	; 0x34
 800b2ca:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2cc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b2ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b2d0:	e841 2300 	strex	r3, r2, [r1]
 800b2d4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800b2d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d1e6      	bne.n	800b2aa <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	3308      	adds	r3, #8
 800b2e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2e4:	697b      	ldr	r3, [r7, #20]
 800b2e6:	e853 3f00 	ldrex	r3, [r3]
 800b2ea:	613b      	str	r3, [r7, #16]
   return(result);
 800b2ec:	693b      	ldr	r3, [r7, #16]
 800b2ee:	f023 0301 	bic.w	r3, r3, #1
 800b2f2:	66bb      	str	r3, [r7, #104]	; 0x68
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	3308      	adds	r3, #8
 800b2fa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800b2fc:	623a      	str	r2, [r7, #32]
 800b2fe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b300:	69f9      	ldr	r1, [r7, #28]
 800b302:	6a3a      	ldr	r2, [r7, #32]
 800b304:	e841 2300 	strex	r3, r2, [r1]
 800b308:	61bb      	str	r3, [r7, #24]
   return(result);
 800b30a:	69bb      	ldr	r3, [r7, #24]
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d1e5      	bne.n	800b2dc <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	2220      	movs	r2, #32
 800b314:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	2220      	movs	r2, #32
 800b31a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	2220      	movs	r2, #32
 800b320:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	2200      	movs	r2, #0
 800b328:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800b32c:	2303      	movs	r3, #3
 800b32e:	e010      	b.n	800b352 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	69da      	ldr	r2, [r3, #28]
 800b336:	68bb      	ldr	r3, [r7, #8]
 800b338:	4013      	ands	r3, r2
 800b33a:	68ba      	ldr	r2, [r7, #8]
 800b33c:	429a      	cmp	r2, r3
 800b33e:	bf0c      	ite	eq
 800b340:	2301      	moveq	r3, #1
 800b342:	2300      	movne	r3, #0
 800b344:	b2db      	uxtb	r3, r3
 800b346:	461a      	mov	r2, r3
 800b348:	79fb      	ldrb	r3, [r7, #7]
 800b34a:	429a      	cmp	r2, r3
 800b34c:	f43f af4a 	beq.w	800b1e4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b350:	2300      	movs	r3, #0
}
 800b352:	4618      	mov	r0, r3
 800b354:	3770      	adds	r7, #112	; 0x70
 800b356:	46bd      	mov	sp, r7
 800b358:	bd80      	pop	{r7, pc}

0800b35a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b35a:	b480      	push	{r7}
 800b35c:	b095      	sub	sp, #84	; 0x54
 800b35e:	af00      	add	r7, sp, #0
 800b360:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b368:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b36a:	e853 3f00 	ldrex	r3, [r3]
 800b36e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b372:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b376:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	461a      	mov	r2, r3
 800b37e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b380:	643b      	str	r3, [r7, #64]	; 0x40
 800b382:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b384:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b386:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b388:	e841 2300 	strex	r3, r2, [r1]
 800b38c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b38e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b390:	2b00      	cmp	r3, #0
 800b392:	d1e6      	bne.n	800b362 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	3308      	adds	r3, #8
 800b39a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b39c:	6a3b      	ldr	r3, [r7, #32]
 800b39e:	e853 3f00 	ldrex	r3, [r3]
 800b3a2:	61fb      	str	r3, [r7, #28]
   return(result);
 800b3a4:	69fb      	ldr	r3, [r7, #28]
 800b3a6:	f023 0301 	bic.w	r3, r3, #1
 800b3aa:	64bb      	str	r3, [r7, #72]	; 0x48
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	3308      	adds	r3, #8
 800b3b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b3b4:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b3b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b3ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b3bc:	e841 2300 	strex	r3, r2, [r1]
 800b3c0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b3c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d1e5      	bne.n	800b394 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b3cc:	2b01      	cmp	r3, #1
 800b3ce:	d118      	bne.n	800b402 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	e853 3f00 	ldrex	r3, [r3]
 800b3dc:	60bb      	str	r3, [r7, #8]
   return(result);
 800b3de:	68bb      	ldr	r3, [r7, #8]
 800b3e0:	f023 0310 	bic.w	r3, r3, #16
 800b3e4:	647b      	str	r3, [r7, #68]	; 0x44
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	461a      	mov	r2, r3
 800b3ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b3ee:	61bb      	str	r3, [r7, #24]
 800b3f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3f2:	6979      	ldr	r1, [r7, #20]
 800b3f4:	69ba      	ldr	r2, [r7, #24]
 800b3f6:	e841 2300 	strex	r3, r2, [r1]
 800b3fa:	613b      	str	r3, [r7, #16]
   return(result);
 800b3fc:	693b      	ldr	r3, [r7, #16]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d1e6      	bne.n	800b3d0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	2220      	movs	r2, #32
 800b406:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	2200      	movs	r2, #0
 800b40c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	2200      	movs	r2, #0
 800b412:	665a      	str	r2, [r3, #100]	; 0x64
}
 800b414:	bf00      	nop
 800b416:	3754      	adds	r7, #84	; 0x54
 800b418:	46bd      	mov	sp, r7
 800b41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41e:	4770      	bx	lr

0800b420 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b420:	b580      	push	{r7, lr}
 800b422:	b084      	sub	sp, #16
 800b424:	af00      	add	r7, sp, #0
 800b426:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b42c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	2200      	movs	r2, #0
 800b432:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	2200      	movs	r2, #0
 800b43a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b43e:	68f8      	ldr	r0, [r7, #12]
 800b440:	f7ff fb7a 	bl	800ab38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b444:	bf00      	nop
 800b446:	3710      	adds	r7, #16
 800b448:	46bd      	mov	sp, r7
 800b44a:	bd80      	pop	{r7, pc}

0800b44c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b44c:	b580      	push	{r7, lr}
 800b44e:	b088      	sub	sp, #32
 800b450:	af00      	add	r7, sp, #0
 800b452:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	e853 3f00 	ldrex	r3, [r3]
 800b460:	60bb      	str	r3, [r7, #8]
   return(result);
 800b462:	68bb      	ldr	r3, [r7, #8]
 800b464:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b468:	61fb      	str	r3, [r7, #28]
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	461a      	mov	r2, r3
 800b470:	69fb      	ldr	r3, [r7, #28]
 800b472:	61bb      	str	r3, [r7, #24]
 800b474:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b476:	6979      	ldr	r1, [r7, #20]
 800b478:	69ba      	ldr	r2, [r7, #24]
 800b47a:	e841 2300 	strex	r3, r2, [r1]
 800b47e:	613b      	str	r3, [r7, #16]
   return(result);
 800b480:	693b      	ldr	r3, [r7, #16]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d1e6      	bne.n	800b454 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	2220      	movs	r2, #32
 800b48a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	2200      	movs	r2, #0
 800b490:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b492:	6878      	ldr	r0, [r7, #4]
 800b494:	f7ff fb46 	bl	800ab24 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b498:	bf00      	nop
 800b49a:	3720      	adds	r7, #32
 800b49c:	46bd      	mov	sp, r7
 800b49e:	bd80      	pop	{r7, pc}

0800b4a0 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800b4a0:	b480      	push	{r7}
 800b4a2:	b083      	sub	sp, #12
 800b4a4:	af00      	add	r7, sp, #0
 800b4a6:	6078      	str	r0, [r7, #4]
 800b4a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800b4aa:	683b      	ldr	r3, [r7, #0]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d121      	bne.n	800b4f6 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	681a      	ldr	r2, [r3, #0]
 800b4b6:	4b27      	ldr	r3, [pc, #156]	; (800b554 <FMC_SDRAM_Init+0xb4>)
 800b4b8:	4013      	ands	r3, r2
 800b4ba:	683a      	ldr	r2, [r7, #0]
 800b4bc:	6851      	ldr	r1, [r2, #4]
 800b4be:	683a      	ldr	r2, [r7, #0]
 800b4c0:	6892      	ldr	r2, [r2, #8]
 800b4c2:	4311      	orrs	r1, r2
 800b4c4:	683a      	ldr	r2, [r7, #0]
 800b4c6:	68d2      	ldr	r2, [r2, #12]
 800b4c8:	4311      	orrs	r1, r2
 800b4ca:	683a      	ldr	r2, [r7, #0]
 800b4cc:	6912      	ldr	r2, [r2, #16]
 800b4ce:	4311      	orrs	r1, r2
 800b4d0:	683a      	ldr	r2, [r7, #0]
 800b4d2:	6952      	ldr	r2, [r2, #20]
 800b4d4:	4311      	orrs	r1, r2
 800b4d6:	683a      	ldr	r2, [r7, #0]
 800b4d8:	6992      	ldr	r2, [r2, #24]
 800b4da:	4311      	orrs	r1, r2
 800b4dc:	683a      	ldr	r2, [r7, #0]
 800b4de:	69d2      	ldr	r2, [r2, #28]
 800b4e0:	4311      	orrs	r1, r2
 800b4e2:	683a      	ldr	r2, [r7, #0]
 800b4e4:	6a12      	ldr	r2, [r2, #32]
 800b4e6:	4311      	orrs	r1, r2
 800b4e8:	683a      	ldr	r2, [r7, #0]
 800b4ea:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b4ec:	430a      	orrs	r2, r1
 800b4ee:	431a      	orrs	r2, r3
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	601a      	str	r2, [r3, #0]
 800b4f4:	e026      	b.n	800b544 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800b4fe:	683b      	ldr	r3, [r7, #0]
 800b500:	69d9      	ldr	r1, [r3, #28]
 800b502:	683b      	ldr	r3, [r7, #0]
 800b504:	6a1b      	ldr	r3, [r3, #32]
 800b506:	4319      	orrs	r1, r3
 800b508:	683b      	ldr	r3, [r7, #0]
 800b50a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b50c:	430b      	orrs	r3, r1
 800b50e:	431a      	orrs	r2, r3
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	685a      	ldr	r2, [r3, #4]
 800b518:	4b0e      	ldr	r3, [pc, #56]	; (800b554 <FMC_SDRAM_Init+0xb4>)
 800b51a:	4013      	ands	r3, r2
 800b51c:	683a      	ldr	r2, [r7, #0]
 800b51e:	6851      	ldr	r1, [r2, #4]
 800b520:	683a      	ldr	r2, [r7, #0]
 800b522:	6892      	ldr	r2, [r2, #8]
 800b524:	4311      	orrs	r1, r2
 800b526:	683a      	ldr	r2, [r7, #0]
 800b528:	68d2      	ldr	r2, [r2, #12]
 800b52a:	4311      	orrs	r1, r2
 800b52c:	683a      	ldr	r2, [r7, #0]
 800b52e:	6912      	ldr	r2, [r2, #16]
 800b530:	4311      	orrs	r1, r2
 800b532:	683a      	ldr	r2, [r7, #0]
 800b534:	6952      	ldr	r2, [r2, #20]
 800b536:	4311      	orrs	r1, r2
 800b538:	683a      	ldr	r2, [r7, #0]
 800b53a:	6992      	ldr	r2, [r2, #24]
 800b53c:	430a      	orrs	r2, r1
 800b53e:	431a      	orrs	r2, r3
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800b544:	2300      	movs	r3, #0
}
 800b546:	4618      	mov	r0, r3
 800b548:	370c      	adds	r7, #12
 800b54a:	46bd      	mov	sp, r7
 800b54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b550:	4770      	bx	lr
 800b552:	bf00      	nop
 800b554:	ffff8000 	.word	0xffff8000

0800b558 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800b558:	b480      	push	{r7}
 800b55a:	b085      	sub	sp, #20
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	60f8      	str	r0, [r7, #12]
 800b560:	60b9      	str	r1, [r7, #8]
 800b562:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	2b00      	cmp	r3, #0
 800b568:	d128      	bne.n	800b5bc <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	689b      	ldr	r3, [r3, #8]
 800b56e:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800b572:	68bb      	ldr	r3, [r7, #8]
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	1e59      	subs	r1, r3, #1
 800b578:	68bb      	ldr	r3, [r7, #8]
 800b57a:	685b      	ldr	r3, [r3, #4]
 800b57c:	3b01      	subs	r3, #1
 800b57e:	011b      	lsls	r3, r3, #4
 800b580:	4319      	orrs	r1, r3
 800b582:	68bb      	ldr	r3, [r7, #8]
 800b584:	689b      	ldr	r3, [r3, #8]
 800b586:	3b01      	subs	r3, #1
 800b588:	021b      	lsls	r3, r3, #8
 800b58a:	4319      	orrs	r1, r3
 800b58c:	68bb      	ldr	r3, [r7, #8]
 800b58e:	68db      	ldr	r3, [r3, #12]
 800b590:	3b01      	subs	r3, #1
 800b592:	031b      	lsls	r3, r3, #12
 800b594:	4319      	orrs	r1, r3
 800b596:	68bb      	ldr	r3, [r7, #8]
 800b598:	691b      	ldr	r3, [r3, #16]
 800b59a:	3b01      	subs	r3, #1
 800b59c:	041b      	lsls	r3, r3, #16
 800b59e:	4319      	orrs	r1, r3
 800b5a0:	68bb      	ldr	r3, [r7, #8]
 800b5a2:	695b      	ldr	r3, [r3, #20]
 800b5a4:	3b01      	subs	r3, #1
 800b5a6:	051b      	lsls	r3, r3, #20
 800b5a8:	4319      	orrs	r1, r3
 800b5aa:	68bb      	ldr	r3, [r7, #8]
 800b5ac:	699b      	ldr	r3, [r3, #24]
 800b5ae:	3b01      	subs	r3, #1
 800b5b0:	061b      	lsls	r3, r3, #24
 800b5b2:	430b      	orrs	r3, r1
 800b5b4:	431a      	orrs	r2, r3
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	609a      	str	r2, [r3, #8]
 800b5ba:	e02d      	b.n	800b618 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	689a      	ldr	r2, [r3, #8]
 800b5c0:	4b19      	ldr	r3, [pc, #100]	; (800b628 <FMC_SDRAM_Timing_Init+0xd0>)
 800b5c2:	4013      	ands	r3, r2
 800b5c4:	68ba      	ldr	r2, [r7, #8]
 800b5c6:	68d2      	ldr	r2, [r2, #12]
 800b5c8:	3a01      	subs	r2, #1
 800b5ca:	0311      	lsls	r1, r2, #12
 800b5cc:	68ba      	ldr	r2, [r7, #8]
 800b5ce:	6952      	ldr	r2, [r2, #20]
 800b5d0:	3a01      	subs	r2, #1
 800b5d2:	0512      	lsls	r2, r2, #20
 800b5d4:	430a      	orrs	r2, r1
 800b5d6:	431a      	orrs	r2, r3
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	68db      	ldr	r3, [r3, #12]
 800b5e0:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800b5e4:	68bb      	ldr	r3, [r7, #8]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	1e59      	subs	r1, r3, #1
 800b5ea:	68bb      	ldr	r3, [r7, #8]
 800b5ec:	685b      	ldr	r3, [r3, #4]
 800b5ee:	3b01      	subs	r3, #1
 800b5f0:	011b      	lsls	r3, r3, #4
 800b5f2:	4319      	orrs	r1, r3
 800b5f4:	68bb      	ldr	r3, [r7, #8]
 800b5f6:	689b      	ldr	r3, [r3, #8]
 800b5f8:	3b01      	subs	r3, #1
 800b5fa:	021b      	lsls	r3, r3, #8
 800b5fc:	4319      	orrs	r1, r3
 800b5fe:	68bb      	ldr	r3, [r7, #8]
 800b600:	691b      	ldr	r3, [r3, #16]
 800b602:	3b01      	subs	r3, #1
 800b604:	041b      	lsls	r3, r3, #16
 800b606:	4319      	orrs	r1, r3
 800b608:	68bb      	ldr	r3, [r7, #8]
 800b60a:	699b      	ldr	r3, [r3, #24]
 800b60c:	3b01      	subs	r3, #1
 800b60e:	061b      	lsls	r3, r3, #24
 800b610:	430b      	orrs	r3, r1
 800b612:	431a      	orrs	r2, r3
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800b618:	2300      	movs	r3, #0
}
 800b61a:	4618      	mov	r0, r3
 800b61c:	3714      	adds	r7, #20
 800b61e:	46bd      	mov	sp, r7
 800b620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b624:	4770      	bx	lr
 800b626:	bf00      	nop
 800b628:	ff0f0fff 	.word	0xff0f0fff

0800b62c <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800b62c:	b480      	push	{r7}
 800b62e:	b085      	sub	sp, #20
 800b630:	af00      	add	r7, sp, #0
 800b632:	60f8      	str	r0, [r7, #12]
 800b634:	60b9      	str	r1, [r7, #8]
 800b636:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	691a      	ldr	r2, [r3, #16]
 800b63c:	4b0c      	ldr	r3, [pc, #48]	; (800b670 <FMC_SDRAM_SendCommand+0x44>)
 800b63e:	4013      	ands	r3, r2
 800b640:	68ba      	ldr	r2, [r7, #8]
 800b642:	6811      	ldr	r1, [r2, #0]
 800b644:	68ba      	ldr	r2, [r7, #8]
 800b646:	6852      	ldr	r2, [r2, #4]
 800b648:	4311      	orrs	r1, r2
 800b64a:	68ba      	ldr	r2, [r7, #8]
 800b64c:	6892      	ldr	r2, [r2, #8]
 800b64e:	3a01      	subs	r2, #1
 800b650:	0152      	lsls	r2, r2, #5
 800b652:	4311      	orrs	r1, r2
 800b654:	68ba      	ldr	r2, [r7, #8]
 800b656:	68d2      	ldr	r2, [r2, #12]
 800b658:	0252      	lsls	r2, r2, #9
 800b65a:	430a      	orrs	r2, r1
 800b65c:	431a      	orrs	r2, r3
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 800b662:	2300      	movs	r3, #0
}
 800b664:	4618      	mov	r0, r3
 800b666:	3714      	adds	r7, #20
 800b668:	46bd      	mov	sp, r7
 800b66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b66e:	4770      	bx	lr
 800b670:	ffc00000 	.word	0xffc00000

0800b674 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800b674:	b480      	push	{r7}
 800b676:	b083      	sub	sp, #12
 800b678:	af00      	add	r7, sp, #0
 800b67a:	6078      	str	r0, [r7, #4]
 800b67c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	695a      	ldr	r2, [r3, #20]
 800b682:	4b07      	ldr	r3, [pc, #28]	; (800b6a0 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 800b684:	4013      	ands	r3, r2
 800b686:	683a      	ldr	r2, [r7, #0]
 800b688:	0052      	lsls	r2, r2, #1
 800b68a:	431a      	orrs	r2, r3
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800b690:	2300      	movs	r3, #0
}
 800b692:	4618      	mov	r0, r3
 800b694:	370c      	adds	r7, #12
 800b696:	46bd      	mov	sp, r7
 800b698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b69c:	4770      	bx	lr
 800b69e:	bf00      	nop
 800b6a0:	ffffc001 	.word	0xffffc001

0800b6a4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800b6a4:	b480      	push	{r7}
 800b6a6:	b085      	sub	sp, #20
 800b6a8:	af00      	add	r7, sp, #0
 800b6aa:	4603      	mov	r3, r0
 800b6ac:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800b6ae:	2300      	movs	r3, #0
 800b6b0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800b6b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b6b6:	2b84      	cmp	r3, #132	; 0x84
 800b6b8:	d005      	beq.n	800b6c6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800b6ba:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	4413      	add	r3, r2
 800b6c2:	3303      	adds	r3, #3
 800b6c4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800b6c6:	68fb      	ldr	r3, [r7, #12]
}
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	3714      	adds	r7, #20
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d2:	4770      	bx	lr

0800b6d4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800b6d4:	b580      	push	{r7, lr}
 800b6d6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800b6d8:	f001 f9e6 	bl	800caa8 <vTaskStartScheduler>
  
  return osOK;
 800b6dc:	2300      	movs	r3, #0
}
 800b6de:	4618      	mov	r0, r3
 800b6e0:	bd80      	pop	{r7, pc}

0800b6e2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800b6e2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b6e4:	b089      	sub	sp, #36	; 0x24
 800b6e6:	af04      	add	r7, sp, #16
 800b6e8:	6078      	str	r0, [r7, #4]
 800b6ea:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	695b      	ldr	r3, [r3, #20]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d020      	beq.n	800b736 <osThreadCreate+0x54>
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	699b      	ldr	r3, [r3, #24]
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d01c      	beq.n	800b736 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	685c      	ldr	r4, [r3, #4]
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	681d      	ldr	r5, [r3, #0]
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	691e      	ldr	r6, [r3, #16]
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b70e:	4618      	mov	r0, r3
 800b710:	f7ff ffc8 	bl	800b6a4 <makeFreeRtosPriority>
 800b714:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	695b      	ldr	r3, [r3, #20]
 800b71a:	687a      	ldr	r2, [r7, #4]
 800b71c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b71e:	9202      	str	r2, [sp, #8]
 800b720:	9301      	str	r3, [sp, #4]
 800b722:	9100      	str	r1, [sp, #0]
 800b724:	683b      	ldr	r3, [r7, #0]
 800b726:	4632      	mov	r2, r6
 800b728:	4629      	mov	r1, r5
 800b72a:	4620      	mov	r0, r4
 800b72c:	f000 febe 	bl	800c4ac <xTaskCreateStatic>
 800b730:	4603      	mov	r3, r0
 800b732:	60fb      	str	r3, [r7, #12]
 800b734:	e01c      	b.n	800b770 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	685c      	ldr	r4, [r3, #4]
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b742:	b29e      	uxth	r6, r3
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b74a:	4618      	mov	r0, r3
 800b74c:	f7ff ffaa 	bl	800b6a4 <makeFreeRtosPriority>
 800b750:	4602      	mov	r2, r0
 800b752:	f107 030c 	add.w	r3, r7, #12
 800b756:	9301      	str	r3, [sp, #4]
 800b758:	9200      	str	r2, [sp, #0]
 800b75a:	683b      	ldr	r3, [r7, #0]
 800b75c:	4632      	mov	r2, r6
 800b75e:	4629      	mov	r1, r5
 800b760:	4620      	mov	r0, r4
 800b762:	f000 ff06 	bl	800c572 <xTaskCreate>
 800b766:	4603      	mov	r3, r0
 800b768:	2b01      	cmp	r3, #1
 800b76a:	d001      	beq.n	800b770 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800b76c:	2300      	movs	r3, #0
 800b76e:	e000      	b.n	800b772 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800b770:	68fb      	ldr	r3, [r7, #12]
}
 800b772:	4618      	mov	r0, r3
 800b774:	3714      	adds	r7, #20
 800b776:	46bd      	mov	sp, r7
 800b778:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b77a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800b77a:	b580      	push	{r7, lr}
 800b77c:	b084      	sub	sp, #16
 800b77e:	af00      	add	r7, sp, #0
 800b780:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d001      	beq.n	800b790 <osDelay+0x16>
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	e000      	b.n	800b792 <osDelay+0x18>
 800b790:	2301      	movs	r3, #1
 800b792:	4618      	mov	r0, r3
 800b794:	f001 f952 	bl	800ca3c <vTaskDelay>
  
  return osOK;
 800b798:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800b79a:	4618      	mov	r0, r3
 800b79c:	3710      	adds	r7, #16
 800b79e:	46bd      	mov	sp, r7
 800b7a0:	bd80      	pop	{r7, pc}

0800b7a2 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800b7a2:	b590      	push	{r4, r7, lr}
 800b7a4:	b085      	sub	sp, #20
 800b7a6:	af02      	add	r7, sp, #8
 800b7a8:	6078      	str	r0, [r7, #4]
 800b7aa:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	689b      	ldr	r3, [r3, #8]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d011      	beq.n	800b7d8 <osMessageCreate+0x36>
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	68db      	ldr	r3, [r3, #12]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d00d      	beq.n	800b7d8 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	6818      	ldr	r0, [r3, #0]
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	6859      	ldr	r1, [r3, #4]
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	689a      	ldr	r2, [r3, #8]
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	68db      	ldr	r3, [r3, #12]
 800b7cc:	2400      	movs	r4, #0
 800b7ce:	9400      	str	r4, [sp, #0]
 800b7d0:	f000 f92e 	bl	800ba30 <xQueueGenericCreateStatic>
 800b7d4:	4603      	mov	r3, r0
 800b7d6:	e008      	b.n	800b7ea <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	6818      	ldr	r0, [r3, #0]
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	685b      	ldr	r3, [r3, #4]
 800b7e0:	2200      	movs	r2, #0
 800b7e2:	4619      	mov	r1, r3
 800b7e4:	f000 f9a6 	bl	800bb34 <xQueueGenericCreate>
 800b7e8:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800b7ea:	4618      	mov	r0, r3
 800b7ec:	370c      	adds	r7, #12
 800b7ee:	46bd      	mov	sp, r7
 800b7f0:	bd90      	pop	{r4, r7, pc}

0800b7f2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b7f2:	b480      	push	{r7}
 800b7f4:	b083      	sub	sp, #12
 800b7f6:	af00      	add	r7, sp, #0
 800b7f8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	f103 0208 	add.w	r2, r3, #8
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	f04f 32ff 	mov.w	r2, #4294967295
 800b80a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	f103 0208 	add.w	r2, r3, #8
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	f103 0208 	add.w	r2, r3, #8
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	2200      	movs	r2, #0
 800b824:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b826:	bf00      	nop
 800b828:	370c      	adds	r7, #12
 800b82a:	46bd      	mov	sp, r7
 800b82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b830:	4770      	bx	lr

0800b832 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b832:	b480      	push	{r7}
 800b834:	b083      	sub	sp, #12
 800b836:	af00      	add	r7, sp, #0
 800b838:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	2200      	movs	r2, #0
 800b83e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b840:	bf00      	nop
 800b842:	370c      	adds	r7, #12
 800b844:	46bd      	mov	sp, r7
 800b846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b84a:	4770      	bx	lr

0800b84c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b84c:	b480      	push	{r7}
 800b84e:	b085      	sub	sp, #20
 800b850:	af00      	add	r7, sp, #0
 800b852:	6078      	str	r0, [r7, #4]
 800b854:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	685b      	ldr	r3, [r3, #4]
 800b85a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b85c:	683b      	ldr	r3, [r7, #0]
 800b85e:	68fa      	ldr	r2, [r7, #12]
 800b860:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	689a      	ldr	r2, [r3, #8]
 800b866:	683b      	ldr	r3, [r7, #0]
 800b868:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	689b      	ldr	r3, [r3, #8]
 800b86e:	683a      	ldr	r2, [r7, #0]
 800b870:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	683a      	ldr	r2, [r7, #0]
 800b876:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b878:	683b      	ldr	r3, [r7, #0]
 800b87a:	687a      	ldr	r2, [r7, #4]
 800b87c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	1c5a      	adds	r2, r3, #1
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	601a      	str	r2, [r3, #0]
}
 800b888:	bf00      	nop
 800b88a:	3714      	adds	r7, #20
 800b88c:	46bd      	mov	sp, r7
 800b88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b892:	4770      	bx	lr

0800b894 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b894:	b480      	push	{r7}
 800b896:	b085      	sub	sp, #20
 800b898:	af00      	add	r7, sp, #0
 800b89a:	6078      	str	r0, [r7, #4]
 800b89c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b89e:	683b      	ldr	r3, [r7, #0]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b8a4:	68bb      	ldr	r3, [r7, #8]
 800b8a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8aa:	d103      	bne.n	800b8b4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	691b      	ldr	r3, [r3, #16]
 800b8b0:	60fb      	str	r3, [r7, #12]
 800b8b2:	e00c      	b.n	800b8ce <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	3308      	adds	r3, #8
 800b8b8:	60fb      	str	r3, [r7, #12]
 800b8ba:	e002      	b.n	800b8c2 <vListInsert+0x2e>
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	685b      	ldr	r3, [r3, #4]
 800b8c0:	60fb      	str	r3, [r7, #12]
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	685b      	ldr	r3, [r3, #4]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	68ba      	ldr	r2, [r7, #8]
 800b8ca:	429a      	cmp	r2, r3
 800b8cc:	d2f6      	bcs.n	800b8bc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	685a      	ldr	r2, [r3, #4]
 800b8d2:	683b      	ldr	r3, [r7, #0]
 800b8d4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b8d6:	683b      	ldr	r3, [r7, #0]
 800b8d8:	685b      	ldr	r3, [r3, #4]
 800b8da:	683a      	ldr	r2, [r7, #0]
 800b8dc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b8de:	683b      	ldr	r3, [r7, #0]
 800b8e0:	68fa      	ldr	r2, [r7, #12]
 800b8e2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	683a      	ldr	r2, [r7, #0]
 800b8e8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b8ea:	683b      	ldr	r3, [r7, #0]
 800b8ec:	687a      	ldr	r2, [r7, #4]
 800b8ee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	1c5a      	adds	r2, r3, #1
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	601a      	str	r2, [r3, #0]
}
 800b8fa:	bf00      	nop
 800b8fc:	3714      	adds	r7, #20
 800b8fe:	46bd      	mov	sp, r7
 800b900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b904:	4770      	bx	lr

0800b906 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b906:	b480      	push	{r7}
 800b908:	b085      	sub	sp, #20
 800b90a:	af00      	add	r7, sp, #0
 800b90c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	691b      	ldr	r3, [r3, #16]
 800b912:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	685b      	ldr	r3, [r3, #4]
 800b918:	687a      	ldr	r2, [r7, #4]
 800b91a:	6892      	ldr	r2, [r2, #8]
 800b91c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	689b      	ldr	r3, [r3, #8]
 800b922:	687a      	ldr	r2, [r7, #4]
 800b924:	6852      	ldr	r2, [r2, #4]
 800b926:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	685b      	ldr	r3, [r3, #4]
 800b92c:	687a      	ldr	r2, [r7, #4]
 800b92e:	429a      	cmp	r2, r3
 800b930:	d103      	bne.n	800b93a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	689a      	ldr	r2, [r3, #8]
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	2200      	movs	r2, #0
 800b93e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	1e5a      	subs	r2, r3, #1
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	681b      	ldr	r3, [r3, #0]
}
 800b94e:	4618      	mov	r0, r3
 800b950:	3714      	adds	r7, #20
 800b952:	46bd      	mov	sp, r7
 800b954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b958:	4770      	bx	lr
	...

0800b95c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b084      	sub	sp, #16
 800b960:	af00      	add	r7, sp, #0
 800b962:	6078      	str	r0, [r7, #4]
 800b964:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d10c      	bne.n	800b98a <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b970:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b974:	b672      	cpsid	i
 800b976:	f383 8811 	msr	BASEPRI, r3
 800b97a:	f3bf 8f6f 	isb	sy
 800b97e:	f3bf 8f4f 	dsb	sy
 800b982:	b662      	cpsie	i
 800b984:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b986:	bf00      	nop
 800b988:	e7fe      	b.n	800b988 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800b98a:	f001 ffff 	bl	800d98c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	681a      	ldr	r2, [r3, #0]
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b996:	68f9      	ldr	r1, [r7, #12]
 800b998:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b99a:	fb01 f303 	mul.w	r3, r1, r3
 800b99e:	441a      	add	r2, r3
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	2200      	movs	r2, #0
 800b9a8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	681a      	ldr	r2, [r3, #0]
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	681a      	ldr	r2, [r3, #0]
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9ba:	3b01      	subs	r3, #1
 800b9bc:	68f9      	ldr	r1, [r7, #12]
 800b9be:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b9c0:	fb01 f303 	mul.w	r3, r1, r3
 800b9c4:	441a      	add	r2, r3
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	22ff      	movs	r2, #255	; 0xff
 800b9ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	22ff      	movs	r2, #255	; 0xff
 800b9d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b9da:	683b      	ldr	r3, [r7, #0]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d114      	bne.n	800ba0a <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	691b      	ldr	r3, [r3, #16]
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d01a      	beq.n	800ba1e <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	3310      	adds	r3, #16
 800b9ec:	4618      	mov	r0, r3
 800b9ee:	f001 fab9 	bl	800cf64 <xTaskRemoveFromEventList>
 800b9f2:	4603      	mov	r3, r0
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d012      	beq.n	800ba1e <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b9f8:	4b0c      	ldr	r3, [pc, #48]	; (800ba2c <xQueueGenericReset+0xd0>)
 800b9fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b9fe:	601a      	str	r2, [r3, #0]
 800ba00:	f3bf 8f4f 	dsb	sy
 800ba04:	f3bf 8f6f 	isb	sy
 800ba08:	e009      	b.n	800ba1e <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	3310      	adds	r3, #16
 800ba0e:	4618      	mov	r0, r3
 800ba10:	f7ff feef 	bl	800b7f2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	3324      	adds	r3, #36	; 0x24
 800ba18:	4618      	mov	r0, r3
 800ba1a:	f7ff feea 	bl	800b7f2 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ba1e:	f001 ffe9 	bl	800d9f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ba22:	2301      	movs	r3, #1
}
 800ba24:	4618      	mov	r0, r3
 800ba26:	3710      	adds	r7, #16
 800ba28:	46bd      	mov	sp, r7
 800ba2a:	bd80      	pop	{r7, pc}
 800ba2c:	e000ed04 	.word	0xe000ed04

0800ba30 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ba30:	b580      	push	{r7, lr}
 800ba32:	b08e      	sub	sp, #56	; 0x38
 800ba34:	af02      	add	r7, sp, #8
 800ba36:	60f8      	str	r0, [r7, #12]
 800ba38:	60b9      	str	r1, [r7, #8]
 800ba3a:	607a      	str	r2, [r7, #4]
 800ba3c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d10c      	bne.n	800ba5e <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800ba44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba48:	b672      	cpsid	i
 800ba4a:	f383 8811 	msr	BASEPRI, r3
 800ba4e:	f3bf 8f6f 	isb	sy
 800ba52:	f3bf 8f4f 	dsb	sy
 800ba56:	b662      	cpsie	i
 800ba58:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ba5a:	bf00      	nop
 800ba5c:	e7fe      	b.n	800ba5c <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ba5e:	683b      	ldr	r3, [r7, #0]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d10c      	bne.n	800ba7e <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800ba64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba68:	b672      	cpsid	i
 800ba6a:	f383 8811 	msr	BASEPRI, r3
 800ba6e:	f3bf 8f6f 	isb	sy
 800ba72:	f3bf 8f4f 	dsb	sy
 800ba76:	b662      	cpsie	i
 800ba78:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ba7a:	bf00      	nop
 800ba7c:	e7fe      	b.n	800ba7c <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d002      	beq.n	800ba8a <xQueueGenericCreateStatic+0x5a>
 800ba84:	68bb      	ldr	r3, [r7, #8]
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d001      	beq.n	800ba8e <xQueueGenericCreateStatic+0x5e>
 800ba8a:	2301      	movs	r3, #1
 800ba8c:	e000      	b.n	800ba90 <xQueueGenericCreateStatic+0x60>
 800ba8e:	2300      	movs	r3, #0
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d10c      	bne.n	800baae <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800ba94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba98:	b672      	cpsid	i
 800ba9a:	f383 8811 	msr	BASEPRI, r3
 800ba9e:	f3bf 8f6f 	isb	sy
 800baa2:	f3bf 8f4f 	dsb	sy
 800baa6:	b662      	cpsie	i
 800baa8:	623b      	str	r3, [r7, #32]
}
 800baaa:	bf00      	nop
 800baac:	e7fe      	b.n	800baac <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d102      	bne.n	800baba <xQueueGenericCreateStatic+0x8a>
 800bab4:	68bb      	ldr	r3, [r7, #8]
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d101      	bne.n	800babe <xQueueGenericCreateStatic+0x8e>
 800baba:	2301      	movs	r3, #1
 800babc:	e000      	b.n	800bac0 <xQueueGenericCreateStatic+0x90>
 800babe:	2300      	movs	r3, #0
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d10c      	bne.n	800bade <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800bac4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bac8:	b672      	cpsid	i
 800baca:	f383 8811 	msr	BASEPRI, r3
 800bace:	f3bf 8f6f 	isb	sy
 800bad2:	f3bf 8f4f 	dsb	sy
 800bad6:	b662      	cpsie	i
 800bad8:	61fb      	str	r3, [r7, #28]
}
 800bada:	bf00      	nop
 800badc:	e7fe      	b.n	800badc <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800bade:	2348      	movs	r3, #72	; 0x48
 800bae0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800bae2:	697b      	ldr	r3, [r7, #20]
 800bae4:	2b48      	cmp	r3, #72	; 0x48
 800bae6:	d00c      	beq.n	800bb02 <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 800bae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baec:	b672      	cpsid	i
 800baee:	f383 8811 	msr	BASEPRI, r3
 800baf2:	f3bf 8f6f 	isb	sy
 800baf6:	f3bf 8f4f 	dsb	sy
 800bafa:	b662      	cpsie	i
 800bafc:	61bb      	str	r3, [r7, #24]
}
 800bafe:	bf00      	nop
 800bb00:	e7fe      	b.n	800bb00 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800bb02:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bb04:	683b      	ldr	r3, [r7, #0]
 800bb06:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800bb08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d00d      	beq.n	800bb2a <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800bb0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb10:	2201      	movs	r2, #1
 800bb12:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bb16:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800bb1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb1c:	9300      	str	r3, [sp, #0]
 800bb1e:	4613      	mov	r3, r2
 800bb20:	687a      	ldr	r2, [r7, #4]
 800bb22:	68b9      	ldr	r1, [r7, #8]
 800bb24:	68f8      	ldr	r0, [r7, #12]
 800bb26:	f000 f847 	bl	800bbb8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bb2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800bb2c:	4618      	mov	r0, r3
 800bb2e:	3730      	adds	r7, #48	; 0x30
 800bb30:	46bd      	mov	sp, r7
 800bb32:	bd80      	pop	{r7, pc}

0800bb34 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800bb34:	b580      	push	{r7, lr}
 800bb36:	b08a      	sub	sp, #40	; 0x28
 800bb38:	af02      	add	r7, sp, #8
 800bb3a:	60f8      	str	r0, [r7, #12]
 800bb3c:	60b9      	str	r1, [r7, #8]
 800bb3e:	4613      	mov	r3, r2
 800bb40:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d10c      	bne.n	800bb62 <xQueueGenericCreate+0x2e>
	__asm volatile
 800bb48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb4c:	b672      	cpsid	i
 800bb4e:	f383 8811 	msr	BASEPRI, r3
 800bb52:	f3bf 8f6f 	isb	sy
 800bb56:	f3bf 8f4f 	dsb	sy
 800bb5a:	b662      	cpsie	i
 800bb5c:	613b      	str	r3, [r7, #16]
}
 800bb5e:	bf00      	nop
 800bb60:	e7fe      	b.n	800bb60 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800bb62:	68bb      	ldr	r3, [r7, #8]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d102      	bne.n	800bb6e <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800bb68:	2300      	movs	r3, #0
 800bb6a:	61fb      	str	r3, [r7, #28]
 800bb6c:	e004      	b.n	800bb78 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	68ba      	ldr	r2, [r7, #8]
 800bb72:	fb02 f303 	mul.w	r3, r2, r3
 800bb76:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800bb78:	69fb      	ldr	r3, [r7, #28]
 800bb7a:	3348      	adds	r3, #72	; 0x48
 800bb7c:	4618      	mov	r0, r3
 800bb7e:	f001 ffed 	bl	800db5c <pvPortMalloc>
 800bb82:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800bb84:	69bb      	ldr	r3, [r7, #24]
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d011      	beq.n	800bbae <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800bb8a:	69bb      	ldr	r3, [r7, #24]
 800bb8c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bb8e:	697b      	ldr	r3, [r7, #20]
 800bb90:	3348      	adds	r3, #72	; 0x48
 800bb92:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800bb94:	69bb      	ldr	r3, [r7, #24]
 800bb96:	2200      	movs	r2, #0
 800bb98:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bb9c:	79fa      	ldrb	r2, [r7, #7]
 800bb9e:	69bb      	ldr	r3, [r7, #24]
 800bba0:	9300      	str	r3, [sp, #0]
 800bba2:	4613      	mov	r3, r2
 800bba4:	697a      	ldr	r2, [r7, #20]
 800bba6:	68b9      	ldr	r1, [r7, #8]
 800bba8:	68f8      	ldr	r0, [r7, #12]
 800bbaa:	f000 f805 	bl	800bbb8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bbae:	69bb      	ldr	r3, [r7, #24]
	}
 800bbb0:	4618      	mov	r0, r3
 800bbb2:	3720      	adds	r7, #32
 800bbb4:	46bd      	mov	sp, r7
 800bbb6:	bd80      	pop	{r7, pc}

0800bbb8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800bbb8:	b580      	push	{r7, lr}
 800bbba:	b084      	sub	sp, #16
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	60f8      	str	r0, [r7, #12]
 800bbc0:	60b9      	str	r1, [r7, #8]
 800bbc2:	607a      	str	r2, [r7, #4]
 800bbc4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800bbc6:	68bb      	ldr	r3, [r7, #8]
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d103      	bne.n	800bbd4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800bbcc:	69bb      	ldr	r3, [r7, #24]
 800bbce:	69ba      	ldr	r2, [r7, #24]
 800bbd0:	601a      	str	r2, [r3, #0]
 800bbd2:	e002      	b.n	800bbda <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800bbd4:	69bb      	ldr	r3, [r7, #24]
 800bbd6:	687a      	ldr	r2, [r7, #4]
 800bbd8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800bbda:	69bb      	ldr	r3, [r7, #24]
 800bbdc:	68fa      	ldr	r2, [r7, #12]
 800bbde:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800bbe0:	69bb      	ldr	r3, [r7, #24]
 800bbe2:	68ba      	ldr	r2, [r7, #8]
 800bbe4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800bbe6:	2101      	movs	r1, #1
 800bbe8:	69b8      	ldr	r0, [r7, #24]
 800bbea:	f7ff feb7 	bl	800b95c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800bbee:	bf00      	nop
 800bbf0:	3710      	adds	r7, #16
 800bbf2:	46bd      	mov	sp, r7
 800bbf4:	bd80      	pop	{r7, pc}

0800bbf6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800bbf6:	b580      	push	{r7, lr}
 800bbf8:	b082      	sub	sp, #8
 800bbfa:	af00      	add	r7, sp, #0
 800bbfc:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d00e      	beq.n	800bc22 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	2200      	movs	r2, #0
 800bc08:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	2200      	movs	r2, #0
 800bc0e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	2200      	movs	r2, #0
 800bc14:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800bc16:	2300      	movs	r3, #0
 800bc18:	2200      	movs	r2, #0
 800bc1a:	2100      	movs	r1, #0
 800bc1c:	6878      	ldr	r0, [r7, #4]
 800bc1e:	f000 f81d 	bl	800bc5c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800bc22:	bf00      	nop
 800bc24:	3708      	adds	r7, #8
 800bc26:	46bd      	mov	sp, r7
 800bc28:	bd80      	pop	{r7, pc}

0800bc2a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800bc2a:	b580      	push	{r7, lr}
 800bc2c:	b086      	sub	sp, #24
 800bc2e:	af00      	add	r7, sp, #0
 800bc30:	4603      	mov	r3, r0
 800bc32:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800bc34:	2301      	movs	r3, #1
 800bc36:	617b      	str	r3, [r7, #20]
 800bc38:	2300      	movs	r3, #0
 800bc3a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800bc3c:	79fb      	ldrb	r3, [r7, #7]
 800bc3e:	461a      	mov	r2, r3
 800bc40:	6939      	ldr	r1, [r7, #16]
 800bc42:	6978      	ldr	r0, [r7, #20]
 800bc44:	f7ff ff76 	bl	800bb34 <xQueueGenericCreate>
 800bc48:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800bc4a:	68f8      	ldr	r0, [r7, #12]
 800bc4c:	f7ff ffd3 	bl	800bbf6 <prvInitialiseMutex>

		return xNewQueue;
 800bc50:	68fb      	ldr	r3, [r7, #12]
	}
 800bc52:	4618      	mov	r0, r3
 800bc54:	3718      	adds	r7, #24
 800bc56:	46bd      	mov	sp, r7
 800bc58:	bd80      	pop	{r7, pc}
	...

0800bc5c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800bc5c:	b580      	push	{r7, lr}
 800bc5e:	b08e      	sub	sp, #56	; 0x38
 800bc60:	af00      	add	r7, sp, #0
 800bc62:	60f8      	str	r0, [r7, #12]
 800bc64:	60b9      	str	r1, [r7, #8]
 800bc66:	607a      	str	r2, [r7, #4]
 800bc68:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800bc6a:	2300      	movs	r3, #0
 800bc6c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800bc72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d10c      	bne.n	800bc92 <xQueueGenericSend+0x36>
	__asm volatile
 800bc78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc7c:	b672      	cpsid	i
 800bc7e:	f383 8811 	msr	BASEPRI, r3
 800bc82:	f3bf 8f6f 	isb	sy
 800bc86:	f3bf 8f4f 	dsb	sy
 800bc8a:	b662      	cpsie	i
 800bc8c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800bc8e:	bf00      	nop
 800bc90:	e7fe      	b.n	800bc90 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bc92:	68bb      	ldr	r3, [r7, #8]
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d103      	bne.n	800bca0 <xQueueGenericSend+0x44>
 800bc98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d101      	bne.n	800bca4 <xQueueGenericSend+0x48>
 800bca0:	2301      	movs	r3, #1
 800bca2:	e000      	b.n	800bca6 <xQueueGenericSend+0x4a>
 800bca4:	2300      	movs	r3, #0
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d10c      	bne.n	800bcc4 <xQueueGenericSend+0x68>
	__asm volatile
 800bcaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcae:	b672      	cpsid	i
 800bcb0:	f383 8811 	msr	BASEPRI, r3
 800bcb4:	f3bf 8f6f 	isb	sy
 800bcb8:	f3bf 8f4f 	dsb	sy
 800bcbc:	b662      	cpsie	i
 800bcbe:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bcc0:	bf00      	nop
 800bcc2:	e7fe      	b.n	800bcc2 <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bcc4:	683b      	ldr	r3, [r7, #0]
 800bcc6:	2b02      	cmp	r3, #2
 800bcc8:	d103      	bne.n	800bcd2 <xQueueGenericSend+0x76>
 800bcca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bccc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bcce:	2b01      	cmp	r3, #1
 800bcd0:	d101      	bne.n	800bcd6 <xQueueGenericSend+0x7a>
 800bcd2:	2301      	movs	r3, #1
 800bcd4:	e000      	b.n	800bcd8 <xQueueGenericSend+0x7c>
 800bcd6:	2300      	movs	r3, #0
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d10c      	bne.n	800bcf6 <xQueueGenericSend+0x9a>
	__asm volatile
 800bcdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bce0:	b672      	cpsid	i
 800bce2:	f383 8811 	msr	BASEPRI, r3
 800bce6:	f3bf 8f6f 	isb	sy
 800bcea:	f3bf 8f4f 	dsb	sy
 800bcee:	b662      	cpsie	i
 800bcf0:	623b      	str	r3, [r7, #32]
}
 800bcf2:	bf00      	nop
 800bcf4:	e7fe      	b.n	800bcf4 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bcf6:	f001 fafd 	bl	800d2f4 <xTaskGetSchedulerState>
 800bcfa:	4603      	mov	r3, r0
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d102      	bne.n	800bd06 <xQueueGenericSend+0xaa>
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d101      	bne.n	800bd0a <xQueueGenericSend+0xae>
 800bd06:	2301      	movs	r3, #1
 800bd08:	e000      	b.n	800bd0c <xQueueGenericSend+0xb0>
 800bd0a:	2300      	movs	r3, #0
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d10c      	bne.n	800bd2a <xQueueGenericSend+0xce>
	__asm volatile
 800bd10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd14:	b672      	cpsid	i
 800bd16:	f383 8811 	msr	BASEPRI, r3
 800bd1a:	f3bf 8f6f 	isb	sy
 800bd1e:	f3bf 8f4f 	dsb	sy
 800bd22:	b662      	cpsie	i
 800bd24:	61fb      	str	r3, [r7, #28]
}
 800bd26:	bf00      	nop
 800bd28:	e7fe      	b.n	800bd28 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bd2a:	f001 fe2f 	bl	800d98c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bd2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bd32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bd36:	429a      	cmp	r2, r3
 800bd38:	d302      	bcc.n	800bd40 <xQueueGenericSend+0xe4>
 800bd3a:	683b      	ldr	r3, [r7, #0]
 800bd3c:	2b02      	cmp	r3, #2
 800bd3e:	d129      	bne.n	800bd94 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bd40:	683a      	ldr	r2, [r7, #0]
 800bd42:	68b9      	ldr	r1, [r7, #8]
 800bd44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd46:	f000 faa1 	bl	800c28c <prvCopyDataToQueue>
 800bd4a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bd4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d010      	beq.n	800bd76 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bd54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd56:	3324      	adds	r3, #36	; 0x24
 800bd58:	4618      	mov	r0, r3
 800bd5a:	f001 f903 	bl	800cf64 <xTaskRemoveFromEventList>
 800bd5e:	4603      	mov	r3, r0
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d013      	beq.n	800bd8c <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800bd64:	4b3f      	ldr	r3, [pc, #252]	; (800be64 <xQueueGenericSend+0x208>)
 800bd66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd6a:	601a      	str	r2, [r3, #0]
 800bd6c:	f3bf 8f4f 	dsb	sy
 800bd70:	f3bf 8f6f 	isb	sy
 800bd74:	e00a      	b.n	800bd8c <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800bd76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d007      	beq.n	800bd8c <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800bd7c:	4b39      	ldr	r3, [pc, #228]	; (800be64 <xQueueGenericSend+0x208>)
 800bd7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd82:	601a      	str	r2, [r3, #0]
 800bd84:	f3bf 8f4f 	dsb	sy
 800bd88:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800bd8c:	f001 fe32 	bl	800d9f4 <vPortExitCritical>
				return pdPASS;
 800bd90:	2301      	movs	r3, #1
 800bd92:	e063      	b.n	800be5c <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d103      	bne.n	800bda2 <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bd9a:	f001 fe2b 	bl	800d9f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800bd9e:	2300      	movs	r3, #0
 800bda0:	e05c      	b.n	800be5c <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bda2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d106      	bne.n	800bdb6 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bda8:	f107 0314 	add.w	r3, r7, #20
 800bdac:	4618      	mov	r0, r3
 800bdae:	f001 f93d 	bl	800d02c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bdb2:	2301      	movs	r3, #1
 800bdb4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bdb6:	f001 fe1d 	bl	800d9f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bdba:	f000 fee3 	bl	800cb84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bdbe:	f001 fde5 	bl	800d98c <vPortEnterCritical>
 800bdc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdc4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bdc8:	b25b      	sxtb	r3, r3
 800bdca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdce:	d103      	bne.n	800bdd8 <xQueueGenericSend+0x17c>
 800bdd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdd2:	2200      	movs	r2, #0
 800bdd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bdd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdda:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bdde:	b25b      	sxtb	r3, r3
 800bde0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bde4:	d103      	bne.n	800bdee <xQueueGenericSend+0x192>
 800bde6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bde8:	2200      	movs	r2, #0
 800bdea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bdee:	f001 fe01 	bl	800d9f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bdf2:	1d3a      	adds	r2, r7, #4
 800bdf4:	f107 0314 	add.w	r3, r7, #20
 800bdf8:	4611      	mov	r1, r2
 800bdfa:	4618      	mov	r0, r3
 800bdfc:	f001 f92c 	bl	800d058 <xTaskCheckForTimeOut>
 800be00:	4603      	mov	r3, r0
 800be02:	2b00      	cmp	r3, #0
 800be04:	d124      	bne.n	800be50 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800be06:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800be08:	f000 fb38 	bl	800c47c <prvIsQueueFull>
 800be0c:	4603      	mov	r3, r0
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d018      	beq.n	800be44 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800be12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be14:	3310      	adds	r3, #16
 800be16:	687a      	ldr	r2, [r7, #4]
 800be18:	4611      	mov	r1, r2
 800be1a:	4618      	mov	r0, r3
 800be1c:	f001 f87c 	bl	800cf18 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800be20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800be22:	f000 fac3 	bl	800c3ac <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800be26:	f000 febb 	bl	800cba0 <xTaskResumeAll>
 800be2a:	4603      	mov	r3, r0
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	f47f af7c 	bne.w	800bd2a <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800be32:	4b0c      	ldr	r3, [pc, #48]	; (800be64 <xQueueGenericSend+0x208>)
 800be34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800be38:	601a      	str	r2, [r3, #0]
 800be3a:	f3bf 8f4f 	dsb	sy
 800be3e:	f3bf 8f6f 	isb	sy
 800be42:	e772      	b.n	800bd2a <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800be44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800be46:	f000 fab1 	bl	800c3ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800be4a:	f000 fea9 	bl	800cba0 <xTaskResumeAll>
 800be4e:	e76c      	b.n	800bd2a <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800be50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800be52:	f000 faab 	bl	800c3ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800be56:	f000 fea3 	bl	800cba0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800be5a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800be5c:	4618      	mov	r0, r3
 800be5e:	3738      	adds	r7, #56	; 0x38
 800be60:	46bd      	mov	sp, r7
 800be62:	bd80      	pop	{r7, pc}
 800be64:	e000ed04 	.word	0xe000ed04

0800be68 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800be68:	b580      	push	{r7, lr}
 800be6a:	b08c      	sub	sp, #48	; 0x30
 800be6c:	af00      	add	r7, sp, #0
 800be6e:	60f8      	str	r0, [r7, #12]
 800be70:	60b9      	str	r1, [r7, #8]
 800be72:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800be74:	2300      	movs	r3, #0
 800be76:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800be7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d10c      	bne.n	800be9c <xQueueReceive+0x34>
	__asm volatile
 800be82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be86:	b672      	cpsid	i
 800be88:	f383 8811 	msr	BASEPRI, r3
 800be8c:	f3bf 8f6f 	isb	sy
 800be90:	f3bf 8f4f 	dsb	sy
 800be94:	b662      	cpsie	i
 800be96:	623b      	str	r3, [r7, #32]
}
 800be98:	bf00      	nop
 800be9a:	e7fe      	b.n	800be9a <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800be9c:	68bb      	ldr	r3, [r7, #8]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d103      	bne.n	800beaa <xQueueReceive+0x42>
 800bea2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d101      	bne.n	800beae <xQueueReceive+0x46>
 800beaa:	2301      	movs	r3, #1
 800beac:	e000      	b.n	800beb0 <xQueueReceive+0x48>
 800beae:	2300      	movs	r3, #0
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d10c      	bne.n	800bece <xQueueReceive+0x66>
	__asm volatile
 800beb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800beb8:	b672      	cpsid	i
 800beba:	f383 8811 	msr	BASEPRI, r3
 800bebe:	f3bf 8f6f 	isb	sy
 800bec2:	f3bf 8f4f 	dsb	sy
 800bec6:	b662      	cpsie	i
 800bec8:	61fb      	str	r3, [r7, #28]
}
 800beca:	bf00      	nop
 800becc:	e7fe      	b.n	800becc <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bece:	f001 fa11 	bl	800d2f4 <xTaskGetSchedulerState>
 800bed2:	4603      	mov	r3, r0
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d102      	bne.n	800bede <xQueueReceive+0x76>
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d101      	bne.n	800bee2 <xQueueReceive+0x7a>
 800bede:	2301      	movs	r3, #1
 800bee0:	e000      	b.n	800bee4 <xQueueReceive+0x7c>
 800bee2:	2300      	movs	r3, #0
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d10c      	bne.n	800bf02 <xQueueReceive+0x9a>
	__asm volatile
 800bee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800beec:	b672      	cpsid	i
 800beee:	f383 8811 	msr	BASEPRI, r3
 800bef2:	f3bf 8f6f 	isb	sy
 800bef6:	f3bf 8f4f 	dsb	sy
 800befa:	b662      	cpsie	i
 800befc:	61bb      	str	r3, [r7, #24]
}
 800befe:	bf00      	nop
 800bf00:	e7fe      	b.n	800bf00 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bf02:	f001 fd43 	bl	800d98c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bf06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf0a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bf0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d01f      	beq.n	800bf52 <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bf12:	68b9      	ldr	r1, [r7, #8]
 800bf14:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf16:	f000 fa23 	bl	800c360 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bf1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf1c:	1e5a      	subs	r2, r3, #1
 800bf1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf20:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bf22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf24:	691b      	ldr	r3, [r3, #16]
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d00f      	beq.n	800bf4a <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bf2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf2c:	3310      	adds	r3, #16
 800bf2e:	4618      	mov	r0, r3
 800bf30:	f001 f818 	bl	800cf64 <xTaskRemoveFromEventList>
 800bf34:	4603      	mov	r3, r0
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d007      	beq.n	800bf4a <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bf3a:	4b3d      	ldr	r3, [pc, #244]	; (800c030 <xQueueReceive+0x1c8>)
 800bf3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf40:	601a      	str	r2, [r3, #0]
 800bf42:	f3bf 8f4f 	dsb	sy
 800bf46:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bf4a:	f001 fd53 	bl	800d9f4 <vPortExitCritical>
				return pdPASS;
 800bf4e:	2301      	movs	r3, #1
 800bf50:	e069      	b.n	800c026 <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d103      	bne.n	800bf60 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bf58:	f001 fd4c 	bl	800d9f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bf5c:	2300      	movs	r3, #0
 800bf5e:	e062      	b.n	800c026 <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bf60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d106      	bne.n	800bf74 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bf66:	f107 0310 	add.w	r3, r7, #16
 800bf6a:	4618      	mov	r0, r3
 800bf6c:	f001 f85e 	bl	800d02c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bf70:	2301      	movs	r3, #1
 800bf72:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bf74:	f001 fd3e 	bl	800d9f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bf78:	f000 fe04 	bl	800cb84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bf7c:	f001 fd06 	bl	800d98c <vPortEnterCritical>
 800bf80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf82:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bf86:	b25b      	sxtb	r3, r3
 800bf88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf8c:	d103      	bne.n	800bf96 <xQueueReceive+0x12e>
 800bf8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf90:	2200      	movs	r2, #0
 800bf92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bf96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf98:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bf9c:	b25b      	sxtb	r3, r3
 800bf9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfa2:	d103      	bne.n	800bfac <xQueueReceive+0x144>
 800bfa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfa6:	2200      	movs	r2, #0
 800bfa8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bfac:	f001 fd22 	bl	800d9f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bfb0:	1d3a      	adds	r2, r7, #4
 800bfb2:	f107 0310 	add.w	r3, r7, #16
 800bfb6:	4611      	mov	r1, r2
 800bfb8:	4618      	mov	r0, r3
 800bfba:	f001 f84d 	bl	800d058 <xTaskCheckForTimeOut>
 800bfbe:	4603      	mov	r3, r0
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d123      	bne.n	800c00c <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bfc4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bfc6:	f000 fa43 	bl	800c450 <prvIsQueueEmpty>
 800bfca:	4603      	mov	r3, r0
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d017      	beq.n	800c000 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bfd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfd2:	3324      	adds	r3, #36	; 0x24
 800bfd4:	687a      	ldr	r2, [r7, #4]
 800bfd6:	4611      	mov	r1, r2
 800bfd8:	4618      	mov	r0, r3
 800bfda:	f000 ff9d 	bl	800cf18 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bfde:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bfe0:	f000 f9e4 	bl	800c3ac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bfe4:	f000 fddc 	bl	800cba0 <xTaskResumeAll>
 800bfe8:	4603      	mov	r3, r0
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d189      	bne.n	800bf02 <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800bfee:	4b10      	ldr	r3, [pc, #64]	; (800c030 <xQueueReceive+0x1c8>)
 800bff0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bff4:	601a      	str	r2, [r3, #0]
 800bff6:	f3bf 8f4f 	dsb	sy
 800bffa:	f3bf 8f6f 	isb	sy
 800bffe:	e780      	b.n	800bf02 <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c000:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c002:	f000 f9d3 	bl	800c3ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c006:	f000 fdcb 	bl	800cba0 <xTaskResumeAll>
 800c00a:	e77a      	b.n	800bf02 <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c00c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c00e:	f000 f9cd 	bl	800c3ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c012:	f000 fdc5 	bl	800cba0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c016:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c018:	f000 fa1a 	bl	800c450 <prvIsQueueEmpty>
 800c01c:	4603      	mov	r3, r0
 800c01e:	2b00      	cmp	r3, #0
 800c020:	f43f af6f 	beq.w	800bf02 <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c024:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c026:	4618      	mov	r0, r3
 800c028:	3730      	adds	r7, #48	; 0x30
 800c02a:	46bd      	mov	sp, r7
 800c02c:	bd80      	pop	{r7, pc}
 800c02e:	bf00      	nop
 800c030:	e000ed04 	.word	0xe000ed04

0800c034 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800c034:	b580      	push	{r7, lr}
 800c036:	b08e      	sub	sp, #56	; 0x38
 800c038:	af00      	add	r7, sp, #0
 800c03a:	6078      	str	r0, [r7, #4]
 800c03c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800c03e:	2300      	movs	r3, #0
 800c040:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800c046:	2300      	movs	r3, #0
 800c048:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c04a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d10c      	bne.n	800c06a <xQueueSemaphoreTake+0x36>
	__asm volatile
 800c050:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c054:	b672      	cpsid	i
 800c056:	f383 8811 	msr	BASEPRI, r3
 800c05a:	f3bf 8f6f 	isb	sy
 800c05e:	f3bf 8f4f 	dsb	sy
 800c062:	b662      	cpsie	i
 800c064:	623b      	str	r3, [r7, #32]
}
 800c066:	bf00      	nop
 800c068:	e7fe      	b.n	800c068 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c06a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c06c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d00c      	beq.n	800c08c <xQueueSemaphoreTake+0x58>
	__asm volatile
 800c072:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c076:	b672      	cpsid	i
 800c078:	f383 8811 	msr	BASEPRI, r3
 800c07c:	f3bf 8f6f 	isb	sy
 800c080:	f3bf 8f4f 	dsb	sy
 800c084:	b662      	cpsie	i
 800c086:	61fb      	str	r3, [r7, #28]
}
 800c088:	bf00      	nop
 800c08a:	e7fe      	b.n	800c08a <xQueueSemaphoreTake+0x56>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c08c:	f001 f932 	bl	800d2f4 <xTaskGetSchedulerState>
 800c090:	4603      	mov	r3, r0
 800c092:	2b00      	cmp	r3, #0
 800c094:	d102      	bne.n	800c09c <xQueueSemaphoreTake+0x68>
 800c096:	683b      	ldr	r3, [r7, #0]
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d101      	bne.n	800c0a0 <xQueueSemaphoreTake+0x6c>
 800c09c:	2301      	movs	r3, #1
 800c09e:	e000      	b.n	800c0a2 <xQueueSemaphoreTake+0x6e>
 800c0a0:	2300      	movs	r3, #0
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d10c      	bne.n	800c0c0 <xQueueSemaphoreTake+0x8c>
	__asm volatile
 800c0a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0aa:	b672      	cpsid	i
 800c0ac:	f383 8811 	msr	BASEPRI, r3
 800c0b0:	f3bf 8f6f 	isb	sy
 800c0b4:	f3bf 8f4f 	dsb	sy
 800c0b8:	b662      	cpsie	i
 800c0ba:	61bb      	str	r3, [r7, #24]
}
 800c0bc:	bf00      	nop
 800c0be:	e7fe      	b.n	800c0be <xQueueSemaphoreTake+0x8a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c0c0:	f001 fc64 	bl	800d98c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800c0c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0c8:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800c0ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d024      	beq.n	800c11a <xQueueSemaphoreTake+0xe6>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800c0d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0d2:	1e5a      	subs	r2, r3, #1
 800c0d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0d6:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c0d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d104      	bne.n	800c0ea <xQueueSemaphoreTake+0xb6>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800c0e0:	f001 face 	bl	800d680 <pvTaskIncrementMutexHeldCount>
 800c0e4:	4602      	mov	r2, r0
 800c0e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0e8:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c0ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0ec:	691b      	ldr	r3, [r3, #16]
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d00f      	beq.n	800c112 <xQueueSemaphoreTake+0xde>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c0f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0f4:	3310      	adds	r3, #16
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	f000 ff34 	bl	800cf64 <xTaskRemoveFromEventList>
 800c0fc:	4603      	mov	r3, r0
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d007      	beq.n	800c112 <xQueueSemaphoreTake+0xde>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c102:	4b55      	ldr	r3, [pc, #340]	; (800c258 <xQueueSemaphoreTake+0x224>)
 800c104:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c108:	601a      	str	r2, [r3, #0]
 800c10a:	f3bf 8f4f 	dsb	sy
 800c10e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c112:	f001 fc6f 	bl	800d9f4 <vPortExitCritical>
				return pdPASS;
 800c116:	2301      	movs	r3, #1
 800c118:	e099      	b.n	800c24e <xQueueSemaphoreTake+0x21a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c11a:	683b      	ldr	r3, [r7, #0]
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d113      	bne.n	800c148 <xQueueSemaphoreTake+0x114>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800c120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c122:	2b00      	cmp	r3, #0
 800c124:	d00c      	beq.n	800c140 <xQueueSemaphoreTake+0x10c>
	__asm volatile
 800c126:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c12a:	b672      	cpsid	i
 800c12c:	f383 8811 	msr	BASEPRI, r3
 800c130:	f3bf 8f6f 	isb	sy
 800c134:	f3bf 8f4f 	dsb	sy
 800c138:	b662      	cpsie	i
 800c13a:	617b      	str	r3, [r7, #20]
}
 800c13c:	bf00      	nop
 800c13e:	e7fe      	b.n	800c13e <xQueueSemaphoreTake+0x10a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c140:	f001 fc58 	bl	800d9f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c144:	2300      	movs	r3, #0
 800c146:	e082      	b.n	800c24e <xQueueSemaphoreTake+0x21a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c148:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d106      	bne.n	800c15c <xQueueSemaphoreTake+0x128>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c14e:	f107 030c 	add.w	r3, r7, #12
 800c152:	4618      	mov	r0, r3
 800c154:	f000 ff6a 	bl	800d02c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c158:	2301      	movs	r3, #1
 800c15a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c15c:	f001 fc4a 	bl	800d9f4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c160:	f000 fd10 	bl	800cb84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c164:	f001 fc12 	bl	800d98c <vPortEnterCritical>
 800c168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c16a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c16e:	b25b      	sxtb	r3, r3
 800c170:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c174:	d103      	bne.n	800c17e <xQueueSemaphoreTake+0x14a>
 800c176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c178:	2200      	movs	r2, #0
 800c17a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c17e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c180:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c184:	b25b      	sxtb	r3, r3
 800c186:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c18a:	d103      	bne.n	800c194 <xQueueSemaphoreTake+0x160>
 800c18c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c18e:	2200      	movs	r2, #0
 800c190:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c194:	f001 fc2e 	bl	800d9f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c198:	463a      	mov	r2, r7
 800c19a:	f107 030c 	add.w	r3, r7, #12
 800c19e:	4611      	mov	r1, r2
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	f000 ff59 	bl	800d058 <xTaskCheckForTimeOut>
 800c1a6:	4603      	mov	r3, r0
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d132      	bne.n	800c212 <xQueueSemaphoreTake+0x1de>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c1ac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c1ae:	f000 f94f 	bl	800c450 <prvIsQueueEmpty>
 800c1b2:	4603      	mov	r3, r0
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d026      	beq.n	800c206 <xQueueSemaphoreTake+0x1d2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c1b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d109      	bne.n	800c1d4 <xQueueSemaphoreTake+0x1a0>
					{
						taskENTER_CRITICAL();
 800c1c0:	f001 fbe4 	bl	800d98c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c1c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1c6:	689b      	ldr	r3, [r3, #8]
 800c1c8:	4618      	mov	r0, r3
 800c1ca:	f001 f8b1 	bl	800d330 <xTaskPriorityInherit>
 800c1ce:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800c1d0:	f001 fc10 	bl	800d9f4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c1d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1d6:	3324      	adds	r3, #36	; 0x24
 800c1d8:	683a      	ldr	r2, [r7, #0]
 800c1da:	4611      	mov	r1, r2
 800c1dc:	4618      	mov	r0, r3
 800c1de:	f000 fe9b 	bl	800cf18 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c1e2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c1e4:	f000 f8e2 	bl	800c3ac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c1e8:	f000 fcda 	bl	800cba0 <xTaskResumeAll>
 800c1ec:	4603      	mov	r3, r0
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	f47f af66 	bne.w	800c0c0 <xQueueSemaphoreTake+0x8c>
				{
					portYIELD_WITHIN_API();
 800c1f4:	4b18      	ldr	r3, [pc, #96]	; (800c258 <xQueueSemaphoreTake+0x224>)
 800c1f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c1fa:	601a      	str	r2, [r3, #0]
 800c1fc:	f3bf 8f4f 	dsb	sy
 800c200:	f3bf 8f6f 	isb	sy
 800c204:	e75c      	b.n	800c0c0 <xQueueSemaphoreTake+0x8c>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c206:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c208:	f000 f8d0 	bl	800c3ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c20c:	f000 fcc8 	bl	800cba0 <xTaskResumeAll>
 800c210:	e756      	b.n	800c0c0 <xQueueSemaphoreTake+0x8c>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c212:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c214:	f000 f8ca 	bl	800c3ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c218:	f000 fcc2 	bl	800cba0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c21c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c21e:	f000 f917 	bl	800c450 <prvIsQueueEmpty>
 800c222:	4603      	mov	r3, r0
 800c224:	2b00      	cmp	r3, #0
 800c226:	f43f af4b 	beq.w	800c0c0 <xQueueSemaphoreTake+0x8c>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c22a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d00d      	beq.n	800c24c <xQueueSemaphoreTake+0x218>
					{
						taskENTER_CRITICAL();
 800c230:	f001 fbac 	bl	800d98c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c234:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c236:	f000 f811 	bl	800c25c <prvGetDisinheritPriorityAfterTimeout>
 800c23a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c23c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c23e:	689b      	ldr	r3, [r3, #8]
 800c240:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c242:	4618      	mov	r0, r3
 800c244:	f001 f97e 	bl	800d544 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c248:	f001 fbd4 	bl	800d9f4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c24c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c24e:	4618      	mov	r0, r3
 800c250:	3738      	adds	r7, #56	; 0x38
 800c252:	46bd      	mov	sp, r7
 800c254:	bd80      	pop	{r7, pc}
 800c256:	bf00      	nop
 800c258:	e000ed04 	.word	0xe000ed04

0800c25c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800c25c:	b480      	push	{r7}
 800c25e:	b085      	sub	sp, #20
 800c260:	af00      	add	r7, sp, #0
 800c262:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d006      	beq.n	800c27a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	f1c3 0307 	rsb	r3, r3, #7
 800c276:	60fb      	str	r3, [r7, #12]
 800c278:	e001      	b.n	800c27e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800c27a:	2300      	movs	r3, #0
 800c27c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800c27e:	68fb      	ldr	r3, [r7, #12]
	}
 800c280:	4618      	mov	r0, r3
 800c282:	3714      	adds	r7, #20
 800c284:	46bd      	mov	sp, r7
 800c286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c28a:	4770      	bx	lr

0800c28c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c28c:	b580      	push	{r7, lr}
 800c28e:	b086      	sub	sp, #24
 800c290:	af00      	add	r7, sp, #0
 800c292:	60f8      	str	r0, [r7, #12]
 800c294:	60b9      	str	r1, [r7, #8]
 800c296:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c298:	2300      	movs	r3, #0
 800c29a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c2a0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d10d      	bne.n	800c2c6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d14d      	bne.n	800c34e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	689b      	ldr	r3, [r3, #8]
 800c2b6:	4618      	mov	r0, r3
 800c2b8:	f001 f8ba 	bl	800d430 <xTaskPriorityDisinherit>
 800c2bc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	2200      	movs	r2, #0
 800c2c2:	609a      	str	r2, [r3, #8]
 800c2c4:	e043      	b.n	800c34e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d119      	bne.n	800c300 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	6858      	ldr	r0, [r3, #4]
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2d4:	461a      	mov	r2, r3
 800c2d6:	68b9      	ldr	r1, [r7, #8]
 800c2d8:	f001 fe4a 	bl	800df70 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	685a      	ldr	r2, [r3, #4]
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2e4:	441a      	add	r2, r3
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	685a      	ldr	r2, [r3, #4]
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	689b      	ldr	r3, [r3, #8]
 800c2f2:	429a      	cmp	r2, r3
 800c2f4:	d32b      	bcc.n	800c34e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	681a      	ldr	r2, [r3, #0]
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	605a      	str	r2, [r3, #4]
 800c2fe:	e026      	b.n	800c34e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	68d8      	ldr	r0, [r3, #12]
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c308:	461a      	mov	r2, r3
 800c30a:	68b9      	ldr	r1, [r7, #8]
 800c30c:	f001 fe30 	bl	800df70 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	68da      	ldr	r2, [r3, #12]
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c318:	425b      	negs	r3, r3
 800c31a:	441a      	add	r2, r3
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	68da      	ldr	r2, [r3, #12]
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	429a      	cmp	r2, r3
 800c32a:	d207      	bcs.n	800c33c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	689a      	ldr	r2, [r3, #8]
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c334:	425b      	negs	r3, r3
 800c336:	441a      	add	r2, r3
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	2b02      	cmp	r3, #2
 800c340:	d105      	bne.n	800c34e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c342:	693b      	ldr	r3, [r7, #16]
 800c344:	2b00      	cmp	r3, #0
 800c346:	d002      	beq.n	800c34e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c348:	693b      	ldr	r3, [r7, #16]
 800c34a:	3b01      	subs	r3, #1
 800c34c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c34e:	693b      	ldr	r3, [r7, #16]
 800c350:	1c5a      	adds	r2, r3, #1
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c356:	697b      	ldr	r3, [r7, #20]
}
 800c358:	4618      	mov	r0, r3
 800c35a:	3718      	adds	r7, #24
 800c35c:	46bd      	mov	sp, r7
 800c35e:	bd80      	pop	{r7, pc}

0800c360 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c360:	b580      	push	{r7, lr}
 800c362:	b082      	sub	sp, #8
 800c364:	af00      	add	r7, sp, #0
 800c366:	6078      	str	r0, [r7, #4]
 800c368:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d018      	beq.n	800c3a4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	68da      	ldr	r2, [r3, #12]
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c37a:	441a      	add	r2, r3
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	68da      	ldr	r2, [r3, #12]
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	689b      	ldr	r3, [r3, #8]
 800c388:	429a      	cmp	r2, r3
 800c38a:	d303      	bcc.n	800c394 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	681a      	ldr	r2, [r3, #0]
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	68d9      	ldr	r1, [r3, #12]
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c39c:	461a      	mov	r2, r3
 800c39e:	6838      	ldr	r0, [r7, #0]
 800c3a0:	f001 fde6 	bl	800df70 <memcpy>
	}
}
 800c3a4:	bf00      	nop
 800c3a6:	3708      	adds	r7, #8
 800c3a8:	46bd      	mov	sp, r7
 800c3aa:	bd80      	pop	{r7, pc}

0800c3ac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c3ac:	b580      	push	{r7, lr}
 800c3ae:	b084      	sub	sp, #16
 800c3b0:	af00      	add	r7, sp, #0
 800c3b2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c3b4:	f001 faea 	bl	800d98c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c3be:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c3c0:	e011      	b.n	800c3e6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d012      	beq.n	800c3f0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	3324      	adds	r3, #36	; 0x24
 800c3ce:	4618      	mov	r0, r3
 800c3d0:	f000 fdc8 	bl	800cf64 <xTaskRemoveFromEventList>
 800c3d4:	4603      	mov	r3, r0
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d001      	beq.n	800c3de <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c3da:	f000 fea3 	bl	800d124 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c3de:	7bfb      	ldrb	r3, [r7, #15]
 800c3e0:	3b01      	subs	r3, #1
 800c3e2:	b2db      	uxtb	r3, r3
 800c3e4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c3e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	dce9      	bgt.n	800c3c2 <prvUnlockQueue+0x16>
 800c3ee:	e000      	b.n	800c3f2 <prvUnlockQueue+0x46>
					break;
 800c3f0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	22ff      	movs	r2, #255	; 0xff
 800c3f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c3fa:	f001 fafb 	bl	800d9f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c3fe:	f001 fac5 	bl	800d98c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c408:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c40a:	e011      	b.n	800c430 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	691b      	ldr	r3, [r3, #16]
 800c410:	2b00      	cmp	r3, #0
 800c412:	d012      	beq.n	800c43a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	3310      	adds	r3, #16
 800c418:	4618      	mov	r0, r3
 800c41a:	f000 fda3 	bl	800cf64 <xTaskRemoveFromEventList>
 800c41e:	4603      	mov	r3, r0
 800c420:	2b00      	cmp	r3, #0
 800c422:	d001      	beq.n	800c428 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c424:	f000 fe7e 	bl	800d124 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c428:	7bbb      	ldrb	r3, [r7, #14]
 800c42a:	3b01      	subs	r3, #1
 800c42c:	b2db      	uxtb	r3, r3
 800c42e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c430:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c434:	2b00      	cmp	r3, #0
 800c436:	dce9      	bgt.n	800c40c <prvUnlockQueue+0x60>
 800c438:	e000      	b.n	800c43c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c43a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	22ff      	movs	r2, #255	; 0xff
 800c440:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c444:	f001 fad6 	bl	800d9f4 <vPortExitCritical>
}
 800c448:	bf00      	nop
 800c44a:	3710      	adds	r7, #16
 800c44c:	46bd      	mov	sp, r7
 800c44e:	bd80      	pop	{r7, pc}

0800c450 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c450:	b580      	push	{r7, lr}
 800c452:	b084      	sub	sp, #16
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c458:	f001 fa98 	bl	800d98c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c460:	2b00      	cmp	r3, #0
 800c462:	d102      	bne.n	800c46a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c464:	2301      	movs	r3, #1
 800c466:	60fb      	str	r3, [r7, #12]
 800c468:	e001      	b.n	800c46e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c46a:	2300      	movs	r3, #0
 800c46c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c46e:	f001 fac1 	bl	800d9f4 <vPortExitCritical>

	return xReturn;
 800c472:	68fb      	ldr	r3, [r7, #12]
}
 800c474:	4618      	mov	r0, r3
 800c476:	3710      	adds	r7, #16
 800c478:	46bd      	mov	sp, r7
 800c47a:	bd80      	pop	{r7, pc}

0800c47c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c47c:	b580      	push	{r7, lr}
 800c47e:	b084      	sub	sp, #16
 800c480:	af00      	add	r7, sp, #0
 800c482:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c484:	f001 fa82 	bl	800d98c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c490:	429a      	cmp	r2, r3
 800c492:	d102      	bne.n	800c49a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c494:	2301      	movs	r3, #1
 800c496:	60fb      	str	r3, [r7, #12]
 800c498:	e001      	b.n	800c49e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c49a:	2300      	movs	r3, #0
 800c49c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c49e:	f001 faa9 	bl	800d9f4 <vPortExitCritical>

	return xReturn;
 800c4a2:	68fb      	ldr	r3, [r7, #12]
}
 800c4a4:	4618      	mov	r0, r3
 800c4a6:	3710      	adds	r7, #16
 800c4a8:	46bd      	mov	sp, r7
 800c4aa:	bd80      	pop	{r7, pc}

0800c4ac <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c4ac:	b580      	push	{r7, lr}
 800c4ae:	b08e      	sub	sp, #56	; 0x38
 800c4b0:	af04      	add	r7, sp, #16
 800c4b2:	60f8      	str	r0, [r7, #12]
 800c4b4:	60b9      	str	r1, [r7, #8]
 800c4b6:	607a      	str	r2, [r7, #4]
 800c4b8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c4ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d10c      	bne.n	800c4da <xTaskCreateStatic+0x2e>
	__asm volatile
 800c4c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4c4:	b672      	cpsid	i
 800c4c6:	f383 8811 	msr	BASEPRI, r3
 800c4ca:	f3bf 8f6f 	isb	sy
 800c4ce:	f3bf 8f4f 	dsb	sy
 800c4d2:	b662      	cpsie	i
 800c4d4:	623b      	str	r3, [r7, #32]
}
 800c4d6:	bf00      	nop
 800c4d8:	e7fe      	b.n	800c4d8 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800c4da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d10c      	bne.n	800c4fa <xTaskCreateStatic+0x4e>
	__asm volatile
 800c4e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4e4:	b672      	cpsid	i
 800c4e6:	f383 8811 	msr	BASEPRI, r3
 800c4ea:	f3bf 8f6f 	isb	sy
 800c4ee:	f3bf 8f4f 	dsb	sy
 800c4f2:	b662      	cpsie	i
 800c4f4:	61fb      	str	r3, [r7, #28]
}
 800c4f6:	bf00      	nop
 800c4f8:	e7fe      	b.n	800c4f8 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c4fa:	23b4      	movs	r3, #180	; 0xb4
 800c4fc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c4fe:	693b      	ldr	r3, [r7, #16]
 800c500:	2bb4      	cmp	r3, #180	; 0xb4
 800c502:	d00c      	beq.n	800c51e <xTaskCreateStatic+0x72>
	__asm volatile
 800c504:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c508:	b672      	cpsid	i
 800c50a:	f383 8811 	msr	BASEPRI, r3
 800c50e:	f3bf 8f6f 	isb	sy
 800c512:	f3bf 8f4f 	dsb	sy
 800c516:	b662      	cpsie	i
 800c518:	61bb      	str	r3, [r7, #24]
}
 800c51a:	bf00      	nop
 800c51c:	e7fe      	b.n	800c51c <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c51e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c522:	2b00      	cmp	r3, #0
 800c524:	d01e      	beq.n	800c564 <xTaskCreateStatic+0xb8>
 800c526:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d01b      	beq.n	800c564 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c52c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c52e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c532:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c534:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c538:	2202      	movs	r2, #2
 800c53a:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c53e:	2300      	movs	r3, #0
 800c540:	9303      	str	r3, [sp, #12]
 800c542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c544:	9302      	str	r3, [sp, #8]
 800c546:	f107 0314 	add.w	r3, r7, #20
 800c54a:	9301      	str	r3, [sp, #4]
 800c54c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c54e:	9300      	str	r3, [sp, #0]
 800c550:	683b      	ldr	r3, [r7, #0]
 800c552:	687a      	ldr	r2, [r7, #4]
 800c554:	68b9      	ldr	r1, [r7, #8]
 800c556:	68f8      	ldr	r0, [r7, #12]
 800c558:	f000 f850 	bl	800c5fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c55c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c55e:	f000 f8ed 	bl	800c73c <prvAddNewTaskToReadyList>
 800c562:	e001      	b.n	800c568 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800c564:	2300      	movs	r3, #0
 800c566:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c568:	697b      	ldr	r3, [r7, #20]
	}
 800c56a:	4618      	mov	r0, r3
 800c56c:	3728      	adds	r7, #40	; 0x28
 800c56e:	46bd      	mov	sp, r7
 800c570:	bd80      	pop	{r7, pc}

0800c572 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c572:	b580      	push	{r7, lr}
 800c574:	b08c      	sub	sp, #48	; 0x30
 800c576:	af04      	add	r7, sp, #16
 800c578:	60f8      	str	r0, [r7, #12]
 800c57a:	60b9      	str	r1, [r7, #8]
 800c57c:	603b      	str	r3, [r7, #0]
 800c57e:	4613      	mov	r3, r2
 800c580:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c582:	88fb      	ldrh	r3, [r7, #6]
 800c584:	009b      	lsls	r3, r3, #2
 800c586:	4618      	mov	r0, r3
 800c588:	f001 fae8 	bl	800db5c <pvPortMalloc>
 800c58c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c58e:	697b      	ldr	r3, [r7, #20]
 800c590:	2b00      	cmp	r3, #0
 800c592:	d00e      	beq.n	800c5b2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c594:	20b4      	movs	r0, #180	; 0xb4
 800c596:	f001 fae1 	bl	800db5c <pvPortMalloc>
 800c59a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c59c:	69fb      	ldr	r3, [r7, #28]
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d003      	beq.n	800c5aa <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c5a2:	69fb      	ldr	r3, [r7, #28]
 800c5a4:	697a      	ldr	r2, [r7, #20]
 800c5a6:	631a      	str	r2, [r3, #48]	; 0x30
 800c5a8:	e005      	b.n	800c5b6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c5aa:	6978      	ldr	r0, [r7, #20]
 800c5ac:	f001 fba0 	bl	800dcf0 <vPortFree>
 800c5b0:	e001      	b.n	800c5b6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c5b2:	2300      	movs	r3, #0
 800c5b4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c5b6:	69fb      	ldr	r3, [r7, #28]
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d017      	beq.n	800c5ec <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c5bc:	69fb      	ldr	r3, [r7, #28]
 800c5be:	2200      	movs	r2, #0
 800c5c0:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c5c4:	88fa      	ldrh	r2, [r7, #6]
 800c5c6:	2300      	movs	r3, #0
 800c5c8:	9303      	str	r3, [sp, #12]
 800c5ca:	69fb      	ldr	r3, [r7, #28]
 800c5cc:	9302      	str	r3, [sp, #8]
 800c5ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5d0:	9301      	str	r3, [sp, #4]
 800c5d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5d4:	9300      	str	r3, [sp, #0]
 800c5d6:	683b      	ldr	r3, [r7, #0]
 800c5d8:	68b9      	ldr	r1, [r7, #8]
 800c5da:	68f8      	ldr	r0, [r7, #12]
 800c5dc:	f000 f80e 	bl	800c5fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c5e0:	69f8      	ldr	r0, [r7, #28]
 800c5e2:	f000 f8ab 	bl	800c73c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c5e6:	2301      	movs	r3, #1
 800c5e8:	61bb      	str	r3, [r7, #24]
 800c5ea:	e002      	b.n	800c5f2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c5ec:	f04f 33ff 	mov.w	r3, #4294967295
 800c5f0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c5f2:	69bb      	ldr	r3, [r7, #24]
	}
 800c5f4:	4618      	mov	r0, r3
 800c5f6:	3720      	adds	r7, #32
 800c5f8:	46bd      	mov	sp, r7
 800c5fa:	bd80      	pop	{r7, pc}

0800c5fc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c5fc:	b580      	push	{r7, lr}
 800c5fe:	b088      	sub	sp, #32
 800c600:	af00      	add	r7, sp, #0
 800c602:	60f8      	str	r0, [r7, #12]
 800c604:	60b9      	str	r1, [r7, #8]
 800c606:	607a      	str	r2, [r7, #4]
 800c608:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c60a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c60c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c60e:	6879      	ldr	r1, [r7, #4]
 800c610:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800c614:	440b      	add	r3, r1
 800c616:	009b      	lsls	r3, r3, #2
 800c618:	4413      	add	r3, r2
 800c61a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c61c:	69bb      	ldr	r3, [r7, #24]
 800c61e:	f023 0307 	bic.w	r3, r3, #7
 800c622:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c624:	69bb      	ldr	r3, [r7, #24]
 800c626:	f003 0307 	and.w	r3, r3, #7
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d00c      	beq.n	800c648 <prvInitialiseNewTask+0x4c>
	__asm volatile
 800c62e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c632:	b672      	cpsid	i
 800c634:	f383 8811 	msr	BASEPRI, r3
 800c638:	f3bf 8f6f 	isb	sy
 800c63c:	f3bf 8f4f 	dsb	sy
 800c640:	b662      	cpsie	i
 800c642:	617b      	str	r3, [r7, #20]
}
 800c644:	bf00      	nop
 800c646:	e7fe      	b.n	800c646 <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c648:	68bb      	ldr	r3, [r7, #8]
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d01f      	beq.n	800c68e <prvInitialiseNewTask+0x92>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c64e:	2300      	movs	r3, #0
 800c650:	61fb      	str	r3, [r7, #28]
 800c652:	e012      	b.n	800c67a <prvInitialiseNewTask+0x7e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c654:	68ba      	ldr	r2, [r7, #8]
 800c656:	69fb      	ldr	r3, [r7, #28]
 800c658:	4413      	add	r3, r2
 800c65a:	7819      	ldrb	r1, [r3, #0]
 800c65c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c65e:	69fb      	ldr	r3, [r7, #28]
 800c660:	4413      	add	r3, r2
 800c662:	3334      	adds	r3, #52	; 0x34
 800c664:	460a      	mov	r2, r1
 800c666:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c668:	68ba      	ldr	r2, [r7, #8]
 800c66a:	69fb      	ldr	r3, [r7, #28]
 800c66c:	4413      	add	r3, r2
 800c66e:	781b      	ldrb	r3, [r3, #0]
 800c670:	2b00      	cmp	r3, #0
 800c672:	d006      	beq.n	800c682 <prvInitialiseNewTask+0x86>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c674:	69fb      	ldr	r3, [r7, #28]
 800c676:	3301      	adds	r3, #1
 800c678:	61fb      	str	r3, [r7, #28]
 800c67a:	69fb      	ldr	r3, [r7, #28]
 800c67c:	2b0f      	cmp	r3, #15
 800c67e:	d9e9      	bls.n	800c654 <prvInitialiseNewTask+0x58>
 800c680:	e000      	b.n	800c684 <prvInitialiseNewTask+0x88>
			{
				break;
 800c682:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c686:	2200      	movs	r2, #0
 800c688:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c68c:	e003      	b.n	800c696 <prvInitialiseNewTask+0x9a>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c68e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c690:	2200      	movs	r2, #0
 800c692:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c698:	2b06      	cmp	r3, #6
 800c69a:	d901      	bls.n	800c6a0 <prvInitialiseNewTask+0xa4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c69c:	2306      	movs	r3, #6
 800c69e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c6a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c6a4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c6a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c6aa:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800c6ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6ae:	2200      	movs	r2, #0
 800c6b0:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c6b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6b4:	3304      	adds	r3, #4
 800c6b6:	4618      	mov	r0, r3
 800c6b8:	f7ff f8bb 	bl	800b832 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c6bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6be:	3318      	adds	r3, #24
 800c6c0:	4618      	mov	r0, r3
 800c6c2:	f7ff f8b6 	bl	800b832 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c6c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c6ca:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c6cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6ce:	f1c3 0207 	rsb	r2, r3, #7
 800c6d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6d4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c6d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c6da:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c6dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6de:	2200      	movs	r2, #0
 800c6e0:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c6e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6e6:	2200      	movs	r2, #0
 800c6e8:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c6ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6ee:	334c      	adds	r3, #76	; 0x4c
 800c6f0:	2260      	movs	r2, #96	; 0x60
 800c6f2:	2100      	movs	r1, #0
 800c6f4:	4618      	mov	r0, r3
 800c6f6:	f001 fc49 	bl	800df8c <memset>
 800c6fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6fc:	4a0c      	ldr	r2, [pc, #48]	; (800c730 <prvInitialiseNewTask+0x134>)
 800c6fe:	651a      	str	r2, [r3, #80]	; 0x50
 800c700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c702:	4a0c      	ldr	r2, [pc, #48]	; (800c734 <prvInitialiseNewTask+0x138>)
 800c704:	655a      	str	r2, [r3, #84]	; 0x54
 800c706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c708:	4a0b      	ldr	r2, [pc, #44]	; (800c738 <prvInitialiseNewTask+0x13c>)
 800c70a:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c70c:	683a      	ldr	r2, [r7, #0]
 800c70e:	68f9      	ldr	r1, [r7, #12]
 800c710:	69b8      	ldr	r0, [r7, #24]
 800c712:	f001 f82f 	bl	800d774 <pxPortInitialiseStack>
 800c716:	4602      	mov	r2, r0
 800c718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c71a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c71c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d002      	beq.n	800c728 <prvInitialiseNewTask+0x12c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c722:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c724:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c726:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c728:	bf00      	nop
 800c72a:	3720      	adds	r7, #32
 800c72c:	46bd      	mov	sp, r7
 800c72e:	bd80      	pop	{r7, pc}
 800c730:	080343b0 	.word	0x080343b0
 800c734:	080343d0 	.word	0x080343d0
 800c738:	08034390 	.word	0x08034390

0800c73c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c73c:	b580      	push	{r7, lr}
 800c73e:	b082      	sub	sp, #8
 800c740:	af00      	add	r7, sp, #0
 800c742:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c744:	f001 f922 	bl	800d98c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c748:	4b2a      	ldr	r3, [pc, #168]	; (800c7f4 <prvAddNewTaskToReadyList+0xb8>)
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	3301      	adds	r3, #1
 800c74e:	4a29      	ldr	r2, [pc, #164]	; (800c7f4 <prvAddNewTaskToReadyList+0xb8>)
 800c750:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c752:	4b29      	ldr	r3, [pc, #164]	; (800c7f8 <prvAddNewTaskToReadyList+0xbc>)
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	2b00      	cmp	r3, #0
 800c758:	d109      	bne.n	800c76e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c75a:	4a27      	ldr	r2, [pc, #156]	; (800c7f8 <prvAddNewTaskToReadyList+0xbc>)
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c760:	4b24      	ldr	r3, [pc, #144]	; (800c7f4 <prvAddNewTaskToReadyList+0xb8>)
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	2b01      	cmp	r3, #1
 800c766:	d110      	bne.n	800c78a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c768:	f000 fd00 	bl	800d16c <prvInitialiseTaskLists>
 800c76c:	e00d      	b.n	800c78a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c76e:	4b23      	ldr	r3, [pc, #140]	; (800c7fc <prvAddNewTaskToReadyList+0xc0>)
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	2b00      	cmp	r3, #0
 800c774:	d109      	bne.n	800c78a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c776:	4b20      	ldr	r3, [pc, #128]	; (800c7f8 <prvAddNewTaskToReadyList+0xbc>)
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c780:	429a      	cmp	r2, r3
 800c782:	d802      	bhi.n	800c78a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c784:	4a1c      	ldr	r2, [pc, #112]	; (800c7f8 <prvAddNewTaskToReadyList+0xbc>)
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c78a:	4b1d      	ldr	r3, [pc, #116]	; (800c800 <prvAddNewTaskToReadyList+0xc4>)
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	3301      	adds	r3, #1
 800c790:	4a1b      	ldr	r2, [pc, #108]	; (800c800 <prvAddNewTaskToReadyList+0xc4>)
 800c792:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c798:	2201      	movs	r2, #1
 800c79a:	409a      	lsls	r2, r3
 800c79c:	4b19      	ldr	r3, [pc, #100]	; (800c804 <prvAddNewTaskToReadyList+0xc8>)
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	4313      	orrs	r3, r2
 800c7a2:	4a18      	ldr	r2, [pc, #96]	; (800c804 <prvAddNewTaskToReadyList+0xc8>)
 800c7a4:	6013      	str	r3, [r2, #0]
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7aa:	4613      	mov	r3, r2
 800c7ac:	009b      	lsls	r3, r3, #2
 800c7ae:	4413      	add	r3, r2
 800c7b0:	009b      	lsls	r3, r3, #2
 800c7b2:	4a15      	ldr	r2, [pc, #84]	; (800c808 <prvAddNewTaskToReadyList+0xcc>)
 800c7b4:	441a      	add	r2, r3
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	3304      	adds	r3, #4
 800c7ba:	4619      	mov	r1, r3
 800c7bc:	4610      	mov	r0, r2
 800c7be:	f7ff f845 	bl	800b84c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c7c2:	f001 f917 	bl	800d9f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c7c6:	4b0d      	ldr	r3, [pc, #52]	; (800c7fc <prvAddNewTaskToReadyList+0xc0>)
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d00e      	beq.n	800c7ec <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c7ce:	4b0a      	ldr	r3, [pc, #40]	; (800c7f8 <prvAddNewTaskToReadyList+0xbc>)
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7d8:	429a      	cmp	r2, r3
 800c7da:	d207      	bcs.n	800c7ec <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c7dc:	4b0b      	ldr	r3, [pc, #44]	; (800c80c <prvAddNewTaskToReadyList+0xd0>)
 800c7de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c7e2:	601a      	str	r2, [r3, #0]
 800c7e4:	f3bf 8f4f 	dsb	sy
 800c7e8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c7ec:	bf00      	nop
 800c7ee:	3708      	adds	r7, #8
 800c7f0:	46bd      	mov	sp, r7
 800c7f2:	bd80      	pop	{r7, pc}
 800c7f4:	200006a8 	.word	0x200006a8
 800c7f8:	200005a8 	.word	0x200005a8
 800c7fc:	200006b4 	.word	0x200006b4
 800c800:	200006c4 	.word	0x200006c4
 800c804:	200006b0 	.word	0x200006b0
 800c808:	200005ac 	.word	0x200005ac
 800c80c:	e000ed04 	.word	0xe000ed04

0800c810 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800c810:	b580      	push	{r7, lr}
 800c812:	b084      	sub	sp, #16
 800c814:	af00      	add	r7, sp, #0
 800c816:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800c818:	f001 f8b8 	bl	800d98c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d102      	bne.n	800c828 <vTaskDelete+0x18>
 800c822:	4b3a      	ldr	r3, [pc, #232]	; (800c90c <vTaskDelete+0xfc>)
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	e000      	b.n	800c82a <vTaskDelete+0x1a>
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	3304      	adds	r3, #4
 800c830:	4618      	mov	r0, r3
 800c832:	f7ff f868 	bl	800b906 <uxListRemove>
 800c836:	4603      	mov	r3, r0
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d115      	bne.n	800c868 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c840:	4933      	ldr	r1, [pc, #204]	; (800c910 <vTaskDelete+0x100>)
 800c842:	4613      	mov	r3, r2
 800c844:	009b      	lsls	r3, r3, #2
 800c846:	4413      	add	r3, r2
 800c848:	009b      	lsls	r3, r3, #2
 800c84a:	440b      	add	r3, r1
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d10a      	bne.n	800c868 <vTaskDelete+0x58>
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c856:	2201      	movs	r2, #1
 800c858:	fa02 f303 	lsl.w	r3, r2, r3
 800c85c:	43da      	mvns	r2, r3
 800c85e:	4b2d      	ldr	r3, [pc, #180]	; (800c914 <vTaskDelete+0x104>)
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	4013      	ands	r3, r2
 800c864:	4a2b      	ldr	r2, [pc, #172]	; (800c914 <vTaskDelete+0x104>)
 800c866:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d004      	beq.n	800c87a <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	3318      	adds	r3, #24
 800c874:	4618      	mov	r0, r3
 800c876:	f7ff f846 	bl	800b906 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800c87a:	4b27      	ldr	r3, [pc, #156]	; (800c918 <vTaskDelete+0x108>)
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	3301      	adds	r3, #1
 800c880:	4a25      	ldr	r2, [pc, #148]	; (800c918 <vTaskDelete+0x108>)
 800c882:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800c884:	4b21      	ldr	r3, [pc, #132]	; (800c90c <vTaskDelete+0xfc>)
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	68fa      	ldr	r2, [r7, #12]
 800c88a:	429a      	cmp	r2, r3
 800c88c:	d10b      	bne.n	800c8a6 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	3304      	adds	r3, #4
 800c892:	4619      	mov	r1, r3
 800c894:	4821      	ldr	r0, [pc, #132]	; (800c91c <vTaskDelete+0x10c>)
 800c896:	f7fe ffd9 	bl	800b84c <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800c89a:	4b21      	ldr	r3, [pc, #132]	; (800c920 <vTaskDelete+0x110>)
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	3301      	adds	r3, #1
 800c8a0:	4a1f      	ldr	r2, [pc, #124]	; (800c920 <vTaskDelete+0x110>)
 800c8a2:	6013      	str	r3, [r2, #0]
 800c8a4:	e009      	b.n	800c8ba <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800c8a6:	4b1f      	ldr	r3, [pc, #124]	; (800c924 <vTaskDelete+0x114>)
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	3b01      	subs	r3, #1
 800c8ac:	4a1d      	ldr	r2, [pc, #116]	; (800c924 <vTaskDelete+0x114>)
 800c8ae:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800c8b0:	68f8      	ldr	r0, [r7, #12]
 800c8b2:	f000 fcc9 	bl	800d248 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800c8b6:	f000 fcfd 	bl	800d2b4 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800c8ba:	f001 f89b 	bl	800d9f4 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800c8be:	4b1a      	ldr	r3, [pc, #104]	; (800c928 <vTaskDelete+0x118>)
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d01d      	beq.n	800c902 <vTaskDelete+0xf2>
		{
			if( pxTCB == pxCurrentTCB )
 800c8c6:	4b11      	ldr	r3, [pc, #68]	; (800c90c <vTaskDelete+0xfc>)
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	68fa      	ldr	r2, [r7, #12]
 800c8cc:	429a      	cmp	r2, r3
 800c8ce:	d118      	bne.n	800c902 <vTaskDelete+0xf2>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800c8d0:	4b16      	ldr	r3, [pc, #88]	; (800c92c <vTaskDelete+0x11c>)
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d00c      	beq.n	800c8f2 <vTaskDelete+0xe2>
	__asm volatile
 800c8d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8dc:	b672      	cpsid	i
 800c8de:	f383 8811 	msr	BASEPRI, r3
 800c8e2:	f3bf 8f6f 	isb	sy
 800c8e6:	f3bf 8f4f 	dsb	sy
 800c8ea:	b662      	cpsie	i
 800c8ec:	60bb      	str	r3, [r7, #8]
}
 800c8ee:	bf00      	nop
 800c8f0:	e7fe      	b.n	800c8f0 <vTaskDelete+0xe0>
				portYIELD_WITHIN_API();
 800c8f2:	4b0f      	ldr	r3, [pc, #60]	; (800c930 <vTaskDelete+0x120>)
 800c8f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c8f8:	601a      	str	r2, [r3, #0]
 800c8fa:	f3bf 8f4f 	dsb	sy
 800c8fe:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c902:	bf00      	nop
 800c904:	3710      	adds	r7, #16
 800c906:	46bd      	mov	sp, r7
 800c908:	bd80      	pop	{r7, pc}
 800c90a:	bf00      	nop
 800c90c:	200005a8 	.word	0x200005a8
 800c910:	200005ac 	.word	0x200005ac
 800c914:	200006b0 	.word	0x200006b0
 800c918:	200006c4 	.word	0x200006c4
 800c91c:	2000067c 	.word	0x2000067c
 800c920:	20000690 	.word	0x20000690
 800c924:	200006a8 	.word	0x200006a8
 800c928:	200006b4 	.word	0x200006b4
 800c92c:	200006d0 	.word	0x200006d0
 800c930:	e000ed04 	.word	0xe000ed04

0800c934 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800c934:	b580      	push	{r7, lr}
 800c936:	b08a      	sub	sp, #40	; 0x28
 800c938:	af00      	add	r7, sp, #0
 800c93a:	6078      	str	r0, [r7, #4]
 800c93c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800c93e:	2300      	movs	r3, #0
 800c940:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	2b00      	cmp	r3, #0
 800c946:	d10c      	bne.n	800c962 <vTaskDelayUntil+0x2e>
	__asm volatile
 800c948:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c94c:	b672      	cpsid	i
 800c94e:	f383 8811 	msr	BASEPRI, r3
 800c952:	f3bf 8f6f 	isb	sy
 800c956:	f3bf 8f4f 	dsb	sy
 800c95a:	b662      	cpsie	i
 800c95c:	617b      	str	r3, [r7, #20]
}
 800c95e:	bf00      	nop
 800c960:	e7fe      	b.n	800c960 <vTaskDelayUntil+0x2c>
		configASSERT( ( xTimeIncrement > 0U ) );
 800c962:	683b      	ldr	r3, [r7, #0]
 800c964:	2b00      	cmp	r3, #0
 800c966:	d10c      	bne.n	800c982 <vTaskDelayUntil+0x4e>
	__asm volatile
 800c968:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c96c:	b672      	cpsid	i
 800c96e:	f383 8811 	msr	BASEPRI, r3
 800c972:	f3bf 8f6f 	isb	sy
 800c976:	f3bf 8f4f 	dsb	sy
 800c97a:	b662      	cpsie	i
 800c97c:	613b      	str	r3, [r7, #16]
}
 800c97e:	bf00      	nop
 800c980:	e7fe      	b.n	800c980 <vTaskDelayUntil+0x4c>
		configASSERT( uxSchedulerSuspended == 0 );
 800c982:	4b2b      	ldr	r3, [pc, #172]	; (800ca30 <vTaskDelayUntil+0xfc>)
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	2b00      	cmp	r3, #0
 800c988:	d00c      	beq.n	800c9a4 <vTaskDelayUntil+0x70>
	__asm volatile
 800c98a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c98e:	b672      	cpsid	i
 800c990:	f383 8811 	msr	BASEPRI, r3
 800c994:	f3bf 8f6f 	isb	sy
 800c998:	f3bf 8f4f 	dsb	sy
 800c99c:	b662      	cpsie	i
 800c99e:	60fb      	str	r3, [r7, #12]
}
 800c9a0:	bf00      	nop
 800c9a2:	e7fe      	b.n	800c9a2 <vTaskDelayUntil+0x6e>

		vTaskSuspendAll();
 800c9a4:	f000 f8ee 	bl	800cb84 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800c9a8:	4b22      	ldr	r3, [pc, #136]	; (800ca34 <vTaskDelayUntil+0x100>)
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	683a      	ldr	r2, [r7, #0]
 800c9b4:	4413      	add	r3, r2
 800c9b6:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	6a3a      	ldr	r2, [r7, #32]
 800c9be:	429a      	cmp	r2, r3
 800c9c0:	d20b      	bcs.n	800c9da <vTaskDelayUntil+0xa6>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	69fa      	ldr	r2, [r7, #28]
 800c9c8:	429a      	cmp	r2, r3
 800c9ca:	d211      	bcs.n	800c9f0 <vTaskDelayUntil+0xbc>
 800c9cc:	69fa      	ldr	r2, [r7, #28]
 800c9ce:	6a3b      	ldr	r3, [r7, #32]
 800c9d0:	429a      	cmp	r2, r3
 800c9d2:	d90d      	bls.n	800c9f0 <vTaskDelayUntil+0xbc>
				{
					xShouldDelay = pdTRUE;
 800c9d4:	2301      	movs	r3, #1
 800c9d6:	627b      	str	r3, [r7, #36]	; 0x24
 800c9d8:	e00a      	b.n	800c9f0 <vTaskDelayUntil+0xbc>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	69fa      	ldr	r2, [r7, #28]
 800c9e0:	429a      	cmp	r2, r3
 800c9e2:	d303      	bcc.n	800c9ec <vTaskDelayUntil+0xb8>
 800c9e4:	69fa      	ldr	r2, [r7, #28]
 800c9e6:	6a3b      	ldr	r3, [r7, #32]
 800c9e8:	429a      	cmp	r2, r3
 800c9ea:	d901      	bls.n	800c9f0 <vTaskDelayUntil+0xbc>
				{
					xShouldDelay = pdTRUE;
 800c9ec:	2301      	movs	r3, #1
 800c9ee:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	69fa      	ldr	r2, [r7, #28]
 800c9f4:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800c9f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d006      	beq.n	800ca0a <vTaskDelayUntil+0xd6>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800c9fc:	69fa      	ldr	r2, [r7, #28]
 800c9fe:	6a3b      	ldr	r3, [r7, #32]
 800ca00:	1ad3      	subs	r3, r2, r3
 800ca02:	2100      	movs	r1, #0
 800ca04:	4618      	mov	r0, r3
 800ca06:	f000 fe4f 	bl	800d6a8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800ca0a:	f000 f8c9 	bl	800cba0 <xTaskResumeAll>
 800ca0e:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ca10:	69bb      	ldr	r3, [r7, #24]
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	d107      	bne.n	800ca26 <vTaskDelayUntil+0xf2>
		{
			portYIELD_WITHIN_API();
 800ca16:	4b08      	ldr	r3, [pc, #32]	; (800ca38 <vTaskDelayUntil+0x104>)
 800ca18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ca1c:	601a      	str	r2, [r3, #0]
 800ca1e:	f3bf 8f4f 	dsb	sy
 800ca22:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ca26:	bf00      	nop
 800ca28:	3728      	adds	r7, #40	; 0x28
 800ca2a:	46bd      	mov	sp, r7
 800ca2c:	bd80      	pop	{r7, pc}
 800ca2e:	bf00      	nop
 800ca30:	200006d0 	.word	0x200006d0
 800ca34:	200006ac 	.word	0x200006ac
 800ca38:	e000ed04 	.word	0xe000ed04

0800ca3c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ca3c:	b580      	push	{r7, lr}
 800ca3e:	b084      	sub	sp, #16
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ca44:	2300      	movs	r3, #0
 800ca46:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d019      	beq.n	800ca82 <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ca4e:	4b14      	ldr	r3, [pc, #80]	; (800caa0 <vTaskDelay+0x64>)
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d00c      	beq.n	800ca70 <vTaskDelay+0x34>
	__asm volatile
 800ca56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca5a:	b672      	cpsid	i
 800ca5c:	f383 8811 	msr	BASEPRI, r3
 800ca60:	f3bf 8f6f 	isb	sy
 800ca64:	f3bf 8f4f 	dsb	sy
 800ca68:	b662      	cpsie	i
 800ca6a:	60bb      	str	r3, [r7, #8]
}
 800ca6c:	bf00      	nop
 800ca6e:	e7fe      	b.n	800ca6e <vTaskDelay+0x32>
			vTaskSuspendAll();
 800ca70:	f000 f888 	bl	800cb84 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ca74:	2100      	movs	r1, #0
 800ca76:	6878      	ldr	r0, [r7, #4]
 800ca78:	f000 fe16 	bl	800d6a8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ca7c:	f000 f890 	bl	800cba0 <xTaskResumeAll>
 800ca80:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d107      	bne.n	800ca98 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 800ca88:	4b06      	ldr	r3, [pc, #24]	; (800caa4 <vTaskDelay+0x68>)
 800ca8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ca8e:	601a      	str	r2, [r3, #0]
 800ca90:	f3bf 8f4f 	dsb	sy
 800ca94:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ca98:	bf00      	nop
 800ca9a:	3710      	adds	r7, #16
 800ca9c:	46bd      	mov	sp, r7
 800ca9e:	bd80      	pop	{r7, pc}
 800caa0:	200006d0 	.word	0x200006d0
 800caa4:	e000ed04 	.word	0xe000ed04

0800caa8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800caa8:	b580      	push	{r7, lr}
 800caaa:	b08a      	sub	sp, #40	; 0x28
 800caac:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800caae:	2300      	movs	r3, #0
 800cab0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800cab2:	2300      	movs	r3, #0
 800cab4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800cab6:	463a      	mov	r2, r7
 800cab8:	1d39      	adds	r1, r7, #4
 800caba:	f107 0308 	add.w	r3, r7, #8
 800cabe:	4618      	mov	r0, r3
 800cac0:	f7f3 fd22 	bl	8000508 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800cac4:	6839      	ldr	r1, [r7, #0]
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	68ba      	ldr	r2, [r7, #8]
 800caca:	9202      	str	r2, [sp, #8]
 800cacc:	9301      	str	r3, [sp, #4]
 800cace:	2300      	movs	r3, #0
 800cad0:	9300      	str	r3, [sp, #0]
 800cad2:	2300      	movs	r3, #0
 800cad4:	460a      	mov	r2, r1
 800cad6:	4923      	ldr	r1, [pc, #140]	; (800cb64 <vTaskStartScheduler+0xbc>)
 800cad8:	4823      	ldr	r0, [pc, #140]	; (800cb68 <vTaskStartScheduler+0xc0>)
 800cada:	f7ff fce7 	bl	800c4ac <xTaskCreateStatic>
 800cade:	4603      	mov	r3, r0
 800cae0:	4a22      	ldr	r2, [pc, #136]	; (800cb6c <vTaskStartScheduler+0xc4>)
 800cae2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800cae4:	4b21      	ldr	r3, [pc, #132]	; (800cb6c <vTaskStartScheduler+0xc4>)
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d002      	beq.n	800caf2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800caec:	2301      	movs	r3, #1
 800caee:	617b      	str	r3, [r7, #20]
 800caf0:	e001      	b.n	800caf6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800caf2:	2300      	movs	r3, #0
 800caf4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800caf6:	697b      	ldr	r3, [r7, #20]
 800caf8:	2b01      	cmp	r3, #1
 800cafa:	d11d      	bne.n	800cb38 <vTaskStartScheduler+0x90>
	__asm volatile
 800cafc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb00:	b672      	cpsid	i
 800cb02:	f383 8811 	msr	BASEPRI, r3
 800cb06:	f3bf 8f6f 	isb	sy
 800cb0a:	f3bf 8f4f 	dsb	sy
 800cb0e:	b662      	cpsie	i
 800cb10:	613b      	str	r3, [r7, #16]
}
 800cb12:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cb14:	4b16      	ldr	r3, [pc, #88]	; (800cb70 <vTaskStartScheduler+0xc8>)
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	334c      	adds	r3, #76	; 0x4c
 800cb1a:	4a16      	ldr	r2, [pc, #88]	; (800cb74 <vTaskStartScheduler+0xcc>)
 800cb1c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800cb1e:	4b16      	ldr	r3, [pc, #88]	; (800cb78 <vTaskStartScheduler+0xd0>)
 800cb20:	f04f 32ff 	mov.w	r2, #4294967295
 800cb24:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800cb26:	4b15      	ldr	r3, [pc, #84]	; (800cb7c <vTaskStartScheduler+0xd4>)
 800cb28:	2201      	movs	r2, #1
 800cb2a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800cb2c:	4b14      	ldr	r3, [pc, #80]	; (800cb80 <vTaskStartScheduler+0xd8>)
 800cb2e:	2200      	movs	r2, #0
 800cb30:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800cb32:	f000 fead 	bl	800d890 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800cb36:	e010      	b.n	800cb5a <vTaskStartScheduler+0xb2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800cb38:	697b      	ldr	r3, [r7, #20]
 800cb3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb3e:	d10c      	bne.n	800cb5a <vTaskStartScheduler+0xb2>
	__asm volatile
 800cb40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb44:	b672      	cpsid	i
 800cb46:	f383 8811 	msr	BASEPRI, r3
 800cb4a:	f3bf 8f6f 	isb	sy
 800cb4e:	f3bf 8f4f 	dsb	sy
 800cb52:	b662      	cpsie	i
 800cb54:	60fb      	str	r3, [r7, #12]
}
 800cb56:	bf00      	nop
 800cb58:	e7fe      	b.n	800cb58 <vTaskStartScheduler+0xb0>
}
 800cb5a:	bf00      	nop
 800cb5c:	3718      	adds	r7, #24
 800cb5e:	46bd      	mov	sp, r7
 800cb60:	bd80      	pop	{r7, pc}
 800cb62:	bf00      	nop
 800cb64:	0800e1f4 	.word	0x0800e1f4
 800cb68:	0800d13d 	.word	0x0800d13d
 800cb6c:	200006cc 	.word	0x200006cc
 800cb70:	200005a8 	.word	0x200005a8
 800cb74:	20000050 	.word	0x20000050
 800cb78:	200006c8 	.word	0x200006c8
 800cb7c:	200006b4 	.word	0x200006b4
 800cb80:	200006ac 	.word	0x200006ac

0800cb84 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800cb84:	b480      	push	{r7}
 800cb86:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800cb88:	4b04      	ldr	r3, [pc, #16]	; (800cb9c <vTaskSuspendAll+0x18>)
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	3301      	adds	r3, #1
 800cb8e:	4a03      	ldr	r2, [pc, #12]	; (800cb9c <vTaskSuspendAll+0x18>)
 800cb90:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800cb92:	bf00      	nop
 800cb94:	46bd      	mov	sp, r7
 800cb96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb9a:	4770      	bx	lr
 800cb9c:	200006d0 	.word	0x200006d0

0800cba0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800cba0:	b580      	push	{r7, lr}
 800cba2:	b084      	sub	sp, #16
 800cba4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800cba6:	2300      	movs	r3, #0
 800cba8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800cbaa:	2300      	movs	r3, #0
 800cbac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800cbae:	4b42      	ldr	r3, [pc, #264]	; (800ccb8 <xTaskResumeAll+0x118>)
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d10c      	bne.n	800cbd0 <xTaskResumeAll+0x30>
	__asm volatile
 800cbb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbba:	b672      	cpsid	i
 800cbbc:	f383 8811 	msr	BASEPRI, r3
 800cbc0:	f3bf 8f6f 	isb	sy
 800cbc4:	f3bf 8f4f 	dsb	sy
 800cbc8:	b662      	cpsie	i
 800cbca:	603b      	str	r3, [r7, #0]
}
 800cbcc:	bf00      	nop
 800cbce:	e7fe      	b.n	800cbce <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800cbd0:	f000 fedc 	bl	800d98c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800cbd4:	4b38      	ldr	r3, [pc, #224]	; (800ccb8 <xTaskResumeAll+0x118>)
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	3b01      	subs	r3, #1
 800cbda:	4a37      	ldr	r2, [pc, #220]	; (800ccb8 <xTaskResumeAll+0x118>)
 800cbdc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cbde:	4b36      	ldr	r3, [pc, #216]	; (800ccb8 <xTaskResumeAll+0x118>)
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d161      	bne.n	800ccaa <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800cbe6:	4b35      	ldr	r3, [pc, #212]	; (800ccbc <xTaskResumeAll+0x11c>)
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d05d      	beq.n	800ccaa <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cbee:	e02e      	b.n	800cc4e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cbf0:	4b33      	ldr	r3, [pc, #204]	; (800ccc0 <xTaskResumeAll+0x120>)
 800cbf2:	68db      	ldr	r3, [r3, #12]
 800cbf4:	68db      	ldr	r3, [r3, #12]
 800cbf6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	3318      	adds	r3, #24
 800cbfc:	4618      	mov	r0, r3
 800cbfe:	f7fe fe82 	bl	800b906 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	3304      	adds	r3, #4
 800cc06:	4618      	mov	r0, r3
 800cc08:	f7fe fe7d 	bl	800b906 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc10:	2201      	movs	r2, #1
 800cc12:	409a      	lsls	r2, r3
 800cc14:	4b2b      	ldr	r3, [pc, #172]	; (800ccc4 <xTaskResumeAll+0x124>)
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	4313      	orrs	r3, r2
 800cc1a:	4a2a      	ldr	r2, [pc, #168]	; (800ccc4 <xTaskResumeAll+0x124>)
 800cc1c:	6013      	str	r3, [r2, #0]
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc22:	4613      	mov	r3, r2
 800cc24:	009b      	lsls	r3, r3, #2
 800cc26:	4413      	add	r3, r2
 800cc28:	009b      	lsls	r3, r3, #2
 800cc2a:	4a27      	ldr	r2, [pc, #156]	; (800ccc8 <xTaskResumeAll+0x128>)
 800cc2c:	441a      	add	r2, r3
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	3304      	adds	r3, #4
 800cc32:	4619      	mov	r1, r3
 800cc34:	4610      	mov	r0, r2
 800cc36:	f7fe fe09 	bl	800b84c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc3e:	4b23      	ldr	r3, [pc, #140]	; (800cccc <xTaskResumeAll+0x12c>)
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc44:	429a      	cmp	r2, r3
 800cc46:	d302      	bcc.n	800cc4e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800cc48:	4b21      	ldr	r3, [pc, #132]	; (800ccd0 <xTaskResumeAll+0x130>)
 800cc4a:	2201      	movs	r2, #1
 800cc4c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cc4e:	4b1c      	ldr	r3, [pc, #112]	; (800ccc0 <xTaskResumeAll+0x120>)
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d1cc      	bne.n	800cbf0 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d001      	beq.n	800cc60 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800cc5c:	f000 fb2a 	bl	800d2b4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800cc60:	4b1c      	ldr	r3, [pc, #112]	; (800ccd4 <xTaskResumeAll+0x134>)
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d010      	beq.n	800cc8e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800cc6c:	f000 f836 	bl	800ccdc <xTaskIncrementTick>
 800cc70:	4603      	mov	r3, r0
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d002      	beq.n	800cc7c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800cc76:	4b16      	ldr	r3, [pc, #88]	; (800ccd0 <xTaskResumeAll+0x130>)
 800cc78:	2201      	movs	r2, #1
 800cc7a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	3b01      	subs	r3, #1
 800cc80:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d1f1      	bne.n	800cc6c <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 800cc88:	4b12      	ldr	r3, [pc, #72]	; (800ccd4 <xTaskResumeAll+0x134>)
 800cc8a:	2200      	movs	r2, #0
 800cc8c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800cc8e:	4b10      	ldr	r3, [pc, #64]	; (800ccd0 <xTaskResumeAll+0x130>)
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d009      	beq.n	800ccaa <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800cc96:	2301      	movs	r3, #1
 800cc98:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800cc9a:	4b0f      	ldr	r3, [pc, #60]	; (800ccd8 <xTaskResumeAll+0x138>)
 800cc9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cca0:	601a      	str	r2, [r3, #0]
 800cca2:	f3bf 8f4f 	dsb	sy
 800cca6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ccaa:	f000 fea3 	bl	800d9f4 <vPortExitCritical>

	return xAlreadyYielded;
 800ccae:	68bb      	ldr	r3, [r7, #8]
}
 800ccb0:	4618      	mov	r0, r3
 800ccb2:	3710      	adds	r7, #16
 800ccb4:	46bd      	mov	sp, r7
 800ccb6:	bd80      	pop	{r7, pc}
 800ccb8:	200006d0 	.word	0x200006d0
 800ccbc:	200006a8 	.word	0x200006a8
 800ccc0:	20000668 	.word	0x20000668
 800ccc4:	200006b0 	.word	0x200006b0
 800ccc8:	200005ac 	.word	0x200005ac
 800cccc:	200005a8 	.word	0x200005a8
 800ccd0:	200006bc 	.word	0x200006bc
 800ccd4:	200006b8 	.word	0x200006b8
 800ccd8:	e000ed04 	.word	0xe000ed04

0800ccdc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ccdc:	b580      	push	{r7, lr}
 800ccde:	b086      	sub	sp, #24
 800cce0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800cce2:	2300      	movs	r3, #0
 800cce4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cce6:	4b4f      	ldr	r3, [pc, #316]	; (800ce24 <xTaskIncrementTick+0x148>)
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	f040 808a 	bne.w	800ce04 <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ccf0:	4b4d      	ldr	r3, [pc, #308]	; (800ce28 <xTaskIncrementTick+0x14c>)
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	3301      	adds	r3, #1
 800ccf6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ccf8:	4a4b      	ldr	r2, [pc, #300]	; (800ce28 <xTaskIncrementTick+0x14c>)
 800ccfa:	693b      	ldr	r3, [r7, #16]
 800ccfc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ccfe:	693b      	ldr	r3, [r7, #16]
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	d122      	bne.n	800cd4a <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800cd04:	4b49      	ldr	r3, [pc, #292]	; (800ce2c <xTaskIncrementTick+0x150>)
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d00c      	beq.n	800cd28 <xTaskIncrementTick+0x4c>
	__asm volatile
 800cd0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd12:	b672      	cpsid	i
 800cd14:	f383 8811 	msr	BASEPRI, r3
 800cd18:	f3bf 8f6f 	isb	sy
 800cd1c:	f3bf 8f4f 	dsb	sy
 800cd20:	b662      	cpsie	i
 800cd22:	603b      	str	r3, [r7, #0]
}
 800cd24:	bf00      	nop
 800cd26:	e7fe      	b.n	800cd26 <xTaskIncrementTick+0x4a>
 800cd28:	4b40      	ldr	r3, [pc, #256]	; (800ce2c <xTaskIncrementTick+0x150>)
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	60fb      	str	r3, [r7, #12]
 800cd2e:	4b40      	ldr	r3, [pc, #256]	; (800ce30 <xTaskIncrementTick+0x154>)
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	4a3e      	ldr	r2, [pc, #248]	; (800ce2c <xTaskIncrementTick+0x150>)
 800cd34:	6013      	str	r3, [r2, #0]
 800cd36:	4a3e      	ldr	r2, [pc, #248]	; (800ce30 <xTaskIncrementTick+0x154>)
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	6013      	str	r3, [r2, #0]
 800cd3c:	4b3d      	ldr	r3, [pc, #244]	; (800ce34 <xTaskIncrementTick+0x158>)
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	3301      	adds	r3, #1
 800cd42:	4a3c      	ldr	r2, [pc, #240]	; (800ce34 <xTaskIncrementTick+0x158>)
 800cd44:	6013      	str	r3, [r2, #0]
 800cd46:	f000 fab5 	bl	800d2b4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800cd4a:	4b3b      	ldr	r3, [pc, #236]	; (800ce38 <xTaskIncrementTick+0x15c>)
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	693a      	ldr	r2, [r7, #16]
 800cd50:	429a      	cmp	r2, r3
 800cd52:	d348      	bcc.n	800cde6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cd54:	4b35      	ldr	r3, [pc, #212]	; (800ce2c <xTaskIncrementTick+0x150>)
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d104      	bne.n	800cd68 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cd5e:	4b36      	ldr	r3, [pc, #216]	; (800ce38 <xTaskIncrementTick+0x15c>)
 800cd60:	f04f 32ff 	mov.w	r2, #4294967295
 800cd64:	601a      	str	r2, [r3, #0]
					break;
 800cd66:	e03e      	b.n	800cde6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cd68:	4b30      	ldr	r3, [pc, #192]	; (800ce2c <xTaskIncrementTick+0x150>)
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	68db      	ldr	r3, [r3, #12]
 800cd6e:	68db      	ldr	r3, [r3, #12]
 800cd70:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800cd72:	68bb      	ldr	r3, [r7, #8]
 800cd74:	685b      	ldr	r3, [r3, #4]
 800cd76:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800cd78:	693a      	ldr	r2, [r7, #16]
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	429a      	cmp	r2, r3
 800cd7e:	d203      	bcs.n	800cd88 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800cd80:	4a2d      	ldr	r2, [pc, #180]	; (800ce38 <xTaskIncrementTick+0x15c>)
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800cd86:	e02e      	b.n	800cde6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cd88:	68bb      	ldr	r3, [r7, #8]
 800cd8a:	3304      	adds	r3, #4
 800cd8c:	4618      	mov	r0, r3
 800cd8e:	f7fe fdba 	bl	800b906 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800cd92:	68bb      	ldr	r3, [r7, #8]
 800cd94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d004      	beq.n	800cda4 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cd9a:	68bb      	ldr	r3, [r7, #8]
 800cd9c:	3318      	adds	r3, #24
 800cd9e:	4618      	mov	r0, r3
 800cda0:	f7fe fdb1 	bl	800b906 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800cda4:	68bb      	ldr	r3, [r7, #8]
 800cda6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cda8:	2201      	movs	r2, #1
 800cdaa:	409a      	lsls	r2, r3
 800cdac:	4b23      	ldr	r3, [pc, #140]	; (800ce3c <xTaskIncrementTick+0x160>)
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	4313      	orrs	r3, r2
 800cdb2:	4a22      	ldr	r2, [pc, #136]	; (800ce3c <xTaskIncrementTick+0x160>)
 800cdb4:	6013      	str	r3, [r2, #0]
 800cdb6:	68bb      	ldr	r3, [r7, #8]
 800cdb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cdba:	4613      	mov	r3, r2
 800cdbc:	009b      	lsls	r3, r3, #2
 800cdbe:	4413      	add	r3, r2
 800cdc0:	009b      	lsls	r3, r3, #2
 800cdc2:	4a1f      	ldr	r2, [pc, #124]	; (800ce40 <xTaskIncrementTick+0x164>)
 800cdc4:	441a      	add	r2, r3
 800cdc6:	68bb      	ldr	r3, [r7, #8]
 800cdc8:	3304      	adds	r3, #4
 800cdca:	4619      	mov	r1, r3
 800cdcc:	4610      	mov	r0, r2
 800cdce:	f7fe fd3d 	bl	800b84c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cdd2:	68bb      	ldr	r3, [r7, #8]
 800cdd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cdd6:	4b1b      	ldr	r3, [pc, #108]	; (800ce44 <xTaskIncrementTick+0x168>)
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cddc:	429a      	cmp	r2, r3
 800cdde:	d3b9      	bcc.n	800cd54 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800cde0:	2301      	movs	r3, #1
 800cde2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cde4:	e7b6      	b.n	800cd54 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800cde6:	4b17      	ldr	r3, [pc, #92]	; (800ce44 <xTaskIncrementTick+0x168>)
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cdec:	4914      	ldr	r1, [pc, #80]	; (800ce40 <xTaskIncrementTick+0x164>)
 800cdee:	4613      	mov	r3, r2
 800cdf0:	009b      	lsls	r3, r3, #2
 800cdf2:	4413      	add	r3, r2
 800cdf4:	009b      	lsls	r3, r3, #2
 800cdf6:	440b      	add	r3, r1
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	2b01      	cmp	r3, #1
 800cdfc:	d907      	bls.n	800ce0e <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 800cdfe:	2301      	movs	r3, #1
 800ce00:	617b      	str	r3, [r7, #20]
 800ce02:	e004      	b.n	800ce0e <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800ce04:	4b10      	ldr	r3, [pc, #64]	; (800ce48 <xTaskIncrementTick+0x16c>)
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	3301      	adds	r3, #1
 800ce0a:	4a0f      	ldr	r2, [pc, #60]	; (800ce48 <xTaskIncrementTick+0x16c>)
 800ce0c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800ce0e:	4b0f      	ldr	r3, [pc, #60]	; (800ce4c <xTaskIncrementTick+0x170>)
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d001      	beq.n	800ce1a <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 800ce16:	2301      	movs	r3, #1
 800ce18:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800ce1a:	697b      	ldr	r3, [r7, #20]
}
 800ce1c:	4618      	mov	r0, r3
 800ce1e:	3718      	adds	r7, #24
 800ce20:	46bd      	mov	sp, r7
 800ce22:	bd80      	pop	{r7, pc}
 800ce24:	200006d0 	.word	0x200006d0
 800ce28:	200006ac 	.word	0x200006ac
 800ce2c:	20000660 	.word	0x20000660
 800ce30:	20000664 	.word	0x20000664
 800ce34:	200006c0 	.word	0x200006c0
 800ce38:	200006c8 	.word	0x200006c8
 800ce3c:	200006b0 	.word	0x200006b0
 800ce40:	200005ac 	.word	0x200005ac
 800ce44:	200005a8 	.word	0x200005a8
 800ce48:	200006b8 	.word	0x200006b8
 800ce4c:	200006bc 	.word	0x200006bc

0800ce50 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ce50:	b480      	push	{r7}
 800ce52:	b087      	sub	sp, #28
 800ce54:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ce56:	4b2a      	ldr	r3, [pc, #168]	; (800cf00 <vTaskSwitchContext+0xb0>)
 800ce58:	681b      	ldr	r3, [r3, #0]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d003      	beq.n	800ce66 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ce5e:	4b29      	ldr	r3, [pc, #164]	; (800cf04 <vTaskSwitchContext+0xb4>)
 800ce60:	2201      	movs	r2, #1
 800ce62:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ce64:	e046      	b.n	800cef4 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800ce66:	4b27      	ldr	r3, [pc, #156]	; (800cf04 <vTaskSwitchContext+0xb4>)
 800ce68:	2200      	movs	r2, #0
 800ce6a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ce6c:	4b26      	ldr	r3, [pc, #152]	; (800cf08 <vTaskSwitchContext+0xb8>)
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	fab3 f383 	clz	r3, r3
 800ce78:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800ce7a:	7afb      	ldrb	r3, [r7, #11]
 800ce7c:	f1c3 031f 	rsb	r3, r3, #31
 800ce80:	617b      	str	r3, [r7, #20]
 800ce82:	4922      	ldr	r1, [pc, #136]	; (800cf0c <vTaskSwitchContext+0xbc>)
 800ce84:	697a      	ldr	r2, [r7, #20]
 800ce86:	4613      	mov	r3, r2
 800ce88:	009b      	lsls	r3, r3, #2
 800ce8a:	4413      	add	r3, r2
 800ce8c:	009b      	lsls	r3, r3, #2
 800ce8e:	440b      	add	r3, r1
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d10c      	bne.n	800ceb0 <vTaskSwitchContext+0x60>
	__asm volatile
 800ce96:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce9a:	b672      	cpsid	i
 800ce9c:	f383 8811 	msr	BASEPRI, r3
 800cea0:	f3bf 8f6f 	isb	sy
 800cea4:	f3bf 8f4f 	dsb	sy
 800cea8:	b662      	cpsie	i
 800ceaa:	607b      	str	r3, [r7, #4]
}
 800ceac:	bf00      	nop
 800ceae:	e7fe      	b.n	800ceae <vTaskSwitchContext+0x5e>
 800ceb0:	697a      	ldr	r2, [r7, #20]
 800ceb2:	4613      	mov	r3, r2
 800ceb4:	009b      	lsls	r3, r3, #2
 800ceb6:	4413      	add	r3, r2
 800ceb8:	009b      	lsls	r3, r3, #2
 800ceba:	4a14      	ldr	r2, [pc, #80]	; (800cf0c <vTaskSwitchContext+0xbc>)
 800cebc:	4413      	add	r3, r2
 800cebe:	613b      	str	r3, [r7, #16]
 800cec0:	693b      	ldr	r3, [r7, #16]
 800cec2:	685b      	ldr	r3, [r3, #4]
 800cec4:	685a      	ldr	r2, [r3, #4]
 800cec6:	693b      	ldr	r3, [r7, #16]
 800cec8:	605a      	str	r2, [r3, #4]
 800ceca:	693b      	ldr	r3, [r7, #16]
 800cecc:	685a      	ldr	r2, [r3, #4]
 800cece:	693b      	ldr	r3, [r7, #16]
 800ced0:	3308      	adds	r3, #8
 800ced2:	429a      	cmp	r2, r3
 800ced4:	d104      	bne.n	800cee0 <vTaskSwitchContext+0x90>
 800ced6:	693b      	ldr	r3, [r7, #16]
 800ced8:	685b      	ldr	r3, [r3, #4]
 800ceda:	685a      	ldr	r2, [r3, #4]
 800cedc:	693b      	ldr	r3, [r7, #16]
 800cede:	605a      	str	r2, [r3, #4]
 800cee0:	693b      	ldr	r3, [r7, #16]
 800cee2:	685b      	ldr	r3, [r3, #4]
 800cee4:	68db      	ldr	r3, [r3, #12]
 800cee6:	4a0a      	ldr	r2, [pc, #40]	; (800cf10 <vTaskSwitchContext+0xc0>)
 800cee8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ceea:	4b09      	ldr	r3, [pc, #36]	; (800cf10 <vTaskSwitchContext+0xc0>)
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	334c      	adds	r3, #76	; 0x4c
 800cef0:	4a08      	ldr	r2, [pc, #32]	; (800cf14 <vTaskSwitchContext+0xc4>)
 800cef2:	6013      	str	r3, [r2, #0]
}
 800cef4:	bf00      	nop
 800cef6:	371c      	adds	r7, #28
 800cef8:	46bd      	mov	sp, r7
 800cefa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cefe:	4770      	bx	lr
 800cf00:	200006d0 	.word	0x200006d0
 800cf04:	200006bc 	.word	0x200006bc
 800cf08:	200006b0 	.word	0x200006b0
 800cf0c:	200005ac 	.word	0x200005ac
 800cf10:	200005a8 	.word	0x200005a8
 800cf14:	20000050 	.word	0x20000050

0800cf18 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800cf18:	b580      	push	{r7, lr}
 800cf1a:	b084      	sub	sp, #16
 800cf1c:	af00      	add	r7, sp, #0
 800cf1e:	6078      	str	r0, [r7, #4]
 800cf20:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d10c      	bne.n	800cf42 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800cf28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf2c:	b672      	cpsid	i
 800cf2e:	f383 8811 	msr	BASEPRI, r3
 800cf32:	f3bf 8f6f 	isb	sy
 800cf36:	f3bf 8f4f 	dsb	sy
 800cf3a:	b662      	cpsie	i
 800cf3c:	60fb      	str	r3, [r7, #12]
}
 800cf3e:	bf00      	nop
 800cf40:	e7fe      	b.n	800cf40 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cf42:	4b07      	ldr	r3, [pc, #28]	; (800cf60 <vTaskPlaceOnEventList+0x48>)
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	3318      	adds	r3, #24
 800cf48:	4619      	mov	r1, r3
 800cf4a:	6878      	ldr	r0, [r7, #4]
 800cf4c:	f7fe fca2 	bl	800b894 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cf50:	2101      	movs	r1, #1
 800cf52:	6838      	ldr	r0, [r7, #0]
 800cf54:	f000 fba8 	bl	800d6a8 <prvAddCurrentTaskToDelayedList>
}
 800cf58:	bf00      	nop
 800cf5a:	3710      	adds	r7, #16
 800cf5c:	46bd      	mov	sp, r7
 800cf5e:	bd80      	pop	{r7, pc}
 800cf60:	200005a8 	.word	0x200005a8

0800cf64 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800cf64:	b580      	push	{r7, lr}
 800cf66:	b086      	sub	sp, #24
 800cf68:	af00      	add	r7, sp, #0
 800cf6a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	68db      	ldr	r3, [r3, #12]
 800cf70:	68db      	ldr	r3, [r3, #12]
 800cf72:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800cf74:	693b      	ldr	r3, [r7, #16]
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d10c      	bne.n	800cf94 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800cf7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf7e:	b672      	cpsid	i
 800cf80:	f383 8811 	msr	BASEPRI, r3
 800cf84:	f3bf 8f6f 	isb	sy
 800cf88:	f3bf 8f4f 	dsb	sy
 800cf8c:	b662      	cpsie	i
 800cf8e:	60fb      	str	r3, [r7, #12]
}
 800cf90:	bf00      	nop
 800cf92:	e7fe      	b.n	800cf92 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800cf94:	693b      	ldr	r3, [r7, #16]
 800cf96:	3318      	adds	r3, #24
 800cf98:	4618      	mov	r0, r3
 800cf9a:	f7fe fcb4 	bl	800b906 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cf9e:	4b1d      	ldr	r3, [pc, #116]	; (800d014 <xTaskRemoveFromEventList+0xb0>)
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d11c      	bne.n	800cfe0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800cfa6:	693b      	ldr	r3, [r7, #16]
 800cfa8:	3304      	adds	r3, #4
 800cfaa:	4618      	mov	r0, r3
 800cfac:	f7fe fcab 	bl	800b906 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800cfb0:	693b      	ldr	r3, [r7, #16]
 800cfb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cfb4:	2201      	movs	r2, #1
 800cfb6:	409a      	lsls	r2, r3
 800cfb8:	4b17      	ldr	r3, [pc, #92]	; (800d018 <xTaskRemoveFromEventList+0xb4>)
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	4313      	orrs	r3, r2
 800cfbe:	4a16      	ldr	r2, [pc, #88]	; (800d018 <xTaskRemoveFromEventList+0xb4>)
 800cfc0:	6013      	str	r3, [r2, #0]
 800cfc2:	693b      	ldr	r3, [r7, #16]
 800cfc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cfc6:	4613      	mov	r3, r2
 800cfc8:	009b      	lsls	r3, r3, #2
 800cfca:	4413      	add	r3, r2
 800cfcc:	009b      	lsls	r3, r3, #2
 800cfce:	4a13      	ldr	r2, [pc, #76]	; (800d01c <xTaskRemoveFromEventList+0xb8>)
 800cfd0:	441a      	add	r2, r3
 800cfd2:	693b      	ldr	r3, [r7, #16]
 800cfd4:	3304      	adds	r3, #4
 800cfd6:	4619      	mov	r1, r3
 800cfd8:	4610      	mov	r0, r2
 800cfda:	f7fe fc37 	bl	800b84c <vListInsertEnd>
 800cfde:	e005      	b.n	800cfec <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800cfe0:	693b      	ldr	r3, [r7, #16]
 800cfe2:	3318      	adds	r3, #24
 800cfe4:	4619      	mov	r1, r3
 800cfe6:	480e      	ldr	r0, [pc, #56]	; (800d020 <xTaskRemoveFromEventList+0xbc>)
 800cfe8:	f7fe fc30 	bl	800b84c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cfec:	693b      	ldr	r3, [r7, #16]
 800cfee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cff0:	4b0c      	ldr	r3, [pc, #48]	; (800d024 <xTaskRemoveFromEventList+0xc0>)
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cff6:	429a      	cmp	r2, r3
 800cff8:	d905      	bls.n	800d006 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800cffa:	2301      	movs	r3, #1
 800cffc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800cffe:	4b0a      	ldr	r3, [pc, #40]	; (800d028 <xTaskRemoveFromEventList+0xc4>)
 800d000:	2201      	movs	r2, #1
 800d002:	601a      	str	r2, [r3, #0]
 800d004:	e001      	b.n	800d00a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800d006:	2300      	movs	r3, #0
 800d008:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d00a:	697b      	ldr	r3, [r7, #20]
}
 800d00c:	4618      	mov	r0, r3
 800d00e:	3718      	adds	r7, #24
 800d010:	46bd      	mov	sp, r7
 800d012:	bd80      	pop	{r7, pc}
 800d014:	200006d0 	.word	0x200006d0
 800d018:	200006b0 	.word	0x200006b0
 800d01c:	200005ac 	.word	0x200005ac
 800d020:	20000668 	.word	0x20000668
 800d024:	200005a8 	.word	0x200005a8
 800d028:	200006bc 	.word	0x200006bc

0800d02c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d02c:	b480      	push	{r7}
 800d02e:	b083      	sub	sp, #12
 800d030:	af00      	add	r7, sp, #0
 800d032:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d034:	4b06      	ldr	r3, [pc, #24]	; (800d050 <vTaskInternalSetTimeOutState+0x24>)
 800d036:	681a      	ldr	r2, [r3, #0]
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d03c:	4b05      	ldr	r3, [pc, #20]	; (800d054 <vTaskInternalSetTimeOutState+0x28>)
 800d03e:	681a      	ldr	r2, [r3, #0]
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	605a      	str	r2, [r3, #4]
}
 800d044:	bf00      	nop
 800d046:	370c      	adds	r7, #12
 800d048:	46bd      	mov	sp, r7
 800d04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d04e:	4770      	bx	lr
 800d050:	200006c0 	.word	0x200006c0
 800d054:	200006ac 	.word	0x200006ac

0800d058 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d058:	b580      	push	{r7, lr}
 800d05a:	b088      	sub	sp, #32
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	6078      	str	r0, [r7, #4]
 800d060:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	2b00      	cmp	r3, #0
 800d066:	d10c      	bne.n	800d082 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800d068:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d06c:	b672      	cpsid	i
 800d06e:	f383 8811 	msr	BASEPRI, r3
 800d072:	f3bf 8f6f 	isb	sy
 800d076:	f3bf 8f4f 	dsb	sy
 800d07a:	b662      	cpsie	i
 800d07c:	613b      	str	r3, [r7, #16]
}
 800d07e:	bf00      	nop
 800d080:	e7fe      	b.n	800d080 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800d082:	683b      	ldr	r3, [r7, #0]
 800d084:	2b00      	cmp	r3, #0
 800d086:	d10c      	bne.n	800d0a2 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800d088:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d08c:	b672      	cpsid	i
 800d08e:	f383 8811 	msr	BASEPRI, r3
 800d092:	f3bf 8f6f 	isb	sy
 800d096:	f3bf 8f4f 	dsb	sy
 800d09a:	b662      	cpsie	i
 800d09c:	60fb      	str	r3, [r7, #12]
}
 800d09e:	bf00      	nop
 800d0a0:	e7fe      	b.n	800d0a0 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800d0a2:	f000 fc73 	bl	800d98c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d0a6:	4b1d      	ldr	r3, [pc, #116]	; (800d11c <xTaskCheckForTimeOut+0xc4>)
 800d0a8:	681b      	ldr	r3, [r3, #0]
 800d0aa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	685b      	ldr	r3, [r3, #4]
 800d0b0:	69ba      	ldr	r2, [r7, #24]
 800d0b2:	1ad3      	subs	r3, r2, r3
 800d0b4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d0b6:	683b      	ldr	r3, [r7, #0]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0be:	d102      	bne.n	800d0c6 <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d0c0:	2300      	movs	r3, #0
 800d0c2:	61fb      	str	r3, [r7, #28]
 800d0c4:	e023      	b.n	800d10e <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	681a      	ldr	r2, [r3, #0]
 800d0ca:	4b15      	ldr	r3, [pc, #84]	; (800d120 <xTaskCheckForTimeOut+0xc8>)
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	429a      	cmp	r2, r3
 800d0d0:	d007      	beq.n	800d0e2 <xTaskCheckForTimeOut+0x8a>
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	685b      	ldr	r3, [r3, #4]
 800d0d6:	69ba      	ldr	r2, [r7, #24]
 800d0d8:	429a      	cmp	r2, r3
 800d0da:	d302      	bcc.n	800d0e2 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d0dc:	2301      	movs	r3, #1
 800d0de:	61fb      	str	r3, [r7, #28]
 800d0e0:	e015      	b.n	800d10e <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d0e2:	683b      	ldr	r3, [r7, #0]
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	697a      	ldr	r2, [r7, #20]
 800d0e8:	429a      	cmp	r2, r3
 800d0ea:	d20b      	bcs.n	800d104 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d0ec:	683b      	ldr	r3, [r7, #0]
 800d0ee:	681a      	ldr	r2, [r3, #0]
 800d0f0:	697b      	ldr	r3, [r7, #20]
 800d0f2:	1ad2      	subs	r2, r2, r3
 800d0f4:	683b      	ldr	r3, [r7, #0]
 800d0f6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d0f8:	6878      	ldr	r0, [r7, #4]
 800d0fa:	f7ff ff97 	bl	800d02c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d0fe:	2300      	movs	r3, #0
 800d100:	61fb      	str	r3, [r7, #28]
 800d102:	e004      	b.n	800d10e <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800d104:	683b      	ldr	r3, [r7, #0]
 800d106:	2200      	movs	r2, #0
 800d108:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d10a:	2301      	movs	r3, #1
 800d10c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d10e:	f000 fc71 	bl	800d9f4 <vPortExitCritical>

	return xReturn;
 800d112:	69fb      	ldr	r3, [r7, #28]
}
 800d114:	4618      	mov	r0, r3
 800d116:	3720      	adds	r7, #32
 800d118:	46bd      	mov	sp, r7
 800d11a:	bd80      	pop	{r7, pc}
 800d11c:	200006ac 	.word	0x200006ac
 800d120:	200006c0 	.word	0x200006c0

0800d124 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d124:	b480      	push	{r7}
 800d126:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d128:	4b03      	ldr	r3, [pc, #12]	; (800d138 <vTaskMissedYield+0x14>)
 800d12a:	2201      	movs	r2, #1
 800d12c:	601a      	str	r2, [r3, #0]
}
 800d12e:	bf00      	nop
 800d130:	46bd      	mov	sp, r7
 800d132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d136:	4770      	bx	lr
 800d138:	200006bc 	.word	0x200006bc

0800d13c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d13c:	b580      	push	{r7, lr}
 800d13e:	b082      	sub	sp, #8
 800d140:	af00      	add	r7, sp, #0
 800d142:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d144:	f000 f852 	bl	800d1ec <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d148:	4b06      	ldr	r3, [pc, #24]	; (800d164 <prvIdleTask+0x28>)
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	2b01      	cmp	r3, #1
 800d14e:	d9f9      	bls.n	800d144 <prvIdleTask+0x8>
			{
				taskYIELD();
 800d150:	4b05      	ldr	r3, [pc, #20]	; (800d168 <prvIdleTask+0x2c>)
 800d152:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d156:	601a      	str	r2, [r3, #0]
 800d158:	f3bf 8f4f 	dsb	sy
 800d15c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d160:	e7f0      	b.n	800d144 <prvIdleTask+0x8>
 800d162:	bf00      	nop
 800d164:	200005ac 	.word	0x200005ac
 800d168:	e000ed04 	.word	0xe000ed04

0800d16c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d16c:	b580      	push	{r7, lr}
 800d16e:	b082      	sub	sp, #8
 800d170:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d172:	2300      	movs	r3, #0
 800d174:	607b      	str	r3, [r7, #4]
 800d176:	e00c      	b.n	800d192 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d178:	687a      	ldr	r2, [r7, #4]
 800d17a:	4613      	mov	r3, r2
 800d17c:	009b      	lsls	r3, r3, #2
 800d17e:	4413      	add	r3, r2
 800d180:	009b      	lsls	r3, r3, #2
 800d182:	4a12      	ldr	r2, [pc, #72]	; (800d1cc <prvInitialiseTaskLists+0x60>)
 800d184:	4413      	add	r3, r2
 800d186:	4618      	mov	r0, r3
 800d188:	f7fe fb33 	bl	800b7f2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	3301      	adds	r3, #1
 800d190:	607b      	str	r3, [r7, #4]
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	2b06      	cmp	r3, #6
 800d196:	d9ef      	bls.n	800d178 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d198:	480d      	ldr	r0, [pc, #52]	; (800d1d0 <prvInitialiseTaskLists+0x64>)
 800d19a:	f7fe fb2a 	bl	800b7f2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d19e:	480d      	ldr	r0, [pc, #52]	; (800d1d4 <prvInitialiseTaskLists+0x68>)
 800d1a0:	f7fe fb27 	bl	800b7f2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d1a4:	480c      	ldr	r0, [pc, #48]	; (800d1d8 <prvInitialiseTaskLists+0x6c>)
 800d1a6:	f7fe fb24 	bl	800b7f2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d1aa:	480c      	ldr	r0, [pc, #48]	; (800d1dc <prvInitialiseTaskLists+0x70>)
 800d1ac:	f7fe fb21 	bl	800b7f2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d1b0:	480b      	ldr	r0, [pc, #44]	; (800d1e0 <prvInitialiseTaskLists+0x74>)
 800d1b2:	f7fe fb1e 	bl	800b7f2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d1b6:	4b0b      	ldr	r3, [pc, #44]	; (800d1e4 <prvInitialiseTaskLists+0x78>)
 800d1b8:	4a05      	ldr	r2, [pc, #20]	; (800d1d0 <prvInitialiseTaskLists+0x64>)
 800d1ba:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d1bc:	4b0a      	ldr	r3, [pc, #40]	; (800d1e8 <prvInitialiseTaskLists+0x7c>)
 800d1be:	4a05      	ldr	r2, [pc, #20]	; (800d1d4 <prvInitialiseTaskLists+0x68>)
 800d1c0:	601a      	str	r2, [r3, #0]
}
 800d1c2:	bf00      	nop
 800d1c4:	3708      	adds	r7, #8
 800d1c6:	46bd      	mov	sp, r7
 800d1c8:	bd80      	pop	{r7, pc}
 800d1ca:	bf00      	nop
 800d1cc:	200005ac 	.word	0x200005ac
 800d1d0:	20000638 	.word	0x20000638
 800d1d4:	2000064c 	.word	0x2000064c
 800d1d8:	20000668 	.word	0x20000668
 800d1dc:	2000067c 	.word	0x2000067c
 800d1e0:	20000694 	.word	0x20000694
 800d1e4:	20000660 	.word	0x20000660
 800d1e8:	20000664 	.word	0x20000664

0800d1ec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d1ec:	b580      	push	{r7, lr}
 800d1ee:	b082      	sub	sp, #8
 800d1f0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d1f2:	e019      	b.n	800d228 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d1f4:	f000 fbca 	bl	800d98c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d1f8:	4b10      	ldr	r3, [pc, #64]	; (800d23c <prvCheckTasksWaitingTermination+0x50>)
 800d1fa:	68db      	ldr	r3, [r3, #12]
 800d1fc:	68db      	ldr	r3, [r3, #12]
 800d1fe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	3304      	adds	r3, #4
 800d204:	4618      	mov	r0, r3
 800d206:	f7fe fb7e 	bl	800b906 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d20a:	4b0d      	ldr	r3, [pc, #52]	; (800d240 <prvCheckTasksWaitingTermination+0x54>)
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	3b01      	subs	r3, #1
 800d210:	4a0b      	ldr	r2, [pc, #44]	; (800d240 <prvCheckTasksWaitingTermination+0x54>)
 800d212:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d214:	4b0b      	ldr	r3, [pc, #44]	; (800d244 <prvCheckTasksWaitingTermination+0x58>)
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	3b01      	subs	r3, #1
 800d21a:	4a0a      	ldr	r2, [pc, #40]	; (800d244 <prvCheckTasksWaitingTermination+0x58>)
 800d21c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d21e:	f000 fbe9 	bl	800d9f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d222:	6878      	ldr	r0, [r7, #4]
 800d224:	f000 f810 	bl	800d248 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d228:	4b06      	ldr	r3, [pc, #24]	; (800d244 <prvCheckTasksWaitingTermination+0x58>)
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d1e1      	bne.n	800d1f4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d230:	bf00      	nop
 800d232:	bf00      	nop
 800d234:	3708      	adds	r7, #8
 800d236:	46bd      	mov	sp, r7
 800d238:	bd80      	pop	{r7, pc}
 800d23a:	bf00      	nop
 800d23c:	2000067c 	.word	0x2000067c
 800d240:	200006a8 	.word	0x200006a8
 800d244:	20000690 	.word	0x20000690

0800d248 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d248:	b580      	push	{r7, lr}
 800d24a:	b084      	sub	sp, #16
 800d24c:	af00      	add	r7, sp, #0
 800d24e:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	334c      	adds	r3, #76	; 0x4c
 800d254:	4618      	mov	r0, r3
 800d256:	f000 feaf 	bl	800dfb8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800d260:	2b00      	cmp	r3, #0
 800d262:	d108      	bne.n	800d276 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d268:	4618      	mov	r0, r3
 800d26a:	f000 fd41 	bl	800dcf0 <vPortFree>
				vPortFree( pxTCB );
 800d26e:	6878      	ldr	r0, [r7, #4]
 800d270:	f000 fd3e 	bl	800dcf0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d274:	e01a      	b.n	800d2ac <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800d27c:	2b01      	cmp	r3, #1
 800d27e:	d103      	bne.n	800d288 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d280:	6878      	ldr	r0, [r7, #4]
 800d282:	f000 fd35 	bl	800dcf0 <vPortFree>
	}
 800d286:	e011      	b.n	800d2ac <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800d28e:	2b02      	cmp	r3, #2
 800d290:	d00c      	beq.n	800d2ac <prvDeleteTCB+0x64>
	__asm volatile
 800d292:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d296:	b672      	cpsid	i
 800d298:	f383 8811 	msr	BASEPRI, r3
 800d29c:	f3bf 8f6f 	isb	sy
 800d2a0:	f3bf 8f4f 	dsb	sy
 800d2a4:	b662      	cpsie	i
 800d2a6:	60fb      	str	r3, [r7, #12]
}
 800d2a8:	bf00      	nop
 800d2aa:	e7fe      	b.n	800d2aa <prvDeleteTCB+0x62>
	}
 800d2ac:	bf00      	nop
 800d2ae:	3710      	adds	r7, #16
 800d2b0:	46bd      	mov	sp, r7
 800d2b2:	bd80      	pop	{r7, pc}

0800d2b4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d2b4:	b480      	push	{r7}
 800d2b6:	b083      	sub	sp, #12
 800d2b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d2ba:	4b0c      	ldr	r3, [pc, #48]	; (800d2ec <prvResetNextTaskUnblockTime+0x38>)
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d104      	bne.n	800d2ce <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d2c4:	4b0a      	ldr	r3, [pc, #40]	; (800d2f0 <prvResetNextTaskUnblockTime+0x3c>)
 800d2c6:	f04f 32ff 	mov.w	r2, #4294967295
 800d2ca:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d2cc:	e008      	b.n	800d2e0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d2ce:	4b07      	ldr	r3, [pc, #28]	; (800d2ec <prvResetNextTaskUnblockTime+0x38>)
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	68db      	ldr	r3, [r3, #12]
 800d2d4:	68db      	ldr	r3, [r3, #12]
 800d2d6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	685b      	ldr	r3, [r3, #4]
 800d2dc:	4a04      	ldr	r2, [pc, #16]	; (800d2f0 <prvResetNextTaskUnblockTime+0x3c>)
 800d2de:	6013      	str	r3, [r2, #0]
}
 800d2e0:	bf00      	nop
 800d2e2:	370c      	adds	r7, #12
 800d2e4:	46bd      	mov	sp, r7
 800d2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ea:	4770      	bx	lr
 800d2ec:	20000660 	.word	0x20000660
 800d2f0:	200006c8 	.word	0x200006c8

0800d2f4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d2f4:	b480      	push	{r7}
 800d2f6:	b083      	sub	sp, #12
 800d2f8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d2fa:	4b0b      	ldr	r3, [pc, #44]	; (800d328 <xTaskGetSchedulerState+0x34>)
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	d102      	bne.n	800d308 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d302:	2301      	movs	r3, #1
 800d304:	607b      	str	r3, [r7, #4]
 800d306:	e008      	b.n	800d31a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d308:	4b08      	ldr	r3, [pc, #32]	; (800d32c <xTaskGetSchedulerState+0x38>)
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d102      	bne.n	800d316 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d310:	2302      	movs	r3, #2
 800d312:	607b      	str	r3, [r7, #4]
 800d314:	e001      	b.n	800d31a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d316:	2300      	movs	r3, #0
 800d318:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d31a:	687b      	ldr	r3, [r7, #4]
	}
 800d31c:	4618      	mov	r0, r3
 800d31e:	370c      	adds	r7, #12
 800d320:	46bd      	mov	sp, r7
 800d322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d326:	4770      	bx	lr
 800d328:	200006b4 	.word	0x200006b4
 800d32c:	200006d0 	.word	0x200006d0

0800d330 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d330:	b580      	push	{r7, lr}
 800d332:	b084      	sub	sp, #16
 800d334:	af00      	add	r7, sp, #0
 800d336:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d33c:	2300      	movs	r3, #0
 800d33e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	2b00      	cmp	r3, #0
 800d344:	d069      	beq.n	800d41a <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d346:	68bb      	ldr	r3, [r7, #8]
 800d348:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d34a:	4b36      	ldr	r3, [pc, #216]	; (800d424 <xTaskPriorityInherit+0xf4>)
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d350:	429a      	cmp	r2, r3
 800d352:	d259      	bcs.n	800d408 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d354:	68bb      	ldr	r3, [r7, #8]
 800d356:	699b      	ldr	r3, [r3, #24]
 800d358:	2b00      	cmp	r3, #0
 800d35a:	db06      	blt.n	800d36a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d35c:	4b31      	ldr	r3, [pc, #196]	; (800d424 <xTaskPriorityInherit+0xf4>)
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d362:	f1c3 0207 	rsb	r2, r3, #7
 800d366:	68bb      	ldr	r3, [r7, #8]
 800d368:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d36a:	68bb      	ldr	r3, [r7, #8]
 800d36c:	6959      	ldr	r1, [r3, #20]
 800d36e:	68bb      	ldr	r3, [r7, #8]
 800d370:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d372:	4613      	mov	r3, r2
 800d374:	009b      	lsls	r3, r3, #2
 800d376:	4413      	add	r3, r2
 800d378:	009b      	lsls	r3, r3, #2
 800d37a:	4a2b      	ldr	r2, [pc, #172]	; (800d428 <xTaskPriorityInherit+0xf8>)
 800d37c:	4413      	add	r3, r2
 800d37e:	4299      	cmp	r1, r3
 800d380:	d13a      	bne.n	800d3f8 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d382:	68bb      	ldr	r3, [r7, #8]
 800d384:	3304      	adds	r3, #4
 800d386:	4618      	mov	r0, r3
 800d388:	f7fe fabd 	bl	800b906 <uxListRemove>
 800d38c:	4603      	mov	r3, r0
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d115      	bne.n	800d3be <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800d392:	68bb      	ldr	r3, [r7, #8]
 800d394:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d396:	4924      	ldr	r1, [pc, #144]	; (800d428 <xTaskPriorityInherit+0xf8>)
 800d398:	4613      	mov	r3, r2
 800d39a:	009b      	lsls	r3, r3, #2
 800d39c:	4413      	add	r3, r2
 800d39e:	009b      	lsls	r3, r3, #2
 800d3a0:	440b      	add	r3, r1
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d10a      	bne.n	800d3be <xTaskPriorityInherit+0x8e>
 800d3a8:	68bb      	ldr	r3, [r7, #8]
 800d3aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d3ac:	2201      	movs	r2, #1
 800d3ae:	fa02 f303 	lsl.w	r3, r2, r3
 800d3b2:	43da      	mvns	r2, r3
 800d3b4:	4b1d      	ldr	r3, [pc, #116]	; (800d42c <xTaskPriorityInherit+0xfc>)
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	4013      	ands	r3, r2
 800d3ba:	4a1c      	ldr	r2, [pc, #112]	; (800d42c <xTaskPriorityInherit+0xfc>)
 800d3bc:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d3be:	4b19      	ldr	r3, [pc, #100]	; (800d424 <xTaskPriorityInherit+0xf4>)
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d3c4:	68bb      	ldr	r3, [r7, #8]
 800d3c6:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d3c8:	68bb      	ldr	r3, [r7, #8]
 800d3ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d3cc:	2201      	movs	r2, #1
 800d3ce:	409a      	lsls	r2, r3
 800d3d0:	4b16      	ldr	r3, [pc, #88]	; (800d42c <xTaskPriorityInherit+0xfc>)
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	4313      	orrs	r3, r2
 800d3d6:	4a15      	ldr	r2, [pc, #84]	; (800d42c <xTaskPriorityInherit+0xfc>)
 800d3d8:	6013      	str	r3, [r2, #0]
 800d3da:	68bb      	ldr	r3, [r7, #8]
 800d3dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d3de:	4613      	mov	r3, r2
 800d3e0:	009b      	lsls	r3, r3, #2
 800d3e2:	4413      	add	r3, r2
 800d3e4:	009b      	lsls	r3, r3, #2
 800d3e6:	4a10      	ldr	r2, [pc, #64]	; (800d428 <xTaskPriorityInherit+0xf8>)
 800d3e8:	441a      	add	r2, r3
 800d3ea:	68bb      	ldr	r3, [r7, #8]
 800d3ec:	3304      	adds	r3, #4
 800d3ee:	4619      	mov	r1, r3
 800d3f0:	4610      	mov	r0, r2
 800d3f2:	f7fe fa2b 	bl	800b84c <vListInsertEnd>
 800d3f6:	e004      	b.n	800d402 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d3f8:	4b0a      	ldr	r3, [pc, #40]	; (800d424 <xTaskPriorityInherit+0xf4>)
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d3fe:	68bb      	ldr	r3, [r7, #8]
 800d400:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d402:	2301      	movs	r3, #1
 800d404:	60fb      	str	r3, [r7, #12]
 800d406:	e008      	b.n	800d41a <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d408:	68bb      	ldr	r3, [r7, #8]
 800d40a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d40c:	4b05      	ldr	r3, [pc, #20]	; (800d424 <xTaskPriorityInherit+0xf4>)
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d412:	429a      	cmp	r2, r3
 800d414:	d201      	bcs.n	800d41a <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d416:	2301      	movs	r3, #1
 800d418:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d41a:	68fb      	ldr	r3, [r7, #12]
	}
 800d41c:	4618      	mov	r0, r3
 800d41e:	3710      	adds	r7, #16
 800d420:	46bd      	mov	sp, r7
 800d422:	bd80      	pop	{r7, pc}
 800d424:	200005a8 	.word	0x200005a8
 800d428:	200005ac 	.word	0x200005ac
 800d42c:	200006b0 	.word	0x200006b0

0800d430 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d430:	b580      	push	{r7, lr}
 800d432:	b086      	sub	sp, #24
 800d434:	af00      	add	r7, sp, #0
 800d436:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d43c:	2300      	movs	r3, #0
 800d43e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	2b00      	cmp	r3, #0
 800d444:	d072      	beq.n	800d52c <xTaskPriorityDisinherit+0xfc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d446:	4b3c      	ldr	r3, [pc, #240]	; (800d538 <xTaskPriorityDisinherit+0x108>)
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	693a      	ldr	r2, [r7, #16]
 800d44c:	429a      	cmp	r2, r3
 800d44e:	d00c      	beq.n	800d46a <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800d450:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d454:	b672      	cpsid	i
 800d456:	f383 8811 	msr	BASEPRI, r3
 800d45a:	f3bf 8f6f 	isb	sy
 800d45e:	f3bf 8f4f 	dsb	sy
 800d462:	b662      	cpsie	i
 800d464:	60fb      	str	r3, [r7, #12]
}
 800d466:	bf00      	nop
 800d468:	e7fe      	b.n	800d468 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800d46a:	693b      	ldr	r3, [r7, #16]
 800d46c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d10c      	bne.n	800d48c <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800d472:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d476:	b672      	cpsid	i
 800d478:	f383 8811 	msr	BASEPRI, r3
 800d47c:	f3bf 8f6f 	isb	sy
 800d480:	f3bf 8f4f 	dsb	sy
 800d484:	b662      	cpsie	i
 800d486:	60bb      	str	r3, [r7, #8]
}
 800d488:	bf00      	nop
 800d48a:	e7fe      	b.n	800d48a <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800d48c:	693b      	ldr	r3, [r7, #16]
 800d48e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d490:	1e5a      	subs	r2, r3, #1
 800d492:	693b      	ldr	r3, [r7, #16]
 800d494:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d496:	693b      	ldr	r3, [r7, #16]
 800d498:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d49a:	693b      	ldr	r3, [r7, #16]
 800d49c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d49e:	429a      	cmp	r2, r3
 800d4a0:	d044      	beq.n	800d52c <xTaskPriorityDisinherit+0xfc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d4a2:	693b      	ldr	r3, [r7, #16]
 800d4a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d140      	bne.n	800d52c <xTaskPriorityDisinherit+0xfc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d4aa:	693b      	ldr	r3, [r7, #16]
 800d4ac:	3304      	adds	r3, #4
 800d4ae:	4618      	mov	r0, r3
 800d4b0:	f7fe fa29 	bl	800b906 <uxListRemove>
 800d4b4:	4603      	mov	r3, r0
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d115      	bne.n	800d4e6 <xTaskPriorityDisinherit+0xb6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d4ba:	693b      	ldr	r3, [r7, #16]
 800d4bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d4be:	491f      	ldr	r1, [pc, #124]	; (800d53c <xTaskPriorityDisinherit+0x10c>)
 800d4c0:	4613      	mov	r3, r2
 800d4c2:	009b      	lsls	r3, r3, #2
 800d4c4:	4413      	add	r3, r2
 800d4c6:	009b      	lsls	r3, r3, #2
 800d4c8:	440b      	add	r3, r1
 800d4ca:	681b      	ldr	r3, [r3, #0]
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d10a      	bne.n	800d4e6 <xTaskPriorityDisinherit+0xb6>
 800d4d0:	693b      	ldr	r3, [r7, #16]
 800d4d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4d4:	2201      	movs	r2, #1
 800d4d6:	fa02 f303 	lsl.w	r3, r2, r3
 800d4da:	43da      	mvns	r2, r3
 800d4dc:	4b18      	ldr	r3, [pc, #96]	; (800d540 <xTaskPriorityDisinherit+0x110>)
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	4013      	ands	r3, r2
 800d4e2:	4a17      	ldr	r2, [pc, #92]	; (800d540 <xTaskPriorityDisinherit+0x110>)
 800d4e4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d4e6:	693b      	ldr	r3, [r7, #16]
 800d4e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d4ea:	693b      	ldr	r3, [r7, #16]
 800d4ec:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d4ee:	693b      	ldr	r3, [r7, #16]
 800d4f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4f2:	f1c3 0207 	rsb	r2, r3, #7
 800d4f6:	693b      	ldr	r3, [r7, #16]
 800d4f8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d4fa:	693b      	ldr	r3, [r7, #16]
 800d4fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4fe:	2201      	movs	r2, #1
 800d500:	409a      	lsls	r2, r3
 800d502:	4b0f      	ldr	r3, [pc, #60]	; (800d540 <xTaskPriorityDisinherit+0x110>)
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	4313      	orrs	r3, r2
 800d508:	4a0d      	ldr	r2, [pc, #52]	; (800d540 <xTaskPriorityDisinherit+0x110>)
 800d50a:	6013      	str	r3, [r2, #0]
 800d50c:	693b      	ldr	r3, [r7, #16]
 800d50e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d510:	4613      	mov	r3, r2
 800d512:	009b      	lsls	r3, r3, #2
 800d514:	4413      	add	r3, r2
 800d516:	009b      	lsls	r3, r3, #2
 800d518:	4a08      	ldr	r2, [pc, #32]	; (800d53c <xTaskPriorityDisinherit+0x10c>)
 800d51a:	441a      	add	r2, r3
 800d51c:	693b      	ldr	r3, [r7, #16]
 800d51e:	3304      	adds	r3, #4
 800d520:	4619      	mov	r1, r3
 800d522:	4610      	mov	r0, r2
 800d524:	f7fe f992 	bl	800b84c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d528:	2301      	movs	r3, #1
 800d52a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d52c:	697b      	ldr	r3, [r7, #20]
	}
 800d52e:	4618      	mov	r0, r3
 800d530:	3718      	adds	r7, #24
 800d532:	46bd      	mov	sp, r7
 800d534:	bd80      	pop	{r7, pc}
 800d536:	bf00      	nop
 800d538:	200005a8 	.word	0x200005a8
 800d53c:	200005ac 	.word	0x200005ac
 800d540:	200006b0 	.word	0x200006b0

0800d544 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800d544:	b580      	push	{r7, lr}
 800d546:	b088      	sub	sp, #32
 800d548:	af00      	add	r7, sp, #0
 800d54a:	6078      	str	r0, [r7, #4]
 800d54c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d552:	2301      	movs	r3, #1
 800d554:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	2b00      	cmp	r3, #0
 800d55a:	f000 8087 	beq.w	800d66c <vTaskPriorityDisinheritAfterTimeout+0x128>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800d55e:	69bb      	ldr	r3, [r7, #24]
 800d560:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d562:	2b00      	cmp	r3, #0
 800d564:	d10c      	bne.n	800d580 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 800d566:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d56a:	b672      	cpsid	i
 800d56c:	f383 8811 	msr	BASEPRI, r3
 800d570:	f3bf 8f6f 	isb	sy
 800d574:	f3bf 8f4f 	dsb	sy
 800d578:	b662      	cpsie	i
 800d57a:	60fb      	str	r3, [r7, #12]
}
 800d57c:	bf00      	nop
 800d57e:	e7fe      	b.n	800d57e <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d580:	69bb      	ldr	r3, [r7, #24]
 800d582:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d584:	683a      	ldr	r2, [r7, #0]
 800d586:	429a      	cmp	r2, r3
 800d588:	d902      	bls.n	800d590 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d58a:	683b      	ldr	r3, [r7, #0]
 800d58c:	61fb      	str	r3, [r7, #28]
 800d58e:	e002      	b.n	800d596 <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800d590:	69bb      	ldr	r3, [r7, #24]
 800d592:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d594:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800d596:	69bb      	ldr	r3, [r7, #24]
 800d598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d59a:	69fa      	ldr	r2, [r7, #28]
 800d59c:	429a      	cmp	r2, r3
 800d59e:	d065      	beq.n	800d66c <vTaskPriorityDisinheritAfterTimeout+0x128>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d5a0:	69bb      	ldr	r3, [r7, #24]
 800d5a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d5a4:	697a      	ldr	r2, [r7, #20]
 800d5a6:	429a      	cmp	r2, r3
 800d5a8:	d160      	bne.n	800d66c <vTaskPriorityDisinheritAfterTimeout+0x128>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800d5aa:	4b32      	ldr	r3, [pc, #200]	; (800d674 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800d5ac:	681b      	ldr	r3, [r3, #0]
 800d5ae:	69ba      	ldr	r2, [r7, #24]
 800d5b0:	429a      	cmp	r2, r3
 800d5b2:	d10c      	bne.n	800d5ce <vTaskPriorityDisinheritAfterTimeout+0x8a>
	__asm volatile
 800d5b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5b8:	b672      	cpsid	i
 800d5ba:	f383 8811 	msr	BASEPRI, r3
 800d5be:	f3bf 8f6f 	isb	sy
 800d5c2:	f3bf 8f4f 	dsb	sy
 800d5c6:	b662      	cpsie	i
 800d5c8:	60bb      	str	r3, [r7, #8]
}
 800d5ca:	bf00      	nop
 800d5cc:	e7fe      	b.n	800d5cc <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d5ce:	69bb      	ldr	r3, [r7, #24]
 800d5d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5d2:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800d5d4:	69bb      	ldr	r3, [r7, #24]
 800d5d6:	69fa      	ldr	r2, [r7, #28]
 800d5d8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d5da:	69bb      	ldr	r3, [r7, #24]
 800d5dc:	699b      	ldr	r3, [r3, #24]
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	db04      	blt.n	800d5ec <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d5e2:	69fb      	ldr	r3, [r7, #28]
 800d5e4:	f1c3 0207 	rsb	r2, r3, #7
 800d5e8:	69bb      	ldr	r3, [r7, #24]
 800d5ea:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d5ec:	69bb      	ldr	r3, [r7, #24]
 800d5ee:	6959      	ldr	r1, [r3, #20]
 800d5f0:	693a      	ldr	r2, [r7, #16]
 800d5f2:	4613      	mov	r3, r2
 800d5f4:	009b      	lsls	r3, r3, #2
 800d5f6:	4413      	add	r3, r2
 800d5f8:	009b      	lsls	r3, r3, #2
 800d5fa:	4a1f      	ldr	r2, [pc, #124]	; (800d678 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800d5fc:	4413      	add	r3, r2
 800d5fe:	4299      	cmp	r1, r3
 800d600:	d134      	bne.n	800d66c <vTaskPriorityDisinheritAfterTimeout+0x128>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d602:	69bb      	ldr	r3, [r7, #24]
 800d604:	3304      	adds	r3, #4
 800d606:	4618      	mov	r0, r3
 800d608:	f7fe f97d 	bl	800b906 <uxListRemove>
 800d60c:	4603      	mov	r3, r0
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d115      	bne.n	800d63e <vTaskPriorityDisinheritAfterTimeout+0xfa>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d612:	69bb      	ldr	r3, [r7, #24]
 800d614:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d616:	4918      	ldr	r1, [pc, #96]	; (800d678 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800d618:	4613      	mov	r3, r2
 800d61a:	009b      	lsls	r3, r3, #2
 800d61c:	4413      	add	r3, r2
 800d61e:	009b      	lsls	r3, r3, #2
 800d620:	440b      	add	r3, r1
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	2b00      	cmp	r3, #0
 800d626:	d10a      	bne.n	800d63e <vTaskPriorityDisinheritAfterTimeout+0xfa>
 800d628:	69bb      	ldr	r3, [r7, #24]
 800d62a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d62c:	2201      	movs	r2, #1
 800d62e:	fa02 f303 	lsl.w	r3, r2, r3
 800d632:	43da      	mvns	r2, r3
 800d634:	4b11      	ldr	r3, [pc, #68]	; (800d67c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	4013      	ands	r3, r2
 800d63a:	4a10      	ldr	r2, [pc, #64]	; (800d67c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800d63c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800d63e:	69bb      	ldr	r3, [r7, #24]
 800d640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d642:	2201      	movs	r2, #1
 800d644:	409a      	lsls	r2, r3
 800d646:	4b0d      	ldr	r3, [pc, #52]	; (800d67c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	4313      	orrs	r3, r2
 800d64c:	4a0b      	ldr	r2, [pc, #44]	; (800d67c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800d64e:	6013      	str	r3, [r2, #0]
 800d650:	69bb      	ldr	r3, [r7, #24]
 800d652:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d654:	4613      	mov	r3, r2
 800d656:	009b      	lsls	r3, r3, #2
 800d658:	4413      	add	r3, r2
 800d65a:	009b      	lsls	r3, r3, #2
 800d65c:	4a06      	ldr	r2, [pc, #24]	; (800d678 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800d65e:	441a      	add	r2, r3
 800d660:	69bb      	ldr	r3, [r7, #24]
 800d662:	3304      	adds	r3, #4
 800d664:	4619      	mov	r1, r3
 800d666:	4610      	mov	r0, r2
 800d668:	f7fe f8f0 	bl	800b84c <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d66c:	bf00      	nop
 800d66e:	3720      	adds	r7, #32
 800d670:	46bd      	mov	sp, r7
 800d672:	bd80      	pop	{r7, pc}
 800d674:	200005a8 	.word	0x200005a8
 800d678:	200005ac 	.word	0x200005ac
 800d67c:	200006b0 	.word	0x200006b0

0800d680 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800d680:	b480      	push	{r7}
 800d682:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800d684:	4b07      	ldr	r3, [pc, #28]	; (800d6a4 <pvTaskIncrementMutexHeldCount+0x24>)
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d004      	beq.n	800d696 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800d68c:	4b05      	ldr	r3, [pc, #20]	; (800d6a4 <pvTaskIncrementMutexHeldCount+0x24>)
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d692:	3201      	adds	r2, #1
 800d694:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800d696:	4b03      	ldr	r3, [pc, #12]	; (800d6a4 <pvTaskIncrementMutexHeldCount+0x24>)
 800d698:	681b      	ldr	r3, [r3, #0]
	}
 800d69a:	4618      	mov	r0, r3
 800d69c:	46bd      	mov	sp, r7
 800d69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6a2:	4770      	bx	lr
 800d6a4:	200005a8 	.word	0x200005a8

0800d6a8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d6a8:	b580      	push	{r7, lr}
 800d6aa:	b084      	sub	sp, #16
 800d6ac:	af00      	add	r7, sp, #0
 800d6ae:	6078      	str	r0, [r7, #4]
 800d6b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d6b2:	4b29      	ldr	r3, [pc, #164]	; (800d758 <prvAddCurrentTaskToDelayedList+0xb0>)
 800d6b4:	681b      	ldr	r3, [r3, #0]
 800d6b6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d6b8:	4b28      	ldr	r3, [pc, #160]	; (800d75c <prvAddCurrentTaskToDelayedList+0xb4>)
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	3304      	adds	r3, #4
 800d6be:	4618      	mov	r0, r3
 800d6c0:	f7fe f921 	bl	800b906 <uxListRemove>
 800d6c4:	4603      	mov	r3, r0
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d10b      	bne.n	800d6e2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800d6ca:	4b24      	ldr	r3, [pc, #144]	; (800d75c <prvAddCurrentTaskToDelayedList+0xb4>)
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6d0:	2201      	movs	r2, #1
 800d6d2:	fa02 f303 	lsl.w	r3, r2, r3
 800d6d6:	43da      	mvns	r2, r3
 800d6d8:	4b21      	ldr	r3, [pc, #132]	; (800d760 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	4013      	ands	r3, r2
 800d6de:	4a20      	ldr	r2, [pc, #128]	; (800d760 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d6e0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6e8:	d10a      	bne.n	800d700 <prvAddCurrentTaskToDelayedList+0x58>
 800d6ea:	683b      	ldr	r3, [r7, #0]
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d007      	beq.n	800d700 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d6f0:	4b1a      	ldr	r3, [pc, #104]	; (800d75c <prvAddCurrentTaskToDelayedList+0xb4>)
 800d6f2:	681b      	ldr	r3, [r3, #0]
 800d6f4:	3304      	adds	r3, #4
 800d6f6:	4619      	mov	r1, r3
 800d6f8:	481a      	ldr	r0, [pc, #104]	; (800d764 <prvAddCurrentTaskToDelayedList+0xbc>)
 800d6fa:	f7fe f8a7 	bl	800b84c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d6fe:	e026      	b.n	800d74e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d700:	68fa      	ldr	r2, [r7, #12]
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	4413      	add	r3, r2
 800d706:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d708:	4b14      	ldr	r3, [pc, #80]	; (800d75c <prvAddCurrentTaskToDelayedList+0xb4>)
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	68ba      	ldr	r2, [r7, #8]
 800d70e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d710:	68ba      	ldr	r2, [r7, #8]
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	429a      	cmp	r2, r3
 800d716:	d209      	bcs.n	800d72c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d718:	4b13      	ldr	r3, [pc, #76]	; (800d768 <prvAddCurrentTaskToDelayedList+0xc0>)
 800d71a:	681a      	ldr	r2, [r3, #0]
 800d71c:	4b0f      	ldr	r3, [pc, #60]	; (800d75c <prvAddCurrentTaskToDelayedList+0xb4>)
 800d71e:	681b      	ldr	r3, [r3, #0]
 800d720:	3304      	adds	r3, #4
 800d722:	4619      	mov	r1, r3
 800d724:	4610      	mov	r0, r2
 800d726:	f7fe f8b5 	bl	800b894 <vListInsert>
}
 800d72a:	e010      	b.n	800d74e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d72c:	4b0f      	ldr	r3, [pc, #60]	; (800d76c <prvAddCurrentTaskToDelayedList+0xc4>)
 800d72e:	681a      	ldr	r2, [r3, #0]
 800d730:	4b0a      	ldr	r3, [pc, #40]	; (800d75c <prvAddCurrentTaskToDelayedList+0xb4>)
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	3304      	adds	r3, #4
 800d736:	4619      	mov	r1, r3
 800d738:	4610      	mov	r0, r2
 800d73a:	f7fe f8ab 	bl	800b894 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d73e:	4b0c      	ldr	r3, [pc, #48]	; (800d770 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d740:	681b      	ldr	r3, [r3, #0]
 800d742:	68ba      	ldr	r2, [r7, #8]
 800d744:	429a      	cmp	r2, r3
 800d746:	d202      	bcs.n	800d74e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800d748:	4a09      	ldr	r2, [pc, #36]	; (800d770 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d74a:	68bb      	ldr	r3, [r7, #8]
 800d74c:	6013      	str	r3, [r2, #0]
}
 800d74e:	bf00      	nop
 800d750:	3710      	adds	r7, #16
 800d752:	46bd      	mov	sp, r7
 800d754:	bd80      	pop	{r7, pc}
 800d756:	bf00      	nop
 800d758:	200006ac 	.word	0x200006ac
 800d75c:	200005a8 	.word	0x200005a8
 800d760:	200006b0 	.word	0x200006b0
 800d764:	20000694 	.word	0x20000694
 800d768:	20000664 	.word	0x20000664
 800d76c:	20000660 	.word	0x20000660
 800d770:	200006c8 	.word	0x200006c8

0800d774 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d774:	b480      	push	{r7}
 800d776:	b085      	sub	sp, #20
 800d778:	af00      	add	r7, sp, #0
 800d77a:	60f8      	str	r0, [r7, #12]
 800d77c:	60b9      	str	r1, [r7, #8]
 800d77e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d780:	68fb      	ldr	r3, [r7, #12]
 800d782:	3b04      	subs	r3, #4
 800d784:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d786:	68fb      	ldr	r3, [r7, #12]
 800d788:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d78c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d78e:	68fb      	ldr	r3, [r7, #12]
 800d790:	3b04      	subs	r3, #4
 800d792:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d794:	68bb      	ldr	r3, [r7, #8]
 800d796:	f023 0201 	bic.w	r2, r3, #1
 800d79a:	68fb      	ldr	r3, [r7, #12]
 800d79c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	3b04      	subs	r3, #4
 800d7a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d7a4:	4a0c      	ldr	r2, [pc, #48]	; (800d7d8 <pxPortInitialiseStack+0x64>)
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d7aa:	68fb      	ldr	r3, [r7, #12]
 800d7ac:	3b14      	subs	r3, #20
 800d7ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d7b0:	687a      	ldr	r2, [r7, #4]
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	3b04      	subs	r3, #4
 800d7ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	f06f 0202 	mvn.w	r2, #2
 800d7c2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d7c4:	68fb      	ldr	r3, [r7, #12]
 800d7c6:	3b20      	subs	r3, #32
 800d7c8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d7ca:	68fb      	ldr	r3, [r7, #12]
}
 800d7cc:	4618      	mov	r0, r3
 800d7ce:	3714      	adds	r7, #20
 800d7d0:	46bd      	mov	sp, r7
 800d7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7d6:	4770      	bx	lr
 800d7d8:	0800d7dd 	.word	0x0800d7dd

0800d7dc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d7dc:	b480      	push	{r7}
 800d7de:	b085      	sub	sp, #20
 800d7e0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d7e2:	2300      	movs	r3, #0
 800d7e4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d7e6:	4b14      	ldr	r3, [pc, #80]	; (800d838 <prvTaskExitError+0x5c>)
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7ee:	d00c      	beq.n	800d80a <prvTaskExitError+0x2e>
	__asm volatile
 800d7f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7f4:	b672      	cpsid	i
 800d7f6:	f383 8811 	msr	BASEPRI, r3
 800d7fa:	f3bf 8f6f 	isb	sy
 800d7fe:	f3bf 8f4f 	dsb	sy
 800d802:	b662      	cpsie	i
 800d804:	60fb      	str	r3, [r7, #12]
}
 800d806:	bf00      	nop
 800d808:	e7fe      	b.n	800d808 <prvTaskExitError+0x2c>
	__asm volatile
 800d80a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d80e:	b672      	cpsid	i
 800d810:	f383 8811 	msr	BASEPRI, r3
 800d814:	f3bf 8f6f 	isb	sy
 800d818:	f3bf 8f4f 	dsb	sy
 800d81c:	b662      	cpsie	i
 800d81e:	60bb      	str	r3, [r7, #8]
}
 800d820:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d822:	bf00      	nop
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	2b00      	cmp	r3, #0
 800d828:	d0fc      	beq.n	800d824 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d82a:	bf00      	nop
 800d82c:	bf00      	nop
 800d82e:	3714      	adds	r7, #20
 800d830:	46bd      	mov	sp, r7
 800d832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d836:	4770      	bx	lr
 800d838:	2000004c 	.word	0x2000004c
 800d83c:	00000000 	.word	0x00000000

0800d840 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d840:	4b07      	ldr	r3, [pc, #28]	; (800d860 <pxCurrentTCBConst2>)
 800d842:	6819      	ldr	r1, [r3, #0]
 800d844:	6808      	ldr	r0, [r1, #0]
 800d846:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d84a:	f380 8809 	msr	PSP, r0
 800d84e:	f3bf 8f6f 	isb	sy
 800d852:	f04f 0000 	mov.w	r0, #0
 800d856:	f380 8811 	msr	BASEPRI, r0
 800d85a:	4770      	bx	lr
 800d85c:	f3af 8000 	nop.w

0800d860 <pxCurrentTCBConst2>:
 800d860:	200005a8 	.word	0x200005a8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d864:	bf00      	nop
 800d866:	bf00      	nop

0800d868 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d868:	4808      	ldr	r0, [pc, #32]	; (800d88c <prvPortStartFirstTask+0x24>)
 800d86a:	6800      	ldr	r0, [r0, #0]
 800d86c:	6800      	ldr	r0, [r0, #0]
 800d86e:	f380 8808 	msr	MSP, r0
 800d872:	f04f 0000 	mov.w	r0, #0
 800d876:	f380 8814 	msr	CONTROL, r0
 800d87a:	b662      	cpsie	i
 800d87c:	b661      	cpsie	f
 800d87e:	f3bf 8f4f 	dsb	sy
 800d882:	f3bf 8f6f 	isb	sy
 800d886:	df00      	svc	0
 800d888:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d88a:	bf00      	nop
 800d88c:	e000ed08 	.word	0xe000ed08

0800d890 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d890:	b580      	push	{r7, lr}
 800d892:	b084      	sub	sp, #16
 800d894:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d896:	4b37      	ldr	r3, [pc, #220]	; (800d974 <xPortStartScheduler+0xe4>)
 800d898:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	781b      	ldrb	r3, [r3, #0]
 800d89e:	b2db      	uxtb	r3, r3
 800d8a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	22ff      	movs	r2, #255	; 0xff
 800d8a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d8a8:	68fb      	ldr	r3, [r7, #12]
 800d8aa:	781b      	ldrb	r3, [r3, #0]
 800d8ac:	b2db      	uxtb	r3, r3
 800d8ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d8b0:	78fb      	ldrb	r3, [r7, #3]
 800d8b2:	b2db      	uxtb	r3, r3
 800d8b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d8b8:	b2da      	uxtb	r2, r3
 800d8ba:	4b2f      	ldr	r3, [pc, #188]	; (800d978 <xPortStartScheduler+0xe8>)
 800d8bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d8be:	4b2f      	ldr	r3, [pc, #188]	; (800d97c <xPortStartScheduler+0xec>)
 800d8c0:	2207      	movs	r2, #7
 800d8c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d8c4:	e009      	b.n	800d8da <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800d8c6:	4b2d      	ldr	r3, [pc, #180]	; (800d97c <xPortStartScheduler+0xec>)
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	3b01      	subs	r3, #1
 800d8cc:	4a2b      	ldr	r2, [pc, #172]	; (800d97c <xPortStartScheduler+0xec>)
 800d8ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d8d0:	78fb      	ldrb	r3, [r7, #3]
 800d8d2:	b2db      	uxtb	r3, r3
 800d8d4:	005b      	lsls	r3, r3, #1
 800d8d6:	b2db      	uxtb	r3, r3
 800d8d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d8da:	78fb      	ldrb	r3, [r7, #3]
 800d8dc:	b2db      	uxtb	r3, r3
 800d8de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d8e2:	2b80      	cmp	r3, #128	; 0x80
 800d8e4:	d0ef      	beq.n	800d8c6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d8e6:	4b25      	ldr	r3, [pc, #148]	; (800d97c <xPortStartScheduler+0xec>)
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	f1c3 0307 	rsb	r3, r3, #7
 800d8ee:	2b04      	cmp	r3, #4
 800d8f0:	d00c      	beq.n	800d90c <xPortStartScheduler+0x7c>
	__asm volatile
 800d8f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8f6:	b672      	cpsid	i
 800d8f8:	f383 8811 	msr	BASEPRI, r3
 800d8fc:	f3bf 8f6f 	isb	sy
 800d900:	f3bf 8f4f 	dsb	sy
 800d904:	b662      	cpsie	i
 800d906:	60bb      	str	r3, [r7, #8]
}
 800d908:	bf00      	nop
 800d90a:	e7fe      	b.n	800d90a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d90c:	4b1b      	ldr	r3, [pc, #108]	; (800d97c <xPortStartScheduler+0xec>)
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	021b      	lsls	r3, r3, #8
 800d912:	4a1a      	ldr	r2, [pc, #104]	; (800d97c <xPortStartScheduler+0xec>)
 800d914:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d916:	4b19      	ldr	r3, [pc, #100]	; (800d97c <xPortStartScheduler+0xec>)
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d91e:	4a17      	ldr	r2, [pc, #92]	; (800d97c <xPortStartScheduler+0xec>)
 800d920:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	b2da      	uxtb	r2, r3
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d92a:	4b15      	ldr	r3, [pc, #84]	; (800d980 <xPortStartScheduler+0xf0>)
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	4a14      	ldr	r2, [pc, #80]	; (800d980 <xPortStartScheduler+0xf0>)
 800d930:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d934:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d936:	4b12      	ldr	r3, [pc, #72]	; (800d980 <xPortStartScheduler+0xf0>)
 800d938:	681b      	ldr	r3, [r3, #0]
 800d93a:	4a11      	ldr	r2, [pc, #68]	; (800d980 <xPortStartScheduler+0xf0>)
 800d93c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d940:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d942:	f000 f8dd 	bl	800db00 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d946:	4b0f      	ldr	r3, [pc, #60]	; (800d984 <xPortStartScheduler+0xf4>)
 800d948:	2200      	movs	r2, #0
 800d94a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d94c:	f000 f8fc 	bl	800db48 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d950:	4b0d      	ldr	r3, [pc, #52]	; (800d988 <xPortStartScheduler+0xf8>)
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	4a0c      	ldr	r2, [pc, #48]	; (800d988 <xPortStartScheduler+0xf8>)
 800d956:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d95a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d95c:	f7ff ff84 	bl	800d868 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d960:	f7ff fa76 	bl	800ce50 <vTaskSwitchContext>
	prvTaskExitError();
 800d964:	f7ff ff3a 	bl	800d7dc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d968:	2300      	movs	r3, #0
}
 800d96a:	4618      	mov	r0, r3
 800d96c:	3710      	adds	r7, #16
 800d96e:	46bd      	mov	sp, r7
 800d970:	bd80      	pop	{r7, pc}
 800d972:	bf00      	nop
 800d974:	e000e400 	.word	0xe000e400
 800d978:	200006d4 	.word	0x200006d4
 800d97c:	200006d8 	.word	0x200006d8
 800d980:	e000ed20 	.word	0xe000ed20
 800d984:	2000004c 	.word	0x2000004c
 800d988:	e000ef34 	.word	0xe000ef34

0800d98c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d98c:	b480      	push	{r7}
 800d98e:	b083      	sub	sp, #12
 800d990:	af00      	add	r7, sp, #0
	__asm volatile
 800d992:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d996:	b672      	cpsid	i
 800d998:	f383 8811 	msr	BASEPRI, r3
 800d99c:	f3bf 8f6f 	isb	sy
 800d9a0:	f3bf 8f4f 	dsb	sy
 800d9a4:	b662      	cpsie	i
 800d9a6:	607b      	str	r3, [r7, #4]
}
 800d9a8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d9aa:	4b10      	ldr	r3, [pc, #64]	; (800d9ec <vPortEnterCritical+0x60>)
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	3301      	adds	r3, #1
 800d9b0:	4a0e      	ldr	r2, [pc, #56]	; (800d9ec <vPortEnterCritical+0x60>)
 800d9b2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d9b4:	4b0d      	ldr	r3, [pc, #52]	; (800d9ec <vPortEnterCritical+0x60>)
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	2b01      	cmp	r3, #1
 800d9ba:	d111      	bne.n	800d9e0 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d9bc:	4b0c      	ldr	r3, [pc, #48]	; (800d9f0 <vPortEnterCritical+0x64>)
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	b2db      	uxtb	r3, r3
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d00c      	beq.n	800d9e0 <vPortEnterCritical+0x54>
	__asm volatile
 800d9c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9ca:	b672      	cpsid	i
 800d9cc:	f383 8811 	msr	BASEPRI, r3
 800d9d0:	f3bf 8f6f 	isb	sy
 800d9d4:	f3bf 8f4f 	dsb	sy
 800d9d8:	b662      	cpsie	i
 800d9da:	603b      	str	r3, [r7, #0]
}
 800d9dc:	bf00      	nop
 800d9de:	e7fe      	b.n	800d9de <vPortEnterCritical+0x52>
	}
}
 800d9e0:	bf00      	nop
 800d9e2:	370c      	adds	r7, #12
 800d9e4:	46bd      	mov	sp, r7
 800d9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ea:	4770      	bx	lr
 800d9ec:	2000004c 	.word	0x2000004c
 800d9f0:	e000ed04 	.word	0xe000ed04

0800d9f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d9f4:	b480      	push	{r7}
 800d9f6:	b083      	sub	sp, #12
 800d9f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d9fa:	4b13      	ldr	r3, [pc, #76]	; (800da48 <vPortExitCritical+0x54>)
 800d9fc:	681b      	ldr	r3, [r3, #0]
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d10c      	bne.n	800da1c <vPortExitCritical+0x28>
	__asm volatile
 800da02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da06:	b672      	cpsid	i
 800da08:	f383 8811 	msr	BASEPRI, r3
 800da0c:	f3bf 8f6f 	isb	sy
 800da10:	f3bf 8f4f 	dsb	sy
 800da14:	b662      	cpsie	i
 800da16:	607b      	str	r3, [r7, #4]
}
 800da18:	bf00      	nop
 800da1a:	e7fe      	b.n	800da1a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800da1c:	4b0a      	ldr	r3, [pc, #40]	; (800da48 <vPortExitCritical+0x54>)
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	3b01      	subs	r3, #1
 800da22:	4a09      	ldr	r2, [pc, #36]	; (800da48 <vPortExitCritical+0x54>)
 800da24:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800da26:	4b08      	ldr	r3, [pc, #32]	; (800da48 <vPortExitCritical+0x54>)
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d105      	bne.n	800da3a <vPortExitCritical+0x46>
 800da2e:	2300      	movs	r3, #0
 800da30:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800da32:	683b      	ldr	r3, [r7, #0]
 800da34:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800da38:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800da3a:	bf00      	nop
 800da3c:	370c      	adds	r7, #12
 800da3e:	46bd      	mov	sp, r7
 800da40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da44:	4770      	bx	lr
 800da46:	bf00      	nop
 800da48:	2000004c 	.word	0x2000004c
 800da4c:	00000000 	.word	0x00000000

0800da50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800da50:	f3ef 8009 	mrs	r0, PSP
 800da54:	f3bf 8f6f 	isb	sy
 800da58:	4b15      	ldr	r3, [pc, #84]	; (800dab0 <pxCurrentTCBConst>)
 800da5a:	681a      	ldr	r2, [r3, #0]
 800da5c:	f01e 0f10 	tst.w	lr, #16
 800da60:	bf08      	it	eq
 800da62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800da66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da6a:	6010      	str	r0, [r2, #0]
 800da6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800da70:	f04f 0050 	mov.w	r0, #80	; 0x50
 800da74:	b672      	cpsid	i
 800da76:	f380 8811 	msr	BASEPRI, r0
 800da7a:	f3bf 8f4f 	dsb	sy
 800da7e:	f3bf 8f6f 	isb	sy
 800da82:	b662      	cpsie	i
 800da84:	f7ff f9e4 	bl	800ce50 <vTaskSwitchContext>
 800da88:	f04f 0000 	mov.w	r0, #0
 800da8c:	f380 8811 	msr	BASEPRI, r0
 800da90:	bc09      	pop	{r0, r3}
 800da92:	6819      	ldr	r1, [r3, #0]
 800da94:	6808      	ldr	r0, [r1, #0]
 800da96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da9a:	f01e 0f10 	tst.w	lr, #16
 800da9e:	bf08      	it	eq
 800daa0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800daa4:	f380 8809 	msr	PSP, r0
 800daa8:	f3bf 8f6f 	isb	sy
 800daac:	4770      	bx	lr
 800daae:	bf00      	nop

0800dab0 <pxCurrentTCBConst>:
 800dab0:	200005a8 	.word	0x200005a8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800dab4:	bf00      	nop
 800dab6:	bf00      	nop

0800dab8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800dab8:	b580      	push	{r7, lr}
 800daba:	b082      	sub	sp, #8
 800dabc:	af00      	add	r7, sp, #0
	__asm volatile
 800dabe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dac2:	b672      	cpsid	i
 800dac4:	f383 8811 	msr	BASEPRI, r3
 800dac8:	f3bf 8f6f 	isb	sy
 800dacc:	f3bf 8f4f 	dsb	sy
 800dad0:	b662      	cpsie	i
 800dad2:	607b      	str	r3, [r7, #4]
}
 800dad4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800dad6:	f7ff f901 	bl	800ccdc <xTaskIncrementTick>
 800dada:	4603      	mov	r3, r0
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d003      	beq.n	800dae8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800dae0:	4b06      	ldr	r3, [pc, #24]	; (800dafc <SysTick_Handler+0x44>)
 800dae2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dae6:	601a      	str	r2, [r3, #0]
 800dae8:	2300      	movs	r3, #0
 800daea:	603b      	str	r3, [r7, #0]
	__asm volatile
 800daec:	683b      	ldr	r3, [r7, #0]
 800daee:	f383 8811 	msr	BASEPRI, r3
}
 800daf2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800daf4:	bf00      	nop
 800daf6:	3708      	adds	r7, #8
 800daf8:	46bd      	mov	sp, r7
 800dafa:	bd80      	pop	{r7, pc}
 800dafc:	e000ed04 	.word	0xe000ed04

0800db00 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800db00:	b480      	push	{r7}
 800db02:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800db04:	4b0b      	ldr	r3, [pc, #44]	; (800db34 <vPortSetupTimerInterrupt+0x34>)
 800db06:	2200      	movs	r2, #0
 800db08:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800db0a:	4b0b      	ldr	r3, [pc, #44]	; (800db38 <vPortSetupTimerInterrupt+0x38>)
 800db0c:	2200      	movs	r2, #0
 800db0e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800db10:	4b0a      	ldr	r3, [pc, #40]	; (800db3c <vPortSetupTimerInterrupt+0x3c>)
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	4a0a      	ldr	r2, [pc, #40]	; (800db40 <vPortSetupTimerInterrupt+0x40>)
 800db16:	fba2 2303 	umull	r2, r3, r2, r3
 800db1a:	099b      	lsrs	r3, r3, #6
 800db1c:	4a09      	ldr	r2, [pc, #36]	; (800db44 <vPortSetupTimerInterrupt+0x44>)
 800db1e:	3b01      	subs	r3, #1
 800db20:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800db22:	4b04      	ldr	r3, [pc, #16]	; (800db34 <vPortSetupTimerInterrupt+0x34>)
 800db24:	2207      	movs	r2, #7
 800db26:	601a      	str	r2, [r3, #0]
}
 800db28:	bf00      	nop
 800db2a:	46bd      	mov	sp, r7
 800db2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db30:	4770      	bx	lr
 800db32:	bf00      	nop
 800db34:	e000e010 	.word	0xe000e010
 800db38:	e000e018 	.word	0xe000e018
 800db3c:	20000040 	.word	0x20000040
 800db40:	10624dd3 	.word	0x10624dd3
 800db44:	e000e014 	.word	0xe000e014

0800db48 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800db48:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800db58 <vPortEnableVFP+0x10>
 800db4c:	6801      	ldr	r1, [r0, #0]
 800db4e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800db52:	6001      	str	r1, [r0, #0]
 800db54:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800db56:	bf00      	nop
 800db58:	e000ed88 	.word	0xe000ed88

0800db5c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800db5c:	b580      	push	{r7, lr}
 800db5e:	b08a      	sub	sp, #40	; 0x28
 800db60:	af00      	add	r7, sp, #0
 800db62:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800db64:	2300      	movs	r3, #0
 800db66:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800db68:	f7ff f80c 	bl	800cb84 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800db6c:	4b5b      	ldr	r3, [pc, #364]	; (800dcdc <pvPortMalloc+0x180>)
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	2b00      	cmp	r3, #0
 800db72:	d101      	bne.n	800db78 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800db74:	f000 f91a 	bl	800ddac <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800db78:	4b59      	ldr	r3, [pc, #356]	; (800dce0 <pvPortMalloc+0x184>)
 800db7a:	681a      	ldr	r2, [r3, #0]
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	4013      	ands	r3, r2
 800db80:	2b00      	cmp	r3, #0
 800db82:	f040 8092 	bne.w	800dcaa <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d01f      	beq.n	800dbcc <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800db8c:	2208      	movs	r2, #8
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	4413      	add	r3, r2
 800db92:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	f003 0307 	and.w	r3, r3, #7
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d016      	beq.n	800dbcc <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	f023 0307 	bic.w	r3, r3, #7
 800dba4:	3308      	adds	r3, #8
 800dba6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	f003 0307 	and.w	r3, r3, #7
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	d00c      	beq.n	800dbcc <pvPortMalloc+0x70>
	__asm volatile
 800dbb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbb6:	b672      	cpsid	i
 800dbb8:	f383 8811 	msr	BASEPRI, r3
 800dbbc:	f3bf 8f6f 	isb	sy
 800dbc0:	f3bf 8f4f 	dsb	sy
 800dbc4:	b662      	cpsie	i
 800dbc6:	617b      	str	r3, [r7, #20]
}
 800dbc8:	bf00      	nop
 800dbca:	e7fe      	b.n	800dbca <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d06b      	beq.n	800dcaa <pvPortMalloc+0x14e>
 800dbd2:	4b44      	ldr	r3, [pc, #272]	; (800dce4 <pvPortMalloc+0x188>)
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	687a      	ldr	r2, [r7, #4]
 800dbd8:	429a      	cmp	r2, r3
 800dbda:	d866      	bhi.n	800dcaa <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800dbdc:	4b42      	ldr	r3, [pc, #264]	; (800dce8 <pvPortMalloc+0x18c>)
 800dbde:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800dbe0:	4b41      	ldr	r3, [pc, #260]	; (800dce8 <pvPortMalloc+0x18c>)
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dbe6:	e004      	b.n	800dbf2 <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800dbe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbea:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800dbec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dbf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbf4:	685b      	ldr	r3, [r3, #4]
 800dbf6:	687a      	ldr	r2, [r7, #4]
 800dbf8:	429a      	cmp	r2, r3
 800dbfa:	d903      	bls.n	800dc04 <pvPortMalloc+0xa8>
 800dbfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d1f1      	bne.n	800dbe8 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800dc04:	4b35      	ldr	r3, [pc, #212]	; (800dcdc <pvPortMalloc+0x180>)
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dc0a:	429a      	cmp	r2, r3
 800dc0c:	d04d      	beq.n	800dcaa <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800dc0e:	6a3b      	ldr	r3, [r7, #32]
 800dc10:	681b      	ldr	r3, [r3, #0]
 800dc12:	2208      	movs	r2, #8
 800dc14:	4413      	add	r3, r2
 800dc16:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800dc18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc1a:	681a      	ldr	r2, [r3, #0]
 800dc1c:	6a3b      	ldr	r3, [r7, #32]
 800dc1e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800dc20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc22:	685a      	ldr	r2, [r3, #4]
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	1ad2      	subs	r2, r2, r3
 800dc28:	2308      	movs	r3, #8
 800dc2a:	005b      	lsls	r3, r3, #1
 800dc2c:	429a      	cmp	r2, r3
 800dc2e:	d921      	bls.n	800dc74 <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800dc30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	4413      	add	r3, r2
 800dc36:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dc38:	69bb      	ldr	r3, [r7, #24]
 800dc3a:	f003 0307 	and.w	r3, r3, #7
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d00c      	beq.n	800dc5c <pvPortMalloc+0x100>
	__asm volatile
 800dc42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc46:	b672      	cpsid	i
 800dc48:	f383 8811 	msr	BASEPRI, r3
 800dc4c:	f3bf 8f6f 	isb	sy
 800dc50:	f3bf 8f4f 	dsb	sy
 800dc54:	b662      	cpsie	i
 800dc56:	613b      	str	r3, [r7, #16]
}
 800dc58:	bf00      	nop
 800dc5a:	e7fe      	b.n	800dc5a <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800dc5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc5e:	685a      	ldr	r2, [r3, #4]
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	1ad2      	subs	r2, r2, r3
 800dc64:	69bb      	ldr	r3, [r7, #24]
 800dc66:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800dc68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc6a:	687a      	ldr	r2, [r7, #4]
 800dc6c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800dc6e:	69b8      	ldr	r0, [r7, #24]
 800dc70:	f000 f8fe 	bl	800de70 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800dc74:	4b1b      	ldr	r3, [pc, #108]	; (800dce4 <pvPortMalloc+0x188>)
 800dc76:	681a      	ldr	r2, [r3, #0]
 800dc78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc7a:	685b      	ldr	r3, [r3, #4]
 800dc7c:	1ad3      	subs	r3, r2, r3
 800dc7e:	4a19      	ldr	r2, [pc, #100]	; (800dce4 <pvPortMalloc+0x188>)
 800dc80:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800dc82:	4b18      	ldr	r3, [pc, #96]	; (800dce4 <pvPortMalloc+0x188>)
 800dc84:	681a      	ldr	r2, [r3, #0]
 800dc86:	4b19      	ldr	r3, [pc, #100]	; (800dcec <pvPortMalloc+0x190>)
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	429a      	cmp	r2, r3
 800dc8c:	d203      	bcs.n	800dc96 <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800dc8e:	4b15      	ldr	r3, [pc, #84]	; (800dce4 <pvPortMalloc+0x188>)
 800dc90:	681b      	ldr	r3, [r3, #0]
 800dc92:	4a16      	ldr	r2, [pc, #88]	; (800dcec <pvPortMalloc+0x190>)
 800dc94:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800dc96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc98:	685a      	ldr	r2, [r3, #4]
 800dc9a:	4b11      	ldr	r3, [pc, #68]	; (800dce0 <pvPortMalloc+0x184>)
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	431a      	orrs	r2, r3
 800dca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dca2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800dca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dca6:	2200      	movs	r2, #0
 800dca8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800dcaa:	f7fe ff79 	bl	800cba0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800dcae:	69fb      	ldr	r3, [r7, #28]
 800dcb0:	f003 0307 	and.w	r3, r3, #7
 800dcb4:	2b00      	cmp	r3, #0
 800dcb6:	d00c      	beq.n	800dcd2 <pvPortMalloc+0x176>
	__asm volatile
 800dcb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcbc:	b672      	cpsid	i
 800dcbe:	f383 8811 	msr	BASEPRI, r3
 800dcc2:	f3bf 8f6f 	isb	sy
 800dcc6:	f3bf 8f4f 	dsb	sy
 800dcca:	b662      	cpsie	i
 800dccc:	60fb      	str	r3, [r7, #12]
}
 800dcce:	bf00      	nop
 800dcd0:	e7fe      	b.n	800dcd0 <pvPortMalloc+0x174>
	return pvReturn;
 800dcd2:	69fb      	ldr	r3, [r7, #28]
}
 800dcd4:	4618      	mov	r0, r3
 800dcd6:	3728      	adds	r7, #40	; 0x28
 800dcd8:	46bd      	mov	sp, r7
 800dcda:	bd80      	pop	{r7, pc}
 800dcdc:	20007ee4 	.word	0x20007ee4
 800dce0:	20007ef0 	.word	0x20007ef0
 800dce4:	20007ee8 	.word	0x20007ee8
 800dce8:	20007edc 	.word	0x20007edc
 800dcec:	20007eec 	.word	0x20007eec

0800dcf0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800dcf0:	b580      	push	{r7, lr}
 800dcf2:	b086      	sub	sp, #24
 800dcf4:	af00      	add	r7, sp, #0
 800dcf6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d04c      	beq.n	800dd9c <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800dd02:	2308      	movs	r3, #8
 800dd04:	425b      	negs	r3, r3
 800dd06:	697a      	ldr	r2, [r7, #20]
 800dd08:	4413      	add	r3, r2
 800dd0a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800dd0c:	697b      	ldr	r3, [r7, #20]
 800dd0e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800dd10:	693b      	ldr	r3, [r7, #16]
 800dd12:	685a      	ldr	r2, [r3, #4]
 800dd14:	4b23      	ldr	r3, [pc, #140]	; (800dda4 <vPortFree+0xb4>)
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	4013      	ands	r3, r2
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d10c      	bne.n	800dd38 <vPortFree+0x48>
	__asm volatile
 800dd1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd22:	b672      	cpsid	i
 800dd24:	f383 8811 	msr	BASEPRI, r3
 800dd28:	f3bf 8f6f 	isb	sy
 800dd2c:	f3bf 8f4f 	dsb	sy
 800dd30:	b662      	cpsie	i
 800dd32:	60fb      	str	r3, [r7, #12]
}
 800dd34:	bf00      	nop
 800dd36:	e7fe      	b.n	800dd36 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800dd38:	693b      	ldr	r3, [r7, #16]
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	d00c      	beq.n	800dd5a <vPortFree+0x6a>
	__asm volatile
 800dd40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd44:	b672      	cpsid	i
 800dd46:	f383 8811 	msr	BASEPRI, r3
 800dd4a:	f3bf 8f6f 	isb	sy
 800dd4e:	f3bf 8f4f 	dsb	sy
 800dd52:	b662      	cpsie	i
 800dd54:	60bb      	str	r3, [r7, #8]
}
 800dd56:	bf00      	nop
 800dd58:	e7fe      	b.n	800dd58 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800dd5a:	693b      	ldr	r3, [r7, #16]
 800dd5c:	685a      	ldr	r2, [r3, #4]
 800dd5e:	4b11      	ldr	r3, [pc, #68]	; (800dda4 <vPortFree+0xb4>)
 800dd60:	681b      	ldr	r3, [r3, #0]
 800dd62:	4013      	ands	r3, r2
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d019      	beq.n	800dd9c <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800dd68:	693b      	ldr	r3, [r7, #16]
 800dd6a:	681b      	ldr	r3, [r3, #0]
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d115      	bne.n	800dd9c <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800dd70:	693b      	ldr	r3, [r7, #16]
 800dd72:	685a      	ldr	r2, [r3, #4]
 800dd74:	4b0b      	ldr	r3, [pc, #44]	; (800dda4 <vPortFree+0xb4>)
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	43db      	mvns	r3, r3
 800dd7a:	401a      	ands	r2, r3
 800dd7c:	693b      	ldr	r3, [r7, #16]
 800dd7e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800dd80:	f7fe ff00 	bl	800cb84 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800dd84:	693b      	ldr	r3, [r7, #16]
 800dd86:	685a      	ldr	r2, [r3, #4]
 800dd88:	4b07      	ldr	r3, [pc, #28]	; (800dda8 <vPortFree+0xb8>)
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	4413      	add	r3, r2
 800dd8e:	4a06      	ldr	r2, [pc, #24]	; (800dda8 <vPortFree+0xb8>)
 800dd90:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800dd92:	6938      	ldr	r0, [r7, #16]
 800dd94:	f000 f86c 	bl	800de70 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800dd98:	f7fe ff02 	bl	800cba0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800dd9c:	bf00      	nop
 800dd9e:	3718      	adds	r7, #24
 800dda0:	46bd      	mov	sp, r7
 800dda2:	bd80      	pop	{r7, pc}
 800dda4:	20007ef0 	.word	0x20007ef0
 800dda8:	20007ee8 	.word	0x20007ee8

0800ddac <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ddac:	b480      	push	{r7}
 800ddae:	b085      	sub	sp, #20
 800ddb0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ddb2:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 800ddb6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ddb8:	4b27      	ldr	r3, [pc, #156]	; (800de58 <prvHeapInit+0xac>)
 800ddba:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	f003 0307 	and.w	r3, r3, #7
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d00c      	beq.n	800dde0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	3307      	adds	r3, #7
 800ddca:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ddcc:	68fb      	ldr	r3, [r7, #12]
 800ddce:	f023 0307 	bic.w	r3, r3, #7
 800ddd2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ddd4:	68ba      	ldr	r2, [r7, #8]
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	1ad3      	subs	r3, r2, r3
 800ddda:	4a1f      	ldr	r2, [pc, #124]	; (800de58 <prvHeapInit+0xac>)
 800dddc:	4413      	add	r3, r2
 800ddde:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800dde4:	4a1d      	ldr	r2, [pc, #116]	; (800de5c <prvHeapInit+0xb0>)
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ddea:	4b1c      	ldr	r3, [pc, #112]	; (800de5c <prvHeapInit+0xb0>)
 800ddec:	2200      	movs	r2, #0
 800ddee:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	68ba      	ldr	r2, [r7, #8]
 800ddf4:	4413      	add	r3, r2
 800ddf6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ddf8:	2208      	movs	r2, #8
 800ddfa:	68fb      	ldr	r3, [r7, #12]
 800ddfc:	1a9b      	subs	r3, r3, r2
 800ddfe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	f023 0307 	bic.w	r3, r3, #7
 800de06:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800de08:	68fb      	ldr	r3, [r7, #12]
 800de0a:	4a15      	ldr	r2, [pc, #84]	; (800de60 <prvHeapInit+0xb4>)
 800de0c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800de0e:	4b14      	ldr	r3, [pc, #80]	; (800de60 <prvHeapInit+0xb4>)
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	2200      	movs	r2, #0
 800de14:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800de16:	4b12      	ldr	r3, [pc, #72]	; (800de60 <prvHeapInit+0xb4>)
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	2200      	movs	r2, #0
 800de1c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800de22:	683b      	ldr	r3, [r7, #0]
 800de24:	68fa      	ldr	r2, [r7, #12]
 800de26:	1ad2      	subs	r2, r2, r3
 800de28:	683b      	ldr	r3, [r7, #0]
 800de2a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800de2c:	4b0c      	ldr	r3, [pc, #48]	; (800de60 <prvHeapInit+0xb4>)
 800de2e:	681a      	ldr	r2, [r3, #0]
 800de30:	683b      	ldr	r3, [r7, #0]
 800de32:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800de34:	683b      	ldr	r3, [r7, #0]
 800de36:	685b      	ldr	r3, [r3, #4]
 800de38:	4a0a      	ldr	r2, [pc, #40]	; (800de64 <prvHeapInit+0xb8>)
 800de3a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800de3c:	683b      	ldr	r3, [r7, #0]
 800de3e:	685b      	ldr	r3, [r3, #4]
 800de40:	4a09      	ldr	r2, [pc, #36]	; (800de68 <prvHeapInit+0xbc>)
 800de42:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800de44:	4b09      	ldr	r3, [pc, #36]	; (800de6c <prvHeapInit+0xc0>)
 800de46:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800de4a:	601a      	str	r2, [r3, #0]
}
 800de4c:	bf00      	nop
 800de4e:	3714      	adds	r7, #20
 800de50:	46bd      	mov	sp, r7
 800de52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de56:	4770      	bx	lr
 800de58:	200006dc 	.word	0x200006dc
 800de5c:	20007edc 	.word	0x20007edc
 800de60:	20007ee4 	.word	0x20007ee4
 800de64:	20007eec 	.word	0x20007eec
 800de68:	20007ee8 	.word	0x20007ee8
 800de6c:	20007ef0 	.word	0x20007ef0

0800de70 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800de70:	b480      	push	{r7}
 800de72:	b085      	sub	sp, #20
 800de74:	af00      	add	r7, sp, #0
 800de76:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800de78:	4b28      	ldr	r3, [pc, #160]	; (800df1c <prvInsertBlockIntoFreeList+0xac>)
 800de7a:	60fb      	str	r3, [r7, #12]
 800de7c:	e002      	b.n	800de84 <prvInsertBlockIntoFreeList+0x14>
 800de7e:	68fb      	ldr	r3, [r7, #12]
 800de80:	681b      	ldr	r3, [r3, #0]
 800de82:	60fb      	str	r3, [r7, #12]
 800de84:	68fb      	ldr	r3, [r7, #12]
 800de86:	681b      	ldr	r3, [r3, #0]
 800de88:	687a      	ldr	r2, [r7, #4]
 800de8a:	429a      	cmp	r2, r3
 800de8c:	d8f7      	bhi.n	800de7e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800de8e:	68fb      	ldr	r3, [r7, #12]
 800de90:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	685b      	ldr	r3, [r3, #4]
 800de96:	68ba      	ldr	r2, [r7, #8]
 800de98:	4413      	add	r3, r2
 800de9a:	687a      	ldr	r2, [r7, #4]
 800de9c:	429a      	cmp	r2, r3
 800de9e:	d108      	bne.n	800deb2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	685a      	ldr	r2, [r3, #4]
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	685b      	ldr	r3, [r3, #4]
 800dea8:	441a      	add	r2, r3
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	685b      	ldr	r3, [r3, #4]
 800deba:	68ba      	ldr	r2, [r7, #8]
 800debc:	441a      	add	r2, r3
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	681b      	ldr	r3, [r3, #0]
 800dec2:	429a      	cmp	r2, r3
 800dec4:	d118      	bne.n	800def8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	681a      	ldr	r2, [r3, #0]
 800deca:	4b15      	ldr	r3, [pc, #84]	; (800df20 <prvInsertBlockIntoFreeList+0xb0>)
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	429a      	cmp	r2, r3
 800ded0:	d00d      	beq.n	800deee <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	685a      	ldr	r2, [r3, #4]
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	685b      	ldr	r3, [r3, #4]
 800dedc:	441a      	add	r2, r3
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800dee2:	68fb      	ldr	r3, [r7, #12]
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	681a      	ldr	r2, [r3, #0]
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	601a      	str	r2, [r3, #0]
 800deec:	e008      	b.n	800df00 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800deee:	4b0c      	ldr	r3, [pc, #48]	; (800df20 <prvInsertBlockIntoFreeList+0xb0>)
 800def0:	681a      	ldr	r2, [r3, #0]
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	601a      	str	r2, [r3, #0]
 800def6:	e003      	b.n	800df00 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	681a      	ldr	r2, [r3, #0]
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800df00:	68fa      	ldr	r2, [r7, #12]
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	429a      	cmp	r2, r3
 800df06:	d002      	beq.n	800df0e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800df08:	68fb      	ldr	r3, [r7, #12]
 800df0a:	687a      	ldr	r2, [r7, #4]
 800df0c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800df0e:	bf00      	nop
 800df10:	3714      	adds	r7, #20
 800df12:	46bd      	mov	sp, r7
 800df14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df18:	4770      	bx	lr
 800df1a:	bf00      	nop
 800df1c:	20007edc 	.word	0x20007edc
 800df20:	20007ee4 	.word	0x20007ee4

0800df24 <__libc_init_array>:
 800df24:	b570      	push	{r4, r5, r6, lr}
 800df26:	4d0d      	ldr	r5, [pc, #52]	; (800df5c <__libc_init_array+0x38>)
 800df28:	4c0d      	ldr	r4, [pc, #52]	; (800df60 <__libc_init_array+0x3c>)
 800df2a:	1b64      	subs	r4, r4, r5
 800df2c:	10a4      	asrs	r4, r4, #2
 800df2e:	2600      	movs	r6, #0
 800df30:	42a6      	cmp	r6, r4
 800df32:	d109      	bne.n	800df48 <__libc_init_array+0x24>
 800df34:	4d0b      	ldr	r5, [pc, #44]	; (800df64 <__libc_init_array+0x40>)
 800df36:	4c0c      	ldr	r4, [pc, #48]	; (800df68 <__libc_init_array+0x44>)
 800df38:	f000 f8f6 	bl	800e128 <_init>
 800df3c:	1b64      	subs	r4, r4, r5
 800df3e:	10a4      	asrs	r4, r4, #2
 800df40:	2600      	movs	r6, #0
 800df42:	42a6      	cmp	r6, r4
 800df44:	d105      	bne.n	800df52 <__libc_init_array+0x2e>
 800df46:	bd70      	pop	{r4, r5, r6, pc}
 800df48:	f855 3b04 	ldr.w	r3, [r5], #4
 800df4c:	4798      	blx	r3
 800df4e:	3601      	adds	r6, #1
 800df50:	e7ee      	b.n	800df30 <__libc_init_array+0xc>
 800df52:	f855 3b04 	ldr.w	r3, [r5], #4
 800df56:	4798      	blx	r3
 800df58:	3601      	adds	r6, #1
 800df5a:	e7f2      	b.n	800df42 <__libc_init_array+0x1e>
 800df5c:	080343f8 	.word	0x080343f8
 800df60:	080343f8 	.word	0x080343f8
 800df64:	080343f8 	.word	0x080343f8
 800df68:	080343fc 	.word	0x080343fc

0800df6c <__retarget_lock_acquire_recursive>:
 800df6c:	4770      	bx	lr

0800df6e <__retarget_lock_release_recursive>:
 800df6e:	4770      	bx	lr

0800df70 <memcpy>:
 800df70:	440a      	add	r2, r1
 800df72:	4291      	cmp	r1, r2
 800df74:	f100 33ff 	add.w	r3, r0, #4294967295
 800df78:	d100      	bne.n	800df7c <memcpy+0xc>
 800df7a:	4770      	bx	lr
 800df7c:	b510      	push	{r4, lr}
 800df7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800df82:	f803 4f01 	strb.w	r4, [r3, #1]!
 800df86:	4291      	cmp	r1, r2
 800df88:	d1f9      	bne.n	800df7e <memcpy+0xe>
 800df8a:	bd10      	pop	{r4, pc}

0800df8c <memset>:
 800df8c:	4402      	add	r2, r0
 800df8e:	4603      	mov	r3, r0
 800df90:	4293      	cmp	r3, r2
 800df92:	d100      	bne.n	800df96 <memset+0xa>
 800df94:	4770      	bx	lr
 800df96:	f803 1b01 	strb.w	r1, [r3], #1
 800df9a:	e7f9      	b.n	800df90 <memset+0x4>

0800df9c <cleanup_glue>:
 800df9c:	b538      	push	{r3, r4, r5, lr}
 800df9e:	460c      	mov	r4, r1
 800dfa0:	6809      	ldr	r1, [r1, #0]
 800dfa2:	4605      	mov	r5, r0
 800dfa4:	b109      	cbz	r1, 800dfaa <cleanup_glue+0xe>
 800dfa6:	f7ff fff9 	bl	800df9c <cleanup_glue>
 800dfaa:	4621      	mov	r1, r4
 800dfac:	4628      	mov	r0, r5
 800dfae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dfb2:	f000 b869 	b.w	800e088 <_free_r>
	...

0800dfb8 <_reclaim_reent>:
 800dfb8:	4b2c      	ldr	r3, [pc, #176]	; (800e06c <_reclaim_reent+0xb4>)
 800dfba:	681b      	ldr	r3, [r3, #0]
 800dfbc:	4283      	cmp	r3, r0
 800dfbe:	b570      	push	{r4, r5, r6, lr}
 800dfc0:	4604      	mov	r4, r0
 800dfc2:	d051      	beq.n	800e068 <_reclaim_reent+0xb0>
 800dfc4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800dfc6:	b143      	cbz	r3, 800dfda <_reclaim_reent+0x22>
 800dfc8:	68db      	ldr	r3, [r3, #12]
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d14a      	bne.n	800e064 <_reclaim_reent+0xac>
 800dfce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dfd0:	6819      	ldr	r1, [r3, #0]
 800dfd2:	b111      	cbz	r1, 800dfda <_reclaim_reent+0x22>
 800dfd4:	4620      	mov	r0, r4
 800dfd6:	f000 f857 	bl	800e088 <_free_r>
 800dfda:	6961      	ldr	r1, [r4, #20]
 800dfdc:	b111      	cbz	r1, 800dfe4 <_reclaim_reent+0x2c>
 800dfde:	4620      	mov	r0, r4
 800dfe0:	f000 f852 	bl	800e088 <_free_r>
 800dfe4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800dfe6:	b111      	cbz	r1, 800dfee <_reclaim_reent+0x36>
 800dfe8:	4620      	mov	r0, r4
 800dfea:	f000 f84d 	bl	800e088 <_free_r>
 800dfee:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800dff0:	b111      	cbz	r1, 800dff8 <_reclaim_reent+0x40>
 800dff2:	4620      	mov	r0, r4
 800dff4:	f000 f848 	bl	800e088 <_free_r>
 800dff8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800dffa:	b111      	cbz	r1, 800e002 <_reclaim_reent+0x4a>
 800dffc:	4620      	mov	r0, r4
 800dffe:	f000 f843 	bl	800e088 <_free_r>
 800e002:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800e004:	b111      	cbz	r1, 800e00c <_reclaim_reent+0x54>
 800e006:	4620      	mov	r0, r4
 800e008:	f000 f83e 	bl	800e088 <_free_r>
 800e00c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800e00e:	b111      	cbz	r1, 800e016 <_reclaim_reent+0x5e>
 800e010:	4620      	mov	r0, r4
 800e012:	f000 f839 	bl	800e088 <_free_r>
 800e016:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800e018:	b111      	cbz	r1, 800e020 <_reclaim_reent+0x68>
 800e01a:	4620      	mov	r0, r4
 800e01c:	f000 f834 	bl	800e088 <_free_r>
 800e020:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e022:	b111      	cbz	r1, 800e02a <_reclaim_reent+0x72>
 800e024:	4620      	mov	r0, r4
 800e026:	f000 f82f 	bl	800e088 <_free_r>
 800e02a:	69a3      	ldr	r3, [r4, #24]
 800e02c:	b1e3      	cbz	r3, 800e068 <_reclaim_reent+0xb0>
 800e02e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800e030:	4620      	mov	r0, r4
 800e032:	4798      	blx	r3
 800e034:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800e036:	b1b9      	cbz	r1, 800e068 <_reclaim_reent+0xb0>
 800e038:	4620      	mov	r0, r4
 800e03a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e03e:	f7ff bfad 	b.w	800df9c <cleanup_glue>
 800e042:	5949      	ldr	r1, [r1, r5]
 800e044:	b941      	cbnz	r1, 800e058 <_reclaim_reent+0xa0>
 800e046:	3504      	adds	r5, #4
 800e048:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e04a:	2d80      	cmp	r5, #128	; 0x80
 800e04c:	68d9      	ldr	r1, [r3, #12]
 800e04e:	d1f8      	bne.n	800e042 <_reclaim_reent+0x8a>
 800e050:	4620      	mov	r0, r4
 800e052:	f000 f819 	bl	800e088 <_free_r>
 800e056:	e7ba      	b.n	800dfce <_reclaim_reent+0x16>
 800e058:	680e      	ldr	r6, [r1, #0]
 800e05a:	4620      	mov	r0, r4
 800e05c:	f000 f814 	bl	800e088 <_free_r>
 800e060:	4631      	mov	r1, r6
 800e062:	e7ef      	b.n	800e044 <_reclaim_reent+0x8c>
 800e064:	2500      	movs	r5, #0
 800e066:	e7ef      	b.n	800e048 <_reclaim_reent+0x90>
 800e068:	bd70      	pop	{r4, r5, r6, pc}
 800e06a:	bf00      	nop
 800e06c:	20000050 	.word	0x20000050

0800e070 <__malloc_lock>:
 800e070:	4801      	ldr	r0, [pc, #4]	; (800e078 <__malloc_lock+0x8>)
 800e072:	f7ff bf7b 	b.w	800df6c <__retarget_lock_acquire_recursive>
 800e076:	bf00      	nop
 800e078:	20008824 	.word	0x20008824

0800e07c <__malloc_unlock>:
 800e07c:	4801      	ldr	r0, [pc, #4]	; (800e084 <__malloc_unlock+0x8>)
 800e07e:	f7ff bf76 	b.w	800df6e <__retarget_lock_release_recursive>
 800e082:	bf00      	nop
 800e084:	20008824 	.word	0x20008824

0800e088 <_free_r>:
 800e088:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e08a:	2900      	cmp	r1, #0
 800e08c:	d048      	beq.n	800e120 <_free_r+0x98>
 800e08e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e092:	9001      	str	r0, [sp, #4]
 800e094:	2b00      	cmp	r3, #0
 800e096:	f1a1 0404 	sub.w	r4, r1, #4
 800e09a:	bfb8      	it	lt
 800e09c:	18e4      	addlt	r4, r4, r3
 800e09e:	f7ff ffe7 	bl	800e070 <__malloc_lock>
 800e0a2:	4a20      	ldr	r2, [pc, #128]	; (800e124 <_free_r+0x9c>)
 800e0a4:	9801      	ldr	r0, [sp, #4]
 800e0a6:	6813      	ldr	r3, [r2, #0]
 800e0a8:	4615      	mov	r5, r2
 800e0aa:	b933      	cbnz	r3, 800e0ba <_free_r+0x32>
 800e0ac:	6063      	str	r3, [r4, #4]
 800e0ae:	6014      	str	r4, [r2, #0]
 800e0b0:	b003      	add	sp, #12
 800e0b2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e0b6:	f7ff bfe1 	b.w	800e07c <__malloc_unlock>
 800e0ba:	42a3      	cmp	r3, r4
 800e0bc:	d90b      	bls.n	800e0d6 <_free_r+0x4e>
 800e0be:	6821      	ldr	r1, [r4, #0]
 800e0c0:	1862      	adds	r2, r4, r1
 800e0c2:	4293      	cmp	r3, r2
 800e0c4:	bf04      	itt	eq
 800e0c6:	681a      	ldreq	r2, [r3, #0]
 800e0c8:	685b      	ldreq	r3, [r3, #4]
 800e0ca:	6063      	str	r3, [r4, #4]
 800e0cc:	bf04      	itt	eq
 800e0ce:	1852      	addeq	r2, r2, r1
 800e0d0:	6022      	streq	r2, [r4, #0]
 800e0d2:	602c      	str	r4, [r5, #0]
 800e0d4:	e7ec      	b.n	800e0b0 <_free_r+0x28>
 800e0d6:	461a      	mov	r2, r3
 800e0d8:	685b      	ldr	r3, [r3, #4]
 800e0da:	b10b      	cbz	r3, 800e0e0 <_free_r+0x58>
 800e0dc:	42a3      	cmp	r3, r4
 800e0de:	d9fa      	bls.n	800e0d6 <_free_r+0x4e>
 800e0e0:	6811      	ldr	r1, [r2, #0]
 800e0e2:	1855      	adds	r5, r2, r1
 800e0e4:	42a5      	cmp	r5, r4
 800e0e6:	d10b      	bne.n	800e100 <_free_r+0x78>
 800e0e8:	6824      	ldr	r4, [r4, #0]
 800e0ea:	4421      	add	r1, r4
 800e0ec:	1854      	adds	r4, r2, r1
 800e0ee:	42a3      	cmp	r3, r4
 800e0f0:	6011      	str	r1, [r2, #0]
 800e0f2:	d1dd      	bne.n	800e0b0 <_free_r+0x28>
 800e0f4:	681c      	ldr	r4, [r3, #0]
 800e0f6:	685b      	ldr	r3, [r3, #4]
 800e0f8:	6053      	str	r3, [r2, #4]
 800e0fa:	4421      	add	r1, r4
 800e0fc:	6011      	str	r1, [r2, #0]
 800e0fe:	e7d7      	b.n	800e0b0 <_free_r+0x28>
 800e100:	d902      	bls.n	800e108 <_free_r+0x80>
 800e102:	230c      	movs	r3, #12
 800e104:	6003      	str	r3, [r0, #0]
 800e106:	e7d3      	b.n	800e0b0 <_free_r+0x28>
 800e108:	6825      	ldr	r5, [r4, #0]
 800e10a:	1961      	adds	r1, r4, r5
 800e10c:	428b      	cmp	r3, r1
 800e10e:	bf04      	itt	eq
 800e110:	6819      	ldreq	r1, [r3, #0]
 800e112:	685b      	ldreq	r3, [r3, #4]
 800e114:	6063      	str	r3, [r4, #4]
 800e116:	bf04      	itt	eq
 800e118:	1949      	addeq	r1, r1, r5
 800e11a:	6021      	streq	r1, [r4, #0]
 800e11c:	6054      	str	r4, [r2, #4]
 800e11e:	e7c7      	b.n	800e0b0 <_free_r+0x28>
 800e120:	b003      	add	sp, #12
 800e122:	bd30      	pop	{r4, r5, pc}
 800e124:	20007ef4 	.word	0x20007ef4

0800e128 <_init>:
 800e128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e12a:	bf00      	nop
 800e12c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e12e:	bc08      	pop	{r3}
 800e130:	469e      	mov	lr, r3
 800e132:	4770      	bx	lr

0800e134 <_fini>:
 800e134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e136:	bf00      	nop
 800e138:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e13a:	bc08      	pop	{r3}
 800e13c:	469e      	mov	lr, r3
 800e13e:	4770      	bx	lr
