(pcb C:\Users\izne\Documents\KiCad_Projects\Fami_GITS2\Fami_GITS2.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(7.0.0)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  160545 -116377  154698 -116375  154696 -126068  76266.1 -126032
            76274.5 -116376  70390.5 -116371  70397.7 -76200  160553 -76200
            160545 -116377)
    )
    (keepout "" (polygon F.Cu 0  76270.3 -121204  154697 -121222  154696 -126068  76266.1 -126032
            76270.3 -121204))
    (keepout "" (polygon B.Cu 0  76270.3 -121204  154697 -121222  154696 -126068  76266.1 -126032
            76270.3 -121204))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
      (place C1 115757.957000 -100153.198000 front 90.000000 (PN "100 nF"))
    )
    (component "Button_Switch_SMD:SW_SPDT_CK-JS102011SAQN"
      (place SW3 146460.000000 -86360.000000 front 0.000000 (PN SW_SPDT))
      (place SW2 132080.000000 -86360.000000 front 0.000000 (PN SW_SPDT))
      (place SW1 85500.000000 -86360.000000 front 0.000000 (PN SW_SPDT))
    )
    (component "Library:HVC-TGROM-01"
      (place J1 115474.100000 -116300.700000 front 0.000000 (PN Famicom_Cartridge))
    )
    (component "Package_DIP:DIP-28_W15.24mm"
      (place U2 119816.000000 -113029.700000 front 90.000000 (PN 27C64))
      (place U1 78169.400000 -112959.900000 front 90.000000 (PN 27C64))
    )
  )
  (library
    (image Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
      (outline (path signal 100  2750 -800  2750 800))
      (outline (path signal 100  2750 800  -250 800))
      (outline (path signal 100  -250 800  -250 -800))
      (outline (path signal 100  -250 -800  2750 -800))
      (outline (path signal 50  -1050 1050  -1050 -1050))
      (outline (path signal 50  3550 1050  -1050 1050))
      (outline (path signal 50  -1050 -1050  3550 -1050))
      (outline (path signal 50  3550 -1050  3550 1050))
      (outline (path signal 120  621 920  1879 920))
      (outline (path signal 120  621 -920  1879 -920))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Button_Switch_SMD:SW_SPDT_CK-JS102011SAQN"
      (outline (path signal 120  4600 1900  4600 -1900))
      (outline (path signal 120  1200 -3800  700 -3800))
      (outline (path signal 120  400 -1900  400 -2200))
      (outline (path signal 120  -2900 -1900  -4600 -1900))
      (outline (path signal 120  2900 -1900  2900 -2200))
      (outline (path signal 120  -2100 -2200  -2900 -2200))
      (outline (path signal 120  -2000 -3800  -1500 -3800))
      (outline (path signal 120  -2100 -1900  -2100 -2200))
      (outline (path signal 120  -400 -1900  -2100 -1900))
      (outline (path signal 120  2000 -3800  2000 -3300))
      (outline (path signal 120  -700 1900  -1800 1900))
      (outline (path signal 120  -400 -2200  -400 -1900))
      (outline (path signal 120  -4600 1900  -3200 1900))
      (outline (path signal 120  -4600 -1900  -4600 -1900))
      (outline (path signal 120  2000 -3800  1500 -3800))
      (outline (path signal 120  4600 -1900  2900 -1900))
      (outline (path signal 120  400 -2200  -400 -2200))
      (outline (path signal 120  -1200 -3800  -700 -3800))
      (outline (path signal 120  2000 -3000  2000 -2500))
      (outline (path signal 120  700 1900  700 1900))
      (outline (path signal 120  2000 -2500  2000 -2500))
      (outline (path signal 120  -400 -3800  -400 -3800))
      (outline (path signal 120  -2900 -2200  -2900 -1900))
      (outline (path signal 120  -700 -3800  -700 -3800))
      (outline (path signal 120  -2000 -2500  -2000 -2500))
      (outline (path signal 120  -2000 -3000  -2000 -2500))
      (outline (path signal 120  1800 1900  700 1900))
      (outline (path signal 120  700 -3800  700 -3800))
      (outline (path signal 120  -2000 -3800  -2000 -3300))
      (outline (path signal 120  3200 1900  4600 1900))
      (outline (path signal 120  -2000 -3300  -2000 -3300))
      (outline (path signal 120  400 -3800  -400 -3800))
      (outline (path signal 120  -1800 1900  -1800 1900))
      (outline (path signal 120  -1500 -3800  -1500 -3800))
      (outline (path signal 120  -4600 -1900  -4600 1900))
      (outline (path signal 120  2100 -2200  2100 -1900))
      (outline (path signal 120  2000 -3300  2000 -3300))
      (outline (path signal 120  2100 -1900  400 -1900))
      (outline (path signal 120  1500 -3800  1500 -3800))
      (outline (path signal 120  2900 -2200  2100 -2200))
      (outline (path signal 50  -3250 -2750  -2500 -2750))
      (outline (path signal 50  5000 -2250  5000 2250))
      (outline (path signal 50  3250 -2250  5000 -2250))
      (outline (path signal 50  -2500 -4250  2500 -4250))
      (outline (path signal 50  2500 -4250  2500 -2500))
      (outline (path signal 50  -5000 2250  -5000 -2250))
      (outline (path signal 50  3250 -2500  3250 -2250))
      (outline (path signal 50  -3250 -2250  -3250 -2750))
      (outline (path signal 50  -3500 2250  -5000 2250))
      (outline (path signal 50  3500 2250  3500 4500))
      (outline (path signal 50  -5000 -2250  -3250 -2250))
      (outline (path signal 50  -3500 4500  -3500 2250))
      (outline (path signal 50  -2500 -2750  -2500 -4250))
      (outline (path signal 50  2500 -2500  3250 -2500))
      (outline (path signal 50  3500 4500  -3500 4500))
      (outline (path signal 50  5000 2250  3500 2250))
      (outline (path signal 50  -5000 2250  -5000 2250))
      (outline (path signal 100  -2000 -1800  -2000 -1800))
      (outline (path signal 100  -300 -2100  -300 -1800))
      (outline (path signal 100  2200 -1800  2200 -2100))
      (outline (path signal 100  2800 -2100  2800 -1800))
      (outline (path signal 100  -4500 -1800  -4500 -1800))
      (outline (path signal 100  -4400 -1800  -4500 -1800))
      (outline (path signal 100  -4500 -1800  -4500 -1800))
      (outline (path signal 100  -500 -3800  -2000 -3800))
      (outline (path signal 100  -2800 -1800  -2800 -1800))
      (outline (path signal 100  -300 -1800  -300 -1800))
      (outline (path signal 100  -500 -1800  -500 -3800))
      (outline (path signal 100  4500 -1800  -4400 -1800))
      (outline (path signal 100  -4500 1800  4500 1800))
      (outline (path signal 100  2200 -2100  2800 -2100))
      (outline (path signal 100  -2000 -3800  -2000 -1800))
      (outline (path signal 100  300 -2100  -300 -2100))
      (outline (path signal 100  -2200 -2100  -2800 -2100))
      (outline (path signal 100  300 -1800  300 -2100))
      (outline (path signal 100  -4500 1800  -4500 -1800))
      (outline (path signal 100  -2800 -2100  -2800 -1800))
      (outline (path signal 100  -1500 -1800  -1500 -1800))
      (outline (path signal 100  -2200 -1800  -2200 -2100))
      (outline (path signal 100  2800 -1800  2800 -1800))
      (outline (path signal 100  4500 1800  4500 -1800))
      (pin Rect[T]Pad_1250x2500_um 1 -2500 2750)
      (pin Rect[T]Pad_1250x2500_um 2 0 2750)
      (pin Rect[T]Pad_1250x2500_um 3 2500 2750)
      (keepout "" (circle F.Cu 900 -3400 0))
      (keepout "" (circle B.Cu 900 -3400 0))
      (keepout "" (circle F.Cu 900 3400 0))
      (keepout "" (circle B.Cu 900 3400 0))
    )
    (image "Library:HVC-TGROM-01"
      (outline (path signal 50  -45000 40200  -900 40200))
      (outline (path signal 50  -45000 30100  45000 30100))
      (outline (path signal 50  -45000 25200  -45000 46100))
      (outline (path signal 50  -45000 25200  -40500 25200))
      (outline (path signal 50  -45000 23200  -40500 23200))
      (outline (path signal 50  -45000 0  -45000 23200))
      (outline (path signal 50  -40500 23200  -40500 25200))
      (outline (path signal 50  -39200 0  -45000 0))
      (outline (path signal 50  -39200 0  -39200 -10700))
      (outline (path signal 50  -39200 -3000  39200 -3000))
      (outline (path signal 50  -39200 -8700  39200 -8700))
      (outline (path signal 50  -39200 -9700  39200 -9700))
      (outline (path signal 50  -39200 -10700  39200 -10700))
      (outline (path signal 50  -900 40200  -900 30100))
      (outline (path signal 50  2500 23200  2500 25200))
      (outline (path signal 50  2500 23200  7500 23200))
      (outline (path signal 50  7500 25200  2500 25200))
      (outline (path signal 50  7500 23200  7500 25200))
      (outline (path signal 50  39200 0  39200 -10700))
      (outline (path signal 50  40500 25200  45000 25200))
      (outline (path signal 50  40500 23200  40500 25200))
      (outline (path signal 50  40500 23200  45000 23200))
      (outline (path signal 50  45000 46100  -45000 46100))
      (outline (path signal 50  45000 25200  45000 46100))
      (outline (path signal 50  45000 0  39200 0))
      (outline (path signal 50  45000 0  45000 23200))
      (outline (path signal 50  -39200 0  39200 0))
      (outline (path signal 50  -39200 -1500  -39200 0))
      (outline (path signal 50  -39200 -1500  39200 -1500))
      (outline (path signal 50  39200 -1500  39200 0))
      (outline (path signal 50  -30750 21450  -30769.2 21254.9  -30826.1 21067.3  -30918.5 20894.4
            -31042.9 20742.9  -31194.4 20618.5  -31367.3 20526.1  -31554.9 20469.2
            -31750 20450  -31945.1 20469.2  -32132.7 20526.1  -32305.6 20618.5
            -32457.1 20742.9  -32581.5 20894.4  -32673.9 21067.3  -32730.8 21254.9
            -32750 21450  -32730.8 21645.1  -32673.9 21832.7  -32581.5 22005.6
            -32457.1 22157.1  -32305.6 22281.5  -32132.7 22373.9  -31945.1 22430.8
            -31750 22450  -31554.9 22430.8  -31367.3 22373.9  -31194.4 22281.5
            -31042.9 22157.1  -30918.5 22005.6  -30826.1 21832.7  -30769.2 21645.1
            -30750 21450))
      (outline (path signal 50  32750 21450  32730.8 21254.9  32673.9 21067.3  32581.5 20894.4
            32457.1 20742.9  32305.6 20618.5  32132.7 20526.1  31945.1 20469.2
            31750 20450  31554.9 20469.2  31367.3 20526.1  31194.4 20618.5
            31042.9 20742.9  30918.5 20894.4  30826.1 21067.3  30769.2 21254.9
            30750 21450  30769.2 21645.1  30826.1 21832.7  30918.5 22005.6
            31042.9 22157.1  31194.4 22281.5  31367.3 22373.9  31554.9 22430.8
            31750 22450  31945.1 22430.8  32132.7 22373.9  32305.6 22281.5
            32457.1 22157.1  32581.5 22005.6  32673.9 21832.7  32730.8 21645.1
            32750 21450))
      (outline (path signal 50  -42000 27050  -42000 21350))
      (outline (path signal 50  -42000 21350  -40500 21350))
      (outline (path signal 50  -40500 27050  -42000 27050))
      (outline (path signal 50  -40500 27050  -40500 21350))
      (outline (path signal 50  -40500 25200  40500 25200))
      (outline (path signal 50  -40500 23200  -40500 25200))
      (outline (path signal 50  -39200 0  -39200 -1500))
      (outline (path signal 50  -39200 0  39200 0))
      (outline (path signal 50  -39200 -1500  39200 -1500))
      (outline (path signal 50  4000 27050  4000 21350))
      (outline (path signal 50  4000 21350  6000 21350))
      (outline (path signal 50  6000 27050  4000 27050))
      (outline (path signal 50  6000 27050  6000 21350))
      (outline (path signal 50  39200 0  39200 -1500))
      (outline (path signal 50  40500 27050  40500 21350))
      (outline (path signal 50  40500 27050  42000 27050))
      (outline (path signal 50  40500 25200  40500 23200))
      (outline (path signal 50  40500 23200  -40500 23200))
      (outline (path signal 50  42000 27050  42000 21350))
      (outline (path signal 50  42000 21350  40500 21350))
      (outline (path signal 50  1000 39450  980.785 39254.9  923.88 39067.3  831.47 38894.4
            707.107 38742.9  555.57 38618.5  382.683 38526.1  195.09 38469.2
            0 38450  -195.09 38469.2  -382.683 38526.1  -555.57 38618.5
            -707.107 38742.9  -831.47 38894.4  -923.88 39067.3  -980.785 39254.9
            -1000 39450  -980.785 39645.1  -923.88 39832.7  -831.47 40005.6
            -707.107 40157.1  -555.57 40281.5  -382.683 40373.9  -195.09 40430.8
            0 40450  195.09 40430.8  382.683 40373.9  555.57 40281.5  707.107 40157.1
            831.47 40005.6  923.88 39832.7  980.785 39645.1  1000 39450))
      (pin Rect[T]Pad_2600x6700_um 1 -37330 -6350)
      (pin Rect[T]Pad_1600x5700_um 2 -34290 -5850)
      (pin Rect[T]Pad_1600x5700_um 3 -31750 -5850)
      (pin Rect[T]Pad_1600x5700_um 4 -29210 -5850)
      (pin Rect[T]Pad_1600x5700_um 5 -26670 -5850)
      (pin Rect[T]Pad_1600x5700_um 6 -24130 -5850)
      (pin Rect[T]Pad_1600x5700_um 7 -21590 -5850)
      (pin Rect[T]Pad_1600x5700_um 8 -19050 -5850)
      (pin Rect[T]Pad_1600x5700_um 9 -16510 -5850)
      (pin Rect[T]Pad_1600x5700_um 10 -13970 -5850)
      (pin Rect[T]Pad_1600x5700_um 11 -11430 -5850)
      (pin Rect[T]Pad_1600x5700_um 12 -8890 -5850)
      (pin Rect[T]Pad_1600x5700_um 13 -6350 -5850)
      (pin Rect[T]Pad_1600x5700_um 14 -3810 -5850)
      (pin Rect[T]Pad_1600x5700_um 15 -1270 -5850)
      (pin Rect[T]Pad_1600x6700_um 16 1270 -6350)
      (pin Rect[T]Pad_1600x5700_um 17 3810 -5850)
      (pin Rect[T]Pad_1600x5700_um 18 6350 -5850)
      (pin Rect[T]Pad_1600x5700_um 19 8890 -5850)
      (pin Rect[T]Pad_1600x5700_um 20 11430 -5850)
      (pin Rect[T]Pad_1600x5700_um 21 13970 -5850)
      (pin Rect[T]Pad_1600x5700_um 22 16510 -5850)
      (pin Rect[T]Pad_1600x5700_um 23 19050 -5850)
      (pin Rect[T]Pad_1600x5700_um 24 21590 -5850)
      (pin Rect[T]Pad_1600x5700_um 25 24130 -5850)
      (pin Rect[T]Pad_1600x5700_um 26 26670 -5850)
      (pin Rect[T]Pad_1600x5700_um 27 29210 -5850)
      (pin Rect[T]Pad_1600x5700_um 28 31750 -5850)
      (pin Rect[T]Pad_1600x5700_um 29 34290 -5850)
      (pin Rect[T]Pad_2600x6700_um 30 37330 -6350)
      (pin Rect[B]Pad_2600x6700_um 31 -37330 -6350)
      (pin Rect[B]Pad_1600x5700_um 32 -34290 -5850)
      (pin Rect[B]Pad_1600x5700_um 33 -31750 -5850)
      (pin Rect[B]Pad_1600x5700_um 34 -29210 -5850)
      (pin Rect[B]Pad_1600x5700_um 35 -26670 -5850)
      (pin Rect[B]Pad_1600x5700_um 36 -24130 -5850)
      (pin Rect[B]Pad_1600x5700_um 37 -21590 -5850)
      (pin Rect[B]Pad_1600x5700_um 38 -19050 -5850)
      (pin Rect[B]Pad_1600x5700_um 39 -16510 -5850)
      (pin Rect[B]Pad_1600x5700_um 40 -13970 -5850)
      (pin Rect[B]Pad_1600x5700_um 41 -11430 -5850)
      (pin Rect[B]Pad_1600x5700_um 42 -8890 -5850)
      (pin Rect[B]Pad_1600x5700_um 43 -6350 -5850)
      (pin Rect[B]Pad_1600x5700_um 44 -3810 -5850)
      (pin Rect[B]Pad_1600x5700_um 45 -1270 -5850)
      (pin Rect[B]Pad_1600x5700_um 46 1270 -5850)
      (pin Rect[B]Pad_1600x5700_um 47 3810 -5850)
      (pin Rect[B]Pad_1600x5700_um 48 6350 -5850)
      (pin Rect[B]Pad_1600x5700_um 49 8890 -5850)
      (pin Rect[B]Pad_1600x5700_um 50 11430 -5850)
      (pin Rect[B]Pad_1600x5700_um 51 13970 -5850)
      (pin Rect[B]Pad_1600x5700_um 52 16510 -5850)
      (pin Rect[B]Pad_1600x5700_um 53 19050 -5850)
      (pin Rect[B]Pad_1600x5700_um 54 21590 -5850)
      (pin Rect[B]Pad_1600x5700_um 55 24130 -5850)
      (pin Rect[B]Pad_1600x5700_um 56 26670 -5850)
      (pin Rect[B]Pad_1600x5700_um 57 29210 -5850)
      (pin Rect[B]Pad_1600x5700_um 58 31750 -5850)
      (pin Rect[B]Pad_1600x5700_um 59 34290 -5850)
      (pin Rect[B]Pad_1600x5700_um 60 36830 -5850)
    )
    (image "Package_DIP:DIP-28_W15.24mm"
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 0  7814.77 2371.95  8002.92 2318.42  8178.02 2231.23  8334.12 2113.35
            8465.9 1968.79  8568.87 1802.48  8639.53 1620.08  8675.48 1427.8
            8675.48 1232.2  8639.53 1039.92  8568.87 857.517  8465.9 691.207
            8334.12 546.651  8178.02 428.77  8002.92 341.579  7814.77 288.049
            7620 270  7577.57 287.574  7560 330  7577.57 372.426  7620 390
            7803.39 408.062  7979.72 461.553  8142.24 548.419  8284.68 665.32
            8401.58 807.764  8488.45 970.278  8541.94 1146.62  8560 1330
            8541.94 1513.38  8488.45 1689.72  8401.58 1852.24  8284.68 1994.68
            8142.24 2111.58  7979.72 2198.45  7803.39 2251.94  7620 2270
            7577.57 2287.57  7560 2330  7577.57 2372.43  7620 2390))
      (outline (path signal 50  -1050 1550  -1050 -34550))
      (outline (path signal 50  -1050 -34550  16300 -34550))
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 50  16300 -34550  16300 1550))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  14985 -34290  255 -34290))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Rect[B]Pad_2600x6700_um
      (shape (rect B.Cu -1300 -3350 1300 3350))
      (attach off)
    )
    (padstack Rect[B]Pad_1600x5700_um
      (shape (rect B.Cu -800 -2850 800 2850))
      (attach off)
    )
    (padstack Rect[T]Pad_2600x6700_um
      (shape (rect F.Cu -1300 -3350 1300 3350))
      (attach off)
    )
    (padstack Rect[T]Pad_1250x2500_um
      (shape (rect F.Cu -625 -1250 625 1250))
      (attach off)
    )
    (padstack Rect[T]Pad_1600x5700_um
      (shape (rect F.Cu -800 -2850 800 2850))
      (attach off)
    )
    (padstack Rect[T]Pad_1600x6700_um
      (shape (rect F.Cu -800 -3350 800 3350))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net VCC
      (pins C1-2 SW2-1 SW1-1 J1-1 J1-60 U2-28 U1-28)
    )
    (net "unconnected-(J1-Pin_2-Pad2)"
      (pins J1-2)
    )
    (net /A12
      (pins J1-3 U1-2)
    )
    (net "unconnected-(J1-Pin_4-Pad4)"
      (pins J1-4)
    )
    (net "unconnected-(J1-Pin_5-Pad5)"
      (pins J1-5)
    )
    (net /D7
      (pins J1-6 U1-19)
    )
    (net /D6
      (pins J1-7 U1-18)
    )
    (net /D5
      (pins J1-8 U1-17)
    )
    (net /D4
      (pins J1-9 U1-16)
    )
    (net "unconnected-(J1-Pin_17-Pad17)"
      (pins J1-17)
    )
    (net "unconnected-(J1-Pin_44-Pad44)"
      (pins J1-44)
    )
    (net "unconnected-(J1-Pin_45-Pad45)"
      (pins J1-45)
    )
    (net "unconnected-(U1-VPP-Pad1)"
      (pins U1-1)
    )
    (net /A7
      (pins J1-36 U1-3)
    )
    (net /A6
      (pins J1-37 U1-4)
    )
    (net /A5
      (pins J1-38 U1-5)
    )
    (net /A4
      (pins J1-39 U1-6)
    )
    (net /A3
      (pins J1-40 U1-7)
    )
    (net /A2
      (pins J1-41 U1-8)
    )
    (net /A1
      (pins J1-42 U1-9)
    )
    (net /A0
      (pins J1-43 U1-10)
    )
    (net "unconnected-(U1-NC-Pad26)"
      (pins U1-26)
    )
    (net "unconnected-(U1-~{PGM}-Pad27)"
      (pins U1-27)
    )
    (net /D0
      (pins J1-13 U1-11)
    )
    (net "unconnected-(U2-VPP-Pad1)"
      (pins U2-1)
    )
    (net /IA11
      (pins SW1-2 U1-23)
    )
    (net "unconnected-(U2-NC-Pad26)"
      (pins U2-26)
    )
    (net "unconnected-(U2-~{PGM}-Pad27)"
      (pins U2-27)
    )
    (net GND
      (pins C1-1 J1-31 J1-46 U2-14 U1-14 U1-22)
    )
    (net /D1
      (pins J1-12 U1-12)
    )
    (net /D2
      (pins J1-11 U1-13)
    )
    (net /D3
      (pins J1-10 U1-15)
    )
    (net /A10
      (pins J1-33 U1-21)
    )
    (net /A11
      (pins SW1-3 J1-32)
    )
    (net /A9
      (pins J1-34 U1-24)
    )
    (net /A8
      (pins J1-35 U1-25)
    )
    (net /IVA11
      (pins SW2-2 U2-23)
    )
    (net "Net-(J1-Pin_15)"
      (pins J1-15 J1-16)
    )
    (net "Net-(J1-Pin_18)"
      (pins J1-18 J1-19)
    )
    (net /VA7
      (pins J1-20 U2-3)
    )
    (net /VA8
      (pins J1-21 U2-25)
    )
    (net /VA9
      (pins J1-22 U2-24)
    )
    (net /VA10
      (pins SW3-2 J1-23 J1-48)
    )
    (net /VA11
      (pins SW3-3 SW2-3 J1-24)
    )
    (net /VA12
      (pins J1-25 U2-2)
    )
    (net /VD7
      (pins J1-27 U2-19)
    )
    (net /VD6
      (pins J1-28 U2-18)
    )
    (net /VD5
      (pins J1-29 U2-17)
    )
    (net /VD4
      (pins J1-30 U2-16)
    )
    (net /VA6
      (pins J1-49 U2-4)
    )
    (net /VA5
      (pins J1-50 U2-5)
    )
    (net /VA4
      (pins J1-51 U2-6)
    )
    (net /VA3
      (pins J1-52 U2-7)
    )
    (net /VA2
      (pins J1-53 U2-8)
    )
    (net /VA1
      (pins J1-54 U2-9)
    )
    (net /VA0
      (pins J1-55 U2-10)
    )
    (net /VD0
      (pins J1-56 U2-11)
    )
    (net /VD1
      (pins J1-57 U2-12)
    )
    (net /VD2
      (pins J1-58 U2-13)
    )
    (net /VD3
      (pins J1-59 U2-15)
    )
    (net "/{slash}OEV"
      (pins J1-26 U2-22)
    )
    (net "/{slash}CSV"
      (pins J1-47 U2-20)
    )
    (net "/{slash}CSS"
      (pins J1-14 U1-20)
    )
    (net /IVA10
      (pins SW3-1 U2-21)
    )
    (class kicad_default "" /A0 /A1 /A10 /A11 /A12 /A2 /A3 /A4 /A5 /A6 /A7
      /A8 /A9 /D0 /D1 /D2 /D3 /D4 /D5 /D6 /D7 /IA11 /IVA10 /IVA11 /VA0 /VA1
      /VA10 /VA11 /VA12 /VA2 /VA3 /VA4 /VA5 /VA6 /VA7 /VA8 /VA9 /VD0 /VD1
      /VD2 /VD3 /VD4 /VD5 /VD6 /VD7 "/{slash}CSS" "/{slash}CSV" "/{slash}OEV"
      GND "Net-(J1-Pin_15)" "Net-(J1-Pin_18)" VCC "unconnected-(J1-Pin_17-Pad17)"
      "unconnected-(J1-Pin_2-Pad2)" "unconnected-(J1-Pin_4-Pad4)" "unconnected-(J1-Pin_44-Pad44)"
      "unconnected-(J1-Pin_45-Pad45)" "unconnected-(J1-Pin_5-Pad5)" "unconnected-(U1-NC-Pad26)"
      "unconnected-(U1-VPP-Pad1)" "unconnected-(U1-~{PGM}-Pad27)" "unconnected-(U2-NC-Pad26)"
      "unconnected-(U2-VPP-Pad1)" "unconnected-(U2-~{PGM}-Pad27)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
