TOPLEVEL_LANG=verilog
VERILOG_SOURCES=../hw/*.v
WAVES=1

include $(shell cocotb-config --makefiles)/Makefile.sim