# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do fibonacci_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:56:34 on Sep 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fibonacci
# -- Compiling architecture Behavioral of fibonacci
# End time: 19:56:34 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:56:48 on Sep 29,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity fibonacci_vhd_tst
# -- Compiling architecture fibonacci_arch of fibonacci_vhd_tst
# End time: 19:56:49 on Sep 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fibonacci_vhd_tst
# vsim -voptargs="+acc" work.fibonacci_vhd_tst 
# Start time: 19:56:53 on Sep 29,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht(29): (vopt-1270) Bad default binding for component instance "i1: fibonacci".
#  (Component port "clock" is not on the entity.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 19:56:54 on Sep 29,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:57:59 on Sep 29,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity fibonacci_vhd_tst
# -- Compiling architecture fibonacci_arch of fibonacci_vhd_tst
# End time: 19:57:59 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fibonacci_vhd_tst
# vsim -voptargs="+acc" work.fibonacci_vhd_tst 
# Start time: 19:58:01 on Sep 29,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht(29): (vopt-1272) Length of data_out is 16; length of component port is 8.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 19:58:02 on Sep 29,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:59:09 on Sep 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fibonacci
# -- Compiling architecture Behavioral of fibonacci
# End time: 19:59:10 on Sep 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:59:14 on Sep 29,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity fibonacci_vhd_tst
# -- Compiling architecture fibonacci_arch of fibonacci_vhd_tst
# End time: 19:59:14 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fibonacci_vhd_tst
# vsim -voptargs="+acc" work.fibonacci_vhd_tst 
# Start time: 19:59:16 on Sep 29,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fibonacci_vhd_tst(fibonacci_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fibonacci(behavioral)#1
add wave -position end  sim:/fibonacci_vhd_tst/clk
add wave -position end  sim:/fibonacci_vhd_tst/data_out
add wave -position end  sim:/fibonacci_vhd_tst/file_RESULTS
# Drop insertion failed: sim:/fibonacci_vhd_tst/file_RESULTS
# (vsim-4027) Logging is not supported for this item: /fibonacci_vhd_tst/file_RESULTS
run
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:07:12 on Sep 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fibonacci
# -- Compiling architecture Behavioral of fibonacci
# End time: 20:07:12 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:07:16 on Sep 29,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity fibonacci_vhd_tst
# -- Compiling architecture fibonacci_arch of fibonacci_vhd_tst
# End time: 20:07:16 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fibonacci_vhd_tst
# End time: 20:07:20 on Sep 29,2024, Elapsed time: 0:08:04
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fibonacci_vhd_tst 
# Start time: 20:07:20 on Sep 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fibonacci_vhd_tst(fibonacci_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fibonacci(behavioral)#1
add wave -position end  sim:/fibonacci_vhd_tst/clk
add wave -position end  sim:/fibonacci_vhd_tst/data_out
add wave -position end  sim:/fibonacci_vhd_tst/file_RESULTS
# Drop insertion failed: sim:/fibonacci_vhd_tst/file_RESULTS
# (vsim-4027) Logging is not supported for this item: /fibonacci_vhd_tst/file_RESULTS
run
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:08:54 on Sep 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fibonacci
# -- Compiling architecture Behavioral of fibonacci
# End time: 20:08:54 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fibonacci_vhd_tst
# End time: 20:09:00 on Sep 29,2024, Elapsed time: 0:01:40
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fibonacci_vhd_tst 
# Start time: 20:09:00 on Sep 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht(29): (vopt-1272) Length of data_out is 16; length of component port is 8.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 20:09:01 on Sep 29,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:09:26 on Sep 29,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity fibonacci_vhd_tst
# -- Compiling architecture fibonacci_arch of fibonacci_vhd_tst
# End time: 20:09:26 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fibonacci_vhd_tst
# vsim -voptargs="+acc" work.fibonacci_vhd_tst 
# Start time: 20:09:29 on Sep 29,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fibonacci_vhd_tst(fibonacci_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fibonacci(behavioral)#1
add wave -position end  sim:/fibonacci_vhd_tst/clk
add wave -position end  sim:/fibonacci_vhd_tst/data_out
add wave -position end  sim:/fibonacci_vhd_tst/file_RESULTS
# Drop insertion failed: sim:/fibonacci_vhd_tst/file_RESULTS
# (vsim-4027) Logging is not supported for this item: /fibonacci_vhd_tst/file_RESULTS
run
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:13:00 on Sep 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fibonacci
# -- Compiling architecture Behavioral of fibonacci
# End time: 20:13:01 on Sep 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:13:05 on Sep 29,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity fibonacci_vhd_tst
# -- Compiling architecture fibonacci_arch of fibonacci_vhd_tst
# End time: 20:13:05 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fibonacci_vhd_tst
# End time: 20:13:09 on Sep 29,2024, Elapsed time: 0:03:40
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fibonacci_vhd_tst 
# Start time: 20:13:09 on Sep 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fibonacci_vhd_tst(fibonacci_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fibonacci(behavioral)#1
add wave -position end  sim:/fibonacci_vhd_tst/clk
add wave -position end  sim:/fibonacci_vhd_tst/data_out
add wave -position end  sim:/fibonacci_vhd_tst/file_RESULTS
# Drop insertion failed: sim:/fibonacci_vhd_tst/file_RESULTS
# (vsim-4027) Logging is not supported for this item: /fibonacci_vhd_tst/file_RESULTS
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:16:48 on Sep 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fibonacci
# -- Compiling architecture Behavioral of fibonacci
# End time: 20:16:48 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:16:51 on Sep 29,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity fibonacci_vhd_tst
# -- Compiling architecture fibonacci_arch of fibonacci_vhd_tst
# End time: 20:16:51 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fibonacci_vhd_tst
# End time: 20:16:55 on Sep 29,2024, Elapsed time: 0:03:46
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fibonacci_vhd_tst 
# Start time: 20:16:55 on Sep 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fibonacci_vhd_tst(fibonacci_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fibonacci(behavioral)#1
add wave -position end  sim:/fibonacci_vhd_tst/clk
add wave -position end  sim:/fibonacci_vhd_tst/data_out
add wave -position end  sim:/fibonacci_vhd_tst/file_RESULTS
# Drop insertion failed: sim:/fibonacci_vhd_tst/file_RESULTS
# (vsim-4027) Logging is not supported for this item: /fibonacci_vhd_tst/file_RESULTS
run
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:19:47 on Sep 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fibonacci
# -- Compiling architecture Behavioral of fibonacci
# End time: 20:19:48 on Sep 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:19:51 on Sep 29,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity fibonacci_vhd_tst
# -- Compiling architecture fibonacci_arch of fibonacci_vhd_tst
# End time: 20:19:51 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fibonacci_vhd_tst
# End time: 20:19:55 on Sep 29,2024, Elapsed time: 0:03:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fibonacci_vhd_tst 
# Start time: 20:19:55 on Sep 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fibonacci_vhd_tst(fibonacci_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fibonacci(behavioral)#1
add wave -position end  sim:/fibonacci_vhd_tst/clk
add wave -position end  sim:/fibonacci_vhd_tst/data_out
add wave -position end  sim:/fibonacci_vhd_tst/file_RESULTS
# Drop insertion failed: sim:/fibonacci_vhd_tst/file_RESULTS
# (vsim-4027) Logging is not supported for this item: /fibonacci_vhd_tst/file_RESULTS
run
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:24:28 on Sep 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fibonacci
# -- Compiling architecture Behavioral of fibonacci
# End time: 20:24:28 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:24:32 on Sep 29,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity fibonacci_vhd_tst
# -- Compiling architecture fibonacci_arch of fibonacci_vhd_tst
# End time: 20:24:32 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fibonacci_vhd_tst
# End time: 20:24:37 on Sep 29,2024, Elapsed time: 0:04:42
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fibonacci_vhd_tst 
# Start time: 20:24:37 on Sep 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fibonacci_vhd_tst(fibonacci_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fibonacci(behavioral)#1
add wave -position end  sim:/fibonacci_vhd_tst/clk
add wave -position end  sim:/fibonacci_vhd_tst/data_out
run
run
run
run
run
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:25:35 on Sep 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fibonacci
# -- Compiling architecture Behavioral of fibonacci
# End time: 20:25:35 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:25:35 on Sep 29,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity fibonacci_vhd_tst
# -- Compiling architecture fibonacci_arch of fibonacci_vhd_tst
# End time: 20:25:35 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fibonacci_vhd_tst
# End time: 20:25:57 on Sep 29,2024, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fibonacci_vhd_tst 
# Start time: 20:25:57 on Sep 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fibonacci_vhd_tst(fibonacci_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fibonacci(behavioral)#1
add wave -position end  sim:/fibonacci_vhd_tst/clk
add wave -position end  sim:/fibonacci_vhd_tst/data_out
add wave -position end  sim:/fibonacci_vhd_tst/file_RESULTS
# Drop insertion failed: sim:/fibonacci_vhd_tst/file_RESULTS
# (vsim-4027) Logging is not supported for this item: /fibonacci_vhd_tst/file_RESULTS
run
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:26:56 on Sep 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fibonacci
# -- Compiling architecture Behavioral of fibonacci
# End time: 20:26:56 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:26:56 on Sep 29,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity fibonacci_vhd_tst
# -- Compiling architecture fibonacci_arch of fibonacci_vhd_tst
# End time: 20:26:56 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fibonacci work.fibonacci_vhd_tst
# End time: 20:27:00 on Sep 29,2024, Elapsed time: 0:01:03
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fibonacci work.fibonacci_vhd_tst 
# Start time: 20:27:00 on Sep 29,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fibonacci(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.fibonacci_vhd_tst(fibonacci_arch)#1
vsim -voptargs=+acc work.fibonacci_vhd_tst
# End time: 20:27:13 on Sep 29,2024, Elapsed time: 0:00:13
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fibonacci_vhd_tst 
# Start time: 20:27:13 on Sep 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fibonacci_vhd_tst(fibonacci_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fibonacci(behavioral)#1
add wave -position end  sim:/fibonacci_vhd_tst/clk
add wave -position end  sim:/fibonacci_vhd_tst/data_out
add wave -position end  sim:/fibonacci_vhd_tst/file_RESULTS
# Drop insertion failed: sim:/fibonacci_vhd_tst/file_RESULTS
# (vsim-4027) Logging is not supported for this item: /fibonacci_vhd_tst/file_RESULTS
run
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:28:13 on Sep 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fibonacci
# -- Compiling architecture Behavioral of fibonacci
# End time: 20:28:13 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:28:13 on Sep 29,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity fibonacci_vhd_tst
# -- Compiling architecture fibonacci_arch of fibonacci_vhd_tst
# End time: 20:28:13 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fibonacci_vhd_tst
# End time: 20:28:19 on Sep 29,2024, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fibonacci_vhd_tst 
# Start time: 20:28:19 on Sep 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fibonacci_vhd_tst(fibonacci_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fibonacci(behavioral)#1
add wave -position end  sim:/fibonacci_vhd_tst/clk
add wave -position end  sim:/fibonacci_vhd_tst/data_out
add wave -position end  sim:/fibonacci_vhd_tst/file_RESULTS
# Drop insertion failed: sim:/fibonacci_vhd_tst/file_RESULTS
# (vsim-4027) Logging is not supported for this item: /fibonacci_vhd_tst/file_RESULTS
run
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:38:24 on Sep 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fibonacci
# -- Compiling architecture Behavioral of fibonacci
# End time: 20:38:24 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:38:25 on Sep 29,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity fibonacci_vhd_tst
# -- Compiling architecture fibonacci_arch of fibonacci_vhd_tst
# End time: 20:38:25 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:38:28 on Sep 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fibonacci
# -- Compiling architecture Behavioral of fibonacci
# End time: 20:38:28 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:38:31 on Sep 29,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity fibonacci_vhd_tst
# -- Compiling architecture fibonacci_arch of fibonacci_vhd_tst
# End time: 20:38:31 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fibonacci_vhd_tst
# End time: 20:38:36 on Sep 29,2024, Elapsed time: 0:10:17
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fibonacci_vhd_tst 
# Start time: 20:38:36 on Sep 29,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fibonacci_vhd_tst(fibonacci_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fibonacci(behavioral)#1
add wave -position end  sim:/fibonacci_vhd_tst/clk
add wave -position end  sim:/fibonacci_vhd_tst/data_out
add wave -position end  sim:/fibonacci_vhd_tst/file_RESULTS
# Drop insertion failed: sim:/fibonacci_vhd_tst/file_RESULTS
# (vsim-4027) Logging is not supported for this item: /fibonacci_vhd_tst/file_RESULTS
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:40:29 on Sep 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fibonacci
# -- Compiling architecture Behavioral of fibonacci
# End time: 20:40:29 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:40:29 on Sep 29,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity fibonacci_vhd_tst
# -- Compiling architecture fibonacci_arch of fibonacci_vhd_tst
# End time: 20:40:30 on Sep 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fibonacci work.fibonacci_vhd_tst
# End time: 20:40:35 on Sep 29,2024, Elapsed time: 0:01:59
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fibonacci work.fibonacci_vhd_tst 
# Start time: 20:40:35 on Sep 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fibonacci(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.fibonacci_vhd_tst(fibonacci_arch)#1
vsim -voptargs=+acc work.fibonacci_vhd_tst
# End time: 20:40:50 on Sep 29,2024, Elapsed time: 0:00:15
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fibonacci_vhd_tst 
# Start time: 20:40:50 on Sep 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fibonacci_vhd_tst(fibonacci_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fibonacci(behavioral)#1
add wave -position end  sim:/fibonacci_vhd_tst/clk
add wave -position end  sim:/fibonacci_vhd_tst/data_out
add wave -position end  sim:/fibonacci_vhd_tst/file_RESULTS
# Drop insertion failed: sim:/fibonacci_vhd_tst/file_RESULTS
# (vsim-4027) Logging is not supported for this item: /fibonacci_vhd_tst/file_RESULTS
run
run
run
run
run
run
run
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:42:02 on Sep 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fibonacci
# -- Compiling architecture Behavioral of fibonacci
# End time: 20:42:02 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:42:02 on Sep 29,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity fibonacci_vhd_tst
# -- Compiling architecture fibonacci_arch of fibonacci_vhd_tst
# End time: 20:42:02 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fibonacci_vhd_tst
# End time: 20:42:07 on Sep 29,2024, Elapsed time: 0:01:17
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fibonacci_vhd_tst 
# Start time: 20:42:07 on Sep 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fibonacci_vhd_tst(fibonacci_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fibonacci(behavioral)#1
add wave -position end  sim:/fibonacci_vhd_tst/clk
add wave -position end  sim:/fibonacci_vhd_tst/data_out
run
run
run
run
run
run
run
run
run
run
run
run
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:43:10 on Sep 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fibonacci
# -- Compiling architecture Behavioral of fibonacci
# End time: 20:43:10 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:43:10 on Sep 29,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity fibonacci_vhd_tst
# -- Compiling architecture fibonacci_arch of fibonacci_vhd_tst
# End time: 20:43:10 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fibonacci_vhd_tst
# End time: 20:43:15 on Sep 29,2024, Elapsed time: 0:01:08
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fibonacci_vhd_tst 
# Start time: 20:43:15 on Sep 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fibonacci_vhd_tst(fibonacci_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fibonacci(behavioral)#1
add wave -position end  sim:/fibonacci_vhd_tst/clk
add wave -position end  sim:/fibonacci_vhd_tst/data_out
add wave -position end  sim:/fibonacci_vhd_tst/file_RESULTS
# Drop insertion failed: sim:/fibonacci_vhd_tst/file_RESULTS
# (vsim-4027) Logging is not supported for this item: /fibonacci_vhd_tst/file_RESULTS
run
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:45:09 on Sep 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fibonacci
# -- Compiling architecture Behavioral of fibonacci
# End time: 20:45:09 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:45:09 on Sep 29,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity fibonacci_vhd_tst
# -- Compiling architecture fibonacci_arch of fibonacci_vhd_tst
# End time: 20:45:09 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fibonacci_vhd_tst
# End time: 20:45:14 on Sep 29,2024, Elapsed time: 0:01:59
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fibonacci_vhd_tst 
# Start time: 20:45:14 on Sep 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fibonacci_vhd_tst(fibonacci_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fibonacci(behavioral)#1
add wave -position end  sim:/fibonacci_vhd_tst/clk
add wave -position end  sim:/fibonacci_vhd_tst/data_out
run
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:46:53 on Sep 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fibonacci
# -- Compiling architecture Behavioral of fibonacci
# ** Error (suppressible): C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd(30): (vcom-1272) Length of expected is 16; length of slice name is 8.
# ** Note: C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd(32): VHDL Compiler exiting
# End time: 20:46:53 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/22.1std/questa_fse/win64/vcom failed.
vcom -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:46:53 on Sep 29,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity fibonacci_vhd_tst
# -- Compiling architecture fibonacci_arch of fibonacci_vhd_tst
# End time: 20:46:53 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fibonacci_vhd_tst
# End time: 20:46:58 on Sep 29,2024, Elapsed time: 0:01:44
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fibonacci_vhd_tst 
# Start time: 20:46:58 on Sep 29,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fibonacci_vhd_tst(fibonacci_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fibonacci(behavioral)#1
add wave -position end  sim:/fibonacci_vhd_tst/clk
add wave -position end  sim:/fibonacci_vhd_tst/data_out
add wave -position end  sim:/fibonacci_vhd_tst/file_RESULTS
# Drop insertion failed: sim:/fibonacci_vhd_tst/file_RESULTS
# (vsim-4027) Logging is not supported for this item: /fibonacci_vhd_tst/file_RESULTS
run
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:48:44 on Sep 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fibonacci
# -- Compiling architecture Behavioral of fibonacci
# End time: 20:48:44 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:48:44 on Sep 29,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity fibonacci_vhd_tst
# -- Compiling architecture fibonacci_arch of fibonacci_vhd_tst
# End time: 20:48:44 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fibonacci_vhd_tst
# End time: 20:48:49 on Sep 29,2024, Elapsed time: 0:01:51
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fibonacci_vhd_tst 
# Start time: 20:48:49 on Sep 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fibonacci_vhd_tst(fibonacci_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fibonacci(behavioral)#1
add wave -position end  sim:/fibonacci_vhd_tst/clk
add wave -position end  sim:/fibonacci_vhd_tst/data_out
add wave -position end  sim:/fibonacci_vhd_tst/file_RESULTS
# Drop insertion failed: sim:/fibonacci_vhd_tst/file_RESULTS
# (vsim-4027) Logging is not supported for this item: /fibonacci_vhd_tst/file_RESULTS
run
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:59:41 on Sep 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fibonacci
# -- Compiling architecture Behavioral of fibonacci
# ** Error: C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd(31): (vcom-1136) Unknown identifier "to_integer".
# ** Note: C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd(33): VHDL Compiler exiting
# End time: 20:59:41 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/22.1std/questa_fse/win64/vcom failed.
vcom -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:59:41 on Sep 29,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity fibonacci_vhd_tst
# -- Compiling architecture fibonacci_arch of fibonacci_vhd_tst
# End time: 20:59:41 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:00:37 on Sep 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity fibonacci
# -- Compiling architecture Behavioral of fibonacci
# ** Error: C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd(32): (vcom-1600) No feasible entries for subprogram "TO_INTEGER".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_UNSIGNED return NATURAL] at vhdl_src/ieee/mti_numeric_std.vhd(1449)
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_SIGNED return INTEGER] at vhdl_src/ieee/mti_numeric_std.vhd(1457)
# ** Note: C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd(34): VHDL Compiler exiting
# End time: 21:00:37 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/22.1std/questa_fse/win64/vcom failed.
vcom -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:00:37 on Sep 29,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity fibonacci_vhd_tst
# -- Compiling architecture fibonacci_arch of fibonacci_vhd_tst
# End time: 21:00:37 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:02:16 on Sep 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity fibonacci
# -- Compiling architecture Behavioral of fibonacci
# ** Error: C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd(32): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Note: C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd(34): VHDL Compiler exiting
# End time: 21:02:16 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/22.1std/questa_fse/win64/vcom failed.
vcom -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:02:16 on Sep 29,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity fibonacci_vhd_tst
# -- Compiling architecture fibonacci_arch of fibonacci_vhd_tst
# End time: 21:02:16 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:03:12 on Sep 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity fibonacci
# -- Compiling architecture Behavioral of fibonacci
# ** Error: C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd(32): (vcom-1078) Identifier "unsigned" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.UNSIGNED (subtype declaration)
#         ieee.std_logic_arith.UNSIGNED (type declaration)
# ** Note: C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd(34): VHDL Compiler exiting
# End time: 21:03:12 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/22.1std/questa_fse/win64/vcom failed.
vcom -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:03:34 on Sep 29,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week5/fibonacci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fibonacci
# -- Compiling architecture Behavioral of fibonacci
# End time: 21:03:34 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:03:38 on Sep 29,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week5/simulation/questa/fibonacci.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity fibonacci_vhd_tst
# -- Compiling architecture fibonacci_arch of fibonacci_vhd_tst
# End time: 21:03:38 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fibonacci_vhd_tst
# End time: 21:03:42 on Sep 29,2024, Elapsed time: 0:14:53
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fibonacci_vhd_tst 
# Start time: 21:03:42 on Sep 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fibonacci_vhd_tst(fibonacci_arch)#1
# Loading ieee.numeric_std(body)
# Loading work.fibonacci(behavioral)#1
add wave -position end  sim:/fibonacci_vhd_tst/clk
add wave -position end  sim:/fibonacci_vhd_tst/dec_out
run
# End time: 21:53:51 on Sep 29,2024, Elapsed time: 0:50:09
# Errors: 0, Warnings: 0
