$date
	Sat Oct 22 18:54:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#234909
b10101 !
1"
#234910
b10101 &
b10101 %
1$
#234911
0"
#234914
b1000000 &
b1000000 %
#234918
b100000 &
b100000 %
#234922
b10000 &
b10000 %
#234926
b1000 &
b1000 %
#234930
b100 &
b100 %
#234934
b10 &
b10 %
#234938
b1 &
b1 %
1#
#234942
b0 &
0#
b0 %
0$
#1297594
b10001 &
b10001 %
1$
b10001 !
1"
#1297595
0"
#1297598
b110100 &
b110100 %
#1297602
b11010 &
b11010 %
#1297606
b1101 &
b1101 %
#1297610
b101000 &
b101000 %
#1297614
b10100 &
b10100 %
#1297618
b1010 &
b1010 %
#1297622
b101 &
b101 %
#1297626
b10000 &
b10000 %
#1297630
b1000 &
b1000 %
#1297634
b100 &
b100 %
#1297638
b10 &
b10 %
#1297642
b1 &
b1 %
1#
#1297646
b0 &
0#
b0 %
0$
#2239154
b11010 &
b11010 %
1$
b11010 !
1"
#2239155
0"
#2239158
b1101 &
b1101 %
#2239162
b101000 &
b101000 %
#2239166
b10100 &
b10100 %
#2239170
b1010 &
b1010 %
#2239174
b101 &
b101 %
#2239178
b10000 &
b10000 %
#2239182
b1000 &
b1000 %
#2239186
b100 &
b100 %
#2239190
b10 &
b10 %
#2239194
b1 &
b1 %
1#
#2239198
b0 &
0#
b0 %
0$
#4500012
