

================================================================
== Vitis HLS Report for 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop'
================================================================
* Date:           Thu Jan 30 18:34:41 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution8 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   190475|   190475|  3.809 ms|  3.809 ms|  190475|  190475|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- calculateLayer3_loop_row_Loop_col_loop  |   190473|   190473|       626|        152|        152|  1250|       yes|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 152, depth = 626


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 626
* Pipeline : 1
  Pipeline-0 : II = 152, D = 626, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 416 
416 --> 417 
417 --> 418 
418 --> 419 
419 --> 420 
420 --> 421 
421 --> 422 
422 --> 423 
423 --> 424 
424 --> 425 
425 --> 426 
426 --> 427 
427 --> 428 
428 --> 429 
429 --> 430 
430 --> 431 
431 --> 432 
432 --> 433 
433 --> 434 
434 --> 435 
435 --> 436 
436 --> 437 
437 --> 438 
438 --> 439 
439 --> 440 
440 --> 441 
441 --> 442 
442 --> 443 
443 --> 444 
444 --> 445 
445 --> 446 
446 --> 447 
447 --> 448 
448 --> 449 
449 --> 450 
450 --> 451 
451 --> 452 
452 --> 453 
453 --> 454 
454 --> 455 
455 --> 456 
456 --> 457 
457 --> 458 
458 --> 459 
459 --> 460 
460 --> 461 
461 --> 462 
462 --> 463 
463 --> 464 
464 --> 465 
465 --> 466 
466 --> 467 
467 --> 468 
468 --> 469 
469 --> 470 
470 --> 471 
471 --> 472 
472 --> 473 
473 --> 474 
474 --> 475 
475 --> 476 
476 --> 477 
477 --> 478 
478 --> 479 
479 --> 480 
480 --> 481 
481 --> 482 
482 --> 483 
483 --> 484 
484 --> 485 
485 --> 486 
486 --> 487 
487 --> 488 
488 --> 489 
489 --> 490 
490 --> 491 
491 --> 492 
492 --> 493 
493 --> 494 
494 --> 495 
495 --> 496 
496 --> 497 
497 --> 498 
498 --> 499 
499 --> 500 
500 --> 501 
501 --> 502 
502 --> 503 
503 --> 504 
504 --> 505 
505 --> 506 
506 --> 507 
507 --> 508 
508 --> 509 
509 --> 510 
510 --> 511 
511 --> 512 
512 --> 513 
513 --> 514 
514 --> 515 
515 --> 516 
516 --> 517 
517 --> 518 
518 --> 519 
519 --> 520 
520 --> 521 
521 --> 522 
522 --> 523 
523 --> 524 
524 --> 525 
525 --> 526 
526 --> 527 
527 --> 528 
528 --> 529 
529 --> 530 
530 --> 531 
531 --> 532 
532 --> 533 
533 --> 534 
534 --> 535 
535 --> 536 
536 --> 537 
537 --> 538 
538 --> 539 
539 --> 540 
540 --> 541 
541 --> 542 
542 --> 543 
543 --> 544 
544 --> 545 
545 --> 546 
546 --> 547 
547 --> 548 
548 --> 549 
549 --> 550 
550 --> 551 
551 --> 552 
552 --> 553 
553 --> 554 
554 --> 555 
555 --> 556 
556 --> 557 
557 --> 558 
558 --> 559 
559 --> 560 
560 --> 561 
561 --> 562 
562 --> 563 
563 --> 564 
564 --> 565 
565 --> 566 
566 --> 567 
567 --> 568 
568 --> 569 
569 --> 570 
570 --> 571 
571 --> 572 
572 --> 573 
573 --> 574 
574 --> 575 
575 --> 576 
576 --> 577 
577 --> 578 
578 --> 579 
579 --> 580 
580 --> 581 
581 --> 582 
582 --> 583 
583 --> 584 
584 --> 585 
585 --> 586 
586 --> 587 
587 --> 588 
588 --> 589 
589 --> 590 
590 --> 591 
591 --> 592 
592 --> 593 
593 --> 594 
594 --> 595 
595 --> 596 
596 --> 597 
597 --> 598 
598 --> 599 
599 --> 600 
600 --> 601 
601 --> 602 
602 --> 603 
603 --> 604 
604 --> 605 
605 --> 606 
606 --> 607 
607 --> 608 
608 --> 609 
609 --> 610 
610 --> 611 
611 --> 612 
612 --> 613 
613 --> 614 
614 --> 615 
615 --> 616 
616 --> 617 
617 --> 618 
618 --> 619 
619 --> 620 
620 --> 621 
621 --> 622 
622 --> 623 
623 --> 624 
624 --> 625 
625 --> 626 
626 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 13.7>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [cnn_lenet.cpp:30]   --->   Operation 629 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn_lenet.cpp:30]   --->   Operation 630 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%indvar_flatten29 = alloca i32 1"   --->   Operation 631 'alloca' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cnn_lenet.cpp:30]   --->   Operation 632 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%indvar_flatten44 = alloca i32 1"   --->   Operation 633 'alloca' 'indvar_flatten44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%Layer_Weights_load_16 = alloca i32 1"   --->   Operation 634 'alloca' 'Layer_Weights_load_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer_Weights, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 156, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 635 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Layer2_Weights_CPU"   --->   Operation 636 'read' 'Layer2_Weights_CPU_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten44"   --->   Operation 637 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 638 [1/1] (1.58ns)   --->   "%store_ln30 = store i6 0, i6 %i" [cnn_lenet.cpp:30]   --->   Operation 638 'store' 'store_ln30' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 639 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten29"   --->   Operation 639 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 640 [1/1] (1.58ns)   --->   "%store_ln30 = store i3 0, i3 %j" [cnn_lenet.cpp:30]   --->   Operation 640 'store' 'store_ln30' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 641 [1/1] (1.58ns)   --->   "%store_ln30 = store i3 0, i3 %k" [cnn_lenet.cpp:30]   --->   Operation 641 'store' 'store_ln30' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 642 [1/1] (1.58ns)   --->   "%br_ln0 = br void %kernelRow_Loop"   --->   Operation 642 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%first_iter_3 = phi i1 %or_ln52, void %kernelRow_Loop.split, i1 1, void %newFuncRoot" [cnn_lenet.cpp:52]   --->   Operation 643 'phi' 'first_iter_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%first_iter_2 = phi i1 0, void %kernelRow_Loop.split, i1 1, void %newFuncRoot"   --->   Operation 644 'phi' 'first_iter_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%indvar_flatten29_load = load i6 %indvar_flatten29" [cnn_lenet.cpp:52]   --->   Operation 645 'load' 'indvar_flatten29_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%indvar_flatten44_load = load i11 %indvar_flatten44" [cnn_lenet.cpp:51]   --->   Operation 646 'load' 'indvar_flatten44_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Layer_Weights"   --->   Operation 647 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (1.63ns)   --->   "%icmp_ln51 = icmp_eq  i11 %indvar_flatten44_load, i11 1250" [cnn_lenet.cpp:51]   --->   Operation 648 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 649 [1/1] (1.63ns)   --->   "%add_ln51 = add i11 %indvar_flatten44_load, i11 1" [cnn_lenet.cpp:51]   --->   Operation 649 'add' 'add_ln51' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %for.inc203, void %calculateLayer4_loop.exitStub" [cnn_lenet.cpp:51]   --->   Operation 650 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%k_load = load i3 %k" [cnn_lenet.cpp:53]   --->   Operation 651 'load' 'k_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [cnn_lenet.cpp:51]   --->   Operation 652 'load' 'i_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (1.82ns)   --->   "%icmp_ln52 = icmp_eq  i6 %indvar_flatten29_load, i6 25" [cnn_lenet.cpp:52]   --->   Operation 653 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node or_ln30_1)   --->   "%or_ln30 = or i1 %icmp_ln52, i1 %first_iter_2" [cnn_lenet.cpp:30]   --->   Operation 654 'or' 'or_ln30' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%xor_ln30 = xor i1 %icmp_ln52, i1 1" [cnn_lenet.cpp:30]   --->   Operation 655 'xor' 'xor_ln30' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 656 [1/1] (1.65ns)   --->   "%icmp_ln53 = icmp_eq  i3 %k_load, i3 5" [cnn_lenet.cpp:53]   --->   Operation 656 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln51)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 657 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %icmp_ln53, i1 %xor_ln30" [cnn_lenet.cpp:30]   --->   Operation 657 'and' 'and_ln30' <Predicate = (!icmp_ln51)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 658 [1/1] (1.82ns)   --->   "%add_ln51_1 = add i6 %i_load, i6 1" [cnn_lenet.cpp:51]   --->   Operation 658 'add' 'add_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 659 [1/1] (1.18ns)   --->   "%select_ln51 = select i1 %icmp_ln52, i6 %add_ln51_1, i6 %i_load" [cnn_lenet.cpp:51]   --->   Operation 659 'select' 'select_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 660 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln30_1 = or i1 %and_ln30, i1 %or_ln30" [cnn_lenet.cpp:30]   --->   Operation 660 'or' 'or_ln30_1' <Predicate = (!icmp_ln51)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_1)   --->   "%or_ln30_2 = or i1 %and_ln30, i1 %icmp_ln52" [cnn_lenet.cpp:30]   --->   Operation 661 'or' 'or_ln30_2' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 662 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln30_1 = select i1 %or_ln30_2, i3 0, i3 %k_load" [cnn_lenet.cpp:30]   --->   Operation 662 'select' 'select_ln30_1' <Predicate = (!icmp_ln51)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node or_ln52)   --->   "%xor_ln52 = xor i1 %icmp_ln53, i1 1" [cnn_lenet.cpp:52]   --->   Operation 663 'xor' 'xor_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node or_ln52)   --->   "%and_ln52 = and i1 %first_iter_3, i1 %xor_ln52" [cnn_lenet.cpp:52]   --->   Operation 664 'and' 'and_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 665 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln52 = or i1 %icmp_ln52, i1 %and_ln52" [cnn_lenet.cpp:52]   --->   Operation 665 'or' 'or_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i6 %select_ln51" [cnn_lenet.cpp:51]   --->   Operation 666 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (5.63ns)   --->   "%empty_60 = mul i16 %zext_ln51_1, i16 624" [cnn_lenet.cpp:51]   --->   Operation 667 'mul' 'empty_60' <Predicate = (!icmp_ln51)> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%p_cast52 = zext i16 %empty_60" [cnn_lenet.cpp:51]   --->   Operation 668 'zext' 'p_cast52' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (3.52ns)   --->   "%empty_61 = add i64 %p_cast52, i64 %Layer2_Weights_CPU_read" [cnn_lenet.cpp:51]   --->   Operation 669 'add' 'empty_61' <Predicate = (!icmp_ln51)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_61, i32 2, i32 63" [cnn_lenet.cpp:51]   --->   Operation 670 'partselect' 'p_cast1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "%p_cast13_cast = sext i62 %p_cast1" [cnn_lenet.cpp:51]   --->   Operation 671 'sext' 'p_cast13_cast' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%Layer_Weights_addr = getelementptr i32 %Layer_Weights, i64 %p_cast13_cast" [cnn_lenet.cpp:51]   --->   Operation 672 'getelementptr' 'Layer_Weights_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %or_ln30_1, void %kernelRow_Loop.split, void %new.body.col_loop" [cnn_lenet.cpp:53]   --->   Operation 673 'br' 'br_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52, void %kernelRow_Loop.split, void %for.first.iter.col_loop" [cnn_lenet.cpp:52]   --->   Operation 674 'br' 'br_ln52' <Predicate = (!icmp_ln51 & or_ln30_1)> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i6 %select_ln51" [cnn_lenet.cpp:51]   --->   Operation 675 'zext' 'zext_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 676 [3/3] (1.05ns) (grouped into DSP with root node add_ln67_2)   --->   "%empty_27 = mul i11 %zext_ln51, i11 25" [cnn_lenet.cpp:51]   --->   Operation 676 'mul' 'empty_27' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 677 [1/1] (1.65ns)   --->   "%add_ln53 = add i3 %select_ln30_1, i3 1" [cnn_lenet.cpp:53]   --->   Operation 677 'add' 'add_ln53' <Predicate = (!icmp_ln51)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 678 [1/1] (1.82ns)   --->   "%add_ln52_1 = add i6 %indvar_flatten29_load, i6 1" [cnn_lenet.cpp:52]   --->   Operation 678 'add' 'add_ln52_1' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 679 [1/1] (1.18ns)   --->   "%select_ln52_1 = select i1 %icmp_ln52, i6 1, i6 %add_ln52_1" [cnn_lenet.cpp:52]   --->   Operation 679 'select' 'select_ln52_1' <Predicate = (!icmp_ln51)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 680 [1/1] (1.58ns)   --->   "%store_ln51 = store i11 %add_ln51, i11 %indvar_flatten44" [cnn_lenet.cpp:51]   --->   Operation 680 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.58>
ST_1 : Operation 681 [1/1] (1.58ns)   --->   "%store_ln30 = store i6 %select_ln51, i6 %i" [cnn_lenet.cpp:30]   --->   Operation 681 'store' 'store_ln30' <Predicate = (!icmp_ln51)> <Delay = 1.58>
ST_1 : Operation 682 [1/1] (1.58ns)   --->   "%store_ln52 = store i6 %select_ln52_1, i6 %indvar_flatten29" [cnn_lenet.cpp:52]   --->   Operation 682 'store' 'store_ln52' <Predicate = (!icmp_ln51)> <Delay = 1.58>
ST_1 : Operation 683 [1/1] (1.58ns)   --->   "%store_ln30 = store i3 %add_ln53, i3 %k" [cnn_lenet.cpp:30]   --->   Operation 683 'store' 'store_ln30' <Predicate = (!icmp_ln51)> <Delay = 1.58>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%br_ln53 = br void %kernelRow_Loop" [cnn_lenet.cpp:53]   --->   Operation 684 'br' 'br_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [cnn_lenet.cpp:30]   --->   Operation 685 'load' 'j_load' <Predicate = (!icmp_ln51 & !icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @calculateLayer3_loop_row_Loop_col_loop_str"   --->   Operation 686 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1250, i64 1250, i64 1250"   --->   Operation 687 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 688 [1/1] (0.98ns)   --->   "%select_ln30 = select i1 %icmp_ln52, i3 0, i3 %j_load" [cnn_lenet.cpp:30]   --->   Operation 688 'select' 'select_ln30' <Predicate = (!icmp_ln51)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (1.65ns)   --->   "%add_ln52 = add i3 %select_ln30, i3 1" [cnn_lenet.cpp:52]   --->   Operation 689 'add' 'add_ln52' <Predicate = (!icmp_ln51 & and_ln30)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 690 [1/1] (0.98ns)   --->   "%select_ln52 = select i1 %and_ln30, i3 %add_ln52, i3 %select_ln30" [cnn_lenet.cpp:52]   --->   Operation 690 'select' 'select_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 691 [8/8] (14.6ns)   --->   "%Layer_Weights_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %Layer_Weights_addr, i32 1" [cnn_lenet.cpp:51]   --->   Operation 691 'readreq' 'Layer_Weights_load_1_req' <Predicate = (!icmp_ln51 & or_ln30_1 & or_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node empty_26)   --->   "%empty = trunc i16 %empty_60" [cnn_lenet.cpp:51]   --->   Operation 692 'trunc' 'empty' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node empty_26)   --->   "%empty_25 = or i15 %empty, i15 4" [cnn_lenet.cpp:51]   --->   Operation 693 'or' 'empty_25' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node empty_26)   --->   "%p_cast53 = zext i15 %empty_25" [cnn_lenet.cpp:51]   --->   Operation 694 'zext' 'p_cast53' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 695 [1/1] (3.52ns) (out node of the LUT)   --->   "%empty_26 = add i64 %p_cast53, i64 %Layer2_Weights_CPU_read" [cnn_lenet.cpp:51]   --->   Operation 695 'add' 'empty_26' <Predicate = (!icmp_ln51)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 696 [2/3] (1.05ns) (grouped into DSP with root node add_ln67_2)   --->   "%empty_27 = mul i11 %zext_ln51, i11 25" [cnn_lenet.cpp:51]   --->   Operation 696 'mul' 'empty_27' <Predicate = (!icmp_ln51)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i3 %select_ln52" [cnn_lenet.cpp:52]   --->   Operation 697 'zext' 'zext_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 698 [1/1] (3.78ns)   --->   "%empty_28 = mul i8 %zext_ln52, i8 26" [cnn_lenet.cpp:52]   --->   Operation 698 'mul' 'empty_28' <Predicate = (!icmp_ln51)> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%empty_29 = trunc i8 %empty_28" [cnn_lenet.cpp:52]   --->   Operation 699 'trunc' 'empty_29' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%p_cast66 = zext i8 %empty_28" [cnn_lenet.cpp:52]   --->   Operation 700 'zext' 'p_cast66' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (1.82ns)   --->   "%empty_30 = add i9 %p_cast66, i9 169" [cnn_lenet.cpp:52]   --->   Operation 701 'add' 'empty_30' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln30_1, i1 0" [cnn_lenet.cpp:30]   --->   Operation 702 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln59_2 = zext i4 %tmp_9" [cnn_lenet.cpp:59]   --->   Operation 703 'zext' 'zext_ln59_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln59_3 = zext i4 %tmp_9" [cnn_lenet.cpp:59]   --->   Operation 704 'zext' 'zext_ln59_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_26, i32 2, i32 63" [cnn_lenet.cpp:59]   --->   Operation 705 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i62 %trunc_ln5" [cnn_lenet.cpp:59]   --->   Operation 706 'sext' 'sext_ln59' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (0.00ns)   --->   "%Layer_Weights_addr_1 = getelementptr i32 %Layer_Weights, i64 %sext_ln59" [cnn_lenet.cpp:59]   --->   Operation 707 'getelementptr' 'Layer_Weights_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 708 [1/1] (1.87ns)   --->   "%add_ln59 = add i7 %zext_ln59_3, i7 %empty_29" [cnn_lenet.cpp:59]   --->   Operation 708 'add' 'add_ln59' <Predicate = (!icmp_ln51)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln59_4 = zext i7 %add_ln59" [cnn_lenet.cpp:59]   --->   Operation 709 'zext' 'zext_ln59_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 710 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_4" [cnn_lenet.cpp:59]   --->   Operation 710 'getelementptr' 'Layer2_Neurons_CPU_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 711 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load = load i10 %Layer2_Neurons_CPU_addr" [cnn_lenet.cpp:59]   --->   Operation 711 'load' 'Layer2_Neurons_CPU_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_2 : Operation 712 [1/1] (1.82ns)   --->   "%add_ln60 = add i9 %zext_ln59_2, i9 %empty_30" [cnn_lenet.cpp:60]   --->   Operation 712 'add' 'add_ln60' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i9 %add_ln60" [cnn_lenet.cpp:60]   --->   Operation 713 'zext' 'zext_ln60' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 714 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_1 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60" [cnn_lenet.cpp:60]   --->   Operation 714 'getelementptr' 'Layer2_Neurons_CPU_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 715 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_1 = load i10 %Layer2_Neurons_CPU_addr_1" [cnn_lenet.cpp:60]   --->   Operation 715 'load' 'Layer2_Neurons_CPU_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_2 : Operation 716 [1/1] (1.58ns)   --->   "%store_ln30 = store i3 %select_ln52, i3 %j" [cnn_lenet.cpp:30]   --->   Operation 716 'store' 'store_ln30' <Predicate = (!icmp_ln51)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 717 [7/8] (14.6ns)   --->   "%Layer_Weights_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %Layer_Weights_addr, i32 1" [cnn_lenet.cpp:51]   --->   Operation 717 'readreq' 'Layer_Weights_load_1_req' <Predicate = (!icmp_ln51 & or_ln30_1 & or_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 718 [1/3] (0.00ns) (grouped into DSP with root node add_ln67_2)   --->   "%empty_27 = mul i11 %zext_ln51, i11 25" [cnn_lenet.cpp:51]   --->   Operation 718 'mul' 'empty_27' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 719 [1/1] (0.00ns)   --->   "%p_cast18 = zext i8 %empty_28" [cnn_lenet.cpp:52]   --->   Operation 719 'zext' 'p_cast18' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 720 [1/1] (1.82ns)   --->   "%empty_31 = add i9 %p_cast66, i9 338" [cnn_lenet.cpp:52]   --->   Operation 720 'add' 'empty_31' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 721 [1/1] (1.73ns)   --->   "%empty_32 = add i10 %p_cast18, i10 507" [cnn_lenet.cpp:52]   --->   Operation 721 'add' 'empty_32' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i3 %select_ln30_1" [cnn_lenet.cpp:53]   --->   Operation 722 'zext' 'zext_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i4 %tmp_9" [cnn_lenet.cpp:59]   --->   Operation 723 'zext' 'zext_ln59_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 724 [8/8] (14.6ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Weights_addr_1, i32 150" [cnn_lenet.cpp:59]   --->   Operation 724 'readreq' 'empty_59' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 725 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load = load i10 %Layer2_Neurons_CPU_addr" [cnn_lenet.cpp:59]   --->   Operation 725 'load' 'Layer2_Neurons_CPU_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_3 : Operation 726 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_1 = load i10 %Layer2_Neurons_CPU_addr_1" [cnn_lenet.cpp:60]   --->   Operation 726 'load' 'Layer2_Neurons_CPU_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_3 : Operation 727 [1/1] (1.82ns)   --->   "%add_ln61 = add i9 %zext_ln59_2, i9 %empty_31" [cnn_lenet.cpp:61]   --->   Operation 727 'add' 'add_ln61' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i9 %add_ln61" [cnn_lenet.cpp:61]   --->   Operation 728 'zext' 'zext_ln61' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 729 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_2 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61" [cnn_lenet.cpp:61]   --->   Operation 729 'getelementptr' 'Layer2_Neurons_CPU_addr_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 730 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_2 = load i10 %Layer2_Neurons_CPU_addr_2" [cnn_lenet.cpp:61]   --->   Operation 730 'load' 'Layer2_Neurons_CPU_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_3 : Operation 731 [1/1] (1.73ns)   --->   "%add_ln62 = add i10 %zext_ln59_1, i10 %empty_32" [cnn_lenet.cpp:62]   --->   Operation 731 'add' 'add_ln62' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i10 %add_ln62" [cnn_lenet.cpp:62]   --->   Operation 732 'zext' 'zext_ln62' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 733 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_3 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62" [cnn_lenet.cpp:62]   --->   Operation 733 'getelementptr' 'Layer2_Neurons_CPU_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 734 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_3 = load i10 %Layer2_Neurons_CPU_addr_3" [cnn_lenet.cpp:62]   --->   Operation 734 'load' 'Layer2_Neurons_CPU_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_3 : Operation 735 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln67_2 = add i11 %empty_27, i11 %zext_ln53" [cnn_lenet.cpp:67]   --->   Operation 735 'add' 'add_ln67_2' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 736 [6/8] (14.6ns)   --->   "%Layer_Weights_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %Layer_Weights_addr, i32 1" [cnn_lenet.cpp:51]   --->   Operation 736 'readreq' 'Layer_Weights_load_1_req' <Predicate = (!icmp_ln51 & or_ln30_1 & or_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i3 %select_ln52" [cnn_lenet.cpp:52]   --->   Operation 737 'zext' 'zext_ln52_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 738 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln52, i2 0" [cnn_lenet.cpp:52]   --->   Operation 738 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 739 [1/1] (1.73ns)   --->   "%empty_33 = add i10 %p_cast18, i10 676" [cnn_lenet.cpp:52]   --->   Operation 739 'add' 'empty_33' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 740 [1/1] (1.82ns)   --->   "%empty_34 = add i9 %p_cast66, i9 333" [cnn_lenet.cpp:52]   --->   Operation 740 'add' 'empty_34' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 741 [7/8] (14.6ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Weights_addr_1, i32 150" [cnn_lenet.cpp:59]   --->   Operation 741 'readreq' 'empty_59' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 742 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_2 = load i10 %Layer2_Neurons_CPU_addr_2" [cnn_lenet.cpp:61]   --->   Operation 742 'load' 'Layer2_Neurons_CPU_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 743 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_3 = load i10 %Layer2_Neurons_CPU_addr_3" [cnn_lenet.cpp:62]   --->   Operation 743 'load' 'Layer2_Neurons_CPU_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 744 [1/1] (1.73ns)   --->   "%add_ln63 = add i10 %zext_ln59_1, i10 %empty_33" [cnn_lenet.cpp:63]   --->   Operation 744 'add' 'add_ln63' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i10 %add_ln63" [cnn_lenet.cpp:63]   --->   Operation 745 'zext' 'zext_ln63' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 746 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_4 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63" [cnn_lenet.cpp:63]   --->   Operation 746 'getelementptr' 'Layer2_Neurons_CPU_addr_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 747 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_4 = load i10 %Layer2_Neurons_CPU_addr_4" [cnn_lenet.cpp:63]   --->   Operation 747 'load' 'Layer2_Neurons_CPU_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 748 [1/1] (1.82ns)   --->   "%add_ln64 = add i9 %zext_ln59_2, i9 %empty_34" [cnn_lenet.cpp:64]   --->   Operation 748 'add' 'add_ln64' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i9 %add_ln64" [cnn_lenet.cpp:64]   --->   Operation 749 'sext' 'sext_ln64' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i10 %sext_ln64" [cnn_lenet.cpp:64]   --->   Operation 750 'zext' 'zext_ln64' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 751 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_5 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln64" [cnn_lenet.cpp:64]   --->   Operation 751 'getelementptr' 'Layer2_Neurons_CPU_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 752 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_5 = load i10 %Layer2_Neurons_CPU_addr_5" [cnn_lenet.cpp:64]   --->   Operation 752 'load' 'Layer2_Neurons_CPU_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 753 [1/1] (1.78ns)   --->   "%add_ln67_1 = add i5 %p_shl, i5 %zext_ln52_1" [cnn_lenet.cpp:67]   --->   Operation 753 'add' 'add_ln67_1' <Predicate = (!icmp_ln51)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i5 %add_ln67_1" [cnn_lenet.cpp:67]   --->   Operation 754 'zext' 'zext_ln67' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 755 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln67_2 = add i11 %empty_27, i11 %zext_ln53" [cnn_lenet.cpp:67]   --->   Operation 755 'add' 'add_ln67_2' <Predicate = (!icmp_ln51)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 756 [1/1] (1.63ns)   --->   "%add_ln67 = add i11 %add_ln67_2, i11 %zext_ln67" [cnn_lenet.cpp:67]   --->   Operation 756 'add' 'add_ln67' <Predicate = (!icmp_ln51)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 757 [5/8] (14.6ns)   --->   "%Layer_Weights_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %Layer_Weights_addr, i32 1" [cnn_lenet.cpp:51]   --->   Operation 757 'readreq' 'Layer_Weights_load_1_req' <Predicate = (!icmp_ln51 & or_ln30_1 & or_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 758 [6/8] (14.6ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Weights_addr_1, i32 150" [cnn_lenet.cpp:59]   --->   Operation 758 'readreq' 'empty_59' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 759 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_4 = load i10 %Layer2_Neurons_CPU_addr_4" [cnn_lenet.cpp:63]   --->   Operation 759 'load' 'Layer2_Neurons_CPU_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 760 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_5 = load i10 %Layer2_Neurons_CPU_addr_5" [cnn_lenet.cpp:64]   --->   Operation 760 'load' 'Layer2_Neurons_CPU_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 761 [1/1] (0.00ns)   --->   "%or_ln59 = or i4 %tmp_9, i4 1" [cnn_lenet.cpp:59]   --->   Operation 761 'or' 'or_ln59' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln59_7 = zext i4 %or_ln59" [cnn_lenet.cpp:59]   --->   Operation 762 'zext' 'zext_ln59_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln59_8 = zext i4 %or_ln59" [cnn_lenet.cpp:59]   --->   Operation 763 'zext' 'zext_ln59_8' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 764 [1/1] (1.87ns)   --->   "%add_ln59_1 = add i7 %zext_ln59_8, i7 %empty_29" [cnn_lenet.cpp:59]   --->   Operation 764 'add' 'add_ln59_1' <Predicate = (!icmp_ln51)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln59_9 = zext i7 %add_ln59_1" [cnn_lenet.cpp:59]   --->   Operation 765 'zext' 'zext_ln59_9' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 766 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_6 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_9" [cnn_lenet.cpp:59]   --->   Operation 766 'getelementptr' 'Layer2_Neurons_CPU_addr_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 767 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_6 = load i10 %Layer2_Neurons_CPU_addr_6" [cnn_lenet.cpp:59]   --->   Operation 767 'load' 'Layer2_Neurons_CPU_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 768 [1/1] (1.82ns)   --->   "%add_ln60_1 = add i9 %zext_ln59_7, i9 %empty_30" [cnn_lenet.cpp:60]   --->   Operation 768 'add' 'add_ln60_1' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i9 %add_ln60_1" [cnn_lenet.cpp:60]   --->   Operation 769 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 770 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_7 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_1" [cnn_lenet.cpp:60]   --->   Operation 770 'getelementptr' 'Layer2_Neurons_CPU_addr_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 771 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_7 = load i10 %Layer2_Neurons_CPU_addr_7" [cnn_lenet.cpp:60]   --->   Operation 771 'load' 'Layer2_Neurons_CPU_load_7' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 772 [4/8] (14.6ns)   --->   "%Layer_Weights_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %Layer_Weights_addr, i32 1" [cnn_lenet.cpp:51]   --->   Operation 772 'readreq' 'Layer_Weights_load_1_req' <Predicate = (!icmp_ln51 & or_ln30_1 & or_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 773 [5/8] (14.6ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Weights_addr_1, i32 150" [cnn_lenet.cpp:59]   --->   Operation 773 'readreq' 'empty_59' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln59_6 = zext i4 %or_ln59" [cnn_lenet.cpp:59]   --->   Operation 774 'zext' 'zext_ln59_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 775 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_6 = load i10 %Layer2_Neurons_CPU_addr_6" [cnn_lenet.cpp:59]   --->   Operation 775 'load' 'Layer2_Neurons_CPU_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 776 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_7 = load i10 %Layer2_Neurons_CPU_addr_7" [cnn_lenet.cpp:60]   --->   Operation 776 'load' 'Layer2_Neurons_CPU_load_7' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 777 [1/1] (1.82ns)   --->   "%add_ln61_1 = add i9 %zext_ln59_7, i9 %empty_31" [cnn_lenet.cpp:61]   --->   Operation 777 'add' 'add_ln61_1' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i9 %add_ln61_1" [cnn_lenet.cpp:61]   --->   Operation 778 'zext' 'zext_ln61_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 779 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_8 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_1" [cnn_lenet.cpp:61]   --->   Operation 779 'getelementptr' 'Layer2_Neurons_CPU_addr_8' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 780 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_8 = load i10 %Layer2_Neurons_CPU_addr_8" [cnn_lenet.cpp:61]   --->   Operation 780 'load' 'Layer2_Neurons_CPU_load_8' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 781 [1/1] (1.73ns)   --->   "%add_ln62_1 = add i10 %zext_ln59_6, i10 %empty_32" [cnn_lenet.cpp:62]   --->   Operation 781 'add' 'add_ln62_1' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i10 %add_ln62_1" [cnn_lenet.cpp:62]   --->   Operation 782 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 783 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_9 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_1" [cnn_lenet.cpp:62]   --->   Operation 783 'getelementptr' 'Layer2_Neurons_CPU_addr_9' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 784 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_9 = load i10 %Layer2_Neurons_CPU_addr_9" [cnn_lenet.cpp:62]   --->   Operation 784 'load' 'Layer2_Neurons_CPU_load_9' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 785 [3/8] (14.6ns)   --->   "%Layer_Weights_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %Layer_Weights_addr, i32 1" [cnn_lenet.cpp:51]   --->   Operation 785 'readreq' 'Layer_Weights_load_1_req' <Predicate = (!icmp_ln51 & or_ln30_1 & or_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 786 [4/8] (14.6ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Weights_addr_1, i32 150" [cnn_lenet.cpp:59]   --->   Operation 786 'readreq' 'empty_59' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 787 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_8 = load i10 %Layer2_Neurons_CPU_addr_8" [cnn_lenet.cpp:61]   --->   Operation 787 'load' 'Layer2_Neurons_CPU_load_8' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_7 : Operation 788 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_9 = load i10 %Layer2_Neurons_CPU_addr_9" [cnn_lenet.cpp:62]   --->   Operation 788 'load' 'Layer2_Neurons_CPU_load_9' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_7 : Operation 789 [1/1] (1.73ns)   --->   "%add_ln63_1 = add i10 %zext_ln59_6, i10 %empty_33" [cnn_lenet.cpp:63]   --->   Operation 789 'add' 'add_ln63_1' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i10 %add_ln63_1" [cnn_lenet.cpp:63]   --->   Operation 790 'zext' 'zext_ln63_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_7 : Operation 791 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_10 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_1" [cnn_lenet.cpp:63]   --->   Operation 791 'getelementptr' 'Layer2_Neurons_CPU_addr_10' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_7 : Operation 792 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_10 = load i10 %Layer2_Neurons_CPU_addr_10" [cnn_lenet.cpp:63]   --->   Operation 792 'load' 'Layer2_Neurons_CPU_load_10' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_7 : Operation 793 [1/1] (1.82ns)   --->   "%add_ln64_1 = add i9 %zext_ln59_7, i9 %empty_34" [cnn_lenet.cpp:64]   --->   Operation 793 'add' 'add_ln64_1' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln64_1 = sext i9 %add_ln64_1" [cnn_lenet.cpp:64]   --->   Operation 794 'sext' 'sext_ln64_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_7 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i10 %sext_ln64_1" [cnn_lenet.cpp:64]   --->   Operation 795 'zext' 'zext_ln64_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_7 : Operation 796 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_11 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln64_1" [cnn_lenet.cpp:64]   --->   Operation 796 'getelementptr' 'Layer2_Neurons_CPU_addr_11' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_7 : Operation 797 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_11 = load i10 %Layer2_Neurons_CPU_addr_11" [cnn_lenet.cpp:64]   --->   Operation 797 'load' 'Layer2_Neurons_CPU_load_11' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 798 [2/8] (14.6ns)   --->   "%Layer_Weights_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %Layer_Weights_addr, i32 1" [cnn_lenet.cpp:51]   --->   Operation 798 'readreq' 'Layer_Weights_load_1_req' <Predicate = (!icmp_ln51 & or_ln30_1 & or_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 799 [3/8] (14.6ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Weights_addr_1, i32 150" [cnn_lenet.cpp:59]   --->   Operation 799 'readreq' 'empty_59' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 800 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_10 = load i10 %Layer2_Neurons_CPU_addr_10" [cnn_lenet.cpp:63]   --->   Operation 800 'load' 'Layer2_Neurons_CPU_load_10' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_8 : Operation 801 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_11 = load i10 %Layer2_Neurons_CPU_addr_11" [cnn_lenet.cpp:64]   --->   Operation 801 'load' 'Layer2_Neurons_CPU_load_11' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_8 : Operation 802 [1/1] (1.73ns)   --->   "%add_ln59_2 = add i4 %tmp_9, i4 2" [cnn_lenet.cpp:59]   --->   Operation 802 'add' 'add_ln59_2' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln59_12 = zext i4 %add_ln59_2" [cnn_lenet.cpp:59]   --->   Operation 803 'zext' 'zext_ln59_12' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln59_13 = zext i4 %add_ln59_2" [cnn_lenet.cpp:59]   --->   Operation 804 'zext' 'zext_ln59_13' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 805 [1/1] (1.87ns)   --->   "%add_ln59_3 = add i7 %zext_ln59_13, i7 %empty_29" [cnn_lenet.cpp:59]   --->   Operation 805 'add' 'add_ln59_3' <Predicate = (!icmp_ln51)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln59_14 = zext i7 %add_ln59_3" [cnn_lenet.cpp:59]   --->   Operation 806 'zext' 'zext_ln59_14' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 807 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_12 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_14" [cnn_lenet.cpp:59]   --->   Operation 807 'getelementptr' 'Layer2_Neurons_CPU_addr_12' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 808 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_12 = load i10 %Layer2_Neurons_CPU_addr_12" [cnn_lenet.cpp:59]   --->   Operation 808 'load' 'Layer2_Neurons_CPU_load_12' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_8 : Operation 809 [1/1] (1.82ns)   --->   "%add_ln60_2 = add i9 %zext_ln59_12, i9 %empty_30" [cnn_lenet.cpp:60]   --->   Operation 809 'add' 'add_ln60_2' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i9 %add_ln60_2" [cnn_lenet.cpp:60]   --->   Operation 810 'zext' 'zext_ln60_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 811 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_13 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_2" [cnn_lenet.cpp:60]   --->   Operation 811 'getelementptr' 'Layer2_Neurons_CPU_addr_13' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 812 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_13 = load i10 %Layer2_Neurons_CPU_addr_13" [cnn_lenet.cpp:60]   --->   Operation 812 'load' 'Layer2_Neurons_CPU_load_13' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 813 [1/8] (14.6ns)   --->   "%Layer_Weights_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %Layer_Weights_addr, i32 1" [cnn_lenet.cpp:51]   --->   Operation 813 'readreq' 'Layer_Weights_load_1_req' <Predicate = (!icmp_ln51 & or_ln30_1 & or_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 814 [2/8] (14.6ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Weights_addr_1, i32 150" [cnn_lenet.cpp:59]   --->   Operation 814 'readreq' 'empty_59' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln59_11 = zext i4 %add_ln59_2" [cnn_lenet.cpp:59]   --->   Operation 815 'zext' 'zext_ln59_11' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 816 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_12 = load i10 %Layer2_Neurons_CPU_addr_12" [cnn_lenet.cpp:59]   --->   Operation 816 'load' 'Layer2_Neurons_CPU_load_12' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_9 : Operation 817 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_13 = load i10 %Layer2_Neurons_CPU_addr_13" [cnn_lenet.cpp:60]   --->   Operation 817 'load' 'Layer2_Neurons_CPU_load_13' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_9 : Operation 818 [1/1] (1.82ns)   --->   "%add_ln61_2 = add i9 %zext_ln59_12, i9 %empty_31" [cnn_lenet.cpp:61]   --->   Operation 818 'add' 'add_ln61_2' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i9 %add_ln61_2" [cnn_lenet.cpp:61]   --->   Operation 819 'zext' 'zext_ln61_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 820 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_14 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_2" [cnn_lenet.cpp:61]   --->   Operation 820 'getelementptr' 'Layer2_Neurons_CPU_addr_14' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 821 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_14 = load i10 %Layer2_Neurons_CPU_addr_14" [cnn_lenet.cpp:61]   --->   Operation 821 'load' 'Layer2_Neurons_CPU_load_14' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_9 : Operation 822 [1/1] (1.73ns)   --->   "%add_ln62_2 = add i10 %zext_ln59_11, i10 %empty_32" [cnn_lenet.cpp:62]   --->   Operation 822 'add' 'add_ln62_2' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i10 %add_ln62_2" [cnn_lenet.cpp:62]   --->   Operation 823 'zext' 'zext_ln62_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 824 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_15 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_2" [cnn_lenet.cpp:62]   --->   Operation 824 'getelementptr' 'Layer2_Neurons_CPU_addr_15' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 825 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_15 = load i10 %Layer2_Neurons_CPU_addr_15" [cnn_lenet.cpp:62]   --->   Operation 825 'load' 'Layer2_Neurons_CPU_load_15' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 826 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %Layer_Weights_addr" [cnn_lenet.cpp:51]   --->   Operation 826 'read' 'Layer_Weights_addr_read' <Predicate = (!icmp_ln51 & or_ln30_1 & or_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 827 [1/1] (0.00ns)   --->   "%store_ln51 = store i32 %Layer_Weights_addr_read, i32 %Layer_Weights_load_16" [cnn_lenet.cpp:51]   --->   Operation 827 'store' 'store_ln51' <Predicate = (!icmp_ln51 & or_ln30_1 & or_ln52)> <Delay = 0.00>
ST_10 : Operation 828 [1/1] (0.00ns)   --->   "%br_ln52 = br void %kernelRow_Loop.split" [cnn_lenet.cpp:52]   --->   Operation 828 'br' 'br_ln52' <Predicate = (!icmp_ln51 & or_ln30_1 & or_ln52)> <Delay = 0.00>
ST_10 : Operation 829 [1/8] (14.6ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %Layer_Weights_addr_1, i32 150" [cnn_lenet.cpp:59]   --->   Operation 829 'readreq' 'empty_59' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 830 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_14 = load i10 %Layer2_Neurons_CPU_addr_14" [cnn_lenet.cpp:61]   --->   Operation 830 'load' 'Layer2_Neurons_CPU_load_14' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_10 : Operation 831 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_15 = load i10 %Layer2_Neurons_CPU_addr_15" [cnn_lenet.cpp:62]   --->   Operation 831 'load' 'Layer2_Neurons_CPU_load_15' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_10 : Operation 832 [1/1] (1.73ns)   --->   "%add_ln63_2 = add i10 %zext_ln59_11, i10 %empty_33" [cnn_lenet.cpp:63]   --->   Operation 832 'add' 'add_ln63_2' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i10 %add_ln63_2" [cnn_lenet.cpp:63]   --->   Operation 833 'zext' 'zext_ln63_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_10 : Operation 834 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_16 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_2" [cnn_lenet.cpp:63]   --->   Operation 834 'getelementptr' 'Layer2_Neurons_CPU_addr_16' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_10 : Operation 835 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_16 = load i10 %Layer2_Neurons_CPU_addr_16" [cnn_lenet.cpp:63]   --->   Operation 835 'load' 'Layer2_Neurons_CPU_load_16' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_10 : Operation 836 [1/1] (1.82ns)   --->   "%add_ln64_2 = add i9 %zext_ln59_12, i9 %empty_34" [cnn_lenet.cpp:64]   --->   Operation 836 'add' 'add_ln64_2' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln64_2 = sext i9 %add_ln64_2" [cnn_lenet.cpp:64]   --->   Operation 837 'sext' 'sext_ln64_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_10 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln64_2 = zext i10 %sext_ln64_2" [cnn_lenet.cpp:64]   --->   Operation 838 'zext' 'zext_ln64_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_10 : Operation 839 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_17 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln64_2" [cnn_lenet.cpp:64]   --->   Operation 839 'getelementptr' 'Layer2_Neurons_CPU_addr_17' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_10 : Operation 840 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_17 = load i10 %Layer2_Neurons_CPU_addr_17" [cnn_lenet.cpp:64]   --->   Operation 840 'load' 'Layer2_Neurons_CPU_load_17' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 841 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 841 'read' 'Layer_Weights_addr_1_read' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 842 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_16 = load i10 %Layer2_Neurons_CPU_addr_16" [cnn_lenet.cpp:63]   --->   Operation 842 'load' 'Layer2_Neurons_CPU_load_16' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_11 : Operation 843 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_17 = load i10 %Layer2_Neurons_CPU_addr_17" [cnn_lenet.cpp:64]   --->   Operation 843 'load' 'Layer2_Neurons_CPU_load_17' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_11 : Operation 844 [1/1] (1.73ns)   --->   "%add_ln59_4 = add i4 %tmp_9, i4 3" [cnn_lenet.cpp:59]   --->   Operation 844 'add' 'add_ln59_4' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln59_17 = zext i4 %add_ln59_4" [cnn_lenet.cpp:59]   --->   Operation 845 'zext' 'zext_ln59_17' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_11 : Operation 846 [1/1] (0.00ns)   --->   "%zext_ln59_18 = zext i4 %add_ln59_4" [cnn_lenet.cpp:59]   --->   Operation 846 'zext' 'zext_ln59_18' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_11 : Operation 847 [1/1] (1.87ns)   --->   "%add_ln59_5 = add i7 %zext_ln59_18, i7 %empty_29" [cnn_lenet.cpp:59]   --->   Operation 847 'add' 'add_ln59_5' <Predicate = (!icmp_ln51)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln59_19 = zext i7 %add_ln59_5" [cnn_lenet.cpp:59]   --->   Operation 848 'zext' 'zext_ln59_19' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_11 : Operation 849 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_18 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_19" [cnn_lenet.cpp:59]   --->   Operation 849 'getelementptr' 'Layer2_Neurons_CPU_addr_18' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_11 : Operation 850 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_18 = load i10 %Layer2_Neurons_CPU_addr_18" [cnn_lenet.cpp:59]   --->   Operation 850 'load' 'Layer2_Neurons_CPU_load_18' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_11 : Operation 851 [1/1] (1.82ns)   --->   "%add_ln60_3 = add i9 %zext_ln59_17, i9 %empty_30" [cnn_lenet.cpp:60]   --->   Operation 851 'add' 'add_ln60_3' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i9 %add_ln60_3" [cnn_lenet.cpp:60]   --->   Operation 852 'zext' 'zext_ln60_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_11 : Operation 853 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_19 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_3" [cnn_lenet.cpp:60]   --->   Operation 853 'getelementptr' 'Layer2_Neurons_CPU_addr_19' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_11 : Operation 854 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_19 = load i10 %Layer2_Neurons_CPU_addr_19" [cnn_lenet.cpp:60]   --->   Operation 854 'load' 'Layer2_Neurons_CPU_load_19' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 855 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %Layer_Weights_addr_1_read" [cnn_lenet.cpp:59]   --->   Operation 855 'bitcast' 'bitcast_ln59' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_12 : Operation 856 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 856 'read' 'Layer_Weights_addr_1_read_1' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 857 [2/2] (12.3ns)   --->   "%mul1 = fmul i32 %bitcast_ln59, i32 %Layer2_Neurons_CPU_load" [cnn_lenet.cpp:59]   --->   Operation 857 'fmul' 'mul1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln59_16 = zext i4 %add_ln59_4" [cnn_lenet.cpp:59]   --->   Operation 858 'zext' 'zext_ln59_16' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_12 : Operation 859 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_18 = load i10 %Layer2_Neurons_CPU_addr_18" [cnn_lenet.cpp:59]   --->   Operation 859 'load' 'Layer2_Neurons_CPU_load_18' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_12 : Operation 860 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_19 = load i10 %Layer2_Neurons_CPU_addr_19" [cnn_lenet.cpp:60]   --->   Operation 860 'load' 'Layer2_Neurons_CPU_load_19' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_12 : Operation 861 [1/1] (1.82ns)   --->   "%add_ln61_3 = add i9 %zext_ln59_17, i9 %empty_31" [cnn_lenet.cpp:61]   --->   Operation 861 'add' 'add_ln61_3' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln61_3 = zext i9 %add_ln61_3" [cnn_lenet.cpp:61]   --->   Operation 862 'zext' 'zext_ln61_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_12 : Operation 863 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_20 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_3" [cnn_lenet.cpp:61]   --->   Operation 863 'getelementptr' 'Layer2_Neurons_CPU_addr_20' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_12 : Operation 864 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_20 = load i10 %Layer2_Neurons_CPU_addr_20" [cnn_lenet.cpp:61]   --->   Operation 864 'load' 'Layer2_Neurons_CPU_load_20' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_12 : Operation 865 [1/1] (1.73ns)   --->   "%add_ln62_3 = add i10 %zext_ln59_16, i10 %empty_32" [cnn_lenet.cpp:62]   --->   Operation 865 'add' 'add_ln62_3' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln62_3 = zext i10 %add_ln62_3" [cnn_lenet.cpp:62]   --->   Operation 866 'zext' 'zext_ln62_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_12 : Operation 867 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_21 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_3" [cnn_lenet.cpp:62]   --->   Operation 867 'getelementptr' 'Layer2_Neurons_CPU_addr_21' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_12 : Operation 868 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_21 = load i10 %Layer2_Neurons_CPU_addr_21" [cnn_lenet.cpp:62]   --->   Operation 868 'load' 'Layer2_Neurons_CPU_load_21' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 869 [1/1] (0.00ns)   --->   "%bitcast_ln59_1 = bitcast i32 %Layer_Weights_addr_1_read_1" [cnn_lenet.cpp:59]   --->   Operation 869 'bitcast' 'bitcast_ln59_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_13 : Operation 870 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 870 'read' 'Layer_Weights_addr_1_read_2' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 871 [1/2] (12.3ns)   --->   "%mul1 = fmul i32 %bitcast_ln59, i32 %Layer2_Neurons_CPU_load" [cnn_lenet.cpp:59]   --->   Operation 871 'fmul' 'mul1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 872 [2/2] (12.3ns)   --->   "%mul2 = fmul i32 %bitcast_ln59_1, i32 %Layer2_Neurons_CPU_load_1" [cnn_lenet.cpp:60]   --->   Operation 872 'fmul' 'mul2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 873 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_20 = load i10 %Layer2_Neurons_CPU_addr_20" [cnn_lenet.cpp:61]   --->   Operation 873 'load' 'Layer2_Neurons_CPU_load_20' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_13 : Operation 874 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_21 = load i10 %Layer2_Neurons_CPU_addr_21" [cnn_lenet.cpp:62]   --->   Operation 874 'load' 'Layer2_Neurons_CPU_load_21' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_13 : Operation 875 [1/1] (1.73ns)   --->   "%add_ln63_3 = add i10 %zext_ln59_16, i10 %empty_33" [cnn_lenet.cpp:63]   --->   Operation 875 'add' 'add_ln63_3' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln63_3 = zext i10 %add_ln63_3" [cnn_lenet.cpp:63]   --->   Operation 876 'zext' 'zext_ln63_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_13 : Operation 877 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_22 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_3" [cnn_lenet.cpp:63]   --->   Operation 877 'getelementptr' 'Layer2_Neurons_CPU_addr_22' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_13 : Operation 878 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_22 = load i10 %Layer2_Neurons_CPU_addr_22" [cnn_lenet.cpp:63]   --->   Operation 878 'load' 'Layer2_Neurons_CPU_load_22' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_13 : Operation 879 [1/1] (1.82ns)   --->   "%add_ln64_3 = add i9 %zext_ln59_17, i9 %empty_34" [cnn_lenet.cpp:64]   --->   Operation 879 'add' 'add_ln64_3' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 880 [1/1] (0.00ns)   --->   "%sext_ln64_3 = sext i9 %add_ln64_3" [cnn_lenet.cpp:64]   --->   Operation 880 'sext' 'sext_ln64_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_13 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln64_3 = zext i10 %sext_ln64_3" [cnn_lenet.cpp:64]   --->   Operation 881 'zext' 'zext_ln64_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_13 : Operation 882 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_23 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln64_3" [cnn_lenet.cpp:64]   --->   Operation 882 'getelementptr' 'Layer2_Neurons_CPU_addr_23' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_13 : Operation 883 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_23 = load i10 %Layer2_Neurons_CPU_addr_23" [cnn_lenet.cpp:64]   --->   Operation 883 'load' 'Layer2_Neurons_CPU_load_23' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 884 [1/1] (0.00ns)   --->   "%Layer_Weights_load = load i32 %Layer_Weights_load_16"   --->   Operation 884 'load' 'Layer_Weights_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_14 : Operation 885 [1/1] (0.00ns)   --->   "%somme = bitcast i32 %Layer_Weights_load"   --->   Operation 885 'bitcast' 'somme' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_14 : Operation 886 [1/1] (0.00ns)   --->   "%bitcast_ln59_2 = bitcast i32 %Layer_Weights_addr_1_read_2" [cnn_lenet.cpp:59]   --->   Operation 886 'bitcast' 'bitcast_ln59_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_14 : Operation 887 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 887 'read' 'Layer_Weights_addr_1_read_3' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 888 [4/4] (10.5ns)   --->   "%somme_3 = fadd i32 %somme, i32 %mul1" [cnn_lenet.cpp:59]   --->   Operation 888 'fadd' 'somme_3' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 889 [1/2] (12.3ns)   --->   "%mul2 = fmul i32 %bitcast_ln59_1, i32 %Layer2_Neurons_CPU_load_1" [cnn_lenet.cpp:60]   --->   Operation 889 'fmul' 'mul2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 890 [2/2] (12.3ns)   --->   "%mul3 = fmul i32 %bitcast_ln59_2, i32 %Layer2_Neurons_CPU_load_2" [cnn_lenet.cpp:61]   --->   Operation 890 'fmul' 'mul3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 891 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_22 = load i10 %Layer2_Neurons_CPU_addr_22" [cnn_lenet.cpp:63]   --->   Operation 891 'load' 'Layer2_Neurons_CPU_load_22' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_14 : Operation 892 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_23 = load i10 %Layer2_Neurons_CPU_addr_23" [cnn_lenet.cpp:64]   --->   Operation 892 'load' 'Layer2_Neurons_CPU_load_23' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_14 : Operation 893 [1/1] (1.73ns)   --->   "%add_ln59_6 = add i4 %tmp_9, i4 4" [cnn_lenet.cpp:59]   --->   Operation 893 'add' 'add_ln59_6' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln59_22 = zext i4 %add_ln59_6" [cnn_lenet.cpp:59]   --->   Operation 894 'zext' 'zext_ln59_22' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_14 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln59_23 = zext i4 %add_ln59_6" [cnn_lenet.cpp:59]   --->   Operation 895 'zext' 'zext_ln59_23' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_14 : Operation 896 [1/1] (1.87ns)   --->   "%add_ln59_7 = add i7 %zext_ln59_23, i7 %empty_29" [cnn_lenet.cpp:59]   --->   Operation 896 'add' 'add_ln59_7' <Predicate = (!icmp_ln51)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln59_24 = zext i7 %add_ln59_7" [cnn_lenet.cpp:59]   --->   Operation 897 'zext' 'zext_ln59_24' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_14 : Operation 898 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_24 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_24" [cnn_lenet.cpp:59]   --->   Operation 898 'getelementptr' 'Layer2_Neurons_CPU_addr_24' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_14 : Operation 899 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_24 = load i10 %Layer2_Neurons_CPU_addr_24" [cnn_lenet.cpp:59]   --->   Operation 899 'load' 'Layer2_Neurons_CPU_load_24' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_14 : Operation 900 [1/1] (1.82ns)   --->   "%add_ln60_4 = add i9 %zext_ln59_22, i9 %empty_30" [cnn_lenet.cpp:60]   --->   Operation 900 'add' 'add_ln60_4' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i9 %add_ln60_4" [cnn_lenet.cpp:60]   --->   Operation 901 'zext' 'zext_ln60_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_14 : Operation 902 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_25 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_4" [cnn_lenet.cpp:60]   --->   Operation 902 'getelementptr' 'Layer2_Neurons_CPU_addr_25' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_14 : Operation 903 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_25 = load i10 %Layer2_Neurons_CPU_addr_25" [cnn_lenet.cpp:60]   --->   Operation 903 'load' 'Layer2_Neurons_CPU_load_25' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 904 [1/1] (0.00ns)   --->   "%bitcast_ln59_3 = bitcast i32 %Layer_Weights_addr_1_read_3" [cnn_lenet.cpp:59]   --->   Operation 904 'bitcast' 'bitcast_ln59_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 905 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 905 'read' 'Layer_Weights_addr_1_read_4' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 906 [3/4] (10.5ns)   --->   "%somme_3 = fadd i32 %somme, i32 %mul1" [cnn_lenet.cpp:59]   --->   Operation 906 'fadd' 'somme_3' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 907 [1/2] (12.3ns)   --->   "%mul3 = fmul i32 %bitcast_ln59_2, i32 %Layer2_Neurons_CPU_load_2" [cnn_lenet.cpp:61]   --->   Operation 907 'fmul' 'mul3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 908 [2/2] (12.3ns)   --->   "%mul4 = fmul i32 %bitcast_ln59_3, i32 %Layer2_Neurons_CPU_load_3" [cnn_lenet.cpp:62]   --->   Operation 908 'fmul' 'mul4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln59_21 = zext i4 %add_ln59_6" [cnn_lenet.cpp:59]   --->   Operation 909 'zext' 'zext_ln59_21' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 910 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_24 = load i10 %Layer2_Neurons_CPU_addr_24" [cnn_lenet.cpp:59]   --->   Operation 910 'load' 'Layer2_Neurons_CPU_load_24' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_15 : Operation 911 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_25 = load i10 %Layer2_Neurons_CPU_addr_25" [cnn_lenet.cpp:60]   --->   Operation 911 'load' 'Layer2_Neurons_CPU_load_25' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_15 : Operation 912 [1/1] (1.82ns)   --->   "%add_ln61_4 = add i9 %zext_ln59_22, i9 %empty_31" [cnn_lenet.cpp:61]   --->   Operation 912 'add' 'add_ln61_4' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln61_4 = zext i9 %add_ln61_4" [cnn_lenet.cpp:61]   --->   Operation 913 'zext' 'zext_ln61_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 914 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_26 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_4" [cnn_lenet.cpp:61]   --->   Operation 914 'getelementptr' 'Layer2_Neurons_CPU_addr_26' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 915 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_26 = load i10 %Layer2_Neurons_CPU_addr_26" [cnn_lenet.cpp:61]   --->   Operation 915 'load' 'Layer2_Neurons_CPU_load_26' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_15 : Operation 916 [1/1] (1.73ns)   --->   "%add_ln62_4 = add i10 %zext_ln59_21, i10 %empty_32" [cnn_lenet.cpp:62]   --->   Operation 916 'add' 'add_ln62_4' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln62_4 = zext i10 %add_ln62_4" [cnn_lenet.cpp:62]   --->   Operation 917 'zext' 'zext_ln62_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 918 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_27 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_4" [cnn_lenet.cpp:62]   --->   Operation 918 'getelementptr' 'Layer2_Neurons_CPU_addr_27' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 919 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_27 = load i10 %Layer2_Neurons_CPU_addr_27" [cnn_lenet.cpp:62]   --->   Operation 919 'load' 'Layer2_Neurons_CPU_load_27' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 920 [1/1] (0.00ns)   --->   "%bitcast_ln59_4 = bitcast i32 %Layer_Weights_addr_1_read_4" [cnn_lenet.cpp:59]   --->   Operation 920 'bitcast' 'bitcast_ln59_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_16 : Operation 921 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 921 'read' 'Layer_Weights_addr_1_read_5' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 922 [2/4] (10.5ns)   --->   "%somme_3 = fadd i32 %somme, i32 %mul1" [cnn_lenet.cpp:59]   --->   Operation 922 'fadd' 'somme_3' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 923 [1/2] (12.3ns)   --->   "%mul4 = fmul i32 %bitcast_ln59_3, i32 %Layer2_Neurons_CPU_load_3" [cnn_lenet.cpp:62]   --->   Operation 923 'fmul' 'mul4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 924 [2/2] (12.3ns)   --->   "%mul5 = fmul i32 %bitcast_ln59_4, i32 %Layer2_Neurons_CPU_load_4" [cnn_lenet.cpp:63]   --->   Operation 924 'fmul' 'mul5' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 925 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_26 = load i10 %Layer2_Neurons_CPU_addr_26" [cnn_lenet.cpp:61]   --->   Operation 925 'load' 'Layer2_Neurons_CPU_load_26' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_16 : Operation 926 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_27 = load i10 %Layer2_Neurons_CPU_addr_27" [cnn_lenet.cpp:62]   --->   Operation 926 'load' 'Layer2_Neurons_CPU_load_27' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_16 : Operation 927 [1/1] (1.73ns)   --->   "%add_ln63_4 = add i10 %zext_ln59_21, i10 %empty_33" [cnn_lenet.cpp:63]   --->   Operation 927 'add' 'add_ln63_4' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 928 [1/1] (0.00ns)   --->   "%zext_ln63_4 = zext i10 %add_ln63_4" [cnn_lenet.cpp:63]   --->   Operation 928 'zext' 'zext_ln63_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_16 : Operation 929 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_28 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_4" [cnn_lenet.cpp:63]   --->   Operation 929 'getelementptr' 'Layer2_Neurons_CPU_addr_28' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_16 : Operation 930 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_28 = load i10 %Layer2_Neurons_CPU_addr_28" [cnn_lenet.cpp:63]   --->   Operation 930 'load' 'Layer2_Neurons_CPU_load_28' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_16 : Operation 931 [1/1] (1.82ns)   --->   "%add_ln64_4 = add i9 %zext_ln59_22, i9 %empty_34" [cnn_lenet.cpp:64]   --->   Operation 931 'add' 'add_ln64_4' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 932 [1/1] (0.00ns)   --->   "%sext_ln64_4 = sext i9 %add_ln64_4" [cnn_lenet.cpp:64]   --->   Operation 932 'sext' 'sext_ln64_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_16 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln64_4 = zext i10 %sext_ln64_4" [cnn_lenet.cpp:64]   --->   Operation 933 'zext' 'zext_ln64_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_16 : Operation 934 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_29 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln64_4" [cnn_lenet.cpp:64]   --->   Operation 934 'getelementptr' 'Layer2_Neurons_CPU_addr_29' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_16 : Operation 935 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_29 = load i10 %Layer2_Neurons_CPU_addr_29" [cnn_lenet.cpp:64]   --->   Operation 935 'load' 'Layer2_Neurons_CPU_load_29' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 936 [1/1] (1.87ns)   --->   "%empty_35 = add i7 %empty_29, i7 13" [cnn_lenet.cpp:52]   --->   Operation 936 'add' 'empty_35' <Predicate = (!icmp_ln51)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 937 [1/1] (1.82ns)   --->   "%empty_36 = add i9 %p_cast66, i9 182" [cnn_lenet.cpp:52]   --->   Operation 937 'add' 'empty_36' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 938 [1/1] (0.00ns)   --->   "%bitcast_ln59_5 = bitcast i32 %Layer_Weights_addr_1_read_5" [cnn_lenet.cpp:59]   --->   Operation 938 'bitcast' 'bitcast_ln59_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_17 : Operation 939 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 939 'read' 'Layer_Weights_addr_1_read_6' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 940 [1/4] (10.5ns)   --->   "%somme_3 = fadd i32 %somme, i32 %mul1" [cnn_lenet.cpp:59]   --->   Operation 940 'fadd' 'somme_3' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 941 [1/2] (12.3ns)   --->   "%mul5 = fmul i32 %bitcast_ln59_4, i32 %Layer2_Neurons_CPU_load_4" [cnn_lenet.cpp:63]   --->   Operation 941 'fmul' 'mul5' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 942 [2/2] (12.3ns)   --->   "%mul6 = fmul i32 %bitcast_ln59_5, i32 %Layer2_Neurons_CPU_load_5" [cnn_lenet.cpp:64]   --->   Operation 942 'fmul' 'mul6' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 943 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_28 = load i10 %Layer2_Neurons_CPU_addr_28" [cnn_lenet.cpp:63]   --->   Operation 943 'load' 'Layer2_Neurons_CPU_load_28' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_17 : Operation 944 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_29 = load i10 %Layer2_Neurons_CPU_addr_29" [cnn_lenet.cpp:64]   --->   Operation 944 'load' 'Layer2_Neurons_CPU_load_29' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_17 : Operation 945 [1/1] (1.87ns)   --->   "%add_ln59_8 = add i7 %zext_ln59_3, i7 %empty_35" [cnn_lenet.cpp:59]   --->   Operation 945 'add' 'add_ln59_8' <Predicate = (!icmp_ln51)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln59_25 = zext i7 %add_ln59_8" [cnn_lenet.cpp:59]   --->   Operation 946 'zext' 'zext_ln59_25' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_17 : Operation 947 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_30 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_25" [cnn_lenet.cpp:59]   --->   Operation 947 'getelementptr' 'Layer2_Neurons_CPU_addr_30' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_17 : Operation 948 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_30 = load i10 %Layer2_Neurons_CPU_addr_30" [cnn_lenet.cpp:59]   --->   Operation 948 'load' 'Layer2_Neurons_CPU_load_30' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_17 : Operation 949 [1/1] (1.82ns)   --->   "%add_ln60_5 = add i9 %zext_ln59_2, i9 %empty_36" [cnn_lenet.cpp:60]   --->   Operation 949 'add' 'add_ln60_5' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i9 %add_ln60_5" [cnn_lenet.cpp:60]   --->   Operation 950 'zext' 'zext_ln60_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_17 : Operation 951 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_31 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_5" [cnn_lenet.cpp:60]   --->   Operation 951 'getelementptr' 'Layer2_Neurons_CPU_addr_31' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_17 : Operation 952 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_31 = load i10 %Layer2_Neurons_CPU_addr_31" [cnn_lenet.cpp:60]   --->   Operation 952 'load' 'Layer2_Neurons_CPU_load_31' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 953 [1/1] (1.82ns)   --->   "%empty_37 = add i9 %p_cast66, i9 351" [cnn_lenet.cpp:52]   --->   Operation 953 'add' 'empty_37' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 954 [1/1] (1.73ns)   --->   "%empty_38 = add i10 %p_cast18, i10 520" [cnn_lenet.cpp:52]   --->   Operation 954 'add' 'empty_38' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 955 [1/1] (0.00ns)   --->   "%bitcast_ln59_6 = bitcast i32 %Layer_Weights_addr_1_read_6" [cnn_lenet.cpp:59]   --->   Operation 955 'bitcast' 'bitcast_ln59_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 956 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 956 'read' 'Layer_Weights_addr_1_read_7' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 957 [4/4] (10.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul2" [cnn_lenet.cpp:60]   --->   Operation 957 'fadd' 'somme_4' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 958 [1/2] (12.3ns)   --->   "%mul6 = fmul i32 %bitcast_ln59_5, i32 %Layer2_Neurons_CPU_load_5" [cnn_lenet.cpp:64]   --->   Operation 958 'fmul' 'mul6' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 959 [2/2] (12.3ns)   --->   "%mul82_s = fmul i32 %bitcast_ln59_6, i32 %Layer2_Neurons_CPU_load_6" [cnn_lenet.cpp:59]   --->   Operation 959 'fmul' 'mul82_s' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 960 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_30 = load i10 %Layer2_Neurons_CPU_addr_30" [cnn_lenet.cpp:59]   --->   Operation 960 'load' 'Layer2_Neurons_CPU_load_30' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_18 : Operation 961 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_31 = load i10 %Layer2_Neurons_CPU_addr_31" [cnn_lenet.cpp:60]   --->   Operation 961 'load' 'Layer2_Neurons_CPU_load_31' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_18 : Operation 962 [1/1] (1.82ns)   --->   "%add_ln61_5 = add i9 %zext_ln59_2, i9 %empty_37" [cnn_lenet.cpp:61]   --->   Operation 962 'add' 'add_ln61_5' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln61_5 = zext i9 %add_ln61_5" [cnn_lenet.cpp:61]   --->   Operation 963 'zext' 'zext_ln61_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 964 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_32 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_5" [cnn_lenet.cpp:61]   --->   Operation 964 'getelementptr' 'Layer2_Neurons_CPU_addr_32' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 965 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_32 = load i10 %Layer2_Neurons_CPU_addr_32" [cnn_lenet.cpp:61]   --->   Operation 965 'load' 'Layer2_Neurons_CPU_load_32' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_18 : Operation 966 [1/1] (1.73ns)   --->   "%add_ln62_5 = add i10 %zext_ln59_1, i10 %empty_38" [cnn_lenet.cpp:62]   --->   Operation 966 'add' 'add_ln62_5' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 967 [1/1] (0.00ns)   --->   "%zext_ln62_5 = zext i10 %add_ln62_5" [cnn_lenet.cpp:62]   --->   Operation 967 'zext' 'zext_ln62_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 968 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_33 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_5" [cnn_lenet.cpp:62]   --->   Operation 968 'getelementptr' 'Layer2_Neurons_CPU_addr_33' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 969 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_33 = load i10 %Layer2_Neurons_CPU_addr_33" [cnn_lenet.cpp:62]   --->   Operation 969 'load' 'Layer2_Neurons_CPU_load_33' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 970 [1/1] (1.73ns)   --->   "%empty_39 = add i10 %p_cast18, i10 689" [cnn_lenet.cpp:52]   --->   Operation 970 'add' 'empty_39' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 971 [1/1] (1.82ns)   --->   "%empty_40 = add i9 %p_cast66, i9 346" [cnn_lenet.cpp:52]   --->   Operation 971 'add' 'empty_40' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 972 [1/1] (0.00ns)   --->   "%bitcast_ln59_7 = bitcast i32 %Layer_Weights_addr_1_read_7" [cnn_lenet.cpp:59]   --->   Operation 972 'bitcast' 'bitcast_ln59_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 973 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 973 'read' 'Layer_Weights_addr_1_read_8' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 974 [3/4] (10.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul2" [cnn_lenet.cpp:60]   --->   Operation 974 'fadd' 'somme_4' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 975 [1/2] (12.3ns)   --->   "%mul82_s = fmul i32 %bitcast_ln59_6, i32 %Layer2_Neurons_CPU_load_6" [cnn_lenet.cpp:59]   --->   Operation 975 'fmul' 'mul82_s' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 976 [2/2] (12.3ns)   --->   "%mul102_s = fmul i32 %bitcast_ln59_7, i32 %Layer2_Neurons_CPU_load_7" [cnn_lenet.cpp:60]   --->   Operation 976 'fmul' 'mul102_s' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 977 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_32 = load i10 %Layer2_Neurons_CPU_addr_32" [cnn_lenet.cpp:61]   --->   Operation 977 'load' 'Layer2_Neurons_CPU_load_32' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_19 : Operation 978 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_33 = load i10 %Layer2_Neurons_CPU_addr_33" [cnn_lenet.cpp:62]   --->   Operation 978 'load' 'Layer2_Neurons_CPU_load_33' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_19 : Operation 979 [1/1] (1.73ns)   --->   "%add_ln63_5 = add i10 %zext_ln59_1, i10 %empty_39" [cnn_lenet.cpp:63]   --->   Operation 979 'add' 'add_ln63_5' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 980 [1/1] (0.00ns)   --->   "%zext_ln63_5 = zext i10 %add_ln63_5" [cnn_lenet.cpp:63]   --->   Operation 980 'zext' 'zext_ln63_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 981 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_34 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_5" [cnn_lenet.cpp:63]   --->   Operation 981 'getelementptr' 'Layer2_Neurons_CPU_addr_34' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 982 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_34 = load i10 %Layer2_Neurons_CPU_addr_34" [cnn_lenet.cpp:63]   --->   Operation 982 'load' 'Layer2_Neurons_CPU_load_34' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_19 : Operation 983 [1/1] (1.82ns)   --->   "%add_ln64_5 = add i9 %zext_ln59_2, i9 %empty_40" [cnn_lenet.cpp:64]   --->   Operation 983 'add' 'add_ln64_5' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln64_5 = sext i9 %add_ln64_5" [cnn_lenet.cpp:64]   --->   Operation 984 'sext' 'sext_ln64_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln64_5 = zext i10 %sext_ln64_5" [cnn_lenet.cpp:64]   --->   Operation 985 'zext' 'zext_ln64_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 986 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_35 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln64_5" [cnn_lenet.cpp:64]   --->   Operation 986 'getelementptr' 'Layer2_Neurons_CPU_addr_35' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 987 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_35 = load i10 %Layer2_Neurons_CPU_addr_35" [cnn_lenet.cpp:64]   --->   Operation 987 'load' 'Layer2_Neurons_CPU_load_35' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 988 [1/1] (0.00ns)   --->   "%p_cast44 = zext i7 %empty_35" [cnn_lenet.cpp:52]   --->   Operation 988 'zext' 'p_cast44' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_20 : Operation 989 [1/1] (0.00ns)   --->   "%bitcast_ln59_8 = bitcast i32 %Layer_Weights_addr_1_read_8" [cnn_lenet.cpp:59]   --->   Operation 989 'bitcast' 'bitcast_ln59_8' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_20 : Operation 990 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 990 'read' 'Layer_Weights_addr_1_read_9' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 991 [2/4] (10.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul2" [cnn_lenet.cpp:60]   --->   Operation 991 'fadd' 'somme_4' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 992 [1/1] (0.00ns)   --->   "%zext_ln59_5 = zext i4 %or_ln59" [cnn_lenet.cpp:59]   --->   Operation 992 'zext' 'zext_ln59_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_20 : Operation 993 [1/2] (12.3ns)   --->   "%mul102_s = fmul i32 %bitcast_ln59_7, i32 %Layer2_Neurons_CPU_load_7" [cnn_lenet.cpp:60]   --->   Operation 993 'fmul' 'mul102_s' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 994 [2/2] (12.3ns)   --->   "%mul122_s = fmul i32 %bitcast_ln59_8, i32 %Layer2_Neurons_CPU_load_8" [cnn_lenet.cpp:61]   --->   Operation 994 'fmul' 'mul122_s' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 995 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_34 = load i10 %Layer2_Neurons_CPU_addr_34" [cnn_lenet.cpp:63]   --->   Operation 995 'load' 'Layer2_Neurons_CPU_load_34' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_20 : Operation 996 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_35 = load i10 %Layer2_Neurons_CPU_addr_35" [cnn_lenet.cpp:64]   --->   Operation 996 'load' 'Layer2_Neurons_CPU_load_35' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_20 : Operation 997 [1/1] (1.87ns)   --->   "%add_ln59_9 = add i8 %zext_ln59_5, i8 %p_cast44" [cnn_lenet.cpp:59]   --->   Operation 997 'add' 'add_ln59_9' <Predicate = (!icmp_ln51)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 998 [1/1] (0.00ns)   --->   "%zext_ln59_26 = zext i8 %add_ln59_9" [cnn_lenet.cpp:59]   --->   Operation 998 'zext' 'zext_ln59_26' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_20 : Operation 999 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_36 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_26" [cnn_lenet.cpp:59]   --->   Operation 999 'getelementptr' 'Layer2_Neurons_CPU_addr_36' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_20 : Operation 1000 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_36 = load i10 %Layer2_Neurons_CPU_addr_36" [cnn_lenet.cpp:59]   --->   Operation 1000 'load' 'Layer2_Neurons_CPU_load_36' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_20 : Operation 1001 [1/1] (1.82ns)   --->   "%add_ln60_6 = add i9 %zext_ln59_7, i9 %empty_36" [cnn_lenet.cpp:60]   --->   Operation 1001 'add' 'add_ln60_6' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1002 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i9 %add_ln60_6" [cnn_lenet.cpp:60]   --->   Operation 1002 'zext' 'zext_ln60_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_20 : Operation 1003 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_37 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_6" [cnn_lenet.cpp:60]   --->   Operation 1003 'getelementptr' 'Layer2_Neurons_CPU_addr_37' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_20 : Operation 1004 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_37 = load i10 %Layer2_Neurons_CPU_addr_37" [cnn_lenet.cpp:60]   --->   Operation 1004 'load' 'Layer2_Neurons_CPU_load_37' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_20 : Operation 1005 [1/1] (1.87ns)   --->   "%add_ln59_10 = add i7 %zext_ln59_13, i7 %empty_35" [cnn_lenet.cpp:59]   --->   Operation 1005 'add' 'add_ln59_10' <Predicate = (!icmp_ln51)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 1006 [1/1] (0.00ns)   --->   "%bitcast_ln59_9 = bitcast i32 %Layer_Weights_addr_1_read_9" [cnn_lenet.cpp:59]   --->   Operation 1006 'bitcast' 'bitcast_ln59_9' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_21 : Operation 1007 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1007 'read' 'Layer_Weights_addr_1_read_10' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 1008 [1/4] (10.5ns)   --->   "%somme_4 = fadd i32 %somme_3, i32 %mul2" [cnn_lenet.cpp:60]   --->   Operation 1008 'fadd' 'somme_4' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1009 [1/2] (12.3ns)   --->   "%mul122_s = fmul i32 %bitcast_ln59_8, i32 %Layer2_Neurons_CPU_load_8" [cnn_lenet.cpp:61]   --->   Operation 1009 'fmul' 'mul122_s' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1010 [2/2] (12.3ns)   --->   "%mul142_s = fmul i32 %bitcast_ln59_9, i32 %Layer2_Neurons_CPU_load_9" [cnn_lenet.cpp:62]   --->   Operation 1010 'fmul' 'mul142_s' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1011 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_36 = load i10 %Layer2_Neurons_CPU_addr_36" [cnn_lenet.cpp:59]   --->   Operation 1011 'load' 'Layer2_Neurons_CPU_load_36' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_21 : Operation 1012 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_37 = load i10 %Layer2_Neurons_CPU_addr_37" [cnn_lenet.cpp:60]   --->   Operation 1012 'load' 'Layer2_Neurons_CPU_load_37' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_21 : Operation 1013 [1/1] (1.82ns)   --->   "%add_ln61_6 = add i9 %zext_ln59_7, i9 %empty_37" [cnn_lenet.cpp:61]   --->   Operation 1013 'add' 'add_ln61_6' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1014 [1/1] (0.00ns)   --->   "%zext_ln61_6 = zext i9 %add_ln61_6" [cnn_lenet.cpp:61]   --->   Operation 1014 'zext' 'zext_ln61_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_21 : Operation 1015 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_38 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_6" [cnn_lenet.cpp:61]   --->   Operation 1015 'getelementptr' 'Layer2_Neurons_CPU_addr_38' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_21 : Operation 1016 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_38 = load i10 %Layer2_Neurons_CPU_addr_38" [cnn_lenet.cpp:61]   --->   Operation 1016 'load' 'Layer2_Neurons_CPU_load_38' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_21 : Operation 1017 [1/1] (1.73ns)   --->   "%add_ln62_6 = add i10 %zext_ln59_6, i10 %empty_38" [cnn_lenet.cpp:62]   --->   Operation 1017 'add' 'add_ln62_6' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1018 [1/1] (0.00ns)   --->   "%zext_ln62_6 = zext i10 %add_ln62_6" [cnn_lenet.cpp:62]   --->   Operation 1018 'zext' 'zext_ln62_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_21 : Operation 1019 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_39 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_6" [cnn_lenet.cpp:62]   --->   Operation 1019 'getelementptr' 'Layer2_Neurons_CPU_addr_39' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_21 : Operation 1020 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_39 = load i10 %Layer2_Neurons_CPU_addr_39" [cnn_lenet.cpp:62]   --->   Operation 1020 'load' 'Layer2_Neurons_CPU_load_39' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 22 <SV = 21> <Delay = 14.6>
ST_22 : Operation 1021 [1/1] (0.00ns)   --->   "%bitcast_ln59_10 = bitcast i32 %Layer_Weights_addr_1_read_10" [cnn_lenet.cpp:59]   --->   Operation 1021 'bitcast' 'bitcast_ln59_10' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 1022 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1022 'read' 'Layer_Weights_addr_1_read_11' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 1023 [4/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul3" [cnn_lenet.cpp:61]   --->   Operation 1023 'fadd' 'somme_5' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1024 [1/2] (12.3ns)   --->   "%mul142_s = fmul i32 %bitcast_ln59_9, i32 %Layer2_Neurons_CPU_load_9" [cnn_lenet.cpp:62]   --->   Operation 1024 'fmul' 'mul142_s' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1025 [2/2] (12.3ns)   --->   "%mul162_s = fmul i32 %bitcast_ln59_10, i32 %Layer2_Neurons_CPU_load_10" [cnn_lenet.cpp:63]   --->   Operation 1025 'fmul' 'mul162_s' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1026 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_38 = load i10 %Layer2_Neurons_CPU_addr_38" [cnn_lenet.cpp:61]   --->   Operation 1026 'load' 'Layer2_Neurons_CPU_load_38' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_22 : Operation 1027 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_39 = load i10 %Layer2_Neurons_CPU_addr_39" [cnn_lenet.cpp:62]   --->   Operation 1027 'load' 'Layer2_Neurons_CPU_load_39' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_22 : Operation 1028 [1/1] (1.73ns)   --->   "%add_ln63_6 = add i10 %zext_ln59_6, i10 %empty_39" [cnn_lenet.cpp:63]   --->   Operation 1028 'add' 'add_ln63_6' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1029 [1/1] (0.00ns)   --->   "%zext_ln63_6 = zext i10 %add_ln63_6" [cnn_lenet.cpp:63]   --->   Operation 1029 'zext' 'zext_ln63_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 1030 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_40 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_6" [cnn_lenet.cpp:63]   --->   Operation 1030 'getelementptr' 'Layer2_Neurons_CPU_addr_40' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 1031 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_40 = load i10 %Layer2_Neurons_CPU_addr_40" [cnn_lenet.cpp:63]   --->   Operation 1031 'load' 'Layer2_Neurons_CPU_load_40' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_22 : Operation 1032 [1/1] (1.82ns)   --->   "%add_ln64_6 = add i9 %zext_ln59_7, i9 %empty_40" [cnn_lenet.cpp:64]   --->   Operation 1032 'add' 'add_ln64_6' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1033 [1/1] (0.00ns)   --->   "%sext_ln64_6 = sext i9 %add_ln64_6" [cnn_lenet.cpp:64]   --->   Operation 1033 'sext' 'sext_ln64_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 1034 [1/1] (0.00ns)   --->   "%zext_ln64_6 = zext i10 %sext_ln64_6" [cnn_lenet.cpp:64]   --->   Operation 1034 'zext' 'zext_ln64_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 1035 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_41 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln64_6" [cnn_lenet.cpp:64]   --->   Operation 1035 'getelementptr' 'Layer2_Neurons_CPU_addr_41' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 1036 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_41 = load i10 %Layer2_Neurons_CPU_addr_41" [cnn_lenet.cpp:64]   --->   Operation 1036 'load' 'Layer2_Neurons_CPU_load_41' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 23 <SV = 22> <Delay = 14.6>
ST_23 : Operation 1037 [1/1] (0.00ns)   --->   "%bitcast_ln59_11 = bitcast i32 %Layer_Weights_addr_1_read_11" [cnn_lenet.cpp:59]   --->   Operation 1037 'bitcast' 'bitcast_ln59_11' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_23 : Operation 1038 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1038 'read' 'Layer_Weights_addr_1_read_12' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 1039 [3/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul3" [cnn_lenet.cpp:61]   --->   Operation 1039 'fadd' 'somme_5' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1040 [1/2] (12.3ns)   --->   "%mul162_s = fmul i32 %bitcast_ln59_10, i32 %Layer2_Neurons_CPU_load_10" [cnn_lenet.cpp:63]   --->   Operation 1040 'fmul' 'mul162_s' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1041 [2/2] (12.3ns)   --->   "%mul182_s = fmul i32 %bitcast_ln59_11, i32 %Layer2_Neurons_CPU_load_11" [cnn_lenet.cpp:64]   --->   Operation 1041 'fmul' 'mul182_s' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1042 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_40 = load i10 %Layer2_Neurons_CPU_addr_40" [cnn_lenet.cpp:63]   --->   Operation 1042 'load' 'Layer2_Neurons_CPU_load_40' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_23 : Operation 1043 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_41 = load i10 %Layer2_Neurons_CPU_addr_41" [cnn_lenet.cpp:64]   --->   Operation 1043 'load' 'Layer2_Neurons_CPU_load_41' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_23 : Operation 1044 [1/1] (0.00ns)   --->   "%zext_ln59_27 = zext i7 %add_ln59_10" [cnn_lenet.cpp:59]   --->   Operation 1044 'zext' 'zext_ln59_27' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_23 : Operation 1045 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_42 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_27" [cnn_lenet.cpp:59]   --->   Operation 1045 'getelementptr' 'Layer2_Neurons_CPU_addr_42' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_23 : Operation 1046 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_42 = load i10 %Layer2_Neurons_CPU_addr_42" [cnn_lenet.cpp:59]   --->   Operation 1046 'load' 'Layer2_Neurons_CPU_load_42' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_23 : Operation 1047 [1/1] (1.82ns)   --->   "%add_ln60_7 = add i9 %zext_ln59_12, i9 %empty_36" [cnn_lenet.cpp:60]   --->   Operation 1047 'add' 'add_ln60_7' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1048 [1/1] (0.00ns)   --->   "%zext_ln60_7 = zext i9 %add_ln60_7" [cnn_lenet.cpp:60]   --->   Operation 1048 'zext' 'zext_ln60_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_23 : Operation 1049 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_43 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_7" [cnn_lenet.cpp:60]   --->   Operation 1049 'getelementptr' 'Layer2_Neurons_CPU_addr_43' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_23 : Operation 1050 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_43 = load i10 %Layer2_Neurons_CPU_addr_43" [cnn_lenet.cpp:60]   --->   Operation 1050 'load' 'Layer2_Neurons_CPU_load_43' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 24 <SV = 23> <Delay = 14.6>
ST_24 : Operation 1051 [1/1] (0.00ns)   --->   "%bitcast_ln59_12 = bitcast i32 %Layer_Weights_addr_1_read_12" [cnn_lenet.cpp:59]   --->   Operation 1051 'bitcast' 'bitcast_ln59_12' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_24 : Operation 1052 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1052 'read' 'Layer_Weights_addr_1_read_13' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 1053 [2/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul3" [cnn_lenet.cpp:61]   --->   Operation 1053 'fadd' 'somme_5' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1054 [1/2] (12.3ns)   --->   "%mul182_s = fmul i32 %bitcast_ln59_11, i32 %Layer2_Neurons_CPU_load_11" [cnn_lenet.cpp:64]   --->   Operation 1054 'fmul' 'mul182_s' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1055 [2/2] (12.3ns)   --->   "%mul82_5 = fmul i32 %bitcast_ln59_12, i32 %Layer2_Neurons_CPU_load_12" [cnn_lenet.cpp:59]   --->   Operation 1055 'fmul' 'mul82_5' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1056 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_42 = load i10 %Layer2_Neurons_CPU_addr_42" [cnn_lenet.cpp:59]   --->   Operation 1056 'load' 'Layer2_Neurons_CPU_load_42' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_24 : Operation 1057 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_43 = load i10 %Layer2_Neurons_CPU_addr_43" [cnn_lenet.cpp:60]   --->   Operation 1057 'load' 'Layer2_Neurons_CPU_load_43' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_24 : Operation 1058 [1/1] (1.82ns)   --->   "%add_ln61_7 = add i9 %zext_ln59_12, i9 %empty_37" [cnn_lenet.cpp:61]   --->   Operation 1058 'add' 'add_ln61_7' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1059 [1/1] (0.00ns)   --->   "%zext_ln61_7 = zext i9 %add_ln61_7" [cnn_lenet.cpp:61]   --->   Operation 1059 'zext' 'zext_ln61_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_24 : Operation 1060 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_44 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_7" [cnn_lenet.cpp:61]   --->   Operation 1060 'getelementptr' 'Layer2_Neurons_CPU_addr_44' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_24 : Operation 1061 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_44 = load i10 %Layer2_Neurons_CPU_addr_44" [cnn_lenet.cpp:61]   --->   Operation 1061 'load' 'Layer2_Neurons_CPU_load_44' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_24 : Operation 1062 [1/1] (1.73ns)   --->   "%add_ln62_7 = add i10 %zext_ln59_11, i10 %empty_38" [cnn_lenet.cpp:62]   --->   Operation 1062 'add' 'add_ln62_7' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1063 [1/1] (0.00ns)   --->   "%zext_ln62_7 = zext i10 %add_ln62_7" [cnn_lenet.cpp:62]   --->   Operation 1063 'zext' 'zext_ln62_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_24 : Operation 1064 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_45 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_7" [cnn_lenet.cpp:62]   --->   Operation 1064 'getelementptr' 'Layer2_Neurons_CPU_addr_45' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_24 : Operation 1065 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_45 = load i10 %Layer2_Neurons_CPU_addr_45" [cnn_lenet.cpp:62]   --->   Operation 1065 'load' 'Layer2_Neurons_CPU_load_45' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 25 <SV = 24> <Delay = 14.6>
ST_25 : Operation 1066 [1/1] (0.00ns)   --->   "%bitcast_ln59_13 = bitcast i32 %Layer_Weights_addr_1_read_13" [cnn_lenet.cpp:59]   --->   Operation 1066 'bitcast' 'bitcast_ln59_13' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_25 : Operation 1067 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1067 'read' 'Layer_Weights_addr_1_read_14' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 1068 [1/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul3" [cnn_lenet.cpp:61]   --->   Operation 1068 'fadd' 'somme_5' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1069 [1/2] (12.3ns)   --->   "%mul82_5 = fmul i32 %bitcast_ln59_12, i32 %Layer2_Neurons_CPU_load_12" [cnn_lenet.cpp:59]   --->   Operation 1069 'fmul' 'mul82_5' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1070 [2/2] (12.3ns)   --->   "%mul102_5 = fmul i32 %bitcast_ln59_13, i32 %Layer2_Neurons_CPU_load_13" [cnn_lenet.cpp:60]   --->   Operation 1070 'fmul' 'mul102_5' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1071 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_44 = load i10 %Layer2_Neurons_CPU_addr_44" [cnn_lenet.cpp:61]   --->   Operation 1071 'load' 'Layer2_Neurons_CPU_load_44' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_25 : Operation 1072 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_45 = load i10 %Layer2_Neurons_CPU_addr_45" [cnn_lenet.cpp:62]   --->   Operation 1072 'load' 'Layer2_Neurons_CPU_load_45' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_25 : Operation 1073 [1/1] (1.73ns)   --->   "%add_ln63_7 = add i10 %zext_ln59_11, i10 %empty_39" [cnn_lenet.cpp:63]   --->   Operation 1073 'add' 'add_ln63_7' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1074 [1/1] (0.00ns)   --->   "%zext_ln63_7 = zext i10 %add_ln63_7" [cnn_lenet.cpp:63]   --->   Operation 1074 'zext' 'zext_ln63_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_25 : Operation 1075 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_46 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_7" [cnn_lenet.cpp:63]   --->   Operation 1075 'getelementptr' 'Layer2_Neurons_CPU_addr_46' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_25 : Operation 1076 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_46 = load i10 %Layer2_Neurons_CPU_addr_46" [cnn_lenet.cpp:63]   --->   Operation 1076 'load' 'Layer2_Neurons_CPU_load_46' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_25 : Operation 1077 [1/1] (1.82ns)   --->   "%add_ln64_7 = add i9 %zext_ln59_12, i9 %empty_40" [cnn_lenet.cpp:64]   --->   Operation 1077 'add' 'add_ln64_7' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln64_7 = sext i9 %add_ln64_7" [cnn_lenet.cpp:64]   --->   Operation 1078 'sext' 'sext_ln64_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_25 : Operation 1079 [1/1] (0.00ns)   --->   "%zext_ln64_7 = zext i10 %sext_ln64_7" [cnn_lenet.cpp:64]   --->   Operation 1079 'zext' 'zext_ln64_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_25 : Operation 1080 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_47 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln64_7" [cnn_lenet.cpp:64]   --->   Operation 1080 'getelementptr' 'Layer2_Neurons_CPU_addr_47' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_25 : Operation 1081 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_47 = load i10 %Layer2_Neurons_CPU_addr_47" [cnn_lenet.cpp:64]   --->   Operation 1081 'load' 'Layer2_Neurons_CPU_load_47' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 26 <SV = 25> <Delay = 14.6>
ST_26 : Operation 1082 [1/1] (0.00ns)   --->   "%bitcast_ln59_14 = bitcast i32 %Layer_Weights_addr_1_read_14" [cnn_lenet.cpp:59]   --->   Operation 1082 'bitcast' 'bitcast_ln59_14' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_26 : Operation 1083 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1083 'read' 'Layer_Weights_addr_1_read_15' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 1084 [4/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul4" [cnn_lenet.cpp:62]   --->   Operation 1084 'fadd' 'somme_6' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1085 [1/2] (12.3ns)   --->   "%mul102_5 = fmul i32 %bitcast_ln59_13, i32 %Layer2_Neurons_CPU_load_13" [cnn_lenet.cpp:60]   --->   Operation 1085 'fmul' 'mul102_5' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1086 [2/2] (12.3ns)   --->   "%mul122_5 = fmul i32 %bitcast_ln59_14, i32 %Layer2_Neurons_CPU_load_14" [cnn_lenet.cpp:61]   --->   Operation 1086 'fmul' 'mul122_5' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln59_15 = zext i4 %add_ln59_4" [cnn_lenet.cpp:59]   --->   Operation 1087 'zext' 'zext_ln59_15' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_26 : Operation 1088 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_46 = load i10 %Layer2_Neurons_CPU_addr_46" [cnn_lenet.cpp:63]   --->   Operation 1088 'load' 'Layer2_Neurons_CPU_load_46' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_26 : Operation 1089 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_47 = load i10 %Layer2_Neurons_CPU_addr_47" [cnn_lenet.cpp:64]   --->   Operation 1089 'load' 'Layer2_Neurons_CPU_load_47' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_26 : Operation 1090 [1/1] (1.87ns)   --->   "%add_ln59_11 = add i8 %zext_ln59_15, i8 %p_cast44" [cnn_lenet.cpp:59]   --->   Operation 1090 'add' 'add_ln59_11' <Predicate = (!icmp_ln51)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1091 [1/1] (0.00ns)   --->   "%zext_ln59_28 = zext i8 %add_ln59_11" [cnn_lenet.cpp:59]   --->   Operation 1091 'zext' 'zext_ln59_28' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_26 : Operation 1092 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_48 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_28" [cnn_lenet.cpp:59]   --->   Operation 1092 'getelementptr' 'Layer2_Neurons_CPU_addr_48' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_26 : Operation 1093 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_48 = load i10 %Layer2_Neurons_CPU_addr_48" [cnn_lenet.cpp:59]   --->   Operation 1093 'load' 'Layer2_Neurons_CPU_load_48' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_26 : Operation 1094 [1/1] (1.82ns)   --->   "%add_ln60_8 = add i9 %zext_ln59_17, i9 %empty_36" [cnn_lenet.cpp:60]   --->   Operation 1094 'add' 'add_ln60_8' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln60_8 = zext i9 %add_ln60_8" [cnn_lenet.cpp:60]   --->   Operation 1095 'zext' 'zext_ln60_8' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_26 : Operation 1096 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_49 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_8" [cnn_lenet.cpp:60]   --->   Operation 1096 'getelementptr' 'Layer2_Neurons_CPU_addr_49' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_26 : Operation 1097 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_49 = load i10 %Layer2_Neurons_CPU_addr_49" [cnn_lenet.cpp:60]   --->   Operation 1097 'load' 'Layer2_Neurons_CPU_load_49' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 27 <SV = 26> <Delay = 14.6>
ST_27 : Operation 1098 [1/1] (0.00ns)   --->   "%bitcast_ln59_15 = bitcast i32 %Layer_Weights_addr_1_read_15" [cnn_lenet.cpp:59]   --->   Operation 1098 'bitcast' 'bitcast_ln59_15' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_27 : Operation 1099 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1099 'read' 'Layer_Weights_addr_1_read_16' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 1100 [3/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul4" [cnn_lenet.cpp:62]   --->   Operation 1100 'fadd' 'somme_6' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1101 [1/2] (12.3ns)   --->   "%mul122_5 = fmul i32 %bitcast_ln59_14, i32 %Layer2_Neurons_CPU_load_14" [cnn_lenet.cpp:61]   --->   Operation 1101 'fmul' 'mul122_5' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1102 [2/2] (12.3ns)   --->   "%mul142_5 = fmul i32 %bitcast_ln59_15, i32 %Layer2_Neurons_CPU_load_15" [cnn_lenet.cpp:62]   --->   Operation 1102 'fmul' 'mul142_5' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1103 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_48 = load i10 %Layer2_Neurons_CPU_addr_48" [cnn_lenet.cpp:59]   --->   Operation 1103 'load' 'Layer2_Neurons_CPU_load_48' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_27 : Operation 1104 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_49 = load i10 %Layer2_Neurons_CPU_addr_49" [cnn_lenet.cpp:60]   --->   Operation 1104 'load' 'Layer2_Neurons_CPU_load_49' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_27 : Operation 1105 [1/1] (1.82ns)   --->   "%add_ln61_8 = add i9 %zext_ln59_17, i9 %empty_37" [cnn_lenet.cpp:61]   --->   Operation 1105 'add' 'add_ln61_8' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln61_8 = zext i9 %add_ln61_8" [cnn_lenet.cpp:61]   --->   Operation 1106 'zext' 'zext_ln61_8' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_27 : Operation 1107 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_50 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_8" [cnn_lenet.cpp:61]   --->   Operation 1107 'getelementptr' 'Layer2_Neurons_CPU_addr_50' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_27 : Operation 1108 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_50 = load i10 %Layer2_Neurons_CPU_addr_50" [cnn_lenet.cpp:61]   --->   Operation 1108 'load' 'Layer2_Neurons_CPU_load_50' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_27 : Operation 1109 [1/1] (1.73ns)   --->   "%add_ln62_8 = add i10 %zext_ln59_16, i10 %empty_38" [cnn_lenet.cpp:62]   --->   Operation 1109 'add' 'add_ln62_8' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1110 [1/1] (0.00ns)   --->   "%zext_ln62_8 = zext i10 %add_ln62_8" [cnn_lenet.cpp:62]   --->   Operation 1110 'zext' 'zext_ln62_8' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_27 : Operation 1111 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_51 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_8" [cnn_lenet.cpp:62]   --->   Operation 1111 'getelementptr' 'Layer2_Neurons_CPU_addr_51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_27 : Operation 1112 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_51 = load i10 %Layer2_Neurons_CPU_addr_51" [cnn_lenet.cpp:62]   --->   Operation 1112 'load' 'Layer2_Neurons_CPU_load_51' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 28 <SV = 27> <Delay = 14.6>
ST_28 : Operation 1113 [1/1] (0.00ns)   --->   "%bitcast_ln59_16 = bitcast i32 %Layer_Weights_addr_1_read_16" [cnn_lenet.cpp:59]   --->   Operation 1113 'bitcast' 'bitcast_ln59_16' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_28 : Operation 1114 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_17 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1114 'read' 'Layer_Weights_addr_1_read_17' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 1115 [2/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul4" [cnn_lenet.cpp:62]   --->   Operation 1115 'fadd' 'somme_6' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1116 [1/2] (12.3ns)   --->   "%mul142_5 = fmul i32 %bitcast_ln59_15, i32 %Layer2_Neurons_CPU_load_15" [cnn_lenet.cpp:62]   --->   Operation 1116 'fmul' 'mul142_5' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1117 [2/2] (12.3ns)   --->   "%mul162_5 = fmul i32 %bitcast_ln59_16, i32 %Layer2_Neurons_CPU_load_16" [cnn_lenet.cpp:63]   --->   Operation 1117 'fmul' 'mul162_5' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1118 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_50 = load i10 %Layer2_Neurons_CPU_addr_50" [cnn_lenet.cpp:61]   --->   Operation 1118 'load' 'Layer2_Neurons_CPU_load_50' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_28 : Operation 1119 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_51 = load i10 %Layer2_Neurons_CPU_addr_51" [cnn_lenet.cpp:62]   --->   Operation 1119 'load' 'Layer2_Neurons_CPU_load_51' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_28 : Operation 1120 [1/1] (1.73ns)   --->   "%add_ln63_8 = add i10 %zext_ln59_16, i10 %empty_39" [cnn_lenet.cpp:63]   --->   Operation 1120 'add' 'add_ln63_8' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1121 [1/1] (0.00ns)   --->   "%zext_ln63_8 = zext i10 %add_ln63_8" [cnn_lenet.cpp:63]   --->   Operation 1121 'zext' 'zext_ln63_8' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_28 : Operation 1122 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_52 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_8" [cnn_lenet.cpp:63]   --->   Operation 1122 'getelementptr' 'Layer2_Neurons_CPU_addr_52' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_28 : Operation 1123 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_52 = load i10 %Layer2_Neurons_CPU_addr_52" [cnn_lenet.cpp:63]   --->   Operation 1123 'load' 'Layer2_Neurons_CPU_load_52' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_28 : Operation 1124 [1/1] (1.82ns)   --->   "%add_ln64_8 = add i9 %zext_ln59_17, i9 %empty_40" [cnn_lenet.cpp:64]   --->   Operation 1124 'add' 'add_ln64_8' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1125 [1/1] (0.00ns)   --->   "%sext_ln64_8 = sext i9 %add_ln64_8" [cnn_lenet.cpp:64]   --->   Operation 1125 'sext' 'sext_ln64_8' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_28 : Operation 1126 [1/1] (0.00ns)   --->   "%zext_ln64_8 = zext i10 %sext_ln64_8" [cnn_lenet.cpp:64]   --->   Operation 1126 'zext' 'zext_ln64_8' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_28 : Operation 1127 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_53 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln64_8" [cnn_lenet.cpp:64]   --->   Operation 1127 'getelementptr' 'Layer2_Neurons_CPU_addr_53' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_28 : Operation 1128 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_53 = load i10 %Layer2_Neurons_CPU_addr_53" [cnn_lenet.cpp:64]   --->   Operation 1128 'load' 'Layer2_Neurons_CPU_load_53' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 29 <SV = 28> <Delay = 14.6>
ST_29 : Operation 1129 [1/1] (0.00ns)   --->   "%bitcast_ln59_17 = bitcast i32 %Layer_Weights_addr_1_read_17" [cnn_lenet.cpp:59]   --->   Operation 1129 'bitcast' 'bitcast_ln59_17' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_29 : Operation 1130 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_18 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1130 'read' 'Layer_Weights_addr_1_read_18' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 1131 [1/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul4" [cnn_lenet.cpp:62]   --->   Operation 1131 'fadd' 'somme_6' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1132 [1/2] (12.3ns)   --->   "%mul162_5 = fmul i32 %bitcast_ln59_16, i32 %Layer2_Neurons_CPU_load_16" [cnn_lenet.cpp:63]   --->   Operation 1132 'fmul' 'mul162_5' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1133 [2/2] (12.3ns)   --->   "%mul182_5 = fmul i32 %bitcast_ln59_17, i32 %Layer2_Neurons_CPU_load_17" [cnn_lenet.cpp:64]   --->   Operation 1133 'fmul' 'mul182_5' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1134 [1/1] (0.00ns)   --->   "%zext_ln59_20 = zext i4 %add_ln59_6" [cnn_lenet.cpp:59]   --->   Operation 1134 'zext' 'zext_ln59_20' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_29 : Operation 1135 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_52 = load i10 %Layer2_Neurons_CPU_addr_52" [cnn_lenet.cpp:63]   --->   Operation 1135 'load' 'Layer2_Neurons_CPU_load_52' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_29 : Operation 1136 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_53 = load i10 %Layer2_Neurons_CPU_addr_53" [cnn_lenet.cpp:64]   --->   Operation 1136 'load' 'Layer2_Neurons_CPU_load_53' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_29 : Operation 1137 [1/1] (1.87ns)   --->   "%add_ln59_12 = add i8 %zext_ln59_20, i8 %p_cast44" [cnn_lenet.cpp:59]   --->   Operation 1137 'add' 'add_ln59_12' <Predicate = (!icmp_ln51)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1138 [1/1] (0.00ns)   --->   "%zext_ln59_29 = zext i8 %add_ln59_12" [cnn_lenet.cpp:59]   --->   Operation 1138 'zext' 'zext_ln59_29' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_29 : Operation 1139 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_54 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_29" [cnn_lenet.cpp:59]   --->   Operation 1139 'getelementptr' 'Layer2_Neurons_CPU_addr_54' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_29 : Operation 1140 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_54 = load i10 %Layer2_Neurons_CPU_addr_54" [cnn_lenet.cpp:59]   --->   Operation 1140 'load' 'Layer2_Neurons_CPU_load_54' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_29 : Operation 1141 [1/1] (1.82ns)   --->   "%add_ln60_9 = add i9 %zext_ln59_22, i9 %empty_36" [cnn_lenet.cpp:60]   --->   Operation 1141 'add' 'add_ln60_9' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1142 [1/1] (0.00ns)   --->   "%zext_ln60_9 = zext i9 %add_ln60_9" [cnn_lenet.cpp:60]   --->   Operation 1142 'zext' 'zext_ln60_9' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_29 : Operation 1143 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_55 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_9" [cnn_lenet.cpp:60]   --->   Operation 1143 'getelementptr' 'Layer2_Neurons_CPU_addr_55' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_29 : Operation 1144 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_55 = load i10 %Layer2_Neurons_CPU_addr_55" [cnn_lenet.cpp:60]   --->   Operation 1144 'load' 'Layer2_Neurons_CPU_load_55' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 30 <SV = 29> <Delay = 14.6>
ST_30 : Operation 1145 [1/1] (0.00ns)   --->   "%bitcast_ln59_18 = bitcast i32 %Layer_Weights_addr_1_read_18" [cnn_lenet.cpp:59]   --->   Operation 1145 'bitcast' 'bitcast_ln59_18' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_30 : Operation 1146 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_19 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1146 'read' 'Layer_Weights_addr_1_read_19' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 1147 [4/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul5" [cnn_lenet.cpp:63]   --->   Operation 1147 'fadd' 'somme_7' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1148 [1/2] (12.3ns)   --->   "%mul182_5 = fmul i32 %bitcast_ln59_17, i32 %Layer2_Neurons_CPU_load_17" [cnn_lenet.cpp:64]   --->   Operation 1148 'fmul' 'mul182_5' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1149 [2/2] (12.3ns)   --->   "%mul82_6 = fmul i32 %bitcast_ln59_18, i32 %Layer2_Neurons_CPU_load_18" [cnn_lenet.cpp:59]   --->   Operation 1149 'fmul' 'mul82_6' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1150 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_54 = load i10 %Layer2_Neurons_CPU_addr_54" [cnn_lenet.cpp:59]   --->   Operation 1150 'load' 'Layer2_Neurons_CPU_load_54' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_30 : Operation 1151 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_55 = load i10 %Layer2_Neurons_CPU_addr_55" [cnn_lenet.cpp:60]   --->   Operation 1151 'load' 'Layer2_Neurons_CPU_load_55' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_30 : Operation 1152 [1/1] (1.82ns)   --->   "%add_ln61_9 = add i9 %zext_ln59_22, i9 %empty_37" [cnn_lenet.cpp:61]   --->   Operation 1152 'add' 'add_ln61_9' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1153 [1/1] (0.00ns)   --->   "%zext_ln61_9 = zext i9 %add_ln61_9" [cnn_lenet.cpp:61]   --->   Operation 1153 'zext' 'zext_ln61_9' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_30 : Operation 1154 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_56 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_9" [cnn_lenet.cpp:61]   --->   Operation 1154 'getelementptr' 'Layer2_Neurons_CPU_addr_56' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_30 : Operation 1155 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_56 = load i10 %Layer2_Neurons_CPU_addr_56" [cnn_lenet.cpp:61]   --->   Operation 1155 'load' 'Layer2_Neurons_CPU_load_56' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_30 : Operation 1156 [1/1] (1.73ns)   --->   "%add_ln62_9 = add i10 %zext_ln59_21, i10 %empty_38" [cnn_lenet.cpp:62]   --->   Operation 1156 'add' 'add_ln62_9' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1157 [1/1] (0.00ns)   --->   "%zext_ln62_9 = zext i10 %add_ln62_9" [cnn_lenet.cpp:62]   --->   Operation 1157 'zext' 'zext_ln62_9' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_30 : Operation 1158 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_57 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_9" [cnn_lenet.cpp:62]   --->   Operation 1158 'getelementptr' 'Layer2_Neurons_CPU_addr_57' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_30 : Operation 1159 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_57 = load i10 %Layer2_Neurons_CPU_addr_57" [cnn_lenet.cpp:62]   --->   Operation 1159 'load' 'Layer2_Neurons_CPU_load_57' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 31 <SV = 30> <Delay = 14.6>
ST_31 : Operation 1160 [1/1] (0.00ns)   --->   "%bitcast_ln59_19 = bitcast i32 %Layer_Weights_addr_1_read_19" [cnn_lenet.cpp:59]   --->   Operation 1160 'bitcast' 'bitcast_ln59_19' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_31 : Operation 1161 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_20 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1161 'read' 'Layer_Weights_addr_1_read_20' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1162 [3/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul5" [cnn_lenet.cpp:63]   --->   Operation 1162 'fadd' 'somme_7' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1163 [1/2] (12.3ns)   --->   "%mul82_6 = fmul i32 %bitcast_ln59_18, i32 %Layer2_Neurons_CPU_load_18" [cnn_lenet.cpp:59]   --->   Operation 1163 'fmul' 'mul82_6' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1164 [2/2] (12.3ns)   --->   "%mul102_6 = fmul i32 %bitcast_ln59_19, i32 %Layer2_Neurons_CPU_load_19" [cnn_lenet.cpp:60]   --->   Operation 1164 'fmul' 'mul102_6' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1165 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_56 = load i10 %Layer2_Neurons_CPU_addr_56" [cnn_lenet.cpp:61]   --->   Operation 1165 'load' 'Layer2_Neurons_CPU_load_56' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_31 : Operation 1166 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_57 = load i10 %Layer2_Neurons_CPU_addr_57" [cnn_lenet.cpp:62]   --->   Operation 1166 'load' 'Layer2_Neurons_CPU_load_57' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_31 : Operation 1167 [1/1] (1.73ns)   --->   "%add_ln63_9 = add i10 %zext_ln59_21, i10 %empty_39" [cnn_lenet.cpp:63]   --->   Operation 1167 'add' 'add_ln63_9' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1168 [1/1] (0.00ns)   --->   "%zext_ln63_9 = zext i10 %add_ln63_9" [cnn_lenet.cpp:63]   --->   Operation 1168 'zext' 'zext_ln63_9' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_31 : Operation 1169 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_58 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_9" [cnn_lenet.cpp:63]   --->   Operation 1169 'getelementptr' 'Layer2_Neurons_CPU_addr_58' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_31 : Operation 1170 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_58 = load i10 %Layer2_Neurons_CPU_addr_58" [cnn_lenet.cpp:63]   --->   Operation 1170 'load' 'Layer2_Neurons_CPU_load_58' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_31 : Operation 1171 [1/1] (1.82ns)   --->   "%add_ln64_9 = add i9 %zext_ln59_22, i9 %empty_40" [cnn_lenet.cpp:64]   --->   Operation 1171 'add' 'add_ln64_9' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1172 [1/1] (0.00ns)   --->   "%sext_ln64_9 = sext i9 %add_ln64_9" [cnn_lenet.cpp:64]   --->   Operation 1172 'sext' 'sext_ln64_9' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_31 : Operation 1173 [1/1] (0.00ns)   --->   "%zext_ln64_9 = zext i10 %sext_ln64_9" [cnn_lenet.cpp:64]   --->   Operation 1173 'zext' 'zext_ln64_9' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_31 : Operation 1174 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_59 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln64_9" [cnn_lenet.cpp:64]   --->   Operation 1174 'getelementptr' 'Layer2_Neurons_CPU_addr_59' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_31 : Operation 1175 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_59 = load i10 %Layer2_Neurons_CPU_addr_59" [cnn_lenet.cpp:64]   --->   Operation 1175 'load' 'Layer2_Neurons_CPU_load_59' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 32 <SV = 31> <Delay = 14.6>
ST_32 : Operation 1176 [1/1] (1.91ns)   --->   "%empty_41 = add i8 %empty_28, i8 26" [cnn_lenet.cpp:52]   --->   Operation 1176 'add' 'empty_41' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1177 [1/1] (1.82ns)   --->   "%empty_42 = add i9 %p_cast66, i9 195" [cnn_lenet.cpp:52]   --->   Operation 1177 'add' 'empty_42' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1178 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i4 %tmp_9" [cnn_lenet.cpp:59]   --->   Operation 1178 'zext' 'zext_ln59' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_32 : Operation 1179 [1/1] (0.00ns)   --->   "%bitcast_ln59_20 = bitcast i32 %Layer_Weights_addr_1_read_20" [cnn_lenet.cpp:59]   --->   Operation 1179 'bitcast' 'bitcast_ln59_20' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_32 : Operation 1180 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_21 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1180 'read' 'Layer_Weights_addr_1_read_21' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1181 [2/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul5" [cnn_lenet.cpp:63]   --->   Operation 1181 'fadd' 'somme_7' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1182 [1/2] (12.3ns)   --->   "%mul102_6 = fmul i32 %bitcast_ln59_19, i32 %Layer2_Neurons_CPU_load_19" [cnn_lenet.cpp:60]   --->   Operation 1182 'fmul' 'mul102_6' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1183 [2/2] (12.3ns)   --->   "%mul122_6 = fmul i32 %bitcast_ln59_20, i32 %Layer2_Neurons_CPU_load_20" [cnn_lenet.cpp:61]   --->   Operation 1183 'fmul' 'mul122_6' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1184 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_58 = load i10 %Layer2_Neurons_CPU_addr_58" [cnn_lenet.cpp:63]   --->   Operation 1184 'load' 'Layer2_Neurons_CPU_load_58' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_32 : Operation 1185 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_59 = load i10 %Layer2_Neurons_CPU_addr_59" [cnn_lenet.cpp:64]   --->   Operation 1185 'load' 'Layer2_Neurons_CPU_load_59' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_32 : Operation 1186 [1/1] (1.91ns)   --->   "%add_ln59_13 = add i8 %zext_ln59, i8 %empty_41" [cnn_lenet.cpp:59]   --->   Operation 1186 'add' 'add_ln59_13' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1187 [1/1] (0.00ns)   --->   "%zext_ln59_30 = zext i8 %add_ln59_13" [cnn_lenet.cpp:59]   --->   Operation 1187 'zext' 'zext_ln59_30' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_32 : Operation 1188 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_60 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_30" [cnn_lenet.cpp:59]   --->   Operation 1188 'getelementptr' 'Layer2_Neurons_CPU_addr_60' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_32 : Operation 1189 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_60 = load i10 %Layer2_Neurons_CPU_addr_60" [cnn_lenet.cpp:59]   --->   Operation 1189 'load' 'Layer2_Neurons_CPU_load_60' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_32 : Operation 1190 [1/1] (1.82ns)   --->   "%add_ln60_10 = add i9 %zext_ln59_2, i9 %empty_42" [cnn_lenet.cpp:60]   --->   Operation 1190 'add' 'add_ln60_10' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1191 [1/1] (0.00ns)   --->   "%zext_ln60_10 = zext i9 %add_ln60_10" [cnn_lenet.cpp:60]   --->   Operation 1191 'zext' 'zext_ln60_10' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_32 : Operation 1192 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_61 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_10" [cnn_lenet.cpp:60]   --->   Operation 1192 'getelementptr' 'Layer2_Neurons_CPU_addr_61' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_32 : Operation 1193 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_61 = load i10 %Layer2_Neurons_CPU_addr_61" [cnn_lenet.cpp:60]   --->   Operation 1193 'load' 'Layer2_Neurons_CPU_load_61' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 33 <SV = 32> <Delay = 14.6>
ST_33 : Operation 1194 [1/1] (1.82ns)   --->   "%empty_43 = add i9 %p_cast66, i9 364" [cnn_lenet.cpp:52]   --->   Operation 1194 'add' 'empty_43' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1195 [1/1] (1.73ns)   --->   "%empty_44 = add i10 %p_cast18, i10 533" [cnn_lenet.cpp:52]   --->   Operation 1195 'add' 'empty_44' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1196 [1/1] (0.00ns)   --->   "%bitcast_ln59_21 = bitcast i32 %Layer_Weights_addr_1_read_21" [cnn_lenet.cpp:59]   --->   Operation 1196 'bitcast' 'bitcast_ln59_21' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_33 : Operation 1197 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_22 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1197 'read' 'Layer_Weights_addr_1_read_22' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1198 [1/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul5" [cnn_lenet.cpp:63]   --->   Operation 1198 'fadd' 'somme_7' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1199 [1/2] (12.3ns)   --->   "%mul122_6 = fmul i32 %bitcast_ln59_20, i32 %Layer2_Neurons_CPU_load_20" [cnn_lenet.cpp:61]   --->   Operation 1199 'fmul' 'mul122_6' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1200 [2/2] (12.3ns)   --->   "%mul142_6 = fmul i32 %bitcast_ln59_21, i32 %Layer2_Neurons_CPU_load_21" [cnn_lenet.cpp:62]   --->   Operation 1200 'fmul' 'mul142_6' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1201 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_60 = load i10 %Layer2_Neurons_CPU_addr_60" [cnn_lenet.cpp:59]   --->   Operation 1201 'load' 'Layer2_Neurons_CPU_load_60' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_33 : Operation 1202 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_61 = load i10 %Layer2_Neurons_CPU_addr_61" [cnn_lenet.cpp:60]   --->   Operation 1202 'load' 'Layer2_Neurons_CPU_load_61' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_33 : Operation 1203 [1/1] (1.82ns)   --->   "%add_ln61_10 = add i9 %zext_ln59_2, i9 %empty_43" [cnn_lenet.cpp:61]   --->   Operation 1203 'add' 'add_ln61_10' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1204 [1/1] (0.00ns)   --->   "%zext_ln61_10 = zext i9 %add_ln61_10" [cnn_lenet.cpp:61]   --->   Operation 1204 'zext' 'zext_ln61_10' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_33 : Operation 1205 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_62 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_10" [cnn_lenet.cpp:61]   --->   Operation 1205 'getelementptr' 'Layer2_Neurons_CPU_addr_62' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_33 : Operation 1206 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_62 = load i10 %Layer2_Neurons_CPU_addr_62" [cnn_lenet.cpp:61]   --->   Operation 1206 'load' 'Layer2_Neurons_CPU_load_62' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_33 : Operation 1207 [1/1] (1.73ns)   --->   "%add_ln62_10 = add i10 %zext_ln59_1, i10 %empty_44" [cnn_lenet.cpp:62]   --->   Operation 1207 'add' 'add_ln62_10' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1208 [1/1] (0.00ns)   --->   "%zext_ln62_10 = zext i10 %add_ln62_10" [cnn_lenet.cpp:62]   --->   Operation 1208 'zext' 'zext_ln62_10' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_33 : Operation 1209 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_63 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_10" [cnn_lenet.cpp:62]   --->   Operation 1209 'getelementptr' 'Layer2_Neurons_CPU_addr_63' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_33 : Operation 1210 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_63 = load i10 %Layer2_Neurons_CPU_addr_63" [cnn_lenet.cpp:62]   --->   Operation 1210 'load' 'Layer2_Neurons_CPU_load_63' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 34 <SV = 33> <Delay = 14.6>
ST_34 : Operation 1211 [1/1] (1.73ns)   --->   "%empty_45 = add i10 %p_cast18, i10 702" [cnn_lenet.cpp:52]   --->   Operation 1211 'add' 'empty_45' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1212 [1/1] (1.82ns)   --->   "%empty_46 = add i9 %p_cast66, i9 359" [cnn_lenet.cpp:52]   --->   Operation 1212 'add' 'empty_46' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1213 [1/1] (0.00ns)   --->   "%bitcast_ln59_22 = bitcast i32 %Layer_Weights_addr_1_read_22" [cnn_lenet.cpp:59]   --->   Operation 1213 'bitcast' 'bitcast_ln59_22' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_34 : Operation 1214 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_23 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1214 'read' 'Layer_Weights_addr_1_read_23' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1215 [4/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul6" [cnn_lenet.cpp:64]   --->   Operation 1215 'fadd' 'somme_8' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1216 [1/2] (12.3ns)   --->   "%mul142_6 = fmul i32 %bitcast_ln59_21, i32 %Layer2_Neurons_CPU_load_21" [cnn_lenet.cpp:62]   --->   Operation 1216 'fmul' 'mul142_6' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1217 [2/2] (12.3ns)   --->   "%mul162_6 = fmul i32 %bitcast_ln59_22, i32 %Layer2_Neurons_CPU_load_22" [cnn_lenet.cpp:63]   --->   Operation 1217 'fmul' 'mul162_6' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1218 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_62 = load i10 %Layer2_Neurons_CPU_addr_62" [cnn_lenet.cpp:61]   --->   Operation 1218 'load' 'Layer2_Neurons_CPU_load_62' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_34 : Operation 1219 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_63 = load i10 %Layer2_Neurons_CPU_addr_63" [cnn_lenet.cpp:62]   --->   Operation 1219 'load' 'Layer2_Neurons_CPU_load_63' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_34 : Operation 1220 [1/1] (1.73ns)   --->   "%add_ln63_10 = add i10 %zext_ln59_1, i10 %empty_45" [cnn_lenet.cpp:63]   --->   Operation 1220 'add' 'add_ln63_10' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1221 [1/1] (0.00ns)   --->   "%zext_ln63_10 = zext i10 %add_ln63_10" [cnn_lenet.cpp:63]   --->   Operation 1221 'zext' 'zext_ln63_10' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_34 : Operation 1222 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_64 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_10" [cnn_lenet.cpp:63]   --->   Operation 1222 'getelementptr' 'Layer2_Neurons_CPU_addr_64' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_34 : Operation 1223 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_64 = load i10 %Layer2_Neurons_CPU_addr_64" [cnn_lenet.cpp:63]   --->   Operation 1223 'load' 'Layer2_Neurons_CPU_load_64' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_34 : Operation 1224 [1/1] (1.82ns)   --->   "%add_ln64_10 = add i9 %zext_ln59_2, i9 %empty_46" [cnn_lenet.cpp:64]   --->   Operation 1224 'add' 'add_ln64_10' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1225 [1/1] (0.00ns)   --->   "%sext_ln64_10 = sext i9 %add_ln64_10" [cnn_lenet.cpp:64]   --->   Operation 1225 'sext' 'sext_ln64_10' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_34 : Operation 1226 [1/1] (0.00ns)   --->   "%zext_ln64_10 = zext i10 %sext_ln64_10" [cnn_lenet.cpp:64]   --->   Operation 1226 'zext' 'zext_ln64_10' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_34 : Operation 1227 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_65 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln64_10" [cnn_lenet.cpp:64]   --->   Operation 1227 'getelementptr' 'Layer2_Neurons_CPU_addr_65' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_34 : Operation 1228 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_65 = load i10 %Layer2_Neurons_CPU_addr_65" [cnn_lenet.cpp:64]   --->   Operation 1228 'load' 'Layer2_Neurons_CPU_load_65' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 35 <SV = 34> <Delay = 14.6>
ST_35 : Operation 1229 [1/1] (0.00ns)   --->   "%bitcast_ln59_23 = bitcast i32 %Layer_Weights_addr_1_read_23" [cnn_lenet.cpp:59]   --->   Operation 1229 'bitcast' 'bitcast_ln59_23' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_35 : Operation 1230 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_24 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1230 'read' 'Layer_Weights_addr_1_read_24' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1231 [3/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul6" [cnn_lenet.cpp:64]   --->   Operation 1231 'fadd' 'somme_8' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1232 [1/2] (12.3ns)   --->   "%mul162_6 = fmul i32 %bitcast_ln59_22, i32 %Layer2_Neurons_CPU_load_22" [cnn_lenet.cpp:63]   --->   Operation 1232 'fmul' 'mul162_6' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1233 [2/2] (12.3ns)   --->   "%mul182_6 = fmul i32 %bitcast_ln59_23, i32 %Layer2_Neurons_CPU_load_23" [cnn_lenet.cpp:64]   --->   Operation 1233 'fmul' 'mul182_6' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1234 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_64 = load i10 %Layer2_Neurons_CPU_addr_64" [cnn_lenet.cpp:63]   --->   Operation 1234 'load' 'Layer2_Neurons_CPU_load_64' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_35 : Operation 1235 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_65 = load i10 %Layer2_Neurons_CPU_addr_65" [cnn_lenet.cpp:64]   --->   Operation 1235 'load' 'Layer2_Neurons_CPU_load_65' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_35 : Operation 1236 [1/1] (1.91ns)   --->   "%add_ln59_14 = add i8 %zext_ln59_5, i8 %empty_41" [cnn_lenet.cpp:59]   --->   Operation 1236 'add' 'add_ln59_14' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1237 [1/1] (0.00ns)   --->   "%zext_ln59_31 = zext i8 %add_ln59_14" [cnn_lenet.cpp:59]   --->   Operation 1237 'zext' 'zext_ln59_31' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_35 : Operation 1238 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_66 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_31" [cnn_lenet.cpp:59]   --->   Operation 1238 'getelementptr' 'Layer2_Neurons_CPU_addr_66' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_35 : Operation 1239 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_66 = load i10 %Layer2_Neurons_CPU_addr_66" [cnn_lenet.cpp:59]   --->   Operation 1239 'load' 'Layer2_Neurons_CPU_load_66' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_35 : Operation 1240 [1/1] (1.82ns)   --->   "%add_ln60_11 = add i9 %zext_ln59_7, i9 %empty_42" [cnn_lenet.cpp:60]   --->   Operation 1240 'add' 'add_ln60_11' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1241 [1/1] (0.00ns)   --->   "%zext_ln60_11 = zext i9 %add_ln60_11" [cnn_lenet.cpp:60]   --->   Operation 1241 'zext' 'zext_ln60_11' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_35 : Operation 1242 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_67 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_11" [cnn_lenet.cpp:60]   --->   Operation 1242 'getelementptr' 'Layer2_Neurons_CPU_addr_67' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_35 : Operation 1243 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_67 = load i10 %Layer2_Neurons_CPU_addr_67" [cnn_lenet.cpp:60]   --->   Operation 1243 'load' 'Layer2_Neurons_CPU_load_67' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 36 <SV = 35> <Delay = 14.6>
ST_36 : Operation 1244 [1/1] (0.00ns)   --->   "%bitcast_ln59_24 = bitcast i32 %Layer_Weights_addr_1_read_24" [cnn_lenet.cpp:59]   --->   Operation 1244 'bitcast' 'bitcast_ln59_24' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_36 : Operation 1245 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_25 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1245 'read' 'Layer_Weights_addr_1_read_25' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1246 [2/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul6" [cnn_lenet.cpp:64]   --->   Operation 1246 'fadd' 'somme_8' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1247 [1/2] (12.3ns)   --->   "%mul182_6 = fmul i32 %bitcast_ln59_23, i32 %Layer2_Neurons_CPU_load_23" [cnn_lenet.cpp:64]   --->   Operation 1247 'fmul' 'mul182_6' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1248 [2/2] (12.3ns)   --->   "%mul82_7 = fmul i32 %bitcast_ln59_24, i32 %Layer2_Neurons_CPU_load_24" [cnn_lenet.cpp:59]   --->   Operation 1248 'fmul' 'mul82_7' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1249 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_66 = load i10 %Layer2_Neurons_CPU_addr_66" [cnn_lenet.cpp:59]   --->   Operation 1249 'load' 'Layer2_Neurons_CPU_load_66' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_36 : Operation 1250 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_67 = load i10 %Layer2_Neurons_CPU_addr_67" [cnn_lenet.cpp:60]   --->   Operation 1250 'load' 'Layer2_Neurons_CPU_load_67' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_36 : Operation 1251 [1/1] (1.82ns)   --->   "%add_ln61_11 = add i9 %zext_ln59_7, i9 %empty_43" [cnn_lenet.cpp:61]   --->   Operation 1251 'add' 'add_ln61_11' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1252 [1/1] (0.00ns)   --->   "%zext_ln61_11 = zext i9 %add_ln61_11" [cnn_lenet.cpp:61]   --->   Operation 1252 'zext' 'zext_ln61_11' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_36 : Operation 1253 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_68 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_11" [cnn_lenet.cpp:61]   --->   Operation 1253 'getelementptr' 'Layer2_Neurons_CPU_addr_68' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_36 : Operation 1254 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_68 = load i10 %Layer2_Neurons_CPU_addr_68" [cnn_lenet.cpp:61]   --->   Operation 1254 'load' 'Layer2_Neurons_CPU_load_68' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_36 : Operation 1255 [1/1] (1.73ns)   --->   "%add_ln62_11 = add i10 %zext_ln59_6, i10 %empty_44" [cnn_lenet.cpp:62]   --->   Operation 1255 'add' 'add_ln62_11' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1256 [1/1] (0.00ns)   --->   "%zext_ln62_11 = zext i10 %add_ln62_11" [cnn_lenet.cpp:62]   --->   Operation 1256 'zext' 'zext_ln62_11' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_36 : Operation 1257 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_69 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_11" [cnn_lenet.cpp:62]   --->   Operation 1257 'getelementptr' 'Layer2_Neurons_CPU_addr_69' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_36 : Operation 1258 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_69 = load i10 %Layer2_Neurons_CPU_addr_69" [cnn_lenet.cpp:62]   --->   Operation 1258 'load' 'Layer2_Neurons_CPU_load_69' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 37 <SV = 36> <Delay = 14.6>
ST_37 : Operation 1259 [1/1] (0.00ns)   --->   "%bitcast_ln59_25 = bitcast i32 %Layer_Weights_addr_1_read_25" [cnn_lenet.cpp:59]   --->   Operation 1259 'bitcast' 'bitcast_ln59_25' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_37 : Operation 1260 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_26 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1260 'read' 'Layer_Weights_addr_1_read_26' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1261 [1/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul6" [cnn_lenet.cpp:64]   --->   Operation 1261 'fadd' 'somme_8' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1262 [1/2] (12.3ns)   --->   "%mul82_7 = fmul i32 %bitcast_ln59_24, i32 %Layer2_Neurons_CPU_load_24" [cnn_lenet.cpp:59]   --->   Operation 1262 'fmul' 'mul82_7' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1263 [2/2] (12.3ns)   --->   "%mul102_7 = fmul i32 %bitcast_ln59_25, i32 %Layer2_Neurons_CPU_load_25" [cnn_lenet.cpp:60]   --->   Operation 1263 'fmul' 'mul102_7' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1264 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_68 = load i10 %Layer2_Neurons_CPU_addr_68" [cnn_lenet.cpp:61]   --->   Operation 1264 'load' 'Layer2_Neurons_CPU_load_68' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_37 : Operation 1265 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_69 = load i10 %Layer2_Neurons_CPU_addr_69" [cnn_lenet.cpp:62]   --->   Operation 1265 'load' 'Layer2_Neurons_CPU_load_69' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_37 : Operation 1266 [1/1] (1.73ns)   --->   "%add_ln63_11 = add i10 %zext_ln59_6, i10 %empty_45" [cnn_lenet.cpp:63]   --->   Operation 1266 'add' 'add_ln63_11' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1267 [1/1] (0.00ns)   --->   "%zext_ln63_11 = zext i10 %add_ln63_11" [cnn_lenet.cpp:63]   --->   Operation 1267 'zext' 'zext_ln63_11' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_37 : Operation 1268 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_70 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_11" [cnn_lenet.cpp:63]   --->   Operation 1268 'getelementptr' 'Layer2_Neurons_CPU_addr_70' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_37 : Operation 1269 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_70 = load i10 %Layer2_Neurons_CPU_addr_70" [cnn_lenet.cpp:63]   --->   Operation 1269 'load' 'Layer2_Neurons_CPU_load_70' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_37 : Operation 1270 [1/1] (1.82ns)   --->   "%add_ln64_11 = add i9 %zext_ln59_7, i9 %empty_46" [cnn_lenet.cpp:64]   --->   Operation 1270 'add' 'add_ln64_11' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1271 [1/1] (0.00ns)   --->   "%sext_ln64_11 = sext i9 %add_ln64_11" [cnn_lenet.cpp:64]   --->   Operation 1271 'sext' 'sext_ln64_11' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_37 : Operation 1272 [1/1] (0.00ns)   --->   "%zext_ln64_11 = zext i10 %sext_ln64_11" [cnn_lenet.cpp:64]   --->   Operation 1272 'zext' 'zext_ln64_11' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_37 : Operation 1273 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_71 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln64_11" [cnn_lenet.cpp:64]   --->   Operation 1273 'getelementptr' 'Layer2_Neurons_CPU_addr_71' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_37 : Operation 1274 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_71 = load i10 %Layer2_Neurons_CPU_addr_71" [cnn_lenet.cpp:64]   --->   Operation 1274 'load' 'Layer2_Neurons_CPU_load_71' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 38 <SV = 37> <Delay = 14.6>
ST_38 : Operation 1275 [1/1] (0.00ns)   --->   "%bitcast_ln59_26 = bitcast i32 %Layer_Weights_addr_1_read_26" [cnn_lenet.cpp:59]   --->   Operation 1275 'bitcast' 'bitcast_ln59_26' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 1276 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_27 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1276 'read' 'Layer_Weights_addr_1_read_27' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1277 [4/4] (10.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul82_s" [cnn_lenet.cpp:59]   --->   Operation 1277 'fadd' 'somme_9' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1278 [1/1] (0.00ns)   --->   "%zext_ln59_10 = zext i4 %add_ln59_2" [cnn_lenet.cpp:59]   --->   Operation 1278 'zext' 'zext_ln59_10' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 1279 [1/2] (12.3ns)   --->   "%mul102_7 = fmul i32 %bitcast_ln59_25, i32 %Layer2_Neurons_CPU_load_25" [cnn_lenet.cpp:60]   --->   Operation 1279 'fmul' 'mul102_7' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1280 [2/2] (12.3ns)   --->   "%mul122_7 = fmul i32 %bitcast_ln59_26, i32 %Layer2_Neurons_CPU_load_26" [cnn_lenet.cpp:61]   --->   Operation 1280 'fmul' 'mul122_7' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1281 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_70 = load i10 %Layer2_Neurons_CPU_addr_70" [cnn_lenet.cpp:63]   --->   Operation 1281 'load' 'Layer2_Neurons_CPU_load_70' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_38 : Operation 1282 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_71 = load i10 %Layer2_Neurons_CPU_addr_71" [cnn_lenet.cpp:64]   --->   Operation 1282 'load' 'Layer2_Neurons_CPU_load_71' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_38 : Operation 1283 [1/1] (1.91ns)   --->   "%add_ln59_15 = add i8 %zext_ln59_10, i8 %empty_41" [cnn_lenet.cpp:59]   --->   Operation 1283 'add' 'add_ln59_15' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1284 [1/1] (0.00ns)   --->   "%zext_ln59_32 = zext i8 %add_ln59_15" [cnn_lenet.cpp:59]   --->   Operation 1284 'zext' 'zext_ln59_32' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 1285 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_72 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_32" [cnn_lenet.cpp:59]   --->   Operation 1285 'getelementptr' 'Layer2_Neurons_CPU_addr_72' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 1286 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_72 = load i10 %Layer2_Neurons_CPU_addr_72" [cnn_lenet.cpp:59]   --->   Operation 1286 'load' 'Layer2_Neurons_CPU_load_72' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_38 : Operation 1287 [1/1] (1.82ns)   --->   "%add_ln60_12 = add i9 %zext_ln59_12, i9 %empty_42" [cnn_lenet.cpp:60]   --->   Operation 1287 'add' 'add_ln60_12' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1288 [1/1] (0.00ns)   --->   "%zext_ln60_12 = zext i9 %add_ln60_12" [cnn_lenet.cpp:60]   --->   Operation 1288 'zext' 'zext_ln60_12' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 1289 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_73 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_12" [cnn_lenet.cpp:60]   --->   Operation 1289 'getelementptr' 'Layer2_Neurons_CPU_addr_73' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 1290 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_73 = load i10 %Layer2_Neurons_CPU_addr_73" [cnn_lenet.cpp:60]   --->   Operation 1290 'load' 'Layer2_Neurons_CPU_load_73' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 39 <SV = 38> <Delay = 14.6>
ST_39 : Operation 1291 [1/1] (0.00ns)   --->   "%bitcast_ln59_27 = bitcast i32 %Layer_Weights_addr_1_read_27" [cnn_lenet.cpp:59]   --->   Operation 1291 'bitcast' 'bitcast_ln59_27' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_39 : Operation 1292 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_28 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1292 'read' 'Layer_Weights_addr_1_read_28' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1293 [3/4] (10.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul82_s" [cnn_lenet.cpp:59]   --->   Operation 1293 'fadd' 'somme_9' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1294 [1/2] (12.3ns)   --->   "%mul122_7 = fmul i32 %bitcast_ln59_26, i32 %Layer2_Neurons_CPU_load_26" [cnn_lenet.cpp:61]   --->   Operation 1294 'fmul' 'mul122_7' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1295 [2/2] (12.3ns)   --->   "%mul142_7 = fmul i32 %bitcast_ln59_27, i32 %Layer2_Neurons_CPU_load_27" [cnn_lenet.cpp:62]   --->   Operation 1295 'fmul' 'mul142_7' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1296 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_72 = load i10 %Layer2_Neurons_CPU_addr_72" [cnn_lenet.cpp:59]   --->   Operation 1296 'load' 'Layer2_Neurons_CPU_load_72' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_39 : Operation 1297 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_73 = load i10 %Layer2_Neurons_CPU_addr_73" [cnn_lenet.cpp:60]   --->   Operation 1297 'load' 'Layer2_Neurons_CPU_load_73' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_39 : Operation 1298 [1/1] (1.82ns)   --->   "%add_ln61_12 = add i9 %zext_ln59_12, i9 %empty_43" [cnn_lenet.cpp:61]   --->   Operation 1298 'add' 'add_ln61_12' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1299 [1/1] (0.00ns)   --->   "%zext_ln61_12 = zext i9 %add_ln61_12" [cnn_lenet.cpp:61]   --->   Operation 1299 'zext' 'zext_ln61_12' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_39 : Operation 1300 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_74 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_12" [cnn_lenet.cpp:61]   --->   Operation 1300 'getelementptr' 'Layer2_Neurons_CPU_addr_74' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_39 : Operation 1301 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_74 = load i10 %Layer2_Neurons_CPU_addr_74" [cnn_lenet.cpp:61]   --->   Operation 1301 'load' 'Layer2_Neurons_CPU_load_74' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_39 : Operation 1302 [1/1] (1.73ns)   --->   "%add_ln62_12 = add i10 %zext_ln59_11, i10 %empty_44" [cnn_lenet.cpp:62]   --->   Operation 1302 'add' 'add_ln62_12' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1303 [1/1] (0.00ns)   --->   "%zext_ln62_12 = zext i10 %add_ln62_12" [cnn_lenet.cpp:62]   --->   Operation 1303 'zext' 'zext_ln62_12' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_39 : Operation 1304 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_75 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_12" [cnn_lenet.cpp:62]   --->   Operation 1304 'getelementptr' 'Layer2_Neurons_CPU_addr_75' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_39 : Operation 1305 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_75 = load i10 %Layer2_Neurons_CPU_addr_75" [cnn_lenet.cpp:62]   --->   Operation 1305 'load' 'Layer2_Neurons_CPU_load_75' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 40 <SV = 39> <Delay = 14.6>
ST_40 : Operation 1306 [1/1] (0.00ns)   --->   "%bitcast_ln59_28 = bitcast i32 %Layer_Weights_addr_1_read_28" [cnn_lenet.cpp:59]   --->   Operation 1306 'bitcast' 'bitcast_ln59_28' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_40 : Operation 1307 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_29 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1307 'read' 'Layer_Weights_addr_1_read_29' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1308 [2/4] (10.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul82_s" [cnn_lenet.cpp:59]   --->   Operation 1308 'fadd' 'somme_9' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1309 [1/2] (12.3ns)   --->   "%mul142_7 = fmul i32 %bitcast_ln59_27, i32 %Layer2_Neurons_CPU_load_27" [cnn_lenet.cpp:62]   --->   Operation 1309 'fmul' 'mul142_7' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1310 [2/2] (12.3ns)   --->   "%mul162_7 = fmul i32 %bitcast_ln59_28, i32 %Layer2_Neurons_CPU_load_28" [cnn_lenet.cpp:63]   --->   Operation 1310 'fmul' 'mul162_7' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1311 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_74 = load i10 %Layer2_Neurons_CPU_addr_74" [cnn_lenet.cpp:61]   --->   Operation 1311 'load' 'Layer2_Neurons_CPU_load_74' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_40 : Operation 1312 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_75 = load i10 %Layer2_Neurons_CPU_addr_75" [cnn_lenet.cpp:62]   --->   Operation 1312 'load' 'Layer2_Neurons_CPU_load_75' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_40 : Operation 1313 [1/1] (1.73ns)   --->   "%add_ln63_12 = add i10 %zext_ln59_11, i10 %empty_45" [cnn_lenet.cpp:63]   --->   Operation 1313 'add' 'add_ln63_12' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1314 [1/1] (0.00ns)   --->   "%zext_ln63_12 = zext i10 %add_ln63_12" [cnn_lenet.cpp:63]   --->   Operation 1314 'zext' 'zext_ln63_12' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_40 : Operation 1315 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_76 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_12" [cnn_lenet.cpp:63]   --->   Operation 1315 'getelementptr' 'Layer2_Neurons_CPU_addr_76' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_40 : Operation 1316 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_76 = load i10 %Layer2_Neurons_CPU_addr_76" [cnn_lenet.cpp:63]   --->   Operation 1316 'load' 'Layer2_Neurons_CPU_load_76' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_40 : Operation 1317 [1/1] (1.82ns)   --->   "%add_ln64_12 = add i9 %zext_ln59_12, i9 %empty_46" [cnn_lenet.cpp:64]   --->   Operation 1317 'add' 'add_ln64_12' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1318 [1/1] (0.00ns)   --->   "%sext_ln64_12 = sext i9 %add_ln64_12" [cnn_lenet.cpp:64]   --->   Operation 1318 'sext' 'sext_ln64_12' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_40 : Operation 1319 [1/1] (0.00ns)   --->   "%zext_ln64_12 = zext i10 %sext_ln64_12" [cnn_lenet.cpp:64]   --->   Operation 1319 'zext' 'zext_ln64_12' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_40 : Operation 1320 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_77 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln64_12" [cnn_lenet.cpp:64]   --->   Operation 1320 'getelementptr' 'Layer2_Neurons_CPU_addr_77' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_40 : Operation 1321 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_77 = load i10 %Layer2_Neurons_CPU_addr_77" [cnn_lenet.cpp:64]   --->   Operation 1321 'load' 'Layer2_Neurons_CPU_load_77' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 41 <SV = 40> <Delay = 14.6>
ST_41 : Operation 1322 [1/1] (0.00ns)   --->   "%bitcast_ln59_29 = bitcast i32 %Layer_Weights_addr_1_read_29" [cnn_lenet.cpp:59]   --->   Operation 1322 'bitcast' 'bitcast_ln59_29' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_41 : Operation 1323 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_30 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1323 'read' 'Layer_Weights_addr_1_read_30' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1324 [1/4] (10.5ns)   --->   "%somme_9 = fadd i32 %somme_8, i32 %mul82_s" [cnn_lenet.cpp:59]   --->   Operation 1324 'fadd' 'somme_9' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1325 [1/2] (12.3ns)   --->   "%mul162_7 = fmul i32 %bitcast_ln59_28, i32 %Layer2_Neurons_CPU_load_28" [cnn_lenet.cpp:63]   --->   Operation 1325 'fmul' 'mul162_7' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1326 [2/2] (12.3ns)   --->   "%mul182_7 = fmul i32 %bitcast_ln59_29, i32 %Layer2_Neurons_CPU_load_29" [cnn_lenet.cpp:64]   --->   Operation 1326 'fmul' 'mul182_7' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1327 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_76 = load i10 %Layer2_Neurons_CPU_addr_76" [cnn_lenet.cpp:63]   --->   Operation 1327 'load' 'Layer2_Neurons_CPU_load_76' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_41 : Operation 1328 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_77 = load i10 %Layer2_Neurons_CPU_addr_77" [cnn_lenet.cpp:64]   --->   Operation 1328 'load' 'Layer2_Neurons_CPU_load_77' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_41 : Operation 1329 [1/1] (1.91ns)   --->   "%add_ln59_16 = add i8 %zext_ln59_15, i8 %empty_41" [cnn_lenet.cpp:59]   --->   Operation 1329 'add' 'add_ln59_16' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1330 [1/1] (0.00ns)   --->   "%zext_ln59_33 = zext i8 %add_ln59_16" [cnn_lenet.cpp:59]   --->   Operation 1330 'zext' 'zext_ln59_33' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_41 : Operation 1331 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_78 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_33" [cnn_lenet.cpp:59]   --->   Operation 1331 'getelementptr' 'Layer2_Neurons_CPU_addr_78' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_41 : Operation 1332 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_78 = load i10 %Layer2_Neurons_CPU_addr_78" [cnn_lenet.cpp:59]   --->   Operation 1332 'load' 'Layer2_Neurons_CPU_load_78' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_41 : Operation 1333 [1/1] (1.82ns)   --->   "%add_ln60_13 = add i9 %zext_ln59_17, i9 %empty_42" [cnn_lenet.cpp:60]   --->   Operation 1333 'add' 'add_ln60_13' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1334 [1/1] (0.00ns)   --->   "%zext_ln60_13 = zext i9 %add_ln60_13" [cnn_lenet.cpp:60]   --->   Operation 1334 'zext' 'zext_ln60_13' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_41 : Operation 1335 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_79 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_13" [cnn_lenet.cpp:60]   --->   Operation 1335 'getelementptr' 'Layer2_Neurons_CPU_addr_79' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_41 : Operation 1336 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_79 = load i10 %Layer2_Neurons_CPU_addr_79" [cnn_lenet.cpp:60]   --->   Operation 1336 'load' 'Layer2_Neurons_CPU_load_79' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 42 <SV = 41> <Delay = 14.6>
ST_42 : Operation 1337 [1/1] (0.00ns)   --->   "%bitcast_ln59_30 = bitcast i32 %Layer_Weights_addr_1_read_30" [cnn_lenet.cpp:59]   --->   Operation 1337 'bitcast' 'bitcast_ln59_30' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_42 : Operation 1338 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_31 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1338 'read' 'Layer_Weights_addr_1_read_31' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1339 [4/4] (10.5ns)   --->   "%somme_10 = fadd i32 %somme_9, i32 %mul102_s" [cnn_lenet.cpp:60]   --->   Operation 1339 'fadd' 'somme_10' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1340 [1/2] (12.3ns)   --->   "%mul182_7 = fmul i32 %bitcast_ln59_29, i32 %Layer2_Neurons_CPU_load_29" [cnn_lenet.cpp:64]   --->   Operation 1340 'fmul' 'mul182_7' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1341 [2/2] (12.3ns)   --->   "%mul82_1 = fmul i32 %bitcast_ln59_30, i32 %Layer2_Neurons_CPU_load_30" [cnn_lenet.cpp:59]   --->   Operation 1341 'fmul' 'mul82_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1342 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_78 = load i10 %Layer2_Neurons_CPU_addr_78" [cnn_lenet.cpp:59]   --->   Operation 1342 'load' 'Layer2_Neurons_CPU_load_78' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_42 : Operation 1343 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_79 = load i10 %Layer2_Neurons_CPU_addr_79" [cnn_lenet.cpp:60]   --->   Operation 1343 'load' 'Layer2_Neurons_CPU_load_79' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_42 : Operation 1344 [1/1] (1.82ns)   --->   "%add_ln61_13 = add i9 %zext_ln59_17, i9 %empty_43" [cnn_lenet.cpp:61]   --->   Operation 1344 'add' 'add_ln61_13' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1345 [1/1] (0.00ns)   --->   "%zext_ln61_13 = zext i9 %add_ln61_13" [cnn_lenet.cpp:61]   --->   Operation 1345 'zext' 'zext_ln61_13' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_42 : Operation 1346 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_80 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_13" [cnn_lenet.cpp:61]   --->   Operation 1346 'getelementptr' 'Layer2_Neurons_CPU_addr_80' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_42 : Operation 1347 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_80 = load i10 %Layer2_Neurons_CPU_addr_80" [cnn_lenet.cpp:61]   --->   Operation 1347 'load' 'Layer2_Neurons_CPU_load_80' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_42 : Operation 1348 [1/1] (1.73ns)   --->   "%add_ln62_13 = add i10 %zext_ln59_16, i10 %empty_44" [cnn_lenet.cpp:62]   --->   Operation 1348 'add' 'add_ln62_13' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1349 [1/1] (0.00ns)   --->   "%zext_ln62_13 = zext i10 %add_ln62_13" [cnn_lenet.cpp:62]   --->   Operation 1349 'zext' 'zext_ln62_13' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_42 : Operation 1350 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_81 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_13" [cnn_lenet.cpp:62]   --->   Operation 1350 'getelementptr' 'Layer2_Neurons_CPU_addr_81' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_42 : Operation 1351 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_81 = load i10 %Layer2_Neurons_CPU_addr_81" [cnn_lenet.cpp:62]   --->   Operation 1351 'load' 'Layer2_Neurons_CPU_load_81' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 43 <SV = 42> <Delay = 14.6>
ST_43 : Operation 1352 [1/1] (0.00ns)   --->   "%bitcast_ln59_31 = bitcast i32 %Layer_Weights_addr_1_read_31" [cnn_lenet.cpp:59]   --->   Operation 1352 'bitcast' 'bitcast_ln59_31' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_43 : Operation 1353 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_32 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1353 'read' 'Layer_Weights_addr_1_read_32' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1354 [3/4] (10.5ns)   --->   "%somme_10 = fadd i32 %somme_9, i32 %mul102_s" [cnn_lenet.cpp:60]   --->   Operation 1354 'fadd' 'somme_10' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1355 [1/2] (12.3ns)   --->   "%mul82_1 = fmul i32 %bitcast_ln59_30, i32 %Layer2_Neurons_CPU_load_30" [cnn_lenet.cpp:59]   --->   Operation 1355 'fmul' 'mul82_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1356 [2/2] (12.3ns)   --->   "%mul102_1 = fmul i32 %bitcast_ln59_31, i32 %Layer2_Neurons_CPU_load_31" [cnn_lenet.cpp:60]   --->   Operation 1356 'fmul' 'mul102_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1357 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_80 = load i10 %Layer2_Neurons_CPU_addr_80" [cnn_lenet.cpp:61]   --->   Operation 1357 'load' 'Layer2_Neurons_CPU_load_80' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_43 : Operation 1358 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_81 = load i10 %Layer2_Neurons_CPU_addr_81" [cnn_lenet.cpp:62]   --->   Operation 1358 'load' 'Layer2_Neurons_CPU_load_81' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_43 : Operation 1359 [1/1] (1.73ns)   --->   "%add_ln63_13 = add i10 %zext_ln59_16, i10 %empty_45" [cnn_lenet.cpp:63]   --->   Operation 1359 'add' 'add_ln63_13' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1360 [1/1] (0.00ns)   --->   "%zext_ln63_13 = zext i10 %add_ln63_13" [cnn_lenet.cpp:63]   --->   Operation 1360 'zext' 'zext_ln63_13' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_43 : Operation 1361 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_82 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_13" [cnn_lenet.cpp:63]   --->   Operation 1361 'getelementptr' 'Layer2_Neurons_CPU_addr_82' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_43 : Operation 1362 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_82 = load i10 %Layer2_Neurons_CPU_addr_82" [cnn_lenet.cpp:63]   --->   Operation 1362 'load' 'Layer2_Neurons_CPU_load_82' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_43 : Operation 1363 [1/1] (1.82ns)   --->   "%add_ln64_13 = add i9 %zext_ln59_17, i9 %empty_46" [cnn_lenet.cpp:64]   --->   Operation 1363 'add' 'add_ln64_13' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln64_13 = sext i9 %add_ln64_13" [cnn_lenet.cpp:64]   --->   Operation 1364 'sext' 'sext_ln64_13' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_43 : Operation 1365 [1/1] (0.00ns)   --->   "%zext_ln64_13 = zext i10 %sext_ln64_13" [cnn_lenet.cpp:64]   --->   Operation 1365 'zext' 'zext_ln64_13' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_43 : Operation 1366 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_83 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln64_13" [cnn_lenet.cpp:64]   --->   Operation 1366 'getelementptr' 'Layer2_Neurons_CPU_addr_83' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_43 : Operation 1367 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_83 = load i10 %Layer2_Neurons_CPU_addr_83" [cnn_lenet.cpp:64]   --->   Operation 1367 'load' 'Layer2_Neurons_CPU_load_83' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 44 <SV = 43> <Delay = 14.6>
ST_44 : Operation 1368 [1/1] (0.00ns)   --->   "%bitcast_ln59_32 = bitcast i32 %Layer_Weights_addr_1_read_32" [cnn_lenet.cpp:59]   --->   Operation 1368 'bitcast' 'bitcast_ln59_32' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_44 : Operation 1369 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_33 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1369 'read' 'Layer_Weights_addr_1_read_33' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1370 [2/4] (10.5ns)   --->   "%somme_10 = fadd i32 %somme_9, i32 %mul102_s" [cnn_lenet.cpp:60]   --->   Operation 1370 'fadd' 'somme_10' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1371 [1/2] (12.3ns)   --->   "%mul102_1 = fmul i32 %bitcast_ln59_31, i32 %Layer2_Neurons_CPU_load_31" [cnn_lenet.cpp:60]   --->   Operation 1371 'fmul' 'mul102_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1372 [2/2] (12.3ns)   --->   "%mul122_1 = fmul i32 %bitcast_ln59_32, i32 %Layer2_Neurons_CPU_load_32" [cnn_lenet.cpp:61]   --->   Operation 1372 'fmul' 'mul122_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1373 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_82 = load i10 %Layer2_Neurons_CPU_addr_82" [cnn_lenet.cpp:63]   --->   Operation 1373 'load' 'Layer2_Neurons_CPU_load_82' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_44 : Operation 1374 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_83 = load i10 %Layer2_Neurons_CPU_addr_83" [cnn_lenet.cpp:64]   --->   Operation 1374 'load' 'Layer2_Neurons_CPU_load_83' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_44 : Operation 1375 [1/1] (1.91ns)   --->   "%add_ln59_17 = add i8 %zext_ln59_20, i8 %empty_41" [cnn_lenet.cpp:59]   --->   Operation 1375 'add' 'add_ln59_17' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1376 [1/1] (0.00ns)   --->   "%zext_ln59_34 = zext i8 %add_ln59_17" [cnn_lenet.cpp:59]   --->   Operation 1376 'zext' 'zext_ln59_34' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_44 : Operation 1377 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_84 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_34" [cnn_lenet.cpp:59]   --->   Operation 1377 'getelementptr' 'Layer2_Neurons_CPU_addr_84' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_44 : Operation 1378 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_84 = load i10 %Layer2_Neurons_CPU_addr_84" [cnn_lenet.cpp:59]   --->   Operation 1378 'load' 'Layer2_Neurons_CPU_load_84' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_44 : Operation 1379 [1/1] (1.82ns)   --->   "%add_ln60_14 = add i9 %zext_ln59_22, i9 %empty_42" [cnn_lenet.cpp:60]   --->   Operation 1379 'add' 'add_ln60_14' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1380 [1/1] (0.00ns)   --->   "%zext_ln60_14 = zext i9 %add_ln60_14" [cnn_lenet.cpp:60]   --->   Operation 1380 'zext' 'zext_ln60_14' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_44 : Operation 1381 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_85 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_14" [cnn_lenet.cpp:60]   --->   Operation 1381 'getelementptr' 'Layer2_Neurons_CPU_addr_85' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_44 : Operation 1382 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_85 = load i10 %Layer2_Neurons_CPU_addr_85" [cnn_lenet.cpp:60]   --->   Operation 1382 'load' 'Layer2_Neurons_CPU_load_85' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 45 <SV = 44> <Delay = 14.6>
ST_45 : Operation 1383 [1/1] (0.00ns)   --->   "%bitcast_ln59_33 = bitcast i32 %Layer_Weights_addr_1_read_33" [cnn_lenet.cpp:59]   --->   Operation 1383 'bitcast' 'bitcast_ln59_33' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_45 : Operation 1384 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_34 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1384 'read' 'Layer_Weights_addr_1_read_34' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1385 [1/4] (10.5ns)   --->   "%somme_10 = fadd i32 %somme_9, i32 %mul102_s" [cnn_lenet.cpp:60]   --->   Operation 1385 'fadd' 'somme_10' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1386 [1/2] (12.3ns)   --->   "%mul122_1 = fmul i32 %bitcast_ln59_32, i32 %Layer2_Neurons_CPU_load_32" [cnn_lenet.cpp:61]   --->   Operation 1386 'fmul' 'mul122_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1387 [2/2] (12.3ns)   --->   "%mul142_1 = fmul i32 %bitcast_ln59_33, i32 %Layer2_Neurons_CPU_load_33" [cnn_lenet.cpp:62]   --->   Operation 1387 'fmul' 'mul142_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1388 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_84 = load i10 %Layer2_Neurons_CPU_addr_84" [cnn_lenet.cpp:59]   --->   Operation 1388 'load' 'Layer2_Neurons_CPU_load_84' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_45 : Operation 1389 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_85 = load i10 %Layer2_Neurons_CPU_addr_85" [cnn_lenet.cpp:60]   --->   Operation 1389 'load' 'Layer2_Neurons_CPU_load_85' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_45 : Operation 1390 [1/1] (1.82ns)   --->   "%add_ln61_14 = add i9 %zext_ln59_22, i9 %empty_43" [cnn_lenet.cpp:61]   --->   Operation 1390 'add' 'add_ln61_14' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1391 [1/1] (0.00ns)   --->   "%zext_ln61_14 = zext i9 %add_ln61_14" [cnn_lenet.cpp:61]   --->   Operation 1391 'zext' 'zext_ln61_14' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_45 : Operation 1392 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_86 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_14" [cnn_lenet.cpp:61]   --->   Operation 1392 'getelementptr' 'Layer2_Neurons_CPU_addr_86' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_45 : Operation 1393 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_86 = load i10 %Layer2_Neurons_CPU_addr_86" [cnn_lenet.cpp:61]   --->   Operation 1393 'load' 'Layer2_Neurons_CPU_load_86' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_45 : Operation 1394 [1/1] (1.73ns)   --->   "%add_ln62_14 = add i10 %zext_ln59_21, i10 %empty_44" [cnn_lenet.cpp:62]   --->   Operation 1394 'add' 'add_ln62_14' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1395 [1/1] (0.00ns)   --->   "%zext_ln62_14 = zext i10 %add_ln62_14" [cnn_lenet.cpp:62]   --->   Operation 1395 'zext' 'zext_ln62_14' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_45 : Operation 1396 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_87 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_14" [cnn_lenet.cpp:62]   --->   Operation 1396 'getelementptr' 'Layer2_Neurons_CPU_addr_87' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_45 : Operation 1397 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_87 = load i10 %Layer2_Neurons_CPU_addr_87" [cnn_lenet.cpp:62]   --->   Operation 1397 'load' 'Layer2_Neurons_CPU_load_87' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 46 <SV = 45> <Delay = 14.6>
ST_46 : Operation 1398 [1/1] (0.00ns)   --->   "%bitcast_ln59_34 = bitcast i32 %Layer_Weights_addr_1_read_34" [cnn_lenet.cpp:59]   --->   Operation 1398 'bitcast' 'bitcast_ln59_34' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_46 : Operation 1399 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_35 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1399 'read' 'Layer_Weights_addr_1_read_35' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1400 [4/4] (10.5ns)   --->   "%somme_11 = fadd i32 %somme_10, i32 %mul122_s" [cnn_lenet.cpp:61]   --->   Operation 1400 'fadd' 'somme_11' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1401 [1/2] (12.3ns)   --->   "%mul142_1 = fmul i32 %bitcast_ln59_33, i32 %Layer2_Neurons_CPU_load_33" [cnn_lenet.cpp:62]   --->   Operation 1401 'fmul' 'mul142_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1402 [2/2] (12.3ns)   --->   "%mul162_1 = fmul i32 %bitcast_ln59_34, i32 %Layer2_Neurons_CPU_load_34" [cnn_lenet.cpp:63]   --->   Operation 1402 'fmul' 'mul162_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1403 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_86 = load i10 %Layer2_Neurons_CPU_addr_86" [cnn_lenet.cpp:61]   --->   Operation 1403 'load' 'Layer2_Neurons_CPU_load_86' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_46 : Operation 1404 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_87 = load i10 %Layer2_Neurons_CPU_addr_87" [cnn_lenet.cpp:62]   --->   Operation 1404 'load' 'Layer2_Neurons_CPU_load_87' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_46 : Operation 1405 [1/1] (1.73ns)   --->   "%add_ln63_14 = add i10 %zext_ln59_21, i10 %empty_45" [cnn_lenet.cpp:63]   --->   Operation 1405 'add' 'add_ln63_14' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1406 [1/1] (0.00ns)   --->   "%zext_ln63_14 = zext i10 %add_ln63_14" [cnn_lenet.cpp:63]   --->   Operation 1406 'zext' 'zext_ln63_14' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_46 : Operation 1407 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_88 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_14" [cnn_lenet.cpp:63]   --->   Operation 1407 'getelementptr' 'Layer2_Neurons_CPU_addr_88' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_46 : Operation 1408 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_88 = load i10 %Layer2_Neurons_CPU_addr_88" [cnn_lenet.cpp:63]   --->   Operation 1408 'load' 'Layer2_Neurons_CPU_load_88' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_46 : Operation 1409 [1/1] (1.82ns)   --->   "%add_ln64_14 = add i9 %zext_ln59_22, i9 %empty_46" [cnn_lenet.cpp:64]   --->   Operation 1409 'add' 'add_ln64_14' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1410 [1/1] (0.00ns)   --->   "%sext_ln64_14 = sext i9 %add_ln64_14" [cnn_lenet.cpp:64]   --->   Operation 1410 'sext' 'sext_ln64_14' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_46 : Operation 1411 [1/1] (0.00ns)   --->   "%zext_ln64_14 = zext i10 %sext_ln64_14" [cnn_lenet.cpp:64]   --->   Operation 1411 'zext' 'zext_ln64_14' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_46 : Operation 1412 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_89 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln64_14" [cnn_lenet.cpp:64]   --->   Operation 1412 'getelementptr' 'Layer2_Neurons_CPU_addr_89' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_46 : Operation 1413 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_89 = load i10 %Layer2_Neurons_CPU_addr_89" [cnn_lenet.cpp:64]   --->   Operation 1413 'load' 'Layer2_Neurons_CPU_load_89' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 47 <SV = 46> <Delay = 14.6>
ST_47 : Operation 1414 [1/1] (1.91ns)   --->   "%empty_47 = add i8 %empty_28, i8 39" [cnn_lenet.cpp:52]   --->   Operation 1414 'add' 'empty_47' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1415 [1/1] (1.82ns)   --->   "%empty_48 = add i9 %p_cast66, i9 208" [cnn_lenet.cpp:52]   --->   Operation 1415 'add' 'empty_48' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1416 [1/1] (0.00ns)   --->   "%bitcast_ln59_35 = bitcast i32 %Layer_Weights_addr_1_read_35" [cnn_lenet.cpp:59]   --->   Operation 1416 'bitcast' 'bitcast_ln59_35' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_47 : Operation 1417 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_36 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1417 'read' 'Layer_Weights_addr_1_read_36' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1418 [3/4] (10.5ns)   --->   "%somme_11 = fadd i32 %somme_10, i32 %mul122_s" [cnn_lenet.cpp:61]   --->   Operation 1418 'fadd' 'somme_11' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1419 [1/2] (12.3ns)   --->   "%mul162_1 = fmul i32 %bitcast_ln59_34, i32 %Layer2_Neurons_CPU_load_34" [cnn_lenet.cpp:63]   --->   Operation 1419 'fmul' 'mul162_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1420 [2/2] (12.3ns)   --->   "%mul182_1 = fmul i32 %bitcast_ln59_35, i32 %Layer2_Neurons_CPU_load_35" [cnn_lenet.cpp:64]   --->   Operation 1420 'fmul' 'mul182_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1421 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_88 = load i10 %Layer2_Neurons_CPU_addr_88" [cnn_lenet.cpp:63]   --->   Operation 1421 'load' 'Layer2_Neurons_CPU_load_88' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_47 : Operation 1422 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_89 = load i10 %Layer2_Neurons_CPU_addr_89" [cnn_lenet.cpp:64]   --->   Operation 1422 'load' 'Layer2_Neurons_CPU_load_89' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_47 : Operation 1423 [1/1] (1.91ns)   --->   "%add_ln59_18 = add i8 %zext_ln59, i8 %empty_47" [cnn_lenet.cpp:59]   --->   Operation 1423 'add' 'add_ln59_18' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1424 [1/1] (0.00ns)   --->   "%zext_ln59_35 = zext i8 %add_ln59_18" [cnn_lenet.cpp:59]   --->   Operation 1424 'zext' 'zext_ln59_35' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_47 : Operation 1425 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_90 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_35" [cnn_lenet.cpp:59]   --->   Operation 1425 'getelementptr' 'Layer2_Neurons_CPU_addr_90' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_47 : Operation 1426 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_90 = load i10 %Layer2_Neurons_CPU_addr_90" [cnn_lenet.cpp:59]   --->   Operation 1426 'load' 'Layer2_Neurons_CPU_load_90' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_47 : Operation 1427 [1/1] (1.82ns)   --->   "%add_ln60_15 = add i9 %zext_ln59_2, i9 %empty_48" [cnn_lenet.cpp:60]   --->   Operation 1427 'add' 'add_ln60_15' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1428 [1/1] (0.00ns)   --->   "%zext_ln60_15 = zext i9 %add_ln60_15" [cnn_lenet.cpp:60]   --->   Operation 1428 'zext' 'zext_ln60_15' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_47 : Operation 1429 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_91 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_15" [cnn_lenet.cpp:60]   --->   Operation 1429 'getelementptr' 'Layer2_Neurons_CPU_addr_91' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_47 : Operation 1430 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_91 = load i10 %Layer2_Neurons_CPU_addr_91" [cnn_lenet.cpp:60]   --->   Operation 1430 'load' 'Layer2_Neurons_CPU_load_91' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 48 <SV = 47> <Delay = 14.6>
ST_48 : Operation 1431 [1/1] (1.82ns)   --->   "%empty_49 = add i9 %p_cast66, i9 377" [cnn_lenet.cpp:52]   --->   Operation 1431 'add' 'empty_49' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1432 [1/1] (1.73ns)   --->   "%empty_50 = add i10 %p_cast18, i10 546" [cnn_lenet.cpp:52]   --->   Operation 1432 'add' 'empty_50' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1433 [1/1] (0.00ns)   --->   "%bitcast_ln59_36 = bitcast i32 %Layer_Weights_addr_1_read_36" [cnn_lenet.cpp:59]   --->   Operation 1433 'bitcast' 'bitcast_ln59_36' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_48 : Operation 1434 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_37 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1434 'read' 'Layer_Weights_addr_1_read_37' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1435 [2/4] (10.5ns)   --->   "%somme_11 = fadd i32 %somme_10, i32 %mul122_s" [cnn_lenet.cpp:61]   --->   Operation 1435 'fadd' 'somme_11' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1436 [1/2] (12.3ns)   --->   "%mul182_1 = fmul i32 %bitcast_ln59_35, i32 %Layer2_Neurons_CPU_load_35" [cnn_lenet.cpp:64]   --->   Operation 1436 'fmul' 'mul182_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1437 [2/2] (12.3ns)   --->   "%mul82_1_1 = fmul i32 %bitcast_ln59_36, i32 %Layer2_Neurons_CPU_load_36" [cnn_lenet.cpp:59]   --->   Operation 1437 'fmul' 'mul82_1_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1438 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_90 = load i10 %Layer2_Neurons_CPU_addr_90" [cnn_lenet.cpp:59]   --->   Operation 1438 'load' 'Layer2_Neurons_CPU_load_90' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_48 : Operation 1439 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_91 = load i10 %Layer2_Neurons_CPU_addr_91" [cnn_lenet.cpp:60]   --->   Operation 1439 'load' 'Layer2_Neurons_CPU_load_91' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_48 : Operation 1440 [1/1] (1.82ns)   --->   "%add_ln61_15 = add i9 %zext_ln59_2, i9 %empty_49" [cnn_lenet.cpp:61]   --->   Operation 1440 'add' 'add_ln61_15' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1441 [1/1] (0.00ns)   --->   "%zext_ln61_15 = zext i9 %add_ln61_15" [cnn_lenet.cpp:61]   --->   Operation 1441 'zext' 'zext_ln61_15' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_48 : Operation 1442 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_92 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_15" [cnn_lenet.cpp:61]   --->   Operation 1442 'getelementptr' 'Layer2_Neurons_CPU_addr_92' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_48 : Operation 1443 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_92 = load i10 %Layer2_Neurons_CPU_addr_92" [cnn_lenet.cpp:61]   --->   Operation 1443 'load' 'Layer2_Neurons_CPU_load_92' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_48 : Operation 1444 [1/1] (1.73ns)   --->   "%add_ln62_15 = add i10 %zext_ln59_1, i10 %empty_50" [cnn_lenet.cpp:62]   --->   Operation 1444 'add' 'add_ln62_15' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1445 [1/1] (0.00ns)   --->   "%zext_ln62_15 = zext i10 %add_ln62_15" [cnn_lenet.cpp:62]   --->   Operation 1445 'zext' 'zext_ln62_15' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_48 : Operation 1446 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_93 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_15" [cnn_lenet.cpp:62]   --->   Operation 1446 'getelementptr' 'Layer2_Neurons_CPU_addr_93' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_48 : Operation 1447 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_93 = load i10 %Layer2_Neurons_CPU_addr_93" [cnn_lenet.cpp:62]   --->   Operation 1447 'load' 'Layer2_Neurons_CPU_load_93' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 49 <SV = 48> <Delay = 14.6>
ST_49 : Operation 1448 [1/1] (1.73ns)   --->   "%empty_51 = add i10 %p_cast18, i10 715" [cnn_lenet.cpp:52]   --->   Operation 1448 'add' 'empty_51' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1449 [1/1] (1.82ns)   --->   "%empty_52 = add i9 %p_cast66, i9 372" [cnn_lenet.cpp:52]   --->   Operation 1449 'add' 'empty_52' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1450 [1/1] (0.00ns)   --->   "%bitcast_ln59_37 = bitcast i32 %Layer_Weights_addr_1_read_37" [cnn_lenet.cpp:59]   --->   Operation 1450 'bitcast' 'bitcast_ln59_37' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_49 : Operation 1451 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_38 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1451 'read' 'Layer_Weights_addr_1_read_38' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1452 [1/4] (10.5ns)   --->   "%somme_11 = fadd i32 %somme_10, i32 %mul122_s" [cnn_lenet.cpp:61]   --->   Operation 1452 'fadd' 'somme_11' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1453 [1/2] (12.3ns)   --->   "%mul82_1_1 = fmul i32 %bitcast_ln59_36, i32 %Layer2_Neurons_CPU_load_36" [cnn_lenet.cpp:59]   --->   Operation 1453 'fmul' 'mul82_1_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1454 [2/2] (12.3ns)   --->   "%mul102_1_1 = fmul i32 %bitcast_ln59_37, i32 %Layer2_Neurons_CPU_load_37" [cnn_lenet.cpp:60]   --->   Operation 1454 'fmul' 'mul102_1_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1455 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_92 = load i10 %Layer2_Neurons_CPU_addr_92" [cnn_lenet.cpp:61]   --->   Operation 1455 'load' 'Layer2_Neurons_CPU_load_92' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_49 : Operation 1456 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_93 = load i10 %Layer2_Neurons_CPU_addr_93" [cnn_lenet.cpp:62]   --->   Operation 1456 'load' 'Layer2_Neurons_CPU_load_93' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_49 : Operation 1457 [1/1] (1.73ns)   --->   "%add_ln63_15 = add i10 %zext_ln59_1, i10 %empty_51" [cnn_lenet.cpp:63]   --->   Operation 1457 'add' 'add_ln63_15' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1458 [1/1] (0.00ns)   --->   "%zext_ln63_15 = zext i10 %add_ln63_15" [cnn_lenet.cpp:63]   --->   Operation 1458 'zext' 'zext_ln63_15' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_49 : Operation 1459 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_94 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_15" [cnn_lenet.cpp:63]   --->   Operation 1459 'getelementptr' 'Layer2_Neurons_CPU_addr_94' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_49 : Operation 1460 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_94 = load i10 %Layer2_Neurons_CPU_addr_94" [cnn_lenet.cpp:63]   --->   Operation 1460 'load' 'Layer2_Neurons_CPU_load_94' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_49 : Operation 1461 [1/1] (1.82ns)   --->   "%add_ln64_15 = add i9 %zext_ln59_2, i9 %empty_52" [cnn_lenet.cpp:64]   --->   Operation 1461 'add' 'add_ln64_15' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1462 [1/1] (0.00ns)   --->   "%sext_ln64_15 = sext i9 %add_ln64_15" [cnn_lenet.cpp:64]   --->   Operation 1462 'sext' 'sext_ln64_15' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_49 : Operation 1463 [1/1] (0.00ns)   --->   "%zext_ln64_15 = zext i10 %sext_ln64_15" [cnn_lenet.cpp:64]   --->   Operation 1463 'zext' 'zext_ln64_15' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_49 : Operation 1464 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_95 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln64_15" [cnn_lenet.cpp:64]   --->   Operation 1464 'getelementptr' 'Layer2_Neurons_CPU_addr_95' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_49 : Operation 1465 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_95 = load i10 %Layer2_Neurons_CPU_addr_95" [cnn_lenet.cpp:64]   --->   Operation 1465 'load' 'Layer2_Neurons_CPU_load_95' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 50 <SV = 49> <Delay = 14.6>
ST_50 : Operation 1466 [1/1] (0.00ns)   --->   "%bitcast_ln59_38 = bitcast i32 %Layer_Weights_addr_1_read_38" [cnn_lenet.cpp:59]   --->   Operation 1466 'bitcast' 'bitcast_ln59_38' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_50 : Operation 1467 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_39 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1467 'read' 'Layer_Weights_addr_1_read_39' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1468 [4/4] (10.5ns)   --->   "%somme_12 = fadd i32 %somme_11, i32 %mul142_s" [cnn_lenet.cpp:62]   --->   Operation 1468 'fadd' 'somme_12' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1469 [1/2] (12.3ns)   --->   "%mul102_1_1 = fmul i32 %bitcast_ln59_37, i32 %Layer2_Neurons_CPU_load_37" [cnn_lenet.cpp:60]   --->   Operation 1469 'fmul' 'mul102_1_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1470 [2/2] (12.3ns)   --->   "%mul122_1_1 = fmul i32 %bitcast_ln59_38, i32 %Layer2_Neurons_CPU_load_38" [cnn_lenet.cpp:61]   --->   Operation 1470 'fmul' 'mul122_1_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1471 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_94 = load i10 %Layer2_Neurons_CPU_addr_94" [cnn_lenet.cpp:63]   --->   Operation 1471 'load' 'Layer2_Neurons_CPU_load_94' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_50 : Operation 1472 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_95 = load i10 %Layer2_Neurons_CPU_addr_95" [cnn_lenet.cpp:64]   --->   Operation 1472 'load' 'Layer2_Neurons_CPU_load_95' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_50 : Operation 1473 [1/1] (1.91ns)   --->   "%add_ln59_19 = add i8 %zext_ln59_5, i8 %empty_47" [cnn_lenet.cpp:59]   --->   Operation 1473 'add' 'add_ln59_19' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1474 [1/1] (0.00ns)   --->   "%zext_ln59_36 = zext i8 %add_ln59_19" [cnn_lenet.cpp:59]   --->   Operation 1474 'zext' 'zext_ln59_36' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_50 : Operation 1475 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_96 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_36" [cnn_lenet.cpp:59]   --->   Operation 1475 'getelementptr' 'Layer2_Neurons_CPU_addr_96' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_50 : Operation 1476 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_96 = load i10 %Layer2_Neurons_CPU_addr_96" [cnn_lenet.cpp:59]   --->   Operation 1476 'load' 'Layer2_Neurons_CPU_load_96' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_50 : Operation 1477 [1/1] (1.82ns)   --->   "%add_ln60_16 = add i9 %zext_ln59_7, i9 %empty_48" [cnn_lenet.cpp:60]   --->   Operation 1477 'add' 'add_ln60_16' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1478 [1/1] (0.00ns)   --->   "%zext_ln60_16 = zext i9 %add_ln60_16" [cnn_lenet.cpp:60]   --->   Operation 1478 'zext' 'zext_ln60_16' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_50 : Operation 1479 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_97 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_16" [cnn_lenet.cpp:60]   --->   Operation 1479 'getelementptr' 'Layer2_Neurons_CPU_addr_97' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_50 : Operation 1480 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_97 = load i10 %Layer2_Neurons_CPU_addr_97" [cnn_lenet.cpp:60]   --->   Operation 1480 'load' 'Layer2_Neurons_CPU_load_97' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 51 <SV = 50> <Delay = 14.6>
ST_51 : Operation 1481 [1/1] (0.00ns)   --->   "%bitcast_ln59_39 = bitcast i32 %Layer_Weights_addr_1_read_39" [cnn_lenet.cpp:59]   --->   Operation 1481 'bitcast' 'bitcast_ln59_39' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_51 : Operation 1482 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_40 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1482 'read' 'Layer_Weights_addr_1_read_40' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1483 [3/4] (10.5ns)   --->   "%somme_12 = fadd i32 %somme_11, i32 %mul142_s" [cnn_lenet.cpp:62]   --->   Operation 1483 'fadd' 'somme_12' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1484 [1/2] (12.3ns)   --->   "%mul122_1_1 = fmul i32 %bitcast_ln59_38, i32 %Layer2_Neurons_CPU_load_38" [cnn_lenet.cpp:61]   --->   Operation 1484 'fmul' 'mul122_1_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1485 [2/2] (12.3ns)   --->   "%mul142_1_1 = fmul i32 %bitcast_ln59_39, i32 %Layer2_Neurons_CPU_load_39" [cnn_lenet.cpp:62]   --->   Operation 1485 'fmul' 'mul142_1_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1486 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_96 = load i10 %Layer2_Neurons_CPU_addr_96" [cnn_lenet.cpp:59]   --->   Operation 1486 'load' 'Layer2_Neurons_CPU_load_96' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_51 : Operation 1487 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_97 = load i10 %Layer2_Neurons_CPU_addr_97" [cnn_lenet.cpp:60]   --->   Operation 1487 'load' 'Layer2_Neurons_CPU_load_97' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_51 : Operation 1488 [1/1] (1.82ns)   --->   "%add_ln61_16 = add i9 %zext_ln59_7, i9 %empty_49" [cnn_lenet.cpp:61]   --->   Operation 1488 'add' 'add_ln61_16' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1489 [1/1] (0.00ns)   --->   "%zext_ln61_16 = zext i9 %add_ln61_16" [cnn_lenet.cpp:61]   --->   Operation 1489 'zext' 'zext_ln61_16' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_51 : Operation 1490 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_98 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_16" [cnn_lenet.cpp:61]   --->   Operation 1490 'getelementptr' 'Layer2_Neurons_CPU_addr_98' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_51 : Operation 1491 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_98 = load i10 %Layer2_Neurons_CPU_addr_98" [cnn_lenet.cpp:61]   --->   Operation 1491 'load' 'Layer2_Neurons_CPU_load_98' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_51 : Operation 1492 [1/1] (1.73ns)   --->   "%add_ln62_16 = add i10 %zext_ln59_6, i10 %empty_50" [cnn_lenet.cpp:62]   --->   Operation 1492 'add' 'add_ln62_16' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1493 [1/1] (0.00ns)   --->   "%zext_ln62_16 = zext i10 %add_ln62_16" [cnn_lenet.cpp:62]   --->   Operation 1493 'zext' 'zext_ln62_16' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_51 : Operation 1494 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_99 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_16" [cnn_lenet.cpp:62]   --->   Operation 1494 'getelementptr' 'Layer2_Neurons_CPU_addr_99' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_51 : Operation 1495 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_99 = load i10 %Layer2_Neurons_CPU_addr_99" [cnn_lenet.cpp:62]   --->   Operation 1495 'load' 'Layer2_Neurons_CPU_load_99' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 52 <SV = 51> <Delay = 14.6>
ST_52 : Operation 1496 [1/1] (0.00ns)   --->   "%bitcast_ln59_40 = bitcast i32 %Layer_Weights_addr_1_read_40" [cnn_lenet.cpp:59]   --->   Operation 1496 'bitcast' 'bitcast_ln59_40' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_52 : Operation 1497 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_41 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1497 'read' 'Layer_Weights_addr_1_read_41' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1498 [2/4] (10.5ns)   --->   "%somme_12 = fadd i32 %somme_11, i32 %mul142_s" [cnn_lenet.cpp:62]   --->   Operation 1498 'fadd' 'somme_12' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1499 [1/2] (12.3ns)   --->   "%mul142_1_1 = fmul i32 %bitcast_ln59_39, i32 %Layer2_Neurons_CPU_load_39" [cnn_lenet.cpp:62]   --->   Operation 1499 'fmul' 'mul142_1_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1500 [2/2] (12.3ns)   --->   "%mul162_1_1 = fmul i32 %bitcast_ln59_40, i32 %Layer2_Neurons_CPU_load_40" [cnn_lenet.cpp:63]   --->   Operation 1500 'fmul' 'mul162_1_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1501 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_98 = load i10 %Layer2_Neurons_CPU_addr_98" [cnn_lenet.cpp:61]   --->   Operation 1501 'load' 'Layer2_Neurons_CPU_load_98' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_52 : Operation 1502 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_99 = load i10 %Layer2_Neurons_CPU_addr_99" [cnn_lenet.cpp:62]   --->   Operation 1502 'load' 'Layer2_Neurons_CPU_load_99' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_52 : Operation 1503 [1/1] (1.73ns)   --->   "%add_ln63_16 = add i10 %zext_ln59_6, i10 %empty_51" [cnn_lenet.cpp:63]   --->   Operation 1503 'add' 'add_ln63_16' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1504 [1/1] (0.00ns)   --->   "%zext_ln63_16 = zext i10 %add_ln63_16" [cnn_lenet.cpp:63]   --->   Operation 1504 'zext' 'zext_ln63_16' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_52 : Operation 1505 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_100 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_16" [cnn_lenet.cpp:63]   --->   Operation 1505 'getelementptr' 'Layer2_Neurons_CPU_addr_100' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_52 : Operation 1506 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_100 = load i10 %Layer2_Neurons_CPU_addr_100" [cnn_lenet.cpp:63]   --->   Operation 1506 'load' 'Layer2_Neurons_CPU_load_100' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_52 : Operation 1507 [1/1] (1.82ns)   --->   "%add_ln64_16 = add i9 %zext_ln59_7, i9 %empty_52" [cnn_lenet.cpp:64]   --->   Operation 1507 'add' 'add_ln64_16' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1508 [1/1] (0.00ns)   --->   "%sext_ln64_16 = sext i9 %add_ln64_16" [cnn_lenet.cpp:64]   --->   Operation 1508 'sext' 'sext_ln64_16' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_52 : Operation 1509 [1/1] (0.00ns)   --->   "%zext_ln64_16 = zext i10 %sext_ln64_16" [cnn_lenet.cpp:64]   --->   Operation 1509 'zext' 'zext_ln64_16' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_52 : Operation 1510 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_101 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln64_16" [cnn_lenet.cpp:64]   --->   Operation 1510 'getelementptr' 'Layer2_Neurons_CPU_addr_101' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_52 : Operation 1511 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_101 = load i10 %Layer2_Neurons_CPU_addr_101" [cnn_lenet.cpp:64]   --->   Operation 1511 'load' 'Layer2_Neurons_CPU_load_101' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 53 <SV = 52> <Delay = 14.6>
ST_53 : Operation 1512 [1/1] (0.00ns)   --->   "%bitcast_ln59_41 = bitcast i32 %Layer_Weights_addr_1_read_41" [cnn_lenet.cpp:59]   --->   Operation 1512 'bitcast' 'bitcast_ln59_41' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_53 : Operation 1513 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_42 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1513 'read' 'Layer_Weights_addr_1_read_42' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1514 [1/4] (10.5ns)   --->   "%somme_12 = fadd i32 %somme_11, i32 %mul142_s" [cnn_lenet.cpp:62]   --->   Operation 1514 'fadd' 'somme_12' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1515 [1/2] (12.3ns)   --->   "%mul162_1_1 = fmul i32 %bitcast_ln59_40, i32 %Layer2_Neurons_CPU_load_40" [cnn_lenet.cpp:63]   --->   Operation 1515 'fmul' 'mul162_1_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1516 [2/2] (12.3ns)   --->   "%mul182_1_1 = fmul i32 %bitcast_ln59_41, i32 %Layer2_Neurons_CPU_load_41" [cnn_lenet.cpp:64]   --->   Operation 1516 'fmul' 'mul182_1_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1517 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_100 = load i10 %Layer2_Neurons_CPU_addr_100" [cnn_lenet.cpp:63]   --->   Operation 1517 'load' 'Layer2_Neurons_CPU_load_100' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_53 : Operation 1518 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_101 = load i10 %Layer2_Neurons_CPU_addr_101" [cnn_lenet.cpp:64]   --->   Operation 1518 'load' 'Layer2_Neurons_CPU_load_101' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_53 : Operation 1519 [1/1] (1.91ns)   --->   "%add_ln59_20 = add i8 %zext_ln59_10, i8 %empty_47" [cnn_lenet.cpp:59]   --->   Operation 1519 'add' 'add_ln59_20' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1520 [1/1] (0.00ns)   --->   "%zext_ln59_37 = zext i8 %add_ln59_20" [cnn_lenet.cpp:59]   --->   Operation 1520 'zext' 'zext_ln59_37' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_53 : Operation 1521 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_102 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_37" [cnn_lenet.cpp:59]   --->   Operation 1521 'getelementptr' 'Layer2_Neurons_CPU_addr_102' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_53 : Operation 1522 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_102 = load i10 %Layer2_Neurons_CPU_addr_102" [cnn_lenet.cpp:59]   --->   Operation 1522 'load' 'Layer2_Neurons_CPU_load_102' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_53 : Operation 1523 [1/1] (1.82ns)   --->   "%add_ln60_17 = add i9 %zext_ln59_12, i9 %empty_48" [cnn_lenet.cpp:60]   --->   Operation 1523 'add' 'add_ln60_17' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1524 [1/1] (0.00ns)   --->   "%zext_ln60_17 = zext i9 %add_ln60_17" [cnn_lenet.cpp:60]   --->   Operation 1524 'zext' 'zext_ln60_17' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_53 : Operation 1525 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_103 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_17" [cnn_lenet.cpp:60]   --->   Operation 1525 'getelementptr' 'Layer2_Neurons_CPU_addr_103' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_53 : Operation 1526 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_103 = load i10 %Layer2_Neurons_CPU_addr_103" [cnn_lenet.cpp:60]   --->   Operation 1526 'load' 'Layer2_Neurons_CPU_load_103' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 54 <SV = 53> <Delay = 14.6>
ST_54 : Operation 1527 [1/1] (0.00ns)   --->   "%bitcast_ln59_42 = bitcast i32 %Layer_Weights_addr_1_read_42" [cnn_lenet.cpp:59]   --->   Operation 1527 'bitcast' 'bitcast_ln59_42' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_54 : Operation 1528 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_43 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1528 'read' 'Layer_Weights_addr_1_read_43' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1529 [4/4] (10.5ns)   --->   "%somme_13 = fadd i32 %somme_12, i32 %mul162_s" [cnn_lenet.cpp:63]   --->   Operation 1529 'fadd' 'somme_13' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1530 [1/2] (12.3ns)   --->   "%mul182_1_1 = fmul i32 %bitcast_ln59_41, i32 %Layer2_Neurons_CPU_load_41" [cnn_lenet.cpp:64]   --->   Operation 1530 'fmul' 'mul182_1_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1531 [2/2] (12.3ns)   --->   "%mul82_1_2 = fmul i32 %bitcast_ln59_42, i32 %Layer2_Neurons_CPU_load_42" [cnn_lenet.cpp:59]   --->   Operation 1531 'fmul' 'mul82_1_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1532 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_102 = load i10 %Layer2_Neurons_CPU_addr_102" [cnn_lenet.cpp:59]   --->   Operation 1532 'load' 'Layer2_Neurons_CPU_load_102' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_54 : Operation 1533 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_103 = load i10 %Layer2_Neurons_CPU_addr_103" [cnn_lenet.cpp:60]   --->   Operation 1533 'load' 'Layer2_Neurons_CPU_load_103' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_54 : Operation 1534 [1/1] (1.82ns)   --->   "%add_ln61_17 = add i9 %zext_ln59_12, i9 %empty_49" [cnn_lenet.cpp:61]   --->   Operation 1534 'add' 'add_ln61_17' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1535 [1/1] (0.00ns)   --->   "%zext_ln61_17 = zext i9 %add_ln61_17" [cnn_lenet.cpp:61]   --->   Operation 1535 'zext' 'zext_ln61_17' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_54 : Operation 1536 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_104 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_17" [cnn_lenet.cpp:61]   --->   Operation 1536 'getelementptr' 'Layer2_Neurons_CPU_addr_104' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_54 : Operation 1537 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_104 = load i10 %Layer2_Neurons_CPU_addr_104" [cnn_lenet.cpp:61]   --->   Operation 1537 'load' 'Layer2_Neurons_CPU_load_104' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_54 : Operation 1538 [1/1] (1.73ns)   --->   "%add_ln62_17 = add i10 %zext_ln59_11, i10 %empty_50" [cnn_lenet.cpp:62]   --->   Operation 1538 'add' 'add_ln62_17' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1539 [1/1] (0.00ns)   --->   "%zext_ln62_17 = zext i10 %add_ln62_17" [cnn_lenet.cpp:62]   --->   Operation 1539 'zext' 'zext_ln62_17' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_54 : Operation 1540 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_105 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_17" [cnn_lenet.cpp:62]   --->   Operation 1540 'getelementptr' 'Layer2_Neurons_CPU_addr_105' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_54 : Operation 1541 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_105 = load i10 %Layer2_Neurons_CPU_addr_105" [cnn_lenet.cpp:62]   --->   Operation 1541 'load' 'Layer2_Neurons_CPU_load_105' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 55 <SV = 54> <Delay = 14.6>
ST_55 : Operation 1542 [1/1] (0.00ns)   --->   "%bitcast_ln59_43 = bitcast i32 %Layer_Weights_addr_1_read_43" [cnn_lenet.cpp:59]   --->   Operation 1542 'bitcast' 'bitcast_ln59_43' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_55 : Operation 1543 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_44 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1543 'read' 'Layer_Weights_addr_1_read_44' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1544 [3/4] (10.5ns)   --->   "%somme_13 = fadd i32 %somme_12, i32 %mul162_s" [cnn_lenet.cpp:63]   --->   Operation 1544 'fadd' 'somme_13' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1545 [1/2] (12.3ns)   --->   "%mul82_1_2 = fmul i32 %bitcast_ln59_42, i32 %Layer2_Neurons_CPU_load_42" [cnn_lenet.cpp:59]   --->   Operation 1545 'fmul' 'mul82_1_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1546 [2/2] (12.3ns)   --->   "%mul102_1_2 = fmul i32 %bitcast_ln59_43, i32 %Layer2_Neurons_CPU_load_43" [cnn_lenet.cpp:60]   --->   Operation 1546 'fmul' 'mul102_1_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1547 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_104 = load i10 %Layer2_Neurons_CPU_addr_104" [cnn_lenet.cpp:61]   --->   Operation 1547 'load' 'Layer2_Neurons_CPU_load_104' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_55 : Operation 1548 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_105 = load i10 %Layer2_Neurons_CPU_addr_105" [cnn_lenet.cpp:62]   --->   Operation 1548 'load' 'Layer2_Neurons_CPU_load_105' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_55 : Operation 1549 [1/1] (1.73ns)   --->   "%add_ln63_17 = add i10 %zext_ln59_11, i10 %empty_51" [cnn_lenet.cpp:63]   --->   Operation 1549 'add' 'add_ln63_17' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1550 [1/1] (0.00ns)   --->   "%zext_ln63_17 = zext i10 %add_ln63_17" [cnn_lenet.cpp:63]   --->   Operation 1550 'zext' 'zext_ln63_17' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_55 : Operation 1551 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_106 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_17" [cnn_lenet.cpp:63]   --->   Operation 1551 'getelementptr' 'Layer2_Neurons_CPU_addr_106' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_55 : Operation 1552 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_106 = load i10 %Layer2_Neurons_CPU_addr_106" [cnn_lenet.cpp:63]   --->   Operation 1552 'load' 'Layer2_Neurons_CPU_load_106' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_55 : Operation 1553 [1/1] (1.82ns)   --->   "%add_ln64_17 = add i9 %zext_ln59_12, i9 %empty_52" [cnn_lenet.cpp:64]   --->   Operation 1553 'add' 'add_ln64_17' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1554 [1/1] (0.00ns)   --->   "%sext_ln64_17 = sext i9 %add_ln64_17" [cnn_lenet.cpp:64]   --->   Operation 1554 'sext' 'sext_ln64_17' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_55 : Operation 1555 [1/1] (0.00ns)   --->   "%zext_ln64_17 = zext i10 %sext_ln64_17" [cnn_lenet.cpp:64]   --->   Operation 1555 'zext' 'zext_ln64_17' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_55 : Operation 1556 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_107 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln64_17" [cnn_lenet.cpp:64]   --->   Operation 1556 'getelementptr' 'Layer2_Neurons_CPU_addr_107' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_55 : Operation 1557 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_107 = load i10 %Layer2_Neurons_CPU_addr_107" [cnn_lenet.cpp:64]   --->   Operation 1557 'load' 'Layer2_Neurons_CPU_load_107' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 56 <SV = 55> <Delay = 14.6>
ST_56 : Operation 1558 [1/1] (0.00ns)   --->   "%bitcast_ln59_44 = bitcast i32 %Layer_Weights_addr_1_read_44" [cnn_lenet.cpp:59]   --->   Operation 1558 'bitcast' 'bitcast_ln59_44' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_56 : Operation 1559 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_45 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1559 'read' 'Layer_Weights_addr_1_read_45' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1560 [2/4] (10.5ns)   --->   "%somme_13 = fadd i32 %somme_12, i32 %mul162_s" [cnn_lenet.cpp:63]   --->   Operation 1560 'fadd' 'somme_13' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1561 [1/2] (12.3ns)   --->   "%mul102_1_2 = fmul i32 %bitcast_ln59_43, i32 %Layer2_Neurons_CPU_load_43" [cnn_lenet.cpp:60]   --->   Operation 1561 'fmul' 'mul102_1_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1562 [2/2] (12.3ns)   --->   "%mul122_1_2 = fmul i32 %bitcast_ln59_44, i32 %Layer2_Neurons_CPU_load_44" [cnn_lenet.cpp:61]   --->   Operation 1562 'fmul' 'mul122_1_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1563 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_106 = load i10 %Layer2_Neurons_CPU_addr_106" [cnn_lenet.cpp:63]   --->   Operation 1563 'load' 'Layer2_Neurons_CPU_load_106' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_56 : Operation 1564 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_107 = load i10 %Layer2_Neurons_CPU_addr_107" [cnn_lenet.cpp:64]   --->   Operation 1564 'load' 'Layer2_Neurons_CPU_load_107' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_56 : Operation 1565 [1/1] (1.91ns)   --->   "%add_ln59_21 = add i8 %zext_ln59_15, i8 %empty_47" [cnn_lenet.cpp:59]   --->   Operation 1565 'add' 'add_ln59_21' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1566 [1/1] (0.00ns)   --->   "%zext_ln59_38 = zext i8 %add_ln59_21" [cnn_lenet.cpp:59]   --->   Operation 1566 'zext' 'zext_ln59_38' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_56 : Operation 1567 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_108 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_38" [cnn_lenet.cpp:59]   --->   Operation 1567 'getelementptr' 'Layer2_Neurons_CPU_addr_108' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_56 : Operation 1568 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_108 = load i10 %Layer2_Neurons_CPU_addr_108" [cnn_lenet.cpp:59]   --->   Operation 1568 'load' 'Layer2_Neurons_CPU_load_108' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_56 : Operation 1569 [1/1] (1.82ns)   --->   "%add_ln60_18 = add i9 %zext_ln59_17, i9 %empty_48" [cnn_lenet.cpp:60]   --->   Operation 1569 'add' 'add_ln60_18' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1570 [1/1] (0.00ns)   --->   "%zext_ln60_18 = zext i9 %add_ln60_18" [cnn_lenet.cpp:60]   --->   Operation 1570 'zext' 'zext_ln60_18' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_56 : Operation 1571 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_109 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_18" [cnn_lenet.cpp:60]   --->   Operation 1571 'getelementptr' 'Layer2_Neurons_CPU_addr_109' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_56 : Operation 1572 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_109 = load i10 %Layer2_Neurons_CPU_addr_109" [cnn_lenet.cpp:60]   --->   Operation 1572 'load' 'Layer2_Neurons_CPU_load_109' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 57 <SV = 56> <Delay = 14.6>
ST_57 : Operation 1573 [1/1] (0.00ns)   --->   "%bitcast_ln59_45 = bitcast i32 %Layer_Weights_addr_1_read_45" [cnn_lenet.cpp:59]   --->   Operation 1573 'bitcast' 'bitcast_ln59_45' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_57 : Operation 1574 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_46 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1574 'read' 'Layer_Weights_addr_1_read_46' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1575 [1/4] (10.5ns)   --->   "%somme_13 = fadd i32 %somme_12, i32 %mul162_s" [cnn_lenet.cpp:63]   --->   Operation 1575 'fadd' 'somme_13' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1576 [1/2] (12.3ns)   --->   "%mul122_1_2 = fmul i32 %bitcast_ln59_44, i32 %Layer2_Neurons_CPU_load_44" [cnn_lenet.cpp:61]   --->   Operation 1576 'fmul' 'mul122_1_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1577 [2/2] (12.3ns)   --->   "%mul142_1_2 = fmul i32 %bitcast_ln59_45, i32 %Layer2_Neurons_CPU_load_45" [cnn_lenet.cpp:62]   --->   Operation 1577 'fmul' 'mul142_1_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1578 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_108 = load i10 %Layer2_Neurons_CPU_addr_108" [cnn_lenet.cpp:59]   --->   Operation 1578 'load' 'Layer2_Neurons_CPU_load_108' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_57 : Operation 1579 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_109 = load i10 %Layer2_Neurons_CPU_addr_109" [cnn_lenet.cpp:60]   --->   Operation 1579 'load' 'Layer2_Neurons_CPU_load_109' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_57 : Operation 1580 [1/1] (1.82ns)   --->   "%add_ln61_18 = add i9 %zext_ln59_17, i9 %empty_49" [cnn_lenet.cpp:61]   --->   Operation 1580 'add' 'add_ln61_18' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1581 [1/1] (0.00ns)   --->   "%zext_ln61_18 = zext i9 %add_ln61_18" [cnn_lenet.cpp:61]   --->   Operation 1581 'zext' 'zext_ln61_18' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_57 : Operation 1582 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_110 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_18" [cnn_lenet.cpp:61]   --->   Operation 1582 'getelementptr' 'Layer2_Neurons_CPU_addr_110' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_57 : Operation 1583 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_110 = load i10 %Layer2_Neurons_CPU_addr_110" [cnn_lenet.cpp:61]   --->   Operation 1583 'load' 'Layer2_Neurons_CPU_load_110' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_57 : Operation 1584 [1/1] (1.73ns)   --->   "%add_ln62_18 = add i10 %zext_ln59_16, i10 %empty_50" [cnn_lenet.cpp:62]   --->   Operation 1584 'add' 'add_ln62_18' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1585 [1/1] (0.00ns)   --->   "%zext_ln62_18 = zext i10 %add_ln62_18" [cnn_lenet.cpp:62]   --->   Operation 1585 'zext' 'zext_ln62_18' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_57 : Operation 1586 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_111 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_18" [cnn_lenet.cpp:62]   --->   Operation 1586 'getelementptr' 'Layer2_Neurons_CPU_addr_111' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_57 : Operation 1587 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_111 = load i10 %Layer2_Neurons_CPU_addr_111" [cnn_lenet.cpp:62]   --->   Operation 1587 'load' 'Layer2_Neurons_CPU_load_111' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 58 <SV = 57> <Delay = 14.6>
ST_58 : Operation 1588 [1/1] (1.82ns)   --->   "%empty_54 = add i9 %p_cast66, i9 221" [cnn_lenet.cpp:52]   --->   Operation 1588 'add' 'empty_54' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1589 [1/1] (0.00ns)   --->   "%bitcast_ln59_46 = bitcast i32 %Layer_Weights_addr_1_read_46" [cnn_lenet.cpp:59]   --->   Operation 1589 'bitcast' 'bitcast_ln59_46' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_58 : Operation 1590 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_47 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1590 'read' 'Layer_Weights_addr_1_read_47' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1591 [4/4] (10.5ns)   --->   "%somme_14 = fadd i32 %somme_13, i32 %mul182_s" [cnn_lenet.cpp:64]   --->   Operation 1591 'fadd' 'somme_14' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1592 [1/2] (12.3ns)   --->   "%mul142_1_2 = fmul i32 %bitcast_ln59_45, i32 %Layer2_Neurons_CPU_load_45" [cnn_lenet.cpp:62]   --->   Operation 1592 'fmul' 'mul142_1_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1593 [2/2] (12.3ns)   --->   "%mul162_1_2 = fmul i32 %bitcast_ln59_46, i32 %Layer2_Neurons_CPU_load_46" [cnn_lenet.cpp:63]   --->   Operation 1593 'fmul' 'mul162_1_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1594 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_110 = load i10 %Layer2_Neurons_CPU_addr_110" [cnn_lenet.cpp:61]   --->   Operation 1594 'load' 'Layer2_Neurons_CPU_load_110' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_58 : Operation 1595 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_111 = load i10 %Layer2_Neurons_CPU_addr_111" [cnn_lenet.cpp:62]   --->   Operation 1595 'load' 'Layer2_Neurons_CPU_load_111' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_58 : Operation 1596 [1/1] (1.73ns)   --->   "%add_ln63_18 = add i10 %zext_ln59_16, i10 %empty_51" [cnn_lenet.cpp:63]   --->   Operation 1596 'add' 'add_ln63_18' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1597 [1/1] (0.00ns)   --->   "%zext_ln63_18 = zext i10 %add_ln63_18" [cnn_lenet.cpp:63]   --->   Operation 1597 'zext' 'zext_ln63_18' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_58 : Operation 1598 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_112 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_18" [cnn_lenet.cpp:63]   --->   Operation 1598 'getelementptr' 'Layer2_Neurons_CPU_addr_112' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_58 : Operation 1599 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_112 = load i10 %Layer2_Neurons_CPU_addr_112" [cnn_lenet.cpp:63]   --->   Operation 1599 'load' 'Layer2_Neurons_CPU_load_112' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_58 : Operation 1600 [1/1] (1.82ns)   --->   "%add_ln64_18 = add i9 %zext_ln59_17, i9 %empty_52" [cnn_lenet.cpp:64]   --->   Operation 1600 'add' 'add_ln64_18' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1601 [1/1] (0.00ns)   --->   "%sext_ln64_18 = sext i9 %add_ln64_18" [cnn_lenet.cpp:64]   --->   Operation 1601 'sext' 'sext_ln64_18' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_58 : Operation 1602 [1/1] (0.00ns)   --->   "%zext_ln64_18 = zext i10 %sext_ln64_18" [cnn_lenet.cpp:64]   --->   Operation 1602 'zext' 'zext_ln64_18' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_58 : Operation 1603 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_113 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln64_18" [cnn_lenet.cpp:64]   --->   Operation 1603 'getelementptr' 'Layer2_Neurons_CPU_addr_113' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_58 : Operation 1604 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_113 = load i10 %Layer2_Neurons_CPU_addr_113" [cnn_lenet.cpp:64]   --->   Operation 1604 'load' 'Layer2_Neurons_CPU_load_113' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_58 : Operation 1605 [1/1] (1.82ns)   --->   "%add_ln60_19 = add i9 %zext_ln59_22, i9 %empty_48" [cnn_lenet.cpp:60]   --->   Operation 1605 'add' 'add_ln60_19' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1606 [1/1] (1.82ns)   --->   "%add_ln61_19 = add i9 %zext_ln59_22, i9 %empty_49" [cnn_lenet.cpp:61]   --->   Operation 1606 'add' 'add_ln61_19' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1607 [1/1] (1.82ns)   --->   "%add_ln64_19 = add i9 %zext_ln59_22, i9 %empty_52" [cnn_lenet.cpp:64]   --->   Operation 1607 'add' 'add_ln64_19' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1608 [1/1] (1.82ns)   --->   "%add_ln60_20 = add i9 %zext_ln59_2, i9 %empty_54" [cnn_lenet.cpp:60]   --->   Operation 1608 'add' 'add_ln60_20' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1609 [1/1] (1.82ns)   --->   "%add_ln60_21 = add i9 %zext_ln59_7, i9 %empty_54" [cnn_lenet.cpp:60]   --->   Operation 1609 'add' 'add_ln60_21' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1610 [1/1] (1.82ns)   --->   "%add_ln60_22 = add i9 %zext_ln59_12, i9 %empty_54" [cnn_lenet.cpp:60]   --->   Operation 1610 'add' 'add_ln60_22' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1611 [1/1] (1.82ns)   --->   "%add_ln60_23 = add i9 %zext_ln59_17, i9 %empty_54" [cnn_lenet.cpp:60]   --->   Operation 1611 'add' 'add_ln60_23' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1612 [1/1] (1.82ns)   --->   "%add_ln60_24 = add i9 %zext_ln59_22, i9 %empty_54" [cnn_lenet.cpp:60]   --->   Operation 1612 'add' 'add_ln60_24' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 14.6>
ST_59 : Operation 1613 [1/1] (0.00ns)   --->   "%bitcast_ln59_47 = bitcast i32 %Layer_Weights_addr_1_read_47" [cnn_lenet.cpp:59]   --->   Operation 1613 'bitcast' 'bitcast_ln59_47' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_59 : Operation 1614 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_48 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1614 'read' 'Layer_Weights_addr_1_read_48' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1615 [3/4] (10.5ns)   --->   "%somme_14 = fadd i32 %somme_13, i32 %mul182_s" [cnn_lenet.cpp:64]   --->   Operation 1615 'fadd' 'somme_14' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1616 [1/2] (12.3ns)   --->   "%mul162_1_2 = fmul i32 %bitcast_ln59_46, i32 %Layer2_Neurons_CPU_load_46" [cnn_lenet.cpp:63]   --->   Operation 1616 'fmul' 'mul162_1_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1617 [2/2] (12.3ns)   --->   "%mul182_1_2 = fmul i32 %bitcast_ln59_47, i32 %Layer2_Neurons_CPU_load_47" [cnn_lenet.cpp:64]   --->   Operation 1617 'fmul' 'mul182_1_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1618 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_112 = load i10 %Layer2_Neurons_CPU_addr_112" [cnn_lenet.cpp:63]   --->   Operation 1618 'load' 'Layer2_Neurons_CPU_load_112' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_59 : Operation 1619 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_113 = load i10 %Layer2_Neurons_CPU_addr_113" [cnn_lenet.cpp:64]   --->   Operation 1619 'load' 'Layer2_Neurons_CPU_load_113' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_59 : Operation 1620 [1/1] (1.91ns)   --->   "%add_ln59_22 = add i8 %zext_ln59_20, i8 %empty_47" [cnn_lenet.cpp:59]   --->   Operation 1620 'add' 'add_ln59_22' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1621 [1/1] (0.00ns)   --->   "%zext_ln59_39 = zext i8 %add_ln59_22" [cnn_lenet.cpp:59]   --->   Operation 1621 'zext' 'zext_ln59_39' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_59 : Operation 1622 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_114 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_39" [cnn_lenet.cpp:59]   --->   Operation 1622 'getelementptr' 'Layer2_Neurons_CPU_addr_114' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_59 : Operation 1623 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_114 = load i10 %Layer2_Neurons_CPU_addr_114" [cnn_lenet.cpp:59]   --->   Operation 1623 'load' 'Layer2_Neurons_CPU_load_114' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_59 : Operation 1624 [1/1] (0.00ns)   --->   "%zext_ln60_19 = zext i9 %add_ln60_19" [cnn_lenet.cpp:60]   --->   Operation 1624 'zext' 'zext_ln60_19' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_59 : Operation 1625 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_115 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_19" [cnn_lenet.cpp:60]   --->   Operation 1625 'getelementptr' 'Layer2_Neurons_CPU_addr_115' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_59 : Operation 1626 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_115 = load i10 %Layer2_Neurons_CPU_addr_115" [cnn_lenet.cpp:60]   --->   Operation 1626 'load' 'Layer2_Neurons_CPU_load_115' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 60 <SV = 59> <Delay = 14.6>
ST_60 : Operation 1627 [1/1] (0.00ns)   --->   "%bitcast_ln59_48 = bitcast i32 %Layer_Weights_addr_1_read_48" [cnn_lenet.cpp:59]   --->   Operation 1627 'bitcast' 'bitcast_ln59_48' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_60 : Operation 1628 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_49 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1628 'read' 'Layer_Weights_addr_1_read_49' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1629 [2/4] (10.5ns)   --->   "%somme_14 = fadd i32 %somme_13, i32 %mul182_s" [cnn_lenet.cpp:64]   --->   Operation 1629 'fadd' 'somme_14' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1630 [1/2] (12.3ns)   --->   "%mul182_1_2 = fmul i32 %bitcast_ln59_47, i32 %Layer2_Neurons_CPU_load_47" [cnn_lenet.cpp:64]   --->   Operation 1630 'fmul' 'mul182_1_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1631 [2/2] (12.3ns)   --->   "%mul82_1_3 = fmul i32 %bitcast_ln59_48, i32 %Layer2_Neurons_CPU_load_48" [cnn_lenet.cpp:59]   --->   Operation 1631 'fmul' 'mul82_1_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1632 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_114 = load i10 %Layer2_Neurons_CPU_addr_114" [cnn_lenet.cpp:59]   --->   Operation 1632 'load' 'Layer2_Neurons_CPU_load_114' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_60 : Operation 1633 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_115 = load i10 %Layer2_Neurons_CPU_addr_115" [cnn_lenet.cpp:60]   --->   Operation 1633 'load' 'Layer2_Neurons_CPU_load_115' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_60 : Operation 1634 [1/1] (0.00ns)   --->   "%zext_ln61_19 = zext i9 %add_ln61_19" [cnn_lenet.cpp:61]   --->   Operation 1634 'zext' 'zext_ln61_19' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_60 : Operation 1635 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_116 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_19" [cnn_lenet.cpp:61]   --->   Operation 1635 'getelementptr' 'Layer2_Neurons_CPU_addr_116' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_60 : Operation 1636 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_116 = load i10 %Layer2_Neurons_CPU_addr_116" [cnn_lenet.cpp:61]   --->   Operation 1636 'load' 'Layer2_Neurons_CPU_load_116' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_60 : Operation 1637 [1/1] (1.73ns)   --->   "%add_ln62_19 = add i10 %zext_ln59_21, i10 %empty_50" [cnn_lenet.cpp:62]   --->   Operation 1637 'add' 'add_ln62_19' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1638 [1/1] (0.00ns)   --->   "%zext_ln62_19 = zext i10 %add_ln62_19" [cnn_lenet.cpp:62]   --->   Operation 1638 'zext' 'zext_ln62_19' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_60 : Operation 1639 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_117 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_19" [cnn_lenet.cpp:62]   --->   Operation 1639 'getelementptr' 'Layer2_Neurons_CPU_addr_117' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_60 : Operation 1640 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_117 = load i10 %Layer2_Neurons_CPU_addr_117" [cnn_lenet.cpp:62]   --->   Operation 1640 'load' 'Layer2_Neurons_CPU_load_117' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 61 <SV = 60> <Delay = 14.6>
ST_61 : Operation 1641 [1/1] (0.00ns)   --->   "%bitcast_ln59_49 = bitcast i32 %Layer_Weights_addr_1_read_49" [cnn_lenet.cpp:59]   --->   Operation 1641 'bitcast' 'bitcast_ln59_49' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_61 : Operation 1642 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_50 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1642 'read' 'Layer_Weights_addr_1_read_50' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1643 [1/4] (10.5ns)   --->   "%somme_14 = fadd i32 %somme_13, i32 %mul182_s" [cnn_lenet.cpp:64]   --->   Operation 1643 'fadd' 'somme_14' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1644 [1/2] (12.3ns)   --->   "%mul82_1_3 = fmul i32 %bitcast_ln59_48, i32 %Layer2_Neurons_CPU_load_48" [cnn_lenet.cpp:59]   --->   Operation 1644 'fmul' 'mul82_1_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1645 [2/2] (12.3ns)   --->   "%mul102_1_3 = fmul i32 %bitcast_ln59_49, i32 %Layer2_Neurons_CPU_load_49" [cnn_lenet.cpp:60]   --->   Operation 1645 'fmul' 'mul102_1_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1646 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_116 = load i10 %Layer2_Neurons_CPU_addr_116" [cnn_lenet.cpp:61]   --->   Operation 1646 'load' 'Layer2_Neurons_CPU_load_116' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_61 : Operation 1647 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_117 = load i10 %Layer2_Neurons_CPU_addr_117" [cnn_lenet.cpp:62]   --->   Operation 1647 'load' 'Layer2_Neurons_CPU_load_117' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_61 : Operation 1648 [1/1] (1.73ns)   --->   "%add_ln63_19 = add i10 %zext_ln59_21, i10 %empty_51" [cnn_lenet.cpp:63]   --->   Operation 1648 'add' 'add_ln63_19' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1649 [1/1] (0.00ns)   --->   "%zext_ln63_19 = zext i10 %add_ln63_19" [cnn_lenet.cpp:63]   --->   Operation 1649 'zext' 'zext_ln63_19' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_61 : Operation 1650 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_118 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_19" [cnn_lenet.cpp:63]   --->   Operation 1650 'getelementptr' 'Layer2_Neurons_CPU_addr_118' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_61 : Operation 1651 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_118 = load i10 %Layer2_Neurons_CPU_addr_118" [cnn_lenet.cpp:63]   --->   Operation 1651 'load' 'Layer2_Neurons_CPU_load_118' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_61 : Operation 1652 [1/1] (0.00ns)   --->   "%sext_ln64_19 = sext i9 %add_ln64_19" [cnn_lenet.cpp:64]   --->   Operation 1652 'sext' 'sext_ln64_19' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_61 : Operation 1653 [1/1] (0.00ns)   --->   "%zext_ln64_19 = zext i10 %sext_ln64_19" [cnn_lenet.cpp:64]   --->   Operation 1653 'zext' 'zext_ln64_19' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_61 : Operation 1654 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_119 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln64_19" [cnn_lenet.cpp:64]   --->   Operation 1654 'getelementptr' 'Layer2_Neurons_CPU_addr_119' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_61 : Operation 1655 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_119 = load i10 %Layer2_Neurons_CPU_addr_119" [cnn_lenet.cpp:64]   --->   Operation 1655 'load' 'Layer2_Neurons_CPU_load_119' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 62 <SV = 61> <Delay = 14.6>
ST_62 : Operation 1656 [1/1] (1.91ns)   --->   "%empty_53 = add i8 %empty_28, i8 52" [cnn_lenet.cpp:52]   --->   Operation 1656 'add' 'empty_53' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1657 [1/1] (0.00ns)   --->   "%bitcast_ln59_50 = bitcast i32 %Layer_Weights_addr_1_read_50" [cnn_lenet.cpp:59]   --->   Operation 1657 'bitcast' 'bitcast_ln59_50' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_62 : Operation 1658 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_51 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1658 'read' 'Layer_Weights_addr_1_read_51' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 1659 [4/4] (10.5ns)   --->   "%somme_15 = fadd i32 %somme_14, i32 %mul82_5" [cnn_lenet.cpp:59]   --->   Operation 1659 'fadd' 'somme_15' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1660 [1/2] (12.3ns)   --->   "%mul102_1_3 = fmul i32 %bitcast_ln59_49, i32 %Layer2_Neurons_CPU_load_49" [cnn_lenet.cpp:60]   --->   Operation 1660 'fmul' 'mul102_1_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1661 [2/2] (12.3ns)   --->   "%mul122_1_3 = fmul i32 %bitcast_ln59_50, i32 %Layer2_Neurons_CPU_load_50" [cnn_lenet.cpp:61]   --->   Operation 1661 'fmul' 'mul122_1_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1662 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_118 = load i10 %Layer2_Neurons_CPU_addr_118" [cnn_lenet.cpp:63]   --->   Operation 1662 'load' 'Layer2_Neurons_CPU_load_118' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_62 : Operation 1663 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_119 = load i10 %Layer2_Neurons_CPU_addr_119" [cnn_lenet.cpp:64]   --->   Operation 1663 'load' 'Layer2_Neurons_CPU_load_119' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_62 : Operation 1664 [1/1] (1.91ns)   --->   "%add_ln59_23 = add i8 %zext_ln59, i8 %empty_53" [cnn_lenet.cpp:59]   --->   Operation 1664 'add' 'add_ln59_23' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1665 [1/1] (0.00ns)   --->   "%zext_ln59_40 = zext i8 %add_ln59_23" [cnn_lenet.cpp:59]   --->   Operation 1665 'zext' 'zext_ln59_40' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_62 : Operation 1666 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_120 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_40" [cnn_lenet.cpp:59]   --->   Operation 1666 'getelementptr' 'Layer2_Neurons_CPU_addr_120' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_62 : Operation 1667 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_120 = load i10 %Layer2_Neurons_CPU_addr_120" [cnn_lenet.cpp:59]   --->   Operation 1667 'load' 'Layer2_Neurons_CPU_load_120' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_62 : Operation 1668 [1/1] (0.00ns)   --->   "%zext_ln60_20 = zext i9 %add_ln60_20" [cnn_lenet.cpp:60]   --->   Operation 1668 'zext' 'zext_ln60_20' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_62 : Operation 1669 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_121 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_20" [cnn_lenet.cpp:60]   --->   Operation 1669 'getelementptr' 'Layer2_Neurons_CPU_addr_121' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_62 : Operation 1670 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_121 = load i10 %Layer2_Neurons_CPU_addr_121" [cnn_lenet.cpp:60]   --->   Operation 1670 'load' 'Layer2_Neurons_CPU_load_121' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 63 <SV = 62> <Delay = 14.6>
ST_63 : Operation 1671 [1/1] (1.91ns)   --->   "%empty_55 = add i8 %empty_28, i8 134" [cnn_lenet.cpp:52]   --->   Operation 1671 'add' 'empty_55' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1672 [1/1] (1.73ns)   --->   "%empty_56 = add i10 %p_cast18, i10 559" [cnn_lenet.cpp:52]   --->   Operation 1672 'add' 'empty_56' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1673 [1/1] (0.00ns)   --->   "%bitcast_ln59_51 = bitcast i32 %Layer_Weights_addr_1_read_51" [cnn_lenet.cpp:59]   --->   Operation 1673 'bitcast' 'bitcast_ln59_51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_63 : Operation 1674 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_52 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1674 'read' 'Layer_Weights_addr_1_read_52' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 1675 [3/4] (10.5ns)   --->   "%somme_15 = fadd i32 %somme_14, i32 %mul82_5" [cnn_lenet.cpp:59]   --->   Operation 1675 'fadd' 'somme_15' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1676 [1/2] (12.3ns)   --->   "%mul122_1_3 = fmul i32 %bitcast_ln59_50, i32 %Layer2_Neurons_CPU_load_50" [cnn_lenet.cpp:61]   --->   Operation 1676 'fmul' 'mul122_1_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1677 [2/2] (12.3ns)   --->   "%mul142_1_3 = fmul i32 %bitcast_ln59_51, i32 %Layer2_Neurons_CPU_load_51" [cnn_lenet.cpp:62]   --->   Operation 1677 'fmul' 'mul142_1_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1678 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_120 = load i10 %Layer2_Neurons_CPU_addr_120" [cnn_lenet.cpp:59]   --->   Operation 1678 'load' 'Layer2_Neurons_CPU_load_120' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_63 : Operation 1679 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_121 = load i10 %Layer2_Neurons_CPU_addr_121" [cnn_lenet.cpp:60]   --->   Operation 1679 'load' 'Layer2_Neurons_CPU_load_121' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_63 : Operation 1680 [1/1] (1.91ns)   --->   "%add_ln61_20 = add i8 %zext_ln59, i8 %empty_55" [cnn_lenet.cpp:61]   --->   Operation 1680 'add' 'add_ln61_20' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1681 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i8 %add_ln61_20" [cnn_lenet.cpp:61]   --->   Operation 1681 'sext' 'sext_ln61' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_63 : Operation 1682 [1/1] (0.00ns)   --->   "%zext_ln61_20 = zext i9 %sext_ln61" [cnn_lenet.cpp:61]   --->   Operation 1682 'zext' 'zext_ln61_20' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_63 : Operation 1683 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_122 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_20" [cnn_lenet.cpp:61]   --->   Operation 1683 'getelementptr' 'Layer2_Neurons_CPU_addr_122' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_63 : Operation 1684 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_122 = load i10 %Layer2_Neurons_CPU_addr_122" [cnn_lenet.cpp:61]   --->   Operation 1684 'load' 'Layer2_Neurons_CPU_load_122' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_63 : Operation 1685 [1/1] (1.73ns)   --->   "%add_ln62_20 = add i10 %zext_ln59_1, i10 %empty_56" [cnn_lenet.cpp:62]   --->   Operation 1685 'add' 'add_ln62_20' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1686 [1/1] (0.00ns)   --->   "%zext_ln62_20 = zext i10 %add_ln62_20" [cnn_lenet.cpp:62]   --->   Operation 1686 'zext' 'zext_ln62_20' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_63 : Operation 1687 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_123 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_20" [cnn_lenet.cpp:62]   --->   Operation 1687 'getelementptr' 'Layer2_Neurons_CPU_addr_123' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_63 : Operation 1688 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_123 = load i10 %Layer2_Neurons_CPU_addr_123" [cnn_lenet.cpp:62]   --->   Operation 1688 'load' 'Layer2_Neurons_CPU_load_123' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 64 <SV = 63> <Delay = 14.6>
ST_64 : Operation 1689 [1/1] (1.73ns)   --->   "%empty_57 = add i10 %p_cast18, i10 728" [cnn_lenet.cpp:52]   --->   Operation 1689 'add' 'empty_57' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1690 [1/1] (1.91ns)   --->   "%empty_58 = add i8 %empty_28, i8 129" [cnn_lenet.cpp:52]   --->   Operation 1690 'add' 'empty_58' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1691 [1/1] (0.00ns)   --->   "%bitcast_ln59_52 = bitcast i32 %Layer_Weights_addr_1_read_52" [cnn_lenet.cpp:59]   --->   Operation 1691 'bitcast' 'bitcast_ln59_52' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_64 : Operation 1692 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_53 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1692 'read' 'Layer_Weights_addr_1_read_53' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 1693 [2/4] (10.5ns)   --->   "%somme_15 = fadd i32 %somme_14, i32 %mul82_5" [cnn_lenet.cpp:59]   --->   Operation 1693 'fadd' 'somme_15' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1694 [1/2] (12.3ns)   --->   "%mul142_1_3 = fmul i32 %bitcast_ln59_51, i32 %Layer2_Neurons_CPU_load_51" [cnn_lenet.cpp:62]   --->   Operation 1694 'fmul' 'mul142_1_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1695 [2/2] (12.3ns)   --->   "%mul162_1_3 = fmul i32 %bitcast_ln59_52, i32 %Layer2_Neurons_CPU_load_52" [cnn_lenet.cpp:63]   --->   Operation 1695 'fmul' 'mul162_1_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1696 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_122 = load i10 %Layer2_Neurons_CPU_addr_122" [cnn_lenet.cpp:61]   --->   Operation 1696 'load' 'Layer2_Neurons_CPU_load_122' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_64 : Operation 1697 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_123 = load i10 %Layer2_Neurons_CPU_addr_123" [cnn_lenet.cpp:62]   --->   Operation 1697 'load' 'Layer2_Neurons_CPU_load_123' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_64 : Operation 1698 [1/1] (1.73ns)   --->   "%add_ln63_20 = add i10 %zext_ln59_1, i10 %empty_57" [cnn_lenet.cpp:63]   --->   Operation 1698 'add' 'add_ln63_20' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1699 [1/1] (0.00ns)   --->   "%zext_ln63_20 = zext i10 %add_ln63_20" [cnn_lenet.cpp:63]   --->   Operation 1699 'zext' 'zext_ln63_20' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_64 : Operation 1700 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_124 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_20" [cnn_lenet.cpp:63]   --->   Operation 1700 'getelementptr' 'Layer2_Neurons_CPU_addr_124' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_64 : Operation 1701 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_124 = load i10 %Layer2_Neurons_CPU_addr_124" [cnn_lenet.cpp:63]   --->   Operation 1701 'load' 'Layer2_Neurons_CPU_load_124' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_64 : Operation 1702 [1/1] (1.91ns)   --->   "%add_ln64_20 = add i8 %zext_ln59, i8 %empty_58" [cnn_lenet.cpp:64]   --->   Operation 1702 'add' 'add_ln64_20' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1703 [1/1] (0.00ns)   --->   "%sext_ln64_20 = sext i8 %add_ln64_20" [cnn_lenet.cpp:64]   --->   Operation 1703 'sext' 'sext_ln64_20' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_64 : Operation 1704 [1/1] (0.00ns)   --->   "%zext_ln64_20 = zext i10 %sext_ln64_20" [cnn_lenet.cpp:64]   --->   Operation 1704 'zext' 'zext_ln64_20' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_64 : Operation 1705 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_125 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln64_20" [cnn_lenet.cpp:64]   --->   Operation 1705 'getelementptr' 'Layer2_Neurons_CPU_addr_125' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_64 : Operation 1706 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_125 = load i10 %Layer2_Neurons_CPU_addr_125" [cnn_lenet.cpp:64]   --->   Operation 1706 'load' 'Layer2_Neurons_CPU_load_125' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 65 <SV = 64> <Delay = 14.6>
ST_65 : Operation 1707 [1/1] (0.00ns)   --->   "%bitcast_ln59_53 = bitcast i32 %Layer_Weights_addr_1_read_53" [cnn_lenet.cpp:59]   --->   Operation 1707 'bitcast' 'bitcast_ln59_53' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_65 : Operation 1708 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_54 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1708 'read' 'Layer_Weights_addr_1_read_54' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 1709 [1/4] (10.5ns)   --->   "%somme_15 = fadd i32 %somme_14, i32 %mul82_5" [cnn_lenet.cpp:59]   --->   Operation 1709 'fadd' 'somme_15' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1710 [1/2] (12.3ns)   --->   "%mul162_1_3 = fmul i32 %bitcast_ln59_52, i32 %Layer2_Neurons_CPU_load_52" [cnn_lenet.cpp:63]   --->   Operation 1710 'fmul' 'mul162_1_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1711 [2/2] (12.3ns)   --->   "%mul182_1_3 = fmul i32 %bitcast_ln59_53, i32 %Layer2_Neurons_CPU_load_53" [cnn_lenet.cpp:64]   --->   Operation 1711 'fmul' 'mul182_1_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1712 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_124 = load i10 %Layer2_Neurons_CPU_addr_124" [cnn_lenet.cpp:63]   --->   Operation 1712 'load' 'Layer2_Neurons_CPU_load_124' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_65 : Operation 1713 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_125 = load i10 %Layer2_Neurons_CPU_addr_125" [cnn_lenet.cpp:64]   --->   Operation 1713 'load' 'Layer2_Neurons_CPU_load_125' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_65 : Operation 1714 [1/1] (1.91ns)   --->   "%add_ln59_24 = add i8 %zext_ln59_5, i8 %empty_53" [cnn_lenet.cpp:59]   --->   Operation 1714 'add' 'add_ln59_24' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1715 [1/1] (0.00ns)   --->   "%zext_ln59_41 = zext i8 %add_ln59_24" [cnn_lenet.cpp:59]   --->   Operation 1715 'zext' 'zext_ln59_41' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_65 : Operation 1716 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_126 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_41" [cnn_lenet.cpp:59]   --->   Operation 1716 'getelementptr' 'Layer2_Neurons_CPU_addr_126' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_65 : Operation 1717 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_126 = load i10 %Layer2_Neurons_CPU_addr_126" [cnn_lenet.cpp:59]   --->   Operation 1717 'load' 'Layer2_Neurons_CPU_load_126' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_65 : Operation 1718 [1/1] (0.00ns)   --->   "%zext_ln60_21 = zext i9 %add_ln60_21" [cnn_lenet.cpp:60]   --->   Operation 1718 'zext' 'zext_ln60_21' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_65 : Operation 1719 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_127 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_21" [cnn_lenet.cpp:60]   --->   Operation 1719 'getelementptr' 'Layer2_Neurons_CPU_addr_127' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_65 : Operation 1720 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_127 = load i10 %Layer2_Neurons_CPU_addr_127" [cnn_lenet.cpp:60]   --->   Operation 1720 'load' 'Layer2_Neurons_CPU_load_127' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 66 <SV = 65> <Delay = 14.6>
ST_66 : Operation 1721 [1/1] (0.00ns)   --->   "%bitcast_ln59_54 = bitcast i32 %Layer_Weights_addr_1_read_54" [cnn_lenet.cpp:59]   --->   Operation 1721 'bitcast' 'bitcast_ln59_54' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_66 : Operation 1722 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_55 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1722 'read' 'Layer_Weights_addr_1_read_55' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1723 [4/4] (10.5ns)   --->   "%somme_16 = fadd i32 %somme_15, i32 %mul102_5" [cnn_lenet.cpp:60]   --->   Operation 1723 'fadd' 'somme_16' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1724 [1/2] (12.3ns)   --->   "%mul182_1_3 = fmul i32 %bitcast_ln59_53, i32 %Layer2_Neurons_CPU_load_53" [cnn_lenet.cpp:64]   --->   Operation 1724 'fmul' 'mul182_1_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1725 [2/2] (12.3ns)   --->   "%mul82_1_4 = fmul i32 %bitcast_ln59_54, i32 %Layer2_Neurons_CPU_load_54" [cnn_lenet.cpp:59]   --->   Operation 1725 'fmul' 'mul82_1_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1726 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_126 = load i10 %Layer2_Neurons_CPU_addr_126" [cnn_lenet.cpp:59]   --->   Operation 1726 'load' 'Layer2_Neurons_CPU_load_126' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_66 : Operation 1727 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_127 = load i10 %Layer2_Neurons_CPU_addr_127" [cnn_lenet.cpp:60]   --->   Operation 1727 'load' 'Layer2_Neurons_CPU_load_127' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_66 : Operation 1728 [1/1] (1.91ns)   --->   "%add_ln61_21 = add i8 %zext_ln59_5, i8 %empty_55" [cnn_lenet.cpp:61]   --->   Operation 1728 'add' 'add_ln61_21' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1729 [1/1] (0.00ns)   --->   "%sext_ln61_1 = sext i8 %add_ln61_21" [cnn_lenet.cpp:61]   --->   Operation 1729 'sext' 'sext_ln61_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_66 : Operation 1730 [1/1] (0.00ns)   --->   "%zext_ln61_21 = zext i9 %sext_ln61_1" [cnn_lenet.cpp:61]   --->   Operation 1730 'zext' 'zext_ln61_21' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_66 : Operation 1731 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_128 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_21" [cnn_lenet.cpp:61]   --->   Operation 1731 'getelementptr' 'Layer2_Neurons_CPU_addr_128' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_66 : Operation 1732 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_128 = load i10 %Layer2_Neurons_CPU_addr_128" [cnn_lenet.cpp:61]   --->   Operation 1732 'load' 'Layer2_Neurons_CPU_load_128' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_66 : Operation 1733 [1/1] (1.73ns)   --->   "%add_ln62_21 = add i10 %zext_ln59_6, i10 %empty_56" [cnn_lenet.cpp:62]   --->   Operation 1733 'add' 'add_ln62_21' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1734 [1/1] (0.00ns)   --->   "%zext_ln62_21 = zext i10 %add_ln62_21" [cnn_lenet.cpp:62]   --->   Operation 1734 'zext' 'zext_ln62_21' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_66 : Operation 1735 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_129 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_21" [cnn_lenet.cpp:62]   --->   Operation 1735 'getelementptr' 'Layer2_Neurons_CPU_addr_129' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_66 : Operation 1736 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_129 = load i10 %Layer2_Neurons_CPU_addr_129" [cnn_lenet.cpp:62]   --->   Operation 1736 'load' 'Layer2_Neurons_CPU_load_129' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 67 <SV = 66> <Delay = 14.6>
ST_67 : Operation 1737 [1/1] (0.00ns)   --->   "%bitcast_ln59_55 = bitcast i32 %Layer_Weights_addr_1_read_55" [cnn_lenet.cpp:59]   --->   Operation 1737 'bitcast' 'bitcast_ln59_55' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_67 : Operation 1738 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_56 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1738 'read' 'Layer_Weights_addr_1_read_56' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1739 [3/4] (10.5ns)   --->   "%somme_16 = fadd i32 %somme_15, i32 %mul102_5" [cnn_lenet.cpp:60]   --->   Operation 1739 'fadd' 'somme_16' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1740 [1/2] (12.3ns)   --->   "%mul82_1_4 = fmul i32 %bitcast_ln59_54, i32 %Layer2_Neurons_CPU_load_54" [cnn_lenet.cpp:59]   --->   Operation 1740 'fmul' 'mul82_1_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1741 [2/2] (12.3ns)   --->   "%mul102_1_4 = fmul i32 %bitcast_ln59_55, i32 %Layer2_Neurons_CPU_load_55" [cnn_lenet.cpp:60]   --->   Operation 1741 'fmul' 'mul102_1_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1742 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_128 = load i10 %Layer2_Neurons_CPU_addr_128" [cnn_lenet.cpp:61]   --->   Operation 1742 'load' 'Layer2_Neurons_CPU_load_128' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_67 : Operation 1743 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_129 = load i10 %Layer2_Neurons_CPU_addr_129" [cnn_lenet.cpp:62]   --->   Operation 1743 'load' 'Layer2_Neurons_CPU_load_129' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_67 : Operation 1744 [1/1] (1.73ns)   --->   "%add_ln63_21 = add i10 %zext_ln59_6, i10 %empty_57" [cnn_lenet.cpp:63]   --->   Operation 1744 'add' 'add_ln63_21' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1745 [1/1] (0.00ns)   --->   "%zext_ln63_21 = zext i10 %add_ln63_21" [cnn_lenet.cpp:63]   --->   Operation 1745 'zext' 'zext_ln63_21' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_67 : Operation 1746 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_130 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_21" [cnn_lenet.cpp:63]   --->   Operation 1746 'getelementptr' 'Layer2_Neurons_CPU_addr_130' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_67 : Operation 1747 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_130 = load i10 %Layer2_Neurons_CPU_addr_130" [cnn_lenet.cpp:63]   --->   Operation 1747 'load' 'Layer2_Neurons_CPU_load_130' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_67 : Operation 1748 [1/1] (1.91ns)   --->   "%add_ln64_21 = add i8 %zext_ln59_5, i8 %empty_58" [cnn_lenet.cpp:64]   --->   Operation 1748 'add' 'add_ln64_21' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1749 [1/1] (0.00ns)   --->   "%sext_ln64_21 = sext i8 %add_ln64_21" [cnn_lenet.cpp:64]   --->   Operation 1749 'sext' 'sext_ln64_21' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_67 : Operation 1750 [1/1] (0.00ns)   --->   "%zext_ln64_21 = zext i10 %sext_ln64_21" [cnn_lenet.cpp:64]   --->   Operation 1750 'zext' 'zext_ln64_21' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_67 : Operation 1751 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_131 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln64_21" [cnn_lenet.cpp:64]   --->   Operation 1751 'getelementptr' 'Layer2_Neurons_CPU_addr_131' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_67 : Operation 1752 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_131 = load i10 %Layer2_Neurons_CPU_addr_131" [cnn_lenet.cpp:64]   --->   Operation 1752 'load' 'Layer2_Neurons_CPU_load_131' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 68 <SV = 67> <Delay = 14.6>
ST_68 : Operation 1753 [1/1] (0.00ns)   --->   "%bitcast_ln59_56 = bitcast i32 %Layer_Weights_addr_1_read_56" [cnn_lenet.cpp:59]   --->   Operation 1753 'bitcast' 'bitcast_ln59_56' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_68 : Operation 1754 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_57 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1754 'read' 'Layer_Weights_addr_1_read_57' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1755 [2/4] (10.5ns)   --->   "%somme_16 = fadd i32 %somme_15, i32 %mul102_5" [cnn_lenet.cpp:60]   --->   Operation 1755 'fadd' 'somme_16' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1756 [1/2] (12.3ns)   --->   "%mul102_1_4 = fmul i32 %bitcast_ln59_55, i32 %Layer2_Neurons_CPU_load_55" [cnn_lenet.cpp:60]   --->   Operation 1756 'fmul' 'mul102_1_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1757 [2/2] (12.3ns)   --->   "%mul122_1_4 = fmul i32 %bitcast_ln59_56, i32 %Layer2_Neurons_CPU_load_56" [cnn_lenet.cpp:61]   --->   Operation 1757 'fmul' 'mul122_1_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1758 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_130 = load i10 %Layer2_Neurons_CPU_addr_130" [cnn_lenet.cpp:63]   --->   Operation 1758 'load' 'Layer2_Neurons_CPU_load_130' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_68 : Operation 1759 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_131 = load i10 %Layer2_Neurons_CPU_addr_131" [cnn_lenet.cpp:64]   --->   Operation 1759 'load' 'Layer2_Neurons_CPU_load_131' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_68 : Operation 1760 [1/1] (1.91ns)   --->   "%add_ln59_25 = add i8 %zext_ln59_10, i8 %empty_53" [cnn_lenet.cpp:59]   --->   Operation 1760 'add' 'add_ln59_25' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1761 [1/1] (0.00ns)   --->   "%zext_ln59_42 = zext i8 %add_ln59_25" [cnn_lenet.cpp:59]   --->   Operation 1761 'zext' 'zext_ln59_42' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_68 : Operation 1762 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_132 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_42" [cnn_lenet.cpp:59]   --->   Operation 1762 'getelementptr' 'Layer2_Neurons_CPU_addr_132' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_68 : Operation 1763 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_132 = load i10 %Layer2_Neurons_CPU_addr_132" [cnn_lenet.cpp:59]   --->   Operation 1763 'load' 'Layer2_Neurons_CPU_load_132' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_68 : Operation 1764 [1/1] (0.00ns)   --->   "%zext_ln60_22 = zext i9 %add_ln60_22" [cnn_lenet.cpp:60]   --->   Operation 1764 'zext' 'zext_ln60_22' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_68 : Operation 1765 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_133 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_22" [cnn_lenet.cpp:60]   --->   Operation 1765 'getelementptr' 'Layer2_Neurons_CPU_addr_133' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_68 : Operation 1766 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_133 = load i10 %Layer2_Neurons_CPU_addr_133" [cnn_lenet.cpp:60]   --->   Operation 1766 'load' 'Layer2_Neurons_CPU_load_133' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 69 <SV = 68> <Delay = 14.6>
ST_69 : Operation 1767 [1/1] (0.00ns)   --->   "%bitcast_ln59_57 = bitcast i32 %Layer_Weights_addr_1_read_57" [cnn_lenet.cpp:59]   --->   Operation 1767 'bitcast' 'bitcast_ln59_57' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_69 : Operation 1768 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_58 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1768 'read' 'Layer_Weights_addr_1_read_58' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1769 [1/4] (10.5ns)   --->   "%somme_16 = fadd i32 %somme_15, i32 %mul102_5" [cnn_lenet.cpp:60]   --->   Operation 1769 'fadd' 'somme_16' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1770 [1/2] (12.3ns)   --->   "%mul122_1_4 = fmul i32 %bitcast_ln59_56, i32 %Layer2_Neurons_CPU_load_56" [cnn_lenet.cpp:61]   --->   Operation 1770 'fmul' 'mul122_1_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1771 [2/2] (12.3ns)   --->   "%mul142_1_4 = fmul i32 %bitcast_ln59_57, i32 %Layer2_Neurons_CPU_load_57" [cnn_lenet.cpp:62]   --->   Operation 1771 'fmul' 'mul142_1_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1772 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_132 = load i10 %Layer2_Neurons_CPU_addr_132" [cnn_lenet.cpp:59]   --->   Operation 1772 'load' 'Layer2_Neurons_CPU_load_132' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_69 : Operation 1773 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_133 = load i10 %Layer2_Neurons_CPU_addr_133" [cnn_lenet.cpp:60]   --->   Operation 1773 'load' 'Layer2_Neurons_CPU_load_133' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_69 : Operation 1774 [1/1] (1.91ns)   --->   "%add_ln61_22 = add i8 %zext_ln59_10, i8 %empty_55" [cnn_lenet.cpp:61]   --->   Operation 1774 'add' 'add_ln61_22' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1775 [1/1] (0.00ns)   --->   "%sext_ln61_2 = sext i8 %add_ln61_22" [cnn_lenet.cpp:61]   --->   Operation 1775 'sext' 'sext_ln61_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_69 : Operation 1776 [1/1] (0.00ns)   --->   "%zext_ln61_22 = zext i9 %sext_ln61_2" [cnn_lenet.cpp:61]   --->   Operation 1776 'zext' 'zext_ln61_22' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_69 : Operation 1777 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_134 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_22" [cnn_lenet.cpp:61]   --->   Operation 1777 'getelementptr' 'Layer2_Neurons_CPU_addr_134' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_69 : Operation 1778 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_134 = load i10 %Layer2_Neurons_CPU_addr_134" [cnn_lenet.cpp:61]   --->   Operation 1778 'load' 'Layer2_Neurons_CPU_load_134' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_69 : Operation 1779 [1/1] (1.73ns)   --->   "%add_ln62_22 = add i10 %zext_ln59_11, i10 %empty_56" [cnn_lenet.cpp:62]   --->   Operation 1779 'add' 'add_ln62_22' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1780 [1/1] (0.00ns)   --->   "%zext_ln62_22 = zext i10 %add_ln62_22" [cnn_lenet.cpp:62]   --->   Operation 1780 'zext' 'zext_ln62_22' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_69 : Operation 1781 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_135 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_22" [cnn_lenet.cpp:62]   --->   Operation 1781 'getelementptr' 'Layer2_Neurons_CPU_addr_135' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_69 : Operation 1782 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_135 = load i10 %Layer2_Neurons_CPU_addr_135" [cnn_lenet.cpp:62]   --->   Operation 1782 'load' 'Layer2_Neurons_CPU_load_135' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 70 <SV = 69> <Delay = 14.6>
ST_70 : Operation 1783 [1/1] (0.00ns)   --->   "%bitcast_ln59_58 = bitcast i32 %Layer_Weights_addr_1_read_58" [cnn_lenet.cpp:59]   --->   Operation 1783 'bitcast' 'bitcast_ln59_58' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_70 : Operation 1784 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_59 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1784 'read' 'Layer_Weights_addr_1_read_59' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1785 [4/4] (10.5ns)   --->   "%somme_17 = fadd i32 %somme_16, i32 %mul122_5" [cnn_lenet.cpp:61]   --->   Operation 1785 'fadd' 'somme_17' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1786 [1/2] (12.3ns)   --->   "%mul142_1_4 = fmul i32 %bitcast_ln59_57, i32 %Layer2_Neurons_CPU_load_57" [cnn_lenet.cpp:62]   --->   Operation 1786 'fmul' 'mul142_1_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1787 [2/2] (12.3ns)   --->   "%mul162_1_4 = fmul i32 %bitcast_ln59_58, i32 %Layer2_Neurons_CPU_load_58" [cnn_lenet.cpp:63]   --->   Operation 1787 'fmul' 'mul162_1_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1788 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_134 = load i10 %Layer2_Neurons_CPU_addr_134" [cnn_lenet.cpp:61]   --->   Operation 1788 'load' 'Layer2_Neurons_CPU_load_134' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_70 : Operation 1789 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_135 = load i10 %Layer2_Neurons_CPU_addr_135" [cnn_lenet.cpp:62]   --->   Operation 1789 'load' 'Layer2_Neurons_CPU_load_135' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_70 : Operation 1790 [1/1] (1.73ns)   --->   "%add_ln63_22 = add i10 %zext_ln59_11, i10 %empty_57" [cnn_lenet.cpp:63]   --->   Operation 1790 'add' 'add_ln63_22' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1791 [1/1] (0.00ns)   --->   "%zext_ln63_22 = zext i10 %add_ln63_22" [cnn_lenet.cpp:63]   --->   Operation 1791 'zext' 'zext_ln63_22' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_70 : Operation 1792 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_136 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_22" [cnn_lenet.cpp:63]   --->   Operation 1792 'getelementptr' 'Layer2_Neurons_CPU_addr_136' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_70 : Operation 1793 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_136 = load i10 %Layer2_Neurons_CPU_addr_136" [cnn_lenet.cpp:63]   --->   Operation 1793 'load' 'Layer2_Neurons_CPU_load_136' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_70 : Operation 1794 [1/1] (1.91ns)   --->   "%add_ln64_22 = add i8 %zext_ln59_10, i8 %empty_58" [cnn_lenet.cpp:64]   --->   Operation 1794 'add' 'add_ln64_22' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1795 [1/1] (0.00ns)   --->   "%sext_ln64_22 = sext i8 %add_ln64_22" [cnn_lenet.cpp:64]   --->   Operation 1795 'sext' 'sext_ln64_22' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_70 : Operation 1796 [1/1] (0.00ns)   --->   "%zext_ln64_22 = zext i10 %sext_ln64_22" [cnn_lenet.cpp:64]   --->   Operation 1796 'zext' 'zext_ln64_22' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_70 : Operation 1797 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_137 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln64_22" [cnn_lenet.cpp:64]   --->   Operation 1797 'getelementptr' 'Layer2_Neurons_CPU_addr_137' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_70 : Operation 1798 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_137 = load i10 %Layer2_Neurons_CPU_addr_137" [cnn_lenet.cpp:64]   --->   Operation 1798 'load' 'Layer2_Neurons_CPU_load_137' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 71 <SV = 70> <Delay = 14.6>
ST_71 : Operation 1799 [1/1] (0.00ns)   --->   "%bitcast_ln59_59 = bitcast i32 %Layer_Weights_addr_1_read_59" [cnn_lenet.cpp:59]   --->   Operation 1799 'bitcast' 'bitcast_ln59_59' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_71 : Operation 1800 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_60 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1800 'read' 'Layer_Weights_addr_1_read_60' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1801 [3/4] (10.5ns)   --->   "%somme_17 = fadd i32 %somme_16, i32 %mul122_5" [cnn_lenet.cpp:61]   --->   Operation 1801 'fadd' 'somme_17' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1802 [1/2] (12.3ns)   --->   "%mul162_1_4 = fmul i32 %bitcast_ln59_58, i32 %Layer2_Neurons_CPU_load_58" [cnn_lenet.cpp:63]   --->   Operation 1802 'fmul' 'mul162_1_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1803 [2/2] (12.3ns)   --->   "%mul182_1_4 = fmul i32 %bitcast_ln59_59, i32 %Layer2_Neurons_CPU_load_59" [cnn_lenet.cpp:64]   --->   Operation 1803 'fmul' 'mul182_1_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1804 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_136 = load i10 %Layer2_Neurons_CPU_addr_136" [cnn_lenet.cpp:63]   --->   Operation 1804 'load' 'Layer2_Neurons_CPU_load_136' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_71 : Operation 1805 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_137 = load i10 %Layer2_Neurons_CPU_addr_137" [cnn_lenet.cpp:64]   --->   Operation 1805 'load' 'Layer2_Neurons_CPU_load_137' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_71 : Operation 1806 [1/1] (1.91ns)   --->   "%add_ln59_26 = add i8 %zext_ln59_15, i8 %empty_53" [cnn_lenet.cpp:59]   --->   Operation 1806 'add' 'add_ln59_26' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1807 [1/1] (0.00ns)   --->   "%zext_ln59_43 = zext i8 %add_ln59_26" [cnn_lenet.cpp:59]   --->   Operation 1807 'zext' 'zext_ln59_43' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_71 : Operation 1808 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_138 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_43" [cnn_lenet.cpp:59]   --->   Operation 1808 'getelementptr' 'Layer2_Neurons_CPU_addr_138' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_71 : Operation 1809 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_138 = load i10 %Layer2_Neurons_CPU_addr_138" [cnn_lenet.cpp:59]   --->   Operation 1809 'load' 'Layer2_Neurons_CPU_load_138' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_71 : Operation 1810 [1/1] (0.00ns)   --->   "%zext_ln60_23 = zext i9 %add_ln60_23" [cnn_lenet.cpp:60]   --->   Operation 1810 'zext' 'zext_ln60_23' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_71 : Operation 1811 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_139 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_23" [cnn_lenet.cpp:60]   --->   Operation 1811 'getelementptr' 'Layer2_Neurons_CPU_addr_139' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_71 : Operation 1812 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_139 = load i10 %Layer2_Neurons_CPU_addr_139" [cnn_lenet.cpp:60]   --->   Operation 1812 'load' 'Layer2_Neurons_CPU_load_139' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 72 <SV = 71> <Delay = 14.6>
ST_72 : Operation 1813 [1/1] (0.00ns)   --->   "%bitcast_ln59_60 = bitcast i32 %Layer_Weights_addr_1_read_60" [cnn_lenet.cpp:59]   --->   Operation 1813 'bitcast' 'bitcast_ln59_60' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_72 : Operation 1814 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_61 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1814 'read' 'Layer_Weights_addr_1_read_61' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1815 [2/4] (10.5ns)   --->   "%somme_17 = fadd i32 %somme_16, i32 %mul122_5" [cnn_lenet.cpp:61]   --->   Operation 1815 'fadd' 'somme_17' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1816 [1/2] (12.3ns)   --->   "%mul182_1_4 = fmul i32 %bitcast_ln59_59, i32 %Layer2_Neurons_CPU_load_59" [cnn_lenet.cpp:64]   --->   Operation 1816 'fmul' 'mul182_1_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1817 [2/2] (12.3ns)   --->   "%mul82_2 = fmul i32 %bitcast_ln59_60, i32 %Layer2_Neurons_CPU_load_60" [cnn_lenet.cpp:59]   --->   Operation 1817 'fmul' 'mul82_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1818 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_138 = load i10 %Layer2_Neurons_CPU_addr_138" [cnn_lenet.cpp:59]   --->   Operation 1818 'load' 'Layer2_Neurons_CPU_load_138' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_72 : Operation 1819 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_139 = load i10 %Layer2_Neurons_CPU_addr_139" [cnn_lenet.cpp:60]   --->   Operation 1819 'load' 'Layer2_Neurons_CPU_load_139' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_72 : Operation 1820 [1/1] (1.91ns)   --->   "%add_ln61_23 = add i8 %zext_ln59_15, i8 %empty_55" [cnn_lenet.cpp:61]   --->   Operation 1820 'add' 'add_ln61_23' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1821 [1/1] (0.00ns)   --->   "%sext_ln61_3 = sext i8 %add_ln61_23" [cnn_lenet.cpp:61]   --->   Operation 1821 'sext' 'sext_ln61_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_72 : Operation 1822 [1/1] (0.00ns)   --->   "%zext_ln61_23 = zext i9 %sext_ln61_3" [cnn_lenet.cpp:61]   --->   Operation 1822 'zext' 'zext_ln61_23' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_72 : Operation 1823 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_140 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_23" [cnn_lenet.cpp:61]   --->   Operation 1823 'getelementptr' 'Layer2_Neurons_CPU_addr_140' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_72 : Operation 1824 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_140 = load i10 %Layer2_Neurons_CPU_addr_140" [cnn_lenet.cpp:61]   --->   Operation 1824 'load' 'Layer2_Neurons_CPU_load_140' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_72 : Operation 1825 [1/1] (1.73ns)   --->   "%add_ln62_23 = add i10 %zext_ln59_16, i10 %empty_56" [cnn_lenet.cpp:62]   --->   Operation 1825 'add' 'add_ln62_23' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1826 [1/1] (0.00ns)   --->   "%zext_ln62_23 = zext i10 %add_ln62_23" [cnn_lenet.cpp:62]   --->   Operation 1826 'zext' 'zext_ln62_23' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_72 : Operation 1827 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_141 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_23" [cnn_lenet.cpp:62]   --->   Operation 1827 'getelementptr' 'Layer2_Neurons_CPU_addr_141' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_72 : Operation 1828 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_141 = load i10 %Layer2_Neurons_CPU_addr_141" [cnn_lenet.cpp:62]   --->   Operation 1828 'load' 'Layer2_Neurons_CPU_load_141' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_72 : Operation 1829 [1/1] (1.73ns)   --->   "%add_ln63_23 = add i10 %zext_ln59_16, i10 %empty_57" [cnn_lenet.cpp:63]   --->   Operation 1829 'add' 'add_ln63_23' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1830 [1/1] (1.91ns)   --->   "%add_ln64_23 = add i8 %zext_ln59_15, i8 %empty_58" [cnn_lenet.cpp:64]   --->   Operation 1830 'add' 'add_ln64_23' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1831 [1/1] (1.91ns)   --->   "%add_ln59_27 = add i8 %zext_ln59_20, i8 %empty_53" [cnn_lenet.cpp:59]   --->   Operation 1831 'add' 'add_ln59_27' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1832 [1/1] (1.91ns)   --->   "%add_ln61_24 = add i8 %zext_ln59_20, i8 %empty_55" [cnn_lenet.cpp:61]   --->   Operation 1832 'add' 'add_ln61_24' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1833 [1/1] (1.73ns)   --->   "%add_ln62_24 = add i10 %zext_ln59_21, i10 %empty_56" [cnn_lenet.cpp:62]   --->   Operation 1833 'add' 'add_ln62_24' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1834 [1/1] (1.73ns)   --->   "%add_ln63_24 = add i10 %zext_ln59_21, i10 %empty_57" [cnn_lenet.cpp:63]   --->   Operation 1834 'add' 'add_ln63_24' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1835 [1/1] (1.91ns)   --->   "%add_ln64_24 = add i8 %zext_ln59_20, i8 %empty_58" [cnn_lenet.cpp:64]   --->   Operation 1835 'add' 'add_ln64_24' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 14.6>
ST_73 : Operation 1836 [1/1] (0.00ns)   --->   "%bitcast_ln59_61 = bitcast i32 %Layer_Weights_addr_1_read_61" [cnn_lenet.cpp:59]   --->   Operation 1836 'bitcast' 'bitcast_ln59_61' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_73 : Operation 1837 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_62 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1837 'read' 'Layer_Weights_addr_1_read_62' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 1838 [1/4] (10.5ns)   --->   "%somme_17 = fadd i32 %somme_16, i32 %mul122_5" [cnn_lenet.cpp:61]   --->   Operation 1838 'fadd' 'somme_17' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1839 [1/2] (12.3ns)   --->   "%mul82_2 = fmul i32 %bitcast_ln59_60, i32 %Layer2_Neurons_CPU_load_60" [cnn_lenet.cpp:59]   --->   Operation 1839 'fmul' 'mul82_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1840 [2/2] (12.3ns)   --->   "%mul102_2 = fmul i32 %bitcast_ln59_61, i32 %Layer2_Neurons_CPU_load_61" [cnn_lenet.cpp:60]   --->   Operation 1840 'fmul' 'mul102_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1841 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_140 = load i10 %Layer2_Neurons_CPU_addr_140" [cnn_lenet.cpp:61]   --->   Operation 1841 'load' 'Layer2_Neurons_CPU_load_140' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_73 : Operation 1842 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_141 = load i10 %Layer2_Neurons_CPU_addr_141" [cnn_lenet.cpp:62]   --->   Operation 1842 'load' 'Layer2_Neurons_CPU_load_141' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_73 : Operation 1843 [1/1] (0.00ns)   --->   "%zext_ln63_23 = zext i10 %add_ln63_23" [cnn_lenet.cpp:63]   --->   Operation 1843 'zext' 'zext_ln63_23' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_73 : Operation 1844 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_142 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_23" [cnn_lenet.cpp:63]   --->   Operation 1844 'getelementptr' 'Layer2_Neurons_CPU_addr_142' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_73 : Operation 1845 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_142 = load i10 %Layer2_Neurons_CPU_addr_142" [cnn_lenet.cpp:63]   --->   Operation 1845 'load' 'Layer2_Neurons_CPU_load_142' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_73 : Operation 1846 [1/1] (0.00ns)   --->   "%sext_ln64_23 = sext i8 %add_ln64_23" [cnn_lenet.cpp:64]   --->   Operation 1846 'sext' 'sext_ln64_23' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_73 : Operation 1847 [1/1] (0.00ns)   --->   "%zext_ln64_23 = zext i10 %sext_ln64_23" [cnn_lenet.cpp:64]   --->   Operation 1847 'zext' 'zext_ln64_23' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_73 : Operation 1848 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_143 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln64_23" [cnn_lenet.cpp:64]   --->   Operation 1848 'getelementptr' 'Layer2_Neurons_CPU_addr_143' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_73 : Operation 1849 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_143 = load i10 %Layer2_Neurons_CPU_addr_143" [cnn_lenet.cpp:64]   --->   Operation 1849 'load' 'Layer2_Neurons_CPU_load_143' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 74 <SV = 73> <Delay = 14.6>
ST_74 : Operation 1850 [1/1] (0.00ns)   --->   "%bitcast_ln59_62 = bitcast i32 %Layer_Weights_addr_1_read_62" [cnn_lenet.cpp:59]   --->   Operation 1850 'bitcast' 'bitcast_ln59_62' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_74 : Operation 1851 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_63 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1851 'read' 'Layer_Weights_addr_1_read_63' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 1852 [4/4] (10.5ns)   --->   "%somme_18 = fadd i32 %somme_17, i32 %mul142_5" [cnn_lenet.cpp:62]   --->   Operation 1852 'fadd' 'somme_18' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1853 [1/2] (12.3ns)   --->   "%mul102_2 = fmul i32 %bitcast_ln59_61, i32 %Layer2_Neurons_CPU_load_61" [cnn_lenet.cpp:60]   --->   Operation 1853 'fmul' 'mul102_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1854 [2/2] (12.3ns)   --->   "%mul122_2 = fmul i32 %bitcast_ln59_62, i32 %Layer2_Neurons_CPU_load_62" [cnn_lenet.cpp:61]   --->   Operation 1854 'fmul' 'mul122_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1855 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_142 = load i10 %Layer2_Neurons_CPU_addr_142" [cnn_lenet.cpp:63]   --->   Operation 1855 'load' 'Layer2_Neurons_CPU_load_142' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_74 : Operation 1856 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_143 = load i10 %Layer2_Neurons_CPU_addr_143" [cnn_lenet.cpp:64]   --->   Operation 1856 'load' 'Layer2_Neurons_CPU_load_143' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_74 : Operation 1857 [1/1] (0.00ns)   --->   "%zext_ln59_44 = zext i8 %add_ln59_27" [cnn_lenet.cpp:59]   --->   Operation 1857 'zext' 'zext_ln59_44' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_74 : Operation 1858 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_144 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln59_44" [cnn_lenet.cpp:59]   --->   Operation 1858 'getelementptr' 'Layer2_Neurons_CPU_addr_144' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_74 : Operation 1859 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_144 = load i10 %Layer2_Neurons_CPU_addr_144" [cnn_lenet.cpp:59]   --->   Operation 1859 'load' 'Layer2_Neurons_CPU_load_144' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_74 : Operation 1860 [1/1] (0.00ns)   --->   "%zext_ln60_24 = zext i9 %add_ln60_24" [cnn_lenet.cpp:60]   --->   Operation 1860 'zext' 'zext_ln60_24' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_74 : Operation 1861 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_145 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln60_24" [cnn_lenet.cpp:60]   --->   Operation 1861 'getelementptr' 'Layer2_Neurons_CPU_addr_145' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_74 : Operation 1862 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_145 = load i10 %Layer2_Neurons_CPU_addr_145" [cnn_lenet.cpp:60]   --->   Operation 1862 'load' 'Layer2_Neurons_CPU_load_145' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 75 <SV = 74> <Delay = 14.6>
ST_75 : Operation 1863 [1/1] (0.00ns)   --->   "%bitcast_ln59_63 = bitcast i32 %Layer_Weights_addr_1_read_63" [cnn_lenet.cpp:59]   --->   Operation 1863 'bitcast' 'bitcast_ln59_63' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_75 : Operation 1864 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_64 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1864 'read' 'Layer_Weights_addr_1_read_64' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 1865 [3/4] (10.5ns)   --->   "%somme_18 = fadd i32 %somme_17, i32 %mul142_5" [cnn_lenet.cpp:62]   --->   Operation 1865 'fadd' 'somme_18' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1866 [1/2] (12.3ns)   --->   "%mul122_2 = fmul i32 %bitcast_ln59_62, i32 %Layer2_Neurons_CPU_load_62" [cnn_lenet.cpp:61]   --->   Operation 1866 'fmul' 'mul122_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1867 [2/2] (12.3ns)   --->   "%mul142_2 = fmul i32 %bitcast_ln59_63, i32 %Layer2_Neurons_CPU_load_63" [cnn_lenet.cpp:62]   --->   Operation 1867 'fmul' 'mul142_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1868 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_144 = load i10 %Layer2_Neurons_CPU_addr_144" [cnn_lenet.cpp:59]   --->   Operation 1868 'load' 'Layer2_Neurons_CPU_load_144' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_75 : Operation 1869 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_145 = load i10 %Layer2_Neurons_CPU_addr_145" [cnn_lenet.cpp:60]   --->   Operation 1869 'load' 'Layer2_Neurons_CPU_load_145' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_75 : Operation 1870 [1/1] (0.00ns)   --->   "%sext_ln61_4 = sext i8 %add_ln61_24" [cnn_lenet.cpp:61]   --->   Operation 1870 'sext' 'sext_ln61_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_75 : Operation 1871 [1/1] (0.00ns)   --->   "%zext_ln61_24 = zext i9 %sext_ln61_4" [cnn_lenet.cpp:61]   --->   Operation 1871 'zext' 'zext_ln61_24' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_75 : Operation 1872 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_146 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln61_24" [cnn_lenet.cpp:61]   --->   Operation 1872 'getelementptr' 'Layer2_Neurons_CPU_addr_146' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_75 : Operation 1873 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_146 = load i10 %Layer2_Neurons_CPU_addr_146" [cnn_lenet.cpp:61]   --->   Operation 1873 'load' 'Layer2_Neurons_CPU_load_146' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_75 : Operation 1874 [1/1] (0.00ns)   --->   "%zext_ln62_24 = zext i10 %add_ln62_24" [cnn_lenet.cpp:62]   --->   Operation 1874 'zext' 'zext_ln62_24' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_75 : Operation 1875 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_147 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln62_24" [cnn_lenet.cpp:62]   --->   Operation 1875 'getelementptr' 'Layer2_Neurons_CPU_addr_147' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_75 : Operation 1876 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_147 = load i10 %Layer2_Neurons_CPU_addr_147" [cnn_lenet.cpp:62]   --->   Operation 1876 'load' 'Layer2_Neurons_CPU_load_147' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 76 <SV = 75> <Delay = 14.6>
ST_76 : Operation 1877 [1/1] (0.00ns)   --->   "%bitcast_ln59_64 = bitcast i32 %Layer_Weights_addr_1_read_64" [cnn_lenet.cpp:59]   --->   Operation 1877 'bitcast' 'bitcast_ln59_64' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_76 : Operation 1878 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_65 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1878 'read' 'Layer_Weights_addr_1_read_65' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 1879 [2/4] (10.5ns)   --->   "%somme_18 = fadd i32 %somme_17, i32 %mul142_5" [cnn_lenet.cpp:62]   --->   Operation 1879 'fadd' 'somme_18' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1880 [1/2] (12.3ns)   --->   "%mul142_2 = fmul i32 %bitcast_ln59_63, i32 %Layer2_Neurons_CPU_load_63" [cnn_lenet.cpp:62]   --->   Operation 1880 'fmul' 'mul142_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1881 [2/2] (12.3ns)   --->   "%mul162_2 = fmul i32 %bitcast_ln59_64, i32 %Layer2_Neurons_CPU_load_64" [cnn_lenet.cpp:63]   --->   Operation 1881 'fmul' 'mul162_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1882 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_146 = load i10 %Layer2_Neurons_CPU_addr_146" [cnn_lenet.cpp:61]   --->   Operation 1882 'load' 'Layer2_Neurons_CPU_load_146' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_76 : Operation 1883 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_147 = load i10 %Layer2_Neurons_CPU_addr_147" [cnn_lenet.cpp:62]   --->   Operation 1883 'load' 'Layer2_Neurons_CPU_load_147' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_76 : Operation 1884 [1/1] (0.00ns)   --->   "%zext_ln63_24 = zext i10 %add_ln63_24" [cnn_lenet.cpp:63]   --->   Operation 1884 'zext' 'zext_ln63_24' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_76 : Operation 1885 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_148 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln63_24" [cnn_lenet.cpp:63]   --->   Operation 1885 'getelementptr' 'Layer2_Neurons_CPU_addr_148' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_76 : Operation 1886 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_148 = load i10 %Layer2_Neurons_CPU_addr_148" [cnn_lenet.cpp:63]   --->   Operation 1886 'load' 'Layer2_Neurons_CPU_load_148' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_76 : Operation 1887 [1/1] (0.00ns)   --->   "%sext_ln64_24 = sext i8 %add_ln64_24" [cnn_lenet.cpp:64]   --->   Operation 1887 'sext' 'sext_ln64_24' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_76 : Operation 1888 [1/1] (0.00ns)   --->   "%zext_ln64_24 = zext i10 %sext_ln64_24" [cnn_lenet.cpp:64]   --->   Operation 1888 'zext' 'zext_ln64_24' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_76 : Operation 1889 [1/1] (0.00ns)   --->   "%Layer2_Neurons_CPU_addr_149 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln64_24" [cnn_lenet.cpp:64]   --->   Operation 1889 'getelementptr' 'Layer2_Neurons_CPU_addr_149' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_76 : Operation 1890 [2/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_149 = load i10 %Layer2_Neurons_CPU_addr_149" [cnn_lenet.cpp:64]   --->   Operation 1890 'load' 'Layer2_Neurons_CPU_load_149' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 77 <SV = 76> <Delay = 14.6>
ST_77 : Operation 1891 [1/1] (0.00ns)   --->   "%bitcast_ln59_65 = bitcast i32 %Layer_Weights_addr_1_read_65" [cnn_lenet.cpp:59]   --->   Operation 1891 'bitcast' 'bitcast_ln59_65' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_77 : Operation 1892 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_66 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1892 'read' 'Layer_Weights_addr_1_read_66' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 1893 [1/4] (10.5ns)   --->   "%somme_18 = fadd i32 %somme_17, i32 %mul142_5" [cnn_lenet.cpp:62]   --->   Operation 1893 'fadd' 'somme_18' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1894 [1/2] (12.3ns)   --->   "%mul162_2 = fmul i32 %bitcast_ln59_64, i32 %Layer2_Neurons_CPU_load_64" [cnn_lenet.cpp:63]   --->   Operation 1894 'fmul' 'mul162_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1895 [2/2] (12.3ns)   --->   "%mul182_2 = fmul i32 %bitcast_ln59_65, i32 %Layer2_Neurons_CPU_load_65" [cnn_lenet.cpp:64]   --->   Operation 1895 'fmul' 'mul182_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1896 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_148 = load i10 %Layer2_Neurons_CPU_addr_148" [cnn_lenet.cpp:63]   --->   Operation 1896 'load' 'Layer2_Neurons_CPU_load_148' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>
ST_77 : Operation 1897 [1/2] (3.25ns)   --->   "%Layer2_Neurons_CPU_load_149 = load i10 %Layer2_Neurons_CPU_addr_149" [cnn_lenet.cpp:64]   --->   Operation 1897 'load' 'Layer2_Neurons_CPU_load_149' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1014> <RAM>

State 78 <SV = 77> <Delay = 14.6>
ST_78 : Operation 1898 [1/1] (0.00ns)   --->   "%bitcast_ln59_66 = bitcast i32 %Layer_Weights_addr_1_read_66" [cnn_lenet.cpp:59]   --->   Operation 1898 'bitcast' 'bitcast_ln59_66' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_78 : Operation 1899 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_67 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1899 'read' 'Layer_Weights_addr_1_read_67' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 1900 [4/4] (10.5ns)   --->   "%somme_19 = fadd i32 %somme_18, i32 %mul162_5" [cnn_lenet.cpp:63]   --->   Operation 1900 'fadd' 'somme_19' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1901 [1/2] (12.3ns)   --->   "%mul182_2 = fmul i32 %bitcast_ln59_65, i32 %Layer2_Neurons_CPU_load_65" [cnn_lenet.cpp:64]   --->   Operation 1901 'fmul' 'mul182_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1902 [2/2] (12.3ns)   --->   "%mul82_2_1 = fmul i32 %bitcast_ln59_66, i32 %Layer2_Neurons_CPU_load_66" [cnn_lenet.cpp:59]   --->   Operation 1902 'fmul' 'mul82_2_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 14.6>
ST_79 : Operation 1903 [1/1] (0.00ns)   --->   "%bitcast_ln59_67 = bitcast i32 %Layer_Weights_addr_1_read_67" [cnn_lenet.cpp:59]   --->   Operation 1903 'bitcast' 'bitcast_ln59_67' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_79 : Operation 1904 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_68 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1904 'read' 'Layer_Weights_addr_1_read_68' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 1905 [3/4] (10.5ns)   --->   "%somme_19 = fadd i32 %somme_18, i32 %mul162_5" [cnn_lenet.cpp:63]   --->   Operation 1905 'fadd' 'somme_19' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1906 [1/2] (12.3ns)   --->   "%mul82_2_1 = fmul i32 %bitcast_ln59_66, i32 %Layer2_Neurons_CPU_load_66" [cnn_lenet.cpp:59]   --->   Operation 1906 'fmul' 'mul82_2_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1907 [2/2] (12.3ns)   --->   "%mul102_2_1 = fmul i32 %bitcast_ln59_67, i32 %Layer2_Neurons_CPU_load_67" [cnn_lenet.cpp:60]   --->   Operation 1907 'fmul' 'mul102_2_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 14.6>
ST_80 : Operation 1908 [1/1] (0.00ns)   --->   "%bitcast_ln59_68 = bitcast i32 %Layer_Weights_addr_1_read_68" [cnn_lenet.cpp:59]   --->   Operation 1908 'bitcast' 'bitcast_ln59_68' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_80 : Operation 1909 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_69 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1909 'read' 'Layer_Weights_addr_1_read_69' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 1910 [2/4] (10.5ns)   --->   "%somme_19 = fadd i32 %somme_18, i32 %mul162_5" [cnn_lenet.cpp:63]   --->   Operation 1910 'fadd' 'somme_19' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1911 [1/2] (12.3ns)   --->   "%mul102_2_1 = fmul i32 %bitcast_ln59_67, i32 %Layer2_Neurons_CPU_load_67" [cnn_lenet.cpp:60]   --->   Operation 1911 'fmul' 'mul102_2_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1912 [2/2] (12.3ns)   --->   "%mul122_2_1 = fmul i32 %bitcast_ln59_68, i32 %Layer2_Neurons_CPU_load_68" [cnn_lenet.cpp:61]   --->   Operation 1912 'fmul' 'mul122_2_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 14.6>
ST_81 : Operation 1913 [1/1] (0.00ns)   --->   "%bitcast_ln59_69 = bitcast i32 %Layer_Weights_addr_1_read_69" [cnn_lenet.cpp:59]   --->   Operation 1913 'bitcast' 'bitcast_ln59_69' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_81 : Operation 1914 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_70 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1914 'read' 'Layer_Weights_addr_1_read_70' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 1915 [1/4] (10.5ns)   --->   "%somme_19 = fadd i32 %somme_18, i32 %mul162_5" [cnn_lenet.cpp:63]   --->   Operation 1915 'fadd' 'somme_19' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1916 [1/2] (12.3ns)   --->   "%mul122_2_1 = fmul i32 %bitcast_ln59_68, i32 %Layer2_Neurons_CPU_load_68" [cnn_lenet.cpp:61]   --->   Operation 1916 'fmul' 'mul122_2_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1917 [2/2] (12.3ns)   --->   "%mul142_2_1 = fmul i32 %bitcast_ln59_69, i32 %Layer2_Neurons_CPU_load_69" [cnn_lenet.cpp:62]   --->   Operation 1917 'fmul' 'mul142_2_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 14.6>
ST_82 : Operation 1918 [1/1] (0.00ns)   --->   "%bitcast_ln59_70 = bitcast i32 %Layer_Weights_addr_1_read_70" [cnn_lenet.cpp:59]   --->   Operation 1918 'bitcast' 'bitcast_ln59_70' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_82 : Operation 1919 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_71 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1919 'read' 'Layer_Weights_addr_1_read_71' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 1920 [4/4] (10.5ns)   --->   "%somme_20 = fadd i32 %somme_19, i32 %mul182_5" [cnn_lenet.cpp:64]   --->   Operation 1920 'fadd' 'somme_20' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1921 [1/2] (12.3ns)   --->   "%mul142_2_1 = fmul i32 %bitcast_ln59_69, i32 %Layer2_Neurons_CPU_load_69" [cnn_lenet.cpp:62]   --->   Operation 1921 'fmul' 'mul142_2_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1922 [2/2] (12.3ns)   --->   "%mul162_2_1 = fmul i32 %bitcast_ln59_70, i32 %Layer2_Neurons_CPU_load_70" [cnn_lenet.cpp:63]   --->   Operation 1922 'fmul' 'mul162_2_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 14.6>
ST_83 : Operation 1923 [1/1] (0.00ns)   --->   "%bitcast_ln59_71 = bitcast i32 %Layer_Weights_addr_1_read_71" [cnn_lenet.cpp:59]   --->   Operation 1923 'bitcast' 'bitcast_ln59_71' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_83 : Operation 1924 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_72 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1924 'read' 'Layer_Weights_addr_1_read_72' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 1925 [3/4] (10.5ns)   --->   "%somme_20 = fadd i32 %somme_19, i32 %mul182_5" [cnn_lenet.cpp:64]   --->   Operation 1925 'fadd' 'somme_20' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1926 [1/2] (12.3ns)   --->   "%mul162_2_1 = fmul i32 %bitcast_ln59_70, i32 %Layer2_Neurons_CPU_load_70" [cnn_lenet.cpp:63]   --->   Operation 1926 'fmul' 'mul162_2_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1927 [2/2] (12.3ns)   --->   "%mul182_2_1 = fmul i32 %bitcast_ln59_71, i32 %Layer2_Neurons_CPU_load_71" [cnn_lenet.cpp:64]   --->   Operation 1927 'fmul' 'mul182_2_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 14.6>
ST_84 : Operation 1928 [1/1] (0.00ns)   --->   "%bitcast_ln59_72 = bitcast i32 %Layer_Weights_addr_1_read_72" [cnn_lenet.cpp:59]   --->   Operation 1928 'bitcast' 'bitcast_ln59_72' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_84 : Operation 1929 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_73 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1929 'read' 'Layer_Weights_addr_1_read_73' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 1930 [2/4] (10.5ns)   --->   "%somme_20 = fadd i32 %somme_19, i32 %mul182_5" [cnn_lenet.cpp:64]   --->   Operation 1930 'fadd' 'somme_20' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1931 [1/2] (12.3ns)   --->   "%mul182_2_1 = fmul i32 %bitcast_ln59_71, i32 %Layer2_Neurons_CPU_load_71" [cnn_lenet.cpp:64]   --->   Operation 1931 'fmul' 'mul182_2_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1932 [2/2] (12.3ns)   --->   "%mul82_2_2 = fmul i32 %bitcast_ln59_72, i32 %Layer2_Neurons_CPU_load_72" [cnn_lenet.cpp:59]   --->   Operation 1932 'fmul' 'mul82_2_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 14.6>
ST_85 : Operation 1933 [1/1] (0.00ns)   --->   "%bitcast_ln59_73 = bitcast i32 %Layer_Weights_addr_1_read_73" [cnn_lenet.cpp:59]   --->   Operation 1933 'bitcast' 'bitcast_ln59_73' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_85 : Operation 1934 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_74 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1934 'read' 'Layer_Weights_addr_1_read_74' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 1935 [1/4] (10.5ns)   --->   "%somme_20 = fadd i32 %somme_19, i32 %mul182_5" [cnn_lenet.cpp:64]   --->   Operation 1935 'fadd' 'somme_20' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1936 [1/2] (12.3ns)   --->   "%mul82_2_2 = fmul i32 %bitcast_ln59_72, i32 %Layer2_Neurons_CPU_load_72" [cnn_lenet.cpp:59]   --->   Operation 1936 'fmul' 'mul82_2_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1937 [2/2] (12.3ns)   --->   "%mul102_2_2 = fmul i32 %bitcast_ln59_73, i32 %Layer2_Neurons_CPU_load_73" [cnn_lenet.cpp:60]   --->   Operation 1937 'fmul' 'mul102_2_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 14.6>
ST_86 : Operation 1938 [1/1] (0.00ns)   --->   "%bitcast_ln59_74 = bitcast i32 %Layer_Weights_addr_1_read_74" [cnn_lenet.cpp:59]   --->   Operation 1938 'bitcast' 'bitcast_ln59_74' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_86 : Operation 1939 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_75 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1939 'read' 'Layer_Weights_addr_1_read_75' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 1940 [4/4] (10.5ns)   --->   "%somme_21 = fadd i32 %somme_20, i32 %mul82_6" [cnn_lenet.cpp:59]   --->   Operation 1940 'fadd' 'somme_21' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1941 [1/2] (12.3ns)   --->   "%mul102_2_2 = fmul i32 %bitcast_ln59_73, i32 %Layer2_Neurons_CPU_load_73" [cnn_lenet.cpp:60]   --->   Operation 1941 'fmul' 'mul102_2_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1942 [2/2] (12.3ns)   --->   "%mul122_2_2 = fmul i32 %bitcast_ln59_74, i32 %Layer2_Neurons_CPU_load_74" [cnn_lenet.cpp:61]   --->   Operation 1942 'fmul' 'mul122_2_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 14.6>
ST_87 : Operation 1943 [1/1] (0.00ns)   --->   "%bitcast_ln59_75 = bitcast i32 %Layer_Weights_addr_1_read_75" [cnn_lenet.cpp:59]   --->   Operation 1943 'bitcast' 'bitcast_ln59_75' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_87 : Operation 1944 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_76 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1944 'read' 'Layer_Weights_addr_1_read_76' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 1945 [3/4] (10.5ns)   --->   "%somme_21 = fadd i32 %somme_20, i32 %mul82_6" [cnn_lenet.cpp:59]   --->   Operation 1945 'fadd' 'somme_21' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1946 [1/2] (12.3ns)   --->   "%mul122_2_2 = fmul i32 %bitcast_ln59_74, i32 %Layer2_Neurons_CPU_load_74" [cnn_lenet.cpp:61]   --->   Operation 1946 'fmul' 'mul122_2_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1947 [2/2] (12.3ns)   --->   "%mul142_2_2 = fmul i32 %bitcast_ln59_75, i32 %Layer2_Neurons_CPU_load_75" [cnn_lenet.cpp:62]   --->   Operation 1947 'fmul' 'mul142_2_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 14.6>
ST_88 : Operation 1948 [1/1] (0.00ns)   --->   "%bitcast_ln59_76 = bitcast i32 %Layer_Weights_addr_1_read_76" [cnn_lenet.cpp:59]   --->   Operation 1948 'bitcast' 'bitcast_ln59_76' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_88 : Operation 1949 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_77 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1949 'read' 'Layer_Weights_addr_1_read_77' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 1950 [2/4] (10.5ns)   --->   "%somme_21 = fadd i32 %somme_20, i32 %mul82_6" [cnn_lenet.cpp:59]   --->   Operation 1950 'fadd' 'somme_21' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1951 [1/2] (12.3ns)   --->   "%mul142_2_2 = fmul i32 %bitcast_ln59_75, i32 %Layer2_Neurons_CPU_load_75" [cnn_lenet.cpp:62]   --->   Operation 1951 'fmul' 'mul142_2_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1952 [2/2] (12.3ns)   --->   "%mul162_2_2 = fmul i32 %bitcast_ln59_76, i32 %Layer2_Neurons_CPU_load_76" [cnn_lenet.cpp:63]   --->   Operation 1952 'fmul' 'mul162_2_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 14.6>
ST_89 : Operation 1953 [1/1] (0.00ns)   --->   "%bitcast_ln59_77 = bitcast i32 %Layer_Weights_addr_1_read_77" [cnn_lenet.cpp:59]   --->   Operation 1953 'bitcast' 'bitcast_ln59_77' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_89 : Operation 1954 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_78 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1954 'read' 'Layer_Weights_addr_1_read_78' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 1955 [1/4] (10.5ns)   --->   "%somme_21 = fadd i32 %somme_20, i32 %mul82_6" [cnn_lenet.cpp:59]   --->   Operation 1955 'fadd' 'somme_21' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1956 [1/2] (12.3ns)   --->   "%mul162_2_2 = fmul i32 %bitcast_ln59_76, i32 %Layer2_Neurons_CPU_load_76" [cnn_lenet.cpp:63]   --->   Operation 1956 'fmul' 'mul162_2_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1957 [2/2] (12.3ns)   --->   "%mul182_2_2 = fmul i32 %bitcast_ln59_77, i32 %Layer2_Neurons_CPU_load_77" [cnn_lenet.cpp:64]   --->   Operation 1957 'fmul' 'mul182_2_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 14.6>
ST_90 : Operation 1958 [1/1] (0.00ns)   --->   "%bitcast_ln59_78 = bitcast i32 %Layer_Weights_addr_1_read_78" [cnn_lenet.cpp:59]   --->   Operation 1958 'bitcast' 'bitcast_ln59_78' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_90 : Operation 1959 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_79 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1959 'read' 'Layer_Weights_addr_1_read_79' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 1960 [4/4] (10.5ns)   --->   "%somme_22 = fadd i32 %somme_21, i32 %mul102_6" [cnn_lenet.cpp:60]   --->   Operation 1960 'fadd' 'somme_22' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1961 [1/2] (12.3ns)   --->   "%mul182_2_2 = fmul i32 %bitcast_ln59_77, i32 %Layer2_Neurons_CPU_load_77" [cnn_lenet.cpp:64]   --->   Operation 1961 'fmul' 'mul182_2_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1962 [2/2] (12.3ns)   --->   "%mul82_2_3 = fmul i32 %bitcast_ln59_78, i32 %Layer2_Neurons_CPU_load_78" [cnn_lenet.cpp:59]   --->   Operation 1962 'fmul' 'mul82_2_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 14.6>
ST_91 : Operation 1963 [1/1] (0.00ns)   --->   "%bitcast_ln59_79 = bitcast i32 %Layer_Weights_addr_1_read_79" [cnn_lenet.cpp:59]   --->   Operation 1963 'bitcast' 'bitcast_ln59_79' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_91 : Operation 1964 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_80 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1964 'read' 'Layer_Weights_addr_1_read_80' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 1965 [3/4] (10.5ns)   --->   "%somme_22 = fadd i32 %somme_21, i32 %mul102_6" [cnn_lenet.cpp:60]   --->   Operation 1965 'fadd' 'somme_22' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1966 [1/2] (12.3ns)   --->   "%mul82_2_3 = fmul i32 %bitcast_ln59_78, i32 %Layer2_Neurons_CPU_load_78" [cnn_lenet.cpp:59]   --->   Operation 1966 'fmul' 'mul82_2_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1967 [2/2] (12.3ns)   --->   "%mul102_2_3 = fmul i32 %bitcast_ln59_79, i32 %Layer2_Neurons_CPU_load_79" [cnn_lenet.cpp:60]   --->   Operation 1967 'fmul' 'mul102_2_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 14.6>
ST_92 : Operation 1968 [1/1] (0.00ns)   --->   "%bitcast_ln59_80 = bitcast i32 %Layer_Weights_addr_1_read_80" [cnn_lenet.cpp:59]   --->   Operation 1968 'bitcast' 'bitcast_ln59_80' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_92 : Operation 1969 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_81 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1969 'read' 'Layer_Weights_addr_1_read_81' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 1970 [2/4] (10.5ns)   --->   "%somme_22 = fadd i32 %somme_21, i32 %mul102_6" [cnn_lenet.cpp:60]   --->   Operation 1970 'fadd' 'somme_22' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1971 [1/2] (12.3ns)   --->   "%mul102_2_3 = fmul i32 %bitcast_ln59_79, i32 %Layer2_Neurons_CPU_load_79" [cnn_lenet.cpp:60]   --->   Operation 1971 'fmul' 'mul102_2_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1972 [2/2] (12.3ns)   --->   "%mul122_2_3 = fmul i32 %bitcast_ln59_80, i32 %Layer2_Neurons_CPU_load_80" [cnn_lenet.cpp:61]   --->   Operation 1972 'fmul' 'mul122_2_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 14.6>
ST_93 : Operation 1973 [1/1] (0.00ns)   --->   "%bitcast_ln59_81 = bitcast i32 %Layer_Weights_addr_1_read_81" [cnn_lenet.cpp:59]   --->   Operation 1973 'bitcast' 'bitcast_ln59_81' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_93 : Operation 1974 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_82 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1974 'read' 'Layer_Weights_addr_1_read_82' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 1975 [1/4] (10.5ns)   --->   "%somme_22 = fadd i32 %somme_21, i32 %mul102_6" [cnn_lenet.cpp:60]   --->   Operation 1975 'fadd' 'somme_22' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1976 [1/2] (12.3ns)   --->   "%mul122_2_3 = fmul i32 %bitcast_ln59_80, i32 %Layer2_Neurons_CPU_load_80" [cnn_lenet.cpp:61]   --->   Operation 1976 'fmul' 'mul122_2_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1977 [2/2] (12.3ns)   --->   "%mul142_2_3 = fmul i32 %bitcast_ln59_81, i32 %Layer2_Neurons_CPU_load_81" [cnn_lenet.cpp:62]   --->   Operation 1977 'fmul' 'mul142_2_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 14.6>
ST_94 : Operation 1978 [1/1] (0.00ns)   --->   "%bitcast_ln59_82 = bitcast i32 %Layer_Weights_addr_1_read_82" [cnn_lenet.cpp:59]   --->   Operation 1978 'bitcast' 'bitcast_ln59_82' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_94 : Operation 1979 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_83 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1979 'read' 'Layer_Weights_addr_1_read_83' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 1980 [4/4] (10.5ns)   --->   "%somme_23 = fadd i32 %somme_22, i32 %mul122_6" [cnn_lenet.cpp:61]   --->   Operation 1980 'fadd' 'somme_23' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1981 [1/2] (12.3ns)   --->   "%mul142_2_3 = fmul i32 %bitcast_ln59_81, i32 %Layer2_Neurons_CPU_load_81" [cnn_lenet.cpp:62]   --->   Operation 1981 'fmul' 'mul142_2_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1982 [2/2] (12.3ns)   --->   "%mul162_2_3 = fmul i32 %bitcast_ln59_82, i32 %Layer2_Neurons_CPU_load_82" [cnn_lenet.cpp:63]   --->   Operation 1982 'fmul' 'mul162_2_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 14.6>
ST_95 : Operation 1983 [1/1] (0.00ns)   --->   "%bitcast_ln59_83 = bitcast i32 %Layer_Weights_addr_1_read_83" [cnn_lenet.cpp:59]   --->   Operation 1983 'bitcast' 'bitcast_ln59_83' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_95 : Operation 1984 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_84 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1984 'read' 'Layer_Weights_addr_1_read_84' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 1985 [3/4] (10.5ns)   --->   "%somme_23 = fadd i32 %somme_22, i32 %mul122_6" [cnn_lenet.cpp:61]   --->   Operation 1985 'fadd' 'somme_23' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1986 [1/2] (12.3ns)   --->   "%mul162_2_3 = fmul i32 %bitcast_ln59_82, i32 %Layer2_Neurons_CPU_load_82" [cnn_lenet.cpp:63]   --->   Operation 1986 'fmul' 'mul162_2_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1987 [2/2] (12.3ns)   --->   "%mul182_2_3 = fmul i32 %bitcast_ln59_83, i32 %Layer2_Neurons_CPU_load_83" [cnn_lenet.cpp:64]   --->   Operation 1987 'fmul' 'mul182_2_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 14.6>
ST_96 : Operation 1988 [1/1] (0.00ns)   --->   "%bitcast_ln59_84 = bitcast i32 %Layer_Weights_addr_1_read_84" [cnn_lenet.cpp:59]   --->   Operation 1988 'bitcast' 'bitcast_ln59_84' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_96 : Operation 1989 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_85 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1989 'read' 'Layer_Weights_addr_1_read_85' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 1990 [2/4] (10.5ns)   --->   "%somme_23 = fadd i32 %somme_22, i32 %mul122_6" [cnn_lenet.cpp:61]   --->   Operation 1990 'fadd' 'somme_23' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1991 [1/2] (12.3ns)   --->   "%mul182_2_3 = fmul i32 %bitcast_ln59_83, i32 %Layer2_Neurons_CPU_load_83" [cnn_lenet.cpp:64]   --->   Operation 1991 'fmul' 'mul182_2_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1992 [2/2] (12.3ns)   --->   "%mul82_2_4 = fmul i32 %bitcast_ln59_84, i32 %Layer2_Neurons_CPU_load_84" [cnn_lenet.cpp:59]   --->   Operation 1992 'fmul' 'mul82_2_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 14.6>
ST_97 : Operation 1993 [1/1] (0.00ns)   --->   "%bitcast_ln59_85 = bitcast i32 %Layer_Weights_addr_1_read_85" [cnn_lenet.cpp:59]   --->   Operation 1993 'bitcast' 'bitcast_ln59_85' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_97 : Operation 1994 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_86 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1994 'read' 'Layer_Weights_addr_1_read_86' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 1995 [1/4] (10.5ns)   --->   "%somme_23 = fadd i32 %somme_22, i32 %mul122_6" [cnn_lenet.cpp:61]   --->   Operation 1995 'fadd' 'somme_23' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1996 [1/2] (12.3ns)   --->   "%mul82_2_4 = fmul i32 %bitcast_ln59_84, i32 %Layer2_Neurons_CPU_load_84" [cnn_lenet.cpp:59]   --->   Operation 1996 'fmul' 'mul82_2_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1997 [2/2] (12.3ns)   --->   "%mul102_2_4 = fmul i32 %bitcast_ln59_85, i32 %Layer2_Neurons_CPU_load_85" [cnn_lenet.cpp:60]   --->   Operation 1997 'fmul' 'mul102_2_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 14.6>
ST_98 : Operation 1998 [1/1] (0.00ns)   --->   "%bitcast_ln59_86 = bitcast i32 %Layer_Weights_addr_1_read_86" [cnn_lenet.cpp:59]   --->   Operation 1998 'bitcast' 'bitcast_ln59_86' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_98 : Operation 1999 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_87 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 1999 'read' 'Layer_Weights_addr_1_read_87' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 2000 [4/4] (10.5ns)   --->   "%somme_24 = fadd i32 %somme_23, i32 %mul142_6" [cnn_lenet.cpp:62]   --->   Operation 2000 'fadd' 'somme_24' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2001 [1/2] (12.3ns)   --->   "%mul102_2_4 = fmul i32 %bitcast_ln59_85, i32 %Layer2_Neurons_CPU_load_85" [cnn_lenet.cpp:60]   --->   Operation 2001 'fmul' 'mul102_2_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2002 [2/2] (12.3ns)   --->   "%mul122_2_4 = fmul i32 %bitcast_ln59_86, i32 %Layer2_Neurons_CPU_load_86" [cnn_lenet.cpp:61]   --->   Operation 2002 'fmul' 'mul122_2_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 14.6>
ST_99 : Operation 2003 [1/1] (0.00ns)   --->   "%bitcast_ln59_87 = bitcast i32 %Layer_Weights_addr_1_read_87" [cnn_lenet.cpp:59]   --->   Operation 2003 'bitcast' 'bitcast_ln59_87' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_99 : Operation 2004 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_88 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2004 'read' 'Layer_Weights_addr_1_read_88' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 2005 [3/4] (10.5ns)   --->   "%somme_24 = fadd i32 %somme_23, i32 %mul142_6" [cnn_lenet.cpp:62]   --->   Operation 2005 'fadd' 'somme_24' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2006 [1/2] (12.3ns)   --->   "%mul122_2_4 = fmul i32 %bitcast_ln59_86, i32 %Layer2_Neurons_CPU_load_86" [cnn_lenet.cpp:61]   --->   Operation 2006 'fmul' 'mul122_2_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2007 [2/2] (12.3ns)   --->   "%mul142_2_4 = fmul i32 %bitcast_ln59_87, i32 %Layer2_Neurons_CPU_load_87" [cnn_lenet.cpp:62]   --->   Operation 2007 'fmul' 'mul142_2_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 14.6>
ST_100 : Operation 2008 [1/1] (0.00ns)   --->   "%bitcast_ln59_88 = bitcast i32 %Layer_Weights_addr_1_read_88" [cnn_lenet.cpp:59]   --->   Operation 2008 'bitcast' 'bitcast_ln59_88' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_100 : Operation 2009 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_89 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2009 'read' 'Layer_Weights_addr_1_read_89' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 2010 [2/4] (10.5ns)   --->   "%somme_24 = fadd i32 %somme_23, i32 %mul142_6" [cnn_lenet.cpp:62]   --->   Operation 2010 'fadd' 'somme_24' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2011 [1/2] (12.3ns)   --->   "%mul142_2_4 = fmul i32 %bitcast_ln59_87, i32 %Layer2_Neurons_CPU_load_87" [cnn_lenet.cpp:62]   --->   Operation 2011 'fmul' 'mul142_2_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2012 [2/2] (12.3ns)   --->   "%mul162_2_4 = fmul i32 %bitcast_ln59_88, i32 %Layer2_Neurons_CPU_load_88" [cnn_lenet.cpp:63]   --->   Operation 2012 'fmul' 'mul162_2_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 14.6>
ST_101 : Operation 2013 [1/1] (0.00ns)   --->   "%bitcast_ln59_89 = bitcast i32 %Layer_Weights_addr_1_read_89" [cnn_lenet.cpp:59]   --->   Operation 2013 'bitcast' 'bitcast_ln59_89' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_101 : Operation 2014 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_90 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2014 'read' 'Layer_Weights_addr_1_read_90' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 2015 [1/4] (10.5ns)   --->   "%somme_24 = fadd i32 %somme_23, i32 %mul142_6" [cnn_lenet.cpp:62]   --->   Operation 2015 'fadd' 'somme_24' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2016 [1/2] (12.3ns)   --->   "%mul162_2_4 = fmul i32 %bitcast_ln59_88, i32 %Layer2_Neurons_CPU_load_88" [cnn_lenet.cpp:63]   --->   Operation 2016 'fmul' 'mul162_2_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2017 [2/2] (12.3ns)   --->   "%mul182_2_4 = fmul i32 %bitcast_ln59_89, i32 %Layer2_Neurons_CPU_load_89" [cnn_lenet.cpp:64]   --->   Operation 2017 'fmul' 'mul182_2_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 14.6>
ST_102 : Operation 2018 [1/1] (0.00ns)   --->   "%bitcast_ln59_90 = bitcast i32 %Layer_Weights_addr_1_read_90" [cnn_lenet.cpp:59]   --->   Operation 2018 'bitcast' 'bitcast_ln59_90' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_102 : Operation 2019 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_91 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2019 'read' 'Layer_Weights_addr_1_read_91' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 2020 [4/4] (10.5ns)   --->   "%somme_25 = fadd i32 %somme_24, i32 %mul162_6" [cnn_lenet.cpp:63]   --->   Operation 2020 'fadd' 'somme_25' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2021 [1/2] (12.3ns)   --->   "%mul182_2_4 = fmul i32 %bitcast_ln59_89, i32 %Layer2_Neurons_CPU_load_89" [cnn_lenet.cpp:64]   --->   Operation 2021 'fmul' 'mul182_2_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2022 [2/2] (12.3ns)   --->   "%mul82_3 = fmul i32 %bitcast_ln59_90, i32 %Layer2_Neurons_CPU_load_90" [cnn_lenet.cpp:59]   --->   Operation 2022 'fmul' 'mul82_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 14.6>
ST_103 : Operation 2023 [1/1] (0.00ns)   --->   "%bitcast_ln59_91 = bitcast i32 %Layer_Weights_addr_1_read_91" [cnn_lenet.cpp:59]   --->   Operation 2023 'bitcast' 'bitcast_ln59_91' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_103 : Operation 2024 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_92 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2024 'read' 'Layer_Weights_addr_1_read_92' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 2025 [3/4] (10.5ns)   --->   "%somme_25 = fadd i32 %somme_24, i32 %mul162_6" [cnn_lenet.cpp:63]   --->   Operation 2025 'fadd' 'somme_25' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2026 [1/2] (12.3ns)   --->   "%mul82_3 = fmul i32 %bitcast_ln59_90, i32 %Layer2_Neurons_CPU_load_90" [cnn_lenet.cpp:59]   --->   Operation 2026 'fmul' 'mul82_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2027 [2/2] (12.3ns)   --->   "%mul102_3 = fmul i32 %bitcast_ln59_91, i32 %Layer2_Neurons_CPU_load_91" [cnn_lenet.cpp:60]   --->   Operation 2027 'fmul' 'mul102_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 14.6>
ST_104 : Operation 2028 [1/1] (0.00ns)   --->   "%bitcast_ln59_92 = bitcast i32 %Layer_Weights_addr_1_read_92" [cnn_lenet.cpp:59]   --->   Operation 2028 'bitcast' 'bitcast_ln59_92' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_104 : Operation 2029 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_93 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2029 'read' 'Layer_Weights_addr_1_read_93' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 2030 [2/4] (10.5ns)   --->   "%somme_25 = fadd i32 %somme_24, i32 %mul162_6" [cnn_lenet.cpp:63]   --->   Operation 2030 'fadd' 'somme_25' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2031 [1/2] (12.3ns)   --->   "%mul102_3 = fmul i32 %bitcast_ln59_91, i32 %Layer2_Neurons_CPU_load_91" [cnn_lenet.cpp:60]   --->   Operation 2031 'fmul' 'mul102_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2032 [2/2] (12.3ns)   --->   "%mul122_3 = fmul i32 %bitcast_ln59_92, i32 %Layer2_Neurons_CPU_load_92" [cnn_lenet.cpp:61]   --->   Operation 2032 'fmul' 'mul122_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 14.6>
ST_105 : Operation 2033 [1/1] (0.00ns)   --->   "%bitcast_ln59_93 = bitcast i32 %Layer_Weights_addr_1_read_93" [cnn_lenet.cpp:59]   --->   Operation 2033 'bitcast' 'bitcast_ln59_93' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_105 : Operation 2034 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_94 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2034 'read' 'Layer_Weights_addr_1_read_94' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 2035 [1/4] (10.5ns)   --->   "%somme_25 = fadd i32 %somme_24, i32 %mul162_6" [cnn_lenet.cpp:63]   --->   Operation 2035 'fadd' 'somme_25' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2036 [1/2] (12.3ns)   --->   "%mul122_3 = fmul i32 %bitcast_ln59_92, i32 %Layer2_Neurons_CPU_load_92" [cnn_lenet.cpp:61]   --->   Operation 2036 'fmul' 'mul122_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2037 [2/2] (12.3ns)   --->   "%mul142_3 = fmul i32 %bitcast_ln59_93, i32 %Layer2_Neurons_CPU_load_93" [cnn_lenet.cpp:62]   --->   Operation 2037 'fmul' 'mul142_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 14.6>
ST_106 : Operation 2038 [1/1] (0.00ns)   --->   "%bitcast_ln59_94 = bitcast i32 %Layer_Weights_addr_1_read_94" [cnn_lenet.cpp:59]   --->   Operation 2038 'bitcast' 'bitcast_ln59_94' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_106 : Operation 2039 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_95 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2039 'read' 'Layer_Weights_addr_1_read_95' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 2040 [4/4] (10.5ns)   --->   "%somme_26 = fadd i32 %somme_25, i32 %mul182_6" [cnn_lenet.cpp:64]   --->   Operation 2040 'fadd' 'somme_26' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2041 [1/2] (12.3ns)   --->   "%mul142_3 = fmul i32 %bitcast_ln59_93, i32 %Layer2_Neurons_CPU_load_93" [cnn_lenet.cpp:62]   --->   Operation 2041 'fmul' 'mul142_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2042 [2/2] (12.3ns)   --->   "%mul162_3 = fmul i32 %bitcast_ln59_94, i32 %Layer2_Neurons_CPU_load_94" [cnn_lenet.cpp:63]   --->   Operation 2042 'fmul' 'mul162_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 14.6>
ST_107 : Operation 2043 [1/1] (0.00ns)   --->   "%bitcast_ln59_95 = bitcast i32 %Layer_Weights_addr_1_read_95" [cnn_lenet.cpp:59]   --->   Operation 2043 'bitcast' 'bitcast_ln59_95' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_107 : Operation 2044 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_96 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2044 'read' 'Layer_Weights_addr_1_read_96' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 2045 [3/4] (10.5ns)   --->   "%somme_26 = fadd i32 %somme_25, i32 %mul182_6" [cnn_lenet.cpp:64]   --->   Operation 2045 'fadd' 'somme_26' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2046 [1/2] (12.3ns)   --->   "%mul162_3 = fmul i32 %bitcast_ln59_94, i32 %Layer2_Neurons_CPU_load_94" [cnn_lenet.cpp:63]   --->   Operation 2046 'fmul' 'mul162_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2047 [2/2] (12.3ns)   --->   "%mul182_3 = fmul i32 %bitcast_ln59_95, i32 %Layer2_Neurons_CPU_load_95" [cnn_lenet.cpp:64]   --->   Operation 2047 'fmul' 'mul182_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 14.6>
ST_108 : Operation 2048 [1/1] (0.00ns)   --->   "%bitcast_ln59_96 = bitcast i32 %Layer_Weights_addr_1_read_96" [cnn_lenet.cpp:59]   --->   Operation 2048 'bitcast' 'bitcast_ln59_96' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_108 : Operation 2049 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_97 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2049 'read' 'Layer_Weights_addr_1_read_97' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 2050 [2/4] (10.5ns)   --->   "%somme_26 = fadd i32 %somme_25, i32 %mul182_6" [cnn_lenet.cpp:64]   --->   Operation 2050 'fadd' 'somme_26' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2051 [1/2] (12.3ns)   --->   "%mul182_3 = fmul i32 %bitcast_ln59_95, i32 %Layer2_Neurons_CPU_load_95" [cnn_lenet.cpp:64]   --->   Operation 2051 'fmul' 'mul182_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2052 [2/2] (12.3ns)   --->   "%mul82_3_1 = fmul i32 %bitcast_ln59_96, i32 %Layer2_Neurons_CPU_load_96" [cnn_lenet.cpp:59]   --->   Operation 2052 'fmul' 'mul82_3_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 14.6>
ST_109 : Operation 2053 [1/1] (0.00ns)   --->   "%bitcast_ln59_97 = bitcast i32 %Layer_Weights_addr_1_read_97" [cnn_lenet.cpp:59]   --->   Operation 2053 'bitcast' 'bitcast_ln59_97' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_109 : Operation 2054 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_98 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2054 'read' 'Layer_Weights_addr_1_read_98' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 2055 [1/4] (10.5ns)   --->   "%somme_26 = fadd i32 %somme_25, i32 %mul182_6" [cnn_lenet.cpp:64]   --->   Operation 2055 'fadd' 'somme_26' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2056 [1/2] (12.3ns)   --->   "%mul82_3_1 = fmul i32 %bitcast_ln59_96, i32 %Layer2_Neurons_CPU_load_96" [cnn_lenet.cpp:59]   --->   Operation 2056 'fmul' 'mul82_3_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2057 [2/2] (12.3ns)   --->   "%mul102_3_1 = fmul i32 %bitcast_ln59_97, i32 %Layer2_Neurons_CPU_load_97" [cnn_lenet.cpp:60]   --->   Operation 2057 'fmul' 'mul102_3_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 14.6>
ST_110 : Operation 2058 [1/1] (0.00ns)   --->   "%bitcast_ln59_98 = bitcast i32 %Layer_Weights_addr_1_read_98" [cnn_lenet.cpp:59]   --->   Operation 2058 'bitcast' 'bitcast_ln59_98' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_110 : Operation 2059 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_99 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2059 'read' 'Layer_Weights_addr_1_read_99' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 2060 [4/4] (10.5ns)   --->   "%somme_27 = fadd i32 %somme_26, i32 %mul82_7" [cnn_lenet.cpp:59]   --->   Operation 2060 'fadd' 'somme_27' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2061 [1/2] (12.3ns)   --->   "%mul102_3_1 = fmul i32 %bitcast_ln59_97, i32 %Layer2_Neurons_CPU_load_97" [cnn_lenet.cpp:60]   --->   Operation 2061 'fmul' 'mul102_3_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2062 [2/2] (12.3ns)   --->   "%mul122_3_1 = fmul i32 %bitcast_ln59_98, i32 %Layer2_Neurons_CPU_load_98" [cnn_lenet.cpp:61]   --->   Operation 2062 'fmul' 'mul122_3_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 14.6>
ST_111 : Operation 2063 [1/1] (0.00ns)   --->   "%bitcast_ln59_99 = bitcast i32 %Layer_Weights_addr_1_read_99" [cnn_lenet.cpp:59]   --->   Operation 2063 'bitcast' 'bitcast_ln59_99' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_111 : Operation 2064 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_100 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2064 'read' 'Layer_Weights_addr_1_read_100' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 2065 [3/4] (10.5ns)   --->   "%somme_27 = fadd i32 %somme_26, i32 %mul82_7" [cnn_lenet.cpp:59]   --->   Operation 2065 'fadd' 'somme_27' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2066 [1/2] (12.3ns)   --->   "%mul122_3_1 = fmul i32 %bitcast_ln59_98, i32 %Layer2_Neurons_CPU_load_98" [cnn_lenet.cpp:61]   --->   Operation 2066 'fmul' 'mul122_3_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2067 [2/2] (12.3ns)   --->   "%mul142_3_1 = fmul i32 %bitcast_ln59_99, i32 %Layer2_Neurons_CPU_load_99" [cnn_lenet.cpp:62]   --->   Operation 2067 'fmul' 'mul142_3_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 14.6>
ST_112 : Operation 2068 [1/1] (0.00ns)   --->   "%bitcast_ln59_100 = bitcast i32 %Layer_Weights_addr_1_read_100" [cnn_lenet.cpp:59]   --->   Operation 2068 'bitcast' 'bitcast_ln59_100' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_112 : Operation 2069 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_101 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2069 'read' 'Layer_Weights_addr_1_read_101' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 2070 [2/4] (10.5ns)   --->   "%somme_27 = fadd i32 %somme_26, i32 %mul82_7" [cnn_lenet.cpp:59]   --->   Operation 2070 'fadd' 'somme_27' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2071 [1/2] (12.3ns)   --->   "%mul142_3_1 = fmul i32 %bitcast_ln59_99, i32 %Layer2_Neurons_CPU_load_99" [cnn_lenet.cpp:62]   --->   Operation 2071 'fmul' 'mul142_3_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2072 [2/2] (12.3ns)   --->   "%mul162_3_1 = fmul i32 %bitcast_ln59_100, i32 %Layer2_Neurons_CPU_load_100" [cnn_lenet.cpp:63]   --->   Operation 2072 'fmul' 'mul162_3_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 14.6>
ST_113 : Operation 2073 [1/1] (0.00ns)   --->   "%bitcast_ln59_101 = bitcast i32 %Layer_Weights_addr_1_read_101" [cnn_lenet.cpp:59]   --->   Operation 2073 'bitcast' 'bitcast_ln59_101' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_113 : Operation 2074 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_102 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2074 'read' 'Layer_Weights_addr_1_read_102' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 2075 [1/4] (10.5ns)   --->   "%somme_27 = fadd i32 %somme_26, i32 %mul82_7" [cnn_lenet.cpp:59]   --->   Operation 2075 'fadd' 'somme_27' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2076 [1/2] (12.3ns)   --->   "%mul162_3_1 = fmul i32 %bitcast_ln59_100, i32 %Layer2_Neurons_CPU_load_100" [cnn_lenet.cpp:63]   --->   Operation 2076 'fmul' 'mul162_3_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2077 [2/2] (12.3ns)   --->   "%mul182_3_1 = fmul i32 %bitcast_ln59_101, i32 %Layer2_Neurons_CPU_load_101" [cnn_lenet.cpp:64]   --->   Operation 2077 'fmul' 'mul182_3_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 14.6>
ST_114 : Operation 2078 [1/1] (0.00ns)   --->   "%bitcast_ln59_102 = bitcast i32 %Layer_Weights_addr_1_read_102" [cnn_lenet.cpp:59]   --->   Operation 2078 'bitcast' 'bitcast_ln59_102' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_114 : Operation 2079 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_103 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2079 'read' 'Layer_Weights_addr_1_read_103' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 2080 [4/4] (10.5ns)   --->   "%somme_28 = fadd i32 %somme_27, i32 %mul102_7" [cnn_lenet.cpp:60]   --->   Operation 2080 'fadd' 'somme_28' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2081 [1/2] (12.3ns)   --->   "%mul182_3_1 = fmul i32 %bitcast_ln59_101, i32 %Layer2_Neurons_CPU_load_101" [cnn_lenet.cpp:64]   --->   Operation 2081 'fmul' 'mul182_3_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2082 [2/2] (12.3ns)   --->   "%mul82_3_2 = fmul i32 %bitcast_ln59_102, i32 %Layer2_Neurons_CPU_load_102" [cnn_lenet.cpp:59]   --->   Operation 2082 'fmul' 'mul82_3_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 14.6>
ST_115 : Operation 2083 [1/1] (0.00ns)   --->   "%bitcast_ln59_103 = bitcast i32 %Layer_Weights_addr_1_read_103" [cnn_lenet.cpp:59]   --->   Operation 2083 'bitcast' 'bitcast_ln59_103' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_115 : Operation 2084 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_104 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2084 'read' 'Layer_Weights_addr_1_read_104' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 2085 [3/4] (10.5ns)   --->   "%somme_28 = fadd i32 %somme_27, i32 %mul102_7" [cnn_lenet.cpp:60]   --->   Operation 2085 'fadd' 'somme_28' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2086 [1/2] (12.3ns)   --->   "%mul82_3_2 = fmul i32 %bitcast_ln59_102, i32 %Layer2_Neurons_CPU_load_102" [cnn_lenet.cpp:59]   --->   Operation 2086 'fmul' 'mul82_3_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2087 [2/2] (12.3ns)   --->   "%mul102_3_2 = fmul i32 %bitcast_ln59_103, i32 %Layer2_Neurons_CPU_load_103" [cnn_lenet.cpp:60]   --->   Operation 2087 'fmul' 'mul102_3_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 14.6>
ST_116 : Operation 2088 [1/1] (0.00ns)   --->   "%bitcast_ln59_104 = bitcast i32 %Layer_Weights_addr_1_read_104" [cnn_lenet.cpp:59]   --->   Operation 2088 'bitcast' 'bitcast_ln59_104' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_116 : Operation 2089 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_105 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2089 'read' 'Layer_Weights_addr_1_read_105' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 2090 [2/4] (10.5ns)   --->   "%somme_28 = fadd i32 %somme_27, i32 %mul102_7" [cnn_lenet.cpp:60]   --->   Operation 2090 'fadd' 'somme_28' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2091 [1/2] (12.3ns)   --->   "%mul102_3_2 = fmul i32 %bitcast_ln59_103, i32 %Layer2_Neurons_CPU_load_103" [cnn_lenet.cpp:60]   --->   Operation 2091 'fmul' 'mul102_3_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2092 [2/2] (12.3ns)   --->   "%mul122_3_2 = fmul i32 %bitcast_ln59_104, i32 %Layer2_Neurons_CPU_load_104" [cnn_lenet.cpp:61]   --->   Operation 2092 'fmul' 'mul122_3_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 14.6>
ST_117 : Operation 2093 [1/1] (0.00ns)   --->   "%bitcast_ln59_105 = bitcast i32 %Layer_Weights_addr_1_read_105" [cnn_lenet.cpp:59]   --->   Operation 2093 'bitcast' 'bitcast_ln59_105' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_117 : Operation 2094 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_106 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2094 'read' 'Layer_Weights_addr_1_read_106' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 2095 [1/4] (10.5ns)   --->   "%somme_28 = fadd i32 %somme_27, i32 %mul102_7" [cnn_lenet.cpp:60]   --->   Operation 2095 'fadd' 'somme_28' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2096 [1/2] (12.3ns)   --->   "%mul122_3_2 = fmul i32 %bitcast_ln59_104, i32 %Layer2_Neurons_CPU_load_104" [cnn_lenet.cpp:61]   --->   Operation 2096 'fmul' 'mul122_3_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2097 [2/2] (12.3ns)   --->   "%mul142_3_2 = fmul i32 %bitcast_ln59_105, i32 %Layer2_Neurons_CPU_load_105" [cnn_lenet.cpp:62]   --->   Operation 2097 'fmul' 'mul142_3_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 14.6>
ST_118 : Operation 2098 [1/1] (0.00ns)   --->   "%bitcast_ln59_106 = bitcast i32 %Layer_Weights_addr_1_read_106" [cnn_lenet.cpp:59]   --->   Operation 2098 'bitcast' 'bitcast_ln59_106' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_118 : Operation 2099 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_107 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2099 'read' 'Layer_Weights_addr_1_read_107' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 2100 [4/4] (10.5ns)   --->   "%somme_29 = fadd i32 %somme_28, i32 %mul122_7" [cnn_lenet.cpp:61]   --->   Operation 2100 'fadd' 'somme_29' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2101 [1/2] (12.3ns)   --->   "%mul142_3_2 = fmul i32 %bitcast_ln59_105, i32 %Layer2_Neurons_CPU_load_105" [cnn_lenet.cpp:62]   --->   Operation 2101 'fmul' 'mul142_3_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2102 [2/2] (12.3ns)   --->   "%mul162_3_2 = fmul i32 %bitcast_ln59_106, i32 %Layer2_Neurons_CPU_load_106" [cnn_lenet.cpp:63]   --->   Operation 2102 'fmul' 'mul162_3_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 14.6>
ST_119 : Operation 2103 [1/1] (0.00ns)   --->   "%bitcast_ln59_107 = bitcast i32 %Layer_Weights_addr_1_read_107" [cnn_lenet.cpp:59]   --->   Operation 2103 'bitcast' 'bitcast_ln59_107' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_119 : Operation 2104 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_108 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2104 'read' 'Layer_Weights_addr_1_read_108' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 2105 [3/4] (10.5ns)   --->   "%somme_29 = fadd i32 %somme_28, i32 %mul122_7" [cnn_lenet.cpp:61]   --->   Operation 2105 'fadd' 'somme_29' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2106 [1/2] (12.3ns)   --->   "%mul162_3_2 = fmul i32 %bitcast_ln59_106, i32 %Layer2_Neurons_CPU_load_106" [cnn_lenet.cpp:63]   --->   Operation 2106 'fmul' 'mul162_3_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2107 [2/2] (12.3ns)   --->   "%mul182_3_2 = fmul i32 %bitcast_ln59_107, i32 %Layer2_Neurons_CPU_load_107" [cnn_lenet.cpp:64]   --->   Operation 2107 'fmul' 'mul182_3_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 14.6>
ST_120 : Operation 2108 [1/1] (0.00ns)   --->   "%bitcast_ln59_108 = bitcast i32 %Layer_Weights_addr_1_read_108" [cnn_lenet.cpp:59]   --->   Operation 2108 'bitcast' 'bitcast_ln59_108' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_120 : Operation 2109 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_109 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2109 'read' 'Layer_Weights_addr_1_read_109' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 2110 [2/4] (10.5ns)   --->   "%somme_29 = fadd i32 %somme_28, i32 %mul122_7" [cnn_lenet.cpp:61]   --->   Operation 2110 'fadd' 'somme_29' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2111 [1/2] (12.3ns)   --->   "%mul182_3_2 = fmul i32 %bitcast_ln59_107, i32 %Layer2_Neurons_CPU_load_107" [cnn_lenet.cpp:64]   --->   Operation 2111 'fmul' 'mul182_3_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2112 [2/2] (12.3ns)   --->   "%mul82_3_3 = fmul i32 %bitcast_ln59_108, i32 %Layer2_Neurons_CPU_load_108" [cnn_lenet.cpp:59]   --->   Operation 2112 'fmul' 'mul82_3_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 14.6>
ST_121 : Operation 2113 [1/1] (0.00ns)   --->   "%bitcast_ln59_109 = bitcast i32 %Layer_Weights_addr_1_read_109" [cnn_lenet.cpp:59]   --->   Operation 2113 'bitcast' 'bitcast_ln59_109' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_121 : Operation 2114 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_110 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2114 'read' 'Layer_Weights_addr_1_read_110' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 2115 [1/4] (10.5ns)   --->   "%somme_29 = fadd i32 %somme_28, i32 %mul122_7" [cnn_lenet.cpp:61]   --->   Operation 2115 'fadd' 'somme_29' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2116 [1/2] (12.3ns)   --->   "%mul82_3_3 = fmul i32 %bitcast_ln59_108, i32 %Layer2_Neurons_CPU_load_108" [cnn_lenet.cpp:59]   --->   Operation 2116 'fmul' 'mul82_3_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2117 [2/2] (12.3ns)   --->   "%mul102_3_3 = fmul i32 %bitcast_ln59_109, i32 %Layer2_Neurons_CPU_load_109" [cnn_lenet.cpp:60]   --->   Operation 2117 'fmul' 'mul102_3_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 14.6>
ST_122 : Operation 2118 [1/1] (0.00ns)   --->   "%bitcast_ln59_110 = bitcast i32 %Layer_Weights_addr_1_read_110" [cnn_lenet.cpp:59]   --->   Operation 2118 'bitcast' 'bitcast_ln59_110' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_122 : Operation 2119 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_111 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2119 'read' 'Layer_Weights_addr_1_read_111' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 2120 [4/4] (10.5ns)   --->   "%somme_30 = fadd i32 %somme_29, i32 %mul142_7" [cnn_lenet.cpp:62]   --->   Operation 2120 'fadd' 'somme_30' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2121 [1/2] (12.3ns)   --->   "%mul102_3_3 = fmul i32 %bitcast_ln59_109, i32 %Layer2_Neurons_CPU_load_109" [cnn_lenet.cpp:60]   --->   Operation 2121 'fmul' 'mul102_3_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2122 [2/2] (12.3ns)   --->   "%mul122_3_3 = fmul i32 %bitcast_ln59_110, i32 %Layer2_Neurons_CPU_load_110" [cnn_lenet.cpp:61]   --->   Operation 2122 'fmul' 'mul122_3_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 14.6>
ST_123 : Operation 2123 [1/1] (0.00ns)   --->   "%bitcast_ln59_111 = bitcast i32 %Layer_Weights_addr_1_read_111" [cnn_lenet.cpp:59]   --->   Operation 2123 'bitcast' 'bitcast_ln59_111' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_123 : Operation 2124 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_112 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2124 'read' 'Layer_Weights_addr_1_read_112' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 2125 [3/4] (10.5ns)   --->   "%somme_30 = fadd i32 %somme_29, i32 %mul142_7" [cnn_lenet.cpp:62]   --->   Operation 2125 'fadd' 'somme_30' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2126 [1/2] (12.3ns)   --->   "%mul122_3_3 = fmul i32 %bitcast_ln59_110, i32 %Layer2_Neurons_CPU_load_110" [cnn_lenet.cpp:61]   --->   Operation 2126 'fmul' 'mul122_3_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2127 [2/2] (12.3ns)   --->   "%mul142_3_3 = fmul i32 %bitcast_ln59_111, i32 %Layer2_Neurons_CPU_load_111" [cnn_lenet.cpp:62]   --->   Operation 2127 'fmul' 'mul142_3_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 14.6>
ST_124 : Operation 2128 [1/1] (0.00ns)   --->   "%bitcast_ln59_112 = bitcast i32 %Layer_Weights_addr_1_read_112" [cnn_lenet.cpp:59]   --->   Operation 2128 'bitcast' 'bitcast_ln59_112' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_124 : Operation 2129 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_113 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2129 'read' 'Layer_Weights_addr_1_read_113' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 2130 [2/4] (10.5ns)   --->   "%somme_30 = fadd i32 %somme_29, i32 %mul142_7" [cnn_lenet.cpp:62]   --->   Operation 2130 'fadd' 'somme_30' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2131 [1/2] (12.3ns)   --->   "%mul142_3_3 = fmul i32 %bitcast_ln59_111, i32 %Layer2_Neurons_CPU_load_111" [cnn_lenet.cpp:62]   --->   Operation 2131 'fmul' 'mul142_3_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2132 [2/2] (12.3ns)   --->   "%mul162_3_3 = fmul i32 %bitcast_ln59_112, i32 %Layer2_Neurons_CPU_load_112" [cnn_lenet.cpp:63]   --->   Operation 2132 'fmul' 'mul162_3_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 14.6>
ST_125 : Operation 2133 [1/1] (0.00ns)   --->   "%bitcast_ln59_113 = bitcast i32 %Layer_Weights_addr_1_read_113" [cnn_lenet.cpp:59]   --->   Operation 2133 'bitcast' 'bitcast_ln59_113' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_125 : Operation 2134 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_114 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2134 'read' 'Layer_Weights_addr_1_read_114' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 2135 [1/4] (10.5ns)   --->   "%somme_30 = fadd i32 %somme_29, i32 %mul142_7" [cnn_lenet.cpp:62]   --->   Operation 2135 'fadd' 'somme_30' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2136 [1/2] (12.3ns)   --->   "%mul162_3_3 = fmul i32 %bitcast_ln59_112, i32 %Layer2_Neurons_CPU_load_112" [cnn_lenet.cpp:63]   --->   Operation 2136 'fmul' 'mul162_3_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2137 [2/2] (12.3ns)   --->   "%mul182_3_3 = fmul i32 %bitcast_ln59_113, i32 %Layer2_Neurons_CPU_load_113" [cnn_lenet.cpp:64]   --->   Operation 2137 'fmul' 'mul182_3_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 14.6>
ST_126 : Operation 2138 [1/1] (0.00ns)   --->   "%bitcast_ln59_114 = bitcast i32 %Layer_Weights_addr_1_read_114" [cnn_lenet.cpp:59]   --->   Operation 2138 'bitcast' 'bitcast_ln59_114' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_126 : Operation 2139 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_115 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2139 'read' 'Layer_Weights_addr_1_read_115' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 2140 [4/4] (10.5ns)   --->   "%somme_31 = fadd i32 %somme_30, i32 %mul162_7" [cnn_lenet.cpp:63]   --->   Operation 2140 'fadd' 'somme_31' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2141 [1/2] (12.3ns)   --->   "%mul182_3_3 = fmul i32 %bitcast_ln59_113, i32 %Layer2_Neurons_CPU_load_113" [cnn_lenet.cpp:64]   --->   Operation 2141 'fmul' 'mul182_3_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2142 [2/2] (12.3ns)   --->   "%mul82_3_4 = fmul i32 %bitcast_ln59_114, i32 %Layer2_Neurons_CPU_load_114" [cnn_lenet.cpp:59]   --->   Operation 2142 'fmul' 'mul82_3_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 14.6>
ST_127 : Operation 2143 [1/1] (0.00ns)   --->   "%bitcast_ln59_115 = bitcast i32 %Layer_Weights_addr_1_read_115" [cnn_lenet.cpp:59]   --->   Operation 2143 'bitcast' 'bitcast_ln59_115' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_127 : Operation 2144 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_116 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2144 'read' 'Layer_Weights_addr_1_read_116' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 2145 [3/4] (10.5ns)   --->   "%somme_31 = fadd i32 %somme_30, i32 %mul162_7" [cnn_lenet.cpp:63]   --->   Operation 2145 'fadd' 'somme_31' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2146 [1/2] (12.3ns)   --->   "%mul82_3_4 = fmul i32 %bitcast_ln59_114, i32 %Layer2_Neurons_CPU_load_114" [cnn_lenet.cpp:59]   --->   Operation 2146 'fmul' 'mul82_3_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2147 [2/2] (12.3ns)   --->   "%mul102_3_4 = fmul i32 %bitcast_ln59_115, i32 %Layer2_Neurons_CPU_load_115" [cnn_lenet.cpp:60]   --->   Operation 2147 'fmul' 'mul102_3_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 14.6>
ST_128 : Operation 2148 [1/1] (0.00ns)   --->   "%bitcast_ln59_116 = bitcast i32 %Layer_Weights_addr_1_read_116" [cnn_lenet.cpp:59]   --->   Operation 2148 'bitcast' 'bitcast_ln59_116' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_128 : Operation 2149 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_117 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2149 'read' 'Layer_Weights_addr_1_read_117' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 2150 [2/4] (10.5ns)   --->   "%somme_31 = fadd i32 %somme_30, i32 %mul162_7" [cnn_lenet.cpp:63]   --->   Operation 2150 'fadd' 'somme_31' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2151 [1/2] (12.3ns)   --->   "%mul102_3_4 = fmul i32 %bitcast_ln59_115, i32 %Layer2_Neurons_CPU_load_115" [cnn_lenet.cpp:60]   --->   Operation 2151 'fmul' 'mul102_3_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2152 [2/2] (12.3ns)   --->   "%mul122_3_4 = fmul i32 %bitcast_ln59_116, i32 %Layer2_Neurons_CPU_load_116" [cnn_lenet.cpp:61]   --->   Operation 2152 'fmul' 'mul122_3_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 14.6>
ST_129 : Operation 2153 [1/1] (0.00ns)   --->   "%bitcast_ln59_117 = bitcast i32 %Layer_Weights_addr_1_read_117" [cnn_lenet.cpp:59]   --->   Operation 2153 'bitcast' 'bitcast_ln59_117' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_129 : Operation 2154 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_118 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2154 'read' 'Layer_Weights_addr_1_read_118' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 2155 [1/4] (10.5ns)   --->   "%somme_31 = fadd i32 %somme_30, i32 %mul162_7" [cnn_lenet.cpp:63]   --->   Operation 2155 'fadd' 'somme_31' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2156 [1/2] (12.3ns)   --->   "%mul122_3_4 = fmul i32 %bitcast_ln59_116, i32 %Layer2_Neurons_CPU_load_116" [cnn_lenet.cpp:61]   --->   Operation 2156 'fmul' 'mul122_3_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2157 [2/2] (12.3ns)   --->   "%mul142_3_4 = fmul i32 %bitcast_ln59_117, i32 %Layer2_Neurons_CPU_load_117" [cnn_lenet.cpp:62]   --->   Operation 2157 'fmul' 'mul142_3_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 14.6>
ST_130 : Operation 2158 [1/1] (0.00ns)   --->   "%bitcast_ln59_118 = bitcast i32 %Layer_Weights_addr_1_read_118" [cnn_lenet.cpp:59]   --->   Operation 2158 'bitcast' 'bitcast_ln59_118' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_130 : Operation 2159 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_119 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2159 'read' 'Layer_Weights_addr_1_read_119' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 2160 [4/4] (10.5ns)   --->   "%somme_32 = fadd i32 %somme_31, i32 %mul182_7" [cnn_lenet.cpp:64]   --->   Operation 2160 'fadd' 'somme_32' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2161 [1/2] (12.3ns)   --->   "%mul142_3_4 = fmul i32 %bitcast_ln59_117, i32 %Layer2_Neurons_CPU_load_117" [cnn_lenet.cpp:62]   --->   Operation 2161 'fmul' 'mul142_3_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2162 [2/2] (12.3ns)   --->   "%mul162_3_4 = fmul i32 %bitcast_ln59_118, i32 %Layer2_Neurons_CPU_load_118" [cnn_lenet.cpp:63]   --->   Operation 2162 'fmul' 'mul162_3_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 14.6>
ST_131 : Operation 2163 [1/1] (0.00ns)   --->   "%bitcast_ln59_119 = bitcast i32 %Layer_Weights_addr_1_read_119" [cnn_lenet.cpp:59]   --->   Operation 2163 'bitcast' 'bitcast_ln59_119' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_131 : Operation 2164 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_120 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2164 'read' 'Layer_Weights_addr_1_read_120' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 2165 [3/4] (10.5ns)   --->   "%somme_32 = fadd i32 %somme_31, i32 %mul182_7" [cnn_lenet.cpp:64]   --->   Operation 2165 'fadd' 'somme_32' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2166 [1/2] (12.3ns)   --->   "%mul162_3_4 = fmul i32 %bitcast_ln59_118, i32 %Layer2_Neurons_CPU_load_118" [cnn_lenet.cpp:63]   --->   Operation 2166 'fmul' 'mul162_3_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2167 [2/2] (12.3ns)   --->   "%mul182_3_4 = fmul i32 %bitcast_ln59_119, i32 %Layer2_Neurons_CPU_load_119" [cnn_lenet.cpp:64]   --->   Operation 2167 'fmul' 'mul182_3_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 14.6>
ST_132 : Operation 2168 [1/1] (0.00ns)   --->   "%bitcast_ln59_120 = bitcast i32 %Layer_Weights_addr_1_read_120" [cnn_lenet.cpp:59]   --->   Operation 2168 'bitcast' 'bitcast_ln59_120' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_132 : Operation 2169 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_121 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2169 'read' 'Layer_Weights_addr_1_read_121' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 2170 [2/4] (10.5ns)   --->   "%somme_32 = fadd i32 %somme_31, i32 %mul182_7" [cnn_lenet.cpp:64]   --->   Operation 2170 'fadd' 'somme_32' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2171 [1/2] (12.3ns)   --->   "%mul182_3_4 = fmul i32 %bitcast_ln59_119, i32 %Layer2_Neurons_CPU_load_119" [cnn_lenet.cpp:64]   --->   Operation 2171 'fmul' 'mul182_3_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2172 [2/2] (12.3ns)   --->   "%mul82_4 = fmul i32 %bitcast_ln59_120, i32 %Layer2_Neurons_CPU_load_120" [cnn_lenet.cpp:59]   --->   Operation 2172 'fmul' 'mul82_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 14.6>
ST_133 : Operation 2173 [1/1] (0.00ns)   --->   "%bitcast_ln59_121 = bitcast i32 %Layer_Weights_addr_1_read_121" [cnn_lenet.cpp:59]   --->   Operation 2173 'bitcast' 'bitcast_ln59_121' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_133 : Operation 2174 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_122 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2174 'read' 'Layer_Weights_addr_1_read_122' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 2175 [1/4] (10.5ns)   --->   "%somme_32 = fadd i32 %somme_31, i32 %mul182_7" [cnn_lenet.cpp:64]   --->   Operation 2175 'fadd' 'somme_32' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2176 [1/2] (12.3ns)   --->   "%mul82_4 = fmul i32 %bitcast_ln59_120, i32 %Layer2_Neurons_CPU_load_120" [cnn_lenet.cpp:59]   --->   Operation 2176 'fmul' 'mul82_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2177 [2/2] (12.3ns)   --->   "%mul102_4 = fmul i32 %bitcast_ln59_121, i32 %Layer2_Neurons_CPU_load_121" [cnn_lenet.cpp:60]   --->   Operation 2177 'fmul' 'mul102_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 14.6>
ST_134 : Operation 2178 [1/1] (0.00ns)   --->   "%bitcast_ln59_122 = bitcast i32 %Layer_Weights_addr_1_read_122" [cnn_lenet.cpp:59]   --->   Operation 2178 'bitcast' 'bitcast_ln59_122' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_134 : Operation 2179 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_123 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2179 'read' 'Layer_Weights_addr_1_read_123' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 2180 [4/4] (10.5ns)   --->   "%somme_33 = fadd i32 %somme_32, i32 %mul82_1" [cnn_lenet.cpp:59]   --->   Operation 2180 'fadd' 'somme_33' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2181 [1/2] (12.3ns)   --->   "%mul102_4 = fmul i32 %bitcast_ln59_121, i32 %Layer2_Neurons_CPU_load_121" [cnn_lenet.cpp:60]   --->   Operation 2181 'fmul' 'mul102_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2182 [2/2] (12.3ns)   --->   "%mul122_4 = fmul i32 %bitcast_ln59_122, i32 %Layer2_Neurons_CPU_load_122" [cnn_lenet.cpp:61]   --->   Operation 2182 'fmul' 'mul122_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 14.6>
ST_135 : Operation 2183 [1/1] (0.00ns)   --->   "%bitcast_ln59_123 = bitcast i32 %Layer_Weights_addr_1_read_123" [cnn_lenet.cpp:59]   --->   Operation 2183 'bitcast' 'bitcast_ln59_123' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_135 : Operation 2184 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_124 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2184 'read' 'Layer_Weights_addr_1_read_124' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 2185 [3/4] (10.5ns)   --->   "%somme_33 = fadd i32 %somme_32, i32 %mul82_1" [cnn_lenet.cpp:59]   --->   Operation 2185 'fadd' 'somme_33' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2186 [1/2] (12.3ns)   --->   "%mul122_4 = fmul i32 %bitcast_ln59_122, i32 %Layer2_Neurons_CPU_load_122" [cnn_lenet.cpp:61]   --->   Operation 2186 'fmul' 'mul122_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2187 [2/2] (12.3ns)   --->   "%mul142_4 = fmul i32 %bitcast_ln59_123, i32 %Layer2_Neurons_CPU_load_123" [cnn_lenet.cpp:62]   --->   Operation 2187 'fmul' 'mul142_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 14.6>
ST_136 : Operation 2188 [1/1] (0.00ns)   --->   "%bitcast_ln59_124 = bitcast i32 %Layer_Weights_addr_1_read_124" [cnn_lenet.cpp:59]   --->   Operation 2188 'bitcast' 'bitcast_ln59_124' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_136 : Operation 2189 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_125 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2189 'read' 'Layer_Weights_addr_1_read_125' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 2190 [2/4] (10.5ns)   --->   "%somme_33 = fadd i32 %somme_32, i32 %mul82_1" [cnn_lenet.cpp:59]   --->   Operation 2190 'fadd' 'somme_33' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2191 [1/2] (12.3ns)   --->   "%mul142_4 = fmul i32 %bitcast_ln59_123, i32 %Layer2_Neurons_CPU_load_123" [cnn_lenet.cpp:62]   --->   Operation 2191 'fmul' 'mul142_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2192 [2/2] (12.3ns)   --->   "%mul162_4 = fmul i32 %bitcast_ln59_124, i32 %Layer2_Neurons_CPU_load_124" [cnn_lenet.cpp:63]   --->   Operation 2192 'fmul' 'mul162_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 14.6>
ST_137 : Operation 2193 [1/1] (0.00ns)   --->   "%bitcast_ln59_125 = bitcast i32 %Layer_Weights_addr_1_read_125" [cnn_lenet.cpp:59]   --->   Operation 2193 'bitcast' 'bitcast_ln59_125' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_137 : Operation 2194 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_126 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2194 'read' 'Layer_Weights_addr_1_read_126' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 2195 [1/4] (10.5ns)   --->   "%somme_33 = fadd i32 %somme_32, i32 %mul82_1" [cnn_lenet.cpp:59]   --->   Operation 2195 'fadd' 'somme_33' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2196 [1/2] (12.3ns)   --->   "%mul162_4 = fmul i32 %bitcast_ln59_124, i32 %Layer2_Neurons_CPU_load_124" [cnn_lenet.cpp:63]   --->   Operation 2196 'fmul' 'mul162_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2197 [2/2] (12.3ns)   --->   "%mul182_4 = fmul i32 %bitcast_ln59_125, i32 %Layer2_Neurons_CPU_load_125" [cnn_lenet.cpp:64]   --->   Operation 2197 'fmul' 'mul182_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 14.6>
ST_138 : Operation 2198 [1/1] (0.00ns)   --->   "%bitcast_ln59_126 = bitcast i32 %Layer_Weights_addr_1_read_126" [cnn_lenet.cpp:59]   --->   Operation 2198 'bitcast' 'bitcast_ln59_126' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_138 : Operation 2199 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_127 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2199 'read' 'Layer_Weights_addr_1_read_127' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 2200 [4/4] (10.5ns)   --->   "%somme_34 = fadd i32 %somme_33, i32 %mul102_1" [cnn_lenet.cpp:60]   --->   Operation 2200 'fadd' 'somme_34' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2201 [1/2] (12.3ns)   --->   "%mul182_4 = fmul i32 %bitcast_ln59_125, i32 %Layer2_Neurons_CPU_load_125" [cnn_lenet.cpp:64]   --->   Operation 2201 'fmul' 'mul182_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2202 [2/2] (12.3ns)   --->   "%mul82_4_1 = fmul i32 %bitcast_ln59_126, i32 %Layer2_Neurons_CPU_load_126" [cnn_lenet.cpp:59]   --->   Operation 2202 'fmul' 'mul82_4_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 14.6>
ST_139 : Operation 2203 [1/1] (0.00ns)   --->   "%bitcast_ln59_127 = bitcast i32 %Layer_Weights_addr_1_read_127" [cnn_lenet.cpp:59]   --->   Operation 2203 'bitcast' 'bitcast_ln59_127' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_139 : Operation 2204 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_128 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2204 'read' 'Layer_Weights_addr_1_read_128' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 2205 [3/4] (10.5ns)   --->   "%somme_34 = fadd i32 %somme_33, i32 %mul102_1" [cnn_lenet.cpp:60]   --->   Operation 2205 'fadd' 'somme_34' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2206 [1/2] (12.3ns)   --->   "%mul82_4_1 = fmul i32 %bitcast_ln59_126, i32 %Layer2_Neurons_CPU_load_126" [cnn_lenet.cpp:59]   --->   Operation 2206 'fmul' 'mul82_4_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2207 [2/2] (12.3ns)   --->   "%mul102_4_1 = fmul i32 %bitcast_ln59_127, i32 %Layer2_Neurons_CPU_load_127" [cnn_lenet.cpp:60]   --->   Operation 2207 'fmul' 'mul102_4_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 14.6>
ST_140 : Operation 2208 [1/1] (0.00ns)   --->   "%bitcast_ln59_128 = bitcast i32 %Layer_Weights_addr_1_read_128" [cnn_lenet.cpp:59]   --->   Operation 2208 'bitcast' 'bitcast_ln59_128' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_140 : Operation 2209 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_129 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2209 'read' 'Layer_Weights_addr_1_read_129' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 2210 [2/4] (10.5ns)   --->   "%somme_34 = fadd i32 %somme_33, i32 %mul102_1" [cnn_lenet.cpp:60]   --->   Operation 2210 'fadd' 'somme_34' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2211 [1/2] (12.3ns)   --->   "%mul102_4_1 = fmul i32 %bitcast_ln59_127, i32 %Layer2_Neurons_CPU_load_127" [cnn_lenet.cpp:60]   --->   Operation 2211 'fmul' 'mul102_4_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2212 [2/2] (12.3ns)   --->   "%mul122_4_1 = fmul i32 %bitcast_ln59_128, i32 %Layer2_Neurons_CPU_load_128" [cnn_lenet.cpp:61]   --->   Operation 2212 'fmul' 'mul122_4_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 14.6>
ST_141 : Operation 2213 [1/1] (0.00ns)   --->   "%bitcast_ln59_129 = bitcast i32 %Layer_Weights_addr_1_read_129" [cnn_lenet.cpp:59]   --->   Operation 2213 'bitcast' 'bitcast_ln59_129' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_141 : Operation 2214 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_130 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2214 'read' 'Layer_Weights_addr_1_read_130' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 2215 [1/4] (10.5ns)   --->   "%somme_34 = fadd i32 %somme_33, i32 %mul102_1" [cnn_lenet.cpp:60]   --->   Operation 2215 'fadd' 'somme_34' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2216 [1/2] (12.3ns)   --->   "%mul122_4_1 = fmul i32 %bitcast_ln59_128, i32 %Layer2_Neurons_CPU_load_128" [cnn_lenet.cpp:61]   --->   Operation 2216 'fmul' 'mul122_4_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2217 [2/2] (12.3ns)   --->   "%mul142_4_1 = fmul i32 %bitcast_ln59_129, i32 %Layer2_Neurons_CPU_load_129" [cnn_lenet.cpp:62]   --->   Operation 2217 'fmul' 'mul142_4_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 14.6>
ST_142 : Operation 2218 [1/1] (0.00ns)   --->   "%bitcast_ln59_130 = bitcast i32 %Layer_Weights_addr_1_read_130" [cnn_lenet.cpp:59]   --->   Operation 2218 'bitcast' 'bitcast_ln59_130' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_142 : Operation 2219 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_131 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2219 'read' 'Layer_Weights_addr_1_read_131' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 2220 [4/4] (10.5ns)   --->   "%somme_35 = fadd i32 %somme_34, i32 %mul122_1" [cnn_lenet.cpp:61]   --->   Operation 2220 'fadd' 'somme_35' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2221 [1/2] (12.3ns)   --->   "%mul142_4_1 = fmul i32 %bitcast_ln59_129, i32 %Layer2_Neurons_CPU_load_129" [cnn_lenet.cpp:62]   --->   Operation 2221 'fmul' 'mul142_4_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2222 [2/2] (12.3ns)   --->   "%mul162_4_1 = fmul i32 %bitcast_ln59_130, i32 %Layer2_Neurons_CPU_load_130" [cnn_lenet.cpp:63]   --->   Operation 2222 'fmul' 'mul162_4_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 14.6>
ST_143 : Operation 2223 [1/1] (0.00ns)   --->   "%bitcast_ln59_131 = bitcast i32 %Layer_Weights_addr_1_read_131" [cnn_lenet.cpp:59]   --->   Operation 2223 'bitcast' 'bitcast_ln59_131' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_143 : Operation 2224 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_132 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2224 'read' 'Layer_Weights_addr_1_read_132' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 2225 [3/4] (10.5ns)   --->   "%somme_35 = fadd i32 %somme_34, i32 %mul122_1" [cnn_lenet.cpp:61]   --->   Operation 2225 'fadd' 'somme_35' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2226 [1/2] (12.3ns)   --->   "%mul162_4_1 = fmul i32 %bitcast_ln59_130, i32 %Layer2_Neurons_CPU_load_130" [cnn_lenet.cpp:63]   --->   Operation 2226 'fmul' 'mul162_4_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2227 [2/2] (12.3ns)   --->   "%mul182_4_1 = fmul i32 %bitcast_ln59_131, i32 %Layer2_Neurons_CPU_load_131" [cnn_lenet.cpp:64]   --->   Operation 2227 'fmul' 'mul182_4_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 14.6>
ST_144 : Operation 2228 [1/1] (0.00ns)   --->   "%bitcast_ln59_132 = bitcast i32 %Layer_Weights_addr_1_read_132" [cnn_lenet.cpp:59]   --->   Operation 2228 'bitcast' 'bitcast_ln59_132' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_144 : Operation 2229 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_133 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2229 'read' 'Layer_Weights_addr_1_read_133' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 2230 [2/4] (10.5ns)   --->   "%somme_35 = fadd i32 %somme_34, i32 %mul122_1" [cnn_lenet.cpp:61]   --->   Operation 2230 'fadd' 'somme_35' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2231 [1/2] (12.3ns)   --->   "%mul182_4_1 = fmul i32 %bitcast_ln59_131, i32 %Layer2_Neurons_CPU_load_131" [cnn_lenet.cpp:64]   --->   Operation 2231 'fmul' 'mul182_4_1' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2232 [2/2] (12.3ns)   --->   "%mul82_4_2 = fmul i32 %bitcast_ln59_132, i32 %Layer2_Neurons_CPU_load_132" [cnn_lenet.cpp:59]   --->   Operation 2232 'fmul' 'mul82_4_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 14.6>
ST_145 : Operation 2233 [1/1] (0.00ns)   --->   "%bitcast_ln59_133 = bitcast i32 %Layer_Weights_addr_1_read_133" [cnn_lenet.cpp:59]   --->   Operation 2233 'bitcast' 'bitcast_ln59_133' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_145 : Operation 2234 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_134 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2234 'read' 'Layer_Weights_addr_1_read_134' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 2235 [1/4] (10.5ns)   --->   "%somme_35 = fadd i32 %somme_34, i32 %mul122_1" [cnn_lenet.cpp:61]   --->   Operation 2235 'fadd' 'somme_35' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2236 [1/2] (12.3ns)   --->   "%mul82_4_2 = fmul i32 %bitcast_ln59_132, i32 %Layer2_Neurons_CPU_load_132" [cnn_lenet.cpp:59]   --->   Operation 2236 'fmul' 'mul82_4_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2237 [2/2] (12.3ns)   --->   "%mul102_4_2 = fmul i32 %bitcast_ln59_133, i32 %Layer2_Neurons_CPU_load_133" [cnn_lenet.cpp:60]   --->   Operation 2237 'fmul' 'mul102_4_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 14.6>
ST_146 : Operation 2238 [1/1] (0.00ns)   --->   "%bitcast_ln59_134 = bitcast i32 %Layer_Weights_addr_1_read_134" [cnn_lenet.cpp:59]   --->   Operation 2238 'bitcast' 'bitcast_ln59_134' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_146 : Operation 2239 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_135 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2239 'read' 'Layer_Weights_addr_1_read_135' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 2240 [4/4] (10.5ns)   --->   "%somme_36 = fadd i32 %somme_35, i32 %mul142_1" [cnn_lenet.cpp:62]   --->   Operation 2240 'fadd' 'somme_36' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2241 [1/2] (12.3ns)   --->   "%mul102_4_2 = fmul i32 %bitcast_ln59_133, i32 %Layer2_Neurons_CPU_load_133" [cnn_lenet.cpp:60]   --->   Operation 2241 'fmul' 'mul102_4_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2242 [2/2] (12.3ns)   --->   "%mul122_4_2 = fmul i32 %bitcast_ln59_134, i32 %Layer2_Neurons_CPU_load_134" [cnn_lenet.cpp:61]   --->   Operation 2242 'fmul' 'mul122_4_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 14.6>
ST_147 : Operation 2243 [1/1] (0.00ns)   --->   "%bitcast_ln59_135 = bitcast i32 %Layer_Weights_addr_1_read_135" [cnn_lenet.cpp:59]   --->   Operation 2243 'bitcast' 'bitcast_ln59_135' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_147 : Operation 2244 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_136 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2244 'read' 'Layer_Weights_addr_1_read_136' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 2245 [3/4] (10.5ns)   --->   "%somme_36 = fadd i32 %somme_35, i32 %mul142_1" [cnn_lenet.cpp:62]   --->   Operation 2245 'fadd' 'somme_36' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2246 [1/2] (12.3ns)   --->   "%mul122_4_2 = fmul i32 %bitcast_ln59_134, i32 %Layer2_Neurons_CPU_load_134" [cnn_lenet.cpp:61]   --->   Operation 2246 'fmul' 'mul122_4_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2247 [2/2] (12.3ns)   --->   "%mul142_4_2 = fmul i32 %bitcast_ln59_135, i32 %Layer2_Neurons_CPU_load_135" [cnn_lenet.cpp:62]   --->   Operation 2247 'fmul' 'mul142_4_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 14.6>
ST_148 : Operation 2248 [1/1] (0.00ns)   --->   "%bitcast_ln59_136 = bitcast i32 %Layer_Weights_addr_1_read_136" [cnn_lenet.cpp:59]   --->   Operation 2248 'bitcast' 'bitcast_ln59_136' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_148 : Operation 2249 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_137 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2249 'read' 'Layer_Weights_addr_1_read_137' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 2250 [2/4] (10.5ns)   --->   "%somme_36 = fadd i32 %somme_35, i32 %mul142_1" [cnn_lenet.cpp:62]   --->   Operation 2250 'fadd' 'somme_36' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2251 [1/2] (12.3ns)   --->   "%mul142_4_2 = fmul i32 %bitcast_ln59_135, i32 %Layer2_Neurons_CPU_load_135" [cnn_lenet.cpp:62]   --->   Operation 2251 'fmul' 'mul142_4_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2252 [2/2] (12.3ns)   --->   "%mul162_4_2 = fmul i32 %bitcast_ln59_136, i32 %Layer2_Neurons_CPU_load_136" [cnn_lenet.cpp:63]   --->   Operation 2252 'fmul' 'mul162_4_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 14.6>
ST_149 : Operation 2253 [1/1] (0.00ns)   --->   "%bitcast_ln59_137 = bitcast i32 %Layer_Weights_addr_1_read_137" [cnn_lenet.cpp:59]   --->   Operation 2253 'bitcast' 'bitcast_ln59_137' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_149 : Operation 2254 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_138 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2254 'read' 'Layer_Weights_addr_1_read_138' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 2255 [1/4] (10.5ns)   --->   "%somme_36 = fadd i32 %somme_35, i32 %mul142_1" [cnn_lenet.cpp:62]   --->   Operation 2255 'fadd' 'somme_36' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2256 [1/2] (12.3ns)   --->   "%mul162_4_2 = fmul i32 %bitcast_ln59_136, i32 %Layer2_Neurons_CPU_load_136" [cnn_lenet.cpp:63]   --->   Operation 2256 'fmul' 'mul162_4_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2257 [2/2] (12.3ns)   --->   "%mul182_4_2 = fmul i32 %bitcast_ln59_137, i32 %Layer2_Neurons_CPU_load_137" [cnn_lenet.cpp:64]   --->   Operation 2257 'fmul' 'mul182_4_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 14.6>
ST_150 : Operation 2258 [1/1] (0.00ns)   --->   "%bitcast_ln59_138 = bitcast i32 %Layer_Weights_addr_1_read_138" [cnn_lenet.cpp:59]   --->   Operation 2258 'bitcast' 'bitcast_ln59_138' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_150 : Operation 2259 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_139 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2259 'read' 'Layer_Weights_addr_1_read_139' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 2260 [4/4] (10.5ns)   --->   "%somme_37 = fadd i32 %somme_36, i32 %mul162_1" [cnn_lenet.cpp:63]   --->   Operation 2260 'fadd' 'somme_37' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2261 [1/2] (12.3ns)   --->   "%mul182_4_2 = fmul i32 %bitcast_ln59_137, i32 %Layer2_Neurons_CPU_load_137" [cnn_lenet.cpp:64]   --->   Operation 2261 'fmul' 'mul182_4_2' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2262 [2/2] (12.3ns)   --->   "%mul82_4_3 = fmul i32 %bitcast_ln59_138, i32 %Layer2_Neurons_CPU_load_138" [cnn_lenet.cpp:59]   --->   Operation 2262 'fmul' 'mul82_4_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 14.6>
ST_151 : Operation 2263 [1/1] (0.00ns)   --->   "%bitcast_ln59_139 = bitcast i32 %Layer_Weights_addr_1_read_139" [cnn_lenet.cpp:59]   --->   Operation 2263 'bitcast' 'bitcast_ln59_139' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_151 : Operation 2264 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_140 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2264 'read' 'Layer_Weights_addr_1_read_140' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 2265 [3/4] (10.5ns)   --->   "%somme_37 = fadd i32 %somme_36, i32 %mul162_1" [cnn_lenet.cpp:63]   --->   Operation 2265 'fadd' 'somme_37' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2266 [1/2] (12.3ns)   --->   "%mul82_4_3 = fmul i32 %bitcast_ln59_138, i32 %Layer2_Neurons_CPU_load_138" [cnn_lenet.cpp:59]   --->   Operation 2266 'fmul' 'mul82_4_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2267 [2/2] (12.3ns)   --->   "%mul102_4_3 = fmul i32 %bitcast_ln59_139, i32 %Layer2_Neurons_CPU_load_139" [cnn_lenet.cpp:60]   --->   Operation 2267 'fmul' 'mul102_4_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 14.6>
ST_152 : Operation 2268 [1/1] (0.00ns)   --->   "%bitcast_ln59_140 = bitcast i32 %Layer_Weights_addr_1_read_140" [cnn_lenet.cpp:59]   --->   Operation 2268 'bitcast' 'bitcast_ln59_140' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_152 : Operation 2269 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_141 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2269 'read' 'Layer_Weights_addr_1_read_141' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 2270 [2/4] (10.5ns)   --->   "%somme_37 = fadd i32 %somme_36, i32 %mul162_1" [cnn_lenet.cpp:63]   --->   Operation 2270 'fadd' 'somme_37' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2271 [1/2] (12.3ns)   --->   "%mul102_4_3 = fmul i32 %bitcast_ln59_139, i32 %Layer2_Neurons_CPU_load_139" [cnn_lenet.cpp:60]   --->   Operation 2271 'fmul' 'mul102_4_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2272 [2/2] (12.3ns)   --->   "%mul122_4_3 = fmul i32 %bitcast_ln59_140, i32 %Layer2_Neurons_CPU_load_140" [cnn_lenet.cpp:61]   --->   Operation 2272 'fmul' 'mul122_4_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 14.6>
ST_153 : Operation 2273 [1/1] (0.00ns)   --->   "%bitcast_ln59_141 = bitcast i32 %Layer_Weights_addr_1_read_141" [cnn_lenet.cpp:59]   --->   Operation 2273 'bitcast' 'bitcast_ln59_141' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_153 : Operation 2274 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_142 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2274 'read' 'Layer_Weights_addr_1_read_142' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 2275 [1/4] (10.5ns)   --->   "%somme_37 = fadd i32 %somme_36, i32 %mul162_1" [cnn_lenet.cpp:63]   --->   Operation 2275 'fadd' 'somme_37' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2276 [1/2] (12.3ns)   --->   "%mul122_4_3 = fmul i32 %bitcast_ln59_140, i32 %Layer2_Neurons_CPU_load_140" [cnn_lenet.cpp:61]   --->   Operation 2276 'fmul' 'mul122_4_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2277 [2/2] (12.3ns)   --->   "%mul142_4_3 = fmul i32 %bitcast_ln59_141, i32 %Layer2_Neurons_CPU_load_141" [cnn_lenet.cpp:62]   --->   Operation 2277 'fmul' 'mul142_4_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 14.6>
ST_154 : Operation 2278 [1/1] (0.00ns)   --->   "%bitcast_ln59_142 = bitcast i32 %Layer_Weights_addr_1_read_142" [cnn_lenet.cpp:59]   --->   Operation 2278 'bitcast' 'bitcast_ln59_142' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_154 : Operation 2279 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_143 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2279 'read' 'Layer_Weights_addr_1_read_143' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 2280 [4/4] (10.5ns)   --->   "%somme_38 = fadd i32 %somme_37, i32 %mul182_1" [cnn_lenet.cpp:64]   --->   Operation 2280 'fadd' 'somme_38' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2281 [1/2] (12.3ns)   --->   "%mul142_4_3 = fmul i32 %bitcast_ln59_141, i32 %Layer2_Neurons_CPU_load_141" [cnn_lenet.cpp:62]   --->   Operation 2281 'fmul' 'mul142_4_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2282 [2/2] (12.3ns)   --->   "%mul162_4_3 = fmul i32 %bitcast_ln59_142, i32 %Layer2_Neurons_CPU_load_142" [cnn_lenet.cpp:63]   --->   Operation 2282 'fmul' 'mul162_4_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 14.6>
ST_155 : Operation 2283 [1/1] (0.00ns)   --->   "%bitcast_ln59_143 = bitcast i32 %Layer_Weights_addr_1_read_143" [cnn_lenet.cpp:59]   --->   Operation 2283 'bitcast' 'bitcast_ln59_143' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_155 : Operation 2284 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_144 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2284 'read' 'Layer_Weights_addr_1_read_144' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2285 [3/4] (10.5ns)   --->   "%somme_38 = fadd i32 %somme_37, i32 %mul182_1" [cnn_lenet.cpp:64]   --->   Operation 2285 'fadd' 'somme_38' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2286 [1/2] (12.3ns)   --->   "%mul162_4_3 = fmul i32 %bitcast_ln59_142, i32 %Layer2_Neurons_CPU_load_142" [cnn_lenet.cpp:63]   --->   Operation 2286 'fmul' 'mul162_4_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2287 [2/2] (12.3ns)   --->   "%mul182_4_3 = fmul i32 %bitcast_ln59_143, i32 %Layer2_Neurons_CPU_load_143" [cnn_lenet.cpp:64]   --->   Operation 2287 'fmul' 'mul182_4_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 14.6>
ST_156 : Operation 2288 [1/1] (0.00ns)   --->   "%bitcast_ln59_144 = bitcast i32 %Layer_Weights_addr_1_read_144" [cnn_lenet.cpp:59]   --->   Operation 2288 'bitcast' 'bitcast_ln59_144' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_156 : Operation 2289 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_145 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2289 'read' 'Layer_Weights_addr_1_read_145' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2290 [2/4] (10.5ns)   --->   "%somme_38 = fadd i32 %somme_37, i32 %mul182_1" [cnn_lenet.cpp:64]   --->   Operation 2290 'fadd' 'somme_38' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2291 [1/2] (12.3ns)   --->   "%mul182_4_3 = fmul i32 %bitcast_ln59_143, i32 %Layer2_Neurons_CPU_load_143" [cnn_lenet.cpp:64]   --->   Operation 2291 'fmul' 'mul182_4_3' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2292 [2/2] (12.3ns)   --->   "%mul82_4_4 = fmul i32 %bitcast_ln59_144, i32 %Layer2_Neurons_CPU_load_144" [cnn_lenet.cpp:59]   --->   Operation 2292 'fmul' 'mul82_4_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 14.6>
ST_157 : Operation 2293 [1/1] (0.00ns)   --->   "%bitcast_ln59_145 = bitcast i32 %Layer_Weights_addr_1_read_145" [cnn_lenet.cpp:59]   --->   Operation 2293 'bitcast' 'bitcast_ln59_145' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_157 : Operation 2294 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_146 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2294 'read' 'Layer_Weights_addr_1_read_146' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2295 [1/4] (10.5ns)   --->   "%somme_38 = fadd i32 %somme_37, i32 %mul182_1" [cnn_lenet.cpp:64]   --->   Operation 2295 'fadd' 'somme_38' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2296 [1/2] (12.3ns)   --->   "%mul82_4_4 = fmul i32 %bitcast_ln59_144, i32 %Layer2_Neurons_CPU_load_144" [cnn_lenet.cpp:59]   --->   Operation 2296 'fmul' 'mul82_4_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2297 [2/2] (12.3ns)   --->   "%mul102_4_4 = fmul i32 %bitcast_ln59_145, i32 %Layer2_Neurons_CPU_load_145" [cnn_lenet.cpp:60]   --->   Operation 2297 'fmul' 'mul102_4_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 14.6>
ST_158 : Operation 2298 [1/1] (0.00ns)   --->   "%bitcast_ln59_146 = bitcast i32 %Layer_Weights_addr_1_read_146" [cnn_lenet.cpp:59]   --->   Operation 2298 'bitcast' 'bitcast_ln59_146' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_158 : Operation 2299 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_147 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2299 'read' 'Layer_Weights_addr_1_read_147' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2300 [4/4] (10.5ns)   --->   "%somme_39 = fadd i32 %somme_38, i32 %mul82_1_1" [cnn_lenet.cpp:59]   --->   Operation 2300 'fadd' 'somme_39' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2301 [1/2] (12.3ns)   --->   "%mul102_4_4 = fmul i32 %bitcast_ln59_145, i32 %Layer2_Neurons_CPU_load_145" [cnn_lenet.cpp:60]   --->   Operation 2301 'fmul' 'mul102_4_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2302 [2/2] (12.3ns)   --->   "%mul122_4_4 = fmul i32 %bitcast_ln59_146, i32 %Layer2_Neurons_CPU_load_146" [cnn_lenet.cpp:61]   --->   Operation 2302 'fmul' 'mul122_4_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 14.6>
ST_159 : Operation 2303 [1/1] (0.00ns)   --->   "%bitcast_ln59_147 = bitcast i32 %Layer_Weights_addr_1_read_147" [cnn_lenet.cpp:59]   --->   Operation 2303 'bitcast' 'bitcast_ln59_147' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_159 : Operation 2304 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_148 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2304 'read' 'Layer_Weights_addr_1_read_148' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2305 [3/4] (10.5ns)   --->   "%somme_39 = fadd i32 %somme_38, i32 %mul82_1_1" [cnn_lenet.cpp:59]   --->   Operation 2305 'fadd' 'somme_39' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2306 [1/2] (12.3ns)   --->   "%mul122_4_4 = fmul i32 %bitcast_ln59_146, i32 %Layer2_Neurons_CPU_load_146" [cnn_lenet.cpp:61]   --->   Operation 2306 'fmul' 'mul122_4_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2307 [2/2] (12.3ns)   --->   "%mul142_4_4 = fmul i32 %bitcast_ln59_147, i32 %Layer2_Neurons_CPU_load_147" [cnn_lenet.cpp:62]   --->   Operation 2307 'fmul' 'mul142_4_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 14.6>
ST_160 : Operation 2308 [1/1] (0.00ns)   --->   "%bitcast_ln59_148 = bitcast i32 %Layer_Weights_addr_1_read_148" [cnn_lenet.cpp:59]   --->   Operation 2308 'bitcast' 'bitcast_ln59_148' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_160 : Operation 2309 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_1_read_149 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %Layer_Weights_addr_1" [cnn_lenet.cpp:59]   --->   Operation 2309 'read' 'Layer_Weights_addr_1_read_149' <Predicate = (!icmp_ln51)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2310 [2/4] (10.5ns)   --->   "%somme_39 = fadd i32 %somme_38, i32 %mul82_1_1" [cnn_lenet.cpp:59]   --->   Operation 2310 'fadd' 'somme_39' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2311 [1/2] (12.3ns)   --->   "%mul142_4_4 = fmul i32 %bitcast_ln59_147, i32 %Layer2_Neurons_CPU_load_147" [cnn_lenet.cpp:62]   --->   Operation 2311 'fmul' 'mul142_4_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2312 [2/2] (12.3ns)   --->   "%mul162_4_4 = fmul i32 %bitcast_ln59_148, i32 %Layer2_Neurons_CPU_load_148" [cnn_lenet.cpp:63]   --->   Operation 2312 'fmul' 'mul162_4_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 12.3>
ST_161 : Operation 2313 [1/1] (0.00ns)   --->   "%bitcast_ln59_149 = bitcast i32 %Layer_Weights_addr_1_read_149" [cnn_lenet.cpp:59]   --->   Operation 2313 'bitcast' 'bitcast_ln59_149' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_161 : Operation 2314 [1/4] (10.5ns)   --->   "%somme_39 = fadd i32 %somme_38, i32 %mul82_1_1" [cnn_lenet.cpp:59]   --->   Operation 2314 'fadd' 'somme_39' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2315 [1/2] (12.3ns)   --->   "%mul162_4_4 = fmul i32 %bitcast_ln59_148, i32 %Layer2_Neurons_CPU_load_148" [cnn_lenet.cpp:63]   --->   Operation 2315 'fmul' 'mul162_4_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2316 [2/2] (12.3ns)   --->   "%mul182_4_4 = fmul i32 %bitcast_ln59_149, i32 %Layer2_Neurons_CPU_load_149" [cnn_lenet.cpp:64]   --->   Operation 2316 'fmul' 'mul182_4_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 12.3>
ST_162 : Operation 2317 [4/4] (10.5ns)   --->   "%somme_40 = fadd i32 %somme_39, i32 %mul102_1_1" [cnn_lenet.cpp:60]   --->   Operation 2317 'fadd' 'somme_40' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2318 [1/2] (12.3ns)   --->   "%mul182_4_4 = fmul i32 %bitcast_ln59_149, i32 %Layer2_Neurons_CPU_load_149" [cnn_lenet.cpp:64]   --->   Operation 2318 'fmul' 'mul182_4_4' <Predicate = (!icmp_ln51)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 10.5>
ST_163 : Operation 2319 [3/4] (10.5ns)   --->   "%somme_40 = fadd i32 %somme_39, i32 %mul102_1_1" [cnn_lenet.cpp:60]   --->   Operation 2319 'fadd' 'somme_40' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 10.5>
ST_164 : Operation 2320 [2/4] (10.5ns)   --->   "%somme_40 = fadd i32 %somme_39, i32 %mul102_1_1" [cnn_lenet.cpp:60]   --->   Operation 2320 'fadd' 'somme_40' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 10.5>
ST_165 : Operation 2321 [1/4] (10.5ns)   --->   "%somme_40 = fadd i32 %somme_39, i32 %mul102_1_1" [cnn_lenet.cpp:60]   --->   Operation 2321 'fadd' 'somme_40' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 0.00>

State 167 <SV = 166> <Delay = 10.5>
ST_167 : Operation 2322 [4/4] (10.5ns)   --->   "%somme_41 = fadd i32 %somme_40, i32 %mul122_1_1" [cnn_lenet.cpp:61]   --->   Operation 2322 'fadd' 'somme_41' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 10.5>
ST_168 : Operation 2323 [3/4] (10.5ns)   --->   "%somme_41 = fadd i32 %somme_40, i32 %mul122_1_1" [cnn_lenet.cpp:61]   --->   Operation 2323 'fadd' 'somme_41' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 10.5>
ST_169 : Operation 2324 [2/4] (10.5ns)   --->   "%somme_41 = fadd i32 %somme_40, i32 %mul122_1_1" [cnn_lenet.cpp:61]   --->   Operation 2324 'fadd' 'somme_41' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 10.5>
ST_170 : Operation 2325 [1/4] (10.5ns)   --->   "%somme_41 = fadd i32 %somme_40, i32 %mul122_1_1" [cnn_lenet.cpp:61]   --->   Operation 2325 'fadd' 'somme_41' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 10.5>
ST_171 : Operation 2326 [4/4] (10.5ns)   --->   "%somme_42 = fadd i32 %somme_41, i32 %mul142_1_1" [cnn_lenet.cpp:62]   --->   Operation 2326 'fadd' 'somme_42' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 10.5>
ST_172 : Operation 2327 [3/4] (10.5ns)   --->   "%somme_42 = fadd i32 %somme_41, i32 %mul142_1_1" [cnn_lenet.cpp:62]   --->   Operation 2327 'fadd' 'somme_42' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 10.5>
ST_173 : Operation 2328 [2/4] (10.5ns)   --->   "%somme_42 = fadd i32 %somme_41, i32 %mul142_1_1" [cnn_lenet.cpp:62]   --->   Operation 2328 'fadd' 'somme_42' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 10.5>
ST_174 : Operation 2329 [1/4] (10.5ns)   --->   "%somme_42 = fadd i32 %somme_41, i32 %mul142_1_1" [cnn_lenet.cpp:62]   --->   Operation 2329 'fadd' 'somme_42' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 10.5>
ST_175 : Operation 2330 [4/4] (10.5ns)   --->   "%somme_43 = fadd i32 %somme_42, i32 %mul162_1_1" [cnn_lenet.cpp:63]   --->   Operation 2330 'fadd' 'somme_43' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 10.5>
ST_176 : Operation 2331 [3/4] (10.5ns)   --->   "%somme_43 = fadd i32 %somme_42, i32 %mul162_1_1" [cnn_lenet.cpp:63]   --->   Operation 2331 'fadd' 'somme_43' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 10.5>
ST_177 : Operation 2332 [2/4] (10.5ns)   --->   "%somme_43 = fadd i32 %somme_42, i32 %mul162_1_1" [cnn_lenet.cpp:63]   --->   Operation 2332 'fadd' 'somme_43' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 10.5>
ST_178 : Operation 2333 [1/4] (10.5ns)   --->   "%somme_43 = fadd i32 %somme_42, i32 %mul162_1_1" [cnn_lenet.cpp:63]   --->   Operation 2333 'fadd' 'somme_43' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 10.5>
ST_179 : Operation 2334 [4/4] (10.5ns)   --->   "%somme_44 = fadd i32 %somme_43, i32 %mul182_1_1" [cnn_lenet.cpp:64]   --->   Operation 2334 'fadd' 'somme_44' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 10.5>
ST_180 : Operation 2335 [3/4] (10.5ns)   --->   "%somme_44 = fadd i32 %somme_43, i32 %mul182_1_1" [cnn_lenet.cpp:64]   --->   Operation 2335 'fadd' 'somme_44' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 10.5>
ST_181 : Operation 2336 [2/4] (10.5ns)   --->   "%somme_44 = fadd i32 %somme_43, i32 %mul182_1_1" [cnn_lenet.cpp:64]   --->   Operation 2336 'fadd' 'somme_44' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 10.5>
ST_182 : Operation 2337 [1/4] (10.5ns)   --->   "%somme_44 = fadd i32 %somme_43, i32 %mul182_1_1" [cnn_lenet.cpp:64]   --->   Operation 2337 'fadd' 'somme_44' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 10.5>
ST_183 : Operation 2338 [4/4] (10.5ns)   --->   "%somme_45 = fadd i32 %somme_44, i32 %mul82_1_2" [cnn_lenet.cpp:59]   --->   Operation 2338 'fadd' 'somme_45' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 10.5>
ST_184 : Operation 2339 [3/4] (10.5ns)   --->   "%somme_45 = fadd i32 %somme_44, i32 %mul82_1_2" [cnn_lenet.cpp:59]   --->   Operation 2339 'fadd' 'somme_45' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 10.5>
ST_185 : Operation 2340 [2/4] (10.5ns)   --->   "%somme_45 = fadd i32 %somme_44, i32 %mul82_1_2" [cnn_lenet.cpp:59]   --->   Operation 2340 'fadd' 'somme_45' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 10.5>
ST_186 : Operation 2341 [1/4] (10.5ns)   --->   "%somme_45 = fadd i32 %somme_44, i32 %mul82_1_2" [cnn_lenet.cpp:59]   --->   Operation 2341 'fadd' 'somme_45' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 10.5>
ST_187 : Operation 2342 [4/4] (10.5ns)   --->   "%somme_46 = fadd i32 %somme_45, i32 %mul102_1_2" [cnn_lenet.cpp:60]   --->   Operation 2342 'fadd' 'somme_46' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 10.5>
ST_188 : Operation 2343 [3/4] (10.5ns)   --->   "%somme_46 = fadd i32 %somme_45, i32 %mul102_1_2" [cnn_lenet.cpp:60]   --->   Operation 2343 'fadd' 'somme_46' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 10.5>
ST_189 : Operation 2344 [2/4] (10.5ns)   --->   "%somme_46 = fadd i32 %somme_45, i32 %mul102_1_2" [cnn_lenet.cpp:60]   --->   Operation 2344 'fadd' 'somme_46' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 10.5>
ST_190 : Operation 2345 [1/4] (10.5ns)   --->   "%somme_46 = fadd i32 %somme_45, i32 %mul102_1_2" [cnn_lenet.cpp:60]   --->   Operation 2345 'fadd' 'somme_46' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 10.5>
ST_191 : Operation 2346 [4/4] (10.5ns)   --->   "%somme_47 = fadd i32 %somme_46, i32 %mul122_1_2" [cnn_lenet.cpp:61]   --->   Operation 2346 'fadd' 'somme_47' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 10.5>
ST_192 : Operation 2347 [3/4] (10.5ns)   --->   "%somme_47 = fadd i32 %somme_46, i32 %mul122_1_2" [cnn_lenet.cpp:61]   --->   Operation 2347 'fadd' 'somme_47' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 10.5>
ST_193 : Operation 2348 [2/4] (10.5ns)   --->   "%somme_47 = fadd i32 %somme_46, i32 %mul122_1_2" [cnn_lenet.cpp:61]   --->   Operation 2348 'fadd' 'somme_47' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 10.5>
ST_194 : Operation 2349 [1/4] (10.5ns)   --->   "%somme_47 = fadd i32 %somme_46, i32 %mul122_1_2" [cnn_lenet.cpp:61]   --->   Operation 2349 'fadd' 'somme_47' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 10.5>
ST_195 : Operation 2350 [4/4] (10.5ns)   --->   "%somme_48 = fadd i32 %somme_47, i32 %mul142_1_2" [cnn_lenet.cpp:62]   --->   Operation 2350 'fadd' 'somme_48' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 10.5>
ST_196 : Operation 2351 [3/4] (10.5ns)   --->   "%somme_48 = fadd i32 %somme_47, i32 %mul142_1_2" [cnn_lenet.cpp:62]   --->   Operation 2351 'fadd' 'somme_48' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 10.5>
ST_197 : Operation 2352 [2/4] (10.5ns)   --->   "%somme_48 = fadd i32 %somme_47, i32 %mul142_1_2" [cnn_lenet.cpp:62]   --->   Operation 2352 'fadd' 'somme_48' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 10.5>
ST_198 : Operation 2353 [1/4] (10.5ns)   --->   "%somme_48 = fadd i32 %somme_47, i32 %mul142_1_2" [cnn_lenet.cpp:62]   --->   Operation 2353 'fadd' 'somme_48' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 10.5>
ST_199 : Operation 2354 [4/4] (10.5ns)   --->   "%somme_49 = fadd i32 %somme_48, i32 %mul162_1_2" [cnn_lenet.cpp:63]   --->   Operation 2354 'fadd' 'somme_49' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 10.5>
ST_200 : Operation 2355 [3/4] (10.5ns)   --->   "%somme_49 = fadd i32 %somme_48, i32 %mul162_1_2" [cnn_lenet.cpp:63]   --->   Operation 2355 'fadd' 'somme_49' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 10.5>
ST_201 : Operation 2356 [2/4] (10.5ns)   --->   "%somme_49 = fadd i32 %somme_48, i32 %mul162_1_2" [cnn_lenet.cpp:63]   --->   Operation 2356 'fadd' 'somme_49' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 10.5>
ST_202 : Operation 2357 [1/4] (10.5ns)   --->   "%somme_49 = fadd i32 %somme_48, i32 %mul162_1_2" [cnn_lenet.cpp:63]   --->   Operation 2357 'fadd' 'somme_49' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 10.5>
ST_203 : Operation 2358 [4/4] (10.5ns)   --->   "%somme_50 = fadd i32 %somme_49, i32 %mul182_1_2" [cnn_lenet.cpp:64]   --->   Operation 2358 'fadd' 'somme_50' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 10.5>
ST_204 : Operation 2359 [3/4] (10.5ns)   --->   "%somme_50 = fadd i32 %somme_49, i32 %mul182_1_2" [cnn_lenet.cpp:64]   --->   Operation 2359 'fadd' 'somme_50' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 10.5>
ST_205 : Operation 2360 [2/4] (10.5ns)   --->   "%somme_50 = fadd i32 %somme_49, i32 %mul182_1_2" [cnn_lenet.cpp:64]   --->   Operation 2360 'fadd' 'somme_50' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 10.5>
ST_206 : Operation 2361 [1/4] (10.5ns)   --->   "%somme_50 = fadd i32 %somme_49, i32 %mul182_1_2" [cnn_lenet.cpp:64]   --->   Operation 2361 'fadd' 'somme_50' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 10.5>
ST_207 : Operation 2362 [4/4] (10.5ns)   --->   "%somme_51 = fadd i32 %somme_50, i32 %mul82_1_3" [cnn_lenet.cpp:59]   --->   Operation 2362 'fadd' 'somme_51' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 10.5>
ST_208 : Operation 2363 [3/4] (10.5ns)   --->   "%somme_51 = fadd i32 %somme_50, i32 %mul82_1_3" [cnn_lenet.cpp:59]   --->   Operation 2363 'fadd' 'somme_51' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 10.5>
ST_209 : Operation 2364 [2/4] (10.5ns)   --->   "%somme_51 = fadd i32 %somme_50, i32 %mul82_1_3" [cnn_lenet.cpp:59]   --->   Operation 2364 'fadd' 'somme_51' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 10.5>
ST_210 : Operation 2365 [1/4] (10.5ns)   --->   "%somme_51 = fadd i32 %somme_50, i32 %mul82_1_3" [cnn_lenet.cpp:59]   --->   Operation 2365 'fadd' 'somme_51' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 10.5>
ST_211 : Operation 2366 [4/4] (10.5ns)   --->   "%somme_52 = fadd i32 %somme_51, i32 %mul102_1_3" [cnn_lenet.cpp:60]   --->   Operation 2366 'fadd' 'somme_52' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 10.5>
ST_212 : Operation 2367 [3/4] (10.5ns)   --->   "%somme_52 = fadd i32 %somme_51, i32 %mul102_1_3" [cnn_lenet.cpp:60]   --->   Operation 2367 'fadd' 'somme_52' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 10.5>
ST_213 : Operation 2368 [2/4] (10.5ns)   --->   "%somme_52 = fadd i32 %somme_51, i32 %mul102_1_3" [cnn_lenet.cpp:60]   --->   Operation 2368 'fadd' 'somme_52' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 10.5>
ST_214 : Operation 2369 [1/4] (10.5ns)   --->   "%somme_52 = fadd i32 %somme_51, i32 %mul102_1_3" [cnn_lenet.cpp:60]   --->   Operation 2369 'fadd' 'somme_52' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 10.5>
ST_215 : Operation 2370 [4/4] (10.5ns)   --->   "%somme_53 = fadd i32 %somme_52, i32 %mul122_1_3" [cnn_lenet.cpp:61]   --->   Operation 2370 'fadd' 'somme_53' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 10.5>
ST_216 : Operation 2371 [3/4] (10.5ns)   --->   "%somme_53 = fadd i32 %somme_52, i32 %mul122_1_3" [cnn_lenet.cpp:61]   --->   Operation 2371 'fadd' 'somme_53' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 10.5>
ST_217 : Operation 2372 [2/4] (10.5ns)   --->   "%somme_53 = fadd i32 %somme_52, i32 %mul122_1_3" [cnn_lenet.cpp:61]   --->   Operation 2372 'fadd' 'somme_53' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 10.5>
ST_218 : Operation 2373 [1/4] (10.5ns)   --->   "%somme_53 = fadd i32 %somme_52, i32 %mul122_1_3" [cnn_lenet.cpp:61]   --->   Operation 2373 'fadd' 'somme_53' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 10.5>
ST_219 : Operation 2374 [4/4] (10.5ns)   --->   "%somme_54 = fadd i32 %somme_53, i32 %mul142_1_3" [cnn_lenet.cpp:62]   --->   Operation 2374 'fadd' 'somme_54' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 10.5>
ST_220 : Operation 2375 [3/4] (10.5ns)   --->   "%somme_54 = fadd i32 %somme_53, i32 %mul142_1_3" [cnn_lenet.cpp:62]   --->   Operation 2375 'fadd' 'somme_54' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 10.5>
ST_221 : Operation 2376 [2/4] (10.5ns)   --->   "%somme_54 = fadd i32 %somme_53, i32 %mul142_1_3" [cnn_lenet.cpp:62]   --->   Operation 2376 'fadd' 'somme_54' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 10.5>
ST_222 : Operation 2377 [1/4] (10.5ns)   --->   "%somme_54 = fadd i32 %somme_53, i32 %mul142_1_3" [cnn_lenet.cpp:62]   --->   Operation 2377 'fadd' 'somme_54' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 10.5>
ST_223 : Operation 2378 [4/4] (10.5ns)   --->   "%somme_55 = fadd i32 %somme_54, i32 %mul162_1_3" [cnn_lenet.cpp:63]   --->   Operation 2378 'fadd' 'somme_55' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 10.5>
ST_224 : Operation 2379 [3/4] (10.5ns)   --->   "%somme_55 = fadd i32 %somme_54, i32 %mul162_1_3" [cnn_lenet.cpp:63]   --->   Operation 2379 'fadd' 'somme_55' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 10.5>
ST_225 : Operation 2380 [2/4] (10.5ns)   --->   "%somme_55 = fadd i32 %somme_54, i32 %mul162_1_3" [cnn_lenet.cpp:63]   --->   Operation 2380 'fadd' 'somme_55' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 10.5>
ST_226 : Operation 2381 [1/4] (10.5ns)   --->   "%somme_55 = fadd i32 %somme_54, i32 %mul162_1_3" [cnn_lenet.cpp:63]   --->   Operation 2381 'fadd' 'somme_55' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 10.5>
ST_227 : Operation 2382 [4/4] (10.5ns)   --->   "%somme_56 = fadd i32 %somme_55, i32 %mul182_1_3" [cnn_lenet.cpp:64]   --->   Operation 2382 'fadd' 'somme_56' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 10.5>
ST_228 : Operation 2383 [3/4] (10.5ns)   --->   "%somme_56 = fadd i32 %somme_55, i32 %mul182_1_3" [cnn_lenet.cpp:64]   --->   Operation 2383 'fadd' 'somme_56' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 10.5>
ST_229 : Operation 2384 [2/4] (10.5ns)   --->   "%somme_56 = fadd i32 %somme_55, i32 %mul182_1_3" [cnn_lenet.cpp:64]   --->   Operation 2384 'fadd' 'somme_56' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 10.5>
ST_230 : Operation 2385 [1/4] (10.5ns)   --->   "%somme_56 = fadd i32 %somme_55, i32 %mul182_1_3" [cnn_lenet.cpp:64]   --->   Operation 2385 'fadd' 'somme_56' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 10.5>
ST_231 : Operation 2386 [4/4] (10.5ns)   --->   "%somme_57 = fadd i32 %somme_56, i32 %mul82_1_4" [cnn_lenet.cpp:59]   --->   Operation 2386 'fadd' 'somme_57' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 10.5>
ST_232 : Operation 2387 [3/4] (10.5ns)   --->   "%somme_57 = fadd i32 %somme_56, i32 %mul82_1_4" [cnn_lenet.cpp:59]   --->   Operation 2387 'fadd' 'somme_57' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 10.5>
ST_233 : Operation 2388 [2/4] (10.5ns)   --->   "%somme_57 = fadd i32 %somme_56, i32 %mul82_1_4" [cnn_lenet.cpp:59]   --->   Operation 2388 'fadd' 'somme_57' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 10.5>
ST_234 : Operation 2389 [1/4] (10.5ns)   --->   "%somme_57 = fadd i32 %somme_56, i32 %mul82_1_4" [cnn_lenet.cpp:59]   --->   Operation 2389 'fadd' 'somme_57' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 10.5>
ST_235 : Operation 2390 [4/4] (10.5ns)   --->   "%somme_58 = fadd i32 %somme_57, i32 %mul102_1_4" [cnn_lenet.cpp:60]   --->   Operation 2390 'fadd' 'somme_58' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 10.5>
ST_236 : Operation 2391 [3/4] (10.5ns)   --->   "%somme_58 = fadd i32 %somme_57, i32 %mul102_1_4" [cnn_lenet.cpp:60]   --->   Operation 2391 'fadd' 'somme_58' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 10.5>
ST_237 : Operation 2392 [2/4] (10.5ns)   --->   "%somme_58 = fadd i32 %somme_57, i32 %mul102_1_4" [cnn_lenet.cpp:60]   --->   Operation 2392 'fadd' 'somme_58' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 10.5>
ST_238 : Operation 2393 [1/4] (10.5ns)   --->   "%somme_58 = fadd i32 %somme_57, i32 %mul102_1_4" [cnn_lenet.cpp:60]   --->   Operation 2393 'fadd' 'somme_58' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 10.5>
ST_239 : Operation 2394 [4/4] (10.5ns)   --->   "%somme_59 = fadd i32 %somme_58, i32 %mul122_1_4" [cnn_lenet.cpp:61]   --->   Operation 2394 'fadd' 'somme_59' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 10.5>
ST_240 : Operation 2395 [3/4] (10.5ns)   --->   "%somme_59 = fadd i32 %somme_58, i32 %mul122_1_4" [cnn_lenet.cpp:61]   --->   Operation 2395 'fadd' 'somme_59' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 10.5>
ST_241 : Operation 2396 [2/4] (10.5ns)   --->   "%somme_59 = fadd i32 %somme_58, i32 %mul122_1_4" [cnn_lenet.cpp:61]   --->   Operation 2396 'fadd' 'somme_59' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 10.5>
ST_242 : Operation 2397 [1/4] (10.5ns)   --->   "%somme_59 = fadd i32 %somme_58, i32 %mul122_1_4" [cnn_lenet.cpp:61]   --->   Operation 2397 'fadd' 'somme_59' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 10.5>
ST_243 : Operation 2398 [4/4] (10.5ns)   --->   "%somme_60 = fadd i32 %somme_59, i32 %mul142_1_4" [cnn_lenet.cpp:62]   --->   Operation 2398 'fadd' 'somme_60' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 10.5>
ST_244 : Operation 2399 [3/4] (10.5ns)   --->   "%somme_60 = fadd i32 %somme_59, i32 %mul142_1_4" [cnn_lenet.cpp:62]   --->   Operation 2399 'fadd' 'somme_60' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 10.5>
ST_245 : Operation 2400 [2/4] (10.5ns)   --->   "%somme_60 = fadd i32 %somme_59, i32 %mul142_1_4" [cnn_lenet.cpp:62]   --->   Operation 2400 'fadd' 'somme_60' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 10.5>
ST_246 : Operation 2401 [1/4] (10.5ns)   --->   "%somme_60 = fadd i32 %somme_59, i32 %mul142_1_4" [cnn_lenet.cpp:62]   --->   Operation 2401 'fadd' 'somme_60' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 10.5>
ST_247 : Operation 2402 [4/4] (10.5ns)   --->   "%somme_61 = fadd i32 %somme_60, i32 %mul162_1_4" [cnn_lenet.cpp:63]   --->   Operation 2402 'fadd' 'somme_61' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 10.5>
ST_248 : Operation 2403 [3/4] (10.5ns)   --->   "%somme_61 = fadd i32 %somme_60, i32 %mul162_1_4" [cnn_lenet.cpp:63]   --->   Operation 2403 'fadd' 'somme_61' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 10.5>
ST_249 : Operation 2404 [2/4] (10.5ns)   --->   "%somme_61 = fadd i32 %somme_60, i32 %mul162_1_4" [cnn_lenet.cpp:63]   --->   Operation 2404 'fadd' 'somme_61' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 10.5>
ST_250 : Operation 2405 [1/4] (10.5ns)   --->   "%somme_61 = fadd i32 %somme_60, i32 %mul162_1_4" [cnn_lenet.cpp:63]   --->   Operation 2405 'fadd' 'somme_61' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 10.5>
ST_251 : Operation 2406 [4/4] (10.5ns)   --->   "%somme_62 = fadd i32 %somme_61, i32 %mul182_1_4" [cnn_lenet.cpp:64]   --->   Operation 2406 'fadd' 'somme_62' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 10.5>
ST_252 : Operation 2407 [3/4] (10.5ns)   --->   "%somme_62 = fadd i32 %somme_61, i32 %mul182_1_4" [cnn_lenet.cpp:64]   --->   Operation 2407 'fadd' 'somme_62' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 10.5>
ST_253 : Operation 2408 [2/4] (10.5ns)   --->   "%somme_62 = fadd i32 %somme_61, i32 %mul182_1_4" [cnn_lenet.cpp:64]   --->   Operation 2408 'fadd' 'somme_62' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 10.5>
ST_254 : Operation 2409 [1/4] (10.5ns)   --->   "%somme_62 = fadd i32 %somme_61, i32 %mul182_1_4" [cnn_lenet.cpp:64]   --->   Operation 2409 'fadd' 'somme_62' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 10.5>
ST_255 : Operation 2410 [4/4] (10.5ns)   --->   "%somme_63 = fadd i32 %somme_62, i32 %mul82_2" [cnn_lenet.cpp:59]   --->   Operation 2410 'fadd' 'somme_63' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 10.5>
ST_256 : Operation 2411 [3/4] (10.5ns)   --->   "%somme_63 = fadd i32 %somme_62, i32 %mul82_2" [cnn_lenet.cpp:59]   --->   Operation 2411 'fadd' 'somme_63' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 10.5>
ST_257 : Operation 2412 [2/4] (10.5ns)   --->   "%somme_63 = fadd i32 %somme_62, i32 %mul82_2" [cnn_lenet.cpp:59]   --->   Operation 2412 'fadd' 'somme_63' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 10.5>
ST_258 : Operation 2413 [1/4] (10.5ns)   --->   "%somme_63 = fadd i32 %somme_62, i32 %mul82_2" [cnn_lenet.cpp:59]   --->   Operation 2413 'fadd' 'somme_63' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 10.5>
ST_259 : Operation 2414 [4/4] (10.5ns)   --->   "%somme_64 = fadd i32 %somme_63, i32 %mul102_2" [cnn_lenet.cpp:60]   --->   Operation 2414 'fadd' 'somme_64' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 10.5>
ST_260 : Operation 2415 [3/4] (10.5ns)   --->   "%somme_64 = fadd i32 %somme_63, i32 %mul102_2" [cnn_lenet.cpp:60]   --->   Operation 2415 'fadd' 'somme_64' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 10.5>
ST_261 : Operation 2416 [2/4] (10.5ns)   --->   "%somme_64 = fadd i32 %somme_63, i32 %mul102_2" [cnn_lenet.cpp:60]   --->   Operation 2416 'fadd' 'somme_64' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 10.5>
ST_262 : Operation 2417 [1/4] (10.5ns)   --->   "%somme_64 = fadd i32 %somme_63, i32 %mul102_2" [cnn_lenet.cpp:60]   --->   Operation 2417 'fadd' 'somme_64' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 10.5>
ST_263 : Operation 2418 [4/4] (10.5ns)   --->   "%somme_65 = fadd i32 %somme_64, i32 %mul122_2" [cnn_lenet.cpp:61]   --->   Operation 2418 'fadd' 'somme_65' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 10.5>
ST_264 : Operation 2419 [3/4] (10.5ns)   --->   "%somme_65 = fadd i32 %somme_64, i32 %mul122_2" [cnn_lenet.cpp:61]   --->   Operation 2419 'fadd' 'somme_65' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 264> <Delay = 10.5>
ST_265 : Operation 2420 [2/4] (10.5ns)   --->   "%somme_65 = fadd i32 %somme_64, i32 %mul122_2" [cnn_lenet.cpp:61]   --->   Operation 2420 'fadd' 'somme_65' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 265> <Delay = 10.5>
ST_266 : Operation 2421 [1/4] (10.5ns)   --->   "%somme_65 = fadd i32 %somme_64, i32 %mul122_2" [cnn_lenet.cpp:61]   --->   Operation 2421 'fadd' 'somme_65' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 266> <Delay = 10.5>
ST_267 : Operation 2422 [4/4] (10.5ns)   --->   "%somme_66 = fadd i32 %somme_65, i32 %mul142_2" [cnn_lenet.cpp:62]   --->   Operation 2422 'fadd' 'somme_66' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 267> <Delay = 10.5>
ST_268 : Operation 2423 [3/4] (10.5ns)   --->   "%somme_66 = fadd i32 %somme_65, i32 %mul142_2" [cnn_lenet.cpp:62]   --->   Operation 2423 'fadd' 'somme_66' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 268> <Delay = 10.5>
ST_269 : Operation 2424 [2/4] (10.5ns)   --->   "%somme_66 = fadd i32 %somme_65, i32 %mul142_2" [cnn_lenet.cpp:62]   --->   Operation 2424 'fadd' 'somme_66' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 269> <Delay = 10.5>
ST_270 : Operation 2425 [1/4] (10.5ns)   --->   "%somme_66 = fadd i32 %somme_65, i32 %mul142_2" [cnn_lenet.cpp:62]   --->   Operation 2425 'fadd' 'somme_66' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 270> <Delay = 10.5>
ST_271 : Operation 2426 [4/4] (10.5ns)   --->   "%somme_67 = fadd i32 %somme_66, i32 %mul162_2" [cnn_lenet.cpp:63]   --->   Operation 2426 'fadd' 'somme_67' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 271> <Delay = 10.5>
ST_272 : Operation 2427 [3/4] (10.5ns)   --->   "%somme_67 = fadd i32 %somme_66, i32 %mul162_2" [cnn_lenet.cpp:63]   --->   Operation 2427 'fadd' 'somme_67' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 272> <Delay = 10.5>
ST_273 : Operation 2428 [2/4] (10.5ns)   --->   "%somme_67 = fadd i32 %somme_66, i32 %mul162_2" [cnn_lenet.cpp:63]   --->   Operation 2428 'fadd' 'somme_67' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 273> <Delay = 10.5>
ST_274 : Operation 2429 [1/4] (10.5ns)   --->   "%somme_67 = fadd i32 %somme_66, i32 %mul162_2" [cnn_lenet.cpp:63]   --->   Operation 2429 'fadd' 'somme_67' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 274> <Delay = 10.5>
ST_275 : Operation 2430 [4/4] (10.5ns)   --->   "%somme_68 = fadd i32 %somme_67, i32 %mul182_2" [cnn_lenet.cpp:64]   --->   Operation 2430 'fadd' 'somme_68' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 275> <Delay = 10.5>
ST_276 : Operation 2431 [3/4] (10.5ns)   --->   "%somme_68 = fadd i32 %somme_67, i32 %mul182_2" [cnn_lenet.cpp:64]   --->   Operation 2431 'fadd' 'somme_68' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 276> <Delay = 10.5>
ST_277 : Operation 2432 [2/4] (10.5ns)   --->   "%somme_68 = fadd i32 %somme_67, i32 %mul182_2" [cnn_lenet.cpp:64]   --->   Operation 2432 'fadd' 'somme_68' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 277> <Delay = 10.5>
ST_278 : Operation 2433 [1/4] (10.5ns)   --->   "%somme_68 = fadd i32 %somme_67, i32 %mul182_2" [cnn_lenet.cpp:64]   --->   Operation 2433 'fadd' 'somme_68' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 278> <Delay = 10.5>
ST_279 : Operation 2434 [4/4] (10.5ns)   --->   "%somme_69 = fadd i32 %somme_68, i32 %mul82_2_1" [cnn_lenet.cpp:59]   --->   Operation 2434 'fadd' 'somme_69' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 279> <Delay = 10.5>
ST_280 : Operation 2435 [3/4] (10.5ns)   --->   "%somme_69 = fadd i32 %somme_68, i32 %mul82_2_1" [cnn_lenet.cpp:59]   --->   Operation 2435 'fadd' 'somme_69' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 280> <Delay = 10.5>
ST_281 : Operation 2436 [2/4] (10.5ns)   --->   "%somme_69 = fadd i32 %somme_68, i32 %mul82_2_1" [cnn_lenet.cpp:59]   --->   Operation 2436 'fadd' 'somme_69' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 281> <Delay = 10.5>
ST_282 : Operation 2437 [1/4] (10.5ns)   --->   "%somme_69 = fadd i32 %somme_68, i32 %mul82_2_1" [cnn_lenet.cpp:59]   --->   Operation 2437 'fadd' 'somme_69' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 282> <Delay = 10.5>
ST_283 : Operation 2438 [4/4] (10.5ns)   --->   "%somme_70 = fadd i32 %somme_69, i32 %mul102_2_1" [cnn_lenet.cpp:60]   --->   Operation 2438 'fadd' 'somme_70' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 283> <Delay = 10.5>
ST_284 : Operation 2439 [3/4] (10.5ns)   --->   "%somme_70 = fadd i32 %somme_69, i32 %mul102_2_1" [cnn_lenet.cpp:60]   --->   Operation 2439 'fadd' 'somme_70' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 284> <Delay = 10.5>
ST_285 : Operation 2440 [2/4] (10.5ns)   --->   "%somme_70 = fadd i32 %somme_69, i32 %mul102_2_1" [cnn_lenet.cpp:60]   --->   Operation 2440 'fadd' 'somme_70' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 285> <Delay = 10.5>
ST_286 : Operation 2441 [1/4] (10.5ns)   --->   "%somme_70 = fadd i32 %somme_69, i32 %mul102_2_1" [cnn_lenet.cpp:60]   --->   Operation 2441 'fadd' 'somme_70' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 286> <Delay = 10.5>
ST_287 : Operation 2442 [4/4] (10.5ns)   --->   "%somme_71 = fadd i32 %somme_70, i32 %mul122_2_1" [cnn_lenet.cpp:61]   --->   Operation 2442 'fadd' 'somme_71' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 287> <Delay = 10.5>
ST_288 : Operation 2443 [3/4] (10.5ns)   --->   "%somme_71 = fadd i32 %somme_70, i32 %mul122_2_1" [cnn_lenet.cpp:61]   --->   Operation 2443 'fadd' 'somme_71' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 288> <Delay = 10.5>
ST_289 : Operation 2444 [2/4] (10.5ns)   --->   "%somme_71 = fadd i32 %somme_70, i32 %mul122_2_1" [cnn_lenet.cpp:61]   --->   Operation 2444 'fadd' 'somme_71' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 289> <Delay = 10.5>
ST_290 : Operation 2445 [1/4] (10.5ns)   --->   "%somme_71 = fadd i32 %somme_70, i32 %mul122_2_1" [cnn_lenet.cpp:61]   --->   Operation 2445 'fadd' 'somme_71' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 290> <Delay = 10.5>
ST_291 : Operation 2446 [4/4] (10.5ns)   --->   "%somme_72 = fadd i32 %somme_71, i32 %mul142_2_1" [cnn_lenet.cpp:62]   --->   Operation 2446 'fadd' 'somme_72' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 291> <Delay = 10.5>
ST_292 : Operation 2447 [3/4] (10.5ns)   --->   "%somme_72 = fadd i32 %somme_71, i32 %mul142_2_1" [cnn_lenet.cpp:62]   --->   Operation 2447 'fadd' 'somme_72' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 292> <Delay = 10.5>
ST_293 : Operation 2448 [2/4] (10.5ns)   --->   "%somme_72 = fadd i32 %somme_71, i32 %mul142_2_1" [cnn_lenet.cpp:62]   --->   Operation 2448 'fadd' 'somme_72' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 293> <Delay = 10.5>
ST_294 : Operation 2449 [1/4] (10.5ns)   --->   "%somme_72 = fadd i32 %somme_71, i32 %mul142_2_1" [cnn_lenet.cpp:62]   --->   Operation 2449 'fadd' 'somme_72' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 294> <Delay = 10.5>
ST_295 : Operation 2450 [4/4] (10.5ns)   --->   "%somme_73 = fadd i32 %somme_72, i32 %mul162_2_1" [cnn_lenet.cpp:63]   --->   Operation 2450 'fadd' 'somme_73' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 295> <Delay = 10.5>
ST_296 : Operation 2451 [3/4] (10.5ns)   --->   "%somme_73 = fadd i32 %somme_72, i32 %mul162_2_1" [cnn_lenet.cpp:63]   --->   Operation 2451 'fadd' 'somme_73' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 296> <Delay = 10.5>
ST_297 : Operation 2452 [2/4] (10.5ns)   --->   "%somme_73 = fadd i32 %somme_72, i32 %mul162_2_1" [cnn_lenet.cpp:63]   --->   Operation 2452 'fadd' 'somme_73' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 297> <Delay = 10.5>
ST_298 : Operation 2453 [1/4] (10.5ns)   --->   "%somme_73 = fadd i32 %somme_72, i32 %mul162_2_1" [cnn_lenet.cpp:63]   --->   Operation 2453 'fadd' 'somme_73' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 298> <Delay = 10.5>
ST_299 : Operation 2454 [4/4] (10.5ns)   --->   "%somme_74 = fadd i32 %somme_73, i32 %mul182_2_1" [cnn_lenet.cpp:64]   --->   Operation 2454 'fadd' 'somme_74' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 299> <Delay = 10.5>
ST_300 : Operation 2455 [3/4] (10.5ns)   --->   "%somme_74 = fadd i32 %somme_73, i32 %mul182_2_1" [cnn_lenet.cpp:64]   --->   Operation 2455 'fadd' 'somme_74' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 300> <Delay = 10.5>
ST_301 : Operation 2456 [2/4] (10.5ns)   --->   "%somme_74 = fadd i32 %somme_73, i32 %mul182_2_1" [cnn_lenet.cpp:64]   --->   Operation 2456 'fadd' 'somme_74' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 301> <Delay = 10.5>
ST_302 : Operation 2457 [1/4] (10.5ns)   --->   "%somme_74 = fadd i32 %somme_73, i32 %mul182_2_1" [cnn_lenet.cpp:64]   --->   Operation 2457 'fadd' 'somme_74' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 302> <Delay = 10.5>
ST_303 : Operation 2458 [4/4] (10.5ns)   --->   "%somme_75 = fadd i32 %somme_74, i32 %mul82_2_2" [cnn_lenet.cpp:59]   --->   Operation 2458 'fadd' 'somme_75' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 303> <Delay = 10.5>
ST_304 : Operation 2459 [3/4] (10.5ns)   --->   "%somme_75 = fadd i32 %somme_74, i32 %mul82_2_2" [cnn_lenet.cpp:59]   --->   Operation 2459 'fadd' 'somme_75' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 304> <Delay = 10.5>
ST_305 : Operation 2460 [2/4] (10.5ns)   --->   "%somme_75 = fadd i32 %somme_74, i32 %mul82_2_2" [cnn_lenet.cpp:59]   --->   Operation 2460 'fadd' 'somme_75' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 305> <Delay = 10.5>
ST_306 : Operation 2461 [1/4] (10.5ns)   --->   "%somme_75 = fadd i32 %somme_74, i32 %mul82_2_2" [cnn_lenet.cpp:59]   --->   Operation 2461 'fadd' 'somme_75' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 306> <Delay = 10.5>
ST_307 : Operation 2462 [4/4] (10.5ns)   --->   "%somme_76 = fadd i32 %somme_75, i32 %mul102_2_2" [cnn_lenet.cpp:60]   --->   Operation 2462 'fadd' 'somme_76' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 307> <Delay = 10.5>
ST_308 : Operation 2463 [3/4] (10.5ns)   --->   "%somme_76 = fadd i32 %somme_75, i32 %mul102_2_2" [cnn_lenet.cpp:60]   --->   Operation 2463 'fadd' 'somme_76' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 308> <Delay = 10.5>
ST_309 : Operation 2464 [2/4] (10.5ns)   --->   "%somme_76 = fadd i32 %somme_75, i32 %mul102_2_2" [cnn_lenet.cpp:60]   --->   Operation 2464 'fadd' 'somme_76' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 309> <Delay = 10.5>
ST_310 : Operation 2465 [1/4] (10.5ns)   --->   "%somme_76 = fadd i32 %somme_75, i32 %mul102_2_2" [cnn_lenet.cpp:60]   --->   Operation 2465 'fadd' 'somme_76' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 310> <Delay = 10.5>
ST_311 : Operation 2466 [4/4] (10.5ns)   --->   "%somme_77 = fadd i32 %somme_76, i32 %mul122_2_2" [cnn_lenet.cpp:61]   --->   Operation 2466 'fadd' 'somme_77' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 311> <Delay = 10.5>
ST_312 : Operation 2467 [3/4] (10.5ns)   --->   "%somme_77 = fadd i32 %somme_76, i32 %mul122_2_2" [cnn_lenet.cpp:61]   --->   Operation 2467 'fadd' 'somme_77' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 312> <Delay = 10.5>
ST_313 : Operation 2468 [2/4] (10.5ns)   --->   "%somme_77 = fadd i32 %somme_76, i32 %mul122_2_2" [cnn_lenet.cpp:61]   --->   Operation 2468 'fadd' 'somme_77' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 313> <Delay = 10.5>
ST_314 : Operation 2469 [1/4] (10.5ns)   --->   "%somme_77 = fadd i32 %somme_76, i32 %mul122_2_2" [cnn_lenet.cpp:61]   --->   Operation 2469 'fadd' 'somme_77' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 314> <Delay = 10.5>
ST_315 : Operation 2470 [4/4] (10.5ns)   --->   "%somme_78 = fadd i32 %somme_77, i32 %mul142_2_2" [cnn_lenet.cpp:62]   --->   Operation 2470 'fadd' 'somme_78' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 315> <Delay = 10.5>
ST_316 : Operation 2471 [3/4] (10.5ns)   --->   "%somme_78 = fadd i32 %somme_77, i32 %mul142_2_2" [cnn_lenet.cpp:62]   --->   Operation 2471 'fadd' 'somme_78' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 316> <Delay = 10.5>
ST_317 : Operation 2472 [2/4] (10.5ns)   --->   "%somme_78 = fadd i32 %somme_77, i32 %mul142_2_2" [cnn_lenet.cpp:62]   --->   Operation 2472 'fadd' 'somme_78' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 317> <Delay = 10.5>
ST_318 : Operation 2473 [1/4] (10.5ns)   --->   "%somme_78 = fadd i32 %somme_77, i32 %mul142_2_2" [cnn_lenet.cpp:62]   --->   Operation 2473 'fadd' 'somme_78' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 318> <Delay = 0.00>

State 320 <SV = 319> <Delay = 10.5>
ST_320 : Operation 2474 [4/4] (10.5ns)   --->   "%somme_79 = fadd i32 %somme_78, i32 %mul162_2_2" [cnn_lenet.cpp:63]   --->   Operation 2474 'fadd' 'somme_79' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 320> <Delay = 10.5>
ST_321 : Operation 2475 [3/4] (10.5ns)   --->   "%somme_79 = fadd i32 %somme_78, i32 %mul162_2_2" [cnn_lenet.cpp:63]   --->   Operation 2475 'fadd' 'somme_79' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 321> <Delay = 10.5>
ST_322 : Operation 2476 [2/4] (10.5ns)   --->   "%somme_79 = fadd i32 %somme_78, i32 %mul162_2_2" [cnn_lenet.cpp:63]   --->   Operation 2476 'fadd' 'somme_79' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 322> <Delay = 10.5>
ST_323 : Operation 2477 [1/4] (10.5ns)   --->   "%somme_79 = fadd i32 %somme_78, i32 %mul162_2_2" [cnn_lenet.cpp:63]   --->   Operation 2477 'fadd' 'somme_79' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 323> <Delay = 10.5>
ST_324 : Operation 2478 [4/4] (10.5ns)   --->   "%somme_80 = fadd i32 %somme_79, i32 %mul182_2_2" [cnn_lenet.cpp:64]   --->   Operation 2478 'fadd' 'somme_80' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 324> <Delay = 10.5>
ST_325 : Operation 2479 [3/4] (10.5ns)   --->   "%somme_80 = fadd i32 %somme_79, i32 %mul182_2_2" [cnn_lenet.cpp:64]   --->   Operation 2479 'fadd' 'somme_80' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 325> <Delay = 10.5>
ST_326 : Operation 2480 [2/4] (10.5ns)   --->   "%somme_80 = fadd i32 %somme_79, i32 %mul182_2_2" [cnn_lenet.cpp:64]   --->   Operation 2480 'fadd' 'somme_80' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 326> <Delay = 10.5>
ST_327 : Operation 2481 [1/4] (10.5ns)   --->   "%somme_80 = fadd i32 %somme_79, i32 %mul182_2_2" [cnn_lenet.cpp:64]   --->   Operation 2481 'fadd' 'somme_80' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 327> <Delay = 10.5>
ST_328 : Operation 2482 [4/4] (10.5ns)   --->   "%somme_81 = fadd i32 %somme_80, i32 %mul82_2_3" [cnn_lenet.cpp:59]   --->   Operation 2482 'fadd' 'somme_81' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 328> <Delay = 10.5>
ST_329 : Operation 2483 [3/4] (10.5ns)   --->   "%somme_81 = fadd i32 %somme_80, i32 %mul82_2_3" [cnn_lenet.cpp:59]   --->   Operation 2483 'fadd' 'somme_81' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 329> <Delay = 10.5>
ST_330 : Operation 2484 [2/4] (10.5ns)   --->   "%somme_81 = fadd i32 %somme_80, i32 %mul82_2_3" [cnn_lenet.cpp:59]   --->   Operation 2484 'fadd' 'somme_81' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 330> <Delay = 10.5>
ST_331 : Operation 2485 [1/4] (10.5ns)   --->   "%somme_81 = fadd i32 %somme_80, i32 %mul82_2_3" [cnn_lenet.cpp:59]   --->   Operation 2485 'fadd' 'somme_81' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 331> <Delay = 10.5>
ST_332 : Operation 2486 [4/4] (10.5ns)   --->   "%somme_82 = fadd i32 %somme_81, i32 %mul102_2_3" [cnn_lenet.cpp:60]   --->   Operation 2486 'fadd' 'somme_82' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 332> <Delay = 10.5>
ST_333 : Operation 2487 [3/4] (10.5ns)   --->   "%somme_82 = fadd i32 %somme_81, i32 %mul102_2_3" [cnn_lenet.cpp:60]   --->   Operation 2487 'fadd' 'somme_82' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 333> <Delay = 10.5>
ST_334 : Operation 2488 [2/4] (10.5ns)   --->   "%somme_82 = fadd i32 %somme_81, i32 %mul102_2_3" [cnn_lenet.cpp:60]   --->   Operation 2488 'fadd' 'somme_82' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 334> <Delay = 10.5>
ST_335 : Operation 2489 [1/4] (10.5ns)   --->   "%somme_82 = fadd i32 %somme_81, i32 %mul102_2_3" [cnn_lenet.cpp:60]   --->   Operation 2489 'fadd' 'somme_82' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 335> <Delay = 10.5>
ST_336 : Operation 2490 [4/4] (10.5ns)   --->   "%somme_83 = fadd i32 %somme_82, i32 %mul122_2_3" [cnn_lenet.cpp:61]   --->   Operation 2490 'fadd' 'somme_83' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 336> <Delay = 10.5>
ST_337 : Operation 2491 [3/4] (10.5ns)   --->   "%somme_83 = fadd i32 %somme_82, i32 %mul122_2_3" [cnn_lenet.cpp:61]   --->   Operation 2491 'fadd' 'somme_83' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 337> <Delay = 10.5>
ST_338 : Operation 2492 [2/4] (10.5ns)   --->   "%somme_83 = fadd i32 %somme_82, i32 %mul122_2_3" [cnn_lenet.cpp:61]   --->   Operation 2492 'fadd' 'somme_83' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 338> <Delay = 10.5>
ST_339 : Operation 2493 [1/4] (10.5ns)   --->   "%somme_83 = fadd i32 %somme_82, i32 %mul122_2_3" [cnn_lenet.cpp:61]   --->   Operation 2493 'fadd' 'somme_83' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 339> <Delay = 10.5>
ST_340 : Operation 2494 [4/4] (10.5ns)   --->   "%somme_84 = fadd i32 %somme_83, i32 %mul142_2_3" [cnn_lenet.cpp:62]   --->   Operation 2494 'fadd' 'somme_84' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 340> <Delay = 10.5>
ST_341 : Operation 2495 [3/4] (10.5ns)   --->   "%somme_84 = fadd i32 %somme_83, i32 %mul142_2_3" [cnn_lenet.cpp:62]   --->   Operation 2495 'fadd' 'somme_84' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 341> <Delay = 10.5>
ST_342 : Operation 2496 [2/4] (10.5ns)   --->   "%somme_84 = fadd i32 %somme_83, i32 %mul142_2_3" [cnn_lenet.cpp:62]   --->   Operation 2496 'fadd' 'somme_84' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 342> <Delay = 10.5>
ST_343 : Operation 2497 [1/4] (10.5ns)   --->   "%somme_84 = fadd i32 %somme_83, i32 %mul142_2_3" [cnn_lenet.cpp:62]   --->   Operation 2497 'fadd' 'somme_84' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 343> <Delay = 10.5>
ST_344 : Operation 2498 [4/4] (10.5ns)   --->   "%somme_85 = fadd i32 %somme_84, i32 %mul162_2_3" [cnn_lenet.cpp:63]   --->   Operation 2498 'fadd' 'somme_85' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 344> <Delay = 10.5>
ST_345 : Operation 2499 [3/4] (10.5ns)   --->   "%somme_85 = fadd i32 %somme_84, i32 %mul162_2_3" [cnn_lenet.cpp:63]   --->   Operation 2499 'fadd' 'somme_85' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 345> <Delay = 10.5>
ST_346 : Operation 2500 [2/4] (10.5ns)   --->   "%somme_85 = fadd i32 %somme_84, i32 %mul162_2_3" [cnn_lenet.cpp:63]   --->   Operation 2500 'fadd' 'somme_85' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 346> <Delay = 10.5>
ST_347 : Operation 2501 [1/4] (10.5ns)   --->   "%somme_85 = fadd i32 %somme_84, i32 %mul162_2_3" [cnn_lenet.cpp:63]   --->   Operation 2501 'fadd' 'somme_85' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 347> <Delay = 10.5>
ST_348 : Operation 2502 [4/4] (10.5ns)   --->   "%somme_86 = fadd i32 %somme_85, i32 %mul182_2_3" [cnn_lenet.cpp:64]   --->   Operation 2502 'fadd' 'somme_86' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 348> <Delay = 10.5>
ST_349 : Operation 2503 [3/4] (10.5ns)   --->   "%somme_86 = fadd i32 %somme_85, i32 %mul182_2_3" [cnn_lenet.cpp:64]   --->   Operation 2503 'fadd' 'somme_86' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 350 <SV = 349> <Delay = 10.5>
ST_350 : Operation 2504 [2/4] (10.5ns)   --->   "%somme_86 = fadd i32 %somme_85, i32 %mul182_2_3" [cnn_lenet.cpp:64]   --->   Operation 2504 'fadd' 'somme_86' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 350> <Delay = 10.5>
ST_351 : Operation 2505 [1/4] (10.5ns)   --->   "%somme_86 = fadd i32 %somme_85, i32 %mul182_2_3" [cnn_lenet.cpp:64]   --->   Operation 2505 'fadd' 'somme_86' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 351> <Delay = 10.5>
ST_352 : Operation 2506 [4/4] (10.5ns)   --->   "%somme_87 = fadd i32 %somme_86, i32 %mul82_2_4" [cnn_lenet.cpp:59]   --->   Operation 2506 'fadd' 'somme_87' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 352> <Delay = 10.5>
ST_353 : Operation 2507 [3/4] (10.5ns)   --->   "%somme_87 = fadd i32 %somme_86, i32 %mul82_2_4" [cnn_lenet.cpp:59]   --->   Operation 2507 'fadd' 'somme_87' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 353> <Delay = 10.5>
ST_354 : Operation 2508 [2/4] (10.5ns)   --->   "%somme_87 = fadd i32 %somme_86, i32 %mul82_2_4" [cnn_lenet.cpp:59]   --->   Operation 2508 'fadd' 'somme_87' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 355 <SV = 354> <Delay = 10.5>
ST_355 : Operation 2509 [1/4] (10.5ns)   --->   "%somme_87 = fadd i32 %somme_86, i32 %mul82_2_4" [cnn_lenet.cpp:59]   --->   Operation 2509 'fadd' 'somme_87' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 355> <Delay = 10.5>
ST_356 : Operation 2510 [4/4] (10.5ns)   --->   "%somme_88 = fadd i32 %somme_87, i32 %mul102_2_4" [cnn_lenet.cpp:60]   --->   Operation 2510 'fadd' 'somme_88' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 356> <Delay = 10.5>
ST_357 : Operation 2511 [3/4] (10.5ns)   --->   "%somme_88 = fadd i32 %somme_87, i32 %mul102_2_4" [cnn_lenet.cpp:60]   --->   Operation 2511 'fadd' 'somme_88' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 357> <Delay = 10.5>
ST_358 : Operation 2512 [2/4] (10.5ns)   --->   "%somme_88 = fadd i32 %somme_87, i32 %mul102_2_4" [cnn_lenet.cpp:60]   --->   Operation 2512 'fadd' 'somme_88' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 358> <Delay = 10.5>
ST_359 : Operation 2513 [1/4] (10.5ns)   --->   "%somme_88 = fadd i32 %somme_87, i32 %mul102_2_4" [cnn_lenet.cpp:60]   --->   Operation 2513 'fadd' 'somme_88' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 359> <Delay = 10.5>
ST_360 : Operation 2514 [4/4] (10.5ns)   --->   "%somme_89 = fadd i32 %somme_88, i32 %mul122_2_4" [cnn_lenet.cpp:61]   --->   Operation 2514 'fadd' 'somme_89' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 360> <Delay = 10.5>
ST_361 : Operation 2515 [3/4] (10.5ns)   --->   "%somme_89 = fadd i32 %somme_88, i32 %mul122_2_4" [cnn_lenet.cpp:61]   --->   Operation 2515 'fadd' 'somme_89' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 361> <Delay = 10.5>
ST_362 : Operation 2516 [2/4] (10.5ns)   --->   "%somme_89 = fadd i32 %somme_88, i32 %mul122_2_4" [cnn_lenet.cpp:61]   --->   Operation 2516 'fadd' 'somme_89' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 363 <SV = 362> <Delay = 10.5>
ST_363 : Operation 2517 [1/4] (10.5ns)   --->   "%somme_89 = fadd i32 %somme_88, i32 %mul122_2_4" [cnn_lenet.cpp:61]   --->   Operation 2517 'fadd' 'somme_89' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 363> <Delay = 10.5>
ST_364 : Operation 2518 [4/4] (10.5ns)   --->   "%somme_90 = fadd i32 %somme_89, i32 %mul142_2_4" [cnn_lenet.cpp:62]   --->   Operation 2518 'fadd' 'somme_90' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 365 <SV = 364> <Delay = 10.5>
ST_365 : Operation 2519 [3/4] (10.5ns)   --->   "%somme_90 = fadd i32 %somme_89, i32 %mul142_2_4" [cnn_lenet.cpp:62]   --->   Operation 2519 'fadd' 'somme_90' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 366 <SV = 365> <Delay = 10.5>
ST_366 : Operation 2520 [2/4] (10.5ns)   --->   "%somme_90 = fadd i32 %somme_89, i32 %mul142_2_4" [cnn_lenet.cpp:62]   --->   Operation 2520 'fadd' 'somme_90' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 367 <SV = 366> <Delay = 10.5>
ST_367 : Operation 2521 [1/4] (10.5ns)   --->   "%somme_90 = fadd i32 %somme_89, i32 %mul142_2_4" [cnn_lenet.cpp:62]   --->   Operation 2521 'fadd' 'somme_90' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 367> <Delay = 10.5>
ST_368 : Operation 2522 [4/4] (10.5ns)   --->   "%somme_91 = fadd i32 %somme_90, i32 %mul162_2_4" [cnn_lenet.cpp:63]   --->   Operation 2522 'fadd' 'somme_91' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 369 <SV = 368> <Delay = 10.5>
ST_369 : Operation 2523 [3/4] (10.5ns)   --->   "%somme_91 = fadd i32 %somme_90, i32 %mul162_2_4" [cnn_lenet.cpp:63]   --->   Operation 2523 'fadd' 'somme_91' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 369> <Delay = 10.5>
ST_370 : Operation 2524 [2/4] (10.5ns)   --->   "%somme_91 = fadd i32 %somme_90, i32 %mul162_2_4" [cnn_lenet.cpp:63]   --->   Operation 2524 'fadd' 'somme_91' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 370> <Delay = 10.5>
ST_371 : Operation 2525 [1/4] (10.5ns)   --->   "%somme_91 = fadd i32 %somme_90, i32 %mul162_2_4" [cnn_lenet.cpp:63]   --->   Operation 2525 'fadd' 'somme_91' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 371> <Delay = 10.5>
ST_372 : Operation 2526 [4/4] (10.5ns)   --->   "%somme_92 = fadd i32 %somme_91, i32 %mul182_2_4" [cnn_lenet.cpp:64]   --->   Operation 2526 'fadd' 'somme_92' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 372> <Delay = 10.5>
ST_373 : Operation 2527 [3/4] (10.5ns)   --->   "%somme_92 = fadd i32 %somme_91, i32 %mul182_2_4" [cnn_lenet.cpp:64]   --->   Operation 2527 'fadd' 'somme_92' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 373> <Delay = 10.5>
ST_374 : Operation 2528 [2/4] (10.5ns)   --->   "%somme_92 = fadd i32 %somme_91, i32 %mul182_2_4" [cnn_lenet.cpp:64]   --->   Operation 2528 'fadd' 'somme_92' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 374> <Delay = 10.5>
ST_375 : Operation 2529 [1/4] (10.5ns)   --->   "%somme_92 = fadd i32 %somme_91, i32 %mul182_2_4" [cnn_lenet.cpp:64]   --->   Operation 2529 'fadd' 'somme_92' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 375> <Delay = 10.5>
ST_376 : Operation 2530 [4/4] (10.5ns)   --->   "%somme_93 = fadd i32 %somme_92, i32 %mul82_3" [cnn_lenet.cpp:59]   --->   Operation 2530 'fadd' 'somme_93' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 376> <Delay = 10.5>
ST_377 : Operation 2531 [3/4] (10.5ns)   --->   "%somme_93 = fadd i32 %somme_92, i32 %mul82_3" [cnn_lenet.cpp:59]   --->   Operation 2531 'fadd' 'somme_93' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 377> <Delay = 10.5>
ST_378 : Operation 2532 [2/4] (10.5ns)   --->   "%somme_93 = fadd i32 %somme_92, i32 %mul82_3" [cnn_lenet.cpp:59]   --->   Operation 2532 'fadd' 'somme_93' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 378> <Delay = 10.5>
ST_379 : Operation 2533 [1/4] (10.5ns)   --->   "%somme_93 = fadd i32 %somme_92, i32 %mul82_3" [cnn_lenet.cpp:59]   --->   Operation 2533 'fadd' 'somme_93' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 379> <Delay = 10.5>
ST_380 : Operation 2534 [4/4] (10.5ns)   --->   "%somme_94 = fadd i32 %somme_93, i32 %mul102_3" [cnn_lenet.cpp:60]   --->   Operation 2534 'fadd' 'somme_94' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 380> <Delay = 10.5>
ST_381 : Operation 2535 [3/4] (10.5ns)   --->   "%somme_94 = fadd i32 %somme_93, i32 %mul102_3" [cnn_lenet.cpp:60]   --->   Operation 2535 'fadd' 'somme_94' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 381> <Delay = 10.5>
ST_382 : Operation 2536 [2/4] (10.5ns)   --->   "%somme_94 = fadd i32 %somme_93, i32 %mul102_3" [cnn_lenet.cpp:60]   --->   Operation 2536 'fadd' 'somme_94' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 382> <Delay = 10.5>
ST_383 : Operation 2537 [1/4] (10.5ns)   --->   "%somme_94 = fadd i32 %somme_93, i32 %mul102_3" [cnn_lenet.cpp:60]   --->   Operation 2537 'fadd' 'somme_94' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 383> <Delay = 10.5>
ST_384 : Operation 2538 [4/4] (10.5ns)   --->   "%somme_95 = fadd i32 %somme_94, i32 %mul122_3" [cnn_lenet.cpp:61]   --->   Operation 2538 'fadd' 'somme_95' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 384> <Delay = 10.5>
ST_385 : Operation 2539 [3/4] (10.5ns)   --->   "%somme_95 = fadd i32 %somme_94, i32 %mul122_3" [cnn_lenet.cpp:61]   --->   Operation 2539 'fadd' 'somme_95' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 386 <SV = 385> <Delay = 10.5>
ST_386 : Operation 2540 [2/4] (10.5ns)   --->   "%somme_95 = fadd i32 %somme_94, i32 %mul122_3" [cnn_lenet.cpp:61]   --->   Operation 2540 'fadd' 'somme_95' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 387 <SV = 386> <Delay = 10.5>
ST_387 : Operation 2541 [1/4] (10.5ns)   --->   "%somme_95 = fadd i32 %somme_94, i32 %mul122_3" [cnn_lenet.cpp:61]   --->   Operation 2541 'fadd' 'somme_95' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 387> <Delay = 10.5>
ST_388 : Operation 2542 [4/4] (10.5ns)   --->   "%somme_96 = fadd i32 %somme_95, i32 %mul142_3" [cnn_lenet.cpp:62]   --->   Operation 2542 'fadd' 'somme_96' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 388> <Delay = 10.5>
ST_389 : Operation 2543 [3/4] (10.5ns)   --->   "%somme_96 = fadd i32 %somme_95, i32 %mul142_3" [cnn_lenet.cpp:62]   --->   Operation 2543 'fadd' 'somme_96' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 389> <Delay = 10.5>
ST_390 : Operation 2544 [2/4] (10.5ns)   --->   "%somme_96 = fadd i32 %somme_95, i32 %mul142_3" [cnn_lenet.cpp:62]   --->   Operation 2544 'fadd' 'somme_96' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 391 <SV = 390> <Delay = 10.5>
ST_391 : Operation 2545 [1/4] (10.5ns)   --->   "%somme_96 = fadd i32 %somme_95, i32 %mul142_3" [cnn_lenet.cpp:62]   --->   Operation 2545 'fadd' 'somme_96' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 391> <Delay = 10.5>
ST_392 : Operation 2546 [4/4] (10.5ns)   --->   "%somme_97 = fadd i32 %somme_96, i32 %mul162_3" [cnn_lenet.cpp:63]   --->   Operation 2546 'fadd' 'somme_97' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 393 <SV = 392> <Delay = 10.5>
ST_393 : Operation 2547 [3/4] (10.5ns)   --->   "%somme_97 = fadd i32 %somme_96, i32 %mul162_3" [cnn_lenet.cpp:63]   --->   Operation 2547 'fadd' 'somme_97' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 394 <SV = 393> <Delay = 10.5>
ST_394 : Operation 2548 [2/4] (10.5ns)   --->   "%somme_97 = fadd i32 %somme_96, i32 %mul162_3" [cnn_lenet.cpp:63]   --->   Operation 2548 'fadd' 'somme_97' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 395 <SV = 394> <Delay = 10.5>
ST_395 : Operation 2549 [1/4] (10.5ns)   --->   "%somme_97 = fadd i32 %somme_96, i32 %mul162_3" [cnn_lenet.cpp:63]   --->   Operation 2549 'fadd' 'somme_97' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 396 <SV = 395> <Delay = 10.5>
ST_396 : Operation 2550 [4/4] (10.5ns)   --->   "%somme_98 = fadd i32 %somme_97, i32 %mul182_3" [cnn_lenet.cpp:64]   --->   Operation 2550 'fadd' 'somme_98' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 397 <SV = 396> <Delay = 10.5>
ST_397 : Operation 2551 [3/4] (10.5ns)   --->   "%somme_98 = fadd i32 %somme_97, i32 %mul182_3" [cnn_lenet.cpp:64]   --->   Operation 2551 'fadd' 'somme_98' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 398 <SV = 397> <Delay = 10.5>
ST_398 : Operation 2552 [2/4] (10.5ns)   --->   "%somme_98 = fadd i32 %somme_97, i32 %mul182_3" [cnn_lenet.cpp:64]   --->   Operation 2552 'fadd' 'somme_98' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 399 <SV = 398> <Delay = 10.5>
ST_399 : Operation 2553 [1/4] (10.5ns)   --->   "%somme_98 = fadd i32 %somme_97, i32 %mul182_3" [cnn_lenet.cpp:64]   --->   Operation 2553 'fadd' 'somme_98' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 400 <SV = 399> <Delay = 10.5>
ST_400 : Operation 2554 [4/4] (10.5ns)   --->   "%somme_99 = fadd i32 %somme_98, i32 %mul82_3_1" [cnn_lenet.cpp:59]   --->   Operation 2554 'fadd' 'somme_99' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 401 <SV = 400> <Delay = 10.5>
ST_401 : Operation 2555 [3/4] (10.5ns)   --->   "%somme_99 = fadd i32 %somme_98, i32 %mul82_3_1" [cnn_lenet.cpp:59]   --->   Operation 2555 'fadd' 'somme_99' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 401> <Delay = 10.5>
ST_402 : Operation 2556 [2/4] (10.5ns)   --->   "%somme_99 = fadd i32 %somme_98, i32 %mul82_3_1" [cnn_lenet.cpp:59]   --->   Operation 2556 'fadd' 'somme_99' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 403 <SV = 402> <Delay = 10.5>
ST_403 : Operation 2557 [1/4] (10.5ns)   --->   "%somme_99 = fadd i32 %somme_98, i32 %mul82_3_1" [cnn_lenet.cpp:59]   --->   Operation 2557 'fadd' 'somme_99' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 404 <SV = 403> <Delay = 10.5>
ST_404 : Operation 2558 [4/4] (10.5ns)   --->   "%somme_100 = fadd i32 %somme_99, i32 %mul102_3_1" [cnn_lenet.cpp:60]   --->   Operation 2558 'fadd' 'somme_100' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 405 <SV = 404> <Delay = 10.5>
ST_405 : Operation 2559 [3/4] (10.5ns)   --->   "%somme_100 = fadd i32 %somme_99, i32 %mul102_3_1" [cnn_lenet.cpp:60]   --->   Operation 2559 'fadd' 'somme_100' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 406 <SV = 405> <Delay = 10.5>
ST_406 : Operation 2560 [2/4] (10.5ns)   --->   "%somme_100 = fadd i32 %somme_99, i32 %mul102_3_1" [cnn_lenet.cpp:60]   --->   Operation 2560 'fadd' 'somme_100' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 407 <SV = 406> <Delay = 10.5>
ST_407 : Operation 2561 [1/4] (10.5ns)   --->   "%somme_100 = fadd i32 %somme_99, i32 %mul102_3_1" [cnn_lenet.cpp:60]   --->   Operation 2561 'fadd' 'somme_100' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 407> <Delay = 10.5>
ST_408 : Operation 2562 [4/4] (10.5ns)   --->   "%somme_101 = fadd i32 %somme_100, i32 %mul122_3_1" [cnn_lenet.cpp:61]   --->   Operation 2562 'fadd' 'somme_101' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 409 <SV = 408> <Delay = 10.5>
ST_409 : Operation 2563 [3/4] (10.5ns)   --->   "%somme_101 = fadd i32 %somme_100, i32 %mul122_3_1" [cnn_lenet.cpp:61]   --->   Operation 2563 'fadd' 'somme_101' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 410 <SV = 409> <Delay = 10.5>
ST_410 : Operation 2564 [2/4] (10.5ns)   --->   "%somme_101 = fadd i32 %somme_100, i32 %mul122_3_1" [cnn_lenet.cpp:61]   --->   Operation 2564 'fadd' 'somme_101' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 411 <SV = 410> <Delay = 10.5>
ST_411 : Operation 2565 [1/4] (10.5ns)   --->   "%somme_101 = fadd i32 %somme_100, i32 %mul122_3_1" [cnn_lenet.cpp:61]   --->   Operation 2565 'fadd' 'somme_101' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 412 <SV = 411> <Delay = 10.5>
ST_412 : Operation 2566 [4/4] (10.5ns)   --->   "%somme_102 = fadd i32 %somme_101, i32 %mul142_3_1" [cnn_lenet.cpp:62]   --->   Operation 2566 'fadd' 'somme_102' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 413 <SV = 412> <Delay = 10.5>
ST_413 : Operation 2567 [3/4] (10.5ns)   --->   "%somme_102 = fadd i32 %somme_101, i32 %mul142_3_1" [cnn_lenet.cpp:62]   --->   Operation 2567 'fadd' 'somme_102' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 414 <SV = 413> <Delay = 10.5>
ST_414 : Operation 2568 [2/4] (10.5ns)   --->   "%somme_102 = fadd i32 %somme_101, i32 %mul142_3_1" [cnn_lenet.cpp:62]   --->   Operation 2568 'fadd' 'somme_102' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 415 <SV = 414> <Delay = 10.5>
ST_415 : Operation 2569 [1/4] (10.5ns)   --->   "%somme_102 = fadd i32 %somme_101, i32 %mul142_3_1" [cnn_lenet.cpp:62]   --->   Operation 2569 'fadd' 'somme_102' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 416 <SV = 415> <Delay = 10.5>
ST_416 : Operation 2570 [4/4] (10.5ns)   --->   "%somme_103 = fadd i32 %somme_102, i32 %mul162_3_1" [cnn_lenet.cpp:63]   --->   Operation 2570 'fadd' 'somme_103' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 417 <SV = 416> <Delay = 10.5>
ST_417 : Operation 2571 [3/4] (10.5ns)   --->   "%somme_103 = fadd i32 %somme_102, i32 %mul162_3_1" [cnn_lenet.cpp:63]   --->   Operation 2571 'fadd' 'somme_103' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 418 <SV = 417> <Delay = 10.5>
ST_418 : Operation 2572 [2/4] (10.5ns)   --->   "%somme_103 = fadd i32 %somme_102, i32 %mul162_3_1" [cnn_lenet.cpp:63]   --->   Operation 2572 'fadd' 'somme_103' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 419 <SV = 418> <Delay = 10.5>
ST_419 : Operation 2573 [1/4] (10.5ns)   --->   "%somme_103 = fadd i32 %somme_102, i32 %mul162_3_1" [cnn_lenet.cpp:63]   --->   Operation 2573 'fadd' 'somme_103' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 420 <SV = 419> <Delay = 10.5>
ST_420 : Operation 2574 [4/4] (10.5ns)   --->   "%somme_104 = fadd i32 %somme_103, i32 %mul182_3_1" [cnn_lenet.cpp:64]   --->   Operation 2574 'fadd' 'somme_104' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 421 <SV = 420> <Delay = 10.5>
ST_421 : Operation 2575 [3/4] (10.5ns)   --->   "%somme_104 = fadd i32 %somme_103, i32 %mul182_3_1" [cnn_lenet.cpp:64]   --->   Operation 2575 'fadd' 'somme_104' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 422 <SV = 421> <Delay = 10.5>
ST_422 : Operation 2576 [2/4] (10.5ns)   --->   "%somme_104 = fadd i32 %somme_103, i32 %mul182_3_1" [cnn_lenet.cpp:64]   --->   Operation 2576 'fadd' 'somme_104' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 423 <SV = 422> <Delay = 10.5>
ST_423 : Operation 2577 [1/4] (10.5ns)   --->   "%somme_104 = fadd i32 %somme_103, i32 %mul182_3_1" [cnn_lenet.cpp:64]   --->   Operation 2577 'fadd' 'somme_104' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 424 <SV = 423> <Delay = 10.5>
ST_424 : Operation 2578 [4/4] (10.5ns)   --->   "%somme_105 = fadd i32 %somme_104, i32 %mul82_3_2" [cnn_lenet.cpp:59]   --->   Operation 2578 'fadd' 'somme_105' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 425 <SV = 424> <Delay = 10.5>
ST_425 : Operation 2579 [3/4] (10.5ns)   --->   "%somme_105 = fadd i32 %somme_104, i32 %mul82_3_2" [cnn_lenet.cpp:59]   --->   Operation 2579 'fadd' 'somme_105' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 426 <SV = 425> <Delay = 10.5>
ST_426 : Operation 2580 [2/4] (10.5ns)   --->   "%somme_105 = fadd i32 %somme_104, i32 %mul82_3_2" [cnn_lenet.cpp:59]   --->   Operation 2580 'fadd' 'somme_105' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 427 <SV = 426> <Delay = 10.5>
ST_427 : Operation 2581 [1/4] (10.5ns)   --->   "%somme_105 = fadd i32 %somme_104, i32 %mul82_3_2" [cnn_lenet.cpp:59]   --->   Operation 2581 'fadd' 'somme_105' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 428 <SV = 427> <Delay = 10.5>
ST_428 : Operation 2582 [4/4] (10.5ns)   --->   "%somme_106 = fadd i32 %somme_105, i32 %mul102_3_2" [cnn_lenet.cpp:60]   --->   Operation 2582 'fadd' 'somme_106' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 429 <SV = 428> <Delay = 10.5>
ST_429 : Operation 2583 [3/4] (10.5ns)   --->   "%somme_106 = fadd i32 %somme_105, i32 %mul102_3_2" [cnn_lenet.cpp:60]   --->   Operation 2583 'fadd' 'somme_106' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 430 <SV = 429> <Delay = 10.5>
ST_430 : Operation 2584 [2/4] (10.5ns)   --->   "%somme_106 = fadd i32 %somme_105, i32 %mul102_3_2" [cnn_lenet.cpp:60]   --->   Operation 2584 'fadd' 'somme_106' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 431 <SV = 430> <Delay = 10.5>
ST_431 : Operation 2585 [1/4] (10.5ns)   --->   "%somme_106 = fadd i32 %somme_105, i32 %mul102_3_2" [cnn_lenet.cpp:60]   --->   Operation 2585 'fadd' 'somme_106' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 432 <SV = 431> <Delay = 10.5>
ST_432 : Operation 2586 [4/4] (10.5ns)   --->   "%somme_107 = fadd i32 %somme_106, i32 %mul122_3_2" [cnn_lenet.cpp:61]   --->   Operation 2586 'fadd' 'somme_107' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 433 <SV = 432> <Delay = 10.5>
ST_433 : Operation 2587 [3/4] (10.5ns)   --->   "%somme_107 = fadd i32 %somme_106, i32 %mul122_3_2" [cnn_lenet.cpp:61]   --->   Operation 2587 'fadd' 'somme_107' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 434 <SV = 433> <Delay = 10.5>
ST_434 : Operation 2588 [2/4] (10.5ns)   --->   "%somme_107 = fadd i32 %somme_106, i32 %mul122_3_2" [cnn_lenet.cpp:61]   --->   Operation 2588 'fadd' 'somme_107' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 435 <SV = 434> <Delay = 10.5>
ST_435 : Operation 2589 [1/4] (10.5ns)   --->   "%somme_107 = fadd i32 %somme_106, i32 %mul122_3_2" [cnn_lenet.cpp:61]   --->   Operation 2589 'fadd' 'somme_107' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 436 <SV = 435> <Delay = 10.5>
ST_436 : Operation 2590 [4/4] (10.5ns)   --->   "%somme_108 = fadd i32 %somme_107, i32 %mul142_3_2" [cnn_lenet.cpp:62]   --->   Operation 2590 'fadd' 'somme_108' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 437 <SV = 436> <Delay = 10.5>
ST_437 : Operation 2591 [3/4] (10.5ns)   --->   "%somme_108 = fadd i32 %somme_107, i32 %mul142_3_2" [cnn_lenet.cpp:62]   --->   Operation 2591 'fadd' 'somme_108' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 438 <SV = 437> <Delay = 10.5>
ST_438 : Operation 2592 [2/4] (10.5ns)   --->   "%somme_108 = fadd i32 %somme_107, i32 %mul142_3_2" [cnn_lenet.cpp:62]   --->   Operation 2592 'fadd' 'somme_108' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 439 <SV = 438> <Delay = 10.5>
ST_439 : Operation 2593 [1/4] (10.5ns)   --->   "%somme_108 = fadd i32 %somme_107, i32 %mul142_3_2" [cnn_lenet.cpp:62]   --->   Operation 2593 'fadd' 'somme_108' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 440 <SV = 439> <Delay = 10.5>
ST_440 : Operation 2594 [4/4] (10.5ns)   --->   "%somme_109 = fadd i32 %somme_108, i32 %mul162_3_2" [cnn_lenet.cpp:63]   --->   Operation 2594 'fadd' 'somme_109' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 441 <SV = 440> <Delay = 10.5>
ST_441 : Operation 2595 [3/4] (10.5ns)   --->   "%somme_109 = fadd i32 %somme_108, i32 %mul162_3_2" [cnn_lenet.cpp:63]   --->   Operation 2595 'fadd' 'somme_109' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 442 <SV = 441> <Delay = 10.5>
ST_442 : Operation 2596 [2/4] (10.5ns)   --->   "%somme_109 = fadd i32 %somme_108, i32 %mul162_3_2" [cnn_lenet.cpp:63]   --->   Operation 2596 'fadd' 'somme_109' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 443 <SV = 442> <Delay = 10.5>
ST_443 : Operation 2597 [1/4] (10.5ns)   --->   "%somme_109 = fadd i32 %somme_108, i32 %mul162_3_2" [cnn_lenet.cpp:63]   --->   Operation 2597 'fadd' 'somme_109' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 444 <SV = 443> <Delay = 10.5>
ST_444 : Operation 2598 [4/4] (10.5ns)   --->   "%somme_110 = fadd i32 %somme_109, i32 %mul182_3_2" [cnn_lenet.cpp:64]   --->   Operation 2598 'fadd' 'somme_110' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 445 <SV = 444> <Delay = 10.5>
ST_445 : Operation 2599 [3/4] (10.5ns)   --->   "%somme_110 = fadd i32 %somme_109, i32 %mul182_3_2" [cnn_lenet.cpp:64]   --->   Operation 2599 'fadd' 'somme_110' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 446 <SV = 445> <Delay = 10.5>
ST_446 : Operation 2600 [2/4] (10.5ns)   --->   "%somme_110 = fadd i32 %somme_109, i32 %mul182_3_2" [cnn_lenet.cpp:64]   --->   Operation 2600 'fadd' 'somme_110' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 447 <SV = 446> <Delay = 10.5>
ST_447 : Operation 2601 [1/4] (10.5ns)   --->   "%somme_110 = fadd i32 %somme_109, i32 %mul182_3_2" [cnn_lenet.cpp:64]   --->   Operation 2601 'fadd' 'somme_110' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 448 <SV = 447> <Delay = 10.5>
ST_448 : Operation 2602 [4/4] (10.5ns)   --->   "%somme_111 = fadd i32 %somme_110, i32 %mul82_3_3" [cnn_lenet.cpp:59]   --->   Operation 2602 'fadd' 'somme_111' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 449 <SV = 448> <Delay = 10.5>
ST_449 : Operation 2603 [3/4] (10.5ns)   --->   "%somme_111 = fadd i32 %somme_110, i32 %mul82_3_3" [cnn_lenet.cpp:59]   --->   Operation 2603 'fadd' 'somme_111' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 450 <SV = 449> <Delay = 10.5>
ST_450 : Operation 2604 [2/4] (10.5ns)   --->   "%somme_111 = fadd i32 %somme_110, i32 %mul82_3_3" [cnn_lenet.cpp:59]   --->   Operation 2604 'fadd' 'somme_111' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 451 <SV = 450> <Delay = 10.5>
ST_451 : Operation 2605 [1/4] (10.5ns)   --->   "%somme_111 = fadd i32 %somme_110, i32 %mul82_3_3" [cnn_lenet.cpp:59]   --->   Operation 2605 'fadd' 'somme_111' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 452 <SV = 451> <Delay = 10.5>
ST_452 : Operation 2606 [4/4] (10.5ns)   --->   "%somme_112 = fadd i32 %somme_111, i32 %mul102_3_3" [cnn_lenet.cpp:60]   --->   Operation 2606 'fadd' 'somme_112' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 453 <SV = 452> <Delay = 10.5>
ST_453 : Operation 2607 [3/4] (10.5ns)   --->   "%somme_112 = fadd i32 %somme_111, i32 %mul102_3_3" [cnn_lenet.cpp:60]   --->   Operation 2607 'fadd' 'somme_112' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 454 <SV = 453> <Delay = 10.5>
ST_454 : Operation 2608 [2/4] (10.5ns)   --->   "%somme_112 = fadd i32 %somme_111, i32 %mul102_3_3" [cnn_lenet.cpp:60]   --->   Operation 2608 'fadd' 'somme_112' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 455 <SV = 454> <Delay = 10.5>
ST_455 : Operation 2609 [1/4] (10.5ns)   --->   "%somme_112 = fadd i32 %somme_111, i32 %mul102_3_3" [cnn_lenet.cpp:60]   --->   Operation 2609 'fadd' 'somme_112' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 456 <SV = 455> <Delay = 10.5>
ST_456 : Operation 2610 [4/4] (10.5ns)   --->   "%somme_113 = fadd i32 %somme_112, i32 %mul122_3_3" [cnn_lenet.cpp:61]   --->   Operation 2610 'fadd' 'somme_113' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 457 <SV = 456> <Delay = 10.5>
ST_457 : Operation 2611 [3/4] (10.5ns)   --->   "%somme_113 = fadd i32 %somme_112, i32 %mul122_3_3" [cnn_lenet.cpp:61]   --->   Operation 2611 'fadd' 'somme_113' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 458 <SV = 457> <Delay = 10.5>
ST_458 : Operation 2612 [2/4] (10.5ns)   --->   "%somme_113 = fadd i32 %somme_112, i32 %mul122_3_3" [cnn_lenet.cpp:61]   --->   Operation 2612 'fadd' 'somme_113' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 459 <SV = 458> <Delay = 10.5>
ST_459 : Operation 2613 [1/4] (10.5ns)   --->   "%somme_113 = fadd i32 %somme_112, i32 %mul122_3_3" [cnn_lenet.cpp:61]   --->   Operation 2613 'fadd' 'somme_113' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 460 <SV = 459> <Delay = 10.5>
ST_460 : Operation 2614 [4/4] (10.5ns)   --->   "%somme_114 = fadd i32 %somme_113, i32 %mul142_3_3" [cnn_lenet.cpp:62]   --->   Operation 2614 'fadd' 'somme_114' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 461 <SV = 460> <Delay = 10.5>
ST_461 : Operation 2615 [3/4] (10.5ns)   --->   "%somme_114 = fadd i32 %somme_113, i32 %mul142_3_3" [cnn_lenet.cpp:62]   --->   Operation 2615 'fadd' 'somme_114' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 462 <SV = 461> <Delay = 10.5>
ST_462 : Operation 2616 [2/4] (10.5ns)   --->   "%somme_114 = fadd i32 %somme_113, i32 %mul142_3_3" [cnn_lenet.cpp:62]   --->   Operation 2616 'fadd' 'somme_114' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 463 <SV = 462> <Delay = 10.5>
ST_463 : Operation 2617 [1/4] (10.5ns)   --->   "%somme_114 = fadd i32 %somme_113, i32 %mul142_3_3" [cnn_lenet.cpp:62]   --->   Operation 2617 'fadd' 'somme_114' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 464 <SV = 463> <Delay = 10.5>
ST_464 : Operation 2618 [4/4] (10.5ns)   --->   "%somme_115 = fadd i32 %somme_114, i32 %mul162_3_3" [cnn_lenet.cpp:63]   --->   Operation 2618 'fadd' 'somme_115' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 465 <SV = 464> <Delay = 10.5>
ST_465 : Operation 2619 [3/4] (10.5ns)   --->   "%somme_115 = fadd i32 %somme_114, i32 %mul162_3_3" [cnn_lenet.cpp:63]   --->   Operation 2619 'fadd' 'somme_115' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 466 <SV = 465> <Delay = 10.5>
ST_466 : Operation 2620 [2/4] (10.5ns)   --->   "%somme_115 = fadd i32 %somme_114, i32 %mul162_3_3" [cnn_lenet.cpp:63]   --->   Operation 2620 'fadd' 'somme_115' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 467 <SV = 466> <Delay = 10.5>
ST_467 : Operation 2621 [1/4] (10.5ns)   --->   "%somme_115 = fadd i32 %somme_114, i32 %mul162_3_3" [cnn_lenet.cpp:63]   --->   Operation 2621 'fadd' 'somme_115' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 468 <SV = 467> <Delay = 10.5>
ST_468 : Operation 2622 [4/4] (10.5ns)   --->   "%somme_116 = fadd i32 %somme_115, i32 %mul182_3_3" [cnn_lenet.cpp:64]   --->   Operation 2622 'fadd' 'somme_116' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 469 <SV = 468> <Delay = 10.5>
ST_469 : Operation 2623 [3/4] (10.5ns)   --->   "%somme_116 = fadd i32 %somme_115, i32 %mul182_3_3" [cnn_lenet.cpp:64]   --->   Operation 2623 'fadd' 'somme_116' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 470 <SV = 469> <Delay = 10.5>
ST_470 : Operation 2624 [2/4] (10.5ns)   --->   "%somme_116 = fadd i32 %somme_115, i32 %mul182_3_3" [cnn_lenet.cpp:64]   --->   Operation 2624 'fadd' 'somme_116' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 471 <SV = 470> <Delay = 10.5>
ST_471 : Operation 2625 [1/4] (10.5ns)   --->   "%somme_116 = fadd i32 %somme_115, i32 %mul182_3_3" [cnn_lenet.cpp:64]   --->   Operation 2625 'fadd' 'somme_116' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 472 <SV = 471> <Delay = 0.00>

State 473 <SV = 472> <Delay = 10.5>
ST_473 : Operation 2626 [4/4] (10.5ns)   --->   "%somme_117 = fadd i32 %somme_116, i32 %mul82_3_4" [cnn_lenet.cpp:59]   --->   Operation 2626 'fadd' 'somme_117' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 474 <SV = 473> <Delay = 10.5>
ST_474 : Operation 2627 [3/4] (10.5ns)   --->   "%somme_117 = fadd i32 %somme_116, i32 %mul82_3_4" [cnn_lenet.cpp:59]   --->   Operation 2627 'fadd' 'somme_117' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_474 : Operation 2784 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 2784 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 475 <SV = 474> <Delay = 10.5>
ST_475 : Operation 2628 [2/4] (10.5ns)   --->   "%somme_117 = fadd i32 %somme_116, i32 %mul82_3_4" [cnn_lenet.cpp:59]   --->   Operation 2628 'fadd' 'somme_117' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 476 <SV = 475> <Delay = 10.5>
ST_476 : Operation 2629 [1/4] (10.5ns)   --->   "%somme_117 = fadd i32 %somme_116, i32 %mul82_3_4" [cnn_lenet.cpp:59]   --->   Operation 2629 'fadd' 'somme_117' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 477 <SV = 476> <Delay = 10.5>
ST_477 : Operation 2630 [4/4] (10.5ns)   --->   "%somme_118 = fadd i32 %somme_117, i32 %mul102_3_4" [cnn_lenet.cpp:60]   --->   Operation 2630 'fadd' 'somme_118' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 478 <SV = 477> <Delay = 10.5>
ST_478 : Operation 2631 [3/4] (10.5ns)   --->   "%somme_118 = fadd i32 %somme_117, i32 %mul102_3_4" [cnn_lenet.cpp:60]   --->   Operation 2631 'fadd' 'somme_118' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 479 <SV = 478> <Delay = 10.5>
ST_479 : Operation 2632 [2/4] (10.5ns)   --->   "%somme_118 = fadd i32 %somme_117, i32 %mul102_3_4" [cnn_lenet.cpp:60]   --->   Operation 2632 'fadd' 'somme_118' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 480 <SV = 479> <Delay = 10.5>
ST_480 : Operation 2633 [1/4] (10.5ns)   --->   "%somme_118 = fadd i32 %somme_117, i32 %mul102_3_4" [cnn_lenet.cpp:60]   --->   Operation 2633 'fadd' 'somme_118' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 481 <SV = 480> <Delay = 10.5>
ST_481 : Operation 2634 [4/4] (10.5ns)   --->   "%somme_119 = fadd i32 %somme_118, i32 %mul122_3_4" [cnn_lenet.cpp:61]   --->   Operation 2634 'fadd' 'somme_119' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 482 <SV = 481> <Delay = 10.5>
ST_482 : Operation 2635 [3/4] (10.5ns)   --->   "%somme_119 = fadd i32 %somme_118, i32 %mul122_3_4" [cnn_lenet.cpp:61]   --->   Operation 2635 'fadd' 'somme_119' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 483 <SV = 482> <Delay = 10.5>
ST_483 : Operation 2636 [2/4] (10.5ns)   --->   "%somme_119 = fadd i32 %somme_118, i32 %mul122_3_4" [cnn_lenet.cpp:61]   --->   Operation 2636 'fadd' 'somme_119' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 484 <SV = 483> <Delay = 10.5>
ST_484 : Operation 2637 [1/4] (10.5ns)   --->   "%somme_119 = fadd i32 %somme_118, i32 %mul122_3_4" [cnn_lenet.cpp:61]   --->   Operation 2637 'fadd' 'somme_119' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 485 <SV = 484> <Delay = 10.5>
ST_485 : Operation 2638 [4/4] (10.5ns)   --->   "%somme_120 = fadd i32 %somme_119, i32 %mul142_3_4" [cnn_lenet.cpp:62]   --->   Operation 2638 'fadd' 'somme_120' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 486 <SV = 485> <Delay = 10.5>
ST_486 : Operation 2639 [3/4] (10.5ns)   --->   "%somme_120 = fadd i32 %somme_119, i32 %mul142_3_4" [cnn_lenet.cpp:62]   --->   Operation 2639 'fadd' 'somme_120' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 487 <SV = 486> <Delay = 10.5>
ST_487 : Operation 2640 [2/4] (10.5ns)   --->   "%somme_120 = fadd i32 %somme_119, i32 %mul142_3_4" [cnn_lenet.cpp:62]   --->   Operation 2640 'fadd' 'somme_120' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 488 <SV = 487> <Delay = 10.5>
ST_488 : Operation 2641 [1/4] (10.5ns)   --->   "%somme_120 = fadd i32 %somme_119, i32 %mul142_3_4" [cnn_lenet.cpp:62]   --->   Operation 2641 'fadd' 'somme_120' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 489 <SV = 488> <Delay = 10.5>
ST_489 : Operation 2642 [4/4] (10.5ns)   --->   "%somme_121 = fadd i32 %somme_120, i32 %mul162_3_4" [cnn_lenet.cpp:63]   --->   Operation 2642 'fadd' 'somme_121' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 490 <SV = 489> <Delay = 10.5>
ST_490 : Operation 2643 [3/4] (10.5ns)   --->   "%somme_121 = fadd i32 %somme_120, i32 %mul162_3_4" [cnn_lenet.cpp:63]   --->   Operation 2643 'fadd' 'somme_121' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 491 <SV = 490> <Delay = 10.5>
ST_491 : Operation 2644 [2/4] (10.5ns)   --->   "%somme_121 = fadd i32 %somme_120, i32 %mul162_3_4" [cnn_lenet.cpp:63]   --->   Operation 2644 'fadd' 'somme_121' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 492 <SV = 491> <Delay = 10.5>
ST_492 : Operation 2645 [1/4] (10.5ns)   --->   "%somme_121 = fadd i32 %somme_120, i32 %mul162_3_4" [cnn_lenet.cpp:63]   --->   Operation 2645 'fadd' 'somme_121' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 493 <SV = 492> <Delay = 10.5>
ST_493 : Operation 2646 [4/4] (10.5ns)   --->   "%somme_122 = fadd i32 %somme_121, i32 %mul182_3_4" [cnn_lenet.cpp:64]   --->   Operation 2646 'fadd' 'somme_122' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 494 <SV = 493> <Delay = 10.5>
ST_494 : Operation 2647 [3/4] (10.5ns)   --->   "%somme_122 = fadd i32 %somme_121, i32 %mul182_3_4" [cnn_lenet.cpp:64]   --->   Operation 2647 'fadd' 'somme_122' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 495 <SV = 494> <Delay = 10.5>
ST_495 : Operation 2648 [2/4] (10.5ns)   --->   "%somme_122 = fadd i32 %somme_121, i32 %mul182_3_4" [cnn_lenet.cpp:64]   --->   Operation 2648 'fadd' 'somme_122' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 496 <SV = 495> <Delay = 10.5>
ST_496 : Operation 2649 [1/4] (10.5ns)   --->   "%somme_122 = fadd i32 %somme_121, i32 %mul182_3_4" [cnn_lenet.cpp:64]   --->   Operation 2649 'fadd' 'somme_122' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 497 <SV = 496> <Delay = 10.5>
ST_497 : Operation 2650 [4/4] (10.5ns)   --->   "%somme_123 = fadd i32 %somme_122, i32 %mul82_4" [cnn_lenet.cpp:59]   --->   Operation 2650 'fadd' 'somme_123' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 498 <SV = 497> <Delay = 10.5>
ST_498 : Operation 2651 [3/4] (10.5ns)   --->   "%somme_123 = fadd i32 %somme_122, i32 %mul82_4" [cnn_lenet.cpp:59]   --->   Operation 2651 'fadd' 'somme_123' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 499 <SV = 498> <Delay = 10.5>
ST_499 : Operation 2652 [2/4] (10.5ns)   --->   "%somme_123 = fadd i32 %somme_122, i32 %mul82_4" [cnn_lenet.cpp:59]   --->   Operation 2652 'fadd' 'somme_123' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 500 <SV = 499> <Delay = 10.5>
ST_500 : Operation 2653 [1/4] (10.5ns)   --->   "%somme_123 = fadd i32 %somme_122, i32 %mul82_4" [cnn_lenet.cpp:59]   --->   Operation 2653 'fadd' 'somme_123' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 501 <SV = 500> <Delay = 10.5>
ST_501 : Operation 2654 [4/4] (10.5ns)   --->   "%somme_124 = fadd i32 %somme_123, i32 %mul102_4" [cnn_lenet.cpp:60]   --->   Operation 2654 'fadd' 'somme_124' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 502 <SV = 501> <Delay = 10.5>
ST_502 : Operation 2655 [3/4] (10.5ns)   --->   "%somme_124 = fadd i32 %somme_123, i32 %mul102_4" [cnn_lenet.cpp:60]   --->   Operation 2655 'fadd' 'somme_124' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 503 <SV = 502> <Delay = 10.5>
ST_503 : Operation 2656 [2/4] (10.5ns)   --->   "%somme_124 = fadd i32 %somme_123, i32 %mul102_4" [cnn_lenet.cpp:60]   --->   Operation 2656 'fadd' 'somme_124' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 504 <SV = 503> <Delay = 10.5>
ST_504 : Operation 2657 [1/4] (10.5ns)   --->   "%somme_124 = fadd i32 %somme_123, i32 %mul102_4" [cnn_lenet.cpp:60]   --->   Operation 2657 'fadd' 'somme_124' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 505 <SV = 504> <Delay = 10.5>
ST_505 : Operation 2658 [4/4] (10.5ns)   --->   "%somme_125 = fadd i32 %somme_124, i32 %mul122_4" [cnn_lenet.cpp:61]   --->   Operation 2658 'fadd' 'somme_125' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 506 <SV = 505> <Delay = 10.5>
ST_506 : Operation 2659 [3/4] (10.5ns)   --->   "%somme_125 = fadd i32 %somme_124, i32 %mul122_4" [cnn_lenet.cpp:61]   --->   Operation 2659 'fadd' 'somme_125' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 507 <SV = 506> <Delay = 10.5>
ST_507 : Operation 2660 [2/4] (10.5ns)   --->   "%somme_125 = fadd i32 %somme_124, i32 %mul122_4" [cnn_lenet.cpp:61]   --->   Operation 2660 'fadd' 'somme_125' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 508 <SV = 507> <Delay = 10.5>
ST_508 : Operation 2661 [1/4] (10.5ns)   --->   "%somme_125 = fadd i32 %somme_124, i32 %mul122_4" [cnn_lenet.cpp:61]   --->   Operation 2661 'fadd' 'somme_125' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 509 <SV = 508> <Delay = 10.5>
ST_509 : Operation 2662 [4/4] (10.5ns)   --->   "%somme_126 = fadd i32 %somme_125, i32 %mul142_4" [cnn_lenet.cpp:62]   --->   Operation 2662 'fadd' 'somme_126' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 510 <SV = 509> <Delay = 10.5>
ST_510 : Operation 2663 [3/4] (10.5ns)   --->   "%somme_126 = fadd i32 %somme_125, i32 %mul142_4" [cnn_lenet.cpp:62]   --->   Operation 2663 'fadd' 'somme_126' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 511 <SV = 510> <Delay = 10.5>
ST_511 : Operation 2664 [2/4] (10.5ns)   --->   "%somme_126 = fadd i32 %somme_125, i32 %mul142_4" [cnn_lenet.cpp:62]   --->   Operation 2664 'fadd' 'somme_126' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 512 <SV = 511> <Delay = 10.5>
ST_512 : Operation 2665 [1/4] (10.5ns)   --->   "%somme_126 = fadd i32 %somme_125, i32 %mul142_4" [cnn_lenet.cpp:62]   --->   Operation 2665 'fadd' 'somme_126' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 513 <SV = 512> <Delay = 10.5>
ST_513 : Operation 2666 [4/4] (10.5ns)   --->   "%somme_127 = fadd i32 %somme_126, i32 %mul162_4" [cnn_lenet.cpp:63]   --->   Operation 2666 'fadd' 'somme_127' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 514 <SV = 513> <Delay = 10.5>
ST_514 : Operation 2667 [3/4] (10.5ns)   --->   "%somme_127 = fadd i32 %somme_126, i32 %mul162_4" [cnn_lenet.cpp:63]   --->   Operation 2667 'fadd' 'somme_127' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 515 <SV = 514> <Delay = 10.5>
ST_515 : Operation 2668 [2/4] (10.5ns)   --->   "%somme_127 = fadd i32 %somme_126, i32 %mul162_4" [cnn_lenet.cpp:63]   --->   Operation 2668 'fadd' 'somme_127' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 516 <SV = 515> <Delay = 10.5>
ST_516 : Operation 2669 [1/4] (10.5ns)   --->   "%somme_127 = fadd i32 %somme_126, i32 %mul162_4" [cnn_lenet.cpp:63]   --->   Operation 2669 'fadd' 'somme_127' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 517 <SV = 516> <Delay = 10.5>
ST_517 : Operation 2670 [4/4] (10.5ns)   --->   "%somme_128 = fadd i32 %somme_127, i32 %mul182_4" [cnn_lenet.cpp:64]   --->   Operation 2670 'fadd' 'somme_128' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 518 <SV = 517> <Delay = 10.5>
ST_518 : Operation 2671 [3/4] (10.5ns)   --->   "%somme_128 = fadd i32 %somme_127, i32 %mul182_4" [cnn_lenet.cpp:64]   --->   Operation 2671 'fadd' 'somme_128' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 519 <SV = 518> <Delay = 10.5>
ST_519 : Operation 2672 [2/4] (10.5ns)   --->   "%somme_128 = fadd i32 %somme_127, i32 %mul182_4" [cnn_lenet.cpp:64]   --->   Operation 2672 'fadd' 'somme_128' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 520 <SV = 519> <Delay = 10.5>
ST_520 : Operation 2673 [1/4] (10.5ns)   --->   "%somme_128 = fadd i32 %somme_127, i32 %mul182_4" [cnn_lenet.cpp:64]   --->   Operation 2673 'fadd' 'somme_128' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 521 <SV = 520> <Delay = 10.5>
ST_521 : Operation 2674 [4/4] (10.5ns)   --->   "%somme_129 = fadd i32 %somme_128, i32 %mul82_4_1" [cnn_lenet.cpp:59]   --->   Operation 2674 'fadd' 'somme_129' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 522 <SV = 521> <Delay = 10.5>
ST_522 : Operation 2675 [3/4] (10.5ns)   --->   "%somme_129 = fadd i32 %somme_128, i32 %mul82_4_1" [cnn_lenet.cpp:59]   --->   Operation 2675 'fadd' 'somme_129' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 523 <SV = 522> <Delay = 10.5>
ST_523 : Operation 2676 [2/4] (10.5ns)   --->   "%somme_129 = fadd i32 %somme_128, i32 %mul82_4_1" [cnn_lenet.cpp:59]   --->   Operation 2676 'fadd' 'somme_129' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 524 <SV = 523> <Delay = 10.5>
ST_524 : Operation 2677 [1/4] (10.5ns)   --->   "%somme_129 = fadd i32 %somme_128, i32 %mul82_4_1" [cnn_lenet.cpp:59]   --->   Operation 2677 'fadd' 'somme_129' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 525 <SV = 524> <Delay = 10.5>
ST_525 : Operation 2678 [4/4] (10.5ns)   --->   "%somme_130 = fadd i32 %somme_129, i32 %mul102_4_1" [cnn_lenet.cpp:60]   --->   Operation 2678 'fadd' 'somme_130' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 526 <SV = 525> <Delay = 10.5>
ST_526 : Operation 2679 [3/4] (10.5ns)   --->   "%somme_130 = fadd i32 %somme_129, i32 %mul102_4_1" [cnn_lenet.cpp:60]   --->   Operation 2679 'fadd' 'somme_130' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 527 <SV = 526> <Delay = 10.5>
ST_527 : Operation 2680 [2/4] (10.5ns)   --->   "%somme_130 = fadd i32 %somme_129, i32 %mul102_4_1" [cnn_lenet.cpp:60]   --->   Operation 2680 'fadd' 'somme_130' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 528 <SV = 527> <Delay = 10.5>
ST_528 : Operation 2681 [1/4] (10.5ns)   --->   "%somme_130 = fadd i32 %somme_129, i32 %mul102_4_1" [cnn_lenet.cpp:60]   --->   Operation 2681 'fadd' 'somme_130' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 529 <SV = 528> <Delay = 10.5>
ST_529 : Operation 2682 [4/4] (10.5ns)   --->   "%somme_131 = fadd i32 %somme_130, i32 %mul122_4_1" [cnn_lenet.cpp:61]   --->   Operation 2682 'fadd' 'somme_131' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 530 <SV = 529> <Delay = 10.5>
ST_530 : Operation 2683 [3/4] (10.5ns)   --->   "%somme_131 = fadd i32 %somme_130, i32 %mul122_4_1" [cnn_lenet.cpp:61]   --->   Operation 2683 'fadd' 'somme_131' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 531 <SV = 530> <Delay = 10.5>
ST_531 : Operation 2684 [2/4] (10.5ns)   --->   "%somme_131 = fadd i32 %somme_130, i32 %mul122_4_1" [cnn_lenet.cpp:61]   --->   Operation 2684 'fadd' 'somme_131' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 532 <SV = 531> <Delay = 10.5>
ST_532 : Operation 2685 [1/4] (10.5ns)   --->   "%somme_131 = fadd i32 %somme_130, i32 %mul122_4_1" [cnn_lenet.cpp:61]   --->   Operation 2685 'fadd' 'somme_131' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 533 <SV = 532> <Delay = 10.5>
ST_533 : Operation 2686 [4/4] (10.5ns)   --->   "%somme_132 = fadd i32 %somme_131, i32 %mul142_4_1" [cnn_lenet.cpp:62]   --->   Operation 2686 'fadd' 'somme_132' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 534 <SV = 533> <Delay = 10.5>
ST_534 : Operation 2687 [3/4] (10.5ns)   --->   "%somme_132 = fadd i32 %somme_131, i32 %mul142_4_1" [cnn_lenet.cpp:62]   --->   Operation 2687 'fadd' 'somme_132' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 535 <SV = 534> <Delay = 10.5>
ST_535 : Operation 2688 [2/4] (10.5ns)   --->   "%somme_132 = fadd i32 %somme_131, i32 %mul142_4_1" [cnn_lenet.cpp:62]   --->   Operation 2688 'fadd' 'somme_132' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 536 <SV = 535> <Delay = 10.5>
ST_536 : Operation 2689 [1/4] (10.5ns)   --->   "%somme_132 = fadd i32 %somme_131, i32 %mul142_4_1" [cnn_lenet.cpp:62]   --->   Operation 2689 'fadd' 'somme_132' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 537 <SV = 536> <Delay = 10.5>
ST_537 : Operation 2690 [4/4] (10.5ns)   --->   "%somme_133 = fadd i32 %somme_132, i32 %mul162_4_1" [cnn_lenet.cpp:63]   --->   Operation 2690 'fadd' 'somme_133' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 538 <SV = 537> <Delay = 10.5>
ST_538 : Operation 2691 [3/4] (10.5ns)   --->   "%somme_133 = fadd i32 %somme_132, i32 %mul162_4_1" [cnn_lenet.cpp:63]   --->   Operation 2691 'fadd' 'somme_133' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 539 <SV = 538> <Delay = 10.5>
ST_539 : Operation 2692 [2/4] (10.5ns)   --->   "%somme_133 = fadd i32 %somme_132, i32 %mul162_4_1" [cnn_lenet.cpp:63]   --->   Operation 2692 'fadd' 'somme_133' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 540 <SV = 539> <Delay = 10.5>
ST_540 : Operation 2693 [1/4] (10.5ns)   --->   "%somme_133 = fadd i32 %somme_132, i32 %mul162_4_1" [cnn_lenet.cpp:63]   --->   Operation 2693 'fadd' 'somme_133' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 541 <SV = 540> <Delay = 10.5>
ST_541 : Operation 2694 [4/4] (10.5ns)   --->   "%somme_134 = fadd i32 %somme_133, i32 %mul182_4_1" [cnn_lenet.cpp:64]   --->   Operation 2694 'fadd' 'somme_134' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 542 <SV = 541> <Delay = 10.5>
ST_542 : Operation 2695 [3/4] (10.5ns)   --->   "%somme_134 = fadd i32 %somme_133, i32 %mul182_4_1" [cnn_lenet.cpp:64]   --->   Operation 2695 'fadd' 'somme_134' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 543 <SV = 542> <Delay = 10.5>
ST_543 : Operation 2696 [2/4] (10.5ns)   --->   "%somme_134 = fadd i32 %somme_133, i32 %mul182_4_1" [cnn_lenet.cpp:64]   --->   Operation 2696 'fadd' 'somme_134' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 544 <SV = 543> <Delay = 10.5>
ST_544 : Operation 2697 [1/4] (10.5ns)   --->   "%somme_134 = fadd i32 %somme_133, i32 %mul182_4_1" [cnn_lenet.cpp:64]   --->   Operation 2697 'fadd' 'somme_134' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 545 <SV = 544> <Delay = 10.5>
ST_545 : Operation 2698 [4/4] (10.5ns)   --->   "%somme_135 = fadd i32 %somme_134, i32 %mul82_4_2" [cnn_lenet.cpp:59]   --->   Operation 2698 'fadd' 'somme_135' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 546 <SV = 545> <Delay = 10.5>
ST_546 : Operation 2699 [3/4] (10.5ns)   --->   "%somme_135 = fadd i32 %somme_134, i32 %mul82_4_2" [cnn_lenet.cpp:59]   --->   Operation 2699 'fadd' 'somme_135' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 547 <SV = 546> <Delay = 10.5>
ST_547 : Operation 2700 [2/4] (10.5ns)   --->   "%somme_135 = fadd i32 %somme_134, i32 %mul82_4_2" [cnn_lenet.cpp:59]   --->   Operation 2700 'fadd' 'somme_135' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 548 <SV = 547> <Delay = 10.5>
ST_548 : Operation 2701 [1/4] (10.5ns)   --->   "%somme_135 = fadd i32 %somme_134, i32 %mul82_4_2" [cnn_lenet.cpp:59]   --->   Operation 2701 'fadd' 'somme_135' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 549 <SV = 548> <Delay = 10.5>
ST_549 : Operation 2702 [4/4] (10.5ns)   --->   "%somme_136 = fadd i32 %somme_135, i32 %mul102_4_2" [cnn_lenet.cpp:60]   --->   Operation 2702 'fadd' 'somme_136' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 550 <SV = 549> <Delay = 10.5>
ST_550 : Operation 2703 [3/4] (10.5ns)   --->   "%somme_136 = fadd i32 %somme_135, i32 %mul102_4_2" [cnn_lenet.cpp:60]   --->   Operation 2703 'fadd' 'somme_136' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 551 <SV = 550> <Delay = 10.5>
ST_551 : Operation 2704 [2/4] (10.5ns)   --->   "%somme_136 = fadd i32 %somme_135, i32 %mul102_4_2" [cnn_lenet.cpp:60]   --->   Operation 2704 'fadd' 'somme_136' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 552 <SV = 551> <Delay = 10.5>
ST_552 : Operation 2705 [1/4] (10.5ns)   --->   "%somme_136 = fadd i32 %somme_135, i32 %mul102_4_2" [cnn_lenet.cpp:60]   --->   Operation 2705 'fadd' 'somme_136' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 553 <SV = 552> <Delay = 10.5>
ST_553 : Operation 2706 [4/4] (10.5ns)   --->   "%somme_137 = fadd i32 %somme_136, i32 %mul122_4_2" [cnn_lenet.cpp:61]   --->   Operation 2706 'fadd' 'somme_137' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 554 <SV = 553> <Delay = 10.5>
ST_554 : Operation 2707 [3/4] (10.5ns)   --->   "%somme_137 = fadd i32 %somme_136, i32 %mul122_4_2" [cnn_lenet.cpp:61]   --->   Operation 2707 'fadd' 'somme_137' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 555 <SV = 554> <Delay = 10.5>
ST_555 : Operation 2708 [2/4] (10.5ns)   --->   "%somme_137 = fadd i32 %somme_136, i32 %mul122_4_2" [cnn_lenet.cpp:61]   --->   Operation 2708 'fadd' 'somme_137' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 556 <SV = 555> <Delay = 10.5>
ST_556 : Operation 2709 [1/4] (10.5ns)   --->   "%somme_137 = fadd i32 %somme_136, i32 %mul122_4_2" [cnn_lenet.cpp:61]   --->   Operation 2709 'fadd' 'somme_137' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 557 <SV = 556> <Delay = 10.5>
ST_557 : Operation 2710 [4/4] (10.5ns)   --->   "%somme_138 = fadd i32 %somme_137, i32 %mul142_4_2" [cnn_lenet.cpp:62]   --->   Operation 2710 'fadd' 'somme_138' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 558 <SV = 557> <Delay = 10.5>
ST_558 : Operation 2711 [3/4] (10.5ns)   --->   "%somme_138 = fadd i32 %somme_137, i32 %mul142_4_2" [cnn_lenet.cpp:62]   --->   Operation 2711 'fadd' 'somme_138' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 559 <SV = 558> <Delay = 10.5>
ST_559 : Operation 2712 [2/4] (10.5ns)   --->   "%somme_138 = fadd i32 %somme_137, i32 %mul142_4_2" [cnn_lenet.cpp:62]   --->   Operation 2712 'fadd' 'somme_138' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 560 <SV = 559> <Delay = 10.5>
ST_560 : Operation 2713 [1/4] (10.5ns)   --->   "%somme_138 = fadd i32 %somme_137, i32 %mul142_4_2" [cnn_lenet.cpp:62]   --->   Operation 2713 'fadd' 'somme_138' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 561 <SV = 560> <Delay = 10.5>
ST_561 : Operation 2714 [4/4] (10.5ns)   --->   "%somme_139 = fadd i32 %somme_138, i32 %mul162_4_2" [cnn_lenet.cpp:63]   --->   Operation 2714 'fadd' 'somme_139' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 562 <SV = 561> <Delay = 10.5>
ST_562 : Operation 2715 [3/4] (10.5ns)   --->   "%somme_139 = fadd i32 %somme_138, i32 %mul162_4_2" [cnn_lenet.cpp:63]   --->   Operation 2715 'fadd' 'somme_139' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 563 <SV = 562> <Delay = 10.5>
ST_563 : Operation 2716 [2/4] (10.5ns)   --->   "%somme_139 = fadd i32 %somme_138, i32 %mul162_4_2" [cnn_lenet.cpp:63]   --->   Operation 2716 'fadd' 'somme_139' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 564 <SV = 563> <Delay = 10.5>
ST_564 : Operation 2717 [1/4] (10.5ns)   --->   "%somme_139 = fadd i32 %somme_138, i32 %mul162_4_2" [cnn_lenet.cpp:63]   --->   Operation 2717 'fadd' 'somme_139' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 565 <SV = 564> <Delay = 10.5>
ST_565 : Operation 2718 [4/4] (10.5ns)   --->   "%somme_140 = fadd i32 %somme_139, i32 %mul182_4_2" [cnn_lenet.cpp:64]   --->   Operation 2718 'fadd' 'somme_140' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 566 <SV = 565> <Delay = 10.5>
ST_566 : Operation 2719 [3/4] (10.5ns)   --->   "%somme_140 = fadd i32 %somme_139, i32 %mul182_4_2" [cnn_lenet.cpp:64]   --->   Operation 2719 'fadd' 'somme_140' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 567 <SV = 566> <Delay = 10.5>
ST_567 : Operation 2720 [2/4] (10.5ns)   --->   "%somme_140 = fadd i32 %somme_139, i32 %mul182_4_2" [cnn_lenet.cpp:64]   --->   Operation 2720 'fadd' 'somme_140' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 568 <SV = 567> <Delay = 10.5>
ST_568 : Operation 2721 [1/4] (10.5ns)   --->   "%somme_140 = fadd i32 %somme_139, i32 %mul182_4_2" [cnn_lenet.cpp:64]   --->   Operation 2721 'fadd' 'somme_140' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 569 <SV = 568> <Delay = 10.5>
ST_569 : Operation 2722 [4/4] (10.5ns)   --->   "%somme_141 = fadd i32 %somme_140, i32 %mul82_4_3" [cnn_lenet.cpp:59]   --->   Operation 2722 'fadd' 'somme_141' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 570 <SV = 569> <Delay = 10.5>
ST_570 : Operation 2723 [3/4] (10.5ns)   --->   "%somme_141 = fadd i32 %somme_140, i32 %mul82_4_3" [cnn_lenet.cpp:59]   --->   Operation 2723 'fadd' 'somme_141' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 571 <SV = 570> <Delay = 10.5>
ST_571 : Operation 2724 [2/4] (10.5ns)   --->   "%somme_141 = fadd i32 %somme_140, i32 %mul82_4_3" [cnn_lenet.cpp:59]   --->   Operation 2724 'fadd' 'somme_141' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 572 <SV = 571> <Delay = 10.5>
ST_572 : Operation 2725 [1/4] (10.5ns)   --->   "%somme_141 = fadd i32 %somme_140, i32 %mul82_4_3" [cnn_lenet.cpp:59]   --->   Operation 2725 'fadd' 'somme_141' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 573 <SV = 572> <Delay = 10.5>
ST_573 : Operation 2726 [4/4] (10.5ns)   --->   "%somme_142 = fadd i32 %somme_141, i32 %mul102_4_3" [cnn_lenet.cpp:60]   --->   Operation 2726 'fadd' 'somme_142' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 574 <SV = 573> <Delay = 10.5>
ST_574 : Operation 2727 [3/4] (10.5ns)   --->   "%somme_142 = fadd i32 %somme_141, i32 %mul102_4_3" [cnn_lenet.cpp:60]   --->   Operation 2727 'fadd' 'somme_142' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 575 <SV = 574> <Delay = 10.5>
ST_575 : Operation 2728 [2/4] (10.5ns)   --->   "%somme_142 = fadd i32 %somme_141, i32 %mul102_4_3" [cnn_lenet.cpp:60]   --->   Operation 2728 'fadd' 'somme_142' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 576 <SV = 575> <Delay = 10.5>
ST_576 : Operation 2729 [1/4] (10.5ns)   --->   "%somme_142 = fadd i32 %somme_141, i32 %mul102_4_3" [cnn_lenet.cpp:60]   --->   Operation 2729 'fadd' 'somme_142' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 577 <SV = 576> <Delay = 10.5>
ST_577 : Operation 2730 [4/4] (10.5ns)   --->   "%somme_143 = fadd i32 %somme_142, i32 %mul122_4_3" [cnn_lenet.cpp:61]   --->   Operation 2730 'fadd' 'somme_143' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 578 <SV = 577> <Delay = 10.5>
ST_578 : Operation 2731 [3/4] (10.5ns)   --->   "%somme_143 = fadd i32 %somme_142, i32 %mul122_4_3" [cnn_lenet.cpp:61]   --->   Operation 2731 'fadd' 'somme_143' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 579 <SV = 578> <Delay = 10.5>
ST_579 : Operation 2732 [2/4] (10.5ns)   --->   "%somme_143 = fadd i32 %somme_142, i32 %mul122_4_3" [cnn_lenet.cpp:61]   --->   Operation 2732 'fadd' 'somme_143' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 580 <SV = 579> <Delay = 10.5>
ST_580 : Operation 2733 [1/4] (10.5ns)   --->   "%somme_143 = fadd i32 %somme_142, i32 %mul122_4_3" [cnn_lenet.cpp:61]   --->   Operation 2733 'fadd' 'somme_143' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 581 <SV = 580> <Delay = 10.5>
ST_581 : Operation 2734 [4/4] (10.5ns)   --->   "%somme_144 = fadd i32 %somme_143, i32 %mul142_4_3" [cnn_lenet.cpp:62]   --->   Operation 2734 'fadd' 'somme_144' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 582 <SV = 581> <Delay = 10.5>
ST_582 : Operation 2735 [3/4] (10.5ns)   --->   "%somme_144 = fadd i32 %somme_143, i32 %mul142_4_3" [cnn_lenet.cpp:62]   --->   Operation 2735 'fadd' 'somme_144' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 583 <SV = 582> <Delay = 10.5>
ST_583 : Operation 2736 [2/4] (10.5ns)   --->   "%somme_144 = fadd i32 %somme_143, i32 %mul142_4_3" [cnn_lenet.cpp:62]   --->   Operation 2736 'fadd' 'somme_144' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 584 <SV = 583> <Delay = 10.5>
ST_584 : Operation 2737 [1/4] (10.5ns)   --->   "%somme_144 = fadd i32 %somme_143, i32 %mul142_4_3" [cnn_lenet.cpp:62]   --->   Operation 2737 'fadd' 'somme_144' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 585 <SV = 584> <Delay = 10.5>
ST_585 : Operation 2738 [4/4] (10.5ns)   --->   "%somme_145 = fadd i32 %somme_144, i32 %mul162_4_3" [cnn_lenet.cpp:63]   --->   Operation 2738 'fadd' 'somme_145' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 586 <SV = 585> <Delay = 10.5>
ST_586 : Operation 2739 [3/4] (10.5ns)   --->   "%somme_145 = fadd i32 %somme_144, i32 %mul162_4_3" [cnn_lenet.cpp:63]   --->   Operation 2739 'fadd' 'somme_145' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 587 <SV = 586> <Delay = 10.5>
ST_587 : Operation 2740 [2/4] (10.5ns)   --->   "%somme_145 = fadd i32 %somme_144, i32 %mul162_4_3" [cnn_lenet.cpp:63]   --->   Operation 2740 'fadd' 'somme_145' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 588 <SV = 587> <Delay = 10.5>
ST_588 : Operation 2741 [1/4] (10.5ns)   --->   "%somme_145 = fadd i32 %somme_144, i32 %mul162_4_3" [cnn_lenet.cpp:63]   --->   Operation 2741 'fadd' 'somme_145' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 589 <SV = 588> <Delay = 10.5>
ST_589 : Operation 2742 [4/4] (10.5ns)   --->   "%somme_146 = fadd i32 %somme_145, i32 %mul182_4_3" [cnn_lenet.cpp:64]   --->   Operation 2742 'fadd' 'somme_146' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 590 <SV = 589> <Delay = 10.5>
ST_590 : Operation 2743 [3/4] (10.5ns)   --->   "%somme_146 = fadd i32 %somme_145, i32 %mul182_4_3" [cnn_lenet.cpp:64]   --->   Operation 2743 'fadd' 'somme_146' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 591 <SV = 590> <Delay = 10.5>
ST_591 : Operation 2744 [2/4] (10.5ns)   --->   "%somme_146 = fadd i32 %somme_145, i32 %mul182_4_3" [cnn_lenet.cpp:64]   --->   Operation 2744 'fadd' 'somme_146' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 592 <SV = 591> <Delay = 10.5>
ST_592 : Operation 2745 [1/4] (10.5ns)   --->   "%somme_146 = fadd i32 %somme_145, i32 %mul182_4_3" [cnn_lenet.cpp:64]   --->   Operation 2745 'fadd' 'somme_146' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 593 <SV = 592> <Delay = 10.5>
ST_593 : Operation 2746 [4/4] (10.5ns)   --->   "%somme_147 = fadd i32 %somme_146, i32 %mul82_4_4" [cnn_lenet.cpp:59]   --->   Operation 2746 'fadd' 'somme_147' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 594 <SV = 593> <Delay = 10.5>
ST_594 : Operation 2747 [3/4] (10.5ns)   --->   "%somme_147 = fadd i32 %somme_146, i32 %mul82_4_4" [cnn_lenet.cpp:59]   --->   Operation 2747 'fadd' 'somme_147' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 595 <SV = 594> <Delay = 10.5>
ST_595 : Operation 2748 [2/4] (10.5ns)   --->   "%somme_147 = fadd i32 %somme_146, i32 %mul82_4_4" [cnn_lenet.cpp:59]   --->   Operation 2748 'fadd' 'somme_147' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 596 <SV = 595> <Delay = 10.5>
ST_596 : Operation 2749 [1/4] (10.5ns)   --->   "%somme_147 = fadd i32 %somme_146, i32 %mul82_4_4" [cnn_lenet.cpp:59]   --->   Operation 2749 'fadd' 'somme_147' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 597 <SV = 596> <Delay = 10.5>
ST_597 : Operation 2750 [4/4] (10.5ns)   --->   "%somme_148 = fadd i32 %somme_147, i32 %mul102_4_4" [cnn_lenet.cpp:60]   --->   Operation 2750 'fadd' 'somme_148' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 598 <SV = 597> <Delay = 10.5>
ST_598 : Operation 2751 [3/4] (10.5ns)   --->   "%somme_148 = fadd i32 %somme_147, i32 %mul102_4_4" [cnn_lenet.cpp:60]   --->   Operation 2751 'fadd' 'somme_148' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 599 <SV = 598> <Delay = 10.5>
ST_599 : Operation 2752 [2/4] (10.5ns)   --->   "%somme_148 = fadd i32 %somme_147, i32 %mul102_4_4" [cnn_lenet.cpp:60]   --->   Operation 2752 'fadd' 'somme_148' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 600 <SV = 599> <Delay = 10.5>
ST_600 : Operation 2753 [1/4] (10.5ns)   --->   "%somme_148 = fadd i32 %somme_147, i32 %mul102_4_4" [cnn_lenet.cpp:60]   --->   Operation 2753 'fadd' 'somme_148' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 601 <SV = 600> <Delay = 10.5>
ST_601 : Operation 2754 [4/4] (10.5ns)   --->   "%somme_149 = fadd i32 %somme_148, i32 %mul122_4_4" [cnn_lenet.cpp:61]   --->   Operation 2754 'fadd' 'somme_149' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 602 <SV = 601> <Delay = 10.5>
ST_602 : Operation 2755 [3/4] (10.5ns)   --->   "%somme_149 = fadd i32 %somme_148, i32 %mul122_4_4" [cnn_lenet.cpp:61]   --->   Operation 2755 'fadd' 'somme_149' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 603 <SV = 602> <Delay = 10.5>
ST_603 : Operation 2756 [2/4] (10.5ns)   --->   "%somme_149 = fadd i32 %somme_148, i32 %mul122_4_4" [cnn_lenet.cpp:61]   --->   Operation 2756 'fadd' 'somme_149' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 604 <SV = 603> <Delay = 10.5>
ST_604 : Operation 2757 [1/4] (10.5ns)   --->   "%somme_149 = fadd i32 %somme_148, i32 %mul122_4_4" [cnn_lenet.cpp:61]   --->   Operation 2757 'fadd' 'somme_149' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 605 <SV = 604> <Delay = 10.5>
ST_605 : Operation 2758 [4/4] (10.5ns)   --->   "%somme_150 = fadd i32 %somme_149, i32 %mul142_4_4" [cnn_lenet.cpp:62]   --->   Operation 2758 'fadd' 'somme_150' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 606 <SV = 605> <Delay = 10.5>
ST_606 : Operation 2759 [3/4] (10.5ns)   --->   "%somme_150 = fadd i32 %somme_149, i32 %mul142_4_4" [cnn_lenet.cpp:62]   --->   Operation 2759 'fadd' 'somme_150' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 607 <SV = 606> <Delay = 10.5>
ST_607 : Operation 2760 [2/4] (10.5ns)   --->   "%somme_150 = fadd i32 %somme_149, i32 %mul142_4_4" [cnn_lenet.cpp:62]   --->   Operation 2760 'fadd' 'somme_150' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 608 <SV = 607> <Delay = 10.5>
ST_608 : Operation 2761 [1/4] (10.5ns)   --->   "%somme_150 = fadd i32 %somme_149, i32 %mul142_4_4" [cnn_lenet.cpp:62]   --->   Operation 2761 'fadd' 'somme_150' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 609 <SV = 608> <Delay = 10.5>
ST_609 : Operation 2762 [4/4] (10.5ns)   --->   "%somme_151 = fadd i32 %somme_150, i32 %mul162_4_4" [cnn_lenet.cpp:63]   --->   Operation 2762 'fadd' 'somme_151' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 610 <SV = 609> <Delay = 10.5>
ST_610 : Operation 2763 [3/4] (10.5ns)   --->   "%somme_151 = fadd i32 %somme_150, i32 %mul162_4_4" [cnn_lenet.cpp:63]   --->   Operation 2763 'fadd' 'somme_151' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 611 <SV = 610> <Delay = 10.5>
ST_611 : Operation 2764 [2/4] (10.5ns)   --->   "%somme_151 = fadd i32 %somme_150, i32 %mul162_4_4" [cnn_lenet.cpp:63]   --->   Operation 2764 'fadd' 'somme_151' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 612 <SV = 611> <Delay = 10.5>
ST_612 : Operation 2765 [1/4] (10.5ns)   --->   "%somme_151 = fadd i32 %somme_150, i32 %mul162_4_4" [cnn_lenet.cpp:63]   --->   Operation 2765 'fadd' 'somme_151' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 613 <SV = 612> <Delay = 10.5>
ST_613 : Operation 2766 [4/4] (10.5ns)   --->   "%somme_152 = fadd i32 %somme_151, i32 %mul182_4_4" [cnn_lenet.cpp:64]   --->   Operation 2766 'fadd' 'somme_152' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 614 <SV = 613> <Delay = 10.5>
ST_614 : Operation 2767 [3/4] (10.5ns)   --->   "%somme_152 = fadd i32 %somme_151, i32 %mul182_4_4" [cnn_lenet.cpp:64]   --->   Operation 2767 'fadd' 'somme_152' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 615 <SV = 614> <Delay = 10.5>
ST_615 : Operation 2768 [2/4] (10.5ns)   --->   "%somme_152 = fadd i32 %somme_151, i32 %mul182_4_4" [cnn_lenet.cpp:64]   --->   Operation 2768 'fadd' 'somme_152' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 616 <SV = 615> <Delay = 10.5>
ST_616 : Operation 2769 [1/4] (10.5ns)   --->   "%somme_152 = fadd i32 %somme_151, i32 %mul182_4_4" [cnn_lenet.cpp:64]   --->   Operation 2769 'fadd' 'somme_152' <Predicate = (!icmp_ln51)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 617 <SV = 616> <Delay = 5.43>
ST_617 : Operation 2770 [10/10] (5.43ns)   --->   "%tmp_2 = call i32 @SIGMOID, i32 %somme_152, i32 %sigmoidLUT_1" [cnn_lenet.cpp:67]   --->   Operation 2770 'call' 'tmp_2' <Predicate = (!icmp_ln51)> <Delay = 5.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 618 <SV = 617> <Delay = 13.9>
ST_618 : Operation 2771 [9/10] (13.9ns)   --->   "%tmp_2 = call i32 @SIGMOID, i32 %somme_152, i32 %sigmoidLUT_1" [cnn_lenet.cpp:67]   --->   Operation 2771 'call' 'tmp_2' <Predicate = (!icmp_ln51)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 619 <SV = 618> <Delay = 13.9>
ST_619 : Operation 2772 [8/10] (13.9ns)   --->   "%tmp_2 = call i32 @SIGMOID, i32 %somme_152, i32 %sigmoidLUT_1" [cnn_lenet.cpp:67]   --->   Operation 2772 'call' 'tmp_2' <Predicate = (!icmp_ln51)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 620 <SV = 619> <Delay = 13.9>
ST_620 : Operation 2773 [7/10] (13.9ns)   --->   "%tmp_2 = call i32 @SIGMOID, i32 %somme_152, i32 %sigmoidLUT_1" [cnn_lenet.cpp:67]   --->   Operation 2773 'call' 'tmp_2' <Predicate = (!icmp_ln51)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 621 <SV = 620> <Delay = 13.9>
ST_621 : Operation 2774 [6/10] (13.9ns)   --->   "%tmp_2 = call i32 @SIGMOID, i32 %somme_152, i32 %sigmoidLUT_1" [cnn_lenet.cpp:67]   --->   Operation 2774 'call' 'tmp_2' <Predicate = (!icmp_ln51)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 622 <SV = 621> <Delay = 13.9>
ST_622 : Operation 2775 [5/10] (13.9ns)   --->   "%tmp_2 = call i32 @SIGMOID, i32 %somme_152, i32 %sigmoidLUT_1" [cnn_lenet.cpp:67]   --->   Operation 2775 'call' 'tmp_2' <Predicate = (!icmp_ln51)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 623 <SV = 622> <Delay = 13.9>
ST_623 : Operation 2776 [4/10] (13.9ns)   --->   "%tmp_2 = call i32 @SIGMOID, i32 %somme_152, i32 %sigmoidLUT_1" [cnn_lenet.cpp:67]   --->   Operation 2776 'call' 'tmp_2' <Predicate = (!icmp_ln51)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 624 <SV = 623> <Delay = 13.9>
ST_624 : Operation 2777 [3/10] (13.9ns)   --->   "%tmp_2 = call i32 @SIGMOID, i32 %somme_152, i32 %sigmoidLUT_1" [cnn_lenet.cpp:67]   --->   Operation 2777 'call' 'tmp_2' <Predicate = (!icmp_ln51)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 625 <SV = 624> <Delay = 13.9>
ST_625 : Operation 2778 [2/10] (13.9ns)   --->   "%tmp_2 = call i32 @SIGMOID, i32 %somme_152, i32 %sigmoidLUT_1" [cnn_lenet.cpp:67]   --->   Operation 2778 'call' 'tmp_2' <Predicate = (!icmp_ln51)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 626 <SV = 625> <Delay = 7.50>
ST_626 : Operation 2779 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 152, i32 0, i32 0, i32 0, void @empty_0" [cnn_lenet.cpp:54]   --->   Operation 2779 'specpipeline' 'specpipeline_ln54' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_626 : Operation 2780 [1/10] (4.24ns)   --->   "%tmp_2 = call i32 @SIGMOID, i32 %somme_152, i32 %sigmoidLUT_1" [cnn_lenet.cpp:67]   --->   Operation 2780 'call' 'tmp_2' <Predicate = (!icmp_ln51)> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_626 : Operation 2781 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i11 %add_ln67" [cnn_lenet.cpp:67]   --->   Operation 2781 'zext' 'zext_ln67_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_626 : Operation 2782 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 %zext_ln67_1" [cnn_lenet.cpp:67]   --->   Operation 2782 'getelementptr' 'Layer3_Neurons_CPU_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_626 : Operation 2783 [1/1] (3.25ns)   --->   "%store_ln67 = store i32 %tmp_2, i11 %Layer3_Neurons_CPU_addr" [cnn_lenet.cpp:67]   --->   Operation 2783 'store' 'store_ln67' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20.000ns, clock uncertainty: 5.400ns.

 <State 1>: 13.751ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln30', cnn_lenet.cpp:30) of constant 0 on local variable 'i', cnn_lenet.cpp:30 [15]  (1.588 ns)
	'load' operation 6 bit ('i_load', cnn_lenet.cpp:51) on local variable 'i', cnn_lenet.cpp:30 [32]  (0.000 ns)
	'add' operation 6 bit ('add_ln51_1', cnn_lenet.cpp:51) [41]  (1.825 ns)
	'select' operation 6 bit ('select_ln51', cnn_lenet.cpp:51) [42]  (1.188 ns)
	'mul' operation 16 bit ('empty_60', cnn_lenet.cpp:51) [52]  (5.630 ns)
	'add' operation 64 bit ('empty_61', cnn_lenet.cpp:51) [54]  (3.520 ns)

 <State 2>: 14.600ns
The critical path consists of the following:
	bus request operation ('Layer_Weights_load_1_req', cnn_lenet.cpp:51) on port 'Layer_Weights' (cnn_lenet.cpp:51) [62]  (14.600 ns)

 <State 3>: 14.600ns
The critical path consists of the following:
	bus request operation ('Layer_Weights_load_1_req', cnn_lenet.cpp:51) on port 'Layer_Weights' (cnn_lenet.cpp:51) [62]  (14.600 ns)

 <State 4>: 14.600ns
The critical path consists of the following:
	bus request operation ('Layer_Weights_load_1_req', cnn_lenet.cpp:51) on port 'Layer_Weights' (cnn_lenet.cpp:51) [62]  (14.600 ns)

 <State 5>: 14.600ns
The critical path consists of the following:
	bus request operation ('Layer_Weights_load_1_req', cnn_lenet.cpp:51) on port 'Layer_Weights' (cnn_lenet.cpp:51) [62]  (14.600 ns)

 <State 6>: 14.600ns
The critical path consists of the following:
	bus request operation ('Layer_Weights_load_1_req', cnn_lenet.cpp:51) on port 'Layer_Weights' (cnn_lenet.cpp:51) [62]  (14.600 ns)

 <State 7>: 14.600ns
The critical path consists of the following:
	bus request operation ('Layer_Weights_load_1_req', cnn_lenet.cpp:51) on port 'Layer_Weights' (cnn_lenet.cpp:51) [62]  (14.600 ns)

 <State 8>: 14.600ns
The critical path consists of the following:
	bus request operation ('Layer_Weights_load_1_req', cnn_lenet.cpp:51) on port 'Layer_Weights' (cnn_lenet.cpp:51) [62]  (14.600 ns)

 <State 9>: 14.600ns
The critical path consists of the following:
	bus request operation ('Layer_Weights_load_1_req', cnn_lenet.cpp:51) on port 'Layer_Weights' (cnn_lenet.cpp:51) [62]  (14.600 ns)

 <State 10>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_read', cnn_lenet.cpp:51) on port 'Layer_Weights' (cnn_lenet.cpp:51) [63]  (14.600 ns)

 <State 11>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [123]  (14.600 ns)

 <State 12>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_1', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [125]  (14.600 ns)

 <State 13>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_2', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [127]  (14.600 ns)

 <State 14>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_3', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [129]  (14.600 ns)

 <State 15>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_4', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [131]  (14.600 ns)

 <State 16>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_5', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [133]  (14.600 ns)

 <State 17>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_6', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [135]  (14.600 ns)

 <State 18>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_7', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [137]  (14.600 ns)

 <State 19>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_8', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [139]  (14.600 ns)

 <State 20>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_9', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [141]  (14.600 ns)

 <State 21>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_10', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [143]  (14.600 ns)

 <State 22>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_11', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [145]  (14.600 ns)

 <State 23>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_12', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [147]  (14.600 ns)

 <State 24>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_13', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [149]  (14.600 ns)

 <State 25>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_14', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [151]  (14.600 ns)

 <State 26>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_15', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [153]  (14.600 ns)

 <State 27>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_16', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [155]  (14.600 ns)

 <State 28>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_17', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [157]  (14.600 ns)

 <State 29>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_18', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [159]  (14.600 ns)

 <State 30>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_19', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [161]  (14.600 ns)

 <State 31>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_20', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [163]  (14.600 ns)

 <State 32>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_21', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [165]  (14.600 ns)

 <State 33>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_22', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [167]  (14.600 ns)

 <State 34>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_23', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [169]  (14.600 ns)

 <State 35>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_24', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [171]  (14.600 ns)

 <State 36>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_25', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [173]  (14.600 ns)

 <State 37>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_26', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [175]  (14.600 ns)

 <State 38>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_27', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [177]  (14.600 ns)

 <State 39>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_28', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [179]  (14.600 ns)

 <State 40>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_29', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [181]  (14.600 ns)

 <State 41>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_30', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [183]  (14.600 ns)

 <State 42>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_31', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [185]  (14.600 ns)

 <State 43>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_32', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [187]  (14.600 ns)

 <State 44>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_33', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [189]  (14.600 ns)

 <State 45>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_34', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [191]  (14.600 ns)

 <State 46>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_35', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [193]  (14.600 ns)

 <State 47>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_36', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [195]  (14.600 ns)

 <State 48>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_37', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [197]  (14.600 ns)

 <State 49>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_38', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [199]  (14.600 ns)

 <State 50>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_39', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [201]  (14.600 ns)

 <State 51>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_40', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [203]  (14.600 ns)

 <State 52>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_41', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [205]  (14.600 ns)

 <State 53>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_42', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [207]  (14.600 ns)

 <State 54>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_43', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [209]  (14.600 ns)

 <State 55>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_44', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [211]  (14.600 ns)

 <State 56>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_45', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [213]  (14.600 ns)

 <State 57>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_46', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [215]  (14.600 ns)

 <State 58>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_47', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [217]  (14.600 ns)

 <State 59>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_48', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [219]  (14.600 ns)

 <State 60>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_49', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [221]  (14.600 ns)

 <State 61>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_50', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [223]  (14.600 ns)

 <State 62>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_51', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [225]  (14.600 ns)

 <State 63>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_52', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [227]  (14.600 ns)

 <State 64>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_53', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [229]  (14.600 ns)

 <State 65>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_54', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [231]  (14.600 ns)

 <State 66>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_55', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [233]  (14.600 ns)

 <State 67>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_56', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [235]  (14.600 ns)

 <State 68>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_57', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [237]  (14.600 ns)

 <State 69>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_58', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [239]  (14.600 ns)

 <State 70>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_59', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [241]  (14.600 ns)

 <State 71>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_60', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [243]  (14.600 ns)

 <State 72>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_61', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [245]  (14.600 ns)

 <State 73>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_62', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [247]  (14.600 ns)

 <State 74>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_63', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [249]  (14.600 ns)

 <State 75>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_64', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [251]  (14.600 ns)

 <State 76>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_65', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [253]  (14.600 ns)

 <State 77>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_66', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [255]  (14.600 ns)

 <State 78>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_67', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [257]  (14.600 ns)

 <State 79>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_68', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [259]  (14.600 ns)

 <State 80>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_69', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [261]  (14.600 ns)

 <State 81>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_70', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [263]  (14.600 ns)

 <State 82>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_71', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [265]  (14.600 ns)

 <State 83>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_72', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [267]  (14.600 ns)

 <State 84>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_73', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [269]  (14.600 ns)

 <State 85>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_74', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [271]  (14.600 ns)

 <State 86>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_75', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [273]  (14.600 ns)

 <State 87>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_76', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [275]  (14.600 ns)

 <State 88>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_77', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [277]  (14.600 ns)

 <State 89>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_78', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [279]  (14.600 ns)

 <State 90>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_79', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [281]  (14.600 ns)

 <State 91>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_80', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [283]  (14.600 ns)

 <State 92>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_81', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [285]  (14.600 ns)

 <State 93>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_82', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [287]  (14.600 ns)

 <State 94>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_83', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [289]  (14.600 ns)

 <State 95>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_84', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [291]  (14.600 ns)

 <State 96>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_85', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [293]  (14.600 ns)

 <State 97>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_86', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [295]  (14.600 ns)

 <State 98>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_87', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [297]  (14.600 ns)

 <State 99>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_88', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [299]  (14.600 ns)

 <State 100>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_89', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [301]  (14.600 ns)

 <State 101>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_90', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [303]  (14.600 ns)

 <State 102>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_91', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [305]  (14.600 ns)

 <State 103>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_92', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [307]  (14.600 ns)

 <State 104>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_93', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [309]  (14.600 ns)

 <State 105>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_94', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [311]  (14.600 ns)

 <State 106>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_95', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [313]  (14.600 ns)

 <State 107>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_96', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [315]  (14.600 ns)

 <State 108>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_97', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [317]  (14.600 ns)

 <State 109>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_98', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [319]  (14.600 ns)

 <State 110>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_99', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [321]  (14.600 ns)

 <State 111>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_100', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [323]  (14.600 ns)

 <State 112>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_101', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [325]  (14.600 ns)

 <State 113>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_102', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [327]  (14.600 ns)

 <State 114>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_103', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [329]  (14.600 ns)

 <State 115>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_104', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [331]  (14.600 ns)

 <State 116>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_105', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [333]  (14.600 ns)

 <State 117>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_106', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [335]  (14.600 ns)

 <State 118>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_107', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [337]  (14.600 ns)

 <State 119>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_108', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [339]  (14.600 ns)

 <State 120>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_109', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [341]  (14.600 ns)

 <State 121>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_110', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [343]  (14.600 ns)

 <State 122>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_111', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [345]  (14.600 ns)

 <State 123>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_112', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [347]  (14.600 ns)

 <State 124>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_113', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [349]  (14.600 ns)

 <State 125>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_114', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [351]  (14.600 ns)

 <State 126>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_115', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [353]  (14.600 ns)

 <State 127>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_116', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [355]  (14.600 ns)

 <State 128>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_117', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [357]  (14.600 ns)

 <State 129>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_118', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [359]  (14.600 ns)

 <State 130>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_119', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [361]  (14.600 ns)

 <State 131>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_120', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [363]  (14.600 ns)

 <State 132>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_121', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [365]  (14.600 ns)

 <State 133>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_122', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [367]  (14.600 ns)

 <State 134>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_123', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [369]  (14.600 ns)

 <State 135>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_124', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [371]  (14.600 ns)

 <State 136>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_125', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [373]  (14.600 ns)

 <State 137>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_126', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [375]  (14.600 ns)

 <State 138>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_127', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [377]  (14.600 ns)

 <State 139>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_128', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [379]  (14.600 ns)

 <State 140>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_129', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [381]  (14.600 ns)

 <State 141>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_130', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [383]  (14.600 ns)

 <State 142>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_131', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [385]  (14.600 ns)

 <State 143>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_132', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [387]  (14.600 ns)

 <State 144>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_133', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [389]  (14.600 ns)

 <State 145>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_134', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [391]  (14.600 ns)

 <State 146>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_135', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [393]  (14.600 ns)

 <State 147>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_136', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [395]  (14.600 ns)

 <State 148>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_137', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [397]  (14.600 ns)

 <State 149>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_138', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [399]  (14.600 ns)

 <State 150>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_139', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [401]  (14.600 ns)

 <State 151>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_140', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [403]  (14.600 ns)

 <State 152>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_141', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [405]  (14.600 ns)

 <State 153>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_142', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [407]  (14.600 ns)

 <State 154>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_143', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [409]  (14.600 ns)

 <State 155>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_144', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [411]  (14.600 ns)

 <State 156>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_145', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [413]  (14.600 ns)

 <State 157>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_146', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [415]  (14.600 ns)

 <State 158>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_147', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [417]  (14.600 ns)

 <State 159>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_148', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [419]  (14.600 ns)

 <State 160>: 14.600ns
The critical path consists of the following:
	bus read operation ('Layer_Weights_addr_1_read_149', cnn_lenet.cpp:59) on port 'Layer_Weights' (cnn_lenet.cpp:59) [421]  (14.600 ns)

 <State 161>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul162_4_4', cnn_lenet.cpp:63) [1364]  (12.383 ns)

 <State 162>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul182_4_4', cnn_lenet.cpp:64) [1371]  (12.383 ns)

 <State 163>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [676]  (10.533 ns)

 <State 164>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [676]  (10.533 ns)

 <State 165>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [676]  (10.533 ns)

 <State 166>: 0.000ns
The critical path consists of the following:

 <State 167>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [682]  (10.533 ns)

 <State 168>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [682]  (10.533 ns)

 <State 169>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [682]  (10.533 ns)

 <State 170>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [682]  (10.533 ns)

 <State 171>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [688]  (10.533 ns)

 <State 172>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [688]  (10.533 ns)

 <State 173>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [688]  (10.533 ns)

 <State 174>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [688]  (10.533 ns)

 <State 175>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [694]  (10.533 ns)

 <State 176>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [694]  (10.533 ns)

 <State 177>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [694]  (10.533 ns)

 <State 178>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [694]  (10.533 ns)

 <State 179>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [701]  (10.533 ns)

 <State 180>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [701]  (10.533 ns)

 <State 181>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [701]  (10.533 ns)

 <State 182>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [701]  (10.533 ns)

 <State 183>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [707]  (10.533 ns)

 <State 184>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [707]  (10.533 ns)

 <State 185>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [707]  (10.533 ns)

 <State 186>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [707]  (10.533 ns)

 <State 187>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [713]  (10.533 ns)

 <State 188>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [713]  (10.533 ns)

 <State 189>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [713]  (10.533 ns)

 <State 190>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [713]  (10.533 ns)

 <State 191>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [719]  (10.533 ns)

 <State 192>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [719]  (10.533 ns)

 <State 193>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [719]  (10.533 ns)

 <State 194>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [719]  (10.533 ns)

 <State 195>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [725]  (10.533 ns)

 <State 196>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [725]  (10.533 ns)

 <State 197>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [725]  (10.533 ns)

 <State 198>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [725]  (10.533 ns)

 <State 199>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [731]  (10.533 ns)

 <State 200>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [731]  (10.533 ns)

 <State 201>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [731]  (10.533 ns)

 <State 202>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [731]  (10.533 ns)

 <State 203>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [738]  (10.533 ns)

 <State 204>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [738]  (10.533 ns)

 <State 205>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [738]  (10.533 ns)

 <State 206>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [738]  (10.533 ns)

 <State 207>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [744]  (10.533 ns)

 <State 208>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [744]  (10.533 ns)

 <State 209>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [744]  (10.533 ns)

 <State 210>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [744]  (10.533 ns)

 <State 211>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [750]  (10.533 ns)

 <State 212>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [750]  (10.533 ns)

 <State 213>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [750]  (10.533 ns)

 <State 214>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [750]  (10.533 ns)

 <State 215>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [756]  (10.533 ns)

 <State 216>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [756]  (10.533 ns)

 <State 217>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [756]  (10.533 ns)

 <State 218>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [756]  (10.533 ns)

 <State 219>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [762]  (10.533 ns)

 <State 220>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [762]  (10.533 ns)

 <State 221>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [762]  (10.533 ns)

 <State 222>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [762]  (10.533 ns)

 <State 223>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [768]  (10.533 ns)

 <State 224>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [768]  (10.533 ns)

 <State 225>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [768]  (10.533 ns)

 <State 226>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [768]  (10.533 ns)

 <State 227>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [775]  (10.533 ns)

 <State 228>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [775]  (10.533 ns)

 <State 229>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [775]  (10.533 ns)

 <State 230>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [775]  (10.533 ns)

 <State 231>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [781]  (10.533 ns)

 <State 232>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [781]  (10.533 ns)

 <State 233>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [781]  (10.533 ns)

 <State 234>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [781]  (10.533 ns)

 <State 235>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [787]  (10.533 ns)

 <State 236>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [787]  (10.533 ns)

 <State 237>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [787]  (10.533 ns)

 <State 238>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [787]  (10.533 ns)

 <State 239>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [793]  (10.533 ns)

 <State 240>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [793]  (10.533 ns)

 <State 241>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [793]  (10.533 ns)

 <State 242>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [793]  (10.533 ns)

 <State 243>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [799]  (10.533 ns)

 <State 244>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [799]  (10.533 ns)

 <State 245>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [799]  (10.533 ns)

 <State 246>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [799]  (10.533 ns)

 <State 247>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [805]  (10.533 ns)

 <State 248>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [805]  (10.533 ns)

 <State 249>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [805]  (10.533 ns)

 <State 250>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [805]  (10.533 ns)

 <State 251>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [812]  (10.533 ns)

 <State 252>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [812]  (10.533 ns)

 <State 253>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [812]  (10.533 ns)

 <State 254>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [812]  (10.533 ns)

 <State 255>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [818]  (10.533 ns)

 <State 256>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [818]  (10.533 ns)

 <State 257>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [818]  (10.533 ns)

 <State 258>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [818]  (10.533 ns)

 <State 259>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [824]  (10.533 ns)

 <State 260>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [824]  (10.533 ns)

 <State 261>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [824]  (10.533 ns)

 <State 262>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [824]  (10.533 ns)

 <State 263>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [830]  (10.533 ns)

 <State 264>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [830]  (10.533 ns)

 <State 265>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [830]  (10.533 ns)

 <State 266>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [830]  (10.533 ns)

 <State 267>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [836]  (10.533 ns)

 <State 268>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [836]  (10.533 ns)

 <State 269>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [836]  (10.533 ns)

 <State 270>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [836]  (10.533 ns)

 <State 271>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [842]  (10.533 ns)

 <State 272>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [842]  (10.533 ns)

 <State 273>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [842]  (10.533 ns)

 <State 274>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [842]  (10.533 ns)

 <State 275>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [849]  (10.533 ns)

 <State 276>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [849]  (10.533 ns)

 <State 277>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [849]  (10.533 ns)

 <State 278>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [849]  (10.533 ns)

 <State 279>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [855]  (10.533 ns)

 <State 280>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [855]  (10.533 ns)

 <State 281>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [855]  (10.533 ns)

 <State 282>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [855]  (10.533 ns)

 <State 283>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [861]  (10.533 ns)

 <State 284>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [861]  (10.533 ns)

 <State 285>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [861]  (10.533 ns)

 <State 286>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [861]  (10.533 ns)

 <State 287>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [867]  (10.533 ns)

 <State 288>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [867]  (10.533 ns)

 <State 289>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [867]  (10.533 ns)

 <State 290>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [867]  (10.533 ns)

 <State 291>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [873]  (10.533 ns)

 <State 292>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [873]  (10.533 ns)

 <State 293>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [873]  (10.533 ns)

 <State 294>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [873]  (10.533 ns)

 <State 295>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [879]  (10.533 ns)

 <State 296>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [879]  (10.533 ns)

 <State 297>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [879]  (10.533 ns)

 <State 298>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [879]  (10.533 ns)

 <State 299>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [886]  (10.533 ns)

 <State 300>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [886]  (10.533 ns)

 <State 301>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [886]  (10.533 ns)

 <State 302>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [886]  (10.533 ns)

 <State 303>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [892]  (10.533 ns)

 <State 304>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [892]  (10.533 ns)

 <State 305>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [892]  (10.533 ns)

 <State 306>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [892]  (10.533 ns)

 <State 307>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [898]  (10.533 ns)

 <State 308>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [898]  (10.533 ns)

 <State 309>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [898]  (10.533 ns)

 <State 310>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [898]  (10.533 ns)

 <State 311>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [904]  (10.533 ns)

 <State 312>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [904]  (10.533 ns)

 <State 313>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [904]  (10.533 ns)

 <State 314>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [904]  (10.533 ns)

 <State 315>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [910]  (10.533 ns)

 <State 316>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [910]  (10.533 ns)

 <State 317>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [910]  (10.533 ns)

 <State 318>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [910]  (10.533 ns)

 <State 319>: 0.000ns
The critical path consists of the following:

 <State 320>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [916]  (10.533 ns)

 <State 321>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [916]  (10.533 ns)

 <State 322>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [916]  (10.533 ns)

 <State 323>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [916]  (10.533 ns)

 <State 324>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [923]  (10.533 ns)

 <State 325>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [923]  (10.533 ns)

 <State 326>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [923]  (10.533 ns)

 <State 327>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [923]  (10.533 ns)

 <State 328>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [929]  (10.533 ns)

 <State 329>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [929]  (10.533 ns)

 <State 330>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [929]  (10.533 ns)

 <State 331>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [929]  (10.533 ns)

 <State 332>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [935]  (10.533 ns)

 <State 333>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [935]  (10.533 ns)

 <State 334>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [935]  (10.533 ns)

 <State 335>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [935]  (10.533 ns)

 <State 336>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [941]  (10.533 ns)

 <State 337>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [941]  (10.533 ns)

 <State 338>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [941]  (10.533 ns)

 <State 339>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [941]  (10.533 ns)

 <State 340>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [947]  (10.533 ns)

 <State 341>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [947]  (10.533 ns)

 <State 342>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [947]  (10.533 ns)

 <State 343>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [947]  (10.533 ns)

 <State 344>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [953]  (10.533 ns)

 <State 345>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [953]  (10.533 ns)

 <State 346>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [953]  (10.533 ns)

 <State 347>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [953]  (10.533 ns)

 <State 348>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [960]  (10.533 ns)

 <State 349>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [960]  (10.533 ns)

 <State 350>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [960]  (10.533 ns)

 <State 351>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [960]  (10.533 ns)

 <State 352>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [966]  (10.533 ns)

 <State 353>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [966]  (10.533 ns)

 <State 354>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [966]  (10.533 ns)

 <State 355>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [966]  (10.533 ns)

 <State 356>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [972]  (10.533 ns)

 <State 357>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [972]  (10.533 ns)

 <State 358>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [972]  (10.533 ns)

 <State 359>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [972]  (10.533 ns)

 <State 360>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [978]  (10.533 ns)

 <State 361>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [978]  (10.533 ns)

 <State 362>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [978]  (10.533 ns)

 <State 363>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [978]  (10.533 ns)

 <State 364>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [984]  (10.533 ns)

 <State 365>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [984]  (10.533 ns)

 <State 366>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [984]  (10.533 ns)

 <State 367>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [984]  (10.533 ns)

 <State 368>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [990]  (10.533 ns)

 <State 369>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [990]  (10.533 ns)

 <State 370>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [990]  (10.533 ns)

 <State 371>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [990]  (10.533 ns)

 <State 372>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [997]  (10.533 ns)

 <State 373>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [997]  (10.533 ns)

 <State 374>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [997]  (10.533 ns)

 <State 375>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [997]  (10.533 ns)

 <State 376>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1003]  (10.533 ns)

 <State 377>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1003]  (10.533 ns)

 <State 378>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1003]  (10.533 ns)

 <State 379>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1003]  (10.533 ns)

 <State 380>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1009]  (10.533 ns)

 <State 381>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1009]  (10.533 ns)

 <State 382>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1009]  (10.533 ns)

 <State 383>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1009]  (10.533 ns)

 <State 384>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1015]  (10.533 ns)

 <State 385>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1015]  (10.533 ns)

 <State 386>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1015]  (10.533 ns)

 <State 387>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1015]  (10.533 ns)

 <State 388>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1021]  (10.533 ns)

 <State 389>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1021]  (10.533 ns)

 <State 390>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1021]  (10.533 ns)

 <State 391>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1021]  (10.533 ns)

 <State 392>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1027]  (10.533 ns)

 <State 393>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1027]  (10.533 ns)

 <State 394>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1027]  (10.533 ns)

 <State 395>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1027]  (10.533 ns)

 <State 396>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1034]  (10.533 ns)

 <State 397>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1034]  (10.533 ns)

 <State 398>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1034]  (10.533 ns)

 <State 399>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1034]  (10.533 ns)

 <State 400>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1040]  (10.533 ns)

 <State 401>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1040]  (10.533 ns)

 <State 402>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1040]  (10.533 ns)

 <State 403>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1040]  (10.533 ns)

 <State 404>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1046]  (10.533 ns)

 <State 405>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1046]  (10.533 ns)

 <State 406>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1046]  (10.533 ns)

 <State 407>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1046]  (10.533 ns)

 <State 408>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1052]  (10.533 ns)

 <State 409>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1052]  (10.533 ns)

 <State 410>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1052]  (10.533 ns)

 <State 411>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1052]  (10.533 ns)

 <State 412>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1058]  (10.533 ns)

 <State 413>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1058]  (10.533 ns)

 <State 414>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1058]  (10.533 ns)

 <State 415>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1058]  (10.533 ns)

 <State 416>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1064]  (10.533 ns)

 <State 417>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1064]  (10.533 ns)

 <State 418>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1064]  (10.533 ns)

 <State 419>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1064]  (10.533 ns)

 <State 420>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1071]  (10.533 ns)

 <State 421>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1071]  (10.533 ns)

 <State 422>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1071]  (10.533 ns)

 <State 423>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1071]  (10.533 ns)

 <State 424>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1077]  (10.533 ns)

 <State 425>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1077]  (10.533 ns)

 <State 426>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1077]  (10.533 ns)

 <State 427>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1077]  (10.533 ns)

 <State 428>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1083]  (10.533 ns)

 <State 429>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1083]  (10.533 ns)

 <State 430>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1083]  (10.533 ns)

 <State 431>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1083]  (10.533 ns)

 <State 432>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1089]  (10.533 ns)

 <State 433>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1089]  (10.533 ns)

 <State 434>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1089]  (10.533 ns)

 <State 435>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1089]  (10.533 ns)

 <State 436>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1095]  (10.533 ns)

 <State 437>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1095]  (10.533 ns)

 <State 438>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1095]  (10.533 ns)

 <State 439>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1095]  (10.533 ns)

 <State 440>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1101]  (10.533 ns)

 <State 441>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1101]  (10.533 ns)

 <State 442>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1101]  (10.533 ns)

 <State 443>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1101]  (10.533 ns)

 <State 444>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1108]  (10.533 ns)

 <State 445>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1108]  (10.533 ns)

 <State 446>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1108]  (10.533 ns)

 <State 447>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1108]  (10.533 ns)

 <State 448>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1114]  (10.533 ns)

 <State 449>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1114]  (10.533 ns)

 <State 450>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1114]  (10.533 ns)

 <State 451>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1114]  (10.533 ns)

 <State 452>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1120]  (10.533 ns)

 <State 453>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1120]  (10.533 ns)

 <State 454>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1120]  (10.533 ns)

 <State 455>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1120]  (10.533 ns)

 <State 456>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1126]  (10.533 ns)

 <State 457>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1126]  (10.533 ns)

 <State 458>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1126]  (10.533 ns)

 <State 459>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1126]  (10.533 ns)

 <State 460>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1132]  (10.533 ns)

 <State 461>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1132]  (10.533 ns)

 <State 462>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1132]  (10.533 ns)

 <State 463>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1132]  (10.533 ns)

 <State 464>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1138]  (10.533 ns)

 <State 465>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1138]  (10.533 ns)

 <State 466>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1138]  (10.533 ns)

 <State 467>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1138]  (10.533 ns)

 <State 468>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1145]  (10.533 ns)

 <State 469>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1145]  (10.533 ns)

 <State 470>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1145]  (10.533 ns)

 <State 471>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1145]  (10.533 ns)

 <State 472>: 0.000ns
The critical path consists of the following:

 <State 473>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1151]  (10.533 ns)

 <State 474>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1151]  (10.533 ns)

 <State 475>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1151]  (10.533 ns)

 <State 476>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1151]  (10.533 ns)

 <State 477>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1157]  (10.533 ns)

 <State 478>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1157]  (10.533 ns)

 <State 479>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1157]  (10.533 ns)

 <State 480>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1157]  (10.533 ns)

 <State 481>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1163]  (10.533 ns)

 <State 482>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1163]  (10.533 ns)

 <State 483>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1163]  (10.533 ns)

 <State 484>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1163]  (10.533 ns)

 <State 485>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1169]  (10.533 ns)

 <State 486>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1169]  (10.533 ns)

 <State 487>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1169]  (10.533 ns)

 <State 488>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1169]  (10.533 ns)

 <State 489>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1175]  (10.533 ns)

 <State 490>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1175]  (10.533 ns)

 <State 491>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1175]  (10.533 ns)

 <State 492>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1175]  (10.533 ns)

 <State 493>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1182]  (10.533 ns)

 <State 494>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1182]  (10.533 ns)

 <State 495>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1182]  (10.533 ns)

 <State 496>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1182]  (10.533 ns)

 <State 497>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1188]  (10.533 ns)

 <State 498>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1188]  (10.533 ns)

 <State 499>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1188]  (10.533 ns)

 <State 500>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1188]  (10.533 ns)

 <State 501>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1194]  (10.533 ns)

 <State 502>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1194]  (10.533 ns)

 <State 503>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1194]  (10.533 ns)

 <State 504>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1194]  (10.533 ns)

 <State 505>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1201]  (10.533 ns)

 <State 506>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1201]  (10.533 ns)

 <State 507>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1201]  (10.533 ns)

 <State 508>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1201]  (10.533 ns)

 <State 509>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1207]  (10.533 ns)

 <State 510>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1207]  (10.533 ns)

 <State 511>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1207]  (10.533 ns)

 <State 512>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1207]  (10.533 ns)

 <State 513>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1213]  (10.533 ns)

 <State 514>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1213]  (10.533 ns)

 <State 515>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1213]  (10.533 ns)

 <State 516>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1213]  (10.533 ns)

 <State 517>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1220]  (10.533 ns)

 <State 518>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1220]  (10.533 ns)

 <State 519>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1220]  (10.533 ns)

 <State 520>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1220]  (10.533 ns)

 <State 521>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1226]  (10.533 ns)

 <State 522>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1226]  (10.533 ns)

 <State 523>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1226]  (10.533 ns)

 <State 524>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1226]  (10.533 ns)

 <State 525>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1232]  (10.533 ns)

 <State 526>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1232]  (10.533 ns)

 <State 527>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1232]  (10.533 ns)

 <State 528>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1232]  (10.533 ns)

 <State 529>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1239]  (10.533 ns)

 <State 530>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1239]  (10.533 ns)

 <State 531>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1239]  (10.533 ns)

 <State 532>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1239]  (10.533 ns)

 <State 533>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1245]  (10.533 ns)

 <State 534>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1245]  (10.533 ns)

 <State 535>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1245]  (10.533 ns)

 <State 536>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1245]  (10.533 ns)

 <State 537>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1251]  (10.533 ns)

 <State 538>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1251]  (10.533 ns)

 <State 539>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1251]  (10.533 ns)

 <State 540>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1251]  (10.533 ns)

 <State 541>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1258]  (10.533 ns)

 <State 542>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1258]  (10.533 ns)

 <State 543>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1258]  (10.533 ns)

 <State 544>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1258]  (10.533 ns)

 <State 545>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1264]  (10.533 ns)

 <State 546>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1264]  (10.533 ns)

 <State 547>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1264]  (10.533 ns)

 <State 548>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1264]  (10.533 ns)

 <State 549>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1270]  (10.533 ns)

 <State 550>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1270]  (10.533 ns)

 <State 551>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1270]  (10.533 ns)

 <State 552>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1270]  (10.533 ns)

 <State 553>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1277]  (10.533 ns)

 <State 554>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1277]  (10.533 ns)

 <State 555>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1277]  (10.533 ns)

 <State 556>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1277]  (10.533 ns)

 <State 557>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1283]  (10.533 ns)

 <State 558>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1283]  (10.533 ns)

 <State 559>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1283]  (10.533 ns)

 <State 560>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1283]  (10.533 ns)

 <State 561>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1289]  (10.533 ns)

 <State 562>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1289]  (10.533 ns)

 <State 563>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1289]  (10.533 ns)

 <State 564>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1289]  (10.533 ns)

 <State 565>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1296]  (10.533 ns)

 <State 566>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1296]  (10.533 ns)

 <State 567>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1296]  (10.533 ns)

 <State 568>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1296]  (10.533 ns)

 <State 569>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1302]  (10.533 ns)

 <State 570>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1302]  (10.533 ns)

 <State 571>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1302]  (10.533 ns)

 <State 572>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1302]  (10.533 ns)

 <State 573>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1308]  (10.533 ns)

 <State 574>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1308]  (10.533 ns)

 <State 575>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1308]  (10.533 ns)

 <State 576>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1308]  (10.533 ns)

 <State 577>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1315]  (10.533 ns)

 <State 578>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1315]  (10.533 ns)

 <State 579>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1315]  (10.533 ns)

 <State 580>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1315]  (10.533 ns)

 <State 581>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1321]  (10.533 ns)

 <State 582>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1321]  (10.533 ns)

 <State 583>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1321]  (10.533 ns)

 <State 584>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1321]  (10.533 ns)

 <State 585>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1327]  (10.533 ns)

 <State 586>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1327]  (10.533 ns)

 <State 587>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1327]  (10.533 ns)

 <State 588>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1327]  (10.533 ns)

 <State 589>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1334]  (10.533 ns)

 <State 590>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1334]  (10.533 ns)

 <State 591>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1334]  (10.533 ns)

 <State 592>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1334]  (10.533 ns)

 <State 593>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1340]  (10.533 ns)

 <State 594>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1340]  (10.533 ns)

 <State 595>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1340]  (10.533 ns)

 <State 596>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:59) [1340]  (10.533 ns)

 <State 597>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1346]  (10.533 ns)

 <State 598>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1346]  (10.533 ns)

 <State 599>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1346]  (10.533 ns)

 <State 600>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:60) [1346]  (10.533 ns)

 <State 601>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1353]  (10.533 ns)

 <State 602>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1353]  (10.533 ns)

 <State 603>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1353]  (10.533 ns)

 <State 604>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:61) [1353]  (10.533 ns)

 <State 605>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1359]  (10.533 ns)

 <State 606>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1359]  (10.533 ns)

 <State 607>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1359]  (10.533 ns)

 <State 608>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:62) [1359]  (10.533 ns)

 <State 609>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1365]  (10.533 ns)

 <State 610>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1365]  (10.533 ns)

 <State 611>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1365]  (10.533 ns)

 <State 612>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:63) [1365]  (10.533 ns)

 <State 613>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1372]  (10.533 ns)

 <State 614>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1372]  (10.533 ns)

 <State 615>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1372]  (10.533 ns)

 <State 616>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme', cnn_lenet.cpp:64) [1372]  (10.533 ns)

 <State 617>: 5.431ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_2', cnn_lenet.cpp:67) to 'SIGMOID' [1373]  (5.431 ns)

 <State 618>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_2', cnn_lenet.cpp:67) to 'SIGMOID' [1373]  (13.966 ns)

 <State 619>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_2', cnn_lenet.cpp:67) to 'SIGMOID' [1373]  (13.966 ns)

 <State 620>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_2', cnn_lenet.cpp:67) to 'SIGMOID' [1373]  (13.966 ns)

 <State 621>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_2', cnn_lenet.cpp:67) to 'SIGMOID' [1373]  (13.966 ns)

 <State 622>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_2', cnn_lenet.cpp:67) to 'SIGMOID' [1373]  (13.966 ns)

 <State 623>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_2', cnn_lenet.cpp:67) to 'SIGMOID' [1373]  (13.966 ns)

 <State 624>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_2', cnn_lenet.cpp:67) to 'SIGMOID' [1373]  (13.966 ns)

 <State 625>: 13.966ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_2', cnn_lenet.cpp:67) to 'SIGMOID' [1373]  (13.966 ns)

 <State 626>: 7.501ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_2', cnn_lenet.cpp:67) to 'SIGMOID' [1373]  (4.247 ns)
	'store' operation 0 bit ('store_ln67', cnn_lenet.cpp:67) of variable 'tmp_2', cnn_lenet.cpp:67 on array 'Layer3_Neurons_CPU' [1380]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531
	State 532
	State 533
	State 534
	State 535
	State 536
	State 537
	State 538
	State 539
	State 540
	State 541
	State 542
	State 543
	State 544
	State 545
	State 546
	State 547
	State 548
	State 549
	State 550
	State 551
	State 552
	State 553
	State 554
	State 555
	State 556
	State 557
	State 558
	State 559
	State 560
	State 561
	State 562
	State 563
	State 564
	State 565
	State 566
	State 567
	State 568
	State 569
	State 570
	State 571
	State 572
	State 573
	State 574
	State 575
	State 576
	State 577
	State 578
	State 579
	State 580
	State 581
	State 582
	State 583
	State 584
	State 585
	State 586
	State 587
	State 588
	State 589
	State 590
	State 591
	State 592
	State 593
	State 594
	State 595
	State 596
	State 597
	State 598
	State 599
	State 600
	State 601
	State 602
	State 603
	State 604
	State 605
	State 606
	State 607
	State 608
	State 609
	State 610
	State 611
	State 612
	State 613
	State 614
	State 615
	State 616
	State 617
	State 618
	State 619
	State 620
	State 621
	State 622
	State 623
	State 624
	State 625
	State 626


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
