EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Connector_Barrel_Jack_Switch
#
DEF Connector_Barrel_Jack_Switch J 0 20 Y N 1 F N
F0 "J" 0 210 50 H V C CNN
F1 "Connector_Barrel_Jack_Switch" 0 -200 50 H V C CNN
F2 "" 50 -40 50 H I C CNN
F3 "" 50 -40 50 H I C CNN
$FPLIST
 BarrelJack*
$ENDFPLIST
DRAW
A -130 100 25 901 -901 0 1 10 F -130 125 -130 75
A -130 100 25 901 -901 0 1 10 N -130 125 -130 75
S -200 150 200 -150 0 1 10 f
S 145 125 -130 75 0 1 10 F
P 2 0 1 10 50 -90 75 -65 N
P 2 0 1 10 200 100 150 100 N
P 4 0 1 10 200 0 50 0 50 -90 25 -65 N
P 6 0 1 10 -150 -100 -100 -100 -50 -50 0 -100 100 -100 200 -100 N
X ~ 1 300 100 100 L 50 50 1 1 P
X ~ 2 300 -100 100 L 50 50 1 1 P
X ~ 3 300 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_C_Small
#
DEF Device_C_Small C 0 10 N N 1 F N
F0 "C" 10 70 50 H V L CNN
F1 "Device_C_Small" 10 -80 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 C_*
$ENDFPLIST
DRAW
P 2 0 1 13 -60 -20 60 -20 N
P 2 0 1 12 -60 20 60 20 N
X ~ 1 0 100 80 D 50 50 1 1 P
X ~ 2 0 -100 80 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_L_Small
#
DEF Device_L_Small L 0 10 N N 1 F N
F0 "L" 30 40 50 H V L CNN
F1 "Device_L_Small" 30 -40 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 Choke_*
 *Coil*
 Inductor_*
 L_*
$ENDFPLIST
DRAW
A 0 -60 20 -899 899 0 1 0 N 0 -80 0 -40
A 0 -20 20 -899 899 0 1 0 N 0 -40 0 0
A 0 20 20 -899 899 0 1 0 N 0 0 0 40
A 0 60 20 -899 899 0 1 0 N 0 40 0 80
X ~ 1 0 100 20 D 50 50 1 1 P
X ~ 2 0 -100 20 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_Q_NPN_BEC
#
DEF Device_Q_NPN_BEC Q 0 0 Y N 1 F N
F0 "Q" 200 50 50 H V L CNN
F1 "Device_Q_NPN_BEC" 200 -50 50 H V L CNN
F2 "" 200 100 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
C 50 0 111 0 1 10 N
P 2 0 1 0 25 25 100 100 N
P 3 0 1 0 25 -25 100 -100 100 -100 N
P 3 0 1 20 25 75 25 -75 25 -75 N
P 5 0 1 0 50 -70 70 -50 90 -90 50 -70 50 -70 F
X B 1 -200 0 225 R 50 50 1 1 I
X E 2 100 -200 100 U 50 50 1 1 P
X C 3 100 200 100 D 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_Q_PMOS_GSD
#
DEF Device_Q_PMOS_GSD Q 0 0 Y N 1 F N
F0 "Q" 200 50 50 H V L CNN
F1 "Device_Q_PMOS_GSD" 200 -50 50 H V L CNN
F2 "" 200 100 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
C 65 0 111 0 1 10 N
C 100 -70 11 0 1 0 F
C 100 70 11 0 1 0 F
P 2 0 1 0 2 0 10 0 N
P 2 0 1 0 30 -70 100 -70 N
P 2 0 1 10 30 -50 30 -90 N
P 2 0 1 0 30 0 100 0 N
P 2 0 1 10 30 20 30 -20 N
P 2 0 1 0 30 70 100 70 N
P 2 0 1 10 30 90 30 50 N
P 2 0 1 0 100 -70 100 -100 N
P 2 0 1 0 100 -70 100 0 N
P 2 0 1 0 100 100 100 70 N
P 3 0 1 10 10 75 10 -75 10 -75 N
P 4 0 1 0 90 0 50 -15 50 15 90 0 F
P 4 0 1 0 100 -70 130 -70 130 70 100 70 N
P 4 0 1 0 110 -20 115 -15 145 -15 150 -10 N
P 4 0 1 0 130 -15 115 10 145 10 130 -15 N
X G 1 -200 0 200 R 50 50 1 1 I
X S 2 100 -200 100 U 50 50 1 1 P
X D 3 100 200 100 D 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R_Small
#
DEF Device_R_Small R 0 10 N N 1 F N
F0 "R" 30 20 50 H V L CNN
F1 "Device_R_Small" 30 -40 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 R_*
$ENDFPLIST
DRAW
S -30 70 30 -70 0 1 8 N
X ~ 1 0 100 30 D 50 50 1 1 P
X ~ 2 0 -100 30 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Regulator_Linear_AMS1117-1.5
#
DEF Regulator_Linear_AMS1117-1.5 U 0 10 Y Y 1 F N
F0 "U" -150 125 50 H V C CNN
F1 "Regulator_Linear_AMS1117-1.5" 0 125 50 H V L CNN
F2 "Package_TO_SOT_SMD:SOT-223-3_TabPin2" 0 200 50 H I C CNN
F3 "" 100 -250 50 H I C CNN
ALIAS AP1117-18 AP1117-25 AP1117-33 AP1117-50 LD1117S33TR_SOT223 LD1117S12TR_SOT223 LD1117S18TR_SOT223 LD1117S25TR_SOT223 LD1117S50TR_SOT223 NCP1117-12_SOT223 NCP1117-1.5_SOT223 NCP1117-1.8_SOT223 NCP1117-2.0_SOT223 NCP1117-2.5_SOT223 NCP1117-2.85_SOT223 NCP1117-3.3_SOT223 NCP1117-5.0_SOT223 AMS1117-1.5 AMS1117-1.8 AMS1117-2.5 AMS1117-2.85 AMS1117-3.3 AMS1117-5.0
$FPLIST
 SOT?223*TabPin2*
$ENDFPLIST
DRAW
S -200 -200 200 75 0 1 10 f
X GND 1 0 -300 100 U 50 50 1 1 W
X VO 2 300 0 100 L 50 50 1 1 w
X VI 3 -300 0 100 R 50 50 1 1 W
ENDDRAW
ENDDEF
#
# power_+12V
#
DEF power_+12V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+12V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +12V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+1V8
#
DEF power_+1V8 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+1V8" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +1V8 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3V
#
DEF power_+3.3V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+5V
#
DEF power_+5V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+5V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +5V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# qchips_RTD2831LQFP156
#
DEF qchips_RTD2831LQFP156 U 0 40 Y Y 1 F N
F0 "U" -50 50 50 H V C CNN
F1 "qchips_RTD2831LQFP156" 2450 -2400 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
S 5000 -5000 0 0 1 1 0 f
X STB_3V3 1 -100 -700 100 R 50 50 1 1 I
X HDMI1_SDA 10 -100 -1600 100 R 50 50 1 1 I
X ZQ 100 5100 -2400 100 L 50 50 1 1 I
X VREF 101 5100 -2300 100 L 50 50 1 1 I
X CORE_PWR 102 5100 -2200 100 L 50 50 1 1 I
X DDR_1V5 103 5100 -2100 100 L 50 50 1 1 I
X MAIN_3V3 104 5100 -2000 100 L 50 50 1 1 I
X DDR_1V5 105 5100 -1900 100 L 50 50 1 1 I
X CORE_PWR 106 5100 -1800 100 L 50 50 1 1 I
X ETN_D1V0 107 5100 -1700 100 L 50 50 1 1 I
X ETH_A1V0 108 5100 -1600 100 L 50 50 1 1 I
X ETN_3V3 109 5100 -1500 100 L 50 50 1 1 I
X HDMI1_SCL 11 -100 -1700 100 R 50 50 1 1 I
X ETN_TXP 110 5100 -1400 100 L 50 50 1 1 I
X ETN_TXN 111 5100 -1300 100 L 50 50 1 1 I
X ETN_RXP 112 5100 -1200 100 L 50 50 1 1 I
X ETN_RXN 113 5100 -1100 100 L 50 50 1 1 I
X USB2- 114 5100 -1000 100 L 50 50 1 1 I
X USB2+ 115 5100 -900 100 L 50 50 1 1 I
X USB_3V3 116 5100 -800 100 L 50 50 1 1 I
X YPP_AUDIO_IN_L 117 5100 -700 100 L 50 50 1 1 I
X YPP_AUDIO_IN_R 118 4350 100 100 D 50 50 1 1 I
X CVBS_AUDIO_IN_L 119 4250 100 100 D 50 50 1 1 I
X HDMI1_HPD 12 -100 -1800 100 R 50 50 1 1 I
X CVBS_AUDIO_IN_R 120 4150 100 100 D 50 50 1 1 I
X BB_VREF 121 4050 100 100 D 50 50 1 1 I
X BB_GND 122 3950 100 100 D 50 50 1 1 I
X HP_L 123 3850 100 100 D 50 50 1 1 I
X HP_R 124 3750 100 100 D 50 50 1 1 I
X A3V3 125 3650 100 100 D 50 50 1 1 I
X CVBS_OUT 126 3550 100 100 D 50 50 1 1 I
X VGA_VSYNC 127 3450 100 100 D 50 50 1 1 I
X VGA_HSYNC 128 3350 100 100 D 50 50 1 1 I
X VGA_B+ 129 3250 100 100 D 50 50 1 1 I
X HDMI0_HPD 13 -100 -1900 100 R 50 50 1 1 I
X VGA_B- 130 3150 100 100 D 50 50 1 1 I
X VGA_G+ 131 3050 100 100 D 50 50 1 1 I
X VGA_R+ 132 2950 100 100 D 50 50 1 1 I
X YPP_PB+ 133 2850 100 100 D 50 50 1 1 I
X YPP_Y- 134 2750 100 100 D 50 50 1 1 I
X YPP_Y+ 135 2650 100 100 D 50 50 1 1 I
X YPP_PR+ 136 2550 100 100 D 50 50 1 1 I
X AGND 137 2450 100 100 D 50 50 1 1 I
X SCART_FSW/GPIO 138 2350 100 100 D 50 50 1 1 I
X CVBS_IN+ 139 2250 100 100 D 50 50 1 1 I
X HDMI0_SDA 14 -100 -2000 100 R 50 50 1 1 I
X CVBS_IN- 140 2150 100 100 D 50 50 1 1 I
X HDMI_P2_CKN 141 2050 100 100 D 50 50 1 1 I
X HDMI_P2_CKP 142 1950 100 100 D 50 50 1 1 I
X HDMI_P2_BN 143 1850 100 100 D 50 50 1 1 I
X HDMI_P2_BP 144 1750 100 100 D 50 50 1 1 I
X HDMI_P2_GN 145 1650 100 100 D 50 50 1 1 I
X HDMI_P2_GP 146 1550 100 100 D 50 50 1 1 I
X HDMI_P2_RN 147 1450 100 100 D 50 50 1 1 I
X HDMI_P2_RP 148 1350 100 100 D 50 50 1 1 I
X HDMI_VA10 149 1250 100 100 D 50 50 1 1 I
X HDMI0_SCL 15 -100 -2100 100 R 50 50 1 1 I
X XIN 150 1150 100 100 D 50 50 1 1 I
X XOUT 151 1050 100 100 D 50 50 1 1 I
X IFD+ 152 950 100 100 D 50 50 1 1 I
X IFD- 153 850 100 100 D 50 50 1 1 I
X CORE_PWR 154 750 100 100 D 50 50 1 1 I
X VGA_SCL 155 650 100 100 D 50 50 1 1 I
X VGA_SDA 156 550 100 100 D 50 50 1 1 I
X EPAD 157 450 100 100 D 50 50 1 1 I
X HDMI0_ARC 16 -100 -2200 100 R 50 50 1 1 I
X KEYPAD_1 17 -100 -2300 100 R 50 50 1 1 I
X KEYPAD_2 18 -100 -2400 100 R 50 50 1 1 I
X HDMI_CEC 19 -100 -2500 100 R 50 50 1 1 I
X RSTN 2 -100 -800 100 R 50 50 1 1 I
X CBUS/HDMI2_HPD 20 -100 -2600 100 R 50 50 1 1 I
X CORE_PWR 21 -100 -2700 100 R 50 50 1 1 I
X REXT 22 -100 -2800 100 R 50 50 1 1 I
X HDMI_VA10 23 -100 -2900 100 R 50 50 1 1 I
X HDMI_PVDD 24 -100 -3000 100 R 50 50 1 1 I
X HDMI_P1_CKN 25 -100 -3100 100 R 50 50 1 1 I
X HDMI_P1_CKP 26 -100 -3200 100 R 50 50 1 1 I
X HDMI_P1_BN 27 -100 -3300 100 R 50 50 1 1 I
X HDMI_P1_BP 28 -100 -3400 100 R 50 50 1 1 I
X HDMI_P1_GN 29 -100 -3500 100 R 50 50 1 1 I
X HDMI2_SDA 3 -100 -900 100 R 50 50 1 1 I
X HDMI_P1_GP 30 -100 -3600 100 R 50 50 1 1 I
X HDMI_P1_RN 31 -100 -3700 100 R 50 50 1 1 I
X HDMI_P1_RP 32 -100 -3800 100 R 50 50 1 1 I
X HDMI_P0_CLKN 33 -100 -3900 100 R 50 50 1 1 I
X HDMI_P0_CLKP 34 -100 -4000 100 R 50 50 1 1 I
X HDMI_P0_BN 35 -100 -4100 100 R 50 50 1 1 I
X HDMI_P0_BP 36 -100 -4200 100 R 50 50 1 1 I
X HDMI_P0_GN 37 -100 -4300 100 R 50 50 1 1 I
X HDMI_P0_GP 38 -100 -4400 100 R 50 50 1 1 I
X HDMI_P0_RN 39 -100 -4500 100 R 50 50 1 1 I
X HDMI2_SCL 4 -100 -1000 100 R 50 50 1 1 I
X HDMI_P0_RP 40 550 -5100 100 U 50 50 1 1 I
X STB_3V3 41 650 -5100 100 U 50 50 1 1 I
X USB0- 42 750 -5100 100 U 50 50 1 1 I
X USB0+ 43 850 -5100 100 U 50 50 1 1 I
X USB1- 44 950 -5100 100 U 50 50 1 1 I
X USB1+ 45 1050 -5100 100 U 50 50 1 1 I
X CORE_PWR 46 1150 -5100 100 U 50 50 1 1 I
X TUNNER_I2C1_SDA 47 1250 -5100 100 U 50 50 1 1 I
X TUNNER_I2C1_SCL 48 1350 -5100 100 U 50 50 1 1 I
X IF_AGC 49 1450 -5100 100 U 50 50 1 1 I
X IRRX 5 -100 -1100 100 R 50 50 1 1 I
X GPIO_TCON 50 1550 -5100 100 U 50 50 1 1 I
X GPIO_SPDIF_OUT 51 1650 -5100 100 U 50 50 1 1 I
X eMMC_1V8 52 1750 -5100 100 U 50 50 1 1 I
X eMMC_RST 53 1850 -5100 100 U 50 50 1 1 I
X eMMC_CLK 54 1950 -5100 100 U 50 50 1 1 I
X eMMC_CMD 55 2050 -5100 100 U 50 50 1 1 I
X eMMC_D5 56 2150 -5100 100 U 50 50 1 1 I
X eMMC_D3 57 2250 -5100 100 U 50 50 1 1 I
X eMMC_D4 58 2350 -5100 100 U 50 50 1 1 I
X eMMC_D0 59 2450 -5100 100 U 50 50 1 1 I
X HDMI2_HPD 6 -100 -1200 100 R 50 50 1 1 I
X eMMC_D1 60 2550 -5100 100 U 50 50 1 1 I
X eMMC_D2 61 2650 -5100 100 U 50 50 1 1 I
X eMMC_D7 62 2750 -5100 100 U 50 50 1 1 I
X eMMC_D6 63 2850 -5100 100 U 50 50 1 1 I
X CORE_PWR 64 2950 -5100 100 U 50 50 1 1 I
X EFUSE_1V8 65 3050 -5100 100 U 50 50 1 1 I
X LVDS_CFP 66 3150 -5100 100 U 50 50 1 1 I
X LVDS_CFN 67 3250 -5100 100 U 50 50 1 1 I
X LVDS_CEP 68 3350 -5100 100 U 50 50 1 1 I
X LVDS_CEN 69 3450 -5100 100 U 50 50 1 1 I
X ST_GPIO20 7 -100 -1300 100 R 50 50 1 1 I
X LVDS_CDP 70 3550 -5100 100 U 50 50 1 1 I
X LVDS_CDN 71 3650 -5100 100 U 50 50 1 1 I
X LVDS_CCP 72 3750 -5100 100 U 50 50 1 1 I
X LVDS_CCN 73 3850 -5100 100 U 50 50 1 1 I
X LVDS_CBP 74 3950 -5100 100 U 50 50 1 1 I
X LVDS_CBN 75 4050 -5100 100 U 50 50 1 1 I
X LVDS_CAP 76 4150 -5100 100 U 50 50 1 1 I
X LVDS_CAN 77 4250 -5100 100 U 50 50 1 1 I
X MAIN_3V3 78 4350 -5100 100 U 50 50 1 1 I
X LVDS_DFP 79 5100 -4500 100 L 50 50 1 1 I
X ST_GPIO21 8 -100 -1400 100 R 50 50 1 1 I
X LVDS_DFN 80 5100 -4400 100 L 50 50 1 1 I
X LVDS_DEP 81 5100 -4300 100 L 50 50 1 1 I
X LVDS_DEN 82 5100 -4200 100 L 50 50 1 1 I
X LVDS_DDP 83 5100 -4100 100 L 50 50 1 1 I
X LVDS_DDN 84 5100 -4000 100 L 50 50 1 1 I
X I2C3_SDA 85 5100 -3900 100 L 50 50 1 1 I
X I2C3_SCL 86 5100 -3800 100 L 50 50 1 1 I
X AMP_I2C4_SDA 87 5100 -3700 100 L 50 50 1 1 I
X AMP_I2C4_SCL 88 5100 -3600 100 L 50 50 1 1 I
X I2S_OUT_SCLK 89 5100 -3500 100 L 50 50 1 1 I
X ST_GPIO22 9 -100 -1500 100 R 50 50 1 1 I
X I2S_OUT_D0 90 5100 -3400 100 L 50 50 1 1 I
X MAIN_3V3 91 5100 -3300 100 L 50 50 1 1 I
X I2S_OUT_WCLK 92 5100 -3200 100 L 50 50 1 1 I
X I2S_OUT_MCLK 93 5100 -3100 100 L 50 50 1 1 I
X AMP_MUTE 94 5100 -3000 100 L 50 50 1 1 I
X BL_ADJ 95 5100 -2900 100 L 50 50 1 1 I
X GPIO_EPI_LOCK 96 5100 -2800 100 L 50 50 1 1 I
X CORE_PWR 97 5100 -2700 100 L 50 50 1 1 I
X DDR_1V5 98 5100 -2600 100 L 50 50 1 1 I
X DDR_1V5 99 5100 -2500 100 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
# qchips_SE5218DLG-LF
#
DEF qchips_SE5218DLG-LF U 0 40 Y Y 1 F N
F0 "U" -200 250 50 H V C CNN
F1 "qchips_SE5218DLG-LF" 0 -450 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
S -200 200 200 -200 1 1 0 f
X VIN 1 -300 100 100 R 50 50 1 1 I
X GND 2 0 -300 100 U 50 50 1 1 I
X EN 3 -300 -100 100 R 50 50 1 1 I
X NC 4 300 -100 100 L 50 50 1 1 I
X VOUT 5 300 100 100 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
# qchips_SY8089AAAC
#
DEF qchips_SY8089AAAC U 0 40 Y Y 1 F N
F0 "U" -200 -250 50 H V C CNN
F1 "qchips_SY8089AAAC" 0 250 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
S -200 200 200 -200 0 1 0 f
X EN 1 -300 -100 100 R 50 50 1 1 I
X GND 2 0 -300 100 U 50 50 1 1 I
X LX 3 300 100 100 L 50 50 1 1 I
X IN 4 -300 100 100 R 50 50 1 1 I
X FB 5 300 -100 100 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
# qchips_SY8104ADC
#
DEF qchips_SY8104ADC U 0 40 Y Y 1 F N
F0 "U" -200 200 50 H V C CNN
F1 "qchips_SY8104ADC" -50 400 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
S -200 150 200 -200 0 1 0 f
X FB 1 300 -150 100 L 50 50 1 1 I
X EN 2 -300 -150 100 R 50 50 1 1 I
X GND 3 0 -300 100 U 50 50 1 1 I
X IN 4 -300 100 100 R 50 50 1 1 I
X LX 5 300 100 100 L 50 50 1 1 I
X BS 6 0 250 100 D 50 50 1 1 I
ENDDRAW
ENDDEF
#
# qchips_SY8113BADC
#
DEF qchips_SY8113BADC U 0 40 Y Y 1 F N
F0 "U" -300 200 50 H V C CNN
F1 "qchips_SY8113BADC" 0 200 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
S -250 150 250 -150 0 1 0 f
X BS 1 350 0 100 L 50 50 1 1 I
X GND 2 0 -250 100 U 50 50 1 1 I
X FB 3 350 -100 100 L 50 50 1 1 I
X EN 4 -350 -100 100 R 50 50 1 1 I
X IN 5 -350 100 100 R 50 50 1 1 I
X LX 6 350 100 100 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library
