

Implementation tool: Xilinx Vivado v.2023.2
Project:             digitrec
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Fri Aug 02 01:46:43 -03 2024

#=== Post-Implementation Resource usage ===
SLICE:          560
LUT:           1212
FF:            1843
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              4
CLB:              0

#=== Final timing ===
CP required:                     5.000
CP achieved post-synthesis:      5.788
CP achieved post-implementation: 4.894
Timing met
