// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

// DATE "04/20/2016 16:20:14"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module etch_a_sketch (
	CLOCK_50,
	SW,
	KEY,
	LEDR,
	LEDG,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[17:0] SW;
input 	[3:0] KEY;
output 	[17:0] LEDR;
output 	[7:0] LEDG;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[8]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[8]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[8]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("etch_a_sketch_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \VGA|mypll|altpll_component|pll~CLK1 ;
wire \VGA|mypll|altpll_component|pll~CLK2 ;
wire \VGA|mypll|altpll_component|pll~CLK3 ;
wire \VGA|mypll|altpll_component|pll~CLK4 ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[17]~input_o ;
wire \color_digit|WideOr6~0_combout ;
wire \color_digit|WideOr5~0_combout ;
wire \color_digit|Decoder0~0_combout ;
wire \color_digit|WideOr3~0_combout ;
wire \color_digit|WideOr2~0_combout ;
wire \color_digit|WideOr1~0_combout ;
wire \color_digit|WideOr0~0_combout ;
wire \CLOCK_50~input_o ;
wire \VGA|mypll|altpll_component|pll~FBOUT ;
wire \VGA|mypll|altpll_component|_clk0 ;
wire \VGA|mypll|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA|controller|Add0~0_combout ;
wire \VGA|controller|Add0~1 ;
wire \VGA|controller|Add0~2_combout ;
wire \VGA|controller|Add0~3 ;
wire \VGA|controller|Add0~4_combout ;
wire \VGA|controller|Add0~5 ;
wire \VGA|controller|Add0~6_combout ;
wire \VGA|controller|Add0~7 ;
wire \VGA|controller|Add0~8_combout ;
wire \VGA|controller|Add0~9 ;
wire \VGA|controller|Add0~10_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|xCounter~2_combout ;
wire \VGA|controller|Add0~11 ;
wire \VGA|controller|Add0~12_combout ;
wire \VGA|controller|Add0~13 ;
wire \VGA|controller|Add0~14_combout ;
wire \VGA|controller|Add0~15 ;
wire \VGA|controller|Add0~16_combout ;
wire \VGA|controller|xCounter~1_combout ;
wire \VGA|controller|Add0~17 ;
wire \VGA|controller|Add0~18_combout ;
wire \VGA|controller|xCounter~0_combout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~2_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~feeder_combout ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~0_combout ;
wire \VGA|controller|yCounter[0]~9_combout ;
wire \VGA|controller|Add1~1 ;
wire \VGA|controller|Add1~2_combout ;
wire \VGA|controller|yCounter[1]~8_combout ;
wire \VGA|controller|Add1~3 ;
wire \VGA|controller|Add1~5 ;
wire \VGA|controller|Add1~6_combout ;
wire \VGA|controller|yCounter[3]~6_combout ;
wire \VGA|controller|Add1~7 ;
wire \VGA|controller|Add1~8_combout ;
wire \VGA|controller|yCounter[4]~5_combout ;
wire \VGA|controller|Add1~9 ;
wire \VGA|controller|Add1~10_combout ;
wire \VGA|controller|yCounter[5]~4_combout ;
wire \VGA|controller|Add1~11 ;
wire \VGA|controller|Add1~12_combout ;
wire \VGA|controller|yCounter[6]~3_combout ;
wire \VGA|controller|Add1~13 ;
wire \VGA|controller|Add1~14_combout ;
wire \VGA|controller|yCounter[7]~2_combout ;
wire \VGA|controller|Add1~15 ;
wire \VGA|controller|Add1~16_combout ;
wire \VGA|controller|yCounter[8]~1_combout ;
wire \VGA|controller|Add1~17 ;
wire \VGA|controller|Add1~18_combout ;
wire \VGA|controller|yCounter[9]~10_combout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|yCounter[8]~0_combout ;
wire \VGA|controller|Add1~4_combout ;
wire \VGA|controller|yCounter[2]~7_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~2_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~feeder_combout ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~1_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~q ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \KEY[2]~input_o ;
wire \processor_1|datapath_0|ypos_counter|q[0]~8_combout ;
wire \KEY[3]~input_o ;
wire \processor_1|datapath_0|update_timer|count[0]~26_combout ;
wire \processor_1|datapath_0|update_timer|always0~0_combout ;
wire \processor_1|datapath_0|update_timer|count[0]~27 ;
wire \processor_1|datapath_0|update_timer|count[1]~28_combout ;
wire \processor_1|datapath_0|update_timer|count[1]~29 ;
wire \processor_1|datapath_0|update_timer|count[2]~30_combout ;
wire \processor_1|datapath_0|update_timer|count[2]~31 ;
wire \processor_1|datapath_0|update_timer|count[3]~32_combout ;
wire \processor_1|datapath_0|update_timer|count[3]~33 ;
wire \processor_1|datapath_0|update_timer|count[4]~34_combout ;
wire \processor_1|datapath_0|update_timer|count[4]~35 ;
wire \processor_1|datapath_0|update_timer|count[5]~36_combout ;
wire \processor_1|datapath_0|update_timer|count[5]~37 ;
wire \processor_1|datapath_0|update_timer|count[6]~38_combout ;
wire \processor_1|datapath_0|update_timer|count[6]~39 ;
wire \processor_1|datapath_0|update_timer|count[7]~40_combout ;
wire \processor_1|datapath_0|update_timer|count[7]~41 ;
wire \processor_1|datapath_0|update_timer|count[8]~42_combout ;
wire \processor_1|datapath_0|update_timer|count[8]~43 ;
wire \processor_1|datapath_0|update_timer|count[9]~44_combout ;
wire \processor_1|datapath_0|update_timer|count[9]~45 ;
wire \processor_1|datapath_0|update_timer|count[10]~46_combout ;
wire \processor_1|datapath_0|update_timer|count[10]~47 ;
wire \processor_1|datapath_0|update_timer|count[11]~48_combout ;
wire \processor_1|datapath_0|update_timer|count[11]~49 ;
wire \processor_1|datapath_0|update_timer|count[12]~50_combout ;
wire \processor_1|datapath_0|update_timer|count[12]~51 ;
wire \processor_1|datapath_0|update_timer|count[13]~52_combout ;
wire \processor_1|datapath_0|update_timer|count[13]~53 ;
wire \processor_1|datapath_0|update_timer|count[14]~54_combout ;
wire \processor_1|datapath_0|update_timer|count[14]~55 ;
wire \processor_1|datapath_0|update_timer|count[15]~56_combout ;
wire \processor_1|datapath_0|update_timer|count[15]~57 ;
wire \processor_1|datapath_0|update_timer|count[16]~58_combout ;
wire \processor_1|datapath_0|update_timer|count[16]~59 ;
wire \processor_1|datapath_0|update_timer|count[17]~60_combout ;
wire \processor_1|datapath_0|update_timer|count[17]~61 ;
wire \processor_1|datapath_0|update_timer|count[18]~62_combout ;
wire \processor_1|datapath_0|update_timer|count[18]~63 ;
wire \processor_1|datapath_0|update_timer|count[19]~64_combout ;
wire \processor_1|datapath_0|update_timer|count[19]~65 ;
wire \processor_1|datapath_0|update_timer|count[20]~66_combout ;
wire \processor_1|datapath_0|update_timer|count[20]~67 ;
wire \processor_1|datapath_0|update_timer|count[21]~68_combout ;
wire \processor_1|datapath_0|update_timer|count[21]~69 ;
wire \processor_1|datapath_0|update_timer|count[22]~70_combout ;
wire \processor_1|datapath_0|update_timer|count[22]~71 ;
wire \processor_1|datapath_0|update_timer|count[23]~72_combout ;
wire \processor_1|datapath_0|update_timer|Equal0~6_combout ;
wire \processor_1|datapath_0|update_timer|count[23]~73 ;
wire \processor_1|datapath_0|update_timer|count[24]~74_combout ;
wire \processor_1|datapath_0|update_timer|count[24]~75 ;
wire \processor_1|datapath_0|update_timer|count[25]~76_combout ;
wire \processor_1|datapath_0|update_timer|Equal0~7_combout ;
wire \processor_1|datapath_0|update_timer|Equal0~1_combout ;
wire \processor_1|datapath_0|update_timer|Equal0~0_combout ;
wire \processor_1|datapath_0|update_timer|Equal0~3_combout ;
wire \processor_1|datapath_0|update_timer|Equal0~2_combout ;
wire \processor_1|datapath_0|update_timer|Equal0~4_combout ;
wire \processor_1|datapath_0|update_timer|Equal0~5_combout ;
wire \processor_1|datapath_0|update_timer|Equal0~8_combout ;
wire \processor_1|controller_0|state~5_combout ;
wire \processor_1|controller_0|state.PLOT~q ;
wire \processor_1|controller_0|state~7_combout ;
wire \processor_1|controller_0|state.WAIT~q ;
wire \processor_1|controller_0|state~6_combout ;
wire \processor_1|controller_0|state.UPDATE~q ;
wire \processor_1|datapath_0|ypos_counter|q[6]~22_combout ;
wire \processor_1|datapath_0|ypos_counter|Equal0~0_combout ;
wire \processor_1|datapath_0|ypos_counter|Equal0~1_combout ;
wire \processor_1|datapath_0|ypos_counter|q[6]~23_combout ;
wire \processor_1|datapath_0|ypos_counter|q[6]~24_combout ;
wire \processor_1|datapath_0|ypos_counter|q[0]~9 ;
wire \processor_1|datapath_0|ypos_counter|q[1]~10_combout ;
wire \processor_1|datapath_0|ypos_counter|q[1]~11 ;
wire \processor_1|datapath_0|ypos_counter|q[2]~12_combout ;
wire \processor_1|datapath_0|ypos_counter|q[2]~13 ;
wire \processor_1|datapath_0|ypos_counter|q[3]~15 ;
wire \processor_1|datapath_0|ypos_counter|q[4]~16_combout ;
wire \processor_1|datapath_0|ypos_counter|q[4]~17 ;
wire \processor_1|datapath_0|ypos_counter|q[5]~18_combout ;
wire \processor_1|datapath_0|ypos_counter|q[5]~19 ;
wire \processor_1|datapath_0|ypos_counter|q[6]~20_combout ;
wire \processor_1|datapath_0|ypos_counter|q[6]~21 ;
wire \processor_1|datapath_0|ypos_counter|q[7]~25_combout ;
wire \processor_1|datapath_0|ypos_counter|always0~0_combout ;
wire \processor_1|datapath_0|ypos_counter|always0~1_combout ;
wire \processor_1|datapath_0|ypos_counter|q[3]~14_combout ;
wire \VGA|LessThan3~0_combout ;
wire \VGA|user_input_translator|Add0~1 ;
wire \VGA|user_input_translator|Add0~3 ;
wire \VGA|user_input_translator|Add0~5 ;
wire \VGA|user_input_translator|Add0~7 ;
wire \VGA|user_input_translator|Add0~9 ;
wire \VGA|user_input_translator|Add0~11 ;
wire \VGA|user_input_translator|Add0~12_combout ;
wire \VGA|user_input_translator|Add0~10_combout ;
wire \VGA|user_input_translator|Add0~8_combout ;
wire \VGA|user_input_translator|Add0~6_combout ;
wire \VGA|user_input_translator|Add0~4_combout ;
wire \VGA|user_input_translator|Add0~2_combout ;
wire \VGA|user_input_translator|Add0~0_combout ;
wire \processor_1|datapath_0|xpos_counter|q[0]~8_combout ;
wire \KEY[0]~input_o ;
wire \processor_1|datapath_0|xpos_counter|q[1]~11 ;
wire \processor_1|datapath_0|xpos_counter|q[2]~12_combout ;
wire \KEY[1]~input_o ;
wire \processor_1|datapath_0|xpos_counter|q[2]~13 ;
wire \processor_1|datapath_0|xpos_counter|q[3]~14_combout ;
wire \processor_1|datapath_0|xpos_counter|q[3]~15 ;
wire \processor_1|datapath_0|xpos_counter|q[4]~16_combout ;
wire \processor_1|datapath_0|xpos_counter|q[4]~17 ;
wire \processor_1|datapath_0|xpos_counter|q[5]~18_combout ;
wire \processor_1|datapath_0|xpos_counter|q[5]~19 ;
wire \processor_1|datapath_0|xpos_counter|q[6]~20_combout ;
wire \processor_1|datapath_0|xpos_counter|Equal0~0_combout ;
wire \processor_1|datapath_0|xpos_counter|Equal0~1_combout ;
wire \processor_1|datapath_0|xpos_counter|q[1]~24_combout ;
wire \processor_1|datapath_0|xpos_counter|q[1]~25_combout ;
wire \processor_1|datapath_0|xpos_counter|q[0]~9 ;
wire \processor_1|datapath_0|xpos_counter|q[1]~10_combout ;
wire \processor_1|datapath_0|xpos_counter|always0~0_combout ;
wire \processor_1|datapath_0|xpos_counter|always0~1_combout ;
wire \processor_1|datapath_0|xpos_counter|q[6]~21 ;
wire \processor_1|datapath_0|xpos_counter|q[7]~22_combout ;
wire \VGA|user_input_translator|mem_address[5]~1 ;
wire \VGA|user_input_translator|mem_address[6]~3 ;
wire \VGA|user_input_translator|mem_address[7]~5 ;
wire \VGA|user_input_translator|mem_address[8]~7 ;
wire \VGA|user_input_translator|mem_address[9]~9 ;
wire \VGA|user_input_translator|mem_address[10]~11 ;
wire \VGA|user_input_translator|mem_address[11]~13 ;
wire \VGA|user_input_translator|mem_address[12]~15 ;
wire \VGA|user_input_translator|mem_address[13]~16_combout ;
wire \VGA|user_input_translator|Add0~13 ;
wire \VGA|user_input_translator|Add0~14_combout ;
wire \VGA|user_input_translator|mem_address[13]~17 ;
wire \VGA|user_input_translator|mem_address[14]~18_combout ;
wire \VGA|writeEn~0_combout ;
wire \VGA|controller|controller_translator|Add0~1 ;
wire \VGA|controller|controller_translator|Add0~3 ;
wire \VGA|controller|controller_translator|Add0~5 ;
wire \VGA|controller|controller_translator|Add0~7 ;
wire \VGA|controller|controller_translator|Add0~9 ;
wire \VGA|controller|controller_translator|Add0~11 ;
wire \VGA|controller|controller_translator|Add0~13 ;
wire \VGA|controller|controller_translator|Add0~14_combout ;
wire \VGA|controller|controller_translator|Add0~12_combout ;
wire \VGA|controller|controller_translator|Add0~10_combout ;
wire \VGA|controller|controller_translator|Add0~8_combout ;
wire \VGA|controller|controller_translator|Add0~6_combout ;
wire \VGA|controller|controller_translator|Add0~4_combout ;
wire \VGA|controller|controller_translator|Add0~2_combout ;
wire \VGA|controller|controller_translator|Add0~0_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~1 ;
wire \VGA|controller|controller_translator|mem_address[6]~3 ;
wire \VGA|controller|controller_translator|mem_address[7]~5 ;
wire \VGA|controller|controller_translator|mem_address[8]~7 ;
wire \VGA|controller|controller_translator|mem_address[9]~9 ;
wire \VGA|controller|controller_translator|mem_address[10]~11 ;
wire \VGA|controller|controller_translator|mem_address[11]~13 ;
wire \VGA|controller|controller_translator|mem_address[12]~15 ;
wire \VGA|controller|controller_translator|mem_address[13]~17 ;
wire \VGA|controller|controller_translator|mem_address[14]~18_combout ;
wire \VGA|controller|controller_translator|mem_address[13]~16_combout ;
wire \VGA|user_input_translator|mem_address[5]~0_combout ;
wire \VGA|user_input_translator|mem_address[6]~2_combout ;
wire \VGA|user_input_translator|mem_address[7]~4_combout ;
wire \VGA|user_input_translator|mem_address[8]~6_combout ;
wire \VGA|user_input_translator|mem_address[9]~8_combout ;
wire \VGA|user_input_translator|mem_address[10]~10_combout ;
wire \VGA|user_input_translator|mem_address[11]~12_combout ;
wire \VGA|user_input_translator|mem_address[12]~14_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~0_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~2_combout ;
wire \VGA|controller|controller_translator|mem_address[7]~4_combout ;
wire \VGA|controller|controller_translator|mem_address[8]~6_combout ;
wire \VGA|controller|controller_translator|mem_address[9]~8_combout ;
wire \VGA|controller|controller_translator|mem_address[10]~10_combout ;
wire \VGA|controller|controller_translator|mem_address[11]~12_combout ;
wire \VGA|controller|controller_translator|mem_address[12]~14_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ;
wire [7:0] \processor_1|datapath_0|ypos_counter|q ;
wire [7:0] \processor_1|datapath_0|xpos_counter|q ;
wire [25:0] \processor_1|datapath_0|update_timer|count ;
wire [1:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [9:0] \VGA|controller|yCounter ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [9:0] \VGA|controller|xCounter ;
wire [1:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode118w ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode105w ;

wire [4:0] \VGA|mypll|altpll_component|pll_CLK_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;

assign \VGA|mypll|altpll_component|_clk0  = \VGA|mypll|altpll_component|pll_CLK_bus [0];
assign \VGA|mypll|altpll_component|pll~CLK1  = \VGA|mypll|altpll_component|pll_CLK_bus [1];
assign \VGA|mypll|altpll_component|pll~CLK2  = \VGA|mypll|altpll_component|pll_CLK_bus [2];
assign \VGA|mypll|altpll_component|pll~CLK3  = \VGA|mypll|altpll_component|pll_CLK_bus [3];
assign \VGA|mypll|altpll_component|pll~CLK4  = \VGA|mypll|altpll_component|pll_CLK_bus [4];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a8  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\SW[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\SW[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(\SW[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(\SW[17]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[5]),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[7]),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\color_digit|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\color_digit|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\color_digit|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\color_digit|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\color_digit|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\color_digit|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(\color_digit|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[0]),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[1]),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[2]),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[3]),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[4]),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[5]),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[6]),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[0]),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[1]),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[2]),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[3]),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[4]),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[5]),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[6]),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \VGA_BLANK~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK~output .bus_hold = "false";
defparam \VGA_BLANK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \VGA_SYNC~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC~output .bus_hold = "false";
defparam \VGA_SYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X111_Y69_N8
cycloneive_lcell_comb \color_digit|WideOr6~0 (
// Equation(s):
// \color_digit|WideOr6~0_combout  = (!\SW[1]~input_o  & (\SW[2]~input_o  $ (\SW[0]~input_o )))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\color_digit|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_digit|WideOr6~0 .lut_mask = 16'h1212;
defparam \color_digit|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y69_N10
cycloneive_lcell_comb \color_digit|WideOr5~0 (
// Equation(s):
// \color_digit|WideOr5~0_combout  = (\SW[2]~input_o  & (\SW[1]~input_o  $ (\SW[0]~input_o )))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\color_digit|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_digit|WideOr5~0 .lut_mask = 16'h2828;
defparam \color_digit|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y69_N28
cycloneive_lcell_comb \color_digit|Decoder0~0 (
// Equation(s):
// \color_digit|Decoder0~0_combout  = (!\SW[2]~input_o  & (\SW[1]~input_o  & !\SW[0]~input_o ))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\color_digit|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_digit|Decoder0~0 .lut_mask = 16'h0404;
defparam \color_digit|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y69_N30
cycloneive_lcell_comb \color_digit|WideOr3~0 (
// Equation(s):
// \color_digit|WideOr3~0_combout  = (\SW[2]~input_o  & (\SW[1]~input_o  $ (!\SW[0]~input_o ))) # (!\SW[2]~input_o  & (!\SW[1]~input_o  & \SW[0]~input_o ))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\color_digit|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_digit|WideOr3~0 .lut_mask = 16'h9292;
defparam \color_digit|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y69_N0
cycloneive_lcell_comb \color_digit|WideOr2~0 (
// Equation(s):
// \color_digit|WideOr2~0_combout  = (\SW[0]~input_o ) # ((\SW[2]~input_o  & !\SW[1]~input_o ))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\color_digit|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_digit|WideOr2~0 .lut_mask = 16'hF2F2;
defparam \color_digit|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y69_N26
cycloneive_lcell_comb \color_digit|WideOr1~0 (
// Equation(s):
// \color_digit|WideOr1~0_combout  = (\SW[2]~input_o  & (\SW[1]~input_o  & \SW[0]~input_o )) # (!\SW[2]~input_o  & ((\SW[1]~input_o ) # (\SW[0]~input_o )))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\color_digit|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_digit|WideOr1~0 .lut_mask = 16'hD4D4;
defparam \color_digit|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y69_N20
cycloneive_lcell_comb \color_digit|WideOr0~0 (
// Equation(s):
// \color_digit|WideOr0~0_combout  = (\SW[2]~input_o  & (\SW[1]~input_o  & \SW[0]~input_o )) # (!\SW[2]~input_o  & (!\SW[1]~input_o ))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\color_digit|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_digit|WideOr0~0 .lut_mask = 16'h9191;
defparam \color_digit|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \VGA|mypll|altpll_component|pll (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\VGA|mypll|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\VGA|mypll|altpll_component|pll~FBOUT ),
	.clk(\VGA|mypll|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|pll .auto_settings = "false";
defparam \VGA|mypll|altpll_component|pll .bandwidth_type = "medium";
defparam \VGA|mypll|altpll_component|pll .c0_high = 12;
defparam \VGA|mypll|altpll_component|pll .c0_initial = 1;
defparam \VGA|mypll|altpll_component|pll .c0_low = 12;
defparam \VGA|mypll|altpll_component|pll .c0_mode = "even";
defparam \VGA|mypll|altpll_component|pll .c0_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_high = 0;
defparam \VGA|mypll|altpll_component|pll .c1_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c1_low = 0;
defparam \VGA|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c1_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c2_high = 0;
defparam \VGA|mypll|altpll_component|pll .c2_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c2_low = 0;
defparam \VGA|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c2_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c2_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c3_high = 0;
defparam \VGA|mypll|altpll_component|pll .c3_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c3_low = 0;
defparam \VGA|mypll|altpll_component|pll .c3_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c3_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c3_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c4_high = 0;
defparam \VGA|mypll|altpll_component|pll .c4_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c4_low = 0;
defparam \VGA|mypll|altpll_component|pll .c4_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c4_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c4_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .charge_pump_current_bits = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \VGA|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \VGA|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk1_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk1_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk1_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk2_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk2_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk2_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk3_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk3_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk3_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk4_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk4_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk4_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .compensate_clock = "clock0";
defparam \VGA|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .inclk1_input_frequency = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_c_bits = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_r_bits = 27;
defparam \VGA|mypll|altpll_component|pll .m = 12;
defparam \VGA|mypll|altpll_component|pll .m_initial = 1;
defparam \VGA|mypll|altpll_component|pll .m_ph = 0;
defparam \VGA|mypll|altpll_component|pll .n = 1;
defparam \VGA|mypll|altpll_component|pll .operation_mode = "normal";
defparam \VGA|mypll|altpll_component|pll .pfd_max = 200000;
defparam \VGA|mypll|altpll_component|pll .pfd_min = 3076;
defparam \VGA|mypll|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \VGA|mypll|altpll_component|pll .simulation_type = "timing";
defparam \VGA|mypll|altpll_component|pll .switch_over_type = "manual";
defparam \VGA|mypll|altpll_component|pll .vco_center = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_frequency_control = "auto";
defparam \VGA|mypll|altpll_component|pll .vco_max = 3333;
defparam \VGA|mypll|altpll_component|pll .vco_min = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_phase_shift_step = 208;
defparam \VGA|mypll|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \VGA|mypll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\VGA|mypll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N6
cycloneive_lcell_comb \VGA|controller|Add0~0 (
// Equation(s):
// \VGA|controller|Add0~0_combout  = \VGA|controller|xCounter [0] $ (VCC)
// \VGA|controller|Add0~1  = CARRY(\VGA|controller|xCounter [0])

	.dataa(\VGA|controller|xCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add0~0_combout ),
	.cout(\VGA|controller|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|Add0~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N7
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N8
cycloneive_lcell_comb \VGA|controller|Add0~2 (
// Equation(s):
// \VGA|controller|Add0~2_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|Add0~1 )) # (!\VGA|controller|xCounter [1] & ((\VGA|controller|Add0~1 ) # (GND)))
// \VGA|controller|Add0~3  = CARRY((!\VGA|controller|Add0~1 ) # (!\VGA|controller|xCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~1 ),
	.combout(\VGA|controller|Add0~2_combout ),
	.cout(\VGA|controller|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N9
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N10
cycloneive_lcell_comb \VGA|controller|Add0~4 (
// Equation(s):
// \VGA|controller|Add0~4_combout  = (\VGA|controller|xCounter [2] & (\VGA|controller|Add0~3  $ (GND))) # (!\VGA|controller|xCounter [2] & (!\VGA|controller|Add0~3  & VCC))
// \VGA|controller|Add0~5  = CARRY((\VGA|controller|xCounter [2] & !\VGA|controller|Add0~3 ))

	.dataa(\VGA|controller|xCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~3 ),
	.combout(\VGA|controller|Add0~4_combout ),
	.cout(\VGA|controller|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|Add0~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N11
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N12
cycloneive_lcell_comb \VGA|controller|Add0~6 (
// Equation(s):
// \VGA|controller|Add0~6_combout  = (\VGA|controller|xCounter [3] & (!\VGA|controller|Add0~5 )) # (!\VGA|controller|xCounter [3] & ((\VGA|controller|Add0~5 ) # (GND)))
// \VGA|controller|Add0~7  = CARRY((!\VGA|controller|Add0~5 ) # (!\VGA|controller|xCounter [3]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~5 ),
	.combout(\VGA|controller|Add0~6_combout ),
	.cout(\VGA|controller|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|Add0~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N13
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N14
cycloneive_lcell_comb \VGA|controller|Add0~8 (
// Equation(s):
// \VGA|controller|Add0~8_combout  = (\VGA|controller|xCounter [4] & (\VGA|controller|Add0~7  $ (GND))) # (!\VGA|controller|xCounter [4] & (!\VGA|controller|Add0~7  & VCC))
// \VGA|controller|Add0~9  = CARRY((\VGA|controller|xCounter [4] & !\VGA|controller|Add0~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~7 ),
	.combout(\VGA|controller|Add0~8_combout ),
	.cout(\VGA|controller|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|Add0~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N15
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N16
cycloneive_lcell_comb \VGA|controller|Add0~10 (
// Equation(s):
// \VGA|controller|Add0~10_combout  = (\VGA|controller|xCounter [5] & (!\VGA|controller|Add0~9 )) # (!\VGA|controller|xCounter [5] & ((\VGA|controller|Add0~9 ) # (GND)))
// \VGA|controller|Add0~11  = CARRY((!\VGA|controller|Add0~9 ) # (!\VGA|controller|xCounter [5]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~9 ),
	.combout(\VGA|controller|Add0~10_combout ),
	.cout(\VGA|controller|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N26
cycloneive_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = (\VGA|controller|xCounter [3] & (!\VGA|controller|xCounter [7] & (\VGA|controller|xCounter [2] & \VGA|controller|xCounter [4])))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(\VGA|controller|xCounter [2]),
	.datad(\VGA|controller|xCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .lut_mask = 16'h2000;
defparam \VGA|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N24
cycloneive_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = (\VGA|controller|xCounter [9] & (!\VGA|controller|xCounter [5] & (\VGA|controller|xCounter [8] & !\VGA|controller|xCounter [6])))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|xCounter [5]),
	.datac(\VGA|controller|xCounter [8]),
	.datad(\VGA|controller|xCounter [6]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .lut_mask = 16'h0020;
defparam \VGA|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N12
cycloneive_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = (\VGA|controller|xCounter [1] & (\VGA|controller|xCounter [0] & (\VGA|controller|Equal0~1_combout  & \VGA|controller|Equal0~0_combout )))

	.dataa(\VGA|controller|xCounter [1]),
	.datab(\VGA|controller|xCounter [0]),
	.datac(\VGA|controller|Equal0~1_combout ),
	.datad(\VGA|controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \VGA|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N2
cycloneive_lcell_comb \VGA|controller|xCounter~2 (
// Equation(s):
// \VGA|controller|xCounter~2_combout  = (\VGA|controller|Add0~10_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Add0~10_combout ),
	.datac(gnd),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~2 .lut_mask = 16'h00CC;
defparam \VGA|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N3
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N18
cycloneive_lcell_comb \VGA|controller|Add0~12 (
// Equation(s):
// \VGA|controller|Add0~12_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|Add0~11  $ (GND))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|Add0~11  & VCC))
// \VGA|controller|Add0~13  = CARRY((\VGA|controller|xCounter [6] & !\VGA|controller|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~11 ),
	.combout(\VGA|controller|Add0~12_combout ),
	.cout(\VGA|controller|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N19
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N20
cycloneive_lcell_comb \VGA|controller|Add0~14 (
// Equation(s):
// \VGA|controller|Add0~14_combout  = (\VGA|controller|xCounter [7] & (!\VGA|controller|Add0~13 )) # (!\VGA|controller|xCounter [7] & ((\VGA|controller|Add0~13 ) # (GND)))
// \VGA|controller|Add0~15  = CARRY((!\VGA|controller|Add0~13 ) # (!\VGA|controller|xCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~13 ),
	.combout(\VGA|controller|Add0~14_combout ),
	.cout(\VGA|controller|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|Add0~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y29_N21
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N22
cycloneive_lcell_comb \VGA|controller|Add0~16 (
// Equation(s):
// \VGA|controller|Add0~16_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|Add0~15  $ (GND))) # (!\VGA|controller|xCounter [8] & (!\VGA|controller|Add0~15  & VCC))
// \VGA|controller|Add0~17  = CARRY((\VGA|controller|xCounter [8] & !\VGA|controller|Add0~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~15 ),
	.combout(\VGA|controller|Add0~16_combout ),
	.cout(\VGA|controller|Add0~17 ));
// synopsys translate_off
defparam \VGA|controller|Add0~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N28
cycloneive_lcell_comb \VGA|controller|xCounter~1 (
// Equation(s):
// \VGA|controller|xCounter~1_combout  = (\VGA|controller|Add0~16_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|Add0~16_combout ),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~1 .lut_mask = 16'h00F0;
defparam \VGA|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N29
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N24
cycloneive_lcell_comb \VGA|controller|Add0~18 (
// Equation(s):
// \VGA|controller|Add0~18_combout  = \VGA|controller|xCounter [9] $ (\VGA|controller|Add0~17 )

	.dataa(\VGA|controller|xCounter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|Add0~17 ),
	.combout(\VGA|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add0~18 .lut_mask = 16'h5A5A;
defparam \VGA|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N26
cycloneive_lcell_comb \VGA|controller|xCounter~0 (
// Equation(s):
// \VGA|controller|xCounter~0_combout  = (\VGA|controller|Add0~18_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Add0~18_combout ),
	.datac(gnd),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~0 .lut_mask = 16'h00CC;
defparam \VGA|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N27
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N28
cycloneive_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = (\VGA|controller|xCounter [3]) # ((\VGA|controller|xCounter [0]) # ((\VGA|controller|xCounter [2]) # (\VGA|controller|xCounter [1])))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(\VGA|controller|xCounter [0]),
	.datac(\VGA|controller|xCounter [2]),
	.datad(\VGA|controller|xCounter [1]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 16'hFFFE;
defparam \VGA|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N6
cycloneive_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|xCounter [4] & (\VGA|controller|xCounter [5] & \VGA|controller|VGA_HS1~0_combout ))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|xCounter [5] & 
// ((!\VGA|controller|VGA_HS1~0_combout ) # (!\VGA|controller|xCounter [4]))))

	.dataa(\VGA|controller|xCounter [4]),
	.datab(\VGA|controller|xCounter [6]),
	.datac(\VGA|controller|xCounter [5]),
	.datad(\VGA|controller|VGA_HS1~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 16'h8103;
defparam \VGA|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N10
cycloneive_lcell_comb \VGA|controller|VGA_HS1~2 (
// Equation(s):
// \VGA|controller|VGA_HS1~2_combout  = (((\VGA|controller|xCounter [8]) # (\VGA|controller|VGA_HS1~1_combout )) # (!\VGA|controller|xCounter [7])) # (!\VGA|controller|xCounter [9])

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(\VGA|controller|xCounter [8]),
	.datad(\VGA|controller|VGA_HS1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~2 .lut_mask = 16'hFFF7;
defparam \VGA|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N11
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N16
cycloneive_lcell_comb \VGA|controller|VGA_HS~feeder (
// Equation(s):
// \VGA|controller|VGA_HS~feeder_combout  = \VGA|controller|VGA_HS1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|VGA_HS1~q ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_HS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N17
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N8
cycloneive_lcell_comb \VGA|controller|Add1~0 (
// Equation(s):
// \VGA|controller|Add1~0_combout  = \VGA|controller|yCounter [0] $ (VCC)
// \VGA|controller|Add1~1  = CARRY(\VGA|controller|yCounter [0])

	.dataa(\VGA|controller|yCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add1~0_combout ),
	.cout(\VGA|controller|Add1~1 ));
// synopsys translate_off
defparam \VGA|controller|Add1~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N30
cycloneive_lcell_comb \VGA|controller|yCounter[0]~9 (
// Equation(s):
// \VGA|controller|yCounter[0]~9_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [0] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~0_combout ) # 
// ((\VGA|controller|yCounter [0] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~0_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~9 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N31
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[0]~9_combout ),
	.asdata(vcc),
	.clrn(!\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N10
cycloneive_lcell_comb \VGA|controller|Add1~2 (
// Equation(s):
// \VGA|controller|Add1~2_combout  = (\VGA|controller|yCounter [1] & (!\VGA|controller|Add1~1 )) # (!\VGA|controller|yCounter [1] & ((\VGA|controller|Add1~1 ) # (GND)))
// \VGA|controller|Add1~3  = CARRY((!\VGA|controller|Add1~1 ) # (!\VGA|controller|yCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~1 ),
	.combout(\VGA|controller|Add1~2_combout ),
	.cout(\VGA|controller|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|Add1~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N28
cycloneive_lcell_comb \VGA|controller|yCounter[1]~8 (
// Equation(s):
// \VGA|controller|yCounter[1]~8_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [1] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~2_combout ) # 
// ((\VGA|controller|yCounter [1] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~2_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~8 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N29
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[1]~8_combout ),
	.asdata(vcc),
	.clrn(!\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N12
cycloneive_lcell_comb \VGA|controller|Add1~4 (
// Equation(s):
// \VGA|controller|Add1~4_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|Add1~3  $ (GND))) # (!\VGA|controller|yCounter [2] & (!\VGA|controller|Add1~3  & VCC))
// \VGA|controller|Add1~5  = CARRY((\VGA|controller|yCounter [2] & !\VGA|controller|Add1~3 ))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~3 ),
	.combout(\VGA|controller|Add1~4_combout ),
	.cout(\VGA|controller|Add1~5 ));
// synopsys translate_off
defparam \VGA|controller|Add1~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N14
cycloneive_lcell_comb \VGA|controller|Add1~6 (
// Equation(s):
// \VGA|controller|Add1~6_combout  = (\VGA|controller|yCounter [3] & (!\VGA|controller|Add1~5 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|Add1~5 ) # (GND)))
// \VGA|controller|Add1~7  = CARRY((!\VGA|controller|Add1~5 ) # (!\VGA|controller|yCounter [3]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~5 ),
	.combout(\VGA|controller|Add1~6_combout ),
	.cout(\VGA|controller|Add1~7 ));
// synopsys translate_off
defparam \VGA|controller|Add1~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N0
cycloneive_lcell_comb \VGA|controller|yCounter[3]~6 (
// Equation(s):
// \VGA|controller|yCounter[3]~6_combout  = (\VGA|controller|Add1~6_combout  & (((\VGA|controller|yCounter [3] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~6_combout  & 
// (((\VGA|controller|yCounter [3] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~6_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~6 .lut_mask = 16'h22F2;
defparam \VGA|controller|yCounter[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N1
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[3]~6_combout ),
	.asdata(vcc),
	.clrn(!\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N16
cycloneive_lcell_comb \VGA|controller|Add1~8 (
// Equation(s):
// \VGA|controller|Add1~8_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|Add1~7  $ (GND))) # (!\VGA|controller|yCounter [4] & (!\VGA|controller|Add1~7  & VCC))
// \VGA|controller|Add1~9  = CARRY((\VGA|controller|yCounter [4] & !\VGA|controller|Add1~7 ))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~7 ),
	.combout(\VGA|controller|Add1~8_combout ),
	.cout(\VGA|controller|Add1~9 ));
// synopsys translate_off
defparam \VGA|controller|Add1~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N8
cycloneive_lcell_comb \VGA|controller|yCounter[4]~5 (
// Equation(s):
// \VGA|controller|yCounter[4]~5_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~8_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [4]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~8_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|Add1~8_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[4]~5 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N9
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N18
cycloneive_lcell_comb \VGA|controller|Add1~10 (
// Equation(s):
// \VGA|controller|Add1~10_combout  = (\VGA|controller|yCounter [5] & (!\VGA|controller|Add1~9 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|Add1~9 ) # (GND)))
// \VGA|controller|Add1~11  = CARRY((!\VGA|controller|Add1~9 ) # (!\VGA|controller|yCounter [5]))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~9 ),
	.combout(\VGA|controller|Add1~10_combout ),
	.cout(\VGA|controller|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|Add1~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N6
cycloneive_lcell_comb \VGA|controller|yCounter[5]~4 (
// Equation(s):
// \VGA|controller|yCounter[5]~4_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [5] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~10_combout ) # 
// ((\VGA|controller|yCounter [5] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~10_combout ),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[5]~4 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N7
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[5]~4_combout ),
	.asdata(vcc),
	.clrn(!\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N20
cycloneive_lcell_comb \VGA|controller|Add1~12 (
// Equation(s):
// \VGA|controller|Add1~12_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|Add1~11  $ (GND))) # (!\VGA|controller|yCounter [6] & (!\VGA|controller|Add1~11  & VCC))
// \VGA|controller|Add1~13  = CARRY((\VGA|controller|yCounter [6] & !\VGA|controller|Add1~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~11 ),
	.combout(\VGA|controller|Add1~12_combout ),
	.cout(\VGA|controller|Add1~13 ));
// synopsys translate_off
defparam \VGA|controller|Add1~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N4
cycloneive_lcell_comb \VGA|controller|yCounter[6]~3 (
// Equation(s):
// \VGA|controller|yCounter[6]~3_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [6] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~12_combout ) # 
// ((\VGA|controller|yCounter [6] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~12_combout ),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~3 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N5
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[6]~3_combout ),
	.asdata(vcc),
	.clrn(!\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N22
cycloneive_lcell_comb \VGA|controller|Add1~14 (
// Equation(s):
// \VGA|controller|Add1~14_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|Add1~13 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|Add1~13 ) # (GND)))
// \VGA|controller|Add1~15  = CARRY((!\VGA|controller|Add1~13 ) # (!\VGA|controller|yCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~13 ),
	.combout(\VGA|controller|Add1~14_combout ),
	.cout(\VGA|controller|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|Add1~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N2
cycloneive_lcell_comb \VGA|controller|yCounter[7]~2 (
// Equation(s):
// \VGA|controller|yCounter[7]~2_combout  = (\VGA|controller|Add1~14_combout  & (((\VGA|controller|yCounter [7] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~14_combout  & 
// (((\VGA|controller|yCounter [7] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~14_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~2 .lut_mask = 16'h22F2;
defparam \VGA|controller|yCounter[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N3
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[7]~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N24
cycloneive_lcell_comb \VGA|controller|Add1~16 (
// Equation(s):
// \VGA|controller|Add1~16_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|Add1~15  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|Add1~15  & VCC))
// \VGA|controller|Add1~17  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|Add1~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~15 ),
	.combout(\VGA|controller|Add1~16_combout ),
	.cout(\VGA|controller|Add1~17 ));
// synopsys translate_off
defparam \VGA|controller|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N0
cycloneive_lcell_comb \VGA|controller|yCounter[8]~1 (
// Equation(s):
// \VGA|controller|yCounter[8]~1_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [8] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~16_combout ) # 
// ((\VGA|controller|yCounter [8] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~16_combout ),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~1 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N1
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[8]~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N26
cycloneive_lcell_comb \VGA|controller|Add1~18 (
// Equation(s):
// \VGA|controller|Add1~18_combout  = \VGA|controller|Add1~17  $ (\VGA|controller|yCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|yCounter [9]),
	.cin(\VGA|controller|Add1~17 ),
	.combout(\VGA|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add1~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N4
cycloneive_lcell_comb \VGA|controller|yCounter[9]~10 (
// Equation(s):
// \VGA|controller|yCounter[9]~10_combout  = (\VGA|controller|Add1~18_combout  & (((\VGA|controller|yCounter [9] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~18_combout  & 
// (((\VGA|controller|yCounter [9] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~18_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~10 .lut_mask = 16'h22F2;
defparam \VGA|controller|yCounter[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N5
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[9]~10_combout ),
	.asdata(vcc),
	.clrn(!\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N10
cycloneive_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [9] & (!\VGA|controller|yCounter [8] & !\VGA|controller|yCounter [7])))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|yCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .lut_mask = 16'h0004;
defparam \VGA|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N0
cycloneive_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = (!\VGA|controller|yCounter [4] & (!\VGA|controller|yCounter [0] & (\VGA|controller|yCounter [3] & !\VGA|controller|yCounter [1])))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [0]),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|yCounter [1]),
	.cin(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .lut_mask = 16'h0010;
defparam \VGA|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N4
cycloneive_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = (\VGA|controller|yCounter [2] & !\VGA|controller|yCounter [5])

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(\VGA|controller|yCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .lut_mask = 16'h00CC;
defparam \VGA|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N14
cycloneive_lcell_comb \VGA|controller|yCounter[8]~0 (
// Equation(s):
// \VGA|controller|yCounter[8]~0_combout  = ((\VGA|controller|always1~1_combout  & (\VGA|controller|always1~0_combout  & \VGA|controller|always1~2_combout ))) # (!\VGA|controller|Equal0~2_combout )

	.dataa(\VGA|controller|always1~1_combout ),
	.datab(\VGA|controller|always1~0_combout ),
	.datac(\VGA|controller|always1~2_combout ),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~0 .lut_mask = 16'h80FF;
defparam \VGA|controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N2
cycloneive_lcell_comb \VGA|controller|yCounter[2]~7 (
// Equation(s):
// \VGA|controller|yCounter[2]~7_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [2] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~4_combout ) # 
// ((\VGA|controller|yCounter [2] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~4_combout ),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~7 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N3
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[2]~7_combout ),
	.asdata(vcc),
	.clrn(!\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N12
cycloneive_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = (\VGA|controller|yCounter [4]) # ((\VGA|controller|yCounter [0] $ (!\VGA|controller|yCounter [1])) # (!\VGA|controller|yCounter [3]))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [0]),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|yCounter [1]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 16'hEFBF;
defparam \VGA|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N6
cycloneive_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [7] & (\VGA|controller|yCounter [8] & \VGA|controller|yCounter [5])))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [7]),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|yCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 16'h8000;
defparam \VGA|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N24
cycloneive_lcell_comb \VGA|controller|VGA_VS1~2 (
// Equation(s):
// \VGA|controller|VGA_VS1~2_combout  = (\VGA|controller|yCounter [2]) # ((\VGA|controller|yCounter [9]) # ((\VGA|controller|VGA_VS1~0_combout ) # (!\VGA|controller|VGA_VS1~1_combout )))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|VGA_VS1~0_combout ),
	.datad(\VGA|controller|VGA_VS1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~2 .lut_mask = 16'hFEFF;
defparam \VGA|controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N25
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N24
cycloneive_lcell_comb \VGA|controller|VGA_VS~feeder (
// Equation(s):
// \VGA|controller|VGA_VS~feeder_combout  = \VGA|controller|VGA_VS1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|VGA_VS1~q ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_VS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N25
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N22
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = (!\VGA|controller|yCounter [9] & (((!\VGA|controller|xCounter [8] & !\VGA|controller|xCounter [7])) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|yCounter [9]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(\VGA|controller|xCounter [9]),
	.datad(\VGA|controller|xCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 16'h0515;
defparam \VGA|controller|VGA_BLANK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N26
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~1 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~1_combout  = (\VGA|controller|VGA_BLANK1~0_combout  & !\VGA|controller|VGA_VS1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|VGA_BLANK1~0_combout ),
	.datad(\VGA|controller|VGA_VS1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~1 .lut_mask = 16'h00F0;
defparam \VGA|controller|VGA_BLANK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N27
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y29_N29
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_BLANK1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N16
cycloneive_lcell_comb \processor_1|datapath_0|ypos_counter|q[0]~8 (
// Equation(s):
// \processor_1|datapath_0|ypos_counter|q[0]~8_combout  = \processor_1|datapath_0|ypos_counter|q [0] $ (VCC)
// \processor_1|datapath_0|ypos_counter|q[0]~9  = CARRY(\processor_1|datapath_0|ypos_counter|q [0])

	.dataa(gnd),
	.datab(\processor_1|datapath_0|ypos_counter|q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\processor_1|datapath_0|ypos_counter|q[0]~8_combout ),
	.cout(\processor_1|datapath_0|ypos_counter|q[0]~9 ));
// synopsys translate_off
defparam \processor_1|datapath_0|ypos_counter|q[0]~8 .lut_mask = 16'h33CC;
defparam \processor_1|datapath_0|ypos_counter|q[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N6
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[0]~26 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[0]~26_combout  = \processor_1|datapath_0|update_timer|count [0] $ (VCC)
// \processor_1|datapath_0|update_timer|count[0]~27  = CARRY(\processor_1|datapath_0|update_timer|count [0])

	.dataa(\processor_1|datapath_0|update_timer|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\processor_1|datapath_0|update_timer|count[0]~26_combout ),
	.cout(\processor_1|datapath_0|update_timer|count[0]~27 ));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[0]~26 .lut_mask = 16'h55AA;
defparam \processor_1|datapath_0|update_timer|count[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N26
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|always0~0 (
// Equation(s):
// \processor_1|datapath_0|update_timer|always0~0_combout  = (\processor_1|datapath_0|update_timer|Equal0~8_combout ) # (\SW[17]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor_1|datapath_0|update_timer|Equal0~8_combout ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|always0~0 .lut_mask = 16'hFFF0;
defparam \processor_1|datapath_0|update_timer|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y30_N7
dffeas \processor_1|datapath_0|update_timer|count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[0]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[0] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N8
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[1]~28 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[1]~28_combout  = (\processor_1|datapath_0|update_timer|count [1] & (!\processor_1|datapath_0|update_timer|count[0]~27 )) # (!\processor_1|datapath_0|update_timer|count [1] & 
// ((\processor_1|datapath_0|update_timer|count[0]~27 ) # (GND)))
// \processor_1|datapath_0|update_timer|count[1]~29  = CARRY((!\processor_1|datapath_0|update_timer|count[0]~27 ) # (!\processor_1|datapath_0|update_timer|count [1]))

	.dataa(gnd),
	.datab(\processor_1|datapath_0|update_timer|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|update_timer|count[0]~27 ),
	.combout(\processor_1|datapath_0|update_timer|count[1]~28_combout ),
	.cout(\processor_1|datapath_0|update_timer|count[1]~29 ));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[1]~28 .lut_mask = 16'h3C3F;
defparam \processor_1|datapath_0|update_timer|count[1]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y30_N9
dffeas \processor_1|datapath_0|update_timer|count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[1]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[1] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N10
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[2]~30 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[2]~30_combout  = (\processor_1|datapath_0|update_timer|count [2] & (\processor_1|datapath_0|update_timer|count[1]~29  $ (GND))) # (!\processor_1|datapath_0|update_timer|count [2] & 
// (!\processor_1|datapath_0|update_timer|count[1]~29  & VCC))
// \processor_1|datapath_0|update_timer|count[2]~31  = CARRY((\processor_1|datapath_0|update_timer|count [2] & !\processor_1|datapath_0|update_timer|count[1]~29 ))

	.dataa(\processor_1|datapath_0|update_timer|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|update_timer|count[1]~29 ),
	.combout(\processor_1|datapath_0|update_timer|count[2]~30_combout ),
	.cout(\processor_1|datapath_0|update_timer|count[2]~31 ));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[2]~30 .lut_mask = 16'hA50A;
defparam \processor_1|datapath_0|update_timer|count[2]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y30_N11
dffeas \processor_1|datapath_0|update_timer|count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[2]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[2] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N12
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[3]~32 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[3]~32_combout  = (\processor_1|datapath_0|update_timer|count [3] & (!\processor_1|datapath_0|update_timer|count[2]~31 )) # (!\processor_1|datapath_0|update_timer|count [3] & 
// ((\processor_1|datapath_0|update_timer|count[2]~31 ) # (GND)))
// \processor_1|datapath_0|update_timer|count[3]~33  = CARRY((!\processor_1|datapath_0|update_timer|count[2]~31 ) # (!\processor_1|datapath_0|update_timer|count [3]))

	.dataa(\processor_1|datapath_0|update_timer|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|update_timer|count[2]~31 ),
	.combout(\processor_1|datapath_0|update_timer|count[3]~32_combout ),
	.cout(\processor_1|datapath_0|update_timer|count[3]~33 ));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[3]~32 .lut_mask = 16'h5A5F;
defparam \processor_1|datapath_0|update_timer|count[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y30_N13
dffeas \processor_1|datapath_0|update_timer|count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[3]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[3] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N14
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[4]~34 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[4]~34_combout  = (\processor_1|datapath_0|update_timer|count [4] & (\processor_1|datapath_0|update_timer|count[3]~33  $ (GND))) # (!\processor_1|datapath_0|update_timer|count [4] & 
// (!\processor_1|datapath_0|update_timer|count[3]~33  & VCC))
// \processor_1|datapath_0|update_timer|count[4]~35  = CARRY((\processor_1|datapath_0|update_timer|count [4] & !\processor_1|datapath_0|update_timer|count[3]~33 ))

	.dataa(gnd),
	.datab(\processor_1|datapath_0|update_timer|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|update_timer|count[3]~33 ),
	.combout(\processor_1|datapath_0|update_timer|count[4]~34_combout ),
	.cout(\processor_1|datapath_0|update_timer|count[4]~35 ));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[4]~34 .lut_mask = 16'hC30C;
defparam \processor_1|datapath_0|update_timer|count[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y30_N15
dffeas \processor_1|datapath_0|update_timer|count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[4]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[4] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N16
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[5]~36 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[5]~36_combout  = (\processor_1|datapath_0|update_timer|count [5] & (!\processor_1|datapath_0|update_timer|count[4]~35 )) # (!\processor_1|datapath_0|update_timer|count [5] & 
// ((\processor_1|datapath_0|update_timer|count[4]~35 ) # (GND)))
// \processor_1|datapath_0|update_timer|count[5]~37  = CARRY((!\processor_1|datapath_0|update_timer|count[4]~35 ) # (!\processor_1|datapath_0|update_timer|count [5]))

	.dataa(gnd),
	.datab(\processor_1|datapath_0|update_timer|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|update_timer|count[4]~35 ),
	.combout(\processor_1|datapath_0|update_timer|count[5]~36_combout ),
	.cout(\processor_1|datapath_0|update_timer|count[5]~37 ));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[5]~36 .lut_mask = 16'h3C3F;
defparam \processor_1|datapath_0|update_timer|count[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y30_N17
dffeas \processor_1|datapath_0|update_timer|count[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[5]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[5] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N18
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[6]~38 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[6]~38_combout  = (\processor_1|datapath_0|update_timer|count [6] & (\processor_1|datapath_0|update_timer|count[5]~37  $ (GND))) # (!\processor_1|datapath_0|update_timer|count [6] & 
// (!\processor_1|datapath_0|update_timer|count[5]~37  & VCC))
// \processor_1|datapath_0|update_timer|count[6]~39  = CARRY((\processor_1|datapath_0|update_timer|count [6] & !\processor_1|datapath_0|update_timer|count[5]~37 ))

	.dataa(gnd),
	.datab(\processor_1|datapath_0|update_timer|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|update_timer|count[5]~37 ),
	.combout(\processor_1|datapath_0|update_timer|count[6]~38_combout ),
	.cout(\processor_1|datapath_0|update_timer|count[6]~39 ));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[6]~38 .lut_mask = 16'hC30C;
defparam \processor_1|datapath_0|update_timer|count[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y30_N19
dffeas \processor_1|datapath_0|update_timer|count[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[6]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[6] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N20
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[7]~40 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[7]~40_combout  = (\processor_1|datapath_0|update_timer|count [7] & (!\processor_1|datapath_0|update_timer|count[6]~39 )) # (!\processor_1|datapath_0|update_timer|count [7] & 
// ((\processor_1|datapath_0|update_timer|count[6]~39 ) # (GND)))
// \processor_1|datapath_0|update_timer|count[7]~41  = CARRY((!\processor_1|datapath_0|update_timer|count[6]~39 ) # (!\processor_1|datapath_0|update_timer|count [7]))

	.dataa(gnd),
	.datab(\processor_1|datapath_0|update_timer|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|update_timer|count[6]~39 ),
	.combout(\processor_1|datapath_0|update_timer|count[7]~40_combout ),
	.cout(\processor_1|datapath_0|update_timer|count[7]~41 ));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[7]~40 .lut_mask = 16'h3C3F;
defparam \processor_1|datapath_0|update_timer|count[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y30_N21
dffeas \processor_1|datapath_0|update_timer|count[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[7]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[7] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N22
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[8]~42 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[8]~42_combout  = (\processor_1|datapath_0|update_timer|count [8] & (\processor_1|datapath_0|update_timer|count[7]~41  $ (GND))) # (!\processor_1|datapath_0|update_timer|count [8] & 
// (!\processor_1|datapath_0|update_timer|count[7]~41  & VCC))
// \processor_1|datapath_0|update_timer|count[8]~43  = CARRY((\processor_1|datapath_0|update_timer|count [8] & !\processor_1|datapath_0|update_timer|count[7]~41 ))

	.dataa(\processor_1|datapath_0|update_timer|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|update_timer|count[7]~41 ),
	.combout(\processor_1|datapath_0|update_timer|count[8]~42_combout ),
	.cout(\processor_1|datapath_0|update_timer|count[8]~43 ));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[8]~42 .lut_mask = 16'hA50A;
defparam \processor_1|datapath_0|update_timer|count[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y30_N23
dffeas \processor_1|datapath_0|update_timer|count[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[8]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[8] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N24
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[9]~44 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[9]~44_combout  = (\processor_1|datapath_0|update_timer|count [9] & (!\processor_1|datapath_0|update_timer|count[8]~43 )) # (!\processor_1|datapath_0|update_timer|count [9] & 
// ((\processor_1|datapath_0|update_timer|count[8]~43 ) # (GND)))
// \processor_1|datapath_0|update_timer|count[9]~45  = CARRY((!\processor_1|datapath_0|update_timer|count[8]~43 ) # (!\processor_1|datapath_0|update_timer|count [9]))

	.dataa(gnd),
	.datab(\processor_1|datapath_0|update_timer|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|update_timer|count[8]~43 ),
	.combout(\processor_1|datapath_0|update_timer|count[9]~44_combout ),
	.cout(\processor_1|datapath_0|update_timer|count[9]~45 ));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[9]~44 .lut_mask = 16'h3C3F;
defparam \processor_1|datapath_0|update_timer|count[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y30_N25
dffeas \processor_1|datapath_0|update_timer|count[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[9]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[9] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N26
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[10]~46 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[10]~46_combout  = (\processor_1|datapath_0|update_timer|count [10] & (\processor_1|datapath_0|update_timer|count[9]~45  $ (GND))) # (!\processor_1|datapath_0|update_timer|count [10] & 
// (!\processor_1|datapath_0|update_timer|count[9]~45  & VCC))
// \processor_1|datapath_0|update_timer|count[10]~47  = CARRY((\processor_1|datapath_0|update_timer|count [10] & !\processor_1|datapath_0|update_timer|count[9]~45 ))

	.dataa(\processor_1|datapath_0|update_timer|count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|update_timer|count[9]~45 ),
	.combout(\processor_1|datapath_0|update_timer|count[10]~46_combout ),
	.cout(\processor_1|datapath_0|update_timer|count[10]~47 ));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[10]~46 .lut_mask = 16'hA50A;
defparam \processor_1|datapath_0|update_timer|count[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y30_N27
dffeas \processor_1|datapath_0|update_timer|count[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[10]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[10] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N28
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[11]~48 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[11]~48_combout  = (\processor_1|datapath_0|update_timer|count [11] & (!\processor_1|datapath_0|update_timer|count[10]~47 )) # (!\processor_1|datapath_0|update_timer|count [11] & 
// ((\processor_1|datapath_0|update_timer|count[10]~47 ) # (GND)))
// \processor_1|datapath_0|update_timer|count[11]~49  = CARRY((!\processor_1|datapath_0|update_timer|count[10]~47 ) # (!\processor_1|datapath_0|update_timer|count [11]))

	.dataa(gnd),
	.datab(\processor_1|datapath_0|update_timer|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|update_timer|count[10]~47 ),
	.combout(\processor_1|datapath_0|update_timer|count[11]~48_combout ),
	.cout(\processor_1|datapath_0|update_timer|count[11]~49 ));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[11]~48 .lut_mask = 16'h3C3F;
defparam \processor_1|datapath_0|update_timer|count[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y30_N29
dffeas \processor_1|datapath_0|update_timer|count[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[11]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[11] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N30
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[12]~50 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[12]~50_combout  = (\processor_1|datapath_0|update_timer|count [12] & (\processor_1|datapath_0|update_timer|count[11]~49  $ (GND))) # (!\processor_1|datapath_0|update_timer|count [12] & 
// (!\processor_1|datapath_0|update_timer|count[11]~49  & VCC))
// \processor_1|datapath_0|update_timer|count[12]~51  = CARRY((\processor_1|datapath_0|update_timer|count [12] & !\processor_1|datapath_0|update_timer|count[11]~49 ))

	.dataa(\processor_1|datapath_0|update_timer|count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|update_timer|count[11]~49 ),
	.combout(\processor_1|datapath_0|update_timer|count[12]~50_combout ),
	.cout(\processor_1|datapath_0|update_timer|count[12]~51 ));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[12]~50 .lut_mask = 16'hA50A;
defparam \processor_1|datapath_0|update_timer|count[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y30_N31
dffeas \processor_1|datapath_0|update_timer|count[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[12]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[12] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y29_N0
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[13]~52 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[13]~52_combout  = (\processor_1|datapath_0|update_timer|count [13] & (!\processor_1|datapath_0|update_timer|count[12]~51 )) # (!\processor_1|datapath_0|update_timer|count [13] & 
// ((\processor_1|datapath_0|update_timer|count[12]~51 ) # (GND)))
// \processor_1|datapath_0|update_timer|count[13]~53  = CARRY((!\processor_1|datapath_0|update_timer|count[12]~51 ) # (!\processor_1|datapath_0|update_timer|count [13]))

	.dataa(gnd),
	.datab(\processor_1|datapath_0|update_timer|count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|update_timer|count[12]~51 ),
	.combout(\processor_1|datapath_0|update_timer|count[13]~52_combout ),
	.cout(\processor_1|datapath_0|update_timer|count[13]~53 ));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[13]~52 .lut_mask = 16'h3C3F;
defparam \processor_1|datapath_0|update_timer|count[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y29_N1
dffeas \processor_1|datapath_0|update_timer|count[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[13]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[13] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y29_N2
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[14]~54 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[14]~54_combout  = (\processor_1|datapath_0|update_timer|count [14] & (\processor_1|datapath_0|update_timer|count[13]~53  $ (GND))) # (!\processor_1|datapath_0|update_timer|count [14] & 
// (!\processor_1|datapath_0|update_timer|count[13]~53  & VCC))
// \processor_1|datapath_0|update_timer|count[14]~55  = CARRY((\processor_1|datapath_0|update_timer|count [14] & !\processor_1|datapath_0|update_timer|count[13]~53 ))

	.dataa(gnd),
	.datab(\processor_1|datapath_0|update_timer|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|update_timer|count[13]~53 ),
	.combout(\processor_1|datapath_0|update_timer|count[14]~54_combout ),
	.cout(\processor_1|datapath_0|update_timer|count[14]~55 ));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[14]~54 .lut_mask = 16'hC30C;
defparam \processor_1|datapath_0|update_timer|count[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y29_N3
dffeas \processor_1|datapath_0|update_timer|count[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[14]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[14] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y29_N4
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[15]~56 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[15]~56_combout  = (\processor_1|datapath_0|update_timer|count [15] & (!\processor_1|datapath_0|update_timer|count[14]~55 )) # (!\processor_1|datapath_0|update_timer|count [15] & 
// ((\processor_1|datapath_0|update_timer|count[14]~55 ) # (GND)))
// \processor_1|datapath_0|update_timer|count[15]~57  = CARRY((!\processor_1|datapath_0|update_timer|count[14]~55 ) # (!\processor_1|datapath_0|update_timer|count [15]))

	.dataa(gnd),
	.datab(\processor_1|datapath_0|update_timer|count [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|update_timer|count[14]~55 ),
	.combout(\processor_1|datapath_0|update_timer|count[15]~56_combout ),
	.cout(\processor_1|datapath_0|update_timer|count[15]~57 ));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[15]~56 .lut_mask = 16'h3C3F;
defparam \processor_1|datapath_0|update_timer|count[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y29_N5
dffeas \processor_1|datapath_0|update_timer|count[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[15]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[15] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y29_N6
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[16]~58 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[16]~58_combout  = (\processor_1|datapath_0|update_timer|count [16] & (\processor_1|datapath_0|update_timer|count[15]~57  $ (GND))) # (!\processor_1|datapath_0|update_timer|count [16] & 
// (!\processor_1|datapath_0|update_timer|count[15]~57  & VCC))
// \processor_1|datapath_0|update_timer|count[16]~59  = CARRY((\processor_1|datapath_0|update_timer|count [16] & !\processor_1|datapath_0|update_timer|count[15]~57 ))

	.dataa(\processor_1|datapath_0|update_timer|count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|update_timer|count[15]~57 ),
	.combout(\processor_1|datapath_0|update_timer|count[16]~58_combout ),
	.cout(\processor_1|datapath_0|update_timer|count[16]~59 ));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[16]~58 .lut_mask = 16'hA50A;
defparam \processor_1|datapath_0|update_timer|count[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y29_N7
dffeas \processor_1|datapath_0|update_timer|count[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[16]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[16] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y29_N8
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[17]~60 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[17]~60_combout  = (\processor_1|datapath_0|update_timer|count [17] & (!\processor_1|datapath_0|update_timer|count[16]~59 )) # (!\processor_1|datapath_0|update_timer|count [17] & 
// ((\processor_1|datapath_0|update_timer|count[16]~59 ) # (GND)))
// \processor_1|datapath_0|update_timer|count[17]~61  = CARRY((!\processor_1|datapath_0|update_timer|count[16]~59 ) # (!\processor_1|datapath_0|update_timer|count [17]))

	.dataa(gnd),
	.datab(\processor_1|datapath_0|update_timer|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|update_timer|count[16]~59 ),
	.combout(\processor_1|datapath_0|update_timer|count[17]~60_combout ),
	.cout(\processor_1|datapath_0|update_timer|count[17]~61 ));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[17]~60 .lut_mask = 16'h3C3F;
defparam \processor_1|datapath_0|update_timer|count[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y29_N9
dffeas \processor_1|datapath_0|update_timer|count[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[17]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[17] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y29_N10
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[18]~62 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[18]~62_combout  = (\processor_1|datapath_0|update_timer|count [18] & (\processor_1|datapath_0|update_timer|count[17]~61  $ (GND))) # (!\processor_1|datapath_0|update_timer|count [18] & 
// (!\processor_1|datapath_0|update_timer|count[17]~61  & VCC))
// \processor_1|datapath_0|update_timer|count[18]~63  = CARRY((\processor_1|datapath_0|update_timer|count [18] & !\processor_1|datapath_0|update_timer|count[17]~61 ))

	.dataa(\processor_1|datapath_0|update_timer|count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|update_timer|count[17]~61 ),
	.combout(\processor_1|datapath_0|update_timer|count[18]~62_combout ),
	.cout(\processor_1|datapath_0|update_timer|count[18]~63 ));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[18]~62 .lut_mask = 16'hA50A;
defparam \processor_1|datapath_0|update_timer|count[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y29_N11
dffeas \processor_1|datapath_0|update_timer|count[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[18]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[18] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y29_N12
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[19]~64 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[19]~64_combout  = (\processor_1|datapath_0|update_timer|count [19] & (!\processor_1|datapath_0|update_timer|count[18]~63 )) # (!\processor_1|datapath_0|update_timer|count [19] & 
// ((\processor_1|datapath_0|update_timer|count[18]~63 ) # (GND)))
// \processor_1|datapath_0|update_timer|count[19]~65  = CARRY((!\processor_1|datapath_0|update_timer|count[18]~63 ) # (!\processor_1|datapath_0|update_timer|count [19]))

	.dataa(\processor_1|datapath_0|update_timer|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|update_timer|count[18]~63 ),
	.combout(\processor_1|datapath_0|update_timer|count[19]~64_combout ),
	.cout(\processor_1|datapath_0|update_timer|count[19]~65 ));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[19]~64 .lut_mask = 16'h5A5F;
defparam \processor_1|datapath_0|update_timer|count[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y29_N13
dffeas \processor_1|datapath_0|update_timer|count[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[19]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[19] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y29_N14
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[20]~66 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[20]~66_combout  = (\processor_1|datapath_0|update_timer|count [20] & (\processor_1|datapath_0|update_timer|count[19]~65  $ (GND))) # (!\processor_1|datapath_0|update_timer|count [20] & 
// (!\processor_1|datapath_0|update_timer|count[19]~65  & VCC))
// \processor_1|datapath_0|update_timer|count[20]~67  = CARRY((\processor_1|datapath_0|update_timer|count [20] & !\processor_1|datapath_0|update_timer|count[19]~65 ))

	.dataa(gnd),
	.datab(\processor_1|datapath_0|update_timer|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|update_timer|count[19]~65 ),
	.combout(\processor_1|datapath_0|update_timer|count[20]~66_combout ),
	.cout(\processor_1|datapath_0|update_timer|count[20]~67 ));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[20]~66 .lut_mask = 16'hC30C;
defparam \processor_1|datapath_0|update_timer|count[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y29_N15
dffeas \processor_1|datapath_0|update_timer|count[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[20]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[20] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y29_N16
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[21]~68 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[21]~68_combout  = (\processor_1|datapath_0|update_timer|count [21] & (!\processor_1|datapath_0|update_timer|count[20]~67 )) # (!\processor_1|datapath_0|update_timer|count [21] & 
// ((\processor_1|datapath_0|update_timer|count[20]~67 ) # (GND)))
// \processor_1|datapath_0|update_timer|count[21]~69  = CARRY((!\processor_1|datapath_0|update_timer|count[20]~67 ) # (!\processor_1|datapath_0|update_timer|count [21]))

	.dataa(gnd),
	.datab(\processor_1|datapath_0|update_timer|count [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|update_timer|count[20]~67 ),
	.combout(\processor_1|datapath_0|update_timer|count[21]~68_combout ),
	.cout(\processor_1|datapath_0|update_timer|count[21]~69 ));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[21]~68 .lut_mask = 16'h3C3F;
defparam \processor_1|datapath_0|update_timer|count[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y29_N17
dffeas \processor_1|datapath_0|update_timer|count[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[21]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[21] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y29_N18
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[22]~70 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[22]~70_combout  = (\processor_1|datapath_0|update_timer|count [22] & (\processor_1|datapath_0|update_timer|count[21]~69  $ (GND))) # (!\processor_1|datapath_0|update_timer|count [22] & 
// (!\processor_1|datapath_0|update_timer|count[21]~69  & VCC))
// \processor_1|datapath_0|update_timer|count[22]~71  = CARRY((\processor_1|datapath_0|update_timer|count [22] & !\processor_1|datapath_0|update_timer|count[21]~69 ))

	.dataa(gnd),
	.datab(\processor_1|datapath_0|update_timer|count [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|update_timer|count[21]~69 ),
	.combout(\processor_1|datapath_0|update_timer|count[22]~70_combout ),
	.cout(\processor_1|datapath_0|update_timer|count[22]~71 ));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[22]~70 .lut_mask = 16'hC30C;
defparam \processor_1|datapath_0|update_timer|count[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y29_N19
dffeas \processor_1|datapath_0|update_timer|count[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[22]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[22] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y29_N20
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[23]~72 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[23]~72_combout  = (\processor_1|datapath_0|update_timer|count [23] & (!\processor_1|datapath_0|update_timer|count[22]~71 )) # (!\processor_1|datapath_0|update_timer|count [23] & 
// ((\processor_1|datapath_0|update_timer|count[22]~71 ) # (GND)))
// \processor_1|datapath_0|update_timer|count[23]~73  = CARRY((!\processor_1|datapath_0|update_timer|count[22]~71 ) # (!\processor_1|datapath_0|update_timer|count [23]))

	.dataa(gnd),
	.datab(\processor_1|datapath_0|update_timer|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|update_timer|count[22]~71 ),
	.combout(\processor_1|datapath_0|update_timer|count[23]~72_combout ),
	.cout(\processor_1|datapath_0|update_timer|count[23]~73 ));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[23]~72 .lut_mask = 16'h3C3F;
defparam \processor_1|datapath_0|update_timer|count[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y29_N21
dffeas \processor_1|datapath_0|update_timer|count[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[23]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[23] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y29_N30
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|Equal0~6 (
// Equation(s):
// \processor_1|datapath_0|update_timer|Equal0~6_combout  = (!\processor_1|datapath_0|update_timer|count [23] & (!\processor_1|datapath_0|update_timer|count [22] & (!\processor_1|datapath_0|update_timer|count [20] & 
// !\processor_1|datapath_0|update_timer|count [21])))

	.dataa(\processor_1|datapath_0|update_timer|count [23]),
	.datab(\processor_1|datapath_0|update_timer|count [22]),
	.datac(\processor_1|datapath_0|update_timer|count [20]),
	.datad(\processor_1|datapath_0|update_timer|count [21]),
	.cin(gnd),
	.combout(\processor_1|datapath_0|update_timer|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|Equal0~6 .lut_mask = 16'h0001;
defparam \processor_1|datapath_0|update_timer|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y29_N22
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[24]~74 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[24]~74_combout  = (\processor_1|datapath_0|update_timer|count [24] & (\processor_1|datapath_0|update_timer|count[23]~73  $ (GND))) # (!\processor_1|datapath_0|update_timer|count [24] & 
// (!\processor_1|datapath_0|update_timer|count[23]~73  & VCC))
// \processor_1|datapath_0|update_timer|count[24]~75  = CARRY((\processor_1|datapath_0|update_timer|count [24] & !\processor_1|datapath_0|update_timer|count[23]~73 ))

	.dataa(\processor_1|datapath_0|update_timer|count [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|update_timer|count[23]~73 ),
	.combout(\processor_1|datapath_0|update_timer|count[24]~74_combout ),
	.cout(\processor_1|datapath_0|update_timer|count[24]~75 ));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[24]~74 .lut_mask = 16'hA50A;
defparam \processor_1|datapath_0|update_timer|count[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y29_N23
dffeas \processor_1|datapath_0|update_timer|count[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[24]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[24] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y29_N24
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|count[25]~76 (
// Equation(s):
// \processor_1|datapath_0|update_timer|count[25]~76_combout  = \processor_1|datapath_0|update_timer|count[24]~75  $ (\processor_1|datapath_0|update_timer|count [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor_1|datapath_0|update_timer|count [25]),
	.cin(\processor_1|datapath_0|update_timer|count[24]~75 ),
	.combout(\processor_1|datapath_0|update_timer|count[25]~76_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[25]~76 .lut_mask = 16'h0FF0;
defparam \processor_1|datapath_0|update_timer|count[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y29_N25
dffeas \processor_1|datapath_0|update_timer|count[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|update_timer|count[25]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor_1|datapath_0|update_timer|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|update_timer|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|count[25] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|update_timer|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y29_N24
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|Equal0~7 (
// Equation(s):
// \processor_1|datapath_0|update_timer|Equal0~7_combout  = (!\processor_1|datapath_0|update_timer|count [25] & !\processor_1|datapath_0|update_timer|count [24])

	.dataa(gnd),
	.datab(\processor_1|datapath_0|update_timer|count [25]),
	.datac(gnd),
	.datad(\processor_1|datapath_0|update_timer|count [24]),
	.cin(gnd),
	.combout(\processor_1|datapath_0|update_timer|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|Equal0~7 .lut_mask = 16'h0033;
defparam \processor_1|datapath_0|update_timer|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N2
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|Equal0~1 (
// Equation(s):
// \processor_1|datapath_0|update_timer|Equal0~1_combout  = (!\processor_1|datapath_0|update_timer|count [7] & (!\processor_1|datapath_0|update_timer|count [6] & (!\processor_1|datapath_0|update_timer|count [4] & !\processor_1|datapath_0|update_timer|count 
// [5])))

	.dataa(\processor_1|datapath_0|update_timer|count [7]),
	.datab(\processor_1|datapath_0|update_timer|count [6]),
	.datac(\processor_1|datapath_0|update_timer|count [4]),
	.datad(\processor_1|datapath_0|update_timer|count [5]),
	.cin(gnd),
	.combout(\processor_1|datapath_0|update_timer|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|Equal0~1 .lut_mask = 16'h0001;
defparam \processor_1|datapath_0|update_timer|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N0
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|Equal0~0 (
// Equation(s):
// \processor_1|datapath_0|update_timer|Equal0~0_combout  = (!\processor_1|datapath_0|update_timer|count [2] & (!\processor_1|datapath_0|update_timer|count [3] & (\processor_1|datapath_0|update_timer|count [1] & !\processor_1|datapath_0|update_timer|count 
// [0])))

	.dataa(\processor_1|datapath_0|update_timer|count [2]),
	.datab(\processor_1|datapath_0|update_timer|count [3]),
	.datac(\processor_1|datapath_0|update_timer|count [1]),
	.datad(\processor_1|datapath_0|update_timer|count [0]),
	.cin(gnd),
	.combout(\processor_1|datapath_0|update_timer|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|Equal0~0 .lut_mask = 16'h0010;
defparam \processor_1|datapath_0|update_timer|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y29_N26
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|Equal0~3 (
// Equation(s):
// \processor_1|datapath_0|update_timer|Equal0~3_combout  = (!\processor_1|datapath_0|update_timer|count [12] & (!\processor_1|datapath_0|update_timer|count [14] & (!\processor_1|datapath_0|update_timer|count [15] & 
// !\processor_1|datapath_0|update_timer|count [13])))

	.dataa(\processor_1|datapath_0|update_timer|count [12]),
	.datab(\processor_1|datapath_0|update_timer|count [14]),
	.datac(\processor_1|datapath_0|update_timer|count [15]),
	.datad(\processor_1|datapath_0|update_timer|count [13]),
	.cin(gnd),
	.combout(\processor_1|datapath_0|update_timer|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|Equal0~3 .lut_mask = 16'h0001;
defparam \processor_1|datapath_0|update_timer|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N4
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|Equal0~2 (
// Equation(s):
// \processor_1|datapath_0|update_timer|Equal0~2_combout  = (!\processor_1|datapath_0|update_timer|count [10] & (!\processor_1|datapath_0|update_timer|count [11] & (!\processor_1|datapath_0|update_timer|count [8] & !\processor_1|datapath_0|update_timer|count 
// [9])))

	.dataa(\processor_1|datapath_0|update_timer|count [10]),
	.datab(\processor_1|datapath_0|update_timer|count [11]),
	.datac(\processor_1|datapath_0|update_timer|count [8]),
	.datad(\processor_1|datapath_0|update_timer|count [9]),
	.cin(gnd),
	.combout(\processor_1|datapath_0|update_timer|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|Equal0~2 .lut_mask = 16'h0001;
defparam \processor_1|datapath_0|update_timer|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N30
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|Equal0~4 (
// Equation(s):
// \processor_1|datapath_0|update_timer|Equal0~4_combout  = (\processor_1|datapath_0|update_timer|Equal0~1_combout  & (\processor_1|datapath_0|update_timer|Equal0~0_combout  & (\processor_1|datapath_0|update_timer|Equal0~3_combout  & 
// \processor_1|datapath_0|update_timer|Equal0~2_combout )))

	.dataa(\processor_1|datapath_0|update_timer|Equal0~1_combout ),
	.datab(\processor_1|datapath_0|update_timer|Equal0~0_combout ),
	.datac(\processor_1|datapath_0|update_timer|Equal0~3_combout ),
	.datad(\processor_1|datapath_0|update_timer|Equal0~2_combout ),
	.cin(gnd),
	.combout(\processor_1|datapath_0|update_timer|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|Equal0~4 .lut_mask = 16'h8000;
defparam \processor_1|datapath_0|update_timer|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y29_N28
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|Equal0~5 (
// Equation(s):
// \processor_1|datapath_0|update_timer|Equal0~5_combout  = (!\processor_1|datapath_0|update_timer|count [18] & (!\processor_1|datapath_0|update_timer|count [19] & (!\processor_1|datapath_0|update_timer|count [17] & 
// !\processor_1|datapath_0|update_timer|count [16])))

	.dataa(\processor_1|datapath_0|update_timer|count [18]),
	.datab(\processor_1|datapath_0|update_timer|count [19]),
	.datac(\processor_1|datapath_0|update_timer|count [17]),
	.datad(\processor_1|datapath_0|update_timer|count [16]),
	.cin(gnd),
	.combout(\processor_1|datapath_0|update_timer|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|Equal0~5 .lut_mask = 16'h0001;
defparam \processor_1|datapath_0|update_timer|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y29_N2
cycloneive_lcell_comb \processor_1|datapath_0|update_timer|Equal0~8 (
// Equation(s):
// \processor_1|datapath_0|update_timer|Equal0~8_combout  = (\processor_1|datapath_0|update_timer|Equal0~6_combout  & (\processor_1|datapath_0|update_timer|Equal0~7_combout  & (\processor_1|datapath_0|update_timer|Equal0~4_combout  & 
// \processor_1|datapath_0|update_timer|Equal0~5_combout )))

	.dataa(\processor_1|datapath_0|update_timer|Equal0~6_combout ),
	.datab(\processor_1|datapath_0|update_timer|Equal0~7_combout ),
	.datac(\processor_1|datapath_0|update_timer|Equal0~4_combout ),
	.datad(\processor_1|datapath_0|update_timer|Equal0~5_combout ),
	.cin(gnd),
	.combout(\processor_1|datapath_0|update_timer|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|update_timer|Equal0~8 .lut_mask = 16'h8000;
defparam \processor_1|datapath_0|update_timer|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N24
cycloneive_lcell_comb \processor_1|controller_0|state~5 (
// Equation(s):
// \processor_1|controller_0|state~5_combout  = (\processor_1|controller_0|state.UPDATE~q  & !\SW[17]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor_1|controller_0|state.UPDATE~q ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\processor_1|controller_0|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|controller_0|state~5 .lut_mask = 16'h00F0;
defparam \processor_1|controller_0|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y30_N25
dffeas \processor_1|controller_0|state.PLOT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|controller_0|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|controller_0|state.PLOT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|controller_0|state.PLOT .is_wysiwyg = "true";
defparam \processor_1|controller_0|state.PLOT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N0
cycloneive_lcell_comb \processor_1|controller_0|state~7 (
// Equation(s):
// \processor_1|controller_0|state~7_combout  = (!\processor_1|controller_0|state.PLOT~q  & (!\SW[17]~input_o  & ((\processor_1|datapath_0|update_timer|Equal0~8_combout ) # (\processor_1|controller_0|state.WAIT~q ))))

	.dataa(\processor_1|datapath_0|update_timer|Equal0~8_combout ),
	.datab(\processor_1|controller_0|state.PLOT~q ),
	.datac(\processor_1|controller_0|state.WAIT~q ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\processor_1|controller_0|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|controller_0|state~7 .lut_mask = 16'h0032;
defparam \processor_1|controller_0|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y30_N1
dffeas \processor_1|controller_0|state.WAIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|controller_0|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|controller_0|state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|controller_0|state.WAIT .is_wysiwyg = "true";
defparam \processor_1|controller_0|state.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N10
cycloneive_lcell_comb \processor_1|controller_0|state~6 (
// Equation(s):
// \processor_1|controller_0|state~6_combout  = (!\processor_1|controller_0|state.WAIT~q  & (\processor_1|datapath_0|update_timer|Equal0~8_combout  & !\SW[17]~input_o ))

	.dataa(gnd),
	.datab(\processor_1|controller_0|state.WAIT~q ),
	.datac(\processor_1|datapath_0|update_timer|Equal0~8_combout ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\processor_1|controller_0|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|controller_0|state~6 .lut_mask = 16'h0030;
defparam \processor_1|controller_0|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y30_N11
dffeas \processor_1|controller_0|state.UPDATE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|controller_0|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|controller_0|state.UPDATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|controller_0|state.UPDATE .is_wysiwyg = "true";
defparam \processor_1|controller_0|state.UPDATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N4
cycloneive_lcell_comb \processor_1|datapath_0|ypos_counter|q[6]~22 (
// Equation(s):
// \processor_1|datapath_0|ypos_counter|q[6]~22_combout  = ((!\KEY[3]~input_o  & !\KEY[2]~input_o )) # (!\processor_1|controller_0|state.UPDATE~q )

	.dataa(\KEY[3]~input_o ),
	.datab(gnd),
	.datac(\processor_1|controller_0|state.UPDATE~q ),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\processor_1|datapath_0|ypos_counter|q[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|ypos_counter|q[6]~22 .lut_mask = 16'h0F5F;
defparam \processor_1|datapath_0|ypos_counter|q[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N26
cycloneive_lcell_comb \processor_1|datapath_0|ypos_counter|Equal0~0 (
// Equation(s):
// \processor_1|datapath_0|ypos_counter|Equal0~0_combout  = (!\processor_1|datapath_0|ypos_counter|q [3] & (!\processor_1|datapath_0|ypos_counter|q [6] & (!\processor_1|datapath_0|ypos_counter|q [5] & !\processor_1|datapath_0|ypos_counter|q [4])))

	.dataa(\processor_1|datapath_0|ypos_counter|q [3]),
	.datab(\processor_1|datapath_0|ypos_counter|q [6]),
	.datac(\processor_1|datapath_0|ypos_counter|q [5]),
	.datad(\processor_1|datapath_0|ypos_counter|q [4]),
	.cin(gnd),
	.combout(\processor_1|datapath_0|ypos_counter|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|ypos_counter|Equal0~0 .lut_mask = 16'h0001;
defparam \processor_1|datapath_0|ypos_counter|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N6
cycloneive_lcell_comb \processor_1|datapath_0|ypos_counter|Equal0~1 (
// Equation(s):
// \processor_1|datapath_0|ypos_counter|Equal0~1_combout  = (!\processor_1|datapath_0|ypos_counter|q [7] & (\processor_1|datapath_0|ypos_counter|Equal0~0_combout  & !\processor_1|datapath_0|ypos_counter|q [2]))

	.dataa(gnd),
	.datab(\processor_1|datapath_0|ypos_counter|q [7]),
	.datac(\processor_1|datapath_0|ypos_counter|Equal0~0_combout ),
	.datad(\processor_1|datapath_0|ypos_counter|q [2]),
	.cin(gnd),
	.combout(\processor_1|datapath_0|ypos_counter|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|ypos_counter|Equal0~1 .lut_mask = 16'h0030;
defparam \processor_1|datapath_0|ypos_counter|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N28
cycloneive_lcell_comb \processor_1|datapath_0|ypos_counter|q[6]~23 (
// Equation(s):
// \processor_1|datapath_0|ypos_counter|q[6]~23_combout  = (\KEY[3]~input_o ) # ((!\processor_1|datapath_0|ypos_counter|q [0] & (!\processor_1|datapath_0|ypos_counter|q [1] & \processor_1|datapath_0|ypos_counter|Equal0~1_combout )))

	.dataa(\processor_1|datapath_0|ypos_counter|q [0]),
	.datab(\processor_1|datapath_0|ypos_counter|q [1]),
	.datac(\KEY[3]~input_o ),
	.datad(\processor_1|datapath_0|ypos_counter|Equal0~1_combout ),
	.cin(gnd),
	.combout(\processor_1|datapath_0|ypos_counter|q[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|ypos_counter|q[6]~23 .lut_mask = 16'hF1F0;
defparam \processor_1|datapath_0|ypos_counter|q[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N2
cycloneive_lcell_comb \processor_1|datapath_0|ypos_counter|q[6]~24 (
// Equation(s):
// \processor_1|datapath_0|ypos_counter|q[6]~24_combout  = (\SW[17]~input_o ) # ((!\processor_1|datapath_0|ypos_counter|q[6]~22_combout  & ((!\processor_1|datapath_0|ypos_counter|q[6]~23_combout ) # (!\processor_1|datapath_0|ypos_counter|always0~1_combout 
// ))))

	.dataa(\processor_1|datapath_0|ypos_counter|always0~1_combout ),
	.datab(\SW[17]~input_o ),
	.datac(\processor_1|datapath_0|ypos_counter|q[6]~22_combout ),
	.datad(\processor_1|datapath_0|ypos_counter|q[6]~23_combout ),
	.cin(gnd),
	.combout(\processor_1|datapath_0|ypos_counter|q[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|ypos_counter|q[6]~24 .lut_mask = 16'hCDCF;
defparam \processor_1|datapath_0|ypos_counter|q[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N17
dffeas \processor_1|datapath_0|ypos_counter|q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|ypos_counter|q[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\processor_1|datapath_0|ypos_counter|q[6]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|ypos_counter|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|ypos_counter|q[0] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|ypos_counter|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N18
cycloneive_lcell_comb \processor_1|datapath_0|ypos_counter|q[1]~10 (
// Equation(s):
// \processor_1|datapath_0|ypos_counter|q[1]~10_combout  = (\processor_1|datapath_0|ypos_counter|always0~1_combout  & ((\processor_1|datapath_0|ypos_counter|q [1] & (\processor_1|datapath_0|ypos_counter|q[0]~9  & VCC)) # 
// (!\processor_1|datapath_0|ypos_counter|q [1] & (!\processor_1|datapath_0|ypos_counter|q[0]~9 )))) # (!\processor_1|datapath_0|ypos_counter|always0~1_combout  & ((\processor_1|datapath_0|ypos_counter|q [1] & (!\processor_1|datapath_0|ypos_counter|q[0]~9 )) 
// # (!\processor_1|datapath_0|ypos_counter|q [1] & ((\processor_1|datapath_0|ypos_counter|q[0]~9 ) # (GND)))))
// \processor_1|datapath_0|ypos_counter|q[1]~11  = CARRY((\processor_1|datapath_0|ypos_counter|always0~1_combout  & (!\processor_1|datapath_0|ypos_counter|q [1] & !\processor_1|datapath_0|ypos_counter|q[0]~9 )) # 
// (!\processor_1|datapath_0|ypos_counter|always0~1_combout  & ((!\processor_1|datapath_0|ypos_counter|q[0]~9 ) # (!\processor_1|datapath_0|ypos_counter|q [1]))))

	.dataa(\processor_1|datapath_0|ypos_counter|always0~1_combout ),
	.datab(\processor_1|datapath_0|ypos_counter|q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|ypos_counter|q[0]~9 ),
	.combout(\processor_1|datapath_0|ypos_counter|q[1]~10_combout ),
	.cout(\processor_1|datapath_0|ypos_counter|q[1]~11 ));
// synopsys translate_off
defparam \processor_1|datapath_0|ypos_counter|q[1]~10 .lut_mask = 16'h9617;
defparam \processor_1|datapath_0|ypos_counter|q[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y30_N19
dffeas \processor_1|datapath_0|ypos_counter|q[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|ypos_counter|q[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\processor_1|datapath_0|ypos_counter|q[6]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|ypos_counter|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|ypos_counter|q[1] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|ypos_counter|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N20
cycloneive_lcell_comb \processor_1|datapath_0|ypos_counter|q[2]~12 (
// Equation(s):
// \processor_1|datapath_0|ypos_counter|q[2]~12_combout  = ((\processor_1|datapath_0|ypos_counter|always0~1_combout  $ (\processor_1|datapath_0|ypos_counter|q [2] $ (!\processor_1|datapath_0|ypos_counter|q[1]~11 )))) # (GND)
// \processor_1|datapath_0|ypos_counter|q[2]~13  = CARRY((\processor_1|datapath_0|ypos_counter|always0~1_combout  & ((\processor_1|datapath_0|ypos_counter|q [2]) # (!\processor_1|datapath_0|ypos_counter|q[1]~11 ))) # 
// (!\processor_1|datapath_0|ypos_counter|always0~1_combout  & (\processor_1|datapath_0|ypos_counter|q [2] & !\processor_1|datapath_0|ypos_counter|q[1]~11 )))

	.dataa(\processor_1|datapath_0|ypos_counter|always0~1_combout ),
	.datab(\processor_1|datapath_0|ypos_counter|q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|ypos_counter|q[1]~11 ),
	.combout(\processor_1|datapath_0|ypos_counter|q[2]~12_combout ),
	.cout(\processor_1|datapath_0|ypos_counter|q[2]~13 ));
// synopsys translate_off
defparam \processor_1|datapath_0|ypos_counter|q[2]~12 .lut_mask = 16'h698E;
defparam \processor_1|datapath_0|ypos_counter|q[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y30_N21
dffeas \processor_1|datapath_0|ypos_counter|q[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|ypos_counter|q[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\processor_1|datapath_0|ypos_counter|q[6]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|ypos_counter|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|ypos_counter|q[2] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|ypos_counter|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N22
cycloneive_lcell_comb \processor_1|datapath_0|ypos_counter|q[3]~14 (
// Equation(s):
// \processor_1|datapath_0|ypos_counter|q[3]~14_combout  = (\processor_1|datapath_0|ypos_counter|always0~1_combout  & ((\processor_1|datapath_0|ypos_counter|q [3] & (\processor_1|datapath_0|ypos_counter|q[2]~13  & VCC)) # 
// (!\processor_1|datapath_0|ypos_counter|q [3] & (!\processor_1|datapath_0|ypos_counter|q[2]~13 )))) # (!\processor_1|datapath_0|ypos_counter|always0~1_combout  & ((\processor_1|datapath_0|ypos_counter|q [3] & (!\processor_1|datapath_0|ypos_counter|q[2]~13 
// )) # (!\processor_1|datapath_0|ypos_counter|q [3] & ((\processor_1|datapath_0|ypos_counter|q[2]~13 ) # (GND)))))
// \processor_1|datapath_0|ypos_counter|q[3]~15  = CARRY((\processor_1|datapath_0|ypos_counter|always0~1_combout  & (!\processor_1|datapath_0|ypos_counter|q [3] & !\processor_1|datapath_0|ypos_counter|q[2]~13 )) # 
// (!\processor_1|datapath_0|ypos_counter|always0~1_combout  & ((!\processor_1|datapath_0|ypos_counter|q[2]~13 ) # (!\processor_1|datapath_0|ypos_counter|q [3]))))

	.dataa(\processor_1|datapath_0|ypos_counter|always0~1_combout ),
	.datab(\processor_1|datapath_0|ypos_counter|q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|ypos_counter|q[2]~13 ),
	.combout(\processor_1|datapath_0|ypos_counter|q[3]~14_combout ),
	.cout(\processor_1|datapath_0|ypos_counter|q[3]~15 ));
// synopsys translate_off
defparam \processor_1|datapath_0|ypos_counter|q[3]~14 .lut_mask = 16'h9617;
defparam \processor_1|datapath_0|ypos_counter|q[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N24
cycloneive_lcell_comb \processor_1|datapath_0|ypos_counter|q[4]~16 (
// Equation(s):
// \processor_1|datapath_0|ypos_counter|q[4]~16_combout  = ((\processor_1|datapath_0|ypos_counter|always0~1_combout  $ (\processor_1|datapath_0|ypos_counter|q [4] $ (!\processor_1|datapath_0|ypos_counter|q[3]~15 )))) # (GND)
// \processor_1|datapath_0|ypos_counter|q[4]~17  = CARRY((\processor_1|datapath_0|ypos_counter|always0~1_combout  & ((\processor_1|datapath_0|ypos_counter|q [4]) # (!\processor_1|datapath_0|ypos_counter|q[3]~15 ))) # 
// (!\processor_1|datapath_0|ypos_counter|always0~1_combout  & (\processor_1|datapath_0|ypos_counter|q [4] & !\processor_1|datapath_0|ypos_counter|q[3]~15 )))

	.dataa(\processor_1|datapath_0|ypos_counter|always0~1_combout ),
	.datab(\processor_1|datapath_0|ypos_counter|q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|ypos_counter|q[3]~15 ),
	.combout(\processor_1|datapath_0|ypos_counter|q[4]~16_combout ),
	.cout(\processor_1|datapath_0|ypos_counter|q[4]~17 ));
// synopsys translate_off
defparam \processor_1|datapath_0|ypos_counter|q[4]~16 .lut_mask = 16'h698E;
defparam \processor_1|datapath_0|ypos_counter|q[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y30_N25
dffeas \processor_1|datapath_0|ypos_counter|q[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|ypos_counter|q[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\processor_1|datapath_0|ypos_counter|q[6]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|ypos_counter|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|ypos_counter|q[4] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|ypos_counter|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N26
cycloneive_lcell_comb \processor_1|datapath_0|ypos_counter|q[5]~18 (
// Equation(s):
// \processor_1|datapath_0|ypos_counter|q[5]~18_combout  = (\processor_1|datapath_0|ypos_counter|always0~1_combout  & ((\processor_1|datapath_0|ypos_counter|q [5] & (\processor_1|datapath_0|ypos_counter|q[4]~17  & VCC)) # 
// (!\processor_1|datapath_0|ypos_counter|q [5] & (!\processor_1|datapath_0|ypos_counter|q[4]~17 )))) # (!\processor_1|datapath_0|ypos_counter|always0~1_combout  & ((\processor_1|datapath_0|ypos_counter|q [5] & (!\processor_1|datapath_0|ypos_counter|q[4]~17 
// )) # (!\processor_1|datapath_0|ypos_counter|q [5] & ((\processor_1|datapath_0|ypos_counter|q[4]~17 ) # (GND)))))
// \processor_1|datapath_0|ypos_counter|q[5]~19  = CARRY((\processor_1|datapath_0|ypos_counter|always0~1_combout  & (!\processor_1|datapath_0|ypos_counter|q [5] & !\processor_1|datapath_0|ypos_counter|q[4]~17 )) # 
// (!\processor_1|datapath_0|ypos_counter|always0~1_combout  & ((!\processor_1|datapath_0|ypos_counter|q[4]~17 ) # (!\processor_1|datapath_0|ypos_counter|q [5]))))

	.dataa(\processor_1|datapath_0|ypos_counter|always0~1_combout ),
	.datab(\processor_1|datapath_0|ypos_counter|q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|ypos_counter|q[4]~17 ),
	.combout(\processor_1|datapath_0|ypos_counter|q[5]~18_combout ),
	.cout(\processor_1|datapath_0|ypos_counter|q[5]~19 ));
// synopsys translate_off
defparam \processor_1|datapath_0|ypos_counter|q[5]~18 .lut_mask = 16'h9617;
defparam \processor_1|datapath_0|ypos_counter|q[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y30_N27
dffeas \processor_1|datapath_0|ypos_counter|q[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|ypos_counter|q[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\processor_1|datapath_0|ypos_counter|q[6]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|ypos_counter|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|ypos_counter|q[5] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|ypos_counter|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N28
cycloneive_lcell_comb \processor_1|datapath_0|ypos_counter|q[6]~20 (
// Equation(s):
// \processor_1|datapath_0|ypos_counter|q[6]~20_combout  = ((\processor_1|datapath_0|ypos_counter|always0~1_combout  $ (\processor_1|datapath_0|ypos_counter|q [6] $ (!\processor_1|datapath_0|ypos_counter|q[5]~19 )))) # (GND)
// \processor_1|datapath_0|ypos_counter|q[6]~21  = CARRY((\processor_1|datapath_0|ypos_counter|always0~1_combout  & ((\processor_1|datapath_0|ypos_counter|q [6]) # (!\processor_1|datapath_0|ypos_counter|q[5]~19 ))) # 
// (!\processor_1|datapath_0|ypos_counter|always0~1_combout  & (\processor_1|datapath_0|ypos_counter|q [6] & !\processor_1|datapath_0|ypos_counter|q[5]~19 )))

	.dataa(\processor_1|datapath_0|ypos_counter|always0~1_combout ),
	.datab(\processor_1|datapath_0|ypos_counter|q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|ypos_counter|q[5]~19 ),
	.combout(\processor_1|datapath_0|ypos_counter|q[6]~20_combout ),
	.cout(\processor_1|datapath_0|ypos_counter|q[6]~21 ));
// synopsys translate_off
defparam \processor_1|datapath_0|ypos_counter|q[6]~20 .lut_mask = 16'h698E;
defparam \processor_1|datapath_0|ypos_counter|q[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y30_N29
dffeas \processor_1|datapath_0|ypos_counter|q[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|ypos_counter|q[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\processor_1|datapath_0|ypos_counter|q[6]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|ypos_counter|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|ypos_counter|q[6] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|ypos_counter|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N30
cycloneive_lcell_comb \processor_1|datapath_0|ypos_counter|q[7]~25 (
// Equation(s):
// \processor_1|datapath_0|ypos_counter|q[7]~25_combout  = \processor_1|datapath_0|ypos_counter|q [7] $ (\processor_1|datapath_0|ypos_counter|q[6]~21  $ (\processor_1|datapath_0|ypos_counter|always0~1_combout ))

	.dataa(\processor_1|datapath_0|ypos_counter|q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor_1|datapath_0|ypos_counter|always0~1_combout ),
	.cin(\processor_1|datapath_0|ypos_counter|q[6]~21 ),
	.combout(\processor_1|datapath_0|ypos_counter|q[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|ypos_counter|q[7]~25 .lut_mask = 16'hA55A;
defparam \processor_1|datapath_0|ypos_counter|q[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y30_N31
dffeas \processor_1|datapath_0|ypos_counter|q[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|ypos_counter|q[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\processor_1|datapath_0|ypos_counter|q[6]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|ypos_counter|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|ypos_counter|q[7] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|ypos_counter|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N0
cycloneive_lcell_comb \processor_1|datapath_0|ypos_counter|always0~0 (
// Equation(s):
// \processor_1|datapath_0|ypos_counter|always0~0_combout  = (!\processor_1|datapath_0|ypos_counter|q [7] & (\processor_1|datapath_0|ypos_counter|q [0] & !\processor_1|datapath_0|ypos_counter|q [2]))

	.dataa(gnd),
	.datab(\processor_1|datapath_0|ypos_counter|q [7]),
	.datac(\processor_1|datapath_0|ypos_counter|q [0]),
	.datad(\processor_1|datapath_0|ypos_counter|q [2]),
	.cin(gnd),
	.combout(\processor_1|datapath_0|ypos_counter|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|ypos_counter|always0~0 .lut_mask = 16'h0030;
defparam \processor_1|datapath_0|ypos_counter|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N2
cycloneive_lcell_comb \processor_1|datapath_0|ypos_counter|always0~1 (
// Equation(s):
// \processor_1|datapath_0|ypos_counter|always0~1_combout  = (\KEY[2]~input_o ) # ((\processor_1|datapath_0|ypos_counter|always0~0_combout  & (\processor_1|datapath_0|ypos_counter|Equal0~0_combout  & \processor_1|datapath_0|ypos_counter|q [1])))

	.dataa(\KEY[2]~input_o ),
	.datab(\processor_1|datapath_0|ypos_counter|always0~0_combout ),
	.datac(\processor_1|datapath_0|ypos_counter|Equal0~0_combout ),
	.datad(\processor_1|datapath_0|ypos_counter|q [1]),
	.cin(gnd),
	.combout(\processor_1|datapath_0|ypos_counter|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|ypos_counter|always0~1 .lut_mask = 16'hEAAA;
defparam \processor_1|datapath_0|ypos_counter|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N23
dffeas \processor_1|datapath_0|ypos_counter|q[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|ypos_counter|q[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\processor_1|datapath_0|ypos_counter|q[6]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|ypos_counter|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|ypos_counter|q[3] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|ypos_counter|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N8
cycloneive_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = (((!\processor_1|datapath_0|ypos_counter|q [4]) # (!\processor_1|datapath_0|ypos_counter|q [5])) # (!\processor_1|datapath_0|ypos_counter|q [6])) # (!\processor_1|datapath_0|ypos_counter|q [3])

	.dataa(\processor_1|datapath_0|ypos_counter|q [3]),
	.datab(\processor_1|datapath_0|ypos_counter|q [6]),
	.datac(\processor_1|datapath_0|ypos_counter|q [5]),
	.datad(\processor_1|datapath_0|ypos_counter|q [4]),
	.cin(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .lut_mask = 16'h7FFF;
defparam \VGA|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N0
cycloneive_lcell_comb \VGA|user_input_translator|Add0~0 (
// Equation(s):
// \VGA|user_input_translator|Add0~0_combout  = (\processor_1|datapath_0|ypos_counter|q [2] & (\processor_1|datapath_0|ypos_counter|q [0] $ (VCC))) # (!\processor_1|datapath_0|ypos_counter|q [2] & (\processor_1|datapath_0|ypos_counter|q [0] & VCC))
// \VGA|user_input_translator|Add0~1  = CARRY((\processor_1|datapath_0|ypos_counter|q [2] & \processor_1|datapath_0|ypos_counter|q [0]))

	.dataa(\processor_1|datapath_0|ypos_counter|q [2]),
	.datab(\processor_1|datapath_0|ypos_counter|q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add0~0_combout ),
	.cout(\VGA|user_input_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N2
cycloneive_lcell_comb \VGA|user_input_translator|Add0~2 (
// Equation(s):
// \VGA|user_input_translator|Add0~2_combout  = (\processor_1|datapath_0|ypos_counter|q [3] & ((\processor_1|datapath_0|ypos_counter|q [1] & (\VGA|user_input_translator|Add0~1  & VCC)) # (!\processor_1|datapath_0|ypos_counter|q [1] & 
// (!\VGA|user_input_translator|Add0~1 )))) # (!\processor_1|datapath_0|ypos_counter|q [3] & ((\processor_1|datapath_0|ypos_counter|q [1] & (!\VGA|user_input_translator|Add0~1 )) # (!\processor_1|datapath_0|ypos_counter|q [1] & 
// ((\VGA|user_input_translator|Add0~1 ) # (GND)))))
// \VGA|user_input_translator|Add0~3  = CARRY((\processor_1|datapath_0|ypos_counter|q [3] & (!\processor_1|datapath_0|ypos_counter|q [1] & !\VGA|user_input_translator|Add0~1 )) # (!\processor_1|datapath_0|ypos_counter|q [3] & 
// ((!\VGA|user_input_translator|Add0~1 ) # (!\processor_1|datapath_0|ypos_counter|q [1]))))

	.dataa(\processor_1|datapath_0|ypos_counter|q [3]),
	.datab(\processor_1|datapath_0|ypos_counter|q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~1 ),
	.combout(\VGA|user_input_translator|Add0~2_combout ),
	.cout(\VGA|user_input_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N4
cycloneive_lcell_comb \VGA|user_input_translator|Add0~4 (
// Equation(s):
// \VGA|user_input_translator|Add0~4_combout  = ((\processor_1|datapath_0|ypos_counter|q [4] $ (\processor_1|datapath_0|ypos_counter|q [2] $ (!\VGA|user_input_translator|Add0~3 )))) # (GND)
// \VGA|user_input_translator|Add0~5  = CARRY((\processor_1|datapath_0|ypos_counter|q [4] & ((\processor_1|datapath_0|ypos_counter|q [2]) # (!\VGA|user_input_translator|Add0~3 ))) # (!\processor_1|datapath_0|ypos_counter|q [4] & 
// (\processor_1|datapath_0|ypos_counter|q [2] & !\VGA|user_input_translator|Add0~3 )))

	.dataa(\processor_1|datapath_0|ypos_counter|q [4]),
	.datab(\processor_1|datapath_0|ypos_counter|q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~3 ),
	.combout(\VGA|user_input_translator|Add0~4_combout ),
	.cout(\VGA|user_input_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N6
cycloneive_lcell_comb \VGA|user_input_translator|Add0~6 (
// Equation(s):
// \VGA|user_input_translator|Add0~6_combout  = (\processor_1|datapath_0|ypos_counter|q [5] & ((\processor_1|datapath_0|ypos_counter|q [3] & (\VGA|user_input_translator|Add0~5  & VCC)) # (!\processor_1|datapath_0|ypos_counter|q [3] & 
// (!\VGA|user_input_translator|Add0~5 )))) # (!\processor_1|datapath_0|ypos_counter|q [5] & ((\processor_1|datapath_0|ypos_counter|q [3] & (!\VGA|user_input_translator|Add0~5 )) # (!\processor_1|datapath_0|ypos_counter|q [3] & 
// ((\VGA|user_input_translator|Add0~5 ) # (GND)))))
// \VGA|user_input_translator|Add0~7  = CARRY((\processor_1|datapath_0|ypos_counter|q [5] & (!\processor_1|datapath_0|ypos_counter|q [3] & !\VGA|user_input_translator|Add0~5 )) # (!\processor_1|datapath_0|ypos_counter|q [5] & 
// ((!\VGA|user_input_translator|Add0~5 ) # (!\processor_1|datapath_0|ypos_counter|q [3]))))

	.dataa(\processor_1|datapath_0|ypos_counter|q [5]),
	.datab(\processor_1|datapath_0|ypos_counter|q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~5 ),
	.combout(\VGA|user_input_translator|Add0~6_combout ),
	.cout(\VGA|user_input_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N8
cycloneive_lcell_comb \VGA|user_input_translator|Add0~8 (
// Equation(s):
// \VGA|user_input_translator|Add0~8_combout  = ((\processor_1|datapath_0|ypos_counter|q [4] $ (\processor_1|datapath_0|ypos_counter|q [6] $ (!\VGA|user_input_translator|Add0~7 )))) # (GND)
// \VGA|user_input_translator|Add0~9  = CARRY((\processor_1|datapath_0|ypos_counter|q [4] & ((\processor_1|datapath_0|ypos_counter|q [6]) # (!\VGA|user_input_translator|Add0~7 ))) # (!\processor_1|datapath_0|ypos_counter|q [4] & 
// (\processor_1|datapath_0|ypos_counter|q [6] & !\VGA|user_input_translator|Add0~7 )))

	.dataa(\processor_1|datapath_0|ypos_counter|q [4]),
	.datab(\processor_1|datapath_0|ypos_counter|q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~7 ),
	.combout(\VGA|user_input_translator|Add0~8_combout ),
	.cout(\VGA|user_input_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N10
cycloneive_lcell_comb \VGA|user_input_translator|Add0~10 (
// Equation(s):
// \VGA|user_input_translator|Add0~10_combout  = (\processor_1|datapath_0|ypos_counter|q [5] & (!\VGA|user_input_translator|Add0~9 )) # (!\processor_1|datapath_0|ypos_counter|q [5] & ((\VGA|user_input_translator|Add0~9 ) # (GND)))
// \VGA|user_input_translator|Add0~11  = CARRY((!\VGA|user_input_translator|Add0~9 ) # (!\processor_1|datapath_0|ypos_counter|q [5]))

	.dataa(\processor_1|datapath_0|ypos_counter|q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~9 ),
	.combout(\VGA|user_input_translator|Add0~10_combout ),
	.cout(\VGA|user_input_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N12
cycloneive_lcell_comb \VGA|user_input_translator|Add0~12 (
// Equation(s):
// \VGA|user_input_translator|Add0~12_combout  = (\processor_1|datapath_0|ypos_counter|q [6] & (\VGA|user_input_translator|Add0~11  $ (GND))) # (!\processor_1|datapath_0|ypos_counter|q [6] & (!\VGA|user_input_translator|Add0~11  & VCC))
// \VGA|user_input_translator|Add0~13  = CARRY((\processor_1|datapath_0|ypos_counter|q [6] & !\VGA|user_input_translator|Add0~11 ))

	.dataa(gnd),
	.datab(\processor_1|datapath_0|ypos_counter|q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~11 ),
	.combout(\VGA|user_input_translator|Add0~12_combout ),
	.cout(\VGA|user_input_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N8
cycloneive_lcell_comb \processor_1|datapath_0|xpos_counter|q[0]~8 (
// Equation(s):
// \processor_1|datapath_0|xpos_counter|q[0]~8_combout  = \processor_1|datapath_0|xpos_counter|q [0] $ (VCC)
// \processor_1|datapath_0|xpos_counter|q[0]~9  = CARRY(\processor_1|datapath_0|xpos_counter|q [0])

	.dataa(gnd),
	.datab(\processor_1|datapath_0|xpos_counter|q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\processor_1|datapath_0|xpos_counter|q[0]~8_combout ),
	.cout(\processor_1|datapath_0|xpos_counter|q[0]~9 ));
// synopsys translate_off
defparam \processor_1|datapath_0|xpos_counter|q[0]~8 .lut_mask = 16'h33CC;
defparam \processor_1|datapath_0|xpos_counter|q[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N10
cycloneive_lcell_comb \processor_1|datapath_0|xpos_counter|q[1]~10 (
// Equation(s):
// \processor_1|datapath_0|xpos_counter|q[1]~10_combout  = (\processor_1|datapath_0|xpos_counter|q [1] & ((\processor_1|datapath_0|xpos_counter|always0~1_combout  & (\processor_1|datapath_0|xpos_counter|q[0]~9  & VCC)) # 
// (!\processor_1|datapath_0|xpos_counter|always0~1_combout  & (!\processor_1|datapath_0|xpos_counter|q[0]~9 )))) # (!\processor_1|datapath_0|xpos_counter|q [1] & ((\processor_1|datapath_0|xpos_counter|always0~1_combout  & 
// (!\processor_1|datapath_0|xpos_counter|q[0]~9 )) # (!\processor_1|datapath_0|xpos_counter|always0~1_combout  & ((\processor_1|datapath_0|xpos_counter|q[0]~9 ) # (GND)))))
// \processor_1|datapath_0|xpos_counter|q[1]~11  = CARRY((\processor_1|datapath_0|xpos_counter|q [1] & (!\processor_1|datapath_0|xpos_counter|always0~1_combout  & !\processor_1|datapath_0|xpos_counter|q[0]~9 )) # (!\processor_1|datapath_0|xpos_counter|q [1] 
// & ((!\processor_1|datapath_0|xpos_counter|q[0]~9 ) # (!\processor_1|datapath_0|xpos_counter|always0~1_combout ))))

	.dataa(\processor_1|datapath_0|xpos_counter|q [1]),
	.datab(\processor_1|datapath_0|xpos_counter|always0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|xpos_counter|q[0]~9 ),
	.combout(\processor_1|datapath_0|xpos_counter|q[1]~10_combout ),
	.cout(\processor_1|datapath_0|xpos_counter|q[1]~11 ));
// synopsys translate_off
defparam \processor_1|datapath_0|xpos_counter|q[1]~10 .lut_mask = 16'h9617;
defparam \processor_1|datapath_0|xpos_counter|q[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N12
cycloneive_lcell_comb \processor_1|datapath_0|xpos_counter|q[2]~12 (
// Equation(s):
// \processor_1|datapath_0|xpos_counter|q[2]~12_combout  = ((\processor_1|datapath_0|xpos_counter|q [2] $ (\processor_1|datapath_0|xpos_counter|always0~1_combout  $ (!\processor_1|datapath_0|xpos_counter|q[1]~11 )))) # (GND)
// \processor_1|datapath_0|xpos_counter|q[2]~13  = CARRY((\processor_1|datapath_0|xpos_counter|q [2] & ((\processor_1|datapath_0|xpos_counter|always0~1_combout ) # (!\processor_1|datapath_0|xpos_counter|q[1]~11 ))) # (!\processor_1|datapath_0|xpos_counter|q 
// [2] & (\processor_1|datapath_0|xpos_counter|always0~1_combout  & !\processor_1|datapath_0|xpos_counter|q[1]~11 )))

	.dataa(\processor_1|datapath_0|xpos_counter|q [2]),
	.datab(\processor_1|datapath_0|xpos_counter|always0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|xpos_counter|q[1]~11 ),
	.combout(\processor_1|datapath_0|xpos_counter|q[2]~12_combout ),
	.cout(\processor_1|datapath_0|xpos_counter|q[2]~13 ));
// synopsys translate_off
defparam \processor_1|datapath_0|xpos_counter|q[2]~12 .lut_mask = 16'h698E;
defparam \processor_1|datapath_0|xpos_counter|q[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y30_N13
dffeas \processor_1|datapath_0|xpos_counter|q[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|xpos_counter|q[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\processor_1|datapath_0|xpos_counter|q[1]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|xpos_counter|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|xpos_counter|q[2] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|xpos_counter|q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N14
cycloneive_lcell_comb \processor_1|datapath_0|xpos_counter|q[3]~14 (
// Equation(s):
// \processor_1|datapath_0|xpos_counter|q[3]~14_combout  = (\processor_1|datapath_0|xpos_counter|q [3] & ((\processor_1|datapath_0|xpos_counter|always0~1_combout  & (\processor_1|datapath_0|xpos_counter|q[2]~13  & VCC)) # 
// (!\processor_1|datapath_0|xpos_counter|always0~1_combout  & (!\processor_1|datapath_0|xpos_counter|q[2]~13 )))) # (!\processor_1|datapath_0|xpos_counter|q [3] & ((\processor_1|datapath_0|xpos_counter|always0~1_combout  & 
// (!\processor_1|datapath_0|xpos_counter|q[2]~13 )) # (!\processor_1|datapath_0|xpos_counter|always0~1_combout  & ((\processor_1|datapath_0|xpos_counter|q[2]~13 ) # (GND)))))
// \processor_1|datapath_0|xpos_counter|q[3]~15  = CARRY((\processor_1|datapath_0|xpos_counter|q [3] & (!\processor_1|datapath_0|xpos_counter|always0~1_combout  & !\processor_1|datapath_0|xpos_counter|q[2]~13 )) # (!\processor_1|datapath_0|xpos_counter|q [3] 
// & ((!\processor_1|datapath_0|xpos_counter|q[2]~13 ) # (!\processor_1|datapath_0|xpos_counter|always0~1_combout ))))

	.dataa(\processor_1|datapath_0|xpos_counter|q [3]),
	.datab(\processor_1|datapath_0|xpos_counter|always0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|xpos_counter|q[2]~13 ),
	.combout(\processor_1|datapath_0|xpos_counter|q[3]~14_combout ),
	.cout(\processor_1|datapath_0|xpos_counter|q[3]~15 ));
// synopsys translate_off
defparam \processor_1|datapath_0|xpos_counter|q[3]~14 .lut_mask = 16'h9617;
defparam \processor_1|datapath_0|xpos_counter|q[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y30_N15
dffeas \processor_1|datapath_0|xpos_counter|q[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|xpos_counter|q[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\processor_1|datapath_0|xpos_counter|q[1]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|xpos_counter|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|xpos_counter|q[3] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|xpos_counter|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N16
cycloneive_lcell_comb \processor_1|datapath_0|xpos_counter|q[4]~16 (
// Equation(s):
// \processor_1|datapath_0|xpos_counter|q[4]~16_combout  = ((\processor_1|datapath_0|xpos_counter|q [4] $ (\processor_1|datapath_0|xpos_counter|always0~1_combout  $ (!\processor_1|datapath_0|xpos_counter|q[3]~15 )))) # (GND)
// \processor_1|datapath_0|xpos_counter|q[4]~17  = CARRY((\processor_1|datapath_0|xpos_counter|q [4] & ((\processor_1|datapath_0|xpos_counter|always0~1_combout ) # (!\processor_1|datapath_0|xpos_counter|q[3]~15 ))) # (!\processor_1|datapath_0|xpos_counter|q 
// [4] & (\processor_1|datapath_0|xpos_counter|always0~1_combout  & !\processor_1|datapath_0|xpos_counter|q[3]~15 )))

	.dataa(\processor_1|datapath_0|xpos_counter|q [4]),
	.datab(\processor_1|datapath_0|xpos_counter|always0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|xpos_counter|q[3]~15 ),
	.combout(\processor_1|datapath_0|xpos_counter|q[4]~16_combout ),
	.cout(\processor_1|datapath_0|xpos_counter|q[4]~17 ));
// synopsys translate_off
defparam \processor_1|datapath_0|xpos_counter|q[4]~16 .lut_mask = 16'h698E;
defparam \processor_1|datapath_0|xpos_counter|q[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y30_N17
dffeas \processor_1|datapath_0|xpos_counter|q[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|xpos_counter|q[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\processor_1|datapath_0|xpos_counter|q[1]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|xpos_counter|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|xpos_counter|q[4] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|xpos_counter|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N18
cycloneive_lcell_comb \processor_1|datapath_0|xpos_counter|q[5]~18 (
// Equation(s):
// \processor_1|datapath_0|xpos_counter|q[5]~18_combout  = (\processor_1|datapath_0|xpos_counter|always0~1_combout  & ((\processor_1|datapath_0|xpos_counter|q [5] & (\processor_1|datapath_0|xpos_counter|q[4]~17  & VCC)) # 
// (!\processor_1|datapath_0|xpos_counter|q [5] & (!\processor_1|datapath_0|xpos_counter|q[4]~17 )))) # (!\processor_1|datapath_0|xpos_counter|always0~1_combout  & ((\processor_1|datapath_0|xpos_counter|q [5] & (!\processor_1|datapath_0|xpos_counter|q[4]~17 
// )) # (!\processor_1|datapath_0|xpos_counter|q [5] & ((\processor_1|datapath_0|xpos_counter|q[4]~17 ) # (GND)))))
// \processor_1|datapath_0|xpos_counter|q[5]~19  = CARRY((\processor_1|datapath_0|xpos_counter|always0~1_combout  & (!\processor_1|datapath_0|xpos_counter|q [5] & !\processor_1|datapath_0|xpos_counter|q[4]~17 )) # 
// (!\processor_1|datapath_0|xpos_counter|always0~1_combout  & ((!\processor_1|datapath_0|xpos_counter|q[4]~17 ) # (!\processor_1|datapath_0|xpos_counter|q [5]))))

	.dataa(\processor_1|datapath_0|xpos_counter|always0~1_combout ),
	.datab(\processor_1|datapath_0|xpos_counter|q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|xpos_counter|q[4]~17 ),
	.combout(\processor_1|datapath_0|xpos_counter|q[5]~18_combout ),
	.cout(\processor_1|datapath_0|xpos_counter|q[5]~19 ));
// synopsys translate_off
defparam \processor_1|datapath_0|xpos_counter|q[5]~18 .lut_mask = 16'h9617;
defparam \processor_1|datapath_0|xpos_counter|q[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y30_N19
dffeas \processor_1|datapath_0|xpos_counter|q[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|xpos_counter|q[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\processor_1|datapath_0|xpos_counter|q[1]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|xpos_counter|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|xpos_counter|q[5] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|xpos_counter|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N20
cycloneive_lcell_comb \processor_1|datapath_0|xpos_counter|q[6]~20 (
// Equation(s):
// \processor_1|datapath_0|xpos_counter|q[6]~20_combout  = ((\processor_1|datapath_0|xpos_counter|q [6] $ (\processor_1|datapath_0|xpos_counter|always0~1_combout  $ (!\processor_1|datapath_0|xpos_counter|q[5]~19 )))) # (GND)
// \processor_1|datapath_0|xpos_counter|q[6]~21  = CARRY((\processor_1|datapath_0|xpos_counter|q [6] & ((\processor_1|datapath_0|xpos_counter|always0~1_combout ) # (!\processor_1|datapath_0|xpos_counter|q[5]~19 ))) # (!\processor_1|datapath_0|xpos_counter|q 
// [6] & (\processor_1|datapath_0|xpos_counter|always0~1_combout  & !\processor_1|datapath_0|xpos_counter|q[5]~19 )))

	.dataa(\processor_1|datapath_0|xpos_counter|q [6]),
	.datab(\processor_1|datapath_0|xpos_counter|always0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor_1|datapath_0|xpos_counter|q[5]~19 ),
	.combout(\processor_1|datapath_0|xpos_counter|q[6]~20_combout ),
	.cout(\processor_1|datapath_0|xpos_counter|q[6]~21 ));
// synopsys translate_off
defparam \processor_1|datapath_0|xpos_counter|q[6]~20 .lut_mask = 16'h698E;
defparam \processor_1|datapath_0|xpos_counter|q[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y30_N21
dffeas \processor_1|datapath_0|xpos_counter|q[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|xpos_counter|q[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\processor_1|datapath_0|xpos_counter|q[1]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|xpos_counter|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|xpos_counter|q[6] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|xpos_counter|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N28
cycloneive_lcell_comb \processor_1|datapath_0|xpos_counter|Equal0~0 (
// Equation(s):
// \processor_1|datapath_0|xpos_counter|Equal0~0_combout  = (!\processor_1|datapath_0|xpos_counter|q [6] & (!\processor_1|datapath_0|xpos_counter|q [0] & (!\processor_1|datapath_0|xpos_counter|q [7] & !\processor_1|datapath_0|xpos_counter|q [5])))

	.dataa(\processor_1|datapath_0|xpos_counter|q [6]),
	.datab(\processor_1|datapath_0|xpos_counter|q [0]),
	.datac(\processor_1|datapath_0|xpos_counter|q [7]),
	.datad(\processor_1|datapath_0|xpos_counter|q [5]),
	.cin(gnd),
	.combout(\processor_1|datapath_0|xpos_counter|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|xpos_counter|Equal0~0 .lut_mask = 16'h0001;
defparam \processor_1|datapath_0|xpos_counter|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N26
cycloneive_lcell_comb \processor_1|datapath_0|xpos_counter|Equal0~1 (
// Equation(s):
// \processor_1|datapath_0|xpos_counter|Equal0~1_combout  = (!\processor_1|datapath_0|xpos_counter|q [1] & (\processor_1|datapath_0|xpos_counter|Equal0~0_combout  & (!\processor_1|datapath_0|xpos_counter|q [3] & !\processor_1|datapath_0|xpos_counter|q [4])))

	.dataa(\processor_1|datapath_0|xpos_counter|q [1]),
	.datab(\processor_1|datapath_0|xpos_counter|Equal0~0_combout ),
	.datac(\processor_1|datapath_0|xpos_counter|q [3]),
	.datad(\processor_1|datapath_0|xpos_counter|q [4]),
	.cin(gnd),
	.combout(\processor_1|datapath_0|xpos_counter|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|xpos_counter|Equal0~1 .lut_mask = 16'h0004;
defparam \processor_1|datapath_0|xpos_counter|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y30_N8
cycloneive_lcell_comb \processor_1|datapath_0|xpos_counter|q[1]~24 (
// Equation(s):
// \processor_1|datapath_0|xpos_counter|q[1]~24_combout  = (\KEY[0]~input_o  & (!\KEY[1]~input_o  & ((\processor_1|datapath_0|xpos_counter|q [2]) # (!\processor_1|datapath_0|xpos_counter|Equal0~1_combout )))) # (!\KEY[0]~input_o  & (\KEY[1]~input_o  & 
// ((!\processor_1|datapath_0|xpos_counter|Equal0~1_combout ) # (!\processor_1|datapath_0|xpos_counter|q [2]))))

	.dataa(\KEY[0]~input_o ),
	.datab(\processor_1|datapath_0|xpos_counter|q [2]),
	.datac(\KEY[1]~input_o ),
	.datad(\processor_1|datapath_0|xpos_counter|Equal0~1_combout ),
	.cin(gnd),
	.combout(\processor_1|datapath_0|xpos_counter|q[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|xpos_counter|q[1]~24 .lut_mask = 16'h185A;
defparam \processor_1|datapath_0|xpos_counter|q[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y30_N12
cycloneive_lcell_comb \processor_1|datapath_0|xpos_counter|q[1]~25 (
// Equation(s):
// \processor_1|datapath_0|xpos_counter|q[1]~25_combout  = (\SW[17]~input_o ) # ((\processor_1|datapath_0|xpos_counter|q[1]~24_combout  & \processor_1|controller_0|state.UPDATE~q ))

	.dataa(\processor_1|datapath_0|xpos_counter|q[1]~24_combout ),
	.datab(gnd),
	.datac(\processor_1|controller_0|state.UPDATE~q ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\processor_1|datapath_0|xpos_counter|q[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|xpos_counter|q[1]~25 .lut_mask = 16'hFFA0;
defparam \processor_1|datapath_0|xpos_counter|q[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N9
dffeas \processor_1|datapath_0|xpos_counter|q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|xpos_counter|q[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\processor_1|datapath_0|xpos_counter|q[1]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|xpos_counter|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|xpos_counter|q[0] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|xpos_counter|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y30_N11
dffeas \processor_1|datapath_0|xpos_counter|q[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|xpos_counter|q[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\processor_1|datapath_0|xpos_counter|q[1]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|xpos_counter|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|xpos_counter|q[1] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|xpos_counter|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N6
cycloneive_lcell_comb \processor_1|datapath_0|xpos_counter|always0~0 (
// Equation(s):
// \processor_1|datapath_0|xpos_counter|always0~0_combout  = (!\processor_1|datapath_0|xpos_counter|q [1] & (!\processor_1|datapath_0|xpos_counter|q [3] & !\processor_1|datapath_0|xpos_counter|q [4]))

	.dataa(\processor_1|datapath_0|xpos_counter|q [1]),
	.datab(gnd),
	.datac(\processor_1|datapath_0|xpos_counter|q [3]),
	.datad(\processor_1|datapath_0|xpos_counter|q [4]),
	.cin(gnd),
	.combout(\processor_1|datapath_0|xpos_counter|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|xpos_counter|always0~0 .lut_mask = 16'h0005;
defparam \processor_1|datapath_0|xpos_counter|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N0
cycloneive_lcell_comb \processor_1|datapath_0|xpos_counter|always0~1 (
// Equation(s):
// \processor_1|datapath_0|xpos_counter|always0~1_combout  = (\KEY[0]~input_o ) # ((\processor_1|datapath_0|xpos_counter|always0~0_combout  & (\processor_1|datapath_0|xpos_counter|Equal0~0_combout  & \processor_1|datapath_0|xpos_counter|q [2])))

	.dataa(\processor_1|datapath_0|xpos_counter|always0~0_combout ),
	.datab(\processor_1|datapath_0|xpos_counter|Equal0~0_combout ),
	.datac(\processor_1|datapath_0|xpos_counter|q [2]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\processor_1|datapath_0|xpos_counter|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|xpos_counter|always0~1 .lut_mask = 16'hFF80;
defparam \processor_1|datapath_0|xpos_counter|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N22
cycloneive_lcell_comb \processor_1|datapath_0|xpos_counter|q[7]~22 (
// Equation(s):
// \processor_1|datapath_0|xpos_counter|q[7]~22_combout  = \processor_1|datapath_0|xpos_counter|q [7] $ (\processor_1|datapath_0|xpos_counter|always0~1_combout  $ (\processor_1|datapath_0|xpos_counter|q[6]~21 ))

	.dataa(\processor_1|datapath_0|xpos_counter|q [7]),
	.datab(\processor_1|datapath_0|xpos_counter|always0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\processor_1|datapath_0|xpos_counter|q[6]~21 ),
	.combout(\processor_1|datapath_0|xpos_counter|q[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \processor_1|datapath_0|xpos_counter|q[7]~22 .lut_mask = 16'h9696;
defparam \processor_1|datapath_0|xpos_counter|q[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y30_N23
dffeas \processor_1|datapath_0|xpos_counter|q[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\processor_1|datapath_0|xpos_counter|q[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\processor_1|datapath_0|xpos_counter|q[1]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor_1|datapath_0|xpos_counter|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor_1|datapath_0|xpos_counter|q[7] .is_wysiwyg = "true";
defparam \processor_1|datapath_0|xpos_counter|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N8
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|user_input_translator|mem_address[5]~0_combout  = (\processor_1|datapath_0|ypos_counter|q [0] & (\processor_1|datapath_0|xpos_counter|q [5] $ (VCC))) # (!\processor_1|datapath_0|ypos_counter|q [0] & (\processor_1|datapath_0|xpos_counter|q [5] & VCC))
// \VGA|user_input_translator|mem_address[5]~1  = CARRY((\processor_1|datapath_0|ypos_counter|q [0] & \processor_1|datapath_0|xpos_counter|q [5]))

	.dataa(\processor_1|datapath_0|ypos_counter|q [0]),
	.datab(\processor_1|datapath_0|xpos_counter|q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|mem_address[5]~0_combout ),
	.cout(\VGA|user_input_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N10
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|user_input_translator|mem_address[6]~2_combout  = (\processor_1|datapath_0|xpos_counter|q [6] & ((\processor_1|datapath_0|ypos_counter|q [1] & (\VGA|user_input_translator|mem_address[5]~1  & VCC)) # (!\processor_1|datapath_0|ypos_counter|q [1] & 
// (!\VGA|user_input_translator|mem_address[5]~1 )))) # (!\processor_1|datapath_0|xpos_counter|q [6] & ((\processor_1|datapath_0|ypos_counter|q [1] & (!\VGA|user_input_translator|mem_address[5]~1 )) # (!\processor_1|datapath_0|ypos_counter|q [1] & 
// ((\VGA|user_input_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|user_input_translator|mem_address[6]~3  = CARRY((\processor_1|datapath_0|xpos_counter|q [6] & (!\processor_1|datapath_0|ypos_counter|q [1] & !\VGA|user_input_translator|mem_address[5]~1 )) # (!\processor_1|datapath_0|xpos_counter|q [6] & 
// ((!\VGA|user_input_translator|mem_address[5]~1 ) # (!\processor_1|datapath_0|ypos_counter|q [1]))))

	.dataa(\processor_1|datapath_0|xpos_counter|q [6]),
	.datab(\processor_1|datapath_0|ypos_counter|q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[5]~1 ),
	.combout(\VGA|user_input_translator|mem_address[6]~2_combout ),
	.cout(\VGA|user_input_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N12
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|user_input_translator|mem_address[7]~4_combout  = ((\VGA|user_input_translator|Add0~0_combout  $ (\processor_1|datapath_0|xpos_counter|q [7] $ (!\VGA|user_input_translator|mem_address[6]~3 )))) # (GND)
// \VGA|user_input_translator|mem_address[7]~5  = CARRY((\VGA|user_input_translator|Add0~0_combout  & ((\processor_1|datapath_0|xpos_counter|q [7]) # (!\VGA|user_input_translator|mem_address[6]~3 ))) # (!\VGA|user_input_translator|Add0~0_combout  & 
// (\processor_1|datapath_0|xpos_counter|q [7] & !\VGA|user_input_translator|mem_address[6]~3 )))

	.dataa(\VGA|user_input_translator|Add0~0_combout ),
	.datab(\processor_1|datapath_0|xpos_counter|q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[6]~3 ),
	.combout(\VGA|user_input_translator|mem_address[7]~4_combout ),
	.cout(\VGA|user_input_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N14
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|user_input_translator|mem_address[8]~6_combout  = (\VGA|user_input_translator|Add0~2_combout  & (!\VGA|user_input_translator|mem_address[7]~5 )) # (!\VGA|user_input_translator|Add0~2_combout  & ((\VGA|user_input_translator|mem_address[7]~5 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[8]~7  = CARRY((!\VGA|user_input_translator|mem_address[7]~5 ) # (!\VGA|user_input_translator|Add0~2_combout ))

	.dataa(\VGA|user_input_translator|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[7]~5 ),
	.combout(\VGA|user_input_translator|mem_address[8]~6_combout ),
	.cout(\VGA|user_input_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[8]~6 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N16
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|user_input_translator|mem_address[9]~8_combout  = (\VGA|user_input_translator|Add0~4_combout  & (\VGA|user_input_translator|mem_address[8]~7  $ (GND))) # (!\VGA|user_input_translator|Add0~4_combout  & (!\VGA|user_input_translator|mem_address[8]~7  & 
// VCC))
// \VGA|user_input_translator|mem_address[9]~9  = CARRY((\VGA|user_input_translator|Add0~4_combout  & !\VGA|user_input_translator|mem_address[8]~7 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[8]~7 ),
	.combout(\VGA|user_input_translator|mem_address[9]~8_combout ),
	.cout(\VGA|user_input_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[9]~8 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N18
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|user_input_translator|mem_address[10]~10_combout  = (\VGA|user_input_translator|Add0~6_combout  & (!\VGA|user_input_translator|mem_address[9]~9 )) # (!\VGA|user_input_translator|Add0~6_combout  & ((\VGA|user_input_translator|mem_address[9]~9 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[10]~11  = CARRY((!\VGA|user_input_translator|mem_address[9]~9 ) # (!\VGA|user_input_translator|Add0~6_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[9]~9 ),
	.combout(\VGA|user_input_translator|mem_address[10]~10_combout ),
	.cout(\VGA|user_input_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[10]~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N20
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|user_input_translator|mem_address[11]~12_combout  = (\VGA|user_input_translator|Add0~8_combout  & (\VGA|user_input_translator|mem_address[10]~11  $ (GND))) # (!\VGA|user_input_translator|Add0~8_combout  & 
// (!\VGA|user_input_translator|mem_address[10]~11  & VCC))
// \VGA|user_input_translator|mem_address[11]~13  = CARRY((\VGA|user_input_translator|Add0~8_combout  & !\VGA|user_input_translator|mem_address[10]~11 ))

	.dataa(\VGA|user_input_translator|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[10]~11 ),
	.combout(\VGA|user_input_translator|mem_address[11]~12_combout ),
	.cout(\VGA|user_input_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[11]~12 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N22
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|user_input_translator|mem_address[12]~14_combout  = (\VGA|user_input_translator|Add0~10_combout  & (!\VGA|user_input_translator|mem_address[11]~13 )) # (!\VGA|user_input_translator|Add0~10_combout  & ((\VGA|user_input_translator|mem_address[11]~13 ) 
// # (GND)))
// \VGA|user_input_translator|mem_address[12]~15  = CARRY((!\VGA|user_input_translator|mem_address[11]~13 ) # (!\VGA|user_input_translator|Add0~10_combout ))

	.dataa(\VGA|user_input_translator|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[11]~13 ),
	.combout(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cout(\VGA|user_input_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[12]~14 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N24
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|user_input_translator|mem_address[13]~16_combout  = (\VGA|user_input_translator|Add0~12_combout  & (\VGA|user_input_translator|mem_address[12]~15  $ (GND))) # (!\VGA|user_input_translator|Add0~12_combout  & 
// (!\VGA|user_input_translator|mem_address[12]~15  & VCC))
// \VGA|user_input_translator|mem_address[13]~17  = CARRY((\VGA|user_input_translator|Add0~12_combout  & !\VGA|user_input_translator|mem_address[12]~15 ))

	.dataa(\VGA|user_input_translator|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[12]~15 ),
	.combout(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cout(\VGA|user_input_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[13]~16 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N14
cycloneive_lcell_comb \VGA|user_input_translator|Add0~14 (
// Equation(s):
// \VGA|user_input_translator|Add0~14_combout  = \VGA|user_input_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|user_input_translator|Add0~13 ),
	.combout(\VGA|user_input_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|user_input_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N26
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|user_input_translator|mem_address[14]~18_combout  = \VGA|user_input_translator|mem_address[13]~17  $ (\VGA|user_input_translator|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|user_input_translator|Add0~14_combout ),
	.cin(\VGA|user_input_translator|mem_address[13]~17 ),
	.combout(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \VGA|user_input_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N24
cycloneive_lcell_comb \VGA|writeEn~0 (
// Equation(s):
// \VGA|writeEn~0_combout  = (\processor_1|controller_0|state.PLOT~q  & (((!\processor_1|datapath_0|xpos_counter|q [6] & !\processor_1|datapath_0|xpos_counter|q [5])) # (!\processor_1|datapath_0|xpos_counter|q [7])))

	.dataa(\processor_1|datapath_0|xpos_counter|q [6]),
	.datab(\processor_1|datapath_0|xpos_counter|q [5]),
	.datac(\processor_1|datapath_0|xpos_counter|q [7]),
	.datad(\processor_1|controller_0|state.PLOT~q ),
	.cin(gnd),
	.combout(\VGA|writeEn~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|writeEn~0 .lut_mask = 16'h1F00;
defparam \VGA|writeEn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode118w [2] = (\VGA|LessThan3~0_combout  & (\VGA|user_input_translator|mem_address[13]~16_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & \VGA|writeEn~0_combout )))

	.dataa(\VGA|LessThan3~0_combout ),
	.datab(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|writeEn~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 16'h0800;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~0 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~0_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [4] $ (VCC))) # (!\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [4] & VCC))
// \VGA|controller|controller_translator|Add0~1  = CARRY((\VGA|controller|yCounter [2] & \VGA|controller|yCounter [4]))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|Add0~0_combout ),
	.cout(\VGA|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~2 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~2_combout  = (\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [3] & (\VGA|controller|controller_translator|Add0~1  & VCC)) # (!\VGA|controller|yCounter [3] & 
// (!\VGA|controller|controller_translator|Add0~1 )))) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [3] & (!\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|controller_translator|Add0~1 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~3  = CARRY((\VGA|controller|yCounter [5] & (!\VGA|controller|yCounter [3] & !\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [5] & ((!\VGA|controller|controller_translator|Add0~1 ) # 
// (!\VGA|controller|yCounter [3]))))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~1 ),
	.combout(\VGA|controller|controller_translator|Add0~2_combout ),
	.cout(\VGA|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~4 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~4_combout  = ((\VGA|controller|yCounter [6] $ (\VGA|controller|yCounter [4] $ (!\VGA|controller|controller_translator|Add0~3 )))) # (GND)
// \VGA|controller|controller_translator|Add0~5  = CARRY((\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [4]) # (!\VGA|controller|controller_translator|Add0~3 ))) # (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [4] & 
// !\VGA|controller|controller_translator|Add0~3 )))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~3 ),
	.combout(\VGA|controller|controller_translator|Add0~4_combout ),
	.cout(\VGA|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N22
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~6 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~6_combout  = (\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [7] & (\VGA|controller|controller_translator|Add0~5  & VCC)) # (!\VGA|controller|yCounter [7] & 
// (!\VGA|controller|controller_translator|Add0~5 )))) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~5 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~7  = CARRY((\VGA|controller|yCounter [5] & (!\VGA|controller|yCounter [7] & !\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [5] & ((!\VGA|controller|controller_translator|Add0~5 ) # 
// (!\VGA|controller|yCounter [7]))))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~5 ),
	.combout(\VGA|controller|controller_translator|Add0~6_combout ),
	.cout(\VGA|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N24
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~8 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~8_combout  = ((\VGA|controller|yCounter [6] $ (\VGA|controller|yCounter [8] $ (!\VGA|controller|controller_translator|Add0~7 )))) # (GND)
// \VGA|controller|controller_translator|Add0~9  = CARRY((\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [8]) # (!\VGA|controller|controller_translator|Add0~7 ))) # (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [8] & 
// !\VGA|controller|controller_translator|Add0~7 )))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~7 ),
	.combout(\VGA|controller|controller_translator|Add0~8_combout ),
	.cout(\VGA|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N26
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~10 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~10_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~9 ) # (GND)))
// \VGA|controller|controller_translator|Add0~11  = CARRY((!\VGA|controller|controller_translator|Add0~9 ) # (!\VGA|controller|yCounter [7]))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~9 ),
	.combout(\VGA|controller|controller_translator|Add0~10_combout ),
	.cout(\VGA|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N28
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~12 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~12_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|controller_translator|Add0~11  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|controller_translator|Add0~11  & VCC))
// \VGA|controller|controller_translator|Add0~13  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|controller_translator|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~11 ),
	.combout(\VGA|controller|controller_translator|Add0~12_combout ),
	.cout(\VGA|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N30
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~14 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~14_combout  = \VGA|controller|controller_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|controller_translator|Add0~13 ),
	.combout(\VGA|controller|controller_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N2
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[5]~0_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|xCounter [7] $ (VCC))) # (!\VGA|controller|yCounter [2] & (\VGA|controller|xCounter [7] & VCC))
// \VGA|controller|controller_translator|mem_address[5]~1  = CARRY((\VGA|controller|yCounter [2] & \VGA|controller|xCounter [7]))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|mem_address[5]~0_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N4
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[6]~2_combout  = (\VGA|controller|yCounter [3] & ((\VGA|controller|xCounter [8] & (\VGA|controller|controller_translator|mem_address[5]~1  & VCC)) # (!\VGA|controller|xCounter [8] & 
// (!\VGA|controller|controller_translator|mem_address[5]~1 )))) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|xCounter [8] & (!\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|xCounter [8] & 
// ((\VGA|controller|controller_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|controller|controller_translator|mem_address[6]~3  = CARRY((\VGA|controller|yCounter [3] & (!\VGA|controller|xCounter [8] & !\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|yCounter [3] & 
// ((!\VGA|controller|controller_translator|mem_address[5]~1 ) # (!\VGA|controller|xCounter [8]))))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[5]~1 ),
	.combout(\VGA|controller|controller_translator|mem_address[6]~2_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N6
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[7]~4_combout  = ((\VGA|controller|xCounter [9] $ (\VGA|controller|controller_translator|Add0~0_combout  $ (!\VGA|controller|controller_translator|mem_address[6]~3 )))) # (GND)
// \VGA|controller|controller_translator|mem_address[7]~5  = CARRY((\VGA|controller|xCounter [9] & ((\VGA|controller|controller_translator|Add0~0_combout ) # (!\VGA|controller|controller_translator|mem_address[6]~3 ))) # (!\VGA|controller|xCounter [9] & 
// (\VGA|controller|controller_translator|Add0~0_combout  & !\VGA|controller|controller_translator|mem_address[6]~3 )))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|controller_translator|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[6]~3 ),
	.combout(\VGA|controller|controller_translator|mem_address[7]~4_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N8
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[8]~6_combout  = (\VGA|controller|controller_translator|Add0~2_combout  & (!\VGA|controller|controller_translator|mem_address[7]~5 )) # (!\VGA|controller|controller_translator|Add0~2_combout  & 
// ((\VGA|controller|controller_translator|mem_address[7]~5 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[8]~7  = CARRY((!\VGA|controller|controller_translator|mem_address[7]~5 ) # (!\VGA|controller|controller_translator|Add0~2_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[7]~5 ),
	.combout(\VGA|controller|controller_translator|mem_address[8]~6_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[8]~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N10
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[9]~8_combout  = (\VGA|controller|controller_translator|Add0~4_combout  & (\VGA|controller|controller_translator|mem_address[8]~7  $ (GND))) # (!\VGA|controller|controller_translator|Add0~4_combout  & 
// (!\VGA|controller|controller_translator|mem_address[8]~7  & VCC))
// \VGA|controller|controller_translator|mem_address[9]~9  = CARRY((\VGA|controller|controller_translator|Add0~4_combout  & !\VGA|controller|controller_translator|mem_address[8]~7 ))

	.dataa(\VGA|controller|controller_translator|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[8]~7 ),
	.combout(\VGA|controller|controller_translator|mem_address[9]~8_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[9]~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[10]~10_combout  = (\VGA|controller|controller_translator|Add0~6_combout  & (!\VGA|controller|controller_translator|mem_address[9]~9 )) # (!\VGA|controller|controller_translator|Add0~6_combout  & 
// ((\VGA|controller|controller_translator|mem_address[9]~9 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[10]~11  = CARRY((!\VGA|controller|controller_translator|mem_address[9]~9 ) # (!\VGA|controller|controller_translator|Add0~6_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[9]~9 ),
	.combout(\VGA|controller|controller_translator|mem_address[10]~10_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[10]~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[11]~12_combout  = (\VGA|controller|controller_translator|Add0~8_combout  & (\VGA|controller|controller_translator|mem_address[10]~11  $ (GND))) # (!\VGA|controller|controller_translator|Add0~8_combout  & 
// (!\VGA|controller|controller_translator|mem_address[10]~11  & VCC))
// \VGA|controller|controller_translator|mem_address[11]~13  = CARRY((\VGA|controller|controller_translator|Add0~8_combout  & !\VGA|controller|controller_translator|mem_address[10]~11 ))

	.dataa(\VGA|controller|controller_translator|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[10]~11 ),
	.combout(\VGA|controller|controller_translator|mem_address[11]~12_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[11]~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[12]~14_combout  = (\VGA|controller|controller_translator|Add0~10_combout  & (!\VGA|controller|controller_translator|mem_address[11]~13 )) # (!\VGA|controller|controller_translator|Add0~10_combout  & 
// ((\VGA|controller|controller_translator|mem_address[11]~13 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[12]~15  = CARRY((!\VGA|controller|controller_translator|mem_address[11]~13 ) # (!\VGA|controller|controller_translator|Add0~10_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[11]~13 ),
	.combout(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[12]~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[13]~16_combout  = (\VGA|controller|controller_translator|Add0~12_combout  & (\VGA|controller|controller_translator|mem_address[12]~15  $ (GND))) # (!\VGA|controller|controller_translator|Add0~12_combout  & 
// (!\VGA|controller|controller_translator|mem_address[12]~15  & VCC))
// \VGA|controller|controller_translator|mem_address[13]~17  = CARRY((\VGA|controller|controller_translator|Add0~12_combout  & !\VGA|controller|controller_translator|mem_address[12]~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[12]~15 ),
	.combout(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[13]~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[14]~18_combout  = \VGA|controller|controller_translator|Add0~14_combout  $ (\VGA|controller|controller_translator|mem_address[13]~17 )

	.dataa(\VGA|controller|controller_translator|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|controller_translator|mem_address[13]~17 ),
	.combout(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[14]~18 .lut_mask = 16'h5A5A;
defparam \VGA|controller|controller_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & \VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 16'h3300;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SW[2]~input_o }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\processor_1|datapath_0|xpos_counter|q [4],
\processor_1|datapath_0|xpos_counter|q [3],\processor_1|datapath_0|xpos_counter|q [2],\processor_1|datapath_0|xpos_counter|q [1],\processor_1|datapath_0|xpos_counter|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "background_image.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4h1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X67_Y29_N1
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N17
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N19
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N15
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode105w [2] = (\VGA|LessThan3~0_combout  & (!\VGA|user_input_translator|mem_address[13]~16_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & \VGA|writeEn~0_combout )))

	.dataa(\VGA|LessThan3~0_combout ),
	.datab(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|writeEn~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 16'h0200;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & !\VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 16'h0033;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SW[2]~input_o }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\processor_1|datapath_0|xpos_counter|q [4],
\processor_1|datapath_0|xpos_counter|q [3],\processor_1|datapath_0|xpos_counter|q [2],\processor_1|datapath_0|xpos_counter|q [1],\processor_1|datapath_0|xpos_counter|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "background_image.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4h1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N10
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 16'h2320;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode126w [2] = (\VGA|LessThan3~0_combout  & (!\VGA|user_input_translator|mem_address[13]~16_combout  & (\VGA|user_input_translator|mem_address[14]~18_combout  & \VGA|writeEn~0_combout )))

	.dataa(\VGA|LessThan3~0_combout ),
	.datab(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|writeEn~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 16'h2000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = (\VGA|controller|controller_translator|mem_address[14]~18_combout  & !\VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 16'h00CC;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SW[2]~input_o ,\SW[1]~input_o }),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\processor_1|datapath_0|xpos_counter|q [4],\processor_1|datapath_0|xpos_counter|q [3],
\processor_1|datapath_0|xpos_counter|q [2],\processor_1|datapath_0|xpos_counter|q [1],\processor_1|datapath_0|xpos_counter|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "background_image.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4h1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a8  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.datab(gnd),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .lut_mask = 16'hFAAA;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SW[1]~input_o }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\processor_1|datapath_0|xpos_counter|q [4],
\processor_1|datapath_0|xpos_counter|q [3],\processor_1|datapath_0|xpos_counter|q [2],\processor_1|datapath_0|xpos_counter|q [1],\processor_1|datapath_0|xpos_counter|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "background_image.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4h1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000E000000000000000000000000000000000000000E000000000000000000000000000000000000000E000000000000000000000000000000000000000E0000000000007F03870E0FC0EF800780FE0703EE000000000000F;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = 2048'hF83870E1FF0FFE007C1FF0707FE000000000001FFC3870E3FF0FFE007C3FF870FFE000000000003E3E3870E3CF8F9F001C7C7C71F3E000000000003C1E3870E0078F0F001C783C71E1E00000000000380E3870E0038E07001C701C71C0E00000000000380E3870E3FF8E07001C701C71C0E00000000000380E3870E3FF8E07001C701C71C0E000000000003C1E38F1E3838F0F001C783C71E1E000000000003E3E3DF9E3C78F9F001C7C7C71F3E000000000001FFC3FFFE1FF0FFE007F3FF870FFE000000000000FF83FBFE1FE0FFE007F1FF0707FE0000000000007F01F3EE07C0EF8007F0FE0703EE000000000000000000000000E00001C00007000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = 2048'h0000000000000000000E00001C000070000000000000000000000000000E00001C000070000000000000000000000000000E000010000070000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F000000000000000000000000000000000000003F000000000000000000000000000000000000007F000000000000000000000000000000000000007C000000000000000000000000000000000000007800000000000000000000000000F01FC0EF8000F81C38700;
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SW[1]~input_o }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\processor_1|datapath_0|xpos_counter|q [4],
\processor_1|datapath_0|xpos_counter|q [3],\processor_1|datapath_0|xpos_counter|q [2],\processor_1|datapath_0|xpos_counter|q [1],\processor_1|datapath_0|xpos_counter|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "background_image.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4h1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = 2048'h0000000000000000000F83FE0FFE000F81C7C7000000000000000000000F87FF0FFE000F81C7C700000000000000000000038F8F8F9F001FC1C7C700000000000000000000038F078F0F001FC1E7CF00000000000000000000038E038E07003DE1EFEF00000000000000000000038E038E07003DE1EFEF00000000000000000000038E038E070038E1EEEF00000000000000000000038F078F0F0078F1EEEF00000000000000000000038F8F8F9F007071FEFF000000000000000000000FE7FF0FFE00F079FC7F000000000000000000000FE3FE0FFE00F079FC7F000000000000000000000FE1FC0EF800E039FC7F000000000000000000000380000E000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = 2048'h01F83F000000000000000000000380000E00000001F83F000000000000000000000380000E00000001F83F000000000000000000000200000E00000001F01F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N12
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .lut_mask = 16'h2320;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N20
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .lut_mask = 16'hEEAA;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SW[0]~input_o }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\processor_1|datapath_0|xpos_counter|q [4],
\processor_1|datapath_0|xpos_counter|q [3],\processor_1|datapath_0|xpos_counter|q [2],\processor_1|datapath_0|xpos_counter|q [1],\processor_1|datapath_0|xpos_counter|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "background_image.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4h1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = 2048'h80000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SW[0]~input_o }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\processor_1|datapath_0|xpos_counter|q [4],
\processor_1|datapath_0|xpos_counter|q [3],\processor_1|datapath_0|xpos_counter|q [2],\processor_1|datapath_0|xpos_counter|q [1],\processor_1|datapath_0|xpos_counter|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "background_image.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4h1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001800000000000000000000000000000000000000180000000000000000000000000000000000000018000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N6
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .lut_mask = 16'h2320;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\SW[0]~input_o }),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\processor_1|datapath_0|xpos_counter|q [4],\processor_1|datapath_0|xpos_counter|q [3],
\processor_1|datapath_0|xpos_counter|q [2],\processor_1|datapath_0|xpos_counter|q [1],\processor_1|datapath_0|xpos_counter|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "background_image.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_b4h1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555555555555555555555555555554000000000000000000000000000000000000000000000000000000000000000000000000000000140000000000000000000000000000000000000000000000000000000000000000000000000000001400000000000000000000000000000000000000000000000000000000000000000000000000000014000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000014000000000000000000000000000000000000000000000000000000000000000000000000000000140000000000000000000000000000000000000000000000000000000000000000000000000000001400000000000000000000000000000000000000000000000000000000000000000000000000000014000000000000000000000000000000000000000000000000000000000000000000000000000000140000000000000000000000000000000000000000000000000000000000000000000000000000001400000000000000000000000000000000000000000000000000000000000000000000000000000014000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000014000000000000000000000000000000000000000000000000000000000000000000000000000000140000000000000000000000000000000000000000000000000000000000000000000000000000001400000000000000000000000000000000000000000000000000000000000000000000000000000014000000000000000000000000000000000000000000000000000000000000000000000000000000140000000000000000000000000000000000000000000000000000000000000000000000000000001400000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N24
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.datab(gnd),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .lut_mask = 16'hFAAA;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
