// Seed: 1034078295
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    output wand id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output wor id_6
);
  parameter id_8 = 1;
  wire [-1 : -1] id_9;
  always @(posedge 1) begin : LABEL_0
    wait (id_8);
  end
endmodule
module module_1 #(
    parameter id_4 = 32'd54
) (
    output wand id_0,
    input tri0 id_1,
    output wor id_2,
    output logic id_3,
    input supply0 _id_4,
    input supply1 id_5,
    input wire id_6,
    output supply0 id_7,
    input tri0 id_8,
    output wire id_9,
    input supply1 id_10,
    input tri1 id_11,
    output tri id_12,
    output wand id_13,
    input wor id_14,
    output tri1 id_15,
    input wor id_16,
    input tri id_17,
    output tri0 id_18,
    input wand id_19,
    input tri id_20
    , id_23,
    output wor id_21
);
  logic id_24;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_13,
      id_12,
      id_11,
      id_0,
      id_13
  );
  wire [id_4  <  1 : -1  !== ""] id_25;
  always @(id_16 == 1 or posedge -1)
    if (1'b0) id_3 <= 1;
    else
      #1 begin : LABEL_0
        assume (id_10);
      end
endmodule
