// Seed: 1655939725
`timescale 1ps / 1ps
module module_0 ();
  logic id_1;
  assign id_0 = id_0;
  logic id_2 = 1;
  logic id_3;
  assign id_2 = 1;
  logic id_4;
  logic id_5;
  logic id_6;
  type_13(
      1, id_5, id_0, 1
  );
  assign id_4 = id_0 === 1;
  logic id_7 = id_3;
  assign id_5 = 1 | id_0 * id_4;
  logic id_8;
endmodule
