
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2461.109 ; gain = 132.984 ; free physical = 75036 ; free virtual = 224452
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/shares/tools/Xilinx/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2584.922 ; gain = 119.812 ; free physical = 74747 ; free virtual = 224168
Command: link_design -top design_1_wrapper -part xczu19eg-ffvc1760-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Project 1-454] Reading design checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/debug_core/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'design_1_i/debug_core/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/design_1_debug_bridge_0_1.dcp' for cell 'design_1_i/debug_core/debug_bridge_0'
INFO: [Project 1-454] Reading design checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.dcp' for cell 'design_1_i/debug_core/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/design_1_smartconnect_0_1.dcp' for cell 'design_1_i/debug_core/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0.dcp' for cell 'design_1_i/debug_core/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/debug_core/vio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1.dcp' for cell 'design_1_i/debug_core/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/debug_core/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/bd_0/ip/ip_0/bd_0482_axi_jtag_0.dcp' for cell 'design_1_i/debug_core/debug_bridge_0/inst/axi_jtag'
INFO: [Project 1-454] Reading design checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/bd_0/ip/ip_1/bd_0482_bsip_0.dcp' for cell 'design_1_i/debug_core/debug_bridge_0/inst/bsip'
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3761.730 ; gain = 0.000 ; free physical = 73691 ; free virtual = 223128
INFO: [Netlist 29-17] Analyzing 438 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/debug_core/system_ila_0/inst/ila_lib UUID: 09eff1ce-89e5-566c-935d-72ac94a46863 
INFO: [Chipscope 16-324] Core: design_1_i/debug_core/vio_0 UUID: 8493f53c-8c79-54e2-a189-d2499c05f56b 
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1.xdc] for cell 'design_1_i/debug_core/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3952.484 ; gain = 28.719 ; free physical = 73600 ; free virtual = 223031
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1.xdc] for cell 'design_1_i/debug_core/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_board.xdc] for cell 'design_1_i/debug_core/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_board.xdc] for cell 'design_1_i/debug_core/proc_sys_reset_0/U0'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xdc] for cell 'design_1_i/debug_core/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xdc] for cell 'design_1_i/debug_core/proc_sys_reset_0/U0'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_1/bd_886d_psr_aclk_0_board.xdc] for cell 'design_1_i/debug_core/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_1/bd_886d_psr_aclk_0_board.xdc] for cell 'design_1_i/debug_core/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_1/bd_886d_psr_aclk_0.xdc] for cell 'design_1_i/debug_core/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_1/bd_886d_psr_aclk_0.xdc] for cell 'design_1_i/debug_core/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/debug_core/axi_gpio_0/U0'
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/debug_core/axi_gpio_0/U0'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/debug_core/axi_gpio_0/U0'
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/debug_core/axi_gpio_0/U0'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/debug_core/axi_gpio_1/U0'
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/debug_core/axi_gpio_1/U0'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/debug_core/axi_gpio_1/U0'
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/debug_core/axi_gpio_1/U0'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/debug_core/vio_0'
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/debug_core/vio_0'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/debug_core/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/debug_core/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/debug_core/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/debug_core/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/bd_0/ip/ip_0/constraints/axi_jtag.xdc:5]
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst'
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_1/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 17 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 1 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4547.266 ; gain = 0.000 ; free physical = 73297 ; free virtual = 222740
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 259 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 252 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:34 ; elapsed = 00:02:09 . Memory (MB): peak = 4547.266 ; gain = 1962.344 ; free physical = 73298 ; free virtual = 222743
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4547.266 ; gain = 0.000 ; free physical = 73279 ; free virtual = 222721

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1474c0625

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 4547.266 ; gain = 0.000 ; free physical = 73154 ; free virtual = 222597

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4691.004 ; gain = 0.000 ; free physical = 72870 ; free virtual = 222329
Phase 1 Generate And Synthesize Debug Cores | Checksum: 8b4c899a

Time (s): cpu = 00:02:25 ; elapsed = 00:06:14 . Memory (MB): peak = 4691.004 ; gain = 19.844 ; free physical = 72872 ; free virtual = 222331

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 29 pins
INFO: [Opt 31-138] Pushed 40 inverter(s) to 839 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 73f8c18a

Time (s): cpu = 00:02:26 ; elapsed = 00:06:15 . Memory (MB): peak = 4691.004 ; gain = 19.844 ; free physical = 73001 ; free virtual = 222459
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 340 cells
INFO: [Opt 31-1021] In phase Retarget, 113 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: b33cd605

Time (s): cpu = 00:02:26 ; elapsed = 00:06:15 . Memory (MB): peak = 4691.004 ; gain = 19.844 ; free physical = 73019 ; free virtual = 222477
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 33 cells
INFO: [Opt 31-1021] In phase Constant propagation, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: a898b901

Time (s): cpu = 00:02:27 ; elapsed = 00:06:16 . Memory (MB): peak = 4691.004 ; gain = 19.844 ; free physical = 73017 ; free virtual = 222476
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 384 cells
INFO: [Opt 31-1021] In phase Sweep, 1870 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: a898b901

Time (s): cpu = 00:02:27 ; elapsed = 00:06:16 . Memory (MB): peak = 4691.004 ; gain = 19.844 ; free physical = 73018 ; free virtual = 222476
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 196e07eb9

Time (s): cpu = 00:02:28 ; elapsed = 00:06:17 . Memory (MB): peak = 4691.004 ; gain = 19.844 ; free physical = 73018 ; free virtual = 222476
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1caf3cbf7

Time (s): cpu = 00:02:28 ; elapsed = 00:06:17 . Memory (MB): peak = 4691.004 ; gain = 19.844 ; free physical = 73018 ; free virtual = 222476
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 110 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              12  |             340  |                                            113  |
|  Constant propagation         |               3  |              33  |                                             96  |
|  Sweep                        |               0  |             384  |                                           1870  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            110  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4691.004 ; gain = 0.000 ; free physical = 73018 ; free virtual = 222476
Ending Logic Optimization Task | Checksum: 17a8f5cbb

Time (s): cpu = 00:02:28 ; elapsed = 00:06:17 . Memory (MB): peak = 4691.004 ; gain = 19.844 ; free physical = 73018 ; free virtual = 222476

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 0 Total Ports: 14
Ending PowerOpt Patch Enables Task | Checksum: 17e12d67e

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 5363.316 ; gain = 0.000 ; free physical = 72418 ; free virtual = 221882
Ending Power Optimization Task | Checksum: 17e12d67e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 5363.316 ; gain = 672.312 ; free physical = 72408 ; free virtual = 221872

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17e12d67e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5363.316 ; gain = 0.000 ; free physical = 72408 ; free virtual = 221871

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5363.316 ; gain = 0.000 ; free physical = 72400 ; free virtual = 221864
Ending Netlist Obfuscation Task | Checksum: 122831fad

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5363.316 ; gain = 0.000 ; free physical = 72400 ; free virtual = 221863
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:54 ; elapsed = 00:07:52 . Memory (MB): peak = 5363.316 ; gain = 816.051 ; free physical = 72398 ; free virtual = 221861
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5371.320 ; gain = 0.000 ; free physical = 72444 ; free virtual = 221922
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cd99f161

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5371.320 ; gain = 0.000 ; free physical = 72444 ; free virtual = 221922
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5371.320 ; gain = 0.000 ; free physical = 72444 ; free virtual = 221922

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f6241a18

Time (s): cpu = 00:00:26 ; elapsed = 00:02:53 . Memory (MB): peak = 5992.438 ; gain = 621.117 ; free physical = 71809 ; free virtual = 221295

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1767ef7e2

Time (s): cpu = 00:00:33 ; elapsed = 00:02:56 . Memory (MB): peak = 6024.453 ; gain = 653.133 ; free physical = 71794 ; free virtual = 221281

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1767ef7e2

Time (s): cpu = 00:00:33 ; elapsed = 00:02:56 . Memory (MB): peak = 6024.453 ; gain = 653.133 ; free physical = 71793 ; free virtual = 221280
Phase 1 Placer Initialization | Checksum: 1767ef7e2

Time (s): cpu = 00:00:33 ; elapsed = 00:02:57 . Memory (MB): peak = 6024.453 ; gain = 653.133 ; free physical = 71798 ; free virtual = 221285

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 16d3c8bbe

Time (s): cpu = 00:00:40 ; elapsed = 00:02:59 . Memory (MB): peak = 6024.453 ; gain = 653.133 ; free physical = 71616 ; free virtual = 221103

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 2149c06c9

Time (s): cpu = 00:00:41 ; elapsed = 00:03:00 . Memory (MB): peak = 6024.453 ; gain = 653.133 ; free physical = 71797 ; free virtual = 221285

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 2149c06c9

Time (s): cpu = 00:01:12 ; elapsed = 00:03:17 . Memory (MB): peak = 6454.438 ; gain = 1083.117 ; free physical = 71242 ; free virtual = 220730

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1dc977af6

Time (s): cpu = 00:01:13 ; elapsed = 00:03:18 . Memory (MB): peak = 6486.453 ; gain = 1115.133 ; free physical = 71242 ; free virtual = 220730

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1dc977af6

Time (s): cpu = 00:01:13 ; elapsed = 00:03:18 . Memory (MB): peak = 6486.453 ; gain = 1115.133 ; free physical = 71242 ; free virtual = 220730
Phase 2.1.1 Partition Driven Placement | Checksum: 1dc977af6

Time (s): cpu = 00:01:13 ; elapsed = 00:03:18 . Memory (MB): peak = 6486.453 ; gain = 1115.133 ; free physical = 71242 ; free virtual = 220730
Phase 2.1 Floorplanning | Checksum: 23313a1eb

Time (s): cpu = 00:01:13 ; elapsed = 00:03:18 . Memory (MB): peak = 6486.453 ; gain = 1115.133 ; free physical = 71242 ; free virtual = 220730

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 23313a1eb

Time (s): cpu = 00:01:13 ; elapsed = 00:03:18 . Memory (MB): peak = 6486.453 ; gain = 1115.133 ; free physical = 71242 ; free virtual = 220730

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 23313a1eb

Time (s): cpu = 00:01:13 ; elapsed = 00:03:18 . Memory (MB): peak = 6486.453 ; gain = 1115.133 ; free physical = 71241 ; free virtual = 220730

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 15f04b50e

Time (s): cpu = 00:02:10 ; elapsed = 00:03:47 . Memory (MB): peak = 6626.453 ; gain = 1255.133 ; free physical = 70941 ; free virtual = 220430

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 340 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 147 nets or LUTs. Breaked 0 LUT, combined 147 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6626.453 ; gain = 0.000 ; free physical = 71054 ; free virtual = 220542

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            147  |                   147  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            147  |                   147  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 14b1cae78

Time (s): cpu = 00:02:13 ; elapsed = 00:03:49 . Memory (MB): peak = 6626.453 ; gain = 1255.133 ; free physical = 71072 ; free virtual = 220561
Phase 2.4 Global Placement Core | Checksum: 10b8db8d3

Time (s): cpu = 00:02:45 ; elapsed = 00:04:06 . Memory (MB): peak = 6626.453 ; gain = 1255.133 ; free physical = 71040 ; free virtual = 220530
Phase 2 Global Placement | Checksum: 10b8db8d3

Time (s): cpu = 00:02:45 ; elapsed = 00:04:06 . Memory (MB): peak = 6626.453 ; gain = 1255.133 ; free physical = 71041 ; free virtual = 220530

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19217ad98

Time (s): cpu = 00:03:16 ; elapsed = 00:04:24 . Memory (MB): peak = 6626.453 ; gain = 1255.133 ; free physical = 71064 ; free virtual = 220553

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20ea8cbb7

Time (s): cpu = 00:03:18 ; elapsed = 00:04:25 . Memory (MB): peak = 6626.453 ; gain = 1255.133 ; free physical = 71084 ; free virtual = 220574

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 13183c6a3

Time (s): cpu = 00:03:49 ; elapsed = 00:04:42 . Memory (MB): peak = 6626.453 ; gain = 1255.133 ; free physical = 71070 ; free virtual = 220560

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1b6971e7d

Time (s): cpu = 00:03:49 ; elapsed = 00:04:42 . Memory (MB): peak = 6626.453 ; gain = 1255.133 ; free physical = 71071 ; free virtual = 220562

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 19e794cf9

Time (s): cpu = 00:03:50 ; elapsed = 00:04:43 . Memory (MB): peak = 6626.453 ; gain = 1255.133 ; free physical = 71022 ; free virtual = 220513
Phase 3.3.3 Slice Area Swap | Checksum: 19e794cf9

Time (s): cpu = 00:03:50 ; elapsed = 00:04:43 . Memory (MB): peak = 6626.453 ; gain = 1255.133 ; free physical = 70962 ; free virtual = 220452
Phase 3.3 Small Shape DP | Checksum: 1c75a9a26

Time (s): cpu = 00:03:55 ; elapsed = 00:04:45 . Memory (MB): peak = 6626.453 ; gain = 1255.133 ; free physical = 71060 ; free virtual = 220550

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 201315031

Time (s): cpu = 00:03:55 ; elapsed = 00:04:45 . Memory (MB): peak = 6626.453 ; gain = 1255.133 ; free physical = 71071 ; free virtual = 220562

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 18c301b95

Time (s): cpu = 00:03:56 ; elapsed = 00:04:45 . Memory (MB): peak = 6626.453 ; gain = 1255.133 ; free physical = 71074 ; free virtual = 220564
Phase 3 Detail Placement | Checksum: 18c301b95

Time (s): cpu = 00:03:56 ; elapsed = 00:04:45 . Memory (MB): peak = 6626.453 ; gain = 1255.133 ; free physical = 71075 ; free virtual = 220566

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15da3c725

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.431 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a6201ac4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 6626.453 ; gain = 0.000 ; free physical = 70864 ; free virtual = 220355
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1a6201ac4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 6626.453 ; gain = 0.000 ; free physical = 70843 ; free virtual = 220334
Phase 4.1.1.1 BUFG Insertion | Checksum: 15da3c725

Time (s): cpu = 00:04:37 ; elapsed = 00:05:08 . Memory (MB): peak = 6626.453 ; gain = 1255.133 ; free physical = 70843 ; free virtual = 220334

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.431. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 24d6fd593

Time (s): cpu = 00:04:37 ; elapsed = 00:05:08 . Memory (MB): peak = 6626.453 ; gain = 1255.133 ; free physical = 70843 ; free virtual = 220334

Time (s): cpu = 00:04:37 ; elapsed = 00:05:08 . Memory (MB): peak = 6626.453 ; gain = 1255.133 ; free physical = 70843 ; free virtual = 220334
Phase 4.1 Post Commit Optimization | Checksum: 24d6fd593

Time (s): cpu = 00:04:37 ; elapsed = 00:05:08 . Memory (MB): peak = 6626.453 ; gain = 1255.133 ; free physical = 70842 ; free virtual = 220333
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6725.719 ; gain = 0.000 ; free physical = 70956 ; free virtual = 220447

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2f8df89de

Time (s): cpu = 00:05:25 ; elapsed = 00:05:43 . Memory (MB): peak = 6725.719 ; gain = 1354.398 ; free physical = 70955 ; free virtual = 220446

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                8x8|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2f8df89de

Time (s): cpu = 00:05:25 ; elapsed = 00:05:43 . Memory (MB): peak = 6725.719 ; gain = 1354.398 ; free physical = 70922 ; free virtual = 220413
Phase 4.3 Placer Reporting | Checksum: 2f8df89de

Time (s): cpu = 00:05:25 ; elapsed = 00:05:43 . Memory (MB): peak = 6725.719 ; gain = 1354.398 ; free physical = 70922 ; free virtual = 220413

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6725.719 ; gain = 0.000 ; free physical = 70921 ; free virtual = 220412

Time (s): cpu = 00:05:25 ; elapsed = 00:05:43 . Memory (MB): peak = 6725.719 ; gain = 1354.398 ; free physical = 70921 ; free virtual = 220412
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 3119d431a

Time (s): cpu = 00:05:25 ; elapsed = 00:05:43 . Memory (MB): peak = 6725.719 ; gain = 1354.398 ; free physical = 70911 ; free virtual = 220402
Ending Placer Task | Checksum: 2156459ff

Time (s): cpu = 00:05:25 ; elapsed = 00:05:43 . Memory (MB): peak = 6725.719 ; gain = 1354.398 ; free physical = 70894 ; free virtual = 220385
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:31 ; elapsed = 00:06:58 . Memory (MB): peak = 6725.719 ; gain = 1362.402 ; free physical = 70879 ; free virtual = 220370
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.87 . Memory (MB): peak = 6725.719 ; gain = 0.000 ; free physical = 70772 ; free virtual = 220263
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.3 . Memory (MB): peak = 6725.719 ; gain = 0.000 ; free physical = 70938 ; free virtual = 220430
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 6741.727 ; gain = 8.004 ; free physical = 70934 ; free virtual = 220444
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 6749.730 ; gain = 0.000 ; free physical = 70918 ; free virtual = 220418
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:15 . Memory (MB): peak = 6749.730 ; gain = 0.000 ; free physical = 70919 ; free virtual = 220419
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 6749.730 ; gain = 0.000 ; free physical = 70882 ; free virtual = 220399
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9bd5b4fb ConstDB: 0 ShapeSum: ce1ef0b9 RouteDB: ab6fb44b
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70945 ; free virtual = 220457
Post Restoration Checksum: NetGraph: e4985999 | NumContArr: 4a6fbcdb | Constraints: 8ac9db29 | Timing: 0
Phase 1 Build RT Design | Checksum: 1b9d1f19d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70770 ; free virtual = 220282

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1b9d1f19d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70770 ; free virtual = 220282

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1b9d1f19d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70770 ; free virtual = 220282

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 19d4039b8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70949 ; free virtual = 220461

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 263eee703

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70911 ; free virtual = 220423
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.515  | TNS=0.000  | WHS=-0.301 | THS=-18.224|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1a7f9a18d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70949 ; free virtual = 220461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.515  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 2161b6b63

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70949 ; free virtual = 220461

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000146699 %
  Global Horizontal Routing Utilization  = 0.00010863 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11274
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9607
  Number of Partially Routed Nets     = 1667
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 26e6faf4c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70831 ; free virtual = 220343

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 26e6faf4c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70804 ; free virtual = 220316
Phase 3 Initial Routing | Checksum: f2d99f82

Time (s): cpu = 00:00:59 ; elapsed = 00:00:26 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70948 ; free virtual = 220460

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1935
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.311  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 2b3fab712

Time (s): cpu = 00:01:28 ; elapsed = 00:00:35 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70765 ; free virtual = 220277

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2fa2bf3b1

Time (s): cpu = 00:01:28 ; elapsed = 00:00:35 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70762 ; free virtual = 220274
Phase 4 Rip-up And Reroute | Checksum: 2fa2bf3b1

Time (s): cpu = 00:01:29 ; elapsed = 00:00:35 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70762 ; free virtual = 220274

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2d79eafb8

Time (s): cpu = 00:01:29 ; elapsed = 00:00:36 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70758 ; free virtual = 220270

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2d79eafb8

Time (s): cpu = 00:01:29 ; elapsed = 00:00:36 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70758 ; free virtual = 220270
Phase 5 Delay and Skew Optimization | Checksum: 2d79eafb8

Time (s): cpu = 00:01:29 ; elapsed = 00:00:36 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70812 ; free virtual = 220324

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22c509e61

Time (s): cpu = 00:01:33 ; elapsed = 00:00:37 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70944 ; free virtual = 220456
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.311  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 23ceb7785

Time (s): cpu = 00:01:33 ; elapsed = 00:00:37 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70945 ; free virtual = 220457
Phase 6 Post Hold Fix | Checksum: 23ceb7785

Time (s): cpu = 00:01:33 ; elapsed = 00:00:37 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70945 ; free virtual = 220457

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.297757 %
  Global Horizontal Routing Utilization  = 0.250367 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 27de16918

Time (s): cpu = 00:01:35 ; elapsed = 00:00:37 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70945 ; free virtual = 220457

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 27de16918

Time (s): cpu = 00:01:35 ; elapsed = 00:00:37 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70944 ; free virtual = 220457

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 27de16918

Time (s): cpu = 00:01:37 ; elapsed = 00:00:38 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70909 ; free virtual = 220421

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 27de16918

Time (s): cpu = 00:01:37 ; elapsed = 00:00:39 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70850 ; free virtual = 220362

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.311  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 27de16918

Time (s): cpu = 00:01:38 ; elapsed = 00:00:39 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70771 ; free virtual = 220283
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 16033fbb2

Time (s): cpu = 00:01:39 ; elapsed = 00:00:39 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70766 ; free virtual = 220279

Time (s): cpu = 00:01:39 ; elapsed = 00:00:39 . Memory (MB): peak = 6757.734 ; gain = 0.000 ; free physical = 70766 ; free virtual = 220279

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
135 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:50 . Memory (MB): peak = 6757.734 ; gain = 8.004 ; free physical = 70764 ; free virtual = 220276
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 6813.762 ; gain = 0.000 ; free physical = 70928 ; free virtual = 220441
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
145 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 6813.762 ; gain = 0.000 ; free physical = 70938 ; free virtual = 220459
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 6813.762 ; gain = 0.000 ; free physical = 70746 ; free virtual = 220269
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 6813.762 ; gain = 0.000 ; free physical = 70917 ; free virtual = 220461
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/axi_interconect/axi_interconect.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*(~A4))+((~A5)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*(~A4))+((~A5)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1852] BUFGCE_cascade_from_clock_buf: Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCE dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck I pin is driven by another clock buffer design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG.
WARNING: [DRC RTSTAT-10] No routable loads: 57 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0]... and (the first 15 of 43 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:05 ; elapsed = 00:02:17 . Memory (MB): peak = 7000.914 ; gain = 187.152 ; free physical = 70616 ; free virtual = 220183
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 17:49:14 2024...
