
stm32_h7_uart-test_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c64  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  08008efc  08008efc  00009efc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008fe0  08008fe0  0000a010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008fe0  08008fe0  00009fe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008fe8  08008fe8  0000a010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008fe8  08008fe8  00009fe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008fec  08008fec  00009fec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  24000000  08008ff0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bb8  24000010  08009000  0000a010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000bc8  08009000  0000abc8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000a010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000186c0  00000000  00000000  0000a03e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027f8  00000000  00000000  000226fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001350  00000000  00000000  00024ef8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f21  00000000  00000000  00026248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003b1ac  00000000  00000000  00027169  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001886f  00000000  00000000  00062315  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018ed53  00000000  00000000  0007ab84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  002098d7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000543c  00000000  00000000  0020991c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  0020ed58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08008ee4 	.word	0x08008ee4

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08008ee4 	.word	0x08008ee4

080002d8 <strlen>:
 80002d8:	4603      	mov	r3, r0
 80002da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002de:	2a00      	cmp	r2, #0
 80002e0:	d1fb      	bne.n	80002da <strlen+0x2>
 80002e2:	1a18      	subs	r0, r3, r0
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr

080002e8 <__aeabi_uldivmod>:
 80002e8:	b953      	cbnz	r3, 8000300 <__aeabi_uldivmod+0x18>
 80002ea:	b94a      	cbnz	r2, 8000300 <__aeabi_uldivmod+0x18>
 80002ec:	2900      	cmp	r1, #0
 80002ee:	bf08      	it	eq
 80002f0:	2800      	cmpeq	r0, #0
 80002f2:	bf1c      	itt	ne
 80002f4:	f04f 31ff 	movne.w	r1, #4294967295
 80002f8:	f04f 30ff 	movne.w	r0, #4294967295
 80002fc:	f000 b988 	b.w	8000610 <__aeabi_idiv0>
 8000300:	f1ad 0c08 	sub.w	ip, sp, #8
 8000304:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000308:	f000 f806 	bl	8000318 <__udivmoddi4>
 800030c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000310:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000314:	b004      	add	sp, #16
 8000316:	4770      	bx	lr

08000318 <__udivmoddi4>:
 8000318:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800031c:	9d08      	ldr	r5, [sp, #32]
 800031e:	468e      	mov	lr, r1
 8000320:	4604      	mov	r4, r0
 8000322:	4688      	mov	r8, r1
 8000324:	2b00      	cmp	r3, #0
 8000326:	d14a      	bne.n	80003be <__udivmoddi4+0xa6>
 8000328:	428a      	cmp	r2, r1
 800032a:	4617      	mov	r7, r2
 800032c:	d962      	bls.n	80003f4 <__udivmoddi4+0xdc>
 800032e:	fab2 f682 	clz	r6, r2
 8000332:	b14e      	cbz	r6, 8000348 <__udivmoddi4+0x30>
 8000334:	f1c6 0320 	rsb	r3, r6, #32
 8000338:	fa01 f806 	lsl.w	r8, r1, r6
 800033c:	fa20 f303 	lsr.w	r3, r0, r3
 8000340:	40b7      	lsls	r7, r6
 8000342:	ea43 0808 	orr.w	r8, r3, r8
 8000346:	40b4      	lsls	r4, r6
 8000348:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800034c:	fa1f fc87 	uxth.w	ip, r7
 8000350:	fbb8 f1fe 	udiv	r1, r8, lr
 8000354:	0c23      	lsrs	r3, r4, #16
 8000356:	fb0e 8811 	mls	r8, lr, r1, r8
 800035a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800035e:	fb01 f20c 	mul.w	r2, r1, ip
 8000362:	429a      	cmp	r2, r3
 8000364:	d909      	bls.n	800037a <__udivmoddi4+0x62>
 8000366:	18fb      	adds	r3, r7, r3
 8000368:	f101 30ff 	add.w	r0, r1, #4294967295
 800036c:	f080 80ea 	bcs.w	8000544 <__udivmoddi4+0x22c>
 8000370:	429a      	cmp	r2, r3
 8000372:	f240 80e7 	bls.w	8000544 <__udivmoddi4+0x22c>
 8000376:	3902      	subs	r1, #2
 8000378:	443b      	add	r3, r7
 800037a:	1a9a      	subs	r2, r3, r2
 800037c:	b2a3      	uxth	r3, r4
 800037e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000382:	fb0e 2210 	mls	r2, lr, r0, r2
 8000386:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800038a:	fb00 fc0c 	mul.w	ip, r0, ip
 800038e:	459c      	cmp	ip, r3
 8000390:	d909      	bls.n	80003a6 <__udivmoddi4+0x8e>
 8000392:	18fb      	adds	r3, r7, r3
 8000394:	f100 32ff 	add.w	r2, r0, #4294967295
 8000398:	f080 80d6 	bcs.w	8000548 <__udivmoddi4+0x230>
 800039c:	459c      	cmp	ip, r3
 800039e:	f240 80d3 	bls.w	8000548 <__udivmoddi4+0x230>
 80003a2:	443b      	add	r3, r7
 80003a4:	3802      	subs	r0, #2
 80003a6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003aa:	eba3 030c 	sub.w	r3, r3, ip
 80003ae:	2100      	movs	r1, #0
 80003b0:	b11d      	cbz	r5, 80003ba <__udivmoddi4+0xa2>
 80003b2:	40f3      	lsrs	r3, r6
 80003b4:	2200      	movs	r2, #0
 80003b6:	e9c5 3200 	strd	r3, r2, [r5]
 80003ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003be:	428b      	cmp	r3, r1
 80003c0:	d905      	bls.n	80003ce <__udivmoddi4+0xb6>
 80003c2:	b10d      	cbz	r5, 80003c8 <__udivmoddi4+0xb0>
 80003c4:	e9c5 0100 	strd	r0, r1, [r5]
 80003c8:	2100      	movs	r1, #0
 80003ca:	4608      	mov	r0, r1
 80003cc:	e7f5      	b.n	80003ba <__udivmoddi4+0xa2>
 80003ce:	fab3 f183 	clz	r1, r3
 80003d2:	2900      	cmp	r1, #0
 80003d4:	d146      	bne.n	8000464 <__udivmoddi4+0x14c>
 80003d6:	4573      	cmp	r3, lr
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0xc8>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 8105 	bhi.w	80005ea <__udivmoddi4+0x2d2>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	4690      	mov	r8, r2
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0e5      	beq.n	80003ba <__udivmoddi4+0xa2>
 80003ee:	e9c5 4800 	strd	r4, r8, [r5]
 80003f2:	e7e2      	b.n	80003ba <__udivmoddi4+0xa2>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	f000 8090 	beq.w	800051a <__udivmoddi4+0x202>
 80003fa:	fab2 f682 	clz	r6, r2
 80003fe:	2e00      	cmp	r6, #0
 8000400:	f040 80a4 	bne.w	800054c <__udivmoddi4+0x234>
 8000404:	1a8a      	subs	r2, r1, r2
 8000406:	0c03      	lsrs	r3, r0, #16
 8000408:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800040c:	b280      	uxth	r0, r0
 800040e:	b2bc      	uxth	r4, r7
 8000410:	2101      	movs	r1, #1
 8000412:	fbb2 fcfe 	udiv	ip, r2, lr
 8000416:	fb0e 221c 	mls	r2, lr, ip, r2
 800041a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800041e:	fb04 f20c 	mul.w	r2, r4, ip
 8000422:	429a      	cmp	r2, r3
 8000424:	d907      	bls.n	8000436 <__udivmoddi4+0x11e>
 8000426:	18fb      	adds	r3, r7, r3
 8000428:	f10c 38ff 	add.w	r8, ip, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x11c>
 800042e:	429a      	cmp	r2, r3
 8000430:	f200 80e0 	bhi.w	80005f4 <__udivmoddi4+0x2dc>
 8000434:	46c4      	mov	ip, r8
 8000436:	1a9b      	subs	r3, r3, r2
 8000438:	fbb3 f2fe 	udiv	r2, r3, lr
 800043c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000440:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000444:	fb02 f404 	mul.w	r4, r2, r4
 8000448:	429c      	cmp	r4, r3
 800044a:	d907      	bls.n	800045c <__udivmoddi4+0x144>
 800044c:	18fb      	adds	r3, r7, r3
 800044e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x142>
 8000454:	429c      	cmp	r4, r3
 8000456:	f200 80ca 	bhi.w	80005ee <__udivmoddi4+0x2d6>
 800045a:	4602      	mov	r2, r0
 800045c:	1b1b      	subs	r3, r3, r4
 800045e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000462:	e7a5      	b.n	80003b0 <__udivmoddi4+0x98>
 8000464:	f1c1 0620 	rsb	r6, r1, #32
 8000468:	408b      	lsls	r3, r1
 800046a:	fa22 f706 	lsr.w	r7, r2, r6
 800046e:	431f      	orrs	r7, r3
 8000470:	fa0e f401 	lsl.w	r4, lr, r1
 8000474:	fa20 f306 	lsr.w	r3, r0, r6
 8000478:	fa2e fe06 	lsr.w	lr, lr, r6
 800047c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000480:	4323      	orrs	r3, r4
 8000482:	fa00 f801 	lsl.w	r8, r0, r1
 8000486:	fa1f fc87 	uxth.w	ip, r7
 800048a:	fbbe f0f9 	udiv	r0, lr, r9
 800048e:	0c1c      	lsrs	r4, r3, #16
 8000490:	fb09 ee10 	mls	lr, r9, r0, lr
 8000494:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000498:	fb00 fe0c 	mul.w	lr, r0, ip
 800049c:	45a6      	cmp	lr, r4
 800049e:	fa02 f201 	lsl.w	r2, r2, r1
 80004a2:	d909      	bls.n	80004b8 <__udivmoddi4+0x1a0>
 80004a4:	193c      	adds	r4, r7, r4
 80004a6:	f100 3aff 	add.w	sl, r0, #4294967295
 80004aa:	f080 809c 	bcs.w	80005e6 <__udivmoddi4+0x2ce>
 80004ae:	45a6      	cmp	lr, r4
 80004b0:	f240 8099 	bls.w	80005e6 <__udivmoddi4+0x2ce>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	eba4 040e 	sub.w	r4, r4, lr
 80004bc:	fa1f fe83 	uxth.w	lr, r3
 80004c0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004c4:	fb09 4413 	mls	r4, r9, r3, r4
 80004c8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004cc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d0:	45a4      	cmp	ip, r4
 80004d2:	d908      	bls.n	80004e6 <__udivmoddi4+0x1ce>
 80004d4:	193c      	adds	r4, r7, r4
 80004d6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004da:	f080 8082 	bcs.w	80005e2 <__udivmoddi4+0x2ca>
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d97f      	bls.n	80005e2 <__udivmoddi4+0x2ca>
 80004e2:	3b02      	subs	r3, #2
 80004e4:	443c      	add	r4, r7
 80004e6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004ea:	eba4 040c 	sub.w	r4, r4, ip
 80004ee:	fba0 ec02 	umull	lr, ip, r0, r2
 80004f2:	4564      	cmp	r4, ip
 80004f4:	4673      	mov	r3, lr
 80004f6:	46e1      	mov	r9, ip
 80004f8:	d362      	bcc.n	80005c0 <__udivmoddi4+0x2a8>
 80004fa:	d05f      	beq.n	80005bc <__udivmoddi4+0x2a4>
 80004fc:	b15d      	cbz	r5, 8000516 <__udivmoddi4+0x1fe>
 80004fe:	ebb8 0203 	subs.w	r2, r8, r3
 8000502:	eb64 0409 	sbc.w	r4, r4, r9
 8000506:	fa04 f606 	lsl.w	r6, r4, r6
 800050a:	fa22 f301 	lsr.w	r3, r2, r1
 800050e:	431e      	orrs	r6, r3
 8000510:	40cc      	lsrs	r4, r1
 8000512:	e9c5 6400 	strd	r6, r4, [r5]
 8000516:	2100      	movs	r1, #0
 8000518:	e74f      	b.n	80003ba <__udivmoddi4+0xa2>
 800051a:	fbb1 fcf2 	udiv	ip, r1, r2
 800051e:	0c01      	lsrs	r1, r0, #16
 8000520:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000524:	b280      	uxth	r0, r0
 8000526:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800052a:	463b      	mov	r3, r7
 800052c:	4638      	mov	r0, r7
 800052e:	463c      	mov	r4, r7
 8000530:	46b8      	mov	r8, r7
 8000532:	46be      	mov	lr, r7
 8000534:	2620      	movs	r6, #32
 8000536:	fbb1 f1f7 	udiv	r1, r1, r7
 800053a:	eba2 0208 	sub.w	r2, r2, r8
 800053e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000542:	e766      	b.n	8000412 <__udivmoddi4+0xfa>
 8000544:	4601      	mov	r1, r0
 8000546:	e718      	b.n	800037a <__udivmoddi4+0x62>
 8000548:	4610      	mov	r0, r2
 800054a:	e72c      	b.n	80003a6 <__udivmoddi4+0x8e>
 800054c:	f1c6 0220 	rsb	r2, r6, #32
 8000550:	fa2e f302 	lsr.w	r3, lr, r2
 8000554:	40b7      	lsls	r7, r6
 8000556:	40b1      	lsls	r1, r6
 8000558:	fa20 f202 	lsr.w	r2, r0, r2
 800055c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000560:	430a      	orrs	r2, r1
 8000562:	fbb3 f8fe 	udiv	r8, r3, lr
 8000566:	b2bc      	uxth	r4, r7
 8000568:	fb0e 3318 	mls	r3, lr, r8, r3
 800056c:	0c11      	lsrs	r1, r2, #16
 800056e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000572:	fb08 f904 	mul.w	r9, r8, r4
 8000576:	40b0      	lsls	r0, r6
 8000578:	4589      	cmp	r9, r1
 800057a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800057e:	b280      	uxth	r0, r0
 8000580:	d93e      	bls.n	8000600 <__udivmoddi4+0x2e8>
 8000582:	1879      	adds	r1, r7, r1
 8000584:	f108 3cff 	add.w	ip, r8, #4294967295
 8000588:	d201      	bcs.n	800058e <__udivmoddi4+0x276>
 800058a:	4589      	cmp	r9, r1
 800058c:	d81f      	bhi.n	80005ce <__udivmoddi4+0x2b6>
 800058e:	eba1 0109 	sub.w	r1, r1, r9
 8000592:	fbb1 f9fe 	udiv	r9, r1, lr
 8000596:	fb09 f804 	mul.w	r8, r9, r4
 800059a:	fb0e 1119 	mls	r1, lr, r9, r1
 800059e:	b292      	uxth	r2, r2
 80005a0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005a4:	4542      	cmp	r2, r8
 80005a6:	d229      	bcs.n	80005fc <__udivmoddi4+0x2e4>
 80005a8:	18ba      	adds	r2, r7, r2
 80005aa:	f109 31ff 	add.w	r1, r9, #4294967295
 80005ae:	d2c4      	bcs.n	800053a <__udivmoddi4+0x222>
 80005b0:	4542      	cmp	r2, r8
 80005b2:	d2c2      	bcs.n	800053a <__udivmoddi4+0x222>
 80005b4:	f1a9 0102 	sub.w	r1, r9, #2
 80005b8:	443a      	add	r2, r7
 80005ba:	e7be      	b.n	800053a <__udivmoddi4+0x222>
 80005bc:	45f0      	cmp	r8, lr
 80005be:	d29d      	bcs.n	80004fc <__udivmoddi4+0x1e4>
 80005c0:	ebbe 0302 	subs.w	r3, lr, r2
 80005c4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c8:	3801      	subs	r0, #1
 80005ca:	46e1      	mov	r9, ip
 80005cc:	e796      	b.n	80004fc <__udivmoddi4+0x1e4>
 80005ce:	eba7 0909 	sub.w	r9, r7, r9
 80005d2:	4449      	add	r1, r9
 80005d4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005dc:	fb09 f804 	mul.w	r8, r9, r4
 80005e0:	e7db      	b.n	800059a <__udivmoddi4+0x282>
 80005e2:	4673      	mov	r3, lr
 80005e4:	e77f      	b.n	80004e6 <__udivmoddi4+0x1ce>
 80005e6:	4650      	mov	r0, sl
 80005e8:	e766      	b.n	80004b8 <__udivmoddi4+0x1a0>
 80005ea:	4608      	mov	r0, r1
 80005ec:	e6fd      	b.n	80003ea <__udivmoddi4+0xd2>
 80005ee:	443b      	add	r3, r7
 80005f0:	3a02      	subs	r2, #2
 80005f2:	e733      	b.n	800045c <__udivmoddi4+0x144>
 80005f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f8:	443b      	add	r3, r7
 80005fa:	e71c      	b.n	8000436 <__udivmoddi4+0x11e>
 80005fc:	4649      	mov	r1, r9
 80005fe:	e79c      	b.n	800053a <__udivmoddi4+0x222>
 8000600:	eba1 0109 	sub.w	r1, r1, r9
 8000604:	46c4      	mov	ip, r8
 8000606:	fbb1 f9fe 	udiv	r9, r1, lr
 800060a:	fb09 f804 	mul.w	r8, r9, r4
 800060e:	e7c4      	b.n	800059a <__udivmoddi4+0x282>

08000610 <__aeabi_idiv0>:
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop

08000614 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000618:	4b49      	ldr	r3, [pc, #292]	@ (8000740 <SystemInit+0x12c>)
 800061a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800061e:	4a48      	ldr	r2, [pc, #288]	@ (8000740 <SystemInit+0x12c>)
 8000620:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000624:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000628:	4b45      	ldr	r3, [pc, #276]	@ (8000740 <SystemInit+0x12c>)
 800062a:	691b      	ldr	r3, [r3, #16]
 800062c:	4a44      	ldr	r2, [pc, #272]	@ (8000740 <SystemInit+0x12c>)
 800062e:	f043 0310 	orr.w	r3, r3, #16
 8000632:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000634:	4b43      	ldr	r3, [pc, #268]	@ (8000744 <SystemInit+0x130>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	f003 030f 	and.w	r3, r3, #15
 800063c:	2b06      	cmp	r3, #6
 800063e:	d807      	bhi.n	8000650 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000640:	4b40      	ldr	r3, [pc, #256]	@ (8000744 <SystemInit+0x130>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	f023 030f 	bic.w	r3, r3, #15
 8000648:	4a3e      	ldr	r2, [pc, #248]	@ (8000744 <SystemInit+0x130>)
 800064a:	f043 0307 	orr.w	r3, r3, #7
 800064e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000650:	4b3d      	ldr	r3, [pc, #244]	@ (8000748 <SystemInit+0x134>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4a3c      	ldr	r2, [pc, #240]	@ (8000748 <SystemInit+0x134>)
 8000656:	f043 0301 	orr.w	r3, r3, #1
 800065a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800065c:	4b3a      	ldr	r3, [pc, #232]	@ (8000748 <SystemInit+0x134>)
 800065e:	2200      	movs	r2, #0
 8000660:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000662:	4b39      	ldr	r3, [pc, #228]	@ (8000748 <SystemInit+0x134>)
 8000664:	681a      	ldr	r2, [r3, #0]
 8000666:	4938      	ldr	r1, [pc, #224]	@ (8000748 <SystemInit+0x134>)
 8000668:	4b38      	ldr	r3, [pc, #224]	@ (800074c <SystemInit+0x138>)
 800066a:	4013      	ands	r3, r2
 800066c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800066e:	4b35      	ldr	r3, [pc, #212]	@ (8000744 <SystemInit+0x130>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	f003 0308 	and.w	r3, r3, #8
 8000676:	2b00      	cmp	r3, #0
 8000678:	d007      	beq.n	800068a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800067a:	4b32      	ldr	r3, [pc, #200]	@ (8000744 <SystemInit+0x130>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	f023 030f 	bic.w	r3, r3, #15
 8000682:	4a30      	ldr	r2, [pc, #192]	@ (8000744 <SystemInit+0x130>)
 8000684:	f043 0307 	orr.w	r3, r3, #7
 8000688:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800068a:	4b2f      	ldr	r3, [pc, #188]	@ (8000748 <SystemInit+0x134>)
 800068c:	2200      	movs	r2, #0
 800068e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000690:	4b2d      	ldr	r3, [pc, #180]	@ (8000748 <SystemInit+0x134>)
 8000692:	2200      	movs	r2, #0
 8000694:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000696:	4b2c      	ldr	r3, [pc, #176]	@ (8000748 <SystemInit+0x134>)
 8000698:	2200      	movs	r2, #0
 800069a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800069c:	4b2a      	ldr	r3, [pc, #168]	@ (8000748 <SystemInit+0x134>)
 800069e:	4a2c      	ldr	r2, [pc, #176]	@ (8000750 <SystemInit+0x13c>)
 80006a0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80006a2:	4b29      	ldr	r3, [pc, #164]	@ (8000748 <SystemInit+0x134>)
 80006a4:	4a2b      	ldr	r2, [pc, #172]	@ (8000754 <SystemInit+0x140>)
 80006a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80006a8:	4b27      	ldr	r3, [pc, #156]	@ (8000748 <SystemInit+0x134>)
 80006aa:	4a2b      	ldr	r2, [pc, #172]	@ (8000758 <SystemInit+0x144>)
 80006ac:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80006ae:	4b26      	ldr	r3, [pc, #152]	@ (8000748 <SystemInit+0x134>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006b4:	4b24      	ldr	r3, [pc, #144]	@ (8000748 <SystemInit+0x134>)
 80006b6:	4a28      	ldr	r2, [pc, #160]	@ (8000758 <SystemInit+0x144>)
 80006b8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006ba:	4b23      	ldr	r3, [pc, #140]	@ (8000748 <SystemInit+0x134>)
 80006bc:	2200      	movs	r2, #0
 80006be:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006c0:	4b21      	ldr	r3, [pc, #132]	@ (8000748 <SystemInit+0x134>)
 80006c2:	4a25      	ldr	r2, [pc, #148]	@ (8000758 <SystemInit+0x144>)
 80006c4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006c6:	4b20      	ldr	r3, [pc, #128]	@ (8000748 <SystemInit+0x134>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006cc:	4b1e      	ldr	r3, [pc, #120]	@ (8000748 <SystemInit+0x134>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a1d      	ldr	r2, [pc, #116]	@ (8000748 <SystemInit+0x134>)
 80006d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006d6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006d8:	4b1b      	ldr	r3, [pc, #108]	@ (8000748 <SystemInit+0x134>)
 80006da:	2200      	movs	r2, #0
 80006dc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006de:	4b1f      	ldr	r3, [pc, #124]	@ (800075c <SystemInit+0x148>)
 80006e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006e2:	4a1e      	ldr	r2, [pc, #120]	@ (800075c <SystemInit+0x148>)
 80006e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006e8:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006ea:	4b1d      	ldr	r3, [pc, #116]	@ (8000760 <SystemInit+0x14c>)
 80006ec:	681a      	ldr	r2, [r3, #0]
 80006ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000764 <SystemInit+0x150>)
 80006f0:	4013      	ands	r3, r2
 80006f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006f6:	d202      	bcs.n	80006fe <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000768 <SystemInit+0x154>)
 80006fa:	2201      	movs	r2, #1
 80006fc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80006fe:	4b12      	ldr	r3, [pc, #72]	@ (8000748 <SystemInit+0x134>)
 8000700:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000704:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000708:	2b00      	cmp	r3, #0
 800070a:	d113      	bne.n	8000734 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800070c:	4b0e      	ldr	r3, [pc, #56]	@ (8000748 <SystemInit+0x134>)
 800070e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000712:	4a0d      	ldr	r2, [pc, #52]	@ (8000748 <SystemInit+0x134>)
 8000714:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000718:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800071c:	4b13      	ldr	r3, [pc, #76]	@ (800076c <SystemInit+0x158>)
 800071e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000722:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000724:	4b08      	ldr	r3, [pc, #32]	@ (8000748 <SystemInit+0x134>)
 8000726:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800072a:	4a07      	ldr	r2, [pc, #28]	@ (8000748 <SystemInit+0x134>)
 800072c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000730:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000734:	bf00      	nop
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop
 8000740:	e000ed00 	.word	0xe000ed00
 8000744:	52002000 	.word	0x52002000
 8000748:	58024400 	.word	0x58024400
 800074c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000750:	02020200 	.word	0x02020200
 8000754:	01ff0000 	.word	0x01ff0000
 8000758:	01010280 	.word	0x01010280
 800075c:	580000c0 	.word	0x580000c0
 8000760:	5c001000 	.word	0x5c001000
 8000764:	ffff0000 	.word	0xffff0000
 8000768:	51008108 	.word	0x51008108
 800076c:	52004000 	.word	0x52004000

08000770 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000774:	4b09      	ldr	r3, [pc, #36]	@ (800079c <ExitRun0Mode+0x2c>)
 8000776:	68db      	ldr	r3, [r3, #12]
 8000778:	4a08      	ldr	r2, [pc, #32]	@ (800079c <ExitRun0Mode+0x2c>)
 800077a:	f023 0302 	bic.w	r3, r3, #2
 800077e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000780:	bf00      	nop
 8000782:	4b06      	ldr	r3, [pc, #24]	@ (800079c <ExitRun0Mode+0x2c>)
 8000784:	685b      	ldr	r3, [r3, #4]
 8000786:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800078a:	2b00      	cmp	r3, #0
 800078c:	d0f9      	beq.n	8000782 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800078e:	bf00      	nop
 8000790:	bf00      	nop
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	58024800 	.word	0x58024800

080007a0 <mb_rb_put>:
static uart_mb_t *g_mb = NULL;

// ---------------------------------
// Ring buffer helpers (per mailbox)
// ---------------------------------
static inline int mb_rb_put(uart_mb_t *mb, uint8_t b) {
 80007a0:	b480      	push	{r7}
 80007a2:	b085      	sub	sp, #20
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	460b      	mov	r3, r1
 80007aa:	70fb      	strb	r3, [r7, #3]
    uint16_t next = (uint16_t)((mb->head + 1U) % RX_RB_SZ);
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 80007b2:	b29b      	uxth	r3, r3
 80007b4:	3301      	adds	r3, #1
 80007b6:	b29b      	uxth	r3, r3
 80007b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80007bc:	81fb      	strh	r3, [r7, #14]
    if (next == mb->tail) { mb->dropped++; return 0; }  // full
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 80007c4:	b29b      	uxth	r3, r3
 80007c6:	89fa      	ldrh	r2, [r7, #14]
 80007c8:	429a      	cmp	r2, r3
 80007ca:	d108      	bne.n	80007de <mb_rb_put+0x3e>
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	f8d3 3248 	ldr.w	r3, [r3, #584]	@ 0x248
 80007d2:	1c5a      	adds	r2, r3, #1
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	f8c3 2248 	str.w	r2, [r3, #584]	@ 0x248
 80007da:	2300      	movs	r3, #0
 80007dc:	e00e      	b.n	80007fc <mb_rb_put+0x5c>
    mb->rb[mb->head] = b;
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 80007e4:	b29b      	uxth	r3, r3
 80007e6:	461a      	mov	r2, r3
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	4413      	add	r3, r2
 80007ec:	78fa      	ldrb	r2, [r7, #3]
 80007ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    mb->head = next;
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	89fa      	ldrh	r2, [r7, #14]
 80007f6:	f8a3 2244 	strh.w	r2, [r3, #580]	@ 0x244
    return 1;
 80007fa:	2301      	movs	r3, #1
}
 80007fc:	4618      	mov	r0, r3
 80007fe:	3714      	adds	r7, #20
 8000800:	46bd      	mov	sp, r7
 8000802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000806:	4770      	bx	lr

08000808 <mb_rb_get>:

static inline int mb_rb_get(uart_mb_t *mb, uint8_t *b) {
 8000808:	b480      	push	{r7}
 800080a:	b083      	sub	sp, #12
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
 8000810:	6039      	str	r1, [r7, #0]
    if (mb->head == mb->tail) return 0;                 // empty
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 8000818:	b29a      	uxth	r2, r3
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8000820:	b29b      	uxth	r3, r3
 8000822:	429a      	cmp	r2, r3
 8000824:	d101      	bne.n	800082a <mb_rb_get+0x22>
 8000826:	2300      	movs	r3, #0
 8000828:	e018      	b.n	800085c <mb_rb_get+0x54>
    *b = mb->rb[mb->tail];
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8000830:	b29b      	uxth	r3, r3
 8000832:	461a      	mov	r2, r3
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	4413      	add	r3, r2
 8000838:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800083c:	b2da      	uxtb	r2, r3
 800083e:	683b      	ldr	r3, [r7, #0]
 8000840:	701a      	strb	r2, [r3, #0]
    mb->tail = (uint16_t)((mb->tail + 1U) % RX_RB_SZ);
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8000848:	b29b      	uxth	r3, r3
 800084a:	3301      	adds	r3, #1
 800084c:	b29b      	uxth	r3, r3
 800084e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000852:	b29a      	uxth	r2, r3
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	f8a3 2246 	strh.w	r2, [r3, #582]	@ 0x246
    return 1;
 800085a:	2301      	movs	r3, #1
}
 800085c:	4618      	mov	r0, r3
 800085e:	370c      	adds	r7, #12
 8000860:	46bd      	mov	sp, r7
 8000862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000866:	4770      	bx	lr

08000868 <uart_mb_find>:

// ---------------------------------
// Registry utilities
// ---------------------------------
static uart_mb_t* uart_mb_find(UART_HandleTypeDef *huart) {
 8000868:	b480      	push	{r7}
 800086a:	b085      	sub	sp, #20
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
    for (uint32_t i = 0; i < g_mb_count; ++i) {
 8000870:	2300      	movs	r3, #0
 8000872:	60fb      	str	r3, [r7, #12]
 8000874:	e015      	b.n	80008a2 <uart_mb_find+0x3a>
        if (g_mailboxes[i].huart == huart) return &g_mailboxes[i];
 8000876:	4a11      	ldr	r2, [pc, #68]	@ (80008bc <uart_mb_find+0x54>)
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 800087e:	fb01 f303 	mul.w	r3, r1, r3
 8000882:	4413      	add	r3, r2
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	687a      	ldr	r2, [r7, #4]
 8000888:	429a      	cmp	r2, r3
 800088a:	d107      	bne.n	800089c <uart_mb_find+0x34>
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	f44f 7213 	mov.w	r2, #588	@ 0x24c
 8000892:	fb02 f303 	mul.w	r3, r2, r3
 8000896:	4a09      	ldr	r2, [pc, #36]	@ (80008bc <uart_mb_find+0x54>)
 8000898:	4413      	add	r3, r2
 800089a:	e008      	b.n	80008ae <uart_mb_find+0x46>
    for (uint32_t i = 0; i < g_mb_count; ++i) {
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	3301      	adds	r3, #1
 80008a0:	60fb      	str	r3, [r7, #12]
 80008a2:	4b07      	ldr	r3, [pc, #28]	@ (80008c0 <uart_mb_find+0x58>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	68fa      	ldr	r2, [r7, #12]
 80008a8:	429a      	cmp	r2, r3
 80008aa:	d3e4      	bcc.n	8000876 <uart_mb_find+0xe>
    }
    return NULL;
 80008ac:	2300      	movs	r3, #0
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	3714      	adds	r7, #20
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop
 80008bc:	2400028c 	.word	0x2400028c
 80008c0:	24000bbc 	.word	0x24000bbc

080008c4 <uart_mb_register>:

// Register a UART into the mailbox system and start idle reception.
// Returns pointer to mailbox via out_mb; returns 0 on success, -1 on error.
int uart_mb_register(UART_HandleTypeDef *huart, uart_mb_t **out_mb) {
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b084      	sub	sp, #16
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	6039      	str	r1, [r7, #0]
    // Already registered?
    uart_mb_t *existing = uart_mb_find(huart);
 80008ce:	6878      	ldr	r0, [r7, #4]
 80008d0:	f7ff ffca 	bl	8000868 <uart_mb_find>
 80008d4:	60f8      	str	r0, [r7, #12]
    if (existing) {
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d00f      	beq.n	80008fc <uart_mb_register+0x38>
        if (out_mb) *out_mb = existing;
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d002      	beq.n	80008e8 <uart_mb_register+0x24>
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	68fa      	ldr	r2, [r7, #12]
 80008e6:	601a      	str	r2, [r3, #0]
        // re-arm in case caller wants to ensure it's active
        HAL_UARTEx_ReceiveToIdle_IT(existing->huart, existing->rxChunk, sizeof(existing->rxChunk));
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	6818      	ldr	r0, [r3, #0]
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	3304      	adds	r3, #4
 80008f0:	2240      	movs	r2, #64	@ 0x40
 80008f2:	4619      	mov	r1, r3
 80008f4:	f008 fa1d 	bl	8008d32 <HAL_UARTEx_ReceiveToIdle_IT>
        return 0;
 80008f8:	2300      	movs	r3, #0
 80008fa:	e02a      	b.n	8000952 <uart_mb_register+0x8e>
    }

    if (g_mb_count >= UART_MB_MAX) return -1;
 80008fc:	4b17      	ldr	r3, [pc, #92]	@ (800095c <uart_mb_register+0x98>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	2b03      	cmp	r3, #3
 8000902:	d902      	bls.n	800090a <uart_mb_register+0x46>
 8000904:	f04f 33ff 	mov.w	r3, #4294967295
 8000908:	e023      	b.n	8000952 <uart_mb_register+0x8e>

    uart_mb_t *mb = &g_mailboxes[g_mb_count++];
 800090a:	4b14      	ldr	r3, [pc, #80]	@ (800095c <uart_mb_register+0x98>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	1c5a      	adds	r2, r3, #1
 8000910:	4912      	ldr	r1, [pc, #72]	@ (800095c <uart_mb_register+0x98>)
 8000912:	600a      	str	r2, [r1, #0]
 8000914:	f44f 7213 	mov.w	r2, #588	@ 0x24c
 8000918:	fb02 f303 	mul.w	r3, r2, r3
 800091c:	4a10      	ldr	r2, [pc, #64]	@ (8000960 <uart_mb_register+0x9c>)
 800091e:	4413      	add	r3, r2
 8000920:	60bb      	str	r3, [r7, #8]
    memset((void*)mb, 0, sizeof(*mb));
 8000922:	f44f 7213 	mov.w	r2, #588	@ 0x24c
 8000926:	2100      	movs	r1, #0
 8000928:	68b8      	ldr	r0, [r7, #8]
 800092a:	f008 faa1 	bl	8008e70 <memset>
    mb->huart = huart;
 800092e:	68bb      	ldr	r3, [r7, #8]
 8000930:	687a      	ldr	r2, [r7, #4]
 8000932:	601a      	str	r2, [r3, #0]

    // Kick off idle reception for this UART
    HAL_UARTEx_ReceiveToIdle_IT(mb->huart, mb->rxChunk, sizeof(mb->rxChunk));
 8000934:	68bb      	ldr	r3, [r7, #8]
 8000936:	6818      	ldr	r0, [r3, #0]
 8000938:	68bb      	ldr	r3, [r7, #8]
 800093a:	3304      	adds	r3, #4
 800093c:	2240      	movs	r2, #64	@ 0x40
 800093e:	4619      	mov	r1, r3
 8000940:	f008 f9f7 	bl	8008d32 <HAL_UARTEx_ReceiveToIdle_IT>

    if (out_mb) *out_mb = mb;
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	2b00      	cmp	r3, #0
 8000948:	d002      	beq.n	8000950 <uart_mb_register+0x8c>
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	68ba      	ldr	r2, [r7, #8]
 800094e:	601a      	str	r2, [r3, #0]
    return 0;
 8000950:	2300      	movs	r3, #0
}
 8000952:	4618      	mov	r0, r3
 8000954:	3710      	adds	r7, #16
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	24000bbc 	.word	0x24000bbc
 8000960:	2400028c 	.word	0x2400028c

08000964 <HAL_UARTEx_RxEventCallback>:

// ---------------------------------
// HAL callbacks (shared)
// ---------------------------------
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8000964:	b580      	push	{r7, lr}
 8000966:	b084      	sub	sp, #16
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
 800096c:	460b      	mov	r3, r1
 800096e:	807b      	strh	r3, [r7, #2]
    uart_mb_t *mb = uart_mb_find(huart);
 8000970:	6878      	ldr	r0, [r7, #4]
 8000972:	f7ff ff79 	bl	8000868 <uart_mb_find>
 8000976:	60b8      	str	r0, [r7, #8]
    if (!mb || Size == 0) return;
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d01d      	beq.n	80009ba <HAL_UARTEx_RxEventCallback+0x56>
 800097e:	887b      	ldrh	r3, [r7, #2]
 8000980:	2b00      	cmp	r3, #0
 8000982:	d01a      	beq.n	80009ba <HAL_UARTEx_RxEventCallback+0x56>

    // Copy the received chunk into the mailbox ring buffer
    for (uint16_t i = 0; i < Size; ++i) {
 8000984:	2300      	movs	r3, #0
 8000986:	81fb      	strh	r3, [r7, #14]
 8000988:	e00a      	b.n	80009a0 <HAL_UARTEx_RxEventCallback+0x3c>
        (void)mb_rb_put(mb, mb->rxChunk[i]);
 800098a:	89fb      	ldrh	r3, [r7, #14]
 800098c:	68ba      	ldr	r2, [r7, #8]
 800098e:	4413      	add	r3, r2
 8000990:	791b      	ldrb	r3, [r3, #4]
 8000992:	4619      	mov	r1, r3
 8000994:	68b8      	ldr	r0, [r7, #8]
 8000996:	f7ff ff03 	bl	80007a0 <mb_rb_put>
    for (uint16_t i = 0; i < Size; ++i) {
 800099a:	89fb      	ldrh	r3, [r7, #14]
 800099c:	3301      	adds	r3, #1
 800099e:	81fb      	strh	r3, [r7, #14]
 80009a0:	89fa      	ldrh	r2, [r7, #14]
 80009a2:	887b      	ldrh	r3, [r7, #2]
 80009a4:	429a      	cmp	r2, r3
 80009a6:	d3f0      	bcc.n	800098a <HAL_UARTEx_RxEventCallback+0x26>
    }

    // Re-arm
    HAL_UARTEx_ReceiveToIdle_IT(mb->huart, mb->rxChunk, sizeof(mb->rxChunk));
 80009a8:	68bb      	ldr	r3, [r7, #8]
 80009aa:	6818      	ldr	r0, [r3, #0]
 80009ac:	68bb      	ldr	r3, [r7, #8]
 80009ae:	3304      	adds	r3, #4
 80009b0:	2240      	movs	r2, #64	@ 0x40
 80009b2:	4619      	mov	r1, r3
 80009b4:	f008 f9bd 	bl	8008d32 <HAL_UARTEx_ReceiveToIdle_IT>
 80009b8:	e000      	b.n	80009bc <HAL_UARTEx_RxEventCallback+0x58>
    if (!mb || Size == 0) return;
 80009ba:	bf00      	nop
}
 80009bc:	3710      	adds	r7, #16
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}

080009c2 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80009c2:	b580      	push	{r7, lr}
 80009c4:	b084      	sub	sp, #16
 80009c6:	af00      	add	r7, sp, #0
 80009c8:	6078      	str	r0, [r7, #4]
    uart_mb_t *mb = uart_mb_find(huart);
 80009ca:	6878      	ldr	r0, [r7, #4]
 80009cc:	f7ff ff4c 	bl	8000868 <uart_mb_find>
 80009d0:	60f8      	str	r0, [r7, #12]
    if (!mb) return;
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d00c      	beq.n	80009f2 <HAL_UART_ErrorCallback+0x30>

    __HAL_UART_CLEAR_OREFLAG(huart);
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	2208      	movs	r2, #8
 80009de:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_ReceiveToIdle_IT(mb->huart, mb->rxChunk, sizeof(mb->rxChunk));
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	6818      	ldr	r0, [r3, #0]
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	3304      	adds	r3, #4
 80009e8:	2240      	movs	r2, #64	@ 0x40
 80009ea:	4619      	mov	r1, r3
 80009ec:	f008 f9a1 	bl	8008d32 <HAL_UARTEx_ReceiveToIdle_IT>
 80009f0:	e000      	b.n	80009f4 <HAL_UART_ErrorCallback+0x32>
    if (!mb) return;
 80009f2:	bf00      	nop
}
 80009f4:	3710      	adds	r7, #16
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
	...

080009fc <echo>:

// ---------------------------------
// Simple echo demo using the global mailbox
// ---------------------------------
void echo(void) {
 80009fc:	b590      	push	{r4, r7, lr}
 80009fe:	b085      	sub	sp, #20
 8000a00:	af00      	add	r7, sp, #0
    if (!g_mb) {
 8000a02:	4b1e      	ldr	r3, [pc, #120]	@ (8000a7c <echo+0x80>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d10c      	bne.n	8000a24 <echo+0x28>
        const char *err = "No mailbox registered. Call uart_mb_register(&huart3, &g_mb) first.\r\n";
 8000a0a:	4b1d      	ldr	r3, [pc, #116]	@ (8000a80 <echo+0x84>)
 8000a0c:	60bb      	str	r3, [r7, #8]
        // Try a best-effort TX on USART3 if available
        HAL_UART_Transmit(&huart3, (uint8_t*)err, strlen(err), 50);
 8000a0e:	68b8      	ldr	r0, [r7, #8]
 8000a10:	f7ff fc62 	bl	80002d8 <strlen>
 8000a14:	4603      	mov	r3, r0
 8000a16:	b29a      	uxth	r2, r3
 8000a18:	2332      	movs	r3, #50	@ 0x32
 8000a1a:	68b9      	ldr	r1, [r7, #8]
 8000a1c:	4819      	ldr	r0, [pc, #100]	@ (8000a84 <echo+0x88>)
 8000a1e:	f005 fe35 	bl	800668c <HAL_UART_Transmit>
        return;
 8000a22:	e027      	b.n	8000a74 <echo+0x78>
    }

    const char *hello = "Mailbox echo ready\r\n";
 8000a24:	4b18      	ldr	r3, [pc, #96]	@ (8000a88 <echo+0x8c>)
 8000a26:	60fb      	str	r3, [r7, #12]
    HAL_UART_Transmit(g_mb->huart, (uint8_t*)hello, strlen(hello), HAL_MAX_DELAY);
 8000a28:	4b14      	ldr	r3, [pc, #80]	@ (8000a7c <echo+0x80>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	681c      	ldr	r4, [r3, #0]
 8000a2e:	68f8      	ldr	r0, [r7, #12]
 8000a30:	f7ff fc52 	bl	80002d8 <strlen>
 8000a34:	4603      	mov	r3, r0
 8000a36:	b29a      	uxth	r2, r3
 8000a38:	f04f 33ff 	mov.w	r3, #4294967295
 8000a3c:	68f9      	ldr	r1, [r7, #12]
 8000a3e:	4620      	mov	r0, r4
 8000a40:	f005 fe24 	bl	800668c <HAL_UART_Transmit>

    uint8_t b;
    for (;;) {
        // Drain all bytes received for this mailbox
        while (mb_rb_get(g_mb, &b)) {
 8000a44:	e008      	b.n	8000a58 <echo+0x5c>
            HAL_UART_Transmit(g_mb->huart, &b, 1, HAL_MAX_DELAY);
 8000a46:	4b0d      	ldr	r3, [pc, #52]	@ (8000a7c <echo+0x80>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	6818      	ldr	r0, [r3, #0]
 8000a4c:	1df9      	adds	r1, r7, #7
 8000a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a52:	2201      	movs	r2, #1
 8000a54:	f005 fe1a 	bl	800668c <HAL_UART_Transmit>
        while (mb_rb_get(g_mb, &b)) {
 8000a58:	4b08      	ldr	r3, [pc, #32]	@ (8000a7c <echo+0x80>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	1dfa      	adds	r2, r7, #7
 8000a5e:	4611      	mov	r1, r2
 8000a60:	4618      	mov	r0, r3
 8000a62:	f7ff fed1 	bl	8000808 <mb_rb_get>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d1ec      	bne.n	8000a46 <echo+0x4a>
        }

        // Simulate other processing; RX continues in background
        HAL_Delay(2);
 8000a6c:	2002      	movs	r0, #2
 8000a6e:	f000 fe0f 	bl	8001690 <HAL_Delay>
        while (mb_rb_get(g_mb, &b)) {
 8000a72:	e7f1      	b.n	8000a58 <echo+0x5c>
    }
}
 8000a74:	3714      	adds	r7, #20
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd90      	pop	{r4, r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	24000bc0 	.word	0x24000bc0
 8000a80:	08008efc 	.word	0x08008efc
 8000a84:	240001f8 	.word	0x240001f8
 8000a88:	08008f44 	.word	0x08008f44

08000a8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000a92:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a96:	607b      	str	r3, [r7, #4]
//  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
  if ( timeout < 0 )
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	da01      	bge.n	8000aa2 <main+0x16>
  {
  Error_Handler();
 8000a9e:	f000 faef 	bl	8001080 <Error_Handler>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000aa2:	f000 fd63 	bl	800156c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000aa6:	f000 f845 	bl	8000b34 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000aaa:	4b1f      	ldr	r3, [pc, #124]	@ (8000b28 <main+0x9c>)
 8000aac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ab0:	4a1d      	ldr	r2, [pc, #116]	@ (8000b28 <main+0x9c>)
 8000ab2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000ab6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000aba:	4b1b      	ldr	r3, [pc, #108]	@ (8000b28 <main+0x9c>)
 8000abc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ac0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ac4:	603b      	str	r3, [r7, #0]
 8000ac6:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000ac8:	2000      	movs	r0, #0
 8000aca:	f002 f9b3 	bl	8002e34 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000ace:	2100      	movs	r1, #0
 8000ad0:	2000      	movs	r0, #0
 8000ad2:	f002 f9c9 	bl	8002e68 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000ad6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ada:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000adc:	bf00      	nop
 8000ade:	4b12      	ldr	r3, [pc, #72]	@ (8000b28 <main+0x9c>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d104      	bne.n	8000af4 <main+0x68>
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	1e5a      	subs	r2, r3, #1
 8000aee:	607a      	str	r2, [r7, #4]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	dcf4      	bgt.n	8000ade <main+0x52>
if ( timeout < 0 )
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	da01      	bge.n	8000afe <main+0x72>
{
Error_Handler();
 8000afa:	f000 fac1 	bl	8001080 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000afe:	f000 fa2d 	bl	8000f5c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000b02:	f000 f9df 	bl	8000ec4 <MX_USART3_UART_Init>
  MX_FDCAN1_Init();
 8000b06:	f000 f891 	bl	8000c2c <MX_FDCAN1_Init>
  MX_TIM13_Init();
 8000b0a:	f000 f8f3 	bl	8000cf4 <MX_TIM13_Init>
  MX_TIM14_Init();
 8000b0e:	f000 f93f 	bl	8000d90 <MX_TIM14_Init>
  MX_USART2_UART_Init();
 8000b12:	f000 f98b 	bl	8000e2c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
//  HAL_UART_IRQHandler(&huart3);
  uart_mb_register(&huart2, &g_mb);  // choose which UART feeds the global mailbox
 8000b16:	4905      	ldr	r1, [pc, #20]	@ (8000b2c <main+0xa0>)
 8000b18:	4805      	ldr	r0, [pc, #20]	@ (8000b30 <main+0xa4>)
 8000b1a:	f7ff fed3 	bl	80008c4 <uart_mb_register>
  echo();                             // loop drains g_mb and echoes everything
 8000b1e:	f7ff ff6d 	bl	80009fc <echo>
//  hello();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b22:	bf00      	nop
 8000b24:	e7fd      	b.n	8000b22 <main+0x96>
 8000b26:	bf00      	nop
 8000b28:	58024400 	.word	0x58024400
 8000b2c:	24000bc0 	.word	0x24000bc0
 8000b30:	24000164 	.word	0x24000164

08000b34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b09c      	sub	sp, #112	@ 0x70
 8000b38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b3e:	224c      	movs	r2, #76	@ 0x4c
 8000b40:	2100      	movs	r1, #0
 8000b42:	4618      	mov	r0, r3
 8000b44:	f008 f994 	bl	8008e70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b48:	1d3b      	adds	r3, r7, #4
 8000b4a:	2220      	movs	r2, #32
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f008 f98e 	bl	8008e70 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000b54:	2004      	movs	r0, #4
 8000b56:	f002 f99b 	bl	8002e90 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	603b      	str	r3, [r7, #0]
 8000b5e:	4b31      	ldr	r3, [pc, #196]	@ (8000c24 <SystemClock_Config+0xf0>)
 8000b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b62:	4a30      	ldr	r2, [pc, #192]	@ (8000c24 <SystemClock_Config+0xf0>)
 8000b64:	f023 0301 	bic.w	r3, r3, #1
 8000b68:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000b6a:	4b2e      	ldr	r3, [pc, #184]	@ (8000c24 <SystemClock_Config+0xf0>)
 8000b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b6e:	f003 0301 	and.w	r3, r3, #1
 8000b72:	603b      	str	r3, [r7, #0]
 8000b74:	4b2c      	ldr	r3, [pc, #176]	@ (8000c28 <SystemClock_Config+0xf4>)
 8000b76:	699b      	ldr	r3, [r3, #24]
 8000b78:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000b7c:	4a2a      	ldr	r2, [pc, #168]	@ (8000c28 <SystemClock_Config+0xf4>)
 8000b7e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b82:	6193      	str	r3, [r2, #24]
 8000b84:	4b28      	ldr	r3, [pc, #160]	@ (8000c28 <SystemClock_Config+0xf4>)
 8000b86:	699b      	ldr	r3, [r3, #24]
 8000b88:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b8c:	603b      	str	r3, [r7, #0]
 8000b8e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b90:	bf00      	nop
 8000b92:	4b25      	ldr	r3, [pc, #148]	@ (8000c28 <SystemClock_Config+0xf4>)
 8000b94:	699b      	ldr	r3, [r3, #24]
 8000b96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000b9e:	d1f8      	bne.n	8000b92 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ba0:	2302      	movs	r3, #2
 8000ba2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ba8:	2340      	movs	r3, #64	@ 0x40
 8000baa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bac:	2302      	movs	r3, #2
 8000bae:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000bb4:	2304      	movs	r3, #4
 8000bb6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000bb8:	230a      	movs	r3, #10
 8000bba:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000bbc:	2302      	movs	r3, #2
 8000bbe:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000bc0:	2304      	movs	r3, #4
 8000bc2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000bc4:	2302      	movs	r3, #2
 8000bc6:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000bc8:	230c      	movs	r3, #12
 8000bca:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000bcc:	2302      	movs	r3, #2
 8000bce:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f002 f9b3 	bl	8002f44 <HAL_RCC_OscConfig>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d001      	beq.n	8000be8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000be4:	f000 fa4c 	bl	8001080 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000be8:	233f      	movs	r3, #63	@ 0x3f
 8000bea:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bec:	2303      	movs	r3, #3
 8000bee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000bfc:	2340      	movs	r3, #64	@ 0x40
 8000bfe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000c00:	2300      	movs	r3, #0
 8000c02:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000c04:	2300      	movs	r3, #0
 8000c06:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000c08:	1d3b      	adds	r3, r7, #4
 8000c0a:	2101      	movs	r1, #1
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f002 fdf3 	bl	80037f8 <HAL_RCC_ClockConfig>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000c18:	f000 fa32 	bl	8001080 <Error_Handler>
  }
}
 8000c1c:	bf00      	nop
 8000c1e:	3770      	adds	r7, #112	@ 0x70
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	58000400 	.word	0x58000400
 8000c28:	58024800 	.word	0x58024800

08000c2c <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000c30:	4b2e      	ldr	r3, [pc, #184]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000c32:	4a2f      	ldr	r2, [pc, #188]	@ (8000cf0 <MX_FDCAN1_Init+0xc4>)
 8000c34:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000c36:	4b2d      	ldr	r3, [pc, #180]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000c3c:	4b2b      	ldr	r3, [pc, #172]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000c42:	4b2a      	ldr	r3, [pc, #168]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000c48:	4b28      	ldr	r3, [pc, #160]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 8000c4e:	4b27      	ldr	r3, [pc, #156]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000c50:	2201      	movs	r2, #1
 8000c52:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 8000c54:	4b25      	ldr	r3, [pc, #148]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000c56:	2202      	movs	r2, #2
 8000c58:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 8;
 8000c5a:	4b24      	ldr	r3, [pc, #144]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000c5c:	2208      	movs	r2, #8
 8000c5e:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 0x1F;
 8000c60:	4b22      	ldr	r3, [pc, #136]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000c62:	221f      	movs	r2, #31
 8000c64:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 8000c66:	4b21      	ldr	r3, [pc, #132]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000c68:	2208      	movs	r2, #8
 8000c6a:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000c6c:	4b1f      	ldr	r3, [pc, #124]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000c6e:	2201      	movs	r2, #1
 8000c70:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000c72:	4b1e      	ldr	r3, [pc, #120]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000c74:	2201      	movs	r2, #1
 8000c76:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000c78:	4b1c      	ldr	r3, [pc, #112]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000c7e:	4b1b      	ldr	r3, [pc, #108]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000c80:	2201      	movs	r2, #1
 8000c82:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000c84:	4b19      	ldr	r3, [pc, #100]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8000c8a:	4b18      	ldr	r3, [pc, #96]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000c90:	4b16      	ldr	r3, [pc, #88]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 50;
 8000c96:	4b15      	ldr	r3, [pc, #84]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000c98:	2232      	movs	r2, #50	@ 0x32
 8000c9a:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000c9c:	4b13      	ldr	r3, [pc, #76]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000c9e:	2204      	movs	r2, #4
 8000ca0:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000ca2:	4b12      	ldr	r3, [pc, #72]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000ca8:	4b10      	ldr	r3, [pc, #64]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000caa:	2204      	movs	r2, #4
 8000cac:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000cae:	4b0f      	ldr	r3, [pc, #60]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000cb4:	4b0d      	ldr	r3, [pc, #52]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000cb6:	2204      	movs	r2, #4
 8000cb8:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000cba:	4b0c      	ldr	r3, [pc, #48]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000cc0:	4b0a      	ldr	r3, [pc, #40]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8000cc6:	4b09      	ldr	r3, [pc, #36]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000cc8:	2201      	movs	r2, #1
 8000cca:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000ccc:	4b07      	ldr	r3, [pc, #28]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000cd2:	4b06      	ldr	r3, [pc, #24]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000cd4:	2204      	movs	r2, #4
 8000cd6:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000cd8:	4804      	ldr	r0, [pc, #16]	@ (8000cec <MX_FDCAN1_Init+0xc0>)
 8000cda:	f001 fb7d 	bl	80023d8 <HAL_FDCAN_Init>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d001      	beq.n	8000ce8 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000ce4:	f000 f9cc 	bl	8001080 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000ce8:	bf00      	nop
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	2400002c 	.word	0x2400002c
 8000cf0:	4000a000 	.word	0x4000a000

08000cf4 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b088      	sub	sp, #32
 8000cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cfa:	1d3b      	adds	r3, r7, #4
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	601a      	str	r2, [r3, #0]
 8000d00:	605a      	str	r2, [r3, #4]
 8000d02:	609a      	str	r2, [r3, #8]
 8000d04:	60da      	str	r2, [r3, #12]
 8000d06:	611a      	str	r2, [r3, #16]
 8000d08:	615a      	str	r2, [r3, #20]
 8000d0a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8000d0c:	4b1e      	ldr	r3, [pc, #120]	@ (8000d88 <MX_TIM13_Init+0x94>)
 8000d0e:	4a1f      	ldr	r2, [pc, #124]	@ (8000d8c <MX_TIM13_Init+0x98>)
 8000d10:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 79;
 8000d12:	4b1d      	ldr	r3, [pc, #116]	@ (8000d88 <MX_TIM13_Init+0x94>)
 8000d14:	224f      	movs	r2, #79	@ 0x4f
 8000d16:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d18:	4b1b      	ldr	r3, [pc, #108]	@ (8000d88 <MX_TIM13_Init+0x94>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 19999;
 8000d1e:	4b1a      	ldr	r3, [pc, #104]	@ (8000d88 <MX_TIM13_Init+0x94>)
 8000d20:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000d24:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d26:	4b18      	ldr	r3, [pc, #96]	@ (8000d88 <MX_TIM13_Init+0x94>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d2c:	4b16      	ldr	r3, [pc, #88]	@ (8000d88 <MX_TIM13_Init+0x94>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8000d32:	4815      	ldr	r0, [pc, #84]	@ (8000d88 <MX_TIM13_Init+0x94>)
 8000d34:	f004 ff18 	bl	8005b68 <HAL_TIM_Base_Init>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8000d3e:	f000 f99f 	bl	8001080 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8000d42:	4811      	ldr	r0, [pc, #68]	@ (8000d88 <MX_TIM13_Init+0x94>)
 8000d44:	f004 ff67 	bl	8005c16 <HAL_TIM_PWM_Init>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d001      	beq.n	8000d52 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8000d4e:	f000 f997 	bl	8001080 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d52:	2360      	movs	r3, #96	@ 0x60
 8000d54:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8000d56:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000d5a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d60:	2300      	movs	r3, #0
 8000d62:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d64:	1d3b      	adds	r3, r7, #4
 8000d66:	2200      	movs	r2, #0
 8000d68:	4619      	mov	r1, r3
 8000d6a:	4807      	ldr	r0, [pc, #28]	@ (8000d88 <MX_TIM13_Init+0x94>)
 8000d6c:	f004 ffb4 	bl	8005cd8 <HAL_TIM_PWM_ConfigChannel>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <MX_TIM13_Init+0x86>
  {
    Error_Handler();
 8000d76:	f000 f983 	bl	8001080 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8000d7a:	4803      	ldr	r0, [pc, #12]	@ (8000d88 <MX_TIM13_Init+0x94>)
 8000d7c:	f000 fa58 	bl	8001230 <HAL_TIM_MspPostInit>

}
 8000d80:	bf00      	nop
 8000d82:	3720      	adds	r7, #32
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	240000cc 	.word	0x240000cc
 8000d8c:	40001c00 	.word	0x40001c00

08000d90 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b088      	sub	sp, #32
 8000d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d96:	1d3b      	adds	r3, r7, #4
 8000d98:	2200      	movs	r2, #0
 8000d9a:	601a      	str	r2, [r3, #0]
 8000d9c:	605a      	str	r2, [r3, #4]
 8000d9e:	609a      	str	r2, [r3, #8]
 8000da0:	60da      	str	r2, [r3, #12]
 8000da2:	611a      	str	r2, [r3, #16]
 8000da4:	615a      	str	r2, [r3, #20]
 8000da6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000da8:	4b1e      	ldr	r3, [pc, #120]	@ (8000e24 <MX_TIM14_Init+0x94>)
 8000daa:	4a1f      	ldr	r2, [pc, #124]	@ (8000e28 <MX_TIM14_Init+0x98>)
 8000dac:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 79;
 8000dae:	4b1d      	ldr	r3, [pc, #116]	@ (8000e24 <MX_TIM14_Init+0x94>)
 8000db0:	224f      	movs	r2, #79	@ 0x4f
 8000db2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000db4:	4b1b      	ldr	r3, [pc, #108]	@ (8000e24 <MX_TIM14_Init+0x94>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 19999;
 8000dba:	4b1a      	ldr	r3, [pc, #104]	@ (8000e24 <MX_TIM14_Init+0x94>)
 8000dbc:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000dc0:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dc2:	4b18      	ldr	r3, [pc, #96]	@ (8000e24 <MX_TIM14_Init+0x94>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dc8:	4b16      	ldr	r3, [pc, #88]	@ (8000e24 <MX_TIM14_Init+0x94>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000dce:	4815      	ldr	r0, [pc, #84]	@ (8000e24 <MX_TIM14_Init+0x94>)
 8000dd0:	f004 feca 	bl	8005b68 <HAL_TIM_Base_Init>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d001      	beq.n	8000dde <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8000dda:	f000 f951 	bl	8001080 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8000dde:	4811      	ldr	r0, [pc, #68]	@ (8000e24 <MX_TIM14_Init+0x94>)
 8000de0:	f004 ff19 	bl	8005c16 <HAL_TIM_PWM_Init>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8000dea:	f000 f949 	bl	8001080 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000dee:	2360      	movs	r3, #96	@ 0x60
 8000df0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8000df2:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000df6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e00:	1d3b      	adds	r3, r7, #4
 8000e02:	2200      	movs	r2, #0
 8000e04:	4619      	mov	r1, r3
 8000e06:	4807      	ldr	r0, [pc, #28]	@ (8000e24 <MX_TIM14_Init+0x94>)
 8000e08:	f004 ff66 	bl	8005cd8 <HAL_TIM_PWM_ConfigChannel>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d001      	beq.n	8000e16 <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 8000e12:	f000 f935 	bl	8001080 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8000e16:	4803      	ldr	r0, [pc, #12]	@ (8000e24 <MX_TIM14_Init+0x94>)
 8000e18:	f000 fa0a 	bl	8001230 <HAL_TIM_MspPostInit>

}
 8000e1c:	bf00      	nop
 8000e1e:	3720      	adds	r7, #32
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	24000118 	.word	0x24000118
 8000e28:	40002000 	.word	0x40002000

08000e2c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e30:	4b22      	ldr	r3, [pc, #136]	@ (8000ebc <MX_USART2_UART_Init+0x90>)
 8000e32:	4a23      	ldr	r2, [pc, #140]	@ (8000ec0 <MX_USART2_UART_Init+0x94>)
 8000e34:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000e36:	4b21      	ldr	r3, [pc, #132]	@ (8000ebc <MX_USART2_UART_Init+0x90>)
 8000e38:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000e3c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e3e:	4b1f      	ldr	r3, [pc, #124]	@ (8000ebc <MX_USART2_UART_Init+0x90>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e44:	4b1d      	ldr	r3, [pc, #116]	@ (8000ebc <MX_USART2_UART_Init+0x90>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e4a:	4b1c      	ldr	r3, [pc, #112]	@ (8000ebc <MX_USART2_UART_Init+0x90>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e50:	4b1a      	ldr	r3, [pc, #104]	@ (8000ebc <MX_USART2_UART_Init+0x90>)
 8000e52:	220c      	movs	r2, #12
 8000e54:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e56:	4b19      	ldr	r3, [pc, #100]	@ (8000ebc <MX_USART2_UART_Init+0x90>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e5c:	4b17      	ldr	r3, [pc, #92]	@ (8000ebc <MX_USART2_UART_Init+0x90>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e62:	4b16      	ldr	r3, [pc, #88]	@ (8000ebc <MX_USART2_UART_Init+0x90>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e68:	4b14      	ldr	r3, [pc, #80]	@ (8000ebc <MX_USART2_UART_Init+0x90>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e6e:	4b13      	ldr	r3, [pc, #76]	@ (8000ebc <MX_USART2_UART_Init+0x90>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e74:	4811      	ldr	r0, [pc, #68]	@ (8000ebc <MX_USART2_UART_Init+0x90>)
 8000e76:	f005 fbb9 	bl	80065ec <HAL_UART_Init>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d001      	beq.n	8000e84 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000e80:	f000 f8fe 	bl	8001080 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e84:	2100      	movs	r1, #0
 8000e86:	480d      	ldr	r0, [pc, #52]	@ (8000ebc <MX_USART2_UART_Init+0x90>)
 8000e88:	f007 fed7 	bl	8008c3a <HAL_UARTEx_SetTxFifoThreshold>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000e92:	f000 f8f5 	bl	8001080 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e96:	2100      	movs	r1, #0
 8000e98:	4808      	ldr	r0, [pc, #32]	@ (8000ebc <MX_USART2_UART_Init+0x90>)
 8000e9a:	f007 ff0c 	bl	8008cb6 <HAL_UARTEx_SetRxFifoThreshold>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000ea4:	f000 f8ec 	bl	8001080 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000ea8:	4804      	ldr	r0, [pc, #16]	@ (8000ebc <MX_USART2_UART_Init+0x90>)
 8000eaa:	f007 fe8d 	bl	8008bc8 <HAL_UARTEx_DisableFifoMode>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d001      	beq.n	8000eb8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000eb4:	f000 f8e4 	bl	8001080 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000eb8:	bf00      	nop
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	24000164 	.word	0x24000164
 8000ec0:	40004400 	.word	0x40004400

08000ec4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000ec8:	4b22      	ldr	r3, [pc, #136]	@ (8000f54 <MX_USART3_UART_Init+0x90>)
 8000eca:	4a23      	ldr	r2, [pc, #140]	@ (8000f58 <MX_USART3_UART_Init+0x94>)
 8000ecc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000ece:	4b21      	ldr	r3, [pc, #132]	@ (8000f54 <MX_USART3_UART_Init+0x90>)
 8000ed0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ed4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000ed6:	4b1f      	ldr	r3, [pc, #124]	@ (8000f54 <MX_USART3_UART_Init+0x90>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000edc:	4b1d      	ldr	r3, [pc, #116]	@ (8000f54 <MX_USART3_UART_Init+0x90>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000ee2:	4b1c      	ldr	r3, [pc, #112]	@ (8000f54 <MX_USART3_UART_Init+0x90>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000ee8:	4b1a      	ldr	r3, [pc, #104]	@ (8000f54 <MX_USART3_UART_Init+0x90>)
 8000eea:	220c      	movs	r2, #12
 8000eec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eee:	4b19      	ldr	r3, [pc, #100]	@ (8000f54 <MX_USART3_UART_Init+0x90>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ef4:	4b17      	ldr	r3, [pc, #92]	@ (8000f54 <MX_USART3_UART_Init+0x90>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000efa:	4b16      	ldr	r3, [pc, #88]	@ (8000f54 <MX_USART3_UART_Init+0x90>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000f00:	4b14      	ldr	r3, [pc, #80]	@ (8000f54 <MX_USART3_UART_Init+0x90>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f06:	4b13      	ldr	r3, [pc, #76]	@ (8000f54 <MX_USART3_UART_Init+0x90>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000f0c:	4811      	ldr	r0, [pc, #68]	@ (8000f54 <MX_USART3_UART_Init+0x90>)
 8000f0e:	f005 fb6d 	bl	80065ec <HAL_UART_Init>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d001      	beq.n	8000f1c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000f18:	f000 f8b2 	bl	8001080 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	480d      	ldr	r0, [pc, #52]	@ (8000f54 <MX_USART3_UART_Init+0x90>)
 8000f20:	f007 fe8b 	bl	8008c3a <HAL_UARTEx_SetTxFifoThreshold>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d001      	beq.n	8000f2e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000f2a:	f000 f8a9 	bl	8001080 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f2e:	2100      	movs	r1, #0
 8000f30:	4808      	ldr	r0, [pc, #32]	@ (8000f54 <MX_USART3_UART_Init+0x90>)
 8000f32:	f007 fec0 	bl	8008cb6 <HAL_UARTEx_SetRxFifoThreshold>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d001      	beq.n	8000f40 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000f3c:	f000 f8a0 	bl	8001080 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000f40:	4804      	ldr	r0, [pc, #16]	@ (8000f54 <MX_USART3_UART_Init+0x90>)
 8000f42:	f007 fe41 	bl	8008bc8 <HAL_UARTEx_DisableFifoMode>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000f4c:	f000 f898 	bl	8001080 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000f50:	bf00      	nop
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	240001f8 	.word	0x240001f8
 8000f58:	40004800 	.word	0x40004800

08000f5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b08c      	sub	sp, #48	@ 0x30
 8000f60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f62:	f107 031c 	add.w	r3, r7, #28
 8000f66:	2200      	movs	r2, #0
 8000f68:	601a      	str	r2, [r3, #0]
 8000f6a:	605a      	str	r2, [r3, #4]
 8000f6c:	609a      	str	r2, [r3, #8]
 8000f6e:	60da      	str	r2, [r3, #12]
 8000f70:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f72:	4b40      	ldr	r3, [pc, #256]	@ (8001074 <MX_GPIO_Init+0x118>)
 8000f74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f78:	4a3e      	ldr	r2, [pc, #248]	@ (8001074 <MX_GPIO_Init+0x118>)
 8000f7a:	f043 0304 	orr.w	r3, r3, #4
 8000f7e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f82:	4b3c      	ldr	r3, [pc, #240]	@ (8001074 <MX_GPIO_Init+0x118>)
 8000f84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f88:	f003 0304 	and.w	r3, r3, #4
 8000f8c:	61bb      	str	r3, [r7, #24]
 8000f8e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f90:	4b38      	ldr	r3, [pc, #224]	@ (8001074 <MX_GPIO_Init+0x118>)
 8000f92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f96:	4a37      	ldr	r2, [pc, #220]	@ (8001074 <MX_GPIO_Init+0x118>)
 8000f98:	f043 0320 	orr.w	r3, r3, #32
 8000f9c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fa0:	4b34      	ldr	r3, [pc, #208]	@ (8001074 <MX_GPIO_Init+0x118>)
 8000fa2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fa6:	f003 0320 	and.w	r3, r3, #32
 8000faa:	617b      	str	r3, [r7, #20]
 8000fac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fae:	4b31      	ldr	r3, [pc, #196]	@ (8001074 <MX_GPIO_Init+0x118>)
 8000fb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fb4:	4a2f      	ldr	r2, [pc, #188]	@ (8001074 <MX_GPIO_Init+0x118>)
 8000fb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000fba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fbe:	4b2d      	ldr	r3, [pc, #180]	@ (8001074 <MX_GPIO_Init+0x118>)
 8000fc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fc8:	613b      	str	r3, [r7, #16]
 8000fca:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fcc:	4b29      	ldr	r3, [pc, #164]	@ (8001074 <MX_GPIO_Init+0x118>)
 8000fce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fd2:	4a28      	ldr	r2, [pc, #160]	@ (8001074 <MX_GPIO_Init+0x118>)
 8000fd4:	f043 0301 	orr.w	r3, r3, #1
 8000fd8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fdc:	4b25      	ldr	r3, [pc, #148]	@ (8001074 <MX_GPIO_Init+0x118>)
 8000fde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fe2:	f003 0301 	and.w	r3, r3, #1
 8000fe6:	60fb      	str	r3, [r7, #12]
 8000fe8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fea:	4b22      	ldr	r3, [pc, #136]	@ (8001074 <MX_GPIO_Init+0x118>)
 8000fec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ff0:	4a20      	ldr	r2, [pc, #128]	@ (8001074 <MX_GPIO_Init+0x118>)
 8000ff2:	f043 0302 	orr.w	r3, r3, #2
 8000ff6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ffa:	4b1e      	ldr	r3, [pc, #120]	@ (8001074 <MX_GPIO_Init+0x118>)
 8000ffc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001000:	f003 0302 	and.w	r3, r3, #2
 8001004:	60bb      	str	r3, [r7, #8]
 8001006:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001008:	4b1a      	ldr	r3, [pc, #104]	@ (8001074 <MX_GPIO_Init+0x118>)
 800100a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800100e:	4a19      	ldr	r2, [pc, #100]	@ (8001074 <MX_GPIO_Init+0x118>)
 8001010:	f043 0308 	orr.w	r3, r3, #8
 8001014:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001018:	4b16      	ldr	r3, [pc, #88]	@ (8001074 <MX_GPIO_Init+0x118>)
 800101a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800101e:	f003 0308 	and.w	r3, r3, #8
 8001022:	607b      	str	r3, [r7, #4]
 8001024:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001026:	2200      	movs	r2, #0
 8001028:	f244 0101 	movw	r1, #16385	@ 0x4001
 800102c:	4812      	ldr	r0, [pc, #72]	@ (8001078 <MX_GPIO_Init+0x11c>)
 800102e:	f001 fee7 	bl	8002e00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001032:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001036:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001038:	2300      	movs	r3, #0
 800103a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103c:	2300      	movs	r3, #0
 800103e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001040:	f107 031c 	add.w	r3, r7, #28
 8001044:	4619      	mov	r1, r3
 8001046:	480d      	ldr	r0, [pc, #52]	@ (800107c <MX_GPIO_Init+0x120>)
 8001048:	f001 fd2a 	bl	8002aa0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin;
 800104c:	f244 0301 	movw	r3, #16385	@ 0x4001
 8001050:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001052:	2301      	movs	r3, #1
 8001054:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001056:	2300      	movs	r3, #0
 8001058:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105a:	2300      	movs	r3, #0
 800105c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800105e:	f107 031c 	add.w	r3, r7, #28
 8001062:	4619      	mov	r1, r3
 8001064:	4804      	ldr	r0, [pc, #16]	@ (8001078 <MX_GPIO_Init+0x11c>)
 8001066:	f001 fd1b 	bl	8002aa0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800106a:	bf00      	nop
 800106c:	3730      	adds	r7, #48	@ 0x30
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	58024400 	.word	0x58024400
 8001078:	58020400 	.word	0x58020400
 800107c:	58020800 	.word	0x58020800

08001080 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001084:	b672      	cpsid	i
}
 8001086:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001088:	bf00      	nop
 800108a:	e7fd      	b.n	8001088 <Error_Handler+0x8>

0800108c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001092:	4b0a      	ldr	r3, [pc, #40]	@ (80010bc <HAL_MspInit+0x30>)
 8001094:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001098:	4a08      	ldr	r2, [pc, #32]	@ (80010bc <HAL_MspInit+0x30>)
 800109a:	f043 0302 	orr.w	r3, r3, #2
 800109e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80010a2:	4b06      	ldr	r3, [pc, #24]	@ (80010bc <HAL_MspInit+0x30>)
 80010a4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010a8:	f003 0302 	and.w	r3, r3, #2
 80010ac:	607b      	str	r3, [r7, #4]
 80010ae:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010b0:	bf00      	nop
 80010b2:	370c      	adds	r7, #12
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr
 80010bc:	58024400 	.word	0x58024400

080010c0 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b0ba      	sub	sp, #232	@ 0xe8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	605a      	str	r2, [r3, #4]
 80010d2:	609a      	str	r2, [r3, #8]
 80010d4:	60da      	str	r2, [r3, #12]
 80010d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010d8:	f107 0310 	add.w	r3, r7, #16
 80010dc:	22c0      	movs	r2, #192	@ 0xc0
 80010de:	2100      	movs	r1, #0
 80010e0:	4618      	mov	r0, r3
 80010e2:	f007 fec5 	bl	8008e70 <memset>
  if(hfdcan->Instance==FDCAN1)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a31      	ldr	r2, [pc, #196]	@ (80011b0 <HAL_FDCAN_MspInit+0xf0>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d15b      	bne.n	80011a8 <HAL_FDCAN_MspInit+0xe8>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80010f0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80010f4:	f04f 0300 	mov.w	r3, #0
 80010f8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80010fc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001100:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001104:	f107 0310 	add.w	r3, r7, #16
 8001108:	4618      	mov	r0, r3
 800110a:	f002 ff01 	bl	8003f10 <HAL_RCCEx_PeriphCLKConfig>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8001114:	f7ff ffb4 	bl	8001080 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001118:	4b26      	ldr	r3, [pc, #152]	@ (80011b4 <HAL_FDCAN_MspInit+0xf4>)
 800111a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800111e:	4a25      	ldr	r2, [pc, #148]	@ (80011b4 <HAL_FDCAN_MspInit+0xf4>)
 8001120:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001124:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001128:	4b22      	ldr	r3, [pc, #136]	@ (80011b4 <HAL_FDCAN_MspInit+0xf4>)
 800112a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800112e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001132:	60fb      	str	r3, [r7, #12]
 8001134:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001136:	4b1f      	ldr	r3, [pc, #124]	@ (80011b4 <HAL_FDCAN_MspInit+0xf4>)
 8001138:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800113c:	4a1d      	ldr	r2, [pc, #116]	@ (80011b4 <HAL_FDCAN_MspInit+0xf4>)
 800113e:	f043 0308 	orr.w	r3, r3, #8
 8001142:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001146:	4b1b      	ldr	r3, [pc, #108]	@ (80011b4 <HAL_FDCAN_MspInit+0xf4>)
 8001148:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800114c:	f003 0308 	and.w	r3, r3, #8
 8001150:	60bb      	str	r3, [r7, #8]
 8001152:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN1_RX_Pin;
 8001154:	2301      	movs	r3, #1
 8001156:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800115a:	2302      	movs	r3, #2
 800115c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001160:	2300      	movs	r3, #0
 8001162:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001166:	2303      	movs	r3, #3
 8001168:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800116c:	2309      	movs	r3, #9
 800116e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_RX_GPIO_Port, &GPIO_InitStruct);
 8001172:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001176:	4619      	mov	r1, r3
 8001178:	480f      	ldr	r0, [pc, #60]	@ (80011b8 <HAL_FDCAN_MspInit+0xf8>)
 800117a:	f001 fc91 	bl	8002aa0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FDCAN1_TX_Pin;
 800117e:	2302      	movs	r3, #2
 8001180:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001184:	2302      	movs	r3, #2
 8001186:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800118a:	2301      	movs	r3, #1
 800118c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001190:	2303      	movs	r3, #3
 8001192:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001196:	2309      	movs	r3, #9
 8001198:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_TX_GPIO_Port, &GPIO_InitStruct);
 800119c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80011a0:	4619      	mov	r1, r3
 80011a2:	4805      	ldr	r0, [pc, #20]	@ (80011b8 <HAL_FDCAN_MspInit+0xf8>)
 80011a4:	f001 fc7c 	bl	8002aa0 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 80011a8:	bf00      	nop
 80011aa:	37e8      	adds	r7, #232	@ 0xe8
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	4000a000 	.word	0x4000a000
 80011b4:	58024400 	.word	0x58024400
 80011b8:	58020c00 	.word	0x58020c00

080011bc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011bc:	b480      	push	{r7}
 80011be:	b085      	sub	sp, #20
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a16      	ldr	r2, [pc, #88]	@ (8001224 <HAL_TIM_Base_MspInit+0x68>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d10f      	bne.n	80011ee <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM13_MspInit 0 */

    /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 80011ce:	4b16      	ldr	r3, [pc, #88]	@ (8001228 <HAL_TIM_Base_MspInit+0x6c>)
 80011d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011d4:	4a14      	ldr	r2, [pc, #80]	@ (8001228 <HAL_TIM_Base_MspInit+0x6c>)
 80011d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011da:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80011de:	4b12      	ldr	r3, [pc, #72]	@ (8001228 <HAL_TIM_Base_MspInit+0x6c>)
 80011e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011e8:	60fb      	str	r3, [r7, #12]
 80011ea:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 80011ec:	e013      	b.n	8001216 <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM14)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4a0e      	ldr	r2, [pc, #56]	@ (800122c <HAL_TIM_Base_MspInit+0x70>)
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d10e      	bne.n	8001216 <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80011f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001228 <HAL_TIM_Base_MspInit+0x6c>)
 80011fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001228 <HAL_TIM_Base_MspInit+0x6c>)
 8001200:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001204:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001208:	4b07      	ldr	r3, [pc, #28]	@ (8001228 <HAL_TIM_Base_MspInit+0x6c>)
 800120a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800120e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001212:	60bb      	str	r3, [r7, #8]
 8001214:	68bb      	ldr	r3, [r7, #8]
}
 8001216:	bf00      	nop
 8001218:	3714      	adds	r7, #20
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	40001c00 	.word	0x40001c00
 8001228:	58024400 	.word	0x58024400
 800122c:	40002000 	.word	0x40002000

08001230 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b08a      	sub	sp, #40	@ 0x28
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001238:	f107 0314 	add.w	r3, r7, #20
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
 8001240:	605a      	str	r2, [r3, #4]
 8001242:	609a      	str	r2, [r3, #8]
 8001244:	60da      	str	r2, [r3, #12]
 8001246:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM13)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a26      	ldr	r2, [pc, #152]	@ (80012e8 <HAL_TIM_MspPostInit+0xb8>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d120      	bne.n	8001294 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM13_MspPostInit 0 */

    /* USER CODE END TIM13_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001252:	4b26      	ldr	r3, [pc, #152]	@ (80012ec <HAL_TIM_MspPostInit+0xbc>)
 8001254:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001258:	4a24      	ldr	r2, [pc, #144]	@ (80012ec <HAL_TIM_MspPostInit+0xbc>)
 800125a:	f043 0320 	orr.w	r3, r3, #32
 800125e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001262:	4b22      	ldr	r3, [pc, #136]	@ (80012ec <HAL_TIM_MspPostInit+0xbc>)
 8001264:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001268:	f003 0320 	and.w	r3, r3, #32
 800126c:	613b      	str	r3, [r7, #16]
 800126e:	693b      	ldr	r3, [r7, #16]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001270:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001274:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001276:	2302      	movs	r3, #2
 8001278:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127a:	2300      	movs	r3, #0
 800127c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800127e:	2300      	movs	r3, #0
 8001280:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8001282:	2309      	movs	r3, #9
 8001284:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001286:	f107 0314 	add.w	r3, r7, #20
 800128a:	4619      	mov	r1, r3
 800128c:	4818      	ldr	r0, [pc, #96]	@ (80012f0 <HAL_TIM_MspPostInit+0xc0>)
 800128e:	f001 fc07 	bl	8002aa0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM14_MspPostInit 1 */

    /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8001292:	e024      	b.n	80012de <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM14)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a16      	ldr	r2, [pc, #88]	@ (80012f4 <HAL_TIM_MspPostInit+0xc4>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d11f      	bne.n	80012de <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800129e:	4b13      	ldr	r3, [pc, #76]	@ (80012ec <HAL_TIM_MspPostInit+0xbc>)
 80012a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012a4:	4a11      	ldr	r2, [pc, #68]	@ (80012ec <HAL_TIM_MspPostInit+0xbc>)
 80012a6:	f043 0320 	orr.w	r3, r3, #32
 80012aa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012ae:	4b0f      	ldr	r3, [pc, #60]	@ (80012ec <HAL_TIM_MspPostInit+0xbc>)
 80012b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012b4:	f003 0320 	and.w	r3, r3, #32
 80012b8:	60fb      	str	r3, [r7, #12]
 80012ba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80012bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c2:	2302      	movs	r3, #2
 80012c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c6:	2300      	movs	r3, #0
 80012c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ca:	2300      	movs	r3, #0
 80012cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 80012ce:	2309      	movs	r3, #9
 80012d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80012d2:	f107 0314 	add.w	r3, r7, #20
 80012d6:	4619      	mov	r1, r3
 80012d8:	4805      	ldr	r0, [pc, #20]	@ (80012f0 <HAL_TIM_MspPostInit+0xc0>)
 80012da:	f001 fbe1 	bl	8002aa0 <HAL_GPIO_Init>
}
 80012de:	bf00      	nop
 80012e0:	3728      	adds	r7, #40	@ 0x28
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	40001c00 	.word	0x40001c00
 80012ec:	58024400 	.word	0x58024400
 80012f0:	58021400 	.word	0x58021400
 80012f4:	40002000 	.word	0x40002000

080012f8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b0bc      	sub	sp, #240	@ 0xf0
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001300:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	605a      	str	r2, [r3, #4]
 800130a:	609a      	str	r2, [r3, #8]
 800130c:	60da      	str	r2, [r3, #12]
 800130e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001310:	f107 0318 	add.w	r3, r7, #24
 8001314:	22c0      	movs	r2, #192	@ 0xc0
 8001316:	2100      	movs	r1, #0
 8001318:	4618      	mov	r0, r3
 800131a:	f007 fda9 	bl	8008e70 <memset>
  if(huart->Instance==USART2)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4a55      	ldr	r2, [pc, #340]	@ (8001478 <HAL_UART_MspInit+0x180>)
 8001324:	4293      	cmp	r3, r2
 8001326:	d14e      	bne.n	80013c6 <HAL_UART_MspInit+0xce>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001328:	f04f 0202 	mov.w	r2, #2
 800132c:	f04f 0300 	mov.w	r3, #0
 8001330:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001334:	2300      	movs	r3, #0
 8001336:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800133a:	f107 0318 	add.w	r3, r7, #24
 800133e:	4618      	mov	r0, r3
 8001340:	f002 fde6 	bl	8003f10 <HAL_RCCEx_PeriphCLKConfig>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800134a:	f7ff fe99 	bl	8001080 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800134e:	4b4b      	ldr	r3, [pc, #300]	@ (800147c <HAL_UART_MspInit+0x184>)
 8001350:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001354:	4a49      	ldr	r2, [pc, #292]	@ (800147c <HAL_UART_MspInit+0x184>)
 8001356:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800135a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800135e:	4b47      	ldr	r3, [pc, #284]	@ (800147c <HAL_UART_MspInit+0x184>)
 8001360:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001364:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001368:	617b      	str	r3, [r7, #20]
 800136a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800136c:	4b43      	ldr	r3, [pc, #268]	@ (800147c <HAL_UART_MspInit+0x184>)
 800136e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001372:	4a42      	ldr	r2, [pc, #264]	@ (800147c <HAL_UART_MspInit+0x184>)
 8001374:	f043 0301 	orr.w	r3, r3, #1
 8001378:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800137c:	4b3f      	ldr	r3, [pc, #252]	@ (800147c <HAL_UART_MspInit+0x184>)
 800137e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001382:	f003 0301 	and.w	r3, r3, #1
 8001386:	613b      	str	r3, [r7, #16]
 8001388:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800138a:	230c      	movs	r3, #12
 800138c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001390:	2302      	movs	r3, #2
 8001392:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001396:	2300      	movs	r3, #0
 8001398:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139c:	2300      	movs	r3, #0
 800139e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013a2:	2307      	movs	r3, #7
 80013a4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013a8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80013ac:	4619      	mov	r1, r3
 80013ae:	4834      	ldr	r0, [pc, #208]	@ (8001480 <HAL_UART_MspInit+0x188>)
 80013b0:	f001 fb76 	bl	8002aa0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80013b4:	2200      	movs	r2, #0
 80013b6:	2100      	movs	r1, #0
 80013b8:	2026      	movs	r0, #38	@ 0x26
 80013ba:	f000 fa74 	bl	80018a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80013be:	2026      	movs	r0, #38	@ 0x26
 80013c0:	f000 fa8b 	bl	80018da <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 80013c4:	e053      	b.n	800146e <HAL_UART_MspInit+0x176>
  else if(huart->Instance==USART3)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a2e      	ldr	r2, [pc, #184]	@ (8001484 <HAL_UART_MspInit+0x18c>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d14e      	bne.n	800146e <HAL_UART_MspInit+0x176>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80013d0:	f04f 0202 	mov.w	r2, #2
 80013d4:	f04f 0300 	mov.w	r3, #0
 80013d8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80013dc:	2300      	movs	r3, #0
 80013de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013e2:	f107 0318 	add.w	r3, r7, #24
 80013e6:	4618      	mov	r0, r3
 80013e8:	f002 fd92 	bl	8003f10 <HAL_RCCEx_PeriphCLKConfig>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d001      	beq.n	80013f6 <HAL_UART_MspInit+0xfe>
      Error_Handler();
 80013f2:	f7ff fe45 	bl	8001080 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80013f6:	4b21      	ldr	r3, [pc, #132]	@ (800147c <HAL_UART_MspInit+0x184>)
 80013f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013fc:	4a1f      	ldr	r2, [pc, #124]	@ (800147c <HAL_UART_MspInit+0x184>)
 80013fe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001402:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001406:	4b1d      	ldr	r3, [pc, #116]	@ (800147c <HAL_UART_MspInit+0x184>)
 8001408:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800140c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001410:	60fb      	str	r3, [r7, #12]
 8001412:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001414:	4b19      	ldr	r3, [pc, #100]	@ (800147c <HAL_UART_MspInit+0x184>)
 8001416:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800141a:	4a18      	ldr	r2, [pc, #96]	@ (800147c <HAL_UART_MspInit+0x184>)
 800141c:	f043 0308 	orr.w	r3, r3, #8
 8001420:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001424:	4b15      	ldr	r3, [pc, #84]	@ (800147c <HAL_UART_MspInit+0x184>)
 8001426:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800142a:	f003 0308 	and.w	r3, r3, #8
 800142e:	60bb      	str	r3, [r7, #8]
 8001430:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001432:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001436:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800143a:	2302      	movs	r3, #2
 800143c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001440:	2300      	movs	r3, #0
 8001442:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001446:	2300      	movs	r3, #0
 8001448:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800144c:	2307      	movs	r3, #7
 800144e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001452:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001456:	4619      	mov	r1, r3
 8001458:	480b      	ldr	r0, [pc, #44]	@ (8001488 <HAL_UART_MspInit+0x190>)
 800145a:	f001 fb21 	bl	8002aa0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800145e:	2200      	movs	r2, #0
 8001460:	2100      	movs	r1, #0
 8001462:	2027      	movs	r0, #39	@ 0x27
 8001464:	f000 fa1f 	bl	80018a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001468:	2027      	movs	r0, #39	@ 0x27
 800146a:	f000 fa36 	bl	80018da <HAL_NVIC_EnableIRQ>
}
 800146e:	bf00      	nop
 8001470:	37f0      	adds	r7, #240	@ 0xf0
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	40004400 	.word	0x40004400
 800147c:	58024400 	.word	0x58024400
 8001480:	58020000 	.word	0x58020000
 8001484:	40004800 	.word	0x40004800
 8001488:	58020c00 	.word	0x58020c00

0800148c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001490:	bf00      	nop
 8001492:	e7fd      	b.n	8001490 <NMI_Handler+0x4>

08001494 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001498:	bf00      	nop
 800149a:	e7fd      	b.n	8001498 <HardFault_Handler+0x4>

0800149c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014a0:	bf00      	nop
 80014a2:	e7fd      	b.n	80014a0 <MemManage_Handler+0x4>

080014a4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014a8:	bf00      	nop
 80014aa:	e7fd      	b.n	80014a8 <BusFault_Handler+0x4>

080014ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014b0:	bf00      	nop
 80014b2:	e7fd      	b.n	80014b0 <UsageFault_Handler+0x4>

080014b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014b8:	bf00      	nop
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr

080014c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014c2:	b480      	push	{r7}
 80014c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014c6:	bf00      	nop
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr

080014d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014d4:	bf00      	nop
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr

080014de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014de:	b580      	push	{r7, lr}
 80014e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014e2:	f000 f8b5 	bl	8001650 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014e6:	bf00      	nop
 80014e8:	bd80      	pop	{r7, pc}
	...

080014ec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80014f0:	4802      	ldr	r0, [pc, #8]	@ (80014fc <USART2_IRQHandler+0x10>)
 80014f2:	f005 f959 	bl	80067a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80014f6:	bf00      	nop
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	24000164 	.word	0x24000164

08001500 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001504:	4802      	ldr	r0, [pc, #8]	@ (8001510 <USART3_IRQHandler+0x10>)
 8001506:	f005 f94f 	bl	80067a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800150a:	bf00      	nop
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	240001f8 	.word	0x240001f8

08001514 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001514:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001550 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001518:	f7ff f92a 	bl	8000770 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800151c:	f7ff f87a 	bl	8000614 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001520:	480c      	ldr	r0, [pc, #48]	@ (8001554 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001522:	490d      	ldr	r1, [pc, #52]	@ (8001558 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001524:	4a0d      	ldr	r2, [pc, #52]	@ (800155c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001526:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001528:	e002      	b.n	8001530 <LoopCopyDataInit>

0800152a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800152a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800152c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800152e:	3304      	adds	r3, #4

08001530 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001530:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001532:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001534:	d3f9      	bcc.n	800152a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001536:	4a0a      	ldr	r2, [pc, #40]	@ (8001560 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001538:	4c0a      	ldr	r4, [pc, #40]	@ (8001564 <LoopFillZerobss+0x22>)
  movs r3, #0
 800153a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800153c:	e001      	b.n	8001542 <LoopFillZerobss>

0800153e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800153e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001540:	3204      	adds	r2, #4

08001542 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001542:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001544:	d3fb      	bcc.n	800153e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001546:	f007 fc9b 	bl	8008e80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800154a:	f7ff fa9f 	bl	8000a8c <main>
  bx  lr
 800154e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001550:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001554:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001558:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 800155c:	08008ff0 	.word	0x08008ff0
  ldr r2, =_sbss
 8001560:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8001564:	24000bc8 	.word	0x24000bc8

08001568 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001568:	e7fe      	b.n	8001568 <ADC3_IRQHandler>
	...

0800156c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001572:	2003      	movs	r0, #3
 8001574:	f000 f98c 	bl	8001890 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001578:	f002 faf4 	bl	8003b64 <HAL_RCC_GetSysClockFreq>
 800157c:	4602      	mov	r2, r0
 800157e:	4b15      	ldr	r3, [pc, #84]	@ (80015d4 <HAL_Init+0x68>)
 8001580:	699b      	ldr	r3, [r3, #24]
 8001582:	0a1b      	lsrs	r3, r3, #8
 8001584:	f003 030f 	and.w	r3, r3, #15
 8001588:	4913      	ldr	r1, [pc, #76]	@ (80015d8 <HAL_Init+0x6c>)
 800158a:	5ccb      	ldrb	r3, [r1, r3]
 800158c:	f003 031f 	and.w	r3, r3, #31
 8001590:	fa22 f303 	lsr.w	r3, r2, r3
 8001594:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001596:	4b0f      	ldr	r3, [pc, #60]	@ (80015d4 <HAL_Init+0x68>)
 8001598:	699b      	ldr	r3, [r3, #24]
 800159a:	f003 030f 	and.w	r3, r3, #15
 800159e:	4a0e      	ldr	r2, [pc, #56]	@ (80015d8 <HAL_Init+0x6c>)
 80015a0:	5cd3      	ldrb	r3, [r2, r3]
 80015a2:	f003 031f 	and.w	r3, r3, #31
 80015a6:	687a      	ldr	r2, [r7, #4]
 80015a8:	fa22 f303 	lsr.w	r3, r2, r3
 80015ac:	4a0b      	ldr	r2, [pc, #44]	@ (80015dc <HAL_Init+0x70>)
 80015ae:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80015b0:	4a0b      	ldr	r2, [pc, #44]	@ (80015e0 <HAL_Init+0x74>)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015b6:	200f      	movs	r0, #15
 80015b8:	f000 f814 	bl	80015e4 <HAL_InitTick>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
 80015c4:	e002      	b.n	80015cc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80015c6:	f7ff fd61 	bl	800108c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015ca:	2300      	movs	r3, #0
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	3708      	adds	r7, #8
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	58024400 	.word	0x58024400
 80015d8:	08008fa8 	.word	0x08008fa8
 80015dc:	24000004 	.word	0x24000004
 80015e0:	24000000 	.word	0x24000000

080015e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80015ec:	4b15      	ldr	r3, [pc, #84]	@ (8001644 <HAL_InitTick+0x60>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d101      	bne.n	80015f8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80015f4:	2301      	movs	r3, #1
 80015f6:	e021      	b.n	800163c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80015f8:	4b13      	ldr	r3, [pc, #76]	@ (8001648 <HAL_InitTick+0x64>)
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	4b11      	ldr	r3, [pc, #68]	@ (8001644 <HAL_InitTick+0x60>)
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	4619      	mov	r1, r3
 8001602:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001606:	fbb3 f3f1 	udiv	r3, r3, r1
 800160a:	fbb2 f3f3 	udiv	r3, r2, r3
 800160e:	4618      	mov	r0, r3
 8001610:	f000 f971 	bl	80018f6 <HAL_SYSTICK_Config>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e00e      	b.n	800163c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2b0f      	cmp	r3, #15
 8001622:	d80a      	bhi.n	800163a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001624:	2200      	movs	r2, #0
 8001626:	6879      	ldr	r1, [r7, #4]
 8001628:	f04f 30ff 	mov.w	r0, #4294967295
 800162c:	f000 f93b 	bl	80018a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001630:	4a06      	ldr	r2, [pc, #24]	@ (800164c <HAL_InitTick+0x68>)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001636:	2300      	movs	r3, #0
 8001638:	e000      	b.n	800163c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
}
 800163c:	4618      	mov	r0, r3
 800163e:	3708      	adds	r7, #8
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	2400000c 	.word	0x2400000c
 8001648:	24000000 	.word	0x24000000
 800164c:	24000008 	.word	0x24000008

08001650 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001654:	4b06      	ldr	r3, [pc, #24]	@ (8001670 <HAL_IncTick+0x20>)
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	461a      	mov	r2, r3
 800165a:	4b06      	ldr	r3, [pc, #24]	@ (8001674 <HAL_IncTick+0x24>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4413      	add	r3, r2
 8001660:	4a04      	ldr	r2, [pc, #16]	@ (8001674 <HAL_IncTick+0x24>)
 8001662:	6013      	str	r3, [r2, #0]
}
 8001664:	bf00      	nop
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	2400000c 	.word	0x2400000c
 8001674:	24000bc4 	.word	0x24000bc4

08001678 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  return uwTick;
 800167c:	4b03      	ldr	r3, [pc, #12]	@ (800168c <HAL_GetTick+0x14>)
 800167e:	681b      	ldr	r3, [r3, #0]
}
 8001680:	4618      	mov	r0, r3
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	24000bc4 	.word	0x24000bc4

08001690 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001698:	f7ff ffee 	bl	8001678 <HAL_GetTick>
 800169c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016a8:	d005      	beq.n	80016b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016aa:	4b0a      	ldr	r3, [pc, #40]	@ (80016d4 <HAL_Delay+0x44>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	461a      	mov	r2, r3
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	4413      	add	r3, r2
 80016b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016b6:	bf00      	nop
 80016b8:	f7ff ffde 	bl	8001678 <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	68fa      	ldr	r2, [r7, #12]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d8f7      	bhi.n	80016b8 <HAL_Delay+0x28>
  {
  }
}
 80016c8:	bf00      	nop
 80016ca:	bf00      	nop
 80016cc:	3710      	adds	r7, #16
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	2400000c 	.word	0x2400000c

080016d8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80016dc:	4b03      	ldr	r3, [pc, #12]	@ (80016ec <HAL_GetREVID+0x14>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	0c1b      	lsrs	r3, r3, #16
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr
 80016ec:	5c001000 	.word	0x5c001000

080016f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b085      	sub	sp, #20
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	f003 0307 	and.w	r3, r3, #7
 80016fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001700:	4b0b      	ldr	r3, [pc, #44]	@ (8001730 <__NVIC_SetPriorityGrouping+0x40>)
 8001702:	68db      	ldr	r3, [r3, #12]
 8001704:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001706:	68ba      	ldr	r2, [r7, #8]
 8001708:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800170c:	4013      	ands	r3, r2
 800170e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001718:	4b06      	ldr	r3, [pc, #24]	@ (8001734 <__NVIC_SetPriorityGrouping+0x44>)
 800171a:	4313      	orrs	r3, r2
 800171c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800171e:	4a04      	ldr	r2, [pc, #16]	@ (8001730 <__NVIC_SetPriorityGrouping+0x40>)
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	60d3      	str	r3, [r2, #12]
}
 8001724:	bf00      	nop
 8001726:	3714      	adds	r7, #20
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr
 8001730:	e000ed00 	.word	0xe000ed00
 8001734:	05fa0000 	.word	0x05fa0000

08001738 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800173c:	4b04      	ldr	r3, [pc, #16]	@ (8001750 <__NVIC_GetPriorityGrouping+0x18>)
 800173e:	68db      	ldr	r3, [r3, #12]
 8001740:	0a1b      	lsrs	r3, r3, #8
 8001742:	f003 0307 	and.w	r3, r3, #7
}
 8001746:	4618      	mov	r0, r3
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr
 8001750:	e000ed00 	.word	0xe000ed00

08001754 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	4603      	mov	r3, r0
 800175c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800175e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001762:	2b00      	cmp	r3, #0
 8001764:	db0b      	blt.n	800177e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001766:	88fb      	ldrh	r3, [r7, #6]
 8001768:	f003 021f 	and.w	r2, r3, #31
 800176c:	4907      	ldr	r1, [pc, #28]	@ (800178c <__NVIC_EnableIRQ+0x38>)
 800176e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001772:	095b      	lsrs	r3, r3, #5
 8001774:	2001      	movs	r0, #1
 8001776:	fa00 f202 	lsl.w	r2, r0, r2
 800177a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800177e:	bf00      	nop
 8001780:	370c      	adds	r7, #12
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	e000e100 	.word	0xe000e100

08001790 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	4603      	mov	r3, r0
 8001798:	6039      	str	r1, [r7, #0]
 800179a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800179c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	db0a      	blt.n	80017ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	b2da      	uxtb	r2, r3
 80017a8:	490c      	ldr	r1, [pc, #48]	@ (80017dc <__NVIC_SetPriority+0x4c>)
 80017aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017ae:	0112      	lsls	r2, r2, #4
 80017b0:	b2d2      	uxtb	r2, r2
 80017b2:	440b      	add	r3, r1
 80017b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017b8:	e00a      	b.n	80017d0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	b2da      	uxtb	r2, r3
 80017be:	4908      	ldr	r1, [pc, #32]	@ (80017e0 <__NVIC_SetPriority+0x50>)
 80017c0:	88fb      	ldrh	r3, [r7, #6]
 80017c2:	f003 030f 	and.w	r3, r3, #15
 80017c6:	3b04      	subs	r3, #4
 80017c8:	0112      	lsls	r2, r2, #4
 80017ca:	b2d2      	uxtb	r2, r2
 80017cc:	440b      	add	r3, r1
 80017ce:	761a      	strb	r2, [r3, #24]
}
 80017d0:	bf00      	nop
 80017d2:	370c      	adds	r7, #12
 80017d4:	46bd      	mov	sp, r7
 80017d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017da:	4770      	bx	lr
 80017dc:	e000e100 	.word	0xe000e100
 80017e0:	e000ed00 	.word	0xe000ed00

080017e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b089      	sub	sp, #36	@ 0x24
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	60f8      	str	r0, [r7, #12]
 80017ec:	60b9      	str	r1, [r7, #8]
 80017ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	f003 0307 	and.w	r3, r3, #7
 80017f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017f8:	69fb      	ldr	r3, [r7, #28]
 80017fa:	f1c3 0307 	rsb	r3, r3, #7
 80017fe:	2b04      	cmp	r3, #4
 8001800:	bf28      	it	cs
 8001802:	2304      	movcs	r3, #4
 8001804:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	3304      	adds	r3, #4
 800180a:	2b06      	cmp	r3, #6
 800180c:	d902      	bls.n	8001814 <NVIC_EncodePriority+0x30>
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	3b03      	subs	r3, #3
 8001812:	e000      	b.n	8001816 <NVIC_EncodePriority+0x32>
 8001814:	2300      	movs	r3, #0
 8001816:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001818:	f04f 32ff 	mov.w	r2, #4294967295
 800181c:	69bb      	ldr	r3, [r7, #24]
 800181e:	fa02 f303 	lsl.w	r3, r2, r3
 8001822:	43da      	mvns	r2, r3
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	401a      	ands	r2, r3
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800182c:	f04f 31ff 	mov.w	r1, #4294967295
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	fa01 f303 	lsl.w	r3, r1, r3
 8001836:	43d9      	mvns	r1, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800183c:	4313      	orrs	r3, r2
         );
}
 800183e:	4618      	mov	r0, r3
 8001840:	3724      	adds	r7, #36	@ 0x24
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
	...

0800184c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	3b01      	subs	r3, #1
 8001858:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800185c:	d301      	bcc.n	8001862 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800185e:	2301      	movs	r3, #1
 8001860:	e00f      	b.n	8001882 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001862:	4a0a      	ldr	r2, [pc, #40]	@ (800188c <SysTick_Config+0x40>)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	3b01      	subs	r3, #1
 8001868:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800186a:	210f      	movs	r1, #15
 800186c:	f04f 30ff 	mov.w	r0, #4294967295
 8001870:	f7ff ff8e 	bl	8001790 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001874:	4b05      	ldr	r3, [pc, #20]	@ (800188c <SysTick_Config+0x40>)
 8001876:	2200      	movs	r2, #0
 8001878:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800187a:	4b04      	ldr	r3, [pc, #16]	@ (800188c <SysTick_Config+0x40>)
 800187c:	2207      	movs	r2, #7
 800187e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001880:	2300      	movs	r3, #0
}
 8001882:	4618      	mov	r0, r3
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	e000e010 	.word	0xe000e010

08001890 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001898:	6878      	ldr	r0, [r7, #4]
 800189a:	f7ff ff29 	bl	80016f0 <__NVIC_SetPriorityGrouping>
}
 800189e:	bf00      	nop
 80018a0:	3708      	adds	r7, #8
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}

080018a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018a6:	b580      	push	{r7, lr}
 80018a8:	b086      	sub	sp, #24
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	4603      	mov	r3, r0
 80018ae:	60b9      	str	r1, [r7, #8]
 80018b0:	607a      	str	r2, [r7, #4]
 80018b2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80018b4:	f7ff ff40 	bl	8001738 <__NVIC_GetPriorityGrouping>
 80018b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018ba:	687a      	ldr	r2, [r7, #4]
 80018bc:	68b9      	ldr	r1, [r7, #8]
 80018be:	6978      	ldr	r0, [r7, #20]
 80018c0:	f7ff ff90 	bl	80017e4 <NVIC_EncodePriority>
 80018c4:	4602      	mov	r2, r0
 80018c6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80018ca:	4611      	mov	r1, r2
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7ff ff5f 	bl	8001790 <__NVIC_SetPriority>
}
 80018d2:	bf00      	nop
 80018d4:	3718      	adds	r7, #24
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}

080018da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018da:	b580      	push	{r7, lr}
 80018dc:	b082      	sub	sp, #8
 80018de:	af00      	add	r7, sp, #0
 80018e0:	4603      	mov	r3, r0
 80018e2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff ff33 	bl	8001754 <__NVIC_EnableIRQ>
}
 80018ee:	bf00      	nop
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}

080018f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018f6:	b580      	push	{r7, lr}
 80018f8:	b082      	sub	sp, #8
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f7ff ffa4 	bl	800184c <SysTick_Config>
 8001904:	4603      	mov	r3, r0
}
 8001906:	4618      	mov	r0, r3
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
	...

08001910 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b086      	sub	sp, #24
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8001918:	f7ff feae 	bl	8001678 <HAL_GetTick>
 800191c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d101      	bne.n	8001928 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001924:	2301      	movs	r3, #1
 8001926:	e2dc      	b.n	8001ee2 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800192e:	b2db      	uxtb	r3, r3
 8001930:	2b02      	cmp	r3, #2
 8001932:	d008      	beq.n	8001946 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2280      	movs	r2, #128	@ 0x80
 8001938:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2200      	movs	r2, #0
 800193e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8001942:	2301      	movs	r3, #1
 8001944:	e2cd      	b.n	8001ee2 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a76      	ldr	r2, [pc, #472]	@ (8001b24 <HAL_DMA_Abort+0x214>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d04a      	beq.n	80019e6 <HAL_DMA_Abort+0xd6>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a74      	ldr	r2, [pc, #464]	@ (8001b28 <HAL_DMA_Abort+0x218>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d045      	beq.n	80019e6 <HAL_DMA_Abort+0xd6>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a73      	ldr	r2, [pc, #460]	@ (8001b2c <HAL_DMA_Abort+0x21c>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d040      	beq.n	80019e6 <HAL_DMA_Abort+0xd6>
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a71      	ldr	r2, [pc, #452]	@ (8001b30 <HAL_DMA_Abort+0x220>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d03b      	beq.n	80019e6 <HAL_DMA_Abort+0xd6>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a70      	ldr	r2, [pc, #448]	@ (8001b34 <HAL_DMA_Abort+0x224>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d036      	beq.n	80019e6 <HAL_DMA_Abort+0xd6>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a6e      	ldr	r2, [pc, #440]	@ (8001b38 <HAL_DMA_Abort+0x228>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d031      	beq.n	80019e6 <HAL_DMA_Abort+0xd6>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a6d      	ldr	r2, [pc, #436]	@ (8001b3c <HAL_DMA_Abort+0x22c>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d02c      	beq.n	80019e6 <HAL_DMA_Abort+0xd6>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a6b      	ldr	r2, [pc, #428]	@ (8001b40 <HAL_DMA_Abort+0x230>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d027      	beq.n	80019e6 <HAL_DMA_Abort+0xd6>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a6a      	ldr	r2, [pc, #424]	@ (8001b44 <HAL_DMA_Abort+0x234>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d022      	beq.n	80019e6 <HAL_DMA_Abort+0xd6>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a68      	ldr	r2, [pc, #416]	@ (8001b48 <HAL_DMA_Abort+0x238>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d01d      	beq.n	80019e6 <HAL_DMA_Abort+0xd6>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a67      	ldr	r2, [pc, #412]	@ (8001b4c <HAL_DMA_Abort+0x23c>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d018      	beq.n	80019e6 <HAL_DMA_Abort+0xd6>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a65      	ldr	r2, [pc, #404]	@ (8001b50 <HAL_DMA_Abort+0x240>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d013      	beq.n	80019e6 <HAL_DMA_Abort+0xd6>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a64      	ldr	r2, [pc, #400]	@ (8001b54 <HAL_DMA_Abort+0x244>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d00e      	beq.n	80019e6 <HAL_DMA_Abort+0xd6>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a62      	ldr	r2, [pc, #392]	@ (8001b58 <HAL_DMA_Abort+0x248>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d009      	beq.n	80019e6 <HAL_DMA_Abort+0xd6>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a61      	ldr	r2, [pc, #388]	@ (8001b5c <HAL_DMA_Abort+0x24c>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d004      	beq.n	80019e6 <HAL_DMA_Abort+0xd6>
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a5f      	ldr	r2, [pc, #380]	@ (8001b60 <HAL_DMA_Abort+0x250>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d101      	bne.n	80019ea <HAL_DMA_Abort+0xda>
 80019e6:	2301      	movs	r3, #1
 80019e8:	e000      	b.n	80019ec <HAL_DMA_Abort+0xdc>
 80019ea:	2300      	movs	r3, #0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d013      	beq.n	8001a18 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f022 021e 	bic.w	r2, r2, #30
 80019fe:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	695a      	ldr	r2, [r3, #20]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001a0e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	617b      	str	r3, [r7, #20]
 8001a16:	e00a      	b.n	8001a2e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f022 020e 	bic.w	r2, r2, #14
 8001a26:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a3c      	ldr	r2, [pc, #240]	@ (8001b24 <HAL_DMA_Abort+0x214>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d072      	beq.n	8001b1e <HAL_DMA_Abort+0x20e>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a3a      	ldr	r2, [pc, #232]	@ (8001b28 <HAL_DMA_Abort+0x218>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d06d      	beq.n	8001b1e <HAL_DMA_Abort+0x20e>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a39      	ldr	r2, [pc, #228]	@ (8001b2c <HAL_DMA_Abort+0x21c>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d068      	beq.n	8001b1e <HAL_DMA_Abort+0x20e>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a37      	ldr	r2, [pc, #220]	@ (8001b30 <HAL_DMA_Abort+0x220>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d063      	beq.n	8001b1e <HAL_DMA_Abort+0x20e>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a36      	ldr	r2, [pc, #216]	@ (8001b34 <HAL_DMA_Abort+0x224>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d05e      	beq.n	8001b1e <HAL_DMA_Abort+0x20e>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a34      	ldr	r2, [pc, #208]	@ (8001b38 <HAL_DMA_Abort+0x228>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d059      	beq.n	8001b1e <HAL_DMA_Abort+0x20e>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4a33      	ldr	r2, [pc, #204]	@ (8001b3c <HAL_DMA_Abort+0x22c>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d054      	beq.n	8001b1e <HAL_DMA_Abort+0x20e>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a31      	ldr	r2, [pc, #196]	@ (8001b40 <HAL_DMA_Abort+0x230>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d04f      	beq.n	8001b1e <HAL_DMA_Abort+0x20e>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a30      	ldr	r2, [pc, #192]	@ (8001b44 <HAL_DMA_Abort+0x234>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d04a      	beq.n	8001b1e <HAL_DMA_Abort+0x20e>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a2e      	ldr	r2, [pc, #184]	@ (8001b48 <HAL_DMA_Abort+0x238>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d045      	beq.n	8001b1e <HAL_DMA_Abort+0x20e>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a2d      	ldr	r2, [pc, #180]	@ (8001b4c <HAL_DMA_Abort+0x23c>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d040      	beq.n	8001b1e <HAL_DMA_Abort+0x20e>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a2b      	ldr	r2, [pc, #172]	@ (8001b50 <HAL_DMA_Abort+0x240>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d03b      	beq.n	8001b1e <HAL_DMA_Abort+0x20e>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a2a      	ldr	r2, [pc, #168]	@ (8001b54 <HAL_DMA_Abort+0x244>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d036      	beq.n	8001b1e <HAL_DMA_Abort+0x20e>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a28      	ldr	r2, [pc, #160]	@ (8001b58 <HAL_DMA_Abort+0x248>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d031      	beq.n	8001b1e <HAL_DMA_Abort+0x20e>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a27      	ldr	r2, [pc, #156]	@ (8001b5c <HAL_DMA_Abort+0x24c>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d02c      	beq.n	8001b1e <HAL_DMA_Abort+0x20e>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a25      	ldr	r2, [pc, #148]	@ (8001b60 <HAL_DMA_Abort+0x250>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d027      	beq.n	8001b1e <HAL_DMA_Abort+0x20e>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a24      	ldr	r2, [pc, #144]	@ (8001b64 <HAL_DMA_Abort+0x254>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d022      	beq.n	8001b1e <HAL_DMA_Abort+0x20e>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a22      	ldr	r2, [pc, #136]	@ (8001b68 <HAL_DMA_Abort+0x258>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d01d      	beq.n	8001b1e <HAL_DMA_Abort+0x20e>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a21      	ldr	r2, [pc, #132]	@ (8001b6c <HAL_DMA_Abort+0x25c>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d018      	beq.n	8001b1e <HAL_DMA_Abort+0x20e>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a1f      	ldr	r2, [pc, #124]	@ (8001b70 <HAL_DMA_Abort+0x260>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d013      	beq.n	8001b1e <HAL_DMA_Abort+0x20e>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a1e      	ldr	r2, [pc, #120]	@ (8001b74 <HAL_DMA_Abort+0x264>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d00e      	beq.n	8001b1e <HAL_DMA_Abort+0x20e>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a1c      	ldr	r2, [pc, #112]	@ (8001b78 <HAL_DMA_Abort+0x268>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d009      	beq.n	8001b1e <HAL_DMA_Abort+0x20e>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a1b      	ldr	r2, [pc, #108]	@ (8001b7c <HAL_DMA_Abort+0x26c>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d004      	beq.n	8001b1e <HAL_DMA_Abort+0x20e>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a19      	ldr	r2, [pc, #100]	@ (8001b80 <HAL_DMA_Abort+0x270>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d132      	bne.n	8001b84 <HAL_DMA_Abort+0x274>
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e031      	b.n	8001b86 <HAL_DMA_Abort+0x276>
 8001b22:	bf00      	nop
 8001b24:	40020010 	.word	0x40020010
 8001b28:	40020028 	.word	0x40020028
 8001b2c:	40020040 	.word	0x40020040
 8001b30:	40020058 	.word	0x40020058
 8001b34:	40020070 	.word	0x40020070
 8001b38:	40020088 	.word	0x40020088
 8001b3c:	400200a0 	.word	0x400200a0
 8001b40:	400200b8 	.word	0x400200b8
 8001b44:	40020410 	.word	0x40020410
 8001b48:	40020428 	.word	0x40020428
 8001b4c:	40020440 	.word	0x40020440
 8001b50:	40020458 	.word	0x40020458
 8001b54:	40020470 	.word	0x40020470
 8001b58:	40020488 	.word	0x40020488
 8001b5c:	400204a0 	.word	0x400204a0
 8001b60:	400204b8 	.word	0x400204b8
 8001b64:	58025408 	.word	0x58025408
 8001b68:	5802541c 	.word	0x5802541c
 8001b6c:	58025430 	.word	0x58025430
 8001b70:	58025444 	.word	0x58025444
 8001b74:	58025458 	.word	0x58025458
 8001b78:	5802546c 	.word	0x5802546c
 8001b7c:	58025480 	.word	0x58025480
 8001b80:	58025494 	.word	0x58025494
 8001b84:	2300      	movs	r3, #0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d007      	beq.n	8001b9a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b94:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001b98:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a6d      	ldr	r2, [pc, #436]	@ (8001d54 <HAL_DMA_Abort+0x444>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d04a      	beq.n	8001c3a <HAL_DMA_Abort+0x32a>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a6b      	ldr	r2, [pc, #428]	@ (8001d58 <HAL_DMA_Abort+0x448>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d045      	beq.n	8001c3a <HAL_DMA_Abort+0x32a>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a6a      	ldr	r2, [pc, #424]	@ (8001d5c <HAL_DMA_Abort+0x44c>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d040      	beq.n	8001c3a <HAL_DMA_Abort+0x32a>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a68      	ldr	r2, [pc, #416]	@ (8001d60 <HAL_DMA_Abort+0x450>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d03b      	beq.n	8001c3a <HAL_DMA_Abort+0x32a>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a67      	ldr	r2, [pc, #412]	@ (8001d64 <HAL_DMA_Abort+0x454>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d036      	beq.n	8001c3a <HAL_DMA_Abort+0x32a>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a65      	ldr	r2, [pc, #404]	@ (8001d68 <HAL_DMA_Abort+0x458>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d031      	beq.n	8001c3a <HAL_DMA_Abort+0x32a>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a64      	ldr	r2, [pc, #400]	@ (8001d6c <HAL_DMA_Abort+0x45c>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d02c      	beq.n	8001c3a <HAL_DMA_Abort+0x32a>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a62      	ldr	r2, [pc, #392]	@ (8001d70 <HAL_DMA_Abort+0x460>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d027      	beq.n	8001c3a <HAL_DMA_Abort+0x32a>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4a61      	ldr	r2, [pc, #388]	@ (8001d74 <HAL_DMA_Abort+0x464>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d022      	beq.n	8001c3a <HAL_DMA_Abort+0x32a>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a5f      	ldr	r2, [pc, #380]	@ (8001d78 <HAL_DMA_Abort+0x468>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d01d      	beq.n	8001c3a <HAL_DMA_Abort+0x32a>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a5e      	ldr	r2, [pc, #376]	@ (8001d7c <HAL_DMA_Abort+0x46c>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d018      	beq.n	8001c3a <HAL_DMA_Abort+0x32a>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a5c      	ldr	r2, [pc, #368]	@ (8001d80 <HAL_DMA_Abort+0x470>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d013      	beq.n	8001c3a <HAL_DMA_Abort+0x32a>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a5b      	ldr	r2, [pc, #364]	@ (8001d84 <HAL_DMA_Abort+0x474>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d00e      	beq.n	8001c3a <HAL_DMA_Abort+0x32a>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a59      	ldr	r2, [pc, #356]	@ (8001d88 <HAL_DMA_Abort+0x478>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d009      	beq.n	8001c3a <HAL_DMA_Abort+0x32a>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a58      	ldr	r2, [pc, #352]	@ (8001d8c <HAL_DMA_Abort+0x47c>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d004      	beq.n	8001c3a <HAL_DMA_Abort+0x32a>
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a56      	ldr	r2, [pc, #344]	@ (8001d90 <HAL_DMA_Abort+0x480>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d108      	bne.n	8001c4c <HAL_DMA_Abort+0x33c>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f022 0201 	bic.w	r2, r2, #1
 8001c48:	601a      	str	r2, [r3, #0]
 8001c4a:	e007      	b.n	8001c5c <HAL_DMA_Abort+0x34c>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f022 0201 	bic.w	r2, r2, #1
 8001c5a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001c5c:	e013      	b.n	8001c86 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c5e:	f7ff fd0b 	bl	8001678 <HAL_GetTick>
 8001c62:	4602      	mov	r2, r0
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	2b05      	cmp	r3, #5
 8001c6a:	d90c      	bls.n	8001c86 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2220      	movs	r2, #32
 8001c70:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2203      	movs	r2, #3
 8001c76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e12d      	b.n	8001ee2 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 0301 	and.w	r3, r3, #1
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d1e5      	bne.n	8001c5e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a2f      	ldr	r2, [pc, #188]	@ (8001d54 <HAL_DMA_Abort+0x444>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d04a      	beq.n	8001d32 <HAL_DMA_Abort+0x422>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a2d      	ldr	r2, [pc, #180]	@ (8001d58 <HAL_DMA_Abort+0x448>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d045      	beq.n	8001d32 <HAL_DMA_Abort+0x422>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a2c      	ldr	r2, [pc, #176]	@ (8001d5c <HAL_DMA_Abort+0x44c>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d040      	beq.n	8001d32 <HAL_DMA_Abort+0x422>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a2a      	ldr	r2, [pc, #168]	@ (8001d60 <HAL_DMA_Abort+0x450>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d03b      	beq.n	8001d32 <HAL_DMA_Abort+0x422>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a29      	ldr	r2, [pc, #164]	@ (8001d64 <HAL_DMA_Abort+0x454>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d036      	beq.n	8001d32 <HAL_DMA_Abort+0x422>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a27      	ldr	r2, [pc, #156]	@ (8001d68 <HAL_DMA_Abort+0x458>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d031      	beq.n	8001d32 <HAL_DMA_Abort+0x422>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a26      	ldr	r2, [pc, #152]	@ (8001d6c <HAL_DMA_Abort+0x45c>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d02c      	beq.n	8001d32 <HAL_DMA_Abort+0x422>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a24      	ldr	r2, [pc, #144]	@ (8001d70 <HAL_DMA_Abort+0x460>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d027      	beq.n	8001d32 <HAL_DMA_Abort+0x422>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4a23      	ldr	r2, [pc, #140]	@ (8001d74 <HAL_DMA_Abort+0x464>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d022      	beq.n	8001d32 <HAL_DMA_Abort+0x422>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a21      	ldr	r2, [pc, #132]	@ (8001d78 <HAL_DMA_Abort+0x468>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d01d      	beq.n	8001d32 <HAL_DMA_Abort+0x422>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a20      	ldr	r2, [pc, #128]	@ (8001d7c <HAL_DMA_Abort+0x46c>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d018      	beq.n	8001d32 <HAL_DMA_Abort+0x422>
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a1e      	ldr	r2, [pc, #120]	@ (8001d80 <HAL_DMA_Abort+0x470>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d013      	beq.n	8001d32 <HAL_DMA_Abort+0x422>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4a1d      	ldr	r2, [pc, #116]	@ (8001d84 <HAL_DMA_Abort+0x474>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d00e      	beq.n	8001d32 <HAL_DMA_Abort+0x422>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a1b      	ldr	r2, [pc, #108]	@ (8001d88 <HAL_DMA_Abort+0x478>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d009      	beq.n	8001d32 <HAL_DMA_Abort+0x422>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4a1a      	ldr	r2, [pc, #104]	@ (8001d8c <HAL_DMA_Abort+0x47c>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d004      	beq.n	8001d32 <HAL_DMA_Abort+0x422>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a18      	ldr	r2, [pc, #96]	@ (8001d90 <HAL_DMA_Abort+0x480>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d101      	bne.n	8001d36 <HAL_DMA_Abort+0x426>
 8001d32:	2301      	movs	r3, #1
 8001d34:	e000      	b.n	8001d38 <HAL_DMA_Abort+0x428>
 8001d36:	2300      	movs	r3, #0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d02b      	beq.n	8001d94 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d40:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d46:	f003 031f 	and.w	r3, r3, #31
 8001d4a:	223f      	movs	r2, #63	@ 0x3f
 8001d4c:	409a      	lsls	r2, r3
 8001d4e:	68bb      	ldr	r3, [r7, #8]
 8001d50:	609a      	str	r2, [r3, #8]
 8001d52:	e02a      	b.n	8001daa <HAL_DMA_Abort+0x49a>
 8001d54:	40020010 	.word	0x40020010
 8001d58:	40020028 	.word	0x40020028
 8001d5c:	40020040 	.word	0x40020040
 8001d60:	40020058 	.word	0x40020058
 8001d64:	40020070 	.word	0x40020070
 8001d68:	40020088 	.word	0x40020088
 8001d6c:	400200a0 	.word	0x400200a0
 8001d70:	400200b8 	.word	0x400200b8
 8001d74:	40020410 	.word	0x40020410
 8001d78:	40020428 	.word	0x40020428
 8001d7c:	40020440 	.word	0x40020440
 8001d80:	40020458 	.word	0x40020458
 8001d84:	40020470 	.word	0x40020470
 8001d88:	40020488 	.word	0x40020488
 8001d8c:	400204a0 	.word	0x400204a0
 8001d90:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d98:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d9e:	f003 031f 	and.w	r3, r3, #31
 8001da2:	2201      	movs	r2, #1
 8001da4:	409a      	lsls	r2, r3
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4a4f      	ldr	r2, [pc, #316]	@ (8001eec <HAL_DMA_Abort+0x5dc>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d072      	beq.n	8001e9a <HAL_DMA_Abort+0x58a>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a4d      	ldr	r2, [pc, #308]	@ (8001ef0 <HAL_DMA_Abort+0x5e0>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d06d      	beq.n	8001e9a <HAL_DMA_Abort+0x58a>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4a4c      	ldr	r2, [pc, #304]	@ (8001ef4 <HAL_DMA_Abort+0x5e4>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d068      	beq.n	8001e9a <HAL_DMA_Abort+0x58a>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a4a      	ldr	r2, [pc, #296]	@ (8001ef8 <HAL_DMA_Abort+0x5e8>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d063      	beq.n	8001e9a <HAL_DMA_Abort+0x58a>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a49      	ldr	r2, [pc, #292]	@ (8001efc <HAL_DMA_Abort+0x5ec>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d05e      	beq.n	8001e9a <HAL_DMA_Abort+0x58a>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a47      	ldr	r2, [pc, #284]	@ (8001f00 <HAL_DMA_Abort+0x5f0>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d059      	beq.n	8001e9a <HAL_DMA_Abort+0x58a>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a46      	ldr	r2, [pc, #280]	@ (8001f04 <HAL_DMA_Abort+0x5f4>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d054      	beq.n	8001e9a <HAL_DMA_Abort+0x58a>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a44      	ldr	r2, [pc, #272]	@ (8001f08 <HAL_DMA_Abort+0x5f8>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d04f      	beq.n	8001e9a <HAL_DMA_Abort+0x58a>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a43      	ldr	r2, [pc, #268]	@ (8001f0c <HAL_DMA_Abort+0x5fc>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d04a      	beq.n	8001e9a <HAL_DMA_Abort+0x58a>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a41      	ldr	r2, [pc, #260]	@ (8001f10 <HAL_DMA_Abort+0x600>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d045      	beq.n	8001e9a <HAL_DMA_Abort+0x58a>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4a40      	ldr	r2, [pc, #256]	@ (8001f14 <HAL_DMA_Abort+0x604>)
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d040      	beq.n	8001e9a <HAL_DMA_Abort+0x58a>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a3e      	ldr	r2, [pc, #248]	@ (8001f18 <HAL_DMA_Abort+0x608>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d03b      	beq.n	8001e9a <HAL_DMA_Abort+0x58a>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a3d      	ldr	r2, [pc, #244]	@ (8001f1c <HAL_DMA_Abort+0x60c>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d036      	beq.n	8001e9a <HAL_DMA_Abort+0x58a>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a3b      	ldr	r2, [pc, #236]	@ (8001f20 <HAL_DMA_Abort+0x610>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d031      	beq.n	8001e9a <HAL_DMA_Abort+0x58a>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a3a      	ldr	r2, [pc, #232]	@ (8001f24 <HAL_DMA_Abort+0x614>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d02c      	beq.n	8001e9a <HAL_DMA_Abort+0x58a>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a38      	ldr	r2, [pc, #224]	@ (8001f28 <HAL_DMA_Abort+0x618>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d027      	beq.n	8001e9a <HAL_DMA_Abort+0x58a>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a37      	ldr	r2, [pc, #220]	@ (8001f2c <HAL_DMA_Abort+0x61c>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d022      	beq.n	8001e9a <HAL_DMA_Abort+0x58a>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a35      	ldr	r2, [pc, #212]	@ (8001f30 <HAL_DMA_Abort+0x620>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d01d      	beq.n	8001e9a <HAL_DMA_Abort+0x58a>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a34      	ldr	r2, [pc, #208]	@ (8001f34 <HAL_DMA_Abort+0x624>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d018      	beq.n	8001e9a <HAL_DMA_Abort+0x58a>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a32      	ldr	r2, [pc, #200]	@ (8001f38 <HAL_DMA_Abort+0x628>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d013      	beq.n	8001e9a <HAL_DMA_Abort+0x58a>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a31      	ldr	r2, [pc, #196]	@ (8001f3c <HAL_DMA_Abort+0x62c>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d00e      	beq.n	8001e9a <HAL_DMA_Abort+0x58a>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a2f      	ldr	r2, [pc, #188]	@ (8001f40 <HAL_DMA_Abort+0x630>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d009      	beq.n	8001e9a <HAL_DMA_Abort+0x58a>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a2e      	ldr	r2, [pc, #184]	@ (8001f44 <HAL_DMA_Abort+0x634>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d004      	beq.n	8001e9a <HAL_DMA_Abort+0x58a>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a2c      	ldr	r2, [pc, #176]	@ (8001f48 <HAL_DMA_Abort+0x638>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d101      	bne.n	8001e9e <HAL_DMA_Abort+0x58e>
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e000      	b.n	8001ea0 <HAL_DMA_Abort+0x590>
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d015      	beq.n	8001ed0 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001eac:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d00c      	beq.n	8001ed0 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001ec0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ec4:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001eca:	687a      	ldr	r2, [r7, #4]
 8001ecc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001ece:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2200      	movs	r2, #0
 8001edc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3718      	adds	r7, #24
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	40020010 	.word	0x40020010
 8001ef0:	40020028 	.word	0x40020028
 8001ef4:	40020040 	.word	0x40020040
 8001ef8:	40020058 	.word	0x40020058
 8001efc:	40020070 	.word	0x40020070
 8001f00:	40020088 	.word	0x40020088
 8001f04:	400200a0 	.word	0x400200a0
 8001f08:	400200b8 	.word	0x400200b8
 8001f0c:	40020410 	.word	0x40020410
 8001f10:	40020428 	.word	0x40020428
 8001f14:	40020440 	.word	0x40020440
 8001f18:	40020458 	.word	0x40020458
 8001f1c:	40020470 	.word	0x40020470
 8001f20:	40020488 	.word	0x40020488
 8001f24:	400204a0 	.word	0x400204a0
 8001f28:	400204b8 	.word	0x400204b8
 8001f2c:	58025408 	.word	0x58025408
 8001f30:	5802541c 	.word	0x5802541c
 8001f34:	58025430 	.word	0x58025430
 8001f38:	58025444 	.word	0x58025444
 8001f3c:	58025458 	.word	0x58025458
 8001f40:	5802546c 	.word	0x5802546c
 8001f44:	58025480 	.word	0x58025480
 8001f48:	58025494 	.word	0x58025494

08001f4c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d101      	bne.n	8001f5e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e237      	b.n	80023ce <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d004      	beq.n	8001f74 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2280      	movs	r2, #128	@ 0x80
 8001f6e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001f70:	2301      	movs	r3, #1
 8001f72:	e22c      	b.n	80023ce <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a5c      	ldr	r2, [pc, #368]	@ (80020ec <HAL_DMA_Abort_IT+0x1a0>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d04a      	beq.n	8002014 <HAL_DMA_Abort_IT+0xc8>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a5b      	ldr	r2, [pc, #364]	@ (80020f0 <HAL_DMA_Abort_IT+0x1a4>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d045      	beq.n	8002014 <HAL_DMA_Abort_IT+0xc8>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a59      	ldr	r2, [pc, #356]	@ (80020f4 <HAL_DMA_Abort_IT+0x1a8>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d040      	beq.n	8002014 <HAL_DMA_Abort_IT+0xc8>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a58      	ldr	r2, [pc, #352]	@ (80020f8 <HAL_DMA_Abort_IT+0x1ac>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d03b      	beq.n	8002014 <HAL_DMA_Abort_IT+0xc8>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a56      	ldr	r2, [pc, #344]	@ (80020fc <HAL_DMA_Abort_IT+0x1b0>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d036      	beq.n	8002014 <HAL_DMA_Abort_IT+0xc8>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a55      	ldr	r2, [pc, #340]	@ (8002100 <HAL_DMA_Abort_IT+0x1b4>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d031      	beq.n	8002014 <HAL_DMA_Abort_IT+0xc8>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a53      	ldr	r2, [pc, #332]	@ (8002104 <HAL_DMA_Abort_IT+0x1b8>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d02c      	beq.n	8002014 <HAL_DMA_Abort_IT+0xc8>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a52      	ldr	r2, [pc, #328]	@ (8002108 <HAL_DMA_Abort_IT+0x1bc>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d027      	beq.n	8002014 <HAL_DMA_Abort_IT+0xc8>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a50      	ldr	r2, [pc, #320]	@ (800210c <HAL_DMA_Abort_IT+0x1c0>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d022      	beq.n	8002014 <HAL_DMA_Abort_IT+0xc8>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a4f      	ldr	r2, [pc, #316]	@ (8002110 <HAL_DMA_Abort_IT+0x1c4>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d01d      	beq.n	8002014 <HAL_DMA_Abort_IT+0xc8>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a4d      	ldr	r2, [pc, #308]	@ (8002114 <HAL_DMA_Abort_IT+0x1c8>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d018      	beq.n	8002014 <HAL_DMA_Abort_IT+0xc8>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a4c      	ldr	r2, [pc, #304]	@ (8002118 <HAL_DMA_Abort_IT+0x1cc>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d013      	beq.n	8002014 <HAL_DMA_Abort_IT+0xc8>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a4a      	ldr	r2, [pc, #296]	@ (800211c <HAL_DMA_Abort_IT+0x1d0>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d00e      	beq.n	8002014 <HAL_DMA_Abort_IT+0xc8>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a49      	ldr	r2, [pc, #292]	@ (8002120 <HAL_DMA_Abort_IT+0x1d4>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d009      	beq.n	8002014 <HAL_DMA_Abort_IT+0xc8>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a47      	ldr	r2, [pc, #284]	@ (8002124 <HAL_DMA_Abort_IT+0x1d8>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d004      	beq.n	8002014 <HAL_DMA_Abort_IT+0xc8>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a46      	ldr	r2, [pc, #280]	@ (8002128 <HAL_DMA_Abort_IT+0x1dc>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d101      	bne.n	8002018 <HAL_DMA_Abort_IT+0xcc>
 8002014:	2301      	movs	r3, #1
 8002016:	e000      	b.n	800201a <HAL_DMA_Abort_IT+0xce>
 8002018:	2300      	movs	r3, #0
 800201a:	2b00      	cmp	r3, #0
 800201c:	f000 8086 	beq.w	800212c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2204      	movs	r2, #4
 8002024:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a2f      	ldr	r2, [pc, #188]	@ (80020ec <HAL_DMA_Abort_IT+0x1a0>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d04a      	beq.n	80020c8 <HAL_DMA_Abort_IT+0x17c>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a2e      	ldr	r2, [pc, #184]	@ (80020f0 <HAL_DMA_Abort_IT+0x1a4>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d045      	beq.n	80020c8 <HAL_DMA_Abort_IT+0x17c>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a2c      	ldr	r2, [pc, #176]	@ (80020f4 <HAL_DMA_Abort_IT+0x1a8>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d040      	beq.n	80020c8 <HAL_DMA_Abort_IT+0x17c>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a2b      	ldr	r2, [pc, #172]	@ (80020f8 <HAL_DMA_Abort_IT+0x1ac>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d03b      	beq.n	80020c8 <HAL_DMA_Abort_IT+0x17c>
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a29      	ldr	r2, [pc, #164]	@ (80020fc <HAL_DMA_Abort_IT+0x1b0>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d036      	beq.n	80020c8 <HAL_DMA_Abort_IT+0x17c>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a28      	ldr	r2, [pc, #160]	@ (8002100 <HAL_DMA_Abort_IT+0x1b4>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d031      	beq.n	80020c8 <HAL_DMA_Abort_IT+0x17c>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a26      	ldr	r2, [pc, #152]	@ (8002104 <HAL_DMA_Abort_IT+0x1b8>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d02c      	beq.n	80020c8 <HAL_DMA_Abort_IT+0x17c>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a25      	ldr	r2, [pc, #148]	@ (8002108 <HAL_DMA_Abort_IT+0x1bc>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d027      	beq.n	80020c8 <HAL_DMA_Abort_IT+0x17c>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a23      	ldr	r2, [pc, #140]	@ (800210c <HAL_DMA_Abort_IT+0x1c0>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d022      	beq.n	80020c8 <HAL_DMA_Abort_IT+0x17c>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a22      	ldr	r2, [pc, #136]	@ (8002110 <HAL_DMA_Abort_IT+0x1c4>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d01d      	beq.n	80020c8 <HAL_DMA_Abort_IT+0x17c>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a20      	ldr	r2, [pc, #128]	@ (8002114 <HAL_DMA_Abort_IT+0x1c8>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d018      	beq.n	80020c8 <HAL_DMA_Abort_IT+0x17c>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a1f      	ldr	r2, [pc, #124]	@ (8002118 <HAL_DMA_Abort_IT+0x1cc>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d013      	beq.n	80020c8 <HAL_DMA_Abort_IT+0x17c>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a1d      	ldr	r2, [pc, #116]	@ (800211c <HAL_DMA_Abort_IT+0x1d0>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d00e      	beq.n	80020c8 <HAL_DMA_Abort_IT+0x17c>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a1c      	ldr	r2, [pc, #112]	@ (8002120 <HAL_DMA_Abort_IT+0x1d4>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d009      	beq.n	80020c8 <HAL_DMA_Abort_IT+0x17c>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a1a      	ldr	r2, [pc, #104]	@ (8002124 <HAL_DMA_Abort_IT+0x1d8>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d004      	beq.n	80020c8 <HAL_DMA_Abort_IT+0x17c>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a19      	ldr	r2, [pc, #100]	@ (8002128 <HAL_DMA_Abort_IT+0x1dc>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d108      	bne.n	80020da <HAL_DMA_Abort_IT+0x18e>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f022 0201 	bic.w	r2, r2, #1
 80020d6:	601a      	str	r2, [r3, #0]
 80020d8:	e178      	b.n	80023cc <HAL_DMA_Abort_IT+0x480>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f022 0201 	bic.w	r2, r2, #1
 80020e8:	601a      	str	r2, [r3, #0]
 80020ea:	e16f      	b.n	80023cc <HAL_DMA_Abort_IT+0x480>
 80020ec:	40020010 	.word	0x40020010
 80020f0:	40020028 	.word	0x40020028
 80020f4:	40020040 	.word	0x40020040
 80020f8:	40020058 	.word	0x40020058
 80020fc:	40020070 	.word	0x40020070
 8002100:	40020088 	.word	0x40020088
 8002104:	400200a0 	.word	0x400200a0
 8002108:	400200b8 	.word	0x400200b8
 800210c:	40020410 	.word	0x40020410
 8002110:	40020428 	.word	0x40020428
 8002114:	40020440 	.word	0x40020440
 8002118:	40020458 	.word	0x40020458
 800211c:	40020470 	.word	0x40020470
 8002120:	40020488 	.word	0x40020488
 8002124:	400204a0 	.word	0x400204a0
 8002128:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f022 020e 	bic.w	r2, r2, #14
 800213a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a6c      	ldr	r2, [pc, #432]	@ (80022f4 <HAL_DMA_Abort_IT+0x3a8>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d04a      	beq.n	80021dc <HAL_DMA_Abort_IT+0x290>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a6b      	ldr	r2, [pc, #428]	@ (80022f8 <HAL_DMA_Abort_IT+0x3ac>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d045      	beq.n	80021dc <HAL_DMA_Abort_IT+0x290>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a69      	ldr	r2, [pc, #420]	@ (80022fc <HAL_DMA_Abort_IT+0x3b0>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d040      	beq.n	80021dc <HAL_DMA_Abort_IT+0x290>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a68      	ldr	r2, [pc, #416]	@ (8002300 <HAL_DMA_Abort_IT+0x3b4>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d03b      	beq.n	80021dc <HAL_DMA_Abort_IT+0x290>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a66      	ldr	r2, [pc, #408]	@ (8002304 <HAL_DMA_Abort_IT+0x3b8>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d036      	beq.n	80021dc <HAL_DMA_Abort_IT+0x290>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a65      	ldr	r2, [pc, #404]	@ (8002308 <HAL_DMA_Abort_IT+0x3bc>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d031      	beq.n	80021dc <HAL_DMA_Abort_IT+0x290>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a63      	ldr	r2, [pc, #396]	@ (800230c <HAL_DMA_Abort_IT+0x3c0>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d02c      	beq.n	80021dc <HAL_DMA_Abort_IT+0x290>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a62      	ldr	r2, [pc, #392]	@ (8002310 <HAL_DMA_Abort_IT+0x3c4>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d027      	beq.n	80021dc <HAL_DMA_Abort_IT+0x290>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a60      	ldr	r2, [pc, #384]	@ (8002314 <HAL_DMA_Abort_IT+0x3c8>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d022      	beq.n	80021dc <HAL_DMA_Abort_IT+0x290>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a5f      	ldr	r2, [pc, #380]	@ (8002318 <HAL_DMA_Abort_IT+0x3cc>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d01d      	beq.n	80021dc <HAL_DMA_Abort_IT+0x290>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a5d      	ldr	r2, [pc, #372]	@ (800231c <HAL_DMA_Abort_IT+0x3d0>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d018      	beq.n	80021dc <HAL_DMA_Abort_IT+0x290>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a5c      	ldr	r2, [pc, #368]	@ (8002320 <HAL_DMA_Abort_IT+0x3d4>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d013      	beq.n	80021dc <HAL_DMA_Abort_IT+0x290>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a5a      	ldr	r2, [pc, #360]	@ (8002324 <HAL_DMA_Abort_IT+0x3d8>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d00e      	beq.n	80021dc <HAL_DMA_Abort_IT+0x290>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a59      	ldr	r2, [pc, #356]	@ (8002328 <HAL_DMA_Abort_IT+0x3dc>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d009      	beq.n	80021dc <HAL_DMA_Abort_IT+0x290>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a57      	ldr	r2, [pc, #348]	@ (800232c <HAL_DMA_Abort_IT+0x3e0>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d004      	beq.n	80021dc <HAL_DMA_Abort_IT+0x290>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a56      	ldr	r2, [pc, #344]	@ (8002330 <HAL_DMA_Abort_IT+0x3e4>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d108      	bne.n	80021ee <HAL_DMA_Abort_IT+0x2a2>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f022 0201 	bic.w	r2, r2, #1
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	e007      	b.n	80021fe <HAL_DMA_Abort_IT+0x2b2>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f022 0201 	bic.w	r2, r2, #1
 80021fc:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a3c      	ldr	r2, [pc, #240]	@ (80022f4 <HAL_DMA_Abort_IT+0x3a8>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d072      	beq.n	80022ee <HAL_DMA_Abort_IT+0x3a2>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a3a      	ldr	r2, [pc, #232]	@ (80022f8 <HAL_DMA_Abort_IT+0x3ac>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d06d      	beq.n	80022ee <HAL_DMA_Abort_IT+0x3a2>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a39      	ldr	r2, [pc, #228]	@ (80022fc <HAL_DMA_Abort_IT+0x3b0>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d068      	beq.n	80022ee <HAL_DMA_Abort_IT+0x3a2>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a37      	ldr	r2, [pc, #220]	@ (8002300 <HAL_DMA_Abort_IT+0x3b4>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d063      	beq.n	80022ee <HAL_DMA_Abort_IT+0x3a2>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a36      	ldr	r2, [pc, #216]	@ (8002304 <HAL_DMA_Abort_IT+0x3b8>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d05e      	beq.n	80022ee <HAL_DMA_Abort_IT+0x3a2>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a34      	ldr	r2, [pc, #208]	@ (8002308 <HAL_DMA_Abort_IT+0x3bc>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d059      	beq.n	80022ee <HAL_DMA_Abort_IT+0x3a2>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a33      	ldr	r2, [pc, #204]	@ (800230c <HAL_DMA_Abort_IT+0x3c0>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d054      	beq.n	80022ee <HAL_DMA_Abort_IT+0x3a2>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a31      	ldr	r2, [pc, #196]	@ (8002310 <HAL_DMA_Abort_IT+0x3c4>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d04f      	beq.n	80022ee <HAL_DMA_Abort_IT+0x3a2>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a30      	ldr	r2, [pc, #192]	@ (8002314 <HAL_DMA_Abort_IT+0x3c8>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d04a      	beq.n	80022ee <HAL_DMA_Abort_IT+0x3a2>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a2e      	ldr	r2, [pc, #184]	@ (8002318 <HAL_DMA_Abort_IT+0x3cc>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d045      	beq.n	80022ee <HAL_DMA_Abort_IT+0x3a2>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a2d      	ldr	r2, [pc, #180]	@ (800231c <HAL_DMA_Abort_IT+0x3d0>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d040      	beq.n	80022ee <HAL_DMA_Abort_IT+0x3a2>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a2b      	ldr	r2, [pc, #172]	@ (8002320 <HAL_DMA_Abort_IT+0x3d4>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d03b      	beq.n	80022ee <HAL_DMA_Abort_IT+0x3a2>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a2a      	ldr	r2, [pc, #168]	@ (8002324 <HAL_DMA_Abort_IT+0x3d8>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d036      	beq.n	80022ee <HAL_DMA_Abort_IT+0x3a2>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a28      	ldr	r2, [pc, #160]	@ (8002328 <HAL_DMA_Abort_IT+0x3dc>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d031      	beq.n	80022ee <HAL_DMA_Abort_IT+0x3a2>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a27      	ldr	r2, [pc, #156]	@ (800232c <HAL_DMA_Abort_IT+0x3e0>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d02c      	beq.n	80022ee <HAL_DMA_Abort_IT+0x3a2>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a25      	ldr	r2, [pc, #148]	@ (8002330 <HAL_DMA_Abort_IT+0x3e4>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d027      	beq.n	80022ee <HAL_DMA_Abort_IT+0x3a2>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a24      	ldr	r2, [pc, #144]	@ (8002334 <HAL_DMA_Abort_IT+0x3e8>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d022      	beq.n	80022ee <HAL_DMA_Abort_IT+0x3a2>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a22      	ldr	r2, [pc, #136]	@ (8002338 <HAL_DMA_Abort_IT+0x3ec>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d01d      	beq.n	80022ee <HAL_DMA_Abort_IT+0x3a2>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a21      	ldr	r2, [pc, #132]	@ (800233c <HAL_DMA_Abort_IT+0x3f0>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d018      	beq.n	80022ee <HAL_DMA_Abort_IT+0x3a2>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a1f      	ldr	r2, [pc, #124]	@ (8002340 <HAL_DMA_Abort_IT+0x3f4>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d013      	beq.n	80022ee <HAL_DMA_Abort_IT+0x3a2>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a1e      	ldr	r2, [pc, #120]	@ (8002344 <HAL_DMA_Abort_IT+0x3f8>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d00e      	beq.n	80022ee <HAL_DMA_Abort_IT+0x3a2>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a1c      	ldr	r2, [pc, #112]	@ (8002348 <HAL_DMA_Abort_IT+0x3fc>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d009      	beq.n	80022ee <HAL_DMA_Abort_IT+0x3a2>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a1b      	ldr	r2, [pc, #108]	@ (800234c <HAL_DMA_Abort_IT+0x400>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d004      	beq.n	80022ee <HAL_DMA_Abort_IT+0x3a2>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a19      	ldr	r2, [pc, #100]	@ (8002350 <HAL_DMA_Abort_IT+0x404>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d132      	bne.n	8002354 <HAL_DMA_Abort_IT+0x408>
 80022ee:	2301      	movs	r3, #1
 80022f0:	e031      	b.n	8002356 <HAL_DMA_Abort_IT+0x40a>
 80022f2:	bf00      	nop
 80022f4:	40020010 	.word	0x40020010
 80022f8:	40020028 	.word	0x40020028
 80022fc:	40020040 	.word	0x40020040
 8002300:	40020058 	.word	0x40020058
 8002304:	40020070 	.word	0x40020070
 8002308:	40020088 	.word	0x40020088
 800230c:	400200a0 	.word	0x400200a0
 8002310:	400200b8 	.word	0x400200b8
 8002314:	40020410 	.word	0x40020410
 8002318:	40020428 	.word	0x40020428
 800231c:	40020440 	.word	0x40020440
 8002320:	40020458 	.word	0x40020458
 8002324:	40020470 	.word	0x40020470
 8002328:	40020488 	.word	0x40020488
 800232c:	400204a0 	.word	0x400204a0
 8002330:	400204b8 	.word	0x400204b8
 8002334:	58025408 	.word	0x58025408
 8002338:	5802541c 	.word	0x5802541c
 800233c:	58025430 	.word	0x58025430
 8002340:	58025444 	.word	0x58025444
 8002344:	58025458 	.word	0x58025458
 8002348:	5802546c 	.word	0x5802546c
 800234c:	58025480 	.word	0x58025480
 8002350:	58025494 	.word	0x58025494
 8002354:	2300      	movs	r3, #0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d028      	beq.n	80023ac <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002364:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002368:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800236e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002374:	f003 031f 	and.w	r3, r3, #31
 8002378:	2201      	movs	r2, #1
 800237a:	409a      	lsls	r2, r3
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002384:	687a      	ldr	r2, [r7, #4]
 8002386:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002388:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800238e:	2b00      	cmp	r3, #0
 8002390:	d00c      	beq.n	80023ac <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800239c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80023a0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80023aa:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2201      	movs	r2, #1
 80023b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2200      	movs	r2, #0
 80023b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d003      	beq.n	80023cc <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023c8:	6878      	ldr	r0, [r7, #4]
 80023ca:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80023cc:	2300      	movs	r3, #0
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3710      	adds	r7, #16
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop

080023d8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b098      	sub	sp, #96	@ 0x60
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80023e0:	4a84      	ldr	r2, [pc, #528]	@ (80025f4 <HAL_FDCAN_Init+0x21c>)
 80023e2:	f107 030c 	add.w	r3, r7, #12
 80023e6:	4611      	mov	r1, r2
 80023e8:	224c      	movs	r2, #76	@ 0x4c
 80023ea:	4618      	mov	r0, r3
 80023ec:	f006 fd6c 	bl	8008ec8 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d101      	bne.n	80023fa <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e1c6      	b.n	8002788 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a7e      	ldr	r2, [pc, #504]	@ (80025f8 <HAL_FDCAN_Init+0x220>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d106      	bne.n	8002412 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800240c:	461a      	mov	r2, r3
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002418:	b2db      	uxtb	r3, r3
 800241a:	2b00      	cmp	r3, #0
 800241c:	d106      	bne.n	800242c <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f7fe fe4a 	bl	80010c0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	699a      	ldr	r2, [r3, #24]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f022 0210 	bic.w	r2, r2, #16
 800243a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800243c:	f7ff f91c 	bl	8001678 <HAL_GetTick>
 8002440:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002442:	e014      	b.n	800246e <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002444:	f7ff f918 	bl	8001678 <HAL_GetTick>
 8002448:	4602      	mov	r2, r0
 800244a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	2b0a      	cmp	r3, #10
 8002450:	d90d      	bls.n	800246e <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002458:	f043 0201 	orr.w	r2, r3, #1
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2203      	movs	r2, #3
 8002466:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e18c      	b.n	8002788 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	699b      	ldr	r3, [r3, #24]
 8002474:	f003 0308 	and.w	r3, r3, #8
 8002478:	2b08      	cmp	r3, #8
 800247a:	d0e3      	beq.n	8002444 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	699a      	ldr	r2, [r3, #24]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f042 0201 	orr.w	r2, r2, #1
 800248a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800248c:	f7ff f8f4 	bl	8001678 <HAL_GetTick>
 8002490:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002492:	e014      	b.n	80024be <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002494:	f7ff f8f0 	bl	8001678 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	2b0a      	cmp	r3, #10
 80024a0:	d90d      	bls.n	80024be <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80024a8:	f043 0201 	orr.w	r2, r3, #1
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2203      	movs	r2, #3
 80024b6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e164      	b.n	8002788 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	699b      	ldr	r3, [r3, #24]
 80024c4:	f003 0301 	and.w	r3, r3, #1
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d0e3      	beq.n	8002494 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	699a      	ldr	r2, [r3, #24]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f042 0202 	orr.w	r2, r2, #2
 80024da:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	7c1b      	ldrb	r3, [r3, #16]
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d108      	bne.n	80024f6 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	699a      	ldr	r2, [r3, #24]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80024f2:	619a      	str	r2, [r3, #24]
 80024f4:	e007      	b.n	8002506 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	699a      	ldr	r2, [r3, #24]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002504:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	7c5b      	ldrb	r3, [r3, #17]
 800250a:	2b01      	cmp	r3, #1
 800250c:	d108      	bne.n	8002520 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	699a      	ldr	r2, [r3, #24]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800251c:	619a      	str	r2, [r3, #24]
 800251e:	e007      	b.n	8002530 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	699a      	ldr	r2, [r3, #24]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800252e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	7c9b      	ldrb	r3, [r3, #18]
 8002534:	2b01      	cmp	r3, #1
 8002536:	d108      	bne.n	800254a <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	699a      	ldr	r2, [r3, #24]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002546:	619a      	str	r2, [r3, #24]
 8002548:	e007      	b.n	800255a <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	699a      	ldr	r2, [r3, #24]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002558:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	699b      	ldr	r3, [r3, #24]
 8002560:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	689a      	ldr	r2, [r3, #8]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	430a      	orrs	r2, r1
 800256e:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	699a      	ldr	r2, [r3, #24]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800257e:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	691a      	ldr	r2, [r3, #16]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f022 0210 	bic.w	r2, r2, #16
 800258e:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	2b01      	cmp	r3, #1
 8002596:	d108      	bne.n	80025aa <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	699a      	ldr	r2, [r3, #24]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f042 0204 	orr.w	r2, r2, #4
 80025a6:	619a      	str	r2, [r3, #24]
 80025a8:	e030      	b.n	800260c <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	68db      	ldr	r3, [r3, #12]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d02c      	beq.n	800260c <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	68db      	ldr	r3, [r3, #12]
 80025b6:	2b02      	cmp	r3, #2
 80025b8:	d020      	beq.n	80025fc <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	699a      	ldr	r2, [r3, #24]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80025c8:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	691a      	ldr	r2, [r3, #16]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f042 0210 	orr.w	r2, r2, #16
 80025d8:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	68db      	ldr	r3, [r3, #12]
 80025de:	2b03      	cmp	r3, #3
 80025e0:	d114      	bne.n	800260c <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	699a      	ldr	r2, [r3, #24]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f042 0220 	orr.w	r2, r2, #32
 80025f0:	619a      	str	r2, [r3, #24]
 80025f2:	e00b      	b.n	800260c <HAL_FDCAN_Init+0x234>
 80025f4:	08008f5c 	.word	0x08008f5c
 80025f8:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	699a      	ldr	r2, [r3, #24]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f042 0220 	orr.w	r2, r2, #32
 800260a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	3b01      	subs	r3, #1
 8002612:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	69db      	ldr	r3, [r3, #28]
 8002618:	3b01      	subs	r3, #1
 800261a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800261c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6a1b      	ldr	r3, [r3, #32]
 8002622:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002624:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	695b      	ldr	r3, [r3, #20]
 800262c:	3b01      	subs	r3, #1
 800262e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002634:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002636:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002640:	d115      	bne.n	800266e <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002646:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800264c:	3b01      	subs	r3, #1
 800264e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002650:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002656:	3b01      	subs	r3, #1
 8002658:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800265a:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002662:	3b01      	subs	r3, #1
 8002664:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800266a:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800266c:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002672:	2b00      	cmp	r3, #0
 8002674:	d00a      	beq.n	800268c <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	430a      	orrs	r2, r1
 8002688:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002694:	4413      	add	r3, r2
 8002696:	2b00      	cmp	r3, #0
 8002698:	d011      	beq.n	80026be <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80026a2:	f023 0107 	bic.w	r1, r3, #7
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	3360      	adds	r3, #96	@ 0x60
 80026ae:	443b      	add	r3, r7
 80026b0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	430a      	orrs	r2, r1
 80026ba:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d011      	beq.n	80026ea <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80026ce:	f023 0107 	bic.w	r1, r3, #7
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	3360      	adds	r3, #96	@ 0x60
 80026da:	443b      	add	r3, r7
 80026dc:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	430a      	orrs	r2, r1
 80026e6:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d012      	beq.n	8002718 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80026fa:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	3360      	adds	r3, #96	@ 0x60
 8002706:	443b      	add	r3, r7
 8002708:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800270c:	011a      	lsls	r2, r3, #4
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	430a      	orrs	r2, r1
 8002714:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800271c:	2b00      	cmp	r3, #0
 800271e:	d012      	beq.n	8002746 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002728:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002730:	009b      	lsls	r3, r3, #2
 8002732:	3360      	adds	r3, #96	@ 0x60
 8002734:	443b      	add	r3, r7
 8002736:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800273a:	021a      	lsls	r2, r3, #8
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	430a      	orrs	r2, r1
 8002742:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a11      	ldr	r2, [pc, #68]	@ (8002790 <HAL_FDCAN_Init+0x3b8>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d107      	bne.n	8002760 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	689a      	ldr	r2, [r3, #8]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	f022 0203 	bic.w	r2, r2, #3
 800275e:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2200      	movs	r2, #0
 800276c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2201      	movs	r2, #1
 8002774:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	f000 f80b 	bl	8002794 <FDCAN_CalcultateRamBlockAddresses>
 800277e:	4603      	mov	r3, r0
 8002780:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8002784:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8002788:	4618      	mov	r0, r3
 800278a:	3760      	adds	r7, #96	@ 0x60
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	4000a000 	.word	0x4000a000

08002794 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002794:	b480      	push	{r7}
 8002796:	b085      	sub	sp, #20
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027a0:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80027aa:	4ba7      	ldr	r3, [pc, #668]	@ (8002a48 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80027ac:	4013      	ands	r3, r2
 80027ae:	68ba      	ldr	r2, [r7, #8]
 80027b0:	0091      	lsls	r1, r2, #2
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	6812      	ldr	r2, [r2, #0]
 80027b6:	430b      	orrs	r3, r1
 80027b8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80027c4:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027cc:	041a      	lsls	r2, r3, #16
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	430a      	orrs	r2, r1
 80027d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027dc:	68ba      	ldr	r2, [r7, #8]
 80027de:	4413      	add	r3, r2
 80027e0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80027ea:	4b97      	ldr	r3, [pc, #604]	@ (8002a48 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80027ec:	4013      	ands	r3, r2
 80027ee:	68ba      	ldr	r2, [r7, #8]
 80027f0:	0091      	lsls	r1, r2, #2
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	6812      	ldr	r2, [r2, #0]
 80027f6:	430b      	orrs	r3, r1
 80027f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002804:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800280c:	041a      	lsls	r2, r3, #16
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	430a      	orrs	r2, r1
 8002814:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800281c:	005b      	lsls	r3, r3, #1
 800281e:	68ba      	ldr	r2, [r7, #8]
 8002820:	4413      	add	r3, r2
 8002822:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800282c:	4b86      	ldr	r3, [pc, #536]	@ (8002a48 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800282e:	4013      	ands	r3, r2
 8002830:	68ba      	ldr	r2, [r7, #8]
 8002832:	0091      	lsls	r1, r2, #2
 8002834:	687a      	ldr	r2, [r7, #4]
 8002836:	6812      	ldr	r2, [r2, #0]
 8002838:	430b      	orrs	r3, r1
 800283a:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002846:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800284e:	041a      	lsls	r2, r3, #16
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	430a      	orrs	r2, r1
 8002856:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002862:	fb02 f303 	mul.w	r3, r2, r3
 8002866:	68ba      	ldr	r2, [r7, #8]
 8002868:	4413      	add	r3, r2
 800286a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002874:	4b74      	ldr	r3, [pc, #464]	@ (8002a48 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002876:	4013      	ands	r3, r2
 8002878:	68ba      	ldr	r2, [r7, #8]
 800287a:	0091      	lsls	r1, r2, #2
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	6812      	ldr	r2, [r2, #0]
 8002880:	430b      	orrs	r3, r1
 8002882:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800288e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002896:	041a      	lsls	r2, r3, #16
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	430a      	orrs	r2, r1
 800289e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80028aa:	fb02 f303 	mul.w	r3, r2, r3
 80028ae:	68ba      	ldr	r2, [r7, #8]
 80028b0:	4413      	add	r3, r2
 80028b2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 80028bc:	4b62      	ldr	r3, [pc, #392]	@ (8002a48 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80028be:	4013      	ands	r3, r2
 80028c0:	68ba      	ldr	r2, [r7, #8]
 80028c2:	0091      	lsls	r1, r2, #2
 80028c4:	687a      	ldr	r2, [r7, #4]
 80028c6:	6812      	ldr	r2, [r2, #0]
 80028c8:	430b      	orrs	r3, r1
 80028ca:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028d2:	687a      	ldr	r2, [r7, #4]
 80028d4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80028d6:	fb02 f303 	mul.w	r3, r2, r3
 80028da:	68ba      	ldr	r2, [r7, #8]
 80028dc:	4413      	add	r3, r2
 80028de:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80028e8:	4b57      	ldr	r3, [pc, #348]	@ (8002a48 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80028ea:	4013      	ands	r3, r2
 80028ec:	68ba      	ldr	r2, [r7, #8]
 80028ee:	0091      	lsls	r1, r2, #2
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	6812      	ldr	r2, [r2, #0]
 80028f4:	430b      	orrs	r3, r1
 80028f6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002902:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800290a:	041a      	lsls	r2, r3, #16
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	430a      	orrs	r2, r1
 8002912:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800291a:	005b      	lsls	r3, r3, #1
 800291c:	68ba      	ldr	r2, [r7, #8]
 800291e:	4413      	add	r3, r2
 8002920:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800292a:	4b47      	ldr	r3, [pc, #284]	@ (8002a48 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800292c:	4013      	ands	r3, r2
 800292e:	68ba      	ldr	r2, [r7, #8]
 8002930:	0091      	lsls	r1, r2, #2
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	6812      	ldr	r2, [r2, #0]
 8002936:	430b      	orrs	r3, r1
 8002938:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002944:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800294c:	041a      	lsls	r2, r3, #16
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	430a      	orrs	r2, r1
 8002954:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002960:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002968:	061a      	lsls	r2, r3, #24
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	430a      	orrs	r2, r1
 8002970:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002978:	4b34      	ldr	r3, [pc, #208]	@ (8002a4c <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800297a:	4413      	add	r3, r2
 800297c:	009a      	lsls	r2, r3, #2
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800298a:	009b      	lsls	r3, r3, #2
 800298c:	441a      	add	r2, r3
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800299a:	00db      	lsls	r3, r3, #3
 800299c:	441a      	add	r2, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029aa:	6879      	ldr	r1, [r7, #4]
 80029ac:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 80029ae:	fb01 f303 	mul.w	r3, r1, r3
 80029b2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80029b4:	441a      	add	r2, r3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029c2:	6879      	ldr	r1, [r7, #4]
 80029c4:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80029c6:	fb01 f303 	mul.w	r3, r1, r3
 80029ca:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80029cc:	441a      	add	r2, r3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029da:	6879      	ldr	r1, [r7, #4]
 80029dc:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80029de:	fb01 f303 	mul.w	r3, r1, r3
 80029e2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80029e4:	441a      	add	r2, r3
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029f6:	00db      	lsls	r3, r3, #3
 80029f8:	441a      	add	r2, r3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a0a:	6879      	ldr	r1, [r7, #4]
 8002a0c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8002a0e:	fb01 f303 	mul.w	r3, r1, r3
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	441a      	add	r2, r3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a26:	6879      	ldr	r1, [r7, #4]
 8002a28:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8002a2a:	fb01 f303 	mul.w	r3, r1, r3
 8002a2e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8002a30:	441a      	add	r2, r3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a3e:	4a04      	ldr	r2, [pc, #16]	@ (8002a50 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d915      	bls.n	8002a70 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8002a44:	e006      	b.n	8002a54 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8002a46:	bf00      	nop
 8002a48:	ffff0003 	.word	0xffff0003
 8002a4c:	10002b00 	.word	0x10002b00
 8002a50:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002a5a:	f043 0220 	orr.w	r2, r3, #32
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2203      	movs	r2, #3
 8002a68:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e010      	b.n	8002a92 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a74:	60fb      	str	r3, [r7, #12]
 8002a76:	e005      	b.n	8002a84 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	3304      	adds	r3, #4
 8002a82:	60fb      	str	r3, [r7, #12]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a8a:	68fa      	ldr	r2, [r7, #12]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d3f3      	bcc.n	8002a78 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8002a90:	2300      	movs	r3, #0
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3714      	adds	r7, #20
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop

08002aa0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b089      	sub	sp, #36	@ 0x24
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
 8002aa8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002aae:	4b89      	ldr	r3, [pc, #548]	@ (8002cd4 <HAL_GPIO_Init+0x234>)
 8002ab0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002ab2:	e194      	b.n	8002dde <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	2101      	movs	r1, #1
 8002aba:	69fb      	ldr	r3, [r7, #28]
 8002abc:	fa01 f303 	lsl.w	r3, r1, r3
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	f000 8186 	beq.w	8002dd8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	f003 0303 	and.w	r3, r3, #3
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	d005      	beq.n	8002ae4 <HAL_GPIO_Init+0x44>
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f003 0303 	and.w	r3, r3, #3
 8002ae0:	2b02      	cmp	r3, #2
 8002ae2:	d130      	bne.n	8002b46 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	005b      	lsls	r3, r3, #1
 8002aee:	2203      	movs	r2, #3
 8002af0:	fa02 f303 	lsl.w	r3, r2, r3
 8002af4:	43db      	mvns	r3, r3
 8002af6:	69ba      	ldr	r2, [r7, #24]
 8002af8:	4013      	ands	r3, r2
 8002afa:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	68da      	ldr	r2, [r3, #12]
 8002b00:	69fb      	ldr	r3, [r7, #28]
 8002b02:	005b      	lsls	r3, r3, #1
 8002b04:	fa02 f303 	lsl.w	r3, r2, r3
 8002b08:	69ba      	ldr	r2, [r7, #24]
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	69ba      	ldr	r2, [r7, #24]
 8002b12:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	69fb      	ldr	r3, [r7, #28]
 8002b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b22:	43db      	mvns	r3, r3
 8002b24:	69ba      	ldr	r2, [r7, #24]
 8002b26:	4013      	ands	r3, r2
 8002b28:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	091b      	lsrs	r3, r3, #4
 8002b30:	f003 0201 	and.w	r2, r3, #1
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3a:	69ba      	ldr	r2, [r7, #24]
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	69ba      	ldr	r2, [r7, #24]
 8002b44:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	f003 0303 	and.w	r3, r3, #3
 8002b4e:	2b03      	cmp	r3, #3
 8002b50:	d017      	beq.n	8002b82 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002b58:	69fb      	ldr	r3, [r7, #28]
 8002b5a:	005b      	lsls	r3, r3, #1
 8002b5c:	2203      	movs	r2, #3
 8002b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b62:	43db      	mvns	r3, r3
 8002b64:	69ba      	ldr	r2, [r7, #24]
 8002b66:	4013      	ands	r3, r2
 8002b68:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	689a      	ldr	r2, [r3, #8]
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	005b      	lsls	r3, r3, #1
 8002b72:	fa02 f303 	lsl.w	r3, r2, r3
 8002b76:	69ba      	ldr	r2, [r7, #24]
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	69ba      	ldr	r2, [r7, #24]
 8002b80:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	f003 0303 	and.w	r3, r3, #3
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d123      	bne.n	8002bd6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	08da      	lsrs	r2, r3, #3
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	3208      	adds	r2, #8
 8002b96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	f003 0307 	and.w	r3, r3, #7
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	220f      	movs	r2, #15
 8002ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8002baa:	43db      	mvns	r3, r3
 8002bac:	69ba      	ldr	r2, [r7, #24]
 8002bae:	4013      	ands	r3, r2
 8002bb0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	691a      	ldr	r2, [r3, #16]
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	f003 0307 	and.w	r3, r3, #7
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc2:	69ba      	ldr	r2, [r7, #24]
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002bc8:	69fb      	ldr	r3, [r7, #28]
 8002bca:	08da      	lsrs	r2, r3, #3
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	3208      	adds	r2, #8
 8002bd0:	69b9      	ldr	r1, [r7, #24]
 8002bd2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002bdc:	69fb      	ldr	r3, [r7, #28]
 8002bde:	005b      	lsls	r3, r3, #1
 8002be0:	2203      	movs	r2, #3
 8002be2:	fa02 f303 	lsl.w	r3, r2, r3
 8002be6:	43db      	mvns	r3, r3
 8002be8:	69ba      	ldr	r2, [r7, #24]
 8002bea:	4013      	ands	r3, r2
 8002bec:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	f003 0203 	and.w	r2, r3, #3
 8002bf6:	69fb      	ldr	r3, [r7, #28]
 8002bf8:	005b      	lsls	r3, r3, #1
 8002bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfe:	69ba      	ldr	r2, [r7, #24]
 8002c00:	4313      	orrs	r3, r2
 8002c02:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	69ba      	ldr	r2, [r7, #24]
 8002c08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	f000 80e0 	beq.w	8002dd8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c18:	4b2f      	ldr	r3, [pc, #188]	@ (8002cd8 <HAL_GPIO_Init+0x238>)
 8002c1a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002c1e:	4a2e      	ldr	r2, [pc, #184]	@ (8002cd8 <HAL_GPIO_Init+0x238>)
 8002c20:	f043 0302 	orr.w	r3, r3, #2
 8002c24:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002c28:	4b2b      	ldr	r3, [pc, #172]	@ (8002cd8 <HAL_GPIO_Init+0x238>)
 8002c2a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002c2e:	f003 0302 	and.w	r3, r3, #2
 8002c32:	60fb      	str	r3, [r7, #12]
 8002c34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c36:	4a29      	ldr	r2, [pc, #164]	@ (8002cdc <HAL_GPIO_Init+0x23c>)
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	089b      	lsrs	r3, r3, #2
 8002c3c:	3302      	adds	r3, #2
 8002c3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	f003 0303 	and.w	r3, r3, #3
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	220f      	movs	r2, #15
 8002c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c52:	43db      	mvns	r3, r3
 8002c54:	69ba      	ldr	r2, [r7, #24]
 8002c56:	4013      	ands	r3, r2
 8002c58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a20      	ldr	r2, [pc, #128]	@ (8002ce0 <HAL_GPIO_Init+0x240>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d052      	beq.n	8002d08 <HAL_GPIO_Init+0x268>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a1f      	ldr	r2, [pc, #124]	@ (8002ce4 <HAL_GPIO_Init+0x244>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d031      	beq.n	8002cce <HAL_GPIO_Init+0x22e>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4a1e      	ldr	r2, [pc, #120]	@ (8002ce8 <HAL_GPIO_Init+0x248>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d02b      	beq.n	8002cca <HAL_GPIO_Init+0x22a>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	4a1d      	ldr	r2, [pc, #116]	@ (8002cec <HAL_GPIO_Init+0x24c>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d025      	beq.n	8002cc6 <HAL_GPIO_Init+0x226>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4a1c      	ldr	r2, [pc, #112]	@ (8002cf0 <HAL_GPIO_Init+0x250>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d01f      	beq.n	8002cc2 <HAL_GPIO_Init+0x222>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4a1b      	ldr	r2, [pc, #108]	@ (8002cf4 <HAL_GPIO_Init+0x254>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d019      	beq.n	8002cbe <HAL_GPIO_Init+0x21e>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4a1a      	ldr	r2, [pc, #104]	@ (8002cf8 <HAL_GPIO_Init+0x258>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d013      	beq.n	8002cba <HAL_GPIO_Init+0x21a>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	4a19      	ldr	r2, [pc, #100]	@ (8002cfc <HAL_GPIO_Init+0x25c>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d00d      	beq.n	8002cb6 <HAL_GPIO_Init+0x216>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	4a18      	ldr	r2, [pc, #96]	@ (8002d00 <HAL_GPIO_Init+0x260>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d007      	beq.n	8002cb2 <HAL_GPIO_Init+0x212>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	4a17      	ldr	r2, [pc, #92]	@ (8002d04 <HAL_GPIO_Init+0x264>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d101      	bne.n	8002cae <HAL_GPIO_Init+0x20e>
 8002caa:	2309      	movs	r3, #9
 8002cac:	e02d      	b.n	8002d0a <HAL_GPIO_Init+0x26a>
 8002cae:	230a      	movs	r3, #10
 8002cb0:	e02b      	b.n	8002d0a <HAL_GPIO_Init+0x26a>
 8002cb2:	2308      	movs	r3, #8
 8002cb4:	e029      	b.n	8002d0a <HAL_GPIO_Init+0x26a>
 8002cb6:	2307      	movs	r3, #7
 8002cb8:	e027      	b.n	8002d0a <HAL_GPIO_Init+0x26a>
 8002cba:	2306      	movs	r3, #6
 8002cbc:	e025      	b.n	8002d0a <HAL_GPIO_Init+0x26a>
 8002cbe:	2305      	movs	r3, #5
 8002cc0:	e023      	b.n	8002d0a <HAL_GPIO_Init+0x26a>
 8002cc2:	2304      	movs	r3, #4
 8002cc4:	e021      	b.n	8002d0a <HAL_GPIO_Init+0x26a>
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e01f      	b.n	8002d0a <HAL_GPIO_Init+0x26a>
 8002cca:	2302      	movs	r3, #2
 8002ccc:	e01d      	b.n	8002d0a <HAL_GPIO_Init+0x26a>
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e01b      	b.n	8002d0a <HAL_GPIO_Init+0x26a>
 8002cd2:	bf00      	nop
 8002cd4:	58000080 	.word	0x58000080
 8002cd8:	58024400 	.word	0x58024400
 8002cdc:	58000400 	.word	0x58000400
 8002ce0:	58020000 	.word	0x58020000
 8002ce4:	58020400 	.word	0x58020400
 8002ce8:	58020800 	.word	0x58020800
 8002cec:	58020c00 	.word	0x58020c00
 8002cf0:	58021000 	.word	0x58021000
 8002cf4:	58021400 	.word	0x58021400
 8002cf8:	58021800 	.word	0x58021800
 8002cfc:	58021c00 	.word	0x58021c00
 8002d00:	58022000 	.word	0x58022000
 8002d04:	58022400 	.word	0x58022400
 8002d08:	2300      	movs	r3, #0
 8002d0a:	69fa      	ldr	r2, [r7, #28]
 8002d0c:	f002 0203 	and.w	r2, r2, #3
 8002d10:	0092      	lsls	r2, r2, #2
 8002d12:	4093      	lsls	r3, r2
 8002d14:	69ba      	ldr	r2, [r7, #24]
 8002d16:	4313      	orrs	r3, r2
 8002d18:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d1a:	4938      	ldr	r1, [pc, #224]	@ (8002dfc <HAL_GPIO_Init+0x35c>)
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	089b      	lsrs	r3, r3, #2
 8002d20:	3302      	adds	r3, #2
 8002d22:	69ba      	ldr	r2, [r7, #24]
 8002d24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002d28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	43db      	mvns	r3, r3
 8002d34:	69ba      	ldr	r2, [r7, #24]
 8002d36:	4013      	ands	r3, r2
 8002d38:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d003      	beq.n	8002d4e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002d46:	69ba      	ldr	r2, [r7, #24]
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002d4e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d52:	69bb      	ldr	r3, [r7, #24]
 8002d54:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002d56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	43db      	mvns	r3, r3
 8002d62:	69ba      	ldr	r2, [r7, #24]
 8002d64:	4013      	ands	r3, r2
 8002d66:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d003      	beq.n	8002d7c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002d74:	69ba      	ldr	r2, [r7, #24]
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002d7c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d80:	69bb      	ldr	r3, [r7, #24]
 8002d82:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	43db      	mvns	r3, r3
 8002d8e:	69ba      	ldr	r2, [r7, #24]
 8002d90:	4013      	ands	r3, r2
 8002d92:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d003      	beq.n	8002da8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002da0:	69ba      	ldr	r2, [r7, #24]
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	4313      	orrs	r3, r2
 8002da6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	69ba      	ldr	r2, [r7, #24]
 8002dac:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	43db      	mvns	r3, r3
 8002db8:	69ba      	ldr	r2, [r7, #24]
 8002dba:	4013      	ands	r3, r2
 8002dbc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d003      	beq.n	8002dd2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002dca:	69ba      	ldr	r2, [r7, #24]
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	69ba      	ldr	r2, [r7, #24]
 8002dd6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002dd8:	69fb      	ldr	r3, [r7, #28]
 8002dda:	3301      	adds	r3, #1
 8002ddc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	69fb      	ldr	r3, [r7, #28]
 8002de4:	fa22 f303 	lsr.w	r3, r2, r3
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	f47f ae63 	bne.w	8002ab4 <HAL_GPIO_Init+0x14>
  }
}
 8002dee:	bf00      	nop
 8002df0:	bf00      	nop
 8002df2:	3724      	adds	r7, #36	@ 0x24
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr
 8002dfc:	58000400 	.word	0x58000400

08002e00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	460b      	mov	r3, r1
 8002e0a:	807b      	strh	r3, [r7, #2]
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e10:	787b      	ldrb	r3, [r7, #1]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d003      	beq.n	8002e1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e16:	887a      	ldrh	r2, [r7, #2]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002e1c:	e003      	b.n	8002e26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002e1e:	887b      	ldrh	r3, [r7, #2]
 8002e20:	041a      	lsls	r2, r3, #16
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	619a      	str	r2, [r3, #24]
}
 8002e26:	bf00      	nop
 8002e28:	370c      	adds	r7, #12
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr
	...

08002e34 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b083      	sub	sp, #12
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8002e3c:	4a08      	ldr	r2, [pc, #32]	@ (8002e60 <HAL_HSEM_FastTake+0x2c>)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	3320      	adds	r3, #32
 8002e42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e46:	4a07      	ldr	r2, [pc, #28]	@ (8002e64 <HAL_HSEM_FastTake+0x30>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d101      	bne.n	8002e50 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	e000      	b.n	8002e52 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	370c      	adds	r7, #12
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr
 8002e5e:	bf00      	nop
 8002e60:	58026400 	.word	0x58026400
 8002e64:	80000300 	.word	0x80000300

08002e68 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8002e72:	4906      	ldr	r1, [pc, #24]	@ (8002e8c <HAL_HSEM_Release+0x24>)
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8002e80:	bf00      	nop
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr
 8002e8c:	58026400 	.word	0x58026400

08002e90 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b084      	sub	sp, #16
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002e98:	4b29      	ldr	r3, [pc, #164]	@ (8002f40 <HAL_PWREx_ConfigSupply+0xb0>)
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	f003 0307 	and.w	r3, r3, #7
 8002ea0:	2b06      	cmp	r3, #6
 8002ea2:	d00a      	beq.n	8002eba <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002ea4:	4b26      	ldr	r3, [pc, #152]	@ (8002f40 <HAL_PWREx_ConfigSupply+0xb0>)
 8002ea6:	68db      	ldr	r3, [r3, #12]
 8002ea8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d001      	beq.n	8002eb6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e040      	b.n	8002f38 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	e03e      	b.n	8002f38 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002eba:	4b21      	ldr	r3, [pc, #132]	@ (8002f40 <HAL_PWREx_ConfigSupply+0xb0>)
 8002ebc:	68db      	ldr	r3, [r3, #12]
 8002ebe:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8002ec2:	491f      	ldr	r1, [pc, #124]	@ (8002f40 <HAL_PWREx_ConfigSupply+0xb0>)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002eca:	f7fe fbd5 	bl	8001678 <HAL_GetTick>
 8002ece:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002ed0:	e009      	b.n	8002ee6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002ed2:	f7fe fbd1 	bl	8001678 <HAL_GetTick>
 8002ed6:	4602      	mov	r2, r0
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002ee0:	d901      	bls.n	8002ee6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e028      	b.n	8002f38 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002ee6:	4b16      	ldr	r3, [pc, #88]	@ (8002f40 <HAL_PWREx_ConfigSupply+0xb0>)
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002eee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ef2:	d1ee      	bne.n	8002ed2 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2b1e      	cmp	r3, #30
 8002ef8:	d008      	beq.n	8002f0c <HAL_PWREx_ConfigSupply+0x7c>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2b2e      	cmp	r3, #46	@ 0x2e
 8002efe:	d005      	beq.n	8002f0c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2b1d      	cmp	r3, #29
 8002f04:	d002      	beq.n	8002f0c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2b2d      	cmp	r3, #45	@ 0x2d
 8002f0a:	d114      	bne.n	8002f36 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8002f0c:	f7fe fbb4 	bl	8001678 <HAL_GetTick>
 8002f10:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002f12:	e009      	b.n	8002f28 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002f14:	f7fe fbb0 	bl	8001678 <HAL_GetTick>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	1ad3      	subs	r3, r2, r3
 8002f1e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002f22:	d901      	bls.n	8002f28 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e007      	b.n	8002f38 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002f28:	4b05      	ldr	r3, [pc, #20]	@ (8002f40 <HAL_PWREx_ConfigSupply+0xb0>)
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f34:	d1ee      	bne.n	8002f14 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002f36:	2300      	movs	r3, #0
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3710      	adds	r7, #16
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	58024800 	.word	0x58024800

08002f44 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b08c      	sub	sp, #48	@ 0x30
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d102      	bne.n	8002f58 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	f000 bc48 	b.w	80037e8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0301 	and.w	r3, r3, #1
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	f000 8088 	beq.w	8003076 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f66:	4b99      	ldr	r3, [pc, #612]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8002f68:	691b      	ldr	r3, [r3, #16]
 8002f6a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002f6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002f70:	4b96      	ldr	r3, [pc, #600]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8002f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f74:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002f76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f78:	2b10      	cmp	r3, #16
 8002f7a:	d007      	beq.n	8002f8c <HAL_RCC_OscConfig+0x48>
 8002f7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f7e:	2b18      	cmp	r3, #24
 8002f80:	d111      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x62>
 8002f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f84:	f003 0303 	and.w	r3, r3, #3
 8002f88:	2b02      	cmp	r3, #2
 8002f8a:	d10c      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f8c:	4b8f      	ldr	r3, [pc, #572]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d06d      	beq.n	8003074 <HAL_RCC_OscConfig+0x130>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d169      	bne.n	8003074 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	f000 bc21 	b.w	80037e8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fae:	d106      	bne.n	8002fbe <HAL_RCC_OscConfig+0x7a>
 8002fb0:	4b86      	ldr	r3, [pc, #536]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a85      	ldr	r2, [pc, #532]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8002fb6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fba:	6013      	str	r3, [r2, #0]
 8002fbc:	e02e      	b.n	800301c <HAL_RCC_OscConfig+0xd8>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d10c      	bne.n	8002fe0 <HAL_RCC_OscConfig+0x9c>
 8002fc6:	4b81      	ldr	r3, [pc, #516]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a80      	ldr	r2, [pc, #512]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8002fcc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fd0:	6013      	str	r3, [r2, #0]
 8002fd2:	4b7e      	ldr	r3, [pc, #504]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a7d      	ldr	r2, [pc, #500]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8002fd8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fdc:	6013      	str	r3, [r2, #0]
 8002fde:	e01d      	b.n	800301c <HAL_RCC_OscConfig+0xd8>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002fe8:	d10c      	bne.n	8003004 <HAL_RCC_OscConfig+0xc0>
 8002fea:	4b78      	ldr	r3, [pc, #480]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a77      	ldr	r2, [pc, #476]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8002ff0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ff4:	6013      	str	r3, [r2, #0]
 8002ff6:	4b75      	ldr	r3, [pc, #468]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a74      	ldr	r2, [pc, #464]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8002ffc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003000:	6013      	str	r3, [r2, #0]
 8003002:	e00b      	b.n	800301c <HAL_RCC_OscConfig+0xd8>
 8003004:	4b71      	ldr	r3, [pc, #452]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a70      	ldr	r2, [pc, #448]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 800300a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800300e:	6013      	str	r3, [r2, #0]
 8003010:	4b6e      	ldr	r3, [pc, #440]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a6d      	ldr	r2, [pc, #436]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8003016:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800301a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d013      	beq.n	800304c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003024:	f7fe fb28 	bl	8001678 <HAL_GetTick>
 8003028:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800302a:	e008      	b.n	800303e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800302c:	f7fe fb24 	bl	8001678 <HAL_GetTick>
 8003030:	4602      	mov	r2, r0
 8003032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003034:	1ad3      	subs	r3, r2, r3
 8003036:	2b64      	cmp	r3, #100	@ 0x64
 8003038:	d901      	bls.n	800303e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800303a:	2303      	movs	r3, #3
 800303c:	e3d4      	b.n	80037e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800303e:	4b63      	ldr	r3, [pc, #396]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d0f0      	beq.n	800302c <HAL_RCC_OscConfig+0xe8>
 800304a:	e014      	b.n	8003076 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800304c:	f7fe fb14 	bl	8001678 <HAL_GetTick>
 8003050:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003052:	e008      	b.n	8003066 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003054:	f7fe fb10 	bl	8001678 <HAL_GetTick>
 8003058:	4602      	mov	r2, r0
 800305a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	2b64      	cmp	r3, #100	@ 0x64
 8003060:	d901      	bls.n	8003066 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	e3c0      	b.n	80037e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003066:	4b59      	ldr	r3, [pc, #356]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800306e:	2b00      	cmp	r3, #0
 8003070:	d1f0      	bne.n	8003054 <HAL_RCC_OscConfig+0x110>
 8003072:	e000      	b.n	8003076 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003074:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0302 	and.w	r3, r3, #2
 800307e:	2b00      	cmp	r3, #0
 8003080:	f000 80ca 	beq.w	8003218 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003084:	4b51      	ldr	r3, [pc, #324]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8003086:	691b      	ldr	r3, [r3, #16]
 8003088:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800308c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800308e:	4b4f      	ldr	r3, [pc, #316]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8003090:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003092:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003094:	6a3b      	ldr	r3, [r7, #32]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d007      	beq.n	80030aa <HAL_RCC_OscConfig+0x166>
 800309a:	6a3b      	ldr	r3, [r7, #32]
 800309c:	2b18      	cmp	r3, #24
 800309e:	d156      	bne.n	800314e <HAL_RCC_OscConfig+0x20a>
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	f003 0303 	and.w	r3, r3, #3
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d151      	bne.n	800314e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80030aa:	4b48      	ldr	r3, [pc, #288]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0304 	and.w	r3, r3, #4
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d005      	beq.n	80030c2 <HAL_RCC_OscConfig+0x17e>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	68db      	ldr	r3, [r3, #12]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d101      	bne.n	80030c2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e392      	b.n	80037e8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80030c2:	4b42      	ldr	r3, [pc, #264]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f023 0219 	bic.w	r2, r3, #25
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	68db      	ldr	r3, [r3, #12]
 80030ce:	493f      	ldr	r1, [pc, #252]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 80030d0:	4313      	orrs	r3, r2
 80030d2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030d4:	f7fe fad0 	bl	8001678 <HAL_GetTick>
 80030d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80030da:	e008      	b.n	80030ee <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030dc:	f7fe facc 	bl	8001678 <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	2b02      	cmp	r3, #2
 80030e8:	d901      	bls.n	80030ee <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80030ea:	2303      	movs	r3, #3
 80030ec:	e37c      	b.n	80037e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80030ee:	4b37      	ldr	r3, [pc, #220]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 0304 	and.w	r3, r3, #4
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d0f0      	beq.n	80030dc <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030fa:	f7fe faed 	bl	80016d8 <HAL_GetREVID>
 80030fe:	4603      	mov	r3, r0
 8003100:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003104:	4293      	cmp	r3, r2
 8003106:	d817      	bhi.n	8003138 <HAL_RCC_OscConfig+0x1f4>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	691b      	ldr	r3, [r3, #16]
 800310c:	2b40      	cmp	r3, #64	@ 0x40
 800310e:	d108      	bne.n	8003122 <HAL_RCC_OscConfig+0x1de>
 8003110:	4b2e      	ldr	r3, [pc, #184]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003118:	4a2c      	ldr	r2, [pc, #176]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 800311a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800311e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003120:	e07a      	b.n	8003218 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003122:	4b2a      	ldr	r3, [pc, #168]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	691b      	ldr	r3, [r3, #16]
 800312e:	031b      	lsls	r3, r3, #12
 8003130:	4926      	ldr	r1, [pc, #152]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8003132:	4313      	orrs	r3, r2
 8003134:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003136:	e06f      	b.n	8003218 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003138:	4b24      	ldr	r3, [pc, #144]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	691b      	ldr	r3, [r3, #16]
 8003144:	061b      	lsls	r3, r3, #24
 8003146:	4921      	ldr	r1, [pc, #132]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8003148:	4313      	orrs	r3, r2
 800314a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800314c:	e064      	b.n	8003218 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	68db      	ldr	r3, [r3, #12]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d047      	beq.n	80031e6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003156:	4b1d      	ldr	r3, [pc, #116]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f023 0219 	bic.w	r2, r3, #25
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	491a      	ldr	r1, [pc, #104]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8003164:	4313      	orrs	r3, r2
 8003166:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003168:	f7fe fa86 	bl	8001678 <HAL_GetTick>
 800316c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800316e:	e008      	b.n	8003182 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003170:	f7fe fa82 	bl	8001678 <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	2b02      	cmp	r3, #2
 800317c:	d901      	bls.n	8003182 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800317e:	2303      	movs	r3, #3
 8003180:	e332      	b.n	80037e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003182:	4b12      	ldr	r3, [pc, #72]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0304 	and.w	r3, r3, #4
 800318a:	2b00      	cmp	r3, #0
 800318c:	d0f0      	beq.n	8003170 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800318e:	f7fe faa3 	bl	80016d8 <HAL_GetREVID>
 8003192:	4603      	mov	r3, r0
 8003194:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003198:	4293      	cmp	r3, r2
 800319a:	d819      	bhi.n	80031d0 <HAL_RCC_OscConfig+0x28c>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	691b      	ldr	r3, [r3, #16]
 80031a0:	2b40      	cmp	r3, #64	@ 0x40
 80031a2:	d108      	bne.n	80031b6 <HAL_RCC_OscConfig+0x272>
 80031a4:	4b09      	ldr	r3, [pc, #36]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80031ac:	4a07      	ldr	r2, [pc, #28]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 80031ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031b2:	6053      	str	r3, [r2, #4]
 80031b4:	e030      	b.n	8003218 <HAL_RCC_OscConfig+0x2d4>
 80031b6:	4b05      	ldr	r3, [pc, #20]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	691b      	ldr	r3, [r3, #16]
 80031c2:	031b      	lsls	r3, r3, #12
 80031c4:	4901      	ldr	r1, [pc, #4]	@ (80031cc <HAL_RCC_OscConfig+0x288>)
 80031c6:	4313      	orrs	r3, r2
 80031c8:	604b      	str	r3, [r1, #4]
 80031ca:	e025      	b.n	8003218 <HAL_RCC_OscConfig+0x2d4>
 80031cc:	58024400 	.word	0x58024400
 80031d0:	4b9a      	ldr	r3, [pc, #616]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	691b      	ldr	r3, [r3, #16]
 80031dc:	061b      	lsls	r3, r3, #24
 80031de:	4997      	ldr	r1, [pc, #604]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 80031e0:	4313      	orrs	r3, r2
 80031e2:	604b      	str	r3, [r1, #4]
 80031e4:	e018      	b.n	8003218 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031e6:	4b95      	ldr	r3, [pc, #596]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a94      	ldr	r2, [pc, #592]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 80031ec:	f023 0301 	bic.w	r3, r3, #1
 80031f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031f2:	f7fe fa41 	bl	8001678 <HAL_GetTick>
 80031f6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80031f8:	e008      	b.n	800320c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031fa:	f7fe fa3d 	bl	8001678 <HAL_GetTick>
 80031fe:	4602      	mov	r2, r0
 8003200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003202:	1ad3      	subs	r3, r2, r3
 8003204:	2b02      	cmp	r3, #2
 8003206:	d901      	bls.n	800320c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003208:	2303      	movs	r3, #3
 800320a:	e2ed      	b.n	80037e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800320c:	4b8b      	ldr	r3, [pc, #556]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f003 0304 	and.w	r3, r3, #4
 8003214:	2b00      	cmp	r3, #0
 8003216:	d1f0      	bne.n	80031fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 0310 	and.w	r3, r3, #16
 8003220:	2b00      	cmp	r3, #0
 8003222:	f000 80a9 	beq.w	8003378 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003226:	4b85      	ldr	r3, [pc, #532]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 8003228:	691b      	ldr	r3, [r3, #16]
 800322a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800322e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003230:	4b82      	ldr	r3, [pc, #520]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 8003232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003234:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003236:	69bb      	ldr	r3, [r7, #24]
 8003238:	2b08      	cmp	r3, #8
 800323a:	d007      	beq.n	800324c <HAL_RCC_OscConfig+0x308>
 800323c:	69bb      	ldr	r3, [r7, #24]
 800323e:	2b18      	cmp	r3, #24
 8003240:	d13a      	bne.n	80032b8 <HAL_RCC_OscConfig+0x374>
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	f003 0303 	and.w	r3, r3, #3
 8003248:	2b01      	cmp	r3, #1
 800324a:	d135      	bne.n	80032b8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800324c:	4b7b      	ldr	r3, [pc, #492]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003254:	2b00      	cmp	r3, #0
 8003256:	d005      	beq.n	8003264 <HAL_RCC_OscConfig+0x320>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	69db      	ldr	r3, [r3, #28]
 800325c:	2b80      	cmp	r3, #128	@ 0x80
 800325e:	d001      	beq.n	8003264 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	e2c1      	b.n	80037e8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003264:	f7fe fa38 	bl	80016d8 <HAL_GetREVID>
 8003268:	4603      	mov	r3, r0
 800326a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800326e:	4293      	cmp	r3, r2
 8003270:	d817      	bhi.n	80032a2 <HAL_RCC_OscConfig+0x35e>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6a1b      	ldr	r3, [r3, #32]
 8003276:	2b20      	cmp	r3, #32
 8003278:	d108      	bne.n	800328c <HAL_RCC_OscConfig+0x348>
 800327a:	4b70      	ldr	r3, [pc, #448]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003282:	4a6e      	ldr	r2, [pc, #440]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 8003284:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003288:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800328a:	e075      	b.n	8003378 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800328c:	4b6b      	ldr	r3, [pc, #428]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6a1b      	ldr	r3, [r3, #32]
 8003298:	069b      	lsls	r3, r3, #26
 800329a:	4968      	ldr	r1, [pc, #416]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 800329c:	4313      	orrs	r3, r2
 800329e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80032a0:	e06a      	b.n	8003378 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80032a2:	4b66      	ldr	r3, [pc, #408]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6a1b      	ldr	r3, [r3, #32]
 80032ae:	061b      	lsls	r3, r3, #24
 80032b0:	4962      	ldr	r1, [pc, #392]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 80032b2:	4313      	orrs	r3, r2
 80032b4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80032b6:	e05f      	b.n	8003378 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	69db      	ldr	r3, [r3, #28]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d042      	beq.n	8003346 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80032c0:	4b5e      	ldr	r3, [pc, #376]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a5d      	ldr	r2, [pc, #372]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 80032c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032cc:	f7fe f9d4 	bl	8001678 <HAL_GetTick>
 80032d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80032d2:	e008      	b.n	80032e6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80032d4:	f7fe f9d0 	bl	8001678 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d901      	bls.n	80032e6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e280      	b.n	80037e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80032e6:	4b55      	ldr	r3, [pc, #340]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d0f0      	beq.n	80032d4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80032f2:	f7fe f9f1 	bl	80016d8 <HAL_GetREVID>
 80032f6:	4603      	mov	r3, r0
 80032f8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d817      	bhi.n	8003330 <HAL_RCC_OscConfig+0x3ec>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6a1b      	ldr	r3, [r3, #32]
 8003304:	2b20      	cmp	r3, #32
 8003306:	d108      	bne.n	800331a <HAL_RCC_OscConfig+0x3d6>
 8003308:	4b4c      	ldr	r3, [pc, #304]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003310:	4a4a      	ldr	r2, [pc, #296]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 8003312:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003316:	6053      	str	r3, [r2, #4]
 8003318:	e02e      	b.n	8003378 <HAL_RCC_OscConfig+0x434>
 800331a:	4b48      	ldr	r3, [pc, #288]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6a1b      	ldr	r3, [r3, #32]
 8003326:	069b      	lsls	r3, r3, #26
 8003328:	4944      	ldr	r1, [pc, #272]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 800332a:	4313      	orrs	r3, r2
 800332c:	604b      	str	r3, [r1, #4]
 800332e:	e023      	b.n	8003378 <HAL_RCC_OscConfig+0x434>
 8003330:	4b42      	ldr	r3, [pc, #264]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6a1b      	ldr	r3, [r3, #32]
 800333c:	061b      	lsls	r3, r3, #24
 800333e:	493f      	ldr	r1, [pc, #252]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 8003340:	4313      	orrs	r3, r2
 8003342:	60cb      	str	r3, [r1, #12]
 8003344:	e018      	b.n	8003378 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003346:	4b3d      	ldr	r3, [pc, #244]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a3c      	ldr	r2, [pc, #240]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 800334c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003350:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003352:	f7fe f991 	bl	8001678 <HAL_GetTick>
 8003356:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003358:	e008      	b.n	800336c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800335a:	f7fe f98d 	bl	8001678 <HAL_GetTick>
 800335e:	4602      	mov	r2, r0
 8003360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	2b02      	cmp	r3, #2
 8003366:	d901      	bls.n	800336c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003368:	2303      	movs	r3, #3
 800336a:	e23d      	b.n	80037e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800336c:	4b33      	ldr	r3, [pc, #204]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003374:	2b00      	cmp	r3, #0
 8003376:	d1f0      	bne.n	800335a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 0308 	and.w	r3, r3, #8
 8003380:	2b00      	cmp	r3, #0
 8003382:	d036      	beq.n	80033f2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	695b      	ldr	r3, [r3, #20]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d019      	beq.n	80033c0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800338c:	4b2b      	ldr	r3, [pc, #172]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 800338e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003390:	4a2a      	ldr	r2, [pc, #168]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 8003392:	f043 0301 	orr.w	r3, r3, #1
 8003396:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003398:	f7fe f96e 	bl	8001678 <HAL_GetTick>
 800339c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800339e:	e008      	b.n	80033b2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033a0:	f7fe f96a 	bl	8001678 <HAL_GetTick>
 80033a4:	4602      	mov	r2, r0
 80033a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a8:	1ad3      	subs	r3, r2, r3
 80033aa:	2b02      	cmp	r3, #2
 80033ac:	d901      	bls.n	80033b2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80033ae:	2303      	movs	r3, #3
 80033b0:	e21a      	b.n	80037e8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80033b2:	4b22      	ldr	r3, [pc, #136]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 80033b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033b6:	f003 0302 	and.w	r3, r3, #2
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d0f0      	beq.n	80033a0 <HAL_RCC_OscConfig+0x45c>
 80033be:	e018      	b.n	80033f2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033c0:	4b1e      	ldr	r3, [pc, #120]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 80033c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033c4:	4a1d      	ldr	r2, [pc, #116]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 80033c6:	f023 0301 	bic.w	r3, r3, #1
 80033ca:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033cc:	f7fe f954 	bl	8001678 <HAL_GetTick>
 80033d0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80033d2:	e008      	b.n	80033e6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033d4:	f7fe f950 	bl	8001678 <HAL_GetTick>
 80033d8:	4602      	mov	r2, r0
 80033da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033dc:	1ad3      	subs	r3, r2, r3
 80033de:	2b02      	cmp	r3, #2
 80033e0:	d901      	bls.n	80033e6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80033e2:	2303      	movs	r3, #3
 80033e4:	e200      	b.n	80037e8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80033e6:	4b15      	ldr	r3, [pc, #84]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 80033e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033ea:	f003 0302 	and.w	r3, r3, #2
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d1f0      	bne.n	80033d4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f003 0320 	and.w	r3, r3, #32
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d039      	beq.n	8003472 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	699b      	ldr	r3, [r3, #24]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d01c      	beq.n	8003440 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003406:	4b0d      	ldr	r3, [pc, #52]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a0c      	ldr	r2, [pc, #48]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 800340c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003410:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003412:	f7fe f931 	bl	8001678 <HAL_GetTick>
 8003416:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003418:	e008      	b.n	800342c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800341a:	f7fe f92d 	bl	8001678 <HAL_GetTick>
 800341e:	4602      	mov	r2, r0
 8003420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003422:	1ad3      	subs	r3, r2, r3
 8003424:	2b02      	cmp	r3, #2
 8003426:	d901      	bls.n	800342c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003428:	2303      	movs	r3, #3
 800342a:	e1dd      	b.n	80037e8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800342c:	4b03      	ldr	r3, [pc, #12]	@ (800343c <HAL_RCC_OscConfig+0x4f8>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003434:	2b00      	cmp	r3, #0
 8003436:	d0f0      	beq.n	800341a <HAL_RCC_OscConfig+0x4d6>
 8003438:	e01b      	b.n	8003472 <HAL_RCC_OscConfig+0x52e>
 800343a:	bf00      	nop
 800343c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003440:	4b9b      	ldr	r3, [pc, #620]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a9a      	ldr	r2, [pc, #616]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 8003446:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800344a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800344c:	f7fe f914 	bl	8001678 <HAL_GetTick>
 8003450:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003452:	e008      	b.n	8003466 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003454:	f7fe f910 	bl	8001678 <HAL_GetTick>
 8003458:	4602      	mov	r2, r0
 800345a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	2b02      	cmp	r3, #2
 8003460:	d901      	bls.n	8003466 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003462:	2303      	movs	r3, #3
 8003464:	e1c0      	b.n	80037e8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003466:	4b92      	ldr	r3, [pc, #584]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800346e:	2b00      	cmp	r3, #0
 8003470:	d1f0      	bne.n	8003454 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 0304 	and.w	r3, r3, #4
 800347a:	2b00      	cmp	r3, #0
 800347c:	f000 8081 	beq.w	8003582 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003480:	4b8c      	ldr	r3, [pc, #560]	@ (80036b4 <HAL_RCC_OscConfig+0x770>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a8b      	ldr	r2, [pc, #556]	@ (80036b4 <HAL_RCC_OscConfig+0x770>)
 8003486:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800348a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800348c:	f7fe f8f4 	bl	8001678 <HAL_GetTick>
 8003490:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003492:	e008      	b.n	80034a6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003494:	f7fe f8f0 	bl	8001678 <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	2b64      	cmp	r3, #100	@ 0x64
 80034a0:	d901      	bls.n	80034a6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	e1a0      	b.n	80037e8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80034a6:	4b83      	ldr	r3, [pc, #524]	@ (80036b4 <HAL_RCC_OscConfig+0x770>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d0f0      	beq.n	8003494 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d106      	bne.n	80034c8 <HAL_RCC_OscConfig+0x584>
 80034ba:	4b7d      	ldr	r3, [pc, #500]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 80034bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034be:	4a7c      	ldr	r2, [pc, #496]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 80034c0:	f043 0301 	orr.w	r3, r3, #1
 80034c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80034c6:	e02d      	b.n	8003524 <HAL_RCC_OscConfig+0x5e0>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d10c      	bne.n	80034ea <HAL_RCC_OscConfig+0x5a6>
 80034d0:	4b77      	ldr	r3, [pc, #476]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 80034d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034d4:	4a76      	ldr	r2, [pc, #472]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 80034d6:	f023 0301 	bic.w	r3, r3, #1
 80034da:	6713      	str	r3, [r2, #112]	@ 0x70
 80034dc:	4b74      	ldr	r3, [pc, #464]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 80034de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034e0:	4a73      	ldr	r2, [pc, #460]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 80034e2:	f023 0304 	bic.w	r3, r3, #4
 80034e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80034e8:	e01c      	b.n	8003524 <HAL_RCC_OscConfig+0x5e0>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	2b05      	cmp	r3, #5
 80034f0:	d10c      	bne.n	800350c <HAL_RCC_OscConfig+0x5c8>
 80034f2:	4b6f      	ldr	r3, [pc, #444]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 80034f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034f6:	4a6e      	ldr	r2, [pc, #440]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 80034f8:	f043 0304 	orr.w	r3, r3, #4
 80034fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80034fe:	4b6c      	ldr	r3, [pc, #432]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 8003500:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003502:	4a6b      	ldr	r2, [pc, #428]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 8003504:	f043 0301 	orr.w	r3, r3, #1
 8003508:	6713      	str	r3, [r2, #112]	@ 0x70
 800350a:	e00b      	b.n	8003524 <HAL_RCC_OscConfig+0x5e0>
 800350c:	4b68      	ldr	r3, [pc, #416]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 800350e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003510:	4a67      	ldr	r2, [pc, #412]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 8003512:	f023 0301 	bic.w	r3, r3, #1
 8003516:	6713      	str	r3, [r2, #112]	@ 0x70
 8003518:	4b65      	ldr	r3, [pc, #404]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 800351a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800351c:	4a64      	ldr	r2, [pc, #400]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 800351e:	f023 0304 	bic.w	r3, r3, #4
 8003522:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d015      	beq.n	8003558 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800352c:	f7fe f8a4 	bl	8001678 <HAL_GetTick>
 8003530:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003532:	e00a      	b.n	800354a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003534:	f7fe f8a0 	bl	8001678 <HAL_GetTick>
 8003538:	4602      	mov	r2, r0
 800353a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800353c:	1ad3      	subs	r3, r2, r3
 800353e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003542:	4293      	cmp	r3, r2
 8003544:	d901      	bls.n	800354a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003546:	2303      	movs	r3, #3
 8003548:	e14e      	b.n	80037e8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800354a:	4b59      	ldr	r3, [pc, #356]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 800354c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800354e:	f003 0302 	and.w	r3, r3, #2
 8003552:	2b00      	cmp	r3, #0
 8003554:	d0ee      	beq.n	8003534 <HAL_RCC_OscConfig+0x5f0>
 8003556:	e014      	b.n	8003582 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003558:	f7fe f88e 	bl	8001678 <HAL_GetTick>
 800355c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800355e:	e00a      	b.n	8003576 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003560:	f7fe f88a 	bl	8001678 <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800356e:	4293      	cmp	r3, r2
 8003570:	d901      	bls.n	8003576 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e138      	b.n	80037e8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003576:	4b4e      	ldr	r3, [pc, #312]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 8003578:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800357a:	f003 0302 	and.w	r3, r3, #2
 800357e:	2b00      	cmp	r3, #0
 8003580:	d1ee      	bne.n	8003560 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003586:	2b00      	cmp	r3, #0
 8003588:	f000 812d 	beq.w	80037e6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800358c:	4b48      	ldr	r3, [pc, #288]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 800358e:	691b      	ldr	r3, [r3, #16]
 8003590:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003594:	2b18      	cmp	r3, #24
 8003596:	f000 80bd 	beq.w	8003714 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800359e:	2b02      	cmp	r3, #2
 80035a0:	f040 809e 	bne.w	80036e0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035a4:	4b42      	ldr	r3, [pc, #264]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a41      	ldr	r2, [pc, #260]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 80035aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80035ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035b0:	f7fe f862 	bl	8001678 <HAL_GetTick>
 80035b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80035b6:	e008      	b.n	80035ca <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035b8:	f7fe f85e 	bl	8001678 <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e10e      	b.n	80037e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80035ca:	4b39      	ldr	r3, [pc, #228]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d1f0      	bne.n	80035b8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035d6:	4b36      	ldr	r3, [pc, #216]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 80035d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80035da:	4b37      	ldr	r3, [pc, #220]	@ (80036b8 <HAL_RCC_OscConfig+0x774>)
 80035dc:	4013      	ands	r3, r2
 80035de:	687a      	ldr	r2, [r7, #4]
 80035e0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80035e6:	0112      	lsls	r2, r2, #4
 80035e8:	430a      	orrs	r2, r1
 80035ea:	4931      	ldr	r1, [pc, #196]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 80035ec:	4313      	orrs	r3, r2
 80035ee:	628b      	str	r3, [r1, #40]	@ 0x28
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035f4:	3b01      	subs	r3, #1
 80035f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035fe:	3b01      	subs	r3, #1
 8003600:	025b      	lsls	r3, r3, #9
 8003602:	b29b      	uxth	r3, r3
 8003604:	431a      	orrs	r2, r3
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800360a:	3b01      	subs	r3, #1
 800360c:	041b      	lsls	r3, r3, #16
 800360e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003612:	431a      	orrs	r2, r3
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003618:	3b01      	subs	r3, #1
 800361a:	061b      	lsls	r3, r3, #24
 800361c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003620:	4923      	ldr	r1, [pc, #140]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 8003622:	4313      	orrs	r3, r2
 8003624:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003626:	4b22      	ldr	r3, [pc, #136]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 8003628:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800362a:	4a21      	ldr	r2, [pc, #132]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 800362c:	f023 0301 	bic.w	r3, r3, #1
 8003630:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003632:	4b1f      	ldr	r3, [pc, #124]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 8003634:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003636:	4b21      	ldr	r3, [pc, #132]	@ (80036bc <HAL_RCC_OscConfig+0x778>)
 8003638:	4013      	ands	r3, r2
 800363a:	687a      	ldr	r2, [r7, #4]
 800363c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800363e:	00d2      	lsls	r2, r2, #3
 8003640:	491b      	ldr	r1, [pc, #108]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 8003642:	4313      	orrs	r3, r2
 8003644:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003646:	4b1a      	ldr	r3, [pc, #104]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 8003648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800364a:	f023 020c 	bic.w	r2, r3, #12
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003652:	4917      	ldr	r1, [pc, #92]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 8003654:	4313      	orrs	r3, r2
 8003656:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003658:	4b15      	ldr	r3, [pc, #84]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 800365a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800365c:	f023 0202 	bic.w	r2, r3, #2
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003664:	4912      	ldr	r1, [pc, #72]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 8003666:	4313      	orrs	r3, r2
 8003668:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800366a:	4b11      	ldr	r3, [pc, #68]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 800366c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800366e:	4a10      	ldr	r2, [pc, #64]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 8003670:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003674:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003676:	4b0e      	ldr	r3, [pc, #56]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 8003678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800367a:	4a0d      	ldr	r2, [pc, #52]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 800367c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003680:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003682:	4b0b      	ldr	r3, [pc, #44]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 8003684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003686:	4a0a      	ldr	r2, [pc, #40]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 8003688:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800368c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800368e:	4b08      	ldr	r3, [pc, #32]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 8003690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003692:	4a07      	ldr	r2, [pc, #28]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 8003694:	f043 0301 	orr.w	r3, r3, #1
 8003698:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800369a:	4b05      	ldr	r3, [pc, #20]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a04      	ldr	r2, [pc, #16]	@ (80036b0 <HAL_RCC_OscConfig+0x76c>)
 80036a0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036a6:	f7fd ffe7 	bl	8001678 <HAL_GetTick>
 80036aa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80036ac:	e011      	b.n	80036d2 <HAL_RCC_OscConfig+0x78e>
 80036ae:	bf00      	nop
 80036b0:	58024400 	.word	0x58024400
 80036b4:	58024800 	.word	0x58024800
 80036b8:	fffffc0c 	.word	0xfffffc0c
 80036bc:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036c0:	f7fd ffda 	bl	8001678 <HAL_GetTick>
 80036c4:	4602      	mov	r2, r0
 80036c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	d901      	bls.n	80036d2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80036ce:	2303      	movs	r3, #3
 80036d0:	e08a      	b.n	80037e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80036d2:	4b47      	ldr	r3, [pc, #284]	@ (80037f0 <HAL_RCC_OscConfig+0x8ac>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d0f0      	beq.n	80036c0 <HAL_RCC_OscConfig+0x77c>
 80036de:	e082      	b.n	80037e6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036e0:	4b43      	ldr	r3, [pc, #268]	@ (80037f0 <HAL_RCC_OscConfig+0x8ac>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a42      	ldr	r2, [pc, #264]	@ (80037f0 <HAL_RCC_OscConfig+0x8ac>)
 80036e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80036ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036ec:	f7fd ffc4 	bl	8001678 <HAL_GetTick>
 80036f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80036f2:	e008      	b.n	8003706 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036f4:	f7fd ffc0 	bl	8001678 <HAL_GetTick>
 80036f8:	4602      	mov	r2, r0
 80036fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036fc:	1ad3      	subs	r3, r2, r3
 80036fe:	2b02      	cmp	r3, #2
 8003700:	d901      	bls.n	8003706 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003702:	2303      	movs	r3, #3
 8003704:	e070      	b.n	80037e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003706:	4b3a      	ldr	r3, [pc, #232]	@ (80037f0 <HAL_RCC_OscConfig+0x8ac>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800370e:	2b00      	cmp	r3, #0
 8003710:	d1f0      	bne.n	80036f4 <HAL_RCC_OscConfig+0x7b0>
 8003712:	e068      	b.n	80037e6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003714:	4b36      	ldr	r3, [pc, #216]	@ (80037f0 <HAL_RCC_OscConfig+0x8ac>)
 8003716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003718:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800371a:	4b35      	ldr	r3, [pc, #212]	@ (80037f0 <HAL_RCC_OscConfig+0x8ac>)
 800371c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800371e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003724:	2b01      	cmp	r3, #1
 8003726:	d031      	beq.n	800378c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	f003 0203 	and.w	r2, r3, #3
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003732:	429a      	cmp	r2, r3
 8003734:	d12a      	bne.n	800378c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	091b      	lsrs	r3, r3, #4
 800373a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003742:	429a      	cmp	r2, r3
 8003744:	d122      	bne.n	800378c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003750:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003752:	429a      	cmp	r2, r3
 8003754:	d11a      	bne.n	800378c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	0a5b      	lsrs	r3, r3, #9
 800375a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003762:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003764:	429a      	cmp	r2, r3
 8003766:	d111      	bne.n	800378c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	0c1b      	lsrs	r3, r3, #16
 800376c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003774:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003776:	429a      	cmp	r2, r3
 8003778:	d108      	bne.n	800378c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	0e1b      	lsrs	r3, r3, #24
 800377e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003786:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003788:	429a      	cmp	r2, r3
 800378a:	d001      	beq.n	8003790 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e02b      	b.n	80037e8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003790:	4b17      	ldr	r3, [pc, #92]	@ (80037f0 <HAL_RCC_OscConfig+0x8ac>)
 8003792:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003794:	08db      	lsrs	r3, r3, #3
 8003796:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800379a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037a0:	693a      	ldr	r2, [r7, #16]
 80037a2:	429a      	cmp	r2, r3
 80037a4:	d01f      	beq.n	80037e6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80037a6:	4b12      	ldr	r3, [pc, #72]	@ (80037f0 <HAL_RCC_OscConfig+0x8ac>)
 80037a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037aa:	4a11      	ldr	r2, [pc, #68]	@ (80037f0 <HAL_RCC_OscConfig+0x8ac>)
 80037ac:	f023 0301 	bic.w	r3, r3, #1
 80037b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80037b2:	f7fd ff61 	bl	8001678 <HAL_GetTick>
 80037b6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80037b8:	bf00      	nop
 80037ba:	f7fd ff5d 	bl	8001678 <HAL_GetTick>
 80037be:	4602      	mov	r2, r0
 80037c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d0f9      	beq.n	80037ba <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80037c6:	4b0a      	ldr	r3, [pc, #40]	@ (80037f0 <HAL_RCC_OscConfig+0x8ac>)
 80037c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80037ca:	4b0a      	ldr	r3, [pc, #40]	@ (80037f4 <HAL_RCC_OscConfig+0x8b0>)
 80037cc:	4013      	ands	r3, r2
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80037d2:	00d2      	lsls	r2, r2, #3
 80037d4:	4906      	ldr	r1, [pc, #24]	@ (80037f0 <HAL_RCC_OscConfig+0x8ac>)
 80037d6:	4313      	orrs	r3, r2
 80037d8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80037da:	4b05      	ldr	r3, [pc, #20]	@ (80037f0 <HAL_RCC_OscConfig+0x8ac>)
 80037dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037de:	4a04      	ldr	r2, [pc, #16]	@ (80037f0 <HAL_RCC_OscConfig+0x8ac>)
 80037e0:	f043 0301 	orr.w	r3, r3, #1
 80037e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80037e6:	2300      	movs	r3, #0
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3730      	adds	r7, #48	@ 0x30
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}
 80037f0:	58024400 	.word	0x58024400
 80037f4:	ffff0007 	.word	0xffff0007

080037f8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b086      	sub	sp, #24
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
 8003800:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d101      	bne.n	800380c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e19c      	b.n	8003b46 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800380c:	4b8a      	ldr	r3, [pc, #552]	@ (8003a38 <HAL_RCC_ClockConfig+0x240>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 030f 	and.w	r3, r3, #15
 8003814:	683a      	ldr	r2, [r7, #0]
 8003816:	429a      	cmp	r2, r3
 8003818:	d910      	bls.n	800383c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800381a:	4b87      	ldr	r3, [pc, #540]	@ (8003a38 <HAL_RCC_ClockConfig+0x240>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f023 020f 	bic.w	r2, r3, #15
 8003822:	4985      	ldr	r1, [pc, #532]	@ (8003a38 <HAL_RCC_ClockConfig+0x240>)
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	4313      	orrs	r3, r2
 8003828:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800382a:	4b83      	ldr	r3, [pc, #524]	@ (8003a38 <HAL_RCC_ClockConfig+0x240>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 030f 	and.w	r3, r3, #15
 8003832:	683a      	ldr	r2, [r7, #0]
 8003834:	429a      	cmp	r2, r3
 8003836:	d001      	beq.n	800383c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e184      	b.n	8003b46 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 0304 	and.w	r3, r3, #4
 8003844:	2b00      	cmp	r3, #0
 8003846:	d010      	beq.n	800386a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	691a      	ldr	r2, [r3, #16]
 800384c:	4b7b      	ldr	r3, [pc, #492]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 800384e:	699b      	ldr	r3, [r3, #24]
 8003850:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003854:	429a      	cmp	r2, r3
 8003856:	d908      	bls.n	800386a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003858:	4b78      	ldr	r3, [pc, #480]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 800385a:	699b      	ldr	r3, [r3, #24]
 800385c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	691b      	ldr	r3, [r3, #16]
 8003864:	4975      	ldr	r1, [pc, #468]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 8003866:	4313      	orrs	r3, r2
 8003868:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f003 0308 	and.w	r3, r3, #8
 8003872:	2b00      	cmp	r3, #0
 8003874:	d010      	beq.n	8003898 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	695a      	ldr	r2, [r3, #20]
 800387a:	4b70      	ldr	r3, [pc, #448]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 800387c:	69db      	ldr	r3, [r3, #28]
 800387e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003882:	429a      	cmp	r2, r3
 8003884:	d908      	bls.n	8003898 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003886:	4b6d      	ldr	r3, [pc, #436]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 8003888:	69db      	ldr	r3, [r3, #28]
 800388a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	695b      	ldr	r3, [r3, #20]
 8003892:	496a      	ldr	r1, [pc, #424]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 8003894:	4313      	orrs	r3, r2
 8003896:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 0310 	and.w	r3, r3, #16
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d010      	beq.n	80038c6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	699a      	ldr	r2, [r3, #24]
 80038a8:	4b64      	ldr	r3, [pc, #400]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 80038aa:	69db      	ldr	r3, [r3, #28]
 80038ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d908      	bls.n	80038c6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80038b4:	4b61      	ldr	r3, [pc, #388]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 80038b6:	69db      	ldr	r3, [r3, #28]
 80038b8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	699b      	ldr	r3, [r3, #24]
 80038c0:	495e      	ldr	r1, [pc, #376]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 80038c2:	4313      	orrs	r3, r2
 80038c4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0320 	and.w	r3, r3, #32
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d010      	beq.n	80038f4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	69da      	ldr	r2, [r3, #28]
 80038d6:	4b59      	ldr	r3, [pc, #356]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 80038d8:	6a1b      	ldr	r3, [r3, #32]
 80038da:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80038de:	429a      	cmp	r2, r3
 80038e0:	d908      	bls.n	80038f4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80038e2:	4b56      	ldr	r3, [pc, #344]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 80038e4:	6a1b      	ldr	r3, [r3, #32]
 80038e6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	69db      	ldr	r3, [r3, #28]
 80038ee:	4953      	ldr	r1, [pc, #332]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 80038f0:	4313      	orrs	r3, r2
 80038f2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 0302 	and.w	r3, r3, #2
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d010      	beq.n	8003922 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	68da      	ldr	r2, [r3, #12]
 8003904:	4b4d      	ldr	r3, [pc, #308]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 8003906:	699b      	ldr	r3, [r3, #24]
 8003908:	f003 030f 	and.w	r3, r3, #15
 800390c:	429a      	cmp	r2, r3
 800390e:	d908      	bls.n	8003922 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003910:	4b4a      	ldr	r3, [pc, #296]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 8003912:	699b      	ldr	r3, [r3, #24]
 8003914:	f023 020f 	bic.w	r2, r3, #15
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	68db      	ldr	r3, [r3, #12]
 800391c:	4947      	ldr	r1, [pc, #284]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 800391e:	4313      	orrs	r3, r2
 8003920:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0301 	and.w	r3, r3, #1
 800392a:	2b00      	cmp	r3, #0
 800392c:	d055      	beq.n	80039da <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800392e:	4b43      	ldr	r3, [pc, #268]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 8003930:	699b      	ldr	r3, [r3, #24]
 8003932:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	4940      	ldr	r1, [pc, #256]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 800393c:	4313      	orrs	r3, r2
 800393e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	2b02      	cmp	r3, #2
 8003946:	d107      	bne.n	8003958 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003948:	4b3c      	ldr	r3, [pc, #240]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003950:	2b00      	cmp	r3, #0
 8003952:	d121      	bne.n	8003998 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e0f6      	b.n	8003b46 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	2b03      	cmp	r3, #3
 800395e:	d107      	bne.n	8003970 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003960:	4b36      	ldr	r3, [pc, #216]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003968:	2b00      	cmp	r3, #0
 800396a:	d115      	bne.n	8003998 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e0ea      	b.n	8003b46 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	2b01      	cmp	r3, #1
 8003976:	d107      	bne.n	8003988 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003978:	4b30      	ldr	r3, [pc, #192]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003980:	2b00      	cmp	r3, #0
 8003982:	d109      	bne.n	8003998 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e0de      	b.n	8003b46 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003988:	4b2c      	ldr	r3, [pc, #176]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0304 	and.w	r3, r3, #4
 8003990:	2b00      	cmp	r3, #0
 8003992:	d101      	bne.n	8003998 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	e0d6      	b.n	8003b46 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003998:	4b28      	ldr	r3, [pc, #160]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 800399a:	691b      	ldr	r3, [r3, #16]
 800399c:	f023 0207 	bic.w	r2, r3, #7
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	4925      	ldr	r1, [pc, #148]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 80039a6:	4313      	orrs	r3, r2
 80039a8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039aa:	f7fd fe65 	bl	8001678 <HAL_GetTick>
 80039ae:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039b0:	e00a      	b.n	80039c8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039b2:	f7fd fe61 	bl	8001678 <HAL_GetTick>
 80039b6:	4602      	mov	r2, r0
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	1ad3      	subs	r3, r2, r3
 80039bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d901      	bls.n	80039c8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80039c4:	2303      	movs	r3, #3
 80039c6:	e0be      	b.n	8003b46 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039c8:	4b1c      	ldr	r3, [pc, #112]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 80039ca:	691b      	ldr	r3, [r3, #16]
 80039cc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	00db      	lsls	r3, r3, #3
 80039d6:	429a      	cmp	r2, r3
 80039d8:	d1eb      	bne.n	80039b2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 0302 	and.w	r3, r3, #2
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d010      	beq.n	8003a08 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	68da      	ldr	r2, [r3, #12]
 80039ea:	4b14      	ldr	r3, [pc, #80]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 80039ec:	699b      	ldr	r3, [r3, #24]
 80039ee:	f003 030f 	and.w	r3, r3, #15
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d208      	bcs.n	8003a08 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039f6:	4b11      	ldr	r3, [pc, #68]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 80039f8:	699b      	ldr	r3, [r3, #24]
 80039fa:	f023 020f 	bic.w	r2, r3, #15
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	68db      	ldr	r3, [r3, #12]
 8003a02:	490e      	ldr	r1, [pc, #56]	@ (8003a3c <HAL_RCC_ClockConfig+0x244>)
 8003a04:	4313      	orrs	r3, r2
 8003a06:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a08:	4b0b      	ldr	r3, [pc, #44]	@ (8003a38 <HAL_RCC_ClockConfig+0x240>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 030f 	and.w	r3, r3, #15
 8003a10:	683a      	ldr	r2, [r7, #0]
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d214      	bcs.n	8003a40 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a16:	4b08      	ldr	r3, [pc, #32]	@ (8003a38 <HAL_RCC_ClockConfig+0x240>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f023 020f 	bic.w	r2, r3, #15
 8003a1e:	4906      	ldr	r1, [pc, #24]	@ (8003a38 <HAL_RCC_ClockConfig+0x240>)
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	4313      	orrs	r3, r2
 8003a24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a26:	4b04      	ldr	r3, [pc, #16]	@ (8003a38 <HAL_RCC_ClockConfig+0x240>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 030f 	and.w	r3, r3, #15
 8003a2e:	683a      	ldr	r2, [r7, #0]
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d005      	beq.n	8003a40 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e086      	b.n	8003b46 <HAL_RCC_ClockConfig+0x34e>
 8003a38:	52002000 	.word	0x52002000
 8003a3c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0304 	and.w	r3, r3, #4
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d010      	beq.n	8003a6e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	691a      	ldr	r2, [r3, #16]
 8003a50:	4b3f      	ldr	r3, [pc, #252]	@ (8003b50 <HAL_RCC_ClockConfig+0x358>)
 8003a52:	699b      	ldr	r3, [r3, #24]
 8003a54:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d208      	bcs.n	8003a6e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003a5c:	4b3c      	ldr	r3, [pc, #240]	@ (8003b50 <HAL_RCC_ClockConfig+0x358>)
 8003a5e:	699b      	ldr	r3, [r3, #24]
 8003a60:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	691b      	ldr	r3, [r3, #16]
 8003a68:	4939      	ldr	r1, [pc, #228]	@ (8003b50 <HAL_RCC_ClockConfig+0x358>)
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 0308 	and.w	r3, r3, #8
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d010      	beq.n	8003a9c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	695a      	ldr	r2, [r3, #20]
 8003a7e:	4b34      	ldr	r3, [pc, #208]	@ (8003b50 <HAL_RCC_ClockConfig+0x358>)
 8003a80:	69db      	ldr	r3, [r3, #28]
 8003a82:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a86:	429a      	cmp	r2, r3
 8003a88:	d208      	bcs.n	8003a9c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003a8a:	4b31      	ldr	r3, [pc, #196]	@ (8003b50 <HAL_RCC_ClockConfig+0x358>)
 8003a8c:	69db      	ldr	r3, [r3, #28]
 8003a8e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	695b      	ldr	r3, [r3, #20]
 8003a96:	492e      	ldr	r1, [pc, #184]	@ (8003b50 <HAL_RCC_ClockConfig+0x358>)
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 0310 	and.w	r3, r3, #16
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d010      	beq.n	8003aca <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	699a      	ldr	r2, [r3, #24]
 8003aac:	4b28      	ldr	r3, [pc, #160]	@ (8003b50 <HAL_RCC_ClockConfig+0x358>)
 8003aae:	69db      	ldr	r3, [r3, #28]
 8003ab0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d208      	bcs.n	8003aca <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003ab8:	4b25      	ldr	r3, [pc, #148]	@ (8003b50 <HAL_RCC_ClockConfig+0x358>)
 8003aba:	69db      	ldr	r3, [r3, #28]
 8003abc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	699b      	ldr	r3, [r3, #24]
 8003ac4:	4922      	ldr	r1, [pc, #136]	@ (8003b50 <HAL_RCC_ClockConfig+0x358>)
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 0320 	and.w	r3, r3, #32
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d010      	beq.n	8003af8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	69da      	ldr	r2, [r3, #28]
 8003ada:	4b1d      	ldr	r3, [pc, #116]	@ (8003b50 <HAL_RCC_ClockConfig+0x358>)
 8003adc:	6a1b      	ldr	r3, [r3, #32]
 8003ade:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003ae2:	429a      	cmp	r2, r3
 8003ae4:	d208      	bcs.n	8003af8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003ae6:	4b1a      	ldr	r3, [pc, #104]	@ (8003b50 <HAL_RCC_ClockConfig+0x358>)
 8003ae8:	6a1b      	ldr	r3, [r3, #32]
 8003aea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	69db      	ldr	r3, [r3, #28]
 8003af2:	4917      	ldr	r1, [pc, #92]	@ (8003b50 <HAL_RCC_ClockConfig+0x358>)
 8003af4:	4313      	orrs	r3, r2
 8003af6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003af8:	f000 f834 	bl	8003b64 <HAL_RCC_GetSysClockFreq>
 8003afc:	4602      	mov	r2, r0
 8003afe:	4b14      	ldr	r3, [pc, #80]	@ (8003b50 <HAL_RCC_ClockConfig+0x358>)
 8003b00:	699b      	ldr	r3, [r3, #24]
 8003b02:	0a1b      	lsrs	r3, r3, #8
 8003b04:	f003 030f 	and.w	r3, r3, #15
 8003b08:	4912      	ldr	r1, [pc, #72]	@ (8003b54 <HAL_RCC_ClockConfig+0x35c>)
 8003b0a:	5ccb      	ldrb	r3, [r1, r3]
 8003b0c:	f003 031f 	and.w	r3, r3, #31
 8003b10:	fa22 f303 	lsr.w	r3, r2, r3
 8003b14:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003b16:	4b0e      	ldr	r3, [pc, #56]	@ (8003b50 <HAL_RCC_ClockConfig+0x358>)
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	f003 030f 	and.w	r3, r3, #15
 8003b1e:	4a0d      	ldr	r2, [pc, #52]	@ (8003b54 <HAL_RCC_ClockConfig+0x35c>)
 8003b20:	5cd3      	ldrb	r3, [r2, r3]
 8003b22:	f003 031f 	and.w	r3, r3, #31
 8003b26:	693a      	ldr	r2, [r7, #16]
 8003b28:	fa22 f303 	lsr.w	r3, r2, r3
 8003b2c:	4a0a      	ldr	r2, [pc, #40]	@ (8003b58 <HAL_RCC_ClockConfig+0x360>)
 8003b2e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003b30:	4a0a      	ldr	r2, [pc, #40]	@ (8003b5c <HAL_RCC_ClockConfig+0x364>)
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003b36:	4b0a      	ldr	r3, [pc, #40]	@ (8003b60 <HAL_RCC_ClockConfig+0x368>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f7fd fd52 	bl	80015e4 <HAL_InitTick>
 8003b40:	4603      	mov	r3, r0
 8003b42:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003b44:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3718      	adds	r7, #24
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	58024400 	.word	0x58024400
 8003b54:	08008fa8 	.word	0x08008fa8
 8003b58:	24000004 	.word	0x24000004
 8003b5c:	24000000 	.word	0x24000000
 8003b60:	24000008 	.word	0x24000008

08003b64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b089      	sub	sp, #36	@ 0x24
 8003b68:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b6a:	4bb3      	ldr	r3, [pc, #716]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b6c:	691b      	ldr	r3, [r3, #16]
 8003b6e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003b72:	2b18      	cmp	r3, #24
 8003b74:	f200 8155 	bhi.w	8003e22 <HAL_RCC_GetSysClockFreq+0x2be>
 8003b78:	a201      	add	r2, pc, #4	@ (adr r2, 8003b80 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003b7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b7e:	bf00      	nop
 8003b80:	08003be5 	.word	0x08003be5
 8003b84:	08003e23 	.word	0x08003e23
 8003b88:	08003e23 	.word	0x08003e23
 8003b8c:	08003e23 	.word	0x08003e23
 8003b90:	08003e23 	.word	0x08003e23
 8003b94:	08003e23 	.word	0x08003e23
 8003b98:	08003e23 	.word	0x08003e23
 8003b9c:	08003e23 	.word	0x08003e23
 8003ba0:	08003c0b 	.word	0x08003c0b
 8003ba4:	08003e23 	.word	0x08003e23
 8003ba8:	08003e23 	.word	0x08003e23
 8003bac:	08003e23 	.word	0x08003e23
 8003bb0:	08003e23 	.word	0x08003e23
 8003bb4:	08003e23 	.word	0x08003e23
 8003bb8:	08003e23 	.word	0x08003e23
 8003bbc:	08003e23 	.word	0x08003e23
 8003bc0:	08003c11 	.word	0x08003c11
 8003bc4:	08003e23 	.word	0x08003e23
 8003bc8:	08003e23 	.word	0x08003e23
 8003bcc:	08003e23 	.word	0x08003e23
 8003bd0:	08003e23 	.word	0x08003e23
 8003bd4:	08003e23 	.word	0x08003e23
 8003bd8:	08003e23 	.word	0x08003e23
 8003bdc:	08003e23 	.word	0x08003e23
 8003be0:	08003c17 	.word	0x08003c17
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003be4:	4b94      	ldr	r3, [pc, #592]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f003 0320 	and.w	r3, r3, #32
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d009      	beq.n	8003c04 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003bf0:	4b91      	ldr	r3, [pc, #580]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	08db      	lsrs	r3, r3, #3
 8003bf6:	f003 0303 	and.w	r3, r3, #3
 8003bfa:	4a90      	ldr	r2, [pc, #576]	@ (8003e3c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003bfc:	fa22 f303 	lsr.w	r3, r2, r3
 8003c00:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003c02:	e111      	b.n	8003e28 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003c04:	4b8d      	ldr	r3, [pc, #564]	@ (8003e3c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003c06:	61bb      	str	r3, [r7, #24]
      break;
 8003c08:	e10e      	b.n	8003e28 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003c0a:	4b8d      	ldr	r3, [pc, #564]	@ (8003e40 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003c0c:	61bb      	str	r3, [r7, #24]
      break;
 8003c0e:	e10b      	b.n	8003e28 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003c10:	4b8c      	ldr	r3, [pc, #560]	@ (8003e44 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003c12:	61bb      	str	r3, [r7, #24]
      break;
 8003c14:	e108      	b.n	8003e28 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003c16:	4b88      	ldr	r3, [pc, #544]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c1a:	f003 0303 	and.w	r3, r3, #3
 8003c1e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003c20:	4b85      	ldr	r3, [pc, #532]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c24:	091b      	lsrs	r3, r3, #4
 8003c26:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c2a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003c2c:	4b82      	ldr	r3, [pc, #520]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c30:	f003 0301 	and.w	r3, r3, #1
 8003c34:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003c36:	4b80      	ldr	r3, [pc, #512]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c3a:	08db      	lsrs	r3, r3, #3
 8003c3c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003c40:	68fa      	ldr	r2, [r7, #12]
 8003c42:	fb02 f303 	mul.w	r3, r2, r3
 8003c46:	ee07 3a90 	vmov	s15, r3
 8003c4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c4e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	f000 80e1 	beq.w	8003e1c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	2b02      	cmp	r3, #2
 8003c5e:	f000 8083 	beq.w	8003d68 <HAL_RCC_GetSysClockFreq+0x204>
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	2b02      	cmp	r3, #2
 8003c66:	f200 80a1 	bhi.w	8003dac <HAL_RCC_GetSysClockFreq+0x248>
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d003      	beq.n	8003c78 <HAL_RCC_GetSysClockFreq+0x114>
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	2b01      	cmp	r3, #1
 8003c74:	d056      	beq.n	8003d24 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003c76:	e099      	b.n	8003dac <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003c78:	4b6f      	ldr	r3, [pc, #444]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f003 0320 	and.w	r3, r3, #32
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d02d      	beq.n	8003ce0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003c84:	4b6c      	ldr	r3, [pc, #432]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	08db      	lsrs	r3, r3, #3
 8003c8a:	f003 0303 	and.w	r3, r3, #3
 8003c8e:	4a6b      	ldr	r2, [pc, #428]	@ (8003e3c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003c90:	fa22 f303 	lsr.w	r3, r2, r3
 8003c94:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	ee07 3a90 	vmov	s15, r3
 8003c9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	ee07 3a90 	vmov	s15, r3
 8003ca6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003caa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003cae:	4b62      	ldr	r3, [pc, #392]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cb6:	ee07 3a90 	vmov	s15, r3
 8003cba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cbe:	ed97 6a02 	vldr	s12, [r7, #8]
 8003cc2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003e48 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003cc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003cca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003cce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003cd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003cd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cda:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003cde:	e087      	b.n	8003df0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	ee07 3a90 	vmov	s15, r3
 8003ce6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cea:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003e4c <HAL_RCC_GetSysClockFreq+0x2e8>
 8003cee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003cf2:	4b51      	ldr	r3, [pc, #324]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cfa:	ee07 3a90 	vmov	s15, r3
 8003cfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d02:	ed97 6a02 	vldr	s12, [r7, #8]
 8003d06:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003e48 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003d0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d1e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003d22:	e065      	b.n	8003df0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	ee07 3a90 	vmov	s15, r3
 8003d2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d2e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003e50 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003d32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d36:	4b40      	ldr	r3, [pc, #256]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d3e:	ee07 3a90 	vmov	s15, r3
 8003d42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d46:	ed97 6a02 	vldr	s12, [r7, #8]
 8003d4a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003e48 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003d4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d62:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003d66:	e043      	b.n	8003df0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	ee07 3a90 	vmov	s15, r3
 8003d6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d72:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003e54 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003d76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d7a:	4b2f      	ldr	r3, [pc, #188]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d82:	ee07 3a90 	vmov	s15, r3
 8003d86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d8a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003d8e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003e48 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003d92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003da2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003da6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003daa:	e021      	b.n	8003df0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	ee07 3a90 	vmov	s15, r3
 8003db2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003db6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003e50 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003dba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003dbe:	4b1e      	ldr	r3, [pc, #120]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dc6:	ee07 3a90 	vmov	s15, r3
 8003dca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003dce:	ed97 6a02 	vldr	s12, [r7, #8]
 8003dd2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003e48 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003dd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003dda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003dde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003de2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003de6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003dea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003dee:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003df0:	4b11      	ldr	r3, [pc, #68]	@ (8003e38 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003df2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003df4:	0a5b      	lsrs	r3, r3, #9
 8003df6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003dfa:	3301      	adds	r3, #1
 8003dfc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	ee07 3a90 	vmov	s15, r3
 8003e04:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003e08:	edd7 6a07 	vldr	s13, [r7, #28]
 8003e0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e14:	ee17 3a90 	vmov	r3, s15
 8003e18:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003e1a:	e005      	b.n	8003e28 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	61bb      	str	r3, [r7, #24]
      break;
 8003e20:	e002      	b.n	8003e28 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003e22:	4b07      	ldr	r3, [pc, #28]	@ (8003e40 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003e24:	61bb      	str	r3, [r7, #24]
      break;
 8003e26:	bf00      	nop
  }

  return sysclockfreq;
 8003e28:	69bb      	ldr	r3, [r7, #24]
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	3724      	adds	r7, #36	@ 0x24
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr
 8003e36:	bf00      	nop
 8003e38:	58024400 	.word	0x58024400
 8003e3c:	03d09000 	.word	0x03d09000
 8003e40:	003d0900 	.word	0x003d0900
 8003e44:	007a1200 	.word	0x007a1200
 8003e48:	46000000 	.word	0x46000000
 8003e4c:	4c742400 	.word	0x4c742400
 8003e50:	4a742400 	.word	0x4a742400
 8003e54:	4af42400 	.word	0x4af42400

08003e58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b082      	sub	sp, #8
 8003e5c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003e5e:	f7ff fe81 	bl	8003b64 <HAL_RCC_GetSysClockFreq>
 8003e62:	4602      	mov	r2, r0
 8003e64:	4b10      	ldr	r3, [pc, #64]	@ (8003ea8 <HAL_RCC_GetHCLKFreq+0x50>)
 8003e66:	699b      	ldr	r3, [r3, #24]
 8003e68:	0a1b      	lsrs	r3, r3, #8
 8003e6a:	f003 030f 	and.w	r3, r3, #15
 8003e6e:	490f      	ldr	r1, [pc, #60]	@ (8003eac <HAL_RCC_GetHCLKFreq+0x54>)
 8003e70:	5ccb      	ldrb	r3, [r1, r3]
 8003e72:	f003 031f 	and.w	r3, r3, #31
 8003e76:	fa22 f303 	lsr.w	r3, r2, r3
 8003e7a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003e7c:	4b0a      	ldr	r3, [pc, #40]	@ (8003ea8 <HAL_RCC_GetHCLKFreq+0x50>)
 8003e7e:	699b      	ldr	r3, [r3, #24]
 8003e80:	f003 030f 	and.w	r3, r3, #15
 8003e84:	4a09      	ldr	r2, [pc, #36]	@ (8003eac <HAL_RCC_GetHCLKFreq+0x54>)
 8003e86:	5cd3      	ldrb	r3, [r2, r3]
 8003e88:	f003 031f 	and.w	r3, r3, #31
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	fa22 f303 	lsr.w	r3, r2, r3
 8003e92:	4a07      	ldr	r2, [pc, #28]	@ (8003eb0 <HAL_RCC_GetHCLKFreq+0x58>)
 8003e94:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003e96:	4a07      	ldr	r2, [pc, #28]	@ (8003eb4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003e9c:	4b04      	ldr	r3, [pc, #16]	@ (8003eb0 <HAL_RCC_GetHCLKFreq+0x58>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3708      	adds	r7, #8
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	58024400 	.word	0x58024400
 8003eac:	08008fa8 	.word	0x08008fa8
 8003eb0:	24000004 	.word	0x24000004
 8003eb4:	24000000 	.word	0x24000000

08003eb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003ebc:	f7ff ffcc 	bl	8003e58 <HAL_RCC_GetHCLKFreq>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	4b06      	ldr	r3, [pc, #24]	@ (8003edc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ec4:	69db      	ldr	r3, [r3, #28]
 8003ec6:	091b      	lsrs	r3, r3, #4
 8003ec8:	f003 0307 	and.w	r3, r3, #7
 8003ecc:	4904      	ldr	r1, [pc, #16]	@ (8003ee0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003ece:	5ccb      	ldrb	r3, [r1, r3]
 8003ed0:	f003 031f 	and.w	r3, r3, #31
 8003ed4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	bd80      	pop	{r7, pc}
 8003edc:	58024400 	.word	0x58024400
 8003ee0:	08008fa8 	.word	0x08008fa8

08003ee4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003ee8:	f7ff ffb6 	bl	8003e58 <HAL_RCC_GetHCLKFreq>
 8003eec:	4602      	mov	r2, r0
 8003eee:	4b06      	ldr	r3, [pc, #24]	@ (8003f08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ef0:	69db      	ldr	r3, [r3, #28]
 8003ef2:	0a1b      	lsrs	r3, r3, #8
 8003ef4:	f003 0307 	and.w	r3, r3, #7
 8003ef8:	4904      	ldr	r1, [pc, #16]	@ (8003f0c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003efa:	5ccb      	ldrb	r3, [r1, r3]
 8003efc:	f003 031f 	and.w	r3, r3, #31
 8003f00:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	bd80      	pop	{r7, pc}
 8003f08:	58024400 	.word	0x58024400
 8003f0c:	08008fa8 	.word	0x08008fa8

08003f10 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f14:	b0ca      	sub	sp, #296	@ 0x128
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003f22:	2300      	movs	r3, #0
 8003f24:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003f28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f30:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003f34:	2500      	movs	r5, #0
 8003f36:	ea54 0305 	orrs.w	r3, r4, r5
 8003f3a:	d049      	beq.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003f3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f40:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f42:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003f46:	d02f      	beq.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003f48:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003f4c:	d828      	bhi.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003f4e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003f52:	d01a      	beq.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003f54:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003f58:	d822      	bhi.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d003      	beq.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003f5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f62:	d007      	beq.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003f64:	e01c      	b.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f66:	4bb8      	ldr	r3, [pc, #736]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f6a:	4ab7      	ldr	r2, [pc, #732]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f70:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003f72:	e01a      	b.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003f74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f78:	3308      	adds	r3, #8
 8003f7a:	2102      	movs	r1, #2
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	f001 fc8f 	bl	80058a0 <RCCEx_PLL2_Config>
 8003f82:	4603      	mov	r3, r0
 8003f84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003f88:	e00f      	b.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003f8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f8e:	3328      	adds	r3, #40	@ 0x28
 8003f90:	2102      	movs	r1, #2
 8003f92:	4618      	mov	r0, r3
 8003f94:	f001 fd36 	bl	8005a04 <RCCEx_PLL3_Config>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003f9e:	e004      	b.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fa6:	e000      	b.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003fa8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003faa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d10a      	bne.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003fb2:	4ba5      	ldr	r3, [pc, #660]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003fb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fb6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003fba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fbe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003fc0:	4aa1      	ldr	r2, [pc, #644]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003fc2:	430b      	orrs	r3, r1
 8003fc4:	6513      	str	r3, [r2, #80]	@ 0x50
 8003fc6:	e003      	b.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fcc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003fd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fd8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003fdc:	f04f 0900 	mov.w	r9, #0
 8003fe0:	ea58 0309 	orrs.w	r3, r8, r9
 8003fe4:	d047      	beq.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003fe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fec:	2b04      	cmp	r3, #4
 8003fee:	d82a      	bhi.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003ff0:	a201      	add	r2, pc, #4	@ (adr r2, 8003ff8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003ff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ff6:	bf00      	nop
 8003ff8:	0800400d 	.word	0x0800400d
 8003ffc:	0800401b 	.word	0x0800401b
 8004000:	08004031 	.word	0x08004031
 8004004:	0800404f 	.word	0x0800404f
 8004008:	0800404f 	.word	0x0800404f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800400c:	4b8e      	ldr	r3, [pc, #568]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800400e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004010:	4a8d      	ldr	r2, [pc, #564]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004012:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004016:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004018:	e01a      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800401a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800401e:	3308      	adds	r3, #8
 8004020:	2100      	movs	r1, #0
 8004022:	4618      	mov	r0, r3
 8004024:	f001 fc3c 	bl	80058a0 <RCCEx_PLL2_Config>
 8004028:	4603      	mov	r3, r0
 800402a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800402e:	e00f      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004030:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004034:	3328      	adds	r3, #40	@ 0x28
 8004036:	2100      	movs	r1, #0
 8004038:	4618      	mov	r0, r3
 800403a:	f001 fce3 	bl	8005a04 <RCCEx_PLL3_Config>
 800403e:	4603      	mov	r3, r0
 8004040:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004044:	e004      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800404c:	e000      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800404e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004050:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004054:	2b00      	cmp	r3, #0
 8004056:	d10a      	bne.n	800406e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004058:	4b7b      	ldr	r3, [pc, #492]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800405a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800405c:	f023 0107 	bic.w	r1, r3, #7
 8004060:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004064:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004066:	4a78      	ldr	r2, [pc, #480]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004068:	430b      	orrs	r3, r1
 800406a:	6513      	str	r3, [r2, #80]	@ 0x50
 800406c:	e003      	b.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800406e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004072:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004076:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800407a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800407e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004082:	f04f 0b00 	mov.w	fp, #0
 8004086:	ea5a 030b 	orrs.w	r3, sl, fp
 800408a:	d04c      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800408c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004090:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004092:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004096:	d030      	beq.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004098:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800409c:	d829      	bhi.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800409e:	2bc0      	cmp	r3, #192	@ 0xc0
 80040a0:	d02d      	beq.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80040a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80040a4:	d825      	bhi.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80040a6:	2b80      	cmp	r3, #128	@ 0x80
 80040a8:	d018      	beq.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80040aa:	2b80      	cmp	r3, #128	@ 0x80
 80040ac:	d821      	bhi.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d002      	beq.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80040b2:	2b40      	cmp	r3, #64	@ 0x40
 80040b4:	d007      	beq.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80040b6:	e01c      	b.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040b8:	4b63      	ldr	r3, [pc, #396]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80040ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040bc:	4a62      	ldr	r2, [pc, #392]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80040be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80040c4:	e01c      	b.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80040c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ca:	3308      	adds	r3, #8
 80040cc:	2100      	movs	r1, #0
 80040ce:	4618      	mov	r0, r3
 80040d0:	f001 fbe6 	bl	80058a0 <RCCEx_PLL2_Config>
 80040d4:	4603      	mov	r3, r0
 80040d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80040da:	e011      	b.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80040dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040e0:	3328      	adds	r3, #40	@ 0x28
 80040e2:	2100      	movs	r1, #0
 80040e4:	4618      	mov	r0, r3
 80040e6:	f001 fc8d 	bl	8005a04 <RCCEx_PLL3_Config>
 80040ea:	4603      	mov	r3, r0
 80040ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80040f0:	e006      	b.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80040f8:	e002      	b.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80040fa:	bf00      	nop
 80040fc:	e000      	b.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80040fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004100:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004104:	2b00      	cmp	r3, #0
 8004106:	d10a      	bne.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004108:	4b4f      	ldr	r3, [pc, #316]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800410a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800410c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004110:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004114:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004116:	4a4c      	ldr	r2, [pc, #304]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004118:	430b      	orrs	r3, r1
 800411a:	6513      	str	r3, [r2, #80]	@ 0x50
 800411c:	e003      	b.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800411e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004122:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004126:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800412a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800412e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004132:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004136:	2300      	movs	r3, #0
 8004138:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800413c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004140:	460b      	mov	r3, r1
 8004142:	4313      	orrs	r3, r2
 8004144:	d053      	beq.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004146:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800414a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800414e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004152:	d035      	beq.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004154:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004158:	d82e      	bhi.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800415a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800415e:	d031      	beq.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004160:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004164:	d828      	bhi.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004166:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800416a:	d01a      	beq.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800416c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004170:	d822      	bhi.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004172:	2b00      	cmp	r3, #0
 8004174:	d003      	beq.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004176:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800417a:	d007      	beq.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800417c:	e01c      	b.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800417e:	4b32      	ldr	r3, [pc, #200]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004182:	4a31      	ldr	r2, [pc, #196]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004184:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004188:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800418a:	e01c      	b.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800418c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004190:	3308      	adds	r3, #8
 8004192:	2100      	movs	r1, #0
 8004194:	4618      	mov	r0, r3
 8004196:	f001 fb83 	bl	80058a0 <RCCEx_PLL2_Config>
 800419a:	4603      	mov	r3, r0
 800419c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80041a0:	e011      	b.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80041a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041a6:	3328      	adds	r3, #40	@ 0x28
 80041a8:	2100      	movs	r1, #0
 80041aa:	4618      	mov	r0, r3
 80041ac:	f001 fc2a 	bl	8005a04 <RCCEx_PLL3_Config>
 80041b0:	4603      	mov	r3, r0
 80041b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80041b6:	e006      	b.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041be:	e002      	b.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80041c0:	bf00      	nop
 80041c2:	e000      	b.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80041c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d10b      	bne.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80041ce:	4b1e      	ldr	r3, [pc, #120]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80041d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041d2:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80041d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041da:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80041de:	4a1a      	ldr	r2, [pc, #104]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80041e0:	430b      	orrs	r3, r1
 80041e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80041e4:	e003      	b.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80041ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041f6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80041fa:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80041fe:	2300      	movs	r3, #0
 8004200:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004204:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004208:	460b      	mov	r3, r1
 800420a:	4313      	orrs	r3, r2
 800420c:	d056      	beq.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800420e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004212:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004216:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800421a:	d038      	beq.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800421c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004220:	d831      	bhi.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004222:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004226:	d034      	beq.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004228:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800422c:	d82b      	bhi.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800422e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004232:	d01d      	beq.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004234:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004238:	d825      	bhi.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800423a:	2b00      	cmp	r3, #0
 800423c:	d006      	beq.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800423e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004242:	d00a      	beq.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004244:	e01f      	b.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004246:	bf00      	nop
 8004248:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800424c:	4ba2      	ldr	r3, [pc, #648]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800424e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004250:	4aa1      	ldr	r2, [pc, #644]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004252:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004256:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004258:	e01c      	b.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800425a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800425e:	3308      	adds	r3, #8
 8004260:	2100      	movs	r1, #0
 8004262:	4618      	mov	r0, r3
 8004264:	f001 fb1c 	bl	80058a0 <RCCEx_PLL2_Config>
 8004268:	4603      	mov	r3, r0
 800426a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800426e:	e011      	b.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004270:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004274:	3328      	adds	r3, #40	@ 0x28
 8004276:	2100      	movs	r1, #0
 8004278:	4618      	mov	r0, r3
 800427a:	f001 fbc3 	bl	8005a04 <RCCEx_PLL3_Config>
 800427e:	4603      	mov	r3, r0
 8004280:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004284:	e006      	b.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800428c:	e002      	b.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800428e:	bf00      	nop
 8004290:	e000      	b.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004292:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004294:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004298:	2b00      	cmp	r3, #0
 800429a:	d10b      	bne.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800429c:	4b8e      	ldr	r3, [pc, #568]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800429e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042a0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80042a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042a8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80042ac:	4a8a      	ldr	r2, [pc, #552]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80042ae:	430b      	orrs	r3, r1
 80042b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80042b2:	e003      	b.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80042bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042c4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80042c8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80042cc:	2300      	movs	r3, #0
 80042ce:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80042d2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80042d6:	460b      	mov	r3, r1
 80042d8:	4313      	orrs	r3, r2
 80042da:	d03a      	beq.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80042dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042e2:	2b30      	cmp	r3, #48	@ 0x30
 80042e4:	d01f      	beq.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80042e6:	2b30      	cmp	r3, #48	@ 0x30
 80042e8:	d819      	bhi.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80042ea:	2b20      	cmp	r3, #32
 80042ec:	d00c      	beq.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80042ee:	2b20      	cmp	r3, #32
 80042f0:	d815      	bhi.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d019      	beq.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80042f6:	2b10      	cmp	r3, #16
 80042f8:	d111      	bne.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042fa:	4b77      	ldr	r3, [pc, #476]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80042fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042fe:	4a76      	ldr	r2, [pc, #472]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004300:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004304:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004306:	e011      	b.n	800432c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004308:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800430c:	3308      	adds	r3, #8
 800430e:	2102      	movs	r1, #2
 8004310:	4618      	mov	r0, r3
 8004312:	f001 fac5 	bl	80058a0 <RCCEx_PLL2_Config>
 8004316:	4603      	mov	r3, r0
 8004318:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800431c:	e006      	b.n	800432c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004324:	e002      	b.n	800432c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004326:	bf00      	nop
 8004328:	e000      	b.n	800432c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800432a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800432c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004330:	2b00      	cmp	r3, #0
 8004332:	d10a      	bne.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004334:	4b68      	ldr	r3, [pc, #416]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004336:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004338:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800433c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004340:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004342:	4a65      	ldr	r2, [pc, #404]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004344:	430b      	orrs	r3, r1
 8004346:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004348:	e003      	b.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800434a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800434e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004352:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800435a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800435e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004362:	2300      	movs	r3, #0
 8004364:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004368:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800436c:	460b      	mov	r3, r1
 800436e:	4313      	orrs	r3, r2
 8004370:	d051      	beq.n	8004416 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004372:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004376:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004378:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800437c:	d035      	beq.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800437e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004382:	d82e      	bhi.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004384:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004388:	d031      	beq.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800438a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800438e:	d828      	bhi.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004390:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004394:	d01a      	beq.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004396:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800439a:	d822      	bhi.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800439c:	2b00      	cmp	r3, #0
 800439e:	d003      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80043a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043a4:	d007      	beq.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80043a6:	e01c      	b.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043a8:	4b4b      	ldr	r3, [pc, #300]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80043aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ac:	4a4a      	ldr	r2, [pc, #296]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80043ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80043b4:	e01c      	b.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80043b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ba:	3308      	adds	r3, #8
 80043bc:	2100      	movs	r1, #0
 80043be:	4618      	mov	r0, r3
 80043c0:	f001 fa6e 	bl	80058a0 <RCCEx_PLL2_Config>
 80043c4:	4603      	mov	r3, r0
 80043c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80043ca:	e011      	b.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80043cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043d0:	3328      	adds	r3, #40	@ 0x28
 80043d2:	2100      	movs	r1, #0
 80043d4:	4618      	mov	r0, r3
 80043d6:	f001 fb15 	bl	8005a04 <RCCEx_PLL3_Config>
 80043da:	4603      	mov	r3, r0
 80043dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80043e0:	e006      	b.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043e8:	e002      	b.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80043ea:	bf00      	nop
 80043ec:	e000      	b.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80043ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d10a      	bne.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80043f8:	4b37      	ldr	r3, [pc, #220]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80043fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043fc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004400:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004404:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004406:	4a34      	ldr	r2, [pc, #208]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004408:	430b      	orrs	r3, r1
 800440a:	6513      	str	r3, [r2, #80]	@ 0x50
 800440c:	e003      	b.n	8004416 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800440e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004412:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004416:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800441a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800441e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004422:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004426:	2300      	movs	r3, #0
 8004428:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800442c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004430:	460b      	mov	r3, r1
 8004432:	4313      	orrs	r3, r2
 8004434:	d056      	beq.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004436:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800443a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800443c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004440:	d033      	beq.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004442:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004446:	d82c      	bhi.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004448:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800444c:	d02f      	beq.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800444e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004452:	d826      	bhi.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004454:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004458:	d02b      	beq.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800445a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800445e:	d820      	bhi.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004460:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004464:	d012      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004466:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800446a:	d81a      	bhi.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800446c:	2b00      	cmp	r3, #0
 800446e:	d022      	beq.n	80044b6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004470:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004474:	d115      	bne.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004476:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800447a:	3308      	adds	r3, #8
 800447c:	2101      	movs	r1, #1
 800447e:	4618      	mov	r0, r3
 8004480:	f001 fa0e 	bl	80058a0 <RCCEx_PLL2_Config>
 8004484:	4603      	mov	r3, r0
 8004486:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800448a:	e015      	b.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800448c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004490:	3328      	adds	r3, #40	@ 0x28
 8004492:	2101      	movs	r1, #1
 8004494:	4618      	mov	r0, r3
 8004496:	f001 fab5 	bl	8005a04 <RCCEx_PLL3_Config>
 800449a:	4603      	mov	r3, r0
 800449c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80044a0:	e00a      	b.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044a8:	e006      	b.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80044aa:	bf00      	nop
 80044ac:	e004      	b.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80044ae:	bf00      	nop
 80044b0:	e002      	b.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80044b2:	bf00      	nop
 80044b4:	e000      	b.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80044b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d10d      	bne.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80044c0:	4b05      	ldr	r3, [pc, #20]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80044c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044c4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80044c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044ce:	4a02      	ldr	r2, [pc, #8]	@ (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80044d0:	430b      	orrs	r3, r1
 80044d2:	6513      	str	r3, [r2, #80]	@ 0x50
 80044d4:	e006      	b.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80044d6:	bf00      	nop
 80044d8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80044e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ec:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80044f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80044f4:	2300      	movs	r3, #0
 80044f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80044fa:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80044fe:	460b      	mov	r3, r1
 8004500:	4313      	orrs	r3, r2
 8004502:	d055      	beq.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004504:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004508:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800450c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004510:	d033      	beq.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004512:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004516:	d82c      	bhi.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004518:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800451c:	d02f      	beq.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800451e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004522:	d826      	bhi.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004524:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004528:	d02b      	beq.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800452a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800452e:	d820      	bhi.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004530:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004534:	d012      	beq.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004536:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800453a:	d81a      	bhi.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800453c:	2b00      	cmp	r3, #0
 800453e:	d022      	beq.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004540:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004544:	d115      	bne.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004546:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800454a:	3308      	adds	r3, #8
 800454c:	2101      	movs	r1, #1
 800454e:	4618      	mov	r0, r3
 8004550:	f001 f9a6 	bl	80058a0 <RCCEx_PLL2_Config>
 8004554:	4603      	mov	r3, r0
 8004556:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800455a:	e015      	b.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800455c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004560:	3328      	adds	r3, #40	@ 0x28
 8004562:	2101      	movs	r1, #1
 8004564:	4618      	mov	r0, r3
 8004566:	f001 fa4d 	bl	8005a04 <RCCEx_PLL3_Config>
 800456a:	4603      	mov	r3, r0
 800456c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004570:	e00a      	b.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004578:	e006      	b.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800457a:	bf00      	nop
 800457c:	e004      	b.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800457e:	bf00      	nop
 8004580:	e002      	b.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004582:	bf00      	nop
 8004584:	e000      	b.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004586:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004588:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800458c:	2b00      	cmp	r3, #0
 800458e:	d10b      	bne.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004590:	4ba3      	ldr	r3, [pc, #652]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004592:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004594:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004598:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800459c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80045a0:	4a9f      	ldr	r2, [pc, #636]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80045a2:	430b      	orrs	r3, r1
 80045a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80045a6:	e003      	b.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80045b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045b8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80045bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80045c0:	2300      	movs	r3, #0
 80045c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80045c6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80045ca:	460b      	mov	r3, r1
 80045cc:	4313      	orrs	r3, r2
 80045ce:	d037      	beq.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80045d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045da:	d00e      	beq.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80045dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045e0:	d816      	bhi.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d018      	beq.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80045e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80045ea:	d111      	bne.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045ec:	4b8c      	ldr	r3, [pc, #560]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80045ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045f0:	4a8b      	ldr	r2, [pc, #556]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80045f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80045f8:	e00f      	b.n	800461a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80045fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045fe:	3308      	adds	r3, #8
 8004600:	2101      	movs	r1, #1
 8004602:	4618      	mov	r0, r3
 8004604:	f001 f94c 	bl	80058a0 <RCCEx_PLL2_Config>
 8004608:	4603      	mov	r3, r0
 800460a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800460e:	e004      	b.n	800461a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004610:	2301      	movs	r3, #1
 8004612:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004616:	e000      	b.n	800461a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004618:	bf00      	nop
    }

    if (ret == HAL_OK)
 800461a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800461e:	2b00      	cmp	r3, #0
 8004620:	d10a      	bne.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004622:	4b7f      	ldr	r3, [pc, #508]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004624:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004626:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800462a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800462e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004630:	4a7b      	ldr	r2, [pc, #492]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004632:	430b      	orrs	r3, r1
 8004634:	6513      	str	r3, [r2, #80]	@ 0x50
 8004636:	e003      	b.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004638:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800463c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004640:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004648:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800464c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004650:	2300      	movs	r3, #0
 8004652:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004656:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800465a:	460b      	mov	r3, r1
 800465c:	4313      	orrs	r3, r2
 800465e:	d039      	beq.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004660:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004664:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004666:	2b03      	cmp	r3, #3
 8004668:	d81c      	bhi.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800466a:	a201      	add	r2, pc, #4	@ (adr r2, 8004670 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800466c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004670:	080046ad 	.word	0x080046ad
 8004674:	08004681 	.word	0x08004681
 8004678:	0800468f 	.word	0x0800468f
 800467c:	080046ad 	.word	0x080046ad
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004680:	4b67      	ldr	r3, [pc, #412]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004684:	4a66      	ldr	r2, [pc, #408]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004686:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800468a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800468c:	e00f      	b.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800468e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004692:	3308      	adds	r3, #8
 8004694:	2102      	movs	r1, #2
 8004696:	4618      	mov	r0, r3
 8004698:	f001 f902 	bl	80058a0 <RCCEx_PLL2_Config>
 800469c:	4603      	mov	r3, r0
 800469e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80046a2:	e004      	b.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80046a4:	2301      	movs	r3, #1
 80046a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046aa:	e000      	b.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80046ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d10a      	bne.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80046b6:	4b5a      	ldr	r3, [pc, #360]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046ba:	f023 0103 	bic.w	r1, r3, #3
 80046be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046c4:	4a56      	ldr	r2, [pc, #344]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046c6:	430b      	orrs	r3, r1
 80046c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80046ca:	e003      	b.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80046d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046dc:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80046e0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80046e4:	2300      	movs	r3, #0
 80046e6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80046ea:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80046ee:	460b      	mov	r3, r1
 80046f0:	4313      	orrs	r3, r2
 80046f2:	f000 809f 	beq.w	8004834 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046f6:	4b4b      	ldr	r3, [pc, #300]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a4a      	ldr	r2, [pc, #296]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80046fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004700:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004702:	f7fc ffb9 	bl	8001678 <HAL_GetTick>
 8004706:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800470a:	e00b      	b.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800470c:	f7fc ffb4 	bl	8001678 <HAL_GetTick>
 8004710:	4602      	mov	r2, r0
 8004712:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004716:	1ad3      	subs	r3, r2, r3
 8004718:	2b64      	cmp	r3, #100	@ 0x64
 800471a:	d903      	bls.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800471c:	2303      	movs	r3, #3
 800471e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004722:	e005      	b.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004724:	4b3f      	ldr	r3, [pc, #252]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800472c:	2b00      	cmp	r3, #0
 800472e:	d0ed      	beq.n	800470c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004730:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004734:	2b00      	cmp	r3, #0
 8004736:	d179      	bne.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004738:	4b39      	ldr	r3, [pc, #228]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800473a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800473c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004740:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004744:	4053      	eors	r3, r2
 8004746:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800474a:	2b00      	cmp	r3, #0
 800474c:	d015      	beq.n	800477a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800474e:	4b34      	ldr	r3, [pc, #208]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004750:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004752:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004756:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800475a:	4b31      	ldr	r3, [pc, #196]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800475c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800475e:	4a30      	ldr	r2, [pc, #192]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004760:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004764:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004766:	4b2e      	ldr	r3, [pc, #184]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004768:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800476a:	4a2d      	ldr	r2, [pc, #180]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800476c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004770:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004772:	4a2b      	ldr	r2, [pc, #172]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004774:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004778:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800477a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800477e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004782:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004786:	d118      	bne.n	80047ba <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004788:	f7fc ff76 	bl	8001678 <HAL_GetTick>
 800478c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004790:	e00d      	b.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004792:	f7fc ff71 	bl	8001678 <HAL_GetTick>
 8004796:	4602      	mov	r2, r0
 8004798:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800479c:	1ad2      	subs	r2, r2, r3
 800479e:	f241 3388 	movw	r3, #5000	@ 0x1388
 80047a2:	429a      	cmp	r2, r3
 80047a4:	d903      	bls.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80047ac:	e005      	b.n	80047ba <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80047ae:	4b1c      	ldr	r3, [pc, #112]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047b2:	f003 0302 	and.w	r3, r3, #2
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d0eb      	beq.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80047ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d129      	bne.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80047c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047c6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80047ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047d2:	d10e      	bne.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80047d4:	4b12      	ldr	r3, [pc, #72]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047d6:	691b      	ldr	r3, [r3, #16]
 80047d8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80047dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047e0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80047e4:	091a      	lsrs	r2, r3, #4
 80047e6:	4b10      	ldr	r3, [pc, #64]	@ (8004828 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80047e8:	4013      	ands	r3, r2
 80047ea:	4a0d      	ldr	r2, [pc, #52]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047ec:	430b      	orrs	r3, r1
 80047ee:	6113      	str	r3, [r2, #16]
 80047f0:	e005      	b.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80047f2:	4b0b      	ldr	r3, [pc, #44]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047f4:	691b      	ldr	r3, [r3, #16]
 80047f6:	4a0a      	ldr	r2, [pc, #40]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047f8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80047fc:	6113      	str	r3, [r2, #16]
 80047fe:	4b08      	ldr	r3, [pc, #32]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004800:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004802:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004806:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800480a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800480e:	4a04      	ldr	r2, [pc, #16]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004810:	430b      	orrs	r3, r1
 8004812:	6713      	str	r3, [r2, #112]	@ 0x70
 8004814:	e00e      	b.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004816:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800481a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800481e:	e009      	b.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004820:	58024400 	.word	0x58024400
 8004824:	58024800 	.word	0x58024800
 8004828:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800482c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004830:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800483c:	f002 0301 	and.w	r3, r2, #1
 8004840:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004844:	2300      	movs	r3, #0
 8004846:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800484a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800484e:	460b      	mov	r3, r1
 8004850:	4313      	orrs	r3, r2
 8004852:	f000 8089 	beq.w	8004968 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004856:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800485a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800485c:	2b28      	cmp	r3, #40	@ 0x28
 800485e:	d86b      	bhi.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004860:	a201      	add	r2, pc, #4	@ (adr r2, 8004868 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004866:	bf00      	nop
 8004868:	08004941 	.word	0x08004941
 800486c:	08004939 	.word	0x08004939
 8004870:	08004939 	.word	0x08004939
 8004874:	08004939 	.word	0x08004939
 8004878:	08004939 	.word	0x08004939
 800487c:	08004939 	.word	0x08004939
 8004880:	08004939 	.word	0x08004939
 8004884:	08004939 	.word	0x08004939
 8004888:	0800490d 	.word	0x0800490d
 800488c:	08004939 	.word	0x08004939
 8004890:	08004939 	.word	0x08004939
 8004894:	08004939 	.word	0x08004939
 8004898:	08004939 	.word	0x08004939
 800489c:	08004939 	.word	0x08004939
 80048a0:	08004939 	.word	0x08004939
 80048a4:	08004939 	.word	0x08004939
 80048a8:	08004923 	.word	0x08004923
 80048ac:	08004939 	.word	0x08004939
 80048b0:	08004939 	.word	0x08004939
 80048b4:	08004939 	.word	0x08004939
 80048b8:	08004939 	.word	0x08004939
 80048bc:	08004939 	.word	0x08004939
 80048c0:	08004939 	.word	0x08004939
 80048c4:	08004939 	.word	0x08004939
 80048c8:	08004941 	.word	0x08004941
 80048cc:	08004939 	.word	0x08004939
 80048d0:	08004939 	.word	0x08004939
 80048d4:	08004939 	.word	0x08004939
 80048d8:	08004939 	.word	0x08004939
 80048dc:	08004939 	.word	0x08004939
 80048e0:	08004939 	.word	0x08004939
 80048e4:	08004939 	.word	0x08004939
 80048e8:	08004941 	.word	0x08004941
 80048ec:	08004939 	.word	0x08004939
 80048f0:	08004939 	.word	0x08004939
 80048f4:	08004939 	.word	0x08004939
 80048f8:	08004939 	.word	0x08004939
 80048fc:	08004939 	.word	0x08004939
 8004900:	08004939 	.word	0x08004939
 8004904:	08004939 	.word	0x08004939
 8004908:	08004941 	.word	0x08004941
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800490c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004910:	3308      	adds	r3, #8
 8004912:	2101      	movs	r1, #1
 8004914:	4618      	mov	r0, r3
 8004916:	f000 ffc3 	bl	80058a0 <RCCEx_PLL2_Config>
 800491a:	4603      	mov	r3, r0
 800491c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004920:	e00f      	b.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004926:	3328      	adds	r3, #40	@ 0x28
 8004928:	2101      	movs	r1, #1
 800492a:	4618      	mov	r0, r3
 800492c:	f001 f86a 	bl	8005a04 <RCCEx_PLL3_Config>
 8004930:	4603      	mov	r3, r0
 8004932:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004936:	e004      	b.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800493e:	e000      	b.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004940:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004942:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004946:	2b00      	cmp	r3, #0
 8004948:	d10a      	bne.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800494a:	4bbf      	ldr	r3, [pc, #764]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800494c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800494e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004956:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004958:	4abb      	ldr	r2, [pc, #748]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800495a:	430b      	orrs	r3, r1
 800495c:	6553      	str	r3, [r2, #84]	@ 0x54
 800495e:	e003      	b.n	8004968 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004960:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004964:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004968:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800496c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004970:	f002 0302 	and.w	r3, r2, #2
 8004974:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004978:	2300      	movs	r3, #0
 800497a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800497e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004982:	460b      	mov	r3, r1
 8004984:	4313      	orrs	r3, r2
 8004986:	d041      	beq.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004988:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800498c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800498e:	2b05      	cmp	r3, #5
 8004990:	d824      	bhi.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004992:	a201      	add	r2, pc, #4	@ (adr r2, 8004998 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004998:	080049e5 	.word	0x080049e5
 800499c:	080049b1 	.word	0x080049b1
 80049a0:	080049c7 	.word	0x080049c7
 80049a4:	080049e5 	.word	0x080049e5
 80049a8:	080049e5 	.word	0x080049e5
 80049ac:	080049e5 	.word	0x080049e5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80049b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049b4:	3308      	adds	r3, #8
 80049b6:	2101      	movs	r1, #1
 80049b8:	4618      	mov	r0, r3
 80049ba:	f000 ff71 	bl	80058a0 <RCCEx_PLL2_Config>
 80049be:	4603      	mov	r3, r0
 80049c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80049c4:	e00f      	b.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80049c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ca:	3328      	adds	r3, #40	@ 0x28
 80049cc:	2101      	movs	r1, #1
 80049ce:	4618      	mov	r0, r3
 80049d0:	f001 f818 	bl	8005a04 <RCCEx_PLL3_Config>
 80049d4:	4603      	mov	r3, r0
 80049d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80049da:	e004      	b.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80049e2:	e000      	b.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80049e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d10a      	bne.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80049ee:	4b96      	ldr	r3, [pc, #600]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80049f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049f2:	f023 0107 	bic.w	r1, r3, #7
 80049f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80049fc:	4a92      	ldr	r2, [pc, #584]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80049fe:	430b      	orrs	r3, r1
 8004a00:	6553      	str	r3, [r2, #84]	@ 0x54
 8004a02:	e003      	b.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004a0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a14:	f002 0304 	and.w	r3, r2, #4
 8004a18:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a22:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004a26:	460b      	mov	r3, r1
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	d044      	beq.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004a2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a34:	2b05      	cmp	r3, #5
 8004a36:	d825      	bhi.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004a38:	a201      	add	r2, pc, #4	@ (adr r2, 8004a40 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004a3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a3e:	bf00      	nop
 8004a40:	08004a8d 	.word	0x08004a8d
 8004a44:	08004a59 	.word	0x08004a59
 8004a48:	08004a6f 	.word	0x08004a6f
 8004a4c:	08004a8d 	.word	0x08004a8d
 8004a50:	08004a8d 	.word	0x08004a8d
 8004a54:	08004a8d 	.word	0x08004a8d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004a58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a5c:	3308      	adds	r3, #8
 8004a5e:	2101      	movs	r1, #1
 8004a60:	4618      	mov	r0, r3
 8004a62:	f000 ff1d 	bl	80058a0 <RCCEx_PLL2_Config>
 8004a66:	4603      	mov	r3, r0
 8004a68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004a6c:	e00f      	b.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004a6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a72:	3328      	adds	r3, #40	@ 0x28
 8004a74:	2101      	movs	r1, #1
 8004a76:	4618      	mov	r0, r3
 8004a78:	f000 ffc4 	bl	8005a04 <RCCEx_PLL3_Config>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004a82:	e004      	b.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a8a:	e000      	b.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004a8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d10b      	bne.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004a96:	4b6c      	ldr	r3, [pc, #432]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a9a:	f023 0107 	bic.w	r1, r3, #7
 8004a9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004aa6:	4a68      	ldr	r2, [pc, #416]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004aa8:	430b      	orrs	r3, r1
 8004aaa:	6593      	str	r3, [r2, #88]	@ 0x58
 8004aac:	e003      	b.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004aae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ab2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004ab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004abe:	f002 0320 	and.w	r3, r2, #32
 8004ac2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004acc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004ad0:	460b      	mov	r3, r1
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	d055      	beq.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004ad6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ada:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ade:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ae2:	d033      	beq.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004ae4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ae8:	d82c      	bhi.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004aea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aee:	d02f      	beq.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004af0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004af4:	d826      	bhi.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004af6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004afa:	d02b      	beq.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004afc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004b00:	d820      	bhi.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004b02:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b06:	d012      	beq.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004b08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b0c:	d81a      	bhi.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d022      	beq.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004b12:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b16:	d115      	bne.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b1c:	3308      	adds	r3, #8
 8004b1e:	2100      	movs	r1, #0
 8004b20:	4618      	mov	r0, r3
 8004b22:	f000 febd 	bl	80058a0 <RCCEx_PLL2_Config>
 8004b26:	4603      	mov	r3, r0
 8004b28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004b2c:	e015      	b.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004b2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b32:	3328      	adds	r3, #40	@ 0x28
 8004b34:	2102      	movs	r1, #2
 8004b36:	4618      	mov	r0, r3
 8004b38:	f000 ff64 	bl	8005a04 <RCCEx_PLL3_Config>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004b42:	e00a      	b.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b4a:	e006      	b.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004b4c:	bf00      	nop
 8004b4e:	e004      	b.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004b50:	bf00      	nop
 8004b52:	e002      	b.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004b54:	bf00      	nop
 8004b56:	e000      	b.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004b58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d10b      	bne.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004b62:	4b39      	ldr	r3, [pc, #228]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004b64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b66:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004b6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b72:	4a35      	ldr	r2, [pc, #212]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004b74:	430b      	orrs	r3, r1
 8004b76:	6553      	str	r3, [r2, #84]	@ 0x54
 8004b78:	e003      	b.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004b82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b8a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004b8e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004b92:	2300      	movs	r3, #0
 8004b94:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004b98:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004b9c:	460b      	mov	r3, r1
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	d058      	beq.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ba6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004baa:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004bae:	d033      	beq.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004bb0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004bb4:	d82c      	bhi.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004bb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bba:	d02f      	beq.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004bbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bc0:	d826      	bhi.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004bc2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004bc6:	d02b      	beq.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004bc8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004bcc:	d820      	bhi.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004bce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bd2:	d012      	beq.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004bd4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bd8:	d81a      	bhi.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d022      	beq.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004bde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004be2:	d115      	bne.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004be4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004be8:	3308      	adds	r3, #8
 8004bea:	2100      	movs	r1, #0
 8004bec:	4618      	mov	r0, r3
 8004bee:	f000 fe57 	bl	80058a0 <RCCEx_PLL2_Config>
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004bf8:	e015      	b.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004bfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bfe:	3328      	adds	r3, #40	@ 0x28
 8004c00:	2102      	movs	r1, #2
 8004c02:	4618      	mov	r0, r3
 8004c04:	f000 fefe 	bl	8005a04 <RCCEx_PLL3_Config>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004c0e:	e00a      	b.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c10:	2301      	movs	r3, #1
 8004c12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c16:	e006      	b.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004c18:	bf00      	nop
 8004c1a:	e004      	b.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004c1c:	bf00      	nop
 8004c1e:	e002      	b.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004c20:	bf00      	nop
 8004c22:	e000      	b.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004c24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d10e      	bne.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004c2e:	4b06      	ldr	r3, [pc, #24]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004c30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c32:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004c36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c3a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004c3e:	4a02      	ldr	r2, [pc, #8]	@ (8004c48 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004c40:	430b      	orrs	r3, r1
 8004c42:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c44:	e006      	b.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004c46:	bf00      	nop
 8004c48:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004c54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c5c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004c60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004c64:	2300      	movs	r3, #0
 8004c66:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004c6a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004c6e:	460b      	mov	r3, r1
 8004c70:	4313      	orrs	r3, r2
 8004c72:	d055      	beq.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004c74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c78:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004c7c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004c80:	d033      	beq.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004c82:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004c86:	d82c      	bhi.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004c88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c8c:	d02f      	beq.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004c8e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c92:	d826      	bhi.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004c94:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004c98:	d02b      	beq.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004c9a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004c9e:	d820      	bhi.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004ca0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ca4:	d012      	beq.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004ca6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004caa:	d81a      	bhi.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d022      	beq.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004cb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cb4:	d115      	bne.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004cb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cba:	3308      	adds	r3, #8
 8004cbc:	2100      	movs	r1, #0
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f000 fdee 	bl	80058a0 <RCCEx_PLL2_Config>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004cca:	e015      	b.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004ccc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cd0:	3328      	adds	r3, #40	@ 0x28
 8004cd2:	2102      	movs	r1, #2
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	f000 fe95 	bl	8005a04 <RCCEx_PLL3_Config>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004ce0:	e00a      	b.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ce8:	e006      	b.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004cea:	bf00      	nop
 8004cec:	e004      	b.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004cee:	bf00      	nop
 8004cf0:	e002      	b.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004cf2:	bf00      	nop
 8004cf4:	e000      	b.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004cf6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cf8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d10b      	bne.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004d00:	4ba1      	ldr	r3, [pc, #644]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d04:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004d08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d0c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004d10:	4a9d      	ldr	r2, [pc, #628]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d12:	430b      	orrs	r3, r1
 8004d14:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d16:	e003      	b.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d1c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004d20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d28:	f002 0308 	and.w	r3, r2, #8
 8004d2c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004d30:	2300      	movs	r3, #0
 8004d32:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004d36:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004d3a:	460b      	mov	r3, r1
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	d01e      	beq.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004d40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d4c:	d10c      	bne.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004d4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d52:	3328      	adds	r3, #40	@ 0x28
 8004d54:	2102      	movs	r1, #2
 8004d56:	4618      	mov	r0, r3
 8004d58:	f000 fe54 	bl	8005a04 <RCCEx_PLL3_Config>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d002      	beq.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004d68:	4b87      	ldr	r3, [pc, #540]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d6c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004d70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d78:	4a83      	ldr	r2, [pc, #524]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d7a:	430b      	orrs	r3, r1
 8004d7c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004d7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d86:	f002 0310 	and.w	r3, r2, #16
 8004d8a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004d8e:	2300      	movs	r3, #0
 8004d90:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004d94:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004d98:	460b      	mov	r3, r1
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	d01e      	beq.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004d9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004da2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004da6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004daa:	d10c      	bne.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004dac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004db0:	3328      	adds	r3, #40	@ 0x28
 8004db2:	2102      	movs	r1, #2
 8004db4:	4618      	mov	r0, r3
 8004db6:	f000 fe25 	bl	8005a04 <RCCEx_PLL3_Config>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d002      	beq.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004dc6:	4b70      	ldr	r3, [pc, #448]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004dc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dca:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004dce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dd2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004dd6:	4a6c      	ldr	r2, [pc, #432]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004dd8:	430b      	orrs	r3, r1
 8004dda:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004ddc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004de8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004dec:	2300      	movs	r3, #0
 8004dee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004df2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004df6:	460b      	mov	r3, r1
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	d03e      	beq.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004dfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e00:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004e04:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e08:	d022      	beq.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004e0a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e0e:	d81b      	bhi.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d003      	beq.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004e14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e18:	d00b      	beq.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004e1a:	e015      	b.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e20:	3308      	adds	r3, #8
 8004e22:	2100      	movs	r1, #0
 8004e24:	4618      	mov	r0, r3
 8004e26:	f000 fd3b 	bl	80058a0 <RCCEx_PLL2_Config>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004e30:	e00f      	b.n	8004e52 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e36:	3328      	adds	r3, #40	@ 0x28
 8004e38:	2102      	movs	r1, #2
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f000 fde2 	bl	8005a04 <RCCEx_PLL3_Config>
 8004e40:	4603      	mov	r3, r0
 8004e42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004e46:	e004      	b.n	8004e52 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e4e:	e000      	b.n	8004e52 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004e50:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d10b      	bne.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e5a:	4b4b      	ldr	r3, [pc, #300]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e5e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004e62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e66:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004e6a:	4a47      	ldr	r2, [pc, #284]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e6c:	430b      	orrs	r3, r1
 8004e6e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e70:	e003      	b.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e76:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004e7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e82:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004e86:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004e88:	2300      	movs	r3, #0
 8004e8a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004e8c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004e90:	460b      	mov	r3, r1
 8004e92:	4313      	orrs	r3, r2
 8004e94:	d03b      	beq.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004e96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e9e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004ea2:	d01f      	beq.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004ea4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004ea8:	d818      	bhi.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004eaa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004eae:	d003      	beq.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004eb0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004eb4:	d007      	beq.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004eb6:	e011      	b.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004eb8:	4b33      	ldr	r3, [pc, #204]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004eba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ebc:	4a32      	ldr	r2, [pc, #200]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ebe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ec2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004ec4:	e00f      	b.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004ec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eca:	3328      	adds	r3, #40	@ 0x28
 8004ecc:	2101      	movs	r1, #1
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f000 fd98 	bl	8005a04 <RCCEx_PLL3_Config>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004eda:	e004      	b.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004edc:	2301      	movs	r3, #1
 8004ede:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ee2:	e000      	b.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004ee4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ee6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d10b      	bne.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004eee:	4b26      	ldr	r3, [pc, #152]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ef0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ef2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004ef6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004efa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004efe:	4a22      	ldr	r2, [pc, #136]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f00:	430b      	orrs	r3, r1
 8004f02:	6553      	str	r3, [r2, #84]	@ 0x54
 8004f04:	e003      	b.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f0a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004f0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f16:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004f1a:	673b      	str	r3, [r7, #112]	@ 0x70
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004f20:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004f24:	460b      	mov	r3, r1
 8004f26:	4313      	orrs	r3, r2
 8004f28:	d034      	beq.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004f2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d003      	beq.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004f34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f38:	d007      	beq.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004f3a:	e011      	b.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f3c:	4b12      	ldr	r3, [pc, #72]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f40:	4a11      	ldr	r2, [pc, #68]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004f48:	e00e      	b.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004f4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f4e:	3308      	adds	r3, #8
 8004f50:	2102      	movs	r1, #2
 8004f52:	4618      	mov	r0, r3
 8004f54:	f000 fca4 	bl	80058a0 <RCCEx_PLL2_Config>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004f5e:	e003      	b.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004f60:	2301      	movs	r3, #1
 8004f62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d10d      	bne.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004f70:	4b05      	ldr	r3, [pc, #20]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f74:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004f78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f7e:	4a02      	ldr	r2, [pc, #8]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f80:	430b      	orrs	r3, r1
 8004f82:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004f84:	e006      	b.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004f86:	bf00      	nop
 8004f88:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f90:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004f94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f9c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004fa0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004fa6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004faa:	460b      	mov	r3, r1
 8004fac:	4313      	orrs	r3, r2
 8004fae:	d00c      	beq.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004fb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fb4:	3328      	adds	r3, #40	@ 0x28
 8004fb6:	2102      	movs	r1, #2
 8004fb8:	4618      	mov	r0, r3
 8004fba:	f000 fd23 	bl	8005a04 <RCCEx_PLL3_Config>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d002      	beq.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004fca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fd2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004fd6:	663b      	str	r3, [r7, #96]	@ 0x60
 8004fd8:	2300      	movs	r3, #0
 8004fda:	667b      	str	r3, [r7, #100]	@ 0x64
 8004fdc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004fe0:	460b      	mov	r3, r1
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	d038      	beq.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004fe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004fee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ff2:	d018      	beq.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004ff4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ff8:	d811      	bhi.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004ffa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ffe:	d014      	beq.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005000:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005004:	d80b      	bhi.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005006:	2b00      	cmp	r3, #0
 8005008:	d011      	beq.n	800502e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800500a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800500e:	d106      	bne.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005010:	4bc3      	ldr	r3, [pc, #780]	@ (8005320 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005014:	4ac2      	ldr	r2, [pc, #776]	@ (8005320 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005016:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800501a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800501c:	e008      	b.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005024:	e004      	b.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005026:	bf00      	nop
 8005028:	e002      	b.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800502a:	bf00      	nop
 800502c:	e000      	b.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800502e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005030:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005034:	2b00      	cmp	r3, #0
 8005036:	d10b      	bne.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005038:	4bb9      	ldr	r3, [pc, #740]	@ (8005320 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800503a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800503c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005040:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005044:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005048:	4ab5      	ldr	r2, [pc, #724]	@ (8005320 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800504a:	430b      	orrs	r3, r1
 800504c:	6553      	str	r3, [r2, #84]	@ 0x54
 800504e:	e003      	b.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005050:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005054:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005058:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800505c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005060:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005064:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005066:	2300      	movs	r3, #0
 8005068:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800506a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800506e:	460b      	mov	r3, r1
 8005070:	4313      	orrs	r3, r2
 8005072:	d009      	beq.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005074:	4baa      	ldr	r3, [pc, #680]	@ (8005320 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005076:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005078:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800507c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005080:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005082:	4aa7      	ldr	r2, [pc, #668]	@ (8005320 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005084:	430b      	orrs	r3, r1
 8005086:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005088:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800508c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005090:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005094:	653b      	str	r3, [r7, #80]	@ 0x50
 8005096:	2300      	movs	r3, #0
 8005098:	657b      	str	r3, [r7, #84]	@ 0x54
 800509a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800509e:	460b      	mov	r3, r1
 80050a0:	4313      	orrs	r3, r2
 80050a2:	d00a      	beq.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80050a4:	4b9e      	ldr	r3, [pc, #632]	@ (8005320 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050a6:	691b      	ldr	r3, [r3, #16]
 80050a8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80050ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050b0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80050b4:	4a9a      	ldr	r2, [pc, #616]	@ (8005320 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050b6:	430b      	orrs	r3, r1
 80050b8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80050ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80050c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80050c8:	2300      	movs	r3, #0
 80050ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050cc:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80050d0:	460b      	mov	r3, r1
 80050d2:	4313      	orrs	r3, r2
 80050d4:	d009      	beq.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80050d6:	4b92      	ldr	r3, [pc, #584]	@ (8005320 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050da:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80050de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050e4:	4a8e      	ldr	r2, [pc, #568]	@ (8005320 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050e6:	430b      	orrs	r3, r1
 80050e8:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80050ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80050f6:	643b      	str	r3, [r7, #64]	@ 0x40
 80050f8:	2300      	movs	r3, #0
 80050fa:	647b      	str	r3, [r7, #68]	@ 0x44
 80050fc:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005100:	460b      	mov	r3, r1
 8005102:	4313      	orrs	r3, r2
 8005104:	d00e      	beq.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005106:	4b86      	ldr	r3, [pc, #536]	@ (8005320 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005108:	691b      	ldr	r3, [r3, #16]
 800510a:	4a85      	ldr	r2, [pc, #532]	@ (8005320 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800510c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005110:	6113      	str	r3, [r2, #16]
 8005112:	4b83      	ldr	r3, [pc, #524]	@ (8005320 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005114:	6919      	ldr	r1, [r3, #16]
 8005116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800511a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800511e:	4a80      	ldr	r2, [pc, #512]	@ (8005320 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005120:	430b      	orrs	r3, r1
 8005122:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005124:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800512c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005130:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005132:	2300      	movs	r3, #0
 8005134:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005136:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800513a:	460b      	mov	r3, r1
 800513c:	4313      	orrs	r3, r2
 800513e:	d009      	beq.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005140:	4b77      	ldr	r3, [pc, #476]	@ (8005320 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005142:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005144:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005148:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800514c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800514e:	4a74      	ldr	r2, [pc, #464]	@ (8005320 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005150:	430b      	orrs	r3, r1
 8005152:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005154:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800515c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005160:	633b      	str	r3, [r7, #48]	@ 0x30
 8005162:	2300      	movs	r3, #0
 8005164:	637b      	str	r3, [r7, #52]	@ 0x34
 8005166:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800516a:	460b      	mov	r3, r1
 800516c:	4313      	orrs	r3, r2
 800516e:	d00a      	beq.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005170:	4b6b      	ldr	r3, [pc, #428]	@ (8005320 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005172:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005174:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005178:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800517c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005180:	4a67      	ldr	r2, [pc, #412]	@ (8005320 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005182:	430b      	orrs	r3, r1
 8005184:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005186:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800518a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800518e:	2100      	movs	r1, #0
 8005190:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005192:	f003 0301 	and.w	r3, r3, #1
 8005196:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005198:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800519c:	460b      	mov	r3, r1
 800519e:	4313      	orrs	r3, r2
 80051a0:	d011      	beq.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80051a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051a6:	3308      	adds	r3, #8
 80051a8:	2100      	movs	r1, #0
 80051aa:	4618      	mov	r0, r3
 80051ac:	f000 fb78 	bl	80058a0 <RCCEx_PLL2_Config>
 80051b0:	4603      	mov	r3, r0
 80051b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80051b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d003      	beq.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80051c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ce:	2100      	movs	r1, #0
 80051d0:	6239      	str	r1, [r7, #32]
 80051d2:	f003 0302 	and.w	r3, r3, #2
 80051d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80051d8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80051dc:	460b      	mov	r3, r1
 80051de:	4313      	orrs	r3, r2
 80051e0:	d011      	beq.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80051e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051e6:	3308      	adds	r3, #8
 80051e8:	2101      	movs	r1, #1
 80051ea:	4618      	mov	r0, r3
 80051ec:	f000 fb58 	bl	80058a0 <RCCEx_PLL2_Config>
 80051f0:	4603      	mov	r3, r0
 80051f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80051f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d003      	beq.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005202:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005206:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800520a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800520e:	2100      	movs	r1, #0
 8005210:	61b9      	str	r1, [r7, #24]
 8005212:	f003 0304 	and.w	r3, r3, #4
 8005216:	61fb      	str	r3, [r7, #28]
 8005218:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800521c:	460b      	mov	r3, r1
 800521e:	4313      	orrs	r3, r2
 8005220:	d011      	beq.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005222:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005226:	3308      	adds	r3, #8
 8005228:	2102      	movs	r1, #2
 800522a:	4618      	mov	r0, r3
 800522c:	f000 fb38 	bl	80058a0 <RCCEx_PLL2_Config>
 8005230:	4603      	mov	r3, r0
 8005232:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005236:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800523a:	2b00      	cmp	r3, #0
 800523c:	d003      	beq.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800523e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005242:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005246:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800524a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800524e:	2100      	movs	r1, #0
 8005250:	6139      	str	r1, [r7, #16]
 8005252:	f003 0308 	and.w	r3, r3, #8
 8005256:	617b      	str	r3, [r7, #20]
 8005258:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800525c:	460b      	mov	r3, r1
 800525e:	4313      	orrs	r3, r2
 8005260:	d011      	beq.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005266:	3328      	adds	r3, #40	@ 0x28
 8005268:	2100      	movs	r1, #0
 800526a:	4618      	mov	r0, r3
 800526c:	f000 fbca 	bl	8005a04 <RCCEx_PLL3_Config>
 8005270:	4603      	mov	r3, r0
 8005272:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8005276:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800527a:	2b00      	cmp	r3, #0
 800527c:	d003      	beq.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800527e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005282:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005286:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800528a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800528e:	2100      	movs	r1, #0
 8005290:	60b9      	str	r1, [r7, #8]
 8005292:	f003 0310 	and.w	r3, r3, #16
 8005296:	60fb      	str	r3, [r7, #12]
 8005298:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800529c:	460b      	mov	r3, r1
 800529e:	4313      	orrs	r3, r2
 80052a0:	d011      	beq.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80052a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052a6:	3328      	adds	r3, #40	@ 0x28
 80052a8:	2101      	movs	r1, #1
 80052aa:	4618      	mov	r0, r3
 80052ac:	f000 fbaa 	bl	8005a04 <RCCEx_PLL3_Config>
 80052b0:	4603      	mov	r3, r0
 80052b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80052b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d003      	beq.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80052c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052ce:	2100      	movs	r1, #0
 80052d0:	6039      	str	r1, [r7, #0]
 80052d2:	f003 0320 	and.w	r3, r3, #32
 80052d6:	607b      	str	r3, [r7, #4]
 80052d8:	e9d7 1200 	ldrd	r1, r2, [r7]
 80052dc:	460b      	mov	r3, r1
 80052de:	4313      	orrs	r3, r2
 80052e0:	d011      	beq.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80052e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052e6:	3328      	adds	r3, #40	@ 0x28
 80052e8:	2102      	movs	r1, #2
 80052ea:	4618      	mov	r0, r3
 80052ec:	f000 fb8a 	bl	8005a04 <RCCEx_PLL3_Config>
 80052f0:	4603      	mov	r3, r0
 80052f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80052f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d003      	beq.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005302:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005306:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800530a:	2b00      	cmp	r3, #0
 800530c:	d101      	bne.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800530e:	2300      	movs	r3, #0
 8005310:	e000      	b.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005312:	2301      	movs	r3, #1
}
 8005314:	4618      	mov	r0, r3
 8005316:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800531a:	46bd      	mov	sp, r7
 800531c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005320:	58024400 	.word	0x58024400

08005324 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005328:	f7fe fd96 	bl	8003e58 <HAL_RCC_GetHCLKFreq>
 800532c:	4602      	mov	r2, r0
 800532e:	4b06      	ldr	r3, [pc, #24]	@ (8005348 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005330:	6a1b      	ldr	r3, [r3, #32]
 8005332:	091b      	lsrs	r3, r3, #4
 8005334:	f003 0307 	and.w	r3, r3, #7
 8005338:	4904      	ldr	r1, [pc, #16]	@ (800534c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800533a:	5ccb      	ldrb	r3, [r1, r3]
 800533c:	f003 031f 	and.w	r3, r3, #31
 8005340:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005344:	4618      	mov	r0, r3
 8005346:	bd80      	pop	{r7, pc}
 8005348:	58024400 	.word	0x58024400
 800534c:	08008fa8 	.word	0x08008fa8

08005350 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005350:	b480      	push	{r7}
 8005352:	b089      	sub	sp, #36	@ 0x24
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005358:	4ba1      	ldr	r3, [pc, #644]	@ (80055e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800535a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800535c:	f003 0303 	and.w	r3, r3, #3
 8005360:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005362:	4b9f      	ldr	r3, [pc, #636]	@ (80055e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005366:	0b1b      	lsrs	r3, r3, #12
 8005368:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800536c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800536e:	4b9c      	ldr	r3, [pc, #624]	@ (80055e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005372:	091b      	lsrs	r3, r3, #4
 8005374:	f003 0301 	and.w	r3, r3, #1
 8005378:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800537a:	4b99      	ldr	r3, [pc, #612]	@ (80055e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800537c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800537e:	08db      	lsrs	r3, r3, #3
 8005380:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005384:	693a      	ldr	r2, [r7, #16]
 8005386:	fb02 f303 	mul.w	r3, r2, r3
 800538a:	ee07 3a90 	vmov	s15, r3
 800538e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005392:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	2b00      	cmp	r3, #0
 800539a:	f000 8111 	beq.w	80055c0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800539e:	69bb      	ldr	r3, [r7, #24]
 80053a0:	2b02      	cmp	r3, #2
 80053a2:	f000 8083 	beq.w	80054ac <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80053a6:	69bb      	ldr	r3, [r7, #24]
 80053a8:	2b02      	cmp	r3, #2
 80053aa:	f200 80a1 	bhi.w	80054f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80053ae:	69bb      	ldr	r3, [r7, #24]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d003      	beq.n	80053bc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80053b4:	69bb      	ldr	r3, [r7, #24]
 80053b6:	2b01      	cmp	r3, #1
 80053b8:	d056      	beq.n	8005468 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80053ba:	e099      	b.n	80054f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80053bc:	4b88      	ldr	r3, [pc, #544]	@ (80055e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f003 0320 	and.w	r3, r3, #32
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d02d      	beq.n	8005424 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80053c8:	4b85      	ldr	r3, [pc, #532]	@ (80055e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	08db      	lsrs	r3, r3, #3
 80053ce:	f003 0303 	and.w	r3, r3, #3
 80053d2:	4a84      	ldr	r2, [pc, #528]	@ (80055e4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80053d4:	fa22 f303 	lsr.w	r3, r2, r3
 80053d8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	ee07 3a90 	vmov	s15, r3
 80053e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	ee07 3a90 	vmov	s15, r3
 80053ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053f2:	4b7b      	ldr	r3, [pc, #492]	@ (80055e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053fa:	ee07 3a90 	vmov	s15, r3
 80053fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005402:	ed97 6a03 	vldr	s12, [r7, #12]
 8005406:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80055e8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800540a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800540e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005412:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005416:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800541a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800541e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005422:	e087      	b.n	8005534 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	ee07 3a90 	vmov	s15, r3
 800542a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800542e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80055ec <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005432:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005436:	4b6a      	ldr	r3, [pc, #424]	@ (80055e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800543a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800543e:	ee07 3a90 	vmov	s15, r3
 8005442:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005446:	ed97 6a03 	vldr	s12, [r7, #12]
 800544a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80055e8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800544e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005452:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005456:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800545a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800545e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005462:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005466:	e065      	b.n	8005534 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	ee07 3a90 	vmov	s15, r3
 800546e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005472:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80055f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005476:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800547a:	4b59      	ldr	r3, [pc, #356]	@ (80055e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800547c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800547e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005482:	ee07 3a90 	vmov	s15, r3
 8005486:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800548a:	ed97 6a03 	vldr	s12, [r7, #12]
 800548e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80055e8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005492:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005496:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800549a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800549e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80054aa:	e043      	b.n	8005534 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	ee07 3a90 	vmov	s15, r3
 80054b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054b6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80055f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80054ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054be:	4b48      	ldr	r3, [pc, #288]	@ (80055e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80054c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054c6:	ee07 3a90 	vmov	s15, r3
 80054ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80054d2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80055e8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80054d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80054ee:	e021      	b.n	8005534 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	ee07 3a90 	vmov	s15, r3
 80054f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054fa:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80055f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80054fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005502:	4b37      	ldr	r3, [pc, #220]	@ (80055e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005504:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005506:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800550a:	ee07 3a90 	vmov	s15, r3
 800550e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005512:	ed97 6a03 	vldr	s12, [r7, #12]
 8005516:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80055e8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800551a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800551e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005522:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005526:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800552a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800552e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005532:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005534:	4b2a      	ldr	r3, [pc, #168]	@ (80055e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005538:	0a5b      	lsrs	r3, r3, #9
 800553a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800553e:	ee07 3a90 	vmov	s15, r3
 8005542:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005546:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800554a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800554e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005552:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005556:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800555a:	ee17 2a90 	vmov	r2, s15
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005562:	4b1f      	ldr	r3, [pc, #124]	@ (80055e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005564:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005566:	0c1b      	lsrs	r3, r3, #16
 8005568:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800556c:	ee07 3a90 	vmov	s15, r3
 8005570:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005574:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005578:	ee37 7a87 	vadd.f32	s14, s15, s14
 800557c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005580:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005584:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005588:	ee17 2a90 	vmov	r2, s15
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005590:	4b13      	ldr	r3, [pc, #76]	@ (80055e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005594:	0e1b      	lsrs	r3, r3, #24
 8005596:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800559a:	ee07 3a90 	vmov	s15, r3
 800559e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80055a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80055aa:	edd7 6a07 	vldr	s13, [r7, #28]
 80055ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055b6:	ee17 2a90 	vmov	r2, s15
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80055be:	e008      	b.n	80055d2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2200      	movs	r2, #0
 80055c4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2200      	movs	r2, #0
 80055ca:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2200      	movs	r2, #0
 80055d0:	609a      	str	r2, [r3, #8]
}
 80055d2:	bf00      	nop
 80055d4:	3724      	adds	r7, #36	@ 0x24
 80055d6:	46bd      	mov	sp, r7
 80055d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055dc:	4770      	bx	lr
 80055de:	bf00      	nop
 80055e0:	58024400 	.word	0x58024400
 80055e4:	03d09000 	.word	0x03d09000
 80055e8:	46000000 	.word	0x46000000
 80055ec:	4c742400 	.word	0x4c742400
 80055f0:	4a742400 	.word	0x4a742400
 80055f4:	4af42400 	.word	0x4af42400

080055f8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80055f8:	b480      	push	{r7}
 80055fa:	b089      	sub	sp, #36	@ 0x24
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005600:	4ba1      	ldr	r3, [pc, #644]	@ (8005888 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005604:	f003 0303 	and.w	r3, r3, #3
 8005608:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800560a:	4b9f      	ldr	r3, [pc, #636]	@ (8005888 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800560c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800560e:	0d1b      	lsrs	r3, r3, #20
 8005610:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005614:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005616:	4b9c      	ldr	r3, [pc, #624]	@ (8005888 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800561a:	0a1b      	lsrs	r3, r3, #8
 800561c:	f003 0301 	and.w	r3, r3, #1
 8005620:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005622:	4b99      	ldr	r3, [pc, #612]	@ (8005888 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005626:	08db      	lsrs	r3, r3, #3
 8005628:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800562c:	693a      	ldr	r2, [r7, #16]
 800562e:	fb02 f303 	mul.w	r3, r2, r3
 8005632:	ee07 3a90 	vmov	s15, r3
 8005636:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800563a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	2b00      	cmp	r3, #0
 8005642:	f000 8111 	beq.w	8005868 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005646:	69bb      	ldr	r3, [r7, #24]
 8005648:	2b02      	cmp	r3, #2
 800564a:	f000 8083 	beq.w	8005754 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800564e:	69bb      	ldr	r3, [r7, #24]
 8005650:	2b02      	cmp	r3, #2
 8005652:	f200 80a1 	bhi.w	8005798 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005656:	69bb      	ldr	r3, [r7, #24]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d003      	beq.n	8005664 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800565c:	69bb      	ldr	r3, [r7, #24]
 800565e:	2b01      	cmp	r3, #1
 8005660:	d056      	beq.n	8005710 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005662:	e099      	b.n	8005798 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005664:	4b88      	ldr	r3, [pc, #544]	@ (8005888 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f003 0320 	and.w	r3, r3, #32
 800566c:	2b00      	cmp	r3, #0
 800566e:	d02d      	beq.n	80056cc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005670:	4b85      	ldr	r3, [pc, #532]	@ (8005888 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	08db      	lsrs	r3, r3, #3
 8005676:	f003 0303 	and.w	r3, r3, #3
 800567a:	4a84      	ldr	r2, [pc, #528]	@ (800588c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800567c:	fa22 f303 	lsr.w	r3, r2, r3
 8005680:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	ee07 3a90 	vmov	s15, r3
 8005688:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	ee07 3a90 	vmov	s15, r3
 8005692:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005696:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800569a:	4b7b      	ldr	r3, [pc, #492]	@ (8005888 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800569c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800569e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056a2:	ee07 3a90 	vmov	s15, r3
 80056a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80056ae:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005890 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80056b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056c6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80056ca:	e087      	b.n	80057dc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	ee07 3a90 	vmov	s15, r3
 80056d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056d6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005894 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80056da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056de:	4b6a      	ldr	r3, [pc, #424]	@ (8005888 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80056e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056e6:	ee07 3a90 	vmov	s15, r3
 80056ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80056f2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005890 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80056f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005702:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005706:	ee67 7a27 	vmul.f32	s15, s14, s15
 800570a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800570e:	e065      	b.n	80057dc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	ee07 3a90 	vmov	s15, r3
 8005716:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800571a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005898 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800571e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005722:	4b59      	ldr	r3, [pc, #356]	@ (8005888 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005726:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800572a:	ee07 3a90 	vmov	s15, r3
 800572e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005732:	ed97 6a03 	vldr	s12, [r7, #12]
 8005736:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005890 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800573a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800573e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005742:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005746:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800574a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800574e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005752:	e043      	b.n	80057dc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	ee07 3a90 	vmov	s15, r3
 800575a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800575e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800589c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005762:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005766:	4b48      	ldr	r3, [pc, #288]	@ (8005888 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800576a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800576e:	ee07 3a90 	vmov	s15, r3
 8005772:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005776:	ed97 6a03 	vldr	s12, [r7, #12]
 800577a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005890 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800577e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005782:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005786:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800578a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800578e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005792:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005796:	e021      	b.n	80057dc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	ee07 3a90 	vmov	s15, r3
 800579e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057a2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005898 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80057a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057aa:	4b37      	ldr	r3, [pc, #220]	@ (8005888 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80057ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057b2:	ee07 3a90 	vmov	s15, r3
 80057b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80057be:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005890 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80057c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80057ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80057da:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80057dc:	4b2a      	ldr	r3, [pc, #168]	@ (8005888 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80057de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057e0:	0a5b      	lsrs	r3, r3, #9
 80057e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057e6:	ee07 3a90 	vmov	s15, r3
 80057ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80057f2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80057f6:	edd7 6a07 	vldr	s13, [r7, #28]
 80057fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80057fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005802:	ee17 2a90 	vmov	r2, s15
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800580a:	4b1f      	ldr	r3, [pc, #124]	@ (8005888 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800580c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800580e:	0c1b      	lsrs	r3, r3, #16
 8005810:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005814:	ee07 3a90 	vmov	s15, r3
 8005818:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800581c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005820:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005824:	edd7 6a07 	vldr	s13, [r7, #28]
 8005828:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800582c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005830:	ee17 2a90 	vmov	r2, s15
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005838:	4b13      	ldr	r3, [pc, #76]	@ (8005888 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800583a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800583c:	0e1b      	lsrs	r3, r3, #24
 800583e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005842:	ee07 3a90 	vmov	s15, r3
 8005846:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800584a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800584e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005852:	edd7 6a07 	vldr	s13, [r7, #28]
 8005856:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800585a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800585e:	ee17 2a90 	vmov	r2, s15
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005866:	e008      	b.n	800587a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2200      	movs	r2, #0
 800586c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2200      	movs	r2, #0
 8005872:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2200      	movs	r2, #0
 8005878:	609a      	str	r2, [r3, #8]
}
 800587a:	bf00      	nop
 800587c:	3724      	adds	r7, #36	@ 0x24
 800587e:	46bd      	mov	sp, r7
 8005880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005884:	4770      	bx	lr
 8005886:	bf00      	nop
 8005888:	58024400 	.word	0x58024400
 800588c:	03d09000 	.word	0x03d09000
 8005890:	46000000 	.word	0x46000000
 8005894:	4c742400 	.word	0x4c742400
 8005898:	4a742400 	.word	0x4a742400
 800589c:	4af42400 	.word	0x4af42400

080058a0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b084      	sub	sp, #16
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
 80058a8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80058aa:	2300      	movs	r3, #0
 80058ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80058ae:	4b53      	ldr	r3, [pc, #332]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 80058b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058b2:	f003 0303 	and.w	r3, r3, #3
 80058b6:	2b03      	cmp	r3, #3
 80058b8:	d101      	bne.n	80058be <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e099      	b.n	80059f2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80058be:	4b4f      	ldr	r3, [pc, #316]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a4e      	ldr	r2, [pc, #312]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 80058c4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80058c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058ca:	f7fb fed5 	bl	8001678 <HAL_GetTick>
 80058ce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80058d0:	e008      	b.n	80058e4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80058d2:	f7fb fed1 	bl	8001678 <HAL_GetTick>
 80058d6:	4602      	mov	r2, r0
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	1ad3      	subs	r3, r2, r3
 80058dc:	2b02      	cmp	r3, #2
 80058de:	d901      	bls.n	80058e4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80058e0:	2303      	movs	r3, #3
 80058e2:	e086      	b.n	80059f2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80058e4:	4b45      	ldr	r3, [pc, #276]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d1f0      	bne.n	80058d2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80058f0:	4b42      	ldr	r3, [pc, #264]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 80058f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058f4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	031b      	lsls	r3, r3, #12
 80058fe:	493f      	ldr	r1, [pc, #252]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 8005900:	4313      	orrs	r3, r2
 8005902:	628b      	str	r3, [r1, #40]	@ 0x28
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	3b01      	subs	r3, #1
 800590a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	3b01      	subs	r3, #1
 8005914:	025b      	lsls	r3, r3, #9
 8005916:	b29b      	uxth	r3, r3
 8005918:	431a      	orrs	r2, r3
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	68db      	ldr	r3, [r3, #12]
 800591e:	3b01      	subs	r3, #1
 8005920:	041b      	lsls	r3, r3, #16
 8005922:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005926:	431a      	orrs	r2, r3
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	691b      	ldr	r3, [r3, #16]
 800592c:	3b01      	subs	r3, #1
 800592e:	061b      	lsls	r3, r3, #24
 8005930:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005934:	4931      	ldr	r1, [pc, #196]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 8005936:	4313      	orrs	r3, r2
 8005938:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800593a:	4b30      	ldr	r3, [pc, #192]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 800593c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800593e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	695b      	ldr	r3, [r3, #20]
 8005946:	492d      	ldr	r1, [pc, #180]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 8005948:	4313      	orrs	r3, r2
 800594a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800594c:	4b2b      	ldr	r3, [pc, #172]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 800594e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005950:	f023 0220 	bic.w	r2, r3, #32
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	699b      	ldr	r3, [r3, #24]
 8005958:	4928      	ldr	r1, [pc, #160]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 800595a:	4313      	orrs	r3, r2
 800595c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800595e:	4b27      	ldr	r3, [pc, #156]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 8005960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005962:	4a26      	ldr	r2, [pc, #152]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 8005964:	f023 0310 	bic.w	r3, r3, #16
 8005968:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800596a:	4b24      	ldr	r3, [pc, #144]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 800596c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800596e:	4b24      	ldr	r3, [pc, #144]	@ (8005a00 <RCCEx_PLL2_Config+0x160>)
 8005970:	4013      	ands	r3, r2
 8005972:	687a      	ldr	r2, [r7, #4]
 8005974:	69d2      	ldr	r2, [r2, #28]
 8005976:	00d2      	lsls	r2, r2, #3
 8005978:	4920      	ldr	r1, [pc, #128]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 800597a:	4313      	orrs	r3, r2
 800597c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800597e:	4b1f      	ldr	r3, [pc, #124]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 8005980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005982:	4a1e      	ldr	r2, [pc, #120]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 8005984:	f043 0310 	orr.w	r3, r3, #16
 8005988:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d106      	bne.n	800599e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005990:	4b1a      	ldr	r3, [pc, #104]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 8005992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005994:	4a19      	ldr	r2, [pc, #100]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 8005996:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800599a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800599c:	e00f      	b.n	80059be <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	2b01      	cmp	r3, #1
 80059a2:	d106      	bne.n	80059b2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80059a4:	4b15      	ldr	r3, [pc, #84]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 80059a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059a8:	4a14      	ldr	r2, [pc, #80]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 80059aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80059ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80059b0:	e005      	b.n	80059be <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80059b2:	4b12      	ldr	r3, [pc, #72]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 80059b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059b6:	4a11      	ldr	r2, [pc, #68]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 80059b8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80059bc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80059be:	4b0f      	ldr	r3, [pc, #60]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a0e      	ldr	r2, [pc, #56]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 80059c4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80059c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059ca:	f7fb fe55 	bl	8001678 <HAL_GetTick>
 80059ce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80059d0:	e008      	b.n	80059e4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80059d2:	f7fb fe51 	bl	8001678 <HAL_GetTick>
 80059d6:	4602      	mov	r2, r0
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	1ad3      	subs	r3, r2, r3
 80059dc:	2b02      	cmp	r3, #2
 80059de:	d901      	bls.n	80059e4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80059e0:	2303      	movs	r3, #3
 80059e2:	e006      	b.n	80059f2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80059e4:	4b05      	ldr	r3, [pc, #20]	@ (80059fc <RCCEx_PLL2_Config+0x15c>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d0f0      	beq.n	80059d2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80059f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	3710      	adds	r7, #16
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}
 80059fa:	bf00      	nop
 80059fc:	58024400 	.word	0x58024400
 8005a00:	ffff0007 	.word	0xffff0007

08005a04 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
 8005a0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005a12:	4b53      	ldr	r3, [pc, #332]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005a14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a16:	f003 0303 	and.w	r3, r3, #3
 8005a1a:	2b03      	cmp	r3, #3
 8005a1c:	d101      	bne.n	8005a22 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e099      	b.n	8005b56 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005a22:	4b4f      	ldr	r3, [pc, #316]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a4e      	ldr	r2, [pc, #312]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005a28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a2e:	f7fb fe23 	bl	8001678 <HAL_GetTick>
 8005a32:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005a34:	e008      	b.n	8005a48 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005a36:	f7fb fe1f 	bl	8001678 <HAL_GetTick>
 8005a3a:	4602      	mov	r2, r0
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	1ad3      	subs	r3, r2, r3
 8005a40:	2b02      	cmp	r3, #2
 8005a42:	d901      	bls.n	8005a48 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005a44:	2303      	movs	r3, #3
 8005a46:	e086      	b.n	8005b56 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005a48:	4b45      	ldr	r3, [pc, #276]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d1f0      	bne.n	8005a36 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005a54:	4b42      	ldr	r3, [pc, #264]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a58:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	051b      	lsls	r3, r3, #20
 8005a62:	493f      	ldr	r1, [pc, #252]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005a64:	4313      	orrs	r3, r2
 8005a66:	628b      	str	r3, [r1, #40]	@ 0x28
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	3b01      	subs	r3, #1
 8005a6e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	689b      	ldr	r3, [r3, #8]
 8005a76:	3b01      	subs	r3, #1
 8005a78:	025b      	lsls	r3, r3, #9
 8005a7a:	b29b      	uxth	r3, r3
 8005a7c:	431a      	orrs	r2, r3
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	68db      	ldr	r3, [r3, #12]
 8005a82:	3b01      	subs	r3, #1
 8005a84:	041b      	lsls	r3, r3, #16
 8005a86:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005a8a:	431a      	orrs	r2, r3
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	691b      	ldr	r3, [r3, #16]
 8005a90:	3b01      	subs	r3, #1
 8005a92:	061b      	lsls	r3, r3, #24
 8005a94:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005a98:	4931      	ldr	r1, [pc, #196]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005a9e:	4b30      	ldr	r3, [pc, #192]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aa2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	695b      	ldr	r3, [r3, #20]
 8005aaa:	492d      	ldr	r1, [pc, #180]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005aac:	4313      	orrs	r3, r2
 8005aae:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005ab0:	4b2b      	ldr	r3, [pc, #172]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ab4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	699b      	ldr	r3, [r3, #24]
 8005abc:	4928      	ldr	r1, [pc, #160]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005ac2:	4b27      	ldr	r3, [pc, #156]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ac6:	4a26      	ldr	r2, [pc, #152]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005ac8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005acc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005ace:	4b24      	ldr	r3, [pc, #144]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005ad0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ad2:	4b24      	ldr	r3, [pc, #144]	@ (8005b64 <RCCEx_PLL3_Config+0x160>)
 8005ad4:	4013      	ands	r3, r2
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	69d2      	ldr	r2, [r2, #28]
 8005ada:	00d2      	lsls	r2, r2, #3
 8005adc:	4920      	ldr	r1, [pc, #128]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005ae2:	4b1f      	ldr	r3, [pc, #124]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae6:	4a1e      	ldr	r2, [pc, #120]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005ae8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005aec:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d106      	bne.n	8005b02 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005af4:	4b1a      	ldr	r3, [pc, #104]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005af6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005af8:	4a19      	ldr	r2, [pc, #100]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005afa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005afe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005b00:	e00f      	b.n	8005b22 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	2b01      	cmp	r3, #1
 8005b06:	d106      	bne.n	8005b16 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005b08:	4b15      	ldr	r3, [pc, #84]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b0c:	4a14      	ldr	r2, [pc, #80]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005b0e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005b12:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005b14:	e005      	b.n	8005b22 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005b16:	4b12      	ldr	r3, [pc, #72]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b1a:	4a11      	ldr	r2, [pc, #68]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005b1c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005b20:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005b22:	4b0f      	ldr	r3, [pc, #60]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4a0e      	ldr	r2, [pc, #56]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005b28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b2e:	f7fb fda3 	bl	8001678 <HAL_GetTick>
 8005b32:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005b34:	e008      	b.n	8005b48 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005b36:	f7fb fd9f 	bl	8001678 <HAL_GetTick>
 8005b3a:	4602      	mov	r2, r0
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	1ad3      	subs	r3, r2, r3
 8005b40:	2b02      	cmp	r3, #2
 8005b42:	d901      	bls.n	8005b48 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005b44:	2303      	movs	r3, #3
 8005b46:	e006      	b.n	8005b56 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005b48:	4b05      	ldr	r3, [pc, #20]	@ (8005b60 <RCCEx_PLL3_Config+0x15c>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d0f0      	beq.n	8005b36 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005b54:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3710      	adds	r7, #16
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}
 8005b5e:	bf00      	nop
 8005b60:	58024400 	.word	0x58024400
 8005b64:	ffff0007 	.word	0xffff0007

08005b68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b082      	sub	sp, #8
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d101      	bne.n	8005b7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b76:	2301      	movs	r3, #1
 8005b78:	e049      	b.n	8005c0e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b80:	b2db      	uxtb	r3, r3
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d106      	bne.n	8005b94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	f7fb fb14 	bl	80011bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2202      	movs	r2, #2
 8005b98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	3304      	adds	r3, #4
 8005ba4:	4619      	mov	r1, r3
 8005ba6:	4610      	mov	r0, r2
 8005ba8:	f000 f9aa 	bl	8005f00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2201      	movs	r2, #1
 8005bb0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2201      	movs	r2, #1
 8005be0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2201      	movs	r2, #1
 8005be8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2201      	movs	r2, #1
 8005bf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2201      	movs	r2, #1
 8005c00:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2201      	movs	r2, #1
 8005c08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c0c:	2300      	movs	r3, #0
}
 8005c0e:	4618      	mov	r0, r3
 8005c10:	3708      	adds	r7, #8
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}

08005c16 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005c16:	b580      	push	{r7, lr}
 8005c18:	b082      	sub	sp, #8
 8005c1a:	af00      	add	r7, sp, #0
 8005c1c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d101      	bne.n	8005c28 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005c24:	2301      	movs	r3, #1
 8005c26:	e049      	b.n	8005cbc <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c2e:	b2db      	uxtb	r3, r3
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d106      	bne.n	8005c42 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2200      	movs	r2, #0
 8005c38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	f000 f841 	bl	8005cc4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2202      	movs	r2, #2
 8005c46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681a      	ldr	r2, [r3, #0]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	3304      	adds	r3, #4
 8005c52:	4619      	mov	r1, r3
 8005c54:	4610      	mov	r0, r2
 8005c56:	f000 f953 	bl	8005f00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2201      	movs	r2, #1
 8005c66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2201      	movs	r2, #1
 8005c76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2201      	movs	r2, #1
 8005c86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2201      	movs	r2, #1
 8005c8e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2201      	movs	r2, #1
 8005c96:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2201      	movs	r2, #1
 8005c9e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2201      	movs	r2, #1
 8005cae:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005cba:	2300      	movs	r3, #0
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	3708      	adds	r7, #8
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}

08005cc4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b083      	sub	sp, #12
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005ccc:	bf00      	nop
 8005cce:	370c      	adds	r7, #12
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd6:	4770      	bx	lr

08005cd8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b086      	sub	sp, #24
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	60f8      	str	r0, [r7, #12]
 8005ce0:	60b9      	str	r1, [r7, #8]
 8005ce2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005cee:	2b01      	cmp	r3, #1
 8005cf0:	d101      	bne.n	8005cf6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005cf2:	2302      	movs	r3, #2
 8005cf4:	e0ff      	b.n	8005ef6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2b14      	cmp	r3, #20
 8005d02:	f200 80f0 	bhi.w	8005ee6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005d06:	a201      	add	r2, pc, #4	@ (adr r2, 8005d0c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005d08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d0c:	08005d61 	.word	0x08005d61
 8005d10:	08005ee7 	.word	0x08005ee7
 8005d14:	08005ee7 	.word	0x08005ee7
 8005d18:	08005ee7 	.word	0x08005ee7
 8005d1c:	08005da1 	.word	0x08005da1
 8005d20:	08005ee7 	.word	0x08005ee7
 8005d24:	08005ee7 	.word	0x08005ee7
 8005d28:	08005ee7 	.word	0x08005ee7
 8005d2c:	08005de3 	.word	0x08005de3
 8005d30:	08005ee7 	.word	0x08005ee7
 8005d34:	08005ee7 	.word	0x08005ee7
 8005d38:	08005ee7 	.word	0x08005ee7
 8005d3c:	08005e23 	.word	0x08005e23
 8005d40:	08005ee7 	.word	0x08005ee7
 8005d44:	08005ee7 	.word	0x08005ee7
 8005d48:	08005ee7 	.word	0x08005ee7
 8005d4c:	08005e65 	.word	0x08005e65
 8005d50:	08005ee7 	.word	0x08005ee7
 8005d54:	08005ee7 	.word	0x08005ee7
 8005d58:	08005ee7 	.word	0x08005ee7
 8005d5c:	08005ea5 	.word	0x08005ea5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	68b9      	ldr	r1, [r7, #8]
 8005d66:	4618      	mov	r0, r3
 8005d68:	f000 f96a 	bl	8006040 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	699a      	ldr	r2, [r3, #24]
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f042 0208 	orr.w	r2, r2, #8
 8005d7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	699a      	ldr	r2, [r3, #24]
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f022 0204 	bic.w	r2, r2, #4
 8005d8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	6999      	ldr	r1, [r3, #24]
 8005d92:	68bb      	ldr	r3, [r7, #8]
 8005d94:	691a      	ldr	r2, [r3, #16]
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	430a      	orrs	r2, r1
 8005d9c:	619a      	str	r2, [r3, #24]
      break;
 8005d9e:	e0a5      	b.n	8005eec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	68b9      	ldr	r1, [r7, #8]
 8005da6:	4618      	mov	r0, r3
 8005da8:	f000 f9da 	bl	8006160 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	699a      	ldr	r2, [r3, #24]
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005dba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	699a      	ldr	r2, [r3, #24]
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005dca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	6999      	ldr	r1, [r3, #24]
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	691b      	ldr	r3, [r3, #16]
 8005dd6:	021a      	lsls	r2, r3, #8
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	430a      	orrs	r2, r1
 8005dde:	619a      	str	r2, [r3, #24]
      break;
 8005de0:	e084      	b.n	8005eec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	68b9      	ldr	r1, [r7, #8]
 8005de8:	4618      	mov	r0, r3
 8005dea:	f000 fa43 	bl	8006274 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	69da      	ldr	r2, [r3, #28]
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f042 0208 	orr.w	r2, r2, #8
 8005dfc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	69da      	ldr	r2, [r3, #28]
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f022 0204 	bic.w	r2, r2, #4
 8005e0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	69d9      	ldr	r1, [r3, #28]
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	691a      	ldr	r2, [r3, #16]
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	430a      	orrs	r2, r1
 8005e1e:	61da      	str	r2, [r3, #28]
      break;
 8005e20:	e064      	b.n	8005eec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	68b9      	ldr	r1, [r7, #8]
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f000 faab 	bl	8006384 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	69da      	ldr	r2, [r3, #28]
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	69da      	ldr	r2, [r3, #28]
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	69d9      	ldr	r1, [r3, #28]
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	691b      	ldr	r3, [r3, #16]
 8005e58:	021a      	lsls	r2, r3, #8
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	430a      	orrs	r2, r1
 8005e60:	61da      	str	r2, [r3, #28]
      break;
 8005e62:	e043      	b.n	8005eec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	68b9      	ldr	r1, [r7, #8]
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f000 faf4 	bl	8006458 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f042 0208 	orr.w	r2, r2, #8
 8005e7e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f022 0204 	bic.w	r2, r2, #4
 8005e8e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	691a      	ldr	r2, [r3, #16]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	430a      	orrs	r2, r1
 8005ea0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005ea2:	e023      	b.n	8005eec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	68b9      	ldr	r1, [r7, #8]
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f000 fb38 	bl	8006520 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ebe:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ece:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	691b      	ldr	r3, [r3, #16]
 8005eda:	021a      	lsls	r2, r3, #8
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	430a      	orrs	r2, r1
 8005ee2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005ee4:	e002      	b.n	8005eec <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	75fb      	strb	r3, [r7, #23]
      break;
 8005eea:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	2200      	movs	r2, #0
 8005ef0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005ef4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3718      	adds	r7, #24
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}
 8005efe:	bf00      	nop

08005f00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b085      	sub	sp, #20
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
 8005f08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	4a43      	ldr	r2, [pc, #268]	@ (8006020 <TIM_Base_SetConfig+0x120>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d013      	beq.n	8005f40 <TIM_Base_SetConfig+0x40>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f1e:	d00f      	beq.n	8005f40 <TIM_Base_SetConfig+0x40>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	4a40      	ldr	r2, [pc, #256]	@ (8006024 <TIM_Base_SetConfig+0x124>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d00b      	beq.n	8005f40 <TIM_Base_SetConfig+0x40>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	4a3f      	ldr	r2, [pc, #252]	@ (8006028 <TIM_Base_SetConfig+0x128>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d007      	beq.n	8005f40 <TIM_Base_SetConfig+0x40>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	4a3e      	ldr	r2, [pc, #248]	@ (800602c <TIM_Base_SetConfig+0x12c>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d003      	beq.n	8005f40 <TIM_Base_SetConfig+0x40>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	4a3d      	ldr	r2, [pc, #244]	@ (8006030 <TIM_Base_SetConfig+0x130>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d108      	bne.n	8005f52 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	68fa      	ldr	r2, [r7, #12]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	4a32      	ldr	r2, [pc, #200]	@ (8006020 <TIM_Base_SetConfig+0x120>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d01f      	beq.n	8005f9a <TIM_Base_SetConfig+0x9a>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f60:	d01b      	beq.n	8005f9a <TIM_Base_SetConfig+0x9a>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4a2f      	ldr	r2, [pc, #188]	@ (8006024 <TIM_Base_SetConfig+0x124>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d017      	beq.n	8005f9a <TIM_Base_SetConfig+0x9a>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	4a2e      	ldr	r2, [pc, #184]	@ (8006028 <TIM_Base_SetConfig+0x128>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d013      	beq.n	8005f9a <TIM_Base_SetConfig+0x9a>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	4a2d      	ldr	r2, [pc, #180]	@ (800602c <TIM_Base_SetConfig+0x12c>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d00f      	beq.n	8005f9a <TIM_Base_SetConfig+0x9a>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4a2c      	ldr	r2, [pc, #176]	@ (8006030 <TIM_Base_SetConfig+0x130>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d00b      	beq.n	8005f9a <TIM_Base_SetConfig+0x9a>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	4a2b      	ldr	r2, [pc, #172]	@ (8006034 <TIM_Base_SetConfig+0x134>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d007      	beq.n	8005f9a <TIM_Base_SetConfig+0x9a>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	4a2a      	ldr	r2, [pc, #168]	@ (8006038 <TIM_Base_SetConfig+0x138>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d003      	beq.n	8005f9a <TIM_Base_SetConfig+0x9a>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	4a29      	ldr	r2, [pc, #164]	@ (800603c <TIM_Base_SetConfig+0x13c>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d108      	bne.n	8005fac <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005fa0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	68db      	ldr	r3, [r3, #12]
 8005fa6:	68fa      	ldr	r2, [r7, #12]
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	695b      	ldr	r3, [r3, #20]
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	689a      	ldr	r2, [r3, #8]
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	4a14      	ldr	r2, [pc, #80]	@ (8006020 <TIM_Base_SetConfig+0x120>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d00f      	beq.n	8005ff2 <TIM_Base_SetConfig+0xf2>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	4a16      	ldr	r2, [pc, #88]	@ (8006030 <TIM_Base_SetConfig+0x130>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d00b      	beq.n	8005ff2 <TIM_Base_SetConfig+0xf2>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	4a15      	ldr	r2, [pc, #84]	@ (8006034 <TIM_Base_SetConfig+0x134>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d007      	beq.n	8005ff2 <TIM_Base_SetConfig+0xf2>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	4a14      	ldr	r2, [pc, #80]	@ (8006038 <TIM_Base_SetConfig+0x138>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d003      	beq.n	8005ff2 <TIM_Base_SetConfig+0xf2>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	4a13      	ldr	r2, [pc, #76]	@ (800603c <TIM_Base_SetConfig+0x13c>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d103      	bne.n	8005ffa <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	691a      	ldr	r2, [r3, #16]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f043 0204 	orr.w	r2, r3, #4
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2201      	movs	r2, #1
 800600a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	68fa      	ldr	r2, [r7, #12]
 8006010:	601a      	str	r2, [r3, #0]
}
 8006012:	bf00      	nop
 8006014:	3714      	adds	r7, #20
 8006016:	46bd      	mov	sp, r7
 8006018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601c:	4770      	bx	lr
 800601e:	bf00      	nop
 8006020:	40010000 	.word	0x40010000
 8006024:	40000400 	.word	0x40000400
 8006028:	40000800 	.word	0x40000800
 800602c:	40000c00 	.word	0x40000c00
 8006030:	40010400 	.word	0x40010400
 8006034:	40014000 	.word	0x40014000
 8006038:	40014400 	.word	0x40014400
 800603c:	40014800 	.word	0x40014800

08006040 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006040:	b480      	push	{r7}
 8006042:	b087      	sub	sp, #28
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
 8006048:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6a1b      	ldr	r3, [r3, #32]
 800604e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6a1b      	ldr	r3, [r3, #32]
 8006054:	f023 0201 	bic.w	r2, r3, #1
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	699b      	ldr	r3, [r3, #24]
 8006066:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006068:	68fa      	ldr	r2, [r7, #12]
 800606a:	4b37      	ldr	r3, [pc, #220]	@ (8006148 <TIM_OC1_SetConfig+0x108>)
 800606c:	4013      	ands	r3, r2
 800606e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f023 0303 	bic.w	r3, r3, #3
 8006076:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	68fa      	ldr	r2, [r7, #12]
 800607e:	4313      	orrs	r3, r2
 8006080:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	f023 0302 	bic.w	r3, r3, #2
 8006088:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	689b      	ldr	r3, [r3, #8]
 800608e:	697a      	ldr	r2, [r7, #20]
 8006090:	4313      	orrs	r3, r2
 8006092:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	4a2d      	ldr	r2, [pc, #180]	@ (800614c <TIM_OC1_SetConfig+0x10c>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d00f      	beq.n	80060bc <TIM_OC1_SetConfig+0x7c>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	4a2c      	ldr	r2, [pc, #176]	@ (8006150 <TIM_OC1_SetConfig+0x110>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d00b      	beq.n	80060bc <TIM_OC1_SetConfig+0x7c>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	4a2b      	ldr	r2, [pc, #172]	@ (8006154 <TIM_OC1_SetConfig+0x114>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d007      	beq.n	80060bc <TIM_OC1_SetConfig+0x7c>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	4a2a      	ldr	r2, [pc, #168]	@ (8006158 <TIM_OC1_SetConfig+0x118>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d003      	beq.n	80060bc <TIM_OC1_SetConfig+0x7c>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	4a29      	ldr	r2, [pc, #164]	@ (800615c <TIM_OC1_SetConfig+0x11c>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d10c      	bne.n	80060d6 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80060bc:	697b      	ldr	r3, [r7, #20]
 80060be:	f023 0308 	bic.w	r3, r3, #8
 80060c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	68db      	ldr	r3, [r3, #12]
 80060c8:	697a      	ldr	r2, [r7, #20]
 80060ca:	4313      	orrs	r3, r2
 80060cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	f023 0304 	bic.w	r3, r3, #4
 80060d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	4a1c      	ldr	r2, [pc, #112]	@ (800614c <TIM_OC1_SetConfig+0x10c>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d00f      	beq.n	80060fe <TIM_OC1_SetConfig+0xbe>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	4a1b      	ldr	r2, [pc, #108]	@ (8006150 <TIM_OC1_SetConfig+0x110>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d00b      	beq.n	80060fe <TIM_OC1_SetConfig+0xbe>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	4a1a      	ldr	r2, [pc, #104]	@ (8006154 <TIM_OC1_SetConfig+0x114>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d007      	beq.n	80060fe <TIM_OC1_SetConfig+0xbe>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	4a19      	ldr	r2, [pc, #100]	@ (8006158 <TIM_OC1_SetConfig+0x118>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d003      	beq.n	80060fe <TIM_OC1_SetConfig+0xbe>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	4a18      	ldr	r2, [pc, #96]	@ (800615c <TIM_OC1_SetConfig+0x11c>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d111      	bne.n	8006122 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006104:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800610c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	695b      	ldr	r3, [r3, #20]
 8006112:	693a      	ldr	r2, [r7, #16]
 8006114:	4313      	orrs	r3, r2
 8006116:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	699b      	ldr	r3, [r3, #24]
 800611c:	693a      	ldr	r2, [r7, #16]
 800611e:	4313      	orrs	r3, r2
 8006120:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	693a      	ldr	r2, [r7, #16]
 8006126:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	68fa      	ldr	r2, [r7, #12]
 800612c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	685a      	ldr	r2, [r3, #4]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	697a      	ldr	r2, [r7, #20]
 800613a:	621a      	str	r2, [r3, #32]
}
 800613c:	bf00      	nop
 800613e:	371c      	adds	r7, #28
 8006140:	46bd      	mov	sp, r7
 8006142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006146:	4770      	bx	lr
 8006148:	fffeff8f 	.word	0xfffeff8f
 800614c:	40010000 	.word	0x40010000
 8006150:	40010400 	.word	0x40010400
 8006154:	40014000 	.word	0x40014000
 8006158:	40014400 	.word	0x40014400
 800615c:	40014800 	.word	0x40014800

08006160 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006160:	b480      	push	{r7}
 8006162:	b087      	sub	sp, #28
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6a1b      	ldr	r3, [r3, #32]
 800616e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6a1b      	ldr	r3, [r3, #32]
 8006174:	f023 0210 	bic.w	r2, r3, #16
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	685b      	ldr	r3, [r3, #4]
 8006180:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	699b      	ldr	r3, [r3, #24]
 8006186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006188:	68fa      	ldr	r2, [r7, #12]
 800618a:	4b34      	ldr	r3, [pc, #208]	@ (800625c <TIM_OC2_SetConfig+0xfc>)
 800618c:	4013      	ands	r3, r2
 800618e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006196:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	021b      	lsls	r3, r3, #8
 800619e:	68fa      	ldr	r2, [r7, #12]
 80061a0:	4313      	orrs	r3, r2
 80061a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80061a4:	697b      	ldr	r3, [r7, #20]
 80061a6:	f023 0320 	bic.w	r3, r3, #32
 80061aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	011b      	lsls	r3, r3, #4
 80061b2:	697a      	ldr	r2, [r7, #20]
 80061b4:	4313      	orrs	r3, r2
 80061b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	4a29      	ldr	r2, [pc, #164]	@ (8006260 <TIM_OC2_SetConfig+0x100>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d003      	beq.n	80061c8 <TIM_OC2_SetConfig+0x68>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4a28      	ldr	r2, [pc, #160]	@ (8006264 <TIM_OC2_SetConfig+0x104>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d10d      	bne.n	80061e4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80061ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	68db      	ldr	r3, [r3, #12]
 80061d4:	011b      	lsls	r3, r3, #4
 80061d6:	697a      	ldr	r2, [r7, #20]
 80061d8:	4313      	orrs	r3, r2
 80061da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	4a1e      	ldr	r2, [pc, #120]	@ (8006260 <TIM_OC2_SetConfig+0x100>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d00f      	beq.n	800620c <TIM_OC2_SetConfig+0xac>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	4a1d      	ldr	r2, [pc, #116]	@ (8006264 <TIM_OC2_SetConfig+0x104>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d00b      	beq.n	800620c <TIM_OC2_SetConfig+0xac>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	4a1c      	ldr	r2, [pc, #112]	@ (8006268 <TIM_OC2_SetConfig+0x108>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d007      	beq.n	800620c <TIM_OC2_SetConfig+0xac>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	4a1b      	ldr	r2, [pc, #108]	@ (800626c <TIM_OC2_SetConfig+0x10c>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d003      	beq.n	800620c <TIM_OC2_SetConfig+0xac>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	4a1a      	ldr	r2, [pc, #104]	@ (8006270 <TIM_OC2_SetConfig+0x110>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d113      	bne.n	8006234 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006212:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006214:	693b      	ldr	r3, [r7, #16]
 8006216:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800621a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	695b      	ldr	r3, [r3, #20]
 8006220:	009b      	lsls	r3, r3, #2
 8006222:	693a      	ldr	r2, [r7, #16]
 8006224:	4313      	orrs	r3, r2
 8006226:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	699b      	ldr	r3, [r3, #24]
 800622c:	009b      	lsls	r3, r3, #2
 800622e:	693a      	ldr	r2, [r7, #16]
 8006230:	4313      	orrs	r3, r2
 8006232:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	693a      	ldr	r2, [r7, #16]
 8006238:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	68fa      	ldr	r2, [r7, #12]
 800623e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	685a      	ldr	r2, [r3, #4]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	697a      	ldr	r2, [r7, #20]
 800624c:	621a      	str	r2, [r3, #32]
}
 800624e:	bf00      	nop
 8006250:	371c      	adds	r7, #28
 8006252:	46bd      	mov	sp, r7
 8006254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006258:	4770      	bx	lr
 800625a:	bf00      	nop
 800625c:	feff8fff 	.word	0xfeff8fff
 8006260:	40010000 	.word	0x40010000
 8006264:	40010400 	.word	0x40010400
 8006268:	40014000 	.word	0x40014000
 800626c:	40014400 	.word	0x40014400
 8006270:	40014800 	.word	0x40014800

08006274 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006274:	b480      	push	{r7}
 8006276:	b087      	sub	sp, #28
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
 800627c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6a1b      	ldr	r3, [r3, #32]
 8006282:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6a1b      	ldr	r3, [r3, #32]
 8006288:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	685b      	ldr	r3, [r3, #4]
 8006294:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	69db      	ldr	r3, [r3, #28]
 800629a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800629c:	68fa      	ldr	r2, [r7, #12]
 800629e:	4b33      	ldr	r3, [pc, #204]	@ (800636c <TIM_OC3_SetConfig+0xf8>)
 80062a0:	4013      	ands	r3, r2
 80062a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	f023 0303 	bic.w	r3, r3, #3
 80062aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	68fa      	ldr	r2, [r7, #12]
 80062b2:	4313      	orrs	r3, r2
 80062b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80062bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	689b      	ldr	r3, [r3, #8]
 80062c2:	021b      	lsls	r3, r3, #8
 80062c4:	697a      	ldr	r2, [r7, #20]
 80062c6:	4313      	orrs	r3, r2
 80062c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	4a28      	ldr	r2, [pc, #160]	@ (8006370 <TIM_OC3_SetConfig+0xfc>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d003      	beq.n	80062da <TIM_OC3_SetConfig+0x66>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	4a27      	ldr	r2, [pc, #156]	@ (8006374 <TIM_OC3_SetConfig+0x100>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d10d      	bne.n	80062f6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80062e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	021b      	lsls	r3, r3, #8
 80062e8:	697a      	ldr	r2, [r7, #20]
 80062ea:	4313      	orrs	r3, r2
 80062ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80062f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	4a1d      	ldr	r2, [pc, #116]	@ (8006370 <TIM_OC3_SetConfig+0xfc>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d00f      	beq.n	800631e <TIM_OC3_SetConfig+0xaa>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	4a1c      	ldr	r2, [pc, #112]	@ (8006374 <TIM_OC3_SetConfig+0x100>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d00b      	beq.n	800631e <TIM_OC3_SetConfig+0xaa>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	4a1b      	ldr	r2, [pc, #108]	@ (8006378 <TIM_OC3_SetConfig+0x104>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d007      	beq.n	800631e <TIM_OC3_SetConfig+0xaa>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	4a1a      	ldr	r2, [pc, #104]	@ (800637c <TIM_OC3_SetConfig+0x108>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d003      	beq.n	800631e <TIM_OC3_SetConfig+0xaa>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	4a19      	ldr	r2, [pc, #100]	@ (8006380 <TIM_OC3_SetConfig+0x10c>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d113      	bne.n	8006346 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800631e:	693b      	ldr	r3, [r7, #16]
 8006320:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006324:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800632c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	695b      	ldr	r3, [r3, #20]
 8006332:	011b      	lsls	r3, r3, #4
 8006334:	693a      	ldr	r2, [r7, #16]
 8006336:	4313      	orrs	r3, r2
 8006338:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	699b      	ldr	r3, [r3, #24]
 800633e:	011b      	lsls	r3, r3, #4
 8006340:	693a      	ldr	r2, [r7, #16]
 8006342:	4313      	orrs	r3, r2
 8006344:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	693a      	ldr	r2, [r7, #16]
 800634a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	68fa      	ldr	r2, [r7, #12]
 8006350:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	685a      	ldr	r2, [r3, #4]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	697a      	ldr	r2, [r7, #20]
 800635e:	621a      	str	r2, [r3, #32]
}
 8006360:	bf00      	nop
 8006362:	371c      	adds	r7, #28
 8006364:	46bd      	mov	sp, r7
 8006366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636a:	4770      	bx	lr
 800636c:	fffeff8f 	.word	0xfffeff8f
 8006370:	40010000 	.word	0x40010000
 8006374:	40010400 	.word	0x40010400
 8006378:	40014000 	.word	0x40014000
 800637c:	40014400 	.word	0x40014400
 8006380:	40014800 	.word	0x40014800

08006384 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006384:	b480      	push	{r7}
 8006386:	b087      	sub	sp, #28
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
 800638c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6a1b      	ldr	r3, [r3, #32]
 8006392:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6a1b      	ldr	r3, [r3, #32]
 8006398:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	685b      	ldr	r3, [r3, #4]
 80063a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	69db      	ldr	r3, [r3, #28]
 80063aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80063ac:	68fa      	ldr	r2, [r7, #12]
 80063ae:	4b24      	ldr	r3, [pc, #144]	@ (8006440 <TIM_OC4_SetConfig+0xbc>)
 80063b0:	4013      	ands	r3, r2
 80063b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	021b      	lsls	r3, r3, #8
 80063c2:	68fa      	ldr	r2, [r7, #12]
 80063c4:	4313      	orrs	r3, r2
 80063c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80063ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	689b      	ldr	r3, [r3, #8]
 80063d4:	031b      	lsls	r3, r3, #12
 80063d6:	693a      	ldr	r2, [r7, #16]
 80063d8:	4313      	orrs	r3, r2
 80063da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	4a19      	ldr	r2, [pc, #100]	@ (8006444 <TIM_OC4_SetConfig+0xc0>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d00f      	beq.n	8006404 <TIM_OC4_SetConfig+0x80>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	4a18      	ldr	r2, [pc, #96]	@ (8006448 <TIM_OC4_SetConfig+0xc4>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d00b      	beq.n	8006404 <TIM_OC4_SetConfig+0x80>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	4a17      	ldr	r2, [pc, #92]	@ (800644c <TIM_OC4_SetConfig+0xc8>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d007      	beq.n	8006404 <TIM_OC4_SetConfig+0x80>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	4a16      	ldr	r2, [pc, #88]	@ (8006450 <TIM_OC4_SetConfig+0xcc>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d003      	beq.n	8006404 <TIM_OC4_SetConfig+0x80>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	4a15      	ldr	r2, [pc, #84]	@ (8006454 <TIM_OC4_SetConfig+0xd0>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d109      	bne.n	8006418 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800640a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	695b      	ldr	r3, [r3, #20]
 8006410:	019b      	lsls	r3, r3, #6
 8006412:	697a      	ldr	r2, [r7, #20]
 8006414:	4313      	orrs	r3, r2
 8006416:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	697a      	ldr	r2, [r7, #20]
 800641c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	68fa      	ldr	r2, [r7, #12]
 8006422:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	685a      	ldr	r2, [r3, #4]
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	693a      	ldr	r2, [r7, #16]
 8006430:	621a      	str	r2, [r3, #32]
}
 8006432:	bf00      	nop
 8006434:	371c      	adds	r7, #28
 8006436:	46bd      	mov	sp, r7
 8006438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643c:	4770      	bx	lr
 800643e:	bf00      	nop
 8006440:	feff8fff 	.word	0xfeff8fff
 8006444:	40010000 	.word	0x40010000
 8006448:	40010400 	.word	0x40010400
 800644c:	40014000 	.word	0x40014000
 8006450:	40014400 	.word	0x40014400
 8006454:	40014800 	.word	0x40014800

08006458 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006458:	b480      	push	{r7}
 800645a:	b087      	sub	sp, #28
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
 8006460:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6a1b      	ldr	r3, [r3, #32]
 8006466:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6a1b      	ldr	r3, [r3, #32]
 800646c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	685b      	ldr	r3, [r3, #4]
 8006478:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800647e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006480:	68fa      	ldr	r2, [r7, #12]
 8006482:	4b21      	ldr	r3, [pc, #132]	@ (8006508 <TIM_OC5_SetConfig+0xb0>)
 8006484:	4013      	ands	r3, r2
 8006486:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	68fa      	ldr	r2, [r7, #12]
 800648e:	4313      	orrs	r3, r2
 8006490:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006492:	693b      	ldr	r3, [r7, #16]
 8006494:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006498:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	041b      	lsls	r3, r3, #16
 80064a0:	693a      	ldr	r2, [r7, #16]
 80064a2:	4313      	orrs	r3, r2
 80064a4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	4a18      	ldr	r2, [pc, #96]	@ (800650c <TIM_OC5_SetConfig+0xb4>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d00f      	beq.n	80064ce <TIM_OC5_SetConfig+0x76>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	4a17      	ldr	r2, [pc, #92]	@ (8006510 <TIM_OC5_SetConfig+0xb8>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d00b      	beq.n	80064ce <TIM_OC5_SetConfig+0x76>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	4a16      	ldr	r2, [pc, #88]	@ (8006514 <TIM_OC5_SetConfig+0xbc>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d007      	beq.n	80064ce <TIM_OC5_SetConfig+0x76>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	4a15      	ldr	r2, [pc, #84]	@ (8006518 <TIM_OC5_SetConfig+0xc0>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d003      	beq.n	80064ce <TIM_OC5_SetConfig+0x76>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	4a14      	ldr	r2, [pc, #80]	@ (800651c <TIM_OC5_SetConfig+0xc4>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d109      	bne.n	80064e2 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80064d4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	695b      	ldr	r3, [r3, #20]
 80064da:	021b      	lsls	r3, r3, #8
 80064dc:	697a      	ldr	r2, [r7, #20]
 80064de:	4313      	orrs	r3, r2
 80064e0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	697a      	ldr	r2, [r7, #20]
 80064e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	68fa      	ldr	r2, [r7, #12]
 80064ec:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	685a      	ldr	r2, [r3, #4]
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	693a      	ldr	r2, [r7, #16]
 80064fa:	621a      	str	r2, [r3, #32]
}
 80064fc:	bf00      	nop
 80064fe:	371c      	adds	r7, #28
 8006500:	46bd      	mov	sp, r7
 8006502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006506:	4770      	bx	lr
 8006508:	fffeff8f 	.word	0xfffeff8f
 800650c:	40010000 	.word	0x40010000
 8006510:	40010400 	.word	0x40010400
 8006514:	40014000 	.word	0x40014000
 8006518:	40014400 	.word	0x40014400
 800651c:	40014800 	.word	0x40014800

08006520 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006520:	b480      	push	{r7}
 8006522:	b087      	sub	sp, #28
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
 8006528:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6a1b      	ldr	r3, [r3, #32]
 800652e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6a1b      	ldr	r3, [r3, #32]
 8006534:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006548:	68fa      	ldr	r2, [r7, #12]
 800654a:	4b22      	ldr	r3, [pc, #136]	@ (80065d4 <TIM_OC6_SetConfig+0xb4>)
 800654c:	4013      	ands	r3, r2
 800654e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	021b      	lsls	r3, r3, #8
 8006556:	68fa      	ldr	r2, [r7, #12]
 8006558:	4313      	orrs	r3, r2
 800655a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800655c:	693b      	ldr	r3, [r7, #16]
 800655e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006562:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	689b      	ldr	r3, [r3, #8]
 8006568:	051b      	lsls	r3, r3, #20
 800656a:	693a      	ldr	r2, [r7, #16]
 800656c:	4313      	orrs	r3, r2
 800656e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	4a19      	ldr	r2, [pc, #100]	@ (80065d8 <TIM_OC6_SetConfig+0xb8>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d00f      	beq.n	8006598 <TIM_OC6_SetConfig+0x78>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	4a18      	ldr	r2, [pc, #96]	@ (80065dc <TIM_OC6_SetConfig+0xbc>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d00b      	beq.n	8006598 <TIM_OC6_SetConfig+0x78>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	4a17      	ldr	r2, [pc, #92]	@ (80065e0 <TIM_OC6_SetConfig+0xc0>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d007      	beq.n	8006598 <TIM_OC6_SetConfig+0x78>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	4a16      	ldr	r2, [pc, #88]	@ (80065e4 <TIM_OC6_SetConfig+0xc4>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d003      	beq.n	8006598 <TIM_OC6_SetConfig+0x78>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	4a15      	ldr	r2, [pc, #84]	@ (80065e8 <TIM_OC6_SetConfig+0xc8>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d109      	bne.n	80065ac <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800659e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	695b      	ldr	r3, [r3, #20]
 80065a4:	029b      	lsls	r3, r3, #10
 80065a6:	697a      	ldr	r2, [r7, #20]
 80065a8:	4313      	orrs	r3, r2
 80065aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	697a      	ldr	r2, [r7, #20]
 80065b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	68fa      	ldr	r2, [r7, #12]
 80065b6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	685a      	ldr	r2, [r3, #4]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	693a      	ldr	r2, [r7, #16]
 80065c4:	621a      	str	r2, [r3, #32]
}
 80065c6:	bf00      	nop
 80065c8:	371c      	adds	r7, #28
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr
 80065d2:	bf00      	nop
 80065d4:	feff8fff 	.word	0xfeff8fff
 80065d8:	40010000 	.word	0x40010000
 80065dc:	40010400 	.word	0x40010400
 80065e0:	40014000 	.word	0x40014000
 80065e4:	40014400 	.word	0x40014400
 80065e8:	40014800 	.word	0x40014800

080065ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b082      	sub	sp, #8
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d101      	bne.n	80065fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065fa:	2301      	movs	r3, #1
 80065fc:	e042      	b.n	8006684 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006604:	2b00      	cmp	r3, #0
 8006606:	d106      	bne.n	8006616 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2200      	movs	r2, #0
 800660c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006610:	6878      	ldr	r0, [r7, #4]
 8006612:	f7fa fe71 	bl	80012f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2224      	movs	r2, #36	@ 0x24
 800661a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	681a      	ldr	r2, [r3, #0]
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f022 0201 	bic.w	r2, r2, #1
 800662c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006632:	2b00      	cmp	r3, #0
 8006634:	d002      	beq.n	800663c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f001 fa08 	bl	8007a4c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800663c:	6878      	ldr	r0, [r7, #4]
 800663e:	f000 fc9d 	bl	8006f7c <UART_SetConfig>
 8006642:	4603      	mov	r3, r0
 8006644:	2b01      	cmp	r3, #1
 8006646:	d101      	bne.n	800664c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006648:	2301      	movs	r3, #1
 800664a:	e01b      	b.n	8006684 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	685a      	ldr	r2, [r3, #4]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800665a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	689a      	ldr	r2, [r3, #8]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800666a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	681a      	ldr	r2, [r3, #0]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f042 0201 	orr.w	r2, r2, #1
 800667a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800667c:	6878      	ldr	r0, [r7, #4]
 800667e:	f001 fa87 	bl	8007b90 <UART_CheckIdleState>
 8006682:	4603      	mov	r3, r0
}
 8006684:	4618      	mov	r0, r3
 8006686:	3708      	adds	r7, #8
 8006688:	46bd      	mov	sp, r7
 800668a:	bd80      	pop	{r7, pc}

0800668c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b08a      	sub	sp, #40	@ 0x28
 8006690:	af02      	add	r7, sp, #8
 8006692:	60f8      	str	r0, [r7, #12]
 8006694:	60b9      	str	r1, [r7, #8]
 8006696:	603b      	str	r3, [r7, #0]
 8006698:	4613      	mov	r3, r2
 800669a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066a2:	2b20      	cmp	r3, #32
 80066a4:	d17b      	bne.n	800679e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d002      	beq.n	80066b2 <HAL_UART_Transmit+0x26>
 80066ac:	88fb      	ldrh	r3, [r7, #6]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d101      	bne.n	80066b6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80066b2:	2301      	movs	r3, #1
 80066b4:	e074      	b.n	80067a0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	2200      	movs	r2, #0
 80066ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	2221      	movs	r2, #33	@ 0x21
 80066c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80066c6:	f7fa ffd7 	bl	8001678 <HAL_GetTick>
 80066ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	88fa      	ldrh	r2, [r7, #6]
 80066d0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	88fa      	ldrh	r2, [r7, #6]
 80066d8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	689b      	ldr	r3, [r3, #8]
 80066e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066e4:	d108      	bne.n	80066f8 <HAL_UART_Transmit+0x6c>
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	691b      	ldr	r3, [r3, #16]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d104      	bne.n	80066f8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80066ee:	2300      	movs	r3, #0
 80066f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	61bb      	str	r3, [r7, #24]
 80066f6:	e003      	b.n	8006700 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80066fc:	2300      	movs	r3, #0
 80066fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006700:	e030      	b.n	8006764 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	9300      	str	r3, [sp, #0]
 8006706:	697b      	ldr	r3, [r7, #20]
 8006708:	2200      	movs	r2, #0
 800670a:	2180      	movs	r1, #128	@ 0x80
 800670c:	68f8      	ldr	r0, [r7, #12]
 800670e:	f001 fae9 	bl	8007ce4 <UART_WaitOnFlagUntilTimeout>
 8006712:	4603      	mov	r3, r0
 8006714:	2b00      	cmp	r3, #0
 8006716:	d005      	beq.n	8006724 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2220      	movs	r2, #32
 800671c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006720:	2303      	movs	r3, #3
 8006722:	e03d      	b.n	80067a0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006724:	69fb      	ldr	r3, [r7, #28]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d10b      	bne.n	8006742 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800672a:	69bb      	ldr	r3, [r7, #24]
 800672c:	881b      	ldrh	r3, [r3, #0]
 800672e:	461a      	mov	r2, r3
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006738:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800673a:	69bb      	ldr	r3, [r7, #24]
 800673c:	3302      	adds	r3, #2
 800673e:	61bb      	str	r3, [r7, #24]
 8006740:	e007      	b.n	8006752 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006742:	69fb      	ldr	r3, [r7, #28]
 8006744:	781a      	ldrb	r2, [r3, #0]
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800674c:	69fb      	ldr	r3, [r7, #28]
 800674e:	3301      	adds	r3, #1
 8006750:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006758:	b29b      	uxth	r3, r3
 800675a:	3b01      	subs	r3, #1
 800675c:	b29a      	uxth	r2, r3
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800676a:	b29b      	uxth	r3, r3
 800676c:	2b00      	cmp	r3, #0
 800676e:	d1c8      	bne.n	8006702 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	9300      	str	r3, [sp, #0]
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	2200      	movs	r2, #0
 8006778:	2140      	movs	r1, #64	@ 0x40
 800677a:	68f8      	ldr	r0, [r7, #12]
 800677c:	f001 fab2 	bl	8007ce4 <UART_WaitOnFlagUntilTimeout>
 8006780:	4603      	mov	r3, r0
 8006782:	2b00      	cmp	r3, #0
 8006784:	d005      	beq.n	8006792 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2220      	movs	r2, #32
 800678a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800678e:	2303      	movs	r3, #3
 8006790:	e006      	b.n	80067a0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2220      	movs	r2, #32
 8006796:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800679a:	2300      	movs	r3, #0
 800679c:	e000      	b.n	80067a0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800679e:	2302      	movs	r3, #2
  }
}
 80067a0:	4618      	mov	r0, r3
 80067a2:	3720      	adds	r7, #32
 80067a4:	46bd      	mov	sp, r7
 80067a6:	bd80      	pop	{r7, pc}

080067a8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b0ba      	sub	sp, #232	@ 0xe8
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	69db      	ldr	r3, [r3, #28]
 80067b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	689b      	ldr	r3, [r3, #8]
 80067ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80067ce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80067d2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80067d6:	4013      	ands	r3, r2
 80067d8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80067dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d11b      	bne.n	800681c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80067e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067e8:	f003 0320 	and.w	r3, r3, #32
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d015      	beq.n	800681c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80067f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067f4:	f003 0320 	and.w	r3, r3, #32
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d105      	bne.n	8006808 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80067fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006800:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006804:	2b00      	cmp	r3, #0
 8006806:	d009      	beq.n	800681c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800680c:	2b00      	cmp	r3, #0
 800680e:	f000 8393 	beq.w	8006f38 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	4798      	blx	r3
      }
      return;
 800681a:	e38d      	b.n	8006f38 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800681c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006820:	2b00      	cmp	r3, #0
 8006822:	f000 8123 	beq.w	8006a6c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006826:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800682a:	4b8d      	ldr	r3, [pc, #564]	@ (8006a60 <HAL_UART_IRQHandler+0x2b8>)
 800682c:	4013      	ands	r3, r2
 800682e:	2b00      	cmp	r3, #0
 8006830:	d106      	bne.n	8006840 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006832:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006836:	4b8b      	ldr	r3, [pc, #556]	@ (8006a64 <HAL_UART_IRQHandler+0x2bc>)
 8006838:	4013      	ands	r3, r2
 800683a:	2b00      	cmp	r3, #0
 800683c:	f000 8116 	beq.w	8006a6c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006840:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006844:	f003 0301 	and.w	r3, r3, #1
 8006848:	2b00      	cmp	r3, #0
 800684a:	d011      	beq.n	8006870 <HAL_UART_IRQHandler+0xc8>
 800684c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006850:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006854:	2b00      	cmp	r3, #0
 8006856:	d00b      	beq.n	8006870 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	2201      	movs	r2, #1
 800685e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006866:	f043 0201 	orr.w	r2, r3, #1
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006870:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006874:	f003 0302 	and.w	r3, r3, #2
 8006878:	2b00      	cmp	r3, #0
 800687a:	d011      	beq.n	80068a0 <HAL_UART_IRQHandler+0xf8>
 800687c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006880:	f003 0301 	and.w	r3, r3, #1
 8006884:	2b00      	cmp	r3, #0
 8006886:	d00b      	beq.n	80068a0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	2202      	movs	r2, #2
 800688e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006896:	f043 0204 	orr.w	r2, r3, #4
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80068a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068a4:	f003 0304 	and.w	r3, r3, #4
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d011      	beq.n	80068d0 <HAL_UART_IRQHandler+0x128>
 80068ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068b0:	f003 0301 	and.w	r3, r3, #1
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d00b      	beq.n	80068d0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	2204      	movs	r2, #4
 80068be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068c6:	f043 0202 	orr.w	r2, r3, #2
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80068d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068d4:	f003 0308 	and.w	r3, r3, #8
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d017      	beq.n	800690c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80068dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068e0:	f003 0320 	and.w	r3, r3, #32
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d105      	bne.n	80068f4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80068e8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80068ec:	4b5c      	ldr	r3, [pc, #368]	@ (8006a60 <HAL_UART_IRQHandler+0x2b8>)
 80068ee:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d00b      	beq.n	800690c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	2208      	movs	r2, #8
 80068fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006902:	f043 0208 	orr.w	r2, r3, #8
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800690c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006910:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006914:	2b00      	cmp	r3, #0
 8006916:	d012      	beq.n	800693e <HAL_UART_IRQHandler+0x196>
 8006918:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800691c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006920:	2b00      	cmp	r3, #0
 8006922:	d00c      	beq.n	800693e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800692c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006934:	f043 0220 	orr.w	r2, r3, #32
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006944:	2b00      	cmp	r3, #0
 8006946:	f000 82f9 	beq.w	8006f3c <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800694a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800694e:	f003 0320 	and.w	r3, r3, #32
 8006952:	2b00      	cmp	r3, #0
 8006954:	d013      	beq.n	800697e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006956:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800695a:	f003 0320 	and.w	r3, r3, #32
 800695e:	2b00      	cmp	r3, #0
 8006960:	d105      	bne.n	800696e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006962:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006966:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800696a:	2b00      	cmp	r3, #0
 800696c:	d007      	beq.n	800697e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006972:	2b00      	cmp	r3, #0
 8006974:	d003      	beq.n	800697e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006984:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	689b      	ldr	r3, [r3, #8]
 800698e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006992:	2b40      	cmp	r3, #64	@ 0x40
 8006994:	d005      	beq.n	80069a2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006996:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800699a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d054      	beq.n	8006a4c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80069a2:	6878      	ldr	r0, [r7, #4]
 80069a4:	f001 fb2e 	bl	8008004 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069b2:	2b40      	cmp	r3, #64	@ 0x40
 80069b4:	d146      	bne.n	8006a44 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	3308      	adds	r3, #8
 80069bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80069c4:	e853 3f00 	ldrex	r3, [r3]
 80069c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80069cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80069d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	3308      	adds	r3, #8
 80069de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80069e2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80069e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80069ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80069f2:	e841 2300 	strex	r3, r2, [r1]
 80069f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80069fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d1d9      	bne.n	80069b6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d017      	beq.n	8006a3c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a12:	4a15      	ldr	r2, [pc, #84]	@ (8006a68 <HAL_UART_IRQHandler+0x2c0>)
 8006a14:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	f7fb fa95 	bl	8001f4c <HAL_DMA_Abort_IT>
 8006a22:	4603      	mov	r3, r0
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d019      	beq.n	8006a5c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a30:	687a      	ldr	r2, [r7, #4]
 8006a32:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006a36:	4610      	mov	r0, r2
 8006a38:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a3a:	e00f      	b.n	8006a5c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006a3c:	6878      	ldr	r0, [r7, #4]
 8006a3e:	f7f9 ffc0 	bl	80009c2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a42:	e00b      	b.n	8006a5c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f7f9 ffbc 	bl	80009c2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a4a:	e007      	b.n	8006a5c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006a4c:	6878      	ldr	r0, [r7, #4]
 8006a4e:	f7f9 ffb8 	bl	80009c2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	2200      	movs	r2, #0
 8006a56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006a5a:	e26f      	b.n	8006f3c <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a5c:	bf00      	nop
    return;
 8006a5e:	e26d      	b.n	8006f3c <HAL_UART_IRQHandler+0x794>
 8006a60:	10000001 	.word	0x10000001
 8006a64:	04000120 	.word	0x04000120
 8006a68:	080080d1 	.word	0x080080d1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a70:	2b01      	cmp	r3, #1
 8006a72:	f040 8203 	bne.w	8006e7c <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006a76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a7a:	f003 0310 	and.w	r3, r3, #16
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	f000 81fc 	beq.w	8006e7c <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006a84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a88:	f003 0310 	and.w	r3, r3, #16
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	f000 81f5 	beq.w	8006e7c <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	2210      	movs	r2, #16
 8006a98:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006aa4:	2b40      	cmp	r3, #64	@ 0x40
 8006aa6:	f040 816d 	bne.w	8006d84 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4aa4      	ldr	r2, [pc, #656]	@ (8006d44 <HAL_UART_IRQHandler+0x59c>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d068      	beq.n	8006b8a <HAL_UART_IRQHandler+0x3e2>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4aa1      	ldr	r2, [pc, #644]	@ (8006d48 <HAL_UART_IRQHandler+0x5a0>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d061      	beq.n	8006b8a <HAL_UART_IRQHandler+0x3e2>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4a9f      	ldr	r2, [pc, #636]	@ (8006d4c <HAL_UART_IRQHandler+0x5a4>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d05a      	beq.n	8006b8a <HAL_UART_IRQHandler+0x3e2>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	4a9c      	ldr	r2, [pc, #624]	@ (8006d50 <HAL_UART_IRQHandler+0x5a8>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d053      	beq.n	8006b8a <HAL_UART_IRQHandler+0x3e2>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4a9a      	ldr	r2, [pc, #616]	@ (8006d54 <HAL_UART_IRQHandler+0x5ac>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d04c      	beq.n	8006b8a <HAL_UART_IRQHandler+0x3e2>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a97      	ldr	r2, [pc, #604]	@ (8006d58 <HAL_UART_IRQHandler+0x5b0>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d045      	beq.n	8006b8a <HAL_UART_IRQHandler+0x3e2>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4a95      	ldr	r2, [pc, #596]	@ (8006d5c <HAL_UART_IRQHandler+0x5b4>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d03e      	beq.n	8006b8a <HAL_UART_IRQHandler+0x3e2>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a92      	ldr	r2, [pc, #584]	@ (8006d60 <HAL_UART_IRQHandler+0x5b8>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d037      	beq.n	8006b8a <HAL_UART_IRQHandler+0x3e2>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4a90      	ldr	r2, [pc, #576]	@ (8006d64 <HAL_UART_IRQHandler+0x5bc>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d030      	beq.n	8006b8a <HAL_UART_IRQHandler+0x3e2>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	4a8d      	ldr	r2, [pc, #564]	@ (8006d68 <HAL_UART_IRQHandler+0x5c0>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d029      	beq.n	8006b8a <HAL_UART_IRQHandler+0x3e2>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a8b      	ldr	r2, [pc, #556]	@ (8006d6c <HAL_UART_IRQHandler+0x5c4>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d022      	beq.n	8006b8a <HAL_UART_IRQHandler+0x3e2>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a88      	ldr	r2, [pc, #544]	@ (8006d70 <HAL_UART_IRQHandler+0x5c8>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d01b      	beq.n	8006b8a <HAL_UART_IRQHandler+0x3e2>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	4a86      	ldr	r2, [pc, #536]	@ (8006d74 <HAL_UART_IRQHandler+0x5cc>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d014      	beq.n	8006b8a <HAL_UART_IRQHandler+0x3e2>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4a83      	ldr	r2, [pc, #524]	@ (8006d78 <HAL_UART_IRQHandler+0x5d0>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d00d      	beq.n	8006b8a <HAL_UART_IRQHandler+0x3e2>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4a81      	ldr	r2, [pc, #516]	@ (8006d7c <HAL_UART_IRQHandler+0x5d4>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d006      	beq.n	8006b8a <HAL_UART_IRQHandler+0x3e2>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a7e      	ldr	r2, [pc, #504]	@ (8006d80 <HAL_UART_IRQHandler+0x5d8>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d106      	bne.n	8006b98 <HAL_UART_IRQHandler+0x3f0>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	685b      	ldr	r3, [r3, #4]
 8006b94:	b29b      	uxth	r3, r3
 8006b96:	e005      	b.n	8006ba4 <HAL_UART_IRQHandler+0x3fc>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	b29b      	uxth	r3, r3
 8006ba4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006ba8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	f000 80ad 	beq.w	8006d0c <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006bb8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006bbc:	429a      	cmp	r2, r3
 8006bbe:	f080 80a5 	bcs.w	8006d0c <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006bc8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006bd2:	69db      	ldr	r3, [r3, #28]
 8006bd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006bd8:	f000 8087 	beq.w	8006cea <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006be8:	e853 3f00 	ldrex	r3, [r3]
 8006bec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006bf0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006bf4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006bf8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	461a      	mov	r2, r3
 8006c02:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006c06:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006c0a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c0e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006c12:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006c16:	e841 2300 	strex	r3, r2, [r1]
 8006c1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006c1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d1da      	bne.n	8006bdc <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	3308      	adds	r3, #8
 8006c2c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c2e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c30:	e853 3f00 	ldrex	r3, [r3]
 8006c34:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006c36:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006c38:	f023 0301 	bic.w	r3, r3, #1
 8006c3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	3308      	adds	r3, #8
 8006c46:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006c4a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006c4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c50:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006c52:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006c56:	e841 2300 	strex	r3, r2, [r1]
 8006c5a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006c5c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d1e1      	bne.n	8006c26 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	3308      	adds	r3, #8
 8006c68:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006c6c:	e853 3f00 	ldrex	r3, [r3]
 8006c70:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006c72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006c74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	3308      	adds	r3, #8
 8006c82:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006c86:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006c88:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c8a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006c8c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006c8e:	e841 2300 	strex	r3, r2, [r1]
 8006c92:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006c94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d1e3      	bne.n	8006c62 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2220      	movs	r2, #32
 8006c9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006cb0:	e853 3f00 	ldrex	r3, [r3]
 8006cb4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006cb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006cb8:	f023 0310 	bic.w	r3, r3, #16
 8006cbc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	461a      	mov	r2, r3
 8006cc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006cca:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006ccc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cce:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006cd0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006cd2:	e841 2300 	strex	r3, r2, [r1]
 8006cd6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006cd8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d1e4      	bne.n	8006ca8 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	f7fa fe13 	bl	8001910 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2202      	movs	r2, #2
 8006cee:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006cfc:	b29b      	uxth	r3, r3
 8006cfe:	1ad3      	subs	r3, r2, r3
 8006d00:	b29b      	uxth	r3, r3
 8006d02:	4619      	mov	r1, r3
 8006d04:	6878      	ldr	r0, [r7, #4]
 8006d06:	f7f9 fe2d 	bl	8000964 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006d0a:	e119      	b.n	8006f40 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006d12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006d16:	429a      	cmp	r2, r3
 8006d18:	f040 8112 	bne.w	8006f40 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d22:	69db      	ldr	r3, [r3, #28]
 8006d24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d28:	f040 810a 	bne.w	8006f40 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2202      	movs	r2, #2
 8006d30:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006d38:	4619      	mov	r1, r3
 8006d3a:	6878      	ldr	r0, [r7, #4]
 8006d3c:	f7f9 fe12 	bl	8000964 <HAL_UARTEx_RxEventCallback>
      return;
 8006d40:	e0fe      	b.n	8006f40 <HAL_UART_IRQHandler+0x798>
 8006d42:	bf00      	nop
 8006d44:	40020010 	.word	0x40020010
 8006d48:	40020028 	.word	0x40020028
 8006d4c:	40020040 	.word	0x40020040
 8006d50:	40020058 	.word	0x40020058
 8006d54:	40020070 	.word	0x40020070
 8006d58:	40020088 	.word	0x40020088
 8006d5c:	400200a0 	.word	0x400200a0
 8006d60:	400200b8 	.word	0x400200b8
 8006d64:	40020410 	.word	0x40020410
 8006d68:	40020428 	.word	0x40020428
 8006d6c:	40020440 	.word	0x40020440
 8006d70:	40020458 	.word	0x40020458
 8006d74:	40020470 	.word	0x40020470
 8006d78:	40020488 	.word	0x40020488
 8006d7c:	400204a0 	.word	0x400204a0
 8006d80:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006d90:	b29b      	uxth	r3, r3
 8006d92:	1ad3      	subs	r3, r2, r3
 8006d94:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006d9e:	b29b      	uxth	r3, r3
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	f000 80cf 	beq.w	8006f44 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8006da6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	f000 80ca 	beq.w	8006f44 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006db6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006db8:	e853 3f00 	ldrex	r3, [r3]
 8006dbc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006dbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006dc0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006dc4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	461a      	mov	r2, r3
 8006dce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006dd2:	647b      	str	r3, [r7, #68]	@ 0x44
 8006dd4:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006dd8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006dda:	e841 2300 	strex	r3, r2, [r1]
 8006dde:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006de0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d1e4      	bne.n	8006db0 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	3308      	adds	r3, #8
 8006dec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006df0:	e853 3f00 	ldrex	r3, [r3]
 8006df4:	623b      	str	r3, [r7, #32]
   return(result);
 8006df6:	6a3a      	ldr	r2, [r7, #32]
 8006df8:	4b55      	ldr	r3, [pc, #340]	@ (8006f50 <HAL_UART_IRQHandler+0x7a8>)
 8006dfa:	4013      	ands	r3, r2
 8006dfc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	3308      	adds	r3, #8
 8006e06:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006e0a:	633a      	str	r2, [r7, #48]	@ 0x30
 8006e0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e12:	e841 2300 	strex	r3, r2, [r1]
 8006e16:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d1e3      	bne.n	8006de6 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2220      	movs	r2, #32
 8006e22:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e38:	693b      	ldr	r3, [r7, #16]
 8006e3a:	e853 3f00 	ldrex	r3, [r3]
 8006e3e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	f023 0310 	bic.w	r3, r3, #16
 8006e46:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	461a      	mov	r2, r3
 8006e50:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006e54:	61fb      	str	r3, [r7, #28]
 8006e56:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e58:	69b9      	ldr	r1, [r7, #24]
 8006e5a:	69fa      	ldr	r2, [r7, #28]
 8006e5c:	e841 2300 	strex	r3, r2, [r1]
 8006e60:	617b      	str	r3, [r7, #20]
   return(result);
 8006e62:	697b      	ldr	r3, [r7, #20]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d1e4      	bne.n	8006e32 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2202      	movs	r2, #2
 8006e6c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006e6e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006e72:	4619      	mov	r1, r3
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	f7f9 fd75 	bl	8000964 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006e7a:	e063      	b.n	8006f44 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006e7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d00e      	beq.n	8006ea6 <HAL_UART_IRQHandler+0x6fe>
 8006e88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e8c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d008      	beq.n	8006ea6 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006e9c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006e9e:	6878      	ldr	r0, [r7, #4]
 8006ea0:	f001 fe74 	bl	8008b8c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006ea4:	e051      	b.n	8006f4a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006ea6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d014      	beq.n	8006edc <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006eb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006eb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d105      	bne.n	8006eca <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006ebe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ec2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d008      	beq.n	8006edc <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d03a      	beq.n	8006f48 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	4798      	blx	r3
    }
    return;
 8006eda:	e035      	b.n	8006f48 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006edc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ee0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d009      	beq.n	8006efc <HAL_UART_IRQHandler+0x754>
 8006ee8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006eec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d003      	beq.n	8006efc <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8006ef4:	6878      	ldr	r0, [r7, #4]
 8006ef6:	f001 f8fd 	bl	80080f4 <UART_EndTransmit_IT>
    return;
 8006efa:	e026      	b.n	8006f4a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006efc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f00:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d009      	beq.n	8006f1c <HAL_UART_IRQHandler+0x774>
 8006f08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f0c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d003      	beq.n	8006f1c <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	f001 fe4d 	bl	8008bb4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006f1a:	e016      	b.n	8006f4a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006f1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f20:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d010      	beq.n	8006f4a <HAL_UART_IRQHandler+0x7a2>
 8006f28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	da0c      	bge.n	8006f4a <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f001 fe35 	bl	8008ba0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006f36:	e008      	b.n	8006f4a <HAL_UART_IRQHandler+0x7a2>
      return;
 8006f38:	bf00      	nop
 8006f3a:	e006      	b.n	8006f4a <HAL_UART_IRQHandler+0x7a2>
    return;
 8006f3c:	bf00      	nop
 8006f3e:	e004      	b.n	8006f4a <HAL_UART_IRQHandler+0x7a2>
      return;
 8006f40:	bf00      	nop
 8006f42:	e002      	b.n	8006f4a <HAL_UART_IRQHandler+0x7a2>
      return;
 8006f44:	bf00      	nop
 8006f46:	e000      	b.n	8006f4a <HAL_UART_IRQHandler+0x7a2>
    return;
 8006f48:	bf00      	nop
  }
}
 8006f4a:	37e8      	adds	r7, #232	@ 0xe8
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}
 8006f50:	effffffe 	.word	0xeffffffe

08006f54 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006f54:	b480      	push	{r7}
 8006f56:	b083      	sub	sp, #12
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006f5c:	bf00      	nop
 8006f5e:	370c      	adds	r7, #12
 8006f60:	46bd      	mov	sp, r7
 8006f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f66:	4770      	bx	lr

08006f68 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006f68:	b480      	push	{r7}
 8006f6a:	b083      	sub	sp, #12
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006f70:	bf00      	nop
 8006f72:	370c      	adds	r7, #12
 8006f74:	46bd      	mov	sp, r7
 8006f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7a:	4770      	bx	lr

08006f7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006f80:	b092      	sub	sp, #72	@ 0x48
 8006f82:	af00      	add	r7, sp, #0
 8006f84:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006f86:	2300      	movs	r3, #0
 8006f88:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006f8c:	697b      	ldr	r3, [r7, #20]
 8006f8e:	689a      	ldr	r2, [r3, #8]
 8006f90:	697b      	ldr	r3, [r7, #20]
 8006f92:	691b      	ldr	r3, [r3, #16]
 8006f94:	431a      	orrs	r2, r3
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	695b      	ldr	r3, [r3, #20]
 8006f9a:	431a      	orrs	r2, r3
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	69db      	ldr	r3, [r3, #28]
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006fa4:	697b      	ldr	r3, [r7, #20]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	681a      	ldr	r2, [r3, #0]
 8006faa:	4bbe      	ldr	r3, [pc, #760]	@ (80072a4 <UART_SetConfig+0x328>)
 8006fac:	4013      	ands	r3, r2
 8006fae:	697a      	ldr	r2, [r7, #20]
 8006fb0:	6812      	ldr	r2, [r2, #0]
 8006fb2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006fb4:	430b      	orrs	r3, r1
 8006fb6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006fb8:	697b      	ldr	r3, [r7, #20]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006fc2:	697b      	ldr	r3, [r7, #20]
 8006fc4:	68da      	ldr	r2, [r3, #12]
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	430a      	orrs	r2, r1
 8006fcc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	699b      	ldr	r3, [r3, #24]
 8006fd2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	4ab3      	ldr	r2, [pc, #716]	@ (80072a8 <UART_SetConfig+0x32c>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d004      	beq.n	8006fe8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006fde:	697b      	ldr	r3, [r7, #20]
 8006fe0:	6a1b      	ldr	r3, [r3, #32]
 8006fe2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006fe8:	697b      	ldr	r3, [r7, #20]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	689a      	ldr	r2, [r3, #8]
 8006fee:	4baf      	ldr	r3, [pc, #700]	@ (80072ac <UART_SetConfig+0x330>)
 8006ff0:	4013      	ands	r3, r2
 8006ff2:	697a      	ldr	r2, [r7, #20]
 8006ff4:	6812      	ldr	r2, [r2, #0]
 8006ff6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006ff8:	430b      	orrs	r3, r1
 8006ffa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006ffc:	697b      	ldr	r3, [r7, #20]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007002:	f023 010f 	bic.w	r1, r3, #15
 8007006:	697b      	ldr	r3, [r7, #20]
 8007008:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	430a      	orrs	r2, r1
 8007010:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007012:	697b      	ldr	r3, [r7, #20]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4aa6      	ldr	r2, [pc, #664]	@ (80072b0 <UART_SetConfig+0x334>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d177      	bne.n	800710c <UART_SetConfig+0x190>
 800701c:	4ba5      	ldr	r3, [pc, #660]	@ (80072b4 <UART_SetConfig+0x338>)
 800701e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007020:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007024:	2b28      	cmp	r3, #40	@ 0x28
 8007026:	d86d      	bhi.n	8007104 <UART_SetConfig+0x188>
 8007028:	a201      	add	r2, pc, #4	@ (adr r2, 8007030 <UART_SetConfig+0xb4>)
 800702a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800702e:	bf00      	nop
 8007030:	080070d5 	.word	0x080070d5
 8007034:	08007105 	.word	0x08007105
 8007038:	08007105 	.word	0x08007105
 800703c:	08007105 	.word	0x08007105
 8007040:	08007105 	.word	0x08007105
 8007044:	08007105 	.word	0x08007105
 8007048:	08007105 	.word	0x08007105
 800704c:	08007105 	.word	0x08007105
 8007050:	080070dd 	.word	0x080070dd
 8007054:	08007105 	.word	0x08007105
 8007058:	08007105 	.word	0x08007105
 800705c:	08007105 	.word	0x08007105
 8007060:	08007105 	.word	0x08007105
 8007064:	08007105 	.word	0x08007105
 8007068:	08007105 	.word	0x08007105
 800706c:	08007105 	.word	0x08007105
 8007070:	080070e5 	.word	0x080070e5
 8007074:	08007105 	.word	0x08007105
 8007078:	08007105 	.word	0x08007105
 800707c:	08007105 	.word	0x08007105
 8007080:	08007105 	.word	0x08007105
 8007084:	08007105 	.word	0x08007105
 8007088:	08007105 	.word	0x08007105
 800708c:	08007105 	.word	0x08007105
 8007090:	080070ed 	.word	0x080070ed
 8007094:	08007105 	.word	0x08007105
 8007098:	08007105 	.word	0x08007105
 800709c:	08007105 	.word	0x08007105
 80070a0:	08007105 	.word	0x08007105
 80070a4:	08007105 	.word	0x08007105
 80070a8:	08007105 	.word	0x08007105
 80070ac:	08007105 	.word	0x08007105
 80070b0:	080070f5 	.word	0x080070f5
 80070b4:	08007105 	.word	0x08007105
 80070b8:	08007105 	.word	0x08007105
 80070bc:	08007105 	.word	0x08007105
 80070c0:	08007105 	.word	0x08007105
 80070c4:	08007105 	.word	0x08007105
 80070c8:	08007105 	.word	0x08007105
 80070cc:	08007105 	.word	0x08007105
 80070d0:	080070fd 	.word	0x080070fd
 80070d4:	2301      	movs	r3, #1
 80070d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070da:	e222      	b.n	8007522 <UART_SetConfig+0x5a6>
 80070dc:	2304      	movs	r3, #4
 80070de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070e2:	e21e      	b.n	8007522 <UART_SetConfig+0x5a6>
 80070e4:	2308      	movs	r3, #8
 80070e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070ea:	e21a      	b.n	8007522 <UART_SetConfig+0x5a6>
 80070ec:	2310      	movs	r3, #16
 80070ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070f2:	e216      	b.n	8007522 <UART_SetConfig+0x5a6>
 80070f4:	2320      	movs	r3, #32
 80070f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070fa:	e212      	b.n	8007522 <UART_SetConfig+0x5a6>
 80070fc:	2340      	movs	r3, #64	@ 0x40
 80070fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007102:	e20e      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007104:	2380      	movs	r3, #128	@ 0x80
 8007106:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800710a:	e20a      	b.n	8007522 <UART_SetConfig+0x5a6>
 800710c:	697b      	ldr	r3, [r7, #20]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	4a69      	ldr	r2, [pc, #420]	@ (80072b8 <UART_SetConfig+0x33c>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d130      	bne.n	8007178 <UART_SetConfig+0x1fc>
 8007116:	4b67      	ldr	r3, [pc, #412]	@ (80072b4 <UART_SetConfig+0x338>)
 8007118:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800711a:	f003 0307 	and.w	r3, r3, #7
 800711e:	2b05      	cmp	r3, #5
 8007120:	d826      	bhi.n	8007170 <UART_SetConfig+0x1f4>
 8007122:	a201      	add	r2, pc, #4	@ (adr r2, 8007128 <UART_SetConfig+0x1ac>)
 8007124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007128:	08007141 	.word	0x08007141
 800712c:	08007149 	.word	0x08007149
 8007130:	08007151 	.word	0x08007151
 8007134:	08007159 	.word	0x08007159
 8007138:	08007161 	.word	0x08007161
 800713c:	08007169 	.word	0x08007169
 8007140:	2300      	movs	r3, #0
 8007142:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007146:	e1ec      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007148:	2304      	movs	r3, #4
 800714a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800714e:	e1e8      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007150:	2308      	movs	r3, #8
 8007152:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007156:	e1e4      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007158:	2310      	movs	r3, #16
 800715a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800715e:	e1e0      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007160:	2320      	movs	r3, #32
 8007162:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007166:	e1dc      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007168:	2340      	movs	r3, #64	@ 0x40
 800716a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800716e:	e1d8      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007170:	2380      	movs	r3, #128	@ 0x80
 8007172:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007176:	e1d4      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007178:	697b      	ldr	r3, [r7, #20]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4a4f      	ldr	r2, [pc, #316]	@ (80072bc <UART_SetConfig+0x340>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d130      	bne.n	80071e4 <UART_SetConfig+0x268>
 8007182:	4b4c      	ldr	r3, [pc, #304]	@ (80072b4 <UART_SetConfig+0x338>)
 8007184:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007186:	f003 0307 	and.w	r3, r3, #7
 800718a:	2b05      	cmp	r3, #5
 800718c:	d826      	bhi.n	80071dc <UART_SetConfig+0x260>
 800718e:	a201      	add	r2, pc, #4	@ (adr r2, 8007194 <UART_SetConfig+0x218>)
 8007190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007194:	080071ad 	.word	0x080071ad
 8007198:	080071b5 	.word	0x080071b5
 800719c:	080071bd 	.word	0x080071bd
 80071a0:	080071c5 	.word	0x080071c5
 80071a4:	080071cd 	.word	0x080071cd
 80071a8:	080071d5 	.word	0x080071d5
 80071ac:	2300      	movs	r3, #0
 80071ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071b2:	e1b6      	b.n	8007522 <UART_SetConfig+0x5a6>
 80071b4:	2304      	movs	r3, #4
 80071b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071ba:	e1b2      	b.n	8007522 <UART_SetConfig+0x5a6>
 80071bc:	2308      	movs	r3, #8
 80071be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071c2:	e1ae      	b.n	8007522 <UART_SetConfig+0x5a6>
 80071c4:	2310      	movs	r3, #16
 80071c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071ca:	e1aa      	b.n	8007522 <UART_SetConfig+0x5a6>
 80071cc:	2320      	movs	r3, #32
 80071ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071d2:	e1a6      	b.n	8007522 <UART_SetConfig+0x5a6>
 80071d4:	2340      	movs	r3, #64	@ 0x40
 80071d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071da:	e1a2      	b.n	8007522 <UART_SetConfig+0x5a6>
 80071dc:	2380      	movs	r3, #128	@ 0x80
 80071de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071e2:	e19e      	b.n	8007522 <UART_SetConfig+0x5a6>
 80071e4:	697b      	ldr	r3, [r7, #20]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4a35      	ldr	r2, [pc, #212]	@ (80072c0 <UART_SetConfig+0x344>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d130      	bne.n	8007250 <UART_SetConfig+0x2d4>
 80071ee:	4b31      	ldr	r3, [pc, #196]	@ (80072b4 <UART_SetConfig+0x338>)
 80071f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071f2:	f003 0307 	and.w	r3, r3, #7
 80071f6:	2b05      	cmp	r3, #5
 80071f8:	d826      	bhi.n	8007248 <UART_SetConfig+0x2cc>
 80071fa:	a201      	add	r2, pc, #4	@ (adr r2, 8007200 <UART_SetConfig+0x284>)
 80071fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007200:	08007219 	.word	0x08007219
 8007204:	08007221 	.word	0x08007221
 8007208:	08007229 	.word	0x08007229
 800720c:	08007231 	.word	0x08007231
 8007210:	08007239 	.word	0x08007239
 8007214:	08007241 	.word	0x08007241
 8007218:	2300      	movs	r3, #0
 800721a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800721e:	e180      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007220:	2304      	movs	r3, #4
 8007222:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007226:	e17c      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007228:	2308      	movs	r3, #8
 800722a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800722e:	e178      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007230:	2310      	movs	r3, #16
 8007232:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007236:	e174      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007238:	2320      	movs	r3, #32
 800723a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800723e:	e170      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007240:	2340      	movs	r3, #64	@ 0x40
 8007242:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007246:	e16c      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007248:	2380      	movs	r3, #128	@ 0x80
 800724a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800724e:	e168      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4a1b      	ldr	r2, [pc, #108]	@ (80072c4 <UART_SetConfig+0x348>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d142      	bne.n	80072e0 <UART_SetConfig+0x364>
 800725a:	4b16      	ldr	r3, [pc, #88]	@ (80072b4 <UART_SetConfig+0x338>)
 800725c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800725e:	f003 0307 	and.w	r3, r3, #7
 8007262:	2b05      	cmp	r3, #5
 8007264:	d838      	bhi.n	80072d8 <UART_SetConfig+0x35c>
 8007266:	a201      	add	r2, pc, #4	@ (adr r2, 800726c <UART_SetConfig+0x2f0>)
 8007268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800726c:	08007285 	.word	0x08007285
 8007270:	0800728d 	.word	0x0800728d
 8007274:	08007295 	.word	0x08007295
 8007278:	0800729d 	.word	0x0800729d
 800727c:	080072c9 	.word	0x080072c9
 8007280:	080072d1 	.word	0x080072d1
 8007284:	2300      	movs	r3, #0
 8007286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800728a:	e14a      	b.n	8007522 <UART_SetConfig+0x5a6>
 800728c:	2304      	movs	r3, #4
 800728e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007292:	e146      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007294:	2308      	movs	r3, #8
 8007296:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800729a:	e142      	b.n	8007522 <UART_SetConfig+0x5a6>
 800729c:	2310      	movs	r3, #16
 800729e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072a2:	e13e      	b.n	8007522 <UART_SetConfig+0x5a6>
 80072a4:	cfff69f3 	.word	0xcfff69f3
 80072a8:	58000c00 	.word	0x58000c00
 80072ac:	11fff4ff 	.word	0x11fff4ff
 80072b0:	40011000 	.word	0x40011000
 80072b4:	58024400 	.word	0x58024400
 80072b8:	40004400 	.word	0x40004400
 80072bc:	40004800 	.word	0x40004800
 80072c0:	40004c00 	.word	0x40004c00
 80072c4:	40005000 	.word	0x40005000
 80072c8:	2320      	movs	r3, #32
 80072ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072ce:	e128      	b.n	8007522 <UART_SetConfig+0x5a6>
 80072d0:	2340      	movs	r3, #64	@ 0x40
 80072d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072d6:	e124      	b.n	8007522 <UART_SetConfig+0x5a6>
 80072d8:	2380      	movs	r3, #128	@ 0x80
 80072da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072de:	e120      	b.n	8007522 <UART_SetConfig+0x5a6>
 80072e0:	697b      	ldr	r3, [r7, #20]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4acb      	ldr	r2, [pc, #812]	@ (8007614 <UART_SetConfig+0x698>)
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d176      	bne.n	80073d8 <UART_SetConfig+0x45c>
 80072ea:	4bcb      	ldr	r3, [pc, #812]	@ (8007618 <UART_SetConfig+0x69c>)
 80072ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80072f2:	2b28      	cmp	r3, #40	@ 0x28
 80072f4:	d86c      	bhi.n	80073d0 <UART_SetConfig+0x454>
 80072f6:	a201      	add	r2, pc, #4	@ (adr r2, 80072fc <UART_SetConfig+0x380>)
 80072f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072fc:	080073a1 	.word	0x080073a1
 8007300:	080073d1 	.word	0x080073d1
 8007304:	080073d1 	.word	0x080073d1
 8007308:	080073d1 	.word	0x080073d1
 800730c:	080073d1 	.word	0x080073d1
 8007310:	080073d1 	.word	0x080073d1
 8007314:	080073d1 	.word	0x080073d1
 8007318:	080073d1 	.word	0x080073d1
 800731c:	080073a9 	.word	0x080073a9
 8007320:	080073d1 	.word	0x080073d1
 8007324:	080073d1 	.word	0x080073d1
 8007328:	080073d1 	.word	0x080073d1
 800732c:	080073d1 	.word	0x080073d1
 8007330:	080073d1 	.word	0x080073d1
 8007334:	080073d1 	.word	0x080073d1
 8007338:	080073d1 	.word	0x080073d1
 800733c:	080073b1 	.word	0x080073b1
 8007340:	080073d1 	.word	0x080073d1
 8007344:	080073d1 	.word	0x080073d1
 8007348:	080073d1 	.word	0x080073d1
 800734c:	080073d1 	.word	0x080073d1
 8007350:	080073d1 	.word	0x080073d1
 8007354:	080073d1 	.word	0x080073d1
 8007358:	080073d1 	.word	0x080073d1
 800735c:	080073b9 	.word	0x080073b9
 8007360:	080073d1 	.word	0x080073d1
 8007364:	080073d1 	.word	0x080073d1
 8007368:	080073d1 	.word	0x080073d1
 800736c:	080073d1 	.word	0x080073d1
 8007370:	080073d1 	.word	0x080073d1
 8007374:	080073d1 	.word	0x080073d1
 8007378:	080073d1 	.word	0x080073d1
 800737c:	080073c1 	.word	0x080073c1
 8007380:	080073d1 	.word	0x080073d1
 8007384:	080073d1 	.word	0x080073d1
 8007388:	080073d1 	.word	0x080073d1
 800738c:	080073d1 	.word	0x080073d1
 8007390:	080073d1 	.word	0x080073d1
 8007394:	080073d1 	.word	0x080073d1
 8007398:	080073d1 	.word	0x080073d1
 800739c:	080073c9 	.word	0x080073c9
 80073a0:	2301      	movs	r3, #1
 80073a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073a6:	e0bc      	b.n	8007522 <UART_SetConfig+0x5a6>
 80073a8:	2304      	movs	r3, #4
 80073aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073ae:	e0b8      	b.n	8007522 <UART_SetConfig+0x5a6>
 80073b0:	2308      	movs	r3, #8
 80073b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073b6:	e0b4      	b.n	8007522 <UART_SetConfig+0x5a6>
 80073b8:	2310      	movs	r3, #16
 80073ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073be:	e0b0      	b.n	8007522 <UART_SetConfig+0x5a6>
 80073c0:	2320      	movs	r3, #32
 80073c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073c6:	e0ac      	b.n	8007522 <UART_SetConfig+0x5a6>
 80073c8:	2340      	movs	r3, #64	@ 0x40
 80073ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073ce:	e0a8      	b.n	8007522 <UART_SetConfig+0x5a6>
 80073d0:	2380      	movs	r3, #128	@ 0x80
 80073d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073d6:	e0a4      	b.n	8007522 <UART_SetConfig+0x5a6>
 80073d8:	697b      	ldr	r3, [r7, #20]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a8f      	ldr	r2, [pc, #572]	@ (800761c <UART_SetConfig+0x6a0>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d130      	bne.n	8007444 <UART_SetConfig+0x4c8>
 80073e2:	4b8d      	ldr	r3, [pc, #564]	@ (8007618 <UART_SetConfig+0x69c>)
 80073e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073e6:	f003 0307 	and.w	r3, r3, #7
 80073ea:	2b05      	cmp	r3, #5
 80073ec:	d826      	bhi.n	800743c <UART_SetConfig+0x4c0>
 80073ee:	a201      	add	r2, pc, #4	@ (adr r2, 80073f4 <UART_SetConfig+0x478>)
 80073f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073f4:	0800740d 	.word	0x0800740d
 80073f8:	08007415 	.word	0x08007415
 80073fc:	0800741d 	.word	0x0800741d
 8007400:	08007425 	.word	0x08007425
 8007404:	0800742d 	.word	0x0800742d
 8007408:	08007435 	.word	0x08007435
 800740c:	2300      	movs	r3, #0
 800740e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007412:	e086      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007414:	2304      	movs	r3, #4
 8007416:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800741a:	e082      	b.n	8007522 <UART_SetConfig+0x5a6>
 800741c:	2308      	movs	r3, #8
 800741e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007422:	e07e      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007424:	2310      	movs	r3, #16
 8007426:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800742a:	e07a      	b.n	8007522 <UART_SetConfig+0x5a6>
 800742c:	2320      	movs	r3, #32
 800742e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007432:	e076      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007434:	2340      	movs	r3, #64	@ 0x40
 8007436:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800743a:	e072      	b.n	8007522 <UART_SetConfig+0x5a6>
 800743c:	2380      	movs	r3, #128	@ 0x80
 800743e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007442:	e06e      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007444:	697b      	ldr	r3, [r7, #20]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a75      	ldr	r2, [pc, #468]	@ (8007620 <UART_SetConfig+0x6a4>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d130      	bne.n	80074b0 <UART_SetConfig+0x534>
 800744e:	4b72      	ldr	r3, [pc, #456]	@ (8007618 <UART_SetConfig+0x69c>)
 8007450:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007452:	f003 0307 	and.w	r3, r3, #7
 8007456:	2b05      	cmp	r3, #5
 8007458:	d826      	bhi.n	80074a8 <UART_SetConfig+0x52c>
 800745a:	a201      	add	r2, pc, #4	@ (adr r2, 8007460 <UART_SetConfig+0x4e4>)
 800745c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007460:	08007479 	.word	0x08007479
 8007464:	08007481 	.word	0x08007481
 8007468:	08007489 	.word	0x08007489
 800746c:	08007491 	.word	0x08007491
 8007470:	08007499 	.word	0x08007499
 8007474:	080074a1 	.word	0x080074a1
 8007478:	2300      	movs	r3, #0
 800747a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800747e:	e050      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007480:	2304      	movs	r3, #4
 8007482:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007486:	e04c      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007488:	2308      	movs	r3, #8
 800748a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800748e:	e048      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007490:	2310      	movs	r3, #16
 8007492:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007496:	e044      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007498:	2320      	movs	r3, #32
 800749a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800749e:	e040      	b.n	8007522 <UART_SetConfig+0x5a6>
 80074a0:	2340      	movs	r3, #64	@ 0x40
 80074a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074a6:	e03c      	b.n	8007522 <UART_SetConfig+0x5a6>
 80074a8:	2380      	movs	r3, #128	@ 0x80
 80074aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074ae:	e038      	b.n	8007522 <UART_SetConfig+0x5a6>
 80074b0:	697b      	ldr	r3, [r7, #20]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4a5b      	ldr	r2, [pc, #364]	@ (8007624 <UART_SetConfig+0x6a8>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d130      	bne.n	800751c <UART_SetConfig+0x5a0>
 80074ba:	4b57      	ldr	r3, [pc, #348]	@ (8007618 <UART_SetConfig+0x69c>)
 80074bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074be:	f003 0307 	and.w	r3, r3, #7
 80074c2:	2b05      	cmp	r3, #5
 80074c4:	d826      	bhi.n	8007514 <UART_SetConfig+0x598>
 80074c6:	a201      	add	r2, pc, #4	@ (adr r2, 80074cc <UART_SetConfig+0x550>)
 80074c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074cc:	080074e5 	.word	0x080074e5
 80074d0:	080074ed 	.word	0x080074ed
 80074d4:	080074f5 	.word	0x080074f5
 80074d8:	080074fd 	.word	0x080074fd
 80074dc:	08007505 	.word	0x08007505
 80074e0:	0800750d 	.word	0x0800750d
 80074e4:	2302      	movs	r3, #2
 80074e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074ea:	e01a      	b.n	8007522 <UART_SetConfig+0x5a6>
 80074ec:	2304      	movs	r3, #4
 80074ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074f2:	e016      	b.n	8007522 <UART_SetConfig+0x5a6>
 80074f4:	2308      	movs	r3, #8
 80074f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074fa:	e012      	b.n	8007522 <UART_SetConfig+0x5a6>
 80074fc:	2310      	movs	r3, #16
 80074fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007502:	e00e      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007504:	2320      	movs	r3, #32
 8007506:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800750a:	e00a      	b.n	8007522 <UART_SetConfig+0x5a6>
 800750c:	2340      	movs	r3, #64	@ 0x40
 800750e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007512:	e006      	b.n	8007522 <UART_SetConfig+0x5a6>
 8007514:	2380      	movs	r3, #128	@ 0x80
 8007516:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800751a:	e002      	b.n	8007522 <UART_SetConfig+0x5a6>
 800751c:	2380      	movs	r3, #128	@ 0x80
 800751e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007522:	697b      	ldr	r3, [r7, #20]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4a3f      	ldr	r2, [pc, #252]	@ (8007624 <UART_SetConfig+0x6a8>)
 8007528:	4293      	cmp	r3, r2
 800752a:	f040 80f8 	bne.w	800771e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800752e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007532:	2b20      	cmp	r3, #32
 8007534:	dc46      	bgt.n	80075c4 <UART_SetConfig+0x648>
 8007536:	2b02      	cmp	r3, #2
 8007538:	f2c0 8082 	blt.w	8007640 <UART_SetConfig+0x6c4>
 800753c:	3b02      	subs	r3, #2
 800753e:	2b1e      	cmp	r3, #30
 8007540:	d87e      	bhi.n	8007640 <UART_SetConfig+0x6c4>
 8007542:	a201      	add	r2, pc, #4	@ (adr r2, 8007548 <UART_SetConfig+0x5cc>)
 8007544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007548:	080075cb 	.word	0x080075cb
 800754c:	08007641 	.word	0x08007641
 8007550:	080075d3 	.word	0x080075d3
 8007554:	08007641 	.word	0x08007641
 8007558:	08007641 	.word	0x08007641
 800755c:	08007641 	.word	0x08007641
 8007560:	080075e3 	.word	0x080075e3
 8007564:	08007641 	.word	0x08007641
 8007568:	08007641 	.word	0x08007641
 800756c:	08007641 	.word	0x08007641
 8007570:	08007641 	.word	0x08007641
 8007574:	08007641 	.word	0x08007641
 8007578:	08007641 	.word	0x08007641
 800757c:	08007641 	.word	0x08007641
 8007580:	080075f3 	.word	0x080075f3
 8007584:	08007641 	.word	0x08007641
 8007588:	08007641 	.word	0x08007641
 800758c:	08007641 	.word	0x08007641
 8007590:	08007641 	.word	0x08007641
 8007594:	08007641 	.word	0x08007641
 8007598:	08007641 	.word	0x08007641
 800759c:	08007641 	.word	0x08007641
 80075a0:	08007641 	.word	0x08007641
 80075a4:	08007641 	.word	0x08007641
 80075a8:	08007641 	.word	0x08007641
 80075ac:	08007641 	.word	0x08007641
 80075b0:	08007641 	.word	0x08007641
 80075b4:	08007641 	.word	0x08007641
 80075b8:	08007641 	.word	0x08007641
 80075bc:	08007641 	.word	0x08007641
 80075c0:	08007633 	.word	0x08007633
 80075c4:	2b40      	cmp	r3, #64	@ 0x40
 80075c6:	d037      	beq.n	8007638 <UART_SetConfig+0x6bc>
 80075c8:	e03a      	b.n	8007640 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80075ca:	f7fd feab 	bl	8005324 <HAL_RCCEx_GetD3PCLK1Freq>
 80075ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80075d0:	e03c      	b.n	800764c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80075d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80075d6:	4618      	mov	r0, r3
 80075d8:	f7fd feba 	bl	8005350 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80075dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075e0:	e034      	b.n	800764c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80075e2:	f107 0318 	add.w	r3, r7, #24
 80075e6:	4618      	mov	r0, r3
 80075e8:	f7fe f806 	bl	80055f8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80075ec:	69fb      	ldr	r3, [r7, #28]
 80075ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075f0:	e02c      	b.n	800764c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80075f2:	4b09      	ldr	r3, [pc, #36]	@ (8007618 <UART_SetConfig+0x69c>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f003 0320 	and.w	r3, r3, #32
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d016      	beq.n	800762c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80075fe:	4b06      	ldr	r3, [pc, #24]	@ (8007618 <UART_SetConfig+0x69c>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	08db      	lsrs	r3, r3, #3
 8007604:	f003 0303 	and.w	r3, r3, #3
 8007608:	4a07      	ldr	r2, [pc, #28]	@ (8007628 <UART_SetConfig+0x6ac>)
 800760a:	fa22 f303 	lsr.w	r3, r2, r3
 800760e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007610:	e01c      	b.n	800764c <UART_SetConfig+0x6d0>
 8007612:	bf00      	nop
 8007614:	40011400 	.word	0x40011400
 8007618:	58024400 	.word	0x58024400
 800761c:	40007800 	.word	0x40007800
 8007620:	40007c00 	.word	0x40007c00
 8007624:	58000c00 	.word	0x58000c00
 8007628:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800762c:	4b9d      	ldr	r3, [pc, #628]	@ (80078a4 <UART_SetConfig+0x928>)
 800762e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007630:	e00c      	b.n	800764c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007632:	4b9d      	ldr	r3, [pc, #628]	@ (80078a8 <UART_SetConfig+0x92c>)
 8007634:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007636:	e009      	b.n	800764c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007638:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800763c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800763e:	e005      	b.n	800764c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8007640:	2300      	movs	r3, #0
 8007642:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007644:	2301      	movs	r3, #1
 8007646:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800764a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800764c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800764e:	2b00      	cmp	r3, #0
 8007650:	f000 81de 	beq.w	8007a10 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007654:	697b      	ldr	r3, [r7, #20]
 8007656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007658:	4a94      	ldr	r2, [pc, #592]	@ (80078ac <UART_SetConfig+0x930>)
 800765a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800765e:	461a      	mov	r2, r3
 8007660:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007662:	fbb3 f3f2 	udiv	r3, r3, r2
 8007666:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007668:	697b      	ldr	r3, [r7, #20]
 800766a:	685a      	ldr	r2, [r3, #4]
 800766c:	4613      	mov	r3, r2
 800766e:	005b      	lsls	r3, r3, #1
 8007670:	4413      	add	r3, r2
 8007672:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007674:	429a      	cmp	r2, r3
 8007676:	d305      	bcc.n	8007684 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	685b      	ldr	r3, [r3, #4]
 800767c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800767e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007680:	429a      	cmp	r2, r3
 8007682:	d903      	bls.n	800768c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8007684:	2301      	movs	r3, #1
 8007686:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800768a:	e1c1      	b.n	8007a10 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800768c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800768e:	2200      	movs	r2, #0
 8007690:	60bb      	str	r3, [r7, #8]
 8007692:	60fa      	str	r2, [r7, #12]
 8007694:	697b      	ldr	r3, [r7, #20]
 8007696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007698:	4a84      	ldr	r2, [pc, #528]	@ (80078ac <UART_SetConfig+0x930>)
 800769a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800769e:	b29b      	uxth	r3, r3
 80076a0:	2200      	movs	r2, #0
 80076a2:	603b      	str	r3, [r7, #0]
 80076a4:	607a      	str	r2, [r7, #4]
 80076a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076aa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80076ae:	f7f8 fe1b 	bl	80002e8 <__aeabi_uldivmod>
 80076b2:	4602      	mov	r2, r0
 80076b4:	460b      	mov	r3, r1
 80076b6:	4610      	mov	r0, r2
 80076b8:	4619      	mov	r1, r3
 80076ba:	f04f 0200 	mov.w	r2, #0
 80076be:	f04f 0300 	mov.w	r3, #0
 80076c2:	020b      	lsls	r3, r1, #8
 80076c4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80076c8:	0202      	lsls	r2, r0, #8
 80076ca:	6979      	ldr	r1, [r7, #20]
 80076cc:	6849      	ldr	r1, [r1, #4]
 80076ce:	0849      	lsrs	r1, r1, #1
 80076d0:	2000      	movs	r0, #0
 80076d2:	460c      	mov	r4, r1
 80076d4:	4605      	mov	r5, r0
 80076d6:	eb12 0804 	adds.w	r8, r2, r4
 80076da:	eb43 0905 	adc.w	r9, r3, r5
 80076de:	697b      	ldr	r3, [r7, #20]
 80076e0:	685b      	ldr	r3, [r3, #4]
 80076e2:	2200      	movs	r2, #0
 80076e4:	469a      	mov	sl, r3
 80076e6:	4693      	mov	fp, r2
 80076e8:	4652      	mov	r2, sl
 80076ea:	465b      	mov	r3, fp
 80076ec:	4640      	mov	r0, r8
 80076ee:	4649      	mov	r1, r9
 80076f0:	f7f8 fdfa 	bl	80002e8 <__aeabi_uldivmod>
 80076f4:	4602      	mov	r2, r0
 80076f6:	460b      	mov	r3, r1
 80076f8:	4613      	mov	r3, r2
 80076fa:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80076fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007702:	d308      	bcc.n	8007716 <UART_SetConfig+0x79a>
 8007704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007706:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800770a:	d204      	bcs.n	8007716 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800770c:	697b      	ldr	r3, [r7, #20]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007712:	60da      	str	r2, [r3, #12]
 8007714:	e17c      	b.n	8007a10 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8007716:	2301      	movs	r3, #1
 8007718:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800771c:	e178      	b.n	8007a10 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800771e:	697b      	ldr	r3, [r7, #20]
 8007720:	69db      	ldr	r3, [r3, #28]
 8007722:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007726:	f040 80c5 	bne.w	80078b4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800772a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800772e:	2b20      	cmp	r3, #32
 8007730:	dc48      	bgt.n	80077c4 <UART_SetConfig+0x848>
 8007732:	2b00      	cmp	r3, #0
 8007734:	db7b      	blt.n	800782e <UART_SetConfig+0x8b2>
 8007736:	2b20      	cmp	r3, #32
 8007738:	d879      	bhi.n	800782e <UART_SetConfig+0x8b2>
 800773a:	a201      	add	r2, pc, #4	@ (adr r2, 8007740 <UART_SetConfig+0x7c4>)
 800773c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007740:	080077cb 	.word	0x080077cb
 8007744:	080077d3 	.word	0x080077d3
 8007748:	0800782f 	.word	0x0800782f
 800774c:	0800782f 	.word	0x0800782f
 8007750:	080077db 	.word	0x080077db
 8007754:	0800782f 	.word	0x0800782f
 8007758:	0800782f 	.word	0x0800782f
 800775c:	0800782f 	.word	0x0800782f
 8007760:	080077eb 	.word	0x080077eb
 8007764:	0800782f 	.word	0x0800782f
 8007768:	0800782f 	.word	0x0800782f
 800776c:	0800782f 	.word	0x0800782f
 8007770:	0800782f 	.word	0x0800782f
 8007774:	0800782f 	.word	0x0800782f
 8007778:	0800782f 	.word	0x0800782f
 800777c:	0800782f 	.word	0x0800782f
 8007780:	080077fb 	.word	0x080077fb
 8007784:	0800782f 	.word	0x0800782f
 8007788:	0800782f 	.word	0x0800782f
 800778c:	0800782f 	.word	0x0800782f
 8007790:	0800782f 	.word	0x0800782f
 8007794:	0800782f 	.word	0x0800782f
 8007798:	0800782f 	.word	0x0800782f
 800779c:	0800782f 	.word	0x0800782f
 80077a0:	0800782f 	.word	0x0800782f
 80077a4:	0800782f 	.word	0x0800782f
 80077a8:	0800782f 	.word	0x0800782f
 80077ac:	0800782f 	.word	0x0800782f
 80077b0:	0800782f 	.word	0x0800782f
 80077b4:	0800782f 	.word	0x0800782f
 80077b8:	0800782f 	.word	0x0800782f
 80077bc:	0800782f 	.word	0x0800782f
 80077c0:	08007821 	.word	0x08007821
 80077c4:	2b40      	cmp	r3, #64	@ 0x40
 80077c6:	d02e      	beq.n	8007826 <UART_SetConfig+0x8aa>
 80077c8:	e031      	b.n	800782e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80077ca:	f7fc fb75 	bl	8003eb8 <HAL_RCC_GetPCLK1Freq>
 80077ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80077d0:	e033      	b.n	800783a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80077d2:	f7fc fb87 	bl	8003ee4 <HAL_RCC_GetPCLK2Freq>
 80077d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80077d8:	e02f      	b.n	800783a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80077da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80077de:	4618      	mov	r0, r3
 80077e0:	f7fd fdb6 	bl	8005350 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80077e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077e8:	e027      	b.n	800783a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80077ea:	f107 0318 	add.w	r3, r7, #24
 80077ee:	4618      	mov	r0, r3
 80077f0:	f7fd ff02 	bl	80055f8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80077f4:	69fb      	ldr	r3, [r7, #28]
 80077f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077f8:	e01f      	b.n	800783a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80077fa:	4b2d      	ldr	r3, [pc, #180]	@ (80078b0 <UART_SetConfig+0x934>)
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f003 0320 	and.w	r3, r3, #32
 8007802:	2b00      	cmp	r3, #0
 8007804:	d009      	beq.n	800781a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007806:	4b2a      	ldr	r3, [pc, #168]	@ (80078b0 <UART_SetConfig+0x934>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	08db      	lsrs	r3, r3, #3
 800780c:	f003 0303 	and.w	r3, r3, #3
 8007810:	4a24      	ldr	r2, [pc, #144]	@ (80078a4 <UART_SetConfig+0x928>)
 8007812:	fa22 f303 	lsr.w	r3, r2, r3
 8007816:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007818:	e00f      	b.n	800783a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800781a:	4b22      	ldr	r3, [pc, #136]	@ (80078a4 <UART_SetConfig+0x928>)
 800781c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800781e:	e00c      	b.n	800783a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007820:	4b21      	ldr	r3, [pc, #132]	@ (80078a8 <UART_SetConfig+0x92c>)
 8007822:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007824:	e009      	b.n	800783a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007826:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800782a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800782c:	e005      	b.n	800783a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800782e:	2300      	movs	r3, #0
 8007830:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007832:	2301      	movs	r3, #1
 8007834:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007838:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800783a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800783c:	2b00      	cmp	r3, #0
 800783e:	f000 80e7 	beq.w	8007a10 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007846:	4a19      	ldr	r2, [pc, #100]	@ (80078ac <UART_SetConfig+0x930>)
 8007848:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800784c:	461a      	mov	r2, r3
 800784e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007850:	fbb3 f3f2 	udiv	r3, r3, r2
 8007854:	005a      	lsls	r2, r3, #1
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	685b      	ldr	r3, [r3, #4]
 800785a:	085b      	lsrs	r3, r3, #1
 800785c:	441a      	add	r2, r3
 800785e:	697b      	ldr	r3, [r7, #20]
 8007860:	685b      	ldr	r3, [r3, #4]
 8007862:	fbb2 f3f3 	udiv	r3, r2, r3
 8007866:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800786a:	2b0f      	cmp	r3, #15
 800786c:	d916      	bls.n	800789c <UART_SetConfig+0x920>
 800786e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007870:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007874:	d212      	bcs.n	800789c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007876:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007878:	b29b      	uxth	r3, r3
 800787a:	f023 030f 	bic.w	r3, r3, #15
 800787e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007882:	085b      	lsrs	r3, r3, #1
 8007884:	b29b      	uxth	r3, r3
 8007886:	f003 0307 	and.w	r3, r3, #7
 800788a:	b29a      	uxth	r2, r3
 800788c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800788e:	4313      	orrs	r3, r2
 8007890:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8007898:	60da      	str	r2, [r3, #12]
 800789a:	e0b9      	b.n	8007a10 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800789c:	2301      	movs	r3, #1
 800789e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80078a2:	e0b5      	b.n	8007a10 <UART_SetConfig+0xa94>
 80078a4:	03d09000 	.word	0x03d09000
 80078a8:	003d0900 	.word	0x003d0900
 80078ac:	08008fb8 	.word	0x08008fb8
 80078b0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80078b4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80078b8:	2b20      	cmp	r3, #32
 80078ba:	dc49      	bgt.n	8007950 <UART_SetConfig+0x9d4>
 80078bc:	2b00      	cmp	r3, #0
 80078be:	db7c      	blt.n	80079ba <UART_SetConfig+0xa3e>
 80078c0:	2b20      	cmp	r3, #32
 80078c2:	d87a      	bhi.n	80079ba <UART_SetConfig+0xa3e>
 80078c4:	a201      	add	r2, pc, #4	@ (adr r2, 80078cc <UART_SetConfig+0x950>)
 80078c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078ca:	bf00      	nop
 80078cc:	08007957 	.word	0x08007957
 80078d0:	0800795f 	.word	0x0800795f
 80078d4:	080079bb 	.word	0x080079bb
 80078d8:	080079bb 	.word	0x080079bb
 80078dc:	08007967 	.word	0x08007967
 80078e0:	080079bb 	.word	0x080079bb
 80078e4:	080079bb 	.word	0x080079bb
 80078e8:	080079bb 	.word	0x080079bb
 80078ec:	08007977 	.word	0x08007977
 80078f0:	080079bb 	.word	0x080079bb
 80078f4:	080079bb 	.word	0x080079bb
 80078f8:	080079bb 	.word	0x080079bb
 80078fc:	080079bb 	.word	0x080079bb
 8007900:	080079bb 	.word	0x080079bb
 8007904:	080079bb 	.word	0x080079bb
 8007908:	080079bb 	.word	0x080079bb
 800790c:	08007987 	.word	0x08007987
 8007910:	080079bb 	.word	0x080079bb
 8007914:	080079bb 	.word	0x080079bb
 8007918:	080079bb 	.word	0x080079bb
 800791c:	080079bb 	.word	0x080079bb
 8007920:	080079bb 	.word	0x080079bb
 8007924:	080079bb 	.word	0x080079bb
 8007928:	080079bb 	.word	0x080079bb
 800792c:	080079bb 	.word	0x080079bb
 8007930:	080079bb 	.word	0x080079bb
 8007934:	080079bb 	.word	0x080079bb
 8007938:	080079bb 	.word	0x080079bb
 800793c:	080079bb 	.word	0x080079bb
 8007940:	080079bb 	.word	0x080079bb
 8007944:	080079bb 	.word	0x080079bb
 8007948:	080079bb 	.word	0x080079bb
 800794c:	080079ad 	.word	0x080079ad
 8007950:	2b40      	cmp	r3, #64	@ 0x40
 8007952:	d02e      	beq.n	80079b2 <UART_SetConfig+0xa36>
 8007954:	e031      	b.n	80079ba <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007956:	f7fc faaf 	bl	8003eb8 <HAL_RCC_GetPCLK1Freq>
 800795a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800795c:	e033      	b.n	80079c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800795e:	f7fc fac1 	bl	8003ee4 <HAL_RCC_GetPCLK2Freq>
 8007962:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007964:	e02f      	b.n	80079c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007966:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800796a:	4618      	mov	r0, r3
 800796c:	f7fd fcf0 	bl	8005350 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007972:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007974:	e027      	b.n	80079c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007976:	f107 0318 	add.w	r3, r7, #24
 800797a:	4618      	mov	r0, r3
 800797c:	f7fd fe3c 	bl	80055f8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007980:	69fb      	ldr	r3, [r7, #28]
 8007982:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007984:	e01f      	b.n	80079c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007986:	4b2d      	ldr	r3, [pc, #180]	@ (8007a3c <UART_SetConfig+0xac0>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f003 0320 	and.w	r3, r3, #32
 800798e:	2b00      	cmp	r3, #0
 8007990:	d009      	beq.n	80079a6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007992:	4b2a      	ldr	r3, [pc, #168]	@ (8007a3c <UART_SetConfig+0xac0>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	08db      	lsrs	r3, r3, #3
 8007998:	f003 0303 	and.w	r3, r3, #3
 800799c:	4a28      	ldr	r2, [pc, #160]	@ (8007a40 <UART_SetConfig+0xac4>)
 800799e:	fa22 f303 	lsr.w	r3, r2, r3
 80079a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80079a4:	e00f      	b.n	80079c6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80079a6:	4b26      	ldr	r3, [pc, #152]	@ (8007a40 <UART_SetConfig+0xac4>)
 80079a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80079aa:	e00c      	b.n	80079c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80079ac:	4b25      	ldr	r3, [pc, #148]	@ (8007a44 <UART_SetConfig+0xac8>)
 80079ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80079b0:	e009      	b.n	80079c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80079b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80079b8:	e005      	b.n	80079c6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80079ba:	2300      	movs	r3, #0
 80079bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80079be:	2301      	movs	r3, #1
 80079c0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80079c4:	bf00      	nop
    }

    if (pclk != 0U)
 80079c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d021      	beq.n	8007a10 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80079cc:	697b      	ldr	r3, [r7, #20]
 80079ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079d0:	4a1d      	ldr	r2, [pc, #116]	@ (8007a48 <UART_SetConfig+0xacc>)
 80079d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80079d6:	461a      	mov	r2, r3
 80079d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079da:	fbb3 f2f2 	udiv	r2, r3, r2
 80079de:	697b      	ldr	r3, [r7, #20]
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	085b      	lsrs	r3, r3, #1
 80079e4:	441a      	add	r2, r3
 80079e6:	697b      	ldr	r3, [r7, #20]
 80079e8:	685b      	ldr	r3, [r3, #4]
 80079ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80079ee:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80079f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079f2:	2b0f      	cmp	r3, #15
 80079f4:	d909      	bls.n	8007a0a <UART_SetConfig+0xa8e>
 80079f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079fc:	d205      	bcs.n	8007a0a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80079fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a00:	b29a      	uxth	r2, r3
 8007a02:	697b      	ldr	r3, [r7, #20]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	60da      	str	r2, [r3, #12]
 8007a08:	e002      	b.n	8007a10 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007a0a:	2301      	movs	r3, #1
 8007a0c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007a10:	697b      	ldr	r3, [r7, #20]
 8007a12:	2201      	movs	r2, #1
 8007a14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007a18:	697b      	ldr	r3, [r7, #20]
 8007a1a:	2201      	movs	r2, #1
 8007a1c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	2200      	movs	r2, #0
 8007a24:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	2200      	movs	r2, #0
 8007a2a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007a2c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8007a30:	4618      	mov	r0, r3
 8007a32:	3748      	adds	r7, #72	@ 0x48
 8007a34:	46bd      	mov	sp, r7
 8007a36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a3a:	bf00      	nop
 8007a3c:	58024400 	.word	0x58024400
 8007a40:	03d09000 	.word	0x03d09000
 8007a44:	003d0900 	.word	0x003d0900
 8007a48:	08008fb8 	.word	0x08008fb8

08007a4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	b083      	sub	sp, #12
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a58:	f003 0308 	and.w	r3, r3, #8
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d00a      	beq.n	8007a76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	685b      	ldr	r3, [r3, #4]
 8007a66:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	430a      	orrs	r2, r1
 8007a74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a7a:	f003 0301 	and.w	r3, r3, #1
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d00a      	beq.n	8007a98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	685b      	ldr	r3, [r3, #4]
 8007a88:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	430a      	orrs	r2, r1
 8007a96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a9c:	f003 0302 	and.w	r3, r3, #2
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d00a      	beq.n	8007aba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	685b      	ldr	r3, [r3, #4]
 8007aaa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	430a      	orrs	r2, r1
 8007ab8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007abe:	f003 0304 	and.w	r3, r3, #4
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d00a      	beq.n	8007adc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	685b      	ldr	r3, [r3, #4]
 8007acc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	430a      	orrs	r2, r1
 8007ada:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ae0:	f003 0310 	and.w	r3, r3, #16
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d00a      	beq.n	8007afe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	689b      	ldr	r3, [r3, #8]
 8007aee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	430a      	orrs	r2, r1
 8007afc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b02:	f003 0320 	and.w	r3, r3, #32
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d00a      	beq.n	8007b20 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	689b      	ldr	r3, [r3, #8]
 8007b10:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	430a      	orrs	r2, r1
 8007b1e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d01a      	beq.n	8007b62 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	685b      	ldr	r3, [r3, #4]
 8007b32:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	430a      	orrs	r2, r1
 8007b40:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007b4a:	d10a      	bne.n	8007b62 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	685b      	ldr	r3, [r3, #4]
 8007b52:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	430a      	orrs	r2, r1
 8007b60:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d00a      	beq.n	8007b84 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	430a      	orrs	r2, r1
 8007b82:	605a      	str	r2, [r3, #4]
  }
}
 8007b84:	bf00      	nop
 8007b86:	370c      	adds	r7, #12
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8e:	4770      	bx	lr

08007b90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b098      	sub	sp, #96	@ 0x60
 8007b94:	af02      	add	r7, sp, #8
 8007b96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007ba0:	f7f9 fd6a 	bl	8001678 <HAL_GetTick>
 8007ba4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f003 0308 	and.w	r3, r3, #8
 8007bb0:	2b08      	cmp	r3, #8
 8007bb2:	d12f      	bne.n	8007c14 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007bb4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007bb8:	9300      	str	r3, [sp, #0]
 8007bba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f000 f88e 	bl	8007ce4 <UART_WaitOnFlagUntilTimeout>
 8007bc8:	4603      	mov	r3, r0
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d022      	beq.n	8007c14 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bd6:	e853 3f00 	ldrex	r3, [r3]
 8007bda:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007bdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bde:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007be2:	653b      	str	r3, [r7, #80]	@ 0x50
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	461a      	mov	r2, r3
 8007bea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007bec:	647b      	str	r3, [r7, #68]	@ 0x44
 8007bee:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bf0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007bf2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007bf4:	e841 2300 	strex	r3, r2, [r1]
 8007bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007bfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d1e6      	bne.n	8007bce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2220      	movs	r2, #32
 8007c04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c10:	2303      	movs	r3, #3
 8007c12:	e063      	b.n	8007cdc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f003 0304 	and.w	r3, r3, #4
 8007c1e:	2b04      	cmp	r3, #4
 8007c20:	d149      	bne.n	8007cb6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c22:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007c26:	9300      	str	r3, [sp, #0]
 8007c28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007c30:	6878      	ldr	r0, [r7, #4]
 8007c32:	f000 f857 	bl	8007ce4 <UART_WaitOnFlagUntilTimeout>
 8007c36:	4603      	mov	r3, r0
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d03c      	beq.n	8007cb6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c44:	e853 3f00 	ldrex	r3, [r3]
 8007c48:	623b      	str	r3, [r7, #32]
   return(result);
 8007c4a:	6a3b      	ldr	r3, [r7, #32]
 8007c4c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c50:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	461a      	mov	r2, r3
 8007c58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c5a:	633b      	str	r3, [r7, #48]	@ 0x30
 8007c5c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c5e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c62:	e841 2300 	strex	r3, r2, [r1]
 8007c66:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d1e6      	bne.n	8007c3c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	3308      	adds	r3, #8
 8007c74:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c76:	693b      	ldr	r3, [r7, #16]
 8007c78:	e853 3f00 	ldrex	r3, [r3]
 8007c7c:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	f023 0301 	bic.w	r3, r3, #1
 8007c84:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	3308      	adds	r3, #8
 8007c8c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007c8e:	61fa      	str	r2, [r7, #28]
 8007c90:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c92:	69b9      	ldr	r1, [r7, #24]
 8007c94:	69fa      	ldr	r2, [r7, #28]
 8007c96:	e841 2300 	strex	r3, r2, [r1]
 8007c9a:	617b      	str	r3, [r7, #20]
   return(result);
 8007c9c:	697b      	ldr	r3, [r7, #20]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d1e5      	bne.n	8007c6e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2220      	movs	r2, #32
 8007ca6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2200      	movs	r2, #0
 8007cae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007cb2:	2303      	movs	r3, #3
 8007cb4:	e012      	b.n	8007cdc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2220      	movs	r2, #32
 8007cba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2220      	movs	r2, #32
 8007cc2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2200      	movs	r2, #0
 8007cca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007cda:	2300      	movs	r3, #0
}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	3758      	adds	r7, #88	@ 0x58
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	bd80      	pop	{r7, pc}

08007ce4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b084      	sub	sp, #16
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	60f8      	str	r0, [r7, #12]
 8007cec:	60b9      	str	r1, [r7, #8]
 8007cee:	603b      	str	r3, [r7, #0]
 8007cf0:	4613      	mov	r3, r2
 8007cf2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007cf4:	e04f      	b.n	8007d96 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007cf6:	69bb      	ldr	r3, [r7, #24]
 8007cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cfc:	d04b      	beq.n	8007d96 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007cfe:	f7f9 fcbb 	bl	8001678 <HAL_GetTick>
 8007d02:	4602      	mov	r2, r0
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	1ad3      	subs	r3, r2, r3
 8007d08:	69ba      	ldr	r2, [r7, #24]
 8007d0a:	429a      	cmp	r2, r3
 8007d0c:	d302      	bcc.n	8007d14 <UART_WaitOnFlagUntilTimeout+0x30>
 8007d0e:	69bb      	ldr	r3, [r7, #24]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d101      	bne.n	8007d18 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007d14:	2303      	movs	r3, #3
 8007d16:	e04e      	b.n	8007db6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f003 0304 	and.w	r3, r3, #4
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d037      	beq.n	8007d96 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	2b80      	cmp	r3, #128	@ 0x80
 8007d2a:	d034      	beq.n	8007d96 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007d2c:	68bb      	ldr	r3, [r7, #8]
 8007d2e:	2b40      	cmp	r3, #64	@ 0x40
 8007d30:	d031      	beq.n	8007d96 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	69db      	ldr	r3, [r3, #28]
 8007d38:	f003 0308 	and.w	r3, r3, #8
 8007d3c:	2b08      	cmp	r3, #8
 8007d3e:	d110      	bne.n	8007d62 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	2208      	movs	r2, #8
 8007d46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007d48:	68f8      	ldr	r0, [r7, #12]
 8007d4a:	f000 f95b 	bl	8008004 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	2208      	movs	r2, #8
 8007d52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	2200      	movs	r2, #0
 8007d5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007d5e:	2301      	movs	r3, #1
 8007d60:	e029      	b.n	8007db6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	69db      	ldr	r3, [r3, #28]
 8007d68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007d6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d70:	d111      	bne.n	8007d96 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007d7a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007d7c:	68f8      	ldr	r0, [r7, #12]
 8007d7e:	f000 f941 	bl	8008004 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	2220      	movs	r2, #32
 8007d86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007d92:	2303      	movs	r3, #3
 8007d94:	e00f      	b.n	8007db6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	69da      	ldr	r2, [r3, #28]
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	4013      	ands	r3, r2
 8007da0:	68ba      	ldr	r2, [r7, #8]
 8007da2:	429a      	cmp	r2, r3
 8007da4:	bf0c      	ite	eq
 8007da6:	2301      	moveq	r3, #1
 8007da8:	2300      	movne	r3, #0
 8007daa:	b2db      	uxtb	r3, r3
 8007dac:	461a      	mov	r2, r3
 8007dae:	79fb      	ldrb	r3, [r7, #7]
 8007db0:	429a      	cmp	r2, r3
 8007db2:	d0a0      	beq.n	8007cf6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007db4:	2300      	movs	r3, #0
}
 8007db6:	4618      	mov	r0, r3
 8007db8:	3710      	adds	r7, #16
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	bd80      	pop	{r7, pc}
	...

08007dc0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007dc0:	b480      	push	{r7}
 8007dc2:	b0a3      	sub	sp, #140	@ 0x8c
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	60f8      	str	r0, [r7, #12]
 8007dc8:	60b9      	str	r1, [r7, #8]
 8007dca:	4613      	mov	r3, r2
 8007dcc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	68ba      	ldr	r2, [r7, #8]
 8007dd2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	88fa      	ldrh	r2, [r7, #6]
 8007dd8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	88fa      	ldrh	r2, [r7, #6]
 8007de0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	2200      	movs	r2, #0
 8007de8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	689b      	ldr	r3, [r3, #8]
 8007dee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007df2:	d10e      	bne.n	8007e12 <UART_Start_Receive_IT+0x52>
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	691b      	ldr	r3, [r3, #16]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d105      	bne.n	8007e08 <UART_Start_Receive_IT+0x48>
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007e02:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007e06:	e02d      	b.n	8007e64 <UART_Start_Receive_IT+0xa4>
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	22ff      	movs	r2, #255	@ 0xff
 8007e0c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007e10:	e028      	b.n	8007e64 <UART_Start_Receive_IT+0xa4>
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	689b      	ldr	r3, [r3, #8]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d10d      	bne.n	8007e36 <UART_Start_Receive_IT+0x76>
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	691b      	ldr	r3, [r3, #16]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d104      	bne.n	8007e2c <UART_Start_Receive_IT+0x6c>
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	22ff      	movs	r2, #255	@ 0xff
 8007e26:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007e2a:	e01b      	b.n	8007e64 <UART_Start_Receive_IT+0xa4>
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	227f      	movs	r2, #127	@ 0x7f
 8007e30:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007e34:	e016      	b.n	8007e64 <UART_Start_Receive_IT+0xa4>
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	689b      	ldr	r3, [r3, #8]
 8007e3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e3e:	d10d      	bne.n	8007e5c <UART_Start_Receive_IT+0x9c>
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	691b      	ldr	r3, [r3, #16]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d104      	bne.n	8007e52 <UART_Start_Receive_IT+0x92>
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	227f      	movs	r2, #127	@ 0x7f
 8007e4c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007e50:	e008      	b.n	8007e64 <UART_Start_Receive_IT+0xa4>
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	223f      	movs	r2, #63	@ 0x3f
 8007e56:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007e5a:	e003      	b.n	8007e64 <UART_Start_Receive_IT+0xa4>
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	2200      	movs	r2, #0
 8007e68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	2222      	movs	r2, #34	@ 0x22
 8007e70:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	3308      	adds	r3, #8
 8007e7a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007e7e:	e853 3f00 	ldrex	r3, [r3]
 8007e82:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007e84:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007e86:	f043 0301 	orr.w	r3, r3, #1
 8007e8a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	3308      	adds	r3, #8
 8007e94:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007e98:	673a      	str	r2, [r7, #112]	@ 0x70
 8007e9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e9c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8007e9e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007ea0:	e841 2300 	strex	r3, r2, [r1]
 8007ea4:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8007ea6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d1e3      	bne.n	8007e74 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007eb0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007eb4:	d14f      	bne.n	8007f56 <UART_Start_Receive_IT+0x196>
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007ebc:	88fa      	ldrh	r2, [r7, #6]
 8007ebe:	429a      	cmp	r2, r3
 8007ec0:	d349      	bcc.n	8007f56 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	689b      	ldr	r3, [r3, #8]
 8007ec6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007eca:	d107      	bne.n	8007edc <UART_Start_Receive_IT+0x11c>
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	691b      	ldr	r3, [r3, #16]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d103      	bne.n	8007edc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	4a47      	ldr	r2, [pc, #284]	@ (8007ff4 <UART_Start_Receive_IT+0x234>)
 8007ed8:	675a      	str	r2, [r3, #116]	@ 0x74
 8007eda:	e002      	b.n	8007ee2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	4a46      	ldr	r2, [pc, #280]	@ (8007ff8 <UART_Start_Receive_IT+0x238>)
 8007ee0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	691b      	ldr	r3, [r3, #16]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d01a      	beq.n	8007f20 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ef0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ef2:	e853 3f00 	ldrex	r3, [r3]
 8007ef6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007ef8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007efa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007efe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	461a      	mov	r2, r3
 8007f08:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007f0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007f0e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f10:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007f12:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007f14:	e841 2300 	strex	r3, r2, [r1]
 8007f18:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8007f1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d1e4      	bne.n	8007eea <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	3308      	adds	r3, #8
 8007f26:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f2a:	e853 3f00 	ldrex	r3, [r3]
 8007f2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007f30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f36:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	3308      	adds	r3, #8
 8007f3e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007f40:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007f42:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f44:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007f46:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f48:	e841 2300 	strex	r3, r2, [r1]
 8007f4c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007f4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d1e5      	bne.n	8007f20 <UART_Start_Receive_IT+0x160>
 8007f54:	e046      	b.n	8007fe4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	689b      	ldr	r3, [r3, #8]
 8007f5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f5e:	d107      	bne.n	8007f70 <UART_Start_Receive_IT+0x1b0>
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	691b      	ldr	r3, [r3, #16]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d103      	bne.n	8007f70 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	4a24      	ldr	r2, [pc, #144]	@ (8007ffc <UART_Start_Receive_IT+0x23c>)
 8007f6c:	675a      	str	r2, [r3, #116]	@ 0x74
 8007f6e:	e002      	b.n	8007f76 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	4a23      	ldr	r2, [pc, #140]	@ (8008000 <UART_Start_Receive_IT+0x240>)
 8007f74:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	691b      	ldr	r3, [r3, #16]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d019      	beq.n	8007fb2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f86:	e853 3f00 	ldrex	r3, [r3]
 8007f8a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f8e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007f92:	677b      	str	r3, [r7, #116]	@ 0x74
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	461a      	mov	r2, r3
 8007f9a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007f9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f9e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fa0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007fa2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007fa4:	e841 2300 	strex	r3, r2, [r1]
 8007fa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007faa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d1e6      	bne.n	8007f7e <UART_Start_Receive_IT+0x1be>
 8007fb0:	e018      	b.n	8007fe4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb8:	697b      	ldr	r3, [r7, #20]
 8007fba:	e853 3f00 	ldrex	r3, [r3]
 8007fbe:	613b      	str	r3, [r7, #16]
   return(result);
 8007fc0:	693b      	ldr	r3, [r7, #16]
 8007fc2:	f043 0320 	orr.w	r3, r3, #32
 8007fc6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	461a      	mov	r2, r3
 8007fce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007fd0:	623b      	str	r3, [r7, #32]
 8007fd2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fd4:	69f9      	ldr	r1, [r7, #28]
 8007fd6:	6a3a      	ldr	r2, [r7, #32]
 8007fd8:	e841 2300 	strex	r3, r2, [r1]
 8007fdc:	61bb      	str	r3, [r7, #24]
   return(result);
 8007fde:	69bb      	ldr	r3, [r7, #24]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d1e6      	bne.n	8007fb2 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8007fe4:	2300      	movs	r3, #0
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	378c      	adds	r7, #140	@ 0x8c
 8007fea:	46bd      	mov	sp, r7
 8007fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff0:	4770      	bx	lr
 8007ff2:	bf00      	nop
 8007ff4:	08008821 	.word	0x08008821
 8007ff8:	080084bd 	.word	0x080084bd
 8007ffc:	08008305 	.word	0x08008305
 8008000:	0800814d 	.word	0x0800814d

08008004 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008004:	b480      	push	{r7}
 8008006:	b095      	sub	sp, #84	@ 0x54
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008012:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008014:	e853 3f00 	ldrex	r3, [r3]
 8008018:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800801a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800801c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008020:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	461a      	mov	r2, r3
 8008028:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800802a:	643b      	str	r3, [r7, #64]	@ 0x40
 800802c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800802e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008030:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008032:	e841 2300 	strex	r3, r2, [r1]
 8008036:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800803a:	2b00      	cmp	r3, #0
 800803c:	d1e6      	bne.n	800800c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	3308      	adds	r3, #8
 8008044:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008046:	6a3b      	ldr	r3, [r7, #32]
 8008048:	e853 3f00 	ldrex	r3, [r3]
 800804c:	61fb      	str	r3, [r7, #28]
   return(result);
 800804e:	69fa      	ldr	r2, [r7, #28]
 8008050:	4b1e      	ldr	r3, [pc, #120]	@ (80080cc <UART_EndRxTransfer+0xc8>)
 8008052:	4013      	ands	r3, r2
 8008054:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	3308      	adds	r3, #8
 800805c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800805e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008060:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008062:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008064:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008066:	e841 2300 	strex	r3, r2, [r1]
 800806a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800806c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800806e:	2b00      	cmp	r3, #0
 8008070:	d1e5      	bne.n	800803e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008076:	2b01      	cmp	r3, #1
 8008078:	d118      	bne.n	80080ac <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	e853 3f00 	ldrex	r3, [r3]
 8008086:	60bb      	str	r3, [r7, #8]
   return(result);
 8008088:	68bb      	ldr	r3, [r7, #8]
 800808a:	f023 0310 	bic.w	r3, r3, #16
 800808e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	461a      	mov	r2, r3
 8008096:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008098:	61bb      	str	r3, [r7, #24]
 800809a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800809c:	6979      	ldr	r1, [r7, #20]
 800809e:	69ba      	ldr	r2, [r7, #24]
 80080a0:	e841 2300 	strex	r3, r2, [r1]
 80080a4:	613b      	str	r3, [r7, #16]
   return(result);
 80080a6:	693b      	ldr	r3, [r7, #16]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d1e6      	bne.n	800807a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2220      	movs	r2, #32
 80080b0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2200      	movs	r2, #0
 80080b8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2200      	movs	r2, #0
 80080be:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80080c0:	bf00      	nop
 80080c2:	3754      	adds	r7, #84	@ 0x54
 80080c4:	46bd      	mov	sp, r7
 80080c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ca:	4770      	bx	lr
 80080cc:	effffffe 	.word	0xeffffffe

080080d0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b084      	sub	sp, #16
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080dc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	2200      	movs	r2, #0
 80080e2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80080e6:	68f8      	ldr	r0, [r7, #12]
 80080e8:	f7f8 fc6b 	bl	80009c2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080ec:	bf00      	nop
 80080ee:	3710      	adds	r7, #16
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}

080080f4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b088      	sub	sp, #32
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	e853 3f00 	ldrex	r3, [r3]
 8008108:	60bb      	str	r3, [r7, #8]
   return(result);
 800810a:	68bb      	ldr	r3, [r7, #8]
 800810c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008110:	61fb      	str	r3, [r7, #28]
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	461a      	mov	r2, r3
 8008118:	69fb      	ldr	r3, [r7, #28]
 800811a:	61bb      	str	r3, [r7, #24]
 800811c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800811e:	6979      	ldr	r1, [r7, #20]
 8008120:	69ba      	ldr	r2, [r7, #24]
 8008122:	e841 2300 	strex	r3, r2, [r1]
 8008126:	613b      	str	r3, [r7, #16]
   return(result);
 8008128:	693b      	ldr	r3, [r7, #16]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d1e6      	bne.n	80080fc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	2220      	movs	r2, #32
 8008132:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2200      	movs	r2, #0
 800813a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800813c:	6878      	ldr	r0, [r7, #4]
 800813e:	f7fe ff09 	bl	8006f54 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008142:	bf00      	nop
 8008144:	3720      	adds	r7, #32
 8008146:	46bd      	mov	sp, r7
 8008148:	bd80      	pop	{r7, pc}
	...

0800814c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b09c      	sub	sp, #112	@ 0x70
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800815a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008164:	2b22      	cmp	r3, #34	@ 0x22
 8008166:	f040 80be 	bne.w	80082e6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008170:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008174:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008178:	b2d9      	uxtb	r1, r3
 800817a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800817e:	b2da      	uxtb	r2, r3
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008184:	400a      	ands	r2, r1
 8008186:	b2d2      	uxtb	r2, r2
 8008188:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800818e:	1c5a      	adds	r2, r3, #1
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800819a:	b29b      	uxth	r3, r3
 800819c:	3b01      	subs	r3, #1
 800819e:	b29a      	uxth	r2, r3
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80081ac:	b29b      	uxth	r3, r3
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	f040 80a1 	bne.w	80082f6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081bc:	e853 3f00 	ldrex	r3, [r3]
 80081c0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80081c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80081c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	461a      	mov	r2, r3
 80081d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80081d2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80081d4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081d6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80081d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80081da:	e841 2300 	strex	r3, r2, [r1]
 80081de:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80081e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d1e6      	bne.n	80081b4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	3308      	adds	r3, #8
 80081ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081f0:	e853 3f00 	ldrex	r3, [r3]
 80081f4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80081f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081f8:	f023 0301 	bic.w	r3, r3, #1
 80081fc:	667b      	str	r3, [r7, #100]	@ 0x64
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	3308      	adds	r3, #8
 8008204:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008206:	647a      	str	r2, [r7, #68]	@ 0x44
 8008208:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800820a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800820c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800820e:	e841 2300 	strex	r3, r2, [r1]
 8008212:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008214:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008216:	2b00      	cmp	r3, #0
 8008218:	d1e5      	bne.n	80081e6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2220      	movs	r2, #32
 800821e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2200      	movs	r2, #0
 8008226:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2200      	movs	r2, #0
 800822c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	4a33      	ldr	r2, [pc, #204]	@ (8008300 <UART_RxISR_8BIT+0x1b4>)
 8008234:	4293      	cmp	r3, r2
 8008236:	d01f      	beq.n	8008278 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	685b      	ldr	r3, [r3, #4]
 800823e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008242:	2b00      	cmp	r3, #0
 8008244:	d018      	beq.n	8008278 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800824c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800824e:	e853 3f00 	ldrex	r3, [r3]
 8008252:	623b      	str	r3, [r7, #32]
   return(result);
 8008254:	6a3b      	ldr	r3, [r7, #32]
 8008256:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800825a:	663b      	str	r3, [r7, #96]	@ 0x60
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	461a      	mov	r2, r3
 8008262:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008264:	633b      	str	r3, [r7, #48]	@ 0x30
 8008266:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008268:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800826a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800826c:	e841 2300 	strex	r3, r2, [r1]
 8008270:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008274:	2b00      	cmp	r3, #0
 8008276:	d1e6      	bne.n	8008246 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800827c:	2b01      	cmp	r3, #1
 800827e:	d12e      	bne.n	80082de <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2200      	movs	r2, #0
 8008284:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800828c:	693b      	ldr	r3, [r7, #16]
 800828e:	e853 3f00 	ldrex	r3, [r3]
 8008292:	60fb      	str	r3, [r7, #12]
   return(result);
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	f023 0310 	bic.w	r3, r3, #16
 800829a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	461a      	mov	r2, r3
 80082a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80082a4:	61fb      	str	r3, [r7, #28]
 80082a6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082a8:	69b9      	ldr	r1, [r7, #24]
 80082aa:	69fa      	ldr	r2, [r7, #28]
 80082ac:	e841 2300 	strex	r3, r2, [r1]
 80082b0:	617b      	str	r3, [r7, #20]
   return(result);
 80082b2:	697b      	ldr	r3, [r7, #20]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d1e6      	bne.n	8008286 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	69db      	ldr	r3, [r3, #28]
 80082be:	f003 0310 	and.w	r3, r3, #16
 80082c2:	2b10      	cmp	r3, #16
 80082c4:	d103      	bne.n	80082ce <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	2210      	movs	r2, #16
 80082cc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80082d4:	4619      	mov	r1, r3
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f7f8 fb44 	bl	8000964 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80082dc:	e00b      	b.n	80082f6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f7fe fe42 	bl	8006f68 <HAL_UART_RxCpltCallback>
}
 80082e4:	e007      	b.n	80082f6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	699a      	ldr	r2, [r3, #24]
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f042 0208 	orr.w	r2, r2, #8
 80082f4:	619a      	str	r2, [r3, #24]
}
 80082f6:	bf00      	nop
 80082f8:	3770      	adds	r7, #112	@ 0x70
 80082fa:	46bd      	mov	sp, r7
 80082fc:	bd80      	pop	{r7, pc}
 80082fe:	bf00      	nop
 8008300:	58000c00 	.word	0x58000c00

08008304 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b09c      	sub	sp, #112	@ 0x70
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008312:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800831c:	2b22      	cmp	r3, #34	@ 0x22
 800831e:	f040 80be 	bne.w	800849e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008328:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008330:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008332:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008336:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800833a:	4013      	ands	r3, r2
 800833c:	b29a      	uxth	r2, r3
 800833e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008340:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008346:	1c9a      	adds	r2, r3, #2
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008352:	b29b      	uxth	r3, r3
 8008354:	3b01      	subs	r3, #1
 8008356:	b29a      	uxth	r2, r3
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008364:	b29b      	uxth	r3, r3
 8008366:	2b00      	cmp	r3, #0
 8008368:	f040 80a1 	bne.w	80084ae <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008372:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008374:	e853 3f00 	ldrex	r3, [r3]
 8008378:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800837a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800837c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008380:	667b      	str	r3, [r7, #100]	@ 0x64
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	461a      	mov	r2, r3
 8008388:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800838a:	657b      	str	r3, [r7, #84]	@ 0x54
 800838c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800838e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008390:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008392:	e841 2300 	strex	r3, r2, [r1]
 8008396:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008398:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800839a:	2b00      	cmp	r3, #0
 800839c:	d1e6      	bne.n	800836c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	3308      	adds	r3, #8
 80083a4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083a8:	e853 3f00 	ldrex	r3, [r3]
 80083ac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80083ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083b0:	f023 0301 	bic.w	r3, r3, #1
 80083b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	3308      	adds	r3, #8
 80083bc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80083be:	643a      	str	r2, [r7, #64]	@ 0x40
 80083c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80083c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80083c6:	e841 2300 	strex	r3, r2, [r1]
 80083ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80083cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d1e5      	bne.n	800839e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2220      	movs	r2, #32
 80083d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2200      	movs	r2, #0
 80083de:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2200      	movs	r2, #0
 80083e4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	4a33      	ldr	r2, [pc, #204]	@ (80084b8 <UART_RxISR_16BIT+0x1b4>)
 80083ec:	4293      	cmp	r3, r2
 80083ee:	d01f      	beq.n	8008430 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	685b      	ldr	r3, [r3, #4]
 80083f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d018      	beq.n	8008430 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008404:	6a3b      	ldr	r3, [r7, #32]
 8008406:	e853 3f00 	ldrex	r3, [r3]
 800840a:	61fb      	str	r3, [r7, #28]
   return(result);
 800840c:	69fb      	ldr	r3, [r7, #28]
 800840e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008412:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	461a      	mov	r2, r3
 800841a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800841c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800841e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008420:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008422:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008424:	e841 2300 	strex	r3, r2, [r1]
 8008428:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800842a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800842c:	2b00      	cmp	r3, #0
 800842e:	d1e6      	bne.n	80083fe <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008434:	2b01      	cmp	r3, #1
 8008436:	d12e      	bne.n	8008496 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2200      	movs	r2, #0
 800843c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	e853 3f00 	ldrex	r3, [r3]
 800844a:	60bb      	str	r3, [r7, #8]
   return(result);
 800844c:	68bb      	ldr	r3, [r7, #8]
 800844e:	f023 0310 	bic.w	r3, r3, #16
 8008452:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	461a      	mov	r2, r3
 800845a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800845c:	61bb      	str	r3, [r7, #24]
 800845e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008460:	6979      	ldr	r1, [r7, #20]
 8008462:	69ba      	ldr	r2, [r7, #24]
 8008464:	e841 2300 	strex	r3, r2, [r1]
 8008468:	613b      	str	r3, [r7, #16]
   return(result);
 800846a:	693b      	ldr	r3, [r7, #16]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d1e6      	bne.n	800843e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	69db      	ldr	r3, [r3, #28]
 8008476:	f003 0310 	and.w	r3, r3, #16
 800847a:	2b10      	cmp	r3, #16
 800847c:	d103      	bne.n	8008486 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	2210      	movs	r2, #16
 8008484:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800848c:	4619      	mov	r1, r3
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	f7f8 fa68 	bl	8000964 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008494:	e00b      	b.n	80084ae <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	f7fe fd66 	bl	8006f68 <HAL_UART_RxCpltCallback>
}
 800849c:	e007      	b.n	80084ae <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	699a      	ldr	r2, [r3, #24]
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f042 0208 	orr.w	r2, r2, #8
 80084ac:	619a      	str	r2, [r3, #24]
}
 80084ae:	bf00      	nop
 80084b0:	3770      	adds	r7, #112	@ 0x70
 80084b2:	46bd      	mov	sp, r7
 80084b4:	bd80      	pop	{r7, pc}
 80084b6:	bf00      	nop
 80084b8:	58000c00 	.word	0x58000c00

080084bc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b0ac      	sub	sp, #176	@ 0xb0
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80084ca:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	69db      	ldr	r3, [r3, #28]
 80084d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	689b      	ldr	r3, [r3, #8]
 80084e8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80084f2:	2b22      	cmp	r3, #34	@ 0x22
 80084f4:	f040 8181 	bne.w	80087fa <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80084fe:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008502:	e124      	b.n	800874e <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800850a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800850e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8008512:	b2d9      	uxtb	r1, r3
 8008514:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8008518:	b2da      	uxtb	r2, r3
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800851e:	400a      	ands	r2, r1
 8008520:	b2d2      	uxtb	r2, r2
 8008522:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008528:	1c5a      	adds	r2, r3, #1
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008534:	b29b      	uxth	r3, r3
 8008536:	3b01      	subs	r3, #1
 8008538:	b29a      	uxth	r2, r3
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	69db      	ldr	r3, [r3, #28]
 8008546:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800854a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800854e:	f003 0307 	and.w	r3, r3, #7
 8008552:	2b00      	cmp	r3, #0
 8008554:	d053      	beq.n	80085fe <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008556:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800855a:	f003 0301 	and.w	r3, r3, #1
 800855e:	2b00      	cmp	r3, #0
 8008560:	d011      	beq.n	8008586 <UART_RxISR_8BIT_FIFOEN+0xca>
 8008562:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008566:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800856a:	2b00      	cmp	r3, #0
 800856c:	d00b      	beq.n	8008586 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	2201      	movs	r2, #1
 8008574:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800857c:	f043 0201 	orr.w	r2, r3, #1
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008586:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800858a:	f003 0302 	and.w	r3, r3, #2
 800858e:	2b00      	cmp	r3, #0
 8008590:	d011      	beq.n	80085b6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8008592:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008596:	f003 0301 	and.w	r3, r3, #1
 800859a:	2b00      	cmp	r3, #0
 800859c:	d00b      	beq.n	80085b6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	2202      	movs	r2, #2
 80085a4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085ac:	f043 0204 	orr.w	r2, r3, #4
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80085b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80085ba:	f003 0304 	and.w	r3, r3, #4
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d011      	beq.n	80085e6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 80085c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80085c6:	f003 0301 	and.w	r3, r3, #1
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d00b      	beq.n	80085e6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	2204      	movs	r2, #4
 80085d4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085dc:	f043 0202 	orr.w	r2, r3, #2
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d006      	beq.n	80085fe <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80085f0:	6878      	ldr	r0, [r7, #4]
 80085f2:	f7f8 f9e6 	bl	80009c2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	2200      	movs	r2, #0
 80085fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008604:	b29b      	uxth	r3, r3
 8008606:	2b00      	cmp	r3, #0
 8008608:	f040 80a1 	bne.w	800874e <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008612:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008614:	e853 3f00 	ldrex	r3, [r3]
 8008618:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800861a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800861c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008620:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	461a      	mov	r2, r3
 800862a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800862e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008630:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008632:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8008634:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008636:	e841 2300 	strex	r3, r2, [r1]
 800863a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800863c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800863e:	2b00      	cmp	r3, #0
 8008640:	d1e4      	bne.n	800860c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	3308      	adds	r3, #8
 8008648:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800864a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800864c:	e853 3f00 	ldrex	r3, [r3]
 8008650:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8008652:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008654:	4b6f      	ldr	r3, [pc, #444]	@ (8008814 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8008656:	4013      	ands	r3, r2
 8008658:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	3308      	adds	r3, #8
 8008662:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008666:	66ba      	str	r2, [r7, #104]	@ 0x68
 8008668:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800866a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800866c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800866e:	e841 2300 	strex	r3, r2, [r1]
 8008672:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008674:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008676:	2b00      	cmp	r3, #0
 8008678:	d1e3      	bne.n	8008642 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2220      	movs	r2, #32
 800867e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2200      	movs	r2, #0
 8008686:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2200      	movs	r2, #0
 800868c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	4a61      	ldr	r2, [pc, #388]	@ (8008818 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8008694:	4293      	cmp	r3, r2
 8008696:	d021      	beq.n	80086dc <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	685b      	ldr	r3, [r3, #4]
 800869e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d01a      	beq.n	80086dc <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80086ae:	e853 3f00 	ldrex	r3, [r3]
 80086b2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80086b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80086b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80086ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	461a      	mov	r2, r3
 80086c4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80086c8:	657b      	str	r3, [r7, #84]	@ 0x54
 80086ca:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086cc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80086ce:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80086d0:	e841 2300 	strex	r3, r2, [r1]
 80086d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80086d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d1e4      	bne.n	80086a6 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	d130      	bne.n	8008746 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2200      	movs	r2, #0
 80086e8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086f2:	e853 3f00 	ldrex	r3, [r3]
 80086f6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80086f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086fa:	f023 0310 	bic.w	r3, r3, #16
 80086fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	461a      	mov	r2, r3
 8008708:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800870c:	643b      	str	r3, [r7, #64]	@ 0x40
 800870e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008710:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008712:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008714:	e841 2300 	strex	r3, r2, [r1]
 8008718:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800871a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800871c:	2b00      	cmp	r3, #0
 800871e:	d1e4      	bne.n	80086ea <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	69db      	ldr	r3, [r3, #28]
 8008726:	f003 0310 	and.w	r3, r3, #16
 800872a:	2b10      	cmp	r3, #16
 800872c:	d103      	bne.n	8008736 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	2210      	movs	r2, #16
 8008734:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800873c:	4619      	mov	r1, r3
 800873e:	6878      	ldr	r0, [r7, #4]
 8008740:	f7f8 f910 	bl	8000964 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008744:	e00e      	b.n	8008764 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 8008746:	6878      	ldr	r0, [r7, #4]
 8008748:	f7fe fc0e 	bl	8006f68 <HAL_UART_RxCpltCallback>
        break;
 800874c:	e00a      	b.n	8008764 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800874e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8008752:	2b00      	cmp	r3, #0
 8008754:	d006      	beq.n	8008764 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 8008756:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800875a:	f003 0320 	and.w	r3, r3, #32
 800875e:	2b00      	cmp	r3, #0
 8008760:	f47f aed0 	bne.w	8008504 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800876a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800876e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008772:	2b00      	cmp	r3, #0
 8008774:	d049      	beq.n	800880a <UART_RxISR_8BIT_FIFOEN+0x34e>
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800877c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8008780:	429a      	cmp	r2, r3
 8008782:	d242      	bcs.n	800880a <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	3308      	adds	r3, #8
 800878a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800878c:	6a3b      	ldr	r3, [r7, #32]
 800878e:	e853 3f00 	ldrex	r3, [r3]
 8008792:	61fb      	str	r3, [r7, #28]
   return(result);
 8008794:	69fb      	ldr	r3, [r7, #28]
 8008796:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800879a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	3308      	adds	r3, #8
 80087a4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80087a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80087aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80087ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80087b0:	e841 2300 	strex	r3, r2, [r1]
 80087b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80087b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d1e3      	bne.n	8008784 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	4a17      	ldr	r2, [pc, #92]	@ (800881c <UART_RxISR_8BIT_FIFOEN+0x360>)
 80087c0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	e853 3f00 	ldrex	r3, [r3]
 80087ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80087d0:	68bb      	ldr	r3, [r7, #8]
 80087d2:	f043 0320 	orr.w	r3, r3, #32
 80087d6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	461a      	mov	r2, r3
 80087e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80087e4:	61bb      	str	r3, [r7, #24]
 80087e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087e8:	6979      	ldr	r1, [r7, #20]
 80087ea:	69ba      	ldr	r2, [r7, #24]
 80087ec:	e841 2300 	strex	r3, r2, [r1]
 80087f0:	613b      	str	r3, [r7, #16]
   return(result);
 80087f2:	693b      	ldr	r3, [r7, #16]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d1e4      	bne.n	80087c2 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80087f8:	e007      	b.n	800880a <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	699a      	ldr	r2, [r3, #24]
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f042 0208 	orr.w	r2, r2, #8
 8008808:	619a      	str	r2, [r3, #24]
}
 800880a:	bf00      	nop
 800880c:	37b0      	adds	r7, #176	@ 0xb0
 800880e:	46bd      	mov	sp, r7
 8008810:	bd80      	pop	{r7, pc}
 8008812:	bf00      	nop
 8008814:	effffffe 	.word	0xeffffffe
 8008818:	58000c00 	.word	0x58000c00
 800881c:	0800814d 	.word	0x0800814d

08008820 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b0ae      	sub	sp, #184	@ 0xb8
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800882e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	69db      	ldr	r3, [r3, #28]
 8008838:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	689b      	ldr	r3, [r3, #8]
 800884c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008856:	2b22      	cmp	r3, #34	@ 0x22
 8008858:	f040 8185 	bne.w	8008b66 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008862:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008866:	e128      	b.n	8008aba <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800886e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008876:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800887a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800887e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8008882:	4013      	ands	r3, r2
 8008884:	b29a      	uxth	r2, r3
 8008886:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800888a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008890:	1c9a      	adds	r2, r3, #2
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800889c:	b29b      	uxth	r3, r3
 800889e:	3b01      	subs	r3, #1
 80088a0:	b29a      	uxth	r2, r3
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	69db      	ldr	r3, [r3, #28]
 80088ae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80088b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80088b6:	f003 0307 	and.w	r3, r3, #7
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d053      	beq.n	8008966 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80088be:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80088c2:	f003 0301 	and.w	r3, r3, #1
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d011      	beq.n	80088ee <UART_RxISR_16BIT_FIFOEN+0xce>
 80088ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80088ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d00b      	beq.n	80088ee <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	2201      	movs	r2, #1
 80088dc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088e4:	f043 0201 	orr.w	r2, r3, #1
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80088ee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80088f2:	f003 0302 	and.w	r3, r3, #2
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d011      	beq.n	800891e <UART_RxISR_16BIT_FIFOEN+0xfe>
 80088fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80088fe:	f003 0301 	and.w	r3, r3, #1
 8008902:	2b00      	cmp	r3, #0
 8008904:	d00b      	beq.n	800891e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	2202      	movs	r2, #2
 800890c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008914:	f043 0204 	orr.w	r2, r3, #4
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800891e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008922:	f003 0304 	and.w	r3, r3, #4
 8008926:	2b00      	cmp	r3, #0
 8008928:	d011      	beq.n	800894e <UART_RxISR_16BIT_FIFOEN+0x12e>
 800892a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800892e:	f003 0301 	and.w	r3, r3, #1
 8008932:	2b00      	cmp	r3, #0
 8008934:	d00b      	beq.n	800894e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	2204      	movs	r2, #4
 800893c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008944:	f043 0202 	orr.w	r2, r3, #2
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008954:	2b00      	cmp	r3, #0
 8008956:	d006      	beq.n	8008966 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008958:	6878      	ldr	r0, [r7, #4]
 800895a:	f7f8 f832 	bl	80009c2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	2200      	movs	r2, #0
 8008962:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800896c:	b29b      	uxth	r3, r3
 800896e:	2b00      	cmp	r3, #0
 8008970:	f040 80a3 	bne.w	8008aba <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800897a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800897c:	e853 3f00 	ldrex	r3, [r3]
 8008980:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008982:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008984:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008988:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	461a      	mov	r2, r3
 8008992:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008996:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800899a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800899c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800899e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80089a2:	e841 2300 	strex	r3, r2, [r1]
 80089a6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80089a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d1e2      	bne.n	8008974 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	3308      	adds	r3, #8
 80089b4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089b8:	e853 3f00 	ldrex	r3, [r3]
 80089bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80089be:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80089c0:	4b6f      	ldr	r3, [pc, #444]	@ (8008b80 <UART_RxISR_16BIT_FIFOEN+0x360>)
 80089c2:	4013      	ands	r3, r2
 80089c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	3308      	adds	r3, #8
 80089ce:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80089d2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80089d4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089d6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80089d8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80089da:	e841 2300 	strex	r3, r2, [r1]
 80089de:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80089e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d1e3      	bne.n	80089ae <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2220      	movs	r2, #32
 80089ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	2200      	movs	r2, #0
 80089f2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2200      	movs	r2, #0
 80089f8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4a61      	ldr	r2, [pc, #388]	@ (8008b84 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d021      	beq.n	8008a48 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	685b      	ldr	r3, [r3, #4]
 8008a0a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d01a      	beq.n	8008a48 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a1a:	e853 3f00 	ldrex	r3, [r3]
 8008a1e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008a20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a22:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008a26:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	461a      	mov	r2, r3
 8008a30:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008a34:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008a36:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a38:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008a3a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008a3c:	e841 2300 	strex	r3, r2, [r1]
 8008a40:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008a42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d1e4      	bne.n	8008a12 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a4c:	2b01      	cmp	r3, #1
 8008a4e:	d130      	bne.n	8008ab2 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2200      	movs	r2, #0
 8008a54:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a5e:	e853 3f00 	ldrex	r3, [r3]
 8008a62:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008a64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a66:	f023 0310 	bic.w	r3, r3, #16
 8008a6a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	461a      	mov	r2, r3
 8008a74:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008a78:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a7a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a7c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008a7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a80:	e841 2300 	strex	r3, r2, [r1]
 8008a84:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008a86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d1e4      	bne.n	8008a56 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	69db      	ldr	r3, [r3, #28]
 8008a92:	f003 0310 	and.w	r3, r3, #16
 8008a96:	2b10      	cmp	r3, #16
 8008a98:	d103      	bne.n	8008aa2 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	2210      	movs	r2, #16
 8008aa0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008aa8:	4619      	mov	r1, r3
 8008aaa:	6878      	ldr	r0, [r7, #4]
 8008aac:	f7f7 ff5a 	bl	8000964 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008ab0:	e00e      	b.n	8008ad0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8008ab2:	6878      	ldr	r0, [r7, #4]
 8008ab4:	f7fe fa58 	bl	8006f68 <HAL_UART_RxCpltCallback>
        break;
 8008ab8:	e00a      	b.n	8008ad0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008aba:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d006      	beq.n	8008ad0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8008ac2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008ac6:	f003 0320 	and.w	r3, r3, #32
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	f47f aecc 	bne.w	8008868 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ad6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008ada:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d049      	beq.n	8008b76 <UART_RxISR_16BIT_FIFOEN+0x356>
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008ae8:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8008aec:	429a      	cmp	r2, r3
 8008aee:	d242      	bcs.n	8008b76 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	3308      	adds	r3, #8
 8008af6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008afa:	e853 3f00 	ldrex	r3, [r3]
 8008afe:	623b      	str	r3, [r7, #32]
   return(result);
 8008b00:	6a3b      	ldr	r3, [r7, #32]
 8008b02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008b06:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	3308      	adds	r3, #8
 8008b10:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8008b14:	633a      	str	r2, [r7, #48]	@ 0x30
 8008b16:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b18:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008b1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b1c:	e841 2300 	strex	r3, r2, [r1]
 8008b20:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008b22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d1e3      	bne.n	8008af0 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	4a17      	ldr	r2, [pc, #92]	@ (8008b88 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8008b2c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b34:	693b      	ldr	r3, [r7, #16]
 8008b36:	e853 3f00 	ldrex	r3, [r3]
 8008b3a:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	f043 0320 	orr.w	r3, r3, #32
 8008b42:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	461a      	mov	r2, r3
 8008b4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008b50:	61fb      	str	r3, [r7, #28]
 8008b52:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b54:	69b9      	ldr	r1, [r7, #24]
 8008b56:	69fa      	ldr	r2, [r7, #28]
 8008b58:	e841 2300 	strex	r3, r2, [r1]
 8008b5c:	617b      	str	r3, [r7, #20]
   return(result);
 8008b5e:	697b      	ldr	r3, [r7, #20]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d1e4      	bne.n	8008b2e <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008b64:	e007      	b.n	8008b76 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	699a      	ldr	r2, [r3, #24]
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	f042 0208 	orr.w	r2, r2, #8
 8008b74:	619a      	str	r2, [r3, #24]
}
 8008b76:	bf00      	nop
 8008b78:	37b8      	adds	r7, #184	@ 0xb8
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd80      	pop	{r7, pc}
 8008b7e:	bf00      	nop
 8008b80:	effffffe 	.word	0xeffffffe
 8008b84:	58000c00 	.word	0x58000c00
 8008b88:	08008305 	.word	0x08008305

08008b8c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008b8c:	b480      	push	{r7}
 8008b8e:	b083      	sub	sp, #12
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008b94:	bf00      	nop
 8008b96:	370c      	adds	r7, #12
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9e:	4770      	bx	lr

08008ba0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b083      	sub	sp, #12
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008ba8:	bf00      	nop
 8008baa:	370c      	adds	r7, #12
 8008bac:	46bd      	mov	sp, r7
 8008bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb2:	4770      	bx	lr

08008bb4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008bb4:	b480      	push	{r7}
 8008bb6:	b083      	sub	sp, #12
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008bbc:	bf00      	nop
 8008bbe:	370c      	adds	r7, #12
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc6:	4770      	bx	lr

08008bc8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008bc8:	b480      	push	{r7}
 8008bca:	b085      	sub	sp, #20
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008bd6:	2b01      	cmp	r3, #1
 8008bd8:	d101      	bne.n	8008bde <HAL_UARTEx_DisableFifoMode+0x16>
 8008bda:	2302      	movs	r3, #2
 8008bdc:	e027      	b.n	8008c2e <HAL_UARTEx_DisableFifoMode+0x66>
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2201      	movs	r2, #1
 8008be2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	2224      	movs	r2, #36	@ 0x24
 8008bea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	681a      	ldr	r2, [r3, #0]
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f022 0201 	bic.w	r2, r2, #1
 8008c04:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008c0c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	2200      	movs	r2, #0
 8008c12:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	68fa      	ldr	r2, [r7, #12]
 8008c1a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2220      	movs	r2, #32
 8008c20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2200      	movs	r2, #0
 8008c28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008c2c:	2300      	movs	r3, #0
}
 8008c2e:	4618      	mov	r0, r3
 8008c30:	3714      	adds	r7, #20
 8008c32:	46bd      	mov	sp, r7
 8008c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c38:	4770      	bx	lr

08008c3a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008c3a:	b580      	push	{r7, lr}
 8008c3c:	b084      	sub	sp, #16
 8008c3e:	af00      	add	r7, sp, #0
 8008c40:	6078      	str	r0, [r7, #4]
 8008c42:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008c4a:	2b01      	cmp	r3, #1
 8008c4c:	d101      	bne.n	8008c52 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008c4e:	2302      	movs	r3, #2
 8008c50:	e02d      	b.n	8008cae <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	2201      	movs	r2, #1
 8008c56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2224      	movs	r2, #36	@ 0x24
 8008c5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	681a      	ldr	r2, [r3, #0]
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f022 0201 	bic.w	r2, r2, #1
 8008c78:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	689b      	ldr	r3, [r3, #8]
 8008c80:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	683a      	ldr	r2, [r7, #0]
 8008c8a:	430a      	orrs	r2, r1
 8008c8c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	f000 f8a0 	bl	8008dd4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	68fa      	ldr	r2, [r7, #12]
 8008c9a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2220      	movs	r2, #32
 8008ca0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008cac:	2300      	movs	r3, #0
}
 8008cae:	4618      	mov	r0, r3
 8008cb0:	3710      	adds	r7, #16
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}

08008cb6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008cb6:	b580      	push	{r7, lr}
 8008cb8:	b084      	sub	sp, #16
 8008cba:	af00      	add	r7, sp, #0
 8008cbc:	6078      	str	r0, [r7, #4]
 8008cbe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008cc6:	2b01      	cmp	r3, #1
 8008cc8:	d101      	bne.n	8008cce <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008cca:	2302      	movs	r3, #2
 8008ccc:	e02d      	b.n	8008d2a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	2201      	movs	r2, #1
 8008cd2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2224      	movs	r2, #36	@ 0x24
 8008cda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	681a      	ldr	r2, [r3, #0]
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	f022 0201 	bic.w	r2, r2, #1
 8008cf4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	689b      	ldr	r3, [r3, #8]
 8008cfc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	683a      	ldr	r2, [r7, #0]
 8008d06:	430a      	orrs	r2, r1
 8008d08:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008d0a:	6878      	ldr	r0, [r7, #4]
 8008d0c:	f000 f862 	bl	8008dd4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	68fa      	ldr	r2, [r7, #12]
 8008d16:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2220      	movs	r2, #32
 8008d1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2200      	movs	r2, #0
 8008d24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008d28:	2300      	movs	r3, #0
}
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	3710      	adds	r7, #16
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	bd80      	pop	{r7, pc}

08008d32 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008d32:	b580      	push	{r7, lr}
 8008d34:	b08c      	sub	sp, #48	@ 0x30
 8008d36:	af00      	add	r7, sp, #0
 8008d38:	60f8      	str	r0, [r7, #12]
 8008d3a:	60b9      	str	r1, [r7, #8]
 8008d3c:	4613      	mov	r3, r2
 8008d3e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8008d40:	2300      	movs	r3, #0
 8008d42:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008d4c:	2b20      	cmp	r3, #32
 8008d4e:	d13b      	bne.n	8008dc8 <HAL_UARTEx_ReceiveToIdle_IT+0x96>
  {
    if ((pData == NULL) || (Size == 0U))
 8008d50:	68bb      	ldr	r3, [r7, #8]
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d002      	beq.n	8008d5c <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 8008d56:	88fb      	ldrh	r3, [r7, #6]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d101      	bne.n	8008d60 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 8008d5c:	2301      	movs	r3, #1
 8008d5e:	e034      	b.n	8008dca <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	2201      	movs	r2, #1
 8008d64:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	2200      	movs	r2, #0
 8008d6a:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 8008d6c:	88fb      	ldrh	r3, [r7, #6]
 8008d6e:	461a      	mov	r2, r3
 8008d70:	68b9      	ldr	r1, [r7, #8]
 8008d72:	68f8      	ldr	r0, [r7, #12]
 8008d74:	f7ff f824 	bl	8007dc0 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d7c:	2b01      	cmp	r3, #1
 8008d7e:	d11d      	bne.n	8008dbc <HAL_UARTEx_ReceiveToIdle_IT+0x8a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	2210      	movs	r2, #16
 8008d86:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d8e:	69bb      	ldr	r3, [r7, #24]
 8008d90:	e853 3f00 	ldrex	r3, [r3]
 8008d94:	617b      	str	r3, [r7, #20]
   return(result);
 8008d96:	697b      	ldr	r3, [r7, #20]
 8008d98:	f043 0310 	orr.w	r3, r3, #16
 8008d9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	461a      	mov	r2, r3
 8008da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008da6:	627b      	str	r3, [r7, #36]	@ 0x24
 8008da8:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008daa:	6a39      	ldr	r1, [r7, #32]
 8008dac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008dae:	e841 2300 	strex	r3, r2, [r1]
 8008db2:	61fb      	str	r3, [r7, #28]
   return(result);
 8008db4:	69fb      	ldr	r3, [r7, #28]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d1e6      	bne.n	8008d88 <HAL_UARTEx_ReceiveToIdle_IT+0x56>
 8008dba:	e002      	b.n	8008dc2 <HAL_UARTEx_ReceiveToIdle_IT+0x90>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8008dbc:	2301      	movs	r3, #1
 8008dbe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8008dc2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008dc6:	e000      	b.n	8008dca <HAL_UARTEx_ReceiveToIdle_IT+0x98>
  }
  else
  {
    return HAL_BUSY;
 8008dc8:	2302      	movs	r3, #2
  }
}
 8008dca:	4618      	mov	r0, r3
 8008dcc:	3730      	adds	r7, #48	@ 0x30
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	bd80      	pop	{r7, pc}
	...

08008dd4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008dd4:	b480      	push	{r7}
 8008dd6:	b085      	sub	sp, #20
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d108      	bne.n	8008df6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2201      	movs	r2, #1
 8008de8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2201      	movs	r2, #1
 8008df0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008df4:	e031      	b.n	8008e5a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008df6:	2310      	movs	r3, #16
 8008df8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008dfa:	2310      	movs	r3, #16
 8008dfc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	689b      	ldr	r3, [r3, #8]
 8008e04:	0e5b      	lsrs	r3, r3, #25
 8008e06:	b2db      	uxtb	r3, r3
 8008e08:	f003 0307 	and.w	r3, r3, #7
 8008e0c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	689b      	ldr	r3, [r3, #8]
 8008e14:	0f5b      	lsrs	r3, r3, #29
 8008e16:	b2db      	uxtb	r3, r3
 8008e18:	f003 0307 	and.w	r3, r3, #7
 8008e1c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008e1e:	7bbb      	ldrb	r3, [r7, #14]
 8008e20:	7b3a      	ldrb	r2, [r7, #12]
 8008e22:	4911      	ldr	r1, [pc, #68]	@ (8008e68 <UARTEx_SetNbDataToProcess+0x94>)
 8008e24:	5c8a      	ldrb	r2, [r1, r2]
 8008e26:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008e2a:	7b3a      	ldrb	r2, [r7, #12]
 8008e2c:	490f      	ldr	r1, [pc, #60]	@ (8008e6c <UARTEx_SetNbDataToProcess+0x98>)
 8008e2e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008e30:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e34:	b29a      	uxth	r2, r3
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e3c:	7bfb      	ldrb	r3, [r7, #15]
 8008e3e:	7b7a      	ldrb	r2, [r7, #13]
 8008e40:	4909      	ldr	r1, [pc, #36]	@ (8008e68 <UARTEx_SetNbDataToProcess+0x94>)
 8008e42:	5c8a      	ldrb	r2, [r1, r2]
 8008e44:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008e48:	7b7a      	ldrb	r2, [r7, #13]
 8008e4a:	4908      	ldr	r1, [pc, #32]	@ (8008e6c <UARTEx_SetNbDataToProcess+0x98>)
 8008e4c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e4e:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e52:	b29a      	uxth	r2, r3
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008e5a:	bf00      	nop
 8008e5c:	3714      	adds	r7, #20
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e64:	4770      	bx	lr
 8008e66:	bf00      	nop
 8008e68:	08008fd0 	.word	0x08008fd0
 8008e6c:	08008fd8 	.word	0x08008fd8

08008e70 <memset>:
 8008e70:	4402      	add	r2, r0
 8008e72:	4603      	mov	r3, r0
 8008e74:	4293      	cmp	r3, r2
 8008e76:	d100      	bne.n	8008e7a <memset+0xa>
 8008e78:	4770      	bx	lr
 8008e7a:	f803 1b01 	strb.w	r1, [r3], #1
 8008e7e:	e7f9      	b.n	8008e74 <memset+0x4>

08008e80 <__libc_init_array>:
 8008e80:	b570      	push	{r4, r5, r6, lr}
 8008e82:	4d0d      	ldr	r5, [pc, #52]	@ (8008eb8 <__libc_init_array+0x38>)
 8008e84:	4c0d      	ldr	r4, [pc, #52]	@ (8008ebc <__libc_init_array+0x3c>)
 8008e86:	1b64      	subs	r4, r4, r5
 8008e88:	10a4      	asrs	r4, r4, #2
 8008e8a:	2600      	movs	r6, #0
 8008e8c:	42a6      	cmp	r6, r4
 8008e8e:	d109      	bne.n	8008ea4 <__libc_init_array+0x24>
 8008e90:	4d0b      	ldr	r5, [pc, #44]	@ (8008ec0 <__libc_init_array+0x40>)
 8008e92:	4c0c      	ldr	r4, [pc, #48]	@ (8008ec4 <__libc_init_array+0x44>)
 8008e94:	f000 f826 	bl	8008ee4 <_init>
 8008e98:	1b64      	subs	r4, r4, r5
 8008e9a:	10a4      	asrs	r4, r4, #2
 8008e9c:	2600      	movs	r6, #0
 8008e9e:	42a6      	cmp	r6, r4
 8008ea0:	d105      	bne.n	8008eae <__libc_init_array+0x2e>
 8008ea2:	bd70      	pop	{r4, r5, r6, pc}
 8008ea4:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ea8:	4798      	blx	r3
 8008eaa:	3601      	adds	r6, #1
 8008eac:	e7ee      	b.n	8008e8c <__libc_init_array+0xc>
 8008eae:	f855 3b04 	ldr.w	r3, [r5], #4
 8008eb2:	4798      	blx	r3
 8008eb4:	3601      	adds	r6, #1
 8008eb6:	e7f2      	b.n	8008e9e <__libc_init_array+0x1e>
 8008eb8:	08008fe8 	.word	0x08008fe8
 8008ebc:	08008fe8 	.word	0x08008fe8
 8008ec0:	08008fe8 	.word	0x08008fe8
 8008ec4:	08008fec 	.word	0x08008fec

08008ec8 <memcpy>:
 8008ec8:	440a      	add	r2, r1
 8008eca:	4291      	cmp	r1, r2
 8008ecc:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ed0:	d100      	bne.n	8008ed4 <memcpy+0xc>
 8008ed2:	4770      	bx	lr
 8008ed4:	b510      	push	{r4, lr}
 8008ed6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008eda:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ede:	4291      	cmp	r1, r2
 8008ee0:	d1f9      	bne.n	8008ed6 <memcpy+0xe>
 8008ee2:	bd10      	pop	{r4, pc}

08008ee4 <_init>:
 8008ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ee6:	bf00      	nop
 8008ee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008eea:	bc08      	pop	{r3}
 8008eec:	469e      	mov	lr, r3
 8008eee:	4770      	bx	lr

08008ef0 <_fini>:
 8008ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ef2:	bf00      	nop
 8008ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ef6:	bc08      	pop	{r3}
 8008ef8:	469e      	mov	lr, r3
 8008efa:	4770      	bx	lr
