#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Nov 24 14:44:17 2022
# Process ID: 17448
# Current directory: C:/khris/大二上/Logic-Design-Laborator/lab5/lab5/fpgaaaa
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9828 C:\khris\大二上\Logic-Design-Laborator\lab5\lab5\fpgaaaa\fpgaaaa.xpr
# Log file: C:/khris/大二上/Logic-Design-Laborator/lab5/lab5/fpgaaaa/vivado.log
# Journal file: C:/khris/大二上/Logic-Design-Laborator/lab5/lab5/fpgaaaa\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/khris/大二上/Logic-Design-Laborator/lab5/lab5/fpgaaaa/fpgaaaa.xpr
INFO: [Project 1-313] Project file moved from 'E:/lab5/fpgaaaa' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/khris/大二上/Logic-Design-Laborator/Keyboard_and_Audio_Sample_Code/Keyboard Sample Code/Keyboard Sample Code/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.750 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711711A
set_property PROGRAM.FILE {C:/khris/大二上/Logic-Design-Laborator/lab5/lab5/fpgaaaa/fpgaaaa.runs/impl_1/fpga1.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 24 14:45:42 2022...
