$date
	Thu Oct 10 16:45:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module bit4rc_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 4 $ Qn [3:0] $end
$var wire 4 % Q [3:0] $end
$scope module f0 $end
$var wire 1 & J $end
$var wire 1 ' K $end
$var wire 1 ( clk $end
$var wire 1 # rst $end
$var reg 1 ) Q $end
$var reg 1 * Qn $end
$upscope $end
$scope module f1 $end
$var wire 1 + J $end
$var wire 1 , K $end
$var wire 1 - clk $end
$var wire 1 # rst $end
$var reg 1 . Q $end
$var reg 1 / Qn $end
$upscope $end
$scope module f2 $end
$var wire 1 0 J $end
$var wire 1 1 K $end
$var wire 1 2 clk $end
$var wire 1 # rst $end
$var reg 1 3 Q $end
$var reg 1 4 Qn $end
$upscope $end
$scope module f3 $end
$var wire 1 5 J $end
$var wire 1 6 K $end
$var wire 1 7 clk $end
$var wire 1 # rst $end
$var reg 1 8 Q $end
$var reg 1 9 Qn $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
19
08
17
16
15
14
03
12
11
10
1/
0.
1-
1,
1+
1*
0)
1(
1'
1&
b0 %
b1111 $
1#
0"
b0 !
$end
#10
0#
#15
0(
1"
#20
0-
b1110 $
0*
b1 !
b1 %
1)
1(
0"
#25
0(
1"
#30
02
0/
1.
1-
b1101 $
1*
b10 !
b10 %
0)
1(
0"
#35
0(
1"
#40
0-
b1100 $
0*
b11 !
b11 %
1)
1(
0"
#45
0(
1"
#50
07
04
13
12
1/
0.
1-
b1011 $
1*
b100 !
b100 %
0)
1(
0"
#55
0(
1"
#60
0-
b1010 $
0*
b101 !
b101 %
1)
1(
0"
#65
0(
1"
#70
02
0/
1.
1-
b1001 $
1*
b110 !
b110 %
0)
1(
0"
#75
0(
1"
#80
0-
b1000 $
0*
b111 !
b111 %
1)
1(
0"
#85
0(
1"
#90
09
18
17
14
03
12
1/
0.
1-
b111 $
1*
b1000 !
b1000 %
0)
1(
0"
