{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 2250, "design__instance__area": 20599.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.003227642271667719, "power__switching__total": 0.0017640137812122703, "power__leakage__total": 2.0619577156821833e-08, "power__total": 0.0049916766583919525, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.067132, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.067132, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.464658, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.463191, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.464658, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.72706, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 19, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.049611, "clock__skew__worst_setup": -0.103966, "timing__hold__ws": 0.261523, "timing__setup__ws": -0.229283, "timing__hold__tns": 0.0, "timing__setup__tns": -0.927951, "timing__hold__wns": 0.0, "timing__setup__wns": -0.229283, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.261523, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 27, "timing__setup_r2r__ws": 7.275152, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 167.325 178.045", "design__core__bbox": "5.52 10.88 161.46 165.92", "design__io": 65, "design__die__area": 29791.4, "design__core__area": 24176.9, "design__instance__count__stdcell": 2250, "design__instance__area__stdcell": 20599.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.852042, "design__instance__utilization__stdcell": 0.852042, "floorplan__design__io": 63, "design__io__hpwl": 3967581, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 50342.6, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 278, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 1966, "route__net__special": 2, "route__drc_errors__iter:1": 1708, "route__wirelength__iter:1": 58731, "route__drc_errors__iter:2": 869, "route__wirelength__iter:2": 58104, "route__drc_errors__iter:3": 842, "route__wirelength__iter:3": 57735, "route__drc_errors__iter:4": 128, "route__wirelength__iter:4": 57633, "route__drc_errors__iter:5": 35, "route__wirelength__iter:5": 57653, "route__drc_errors__iter:6": 20, "route__wirelength__iter:6": 57659, "route__drc_errors__iter:7": 19, "route__wirelength__iter:7": 57655, "route__drc_errors__iter:8": 13, "route__wirelength__iter:8": 57625, "route__drc_errors__iter:9": 0, "route__wirelength__iter:9": 57616, "route__drc_errors": 0, "route__wirelength": 57616, "route__vias": 13663, "route__vias__singlecut": 13663, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 406.17, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.100509, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.100509, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.986584, "timing__setup__ws__corner:nom_ss_100C_1v60": -0.143504, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -0.459552, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -0.143504, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.018489, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 8, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 7.281237, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.050778, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.050778, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.263724, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.284075, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.263724, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9.138636, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.065568, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.065568, "timing__hold__ws__corner:min_tt_025C_1v80": 0.462276, "timing__setup__ws__corner:min_tt_025C_1v80": 4.506963, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.462276, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 8.732858, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.098197, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.098197, "timing__hold__ws__corner:min_ss_100C_1v60": 1.002474, "timing__setup__ws__corner:min_ss_100C_1v60": -0.053132, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -0.152935, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -0.053132, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.014835, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 5, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 7.284422, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.049611, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.049611, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.261523, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.291217, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.261523, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 9.14271, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.069523, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.069523, "timing__hold__ws__corner:max_tt_025C_1v80": 0.467239, "timing__setup__ws__corner:max_tt_025C_1v80": 4.418777, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.467239, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 8.722721, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.103966, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.103966, "timing__hold__ws__corner:max_ss_100C_1v60": 0.960071, "timing__setup__ws__corner:max_ss_100C_1v60": -0.229283, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -0.927951, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -0.229283, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.022492, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 14, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 7.275152, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.05279, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.05279, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.265644, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.278356, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.265644, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 9.135323, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79611, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.00101239, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00389288, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0047667, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000991396, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0047667, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.00101, "ir__drop__worst": 0.00389, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}