INFO: [VRFC 10-163] Analyzing VHDL file "/home/bordais-/Gabriel/4a/projet_systeme/project_1/project_1.srcs/sources_1/new/Banc_Registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Banc_Registres
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bordais-/Gabriel/4a/projet_systeme/project_1/project_1.srcs/sources_1/new/Data_Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Data_Memory
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bordais-/Gabriel/4a/projet_systeme/project_1/project_1.srcs/sources_1/new/Instruction_Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Memory
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bordais-/Gabriel/4a/projet_systeme/project_1/project_1.srcs/sources_1/new/UAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bordais-/Gabriel/4a/projet_systeme/project_1/project_1.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bordais-/Gabriel/4a/projet_systeme/project_1/project_1.srcs/sources_1/new/pipeline1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipeline1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bordais-/Gabriel/4a/projet_systeme/project_1/project_1.srcs/sources_1/new/pipeline2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipeline2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bordais-/Gabriel/4a/projet_systeme/project_1/project_1.srcs/sources_1/new/pipeline3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipeline3
INFO: [VRFC 10-163] Analyzing VHDL file "/home/bordais-/Gabriel/4a/projet_systeme/project_1/project_1.srcs/sources_1/new/pipeline4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipeline4
ERROR: [VRFC 10-1471] type error near inop ; current type std_logic_vector; expected type std_logic [/home/bordais-/Gabriel/4a/projet_systeme/project_1/project_1.srcs/sources_1/new/pipeline4.vhd:52]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/bordais-/Gabriel/4a/projet_systeme/project_1/project_1.srcs/sources_1/new/pipeline4.vhd:44]
INFO: [VRFC 10-240] VHDL file /home/bordais-/Gabriel/4a/projet_systeme/project_1/project_1.srcs/sources_1/new/pipeline4.vhd ignored due to errors
