#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002671db0 .scope module, "regfile_test" "regfile_test" 2 5;
 .timescale -9 -12;
P_000000000266dcc0 .param/real "STEP" 0 2 16, Cr<m6400000000000000gfc8>; value=100.000
v00000000026cd1d0_0 .var "addr", 4 0;
v00000000026ccc30_0 .var "clk", 0 0;
v00000000026cd6d0_0 .var "d_in", 31 0;
v00000000026cccd0_0 .net "d_out", 31 0, L_00000000026703b0;  1 drivers
v00000000026ccd70_0 .var/i "i", 31 0;
v00000000026cce10_0 .var "reset_", 0 0;
v00000000026cd770_0 .var "we_", 0 0;
S_0000000002671f30 .scope module, "regfile" "regfile" 2 22, 3 5 0, S_0000000002671db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_"
    .port_info 2 /INPUT 5 "addr"
    .port_info 3 /INPUT 32 "d_in"
    .port_info 4 /INPUT 1 "we_"
    .port_info 5 /OUTPUT 32 "d_out"
L_00000000026703b0 .functor BUFZ 32, L_00000000026cceb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000002670310_0 .net *"_s0", 31 0, L_00000000026cceb0;  1 drivers
v0000000002632760_0 .net *"_s2", 6 0, L_00000000026ccf50;  1 drivers
L_00000000026cdb58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002632800_0 .net *"_s5", 1 0, L_00000000026cdb58;  1 drivers
v00000000026328a0_0 .net "addr", 4 0, v00000000026cd1d0_0;  1 drivers
v0000000002632940_0 .net "clk", 0 0, v00000000026ccc30_0;  1 drivers
v00000000026329e0_0 .net "d_in", 31 0, v00000000026cd6d0_0;  1 drivers
v0000000002632a80_0 .net "d_out", 31 0, L_00000000026703b0;  alias, 1 drivers
v00000000026cc8c0 .array "ff", 0 31, 31 0;
v00000000026cc960_0 .var/i "i", 31 0;
v00000000026cca00_0 .net "reset_", 0 0, v00000000026cce10_0;  1 drivers
v00000000026ccaa0_0 .net "we_", 0 0, v00000000026cd770_0;  1 drivers
E_000000000266d980/0 .event negedge, v00000000026cca00_0;
E_000000000266d980/1 .event posedge, v0000000002632940_0;
E_000000000266d980 .event/or E_000000000266d980/0, E_000000000266d980/1;
L_00000000026cceb0 .array/port v00000000026cc8c0, L_00000000026ccf50;
L_00000000026ccf50 .concat [ 5 2 0 0], v00000000026cd1d0_0, L_00000000026cdb58;
    .scope S_0000000002671f30;
T_0 ;
    %wait E_000000000266d980;
    %load/vec4 v00000000026cca00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000000026cc960_0;
    %ix/load 4, 1000, 0; Constant delay
    %assign/vec4/a/d v00000000026cc8c0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000026ccaa0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v00000000026329e0_0;
    %load/vec4 v00000000026328a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 1000, 0; Constant delay
    %assign/vec4/a/d v00000000026cc8c0, 0, 4;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000002671db0;
T_1 ;
    %delay 50000, 0;
    %load/vec4 v00000000026ccc30_0;
    %inv;
    %store/vec4 v00000000026ccc30_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000002671db0;
T_2 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000026ccc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000026cce10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000026cd1d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000026cd6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000026cd770_0, 0;
    %delay 75000, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000026cce10_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000026ccd70_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000000026ccd70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %delay 99000, 0;
    %load/vec4 v00000000026ccd70_0;
    %pad/s 5;
    %assign/vec4 v00000000026cd1d0_0, 0;
    %load/vec4 v00000000026ccd70_0;
    %assign/vec4 v00000000026cd6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000026cd770_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000026cd1d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000026cd6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000026cd770_0, 0;
    %delay 1000, 0;
    %load/vec4 v00000000026cccd0_0;
    %load/vec4 v00000000026ccd70_0;
    %cmp/e;
    %jmp/0xz  T_2.2, 4;
    %vpi_call 2 59 "$display", $time, "ff[%d] Read/Write Check OK!", v00000000026ccd70_0 {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 61 "$display", $time, "ff[%d] Read/Write Check NG!", v00000000026ccd70_0 {0 0 0};
T_2.3 ;
    %load/vec4 v00000000026ccd70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000026ccd70_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %delay 100000, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000002671db0;
T_3 ;
    %vpi_call 2 69 "$dumpfile", "regfile.vcd" {0 0 0};
    %vpi_call 2 70 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000002671f30 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "regfile_test.v";
    "regfile.v";
