// Seed: 964240324
module module_0 #(
    parameter id_8 = 32'd40
) (
    input  tri0 id_0,
    output wand id_1,
    input  tri  id_2,
    output tri  id_3
);
  logic id_5;
  ;
  wire [1 : -1] id_6;
  assign id_5[-1 :-1'b0] = 1 < -1'd0;
  assign id_5[!1'd0] = id_2 ? id_0 : id_6;
  assign module_1.id_4 = 0;
  wire id_7;
  wire _id_8, id_9, id_10, id_11;
  logic ["" : id_8] id_12;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    output wire id_2,
    input supply0 id_3,
    output tri0 id_4
);
  wire id_6;
  assign id_6 = !({1, -1});
  module_0 modCall_1 (
      id_3,
      id_4,
      id_0,
      id_4
  );
  logic id_7 = id_3;
endmodule
