# VSD-TCL WORKSHOP

DAY 1 OUTPUT:

<img width="384" alt="Output" src="https://github.com/shreyas0770/TCL/assets/107952725/27480afd-9f16-4af0-a7ec-05454013a5de">



DAY 2 OUTPUT:

1. Create Variables
2. Check if directories and files mentioned exist or not
3. Read constraints file and covert to SDC format


<img width="921" alt="day_2_final_output" src="https://github.com/shreyas0770/TCL/assets/107952725/2c2e42f7-a9aa-4d7e-a7f1-9a11131fb562">

DAY 3 OUTPUT:

SDC file for Clock:


<img width="453" alt="SDC_FILE" src="https://github.com/shreyas0770/TCL/assets/107952725/d295b9fa-67e6-4375-811f-e036e855d4b0">


FINAL SDC:


<img width="482" alt="FINAL_SDC_OUTPUT" src="https://github.com/shreyas0770/TCL/assets/107952725/07827c8f-9308-4402-bd2f-082285ae5ada">


OUTPUT:


<img width="898" alt="final_output" src="https://github.com/shreyas0770/TCL/assets/107952725/9eeafce8-92b7-442d-873b-4d1f3fd1d9c1">

