Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Apr 17 17:16:48 2021
| Host         : WINDOWS-K4KGMCR running 64-bit major release  (build 9200)
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 233
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| DPIR-1    | Warning  | Asynchronous driver check     | 208        |
| LUTAR-1   | Warning  | LUT drives async reset alert  | 4          |
| TIMING-18 | Warning  | Missing input or output delay | 21         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIR-1#1 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__1/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__1/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__1/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__1/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__1/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__1/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB0_34__1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#31 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#32 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#33 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#34 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#35 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#36 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#37 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#38 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#39 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#40 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#41 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__1/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#42 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__1/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#43 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__1/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#44 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__1/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#45 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__1/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#46 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__1/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#47 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#48 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB1_34__1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#49 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#50 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#51 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#52 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#53 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#54 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#55 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#56 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#57 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#58 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#59 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#60 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#61 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#62 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#63 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#64 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#65 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__1/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#66 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__1/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#67 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__1/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#68 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__1/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#69 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__1/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#70 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__1/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#71 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#72 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB2_34__1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#73 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#74 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#75 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#76 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#77 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#78 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#79 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#80 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#81 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#82 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#83 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#84 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#85 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#86 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#87 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#88 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__0 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#89 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__1/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#90 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__1/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#91 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__1/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#92 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__1/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#93 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__1/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#94 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__1/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#95 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#96 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/u_MATLAB_Function/RGB3_34__1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#97 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#98 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#99 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#100 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#101 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#102 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#103 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#104 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#105 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#106 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_1/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#107 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_1/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#108 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_1/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#109 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_1/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#110 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_1/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#111 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_1/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#112 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_1/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#113 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_2 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_2/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#114 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_2 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_2/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#115 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_2 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_2/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#116 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_2 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_2/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#117 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_2 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_2/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#118 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_2 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_2/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#119 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_2 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_2/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#120 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_2 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_2/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#121 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_3 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_3/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#122 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_3 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_3/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#123 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_3 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_3/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#124 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_3 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_3/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#125 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_3 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_3/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#126 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_3 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_3/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#127 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_3 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_3/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#128 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_3 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_3/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#129 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_4 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_4/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#130 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_4 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_4/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#131 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_4 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_4/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#132 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_4 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_4/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#133 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_4 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_4/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#134 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_4 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_4/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#135 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_4 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_4/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#136 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_4 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_4/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#137 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_5 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_5/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#138 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_5 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_5/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#139 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_5 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_5/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#140 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_5 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_5/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#141 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_5 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_5/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#142 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_5 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_5/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#143 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_5 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_5/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#144 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_5 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_5/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#145 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_6 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_6/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#146 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_6 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_6/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#147 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_6 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_6/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#148 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_6 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_6/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#149 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_6 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_6/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#150 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_6 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_6/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#151 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_6 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_6/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#152 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_6 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_6/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#153 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_7 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_7/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#154 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_7 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_7/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#155 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_7 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_7/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#156 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_7 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_7/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#157 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_7 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_7/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#158 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_7 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_7/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#159 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_7 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_7/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#160 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_7 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_7/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#161 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_8 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_8/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#162 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_8 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_8/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#163 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_8 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_8/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#164 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_8 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_8/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#165 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_8 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_8/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#166 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_8 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_8/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#167 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_8 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_8/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#168 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_8 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/gain_mul_temp_8/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#169 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#170 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#171 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#172 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#173 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#174 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#175 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#176 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#177 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#178 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_1/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#179 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_1/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#180 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_1/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#181 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_1/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#182 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_1/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#183 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_1/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#184 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_1 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_1/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#185 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_2 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_2/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#186 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_2 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_2/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#187 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_2 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_2/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#188 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_2 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_2/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#189 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_2 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_2/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#190 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_2 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_2/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#191 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_2 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_2/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#192 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_2 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_2/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#193 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_3 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_3/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#194 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_3 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_3/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#195 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_3 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_3/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#196 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_3 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_3/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#197 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_3 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_3/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#198 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_3 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_3/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#199 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_3 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_3/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#200 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_3 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_3/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#201 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_4 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_4/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#202 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_4 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_4/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#203 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_4 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_4/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#204 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_4 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_4/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#205 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_4 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_4/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#206 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_4 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_4/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#207 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_4 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_4/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#208 Warning
Asynchronous driver check  
DSP system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_4 input pin system_i/Segmentat_ip_0/inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/gain_mul_temp_4/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell system_i/Segmentat_ip_0/inst/u_Segmentat_ip_axi_lite_inst/u_Segmentat_ip_axi_lite_module_inst/reset_pipe_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_out_1_reg/PRE
system_i/Segmentat_ip_0/inst/u_Segmentat_ip_reset_sync_inst/reset_pipe_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[7] relative to clock(s) clk_fpga_0
Related violations: <none>


