

================================================================
== Vivado HLS Report for 'operator_int_div9'
================================================================
* Date:           Thu Aug  2 15:36:31 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_int_div
* Solution:       div9
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  35.00|    31.977|        4.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+
        |                                       |                |  Latency  |  Interval | Pipeline|
        |                Instance               |     Module     | min | max | min | max |   Type  |
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div9_chunk_fu_86               |lut_div9_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div9_chunk_fu_93               |lut_div9_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div9_chunk_fu_99               |lut_div9_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div9_chunk_fu_105              |lut_div9_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div9_chunk_fu_111              |lut_div9_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div9_chunk_fu_117              |lut_div9_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div9_chunk_fu_123              |lut_div9_chunk  |    0|    0|    0|    0|   none  |
        |call_ret_13_i_i_lut_div9_chunk_fu_129  |lut_div9_chunk  |    0|    0|    0|    0|   none  |
        |call_ret_14_i_i_lut_div9_chunk_fu_135  |lut_div9_chunk  |    0|    0|    0|    0|   none  |
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|   14742|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     135|
|Register         |        -|      -|      38|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      38|   14877|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |      14|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------+---------+-------+---+------+
    |                Instance               |     Module     | BRAM_18K| DSP48E| FF|  LUT |
    +---------------------------------------+----------------+---------+-------+---+------+
    |grp_lut_div9_chunk_fu_86               |lut_div9_chunk  |        0|      0|  0|  1638|
    |grp_lut_div9_chunk_fu_93               |lut_div9_chunk  |        0|      0|  0|  1638|
    |grp_lut_div9_chunk_fu_99               |lut_div9_chunk  |        0|      0|  0|  1638|
    |grp_lut_div9_chunk_fu_105              |lut_div9_chunk  |        0|      0|  0|  1638|
    |grp_lut_div9_chunk_fu_111              |lut_div9_chunk  |        0|      0|  0|  1638|
    |grp_lut_div9_chunk_fu_117              |lut_div9_chunk  |        0|      0|  0|  1638|
    |grp_lut_div9_chunk_fu_123              |lut_div9_chunk  |        0|      0|  0|  1638|
    |call_ret_13_i_i_lut_div9_chunk_fu_129  |lut_div9_chunk  |        0|      0|  0|  1638|
    |call_ret_14_i_i_lut_div9_chunk_fu_135  |lut_div9_chunk  |        0|      0|  0|  1638|
    +---------------------------------------+----------------+---------+-------+---+------+
    |Total                                  |                |        0|      0|  0| 14742|
    +---------------------------------------+----------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  15|          3|    1|          3|
    |grp_lut_div9_chunk_fu_105_d_V    |  15|          3|    2|          6|
    |grp_lut_div9_chunk_fu_111_d_V    |  15|          3|    2|          6|
    |grp_lut_div9_chunk_fu_117_d_V    |  15|          3|    2|          6|
    |grp_lut_div9_chunk_fu_123_d_V    |  15|          3|    2|          6|
    |grp_lut_div9_chunk_fu_86_d_V     |  15|          3|    2|          6|
    |grp_lut_div9_chunk_fu_86_r_in_V  |  15|          3|    4|         12|
    |grp_lut_div9_chunk_fu_93_d_V     |  15|          3|    2|          6|
    |grp_lut_div9_chunk_fu_99_d_V     |  15|          3|    2|          6|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 135|         27|   19|         57|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                   |  2|   0|    2|          0|
    |p_Result_13_10_i_i_reg_467  |  2|   0|    2|          0|
    |p_Result_13_11_i_i_reg_472  |  2|   0|    2|          0|
    |p_Result_13_12_i_i_reg_477  |  2|   0|    2|          0|
    |p_Result_13_13_i_i_reg_482  |  2|   0|    2|          0|
    |p_Result_13_7_i_i_reg_447   |  2|   0|    2|          0|
    |p_Result_13_8_i_i_reg_452   |  2|   0|    2|          0|
    |p_Result_13_9_i_i_reg_457   |  2|   0|    2|          0|
    |p_Result_13_i_i_4_reg_462   |  2|   0|    2|          0|
    |q_chunk_V_0_1_i_i_reg_412   |  2|   0|    2|          0|
    |q_chunk_V_0_2_i_i_reg_417   |  2|   0|    2|          0|
    |q_chunk_V_0_3_i_i_reg_422   |  2|   0|    2|          0|
    |q_chunk_V_0_4_i_i_reg_427   |  2|   0|    2|          0|
    |q_chunk_V_0_5_i_i_reg_432   |  2|   0|    2|          0|
    |q_chunk_V_0_6_i_i_reg_437   |  2|   0|    2|          0|
    |q_chunk_V_0_i_i_reg_407     |  2|   0|    2|          0|
    |r_V_ret_6_i_i_reg_442       |  4|   0|    4|          0|
    |tmp_reg_487                 |  2|   0|    2|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 38|   0|   38|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_int_div9 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_int_div9 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_int_div9 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_int_div9 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_int_div9 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_int_div9 | return value |
|ap_return  | out |   32| ap_ctrl_hs | operator_int_div9 | return value |
|in_r       |  in |   32|   ap_none  |        in_r       |    scalar    |
+-----------+-----+-----+------------+-------------------+--------------+

