$date
	Sun Aug 30 20:44:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module U1 $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 ! out1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#100
1"
#200
1!
1#
#300
0!
0"
#400
