{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663866211085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663866211085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 14:03:31 2022 " "Processing started: Thu Sep 22 14:03:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663866211085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663866211085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663866211085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663866211365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663866211365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Reg4 " "Found entity 1: Reg4" {  } { { "Reg4.bdf" "" { Schematic "C:/Users/12681094/Documents/CPU/Reg4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663866217491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663866217491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/12681094/Documents/CPU/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663866217492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663866217492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Count8 " "Found entity 1: Count8" {  } { { "Count8.bdf" "" { Schematic "C:/Users/12681094/Documents/CPU/Count8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663866217493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663866217493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Reg16 " "Found entity 1: Reg16" {  } { { "Reg16.bdf" "" { Schematic "C:/Users/12681094/Documents/CPU/Reg16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663866217495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663866217495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testebus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testebus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testeBUS " "Found entity 1: testeBUS" {  } { { "testeBUS.bdf" "" { Schematic "C:/Users/12681094/Documents/CPU/testeBUS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663866217496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663866217496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "C:/Users/12681094/Documents/CPU/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663866217497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663866217497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663866217520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:inst " "Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:inst\"" {  } { { "ULA.bdf" "inst" { Schematic "C:/Users/12681094/Documents/CPU/ULA.bdf" { { 392 280 392 488 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663866217570 ""}
{ "Error" "ETDFX_PARAM_NO_INIT" "LPM_FILE " "Can't find an inherited or default value for parameter \"LPM_FILE\" -- specify a parameter value" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_rom.tdf" 35 2 0 } } { "ULA.bdf" "" { Schematic "C:/Users/12681094/Documents/CPU/ULA.bdf" { { 392 280 392 488 "inst" "" } } } }  } 0 287076 "Can't find an inherited or default value for parameter \"%1!s!\" -- specify a parameter value" 0 0 "Analysis & Synthesis" 0 -1 1663866217572 ""}
{ "Warning" "WTDFX_MISSING_QUOTES" "LPM_FILE " "Constant or parameter \"LPM_FILE\" is used but not defined -- interpreted constant or parameter as quoted string" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_rom.tdf" 58 13 0 } } { "ULA.bdf" "" { Schematic "C:/Users/12681094/Documents/CPU/ULA.bdf" { { 392 280 392 488 "inst" "" } } } }  } 0 287006 "Constant or parameter \"%1!s!\" is used but not defined -- interpreted constant or parameter as quoted string" 0 0 "Analysis & Synthesis" 0 -1 1663866217573 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "LPM_ROM:inst " "Can't elaborate user hierarchy \"LPM_ROM:inst\"" {  } { { "ULA.bdf" "inst" { Schematic "C:/Users/12681094/Documents/CPU/ULA.bdf" { { 392 280 392 488 "inst" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663866217573 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663866217620 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 22 14:03:37 2022 " "Processing ended: Thu Sep 22 14:03:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663866217620 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663866217620 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663866217620 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663866217620 ""}
