[{"name":"尤信程","email":"scyou@ntut.edu.tw","latestUpdate":"2010-03-03 13:59:48","objective":"1.TTL，CMOS邏輯閘之特性實習;2.組合邏輯電路設計實習含：算術電路，比較器，解碼器，編碼器，多工器，解多工器等;3.序向邏輯電路設計與應用：正反器，計數器，記錄器，及移位暫存器等綜合應用;4.FPGA設計規劃。","schedule":"Week 1 　　Holiday\nWeek 2　　General announcement and lab administration \nWeek 3　　Lab 0: Usage of Lab Equipments\nWeek 4　　Lab 1: Characteristics of Logic Gates\nWeek 5　　Lab 2: Logic Pen\nWeek 6　　Lab 3: Linear Decoder\nWeek 7　　Holiday\nWeek 8　　Lab 4: Multivibrator Circuits\nWeek 9　　Lab 5: Applications of Counters (1)\nWeek 10　　Lab 5: Applications of Counters (2)\nWeek 11　　Lab 6: Electronic die (1)\nWeek 12　　Lab 6: Electronic die (2)\nWeek 13　　Lab 7: Data Communications (1)\nWeek 14　　Lab 7: Data Communications (2)\nWeek 15　　Lab 8: A Taste of FPGA (1)\nWeek 16　　Lab 8: A Taste of FPGA (2)\nWeek 17　　Final exam\n","scorePolicy":"Completion and demonstration of worked circuirs: 50%\nProject reports: 25 %\nFinal exam: 25 % (*)\n\n* The final exam covers basic knowledge students should know to successfully complete the lab experiments. Students with final exam scores below 40 points are determined not to have enough knowledge to complete the experiments independently. Therefore, the instructor reserve the rights not count the points of some worked circuits and reports for these students.","materials":"Lecture notes and reference datasheets are available as handouts.","foreignLanguageTextbooks":false}]
