<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="matrixmultiplication" solutionName="improve" date="2020-12-22T00:09:07.105+0800"/>
        <logs message="@E Simulation failed: Function 'main' returns nonzero value '1'." projectName="matrixmultiplication" solutionName="improve" date="2020-12-22T00:09:07.023+0800"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set A__B__AB__return_group [add_wave_group A__B__AB__return(axi_slave) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/interrupt -into $A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_BRESP -into $A__B__AB__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_BREADY -into $A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_BVALID -into $A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_RRESP -into $A__B__AB__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_RDATA -into $A__B__AB__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_RREADY -into $A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_RVALID -into $A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_ARREADY -into $A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_ARVALID -into $A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_ARADDR -into $A__B__AB__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_WSTRB -into $A__B__AB__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_WDATA -into $A__B__AB__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_WREADY -into $A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_WVALID -into $A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_AWREADY -into $A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_AWVALID -into $A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_AWADDR -into $A__B__AB__return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_ready -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_start -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/LENGTH_A -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/LENGTH_B -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/LENGTH_AB -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_A__B__AB__return_group [add_wave_group A__B__AB__return(axi_slave) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_INTERRUPT -into $tb_A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_BRESP -into $tb_A__B__AB__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_BREADY -into $tb_A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_BVALID -into $tb_A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_RRESP -into $tb_A__B__AB__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_RDATA -into $tb_A__B__AB__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_RREADY -into $tb_A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_RVALID -into $tb_A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_ARREADY -into $tb_A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_ARVALID -into $tb_A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_ARADDR -into $tb_A__B__AB__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_WSTRB -into $tb_A__B__AB__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_WDATA -into $tb_A__B__AB__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_WREADY -into $tb_A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_WVALID -into $tb_A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_AWREADY -into $tb_A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_AWVALID -into $tb_A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_AWADDR -into $tb_A__B__AB__return_group -radix hex&#xD;&#xA;## save_wave_config matrixmul.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;113000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;124883000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 124902500 ps : File &quot;C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/improve/sim/verilog/matrixmul.autotb.v&quot; Line 282&#xD;&#xA;## quit" projectName="matrixmultiplication.proj" solutionName="improve" date="2020-12-21T14:38:26.798+0800" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set A__B__AB__return_group [add_wave_group A__B__AB__return(axi_slave) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/interrupt -into $A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_BRESP -into $A__B__AB__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_BREADY -into $A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_BVALID -into $A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_RRESP -into $A__B__AB__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_RDATA -into $A__B__AB__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_RREADY -into $A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_RVALID -into $A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_ARREADY -into $A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_ARVALID -into $A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_ARADDR -into $A__B__AB__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_WSTRB -into $A__B__AB__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_WDATA -into $A__B__AB__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_WREADY -into $A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_WVALID -into $A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_AWREADY -into $A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_AWVALID -into $A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_AWADDR -into $A__B__AB__return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_ready -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_start -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/LENGTH_A -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/LENGTH_B -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/LENGTH_AB -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_A__B__AB__return_group [add_wave_group A__B__AB__return(axi_slave) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_INTERRUPT -into $tb_A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_BRESP -into $tb_A__B__AB__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_BREADY -into $tb_A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_BVALID -into $tb_A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_RRESP -into $tb_A__B__AB__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_RDATA -into $tb_A__B__AB__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_RREADY -into $tb_A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_RVALID -into $tb_A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_ARREADY -into $tb_A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_ARVALID -into $tb_A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_ARADDR -into $tb_A__B__AB__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_WSTRB -into $tb_A__B__AB__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_WDATA -into $tb_A__B__AB__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_WREADY -into $tb_A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_WVALID -into $tb_A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_AWREADY -into $tb_A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_AWVALID -into $tb_A__B__AB__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_AWADDR -into $tb_A__B__AB__return_group -radix hex&#xD;&#xA;## save_wave_config matrixmul.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;113000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;1167868000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 1167887500 ps : File &quot;C:/Users/admin/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/solution/sim/verilog/matrixmul.autotb.v&quot; Line 282&#xD;&#xA;## quit" projectName="matrixmultiplication.proj" solutionName="solution" date="2020-12-21T14:36:39.094+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
