# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do QuadrupleBuffer_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/leona/OneDrive\ -\ student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA\ primary/db {C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/db/masterclock_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:44:56 on Sep 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/db" C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/db/masterclock_altpll.v 
# -- Compiling module Masterclock_altpll
# 
# Top level modules:
# 	Masterclock_altpll
# End time: 09:44:57 on Sep 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/src/Distribute.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:44:57 on Sep 17,2024
# vcom -reportprogress 300 -93 -work work C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/src/Distribute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Distribute
# -- Compiling architecture Behavioral of Distribute
# End time: 09:44:57 on Sep 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/src/Divider.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:44:57 on Sep 17,2024
# vcom -reportprogress 300 -93 -work work C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/src/Divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Divider
# -- Compiling architecture Behavioral of Divider
# End time: 09:44:57 on Sep 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/src/RSSFilter_1.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:44:57 on Sep 17,2024
# vcom -reportprogress 300 -93 -work work C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/src/RSSFilter_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RSSFilter_1
# -- Compiling architecture Behavioral of RSSFilter_1
# End time: 09:44:57 on Sep 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/src/UARTReader.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:44:57 on Sep 17,2024
# vcom -reportprogress 300 -93 -work work C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/src/UARTReader.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UARTReader
# -- Compiling architecture rtl of UARTReader
# End time: 09:44:57 on Sep 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/src/PhaseLine.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:44:57 on Sep 17,2024
# vcom -reportprogress 300 -93 -work work C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/src/PhaseLine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PhaseLine
# -- Compiling architecture Behavioral of PhaseLine
# End time: 09:44:57 on Sep 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/src/Masterclock.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:44:57 on Sep 17,2024
# vcom -reportprogress 300 -93 -work work C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/src/Masterclock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Masterclock
# -- Compiling architecture SYN of masterclock
# End time: 09:44:58 on Sep 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/src/Counter.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:44:58 on Sep 17,2024
# vcom -reportprogress 300 -93 -work work C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/src/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Counter
# -- Compiling architecture Behavioral of Counter
# End time: 09:44:58 on Sep 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/src/Mux8.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:44:58 on Sep 17,2024
# vcom -reportprogress 300 -93 -work work C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/src/Mux8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux8
# -- Compiling architecture Behavioral of Mux8
# End time: 09:44:58 on Sep 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/src/AllChannels.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:44:58 on Sep 17,2024
# vcom -reportprogress 300 -93 -work work C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/src/AllChannels.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AllChannels
# -- Compiling architecture Behavioral of AllChannels
# End time: 09:44:58 on Sep 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/src/PulseExpander.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:44:58 on Sep 17,2024
# vcom -reportprogress 300 -93 -work work C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/src/PulseExpander.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity PulseExpander
# -- Compiling architecture Behavioral of PulseExpander
# End time: 09:44:58 on Sep 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/src/LatchBuffer.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:44:58 on Sep 17,2024
# vcom -reportprogress 300 -93 -work work C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/src/LatchBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity LatchBuffer
# -- Compiling architecture Behavioral of LatchBuffer
# End time: 09:44:58 on Sep 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/src/UARTReader_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 09:44:58 on Sep 17,2024
# vcom -reportprogress 300 -93 -work work C:/Users/leona/OneDrive - student.kit.edu/Dokumente/Git/UltrasonicBoard/Firmware/FPGA primary/src/UARTReader_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UARTReader_tb
# -- Compiling architecture Behavioral of UARTReader_tb
# End time: 09:44:58 on Sep 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  UARTReader_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" UARTReader_tb 
# Start time: 09:44:58 on Sep 17,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "UARTReader(rtl)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.uartreader_tb(behavioral)#1
# Loading work.uartreader(rtl)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 50000 ns
# End time: 09:46:13 on Sep 17,2024, Elapsed time: 0:01:15
# Errors: 0, Warnings: 1
