xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -i -p xc5vtx240t-ff1759-2 rldram_top_test_module.ngc rldram_top_test_module.ngd  
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc rldramUCF.ucf -p xc5vtx240t-ff1759-2 rldram_top_test_module.ngc rldram_top_test_module.ngd  
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc nf10.ucf -p xc5vtx240t-ff1759-2 rldram_top_test_module.ngc rldram_top_test_module.ngd  
vhdtdtfi -lang verilog -prj workingRLDRAM -o /home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.tfi -lib work /home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM//rldram_top_test_module.v -module rldram_top_test_module -template /cad_64/xilinx/ise13.2/ISE_DS/ISE//data/tfi.tft -deleteonerror 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
xst -intstyle ise -ifn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.xst" -ofn "/home/shehzadi/RLDRAM_controller_revision_2/XAPP852/verilog/workingRLDRAM/rldram_top_test_module.syr" 
