 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  num_le	  num_luts	  num_add_blocks	  max_add_chain_length	  num_sub_blocks	  max_sub_chain_length	 
 k6_frac_N10_4add_2chains_depop50_mem20K_22nm.xml	  diffeq2.v	  common	  22.52	  vpr	  64.48 MiB	  	  0.08	  9612	  -1	  -1	  6	  0.15	  -1	  -1	  33820	  -1	  -1	  15	  66	  0	  -1	  success	  v8.0.0-6793-gb52911b9f	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-27T15:52:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/pack_refactor/vtr-verilog-to-routing	  66032	  66	  96	  1000	  687	  1	  574	  192	  18	  18	  324	  mult_27	  auto	  26.4 MiB	  1.96	  5293	  64.5 MiB	  0.61	  0.02	  15.5776	  -880.096	  -15.5776	  15.5776	  1.29	  0.00409449	  0.00375619	  0.212903	  0.196373	  56	  12558	  37	  6.4517e+06	  1.13409e+06	  1.55150e+06	  4788.57	  12.52	  1.10716	  1.03508	  11892	  41	  5372	  13588	  5310568	  1426010	  17.4243	  17.4243	  -1114.83	  -17.4243	  0	  0	  1.95585e+06	  6036.58	  0.72	  1.91	  0.272043	  0.257902	  134	  200	  146	  33	  66	  33	 
