
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//bridge_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401ee0 <.init>:
  401ee0:	stp	x29, x30, [sp, #-16]!
  401ee4:	mov	x29, sp
  401ee8:	bl	4025d0 <ferror@plt+0x60>
  401eec:	ldp	x29, x30, [sp], #16
  401ef0:	ret

Disassembly of section .plt:

0000000000401f00 <memcpy@plt-0x20>:
  401f00:	stp	x16, x30, [sp, #-16]!
  401f04:	adrp	x16, 42c000 <ferror@plt+0x29a90>
  401f08:	ldr	x17, [x16, #4088]
  401f0c:	add	x16, x16, #0xff8
  401f10:	br	x17
  401f14:	nop
  401f18:	nop
  401f1c:	nop

0000000000401f20 <memcpy@plt>:
  401f20:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  401f24:	ldr	x17, [x16]
  401f28:	add	x16, x16, #0x0
  401f2c:	br	x17

0000000000401f30 <freopen64@plt>:
  401f30:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  401f34:	ldr	x17, [x16, #8]
  401f38:	add	x16, x16, #0x8
  401f3c:	br	x17

0000000000401f40 <recvmsg@plt>:
  401f40:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  401f44:	ldr	x17, [x16, #16]
  401f48:	add	x16, x16, #0x10
  401f4c:	br	x17

0000000000401f50 <strtoul@plt>:
  401f50:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  401f54:	ldr	x17, [x16, #24]
  401f58:	add	x16, x16, #0x18
  401f5c:	br	x17

0000000000401f60 <strlen@plt>:
  401f60:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  401f64:	ldr	x17, [x16, #32]
  401f68:	add	x16, x16, #0x20
  401f6c:	br	x17

0000000000401f70 <exit@plt>:
  401f70:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  401f74:	ldr	x17, [x16, #40]
  401f78:	add	x16, x16, #0x28
  401f7c:	br	x17

0000000000401f80 <mount@plt>:
  401f80:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  401f84:	ldr	x17, [x16, #48]
  401f88:	add	x16, x16, #0x30
  401f8c:	br	x17

0000000000401f90 <perror@plt>:
  401f90:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  401f94:	ldr	x17, [x16, #56]
  401f98:	add	x16, x16, #0x38
  401f9c:	br	x17

0000000000401fa0 <__cmsg_nxthdr@plt>:
  401fa0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  401fa4:	ldr	x17, [x16, #64]
  401fa8:	add	x16, x16, #0x40
  401fac:	br	x17

0000000000401fb0 <htonl@plt>:
  401fb0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  401fb4:	ldr	x17, [x16, #72]
  401fb8:	add	x16, x16, #0x48
  401fbc:	br	x17

0000000000401fc0 <strtoll@plt>:
  401fc0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  401fc4:	ldr	x17, [x16, #80]
  401fc8:	add	x16, x16, #0x50
  401fcc:	br	x17

0000000000401fd0 <strtod@plt>:
  401fd0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  401fd4:	ldr	x17, [x16, #88]
  401fd8:	add	x16, x16, #0x58
  401fdc:	br	x17

0000000000401fe0 <geteuid@plt>:
  401fe0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  401fe4:	ldr	x17, [x16, #96]
  401fe8:	add	x16, x16, #0x60
  401fec:	br	x17

0000000000401ff0 <sethostent@plt>:
  401ff0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  401ff4:	ldr	x17, [x16, #104]
  401ff8:	add	x16, x16, #0x68
  401ffc:	br	x17

0000000000402000 <bind@plt>:
  402000:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402004:	ldr	x17, [x16, #112]
  402008:	add	x16, x16, #0x70
  40200c:	br	x17

0000000000402010 <ntohl@plt>:
  402010:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402014:	ldr	x17, [x16, #120]
  402018:	add	x16, x16, #0x78
  40201c:	br	x17

0000000000402020 <ftell@plt>:
  402020:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402024:	ldr	x17, [x16, #128]
  402028:	add	x16, x16, #0x80
  40202c:	br	x17

0000000000402030 <sprintf@plt>:
  402030:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402034:	ldr	x17, [x16, #136]
  402038:	add	x16, x16, #0x88
  40203c:	br	x17

0000000000402040 <getuid@plt>:
  402040:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402044:	ldr	x17, [x16, #144]
  402048:	add	x16, x16, #0x90
  40204c:	br	x17

0000000000402050 <putc@plt>:
  402050:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402054:	ldr	x17, [x16, #152]
  402058:	add	x16, x16, #0x98
  40205c:	br	x17

0000000000402060 <opendir@plt>:
  402060:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402064:	ldr	x17, [x16, #160]
  402068:	add	x16, x16, #0xa0
  40206c:	br	x17

0000000000402070 <strftime@plt>:
  402070:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402074:	ldr	x17, [x16, #168]
  402078:	add	x16, x16, #0xa8
  40207c:	br	x17

0000000000402080 <fputc@plt>:
  402080:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402084:	ldr	x17, [x16, #176]
  402088:	add	x16, x16, #0xb0
  40208c:	br	x17

0000000000402090 <unshare@plt>:
  402090:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402094:	ldr	x17, [x16, #184]
  402098:	add	x16, x16, #0xb8
  40209c:	br	x17

00000000004020a0 <snprintf@plt>:
  4020a0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4020a4:	ldr	x17, [x16, #192]
  4020a8:	add	x16, x16, #0xc0
  4020ac:	br	x17

00000000004020b0 <umount2@plt>:
  4020b0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4020b4:	ldr	x17, [x16, #200]
  4020b8:	add	x16, x16, #0xc8
  4020bc:	br	x17

00000000004020c0 <fileno@plt>:
  4020c0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4020c4:	ldr	x17, [x16, #208]
  4020c8:	add	x16, x16, #0xd0
  4020cc:	br	x17

00000000004020d0 <localtime@plt>:
  4020d0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4020d4:	ldr	x17, [x16, #216]
  4020d8:	add	x16, x16, #0xd8
  4020dc:	br	x17

00000000004020e0 <fclose@plt>:
  4020e0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4020e4:	ldr	x17, [x16, #224]
  4020e8:	add	x16, x16, #0xe0
  4020ec:	br	x17

00000000004020f0 <atoi@plt>:
  4020f0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4020f4:	ldr	x17, [x16, #232]
  4020f8:	add	x16, x16, #0xe8
  4020fc:	br	x17

0000000000402100 <time@plt>:
  402100:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402104:	ldr	x17, [x16, #240]
  402108:	add	x16, x16, #0xf0
  40210c:	br	x17

0000000000402110 <ntohs@plt>:
  402110:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402114:	ldr	x17, [x16, #248]
  402118:	add	x16, x16, #0xf8
  40211c:	br	x17

0000000000402120 <malloc@plt>:
  402120:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402124:	ldr	x17, [x16, #256]
  402128:	add	x16, x16, #0x100
  40212c:	br	x17

0000000000402130 <setsockopt@plt>:
  402130:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402134:	ldr	x17, [x16, #264]
  402138:	add	x16, x16, #0x108
  40213c:	br	x17

0000000000402140 <__isoc99_fscanf@plt>:
  402140:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402144:	ldr	x17, [x16, #272]
  402148:	add	x16, x16, #0x110
  40214c:	br	x17

0000000000402150 <__libc_start_main@plt>:
  402150:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402154:	ldr	x17, [x16, #280]
  402158:	add	x16, x16, #0x118
  40215c:	br	x17

0000000000402160 <strcat@plt>:
  402160:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402164:	ldr	x17, [x16, #288]
  402168:	add	x16, x16, #0x120
  40216c:	br	x17

0000000000402170 <if_indextoname@plt>:
  402170:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402174:	ldr	x17, [x16, #296]
  402178:	add	x16, x16, #0x128
  40217c:	br	x17

0000000000402180 <memset@plt>:
  402180:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402184:	ldr	x17, [x16, #304]
  402188:	add	x16, x16, #0x130
  40218c:	br	x17

0000000000402190 <gettimeofday@plt>:
  402190:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402194:	ldr	x17, [x16, #312]
  402198:	add	x16, x16, #0x138
  40219c:	br	x17

00000000004021a0 <sendmsg@plt>:
  4021a0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4021a4:	ldr	x17, [x16, #320]
  4021a8:	add	x16, x16, #0x140
  4021ac:	br	x17

00000000004021b0 <cap_get_flag@plt>:
  4021b0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4021b4:	ldr	x17, [x16, #328]
  4021b8:	add	x16, x16, #0x148
  4021bc:	br	x17

00000000004021c0 <strcasecmp@plt>:
  4021c0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4021c4:	ldr	x17, [x16, #336]
  4021c8:	add	x16, x16, #0x150
  4021cc:	br	x17

00000000004021d0 <realloc@plt>:
  4021d0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4021d4:	ldr	x17, [x16, #344]
  4021d8:	add	x16, x16, #0x158
  4021dc:	br	x17

00000000004021e0 <htons@plt>:
  4021e0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4021e4:	ldr	x17, [x16, #352]
  4021e8:	add	x16, x16, #0x160
  4021ec:	br	x17

00000000004021f0 <cap_set_proc@plt>:
  4021f0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4021f4:	ldr	x17, [x16, #360]
  4021f8:	add	x16, x16, #0x168
  4021fc:	br	x17

0000000000402200 <strdup@plt>:
  402200:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402204:	ldr	x17, [x16, #368]
  402208:	add	x16, x16, #0x170
  40220c:	br	x17

0000000000402210 <closedir@plt>:
  402210:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402214:	ldr	x17, [x16, #376]
  402218:	add	x16, x16, #0x178
  40221c:	br	x17

0000000000402220 <strerror@plt>:
  402220:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402224:	ldr	x17, [x16, #384]
  402228:	add	x16, x16, #0x180
  40222c:	br	x17

0000000000402230 <close@plt>:
  402230:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402234:	ldr	x17, [x16, #392]
  402238:	add	x16, x16, #0x188
  40223c:	br	x17

0000000000402240 <strrchr@plt>:
  402240:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402244:	ldr	x17, [x16, #400]
  402248:	add	x16, x16, #0x190
  40224c:	br	x17

0000000000402250 <recv@plt>:
  402250:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402254:	ldr	x17, [x16, #408]
  402258:	add	x16, x16, #0x198
  40225c:	br	x17

0000000000402260 <__gmon_start__@plt>:
  402260:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402264:	ldr	x17, [x16, #416]
  402268:	add	x16, x16, #0x1a0
  40226c:	br	x17

0000000000402270 <abort@plt>:
  402270:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402274:	ldr	x17, [x16, #424]
  402278:	add	x16, x16, #0x1a8
  40227c:	br	x17

0000000000402280 <feof@plt>:
  402280:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402284:	ldr	x17, [x16, #432]
  402288:	add	x16, x16, #0x1b0
  40228c:	br	x17

0000000000402290 <puts@plt>:
  402290:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402294:	ldr	x17, [x16, #440]
  402298:	add	x16, x16, #0x1b8
  40229c:	br	x17

00000000004022a0 <memcmp@plt>:
  4022a0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4022a4:	ldr	x17, [x16, #448]
  4022a8:	add	x16, x16, #0x1c0
  4022ac:	br	x17

00000000004022b0 <strcmp@plt>:
  4022b0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4022b4:	ldr	x17, [x16, #456]
  4022b8:	add	x16, x16, #0x1c8
  4022bc:	br	x17

00000000004022c0 <__ctype_b_loc@plt>:
  4022c0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4022c4:	ldr	x17, [x16, #464]
  4022c8:	add	x16, x16, #0x1d0
  4022cc:	br	x17

00000000004022d0 <strtol@plt>:
  4022d0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4022d4:	ldr	x17, [x16, #472]
  4022d8:	add	x16, x16, #0x1d8
  4022dc:	br	x17

00000000004022e0 <cap_get_proc@plt>:
  4022e0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4022e4:	ldr	x17, [x16, #480]
  4022e8:	add	x16, x16, #0x1e0
  4022ec:	br	x17

00000000004022f0 <fread@plt>:
  4022f0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4022f4:	ldr	x17, [x16, #488]
  4022f8:	add	x16, x16, #0x1e8
  4022fc:	br	x17

0000000000402300 <getline@plt>:
  402300:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402304:	ldr	x17, [x16, #496]
  402308:	add	x16, x16, #0x1f0
  40230c:	br	x17

0000000000402310 <gethostbyaddr@plt>:
  402310:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402314:	ldr	x17, [x16, #504]
  402318:	add	x16, x16, #0x1f8
  40231c:	br	x17

0000000000402320 <statvfs64@plt>:
  402320:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402324:	ldr	x17, [x16, #512]
  402328:	add	x16, x16, #0x200
  40232c:	br	x17

0000000000402330 <free@plt>:
  402330:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402334:	ldr	x17, [x16, #520]
  402338:	add	x16, x16, #0x208
  40233c:	br	x17

0000000000402340 <inet_pton@plt>:
  402340:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402344:	ldr	x17, [x16, #528]
  402348:	add	x16, x16, #0x210
  40234c:	br	x17

0000000000402350 <readdir64@plt>:
  402350:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402354:	ldr	x17, [x16, #536]
  402358:	add	x16, x16, #0x218
  40235c:	br	x17

0000000000402360 <send@plt>:
  402360:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402364:	ldr	x17, [x16, #544]
  402368:	add	x16, x16, #0x220
  40236c:	br	x17

0000000000402370 <strspn@plt>:
  402370:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402374:	ldr	x17, [x16, #552]
  402378:	add	x16, x16, #0x228
  40237c:	br	x17

0000000000402380 <strchr@plt>:
  402380:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402384:	ldr	x17, [x16, #560]
  402388:	add	x16, x16, #0x230
  40238c:	br	x17

0000000000402390 <strtoull@plt>:
  402390:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402394:	ldr	x17, [x16, #568]
  402398:	add	x16, x16, #0x238
  40239c:	br	x17

00000000004023a0 <fwrite@plt>:
  4023a0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4023a4:	ldr	x17, [x16, #576]
  4023a8:	add	x16, x16, #0x240
  4023ac:	br	x17

00000000004023b0 <socket@plt>:
  4023b0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4023b4:	ldr	x17, [x16, #584]
  4023b8:	add	x16, x16, #0x248
  4023bc:	br	x17

00000000004023c0 <fflush@plt>:
  4023c0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4023c4:	ldr	x17, [x16, #592]
  4023c8:	add	x16, x16, #0x250
  4023cc:	br	x17

00000000004023d0 <strcpy@plt>:
  4023d0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4023d4:	ldr	x17, [x16, #600]
  4023d8:	add	x16, x16, #0x258
  4023dc:	br	x17

00000000004023e0 <fopen64@plt>:
  4023e0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4023e4:	ldr	x17, [x16, #608]
  4023e8:	add	x16, x16, #0x260
  4023ec:	br	x17

00000000004023f0 <setns@plt>:
  4023f0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4023f4:	ldr	x17, [x16, #616]
  4023f8:	add	x16, x16, #0x268
  4023fc:	br	x17

0000000000402400 <cap_clear@plt>:
  402400:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402404:	ldr	x17, [x16, #624]
  402408:	add	x16, x16, #0x270
  40240c:	br	x17

0000000000402410 <isatty@plt>:
  402410:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402414:	ldr	x17, [x16, #632]
  402418:	add	x16, x16, #0x278
  40241c:	br	x17

0000000000402420 <sysconf@plt>:
  402420:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402424:	ldr	x17, [x16, #640]
  402428:	add	x16, x16, #0x280
  40242c:	br	x17

0000000000402430 <open64@plt>:
  402430:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402434:	ldr	x17, [x16, #648]
  402438:	add	x16, x16, #0x288
  40243c:	br	x17

0000000000402440 <asctime@plt>:
  402440:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402444:	ldr	x17, [x16, #656]
  402448:	add	x16, x16, #0x290
  40244c:	br	x17

0000000000402450 <cap_free@plt>:
  402450:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402454:	ldr	x17, [x16, #664]
  402458:	add	x16, x16, #0x298
  40245c:	br	x17

0000000000402460 <if_nametoindex@plt>:
  402460:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402464:	ldr	x17, [x16, #672]
  402468:	add	x16, x16, #0x2a0
  40246c:	br	x17

0000000000402470 <strchrnul@plt>:
  402470:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402474:	ldr	x17, [x16, #680]
  402478:	add	x16, x16, #0x2a8
  40247c:	br	x17

0000000000402480 <strstr@plt>:
  402480:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402484:	ldr	x17, [x16, #688]
  402488:	add	x16, x16, #0x2b0
  40248c:	br	x17

0000000000402490 <__isoc99_sscanf@plt>:
  402490:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402494:	ldr	x17, [x16, #696]
  402498:	add	x16, x16, #0x2b8
  40249c:	br	x17

00000000004024a0 <strncpy@plt>:
  4024a0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4024a4:	ldr	x17, [x16, #704]
  4024a8:	add	x16, x16, #0x2c0
  4024ac:	br	x17

00000000004024b0 <strcspn@plt>:
  4024b0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4024b4:	ldr	x17, [x16, #712]
  4024b8:	add	x16, x16, #0x2c8
  4024bc:	br	x17

00000000004024c0 <vfprintf@plt>:
  4024c0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4024c4:	ldr	x17, [x16, #720]
  4024c8:	add	x16, x16, #0x2d0
  4024cc:	br	x17

00000000004024d0 <printf@plt>:
  4024d0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4024d4:	ldr	x17, [x16, #728]
  4024d8:	add	x16, x16, #0x2d8
  4024dc:	br	x17

00000000004024e0 <__assert_fail@plt>:
  4024e0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4024e4:	ldr	x17, [x16, #736]
  4024e8:	add	x16, x16, #0x2e0
  4024ec:	br	x17

00000000004024f0 <__errno_location@plt>:
  4024f0:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  4024f4:	ldr	x17, [x16, #744]
  4024f8:	add	x16, x16, #0x2e8
  4024fc:	br	x17

0000000000402500 <getenv@plt>:
  402500:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402504:	ldr	x17, [x16, #752]
  402508:	add	x16, x16, #0x2f0
  40250c:	br	x17

0000000000402510 <putchar@plt>:
  402510:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402514:	ldr	x17, [x16, #760]
  402518:	add	x16, x16, #0x2f8
  40251c:	br	x17

0000000000402520 <getsockname@plt>:
  402520:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402524:	ldr	x17, [x16, #768]
  402528:	add	x16, x16, #0x300
  40252c:	br	x17

0000000000402530 <getservbyname@plt>:
  402530:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402534:	ldr	x17, [x16, #776]
  402538:	add	x16, x16, #0x308
  40253c:	br	x17

0000000000402540 <fprintf@plt>:
  402540:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402544:	ldr	x17, [x16, #784]
  402548:	add	x16, x16, #0x310
  40254c:	br	x17

0000000000402550 <fgets@plt>:
  402550:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402554:	ldr	x17, [x16, #792]
  402558:	add	x16, x16, #0x318
  40255c:	br	x17

0000000000402560 <inet_ntop@plt>:
  402560:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402564:	ldr	x17, [x16, #800]
  402568:	add	x16, x16, #0x320
  40256c:	br	x17

0000000000402570 <ferror@plt>:
  402570:	adrp	x16, 42d000 <ferror@plt+0x2aa90>
  402574:	ldr	x17, [x16, #808]
  402578:	add	x16, x16, #0x328
  40257c:	br	x17

Disassembly of section .text:

0000000000402580 <.text>:
  402580:	mov	x29, #0x0                   	// #0
  402584:	mov	x30, #0x0                   	// #0
  402588:	mov	x5, x0
  40258c:	ldr	x1, [sp]
  402590:	add	x2, sp, #0x8
  402594:	mov	x6, sp
  402598:	movz	x0, #0x0, lsl #48
  40259c:	movk	x0, #0x0, lsl #32
  4025a0:	movk	x0, #0x40, lsl #16
  4025a4:	movk	x0, #0x2a38
  4025a8:	movz	x3, #0x0, lsl #48
  4025ac:	movk	x3, #0x0, lsl #32
  4025b0:	movk	x3, #0x41, lsl #16
  4025b4:	movk	x3, #0x6828
  4025b8:	movz	x4, #0x0, lsl #48
  4025bc:	movk	x4, #0x0, lsl #32
  4025c0:	movk	x4, #0x41, lsl #16
  4025c4:	movk	x4, #0x68a8
  4025c8:	bl	402150 <__libc_start_main@plt>
  4025cc:	bl	402270 <abort@plt>
  4025d0:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  4025d4:	ldr	x0, [x0, #4040]
  4025d8:	cbz	x0, 4025e0 <ferror@plt+0x70>
  4025dc:	b	402260 <__gmon_start__@plt>
  4025e0:	ret
  4025e4:	stp	x29, x30, [sp, #-32]!
  4025e8:	mov	x29, sp
  4025ec:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4025f0:	add	x0, x0, #0x3f8
  4025f4:	str	x0, [sp, #24]
  4025f8:	ldr	x0, [sp, #24]
  4025fc:	str	x0, [sp, #24]
  402600:	ldr	x1, [sp, #24]
  402604:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  402608:	add	x0, x0, #0x3f8
  40260c:	cmp	x1, x0
  402610:	b.eq	40264c <ferror@plt+0xdc>  // b.none
  402614:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402618:	add	x0, x0, #0x8c8
  40261c:	ldr	x0, [x0]
  402620:	str	x0, [sp, #16]
  402624:	ldr	x0, [sp, #16]
  402628:	str	x0, [sp, #16]
  40262c:	ldr	x0, [sp, #16]
  402630:	cmp	x0, #0x0
  402634:	b.eq	402650 <ferror@plt+0xe0>  // b.none
  402638:	ldr	x1, [sp, #16]
  40263c:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  402640:	add	x0, x0, #0x3f8
  402644:	blr	x1
  402648:	b	402650 <ferror@plt+0xe0>
  40264c:	nop
  402650:	ldp	x29, x30, [sp], #32
  402654:	ret
  402658:	stp	x29, x30, [sp, #-48]!
  40265c:	mov	x29, sp
  402660:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  402664:	add	x0, x0, #0x3f8
  402668:	str	x0, [sp, #40]
  40266c:	ldr	x0, [sp, #40]
  402670:	str	x0, [sp, #40]
  402674:	ldr	x1, [sp, #40]
  402678:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40267c:	add	x0, x0, #0x3f8
  402680:	sub	x0, x1, x0
  402684:	asr	x0, x0, #3
  402688:	lsr	x1, x0, #63
  40268c:	add	x0, x1, x0
  402690:	asr	x0, x0, #1
  402694:	str	x0, [sp, #32]
  402698:	ldr	x0, [sp, #32]
  40269c:	cmp	x0, #0x0
  4026a0:	b.eq	4026e0 <ferror@plt+0x170>  // b.none
  4026a4:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4026a8:	add	x0, x0, #0x8d0
  4026ac:	ldr	x0, [x0]
  4026b0:	str	x0, [sp, #24]
  4026b4:	ldr	x0, [sp, #24]
  4026b8:	str	x0, [sp, #24]
  4026bc:	ldr	x0, [sp, #24]
  4026c0:	cmp	x0, #0x0
  4026c4:	b.eq	4026e4 <ferror@plt+0x174>  // b.none
  4026c8:	ldr	x2, [sp, #24]
  4026cc:	ldr	x1, [sp, #32]
  4026d0:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4026d4:	add	x0, x0, #0x3f8
  4026d8:	blr	x2
  4026dc:	b	4026e4 <ferror@plt+0x174>
  4026e0:	nop
  4026e4:	ldp	x29, x30, [sp], #48
  4026e8:	ret
  4026ec:	stp	x29, x30, [sp, #-16]!
  4026f0:	mov	x29, sp
  4026f4:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4026f8:	add	x0, x0, #0x410
  4026fc:	ldrb	w0, [x0]
  402700:	and	x0, x0, #0xff
  402704:	cmp	x0, #0x0
  402708:	b.ne	402724 <ferror@plt+0x1b4>  // b.any
  40270c:	bl	4025e4 <ferror@plt+0x74>
  402710:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  402714:	add	x0, x0, #0x410
  402718:	mov	w1, #0x1                   	// #1
  40271c:	strb	w1, [x0]
  402720:	b	402728 <ferror@plt+0x1b8>
  402724:	nop
  402728:	ldp	x29, x30, [sp], #16
  40272c:	ret
  402730:	stp	x29, x30, [sp, #-16]!
  402734:	mov	x29, sp
  402738:	bl	402658 <ferror@plt+0xe8>
  40273c:	nop
  402740:	ldp	x29, x30, [sp], #16
  402744:	ret
  402748:	stp	x29, x30, [sp, #-16]!
  40274c:	mov	x29, sp
  402750:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  402754:	add	x0, x0, #0x3f8
  402758:	ldr	x0, [x0]
  40275c:	mov	x3, x0
  402760:	mov	x2, #0x131                 	// #305
  402764:	mov	x1, #0x1                   	// #1
  402768:	adrp	x0, 416000 <ferror@plt+0x13a90>
  40276c:	add	x0, x0, #0x8e0
  402770:	bl	4023a0 <fwrite@plt>
  402774:	mov	w0, #0xffffffff            	// #-1
  402778:	bl	401f70 <exit@plt>
  40277c:	stp	x29, x30, [sp, #-32]!
  402780:	mov	x29, sp
  402784:	str	w0, [sp, #28]
  402788:	str	x1, [sp, #16]
  40278c:	bl	402748 <ferror@plt+0x1d8>
  402790:	stp	x29, x30, [sp, #-64]!
  402794:	mov	x29, sp
  402798:	str	x0, [sp, #40]
  40279c:	str	w1, [sp, #36]
  4027a0:	str	x2, [sp, #24]
  4027a4:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4027a8:	add	x0, x0, #0xa48
  4027ac:	str	x0, [sp, #56]
  4027b0:	b	402810 <ferror@plt+0x2a0>
  4027b4:	ldr	x0, [sp, #56]
  4027b8:	ldr	x0, [x0]
  4027bc:	mov	x1, x0
  4027c0:	ldr	x0, [sp, #40]
  4027c4:	bl	40d37c <ferror@plt+0xae0c>
  4027c8:	and	w0, w0, #0xff
  4027cc:	eor	w0, w0, #0x1
  4027d0:	and	w0, w0, #0xff
  4027d4:	cmp	w0, #0x0
  4027d8:	b.eq	402804 <ferror@plt+0x294>  // b.none
  4027dc:	ldr	x0, [sp, #56]
  4027e0:	ldr	x2, [x0, #8]
  4027e4:	ldr	w0, [sp, #36]
  4027e8:	sub	w3, w0, #0x1
  4027ec:	ldr	x0, [sp, #24]
  4027f0:	add	x0, x0, #0x8
  4027f4:	mov	x1, x0
  4027f8:	mov	w0, w3
  4027fc:	blr	x2
  402800:	b	402844 <ferror@plt+0x2d4>
  402804:	ldr	x0, [sp, #56]
  402808:	add	x0, x0, #0x10
  40280c:	str	x0, [sp, #56]
  402810:	ldr	x0, [sp, #56]
  402814:	ldr	x0, [x0]
  402818:	cmp	x0, #0x0
  40281c:	b.ne	4027b4 <ferror@plt+0x244>  // b.any
  402820:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  402824:	add	x0, x0, #0x3f8
  402828:	ldr	x3, [x0]
  40282c:	ldr	x2, [sp, #40]
  402830:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402834:	add	x1, x0, #0xab8
  402838:	mov	x0, x3
  40283c:	bl	402540 <fprintf@plt>
  402840:	mov	w0, #0xffffffff            	// #-1
  402844:	ldp	x29, x30, [sp], #64
  402848:	ret
  40284c:	sub	sp, sp, #0x370
  402850:	stp	x29, x30, [sp]
  402854:	mov	x29, sp
  402858:	str	x19, [sp, #16]
  40285c:	str	x0, [sp, #40]
  402860:	str	xzr, [sp, #864]
  402864:	str	xzr, [sp, #856]
  402868:	str	wzr, [sp, #876]
  40286c:	ldr	x0, [sp, #40]
  402870:	cmp	x0, #0x0
  402874:	b.eq	4028f0 <ferror@plt+0x380>  // b.none
  402878:	adrp	x0, 416000 <ferror@plt+0x13a90>
  40287c:	add	x1, x0, #0xae8
  402880:	ldr	x0, [sp, #40]
  402884:	bl	4022b0 <strcmp@plt>
  402888:	cmp	w0, #0x0
  40288c:	b.eq	4028f0 <ferror@plt+0x380>  // b.none
  402890:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  402894:	add	x0, x0, #0x408
  402898:	ldr	x0, [x0]
  40289c:	mov	x2, x0
  4028a0:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4028a4:	add	x1, x0, #0xaf0
  4028a8:	ldr	x0, [sp, #40]
  4028ac:	bl	401f30 <freopen64@plt>
  4028b0:	cmp	x0, #0x0
  4028b4:	b.ne	4028f0 <ferror@plt+0x380>  // b.any
  4028b8:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4028bc:	add	x0, x0, #0x3f8
  4028c0:	ldr	x19, [x0]
  4028c4:	bl	4024f0 <__errno_location@plt>
  4028c8:	ldr	w0, [x0]
  4028cc:	bl	402220 <strerror@plt>
  4028d0:	mov	x3, x0
  4028d4:	ldr	x2, [sp, #40]
  4028d8:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4028dc:	add	x1, x0, #0xaf8
  4028e0:	mov	x0, x19
  4028e4:	bl	402540 <fprintf@plt>
  4028e8:	mov	w0, #0x1                   	// #1
  4028ec:	b	402a28 <ferror@plt+0x4b8>
  4028f0:	mov	w1, #0x0                   	// #0
  4028f4:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4028f8:	add	x0, x0, #0x340
  4028fc:	bl	41379c <ferror@plt+0x1122c>
  402900:	cmp	w0, #0x0
  402904:	b.ge	402934 <ferror@plt+0x3c4>  // b.tcont
  402908:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40290c:	add	x0, x0, #0x3f8
  402910:	ldr	x0, [x0]
  402914:	mov	x3, x0
  402918:	mov	x2, #0x16                  	// #22
  40291c:	mov	x1, #0x1                   	// #1
  402920:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402924:	add	x0, x0, #0xb20
  402928:	bl	4023a0 <fwrite@plt>
  40292c:	mov	w0, #0x1                   	// #1
  402930:	b	402a28 <ferror@plt+0x4b8>
  402934:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  402938:	add	x0, x0, #0x340
  40293c:	bl	41345c <ferror@plt+0x10eec>
  402940:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  402944:	add	x0, x0, #0xefc
  402948:	str	wzr, [x0]
  40294c:	b	4029dc <ferror@plt+0x46c>
  402950:	ldr	x0, [sp, #864]
  402954:	add	x1, sp, #0x38
  402958:	mov	w2, #0x64                  	// #100
  40295c:	bl	40e694 <ferror@plt+0xc124>
  402960:	str	w0, [sp, #872]
  402964:	ldr	w0, [sp, #872]
  402968:	cmp	w0, #0x0
  40296c:	b.ne	402974 <ferror@plt+0x404>  // b.any
  402970:	b	4029dc <ferror@plt+0x46c>
  402974:	ldr	x0, [sp, #56]
  402978:	add	x1, sp, #0x38
  40297c:	mov	x2, x1
  402980:	ldr	w1, [sp, #872]
  402984:	bl	402790 <ferror@plt+0x220>
  402988:	cmp	w0, #0x0
  40298c:	b.eq	4029dc <ferror@plt+0x46c>  // b.none
  402990:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  402994:	add	x0, x0, #0x3f8
  402998:	ldr	x4, [x0]
  40299c:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  4029a0:	add	x0, x0, #0xefc
  4029a4:	ldr	w0, [x0]
  4029a8:	mov	w3, w0
  4029ac:	ldr	x2, [sp, #40]
  4029b0:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4029b4:	add	x1, x0, #0xb38
  4029b8:	mov	x0, x4
  4029bc:	bl	402540 <fprintf@plt>
  4029c0:	mov	w0, #0x1                   	// #1
  4029c4:	str	w0, [sp, #876]
  4029c8:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  4029cc:	add	x0, x0, #0xef0
  4029d0:	ldr	w0, [x0]
  4029d4:	cmp	w0, #0x0
  4029d8:	b.eq	402a00 <ferror@plt+0x490>  // b.none
  4029dc:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4029e0:	add	x0, x0, #0x408
  4029e4:	ldr	x2, [x0]
  4029e8:	add	x1, sp, #0x358
  4029ec:	add	x0, sp, #0x360
  4029f0:	bl	40e478 <ferror@plt+0xbf08>
  4029f4:	cmn	x0, #0x1
  4029f8:	b.ne	402950 <ferror@plt+0x3e0>  // b.any
  4029fc:	b	402a04 <ferror@plt+0x494>
  402a00:	nop
  402a04:	ldr	x0, [sp, #864]
  402a08:	cmp	x0, #0x0
  402a0c:	b.eq	402a18 <ferror@plt+0x4a8>  // b.none
  402a10:	ldr	x0, [sp, #864]
  402a14:	bl	402330 <free@plt>
  402a18:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  402a1c:	add	x0, x0, #0x340
  402a20:	bl	4134f4 <ferror@plt+0x10f84>
  402a24:	ldr	w0, [sp, #876]
  402a28:	ldr	x19, [sp, #16]
  402a2c:	ldp	x29, x30, [sp]
  402a30:	add	sp, sp, #0x370
  402a34:	ret
  402a38:	stp	x29, x30, [sp, #-48]!
  402a3c:	mov	x29, sp
  402a40:	str	w0, [sp, #28]
  402a44:	str	x1, [sp, #16]
  402a48:	b	402fe4 <ferror@plt+0xa74>
  402a4c:	ldr	x0, [sp, #16]
  402a50:	ldr	x0, [x0, #8]
  402a54:	str	x0, [sp, #40]
  402a58:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402a5c:	add	x1, x0, #0xb50
  402a60:	ldr	x0, [sp, #40]
  402a64:	bl	4022b0 <strcmp@plt>
  402a68:	cmp	w0, #0x0
  402a6c:	b.ne	402a8c <ferror@plt+0x51c>  // b.any
  402a70:	ldr	w0, [sp, #28]
  402a74:	sub	w0, w0, #0x1
  402a78:	str	w0, [sp, #28]
  402a7c:	ldr	x0, [sp, #16]
  402a80:	add	x0, x0, #0x8
  402a84:	str	x0, [sp, #16]
  402a88:	b	402ff8 <ferror@plt+0xa88>
  402a8c:	ldr	x0, [sp, #40]
  402a90:	ldrb	w0, [x0]
  402a94:	cmp	w0, #0x2d
  402a98:	b.ne	402ff4 <ferror@plt+0xa84>  // b.any
  402a9c:	ldr	x0, [sp, #40]
  402aa0:	add	x0, x0, #0x1
  402aa4:	ldrb	w0, [x0]
  402aa8:	cmp	w0, #0x2d
  402aac:	b.ne	402abc <ferror@plt+0x54c>  // b.any
  402ab0:	ldr	x0, [sp, #40]
  402ab4:	add	x0, x0, #0x1
  402ab8:	str	x0, [sp, #40]
  402abc:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402ac0:	add	x1, x0, #0xb58
  402ac4:	ldr	x0, [sp, #40]
  402ac8:	bl	40d37c <ferror@plt+0xae0c>
  402acc:	and	w0, w0, #0xff
  402ad0:	eor	w0, w0, #0x1
  402ad4:	and	w0, w0, #0xff
  402ad8:	cmp	w0, #0x0
  402adc:	b.eq	402ae4 <ferror@plt+0x574>  // b.none
  402ae0:	bl	402748 <ferror@plt+0x1d8>
  402ae4:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402ae8:	add	x1, x0, #0xb60
  402aec:	ldr	x0, [sp, #40]
  402af0:	bl	40d37c <ferror@plt+0xae0c>
  402af4:	and	w0, w0, #0xff
  402af8:	eor	w0, w0, #0x1
  402afc:	and	w0, w0, #0xff
  402b00:	cmp	w0, #0x0
  402b04:	b.eq	402b1c <ferror@plt+0x5ac>  // b.none
  402b08:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402b0c:	add	x0, x0, #0xb70
  402b10:	bl	402290 <puts@plt>
  402b14:	mov	w0, #0x0                   	// #0
  402b18:	bl	401f70 <exit@plt>
  402b1c:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402b20:	add	x1, x0, #0xb88
  402b24:	ldr	x0, [sp, #40]
  402b28:	bl	40d37c <ferror@plt+0xae0c>
  402b2c:	and	w0, w0, #0xff
  402b30:	eor	w0, w0, #0x1
  402b34:	and	w0, w0, #0xff
  402b38:	cmp	w0, #0x0
  402b3c:	b.ne	402b64 <ferror@plt+0x5f4>  // b.any
  402b40:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402b44:	add	x1, x0, #0xb90
  402b48:	ldr	x0, [sp, #40]
  402b4c:	bl	40d37c <ferror@plt+0xae0c>
  402b50:	and	w0, w0, #0xff
  402b54:	eor	w0, w0, #0x1
  402b58:	and	w0, w0, #0xff
  402b5c:	cmp	w0, #0x0
  402b60:	b.eq	402b84 <ferror@plt+0x614>  // b.none
  402b64:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  402b68:	add	x0, x0, #0xef8
  402b6c:	ldr	w0, [x0]
  402b70:	add	w1, w0, #0x1
  402b74:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  402b78:	add	x0, x0, #0xef8
  402b7c:	str	w1, [x0]
  402b80:	b	402fcc <ferror@plt+0xa5c>
  402b84:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402b88:	add	x1, x0, #0xba0
  402b8c:	ldr	x0, [sp, #40]
  402b90:	bl	40d37c <ferror@plt+0xae0c>
  402b94:	and	w0, w0, #0xff
  402b98:	eor	w0, w0, #0x1
  402b9c:	and	w0, w0, #0xff
  402ba0:	cmp	w0, #0x0
  402ba4:	b.eq	402bc8 <ferror@plt+0x658>  // b.none
  402ba8:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  402bac:	add	x0, x0, #0xee8
  402bb0:	ldr	w0, [x0]
  402bb4:	add	w1, w0, #0x1
  402bb8:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  402bbc:	add	x0, x0, #0xee8
  402bc0:	str	w1, [x0]
  402bc4:	b	402fcc <ferror@plt+0xa5c>
  402bc8:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402bcc:	add	x1, x0, #0xbb0
  402bd0:	ldr	x0, [sp, #40]
  402bd4:	bl	40d37c <ferror@plt+0xae0c>
  402bd8:	and	w0, w0, #0xff
  402bdc:	eor	w0, w0, #0x1
  402be0:	and	w0, w0, #0xff
  402be4:	cmp	w0, #0x0
  402be8:	b.eq	402c0c <ferror@plt+0x69c>  // b.none
  402bec:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  402bf0:	add	x0, x0, #0xef4
  402bf4:	ldr	w0, [x0]
  402bf8:	add	w1, w0, #0x1
  402bfc:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  402c00:	add	x0, x0, #0xef4
  402c04:	str	w1, [x0]
  402c08:	b	402fcc <ferror@plt+0xa5c>
  402c0c:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402c10:	add	x1, x0, #0xbc0
  402c14:	ldr	x0, [sp, #40]
  402c18:	bl	40d37c <ferror@plt+0xae0c>
  402c1c:	and	w0, w0, #0xff
  402c20:	eor	w0, w0, #0x1
  402c24:	and	w0, w0, #0xff
  402c28:	cmp	w0, #0x0
  402c2c:	b.eq	402c50 <ferror@plt+0x6e0>  // b.none
  402c30:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  402c34:	add	x0, x0, #0xee0
  402c38:	ldr	w0, [x0]
  402c3c:	add	w1, w0, #0x1
  402c40:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  402c44:	add	x0, x0, #0xee0
  402c48:	str	w1, [x0]
  402c4c:	b	402fcc <ferror@plt+0xa5c>
  402c50:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402c54:	add	x1, x0, #0xbd0
  402c58:	ldr	x0, [sp, #40]
  402c5c:	bl	40d37c <ferror@plt+0xae0c>
  402c60:	and	w0, w0, #0xff
  402c64:	eor	w0, w0, #0x1
  402c68:	and	w0, w0, #0xff
  402c6c:	cmp	w0, #0x0
  402c70:	b.eq	402d50 <ferror@plt+0x7e0>  // b.none
  402c74:	ldr	w0, [sp, #28]
  402c78:	sub	w0, w0, #0x1
  402c7c:	str	w0, [sp, #28]
  402c80:	ldr	x0, [sp, #16]
  402c84:	add	x0, x0, #0x8
  402c88:	str	x0, [sp, #16]
  402c8c:	ldr	w0, [sp, #28]
  402c90:	cmp	w0, #0x1
  402c94:	b.gt	402c9c <ferror@plt+0x72c>
  402c98:	bl	402748 <ferror@plt+0x1d8>
  402c9c:	ldr	x0, [sp, #16]
  402ca0:	add	x0, x0, #0x8
  402ca4:	ldr	x2, [x0]
  402ca8:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402cac:	add	x1, x0, #0xbd8
  402cb0:	mov	x0, x2
  402cb4:	bl	4022b0 <strcmp@plt>
  402cb8:	cmp	w0, #0x0
  402cbc:	b.ne	402cd4 <ferror@plt+0x764>  // b.any
  402cc0:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  402cc4:	add	x0, x0, #0x418
  402cc8:	mov	w1, #0x2                   	// #2
  402ccc:	str	w1, [x0]
  402cd0:	b	402fcc <ferror@plt+0xa5c>
  402cd4:	ldr	x0, [sp, #16]
  402cd8:	add	x0, x0, #0x8
  402cdc:	ldr	x2, [x0]
  402ce0:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402ce4:	add	x1, x0, #0xbe0
  402ce8:	mov	x0, x2
  402cec:	bl	4022b0 <strcmp@plt>
  402cf0:	cmp	w0, #0x0
  402cf4:	b.ne	402d0c <ferror@plt+0x79c>  // b.any
  402cf8:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  402cfc:	add	x0, x0, #0x418
  402d00:	mov	w1, #0xa                   	// #10
  402d04:	str	w1, [x0]
  402d08:	b	402fcc <ferror@plt+0xa5c>
  402d0c:	ldr	x0, [sp, #16]
  402d10:	add	x0, x0, #0x8
  402d14:	ldr	x2, [x0]
  402d18:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402d1c:	add	x1, x0, #0xa40
  402d20:	mov	x0, x2
  402d24:	bl	4022b0 <strcmp@plt>
  402d28:	cmp	w0, #0x0
  402d2c:	b.ne	402d34 <ferror@plt+0x7c4>  // b.any
  402d30:	bl	402748 <ferror@plt+0x1d8>
  402d34:	ldr	x0, [sp, #16]
  402d38:	add	x0, x0, #0x8
  402d3c:	ldr	x0, [x0]
  402d40:	mov	x1, x0
  402d44:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402d48:	add	x0, x0, #0xbe8
  402d4c:	bl	40d0f0 <ferror@plt+0xab80>
  402d50:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402d54:	add	x1, x0, #0xc00
  402d58:	ldr	x0, [sp, #40]
  402d5c:	bl	4022b0 <strcmp@plt>
  402d60:	cmp	w0, #0x0
  402d64:	b.ne	402d7c <ferror@plt+0x80c>  // b.any
  402d68:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  402d6c:	add	x0, x0, #0x418
  402d70:	mov	w1, #0x2                   	// #2
  402d74:	str	w1, [x0]
  402d78:	b	402fcc <ferror@plt+0xa5c>
  402d7c:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402d80:	add	x1, x0, #0xc08
  402d84:	ldr	x0, [sp, #40]
  402d88:	bl	4022b0 <strcmp@plt>
  402d8c:	cmp	w0, #0x0
  402d90:	b.ne	402da8 <ferror@plt+0x838>  // b.any
  402d94:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  402d98:	add	x0, x0, #0x418
  402d9c:	mov	w1, #0xa                   	// #10
  402da0:	str	w1, [x0]
  402da4:	b	402fcc <ferror@plt+0xa5c>
  402da8:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402dac:	add	x1, x0, #0xc10
  402db0:	ldr	x0, [sp, #40]
  402db4:	bl	40d37c <ferror@plt+0xae0c>
  402db8:	and	w0, w0, #0xff
  402dbc:	eor	w0, w0, #0x1
  402dc0:	and	w0, w0, #0xff
  402dc4:	cmp	w0, #0x0
  402dc8:	b.eq	402e14 <ferror@plt+0x8a4>  // b.none
  402dcc:	ldr	x0, [sp, #16]
  402dd0:	add	x0, x0, #0x8
  402dd4:	str	x0, [sp, #16]
  402dd8:	ldr	w0, [sp, #28]
  402ddc:	sub	w0, w0, #0x1
  402de0:	str	w0, [sp, #28]
  402de4:	ldr	w0, [sp, #28]
  402de8:	cmp	w0, #0x0
  402dec:	b.gt	402df4 <ferror@plt+0x884>
  402df0:	bl	40d088 <ferror@plt+0xab18>
  402df4:	ldr	x0, [sp, #16]
  402df8:	add	x0, x0, #0x8
  402dfc:	ldr	x0, [x0]
  402e00:	bl	410964 <ferror@plt+0xe3f4>
  402e04:	cmp	w0, #0x0
  402e08:	b.eq	402fcc <ferror@plt+0xa5c>  // b.none
  402e0c:	mov	w0, #0xffffffff            	// #-1
  402e10:	bl	401f70 <exit@plt>
  402e14:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402e18:	add	x1, x0, #0xc18
  402e1c:	ldr	x0, [sp, #40]
  402e20:	bl	40d37c <ferror@plt+0xae0c>
  402e24:	and	w0, w0, #0xff
  402e28:	eor	w0, w0, #0x1
  402e2c:	and	w0, w0, #0xff
  402e30:	cmp	w0, #0x0
  402e34:	b.eq	402e58 <ferror@plt+0x8e8>  // b.none
  402e38:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  402e3c:	add	x0, x0, #0xeec
  402e40:	ldr	w0, [x0]
  402e44:	add	w1, w0, #0x1
  402e48:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  402e4c:	add	x0, x0, #0xeec
  402e50:	str	w1, [x0]
  402e54:	b	402fcc <ferror@plt+0xa5c>
  402e58:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  402e5c:	add	x1, x0, #0x41c
  402e60:	ldr	x0, [sp, #40]
  402e64:	bl	412058 <ferror@plt+0xfae8>
  402e68:	and	w0, w0, #0xff
  402e6c:	cmp	w0, #0x0
  402e70:	b.ne	402fcc <ferror@plt+0xa5c>  // b.any
  402e74:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402e78:	add	x1, x0, #0xc28
  402e7c:	ldr	x0, [sp, #40]
  402e80:	bl	40d37c <ferror@plt+0xae0c>
  402e84:	and	w0, w0, #0xff
  402e88:	eor	w0, w0, #0x1
  402e8c:	and	w0, w0, #0xff
  402e90:	cmp	w0, #0x0
  402e94:	b.eq	402eb8 <ferror@plt+0x948>  // b.none
  402e98:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  402e9c:	add	x0, x0, #0xef0
  402ea0:	ldr	w0, [x0]
  402ea4:	add	w1, w0, #0x1
  402ea8:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  402eac:	add	x0, x0, #0xef0
  402eb0:	str	w1, [x0]
  402eb4:	b	402fcc <ferror@plt+0xa5c>
  402eb8:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402ebc:	add	x1, x0, #0xc30
  402ec0:	ldr	x0, [sp, #40]
  402ec4:	bl	40d37c <ferror@plt+0xae0c>
  402ec8:	and	w0, w0, #0xff
  402ecc:	eor	w0, w0, #0x1
  402ed0:	and	w0, w0, #0xff
  402ed4:	cmp	w0, #0x0
  402ed8:	b.eq	402efc <ferror@plt+0x98c>  // b.none
  402edc:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  402ee0:	add	x0, x0, #0xee4
  402ee4:	ldr	w0, [x0]
  402ee8:	add	w1, w0, #0x1
  402eec:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  402ef0:	add	x0, x0, #0xee4
  402ef4:	str	w1, [x0]
  402ef8:	b	402fcc <ferror@plt+0xa5c>
  402efc:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402f00:	add	x1, x0, #0xc38
  402f04:	ldr	x0, [sp, #40]
  402f08:	bl	40d37c <ferror@plt+0xae0c>
  402f0c:	and	w0, w0, #0xff
  402f10:	eor	w0, w0, #0x1
  402f14:	and	w0, w0, #0xff
  402f18:	cmp	w0, #0x0
  402f1c:	b.eq	402f40 <ferror@plt+0x9d0>  // b.none
  402f20:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  402f24:	add	x0, x0, #0xf08
  402f28:	ldr	w0, [x0]
  402f2c:	add	w1, w0, #0x1
  402f30:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  402f34:	add	x0, x0, #0xf08
  402f38:	str	w1, [x0]
  402f3c:	b	402fcc <ferror@plt+0xa5c>
  402f40:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402f44:	add	x1, x0, #0xc40
  402f48:	ldr	x0, [sp, #40]
  402f4c:	bl	40d37c <ferror@plt+0xae0c>
  402f50:	and	w0, w0, #0xff
  402f54:	eor	w0, w0, #0x1
  402f58:	and	w0, w0, #0xff
  402f5c:	cmp	w0, #0x0
  402f60:	b.eq	402fa4 <ferror@plt+0xa34>  // b.none
  402f64:	ldr	w0, [sp, #28]
  402f68:	sub	w0, w0, #0x1
  402f6c:	str	w0, [sp, #28]
  402f70:	ldr	x0, [sp, #16]
  402f74:	add	x0, x0, #0x8
  402f78:	str	x0, [sp, #16]
  402f7c:	ldr	w0, [sp, #28]
  402f80:	cmp	w0, #0x1
  402f84:	b.gt	402f8c <ferror@plt+0xa1c>
  402f88:	bl	402748 <ferror@plt+0x1d8>
  402f8c:	ldr	x0, [sp, #16]
  402f90:	ldr	x1, [x0, #8]
  402f94:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  402f98:	add	x0, x0, #0x420
  402f9c:	str	x1, [x0]
  402fa0:	b	402fcc <ferror@plt+0xa5c>
  402fa4:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  402fa8:	add	x0, x0, #0x3f8
  402fac:	ldr	x3, [x0]
  402fb0:	ldr	x2, [sp, #40]
  402fb4:	adrp	x0, 416000 <ferror@plt+0x13a90>
  402fb8:	add	x1, x0, #0xc48
  402fbc:	mov	x0, x3
  402fc0:	bl	402540 <fprintf@plt>
  402fc4:	mov	w0, #0xffffffff            	// #-1
  402fc8:	bl	401f70 <exit@plt>
  402fcc:	ldr	w0, [sp, #28]
  402fd0:	sub	w0, w0, #0x1
  402fd4:	str	w0, [sp, #28]
  402fd8:	ldr	x0, [sp, #16]
  402fdc:	add	x0, x0, #0x8
  402fe0:	str	x0, [sp, #16]
  402fe4:	ldr	w0, [sp, #28]
  402fe8:	cmp	w0, #0x1
  402fec:	b.gt	402a4c <ferror@plt+0x4dc>
  402ff0:	b	402ff8 <ferror@plt+0xa88>
  402ff4:	nop
  402ff8:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  402ffc:	add	x0, x0, #0xef4
  403000:	ldr	w0, [x0]
  403004:	cmp	w0, #0x0
  403008:	b.eq	403018 <ferror@plt+0xaa8>  // b.none
  40300c:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403010:	add	x0, x0, #0xc78
  403014:	b	403020 <ferror@plt+0xab0>
  403018:	adrp	x0, 416000 <ferror@plt+0x13a90>
  40301c:	add	x0, x0, #0xc80
  403020:	adrp	x1, 42d000 <ferror@plt+0x2aa90>
  403024:	add	x1, x1, #0x3b0
  403028:	str	x0, [x1]
  40302c:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  403030:	add	x0, x0, #0x41c
  403034:	ldr	w2, [x0]
  403038:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  40303c:	add	x0, x0, #0xee4
  403040:	ldr	w0, [x0]
  403044:	mov	w1, w0
  403048:	mov	w0, w2
  40304c:	bl	411fe8 <ferror@plt+0xfa78>
  403050:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  403054:	add	x0, x0, #0x420
  403058:	ldr	x0, [x0]
  40305c:	cmp	x0, #0x0
  403060:	b.eq	403078 <ferror@plt+0xb08>  // b.none
  403064:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  403068:	add	x0, x0, #0x420
  40306c:	ldr	x0, [x0]
  403070:	bl	40284c <ferror@plt+0x2dc>
  403074:	b	4030ec <ferror@plt+0xb7c>
  403078:	mov	w1, #0x0                   	// #0
  40307c:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  403080:	add	x0, x0, #0x340
  403084:	bl	41379c <ferror@plt+0x1122c>
  403088:	cmp	w0, #0x0
  40308c:	b.ge	403098 <ferror@plt+0xb28>  // b.tcont
  403090:	mov	w0, #0x1                   	// #1
  403094:	bl	401f70 <exit@plt>
  403098:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40309c:	add	x0, x0, #0x340
  4030a0:	bl	41345c <ferror@plt+0x10eec>
  4030a4:	ldr	w0, [sp, #28]
  4030a8:	cmp	w0, #0x1
  4030ac:	b.le	4030dc <ferror@plt+0xb6c>
  4030b0:	ldr	x0, [sp, #16]
  4030b4:	add	x0, x0, #0x8
  4030b8:	ldr	x3, [x0]
  4030bc:	ldr	w0, [sp, #28]
  4030c0:	sub	w1, w0, #0x1
  4030c4:	ldr	x0, [sp, #16]
  4030c8:	add	x0, x0, #0x8
  4030cc:	mov	x2, x0
  4030d0:	mov	x0, x3
  4030d4:	bl	402790 <ferror@plt+0x220>
  4030d8:	b	4030ec <ferror@plt+0xb7c>
  4030dc:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4030e0:	add	x0, x0, #0x340
  4030e4:	bl	4134f4 <ferror@plt+0x10f84>
  4030e8:	bl	402748 <ferror@plt+0x1d8>
  4030ec:	ldp	x29, x30, [sp], #48
  4030f0:	ret
  4030f4:	stp	x29, x30, [sp, #-48]!
  4030f8:	mov	x29, sp
  4030fc:	str	w0, [sp, #44]
  403100:	str	x1, [sp, #32]
  403104:	str	x2, [sp, #24]
  403108:	strb	w3, [sp, #43]
  40310c:	ldrb	w4, [sp, #43]
  403110:	ldr	x3, [sp, #24]
  403114:	ldr	x2, [sp, #32]
  403118:	mov	w1, #0x6                   	// #6
  40311c:	ldr	w0, [sp, #44]
  403120:	bl	411b88 <ferror@plt+0xf618>
  403124:	nop
  403128:	ldp	x29, x30, [sp], #48
  40312c:	ret
  403130:	stp	x29, x30, [sp, #-48]!
  403134:	mov	x29, sp
  403138:	str	w0, [sp, #44]
  40313c:	str	x1, [sp, #32]
  403140:	str	x2, [sp, #24]
  403144:	str	x3, [sp, #16]
  403148:	ldr	x4, [sp, #16]
  40314c:	ldr	x3, [sp, #24]
  403150:	ldr	x2, [sp, #32]
  403154:	mov	w1, #0x6                   	// #6
  403158:	ldr	w0, [sp, #44]
  40315c:	bl	411a58 <ferror@plt+0xf4e8>
  403160:	nop
  403164:	ldp	x29, x30, [sp], #48
  403168:	ret
  40316c:	stp	x29, x30, [sp, #-48]!
  403170:	mov	x29, sp
  403174:	str	w0, [sp, #44]
  403178:	str	x1, [sp, #32]
  40317c:	str	x2, [sp, #24]
  403180:	str	w3, [sp, #40]
  403184:	ldr	w4, [sp, #40]
  403188:	ldr	x3, [sp, #24]
  40318c:	ldr	x2, [sp, #32]
  403190:	mov	w1, #0x6                   	// #6
  403194:	ldr	w0, [sp, #44]
  403198:	bl	411508 <ferror@plt+0xef98>
  40319c:	nop
  4031a0:	ldp	x29, x30, [sp], #48
  4031a4:	ret
  4031a8:	sub	sp, sp, #0x10
  4031ac:	str	x0, [sp, #8]
  4031b0:	ldr	x0, [sp, #8]
  4031b4:	ldrh	w0, [x0, #4]
  4031b8:	add	sp, sp, #0x10
  4031bc:	ret
  4031c0:	stp	x29, x30, [sp, #-32]!
  4031c4:	mov	x29, sp
  4031c8:	str	x0, [sp, #24]
  4031cc:	ldr	x0, [sp, #24]
  4031d0:	bl	4031a8 <ferror@plt+0xc38>
  4031d4:	and	w0, w0, #0xffff
  4031d8:	bl	402110 <ntohs@plt>
  4031dc:	and	w0, w0, #0xffff
  4031e0:	ldp	x29, x30, [sp], #32
  4031e4:	ret
  4031e8:	sub	sp, sp, #0x10
  4031ec:	str	x0, [sp, #8]
  4031f0:	ldr	x0, [sp, #8]
  4031f4:	ldr	w0, [x0, #4]
  4031f8:	add	sp, sp, #0x10
  4031fc:	ret
  403200:	stp	x29, x30, [sp, #-16]!
  403204:	mov	x29, sp
  403208:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  40320c:	add	x0, x0, #0xf10
  403210:	ldr	w0, [x0]
  403214:	cmp	w0, #0x0
  403218:	b.ne	403230 <ferror@plt+0xcc0>  // b.any
  40321c:	bl	40d710 <ferror@plt+0xb1a0>
  403220:	mov	w1, w0
  403224:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  403228:	add	x0, x0, #0xf10
  40322c:	str	w1, [x0]
  403230:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  403234:	add	x0, x0, #0xf10
  403238:	ldr	w0, [x0]
  40323c:	ldp	x29, x30, [sp], #16
  403240:	ret
  403244:	stp	x29, x30, [sp, #-16]!
  403248:	mov	x29, sp
  40324c:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  403250:	add	x0, x0, #0x3f8
  403254:	ldr	x0, [x0]
  403258:	mov	x3, x0
  40325c:	mov	x2, #0x1e1                 	// #481
  403260:	mov	x1, #0x1                   	// #1
  403264:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403268:	add	x0, x0, #0xc88
  40326c:	bl	4023a0 <fwrite@plt>
  403270:	mov	w0, #0xffffffff            	// #-1
  403274:	bl	401f70 <exit@plt>
  403278:	stp	x29, x30, [sp, #-32]!
  40327c:	mov	x29, sp
  403280:	str	w0, [sp, #28]
  403284:	ldr	w0, [sp, #28]
  403288:	and	w0, w0, #0x80
  40328c:	cmp	w0, #0x0
  403290:	b.eq	4032a0 <ferror@plt+0xd30>  // b.none
  403294:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403298:	add	x0, x0, #0xe70
  40329c:	b	403314 <ferror@plt+0xda4>
  4032a0:	ldr	w0, [sp, #28]
  4032a4:	and	w0, w0, #0x40
  4032a8:	cmp	w0, #0x0
  4032ac:	b.eq	4032bc <ferror@plt+0xd4c>  // b.none
  4032b0:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4032b4:	add	x0, x0, #0xe80
  4032b8:	b	403314 <ferror@plt+0xda4>
  4032bc:	ldr	w0, [sp, #28]
  4032c0:	and	w0, w0, #0x4
  4032c4:	cmp	w0, #0x0
  4032c8:	b.eq	4032d8 <ferror@plt+0xd68>  // b.none
  4032cc:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4032d0:	add	x0, x0, #0xe88
  4032d4:	b	403314 <ferror@plt+0xda4>
  4032d8:	ldr	w0, [sp, #28]
  4032dc:	and	w0, w0, #0x2
  4032e0:	cmp	w0, #0x0
  4032e4:	b.eq	4032f4 <ferror@plt+0xd84>  // b.none
  4032e8:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4032ec:	add	x0, x0, #0xe90
  4032f0:	b	403314 <ferror@plt+0xda4>
  4032f4:	ldr	w2, [sp, #28]
  4032f8:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4032fc:	add	x1, x0, #0xe98
  403300:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  403304:	add	x0, x0, #0x438
  403308:	bl	402030 <sprintf@plt>
  40330c:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  403310:	add	x0, x0, #0x438
  403314:	ldp	x29, x30, [sp], #32
  403318:	ret
  40331c:	stp	x29, x30, [sp, #-32]!
  403320:	mov	x29, sp
  403324:	str	x0, [sp, #24]
  403328:	str	x1, [sp, #16]
  40332c:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403330:	add	x1, x0, #0xe70
  403334:	ldr	x0, [sp, #16]
  403338:	bl	40d37c <ferror@plt+0xae0c>
  40333c:	and	w0, w0, #0xff
  403340:	eor	w0, w0, #0x1
  403344:	and	w0, w0, #0xff
  403348:	cmp	w0, #0x0
  40334c:	b.eq	403360 <ferror@plt+0xdf0>  // b.none
  403350:	ldr	x0, [sp, #24]
  403354:	mov	w1, #0x80                  	// #128
  403358:	str	w1, [x0]
  40335c:	b	40348c <ferror@plt+0xf1c>
  403360:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403364:	add	x1, x0, #0xe80
  403368:	ldr	x0, [sp, #16]
  40336c:	bl	40d37c <ferror@plt+0xae0c>
  403370:	and	w0, w0, #0xff
  403374:	eor	w0, w0, #0x1
  403378:	and	w0, w0, #0xff
  40337c:	cmp	w0, #0x0
  403380:	b.ne	4033a8 <ferror@plt+0xe38>  // b.any
  403384:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403388:	add	x1, x0, #0xea8
  40338c:	ldr	x0, [sp, #16]
  403390:	bl	40d37c <ferror@plt+0xae0c>
  403394:	and	w0, w0, #0xff
  403398:	eor	w0, w0, #0x1
  40339c:	and	w0, w0, #0xff
  4033a0:	cmp	w0, #0x0
  4033a4:	b.eq	4033b8 <ferror@plt+0xe48>  // b.none
  4033a8:	ldr	x0, [sp, #24]
  4033ac:	mov	w1, #0x40                  	// #64
  4033b0:	str	w1, [x0]
  4033b4:	b	40348c <ferror@plt+0xf1c>
  4033b8:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4033bc:	add	x1, x0, #0xe88
  4033c0:	ldr	x0, [sp, #16]
  4033c4:	bl	40d37c <ferror@plt+0xae0c>
  4033c8:	and	w0, w0, #0xff
  4033cc:	eor	w0, w0, #0x1
  4033d0:	and	w0, w0, #0xff
  4033d4:	cmp	w0, #0x0
  4033d8:	b.eq	4033ec <ferror@plt+0xe7c>  // b.none
  4033dc:	ldr	x0, [sp, #24]
  4033e0:	mov	w1, #0x4                   	// #4
  4033e4:	str	w1, [x0]
  4033e8:	b	40348c <ferror@plt+0xf1c>
  4033ec:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4033f0:	add	x1, x0, #0xeb0
  4033f4:	ldr	x0, [sp, #16]
  4033f8:	bl	40d37c <ferror@plt+0xae0c>
  4033fc:	and	w0, w0, #0xff
  403400:	eor	w0, w0, #0x1
  403404:	and	w0, w0, #0xff
  403408:	cmp	w0, #0x0
  40340c:	b.ne	403434 <ferror@plt+0xec4>  // b.any
  403410:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403414:	add	x1, x0, #0xec0
  403418:	ldr	x0, [sp, #16]
  40341c:	bl	40d37c <ferror@plt+0xae0c>
  403420:	and	w0, w0, #0xff
  403424:	eor	w0, w0, #0x1
  403428:	and	w0, w0, #0xff
  40342c:	cmp	w0, #0x0
  403430:	b.eq	403444 <ferror@plt+0xed4>  // b.none
  403434:	ldr	x0, [sp, #24]
  403438:	mov	w1, #0x2                   	// #2
  40343c:	str	w1, [x0]
  403440:	b	40348c <ferror@plt+0xf1c>
  403444:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403448:	add	x1, x0, #0xec8
  40344c:	ldr	x0, [sp, #16]
  403450:	bl	4022b0 <strcmp@plt>
  403454:	cmp	w0, #0x0
  403458:	b.ne	40346c <ferror@plt+0xefc>  // b.any
  40345c:	ldr	x0, [sp, #24]
  403460:	mov	w1, #0xffffffff            	// #-1
  403464:	str	w1, [x0]
  403468:	b	40348c <ferror@plt+0xf1c>
  40346c:	mov	w2, #0x0                   	// #0
  403470:	ldr	x1, [sp, #16]
  403474:	ldr	x0, [sp, #24]
  403478:	bl	40ba50 <ferror@plt+0x94e0>
  40347c:	cmp	w0, #0x0
  403480:	b.eq	40348c <ferror@plt+0xf1c>  // b.none
  403484:	mov	w0, #0xffffffff            	// #-1
  403488:	b	403490 <ferror@plt+0xf20>
  40348c:	mov	w0, #0x0                   	// #0
  403490:	ldp	x29, x30, [sp], #32
  403494:	ret
  403498:	stp	x29, x30, [sp, #-32]!
  40349c:	mov	x29, sp
  4034a0:	str	x0, [sp, #24]
  4034a4:	str	w1, [sp, #20]
  4034a8:	bl	410f10 <ferror@plt+0xe9a0>
  4034ac:	and	w0, w0, #0xff
  4034b0:	cmp	w0, #0x0
  4034b4:	b.eq	4034c4 <ferror@plt+0xf54>  // b.none
  4034b8:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4034bc:	add	x0, x0, #0xed0
  4034c0:	b	4034cc <ferror@plt+0xf5c>
  4034c4:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4034c8:	add	x0, x0, #0xe90
  4034cc:	mov	x1, x0
  4034d0:	mov	w0, #0x2                   	// #2
  4034d4:	bl	410fd0 <ferror@plt+0xea60>
  4034d8:	ldr	w0, [sp, #20]
  4034dc:	and	w0, w0, #0x2
  4034e0:	cmp	w0, #0x0
  4034e4:	b.eq	403504 <ferror@plt+0xf94>  // b.none
  4034e8:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4034ec:	add	x3, x0, #0xed8
  4034f0:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4034f4:	add	x2, x0, #0xee0
  4034f8:	mov	x1, #0x0                   	// #0
  4034fc:	mov	w0, #0x4                   	// #4
  403500:	bl	403130 <ferror@plt+0xbc0>
  403504:	ldr	w0, [sp, #20]
  403508:	and	w0, w0, #0x80
  40350c:	cmp	w0, #0x0
  403510:	b.eq	403530 <ferror@plt+0xfc0>  // b.none
  403514:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403518:	add	x3, x0, #0xee8
  40351c:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403520:	add	x2, x0, #0xee0
  403524:	mov	x1, #0x0                   	// #0
  403528:	mov	w0, #0x4                   	// #4
  40352c:	bl	403130 <ferror@plt+0xbc0>
  403530:	ldr	w0, [sp, #20]
  403534:	and	w0, w0, #0x10
  403538:	cmp	w0, #0x0
  40353c:	b.eq	40355c <ferror@plt+0xfec>  // b.none
  403540:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403544:	add	x3, x0, #0xef0
  403548:	adrp	x0, 416000 <ferror@plt+0x13a90>
  40354c:	add	x2, x0, #0xee0
  403550:	mov	x1, #0x0                   	// #0
  403554:	mov	w0, #0x4                   	// #4
  403558:	bl	403130 <ferror@plt+0xbc0>
  40355c:	ldr	w0, [sp, #20]
  403560:	and	w0, w0, #0x20
  403564:	cmp	w0, #0x0
  403568:	b.eq	403588 <ferror@plt+0x1018>  // b.none
  40356c:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403570:	add	x3, x0, #0xf00
  403574:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403578:	add	x2, x0, #0xee0
  40357c:	mov	x1, #0x0                   	// #0
  403580:	mov	w0, #0x4                   	// #4
  403584:	bl	403130 <ferror@plt+0xbc0>
  403588:	ldr	w0, [sp, #20]
  40358c:	and	w0, w0, #0x4
  403590:	cmp	w0, #0x0
  403594:	b.eq	4035b4 <ferror@plt+0x1044>  // b.none
  403598:	adrp	x0, 416000 <ferror@plt+0x13a90>
  40359c:	add	x3, x0, #0xf08
  4035a0:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4035a4:	add	x2, x0, #0xee0
  4035a8:	mov	x1, #0x0                   	// #0
  4035ac:	mov	w0, #0x4                   	// #4
  4035b0:	bl	403130 <ferror@plt+0xbc0>
  4035b4:	ldr	w0, [sp, #20]
  4035b8:	and	w0, w0, #0x40
  4035bc:	cmp	w0, #0x0
  4035c0:	b.eq	4035e0 <ferror@plt+0x1070>  // b.none
  4035c4:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4035c8:	add	x3, x0, #0xf10
  4035cc:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4035d0:	add	x2, x0, #0xee0
  4035d4:	mov	x1, #0x0                   	// #0
  4035d8:	mov	w0, #0x4                   	// #4
  4035dc:	bl	403130 <ferror@plt+0xbc0>
  4035e0:	mov	x1, #0x0                   	// #0
  4035e4:	mov	w0, #0x2                   	// #2
  4035e8:	bl	411098 <ferror@plt+0xeb28>
  4035ec:	nop
  4035f0:	ldp	x29, x30, [sp], #32
  4035f4:	ret
  4035f8:	stp	x29, x30, [sp, #-32]!
  4035fc:	mov	x29, sp
  403600:	str	x0, [sp, #24]
  403604:	str	x1, [sp, #16]
  403608:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40360c:	add	x0, x0, #0x458
  403610:	ldr	w0, [x0]
  403614:	cmp	w0, #0x0
  403618:	b.ne	403630 <ferror@plt+0x10c0>  // b.any
  40361c:	bl	403200 <ferror@plt+0xc90>
  403620:	mov	w1, w0
  403624:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  403628:	add	x0, x0, #0x458
  40362c:	str	w1, [x0]
  403630:	bl	410f10 <ferror@plt+0xe9a0>
  403634:	and	w0, w0, #0xff
  403638:	cmp	w0, #0x0
  40363c:	b.eq	4036a4 <ferror@plt+0x1134>  // b.none
  403640:	ldr	x0, [sp, #16]
  403644:	ldr	w0, [x0, #4]
  403648:	adrp	x1, 42d000 <ferror@plt+0x2aa90>
  40364c:	add	x1, x1, #0x458
  403650:	ldr	w1, [x1]
  403654:	udiv	w0, w0, w1
  403658:	mov	w3, w0
  40365c:	mov	x2, #0x0                   	// #0
  403660:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403664:	add	x1, x0, #0xf18
  403668:	mov	w0, #0x2                   	// #2
  40366c:	bl	40316c <ferror@plt+0xbfc>
  403670:	ldr	x0, [sp, #16]
  403674:	ldr	w0, [x0, #8]
  403678:	adrp	x1, 42d000 <ferror@plt+0x2aa90>
  40367c:	add	x1, x1, #0x458
  403680:	ldr	w1, [x1]
  403684:	udiv	w0, w0, w1
  403688:	mov	w3, w0
  40368c:	mov	x2, #0x0                   	// #0
  403690:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403694:	add	x1, x0, #0xf20
  403698:	mov	w0, #0x2                   	// #2
  40369c:	bl	40316c <ferror@plt+0xbfc>
  4036a0:	b	4036e8 <ferror@plt+0x1178>
  4036a4:	ldr	x0, [sp, #16]
  4036a8:	ldr	w0, [x0, #4]
  4036ac:	adrp	x1, 42d000 <ferror@plt+0x2aa90>
  4036b0:	add	x1, x1, #0x458
  4036b4:	ldr	w1, [x1]
  4036b8:	udiv	w2, w0, w1
  4036bc:	ldr	x0, [sp, #16]
  4036c0:	ldr	w0, [x0, #8]
  4036c4:	adrp	x1, 42d000 <ferror@plt+0x2aa90>
  4036c8:	add	x1, x1, #0x458
  4036cc:	ldr	w1, [x1]
  4036d0:	udiv	w0, w0, w1
  4036d4:	mov	w3, w0
  4036d8:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4036dc:	add	x1, x0, #0xf28
  4036e0:	ldr	x0, [sp, #24]
  4036e4:	bl	402540 <fprintf@plt>
  4036e8:	nop
  4036ec:	ldp	x29, x30, [sp], #32
  4036f0:	ret
  4036f4:	stp	x29, x30, [sp, #-272]!
  4036f8:	mov	x29, sp
  4036fc:	stp	x19, x20, [sp, #16]
  403700:	str	x0, [sp, #40]
  403704:	str	x1, [sp, #32]
  403708:	ldr	x0, [sp, #32]
  40370c:	str	x0, [sp, #256]
  403710:	ldr	x0, [sp, #40]
  403714:	add	x0, x0, #0x10
  403718:	str	x0, [sp, #248]
  40371c:	ldr	x0, [sp, #40]
  403720:	ldr	w0, [x0]
  403724:	str	w0, [sp, #244]
  403728:	strh	wzr, [sp, #270]
  40372c:	ldr	x0, [sp, #40]
  403730:	ldrh	w0, [x0, #4]
  403734:	cmp	w0, #0x1c
  403738:	b.eq	403798 <ferror@plt+0x1228>  // b.none
  40373c:	ldr	x0, [sp, #40]
  403740:	ldrh	w0, [x0, #4]
  403744:	cmp	w0, #0x1d
  403748:	b.eq	403798 <ferror@plt+0x1228>  // b.none
  40374c:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  403750:	add	x0, x0, #0x3f8
  403754:	ldr	x5, [x0]
  403758:	ldr	x0, [sp, #40]
  40375c:	ldr	w1, [x0]
  403760:	ldr	x0, [sp, #40]
  403764:	ldrh	w0, [x0, #4]
  403768:	mov	w2, w0
  40376c:	ldr	x0, [sp, #40]
  403770:	ldrh	w0, [x0, #6]
  403774:	mov	w4, w0
  403778:	mov	w3, w2
  40377c:	mov	w2, w1
  403780:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403784:	add	x1, x0, #0xf38
  403788:	mov	x0, x5
  40378c:	bl	402540 <fprintf@plt>
  403790:	mov	w0, #0x0                   	// #0
  403794:	b	403c68 <ferror@plt+0x16f8>
  403798:	ldr	w0, [sp, #244]
  40379c:	sub	w0, w0, #0x1c
  4037a0:	str	w0, [sp, #244]
  4037a4:	ldr	w0, [sp, #244]
  4037a8:	cmp	w0, #0x0
  4037ac:	b.ge	4037d8 <ferror@plt+0x1268>  // b.tcont
  4037b0:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4037b4:	add	x0, x0, #0x3f8
  4037b8:	ldr	x3, [x0]
  4037bc:	ldr	w2, [sp, #244]
  4037c0:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4037c4:	add	x1, x0, #0xf60
  4037c8:	mov	x0, x3
  4037cc:	bl	402540 <fprintf@plt>
  4037d0:	mov	w0, #0xffffffff            	// #-1
  4037d4:	b	403c68 <ferror@plt+0x16f8>
  4037d8:	ldr	x0, [sp, #248]
  4037dc:	ldrb	w0, [x0]
  4037e0:	cmp	w0, #0x7
  4037e4:	b.eq	4037f0 <ferror@plt+0x1280>  // b.none
  4037e8:	mov	w0, #0x0                   	// #0
  4037ec:	b	403c68 <ferror@plt+0x16f8>
  4037f0:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4037f4:	add	x0, x0, #0x428
  4037f8:	ldr	w0, [x0]
  4037fc:	cmp	w0, #0x0
  403800:	b.eq	40382c <ferror@plt+0x12bc>  // b.none
  403804:	ldr	x0, [sp, #248]
  403808:	ldr	w0, [x0, #4]
  40380c:	mov	w1, w0
  403810:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  403814:	add	x0, x0, #0x428
  403818:	ldr	w0, [x0]
  40381c:	cmp	w1, w0
  403820:	b.eq	40382c <ferror@plt+0x12bc>  // b.none
  403824:	mov	w0, #0x0                   	// #0
  403828:	b	403c68 <ferror@plt+0x16f8>
  40382c:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  403830:	add	x0, x0, #0x430
  403834:	ldr	w0, [x0]
  403838:	cmp	w0, #0x0
  40383c:	b.eq	40386c <ferror@plt+0x12fc>  // b.none
  403840:	ldr	x0, [sp, #248]
  403844:	ldrh	w0, [x0, #8]
  403848:	mov	w1, w0
  40384c:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  403850:	add	x0, x0, #0x430
  403854:	ldr	w0, [x0]
  403858:	and	w0, w1, w0
  40385c:	cmp	w0, #0x0
  403860:	b.ne	40386c <ferror@plt+0x12fc>  // b.any
  403864:	mov	w0, #0x0                   	// #0
  403868:	b	403c68 <ferror@plt+0x16f8>
  40386c:	ldr	x0, [sp, #248]
  403870:	add	x1, x0, #0xc
  403874:	ldr	x0, [sp, #40]
  403878:	ldr	w0, [x0]
  40387c:	sub	w0, w0, #0x1c
  403880:	mov	w2, w0
  403884:	add	x0, sp, #0x70
  403888:	mov	w3, w2
  40388c:	mov	x2, x1
  403890:	mov	w1, #0xc                   	// #12
  403894:	bl	4164c8 <ferror@plt+0x13f58>
  403898:	ldr	x0, [sp, #152]
  40389c:	cmp	x0, #0x0
  4038a0:	b.eq	4038b0 <ferror@plt+0x1340>  // b.none
  4038a4:	ldr	x0, [sp, #152]
  4038a8:	bl	4031a8 <ferror@plt+0xc38>
  4038ac:	strh	w0, [sp, #270]
  4038b0:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4038b4:	add	x0, x0, #0x42c
  4038b8:	ldr	w0, [x0]
  4038bc:	cmp	w0, #0x0
  4038c0:	b.eq	4038e4 <ferror@plt+0x1374>  // b.none
  4038c4:	ldrh	w1, [sp, #270]
  4038c8:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4038cc:	add	x0, x0, #0x42c
  4038d0:	ldr	w0, [x0]
  4038d4:	cmp	w1, w0
  4038d8:	b.eq	4038e4 <ferror@plt+0x1374>  // b.none
  4038dc:	mov	w0, #0x0                   	// #0
  4038e0:	b	403c68 <ferror@plt+0x16f8>
  4038e4:	mov	x0, #0x0                   	// #0
  4038e8:	bl	410f3c <ferror@plt+0xe9cc>
  4038ec:	ldr	x0, [sp, #40]
  4038f0:	ldrh	w0, [x0, #4]
  4038f4:	cmp	w0, #0x1d
  4038f8:	b.ne	403918 <ferror@plt+0x13a8>  // b.any
  4038fc:	mov	w3, #0x1                   	// #1
  403900:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403904:	add	x2, x0, #0xf80
  403908:	adrp	x0, 416000 <ferror@plt+0x13a90>
  40390c:	add	x1, x0, #0xf90
  403910:	mov	w0, #0x4                   	// #4
  403914:	bl	4030f4 <ferror@plt+0xb84>
  403918:	ldr	x0, [sp, #128]
  40391c:	cmp	x0, #0x0
  403920:	b.eq	40398c <ferror@plt+0x141c>  // b.none
  403924:	ldr	x0, [sp, #128]
  403928:	add	x19, x0, #0x4
  40392c:	ldr	x0, [sp, #128]
  403930:	ldrh	w0, [x0]
  403934:	sub	w0, w0, #0x4
  403938:	mov	w20, w0
  40393c:	ldr	x0, [sp, #248]
  403940:	ldr	w0, [x0, #4]
  403944:	bl	410258 <ferror@plt+0xdce8>
  403948:	mov	w1, w0
  40394c:	add	x0, sp, #0x30
  403950:	mov	w4, #0x40                  	// #64
  403954:	mov	x3, x0
  403958:	mov	w2, w1
  40395c:	mov	w1, w20
  403960:	mov	x0, x19
  403964:	bl	41048c <ferror@plt+0xdf1c>
  403968:	str	x0, [sp, #232]
  40396c:	ldr	x4, [sp, #232]
  403970:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403974:	add	x3, x0, #0xee0
  403978:	adrp	x0, 416000 <ferror@plt+0x13a90>
  40397c:	add	x2, x0, #0xf98
  403980:	mov	w1, #0x1                   	// #1
  403984:	mov	w0, #0x4                   	// #4
  403988:	bl	411a58 <ferror@plt+0xf4e8>
  40398c:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  403990:	add	x0, x0, #0x428
  403994:	ldr	w0, [x0]
  403998:	cmp	w0, #0x0
  40399c:	b.ne	4039dc <ferror@plt+0x146c>  // b.any
  4039a0:	ldr	x0, [sp, #248]
  4039a4:	ldr	w0, [x0, #4]
  4039a8:	cmp	w0, #0x0
  4039ac:	b.eq	4039dc <ferror@plt+0x146c>  // b.none
  4039b0:	ldr	x0, [sp, #248]
  4039b4:	ldr	w0, [x0, #4]
  4039b8:	bl	410188 <ferror@plt+0xdc18>
  4039bc:	mov	x4, x0
  4039c0:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4039c4:	add	x3, x0, #0xfa0
  4039c8:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4039cc:	add	x2, x0, #0xfa8
  4039d0:	mov	w1, #0x0                   	// #0
  4039d4:	mov	w0, #0x4                   	// #4
  4039d8:	bl	411a58 <ferror@plt+0xf4e8>
  4039dc:	ldr	x0, [sp, #120]
  4039e0:	cmp	x0, #0x0
  4039e4:	b.eq	403a5c <ferror@plt+0x14ec>  // b.none
  4039e8:	mov	w0, #0x2                   	// #2
  4039ec:	str	w0, [sp, #264]
  4039f0:	ldr	x0, [sp, #120]
  4039f4:	ldrh	w0, [x0]
  4039f8:	cmp	w0, #0x14
  4039fc:	b.ne	403a08 <ferror@plt+0x1498>  // b.any
  403a00:	mov	w0, #0xa                   	// #10
  403a04:	str	w0, [sp, #264]
  403a08:	ldr	x0, [sp, #120]
  403a0c:	ldrh	w0, [x0]
  403a10:	sub	w0, w0, #0x4
  403a14:	mov	w1, w0
  403a18:	ldr	x0, [sp, #120]
  403a1c:	add	x0, x0, #0x4
  403a20:	mov	x2, x0
  403a24:	ldr	w0, [sp, #264]
  403a28:	bl	40dd58 <ferror@plt+0xb7e8>
  403a2c:	str	x0, [sp, #224]
  403a30:	ldr	w0, [sp, #264]
  403a34:	and	w0, w0, #0xff
  403a38:	bl	412414 <ferror@plt+0xfea4>
  403a3c:	mov	w1, w0
  403a40:	ldr	x4, [sp, #224]
  403a44:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403a48:	add	x3, x0, #0xfb0
  403a4c:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403a50:	add	x2, x0, #0xfb8
  403a54:	mov	w0, #0x4                   	// #4
  403a58:	bl	411a58 <ferror@plt+0xf4e8>
  403a5c:	ldrh	w0, [sp, #270]
  403a60:	cmp	w0, #0x0
  403a64:	b.eq	403a88 <ferror@plt+0x1518>  // b.none
  403a68:	ldrh	w0, [sp, #270]
  403a6c:	mov	w3, w0
  403a70:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403a74:	add	x2, x0, #0xfc0
  403a78:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403a7c:	add	x1, x0, #0xfd0
  403a80:	mov	w0, #0x4                   	// #4
  403a84:	bl	40316c <ferror@plt+0xbfc>
  403a88:	ldr	x0, [sp, #160]
  403a8c:	cmp	x0, #0x0
  403a90:	b.eq	403abc <ferror@plt+0x154c>  // b.none
  403a94:	ldr	x0, [sp, #160]
  403a98:	bl	4031c0 <ferror@plt+0xc50>
  403a9c:	and	w0, w0, #0xffff
  403aa0:	mov	w3, w0
  403aa4:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403aa8:	add	x2, x0, #0xfd8
  403aac:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403ab0:	add	x1, x0, #0xfe8
  403ab4:	mov	w0, #0x4                   	// #4
  403ab8:	bl	40316c <ferror@plt+0xbfc>
  403abc:	ldr	x0, [sp, #168]
  403ac0:	cmp	x0, #0x0
  403ac4:	b.eq	403aec <ferror@plt+0x157c>  // b.none
  403ac8:	ldr	x0, [sp, #168]
  403acc:	bl	4031e8 <ferror@plt+0xc78>
  403ad0:	mov	w3, w0
  403ad4:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403ad8:	add	x2, x0, #0xff0
  403adc:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403ae0:	add	x1, x0, #0xff8
  403ae4:	mov	w0, #0x4                   	// #4
  403ae8:	bl	40316c <ferror@plt+0xbfc>
  403aec:	ldr	x0, [sp, #200]
  403af0:	cmp	x0, #0x0
  403af4:	b.eq	403b1c <ferror@plt+0x15ac>  // b.none
  403af8:	ldr	x0, [sp, #200]
  403afc:	bl	4031e8 <ferror@plt+0xc78>
  403b00:	mov	w3, w0
  403b04:	adrp	x0, 417000 <ferror@plt+0x14a90>
  403b08:	add	x2, x0, #0x0
  403b0c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  403b10:	add	x1, x0, #0x10
  403b14:	mov	w0, #0x4                   	// #4
  403b18:	bl	40316c <ferror@plt+0xbfc>
  403b1c:	ldr	x0, [sp, #176]
  403b20:	cmp	x0, #0x0
  403b24:	b.eq	403b84 <ferror@plt+0x1614>  // b.none
  403b28:	ldr	x0, [sp, #176]
  403b2c:	bl	4031e8 <ferror@plt+0xc78>
  403b30:	str	w0, [sp, #220]
  403b34:	ldr	x0, [sp, #192]
  403b38:	cmp	x0, #0x0
  403b3c:	b.eq	403b60 <ferror@plt+0x15f0>  // b.none
  403b40:	ldr	w3, [sp, #220]
  403b44:	adrp	x0, 417000 <ferror@plt+0x14a90>
  403b48:	add	x2, x0, #0x18
  403b4c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  403b50:	add	x1, x0, #0x28
  403b54:	mov	w0, #0x4                   	// #4
  403b58:	bl	40316c <ferror@plt+0xbfc>
  403b5c:	b	403b84 <ferror@plt+0x1614>
  403b60:	ldr	w0, [sp, #220]
  403b64:	bl	410188 <ferror@plt+0xdc18>
  403b68:	mov	x3, x0
  403b6c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  403b70:	add	x2, x0, #0x38
  403b74:	adrp	x0, 417000 <ferror@plt+0x14a90>
  403b78:	add	x1, x0, #0x40
  403b7c:	mov	w0, #0x4                   	// #4
  403b80:	bl	403130 <ferror@plt+0xbc0>
  403b84:	ldr	x0, [sp, #192]
  403b88:	cmp	x0, #0x0
  403b8c:	b.eq	403bb4 <ferror@plt+0x1644>  // b.none
  403b90:	ldr	x0, [sp, #192]
  403b94:	bl	4031e8 <ferror@plt+0xc78>
  403b98:	mov	w3, w0
  403b9c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  403ba0:	add	x2, x0, #0x48
  403ba4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  403ba8:	add	x1, x0, #0x60
  403bac:	mov	w0, #0x4                   	// #4
  403bb0:	bl	40316c <ferror@plt+0xbfc>
  403bb4:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  403bb8:	add	x0, x0, #0xef8
  403bbc:	ldr	w0, [x0]
  403bc0:	cmp	w0, #0x0
  403bc4:	b.eq	403be8 <ferror@plt+0x1678>  // b.none
  403bc8:	ldr	x0, [sp, #136]
  403bcc:	cmp	x0, #0x0
  403bd0:	b.eq	403be8 <ferror@plt+0x1678>  // b.none
  403bd4:	ldr	x0, [sp, #136]
  403bd8:	add	x0, x0, #0x4
  403bdc:	mov	x1, x0
  403be0:	ldr	x0, [sp, #256]
  403be4:	bl	4035f8 <ferror@plt+0x1088>
  403be8:	ldr	x0, [sp, #248]
  403bec:	ldrb	w0, [x0, #10]
  403bf0:	mov	w1, w0
  403bf4:	ldr	x0, [sp, #256]
  403bf8:	bl	403498 <ferror@plt+0xf28>
  403bfc:	ldr	x0, [sp, #184]
  403c00:	cmp	x0, #0x0
  403c04:	b.eq	403c30 <ferror@plt+0x16c0>  // b.none
  403c08:	ldr	x0, [sp, #184]
  403c0c:	bl	4031e8 <ferror@plt+0xc78>
  403c10:	bl	410188 <ferror@plt+0xdc18>
  403c14:	mov	x3, x0
  403c18:	adrp	x0, 417000 <ferror@plt+0x14a90>
  403c1c:	add	x2, x0, #0x70
  403c20:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403c24:	add	x1, x0, #0xf08
  403c28:	mov	w0, #0x4                   	// #4
  403c2c:	bl	403130 <ferror@plt+0xbc0>
  403c30:	ldr	x0, [sp, #248]
  403c34:	ldrh	w0, [x0, #8]
  403c38:	bl	403278 <ferror@plt+0xd08>
  403c3c:	mov	x3, x0
  403c40:	adrp	x0, 417000 <ferror@plt+0x14a90>
  403c44:	add	x2, x0, #0x80
  403c48:	adrp	x0, 417000 <ferror@plt+0x14a90>
  403c4c:	add	x1, x0, #0x88
  403c50:	mov	w0, #0x4                   	// #4
  403c54:	bl	403130 <ferror@plt+0xbc0>
  403c58:	bl	410f98 <ferror@plt+0xea28>
  403c5c:	ldr	x0, [sp, #256]
  403c60:	bl	4023c0 <fflush@plt>
  403c64:	mov	w0, #0x0                   	// #0
  403c68:	ldp	x19, x20, [sp, #16]
  403c6c:	ldp	x29, x30, [sp], #272
  403c70:	ret
  403c74:	stp	x29, x30, [sp, #-48]!
  403c78:	mov	x29, sp
  403c7c:	str	x0, [sp, #24]
  403c80:	str	w1, [sp, #20]
  403c84:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  403c88:	add	x0, x0, #0x428
  403c8c:	ldr	w0, [x0]
  403c90:	cmp	w0, #0x0
  403c94:	b.eq	403cbc <ferror@plt+0x174c>  // b.none
  403c98:	ldr	x0, [sp, #24]
  403c9c:	add	x0, x0, #0x10
  403ca0:	str	x0, [sp, #40]
  403ca4:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  403ca8:	add	x0, x0, #0x428
  403cac:	ldr	w0, [x0]
  403cb0:	mov	w1, w0
  403cb4:	ldr	x0, [sp, #40]
  403cb8:	str	w1, [x0, #4]
  403cbc:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  403cc0:	add	x0, x0, #0x434
  403cc4:	ldr	w0, [x0]
  403cc8:	cmp	w0, #0x0
  403ccc:	b.eq	403d08 <ferror@plt+0x1798>  // b.none
  403cd0:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  403cd4:	add	x0, x0, #0x434
  403cd8:	ldr	w0, [x0]
  403cdc:	mov	w3, w0
  403ce0:	mov	w2, #0xa                   	// #10
  403ce4:	ldr	w1, [sp, #20]
  403ce8:	ldr	x0, [sp, #24]
  403cec:	bl	415cbc <ferror@plt+0x1374c>
  403cf0:	str	w0, [sp, #36]
  403cf4:	ldr	w0, [sp, #36]
  403cf8:	cmp	w0, #0x0
  403cfc:	b.eq	403d08 <ferror@plt+0x1798>  // b.none
  403d00:	ldr	w0, [sp, #36]
  403d04:	b	403d0c <ferror@plt+0x179c>
  403d08:	mov	w0, #0x0                   	// #0
  403d0c:	ldp	x29, x30, [sp], #48
  403d10:	ret
  403d14:	stp	x29, x30, [sp, #-48]!
  403d18:	mov	x29, sp
  403d1c:	str	x0, [sp, #24]
  403d20:	str	w1, [sp, #20]
  403d24:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  403d28:	add	x0, x0, #0x428
  403d2c:	ldr	w0, [x0]
  403d30:	cmp	w0, #0x0
  403d34:	b.eq	403d5c <ferror@plt+0x17ec>  // b.none
  403d38:	ldr	x0, [sp, #24]
  403d3c:	add	x0, x0, #0x10
  403d40:	str	x0, [sp, #40]
  403d44:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  403d48:	add	x0, x0, #0x428
  403d4c:	ldr	w0, [x0]
  403d50:	mov	w1, w0
  403d54:	ldr	x0, [sp, #40]
  403d58:	str	w1, [x0, #4]
  403d5c:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  403d60:	add	x0, x0, #0x434
  403d64:	ldr	w0, [x0]
  403d68:	cmp	w0, #0x0
  403d6c:	b.eq	403da8 <ferror@plt+0x1838>  // b.none
  403d70:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  403d74:	add	x0, x0, #0x434
  403d78:	ldr	w0, [x0]
  403d7c:	mov	w3, w0
  403d80:	mov	w2, #0x9                   	// #9
  403d84:	ldr	w1, [sp, #20]
  403d88:	ldr	x0, [sp, #24]
  403d8c:	bl	415cbc <ferror@plt+0x1374c>
  403d90:	str	w0, [sp, #36]
  403d94:	ldr	w0, [sp, #36]
  403d98:	cmp	w0, #0x0
  403d9c:	b.eq	403da8 <ferror@plt+0x1838>  // b.none
  403da0:	ldr	w0, [sp, #36]
  403da4:	b	403dac <ferror@plt+0x183c>
  403da8:	mov	w0, #0x0                   	// #0
  403dac:	ldp	x29, x30, [sp], #48
  403db0:	ret
  403db4:	stp	x29, x30, [sp, #-64]!
  403db8:	mov	x29, sp
  403dbc:	str	w0, [sp, #28]
  403dc0:	str	x1, [sp, #16]
  403dc4:	str	xzr, [sp, #56]
  403dc8:	str	xzr, [sp, #48]
  403dcc:	b	404018 <ferror@plt+0x1aa8>
  403dd0:	ldr	x0, [sp, #16]
  403dd4:	ldr	x2, [x0]
  403dd8:	adrp	x0, 417000 <ferror@plt+0x14a90>
  403ddc:	add	x1, x0, #0x90
  403de0:	mov	x0, x2
  403de4:	bl	4022b0 <strcmp@plt>
  403de8:	cmp	w0, #0x0
  403dec:	b.eq	403e10 <ferror@plt+0x18a0>  // b.none
  403df0:	ldr	x0, [sp, #16]
  403df4:	ldr	x2, [x0]
  403df8:	adrp	x0, 417000 <ferror@plt+0x14a90>
  403dfc:	add	x1, x0, #0x98
  403e00:	mov	x0, x2
  403e04:	bl	4022b0 <strcmp@plt>
  403e08:	cmp	w0, #0x0
  403e0c:	b.ne	403e48 <ferror@plt+0x18d8>  // b.any
  403e10:	ldr	x0, [sp, #16]
  403e14:	add	x0, x0, #0x8
  403e18:	str	x0, [sp, #16]
  403e1c:	ldr	w0, [sp, #28]
  403e20:	sub	w0, w0, #0x1
  403e24:	str	w0, [sp, #28]
  403e28:	ldr	w0, [sp, #28]
  403e2c:	cmp	w0, #0x0
  403e30:	b.gt	403e38 <ferror@plt+0x18c8>
  403e34:	bl	40d088 <ferror@plt+0xab18>
  403e38:	ldr	x0, [sp, #16]
  403e3c:	ldr	x0, [x0]
  403e40:	str	x0, [sp, #56]
  403e44:	b	404000 <ferror@plt+0x1a90>
  403e48:	ldr	x0, [sp, #16]
  403e4c:	ldr	x2, [x0]
  403e50:	adrp	x0, 417000 <ferror@plt+0x14a90>
  403e54:	add	x1, x0, #0xa0
  403e58:	mov	x0, x2
  403e5c:	bl	4022b0 <strcmp@plt>
  403e60:	cmp	w0, #0x0
  403e64:	b.ne	403ea0 <ferror@plt+0x1930>  // b.any
  403e68:	ldr	x0, [sp, #16]
  403e6c:	add	x0, x0, #0x8
  403e70:	str	x0, [sp, #16]
  403e74:	ldr	w0, [sp, #28]
  403e78:	sub	w0, w0, #0x1
  403e7c:	str	w0, [sp, #28]
  403e80:	ldr	w0, [sp, #28]
  403e84:	cmp	w0, #0x0
  403e88:	b.gt	403e90 <ferror@plt+0x1920>
  403e8c:	bl	40d088 <ferror@plt+0xab18>
  403e90:	ldr	x0, [sp, #16]
  403e94:	ldr	x0, [x0]
  403e98:	str	x0, [sp, #48]
  403e9c:	b	404000 <ferror@plt+0x1a90>
  403ea0:	ldr	x0, [sp, #16]
  403ea4:	ldr	x2, [x0]
  403ea8:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403eac:	add	x1, x0, #0xfd0
  403eb0:	mov	x0, x2
  403eb4:	bl	4022b0 <strcmp@plt>
  403eb8:	cmp	w0, #0x0
  403ebc:	b.ne	403f34 <ferror@plt+0x19c4>  // b.any
  403ec0:	ldr	x0, [sp, #16]
  403ec4:	add	x0, x0, #0x8
  403ec8:	str	x0, [sp, #16]
  403ecc:	ldr	w0, [sp, #28]
  403ed0:	sub	w0, w0, #0x1
  403ed4:	str	w0, [sp, #28]
  403ed8:	ldr	w0, [sp, #28]
  403edc:	cmp	w0, #0x0
  403ee0:	b.gt	403ee8 <ferror@plt+0x1978>
  403ee4:	bl	40d088 <ferror@plt+0xab18>
  403ee8:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  403eec:	add	x0, x0, #0x42c
  403ef0:	ldr	w0, [x0]
  403ef4:	cmp	w0, #0x0
  403ef8:	b.eq	403f14 <ferror@plt+0x19a4>  // b.none
  403efc:	ldr	x0, [sp, #16]
  403f00:	ldr	x0, [x0]
  403f04:	mov	x1, x0
  403f08:	adrp	x0, 416000 <ferror@plt+0x13a90>
  403f0c:	add	x0, x0, #0xfd0
  403f10:	bl	40d12c <ferror@plt+0xabbc>
  403f14:	ldr	x0, [sp, #16]
  403f18:	ldr	x0, [x0]
  403f1c:	bl	4020f0 <atoi@plt>
  403f20:	mov	w1, w0
  403f24:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  403f28:	add	x0, x0, #0x42c
  403f2c:	str	w1, [x0]
  403f30:	b	404000 <ferror@plt+0x1a90>
  403f34:	ldr	x0, [sp, #16]
  403f38:	ldr	x2, [x0]
  403f3c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  403f40:	add	x1, x0, #0x88
  403f44:	mov	x0, x2
  403f48:	bl	4022b0 <strcmp@plt>
  403f4c:	cmp	w0, #0x0
  403f50:	b.ne	403fd0 <ferror@plt+0x1a60>  // b.any
  403f54:	ldr	x0, [sp, #16]
  403f58:	add	x0, x0, #0x8
  403f5c:	str	x0, [sp, #16]
  403f60:	ldr	w0, [sp, #28]
  403f64:	sub	w0, w0, #0x1
  403f68:	str	w0, [sp, #28]
  403f6c:	ldr	w0, [sp, #28]
  403f70:	cmp	w0, #0x0
  403f74:	b.gt	403f7c <ferror@plt+0x1a0c>
  403f78:	bl	40d088 <ferror@plt+0xab18>
  403f7c:	ldr	x0, [sp, #16]
  403f80:	ldr	x1, [x0]
  403f84:	add	x0, sp, #0x24
  403f88:	bl	40331c <ferror@plt+0xdac>
  403f8c:	cmp	w0, #0x0
  403f90:	b.eq	403fac <ferror@plt+0x1a3c>  // b.none
  403f94:	ldr	x0, [sp, #16]
  403f98:	ldr	x0, [x0]
  403f9c:	mov	x1, x0
  403fa0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  403fa4:	add	x0, x0, #0xa8
  403fa8:	bl	40d0f0 <ferror@plt+0xab80>
  403fac:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  403fb0:	add	x0, x0, #0x430
  403fb4:	ldr	w1, [x0]
  403fb8:	ldr	w0, [sp, #36]
  403fbc:	orr	w1, w1, w0
  403fc0:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  403fc4:	add	x0, x0, #0x430
  403fc8:	str	w1, [x0]
  403fcc:	b	404000 <ferror@plt+0x1a90>
  403fd0:	ldr	x0, [sp, #16]
  403fd4:	ldr	x2, [x0]
  403fd8:	adrp	x0, 417000 <ferror@plt+0x14a90>
  403fdc:	add	x1, x0, #0xb8
  403fe0:	mov	x0, x2
  403fe4:	bl	40d37c <ferror@plt+0xae0c>
  403fe8:	and	w0, w0, #0xff
  403fec:	eor	w0, w0, #0x1
  403ff0:	and	w0, w0, #0xff
  403ff4:	cmp	w0, #0x0
  403ff8:	b.eq	404000 <ferror@plt+0x1a90>  // b.none
  403ffc:	bl	403244 <ferror@plt+0xcd4>
  404000:	ldr	w0, [sp, #28]
  404004:	sub	w0, w0, #0x1
  404008:	str	w0, [sp, #28]
  40400c:	ldr	x0, [sp, #16]
  404010:	add	x0, x0, #0x8
  404014:	str	x0, [sp, #16]
  404018:	ldr	w0, [sp, #28]
  40401c:	cmp	w0, #0x0
  404020:	b.gt	403dd0 <ferror@plt+0x1860>
  404024:	ldr	x0, [sp, #48]
  404028:	cmp	x0, #0x0
  40402c:	b.eq	404080 <ferror@plt+0x1b10>  // b.none
  404030:	ldr	x0, [sp, #48]
  404034:	bl	4102f8 <ferror@plt+0xdd88>
  404038:	str	w0, [sp, #40]
  40403c:	ldr	w0, [sp, #40]
  404040:	cmp	w0, #0x0
  404044:	b.ne	404070 <ferror@plt+0x1b00>  // b.any
  404048:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40404c:	add	x0, x0, #0x3f8
  404050:	ldr	x3, [x0]
  404054:	ldr	x2, [sp, #48]
  404058:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40405c:	add	x1, x0, #0xc0
  404060:	mov	x0, x3
  404064:	bl	402540 <fprintf@plt>
  404068:	mov	w0, #0xffffffff            	// #-1
  40406c:	b	4041b8 <ferror@plt+0x1c48>
  404070:	ldr	w1, [sp, #40]
  404074:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  404078:	add	x0, x0, #0x434
  40407c:	str	w1, [x0]
  404080:	ldr	x0, [sp, #56]
  404084:	cmp	x0, #0x0
  404088:	b.eq	4040c4 <ferror@plt+0x1b54>  // b.none
  40408c:	ldr	x0, [sp, #56]
  404090:	bl	4102f8 <ferror@plt+0xdd88>
  404094:	mov	w1, w0
  404098:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40409c:	add	x0, x0, #0x428
  4040a0:	str	w1, [x0]
  4040a4:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4040a8:	add	x0, x0, #0x428
  4040ac:	ldr	w0, [x0]
  4040b0:	cmp	w0, #0x0
  4040b4:	b.ne	4040c4 <ferror@plt+0x1b54>  // b.any
  4040b8:	ldr	x0, [sp, #56]
  4040bc:	bl	40d1a4 <ferror@plt+0xac34>
  4040c0:	b	4041b8 <ferror@plt+0x1c48>
  4040c4:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4040c8:	add	x0, x0, #0x340
  4040cc:	ldr	w0, [x0, #48]
  4040d0:	and	w0, w0, #0x4
  4040d4:	cmp	w0, #0x0
  4040d8:	b.eq	4040fc <ferror@plt+0x1b8c>  // b.none
  4040dc:	adrp	x0, 403000 <ferror@plt+0xa90>
  4040e0:	add	x2, x0, #0xd14
  4040e4:	mov	w1, #0x7                   	// #7
  4040e8:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4040ec:	add	x0, x0, #0x340
  4040f0:	bl	413b94 <ferror@plt+0x11624>
  4040f4:	str	w0, [sp, #44]
  4040f8:	b	404114 <ferror@plt+0x1ba4>
  4040fc:	adrp	x0, 403000 <ferror@plt+0xa90>
  404100:	add	x1, x0, #0xc74
  404104:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  404108:	add	x0, x0, #0x340
  40410c:	bl	41419c <ferror@plt+0x11c2c>
  404110:	str	w0, [sp, #44]
  404114:	ldr	w0, [sp, #44]
  404118:	cmp	w0, #0x0
  40411c:	b.ge	404134 <ferror@plt+0x1bc4>  // b.tcont
  404120:	adrp	x0, 417000 <ferror@plt+0x14a90>
  404124:	add	x0, x0, #0xe0
  404128:	bl	401f90 <perror@plt>
  40412c:	mov	w0, #0x1                   	// #1
  404130:	bl	401f70 <exit@plt>
  404134:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  404138:	add	x0, x0, #0xee4
  40413c:	ldr	w0, [x0]
  404140:	bl	410e90 <ferror@plt+0xe920>
  404144:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  404148:	add	x0, x0, #0x400
  40414c:	ldr	x0, [x0]
  404150:	mov	w3, #0x0                   	// #0
  404154:	mov	x2, x0
  404158:	adrp	x0, 403000 <ferror@plt+0xa90>
  40415c:	add	x1, x0, #0x6f4
  404160:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  404164:	add	x0, x0, #0x340
  404168:	bl	414e20 <ferror@plt+0x128b0>
  40416c:	cmp	w0, #0x0
  404170:	b.ge	4041a0 <ferror@plt+0x1c30>  // b.tcont
  404174:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  404178:	add	x0, x0, #0x3f8
  40417c:	ldr	x0, [x0]
  404180:	mov	x3, x0
  404184:	mov	x2, #0x10                  	// #16
  404188:	mov	x1, #0x1                   	// #1
  40418c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  404190:	add	x0, x0, #0x100
  404194:	bl	4023a0 <fwrite@plt>
  404198:	mov	w0, #0x1                   	// #1
  40419c:	bl	401f70 <exit@plt>
  4041a0:	bl	410eb4 <ferror@plt+0xe944>
  4041a4:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4041a8:	add	x0, x0, #0x400
  4041ac:	ldr	x0, [x0]
  4041b0:	bl	4023c0 <fflush@plt>
  4041b4:	mov	w0, #0x0                   	// #0
  4041b8:	ldp	x29, x30, [sp], #64
  4041bc:	ret
  4041c0:	sub	sp, sp, #0x2b0
  4041c4:	stp	x29, x30, [sp]
  4041c8:	mov	x29, sp
  4041cc:	str	w0, [sp, #44]
  4041d0:	str	w1, [sp, #40]
  4041d4:	str	w2, [sp, #36]
  4041d8:	str	x3, [sp, #24]
  4041dc:	add	x0, sp, #0x150
  4041e0:	mov	x1, #0x11c                 	// #284
  4041e4:	mov	x2, x1
  4041e8:	mov	w1, #0x0                   	// #0
  4041ec:	bl	402180 <memset@plt>
  4041f0:	mov	w0, #0x1c                  	// #28
  4041f4:	str	w0, [sp, #336]
  4041f8:	ldr	w0, [sp, #44]
  4041fc:	and	w0, w0, #0xffff
  404200:	strh	w0, [sp, #340]
  404204:	ldr	w0, [sp, #40]
  404208:	sxth	w0, w0
  40420c:	orr	w0, w0, #0x1
  404210:	sxth	w0, w0
  404214:	and	w0, w0, #0xffff
  404218:	strh	w0, [sp, #342]
  40421c:	mov	w0, #0x7                   	// #7
  404220:	strb	w0, [sp, #352]
  404224:	mov	w0, #0x40                  	// #64
  404228:	strh	w0, [sp, #360]
  40422c:	str	xzr, [sp, #680]
  404230:	str	xzr, [sp, #672]
  404234:	str	wzr, [sp, #668]
  404238:	str	xzr, [sp, #656]
  40423c:	mov	x0, #0xffffffffffffffff    	// #-1
  404240:	str	x0, [sp, #648]
  404244:	mov	x0, #0xffffffffffffffff    	// #-1
  404248:	str	x0, [sp, #640]
  40424c:	str	wzr, [sp, #636]
  404250:	mov	w0, #0xffffffff            	// #-1
  404254:	strh	w0, [sp, #634]
  404258:	b	404a08 <ferror@plt+0x2498>
  40425c:	ldr	x0, [sp, #24]
  404260:	ldr	x2, [x0]
  404264:	adrp	x0, 417000 <ferror@plt+0x14a90>
  404268:	add	x1, x0, #0x98
  40426c:	mov	x0, x2
  404270:	bl	4022b0 <strcmp@plt>
  404274:	cmp	w0, #0x0
  404278:	b.ne	4042b4 <ferror@plt+0x1d44>  // b.any
  40427c:	ldr	x0, [sp, #24]
  404280:	add	x0, x0, #0x8
  404284:	str	x0, [sp, #24]
  404288:	ldr	w0, [sp, #36]
  40428c:	sub	w0, w0, #0x1
  404290:	str	w0, [sp, #36]
  404294:	ldr	w0, [sp, #36]
  404298:	cmp	w0, #0x0
  40429c:	b.gt	4042a4 <ferror@plt+0x1d34>
  4042a0:	bl	40d088 <ferror@plt+0xab18>
  4042a4:	ldr	x0, [sp, #24]
  4042a8:	ldr	x0, [x0]
  4042ac:	str	x0, [sp, #672]
  4042b0:	b	4049f0 <ferror@plt+0x2480>
  4042b4:	ldr	x0, [sp, #24]
  4042b8:	ldr	x2, [x0]
  4042bc:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4042c0:	add	x1, x0, #0xfb8
  4042c4:	mov	x0, x2
  4042c8:	bl	4022b0 <strcmp@plt>
  4042cc:	cmp	w0, #0x0
  4042d0:	b.ne	404348 <ferror@plt+0x1dd8>  // b.any
  4042d4:	ldr	x0, [sp, #24]
  4042d8:	add	x0, x0, #0x8
  4042dc:	str	x0, [sp, #24]
  4042e0:	ldr	w0, [sp, #36]
  4042e4:	sub	w0, w0, #0x1
  4042e8:	str	w0, [sp, #36]
  4042ec:	ldr	w0, [sp, #36]
  4042f0:	cmp	w0, #0x0
  4042f4:	b.gt	4042fc <ferror@plt+0x1d8c>
  4042f8:	bl	40d088 <ferror@plt+0xab18>
  4042fc:	ldr	w0, [sp, #668]
  404300:	cmp	w0, #0x0
  404304:	b.eq	404320 <ferror@plt+0x1db0>  // b.none
  404308:	ldr	x0, [sp, #24]
  40430c:	ldr	x0, [x0]
  404310:	mov	x1, x0
  404314:	adrp	x0, 416000 <ferror@plt+0x13a90>
  404318:	add	x0, x0, #0xfb8
  40431c:	bl	40d168 <ferror@plt+0xabf8>
  404320:	ldr	x0, [sp, #24]
  404324:	ldr	x1, [x0]
  404328:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40432c:	add	x0, x0, #0x418
  404330:	ldr	w2, [x0]
  404334:	add	x0, sp, #0x40
  404338:	bl	40cd80 <ferror@plt+0xa810>
  40433c:	mov	w0, #0x1                   	// #1
  404340:	str	w0, [sp, #668]
  404344:	b	4049f0 <ferror@plt+0x2480>
  404348:	ldr	x0, [sp, #24]
  40434c:	ldr	x2, [x0]
  404350:	adrp	x0, 416000 <ferror@plt+0x13a90>
  404354:	add	x1, x0, #0xfe8
  404358:	mov	x0, x2
  40435c:	bl	4022b0 <strcmp@plt>
  404360:	cmp	w0, #0x0
  404364:	b.ne	40444c <ferror@plt+0x1edc>  // b.any
  404368:	ldr	x0, [sp, #24]
  40436c:	add	x0, x0, #0x8
  404370:	str	x0, [sp, #24]
  404374:	ldr	w0, [sp, #36]
  404378:	sub	w0, w0, #0x1
  40437c:	str	w0, [sp, #36]
  404380:	ldr	w0, [sp, #36]
  404384:	cmp	w0, #0x0
  404388:	b.gt	404390 <ferror@plt+0x1e20>
  40438c:	bl	40d088 <ferror@plt+0xab18>
  404390:	ldr	x0, [sp, #24]
  404394:	ldr	x0, [x0]
  404398:	add	x1, sp, #0x38
  40439c:	mov	w2, #0x0                   	// #0
  4043a0:	bl	401f50 <strtoul@plt>
  4043a4:	str	x0, [sp, #656]
  4043a8:	ldr	x0, [sp, #56]
  4043ac:	cmp	x0, #0x0
  4043b0:	b.eq	404424 <ferror@plt+0x1eb4>  // b.none
  4043b4:	ldr	x0, [sp, #56]
  4043b8:	ldrb	w0, [x0]
  4043bc:	cmp	w0, #0x0
  4043c0:	b.eq	404424 <ferror@plt+0x1eb4>  // b.none
  4043c4:	ldr	x0, [sp, #24]
  4043c8:	ldr	x2, [x0]
  4043cc:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4043d0:	add	x1, x0, #0x118
  4043d4:	mov	x0, x2
  4043d8:	bl	402530 <getservbyname@plt>
  4043dc:	str	x0, [sp, #624]
  4043e0:	ldr	x0, [sp, #624]
  4043e4:	cmp	x0, #0x0
  4043e8:	b.ne	404404 <ferror@plt+0x1e94>  // b.any
  4043ec:	ldr	x0, [sp, #24]
  4043f0:	ldr	x0, [x0]
  4043f4:	mov	x1, x0
  4043f8:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4043fc:	add	x0, x0, #0x120
  404400:	bl	40d0f0 <ferror@plt+0xab80>
  404404:	ldr	x0, [sp, #624]
  404408:	ldr	w0, [x0, #16]
  40440c:	and	w0, w0, #0xffff
  404410:	bl	402110 <ntohs@plt>
  404414:	and	w0, w0, #0xffff
  404418:	and	x0, x0, #0xffff
  40441c:	str	x0, [sp, #656]
  404420:	b	4049f0 <ferror@plt+0x2480>
  404424:	ldr	x1, [sp, #656]
  404428:	mov	x0, #0xffff                	// #65535
  40442c:	cmp	x1, x0
  404430:	b.ls	4049f0 <ferror@plt+0x2480>  // b.plast
  404434:	ldr	x0, [sp, #24]
  404438:	ldr	x0, [x0]
  40443c:	mov	x1, x0
  404440:	adrp	x0, 417000 <ferror@plt+0x14a90>
  404444:	add	x0, x0, #0x120
  404448:	bl	40d0f0 <ferror@plt+0xab80>
  40444c:	ldr	x0, [sp, #24]
  404450:	ldr	x2, [x0]
  404454:	adrp	x0, 416000 <ferror@plt+0x13a90>
  404458:	add	x1, x0, #0xff8
  40445c:	mov	x0, x2
  404460:	bl	4022b0 <strcmp@plt>
  404464:	cmp	w0, #0x0
  404468:	b.ne	4044fc <ferror@plt+0x1f8c>  // b.any
  40446c:	ldr	x0, [sp, #24]
  404470:	add	x0, x0, #0x8
  404474:	str	x0, [sp, #24]
  404478:	ldr	w0, [sp, #36]
  40447c:	sub	w0, w0, #0x1
  404480:	str	w0, [sp, #36]
  404484:	ldr	w0, [sp, #36]
  404488:	cmp	w0, #0x0
  40448c:	b.gt	404494 <ferror@plt+0x1f24>
  404490:	bl	40d088 <ferror@plt+0xab18>
  404494:	ldr	x0, [sp, #24]
  404498:	ldr	x0, [x0]
  40449c:	add	x1, sp, #0x38
  4044a0:	mov	w2, #0x0                   	// #0
  4044a4:	bl	401f50 <strtoul@plt>
  4044a8:	str	x0, [sp, #648]
  4044ac:	ldr	x0, [sp, #56]
  4044b0:	cmp	x0, #0x0
  4044b4:	b.eq	4044c8 <ferror@plt+0x1f58>  // b.none
  4044b8:	ldr	x0, [sp, #56]
  4044bc:	ldrb	w0, [x0]
  4044c0:	cmp	w0, #0x0
  4044c4:	b.ne	4044e4 <ferror@plt+0x1f74>  // b.any
  4044c8:	ldr	x0, [sp, #648]
  4044cc:	lsr	x0, x0, #24
  4044d0:	cmp	x0, #0x0
  4044d4:	b.ne	4044e4 <ferror@plt+0x1f74>  // b.any
  4044d8:	ldr	x0, [sp, #648]
  4044dc:	cmn	x0, #0x1
  4044e0:	b.ne	4049f0 <ferror@plt+0x2480>  // b.any
  4044e4:	ldr	x0, [sp, #24]
  4044e8:	ldr	x0, [x0]
  4044ec:	mov	x1, x0
  4044f0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4044f4:	add	x0, x0, #0x130
  4044f8:	bl	40d0f0 <ferror@plt+0xab80>
  4044fc:	ldr	x0, [sp, #24]
  404500:	ldr	x2, [x0]
  404504:	adrp	x0, 417000 <ferror@plt+0x14a90>
  404508:	add	x1, x0, #0x10
  40450c:	mov	x0, x2
  404510:	bl	4022b0 <strcmp@plt>
  404514:	cmp	w0, #0x0
  404518:	b.ne	4045ac <ferror@plt+0x203c>  // b.any
  40451c:	ldr	x0, [sp, #24]
  404520:	add	x0, x0, #0x8
  404524:	str	x0, [sp, #24]
  404528:	ldr	w0, [sp, #36]
  40452c:	sub	w0, w0, #0x1
  404530:	str	w0, [sp, #36]
  404534:	ldr	w0, [sp, #36]
  404538:	cmp	w0, #0x0
  40453c:	b.gt	404544 <ferror@plt+0x1fd4>
  404540:	bl	40d088 <ferror@plt+0xab18>
  404544:	ldr	x0, [sp, #24]
  404548:	ldr	x0, [x0]
  40454c:	add	x1, sp, #0x38
  404550:	mov	w2, #0x0                   	// #0
  404554:	bl	401f50 <strtoul@plt>
  404558:	str	x0, [sp, #640]
  40455c:	ldr	x0, [sp, #56]
  404560:	cmp	x0, #0x0
  404564:	b.eq	404578 <ferror@plt+0x2008>  // b.none
  404568:	ldr	x0, [sp, #56]
  40456c:	ldrb	w0, [x0]
  404570:	cmp	w0, #0x0
  404574:	b.ne	404594 <ferror@plt+0x2024>  // b.any
  404578:	ldr	x0, [sp, #640]
  40457c:	lsr	x0, x0, #24
  404580:	cmp	x0, #0x0
  404584:	b.ne	404594 <ferror@plt+0x2024>  // b.any
  404588:	ldr	x0, [sp, #640]
  40458c:	cmn	x0, #0x1
  404590:	b.ne	4049f0 <ferror@plt+0x2480>  // b.any
  404594:	ldr	x0, [sp, #24]
  404598:	ldr	x0, [x0]
  40459c:	mov	x1, x0
  4045a0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4045a4:	add	x0, x0, #0x140
  4045a8:	bl	40d0f0 <ferror@plt+0xab80>
  4045ac:	ldr	x0, [sp, #24]
  4045b0:	ldr	x2, [x0]
  4045b4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4045b8:	add	x1, x0, #0x158
  4045bc:	mov	x0, x2
  4045c0:	bl	4022b0 <strcmp@plt>
  4045c4:	cmp	w0, #0x0
  4045c8:	b.ne	404620 <ferror@plt+0x20b0>  // b.any
  4045cc:	ldr	x0, [sp, #24]
  4045d0:	add	x0, x0, #0x8
  4045d4:	str	x0, [sp, #24]
  4045d8:	ldr	w0, [sp, #36]
  4045dc:	sub	w0, w0, #0x1
  4045e0:	str	w0, [sp, #36]
  4045e4:	ldr	w0, [sp, #36]
  4045e8:	cmp	w0, #0x0
  4045ec:	b.gt	4045f4 <ferror@plt+0x2084>
  4045f0:	bl	40d088 <ferror@plt+0xab18>
  4045f4:	ldr	x0, [sp, #24]
  4045f8:	ldr	x0, [x0]
  4045fc:	bl	4102f8 <ferror@plt+0xdd88>
  404600:	str	w0, [sp, #636]
  404604:	ldr	w0, [sp, #636]
  404608:	cmp	w0, #0x0
  40460c:	b.ne	4049f0 <ferror@plt+0x2480>  // b.any
  404610:	ldr	x0, [sp, #24]
  404614:	ldr	x0, [x0]
  404618:	bl	40d1a4 <ferror@plt+0xac34>
  40461c:	bl	401f70 <exit@plt>
  404620:	ldr	x0, [sp, #24]
  404624:	ldr	x2, [x0]
  404628:	adrp	x0, 416000 <ferror@plt+0x13a90>
  40462c:	add	x1, x0, #0xed8
  404630:	mov	x0, x2
  404634:	bl	4022b0 <strcmp@plt>
  404638:	cmp	w0, #0x0
  40463c:	b.ne	404654 <ferror@plt+0x20e4>  // b.any
  404640:	ldrb	w0, [sp, #362]
  404644:	orr	w0, w0, #0x2
  404648:	and	w0, w0, #0xff
  40464c:	strb	w0, [sp, #362]
  404650:	b	4049f0 <ferror@plt+0x2480>
  404654:	ldr	x0, [sp, #24]
  404658:	ldr	x2, [x0]
  40465c:	adrp	x0, 416000 <ferror@plt+0x13a90>
  404660:	add	x1, x0, #0xf08
  404664:	mov	x0, x2
  404668:	bl	40d37c <ferror@plt+0xae0c>
  40466c:	and	w0, w0, #0xff
  404670:	eor	w0, w0, #0x1
  404674:	and	w0, w0, #0xff
  404678:	cmp	w0, #0x0
  40467c:	b.eq	404694 <ferror@plt+0x2124>  // b.none
  404680:	ldrb	w0, [sp, #362]
  404684:	orr	w0, w0, #0x4
  404688:	and	w0, w0, #0xff
  40468c:	strb	w0, [sp, #362]
  404690:	b	4049f0 <ferror@plt+0x2480>
  404694:	ldr	x0, [sp, #24]
  404698:	ldr	x2, [x0]
  40469c:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4046a0:	add	x1, x0, #0xee8
  4046a4:	mov	x0, x2
  4046a8:	bl	40d37c <ferror@plt+0xae0c>
  4046ac:	and	w0, w0, #0xff
  4046b0:	eor	w0, w0, #0x1
  4046b4:	and	w0, w0, #0xff
  4046b8:	cmp	w0, #0x0
  4046bc:	b.eq	4046d4 <ferror@plt+0x2164>  // b.none
  4046c0:	ldrb	w0, [sp, #362]
  4046c4:	orr	w0, w0, #0xffffff80
  4046c8:	and	w0, w0, #0xff
  4046cc:	strb	w0, [sp, #362]
  4046d0:	b	4049f0 <ferror@plt+0x2480>
  4046d4:	ldr	x0, [sp, #24]
  4046d8:	ldr	x2, [x0]
  4046dc:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4046e0:	add	x1, x0, #0x160
  4046e4:	mov	x0, x2
  4046e8:	bl	40d37c <ferror@plt+0xae0c>
  4046ec:	and	w0, w0, #0xff
  4046f0:	eor	w0, w0, #0x1
  4046f4:	and	w0, w0, #0xff
  4046f8:	cmp	w0, #0x0
  4046fc:	b.ne	40472c <ferror@plt+0x21bc>  // b.any
  404700:	ldr	x0, [sp, #24]
  404704:	ldr	x2, [x0]
  404708:	adrp	x0, 416000 <ferror@plt+0x13a90>
  40470c:	add	x1, x0, #0xe70
  404710:	mov	x0, x2
  404714:	bl	40d37c <ferror@plt+0xae0c>
  404718:	and	w0, w0, #0xff
  40471c:	eor	w0, w0, #0x1
  404720:	and	w0, w0, #0xff
  404724:	cmp	w0, #0x0
  404728:	b.eq	404740 <ferror@plt+0x21d0>  // b.none
  40472c:	ldrh	w0, [sp, #360]
  404730:	orr	w0, w0, #0x80
  404734:	and	w0, w0, #0xffff
  404738:	strh	w0, [sp, #360]
  40473c:	b	4049f0 <ferror@plt+0x2480>
  404740:	ldr	x0, [sp, #24]
  404744:	ldr	x2, [x0]
  404748:	adrp	x0, 416000 <ferror@plt+0x13a90>
  40474c:	add	x1, x0, #0xea8
  404750:	mov	x0, x2
  404754:	bl	40d37c <ferror@plt+0xae0c>
  404758:	and	w0, w0, #0xff
  40475c:	eor	w0, w0, #0x1
  404760:	and	w0, w0, #0xff
  404764:	cmp	w0, #0x0
  404768:	b.ne	404798 <ferror@plt+0x2228>  // b.any
  40476c:	ldr	x0, [sp, #24]
  404770:	ldr	x2, [x0]
  404774:	adrp	x0, 416000 <ferror@plt+0x13a90>
  404778:	add	x1, x0, #0xe80
  40477c:	mov	x0, x2
  404780:	bl	40d37c <ferror@plt+0xae0c>
  404784:	and	w0, w0, #0xff
  404788:	eor	w0, w0, #0x1
  40478c:	and	w0, w0, #0xff
  404790:	cmp	w0, #0x0
  404794:	b.eq	4047ac <ferror@plt+0x223c>  // b.none
  404798:	ldrh	w0, [sp, #360]
  40479c:	orr	w0, w0, #0x2
  4047a0:	and	w0, w0, #0xffff
  4047a4:	strh	w0, [sp, #360]
  4047a8:	b	4049f0 <ferror@plt+0x2480>
  4047ac:	ldr	x0, [sp, #24]
  4047b0:	ldr	x2, [x0]
  4047b4:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4047b8:	add	x1, x0, #0xec0
  4047bc:	mov	x0, x2
  4047c0:	bl	40d37c <ferror@plt+0xae0c>
  4047c4:	and	w0, w0, #0xff
  4047c8:	eor	w0, w0, #0x1
  4047cc:	and	w0, w0, #0xff
  4047d0:	cmp	w0, #0x0
  4047d4:	b.eq	4047fc <ferror@plt+0x228c>  // b.none
  4047d8:	ldrh	w0, [sp, #360]
  4047dc:	orr	w0, w0, #0x2
  4047e0:	and	w0, w0, #0xffff
  4047e4:	strh	w0, [sp, #360]
  4047e8:	ldrh	w0, [sp, #360]
  4047ec:	and	w0, w0, #0xffffffbf
  4047f0:	and	w0, w0, #0xffff
  4047f4:	strh	w0, [sp, #360]
  4047f8:	b	4049f0 <ferror@plt+0x2480>
  4047fc:	ldr	x0, [sp, #24]
  404800:	ldr	x2, [x0]
  404804:	adrp	x0, 416000 <ferror@plt+0x13a90>
  404808:	add	x1, x0, #0xfd0
  40480c:	mov	x0, x2
  404810:	bl	40d37c <ferror@plt+0xae0c>
  404814:	and	w0, w0, #0xff
  404818:	eor	w0, w0, #0x1
  40481c:	and	w0, w0, #0xff
  404820:	cmp	w0, #0x0
  404824:	b.eq	404888 <ferror@plt+0x2318>  // b.none
  404828:	ldrsh	w0, [sp, #634]
  40482c:	cmp	w0, #0x0
  404830:	b.lt	40484c <ferror@plt+0x22dc>  // b.tstop
  404834:	ldr	x0, [sp, #24]
  404838:	ldr	x0, [x0]
  40483c:	mov	x1, x0
  404840:	adrp	x0, 416000 <ferror@plt+0x13a90>
  404844:	add	x0, x0, #0xfd0
  404848:	bl	40d168 <ferror@plt+0xabf8>
  40484c:	ldr	x0, [sp, #24]
  404850:	add	x0, x0, #0x8
  404854:	str	x0, [sp, #24]
  404858:	ldr	w0, [sp, #36]
  40485c:	sub	w0, w0, #0x1
  404860:	str	w0, [sp, #36]
  404864:	ldr	w0, [sp, #36]
  404868:	cmp	w0, #0x0
  40486c:	b.gt	404874 <ferror@plt+0x2304>
  404870:	bl	40d088 <ferror@plt+0xab18>
  404874:	ldr	x0, [sp, #24]
  404878:	ldr	x0, [x0]
  40487c:	bl	4020f0 <atoi@plt>
  404880:	strh	w0, [sp, #634]
  404884:	b	4049f0 <ferror@plt+0x2480>
  404888:	ldr	x0, [sp, #24]
  40488c:	ldr	x2, [x0]
  404890:	adrp	x0, 417000 <ferror@plt+0x14a90>
  404894:	add	x1, x0, #0x168
  404898:	mov	x0, x2
  40489c:	bl	40d37c <ferror@plt+0xae0c>
  4048a0:	and	w0, w0, #0xff
  4048a4:	eor	w0, w0, #0x1
  4048a8:	and	w0, w0, #0xff
  4048ac:	cmp	w0, #0x0
  4048b0:	b.eq	4048c8 <ferror@plt+0x2358>  // b.none
  4048b4:	ldrb	w0, [sp, #362]
  4048b8:	orr	w0, w0, #0x1
  4048bc:	and	w0, w0, #0xff
  4048c0:	strb	w0, [sp, #362]
  4048c4:	b	4049f0 <ferror@plt+0x2480>
  4048c8:	ldr	x0, [sp, #24]
  4048cc:	ldr	x2, [x0]
  4048d0:	adrp	x0, 416000 <ferror@plt+0x13a90>
  4048d4:	add	x1, x0, #0xef0
  4048d8:	mov	x0, x2
  4048dc:	bl	40d37c <ferror@plt+0xae0c>
  4048e0:	and	w0, w0, #0xff
  4048e4:	eor	w0, w0, #0x1
  4048e8:	and	w0, w0, #0xff
  4048ec:	cmp	w0, #0x0
  4048f0:	b.eq	404908 <ferror@plt+0x2398>  // b.none
  4048f4:	ldrb	w0, [sp, #362]
  4048f8:	orr	w0, w0, #0x10
  4048fc:	and	w0, w0, #0xff
  404900:	strb	w0, [sp, #362]
  404904:	b	4049f0 <ferror@plt+0x2480>
  404908:	ldr	x0, [sp, #24]
  40490c:	ldr	x2, [x0]
  404910:	adrp	x0, 416000 <ferror@plt+0x13a90>
  404914:	add	x1, x0, #0xf10
  404918:	mov	x0, x2
  40491c:	bl	40d37c <ferror@plt+0xae0c>
  404920:	and	w0, w0, #0xff
  404924:	eor	w0, w0, #0x1
  404928:	and	w0, w0, #0xff
  40492c:	cmp	w0, #0x0
  404930:	b.eq	404948 <ferror@plt+0x23d8>  // b.none
  404934:	ldrb	w0, [sp, #362]
  404938:	orr	w0, w0, #0x40
  40493c:	and	w0, w0, #0xff
  404940:	strb	w0, [sp, #362]
  404944:	b	4049f0 <ferror@plt+0x2480>
  404948:	ldr	x0, [sp, #24]
  40494c:	ldr	x2, [x0]
  404950:	adrp	x0, 417000 <ferror@plt+0x14a90>
  404954:	add	x1, x0, #0x170
  404958:	mov	x0, x2
  40495c:	bl	4022b0 <strcmp@plt>
  404960:	cmp	w0, #0x0
  404964:	b.ne	404990 <ferror@plt+0x2420>  // b.any
  404968:	ldr	x0, [sp, #24]
  40496c:	add	x0, x0, #0x8
  404970:	str	x0, [sp, #24]
  404974:	ldr	w0, [sp, #36]
  404978:	sub	w0, w0, #0x1
  40497c:	str	w0, [sp, #36]
  404980:	ldr	w0, [sp, #36]
  404984:	cmp	w0, #0x0
  404988:	b.gt	404990 <ferror@plt+0x2420>
  40498c:	bl	40d088 <ferror@plt+0xab18>
  404990:	ldr	x0, [sp, #24]
  404994:	ldr	x2, [x0]
  404998:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40499c:	add	x1, x0, #0xb8
  4049a0:	mov	x0, x2
  4049a4:	bl	40d37c <ferror@plt+0xae0c>
  4049a8:	and	w0, w0, #0xff
  4049ac:	eor	w0, w0, #0x1
  4049b0:	and	w0, w0, #0xff
  4049b4:	cmp	w0, #0x0
  4049b8:	b.eq	4049c0 <ferror@plt+0x2450>  // b.none
  4049bc:	bl	403244 <ferror@plt+0xcd4>
  4049c0:	ldr	x0, [sp, #680]
  4049c4:	cmp	x0, #0x0
  4049c8:	b.eq	4049e4 <ferror@plt+0x2474>  // b.none
  4049cc:	ldr	x0, [sp, #24]
  4049d0:	ldr	x0, [x0]
  4049d4:	mov	x1, x0
  4049d8:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4049dc:	add	x0, x0, #0x170
  4049e0:	bl	40d168 <ferror@plt+0xabf8>
  4049e4:	ldr	x0, [sp, #24]
  4049e8:	ldr	x0, [x0]
  4049ec:	str	x0, [sp, #680]
  4049f0:	ldr	w0, [sp, #36]
  4049f4:	sub	w0, w0, #0x1
  4049f8:	str	w0, [sp, #36]
  4049fc:	ldr	x0, [sp, #24]
  404a00:	add	x0, x0, #0x8
  404a04:	str	x0, [sp, #24]
  404a08:	ldr	w0, [sp, #36]
  404a0c:	cmp	w0, #0x0
  404a10:	b.gt	40425c <ferror@plt+0x1cec>
  404a14:	ldr	x0, [sp, #672]
  404a18:	cmp	x0, #0x0
  404a1c:	b.eq	404a2c <ferror@plt+0x24bc>  // b.none
  404a20:	ldr	x0, [sp, #680]
  404a24:	cmp	x0, #0x0
  404a28:	b.ne	404a58 <ferror@plt+0x24e8>  // b.any
  404a2c:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  404a30:	add	x0, x0, #0x3f8
  404a34:	ldr	x0, [x0]
  404a38:	mov	x3, x0
  404a3c:	mov	x2, #0x2b                  	// #43
  404a40:	mov	x1, #0x1                   	// #1
  404a44:	adrp	x0, 417000 <ferror@plt+0x14a90>
  404a48:	add	x0, x0, #0x178
  404a4c:	bl	4023a0 <fwrite@plt>
  404a50:	mov	w0, #0xffffffff            	// #-1
  404a54:	b	404c88 <ferror@plt+0x2718>
  404a58:	ldrb	w0, [sp, #362]
  404a5c:	and	w0, w0, #0x6
  404a60:	cmp	w0, #0x0
  404a64:	b.ne	404a78 <ferror@plt+0x2508>  // b.any
  404a68:	ldrb	w0, [sp, #362]
  404a6c:	orr	w0, w0, #0x2
  404a70:	and	w0, w0, #0xff
  404a74:	strb	w0, [sp, #362]
  404a78:	ldrh	w0, [sp, #360]
  404a7c:	mov	w1, w0
  404a80:	mov	w0, #0x82                  	// #130
  404a84:	and	w0, w1, w0
  404a88:	cmp	w0, #0x0
  404a8c:	b.ne	404aa0 <ferror@plt+0x2530>  // b.any
  404a90:	ldrh	w0, [sp, #360]
  404a94:	orr	w0, w0, #0x80
  404a98:	and	w0, w0, #0xffff
  404a9c:	strh	w0, [sp, #360]
  404aa0:	add	x0, sp, #0x148
  404aa4:	add	x0, x0, #0x1
  404aa8:	add	x1, sp, #0x148
  404aac:	add	x1, x1, #0x2
  404ab0:	add	x2, sp, #0x148
  404ab4:	add	x2, x2, #0x3
  404ab8:	add	x3, sp, #0x148
  404abc:	add	x3, x3, #0x4
  404ac0:	add	x4, sp, #0x148
  404ac4:	add	x4, x4, #0x5
  404ac8:	add	x8, sp, #0x148
  404acc:	mov	x7, x4
  404ad0:	mov	x6, x3
  404ad4:	mov	x5, x2
  404ad8:	mov	x4, x1
  404adc:	mov	x3, x0
  404ae0:	mov	x2, x8
  404ae4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  404ae8:	add	x1, x0, #0x1a8
  404aec:	ldr	x0, [sp, #680]
  404af0:	bl	402490 <__isoc99_sscanf@plt>
  404af4:	cmp	w0, #0x6
  404af8:	b.eq	404b24 <ferror@plt+0x25b4>  // b.none
  404afc:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  404b00:	add	x0, x0, #0x3f8
  404b04:	ldr	x3, [x0]
  404b08:	ldr	x2, [sp, #680]
  404b0c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  404b10:	add	x1, x0, #0x1c8
  404b14:	mov	x0, x3
  404b18:	bl	402540 <fprintf@plt>
  404b1c:	mov	w0, #0xffffffff            	// #-1
  404b20:	b	404c88 <ferror@plt+0x2718>
  404b24:	add	x1, sp, #0x148
  404b28:	add	x0, sp, #0x150
  404b2c:	mov	w4, #0x6                   	// #6
  404b30:	mov	x3, x1
  404b34:	mov	w2, #0x2                   	// #2
  404b38:	mov	w1, #0x11c                 	// #284
  404b3c:	bl	415d78 <ferror@plt+0x13808>
  404b40:	ldr	w0, [sp, #668]
  404b44:	cmp	w0, #0x0
  404b48:	b.eq	404b74 <ferror@plt+0x2604>  // b.none
  404b4c:	ldrh	w0, [sp, #66]
  404b50:	mov	w2, w0
  404b54:	add	x0, sp, #0x40
  404b58:	add	x1, x0, #0x8
  404b5c:	add	x0, sp, #0x150
  404b60:	mov	w4, w2
  404b64:	mov	x3, x1
  404b68:	mov	w2, #0x1                   	// #1
  404b6c:	mov	w1, #0x11c                 	// #284
  404b70:	bl	415d78 <ferror@plt+0x13808>
  404b74:	ldrsh	w0, [sp, #634]
  404b78:	cmp	w0, #0x0
  404b7c:	b.lt	404b98 <ferror@plt+0x2628>  // b.tstop
  404b80:	ldrh	w1, [sp, #634]
  404b84:	add	x0, sp, #0x150
  404b88:	mov	w3, w1
  404b8c:	mov	w2, #0x5                   	// #5
  404b90:	mov	w1, #0x11c                 	// #284
  404b94:	bl	415c80 <ferror@plt+0x13710>
  404b98:	ldr	x0, [sp, #656]
  404b9c:	cmp	x0, #0x0
  404ba0:	b.eq	404bc8 <ferror@plt+0x2658>  // b.none
  404ba4:	ldr	x0, [sp, #656]
  404ba8:	and	w0, w0, #0xffff
  404bac:	bl	4021e0 <htons@plt>
  404bb0:	strh	w0, [sp, #632]
  404bb4:	add	x0, sp, #0x150
  404bb8:	ldrh	w3, [sp, #632]
  404bbc:	mov	w2, #0x6                   	// #6
  404bc0:	mov	w1, #0x11c                 	// #284
  404bc4:	bl	415c80 <ferror@plt+0x13710>
  404bc8:	ldr	x0, [sp, #648]
  404bcc:	cmn	x0, #0x1
  404bd0:	b.eq	404bf0 <ferror@plt+0x2680>  // b.none
  404bd4:	ldr	x0, [sp, #648]
  404bd8:	mov	w1, w0
  404bdc:	add	x0, sp, #0x150
  404be0:	mov	w3, w1
  404be4:	mov	w2, #0x7                   	// #7
  404be8:	mov	w1, #0x11c                 	// #284
  404bec:	bl	415cbc <ferror@plt+0x1374c>
  404bf0:	ldr	x0, [sp, #640]
  404bf4:	cmn	x0, #0x1
  404bf8:	b.eq	404c18 <ferror@plt+0x26a8>  // b.none
  404bfc:	ldr	x0, [sp, #640]
  404c00:	mov	w1, w0
  404c04:	add	x0, sp, #0x150
  404c08:	mov	w3, w1
  404c0c:	mov	w2, #0xb                   	// #11
  404c10:	mov	w1, #0x11c                 	// #284
  404c14:	bl	415cbc <ferror@plt+0x1374c>
  404c18:	ldr	w0, [sp, #636]
  404c1c:	cmp	w0, #0x0
  404c20:	b.eq	404c38 <ferror@plt+0x26c8>  // b.none
  404c24:	add	x0, sp, #0x150
  404c28:	ldr	w3, [sp, #636]
  404c2c:	mov	w2, #0x8                   	// #8
  404c30:	mov	w1, #0x11c                 	// #284
  404c34:	bl	415cbc <ferror@plt+0x1374c>
  404c38:	ldr	x0, [sp, #672]
  404c3c:	bl	4102f8 <ferror@plt+0xdd88>
  404c40:	str	w0, [sp, #356]
  404c44:	ldr	w0, [sp, #356]
  404c48:	cmp	w0, #0x0
  404c4c:	b.ne	404c5c <ferror@plt+0x26ec>  // b.any
  404c50:	ldr	x0, [sp, #672]
  404c54:	bl	40d1a4 <ferror@plt+0xac34>
  404c58:	b	404c88 <ferror@plt+0x2718>
  404c5c:	add	x0, sp, #0x150
  404c60:	mov	x2, #0x0                   	// #0
  404c64:	mov	x1, x0
  404c68:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  404c6c:	add	x0, x0, #0x340
  404c70:	bl	415448 <ferror@plt+0x12ed8>
  404c74:	cmp	w0, #0x0
  404c78:	b.ge	404c84 <ferror@plt+0x2714>  // b.tcont
  404c7c:	mov	w0, #0xffffffff            	// #-1
  404c80:	b	404c88 <ferror@plt+0x2718>
  404c84:	mov	w0, #0x0                   	// #0
  404c88:	ldp	x29, x30, [sp]
  404c8c:	add	sp, sp, #0x2b0
  404c90:	ret
  404c94:	sub	sp, sp, #0x480
  404c98:	stp	x29, x30, [sp]
  404c9c:	mov	x29, sp
  404ca0:	str	w0, [sp, #28]
  404ca4:	str	x1, [sp, #16]
  404ca8:	add	x0, sp, #0x38
  404cac:	mov	x1, #0x41c                 	// #1052
  404cb0:	mov	x2, x1
  404cb4:	mov	w1, #0x0                   	// #0
  404cb8:	bl	402180 <memset@plt>
  404cbc:	mov	w0, #0x1c                  	// #28
  404cc0:	str	w0, [sp, #56]
  404cc4:	mov	w0, #0x1e                  	// #30
  404cc8:	strh	w0, [sp, #60]
  404ccc:	mov	w0, #0x1                   	// #1
  404cd0:	strh	w0, [sp, #62]
  404cd4:	mov	w0, #0x7                   	// #7
  404cd8:	strb	w0, [sp, #72]
  404cdc:	str	xzr, [sp, #1144]
  404ce0:	str	xzr, [sp, #1136]
  404ce4:	mov	x0, #0xffffffffffffffff    	// #-1
  404ce8:	str	x0, [sp, #1128]
  404cec:	str	wzr, [sp, #1112]
  404cf0:	str	xzr, [sp, #1120]
  404cf4:	mov	w0, #0xffffffff            	// #-1
  404cf8:	strh	w0, [sp, #1118]
  404cfc:	b	405098 <ferror@plt+0x2b28>
  404d00:	ldr	x0, [sp, #16]
  404d04:	ldr	x2, [x0]
  404d08:	adrp	x0, 417000 <ferror@plt+0x14a90>
  404d0c:	add	x1, x0, #0x90
  404d10:	mov	x0, x2
  404d14:	bl	4022b0 <strcmp@plt>
  404d18:	cmp	w0, #0x0
  404d1c:	b.eq	404d40 <ferror@plt+0x27d0>  // b.none
  404d20:	ldr	x0, [sp, #16]
  404d24:	ldr	x2, [x0]
  404d28:	adrp	x0, 417000 <ferror@plt+0x14a90>
  404d2c:	add	x1, x0, #0x98
  404d30:	mov	x0, x2
  404d34:	bl	4022b0 <strcmp@plt>
  404d38:	cmp	w0, #0x0
  404d3c:	b.ne	404d78 <ferror@plt+0x2808>  // b.any
  404d40:	ldr	x0, [sp, #16]
  404d44:	add	x0, x0, #0x8
  404d48:	str	x0, [sp, #16]
  404d4c:	ldr	w0, [sp, #28]
  404d50:	sub	w0, w0, #0x1
  404d54:	str	w0, [sp, #28]
  404d58:	ldr	w0, [sp, #28]
  404d5c:	cmp	w0, #0x0
  404d60:	b.gt	404d68 <ferror@plt+0x27f8>
  404d64:	bl	40d088 <ferror@plt+0xab18>
  404d68:	ldr	x0, [sp, #16]
  404d6c:	ldr	x0, [x0]
  404d70:	str	x0, [sp, #1144]
  404d74:	b	405080 <ferror@plt+0x2b10>
  404d78:	ldr	x0, [sp, #16]
  404d7c:	ldr	x2, [x0]
  404d80:	adrp	x0, 417000 <ferror@plt+0x14a90>
  404d84:	add	x1, x0, #0xa0
  404d88:	mov	x0, x2
  404d8c:	bl	4022b0 <strcmp@plt>
  404d90:	cmp	w0, #0x0
  404d94:	b.ne	404dd0 <ferror@plt+0x2860>  // b.any
  404d98:	ldr	x0, [sp, #16]
  404d9c:	add	x0, x0, #0x8
  404da0:	str	x0, [sp, #16]
  404da4:	ldr	w0, [sp, #28]
  404da8:	sub	w0, w0, #0x1
  404dac:	str	w0, [sp, #28]
  404db0:	ldr	w0, [sp, #28]
  404db4:	cmp	w0, #0x0
  404db8:	b.gt	404dc0 <ferror@plt+0x2850>
  404dbc:	bl	40d088 <ferror@plt+0xab18>
  404dc0:	ldr	x0, [sp, #16]
  404dc4:	ldr	x0, [x0]
  404dc8:	str	x0, [sp, #1136]
  404dcc:	b	405080 <ferror@plt+0x2b10>
  404dd0:	ldr	x0, [sp, #16]
  404dd4:	ldr	x2, [x0]
  404dd8:	adrp	x0, 417000 <ferror@plt+0x14a90>
  404ddc:	add	x1, x0, #0x98
  404de0:	mov	x0, x2
  404de4:	bl	4022b0 <strcmp@plt>
  404de8:	cmp	w0, #0x0
  404dec:	b.ne	404e28 <ferror@plt+0x28b8>  // b.any
  404df0:	ldr	x0, [sp, #16]
  404df4:	add	x0, x0, #0x8
  404df8:	str	x0, [sp, #16]
  404dfc:	ldr	w0, [sp, #28]
  404e00:	sub	w0, w0, #0x1
  404e04:	str	w0, [sp, #28]
  404e08:	ldr	w0, [sp, #28]
  404e0c:	cmp	w0, #0x0
  404e10:	b.gt	404e18 <ferror@plt+0x28a8>
  404e14:	bl	40d088 <ferror@plt+0xab18>
  404e18:	ldr	x0, [sp, #16]
  404e1c:	ldr	x0, [x0]
  404e20:	str	x0, [sp, #1144]
  404e24:	b	405080 <ferror@plt+0x2b10>
  404e28:	ldr	x0, [sp, #16]
  404e2c:	ldr	x2, [x0]
  404e30:	adrp	x0, 416000 <ferror@plt+0x13a90>
  404e34:	add	x1, x0, #0xff8
  404e38:	mov	x0, x2
  404e3c:	bl	4022b0 <strcmp@plt>
  404e40:	cmp	w0, #0x0
  404e44:	b.ne	404ed8 <ferror@plt+0x2968>  // b.any
  404e48:	ldr	x0, [sp, #16]
  404e4c:	add	x0, x0, #0x8
  404e50:	str	x0, [sp, #16]
  404e54:	ldr	w0, [sp, #28]
  404e58:	sub	w0, w0, #0x1
  404e5c:	str	w0, [sp, #28]
  404e60:	ldr	w0, [sp, #28]
  404e64:	cmp	w0, #0x0
  404e68:	b.gt	404e70 <ferror@plt+0x2900>
  404e6c:	bl	40d088 <ferror@plt+0xab18>
  404e70:	ldr	x0, [sp, #16]
  404e74:	ldr	x0, [x0]
  404e78:	add	x1, sp, #0x20
  404e7c:	mov	w2, #0x0                   	// #0
  404e80:	bl	401f50 <strtoul@plt>
  404e84:	str	x0, [sp, #1128]
  404e88:	ldr	x0, [sp, #32]
  404e8c:	cmp	x0, #0x0
  404e90:	b.eq	404ea4 <ferror@plt+0x2934>  // b.none
  404e94:	ldr	x0, [sp, #32]
  404e98:	ldrb	w0, [x0]
  404e9c:	cmp	w0, #0x0
  404ea0:	b.ne	404ec0 <ferror@plt+0x2950>  // b.any
  404ea4:	ldr	x0, [sp, #1128]
  404ea8:	lsr	x0, x0, #24
  404eac:	cmp	x0, #0x0
  404eb0:	b.ne	404ec0 <ferror@plt+0x2950>  // b.any
  404eb4:	ldr	x0, [sp, #1128]
  404eb8:	cmn	x0, #0x1
  404ebc:	b.ne	405080 <ferror@plt+0x2b10>  // b.any
  404ec0:	ldr	x0, [sp, #16]
  404ec4:	ldr	x0, [x0]
  404ec8:	mov	x1, x0
  404ecc:	adrp	x0, 417000 <ferror@plt+0x14a90>
  404ed0:	add	x0, x0, #0x130
  404ed4:	bl	40d0f0 <ferror@plt+0xab80>
  404ed8:	ldr	x0, [sp, #16]
  404edc:	ldr	x2, [x0]
  404ee0:	adrp	x0, 416000 <ferror@plt+0x13a90>
  404ee4:	add	x1, x0, #0xed8
  404ee8:	mov	x0, x2
  404eec:	bl	4022b0 <strcmp@plt>
  404ef0:	cmp	w0, #0x0
  404ef4:	b.ne	404f0c <ferror@plt+0x299c>  // b.any
  404ef8:	ldrb	w0, [sp, #82]
  404efc:	orr	w0, w0, #0x2
  404f00:	and	w0, w0, #0xff
  404f04:	strb	w0, [sp, #82]
  404f08:	b	405080 <ferror@plt+0x2b10>
  404f0c:	ldr	x0, [sp, #16]
  404f10:	ldr	x2, [x0]
  404f14:	adrp	x0, 416000 <ferror@plt+0x13a90>
  404f18:	add	x1, x0, #0xf08
  404f1c:	mov	x0, x2
  404f20:	bl	40d37c <ferror@plt+0xae0c>
  404f24:	and	w0, w0, #0xff
  404f28:	eor	w0, w0, #0x1
  404f2c:	and	w0, w0, #0xff
  404f30:	cmp	w0, #0x0
  404f34:	b.eq	404f4c <ferror@plt+0x29dc>  // b.none
  404f38:	ldrb	w0, [sp, #82]
  404f3c:	orr	w0, w0, #0x4
  404f40:	and	w0, w0, #0xff
  404f44:	strb	w0, [sp, #82]
  404f48:	b	405080 <ferror@plt+0x2b10>
  404f4c:	ldr	x0, [sp, #16]
  404f50:	ldr	x2, [x0]
  404f54:	adrp	x0, 416000 <ferror@plt+0x13a90>
  404f58:	add	x1, x0, #0xfd0
  404f5c:	mov	x0, x2
  404f60:	bl	40d37c <ferror@plt+0xae0c>
  404f64:	and	w0, w0, #0xff
  404f68:	eor	w0, w0, #0x1
  404f6c:	and	w0, w0, #0xff
  404f70:	cmp	w0, #0x0
  404f74:	b.eq	404fd8 <ferror@plt+0x2a68>  // b.none
  404f78:	ldrsh	w0, [sp, #1118]
  404f7c:	cmp	w0, #0x0
  404f80:	b.lt	404f9c <ferror@plt+0x2a2c>  // b.tstop
  404f84:	ldr	x0, [sp, #16]
  404f88:	ldr	x0, [x0]
  404f8c:	mov	x1, x0
  404f90:	adrp	x0, 416000 <ferror@plt+0x13a90>
  404f94:	add	x0, x0, #0xfd0
  404f98:	bl	40d168 <ferror@plt+0xabf8>
  404f9c:	ldr	x0, [sp, #16]
  404fa0:	add	x0, x0, #0x8
  404fa4:	str	x0, [sp, #16]
  404fa8:	ldr	w0, [sp, #28]
  404fac:	sub	w0, w0, #0x1
  404fb0:	str	w0, [sp, #28]
  404fb4:	ldr	w0, [sp, #28]
  404fb8:	cmp	w0, #0x0
  404fbc:	b.gt	404fc4 <ferror@plt+0x2a54>
  404fc0:	bl	40d088 <ferror@plt+0xab18>
  404fc4:	ldr	x0, [sp, #16]
  404fc8:	ldr	x0, [x0]
  404fcc:	bl	4020f0 <atoi@plt>
  404fd0:	strh	w0, [sp, #1118]
  404fd4:	b	405080 <ferror@plt+0x2b10>
  404fd8:	ldr	x0, [sp, #16]
  404fdc:	ldr	x2, [x0]
  404fe0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  404fe4:	add	x1, x0, #0x170
  404fe8:	mov	x0, x2
  404fec:	bl	4022b0 <strcmp@plt>
  404ff0:	cmp	w0, #0x0
  404ff4:	b.ne	405020 <ferror@plt+0x2ab0>  // b.any
  404ff8:	ldr	x0, [sp, #16]
  404ffc:	add	x0, x0, #0x8
  405000:	str	x0, [sp, #16]
  405004:	ldr	w0, [sp, #28]
  405008:	sub	w0, w0, #0x1
  40500c:	str	w0, [sp, #28]
  405010:	ldr	w0, [sp, #28]
  405014:	cmp	w0, #0x0
  405018:	b.gt	405020 <ferror@plt+0x2ab0>
  40501c:	bl	40d088 <ferror@plt+0xab18>
  405020:	ldr	x0, [sp, #16]
  405024:	ldr	x2, [x0]
  405028:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40502c:	add	x1, x0, #0xb8
  405030:	mov	x0, x2
  405034:	bl	40d37c <ferror@plt+0xae0c>
  405038:	and	w0, w0, #0xff
  40503c:	eor	w0, w0, #0x1
  405040:	and	w0, w0, #0xff
  405044:	cmp	w0, #0x0
  405048:	b.eq	405050 <ferror@plt+0x2ae0>  // b.none
  40504c:	bl	403244 <ferror@plt+0xcd4>
  405050:	ldr	x0, [sp, #1120]
  405054:	cmp	x0, #0x0
  405058:	b.eq	405074 <ferror@plt+0x2b04>  // b.none
  40505c:	ldr	x0, [sp, #16]
  405060:	ldr	x0, [x0]
  405064:	mov	x1, x0
  405068:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40506c:	add	x0, x0, #0x170
  405070:	bl	40d168 <ferror@plt+0xabf8>
  405074:	ldr	x0, [sp, #16]
  405078:	ldr	x0, [x0]
  40507c:	str	x0, [sp, #1120]
  405080:	ldr	w0, [sp, #28]
  405084:	sub	w0, w0, #0x1
  405088:	str	w0, [sp, #28]
  40508c:	ldr	x0, [sp, #16]
  405090:	add	x0, x0, #0x8
  405094:	str	x0, [sp, #16]
  405098:	ldr	w0, [sp, #28]
  40509c:	cmp	w0, #0x0
  4050a0:	b.gt	404d00 <ferror@plt+0x2790>
  4050a4:	ldr	x0, [sp, #1144]
  4050a8:	cmp	x0, #0x0
  4050ac:	b.ne	4050bc <ferror@plt+0x2b4c>  // b.any
  4050b0:	ldr	x0, [sp, #1136]
  4050b4:	cmp	x0, #0x0
  4050b8:	b.eq	4050c8 <ferror@plt+0x2b58>  // b.none
  4050bc:	ldr	x0, [sp, #1120]
  4050c0:	cmp	x0, #0x0
  4050c4:	b.ne	4050f4 <ferror@plt+0x2b84>  // b.any
  4050c8:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4050cc:	add	x0, x0, #0x3f8
  4050d0:	ldr	x0, [x0]
  4050d4:	mov	x3, x0
  4050d8:	mov	x2, #0x35                  	// #53
  4050dc:	mov	x1, #0x1                   	// #1
  4050e0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4050e4:	add	x0, x0, #0x1e0
  4050e8:	bl	4023a0 <fwrite@plt>
  4050ec:	mov	w0, #0xffffffff            	// #-1
  4050f0:	b	405310 <ferror@plt+0x2da0>
  4050f4:	add	x0, sp, #0x28
  4050f8:	add	x0, x0, #0x1
  4050fc:	add	x1, sp, #0x28
  405100:	add	x1, x1, #0x2
  405104:	add	x2, sp, #0x28
  405108:	add	x2, x2, #0x3
  40510c:	add	x3, sp, #0x28
  405110:	add	x3, x3, #0x4
  405114:	add	x4, sp, #0x28
  405118:	add	x4, x4, #0x5
  40511c:	add	x8, sp, #0x28
  405120:	mov	x7, x4
  405124:	mov	x6, x3
  405128:	mov	x5, x2
  40512c:	mov	x4, x1
  405130:	mov	x3, x0
  405134:	mov	x2, x8
  405138:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40513c:	add	x1, x0, #0x1a8
  405140:	ldr	x0, [sp, #1120]
  405144:	bl	402490 <__isoc99_sscanf@plt>
  405148:	cmp	w0, #0x6
  40514c:	b.eq	405178 <ferror@plt+0x2c08>  // b.none
  405150:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  405154:	add	x0, x0, #0x3f8
  405158:	ldr	x3, [x0]
  40515c:	ldr	x2, [sp, #1120]
  405160:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405164:	add	x1, x0, #0x1c8
  405168:	mov	x0, x3
  40516c:	bl	402540 <fprintf@plt>
  405170:	mov	w0, #0xffffffff            	// #-1
  405174:	b	405310 <ferror@plt+0x2da0>
  405178:	add	x1, sp, #0x28
  40517c:	add	x0, sp, #0x38
  405180:	mov	w4, #0x6                   	// #6
  405184:	mov	x3, x1
  405188:	mov	w2, #0x2                   	// #2
  40518c:	mov	w1, #0x41c                 	// #1052
  405190:	bl	415d78 <ferror@plt+0x13808>
  405194:	ldrsh	w0, [sp, #1118]
  405198:	cmp	w0, #0x0
  40519c:	b.lt	4051b8 <ferror@plt+0x2c48>  // b.tstop
  4051a0:	ldrh	w1, [sp, #1118]
  4051a4:	add	x0, sp, #0x38
  4051a8:	mov	w3, w1
  4051ac:	mov	w2, #0x5                   	// #5
  4051b0:	mov	w1, #0x41c                 	// #1052
  4051b4:	bl	415c80 <ferror@plt+0x13710>
  4051b8:	ldr	x0, [sp, #1128]
  4051bc:	cmn	x0, #0x1
  4051c0:	b.eq	4051e0 <ferror@plt+0x2c70>  // b.none
  4051c4:	ldr	x0, [sp, #1128]
  4051c8:	mov	w1, w0
  4051cc:	add	x0, sp, #0x38
  4051d0:	mov	w3, w1
  4051d4:	mov	w2, #0x7                   	// #7
  4051d8:	mov	w1, #0x41c                 	// #1052
  4051dc:	bl	415cbc <ferror@plt+0x1374c>
  4051e0:	ldr	x0, [sp, #1144]
  4051e4:	cmp	x0, #0x0
  4051e8:	b.eq	40522c <ferror@plt+0x2cbc>  // b.none
  4051ec:	ldr	x0, [sp, #1144]
  4051f0:	bl	4102f8 <ferror@plt+0xdd88>
  4051f4:	str	w0, [sp, #76]
  4051f8:	ldr	w0, [sp, #76]
  4051fc:	cmp	w0, #0x0
  405200:	b.ne	40522c <ferror@plt+0x2cbc>  // b.any
  405204:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  405208:	add	x0, x0, #0x3f8
  40520c:	ldr	x3, [x0]
  405210:	ldr	x2, [sp, #1144]
  405214:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405218:	add	x1, x0, #0x218
  40521c:	mov	x0, x3
  405220:	bl	402540 <fprintf@plt>
  405224:	mov	w0, #0xffffffff            	// #-1
  405228:	b	405310 <ferror@plt+0x2da0>
  40522c:	ldr	x0, [sp, #1136]
  405230:	cmp	x0, #0x0
  405234:	b.eq	405290 <ferror@plt+0x2d20>  // b.none
  405238:	ldr	x0, [sp, #1136]
  40523c:	bl	4102f8 <ferror@plt+0xdd88>
  405240:	str	w0, [sp, #1112]
  405244:	ldr	w0, [sp, #1112]
  405248:	cmp	w0, #0x0
  40524c:	b.ne	405278 <ferror@plt+0x2d08>  // b.any
  405250:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  405254:	add	x0, x0, #0x3f8
  405258:	ldr	x3, [x0]
  40525c:	ldr	x2, [sp, #1136]
  405260:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405264:	add	x1, x0, #0xc0
  405268:	mov	x0, x3
  40526c:	bl	402540 <fprintf@plt>
  405270:	mov	w0, #0xffffffff            	// #-1
  405274:	b	405310 <ferror@plt+0x2da0>
  405278:	ldr	w1, [sp, #1112]
  40527c:	add	x0, sp, #0x38
  405280:	mov	w3, w1
  405284:	mov	w2, #0x9                   	// #9
  405288:	mov	w1, #0x41c                 	// #1052
  40528c:	bl	415cbc <ferror@plt+0x1374c>
  405290:	add	x1, sp, #0x30
  405294:	add	x0, sp, #0x38
  405298:	mov	x2, x1
  40529c:	mov	x1, x0
  4052a0:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4052a4:	add	x0, x0, #0x340
  4052a8:	bl	415448 <ferror@plt+0x12ed8>
  4052ac:	cmp	w0, #0x0
  4052b0:	b.ge	4052bc <ferror@plt+0x2d4c>  // b.tcont
  4052b4:	mov	w0, #0xfffffffe            	// #-2
  4052b8:	b	405310 <ferror@plt+0x2da0>
  4052bc:	ldr	x2, [sp, #48]
  4052c0:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4052c4:	add	x0, x0, #0x400
  4052c8:	ldr	x0, [x0]
  4052cc:	mov	x1, x0
  4052d0:	mov	x0, x2
  4052d4:	bl	4036f4 <ferror@plt+0x1184>
  4052d8:	cmp	w0, #0x0
  4052dc:	b.ge	40530c <ferror@plt+0x2d9c>  // b.tcont
  4052e0:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4052e4:	add	x0, x0, #0x3f8
  4052e8:	ldr	x0, [x0]
  4052ec:	mov	x3, x0
  4052f0:	mov	x2, #0xd                   	// #13
  4052f4:	mov	x1, #0x1                   	// #1
  4052f8:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4052fc:	add	x0, x0, #0x238
  405300:	bl	4023a0 <fwrite@plt>
  405304:	mov	w0, #0xffffffff            	// #-1
  405308:	b	405310 <ferror@plt+0x2da0>
  40530c:	mov	w0, #0x0                   	// #0
  405310:	ldp	x29, x30, [sp]
  405314:	add	sp, sp, #0x480
  405318:	ret
  40531c:	stp	x29, x30, [sp, #-32]!
  405320:	mov	x29, sp
  405324:	str	w0, [sp, #28]
  405328:	str	x1, [sp, #16]
  40532c:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  405330:	add	x0, x0, #0x340
  405334:	bl	4103d8 <ferror@plt+0xde68>
  405338:	ldr	w0, [sp, #28]
  40533c:	cmp	w0, #0x0
  405340:	b.le	4055b8 <ferror@plt+0x3048>
  405344:	ldr	x0, [sp, #16]
  405348:	ldr	x2, [x0]
  40534c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405350:	add	x1, x0, #0x248
  405354:	mov	x0, x2
  405358:	bl	40d37c <ferror@plt+0xae0c>
  40535c:	and	w0, w0, #0xff
  405360:	eor	w0, w0, #0x1
  405364:	and	w0, w0, #0xff
  405368:	cmp	w0, #0x0
  40536c:	b.eq	405398 <ferror@plt+0x2e28>  // b.none
  405370:	ldr	w0, [sp, #28]
  405374:	sub	w1, w0, #0x1
  405378:	ldr	x0, [sp, #16]
  40537c:	add	x0, x0, #0x8
  405380:	mov	x3, x0
  405384:	mov	w2, w1
  405388:	mov	w1, #0x600                 	// #1536
  40538c:	mov	w0, #0x1c                  	// #28
  405390:	bl	4041c0 <ferror@plt+0x1c50>
  405394:	b	4055f8 <ferror@plt+0x3088>
  405398:	ldr	x0, [sp, #16]
  40539c:	ldr	x2, [x0]
  4053a0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4053a4:	add	x1, x0, #0x250
  4053a8:	mov	x0, x2
  4053ac:	bl	40d37c <ferror@plt+0xae0c>
  4053b0:	and	w0, w0, #0xff
  4053b4:	eor	w0, w0, #0x1
  4053b8:	and	w0, w0, #0xff
  4053bc:	cmp	w0, #0x0
  4053c0:	b.eq	4053ec <ferror@plt+0x2e7c>  // b.none
  4053c4:	ldr	w0, [sp, #28]
  4053c8:	sub	w1, w0, #0x1
  4053cc:	ldr	x0, [sp, #16]
  4053d0:	add	x0, x0, #0x8
  4053d4:	mov	x3, x0
  4053d8:	mov	w2, w1
  4053dc:	mov	w1, #0xc00                 	// #3072
  4053e0:	mov	w0, #0x1c                  	// #28
  4053e4:	bl	4041c0 <ferror@plt+0x1c50>
  4053e8:	b	4055f8 <ferror@plt+0x3088>
  4053ec:	ldr	x0, [sp, #16]
  4053f0:	ldr	x2, [x0]
  4053f4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4053f8:	add	x1, x0, #0x258
  4053fc:	mov	x0, x2
  405400:	bl	40d37c <ferror@plt+0xae0c>
  405404:	and	w0, w0, #0xff
  405408:	eor	w0, w0, #0x1
  40540c:	and	w0, w0, #0xff
  405410:	cmp	w0, #0x0
  405414:	b.eq	405440 <ferror@plt+0x2ed0>  // b.none
  405418:	ldr	w0, [sp, #28]
  40541c:	sub	w1, w0, #0x1
  405420:	ldr	x0, [sp, #16]
  405424:	add	x0, x0, #0x8
  405428:	mov	x3, x0
  40542c:	mov	w2, w1
  405430:	mov	w1, #0x500                 	// #1280
  405434:	mov	w0, #0x1c                  	// #28
  405438:	bl	4041c0 <ferror@plt+0x1c50>
  40543c:	b	4055f8 <ferror@plt+0x3088>
  405440:	ldr	x0, [sp, #16]
  405444:	ldr	x2, [x0]
  405448:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40544c:	add	x1, x0, #0x260
  405450:	mov	x0, x2
  405454:	bl	40d37c <ferror@plt+0xae0c>
  405458:	and	w0, w0, #0xff
  40545c:	eor	w0, w0, #0x1
  405460:	and	w0, w0, #0xff
  405464:	cmp	w0, #0x0
  405468:	b.eq	405494 <ferror@plt+0x2f24>  // b.none
  40546c:	ldr	w0, [sp, #28]
  405470:	sub	w1, w0, #0x1
  405474:	ldr	x0, [sp, #16]
  405478:	add	x0, x0, #0x8
  40547c:	mov	x3, x0
  405480:	mov	w2, w1
  405484:	mov	w1, #0x0                   	// #0
  405488:	mov	w0, #0x1d                  	// #29
  40548c:	bl	4041c0 <ferror@plt+0x1c50>
  405490:	b	4055f8 <ferror@plt+0x3088>
  405494:	ldr	x0, [sp, #16]
  405498:	ldr	x2, [x0]
  40549c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4054a0:	add	x1, x0, #0x268
  4054a4:	mov	x0, x2
  4054a8:	bl	40d37c <ferror@plt+0xae0c>
  4054ac:	and	w0, w0, #0xff
  4054b0:	eor	w0, w0, #0x1
  4054b4:	and	w0, w0, #0xff
  4054b8:	cmp	w0, #0x0
  4054bc:	b.eq	4054e0 <ferror@plt+0x2f70>  // b.none
  4054c0:	ldr	w0, [sp, #28]
  4054c4:	sub	w2, w0, #0x1
  4054c8:	ldr	x0, [sp, #16]
  4054cc:	add	x0, x0, #0x8
  4054d0:	mov	x1, x0
  4054d4:	mov	w0, w2
  4054d8:	bl	404c94 <ferror@plt+0x2724>
  4054dc:	b	4055f8 <ferror@plt+0x3088>
  4054e0:	ldr	x0, [sp, #16]
  4054e4:	ldr	x2, [x0]
  4054e8:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4054ec:	add	x1, x0, #0x270
  4054f0:	mov	x0, x2
  4054f4:	bl	40d37c <ferror@plt+0xae0c>
  4054f8:	and	w0, w0, #0xff
  4054fc:	eor	w0, w0, #0x1
  405500:	and	w0, w0, #0xff
  405504:	cmp	w0, #0x0
  405508:	b.ne	405564 <ferror@plt+0x2ff4>  // b.any
  40550c:	ldr	x0, [sp, #16]
  405510:	ldr	x2, [x0]
  405514:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405518:	add	x1, x0, #0x278
  40551c:	mov	x0, x2
  405520:	bl	40d37c <ferror@plt+0xae0c>
  405524:	and	w0, w0, #0xff
  405528:	eor	w0, w0, #0x1
  40552c:	and	w0, w0, #0xff
  405530:	cmp	w0, #0x0
  405534:	b.ne	405564 <ferror@plt+0x2ff4>  // b.any
  405538:	ldr	x0, [sp, #16]
  40553c:	ldr	x2, [x0]
  405540:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405544:	add	x1, x0, #0x280
  405548:	mov	x0, x2
  40554c:	bl	40d37c <ferror@plt+0xae0c>
  405550:	and	w0, w0, #0xff
  405554:	eor	w0, w0, #0x1
  405558:	and	w0, w0, #0xff
  40555c:	cmp	w0, #0x0
  405560:	b.eq	405584 <ferror@plt+0x3014>  // b.none
  405564:	ldr	w0, [sp, #28]
  405568:	sub	w2, w0, #0x1
  40556c:	ldr	x0, [sp, #16]
  405570:	add	x0, x0, #0x8
  405574:	mov	x1, x0
  405578:	mov	w0, w2
  40557c:	bl	403db4 <ferror@plt+0x1844>
  405580:	b	4055f8 <ferror@plt+0x3088>
  405584:	ldr	x0, [sp, #16]
  405588:	ldr	x2, [x0]
  40558c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405590:	add	x1, x0, #0xb8
  405594:	mov	x0, x2
  405598:	bl	40d37c <ferror@plt+0xae0c>
  40559c:	and	w0, w0, #0xff
  4055a0:	eor	w0, w0, #0x1
  4055a4:	and	w0, w0, #0xff
  4055a8:	cmp	w0, #0x0
  4055ac:	b.eq	4055c8 <ferror@plt+0x3058>  // b.none
  4055b0:	bl	403244 <ferror@plt+0xcd4>
  4055b4:	b	4055c8 <ferror@plt+0x3058>
  4055b8:	mov	x1, #0x0                   	// #0
  4055bc:	mov	w0, #0x0                   	// #0
  4055c0:	bl	403db4 <ferror@plt+0x1844>
  4055c4:	b	4055f8 <ferror@plt+0x3088>
  4055c8:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4055cc:	add	x0, x0, #0x3f8
  4055d0:	ldr	x3, [x0]
  4055d4:	ldr	x0, [sp, #16]
  4055d8:	ldr	x0, [x0]
  4055dc:	mov	x2, x0
  4055e0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4055e4:	add	x1, x0, #0x288
  4055e8:	mov	x0, x3
  4055ec:	bl	402540 <fprintf@plt>
  4055f0:	mov	w0, #0xffffffff            	// #-1
  4055f4:	bl	401f70 <exit@plt>
  4055f8:	ldp	x29, x30, [sp], #32
  4055fc:	ret
  405600:	stp	x29, x30, [sp, #-32]!
  405604:	mov	x29, sp
  405608:	str	w0, [sp, #28]
  40560c:	ldr	w0, [sp, #28]
  405610:	cmp	w0, #0x1f
  405614:	b.ls	405640 <ferror@plt+0x30d0>  // b.plast
  405618:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40561c:	add	x0, x0, #0x3f8
  405620:	ldr	x3, [x0]
  405624:	ldr	w2, [sp, #28]
  405628:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40562c:	add	x1, x0, #0x2c0
  405630:	mov	x0, x3
  405634:	bl	402540 <fprintf@plt>
  405638:	mov	w0, #0xffffffff            	// #-1
  40563c:	bl	401f70 <exit@plt>
  405640:	ldr	w0, [sp, #28]
  405644:	cmp	w0, #0x0
  405648:	b.eq	405660 <ferror@plt+0x30f0>  // b.none
  40564c:	ldr	w0, [sp, #28]
  405650:	sub	w0, w0, #0x1
  405654:	mov	w1, #0x1                   	// #1
  405658:	lsl	w0, w1, w0
  40565c:	b	405664 <ferror@plt+0x30f4>
  405660:	mov	w0, #0x0                   	// #0
  405664:	ldp	x29, x30, [sp], #32
  405668:	ret
  40566c:	stp	x29, x30, [sp, #-16]!
  405670:	mov	x29, sp
  405674:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  405678:	add	x0, x0, #0x3f8
  40567c:	ldr	x0, [x0]
  405680:	mov	x3, x0
  405684:	mov	x2, #0x36                  	// #54
  405688:	mov	x1, #0x1                   	// #1
  40568c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405690:	add	x0, x0, #0x2e8
  405694:	bl	4023a0 <fwrite@plt>
  405698:	mov	w0, #0xffffffff            	// #-1
  40569c:	bl	401f70 <exit@plt>
  4056a0:	stp	x29, x30, [sp, #-64]!
  4056a4:	mov	x29, sp
  4056a8:	str	x0, [sp, #40]
  4056ac:	str	x1, [sp, #32]
  4056b0:	str	x2, [sp, #24]
  4056b4:	ldr	x0, [sp, #24]
  4056b8:	str	x0, [sp, #56]
  4056bc:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  4056c0:	add	x0, x0, #0xee0
  4056c4:	ldr	w0, [x0]
  4056c8:	cmp	w0, #0x0
  4056cc:	b.eq	4056d8 <ferror@plt+0x3168>  // b.none
  4056d0:	ldr	x0, [sp, #56]
  4056d4:	bl	40e220 <ferror@plt+0xbcb0>
  4056d8:	ldr	x0, [sp, #32]
  4056dc:	ldrh	w0, [x0, #4]
  4056e0:	cmp	w0, #0x55
  4056e4:	b.gt	4057e4 <ferror@plt+0x3274>
  4056e8:	cmp	w0, #0x54
  4056ec:	b.ge	405794 <ferror@plt+0x3224>  // b.tcont
  4056f0:	cmp	w0, #0x1d
  4056f4:	b.gt	4057e4 <ferror@plt+0x3274>
  4056f8:	cmp	w0, #0x1c
  4056fc:	b.ge	405758 <ferror@plt+0x31e8>  // b.tcont
  405700:	cmp	w0, #0xf
  405704:	b.eq	4057d0 <ferror@plt+0x3260>  // b.none
  405708:	cmp	w0, #0xf
  40570c:	b.lt	4057e4 <ferror@plt+0x3274>  // b.tstop
  405710:	sub	w0, w0, #0x10
  405714:	cmp	w0, #0x1
  405718:	b.hi	4057e4 <ferror@plt+0x3274>  // b.pmore
  40571c:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  405720:	add	x0, x0, #0x45c
  405724:	ldr	w0, [x0]
  405728:	cmp	w0, #0x0
  40572c:	b.eq	405748 <ferror@plt+0x31d8>  // b.none
  405730:	ldr	x3, [sp, #56]
  405734:	mov	x2, #0x6                   	// #6
  405738:	mov	x1, #0x1                   	// #1
  40573c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405740:	add	x0, x0, #0x320
  405744:	bl	4023a0 <fwrite@plt>
  405748:	ldr	x1, [sp, #24]
  40574c:	ldr	x0, [sp, #32]
  405750:	bl	4069a4 <ferror@plt+0x4434>
  405754:	b	4057e8 <ferror@plt+0x3278>
  405758:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40575c:	add	x0, x0, #0x45c
  405760:	ldr	w0, [x0]
  405764:	cmp	w0, #0x0
  405768:	b.eq	405784 <ferror@plt+0x3214>  // b.none
  40576c:	ldr	x3, [sp, #56]
  405770:	mov	x2, #0x7                   	// #7
  405774:	mov	x1, #0x1                   	// #1
  405778:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40577c:	add	x0, x0, #0x328
  405780:	bl	4023a0 <fwrite@plt>
  405784:	ldr	x1, [sp, #24]
  405788:	ldr	x0, [sp, #32]
  40578c:	bl	4036f4 <ferror@plt+0x1184>
  405790:	b	4057e8 <ferror@plt+0x3278>
  405794:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  405798:	add	x0, x0, #0x45c
  40579c:	ldr	w0, [x0]
  4057a0:	cmp	w0, #0x0
  4057a4:	b.eq	4057c0 <ferror@plt+0x3250>  // b.none
  4057a8:	ldr	x3, [sp, #56]
  4057ac:	mov	x2, #0x5                   	// #5
  4057b0:	mov	x1, #0x1                   	// #1
  4057b4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4057b8:	add	x0, x0, #0x330
  4057bc:	bl	4023a0 <fwrite@plt>
  4057c0:	ldr	x1, [sp, #24]
  4057c4:	ldr	x0, [sp, #32]
  4057c8:	bl	408d04 <ferror@plt+0x6794>
  4057cc:	b	4057e8 <ferror@plt+0x3278>
  4057d0:	ldr	x1, [sp, #32]
  4057d4:	ldr	x0, [sp, #56]
  4057d8:	bl	40e878 <ferror@plt+0xc308>
  4057dc:	mov	w0, #0x0                   	// #0
  4057e0:	b	4057e8 <ferror@plt+0x3278>
  4057e4:	mov	w0, #0x0                   	// #0
  4057e8:	ldp	x29, x30, [sp], #64
  4057ec:	ret
  4057f0:	stp	x29, x30, [sp, #-80]!
  4057f4:	mov	x29, sp
  4057f8:	str	w0, [sp, #28]
  4057fc:	str	x1, [sp, #16]
  405800:	str	xzr, [sp, #72]
  405804:	mov	w0, #0xfffffff7            	// #-9
  405808:	str	w0, [sp, #68]
  40580c:	str	wzr, [sp, #64]
  405810:	str	wzr, [sp, #60]
  405814:	str	wzr, [sp, #56]
  405818:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40581c:	add	x0, x0, #0x340
  405820:	bl	4134f4 <ferror@plt+0x10f84>
  405824:	b	4059f4 <ferror@plt+0x3484>
  405828:	ldr	x0, [sp, #16]
  40582c:	ldr	x2, [x0]
  405830:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405834:	add	x1, x0, #0x338
  405838:	mov	x0, x2
  40583c:	bl	40d37c <ferror@plt+0xae0c>
  405840:	and	w0, w0, #0xff
  405844:	eor	w0, w0, #0x1
  405848:	and	w0, w0, #0xff
  40584c:	cmp	w0, #0x0
  405850:	b.eq	40588c <ferror@plt+0x331c>  // b.none
  405854:	ldr	x0, [sp, #16]
  405858:	add	x0, x0, #0x8
  40585c:	str	x0, [sp, #16]
  405860:	ldr	w0, [sp, #28]
  405864:	sub	w0, w0, #0x1
  405868:	str	w0, [sp, #28]
  40586c:	ldr	w0, [sp, #28]
  405870:	cmp	w0, #0x0
  405874:	b.gt	40587c <ferror@plt+0x330c>
  405878:	bl	40d088 <ferror@plt+0xab18>
  40587c:	ldr	x0, [sp, #16]
  405880:	ldr	x0, [x0]
  405884:	str	x0, [sp, #72]
  405888:	b	4059dc <ferror@plt+0x346c>
  40588c:	ldr	x0, [sp, #16]
  405890:	ldr	x2, [x0]
  405894:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405898:	add	x1, x0, #0x340
  40589c:	mov	x0, x2
  4058a0:	bl	40d37c <ferror@plt+0xae0c>
  4058a4:	and	w0, w0, #0xff
  4058a8:	eor	w0, w0, #0x1
  4058ac:	and	w0, w0, #0xff
  4058b0:	cmp	w0, #0x0
  4058b4:	b.eq	4058c8 <ferror@plt+0x3358>  // b.none
  4058b8:	mov	w0, #0x1                   	// #1
  4058bc:	str	w0, [sp, #64]
  4058c0:	str	wzr, [sp, #68]
  4058c4:	b	4059dc <ferror@plt+0x346c>
  4058c8:	ldr	x0, [sp, #16]
  4058cc:	ldr	x2, [x0]
  4058d0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4058d4:	add	x1, x0, #0x348
  4058d8:	mov	x0, x2
  4058dc:	bl	40d37c <ferror@plt+0xae0c>
  4058e0:	and	w0, w0, #0xff
  4058e4:	eor	w0, w0, #0x1
  4058e8:	and	w0, w0, #0xff
  4058ec:	cmp	w0, #0x0
  4058f0:	b.eq	405904 <ferror@plt+0x3394>  // b.none
  4058f4:	mov	w0, #0x1                   	// #1
  4058f8:	str	w0, [sp, #60]
  4058fc:	str	wzr, [sp, #68]
  405900:	b	4059dc <ferror@plt+0x346c>
  405904:	ldr	x0, [sp, #16]
  405908:	ldr	x2, [x0]
  40590c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405910:	add	x1, x0, #0x350
  405914:	mov	x0, x2
  405918:	bl	40d37c <ferror@plt+0xae0c>
  40591c:	and	w0, w0, #0xff
  405920:	eor	w0, w0, #0x1
  405924:	and	w0, w0, #0xff
  405928:	cmp	w0, #0x0
  40592c:	b.eq	405940 <ferror@plt+0x33d0>  // b.none
  405930:	mov	w0, #0x1                   	// #1
  405934:	str	w0, [sp, #56]
  405938:	str	wzr, [sp, #68]
  40593c:	b	4059dc <ferror@plt+0x346c>
  405940:	ldr	x0, [sp, #16]
  405944:	ldr	x2, [x0]
  405948:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40594c:	add	x1, x0, #0x358
  405950:	mov	x0, x2
  405954:	bl	4022b0 <strcmp@plt>
  405958:	cmp	w0, #0x0
  40595c:	b.ne	40597c <ferror@plt+0x340c>  // b.any
  405960:	mov	w0, #0xfffffff7            	// #-9
  405964:	str	w0, [sp, #68]
  405968:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40596c:	add	x0, x0, #0x45c
  405970:	mov	w1, #0x1                   	// #1
  405974:	str	w1, [x0]
  405978:	b	4059dc <ferror@plt+0x346c>
  40597c:	ldr	x0, [sp, #16]
  405980:	ldr	x2, [x0]
  405984:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405988:	add	x1, x0, #0x360
  40598c:	mov	x0, x2
  405990:	bl	40d37c <ferror@plt+0xae0c>
  405994:	and	w0, w0, #0xff
  405998:	eor	w0, w0, #0x1
  40599c:	and	w0, w0, #0xff
  4059a0:	cmp	w0, #0x0
  4059a4:	b.eq	4059ac <ferror@plt+0x343c>  // b.none
  4059a8:	bl	40566c <ferror@plt+0x30fc>
  4059ac:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4059b0:	add	x0, x0, #0x3f8
  4059b4:	ldr	x3, [x0]
  4059b8:	ldr	x0, [sp, #16]
  4059bc:	ldr	x0, [x0]
  4059c0:	mov	x2, x0
  4059c4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4059c8:	add	x1, x0, #0x368
  4059cc:	mov	x0, x3
  4059d0:	bl	402540 <fprintf@plt>
  4059d4:	mov	w0, #0xffffffff            	// #-1
  4059d8:	bl	401f70 <exit@plt>
  4059dc:	ldr	w0, [sp, #28]
  4059e0:	sub	w0, w0, #0x1
  4059e4:	str	w0, [sp, #28]
  4059e8:	ldr	x0, [sp, #16]
  4059ec:	add	x0, x0, #0x8
  4059f0:	str	x0, [sp, #16]
  4059f4:	ldr	w0, [sp, #28]
  4059f8:	cmp	w0, #0x0
  4059fc:	b.gt	405828 <ferror@plt+0x32b8>
  405a00:	ldr	w0, [sp, #64]
  405a04:	cmp	w0, #0x0
  405a08:	b.eq	405a24 <ferror@plt+0x34b4>  // b.none
  405a0c:	mov	w0, #0x1                   	// #1
  405a10:	bl	405600 <ferror@plt+0x3090>
  405a14:	mov	w1, w0
  405a18:	ldr	w0, [sp, #68]
  405a1c:	orr	w0, w0, w1
  405a20:	str	w0, [sp, #68]
  405a24:	ldr	w0, [sp, #60]
  405a28:	cmp	w0, #0x0
  405a2c:	b.eq	405a48 <ferror@plt+0x34d8>  // b.none
  405a30:	mov	w0, #0x3                   	// #3
  405a34:	bl	405600 <ferror@plt+0x3090>
  405a38:	mov	w1, w0
  405a3c:	ldr	w0, [sp, #68]
  405a40:	orr	w0, w0, w1
  405a44:	str	w0, [sp, #68]
  405a48:	ldr	w0, [sp, #56]
  405a4c:	cmp	w0, #0x0
  405a50:	b.eq	405a6c <ferror@plt+0x34fc>  // b.none
  405a54:	mov	w0, #0x1a                  	// #26
  405a58:	bl	405600 <ferror@plt+0x3090>
  405a5c:	mov	w1, w0
  405a60:	ldr	w0, [sp, #68]
  405a64:	orr	w0, w0, w1
  405a68:	str	w0, [sp, #68]
  405a6c:	ldr	x0, [sp, #72]
  405a70:	cmp	x0, #0x0
  405a74:	b.eq	405ae0 <ferror@plt+0x3570>  // b.none
  405a78:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405a7c:	add	x1, x0, #0x3a0
  405a80:	ldr	x0, [sp, #72]
  405a84:	bl	4023e0 <fopen64@plt>
  405a88:	str	x0, [sp, #48]
  405a8c:	ldr	x0, [sp, #48]
  405a90:	cmp	x0, #0x0
  405a94:	b.ne	405aac <ferror@plt+0x353c>  // b.any
  405a98:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405a9c:	add	x0, x0, #0x3a8
  405aa0:	bl	401f90 <perror@plt>
  405aa4:	mov	w0, #0xffffffff            	// #-1
  405aa8:	bl	401f70 <exit@plt>
  405aac:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  405ab0:	add	x0, x0, #0x400
  405ab4:	ldr	x0, [x0]
  405ab8:	mov	x2, x0
  405abc:	adrp	x0, 405000 <ferror@plt+0x2a90>
  405ac0:	add	x1, x0, #0x6a0
  405ac4:	ldr	x0, [sp, #48]
  405ac8:	bl	4159d8 <ferror@plt+0x13468>
  405acc:	str	w0, [sp, #44]
  405ad0:	ldr	x0, [sp, #48]
  405ad4:	bl	4020e0 <fclose@plt>
  405ad8:	ldr	w0, [sp, #44]
  405adc:	b	405b44 <ferror@plt+0x35d4>
  405ae0:	ldr	w1, [sp, #68]
  405ae4:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  405ae8:	add	x0, x0, #0x340
  405aec:	bl	41379c <ferror@plt+0x1122c>
  405af0:	cmp	w0, #0x0
  405af4:	b.ge	405b00 <ferror@plt+0x3590>  // b.tcont
  405af8:	mov	w0, #0x1                   	// #1
  405afc:	bl	401f70 <exit@plt>
  405b00:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  405b04:	add	x0, x0, #0x340
  405b08:	bl	4103d8 <ferror@plt+0xde68>
  405b0c:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  405b10:	add	x0, x0, #0x400
  405b14:	ldr	x0, [x0]
  405b18:	mov	x2, x0
  405b1c:	adrp	x0, 405000 <ferror@plt+0x2a90>
  405b20:	add	x1, x0, #0x6a0
  405b24:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  405b28:	add	x0, x0, #0x340
  405b2c:	bl	41555c <ferror@plt+0x12fec>
  405b30:	cmp	w0, #0x0
  405b34:	b.ge	405b40 <ferror@plt+0x35d0>  // b.tcont
  405b38:	mov	w0, #0x2                   	// #2
  405b3c:	bl	401f70 <exit@plt>
  405b40:	mov	w0, #0x0                   	// #0
  405b44:	ldp	x29, x30, [sp], #80
  405b48:	ret
  405b4c:	stp	x29, x30, [sp, #-48]!
  405b50:	mov	x29, sp
  405b54:	str	w0, [sp, #44]
  405b58:	str	x1, [sp, #32]
  405b5c:	str	x2, [sp, #24]
  405b60:	str	w3, [sp, #40]
  405b64:	ldr	w4, [sp, #40]
  405b68:	ldr	x3, [sp, #24]
  405b6c:	ldr	x2, [sp, #32]
  405b70:	mov	w1, #0x6                   	// #6
  405b74:	ldr	w0, [sp, #44]
  405b78:	bl	411140 <ferror@plt+0xebd0>
  405b7c:	nop
  405b80:	ldp	x29, x30, [sp], #48
  405b84:	ret
  405b88:	stp	x29, x30, [sp, #-48]!
  405b8c:	mov	x29, sp
  405b90:	str	w0, [sp, #44]
  405b94:	str	x1, [sp, #32]
  405b98:	str	x2, [sp, #24]
  405b9c:	strb	w3, [sp, #43]
  405ba0:	ldrb	w4, [sp, #43]
  405ba4:	ldr	x3, [sp, #24]
  405ba8:	ldr	x2, [sp, #32]
  405bac:	mov	w1, #0x6                   	// #6
  405bb0:	ldr	w0, [sp, #44]
  405bb4:	bl	411b88 <ferror@plt+0xf618>
  405bb8:	nop
  405bbc:	ldp	x29, x30, [sp], #48
  405bc0:	ret
  405bc4:	stp	x29, x30, [sp, #-48]!
  405bc8:	mov	x29, sp
  405bcc:	str	w0, [sp, #44]
  405bd0:	str	x1, [sp, #32]
  405bd4:	str	x2, [sp, #24]
  405bd8:	str	x3, [sp, #16]
  405bdc:	ldr	x4, [sp, #16]
  405be0:	ldr	x3, [sp, #24]
  405be4:	ldr	x2, [sp, #32]
  405be8:	mov	w1, #0x6                   	// #6
  405bec:	ldr	w0, [sp, #44]
  405bf0:	bl	411a58 <ferror@plt+0xf4e8>
  405bf4:	nop
  405bf8:	ldp	x29, x30, [sp], #48
  405bfc:	ret
  405c00:	stp	x29, x30, [sp, #-48]!
  405c04:	mov	x29, sp
  405c08:	str	w0, [sp, #44]
  405c0c:	str	x1, [sp, #32]
  405c10:	str	x2, [sp, #24]
  405c14:	str	w3, [sp, #40]
  405c18:	ldr	w4, [sp, #40]
  405c1c:	ldr	x3, [sp, #24]
  405c20:	ldr	x2, [sp, #32]
  405c24:	mov	w1, #0x6                   	// #6
  405c28:	ldr	w0, [sp, #44]
  405c2c:	bl	411508 <ferror@plt+0xef98>
  405c30:	nop
  405c34:	ldp	x29, x30, [sp], #48
  405c38:	ret
  405c3c:	stp	x29, x30, [sp, #-48]!
  405c40:	mov	x29, sp
  405c44:	str	w0, [sp, #44]
  405c48:	str	x1, [sp, #32]
  405c4c:	str	x2, [sp, #24]
  405c50:	str	w3, [sp, #40]
  405c54:	ldr	w4, [sp, #40]
  405c58:	ldr	x3, [sp, #24]
  405c5c:	ldr	x2, [sp, #32]
  405c60:	mov	w1, #0x6                   	// #6
  405c64:	ldr	w0, [sp, #44]
  405c68:	bl	411d84 <ferror@plt+0xf814>
  405c6c:	nop
  405c70:	ldp	x29, x30, [sp], #48
  405c74:	ret
  405c78:	stp	x29, x30, [sp, #-48]!
  405c7c:	mov	x29, sp
  405c80:	str	w0, [sp, #44]
  405c84:	str	x1, [sp, #32]
  405c88:	str	x2, [sp, #24]
  405c8c:	str	x3, [sp, #16]
  405c90:	ldr	x4, [sp, #16]
  405c94:	ldr	x3, [sp, #24]
  405c98:	ldr	x2, [sp, #32]
  405c9c:	mov	w1, #0x6                   	// #6
  405ca0:	ldr	w0, [sp, #44]
  405ca4:	bl	411c9c <ferror@plt+0xf72c>
  405ca8:	nop
  405cac:	ldp	x29, x30, [sp], #48
  405cb0:	ret
  405cb4:	sub	sp, sp, #0x10
  405cb8:	str	x0, [sp, #8]
  405cbc:	ldr	x0, [sp, #8]
  405cc0:	ldrb	w0, [x0, #4]
  405cc4:	add	sp, sp, #0x10
  405cc8:	ret
  405ccc:	sub	sp, sp, #0x10
  405cd0:	str	x0, [sp, #8]
  405cd4:	ldr	x0, [sp, #8]
  405cd8:	ldrh	w0, [x0, #4]
  405cdc:	add	sp, sp, #0x10
  405ce0:	ret
  405ce4:	sub	sp, sp, #0x10
  405ce8:	str	x0, [sp, #8]
  405cec:	ldr	x0, [sp, #8]
  405cf0:	ldr	w0, [x0, #4]
  405cf4:	add	sp, sp, #0x10
  405cf8:	ret
  405cfc:	stp	x29, x30, [sp, #-32]!
  405d00:	mov	x29, sp
  405d04:	str	x0, [sp, #24]
  405d08:	str	w1, [sp, #20]
  405d0c:	str	w2, [sp, #16]
  405d10:	bl	410f10 <ferror@plt+0xe9a0>
  405d14:	and	w0, w0, #0xff
  405d18:	cmp	w0, #0x0
  405d1c:	b.eq	405d2c <ferror@plt+0x37bc>  // b.none
  405d20:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405d24:	add	x0, x0, #0x418
  405d28:	b	405d34 <ferror@plt+0x37c4>
  405d2c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405d30:	add	x0, x0, #0x420
  405d34:	mov	x1, x0
  405d38:	mov	w0, #0x4                   	// #4
  405d3c:	bl	410fd0 <ferror@plt+0xea60>
  405d40:	ldr	w0, [sp, #20]
  405d44:	and	w0, w0, #0x1
  405d48:	cmp	w0, #0x0
  405d4c:	b.eq	405d98 <ferror@plt+0x3828>  // b.none
  405d50:	ldr	w0, [sp, #20]
  405d54:	and	w0, w0, #0x40
  405d58:	cmp	w0, #0x0
  405d5c:	b.ne	405d98 <ferror@plt+0x3828>  // b.any
  405d60:	ldr	w0, [sp, #20]
  405d64:	cmp	w0, #0x0
  405d68:	b.eq	405d78 <ferror@plt+0x3808>  // b.none
  405d6c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405d70:	add	x0, x0, #0x428
  405d74:	b	405d80 <ferror@plt+0x3810>
  405d78:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405d7c:	add	x0, x0, #0x430
  405d80:	adrp	x1, 417000 <ferror@plt+0x14a90>
  405d84:	add	x3, x1, #0x438
  405d88:	mov	x2, x0
  405d8c:	mov	x1, #0x0                   	// #0
  405d90:	mov	w0, #0x4                   	// #4
  405d94:	bl	405bc4 <ferror@plt+0x3654>
  405d98:	ldr	w0, [sp, #20]
  405d9c:	and	w0, w0, #0xffffffbf
  405da0:	str	w0, [sp, #20]
  405da4:	ldr	w0, [sp, #20]
  405da8:	and	w0, w0, #0x8
  405dac:	cmp	w0, #0x0
  405db0:	b.eq	405df8 <ferror@plt+0x3888>  // b.none
  405db4:	ldr	w0, [sp, #20]
  405db8:	and	w0, w0, #0xfffffff7
  405dbc:	str	w0, [sp, #20]
  405dc0:	ldr	w0, [sp, #20]
  405dc4:	cmp	w0, #0x0
  405dc8:	b.eq	405dd8 <ferror@plt+0x3868>  // b.none
  405dcc:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405dd0:	add	x0, x0, #0x428
  405dd4:	b	405de0 <ferror@plt+0x3870>
  405dd8:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405ddc:	add	x0, x0, #0x430
  405de0:	adrp	x1, 417000 <ferror@plt+0x14a90>
  405de4:	add	x3, x1, #0x448
  405de8:	mov	x2, x0
  405dec:	mov	x1, #0x0                   	// #0
  405df0:	mov	w0, #0x4                   	// #4
  405df4:	bl	405bc4 <ferror@plt+0x3654>
  405df8:	ldr	w0, [sp, #20]
  405dfc:	and	w0, w0, #0x2
  405e00:	cmp	w0, #0x0
  405e04:	b.eq	405e4c <ferror@plt+0x38dc>  // b.none
  405e08:	ldr	w0, [sp, #20]
  405e0c:	and	w0, w0, #0xfffffffd
  405e10:	str	w0, [sp, #20]
  405e14:	ldr	w0, [sp, #20]
  405e18:	cmp	w0, #0x0
  405e1c:	b.eq	405e2c <ferror@plt+0x38bc>  // b.none
  405e20:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405e24:	add	x0, x0, #0x428
  405e28:	b	405e34 <ferror@plt+0x38c4>
  405e2c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405e30:	add	x0, x0, #0x430
  405e34:	adrp	x1, 417000 <ferror@plt+0x14a90>
  405e38:	add	x3, x1, #0x458
  405e3c:	mov	x2, x0
  405e40:	mov	x1, #0x0                   	// #0
  405e44:	mov	w0, #0x4                   	// #4
  405e48:	bl	405bc4 <ferror@plt+0x3654>
  405e4c:	ldr	w0, [sp, #20]
  405e50:	and	w0, w0, #0x10
  405e54:	cmp	w0, #0x0
  405e58:	b.eq	405ea0 <ferror@plt+0x3930>  // b.none
  405e5c:	ldr	w0, [sp, #20]
  405e60:	and	w0, w0, #0xffffffef
  405e64:	str	w0, [sp, #20]
  405e68:	ldr	w0, [sp, #20]
  405e6c:	cmp	w0, #0x0
  405e70:	b.eq	405e80 <ferror@plt+0x3910>  // b.none
  405e74:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405e78:	add	x0, x0, #0x428
  405e7c:	b	405e88 <ferror@plt+0x3918>
  405e80:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405e84:	add	x0, x0, #0x430
  405e88:	adrp	x1, 417000 <ferror@plt+0x14a90>
  405e8c:	add	x3, x1, #0x468
  405e90:	mov	x2, x0
  405e94:	mov	x1, #0x0                   	// #0
  405e98:	mov	w0, #0x4                   	// #4
  405e9c:	bl	405bc4 <ferror@plt+0x3654>
  405ea0:	ldr	w0, [sp, #20]
  405ea4:	and	w0, w0, #0x1000
  405ea8:	cmp	w0, #0x0
  405eac:	b.eq	405ef4 <ferror@plt+0x3984>  // b.none
  405eb0:	ldr	w0, [sp, #20]
  405eb4:	and	w0, w0, #0xffffefff
  405eb8:	str	w0, [sp, #20]
  405ebc:	ldr	w0, [sp, #20]
  405ec0:	cmp	w0, #0x0
  405ec4:	b.eq	405ed4 <ferror@plt+0x3964>  // b.none
  405ec8:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405ecc:	add	x0, x0, #0x428
  405ed0:	b	405edc <ferror@plt+0x396c>
  405ed4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405ed8:	add	x0, x0, #0x430
  405edc:	adrp	x1, 417000 <ferror@plt+0x14a90>
  405ee0:	add	x3, x1, #0x478
  405ee4:	mov	x2, x0
  405ee8:	mov	x1, #0x0                   	// #0
  405eec:	mov	w0, #0x4                   	// #4
  405ef0:	bl	405bc4 <ferror@plt+0x3654>
  405ef4:	ldr	w0, [sp, #20]
  405ef8:	and	w0, w0, #0x80
  405efc:	cmp	w0, #0x0
  405f00:	b.eq	405f48 <ferror@plt+0x39d8>  // b.none
  405f04:	ldr	w0, [sp, #20]
  405f08:	and	w0, w0, #0xffffff7f
  405f0c:	str	w0, [sp, #20]
  405f10:	ldr	w0, [sp, #20]
  405f14:	cmp	w0, #0x0
  405f18:	b.eq	405f28 <ferror@plt+0x39b8>  // b.none
  405f1c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405f20:	add	x0, x0, #0x428
  405f24:	b	405f30 <ferror@plt+0x39c0>
  405f28:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405f2c:	add	x0, x0, #0x430
  405f30:	adrp	x1, 417000 <ferror@plt+0x14a90>
  405f34:	add	x3, x1, #0x488
  405f38:	mov	x2, x0
  405f3c:	mov	x1, #0x0                   	// #0
  405f40:	mov	w0, #0x4                   	// #4
  405f44:	bl	405bc4 <ferror@plt+0x3654>
  405f48:	ldr	w0, [sp, #20]
  405f4c:	and	w0, w0, #0x200
  405f50:	cmp	w0, #0x0
  405f54:	b.eq	405f9c <ferror@plt+0x3a2c>  // b.none
  405f58:	ldr	w0, [sp, #20]
  405f5c:	and	w0, w0, #0xfffffdff
  405f60:	str	w0, [sp, #20]
  405f64:	ldr	w0, [sp, #20]
  405f68:	cmp	w0, #0x0
  405f6c:	b.eq	405f7c <ferror@plt+0x3a0c>  // b.none
  405f70:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405f74:	add	x0, x0, #0x428
  405f78:	b	405f84 <ferror@plt+0x3a14>
  405f7c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405f80:	add	x0, x0, #0x430
  405f84:	adrp	x1, 417000 <ferror@plt+0x14a90>
  405f88:	add	x3, x1, #0x490
  405f8c:	mov	x2, x0
  405f90:	mov	x1, #0x0                   	// #0
  405f94:	mov	w0, #0x4                   	// #4
  405f98:	bl	405bc4 <ferror@plt+0x3654>
  405f9c:	ldr	w0, [sp, #20]
  405fa0:	and	w0, w0, #0x100
  405fa4:	cmp	w0, #0x0
  405fa8:	b.eq	405ff0 <ferror@plt+0x3a80>  // b.none
  405fac:	ldr	w0, [sp, #20]
  405fb0:	and	w0, w0, #0xfffffeff
  405fb4:	str	w0, [sp, #20]
  405fb8:	ldr	w0, [sp, #20]
  405fbc:	cmp	w0, #0x0
  405fc0:	b.eq	405fd0 <ferror@plt+0x3a60>  // b.none
  405fc4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405fc8:	add	x0, x0, #0x428
  405fcc:	b	405fd8 <ferror@plt+0x3a68>
  405fd0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  405fd4:	add	x0, x0, #0x430
  405fd8:	adrp	x1, 417000 <ferror@plt+0x14a90>
  405fdc:	add	x3, x1, #0x4a0
  405fe0:	mov	x2, x0
  405fe4:	mov	x1, #0x0                   	// #0
  405fe8:	mov	w0, #0x4                   	// #4
  405fec:	bl	405bc4 <ferror@plt+0x3654>
  405ff0:	ldr	w0, [sp, #20]
  405ff4:	and	w0, w0, #0x400
  405ff8:	cmp	w0, #0x0
  405ffc:	b.eq	406044 <ferror@plt+0x3ad4>  // b.none
  406000:	ldr	w0, [sp, #20]
  406004:	and	w0, w0, #0xfffffbff
  406008:	str	w0, [sp, #20]
  40600c:	ldr	w0, [sp, #20]
  406010:	cmp	w0, #0x0
  406014:	b.eq	406024 <ferror@plt+0x3ab4>  // b.none
  406018:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40601c:	add	x0, x0, #0x428
  406020:	b	40602c <ferror@plt+0x3abc>
  406024:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406028:	add	x0, x0, #0x430
  40602c:	adrp	x1, 417000 <ferror@plt+0x14a90>
  406030:	add	x3, x1, #0x4a8
  406034:	mov	x2, x0
  406038:	mov	x1, #0x0                   	// #0
  40603c:	mov	w0, #0x4                   	// #4
  406040:	bl	405bc4 <ferror@plt+0x3654>
  406044:	ldr	w0, [sp, #20]
  406048:	and	w0, w0, #0x800
  40604c:	cmp	w0, #0x0
  406050:	b.eq	406098 <ferror@plt+0x3b28>  // b.none
  406054:	ldr	w0, [sp, #20]
  406058:	and	w0, w0, #0xfffff7ff
  40605c:	str	w0, [sp, #20]
  406060:	ldr	w0, [sp, #20]
  406064:	cmp	w0, #0x0
  406068:	b.eq	406078 <ferror@plt+0x3b08>  // b.none
  40606c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406070:	add	x0, x0, #0x428
  406074:	b	406080 <ferror@plt+0x3b10>
  406078:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40607c:	add	x0, x0, #0x430
  406080:	adrp	x1, 417000 <ferror@plt+0x14a90>
  406084:	add	x3, x1, #0x4b0
  406088:	mov	x2, x0
  40608c:	mov	x1, #0x0                   	// #0
  406090:	mov	w0, #0x4                   	// #4
  406094:	bl	405bc4 <ferror@plt+0x3654>
  406098:	ldr	w0, [sp, #20]
  40609c:	and	w0, w0, #0x4
  4060a0:	cmp	w0, #0x0
  4060a4:	b.eq	4060ec <ferror@plt+0x3b7c>  // b.none
  4060a8:	ldr	w0, [sp, #20]
  4060ac:	and	w0, w0, #0xfffffffb
  4060b0:	str	w0, [sp, #20]
  4060b4:	ldr	w0, [sp, #20]
  4060b8:	cmp	w0, #0x0
  4060bc:	b.eq	4060cc <ferror@plt+0x3b5c>  // b.none
  4060c0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4060c4:	add	x0, x0, #0x428
  4060c8:	b	4060d4 <ferror@plt+0x3b64>
  4060cc:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4060d0:	add	x0, x0, #0x430
  4060d4:	adrp	x1, 417000 <ferror@plt+0x14a90>
  4060d8:	add	x3, x1, #0x4b8
  4060dc:	mov	x2, x0
  4060e0:	mov	x1, #0x0                   	// #0
  4060e4:	mov	w0, #0x4                   	// #4
  4060e8:	bl	405bc4 <ferror@plt+0x3654>
  4060ec:	ldr	w0, [sp, #20]
  4060f0:	and	w0, w0, #0x8000
  4060f4:	cmp	w0, #0x0
  4060f8:	b.eq	406140 <ferror@plt+0x3bd0>  // b.none
  4060fc:	ldr	w0, [sp, #20]
  406100:	and	w0, w0, #0xffff7fff
  406104:	str	w0, [sp, #20]
  406108:	ldr	w0, [sp, #20]
  40610c:	cmp	w0, #0x0
  406110:	b.eq	406120 <ferror@plt+0x3bb0>  // b.none
  406114:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406118:	add	x0, x0, #0x428
  40611c:	b	406128 <ferror@plt+0x3bb8>
  406120:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406124:	add	x0, x0, #0x430
  406128:	adrp	x1, 417000 <ferror@plt+0x14a90>
  40612c:	add	x3, x1, #0x4c0
  406130:	mov	x2, x0
  406134:	mov	x1, #0x0                   	// #0
  406138:	mov	w0, #0x4                   	// #4
  40613c:	bl	405bc4 <ferror@plt+0x3654>
  406140:	ldr	w0, [sp, #20]
  406144:	and	w0, w0, #0x4000
  406148:	cmp	w0, #0x0
  40614c:	b.eq	406194 <ferror@plt+0x3c24>  // b.none
  406150:	ldr	w0, [sp, #20]
  406154:	and	w0, w0, #0xffffbfff
  406158:	str	w0, [sp, #20]
  40615c:	ldr	w0, [sp, #20]
  406160:	cmp	w0, #0x0
  406164:	b.eq	406174 <ferror@plt+0x3c04>  // b.none
  406168:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40616c:	add	x0, x0, #0x428
  406170:	b	40617c <ferror@plt+0x3c0c>
  406174:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406178:	add	x0, x0, #0x430
  40617c:	adrp	x1, 417000 <ferror@plt+0x14a90>
  406180:	add	x3, x1, #0x4c8
  406184:	mov	x2, x0
  406188:	mov	x1, #0x0                   	// #0
  40618c:	mov	w0, #0x4                   	// #4
  406190:	bl	405bc4 <ferror@plt+0x3654>
  406194:	ldr	w0, [sp, #20]
  406198:	and	w0, w0, #0x2000
  40619c:	cmp	w0, #0x0
  4061a0:	b.eq	4061e8 <ferror@plt+0x3c78>  // b.none
  4061a4:	ldr	w0, [sp, #20]
  4061a8:	and	w0, w0, #0xffffdfff
  4061ac:	str	w0, [sp, #20]
  4061b0:	ldr	w0, [sp, #20]
  4061b4:	cmp	w0, #0x0
  4061b8:	b.eq	4061c8 <ferror@plt+0x3c58>  // b.none
  4061bc:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4061c0:	add	x0, x0, #0x428
  4061c4:	b	4061d0 <ferror@plt+0x3c60>
  4061c8:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4061cc:	add	x0, x0, #0x430
  4061d0:	adrp	x1, 417000 <ferror@plt+0x14a90>
  4061d4:	add	x3, x1, #0x4d8
  4061d8:	mov	x2, x0
  4061dc:	mov	x1, #0x0                   	// #0
  4061e0:	mov	w0, #0x4                   	// #4
  4061e4:	bl	405bc4 <ferror@plt+0x3654>
  4061e8:	ldr	w0, [sp, #20]
  4061ec:	and	w0, w0, #0x20
  4061f0:	cmp	w0, #0x0
  4061f4:	b.eq	40623c <ferror@plt+0x3ccc>  // b.none
  4061f8:	ldr	w0, [sp, #20]
  4061fc:	and	w0, w0, #0xffffffdf
  406200:	str	w0, [sp, #20]
  406204:	ldr	w0, [sp, #20]
  406208:	cmp	w0, #0x0
  40620c:	b.eq	40621c <ferror@plt+0x3cac>  // b.none
  406210:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406214:	add	x0, x0, #0x428
  406218:	b	406224 <ferror@plt+0x3cb4>
  40621c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406220:	add	x0, x0, #0x430
  406224:	adrp	x1, 417000 <ferror@plt+0x14a90>
  406228:	add	x3, x1, #0x4e0
  40622c:	mov	x2, x0
  406230:	mov	x1, #0x0                   	// #0
  406234:	mov	w0, #0x4                   	// #4
  406238:	bl	405bc4 <ferror@plt+0x3654>
  40623c:	ldr	w0, [sp, #20]
  406240:	and	w0, w0, #0x1
  406244:	cmp	w0, #0x0
  406248:	b.eq	406290 <ferror@plt+0x3d20>  // b.none
  40624c:	ldr	w0, [sp, #20]
  406250:	and	w0, w0, #0xfffffffe
  406254:	str	w0, [sp, #20]
  406258:	ldr	w0, [sp, #20]
  40625c:	cmp	w0, #0x0
  406260:	b.eq	406270 <ferror@plt+0x3d00>  // b.none
  406264:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406268:	add	x0, x0, #0x428
  40626c:	b	406278 <ferror@plt+0x3d08>
  406270:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406274:	add	x0, x0, #0x430
  406278:	adrp	x1, 417000 <ferror@plt+0x14a90>
  40627c:	add	x3, x1, #0x4f0
  406280:	mov	x2, x0
  406284:	mov	x1, #0x0                   	// #0
  406288:	mov	w0, #0x4                   	// #4
  40628c:	bl	405bc4 <ferror@plt+0x3654>
  406290:	ldr	w0, [sp, #20]
  406294:	and	w0, w0, #0x10000
  406298:	cmp	w0, #0x0
  40629c:	b.eq	4062e4 <ferror@plt+0x3d74>  // b.none
  4062a0:	ldr	w0, [sp, #20]
  4062a4:	and	w0, w0, #0xfffeffff
  4062a8:	str	w0, [sp, #20]
  4062ac:	ldr	w0, [sp, #20]
  4062b0:	cmp	w0, #0x0
  4062b4:	b.eq	4062c4 <ferror@plt+0x3d54>  // b.none
  4062b8:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4062bc:	add	x0, x0, #0x428
  4062c0:	b	4062cc <ferror@plt+0x3d5c>
  4062c4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4062c8:	add	x0, x0, #0x430
  4062cc:	adrp	x1, 417000 <ferror@plt+0x14a90>
  4062d0:	add	x3, x1, #0x4f8
  4062d4:	mov	x2, x0
  4062d8:	mov	x1, #0x0                   	// #0
  4062dc:	mov	w0, #0x4                   	// #4
  4062e0:	bl	405bc4 <ferror@plt+0x3654>
  4062e4:	ldr	w0, [sp, #20]
  4062e8:	and	w0, w0, #0x20000
  4062ec:	cmp	w0, #0x0
  4062f0:	b.eq	406338 <ferror@plt+0x3dc8>  // b.none
  4062f4:	ldr	w0, [sp, #20]
  4062f8:	and	w0, w0, #0xfffdffff
  4062fc:	str	w0, [sp, #20]
  406300:	ldr	w0, [sp, #20]
  406304:	cmp	w0, #0x0
  406308:	b.eq	406318 <ferror@plt+0x3da8>  // b.none
  40630c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406310:	add	x0, x0, #0x428
  406314:	b	406320 <ferror@plt+0x3db0>
  406318:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40631c:	add	x0, x0, #0x430
  406320:	adrp	x1, 417000 <ferror@plt+0x14a90>
  406324:	add	x3, x1, #0x508
  406328:	mov	x2, x0
  40632c:	mov	x1, #0x0                   	// #0
  406330:	mov	w0, #0x4                   	// #4
  406334:	bl	405bc4 <ferror@plt+0x3654>
  406338:	ldr	w0, [sp, #20]
  40633c:	and	w0, w0, #0x40000
  406340:	cmp	w0, #0x0
  406344:	b.eq	40638c <ferror@plt+0x3e1c>  // b.none
  406348:	ldr	w0, [sp, #20]
  40634c:	and	w0, w0, #0xfffbffff
  406350:	str	w0, [sp, #20]
  406354:	ldr	w0, [sp, #20]
  406358:	cmp	w0, #0x0
  40635c:	b.eq	40636c <ferror@plt+0x3dfc>  // b.none
  406360:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406364:	add	x0, x0, #0x428
  406368:	b	406374 <ferror@plt+0x3e04>
  40636c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406370:	add	x0, x0, #0x430
  406374:	adrp	x1, 417000 <ferror@plt+0x14a90>
  406378:	add	x3, x1, #0x510
  40637c:	mov	x2, x0
  406380:	mov	x1, #0x0                   	// #0
  406384:	mov	w0, #0x4                   	// #4
  406388:	bl	405bc4 <ferror@plt+0x3654>
  40638c:	ldr	w0, [sp, #20]
  406390:	cmp	w0, #0x0
  406394:	b.eq	4063b0 <ferror@plt+0x3e40>  // b.none
  406398:	ldr	w3, [sp, #20]
  40639c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4063a0:	add	x2, x0, #0x518
  4063a4:	mov	x1, #0x0                   	// #0
  4063a8:	mov	w0, #0x4                   	// #4
  4063ac:	bl	405c3c <ferror@plt+0x36cc>
  4063b0:	ldr	w0, [sp, #16]
  4063b4:	cmp	w0, #0x0
  4063b8:	b.eq	4063d8 <ferror@plt+0x3e68>  // b.none
  4063bc:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4063c0:	add	x3, x0, #0x520
  4063c4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4063c8:	add	x2, x0, #0x528
  4063cc:	mov	x1, #0x0                   	// #0
  4063d0:	mov	w0, #0x4                   	// #4
  4063d4:	bl	405bc4 <ferror@plt+0x3654>
  4063d8:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4063dc:	add	x1, x0, #0x530
  4063e0:	mov	w0, #0x4                   	// #4
  4063e4:	bl	411098 <ferror@plt+0xeb28>
  4063e8:	nop
  4063ec:	ldp	x29, x30, [sp], #32
  4063f0:	ret
  4063f4:	stp	x29, x30, [sp, #-32]!
  4063f8:	mov	x29, sp
  4063fc:	strb	w0, [sp, #31]
  406400:	ldrb	w0, [sp, #31]
  406404:	cmp	w0, #0x4
  406408:	b.hi	406440 <ferror@plt+0x3ed0>  // b.pmore
  40640c:	ldrb	w1, [sp, #31]
  406410:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  406414:	add	x0, x0, #0x378
  406418:	sxtw	x1, w1
  40641c:	ldr	x0, [x0, x1, lsl #3]
  406420:	mov	x3, x0
  406424:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406428:	add	x2, x0, #0x538
  40642c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406430:	add	x1, x0, #0x548
  406434:	mov	w0, #0x4                   	// #4
  406438:	bl	405bc4 <ferror@plt+0x3654>
  40643c:	b	406460 <ferror@plt+0x3ef0>
  406440:	ldrb	w0, [sp, #31]
  406444:	mov	w3, w0
  406448:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40644c:	add	x2, x0, #0x550
  406450:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406454:	add	x1, x0, #0x548
  406458:	mov	w0, #0x4                   	// #4
  40645c:	bl	405c00 <ferror@plt+0x3690>
  406460:	nop
  406464:	ldp	x29, x30, [sp], #32
  406468:	ret
  40646c:	stp	x29, x30, [sp, #-48]!
  406470:	mov	x29, sp
  406474:	str	x0, [sp, #40]
  406478:	str	x1, [sp, #32]
  40647c:	strb	w2, [sp, #31]
  406480:	bl	410f10 <ferror@plt+0xe9a0>
  406484:	and	w0, w0, #0xff
  406488:	cmp	w0, #0x0
  40648c:	b.eq	4064b8 <ferror@plt+0x3f48>  // b.none
  406490:	ldrb	w0, [sp, #31]
  406494:	cmp	w0, #0x0
  406498:	cset	w0, ne  // ne = any
  40649c:	and	w0, w0, #0xff
  4064a0:	mov	w3, w0
  4064a4:	mov	x2, #0x0                   	// #0
  4064a8:	ldr	x1, [sp, #32]
  4064ac:	mov	w0, #0x2                   	// #2
  4064b0:	bl	405b88 <ferror@plt+0x3618>
  4064b4:	b	4064f0 <ferror@plt+0x3f80>
  4064b8:	ldrb	w0, [sp, #31]
  4064bc:	cmp	w0, #0x0
  4064c0:	b.eq	4064d0 <ferror@plt+0x3f60>  // b.none
  4064c4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4064c8:	add	x0, x0, #0x560
  4064cc:	b	4064d8 <ferror@plt+0x3f68>
  4064d0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4064d4:	add	x0, x0, #0x568
  4064d8:	mov	x3, x0
  4064dc:	ldr	x2, [sp, #32]
  4064e0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4064e4:	add	x1, x0, #0x570
  4064e8:	ldr	x0, [sp, #40]
  4064ec:	bl	402540 <fprintf@plt>
  4064f0:	nop
  4064f4:	ldp	x29, x30, [sp], #48
  4064f8:	ret
  4064fc:	stp	x29, x30, [sp, #-32]!
  406500:	mov	x29, sp
  406504:	strh	w0, [sp, #30]
  406508:	ldrh	w0, [sp, #30]
  40650c:	cmp	w0, #0x1
  406510:	b.ls	406538 <ferror@plt+0x3fc8>  // b.plast
  406514:	ldrh	w0, [sp, #30]
  406518:	mov	x3, x0
  40651c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406520:	add	x2, x0, #0x578
  406524:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406528:	add	x1, x0, #0x588
  40652c:	mov	w0, #0x4                   	// #4
  406530:	bl	405c78 <ferror@plt+0x3708>
  406534:	b	406568 <ferror@plt+0x3ff8>
  406538:	ldrh	w1, [sp, #30]
  40653c:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  406540:	add	x0, x0, #0x3a0
  406544:	sxtw	x1, w1
  406548:	ldr	x0, [x0, x1, lsl #3]
  40654c:	mov	x3, x0
  406550:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406554:	add	x2, x0, #0x590
  406558:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40655c:	add	x1, x0, #0x588
  406560:	mov	w0, #0x4                   	// #4
  406564:	bl	405bc4 <ferror@plt+0x3654>
  406568:	nop
  40656c:	ldp	x29, x30, [sp], #32
  406570:	ret
  406574:	stp	x29, x30, [sp, #-320]!
  406578:	mov	x29, sp
  40657c:	str	x0, [sp, #24]
  406580:	str	x1, [sp, #16]
  406584:	ldr	x0, [sp, #16]
  406588:	ldrh	w0, [x0, #2]
  40658c:	sxth	w0, w0
  406590:	cmp	w0, #0x0
  406594:	b.ge	4068e0 <ferror@plt+0x4370>  // b.tcont
  406598:	ldr	x0, [sp, #16]
  40659c:	add	x1, x0, #0x4
  4065a0:	ldr	x0, [sp, #16]
  4065a4:	ldrh	w0, [x0]
  4065a8:	sub	w0, w0, #0x4
  4065ac:	mov	w2, w0
  4065b0:	add	x0, sp, #0x20
  4065b4:	mov	w3, w2
  4065b8:	mov	x2, x1
  4065bc:	mov	w1, #0x22                  	// #34
  4065c0:	bl	4164c8 <ferror@plt+0x13f58>
  4065c4:	ldr	x0, [sp, #40]
  4065c8:	cmp	x0, #0x0
  4065cc:	b.eq	4065e0 <ferror@plt+0x4070>  // b.none
  4065d0:	ldr	x0, [sp, #40]
  4065d4:	bl	405cb4 <ferror@plt+0x3744>
  4065d8:	and	w0, w0, #0xff
  4065dc:	bl	4063f4 <ferror@plt+0x3e84>
  4065e0:	ldr	x0, [sp, #48]
  4065e4:	cmp	x0, #0x0
  4065e8:	b.eq	406614 <ferror@plt+0x40a4>  // b.none
  4065ec:	ldr	x0, [sp, #48]
  4065f0:	bl	405ccc <ferror@plt+0x375c>
  4065f4:	and	w0, w0, #0xffff
  4065f8:	mov	w3, w0
  4065fc:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406600:	add	x2, x0, #0x5a0
  406604:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406608:	add	x1, x0, #0x5b0
  40660c:	mov	w0, #0x4                   	// #4
  406610:	bl	405c00 <ferror@plt+0x3690>
  406614:	ldr	x0, [sp, #56]
  406618:	cmp	x0, #0x0
  40661c:	b.eq	406644 <ferror@plt+0x40d4>  // b.none
  406620:	ldr	x0, [sp, #56]
  406624:	bl	405ce4 <ferror@plt+0x3774>
  406628:	mov	w3, w0
  40662c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406630:	add	x2, x0, #0x5c0
  406634:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406638:	add	x1, x0, #0x5d0
  40663c:	mov	w0, #0x4                   	// #4
  406640:	bl	405c00 <ferror@plt+0x3690>
  406644:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  406648:	add	x0, x0, #0xee8
  40664c:	ldr	w0, [x0]
  406650:	cmp	w0, #0x0
  406654:	b.eq	4068f4 <ferror@plt+0x4384>  // b.none
  406658:	bl	410f10 <ferror@plt+0xe9a0>
  40665c:	and	w0, w0, #0xff
  406660:	eor	w0, w0, #0x1
  406664:	and	w0, w0, #0xff
  406668:	cmp	w0, #0x0
  40666c:	b.eq	406690 <ferror@plt+0x4120>  // b.none
  406670:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  406674:	add	x0, x0, #0x3b0
  406678:	ldr	x0, [x0]
  40667c:	mov	x2, x0
  406680:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406684:	add	x1, x0, #0x5d8
  406688:	ldr	x0, [sp, #24]
  40668c:	bl	402540 <fprintf@plt>
  406690:	ldr	x0, [sp, #64]
  406694:	cmp	x0, #0x0
  406698:	b.eq	4066bc <ferror@plt+0x414c>  // b.none
  40669c:	ldr	x0, [sp, #64]
  4066a0:	bl	405cb4 <ferror@plt+0x3744>
  4066a4:	and	w0, w0, #0xff
  4066a8:	mov	w2, w0
  4066ac:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4066b0:	add	x1, x0, #0x5e0
  4066b4:	ldr	x0, [sp, #24]
  4066b8:	bl	40646c <ferror@plt+0x3efc>
  4066bc:	ldr	x0, [sp, #72]
  4066c0:	cmp	x0, #0x0
  4066c4:	b.eq	4066e8 <ferror@plt+0x4178>  // b.none
  4066c8:	ldr	x0, [sp, #72]
  4066cc:	bl	405cb4 <ferror@plt+0x3744>
  4066d0:	and	w0, w0, #0xff
  4066d4:	mov	w2, w0
  4066d8:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4066dc:	add	x1, x0, #0x5e8
  4066e0:	ldr	x0, [sp, #24]
  4066e4:	bl	40646c <ferror@plt+0x3efc>
  4066e8:	ldr	x0, [sp, #80]
  4066ec:	cmp	x0, #0x0
  4066f0:	b.eq	406714 <ferror@plt+0x41a4>  // b.none
  4066f4:	ldr	x0, [sp, #80]
  4066f8:	bl	405cb4 <ferror@plt+0x3744>
  4066fc:	and	w0, w0, #0xff
  406700:	mov	w2, w0
  406704:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406708:	add	x1, x0, #0x5f0
  40670c:	ldr	x0, [sp, #24]
  406710:	bl	40646c <ferror@plt+0x3efc>
  406714:	ldr	x0, [sp, #88]
  406718:	cmp	x0, #0x0
  40671c:	b.eq	406740 <ferror@plt+0x41d0>  // b.none
  406720:	ldr	x0, [sp, #88]
  406724:	bl	405cb4 <ferror@plt+0x3744>
  406728:	and	w0, w0, #0xff
  40672c:	mov	w2, w0
  406730:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406734:	add	x1, x0, #0x600
  406738:	ldr	x0, [sp, #24]
  40673c:	bl	40646c <ferror@plt+0x3efc>
  406740:	ldr	x0, [sp, #96]
  406744:	cmp	x0, #0x0
  406748:	b.eq	40676c <ferror@plt+0x41fc>  // b.none
  40674c:	ldr	x0, [sp, #96]
  406750:	bl	405cb4 <ferror@plt+0x3744>
  406754:	and	w0, w0, #0xff
  406758:	mov	w2, w0
  40675c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406760:	add	x1, x0, #0x3d8
  406764:	ldr	x0, [sp, #24]
  406768:	bl	40646c <ferror@plt+0x3efc>
  40676c:	ldr	x0, [sp, #120]
  406770:	cmp	x0, #0x0
  406774:	b.eq	406798 <ferror@plt+0x4228>  // b.none
  406778:	ldr	x0, [sp, #120]
  40677c:	bl	405cb4 <ferror@plt+0x3744>
  406780:	and	w0, w0, #0xff
  406784:	mov	w2, w0
  406788:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40678c:	add	x1, x0, #0x610
  406790:	ldr	x0, [sp, #24]
  406794:	bl	40646c <ferror@plt+0x3efc>
  406798:	ldr	x0, [sp, #104]
  40679c:	cmp	x0, #0x0
  4067a0:	b.eq	4067c4 <ferror@plt+0x4254>  // b.none
  4067a4:	ldr	x0, [sp, #104]
  4067a8:	bl	405cb4 <ferror@plt+0x3744>
  4067ac:	and	w0, w0, #0xff
  4067b0:	mov	w2, w0
  4067b4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4067b8:	add	x1, x0, #0x620
  4067bc:	ldr	x0, [sp, #24]
  4067c0:	bl	40646c <ferror@plt+0x3efc>
  4067c4:	ldr	x0, [sp, #248]
  4067c8:	cmp	x0, #0x0
  4067cc:	b.eq	4067f0 <ferror@plt+0x4280>  // b.none
  4067d0:	ldr	x0, [sp, #248]
  4067d4:	bl	405cb4 <ferror@plt+0x3744>
  4067d8:	and	w0, w0, #0xff
  4067dc:	mov	w2, w0
  4067e0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4067e4:	add	x1, x0, #0x628
  4067e8:	ldr	x0, [sp, #24]
  4067ec:	bl	40646c <ferror@plt+0x3efc>
  4067f0:	ldr	x0, [sp, #256]
  4067f4:	cmp	x0, #0x0
  4067f8:	b.eq	40681c <ferror@plt+0x42ac>  // b.none
  4067fc:	ldr	x0, [sp, #256]
  406800:	bl	405cb4 <ferror@plt+0x3744>
  406804:	and	w0, w0, #0xff
  406808:	mov	w2, w0
  40680c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406810:	add	x1, x0, #0x638
  406814:	ldr	x0, [sp, #24]
  406818:	bl	40646c <ferror@plt+0x3efc>
  40681c:	ldr	x0, [sp, #288]
  406820:	cmp	x0, #0x0
  406824:	b.eq	406848 <ferror@plt+0x42d8>  // b.none
  406828:	ldr	x0, [sp, #288]
  40682c:	bl	405cb4 <ferror@plt+0x3744>
  406830:	and	w0, w0, #0xff
  406834:	mov	w2, w0
  406838:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40683c:	add	x1, x0, #0x650
  406840:	ldr	x0, [sp, #24]
  406844:	bl	40646c <ferror@plt+0x3efc>
  406848:	ldr	x0, [sp, #264]
  40684c:	cmp	x0, #0x0
  406850:	b.eq	406874 <ferror@plt+0x4304>  // b.none
  406854:	ldr	x0, [sp, #264]
  406858:	bl	405cb4 <ferror@plt+0x3744>
  40685c:	and	w0, w0, #0xff
  406860:	mov	w2, w0
  406864:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406868:	add	x1, x0, #0x660
  40686c:	ldr	x0, [sp, #24]
  406870:	bl	40646c <ferror@plt+0x3efc>
  406874:	ldr	x0, [sp, #304]
  406878:	cmp	x0, #0x0
  40687c:	b.eq	4068b0 <ferror@plt+0x4340>  // b.none
  406880:	ldr	x0, [sp, #304]
  406884:	bl	405ce4 <ferror@plt+0x3774>
  406888:	str	w0, [sp, #316]
  40688c:	ldr	w0, [sp, #316]
  406890:	bl	410188 <ferror@plt+0xdc18>
  406894:	mov	x3, x0
  406898:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40689c:	add	x2, x0, #0x670
  4068a0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4068a4:	add	x1, x0, #0x680
  4068a8:	mov	w0, #0x4                   	// #4
  4068ac:	bl	405bc4 <ferror@plt+0x3654>
  4068b0:	ldr	x0, [sp, #296]
  4068b4:	cmp	x0, #0x0
  4068b8:	b.eq	4068f8 <ferror@plt+0x4388>  // b.none
  4068bc:	ldr	x0, [sp, #296]
  4068c0:	bl	405cb4 <ferror@plt+0x3744>
  4068c4:	and	w0, w0, #0xff
  4068c8:	mov	w2, w0
  4068cc:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4068d0:	add	x1, x0, #0x690
  4068d4:	ldr	x0, [sp, #24]
  4068d8:	bl	40646c <ferror@plt+0x3efc>
  4068dc:	b	4068f8 <ferror@plt+0x4388>
  4068e0:	ldr	x0, [sp, #16]
  4068e4:	bl	405cb4 <ferror@plt+0x3744>
  4068e8:	and	w0, w0, #0xff
  4068ec:	bl	4063f4 <ferror@plt+0x3e84>
  4068f0:	b	4068f8 <ferror@plt+0x4388>
  4068f4:	nop
  4068f8:	ldp	x29, x30, [sp], #320
  4068fc:	ret
  406900:	stp	x29, x30, [sp, #-64]!
  406904:	mov	x29, sp
  406908:	str	x0, [sp, #24]
  40690c:	str	w1, [sp, #20]
  406910:	ldr	x0, [sp, #24]
  406914:	add	x1, x0, #0x4
  406918:	ldr	x0, [sp, #24]
  40691c:	ldrh	w0, [x0]
  406920:	sub	w0, w0, #0x4
  406924:	mov	w2, w0
  406928:	add	x0, sp, #0x20
  40692c:	mov	w3, w2
  406930:	mov	x2, x1
  406934:	mov	w1, #0x3                   	// #3
  406938:	bl	4164c8 <ferror@plt+0x13f58>
  40693c:	add	x0, sp, #0x20
  406940:	ldr	x0, [x0, #8]
  406944:	cmp	x0, #0x0
  406948:	b.eq	406960 <ferror@plt+0x43f0>  // b.none
  40694c:	add	x0, sp, #0x20
  406950:	ldr	x0, [x0, #8]
  406954:	bl	405ccc <ferror@plt+0x375c>
  406958:	and	w0, w0, #0xffff
  40695c:	bl	4064fc <ferror@plt+0x3f8c>
  406960:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  406964:	add	x0, x0, #0xee8
  406968:	ldr	w0, [x0]
  40696c:	cmp	w0, #0x0
  406970:	b.eq	406998 <ferror@plt+0x4428>  // b.none
  406974:	add	x0, sp, #0x20
  406978:	ldr	x0, [x0, #16]
  40697c:	cmp	x0, #0x0
  406980:	b.eq	40699c <ferror@plt+0x442c>  // b.none
  406984:	add	x0, sp, #0x20
  406988:	ldr	x0, [x0, #16]
  40698c:	ldr	w1, [sp, #20]
  406990:	bl	40b084 <ferror@plt+0x8b14>
  406994:	b	40699c <ferror@plt+0x442c>
  406998:	nop
  40699c:	ldp	x29, x30, [sp], #64
  4069a0:	ret
  4069a4:	sub	sp, sp, #0x200
  4069a8:	stp	x29, x30, [sp]
  4069ac:	mov	x29, sp
  4069b0:	str	x0, [sp, #24]
  4069b4:	str	x1, [sp, #16]
  4069b8:	ldr	x0, [sp, #16]
  4069bc:	str	x0, [sp, #504]
  4069c0:	ldr	x0, [sp, #24]
  4069c4:	add	x0, x0, #0x10
  4069c8:	str	x0, [sp, #496]
  4069cc:	str	wzr, [sp, #492]
  4069d0:	ldr	x0, [sp, #24]
  4069d4:	ldr	w0, [x0]
  4069d8:	str	w0, [sp, #488]
  4069dc:	ldr	w0, [sp, #488]
  4069e0:	sub	w0, w0, #0x20
  4069e4:	str	w0, [sp, #488]
  4069e8:	ldr	w0, [sp, #488]
  4069ec:	cmp	w0, #0x0
  4069f0:	b.ge	406a20 <ferror@plt+0x44b0>  // b.tcont
  4069f4:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4069f8:	add	x0, x0, #0x3f8
  4069fc:	ldr	x0, [x0]
  406a00:	mov	x3, x0
  406a04:	mov	x2, #0x13                  	// #19
  406a08:	mov	x1, #0x1                   	// #1
  406a0c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406a10:	add	x0, x0, #0x6a0
  406a14:	bl	4023a0 <fwrite@plt>
  406a18:	mov	w0, #0xffffffff            	// #-1
  406a1c:	b	406c30 <ferror@plt+0x46c0>
  406a20:	ldr	x0, [sp, #496]
  406a24:	ldrb	w0, [x0]
  406a28:	cmp	w0, #0x7
  406a2c:	b.eq	406a48 <ferror@plt+0x44d8>  // b.none
  406a30:	ldr	x0, [sp, #496]
  406a34:	ldrb	w0, [x0]
  406a38:	cmp	w0, #0x0
  406a3c:	b.eq	406a48 <ferror@plt+0x44d8>  // b.none
  406a40:	mov	w0, #0x0                   	// #0
  406a44:	b	406c30 <ferror@plt+0x46c0>
  406a48:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  406a4c:	add	x0, x0, #0x460
  406a50:	ldr	w0, [x0]
  406a54:	cmp	w0, #0x0
  406a58:	b.eq	406a84 <ferror@plt+0x4514>  // b.none
  406a5c:	ldr	x0, [sp, #496]
  406a60:	ldr	w0, [x0, #4]
  406a64:	mov	w1, w0
  406a68:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  406a6c:	add	x0, x0, #0x460
  406a70:	ldr	w0, [x0]
  406a74:	cmp	w1, w0
  406a78:	b.eq	406a84 <ferror@plt+0x4514>  // b.none
  406a7c:	mov	w0, #0x0                   	// #0
  406a80:	b	406c30 <ferror@plt+0x46c0>
  406a84:	ldr	x0, [sp, #496]
  406a88:	add	x1, x0, #0x10
  406a8c:	add	x0, sp, #0x28
  406a90:	mov	w4, #0xffff8000            	// #-32768
  406a94:	ldr	w3, [sp, #488]
  406a98:	mov	x2, x1
  406a9c:	mov	w1, #0x35                  	// #53
  406aa0:	bl	416500 <ferror@plt+0x13f90>
  406aa4:	ldr	x0, [sp, #496]
  406aa8:	ldr	w0, [x0, #4]
  406aac:	ldr	x1, [sp, #64]
  406ab0:	bl	40d300 <ferror@plt+0xad90>
  406ab4:	str	x0, [sp, #480]
  406ab8:	ldr	x0, [sp, #480]
  406abc:	cmp	x0, #0x0
  406ac0:	b.ne	406acc <ferror@plt+0x455c>  // b.any
  406ac4:	mov	w0, #0xffffffff            	// #-1
  406ac8:	b	406c30 <ferror@plt+0x46c0>
  406acc:	mov	x0, #0x0                   	// #0
  406ad0:	bl	410f3c <ferror@plt+0xe9cc>
  406ad4:	ldr	x0, [sp, #24]
  406ad8:	ldrh	w0, [x0, #4]
  406adc:	cmp	w0, #0x11
  406ae0:	b.ne	406b00 <ferror@plt+0x4590>  // b.any
  406ae4:	mov	w3, #0x1                   	// #1
  406ae8:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406aec:	add	x2, x0, #0x6b8
  406af0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406af4:	add	x1, x0, #0x6c8
  406af8:	mov	w0, #0x4                   	// #4
  406afc:	bl	405b88 <ferror@plt+0x3618>
  406b00:	ldr	x0, [sp, #496]
  406b04:	ldr	w0, [x0, #4]
  406b08:	mov	w3, w0
  406b0c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406b10:	add	x2, x0, #0x6d0
  406b14:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406b18:	add	x1, x0, #0x6d8
  406b1c:	mov	w0, #0x4                   	// #4
  406b20:	bl	405b4c <ferror@plt+0x35dc>
  406b24:	add	x0, sp, #0x28
  406b28:	mov	x2, x0
  406b2c:	ldr	x1, [sp, #480]
  406b30:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406b34:	add	x0, x0, #0x6e0
  406b38:	bl	40e2e4 <ferror@plt+0xbd74>
  406b3c:	str	w0, [sp, #492]
  406b40:	ldr	x0, [sp, #496]
  406b44:	ldr	w0, [x0, #8]
  406b48:	ldr	w2, [sp, #492]
  406b4c:	mov	w1, w0
  406b50:	ldr	x0, [sp, #504]
  406b54:	bl	405cfc <ferror@plt+0x378c>
  406b58:	ldr	x0, [sp, #72]
  406b5c:	cmp	x0, #0x0
  406b60:	b.eq	406b88 <ferror@plt+0x4618>  // b.none
  406b64:	ldr	x0, [sp, #72]
  406b68:	bl	405ce4 <ferror@plt+0x3774>
  406b6c:	mov	w3, w0
  406b70:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406b74:	add	x2, x0, #0x6e8
  406b78:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406b7c:	add	x1, x0, #0x6f0
  406b80:	mov	w0, #0x4                   	// #4
  406b84:	bl	405b4c <ferror@plt+0x35dc>
  406b88:	ldr	x0, [sp, #120]
  406b8c:	cmp	x0, #0x0
  406b90:	b.eq	406bc4 <ferror@plt+0x4654>  // b.none
  406b94:	ldr	x0, [sp, #120]
  406b98:	bl	405ce4 <ferror@plt+0x3774>
  406b9c:	str	w0, [sp, #476]
  406ba0:	ldr	w0, [sp, #476]
  406ba4:	bl	410188 <ferror@plt+0xdc18>
  406ba8:	mov	x3, x0
  406bac:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406bb0:	add	x2, x0, #0x6f8
  406bb4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406bb8:	add	x1, x0, #0x708
  406bbc:	mov	w0, #0x4                   	// #4
  406bc0:	bl	405bc4 <ferror@plt+0x3654>
  406bc4:	ldr	x0, [sp, #136]
  406bc8:	cmp	x0, #0x0
  406bcc:	b.eq	406be0 <ferror@plt+0x4670>  // b.none
  406bd0:	ldr	x0, [sp, #136]
  406bd4:	mov	x1, x0
  406bd8:	ldr	x0, [sp, #504]
  406bdc:	bl	406574 <ferror@plt+0x4004>
  406be0:	ldr	x0, [sp, #248]
  406be4:	cmp	x0, #0x0
  406be8:	b.eq	406c04 <ferror@plt+0x4694>  // b.none
  406bec:	ldr	x2, [sp, #248]
  406bf0:	ldr	x0, [sp, #496]
  406bf4:	ldr	w0, [x0, #4]
  406bf8:	mov	w1, w0
  406bfc:	mov	x0, x2
  406c00:	bl	406900 <ferror@plt+0x4390>
  406c04:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406c08:	add	x3, x0, #0x710
  406c0c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406c10:	add	x2, x0, #0x430
  406c14:	mov	x1, #0x0                   	// #0
  406c18:	mov	w0, #0x1                   	// #1
  406c1c:	bl	405bc4 <ferror@plt+0x3654>
  406c20:	bl	410f98 <ferror@plt+0xea28>
  406c24:	ldr	x0, [sp, #504]
  406c28:	bl	4023c0 <fflush@plt>
  406c2c:	mov	w0, #0x0                   	// #0
  406c30:	ldp	x29, x30, [sp]
  406c34:	add	sp, sp, #0x200
  406c38:	ret
  406c3c:	stp	x29, x30, [sp, #-16]!
  406c40:	mov	x29, sp
  406c44:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  406c48:	add	x0, x0, #0x3f8
  406c4c:	ldr	x0, [x0]
  406c50:	mov	x3, x0
  406c54:	mov	x2, #0x3cc                 	// #972
  406c58:	mov	x1, #0x1                   	// #1
  406c5c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406c60:	add	x0, x0, #0x718
  406c64:	bl	4023a0 <fwrite@plt>
  406c68:	mov	w0, #0xffffffff            	// #-1
  406c6c:	bl	401f70 <exit@plt>
  406c70:	stp	x29, x30, [sp, #-48]!
  406c74:	mov	x29, sp
  406c78:	str	x0, [sp, #40]
  406c7c:	str	x1, [sp, #32]
  406c80:	str	x2, [sp, #24]
  406c84:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406c88:	add	x1, x0, #0x560
  406c8c:	ldr	x0, [sp, #24]
  406c90:	bl	4022b0 <strcmp@plt>
  406c94:	cmp	w0, #0x0
  406c98:	b.ne	406cac <ferror@plt+0x473c>  // b.any
  406c9c:	ldr	x0, [sp, #32]
  406ca0:	mov	w1, #0x1                   	// #1
  406ca4:	strb	w1, [x0]
  406ca8:	b	406cf8 <ferror@plt+0x4788>
  406cac:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406cb0:	add	x1, x0, #0x568
  406cb4:	ldr	x0, [sp, #24]
  406cb8:	bl	4022b0 <strcmp@plt>
  406cbc:	cmp	w0, #0x0
  406cc0:	b.ne	406cd0 <ferror@plt+0x4760>  // b.any
  406cc4:	ldr	x0, [sp, #32]
  406cc8:	strb	wzr, [x0]
  406ccc:	b	406cf8 <ferror@plt+0x4788>
  406cd0:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  406cd4:	add	x0, x0, #0x3f8
  406cd8:	ldr	x3, [x0]
  406cdc:	ldr	x2, [sp, #40]
  406ce0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406ce4:	add	x1, x0, #0xae8
  406ce8:	mov	x0, x3
  406cec:	bl	402540 <fprintf@plt>
  406cf0:	mov	w0, #0x0                   	// #0
  406cf4:	b	406cfc <ferror@plt+0x478c>
  406cf8:	mov	w0, #0x1                   	// #1
  406cfc:	ldp	x29, x30, [sp], #48
  406d00:	ret
  406d04:	sub	sp, sp, #0x280
  406d08:	stp	x29, x30, [sp]
  406d0c:	mov	x29, sp
  406d10:	str	w0, [sp, #28]
  406d14:	str	x1, [sp, #16]
  406d18:	add	x0, sp, #0x38
  406d1c:	mov	x1, #0x220                 	// #544
  406d20:	mov	x2, x1
  406d24:	mov	w1, #0x0                   	// #0
  406d28:	bl	402180 <memset@plt>
  406d2c:	mov	w0, #0x20                  	// #32
  406d30:	str	w0, [sp, #56]
  406d34:	mov	w0, #0x13                  	// #19
  406d38:	strh	w0, [sp, #60]
  406d3c:	mov	w0, #0x1                   	// #1
  406d40:	strh	w0, [sp, #62]
  406d44:	mov	w0, #0x7                   	// #7
  406d48:	strb	w0, [sp, #72]
  406d4c:	str	xzr, [sp, #632]
  406d50:	mov	w0, #0xffffffff            	// #-1
  406d54:	str	w0, [sp, #628]
  406d58:	mov	w0, #0xffffffff            	// #-1
  406d5c:	strb	w0, [sp, #55]
  406d60:	mov	w0, #0xffffffff            	// #-1
  406d64:	strb	w0, [sp, #54]
  406d68:	mov	w0, #0xffffffff            	// #-1
  406d6c:	strb	w0, [sp, #53]
  406d70:	mov	w0, #0xffffffff            	// #-1
  406d74:	strb	w0, [sp, #52]
  406d78:	mov	w0, #0xffffffff            	// #-1
  406d7c:	strb	w0, [sp, #51]
  406d80:	mov	w0, #0xffffffff            	// #-1
  406d84:	strb	w0, [sp, #50]
  406d88:	mov	w0, #0xffffffff            	// #-1
  406d8c:	strb	w0, [sp, #49]
  406d90:	mov	w0, #0xffffffff            	// #-1
  406d94:	strb	w0, [sp, #48]
  406d98:	mov	w0, #0xffffffff            	// #-1
  406d9c:	strb	w0, [sp, #47]
  406da0:	mov	w0, #0xffffffff            	// #-1
  406da4:	strb	w0, [sp, #46]
  406da8:	mov	w0, #0xffffffff            	// #-1
  406dac:	strb	w0, [sp, #45]
  406db0:	mov	w0, #0xffffffff            	// #-1
  406db4:	strb	w0, [sp, #44]
  406db8:	str	wzr, [sp, #624]
  406dbc:	mov	w0, #0xffffffff            	// #-1
  406dc0:	strh	w0, [sp, #622]
  406dc4:	mov	w0, #0xffffffff            	// #-1
  406dc8:	strb	w0, [sp, #621]
  406dcc:	mov	w0, #0xffffffff            	// #-1
  406dd0:	strh	w0, [sp, #618]
  406dd4:	strh	wzr, [sp, #616]
  406dd8:	b	407850 <ferror@plt+0x52e0>
  406ddc:	ldr	x0, [sp, #16]
  406de0:	ldr	x2, [x0]
  406de4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406de8:	add	x1, x0, #0xb18
  406dec:	mov	x0, x2
  406df0:	bl	4022b0 <strcmp@plt>
  406df4:	cmp	w0, #0x0
  406df8:	b.ne	406e34 <ferror@plt+0x48c4>  // b.any
  406dfc:	ldr	x0, [sp, #16]
  406e00:	add	x0, x0, #0x8
  406e04:	str	x0, [sp, #16]
  406e08:	ldr	w0, [sp, #28]
  406e0c:	sub	w0, w0, #0x1
  406e10:	str	w0, [sp, #28]
  406e14:	ldr	w0, [sp, #28]
  406e18:	cmp	w0, #0x0
  406e1c:	b.gt	406e24 <ferror@plt+0x48b4>
  406e20:	bl	40d088 <ferror@plt+0xab18>
  406e24:	ldr	x0, [sp, #16]
  406e28:	ldr	x0, [x0]
  406e2c:	str	x0, [sp, #632]
  406e30:	b	407838 <ferror@plt+0x52c8>
  406e34:	ldr	x0, [sp, #16]
  406e38:	ldr	x2, [x0]
  406e3c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406e40:	add	x1, x0, #0x5e8
  406e44:	mov	x0, x2
  406e48:	bl	4022b0 <strcmp@plt>
  406e4c:	cmp	w0, #0x0
  406e50:	b.ne	406eb8 <ferror@plt+0x4948>  // b.any
  406e54:	ldr	x0, [sp, #16]
  406e58:	add	x0, x0, #0x8
  406e5c:	str	x0, [sp, #16]
  406e60:	ldr	w0, [sp, #28]
  406e64:	sub	w0, w0, #0x1
  406e68:	str	w0, [sp, #28]
  406e6c:	ldr	w0, [sp, #28]
  406e70:	cmp	w0, #0x0
  406e74:	b.gt	406e7c <ferror@plt+0x490c>
  406e78:	bl	40d088 <ferror@plt+0xab18>
  406e7c:	ldr	x0, [sp, #16]
  406e80:	ldr	x1, [x0]
  406e84:	add	x0, sp, #0x2e
  406e88:	mov	x2, x1
  406e8c:	mov	x1, x0
  406e90:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406e94:	add	x0, x0, #0x5e8
  406e98:	bl	406c70 <ferror@plt+0x4700>
  406e9c:	and	w0, w0, #0xff
  406ea0:	eor	w0, w0, #0x1
  406ea4:	and	w0, w0, #0xff
  406ea8:	cmp	w0, #0x0
  406eac:	b.eq	407838 <ferror@plt+0x52c8>  // b.none
  406eb0:	mov	w0, #0xffffffff            	// #-1
  406eb4:	b	407c08 <ferror@plt+0x5698>
  406eb8:	ldr	x0, [sp, #16]
  406ebc:	ldr	x2, [x0]
  406ec0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406ec4:	add	x1, x0, #0x5e0
  406ec8:	mov	x0, x2
  406ecc:	bl	4022b0 <strcmp@plt>
  406ed0:	cmp	w0, #0x0
  406ed4:	b.ne	406f3c <ferror@plt+0x49cc>  // b.any
  406ed8:	ldr	x0, [sp, #16]
  406edc:	add	x0, x0, #0x8
  406ee0:	str	x0, [sp, #16]
  406ee4:	ldr	w0, [sp, #28]
  406ee8:	sub	w0, w0, #0x1
  406eec:	str	w0, [sp, #28]
  406ef0:	ldr	w0, [sp, #28]
  406ef4:	cmp	w0, #0x0
  406ef8:	b.gt	406f00 <ferror@plt+0x4990>
  406efc:	bl	40d088 <ferror@plt+0xab18>
  406f00:	ldr	x0, [sp, #16]
  406f04:	ldr	x1, [x0]
  406f08:	add	x0, sp, #0x2f
  406f0c:	mov	x2, x1
  406f10:	mov	x1, x0
  406f14:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406f18:	add	x0, x0, #0x5e0
  406f1c:	bl	406c70 <ferror@plt+0x4700>
  406f20:	and	w0, w0, #0xff
  406f24:	eor	w0, w0, #0x1
  406f28:	and	w0, w0, #0xff
  406f2c:	cmp	w0, #0x0
  406f30:	b.eq	407838 <ferror@plt+0x52c8>  // b.none
  406f34:	mov	w0, #0xffffffff            	// #-1
  406f38:	b	407c08 <ferror@plt+0x5698>
  406f3c:	ldr	x0, [sp, #16]
  406f40:	ldr	x2, [x0]
  406f44:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406f48:	add	x1, x0, #0x600
  406f4c:	mov	x0, x2
  406f50:	bl	4022b0 <strcmp@plt>
  406f54:	cmp	w0, #0x0
  406f58:	b.ne	406fc0 <ferror@plt+0x4a50>  // b.any
  406f5c:	ldr	x0, [sp, #16]
  406f60:	add	x0, x0, #0x8
  406f64:	str	x0, [sp, #16]
  406f68:	ldr	w0, [sp, #28]
  406f6c:	sub	w0, w0, #0x1
  406f70:	str	w0, [sp, #28]
  406f74:	ldr	w0, [sp, #28]
  406f78:	cmp	w0, #0x0
  406f7c:	b.gt	406f84 <ferror@plt+0x4a14>
  406f80:	bl	40d088 <ferror@plt+0xab18>
  406f84:	ldr	x0, [sp, #16]
  406f88:	ldr	x1, [x0]
  406f8c:	add	x0, sp, #0x2d
  406f90:	mov	x2, x1
  406f94:	mov	x1, x0
  406f98:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406f9c:	add	x0, x0, #0x600
  406fa0:	bl	406c70 <ferror@plt+0x4700>
  406fa4:	and	w0, w0, #0xff
  406fa8:	eor	w0, w0, #0x1
  406fac:	and	w0, w0, #0xff
  406fb0:	cmp	w0, #0x0
  406fb4:	b.eq	407838 <ferror@plt+0x52c8>  // b.none
  406fb8:	mov	w0, #0xffffffff            	// #-1
  406fbc:	b	407c08 <ferror@plt+0x5698>
  406fc0:	ldr	x0, [sp, #16]
  406fc4:	ldr	x2, [x0]
  406fc8:	adrp	x0, 417000 <ferror@plt+0x14a90>
  406fcc:	add	x1, x0, #0x5f0
  406fd0:	mov	x0, x2
  406fd4:	bl	4022b0 <strcmp@plt>
  406fd8:	cmp	w0, #0x0
  406fdc:	b.ne	407044 <ferror@plt+0x4ad4>  // b.any
  406fe0:	ldr	x0, [sp, #16]
  406fe4:	add	x0, x0, #0x8
  406fe8:	str	x0, [sp, #16]
  406fec:	ldr	w0, [sp, #28]
  406ff0:	sub	w0, w0, #0x1
  406ff4:	str	w0, [sp, #28]
  406ff8:	ldr	w0, [sp, #28]
  406ffc:	cmp	w0, #0x0
  407000:	b.gt	407008 <ferror@plt+0x4a98>
  407004:	bl	40d088 <ferror@plt+0xab18>
  407008:	ldr	x0, [sp, #16]
  40700c:	ldr	x1, [x0]
  407010:	add	x0, sp, #0x2c
  407014:	mov	x2, x1
  407018:	mov	x1, x0
  40701c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407020:	add	x0, x0, #0x5f0
  407024:	bl	406c70 <ferror@plt+0x4700>
  407028:	and	w0, w0, #0xff
  40702c:	eor	w0, w0, #0x1
  407030:	and	w0, w0, #0xff
  407034:	cmp	w0, #0x0
  407038:	b.eq	407838 <ferror@plt+0x52c8>  // b.none
  40703c:	mov	w0, #0xffffffff            	// #-1
  407040:	b	407c08 <ferror@plt+0x5698>
  407044:	ldr	x0, [sp, #16]
  407048:	ldr	x2, [x0]
  40704c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407050:	add	x1, x0, #0x3d8
  407054:	mov	x0, x2
  407058:	bl	4022b0 <strcmp@plt>
  40705c:	cmp	w0, #0x0
  407060:	b.ne	4070c8 <ferror@plt+0x4b58>  // b.any
  407064:	ldr	x0, [sp, #16]
  407068:	add	x0, x0, #0x8
  40706c:	str	x0, [sp, #16]
  407070:	ldr	w0, [sp, #28]
  407074:	sub	w0, w0, #0x1
  407078:	str	w0, [sp, #28]
  40707c:	ldr	w0, [sp, #28]
  407080:	cmp	w0, #0x0
  407084:	b.gt	40708c <ferror@plt+0x4b1c>
  407088:	bl	40d088 <ferror@plt+0xab18>
  40708c:	ldr	x0, [sp, #16]
  407090:	ldr	x1, [x0]
  407094:	add	x0, sp, #0x36
  407098:	mov	x2, x1
  40709c:	mov	x1, x0
  4070a0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4070a4:	add	x0, x0, #0x3d8
  4070a8:	bl	406c70 <ferror@plt+0x4700>
  4070ac:	and	w0, w0, #0xff
  4070b0:	eor	w0, w0, #0x1
  4070b4:	and	w0, w0, #0xff
  4070b8:	cmp	w0, #0x0
  4070bc:	b.eq	407838 <ferror@plt+0x52c8>  // b.none
  4070c0:	mov	w0, #0xffffffff            	// #-1
  4070c4:	b	407c08 <ferror@plt+0x5698>
  4070c8:	ldr	x0, [sp, #16]
  4070cc:	ldr	x2, [x0]
  4070d0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4070d4:	add	x1, x0, #0x610
  4070d8:	mov	x0, x2
  4070dc:	bl	4022b0 <strcmp@plt>
  4070e0:	cmp	w0, #0x0
  4070e4:	b.ne	40714c <ferror@plt+0x4bdc>  // b.any
  4070e8:	ldr	x0, [sp, #16]
  4070ec:	add	x0, x0, #0x8
  4070f0:	str	x0, [sp, #16]
  4070f4:	ldr	w0, [sp, #28]
  4070f8:	sub	w0, w0, #0x1
  4070fc:	str	w0, [sp, #28]
  407100:	ldr	w0, [sp, #28]
  407104:	cmp	w0, #0x0
  407108:	b.gt	407110 <ferror@plt+0x4ba0>
  40710c:	bl	40d088 <ferror@plt+0xab18>
  407110:	ldr	x0, [sp, #16]
  407114:	ldr	x1, [x0]
  407118:	add	x0, sp, #0x35
  40711c:	mov	x2, x1
  407120:	mov	x1, x0
  407124:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407128:	add	x0, x0, #0x610
  40712c:	bl	406c70 <ferror@plt+0x4700>
  407130:	and	w0, w0, #0xff
  407134:	eor	w0, w0, #0x1
  407138:	and	w0, w0, #0xff
  40713c:	cmp	w0, #0x0
  407140:	b.eq	407838 <ferror@plt+0x52c8>  // b.none
  407144:	mov	w0, #0xffffffff            	// #-1
  407148:	b	407c08 <ferror@plt+0x5698>
  40714c:	ldr	x0, [sp, #16]
  407150:	ldr	x2, [x0]
  407154:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407158:	add	x1, x0, #0x620
  40715c:	mov	x0, x2
  407160:	bl	4022b0 <strcmp@plt>
  407164:	cmp	w0, #0x0
  407168:	b.ne	4071d0 <ferror@plt+0x4c60>  // b.any
  40716c:	ldr	x0, [sp, #16]
  407170:	add	x0, x0, #0x8
  407174:	str	x0, [sp, #16]
  407178:	ldr	w0, [sp, #28]
  40717c:	sub	w0, w0, #0x1
  407180:	str	w0, [sp, #28]
  407184:	ldr	w0, [sp, #28]
  407188:	cmp	w0, #0x0
  40718c:	b.gt	407194 <ferror@plt+0x4c24>
  407190:	bl	40d088 <ferror@plt+0xab18>
  407194:	ldr	x0, [sp, #16]
  407198:	ldr	x1, [x0]
  40719c:	add	x0, sp, #0x34
  4071a0:	mov	x2, x1
  4071a4:	mov	x1, x0
  4071a8:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4071ac:	add	x0, x0, #0x620
  4071b0:	bl	406c70 <ferror@plt+0x4700>
  4071b4:	and	w0, w0, #0xff
  4071b8:	eor	w0, w0, #0x1
  4071bc:	and	w0, w0, #0xff
  4071c0:	cmp	w0, #0x0
  4071c4:	b.eq	407838 <ferror@plt+0x52c8>  // b.none
  4071c8:	mov	w0, #0xffffffff            	// #-1
  4071cc:	b	407c08 <ferror@plt+0x5698>
  4071d0:	ldr	x0, [sp, #16]
  4071d4:	ldr	x2, [x0]
  4071d8:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4071dc:	add	x1, x0, #0x628
  4071e0:	mov	x0, x2
  4071e4:	bl	4022b0 <strcmp@plt>
  4071e8:	cmp	w0, #0x0
  4071ec:	b.ne	407254 <ferror@plt+0x4ce4>  // b.any
  4071f0:	ldr	x0, [sp, #16]
  4071f4:	add	x0, x0, #0x8
  4071f8:	str	x0, [sp, #16]
  4071fc:	ldr	w0, [sp, #28]
  407200:	sub	w0, w0, #0x1
  407204:	str	w0, [sp, #28]
  407208:	ldr	w0, [sp, #28]
  40720c:	cmp	w0, #0x0
  407210:	b.gt	407218 <ferror@plt+0x4ca8>
  407214:	bl	40d088 <ferror@plt+0xab18>
  407218:	ldr	x0, [sp, #16]
  40721c:	ldr	x1, [x0]
  407220:	add	x0, sp, #0x32
  407224:	mov	x2, x1
  407228:	mov	x1, x0
  40722c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407230:	add	x0, x0, #0x628
  407234:	bl	406c70 <ferror@plt+0x4700>
  407238:	and	w0, w0, #0xff
  40723c:	eor	w0, w0, #0x1
  407240:	and	w0, w0, #0xff
  407244:	cmp	w0, #0x0
  407248:	b.eq	407838 <ferror@plt+0x52c8>  // b.none
  40724c:	mov	w0, #0xffffffff            	// #-1
  407250:	b	407c08 <ferror@plt+0x5698>
  407254:	ldr	x0, [sp, #16]
  407258:	ldr	x2, [x0]
  40725c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407260:	add	x1, x0, #0x638
  407264:	mov	x0, x2
  407268:	bl	4022b0 <strcmp@plt>
  40726c:	cmp	w0, #0x0
  407270:	b.ne	4072d8 <ferror@plt+0x4d68>  // b.any
  407274:	ldr	x0, [sp, #16]
  407278:	add	x0, x0, #0x8
  40727c:	str	x0, [sp, #16]
  407280:	ldr	w0, [sp, #28]
  407284:	sub	w0, w0, #0x1
  407288:	str	w0, [sp, #28]
  40728c:	ldr	w0, [sp, #28]
  407290:	cmp	w0, #0x0
  407294:	b.gt	40729c <ferror@plt+0x4d2c>
  407298:	bl	40d088 <ferror@plt+0xab18>
  40729c:	ldr	x0, [sp, #16]
  4072a0:	ldr	x1, [x0]
  4072a4:	add	x0, sp, #0x31
  4072a8:	mov	x2, x1
  4072ac:	mov	x1, x0
  4072b0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4072b4:	add	x0, x0, #0x638
  4072b8:	bl	406c70 <ferror@plt+0x4700>
  4072bc:	and	w0, w0, #0xff
  4072c0:	eor	w0, w0, #0x1
  4072c4:	and	w0, w0, #0xff
  4072c8:	cmp	w0, #0x0
  4072cc:	b.eq	407838 <ferror@plt+0x52c8>  // b.none
  4072d0:	mov	w0, #0xffffffff            	// #-1
  4072d4:	b	407c08 <ferror@plt+0x5698>
  4072d8:	ldr	x0, [sp, #16]
  4072dc:	ldr	x2, [x0]
  4072e0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4072e4:	add	x1, x0, #0x5d0
  4072e8:	mov	x0, x2
  4072ec:	bl	4022b0 <strcmp@plt>
  4072f0:	cmp	w0, #0x0
  4072f4:	b.ne	407334 <ferror@plt+0x4dc4>  // b.any
  4072f8:	ldr	x0, [sp, #16]
  4072fc:	add	x0, x0, #0x8
  407300:	str	x0, [sp, #16]
  407304:	ldr	w0, [sp, #28]
  407308:	sub	w0, w0, #0x1
  40730c:	str	w0, [sp, #28]
  407310:	ldr	w0, [sp, #28]
  407314:	cmp	w0, #0x0
  407318:	b.gt	407320 <ferror@plt+0x4db0>
  40731c:	bl	40d088 <ferror@plt+0xab18>
  407320:	ldr	x0, [sp, #16]
  407324:	ldr	x0, [x0]
  407328:	bl	4020f0 <atoi@plt>
  40732c:	str	w0, [sp, #624]
  407330:	b	407838 <ferror@plt+0x52c8>
  407334:	ldr	x0, [sp, #16]
  407338:	ldr	x2, [x0]
  40733c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407340:	add	x1, x0, #0x5b0
  407344:	mov	x0, x2
  407348:	bl	4022b0 <strcmp@plt>
  40734c:	cmp	w0, #0x0
  407350:	b.ne	407390 <ferror@plt+0x4e20>  // b.any
  407354:	ldr	x0, [sp, #16]
  407358:	add	x0, x0, #0x8
  40735c:	str	x0, [sp, #16]
  407360:	ldr	w0, [sp, #28]
  407364:	sub	w0, w0, #0x1
  407368:	str	w0, [sp, #28]
  40736c:	ldr	w0, [sp, #28]
  407370:	cmp	w0, #0x0
  407374:	b.gt	40737c <ferror@plt+0x4e0c>
  407378:	bl	40d088 <ferror@plt+0xab18>
  40737c:	ldr	x0, [sp, #16]
  407380:	ldr	x0, [x0]
  407384:	bl	4020f0 <atoi@plt>
  407388:	strh	w0, [sp, #622]
  40738c:	b	407838 <ferror@plt+0x52c8>
  407390:	ldr	x0, [sp, #16]
  407394:	ldr	x2, [x0]
  407398:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40739c:	add	x1, x0, #0x548
  4073a0:	mov	x0, x2
  4073a4:	bl	4022b0 <strcmp@plt>
  4073a8:	cmp	w0, #0x0
  4073ac:	b.ne	4074bc <ferror@plt+0x4f4c>  // b.any
  4073b0:	ldr	x0, [sp, #16]
  4073b4:	add	x0, x0, #0x8
  4073b8:	str	x0, [sp, #16]
  4073bc:	ldr	w0, [sp, #28]
  4073c0:	sub	w0, w0, #0x1
  4073c4:	str	w0, [sp, #28]
  4073c8:	ldr	w0, [sp, #28]
  4073cc:	cmp	w0, #0x0
  4073d0:	b.gt	4073d8 <ferror@plt+0x4e68>
  4073d4:	bl	40d088 <ferror@plt+0xab18>
  4073d8:	mov	x0, #0x5                   	// #5
  4073dc:	str	x0, [sp, #600]
  4073e0:	ldr	x0, [sp, #16]
  4073e4:	ldr	x0, [x0]
  4073e8:	add	x1, sp, #0x20
  4073ec:	mov	w2, #0xa                   	// #10
  4073f0:	bl	4022d0 <strtol@plt>
  4073f4:	strb	w0, [sp, #621]
  4073f8:	ldr	x0, [sp, #16]
  4073fc:	ldr	x0, [x0]
  407400:	ldrb	w0, [x0]
  407404:	cmp	w0, #0x0
  407408:	b.eq	40741c <ferror@plt+0x4eac>  // b.none
  40740c:	ldr	x0, [sp, #32]
  407410:	ldrb	w0, [x0]
  407414:	cmp	w0, #0x0
  407418:	b.eq	407838 <ferror@plt+0x52c8>  // b.none
  40741c:	strb	wzr, [sp, #621]
  407420:	b	407468 <ferror@plt+0x4ef8>
  407424:	ldrsb	w1, [sp, #621]
  407428:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40742c:	add	x0, x0, #0x378
  407430:	sxtw	x1, w1
  407434:	ldr	x2, [x0, x1, lsl #3]
  407438:	ldr	x0, [sp, #16]
  40743c:	ldr	x0, [x0]
  407440:	mov	x1, x0
  407444:	mov	x0, x2
  407448:	bl	4022b0 <strcmp@plt>
  40744c:	cmp	w0, #0x0
  407450:	b.eq	40747c <ferror@plt+0x4f0c>  // b.none
  407454:	ldrsb	w0, [sp, #621]
  407458:	and	w0, w0, #0xff
  40745c:	add	w0, w0, #0x1
  407460:	and	w0, w0, #0xff
  407464:	strb	w0, [sp, #621]
  407468:	ldrsb	x0, [sp, #621]
  40746c:	ldr	x1, [sp, #600]
  407470:	cmp	x1, x0
  407474:	b.hi	407424 <ferror@plt+0x4eb4>  // b.pmore
  407478:	b	407480 <ferror@plt+0x4f10>
  40747c:	nop
  407480:	ldrsb	x0, [sp, #621]
  407484:	ldr	x1, [sp, #600]
  407488:	cmp	x1, x0
  40748c:	b.ne	407838 <ferror@plt+0x52c8>  // b.any
  407490:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  407494:	add	x0, x0, #0x3f8
  407498:	ldr	x0, [x0]
  40749c:	mov	x3, x0
  4074a0:	mov	x2, #0x1e                  	// #30
  4074a4:	mov	x1, #0x1                   	// #1
  4074a8:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4074ac:	add	x0, x0, #0xb20
  4074b0:	bl	4023a0 <fwrite@plt>
  4074b4:	mov	w0, #0xffffffff            	// #-1
  4074b8:	b	407c08 <ferror@plt+0x5698>
  4074bc:	ldr	x0, [sp, #16]
  4074c0:	ldr	x2, [x0]
  4074c4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4074c8:	add	x1, x0, #0x588
  4074cc:	mov	x0, x2
  4074d0:	bl	4022b0 <strcmp@plt>
  4074d4:	cmp	w0, #0x0
  4074d8:	b.ne	40758c <ferror@plt+0x501c>  // b.any
  4074dc:	ldr	x0, [sp, #16]
  4074e0:	add	x0, x0, #0x8
  4074e4:	str	x0, [sp, #16]
  4074e8:	ldr	w0, [sp, #28]
  4074ec:	sub	w0, w0, #0x1
  4074f0:	str	w0, [sp, #28]
  4074f4:	ldr	w0, [sp, #28]
  4074f8:	cmp	w0, #0x0
  4074fc:	b.gt	407504 <ferror@plt+0x4f94>
  407500:	bl	40d088 <ferror@plt+0xab18>
  407504:	mov	w0, #0x2                   	// #2
  407508:	strh	w0, [sp, #616]
  40750c:	ldr	x0, [sp, #16]
  407510:	ldr	x2, [x0]
  407514:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407518:	add	x1, x0, #0xb40
  40751c:	mov	x0, x2
  407520:	bl	4022b0 <strcmp@plt>
  407524:	cmp	w0, #0x0
  407528:	b.ne	407538 <ferror@plt+0x4fc8>  // b.any
  40752c:	mov	w0, #0x1                   	// #1
  407530:	strh	w0, [sp, #618]
  407534:	b	407838 <ferror@plt+0x52c8>
  407538:	ldr	x0, [sp, #16]
  40753c:	ldr	x2, [x0]
  407540:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407544:	add	x1, x0, #0xb48
  407548:	mov	x0, x2
  40754c:	bl	4022b0 <strcmp@plt>
  407550:	cmp	w0, #0x0
  407554:	b.ne	407560 <ferror@plt+0x4ff0>  // b.any
  407558:	strh	wzr, [sp, #618]
  40755c:	b	407838 <ferror@plt+0x52c8>
  407560:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  407564:	add	x0, x0, #0x3f8
  407568:	ldr	x0, [x0]
  40756c:	mov	x3, x0
  407570:	mov	x2, #0x27                  	// #39
  407574:	mov	x1, #0x1                   	// #1
  407578:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40757c:	add	x0, x0, #0xb50
  407580:	bl	4023a0 <fwrite@plt>
  407584:	mov	w0, #0xffffffff            	// #-1
  407588:	b	407c08 <ferror@plt+0x5698>
  40758c:	ldr	x0, [sp, #16]
  407590:	ldr	x2, [x0]
  407594:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407598:	add	x1, x0, #0xb78
  40759c:	mov	x0, x2
  4075a0:	bl	4022b0 <strcmp@plt>
  4075a4:	cmp	w0, #0x0
  4075a8:	b.ne	4075bc <ferror@plt+0x504c>  // b.any
  4075ac:	ldrh	w0, [sp, #616]
  4075b0:	orr	w0, w0, #0x2
  4075b4:	strh	w0, [sp, #616]
  4075b8:	b	407838 <ferror@plt+0x52c8>
  4075bc:	ldr	x0, [sp, #16]
  4075c0:	ldr	x2, [x0]
  4075c4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4075c8:	add	x1, x0, #0x708
  4075cc:	mov	x0, x2
  4075d0:	bl	4022b0 <strcmp@plt>
  4075d4:	cmp	w0, #0x0
  4075d8:	b.ne	4075ec <ferror@plt+0x507c>  // b.any
  4075dc:	ldrh	w0, [sp, #616]
  4075e0:	orr	w0, w0, #0x1
  4075e4:	strh	w0, [sp, #616]
  4075e8:	b	407838 <ferror@plt+0x52c8>
  4075ec:	ldr	x0, [sp, #16]
  4075f0:	ldr	x2, [x0]
  4075f4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4075f8:	add	x1, x0, #0x650
  4075fc:	mov	x0, x2
  407600:	bl	4022b0 <strcmp@plt>
  407604:	cmp	w0, #0x0
  407608:	b.ne	407670 <ferror@plt+0x5100>  // b.any
  40760c:	ldr	x0, [sp, #16]
  407610:	add	x0, x0, #0x8
  407614:	str	x0, [sp, #16]
  407618:	ldr	w0, [sp, #28]
  40761c:	sub	w0, w0, #0x1
  407620:	str	w0, [sp, #28]
  407624:	ldr	w0, [sp, #28]
  407628:	cmp	w0, #0x0
  40762c:	b.gt	407634 <ferror@plt+0x50c4>
  407630:	bl	40d088 <ferror@plt+0xab18>
  407634:	ldr	x0, [sp, #16]
  407638:	ldr	x1, [x0]
  40763c:	add	x0, sp, #0x37
  407640:	mov	x2, x1
  407644:	mov	x1, x0
  407648:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40764c:	add	x0, x0, #0x650
  407650:	bl	406c70 <ferror@plt+0x4700>
  407654:	and	w0, w0, #0xff
  407658:	eor	w0, w0, #0x1
  40765c:	and	w0, w0, #0xff
  407660:	cmp	w0, #0x0
  407664:	b.eq	407838 <ferror@plt+0x52c8>  // b.none
  407668:	mov	w0, #0xffffffff            	// #-1
  40766c:	b	407c08 <ferror@plt+0x5698>
  407670:	ldr	x0, [sp, #16]
  407674:	ldr	x2, [x0]
  407678:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40767c:	add	x1, x0, #0x660
  407680:	mov	x0, x2
  407684:	bl	4022b0 <strcmp@plt>
  407688:	cmp	w0, #0x0
  40768c:	b.ne	4076f4 <ferror@plt+0x5184>  // b.any
  407690:	ldr	x0, [sp, #16]
  407694:	add	x0, x0, #0x8
  407698:	str	x0, [sp, #16]
  40769c:	ldr	w0, [sp, #28]
  4076a0:	sub	w0, w0, #0x1
  4076a4:	str	w0, [sp, #28]
  4076a8:	ldr	w0, [sp, #28]
  4076ac:	cmp	w0, #0x0
  4076b0:	b.gt	4076b8 <ferror@plt+0x5148>
  4076b4:	bl	40d088 <ferror@plt+0xab18>
  4076b8:	ldr	x0, [sp, #16]
  4076bc:	ldr	x1, [x0]
  4076c0:	add	x0, sp, #0x33
  4076c4:	mov	x2, x1
  4076c8:	mov	x1, x0
  4076cc:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4076d0:	add	x0, x0, #0x660
  4076d4:	bl	406c70 <ferror@plt+0x4700>
  4076d8:	and	w0, w0, #0xff
  4076dc:	eor	w0, w0, #0x1
  4076e0:	and	w0, w0, #0xff
  4076e4:	cmp	w0, #0x0
  4076e8:	b.eq	407838 <ferror@plt+0x52c8>  // b.none
  4076ec:	mov	w0, #0xffffffff            	// #-1
  4076f0:	b	407c08 <ferror@plt+0x5698>
  4076f4:	ldr	x0, [sp, #16]
  4076f8:	ldr	x2, [x0]
  4076fc:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407700:	add	x1, x0, #0x690
  407704:	mov	x0, x2
  407708:	bl	4022b0 <strcmp@plt>
  40770c:	cmp	w0, #0x0
  407710:	b.ne	407778 <ferror@plt+0x5208>  // b.any
  407714:	ldr	x0, [sp, #16]
  407718:	add	x0, x0, #0x8
  40771c:	str	x0, [sp, #16]
  407720:	ldr	w0, [sp, #28]
  407724:	sub	w0, w0, #0x1
  407728:	str	w0, [sp, #28]
  40772c:	ldr	w0, [sp, #28]
  407730:	cmp	w0, #0x0
  407734:	b.gt	40773c <ferror@plt+0x51cc>
  407738:	bl	40d088 <ferror@plt+0xab18>
  40773c:	ldr	x0, [sp, #16]
  407740:	ldr	x1, [x0]
  407744:	add	x0, sp, #0x30
  407748:	mov	x2, x1
  40774c:	mov	x1, x0
  407750:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407754:	add	x0, x0, #0x690
  407758:	bl	406c70 <ferror@plt+0x4700>
  40775c:	and	w0, w0, #0xff
  407760:	eor	w0, w0, #0x1
  407764:	and	w0, w0, #0xff
  407768:	cmp	w0, #0x0
  40776c:	b.eq	407838 <ferror@plt+0x52c8>  // b.none
  407770:	mov	w0, #0xffffffff            	// #-1
  407774:	b	407c08 <ferror@plt+0x5698>
  407778:	ldr	x0, [sp, #16]
  40777c:	ldr	x2, [x0]
  407780:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407784:	add	x1, x0, #0x680
  407788:	mov	x0, x2
  40778c:	bl	4022b0 <strcmp@plt>
  407790:	cmp	w0, #0x0
  407794:	b.ne	40780c <ferror@plt+0x529c>  // b.any
  407798:	ldr	x0, [sp, #16]
  40779c:	add	x0, x0, #0x8
  4077a0:	str	x0, [sp, #16]
  4077a4:	ldr	w0, [sp, #28]
  4077a8:	sub	w0, w0, #0x1
  4077ac:	str	w0, [sp, #28]
  4077b0:	ldr	w0, [sp, #28]
  4077b4:	cmp	w0, #0x0
  4077b8:	b.gt	4077c0 <ferror@plt+0x5250>
  4077bc:	bl	40d088 <ferror@plt+0xab18>
  4077c0:	ldr	x0, [sp, #16]
  4077c4:	ldr	x0, [x0]
  4077c8:	bl	4102f8 <ferror@plt+0xdd88>
  4077cc:	str	w0, [sp, #628]
  4077d0:	ldr	w0, [sp, #628]
  4077d4:	cmp	w0, #0x0
  4077d8:	b.ne	407838 <ferror@plt+0x52c8>  // b.any
  4077dc:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4077e0:	add	x0, x0, #0x3f8
  4077e4:	ldr	x3, [x0]
  4077e8:	ldr	x0, [sp, #16]
  4077ec:	ldr	x0, [x0]
  4077f0:	mov	x2, x0
  4077f4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4077f8:	add	x1, x0, #0xb80
  4077fc:	mov	x0, x3
  407800:	bl	402540 <fprintf@plt>
  407804:	mov	w0, #0xffffffff            	// #-1
  407808:	b	407c08 <ferror@plt+0x5698>
  40780c:	ldr	x0, [sp, #16]
  407810:	ldr	x2, [x0]
  407814:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407818:	add	x1, x0, #0xba8
  40781c:	mov	x0, x2
  407820:	bl	4022b0 <strcmp@plt>
  407824:	cmp	w0, #0x0
  407828:	b.ne	407834 <ferror@plt+0x52c4>  // b.any
  40782c:	str	wzr, [sp, #628]
  407830:	b	407838 <ferror@plt+0x52c8>
  407834:	bl	406c3c <ferror@plt+0x46cc>
  407838:	ldr	w0, [sp, #28]
  40783c:	sub	w0, w0, #0x1
  407840:	str	w0, [sp, #28]
  407844:	ldr	x0, [sp, #16]
  407848:	add	x0, x0, #0x8
  40784c:	str	x0, [sp, #16]
  407850:	ldr	w0, [sp, #28]
  407854:	cmp	w0, #0x0
  407858:	b.gt	406ddc <ferror@plt+0x486c>
  40785c:	ldr	x0, [sp, #632]
  407860:	cmp	x0, #0x0
  407864:	b.ne	407894 <ferror@plt+0x5324>  // b.any
  407868:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40786c:	add	x0, x0, #0x3f8
  407870:	ldr	x0, [x0]
  407874:	mov	x3, x0
  407878:	mov	x2, #0x1f                  	// #31
  40787c:	mov	x1, #0x1                   	// #1
  407880:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407884:	add	x0, x0, #0xbb8
  407888:	bl	4023a0 <fwrite@plt>
  40788c:	mov	w0, #0xffffffff            	// #-1
  407890:	b	407c08 <ferror@plt+0x5698>
  407894:	ldr	x0, [sp, #632]
  407898:	bl	4102f8 <ferror@plt+0xdd88>
  40789c:	str	w0, [sp, #76]
  4078a0:	ldr	w0, [sp, #76]
  4078a4:	cmp	w0, #0x0
  4078a8:	b.ne	4078d4 <ferror@plt+0x5364>  // b.any
  4078ac:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4078b0:	add	x0, x0, #0x3f8
  4078b4:	ldr	x3, [x0]
  4078b8:	ldr	x2, [sp, #632]
  4078bc:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4078c0:	add	x1, x0, #0xbd8
  4078c4:	mov	x0, x3
  4078c8:	bl	402540 <fprintf@plt>
  4078cc:	mov	w0, #0xffffffff            	// #-1
  4078d0:	b	407c08 <ferror@plt+0x5698>
  4078d4:	add	x0, sp, #0x38
  4078d8:	mov	w2, #0x800c                	// #32780
  4078dc:	mov	w1, #0x220                 	// #544
  4078e0:	bl	415fa4 <ferror@plt+0x13a34>
  4078e4:	str	x0, [sp, #608]
  4078e8:	ldrsb	w0, [sp, #46]
  4078ec:	cmp	w0, #0x0
  4078f0:	b.lt	407910 <ferror@plt+0x53a0>  // b.tstop
  4078f4:	ldrsb	w0, [sp, #46]
  4078f8:	and	w1, w0, #0xff
  4078fc:	add	x0, sp, #0x38
  407900:	mov	w3, w1
  407904:	mov	w2, #0x5                   	// #5
  407908:	mov	w1, #0x220                 	// #544
  40790c:	bl	415c44 <ferror@plt+0x136d4>
  407910:	ldrsb	w0, [sp, #47]
  407914:	cmp	w0, #0x0
  407918:	b.lt	407938 <ferror@plt+0x53c8>  // b.tstop
  40791c:	ldrsb	w0, [sp, #47]
  407920:	and	w1, w0, #0xff
  407924:	add	x0, sp, #0x38
  407928:	mov	w3, w1
  40792c:	mov	w2, #0x4                   	// #4
  407930:	mov	w1, #0x220                 	// #544
  407934:	bl	415c44 <ferror@plt+0x136d4>
  407938:	ldrsb	w0, [sp, #45]
  40793c:	cmp	w0, #0x0
  407940:	b.lt	407960 <ferror@plt+0x53f0>  // b.tstop
  407944:	ldrsb	w0, [sp, #45]
  407948:	and	w1, w0, #0xff
  40794c:	add	x0, sp, #0x38
  407950:	mov	w3, w1
  407954:	mov	w2, #0x7                   	// #7
  407958:	mov	w1, #0x220                 	// #544
  40795c:	bl	415c44 <ferror@plt+0x136d4>
  407960:	ldrsb	w0, [sp, #44]
  407964:	cmp	w0, #0x0
  407968:	b.lt	407988 <ferror@plt+0x5418>  // b.tstop
  40796c:	ldrsb	w0, [sp, #44]
  407970:	and	w1, w0, #0xff
  407974:	add	x0, sp, #0x38
  407978:	mov	w3, w1
  40797c:	mov	w2, #0x6                   	// #6
  407980:	mov	w1, #0x220                 	// #544
  407984:	bl	415c44 <ferror@plt+0x136d4>
  407988:	ldrsb	w0, [sp, #52]
  40798c:	cmp	w0, #0x0
  407990:	b.lt	4079b0 <ferror@plt+0x5440>  // b.tstop
  407994:	ldrsb	w0, [sp, #52]
  407998:	and	w1, w0, #0xff
  40799c:	add	x0, sp, #0x38
  4079a0:	mov	w3, w1
  4079a4:	mov	w2, #0x9                   	// #9
  4079a8:	mov	w1, #0x220                 	// #544
  4079ac:	bl	415c44 <ferror@plt+0x136d4>
  4079b0:	ldrsb	w0, [sp, #50]
  4079b4:	cmp	w0, #0x0
  4079b8:	b.lt	4079d8 <ferror@plt+0x5468>  // b.tstop
  4079bc:	ldrsb	w0, [sp, #50]
  4079c0:	and	w1, w0, #0xff
  4079c4:	add	x0, sp, #0x38
  4079c8:	mov	w3, w1
  4079cc:	mov	w2, #0x1b                  	// #27
  4079d0:	mov	w1, #0x220                 	// #544
  4079d4:	bl	415c44 <ferror@plt+0x136d4>
  4079d8:	ldrsb	w0, [sp, #49]
  4079dc:	cmp	w0, #0x0
  4079e0:	b.lt	407a00 <ferror@plt+0x5490>  // b.tstop
  4079e4:	ldrsb	w0, [sp, #49]
  4079e8:	and	w1, w0, #0xff
  4079ec:	add	x0, sp, #0x38
  4079f0:	mov	w3, w1
  4079f4:	mov	w2, #0x1c                  	// #28
  4079f8:	mov	w1, #0x220                 	// #544
  4079fc:	bl	415c44 <ferror@plt+0x136d4>
  407a00:	ldrsb	w0, [sp, #54]
  407a04:	cmp	w0, #0x0
  407a08:	b.lt	407a28 <ferror@plt+0x54b8>  // b.tstop
  407a0c:	ldrsb	w0, [sp, #54]
  407a10:	and	w1, w0, #0xff
  407a14:	add	x0, sp, #0x38
  407a18:	mov	w3, w1
  407a1c:	mov	w2, #0x8                   	// #8
  407a20:	mov	w1, #0x220                 	// #544
  407a24:	bl	415c44 <ferror@plt+0x136d4>
  407a28:	ldrsb	w0, [sp, #53]
  407a2c:	cmp	w0, #0x0
  407a30:	b.lt	407a50 <ferror@plt+0x54e0>  // b.tstop
  407a34:	ldrsb	w0, [sp, #53]
  407a38:	and	w1, w0, #0xff
  407a3c:	add	x0, sp, #0x38
  407a40:	mov	w3, w1
  407a44:	mov	w2, #0xb                   	// #11
  407a48:	mov	w1, #0x220                 	// #544
  407a4c:	bl	415c44 <ferror@plt+0x136d4>
  407a50:	ldr	w0, [sp, #624]
  407a54:	cmp	w0, #0x0
  407a58:	b.eq	407a70 <ferror@plt+0x5500>  // b.none
  407a5c:	add	x0, sp, #0x38
  407a60:	ldr	w3, [sp, #624]
  407a64:	mov	w2, #0x3                   	// #3
  407a68:	mov	w1, #0x220                 	// #544
  407a6c:	bl	415cbc <ferror@plt+0x1374c>
  407a70:	ldrsh	w0, [sp, #622]
  407a74:	cmp	w0, #0x0
  407a78:	b.lt	407a94 <ferror@plt+0x5524>  // b.tstop
  407a7c:	ldrh	w1, [sp, #622]
  407a80:	add	x0, sp, #0x38
  407a84:	mov	w3, w1
  407a88:	mov	w2, #0x2                   	// #2
  407a8c:	mov	w1, #0x220                 	// #544
  407a90:	bl	415c80 <ferror@plt+0x13710>
  407a94:	ldrsb	w0, [sp, #621]
  407a98:	cmp	w0, #0x0
  407a9c:	b.lt	407ab8 <ferror@plt+0x5548>  // b.tstop
  407aa0:	ldrb	w1, [sp, #621]
  407aa4:	add	x0, sp, #0x38
  407aa8:	mov	w3, w1
  407aac:	mov	w2, #0x1                   	// #1
  407ab0:	mov	w1, #0x220                 	// #544
  407ab4:	bl	415c44 <ferror@plt+0x136d4>
  407ab8:	ldrsb	w0, [sp, #55]
  407abc:	cmn	w0, #0x1
  407ac0:	b.eq	407ae0 <ferror@plt+0x5570>  // b.none
  407ac4:	ldrsb	w0, [sp, #55]
  407ac8:	and	w1, w0, #0xff
  407acc:	add	x0, sp, #0x38
  407ad0:	mov	w3, w1
  407ad4:	mov	w2, #0x20                  	// #32
  407ad8:	mov	w1, #0x220                 	// #544
  407adc:	bl	415c44 <ferror@plt+0x136d4>
  407ae0:	ldrsb	w0, [sp, #51]
  407ae4:	cmn	w0, #0x1
  407ae8:	b.eq	407b08 <ferror@plt+0x5598>  // b.none
  407aec:	ldrsb	w0, [sp, #51]
  407af0:	and	w1, w0, #0xff
  407af4:	add	x0, sp, #0x38
  407af8:	mov	w3, w1
  407afc:	mov	w2, #0x1d                  	// #29
  407b00:	mov	w1, #0x220                 	// #544
  407b04:	bl	415c44 <ferror@plt+0x136d4>
  407b08:	ldrsb	w0, [sp, #48]
  407b0c:	cmn	w0, #0x1
  407b10:	b.eq	407b30 <ferror@plt+0x55c0>  // b.none
  407b14:	ldrsb	w0, [sp, #48]
  407b18:	and	w1, w0, #0xff
  407b1c:	add	x0, sp, #0x38
  407b20:	mov	w3, w1
  407b24:	mov	w2, #0x21                  	// #33
  407b28:	mov	w1, #0x220                 	// #544
  407b2c:	bl	415c44 <ferror@plt+0x136d4>
  407b30:	ldr	w0, [sp, #628]
  407b34:	cmn	w0, #0x1
  407b38:	b.eq	407b54 <ferror@plt+0x55e4>  // b.none
  407b3c:	ldr	w1, [sp, #628]
  407b40:	add	x0, sp, #0x38
  407b44:	mov	w3, w1
  407b48:	mov	w2, #0x22                  	// #34
  407b4c:	mov	w1, #0x220                 	// #544
  407b50:	bl	415cbc <ferror@plt+0x1374c>
  407b54:	add	x0, sp, #0x38
  407b58:	ldr	x1, [sp, #608]
  407b5c:	bl	415ffc <ferror@plt+0x13a8c>
  407b60:	ldrsh	w0, [sp, #618]
  407b64:	cmp	w0, #0x0
  407b68:	b.ge	407b78 <ferror@plt+0x5608>  // b.tcont
  407b6c:	ldrh	w0, [sp, #616]
  407b70:	cmp	w0, #0x0
  407b74:	b.eq	407bdc <ferror@plt+0x566c>  // b.none
  407b78:	add	x0, sp, #0x38
  407b7c:	mov	w2, #0x1a                  	// #26
  407b80:	mov	w1, #0x220                 	// #544
  407b84:	bl	415fa4 <ferror@plt+0x13a34>
  407b88:	str	x0, [sp, #608]
  407b8c:	ldrh	w0, [sp, #616]
  407b90:	cmp	w0, #0x0
  407b94:	b.eq	407bac <ferror@plt+0x563c>  // b.none
  407b98:	add	x0, sp, #0x38
  407b9c:	ldrh	w3, [sp, #616]
  407ba0:	mov	w2, #0x0                   	// #0
  407ba4:	mov	w1, #0x220                 	// #544
  407ba8:	bl	415c80 <ferror@plt+0x13710>
  407bac:	ldrsh	w0, [sp, #618]
  407bb0:	cmp	w0, #0x0
  407bb4:	b.lt	407bd0 <ferror@plt+0x5660>  // b.tstop
  407bb8:	ldrh	w1, [sp, #618]
  407bbc:	add	x0, sp, #0x38
  407bc0:	mov	w3, w1
  407bc4:	mov	w2, #0x1                   	// #1
  407bc8:	mov	w1, #0x220                 	// #544
  407bcc:	bl	415c80 <ferror@plt+0x13710>
  407bd0:	add	x0, sp, #0x38
  407bd4:	ldr	x1, [sp, #608]
  407bd8:	bl	415ffc <ferror@plt+0x13a8c>
  407bdc:	add	x0, sp, #0x38
  407be0:	mov	x2, #0x0                   	// #0
  407be4:	mov	x1, x0
  407be8:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  407bec:	add	x0, x0, #0x340
  407bf0:	bl	415448 <ferror@plt+0x12ed8>
  407bf4:	cmp	w0, #0x0
  407bf8:	b.ge	407c04 <ferror@plt+0x5694>  // b.tcont
  407bfc:	mov	w0, #0xffffffff            	// #-1
  407c00:	b	407c08 <ferror@plt+0x5698>
  407c04:	mov	w0, #0x0                   	// #0
  407c08:	ldp	x29, x30, [sp]
  407c0c:	add	sp, sp, #0x280
  407c10:	ret
  407c14:	stp	x29, x30, [sp, #-48]!
  407c18:	mov	x29, sp
  407c1c:	str	w0, [sp, #28]
  407c20:	str	x1, [sp, #16]
  407c24:	str	xzr, [sp, #40]
  407c28:	b	407cbc <ferror@plt+0x574c>
  407c2c:	ldr	x0, [sp, #16]
  407c30:	ldr	x2, [x0]
  407c34:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407c38:	add	x1, x0, #0xb18
  407c3c:	mov	x0, x2
  407c40:	bl	4022b0 <strcmp@plt>
  407c44:	cmp	w0, #0x0
  407c48:	b.ne	407ca4 <ferror@plt+0x5734>  // b.any
  407c4c:	ldr	x0, [sp, #16]
  407c50:	add	x0, x0, #0x8
  407c54:	str	x0, [sp, #16]
  407c58:	ldr	w0, [sp, #28]
  407c5c:	sub	w0, w0, #0x1
  407c60:	str	w0, [sp, #28]
  407c64:	ldr	w0, [sp, #28]
  407c68:	cmp	w0, #0x0
  407c6c:	b.gt	407c74 <ferror@plt+0x5704>
  407c70:	bl	40d088 <ferror@plt+0xab18>
  407c74:	ldr	x0, [sp, #40]
  407c78:	cmp	x0, #0x0
  407c7c:	b.eq	407c98 <ferror@plt+0x5728>  // b.none
  407c80:	ldr	x0, [sp, #16]
  407c84:	ldr	x0, [x0]
  407c88:	mov	x1, x0
  407c8c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407c90:	add	x0, x0, #0xb18
  407c94:	bl	40d12c <ferror@plt+0xabbc>
  407c98:	ldr	x0, [sp, #16]
  407c9c:	ldr	x0, [x0]
  407ca0:	str	x0, [sp, #40]
  407ca4:	ldr	w0, [sp, #28]
  407ca8:	sub	w0, w0, #0x1
  407cac:	str	w0, [sp, #28]
  407cb0:	ldr	x0, [sp, #16]
  407cb4:	add	x0, x0, #0x8
  407cb8:	str	x0, [sp, #16]
  407cbc:	ldr	w0, [sp, #28]
  407cc0:	cmp	w0, #0x0
  407cc4:	b.gt	407c2c <ferror@plt+0x56bc>
  407cc8:	ldr	x0, [sp, #40]
  407ccc:	cmp	x0, #0x0
  407cd0:	b.eq	407d0c <ferror@plt+0x579c>  // b.none
  407cd4:	ldr	x0, [sp, #40]
  407cd8:	bl	4102f8 <ferror@plt+0xdd88>
  407cdc:	mov	w1, w0
  407ce0:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  407ce4:	add	x0, x0, #0x460
  407ce8:	str	w1, [x0]
  407cec:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  407cf0:	add	x0, x0, #0x460
  407cf4:	ldr	w0, [x0]
  407cf8:	cmp	w0, #0x0
  407cfc:	b.ne	407d0c <ferror@plt+0x579c>  // b.any
  407d00:	ldr	x0, [sp, #40]
  407d04:	bl	40d1a4 <ferror@plt+0xac34>
  407d08:	b	407e20 <ferror@plt+0x58b0>
  407d0c:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  407d10:	add	x0, x0, #0xee8
  407d14:	ldr	w0, [x0]
  407d18:	cmp	w0, #0x0
  407d1c:	b.eq	407d70 <ferror@plt+0x5800>  // b.none
  407d20:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  407d24:	add	x0, x0, #0xeec
  407d28:	ldr	w0, [x0]
  407d2c:	cmp	w0, #0x0
  407d30:	b.eq	407d3c <ferror@plt+0x57cc>  // b.none
  407d34:	mov	w0, #0x4                   	// #4
  407d38:	b	407d40 <ferror@plt+0x57d0>
  407d3c:	mov	w0, #0x2                   	// #2
  407d40:	mov	w2, w0
  407d44:	mov	w1, #0x7                   	// #7
  407d48:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  407d4c:	add	x0, x0, #0x340
  407d50:	bl	413fbc <ferror@plt+0x11a4c>
  407d54:	cmp	w0, #0x0
  407d58:	b.ge	407d9c <ferror@plt+0x582c>  // b.tcont
  407d5c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407d60:	add	x0, x0, #0xbf8
  407d64:	bl	401f90 <perror@plt>
  407d68:	mov	w0, #0x1                   	// #1
  407d6c:	bl	401f70 <exit@plt>
  407d70:	mov	w1, #0x7                   	// #7
  407d74:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  407d78:	add	x0, x0, #0x340
  407d7c:	bl	413f78 <ferror@plt+0x11a08>
  407d80:	cmp	w0, #0x0
  407d84:	b.ge	407d9c <ferror@plt+0x582c>  // b.tcont
  407d88:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407d8c:	add	x0, x0, #0xbf8
  407d90:	bl	401f90 <perror@plt>
  407d94:	mov	w0, #0x1                   	// #1
  407d98:	bl	401f70 <exit@plt>
  407d9c:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  407da0:	add	x0, x0, #0xee4
  407da4:	ldr	w0, [x0]
  407da8:	bl	410e90 <ferror@plt+0xe920>
  407dac:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  407db0:	add	x0, x0, #0x400
  407db4:	ldr	x0, [x0]
  407db8:	mov	w3, #0x0                   	// #0
  407dbc:	mov	x2, x0
  407dc0:	adrp	x0, 406000 <ferror@plt+0x3a90>
  407dc4:	add	x1, x0, #0x9a4
  407dc8:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  407dcc:	add	x0, x0, #0x340
  407dd0:	bl	414e20 <ferror@plt+0x128b0>
  407dd4:	cmp	w0, #0x0
  407dd8:	b.ge	407e08 <ferror@plt+0x5898>  // b.tcont
  407ddc:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  407de0:	add	x0, x0, #0x3f8
  407de4:	ldr	x0, [x0]
  407de8:	mov	x3, x0
  407dec:	mov	x2, #0x10                  	// #16
  407df0:	mov	x1, #0x1                   	// #1
  407df4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407df8:	add	x0, x0, #0xc18
  407dfc:	bl	4023a0 <fwrite@plt>
  407e00:	mov	w0, #0x1                   	// #1
  407e04:	bl	401f70 <exit@plt>
  407e08:	bl	410eb4 <ferror@plt+0xe944>
  407e0c:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  407e10:	add	x0, x0, #0x400
  407e14:	ldr	x0, [x0]
  407e18:	bl	4023c0 <fflush@plt>
  407e1c:	mov	w0, #0x0                   	// #0
  407e20:	ldp	x29, x30, [sp], #48
  407e24:	ret
  407e28:	stp	x29, x30, [sp, #-32]!
  407e2c:	mov	x29, sp
  407e30:	str	w0, [sp, #28]
  407e34:	str	x1, [sp, #16]
  407e38:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  407e3c:	add	x0, x0, #0x340
  407e40:	bl	4103d8 <ferror@plt+0xde68>
  407e44:	ldr	w0, [sp, #28]
  407e48:	cmp	w0, #0x0
  407e4c:	b.le	407fa0 <ferror@plt+0x5a30>
  407e50:	ldr	x0, [sp, #16]
  407e54:	ldr	x2, [x0]
  407e58:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407e5c:	add	x1, x0, #0xc30
  407e60:	mov	x0, x2
  407e64:	bl	40d37c <ferror@plt+0xae0c>
  407e68:	and	w0, w0, #0xff
  407e6c:	eor	w0, w0, #0x1
  407e70:	and	w0, w0, #0xff
  407e74:	cmp	w0, #0x0
  407e78:	b.ne	407ea8 <ferror@plt+0x5938>  // b.any
  407e7c:	ldr	x0, [sp, #16]
  407e80:	ldr	x2, [x0]
  407e84:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407e88:	add	x1, x0, #0xc38
  407e8c:	mov	x0, x2
  407e90:	bl	40d37c <ferror@plt+0xae0c>
  407e94:	and	w0, w0, #0xff
  407e98:	eor	w0, w0, #0x1
  407e9c:	and	w0, w0, #0xff
  407ea0:	cmp	w0, #0x0
  407ea4:	b.eq	407ec8 <ferror@plt+0x5958>  // b.none
  407ea8:	ldr	w0, [sp, #28]
  407eac:	sub	w2, w0, #0x1
  407eb0:	ldr	x0, [sp, #16]
  407eb4:	add	x0, x0, #0x8
  407eb8:	mov	x1, x0
  407ebc:	mov	w0, w2
  407ec0:	bl	406d04 <ferror@plt+0x4794>
  407ec4:	b	407fe0 <ferror@plt+0x5a70>
  407ec8:	ldr	x0, [sp, #16]
  407ecc:	ldr	x2, [x0]
  407ed0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407ed4:	add	x1, x0, #0xc40
  407ed8:	mov	x0, x2
  407edc:	bl	40d37c <ferror@plt+0xae0c>
  407ee0:	and	w0, w0, #0xff
  407ee4:	eor	w0, w0, #0x1
  407ee8:	and	w0, w0, #0xff
  407eec:	cmp	w0, #0x0
  407ef0:	b.ne	407f4c <ferror@plt+0x59dc>  // b.any
  407ef4:	ldr	x0, [sp, #16]
  407ef8:	ldr	x2, [x0]
  407efc:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407f00:	add	x1, x0, #0xc48
  407f04:	mov	x0, x2
  407f08:	bl	40d37c <ferror@plt+0xae0c>
  407f0c:	and	w0, w0, #0xff
  407f10:	eor	w0, w0, #0x1
  407f14:	and	w0, w0, #0xff
  407f18:	cmp	w0, #0x0
  407f1c:	b.ne	407f4c <ferror@plt+0x59dc>  // b.any
  407f20:	ldr	x0, [sp, #16]
  407f24:	ldr	x2, [x0]
  407f28:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407f2c:	add	x1, x0, #0xc50
  407f30:	mov	x0, x2
  407f34:	bl	40d37c <ferror@plt+0xae0c>
  407f38:	and	w0, w0, #0xff
  407f3c:	eor	w0, w0, #0x1
  407f40:	and	w0, w0, #0xff
  407f44:	cmp	w0, #0x0
  407f48:	b.eq	407f6c <ferror@plt+0x59fc>  // b.none
  407f4c:	ldr	w0, [sp, #28]
  407f50:	sub	w2, w0, #0x1
  407f54:	ldr	x0, [sp, #16]
  407f58:	add	x0, x0, #0x8
  407f5c:	mov	x1, x0
  407f60:	mov	w0, w2
  407f64:	bl	407c14 <ferror@plt+0x56a4>
  407f68:	b	407fe0 <ferror@plt+0x5a70>
  407f6c:	ldr	x0, [sp, #16]
  407f70:	ldr	x2, [x0]
  407f74:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407f78:	add	x1, x0, #0xc58
  407f7c:	mov	x0, x2
  407f80:	bl	40d37c <ferror@plt+0xae0c>
  407f84:	and	w0, w0, #0xff
  407f88:	eor	w0, w0, #0x1
  407f8c:	and	w0, w0, #0xff
  407f90:	cmp	w0, #0x0
  407f94:	b.eq	407fb0 <ferror@plt+0x5a40>  // b.none
  407f98:	bl	406c3c <ferror@plt+0x46cc>
  407f9c:	b	407fb0 <ferror@plt+0x5a40>
  407fa0:	mov	x1, #0x0                   	// #0
  407fa4:	mov	w0, #0x0                   	// #0
  407fa8:	bl	407c14 <ferror@plt+0x56a4>
  407fac:	b	407fe0 <ferror@plt+0x5a70>
  407fb0:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  407fb4:	add	x0, x0, #0x3f8
  407fb8:	ldr	x3, [x0]
  407fbc:	ldr	x0, [sp, #16]
  407fc0:	ldr	x0, [x0]
  407fc4:	mov	x2, x0
  407fc8:	adrp	x0, 417000 <ferror@plt+0x14a90>
  407fcc:	add	x1, x0, #0xc60
  407fd0:	mov	x0, x3
  407fd4:	bl	402540 <fprintf@plt>
  407fd8:	mov	w0, #0xffffffff            	// #-1
  407fdc:	bl	401f70 <exit@plt>
  407fe0:	ldp	x29, x30, [sp], #32
  407fe4:	ret
  407fe8:	sub	sp, sp, #0x10
  407fec:	str	x0, [sp, #8]
  407ff0:	ldr	x0, [sp, #8]
  407ff4:	ldrb	w0, [x0, #4]
  407ff8:	add	sp, sp, #0x10
  407ffc:	ret
  408000:	sub	sp, sp, #0x10
  408004:	str	x0, [sp, #8]
  408008:	ldr	x0, [sp, #8]
  40800c:	ldr	w0, [x0, #4]
  408010:	add	sp, sp, #0x10
  408014:	ret
  408018:	stp	x29, x30, [sp, #-48]!
  40801c:	mov	x29, sp
  408020:	str	w0, [sp, #44]
  408024:	str	x1, [sp, #32]
  408028:	str	x2, [sp, #24]
  40802c:	str	w3, [sp, #40]
  408030:	ldr	w4, [sp, #40]
  408034:	ldr	x3, [sp, #24]
  408038:	ldr	x2, [sp, #32]
  40803c:	mov	w1, #0x6                   	// #6
  408040:	ldr	w0, [sp, #44]
  408044:	bl	411140 <ferror@plt+0xebd0>
  408048:	nop
  40804c:	ldp	x29, x30, [sp], #48
  408050:	ret
  408054:	stp	x29, x30, [sp, #-48]!
  408058:	mov	x29, sp
  40805c:	str	w0, [sp, #44]
  408060:	str	x1, [sp, #32]
  408064:	str	x2, [sp, #24]
  408068:	strb	w3, [sp, #43]
  40806c:	ldrb	w4, [sp, #43]
  408070:	ldr	x3, [sp, #24]
  408074:	ldr	x2, [sp, #32]
  408078:	mov	w1, #0x6                   	// #6
  40807c:	ldr	w0, [sp, #44]
  408080:	bl	411b88 <ferror@plt+0xf618>
  408084:	nop
  408088:	ldp	x29, x30, [sp], #48
  40808c:	ret
  408090:	stp	x29, x30, [sp, #-48]!
  408094:	mov	x29, sp
  408098:	str	w0, [sp, #44]
  40809c:	str	x1, [sp, #32]
  4080a0:	str	x2, [sp, #24]
  4080a4:	str	x3, [sp, #16]
  4080a8:	ldr	x4, [sp, #16]
  4080ac:	ldr	x3, [sp, #24]
  4080b0:	ldr	x2, [sp, #32]
  4080b4:	mov	w1, #0x6                   	// #6
  4080b8:	ldr	w0, [sp, #44]
  4080bc:	bl	411a58 <ferror@plt+0xf4e8>
  4080c0:	nop
  4080c4:	ldp	x29, x30, [sp], #48
  4080c8:	ret
  4080cc:	stp	x29, x30, [sp, #-48]!
  4080d0:	mov	x29, sp
  4080d4:	str	w0, [sp, #44]
  4080d8:	str	x1, [sp, #32]
  4080dc:	str	x2, [sp, #24]
  4080e0:	str	w3, [sp, #40]
  4080e4:	ldr	w4, [sp, #40]
  4080e8:	ldr	x3, [sp, #24]
  4080ec:	ldr	x2, [sp, #32]
  4080f0:	mov	w1, #0x6                   	// #6
  4080f4:	ldr	w0, [sp, #44]
  4080f8:	bl	411508 <ferror@plt+0xef98>
  4080fc:	nop
  408100:	ldp	x29, x30, [sp], #48
  408104:	ret
  408108:	sub	sp, sp, #0x20
  40810c:	str	x0, [sp, #8]
  408110:	str	x1, [sp]
  408114:	ldr	x1, [sp]
  408118:	mov	x0, #0x2710                	// #10000
  40811c:	mul	x0, x1, x0
  408120:	str	x0, [sp, #24]
  408124:	ldr	x1, [sp, #24]
  408128:	mov	x0, #0x34db                	// #13531
  40812c:	movk	x0, #0xd7b6, lsl #16
  408130:	movk	x0, #0xde82, lsl #32
  408134:	movk	x0, #0x431b, lsl #48
  408138:	umulh	x0, x1, x0
  40813c:	lsr	x0, x0, #18
  408140:	mov	x1, x0
  408144:	ldr	x0, [sp, #8]
  408148:	str	x1, [x0]
  40814c:	ldr	x0, [sp, #8]
  408150:	ldr	x1, [x0]
  408154:	mov	x0, #0x4240                	// #16960
  408158:	movk	x0, #0xf, lsl #16
  40815c:	mul	x0, x1, x0
  408160:	mov	x1, x0
  408164:	ldr	x0, [sp, #24]
  408168:	sub	x0, x0, x1
  40816c:	mov	x1, x0
  408170:	ldr	x0, [sp, #8]
  408174:	str	x1, [x0, #8]
  408178:	nop
  40817c:	add	sp, sp, #0x20
  408180:	ret
  408184:	stp	x29, x30, [sp, #-16]!
  408188:	mov	x29, sp
  40818c:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  408190:	add	x0, x0, #0x3f8
  408194:	ldr	x0, [x0]
  408198:	mov	x3, x0
  40819c:	mov	x2, #0x8a                  	// #138
  4081a0:	mov	x1, #0x1                   	// #1
  4081a4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4081a8:	add	x0, x0, #0xc98
  4081ac:	bl	4023a0 <fwrite@plt>
  4081b0:	mov	w0, #0xffffffff            	// #-1
  4081b4:	bl	401f70 <exit@plt>
  4081b8:	sub	sp, sp, #0x10
  4081bc:	strb	w0, [sp, #15]
  4081c0:	ldrb	w0, [sp, #15]
  4081c4:	cmp	w0, #0x1
  4081c8:	b.eq	4081d8 <ferror@plt+0x5c68>  // b.none
  4081cc:	ldrb	w0, [sp, #15]
  4081d0:	cmp	w0, #0x3
  4081d4:	b.ne	4081e0 <ferror@plt+0x5c70>  // b.any
  4081d8:	mov	w0, #0x1                   	// #1
  4081dc:	b	4081e4 <ferror@plt+0x5c74>
  4081e0:	mov	w0, #0x0                   	// #0
  4081e4:	and	w0, w0, #0x1
  4081e8:	and	w0, w0, #0xff
  4081ec:	add	sp, sp, #0x10
  4081f0:	ret
  4081f4:	stp	x29, x30, [sp, #-48]!
  4081f8:	mov	x29, sp
  4081fc:	str	w0, [sp, #28]
  408200:	ldr	w1, [sp, #28]
  408204:	add	x0, sp, #0x20
  408208:	bl	408108 <ferror@plt+0x5b98>
  40820c:	ldr	x0, [sp, #32]
  408210:	mov	x2, x0
  408214:	ldr	x0, [sp, #40]
  408218:	mov	x1, x0
  40821c:	mov	x0, #0x594b                	// #22859
  408220:	movk	x0, #0x3886, lsl #16
  408224:	movk	x0, #0xc5d6, lsl #32
  408228:	movk	x0, #0x346d, lsl #48
  40822c:	umulh	x0, x1, x0
  408230:	lsr	x0, x0, #11
  408234:	mov	x4, x0
  408238:	mov	x3, x2
  40823c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408240:	add	x2, x0, #0xd28
  408244:	mov	x1, #0x20                  	// #32
  408248:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40824c:	add	x0, x0, #0x470
  408250:	bl	4020a0 <snprintf@plt>
  408254:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  408258:	add	x0, x0, #0x470
  40825c:	ldp	x29, x30, [sp], #48
  408260:	ret
  408264:	stp	x29, x30, [sp, #-64]!
  408268:	mov	x29, sp
  40826c:	str	x0, [sp, #24]
  408270:	str	x1, [sp, #16]
  408274:	ldr	x0, [sp, #16]
  408278:	add	x1, x0, #0x8
  40827c:	ldr	x0, [sp, #16]
  408280:	ldrh	w0, [x0]
  408284:	sub	w0, w0, #0x8
  408288:	mov	w2, w0
  40828c:	add	x0, sp, #0x20
  408290:	mov	w3, w2
  408294:	mov	x2, x1
  408298:	mov	w1, #0x2                   	// #2
  40829c:	bl	4164c8 <ferror@plt+0x13f58>
  4082a0:	ldr	x0, [sp, #40]
  4082a4:	cmp	x0, #0x0
  4082a8:	b.eq	4082dc <ferror@plt+0x5d6c>  // b.none
  4082ac:	ldr	x0, [sp, #40]
  4082b0:	bl	408000 <ferror@plt+0x5a90>
  4082b4:	str	w0, [sp, #60]
  4082b8:	ldr	w0, [sp, #60]
  4082bc:	bl	4081f4 <ferror@plt+0x5c84>
  4082c0:	mov	x3, x0
  4082c4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4082c8:	add	x2, x0, #0xd38
  4082cc:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4082d0:	add	x1, x0, #0xd40
  4082d4:	mov	w0, #0x4                   	// #4
  4082d8:	bl	408090 <ferror@plt+0x5b20>
  4082dc:	ldr	x0, [sp, #48]
  4082e0:	cmp	x0, #0x0
  4082e4:	b.eq	408338 <ferror@plt+0x5dc8>  // b.none
  4082e8:	ldr	x0, [sp, #48]
  4082ec:	bl	407fe8 <ferror@plt+0x5a78>
  4082f0:	strb	w0, [sp, #59]
  4082f4:	ldrb	w0, [sp, #59]
  4082f8:	bl	4081b8 <ferror@plt+0x5c48>
  4082fc:	and	w0, w0, #0xff
  408300:	cmp	w0, #0x0
  408304:	b.eq	408314 <ferror@plt+0x5da4>  // b.none
  408308:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40830c:	add	x0, x0, #0xd48
  408310:	b	40831c <ferror@plt+0x5dac>
  408314:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408318:	add	x0, x0, #0xd50
  40831c:	mov	x3, x0
  408320:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408324:	add	x2, x0, #0xd38
  408328:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40832c:	add	x1, x0, #0xd60
  408330:	mov	w0, #0x4                   	// #4
  408334:	bl	408090 <ferror@plt+0x5b20>
  408338:	nop
  40833c:	ldp	x29, x30, [sp], #64
  408340:	ret
  408344:	stp	x29, x30, [sp, #-80]!
  408348:	mov	x29, sp
  40834c:	str	x0, [sp, #40]
  408350:	str	x1, [sp, #32]
  408354:	str	x2, [sp, #24]
  408358:	ldr	x0, [sp, #32]
  40835c:	ldrh	w0, [x0]
  408360:	sub	w0, w0, #0x4
  408364:	str	w0, [sp, #76]
  408368:	bl	410f10 <ferror@plt+0xe9a0>
  40836c:	and	w0, w0, #0xff
  408370:	cmp	w0, #0x0
  408374:	b.eq	408388 <ferror@plt+0x5e18>  // b.none
  408378:	ldr	x1, [sp, #24]
  40837c:	mov	w0, #0x2                   	// #2
  408380:	bl	410fd0 <ferror@plt+0xea60>
  408384:	b	4083b0 <ferror@plt+0x5e40>
  408388:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  40838c:	add	x0, x0, #0xef8
  408390:	ldr	w0, [x0]
  408394:	cmp	w0, #0x0
  408398:	b.ne	4083b0 <ferror@plt+0x5e40>  // b.any
  40839c:	ldr	x2, [sp, #24]
  4083a0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4083a4:	add	x1, x0, #0xd68
  4083a8:	ldr	x0, [sp, #40]
  4083ac:	bl	402540 <fprintf@plt>
  4083b0:	ldr	x0, [sp, #32]
  4083b4:	add	x0, x0, #0x4
  4083b8:	str	x0, [sp, #64]
  4083bc:	b	4084cc <ferror@plt+0x5f5c>
  4083c0:	ldr	x0, [sp, #64]
  4083c4:	add	x0, x0, #0x4
  4083c8:	str	x0, [sp, #56]
  4083cc:	ldr	x0, [sp, #56]
  4083d0:	ldr	w0, [x0]
  4083d4:	bl	410188 <ferror@plt+0xdc18>
  4083d8:	str	x0, [sp, #48]
  4083dc:	bl	410f10 <ferror@plt+0xe9a0>
  4083e0:	and	w0, w0, #0xff
  4083e4:	cmp	w0, #0x0
  4083e8:	b.eq	408434 <ferror@plt+0x5ec4>  // b.none
  4083ec:	mov	x0, #0x0                   	// #0
  4083f0:	bl	410f3c <ferror@plt+0xe9cc>
  4083f4:	ldr	x3, [sp, #48]
  4083f8:	mov	x2, #0x0                   	// #0
  4083fc:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408400:	add	x1, x0, #0xd80
  408404:	mov	w0, #0x2                   	// #2
  408408:	bl	408090 <ferror@plt+0x5b20>
  40840c:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  408410:	add	x0, x0, #0xef8
  408414:	ldr	w0, [x0]
  408418:	cmp	w0, #0x0
  40841c:	b.eq	40842c <ferror@plt+0x5ebc>  // b.none
  408420:	ldr	x1, [sp, #64]
  408424:	ldr	x0, [sp, #40]
  408428:	bl	408264 <ferror@plt+0x5cf4>
  40842c:	bl	410f98 <ferror@plt+0xea28>
  408430:	b	408490 <ferror@plt+0x5f20>
  408434:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  408438:	add	x0, x0, #0xef8
  40843c:	ldr	w0, [x0]
  408440:	cmp	w0, #0x0
  408444:	b.eq	40847c <ferror@plt+0x5f0c>  // b.none
  408448:	ldr	x3, [sp, #48]
  40844c:	ldr	x2, [sp, #24]
  408450:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408454:	add	x1, x0, #0xd88
  408458:	ldr	x0, [sp, #40]
  40845c:	bl	402540 <fprintf@plt>
  408460:	ldr	x1, [sp, #64]
  408464:	ldr	x0, [sp, #40]
  408468:	bl	408264 <ferror@plt+0x5cf4>
  40846c:	ldr	x1, [sp, #40]
  408470:	mov	w0, #0xa                   	// #10
  408474:	bl	402080 <fputc@plt>
  408478:	b	408490 <ferror@plt+0x5f20>
  40847c:	ldr	x2, [sp, #48]
  408480:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408484:	add	x1, x0, #0xda0
  408488:	ldr	x0, [sp, #40]
  40848c:	bl	402540 <fprintf@plt>
  408490:	ldr	w1, [sp, #76]
  408494:	ldr	x0, [sp, #64]
  408498:	ldrh	w0, [x0]
  40849c:	add	w0, w0, #0x3
  4084a0:	and	w0, w0, #0xfffffffc
  4084a4:	sub	w0, w1, w0
  4084a8:	str	w0, [sp, #76]
  4084ac:	ldr	x0, [sp, #64]
  4084b0:	ldrh	w0, [x0]
  4084b4:	add	w0, w0, #0x3
  4084b8:	mov	w0, w0
  4084bc:	and	x0, x0, #0xfffffffc
  4084c0:	ldr	x1, [sp, #64]
  4084c4:	add	x0, x1, x0
  4084c8:	str	x0, [sp, #64]
  4084cc:	ldr	w0, [sp, #76]
  4084d0:	cmp	w0, #0x3
  4084d4:	b.le	408500 <ferror@plt+0x5f90>
  4084d8:	ldr	x0, [sp, #64]
  4084dc:	ldrh	w0, [x0]
  4084e0:	cmp	w0, #0x3
  4084e4:	b.ls	408500 <ferror@plt+0x5f90>  // b.plast
  4084e8:	ldr	x0, [sp, #64]
  4084ec:	ldrh	w0, [x0]
  4084f0:	mov	w1, w0
  4084f4:	ldr	w0, [sp, #76]
  4084f8:	cmp	w0, w1
  4084fc:	b.ge	4083c0 <ferror@plt+0x5e50>  // b.tcont
  408500:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  408504:	add	x0, x0, #0xef8
  408508:	ldr	w0, [x0]
  40850c:	cmp	w0, #0x0
  408510:	b.ne	408518 <ferror@plt+0x5fa8>  // b.any
  408514:	bl	411f7c <ferror@plt+0xfa0c>
  408518:	mov	x1, #0x0                   	// #0
  40851c:	mov	w0, #0x2                   	// #2
  408520:	bl	411098 <ferror@plt+0xeb28>
  408524:	nop
  408528:	ldp	x29, x30, [sp], #80
  40852c:	ret
  408530:	stp	x29, x30, [sp, #-176]!
  408534:	mov	x29, sp
  408538:	str	x19, [sp, #16]
  40853c:	str	x0, [sp, #72]
  408540:	str	w1, [sp, #68]
  408544:	str	x2, [sp, #56]
  408548:	str	x3, [sp, #48]
  40854c:	str	x4, [sp, #40]
  408550:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  408554:	add	x0, x0, #0x46c
  408558:	ldr	w0, [x0]
  40855c:	cmp	w0, #0x0
  408560:	b.eq	408584 <ferror@plt+0x6014>  // b.none
  408564:	ldr	x0, [sp, #56]
  408568:	ldrh	w0, [x0, #6]
  40856c:	mov	w1, w0
  408570:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  408574:	add	x0, x0, #0x46c
  408578:	ldr	w0, [x0]
  40857c:	cmp	w1, w0
  408580:	b.ne	4087cc <ferror@plt+0x625c>  // b.any
  408584:	ldr	x0, [sp, #56]
  408588:	ldrh	w19, [x0, #24]
  40858c:	mov	w0, #0x800                 	// #2048
  408590:	bl	4021e0 <htons@plt>
  408594:	and	w0, w0, #0xffff
  408598:	cmp	w19, w0
  40859c:	b.ne	4085a8 <ferror@plt+0x6038>  // b.any
  4085a0:	mov	w0, #0x2                   	// #2
  4085a4:	b	4085ac <ferror@plt+0x603c>
  4085a8:	mov	w0, #0xa                   	// #10
  4085ac:	str	w0, [sp, #172]
  4085b0:	ldr	w0, [sp, #172]
  4085b4:	cmp	w0, #0x2
  4085b8:	b.ne	4085c8 <ferror@plt+0x6058>  // b.any
  4085bc:	ldr	x0, [sp, #56]
  4085c0:	add	x0, x0, #0x8
  4085c4:	b	4085d0 <ferror@plt+0x6060>
  4085c8:	ldr	x0, [sp, #56]
  4085cc:	add	x0, x0, #0x8
  4085d0:	str	x0, [sp, #160]
  4085d4:	ldr	w0, [sp, #68]
  4085d8:	bl	410188 <ferror@plt+0xdc18>
  4085dc:	str	x0, [sp, #152]
  4085e0:	mov	x0, #0x0                   	// #0
  4085e4:	bl	410f3c <ferror@plt+0xe9cc>
  4085e8:	ldr	w3, [sp, #68]
  4085ec:	mov	x2, #0x0                   	// #0
  4085f0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4085f4:	add	x1, x0, #0xda8
  4085f8:	mov	w0, #0x2                   	// #2
  4085fc:	bl	408018 <ferror@plt+0x5aa8>
  408600:	ldr	x4, [sp, #152]
  408604:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408608:	add	x3, x0, #0xdb0
  40860c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408610:	add	x2, x0, #0xdb8
  408614:	mov	w1, #0x0                   	// #0
  408618:	mov	w0, #0x4                   	// #4
  40861c:	bl	411a58 <ferror@plt+0xf4e8>
  408620:	ldr	x0, [sp, #56]
  408624:	ldr	w0, [x0]
  408628:	bl	410188 <ferror@plt+0xdc18>
  40862c:	mov	x3, x0
  408630:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408634:	add	x2, x0, #0xdc0
  408638:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40863c:	add	x1, x0, #0xd80
  408640:	mov	w0, #0x4                   	// #4
  408644:	bl	408090 <ferror@plt+0x5b20>
  408648:	ldr	w0, [sp, #172]
  40864c:	and	w0, w0, #0xff
  408650:	bl	412414 <ferror@plt+0xfea4>
  408654:	mov	w19, w0
  408658:	add	x0, sp, #0x50
  40865c:	mov	w3, #0x40                  	// #64
  408660:	mov	x2, x0
  408664:	ldr	x1, [sp, #160]
  408668:	ldr	w0, [sp, #172]
  40866c:	bl	402560 <inet_ntop@plt>
  408670:	mov	x4, x0
  408674:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408678:	add	x3, x0, #0xdd0
  40867c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408680:	add	x2, x0, #0xdd8
  408684:	mov	w1, w19
  408688:	mov	w0, #0x4                   	// #4
  40868c:	bl	411a58 <ferror@plt+0xf4e8>
  408690:	ldr	x0, [sp, #56]
  408694:	ldrb	w0, [x0, #4]
  408698:	and	w0, w0, #0x1
  40869c:	cmp	w0, #0x0
  4086a0:	b.eq	4086b0 <ferror@plt+0x6140>  // b.none
  4086a4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4086a8:	add	x0, x0, #0xd50
  4086ac:	b	4086b8 <ferror@plt+0x6148>
  4086b0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4086b4:	add	x0, x0, #0xd48
  4086b8:	mov	x3, x0
  4086bc:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4086c0:	add	x2, x0, #0xd38
  4086c4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4086c8:	add	x1, x0, #0xde0
  4086cc:	mov	w0, #0x4                   	// #4
  4086d0:	bl	408090 <ferror@plt+0x5b20>
  4086d4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4086d8:	add	x1, x0, #0xde8
  4086dc:	mov	w0, #0x2                   	// #2
  4086e0:	bl	410fd0 <ferror@plt+0xea60>
  4086e4:	ldr	x0, [sp, #56]
  4086e8:	ldrb	w0, [x0, #5]
  4086ec:	and	w0, w0, #0x1
  4086f0:	cmp	w0, #0x0
  4086f4:	b.eq	408714 <ferror@plt+0x61a4>  // b.none
  4086f8:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4086fc:	add	x3, x0, #0xdf0
  408700:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408704:	add	x2, x0, #0xd38
  408708:	mov	x1, #0x0                   	// #0
  40870c:	mov	w0, #0x4                   	// #4
  408710:	bl	408090 <ferror@plt+0x5b20>
  408714:	mov	x1, #0x0                   	// #0
  408718:	mov	w0, #0x2                   	// #2
  40871c:	bl	411098 <ferror@plt+0xeb28>
  408720:	ldr	x0, [sp, #56]
  408724:	ldrh	w0, [x0, #6]
  408728:	cmp	w0, #0x0
  40872c:	b.eq	408754 <ferror@plt+0x61e4>  // b.none
  408730:	ldr	x0, [sp, #56]
  408734:	ldrh	w0, [x0, #6]
  408738:	mov	w3, w0
  40873c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408740:	add	x2, x0, #0xdf8
  408744:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408748:	add	x1, x0, #0xe00
  40874c:	mov	w0, #0x4                   	// #4
  408750:	bl	4080cc <ferror@plt+0x5b5c>
  408754:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  408758:	add	x0, x0, #0xef8
  40875c:	ldr	w0, [x0]
  408760:	cmp	w0, #0x0
  408764:	b.eq	4087c0 <ferror@plt+0x6250>  // b.none
  408768:	ldr	x0, [sp, #40]
  40876c:	cmp	x0, #0x0
  408770:	b.eq	4087c0 <ferror@plt+0x6250>  // b.none
  408774:	ldr	x0, [sp, #40]
  408778:	add	x0, x0, #0x8
  40877c:	ldr	x0, [x0]
  408780:	cmp	x0, #0x0
  408784:	b.eq	4087c0 <ferror@plt+0x6250>  // b.none
  408788:	ldr	x0, [sp, #40]
  40878c:	add	x0, x0, #0x8
  408790:	ldr	x0, [x0]
  408794:	bl	408000 <ferror@plt+0x5a90>
  408798:	str	w0, [sp, #148]
  40879c:	ldr	w0, [sp, #148]
  4087a0:	bl	4081f4 <ferror@plt+0x5c84>
  4087a4:	mov	x3, x0
  4087a8:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4087ac:	add	x2, x0, #0xd38
  4087b0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4087b4:	add	x1, x0, #0xd40
  4087b8:	mov	w0, #0x4                   	// #4
  4087bc:	bl	408090 <ferror@plt+0x5b20>
  4087c0:	bl	411f7c <ferror@plt+0xfa0c>
  4087c4:	bl	410f98 <ferror@plt+0xea28>
  4087c8:	b	4087d0 <ferror@plt+0x6260>
  4087cc:	nop
  4087d0:	ldr	x19, [sp, #16]
  4087d4:	ldp	x29, x30, [sp], #176
  4087d8:	ret
  4087dc:	stp	x29, x30, [sp, #-96]!
  4087e0:	mov	x29, sp
  4087e4:	str	x0, [sp, #40]
  4087e8:	str	w1, [sp, #36]
  4087ec:	str	x2, [sp, #24]
  4087f0:	str	x3, [sp, #16]
  4087f4:	ldr	x0, [sp, #24]
  4087f8:	ldrh	w0, [x0]
  4087fc:	sub	w0, w0, #0x4
  408800:	str	w0, [sp, #84]
  408804:	ldr	x0, [sp, #24]
  408808:	add	x0, x0, #0x4
  40880c:	str	x0, [sp, #88]
  408810:	b	4088a4 <ferror@plt+0x6334>
  408814:	ldr	x0, [sp, #88]
  408818:	add	x0, x0, #0x4
  40881c:	str	x0, [sp, #72]
  408820:	ldr	x0, [sp, #88]
  408824:	add	x1, x0, #0x20
  408828:	ldr	x0, [sp, #88]
  40882c:	ldrh	w0, [x0]
  408830:	sub	w0, w0, #0x20
  408834:	mov	w2, w0
  408838:	add	x0, sp, #0x38
  40883c:	mov	w3, w2
  408840:	mov	x2, x1
  408844:	mov	w1, #0x1                   	// #1
  408848:	bl	4164c8 <ferror@plt+0x13f58>
  40884c:	add	x0, sp, #0x38
  408850:	mov	x4, x0
  408854:	ldr	x3, [sp, #16]
  408858:	ldr	x2, [sp, #72]
  40885c:	ldr	w1, [sp, #36]
  408860:	ldr	x0, [sp, #40]
  408864:	bl	408530 <ferror@plt+0x5fc0>
  408868:	ldr	w1, [sp, #84]
  40886c:	ldr	x0, [sp, #88]
  408870:	ldrh	w0, [x0]
  408874:	add	w0, w0, #0x3
  408878:	and	w0, w0, #0xfffffffc
  40887c:	sub	w0, w1, w0
  408880:	str	w0, [sp, #84]
  408884:	ldr	x0, [sp, #88]
  408888:	ldrh	w0, [x0]
  40888c:	add	w0, w0, #0x3
  408890:	mov	w0, w0
  408894:	and	x0, x0, #0xfffffffc
  408898:	ldr	x1, [sp, #88]
  40889c:	add	x0, x1, x0
  4088a0:	str	x0, [sp, #88]
  4088a4:	ldr	w0, [sp, #84]
  4088a8:	cmp	w0, #0x3
  4088ac:	b.le	4088d8 <ferror@plt+0x6368>
  4088b0:	ldr	x0, [sp, #88]
  4088b4:	ldrh	w0, [x0]
  4088b8:	cmp	w0, #0x3
  4088bc:	b.ls	4088d8 <ferror@plt+0x6368>  // b.plast
  4088c0:	ldr	x0, [sp, #88]
  4088c4:	ldrh	w0, [x0]
  4088c8:	mov	w1, w0
  4088cc:	ldr	w0, [sp, #84]
  4088d0:	cmp	w0, w1
  4088d4:	b.ge	408814 <ferror@plt+0x62a4>  // b.tcont
  4088d8:	nop
  4088dc:	ldp	x29, x30, [sp], #96
  4088e0:	ret
  4088e4:	stp	x29, x30, [sp, #-64]!
  4088e8:	mov	x29, sp
  4088ec:	str	x0, [sp, #40]
  4088f0:	str	x1, [sp, #32]
  4088f4:	str	w2, [sp, #28]
  4088f8:	str	x3, [sp, #16]
  4088fc:	ldr	x0, [sp, #16]
  408900:	ldrh	w0, [x0]
  408904:	sub	w0, w0, #0x4
  408908:	str	w0, [sp, #60]
  40890c:	ldr	x0, [sp, #16]
  408910:	add	x0, x0, #0x4
  408914:	str	x0, [sp, #48]
  408918:	b	40896c <ferror@plt+0x63fc>
  40891c:	ldr	x3, [sp, #32]
  408920:	ldr	x2, [sp, #48]
  408924:	ldr	w1, [sp, #28]
  408928:	ldr	x0, [sp, #40]
  40892c:	bl	4087dc <ferror@plt+0x626c>
  408930:	ldr	w1, [sp, #60]
  408934:	ldr	x0, [sp, #48]
  408938:	ldrh	w0, [x0]
  40893c:	add	w0, w0, #0x3
  408940:	and	w0, w0, #0xfffffffc
  408944:	sub	w0, w1, w0
  408948:	str	w0, [sp, #60]
  40894c:	ldr	x0, [sp, #48]
  408950:	ldrh	w0, [x0]
  408954:	add	w0, w0, #0x3
  408958:	mov	w0, w0
  40895c:	and	x0, x0, #0xfffffffc
  408960:	ldr	x1, [sp, #48]
  408964:	add	x0, x1, x0
  408968:	str	x0, [sp, #48]
  40896c:	ldr	w0, [sp, #60]
  408970:	cmp	w0, #0x3
  408974:	b.le	4089a0 <ferror@plt+0x6430>
  408978:	ldr	x0, [sp, #48]
  40897c:	ldrh	w0, [x0]
  408980:	cmp	w0, #0x3
  408984:	b.ls	4089a0 <ferror@plt+0x6430>  // b.plast
  408988:	ldr	x0, [sp, #48]
  40898c:	ldrh	w0, [x0]
  408990:	mov	w1, w0
  408994:	ldr	w0, [sp, #60]
  408998:	cmp	w0, w1
  40899c:	b.ge	40891c <ferror@plt+0x63ac>  // b.tcont
  4089a0:	nop
  4089a4:	ldp	x29, x30, [sp], #64
  4089a8:	ret
  4089ac:	stp	x29, x30, [sp, #-80]!
  4089b0:	mov	x29, sp
  4089b4:	str	x0, [sp, #40]
  4089b8:	str	x1, [sp, #32]
  4089bc:	str	w2, [sp, #28]
  4089c0:	str	x3, [sp, #16]
  4089c4:	ldr	w0, [sp, #28]
  4089c8:	bl	410188 <ferror@plt+0xdc18>
  4089cc:	str	x0, [sp, #72]
  4089d0:	ldr	x0, [sp, #32]
  4089d4:	ldrh	w0, [x0, #4]
  4089d8:	cmp	w0, #0x56
  4089dc:	b.ne	408a08 <ferror@plt+0x6498>  // b.any
  4089e0:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  4089e4:	add	x0, x0, #0xee8
  4089e8:	ldr	w0, [x0]
  4089ec:	cmp	w0, #0x0
  4089f0:	b.eq	408a98 <ferror@plt+0x6528>  // b.none
  4089f4:	ldr	x2, [sp, #72]
  4089f8:	ldr	x1, [sp, #16]
  4089fc:	ldr	x0, [sp, #40]
  408a00:	bl	408344 <ferror@plt+0x5dd4>
  408a04:	b	408a98 <ferror@plt+0x6528>
  408a08:	ldr	x0, [sp, #16]
  408a0c:	add	x0, x0, #0x4
  408a10:	str	x0, [sp, #64]
  408a14:	ldr	x0, [sp, #64]
  408a18:	add	x0, x0, #0x4
  408a1c:	str	x0, [sp, #56]
  408a20:	ldr	x0, [sp, #56]
  408a24:	ldr	w0, [x0]
  408a28:	bl	410188 <ferror@plt+0xdc18>
  408a2c:	str	x0, [sp, #48]
  408a30:	bl	410f10 <ferror@plt+0xe9a0>
  408a34:	and	w0, w0, #0xff
  408a38:	cmp	w0, #0x0
  408a3c:	b.eq	408a80 <ferror@plt+0x6510>  // b.none
  408a40:	ldr	x1, [sp, #72]
  408a44:	mov	w0, #0x2                   	// #2
  408a48:	bl	410fd0 <ferror@plt+0xea60>
  408a4c:	mov	x0, #0x0                   	// #0
  408a50:	bl	410f3c <ferror@plt+0xe9cc>
  408a54:	ldr	x3, [sp, #48]
  408a58:	mov	x2, #0x0                   	// #0
  408a5c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408a60:	add	x1, x0, #0xd80
  408a64:	mov	w0, #0x2                   	// #2
  408a68:	bl	408090 <ferror@plt+0x5b20>
  408a6c:	bl	410f98 <ferror@plt+0xea28>
  408a70:	mov	x1, #0x0                   	// #0
  408a74:	mov	w0, #0x2                   	// #2
  408a78:	bl	411098 <ferror@plt+0xeb28>
  408a7c:	b	408a98 <ferror@plt+0x6528>
  408a80:	ldr	x3, [sp, #72]
  408a84:	ldr	x2, [sp, #48]
  408a88:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408a8c:	add	x1, x0, #0xe08
  408a90:	ldr	x0, [sp, #40]
  408a94:	bl	402540 <fprintf@plt>
  408a98:	nop
  408a9c:	ldp	x29, x30, [sp], #80
  408aa0:	ret
  408aa4:	stp	x29, x30, [sp, #-48]!
  408aa8:	mov	x29, sp
  408aac:	str	x0, [sp, #24]
  408ab0:	str	x1, [sp, #16]
  408ab4:	ldr	x0, [sp, #24]
  408ab8:	add	x0, x0, #0x10
  408abc:	str	x0, [sp, #40]
  408ac0:	ldr	x0, [sp, #24]
  408ac4:	ldr	w0, [x0]
  408ac8:	str	w0, [sp, #36]
  408acc:	ldr	x0, [sp, #24]
  408ad0:	ldrh	w0, [x0, #4]
  408ad4:	cmp	w0, #0x56
  408ad8:	b.eq	408b48 <ferror@plt+0x65d8>  // b.none
  408adc:	ldr	x0, [sp, #24]
  408ae0:	ldrh	w0, [x0, #4]
  408ae4:	cmp	w0, #0x54
  408ae8:	b.eq	408b48 <ferror@plt+0x65d8>  // b.none
  408aec:	ldr	x0, [sp, #24]
  408af0:	ldrh	w0, [x0, #4]
  408af4:	cmp	w0, #0x55
  408af8:	b.eq	408b48 <ferror@plt+0x65d8>  // b.none
  408afc:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  408b00:	add	x0, x0, #0x3f8
  408b04:	ldr	x5, [x0]
  408b08:	ldr	x0, [sp, #24]
  408b0c:	ldr	w1, [x0]
  408b10:	ldr	x0, [sp, #24]
  408b14:	ldrh	w0, [x0, #4]
  408b18:	mov	w2, w0
  408b1c:	ldr	x0, [sp, #24]
  408b20:	ldrh	w0, [x0, #6]
  408b24:	mov	w4, w0
  408b28:	mov	w3, w2
  408b2c:	mov	w2, w1
  408b30:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408b34:	add	x1, x0, #0xe28
  408b38:	mov	x0, x5
  408b3c:	bl	402540 <fprintf@plt>
  408b40:	mov	w0, #0x0                   	// #0
  408b44:	b	408bec <ferror@plt+0x667c>
  408b48:	ldr	w0, [sp, #36]
  408b4c:	sub	w0, w0, #0x18
  408b50:	str	w0, [sp, #36]
  408b54:	ldr	w0, [sp, #36]
  408b58:	cmp	w0, #0x0
  408b5c:	b.ge	408b88 <ferror@plt+0x6618>  // b.tcont
  408b60:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  408b64:	add	x0, x0, #0x3f8
  408b68:	ldr	x3, [x0]
  408b6c:	ldr	w2, [sp, #36]
  408b70:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408b74:	add	x1, x0, #0xe68
  408b78:	mov	x0, x3
  408b7c:	bl	402540 <fprintf@plt>
  408b80:	mov	w0, #0xffffffff            	// #-1
  408b84:	b	408bec <ferror@plt+0x667c>
  408b88:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  408b8c:	add	x0, x0, #0x468
  408b90:	ldr	w0, [x0]
  408b94:	cmp	w0, #0x0
  408b98:	b.eq	408bc0 <ferror@plt+0x6650>  // b.none
  408b9c:	ldr	x0, [sp, #40]
  408ba0:	ldr	w1, [x0, #4]
  408ba4:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  408ba8:	add	x0, x0, #0x468
  408bac:	ldr	w0, [x0]
  408bb0:	cmp	w1, w0
  408bb4:	b.eq	408bc0 <ferror@plt+0x6650>  // b.none
  408bb8:	mov	w0, #0x0                   	// #0
  408bbc:	b	408bec <ferror@plt+0x667c>
  408bc0:	ldr	x0, [sp, #40]
  408bc4:	add	x1, x0, #0x8
  408bc8:	ldr	x0, [sp, #24]
  408bcc:	ldr	w0, [x0]
  408bd0:	sub	w0, w0, #0x18
  408bd4:	mov	w3, w0
  408bd8:	mov	x2, x1
  408bdc:	mov	w1, #0x2                   	// #2
  408be0:	ldr	x0, [sp, #16]
  408be4:	bl	4164c8 <ferror@plt+0x13f58>
  408be8:	mov	w0, #0x1                   	// #1
  408bec:	ldp	x29, x30, [sp], #48
  408bf0:	ret
  408bf4:	stp	x29, x30, [sp, #-80]!
  408bf8:	mov	x29, sp
  408bfc:	str	x0, [sp, #24]
  408c00:	str	x1, [sp, #16]
  408c04:	ldr	x0, [sp, #24]
  408c08:	add	x0, x0, #0x10
  408c0c:	str	x0, [sp, #72]
  408c10:	ldr	x0, [sp, #16]
  408c14:	str	x0, [sp, #64]
  408c18:	add	x0, sp, #0x20
  408c1c:	mov	x1, x0
  408c20:	ldr	x0, [sp, #24]
  408c24:	bl	408aa4 <ferror@plt+0x6534>
  408c28:	str	w0, [sp, #60]
  408c2c:	ldr	w0, [sp, #60]
  408c30:	cmp	w0, #0x1
  408c34:	b.eq	408c40 <ferror@plt+0x66d0>  // b.none
  408c38:	ldr	w0, [sp, #60]
  408c3c:	b	408c74 <ferror@plt+0x6704>
  408c40:	ldr	x0, [sp, #40]
  408c44:	cmp	x0, #0x0
  408c48:	b.eq	408c70 <ferror@plt+0x6700>  // b.none
  408c4c:	ldr	x0, [sp, #72]
  408c50:	ldr	w0, [x0, #4]
  408c54:	mov	w1, w0
  408c58:	ldr	x0, [sp, #40]
  408c5c:	mov	x3, x0
  408c60:	mov	w2, w1
  408c64:	ldr	x1, [sp, #24]
  408c68:	ldr	x0, [sp, #64]
  408c6c:	bl	4088e4 <ferror@plt+0x6374>
  408c70:	mov	w0, #0x0                   	// #0
  408c74:	ldp	x29, x30, [sp], #80
  408c78:	ret
  408c7c:	stp	x29, x30, [sp, #-80]!
  408c80:	mov	x29, sp
  408c84:	str	x0, [sp, #24]
  408c88:	str	x1, [sp, #16]
  408c8c:	ldr	x0, [sp, #24]
  408c90:	add	x0, x0, #0x10
  408c94:	str	x0, [sp, #72]
  408c98:	ldr	x0, [sp, #16]
  408c9c:	str	x0, [sp, #64]
  408ca0:	add	x0, sp, #0x20
  408ca4:	mov	x1, x0
  408ca8:	ldr	x0, [sp, #24]
  408cac:	bl	408aa4 <ferror@plt+0x6534>
  408cb0:	str	w0, [sp, #60]
  408cb4:	ldr	w0, [sp, #60]
  408cb8:	cmp	w0, #0x1
  408cbc:	b.eq	408cc8 <ferror@plt+0x6758>  // b.none
  408cc0:	ldr	w0, [sp, #60]
  408cc4:	b	408cfc <ferror@plt+0x678c>
  408cc8:	ldr	x0, [sp, #48]
  408ccc:	cmp	x0, #0x0
  408cd0:	b.eq	408cf8 <ferror@plt+0x6788>  // b.none
  408cd4:	ldr	x0, [sp, #72]
  408cd8:	ldr	w0, [x0, #4]
  408cdc:	mov	w1, w0
  408ce0:	ldr	x0, [sp, #48]
  408ce4:	mov	x3, x0
  408ce8:	mov	w2, w1
  408cec:	ldr	x1, [sp, #24]
  408cf0:	ldr	x0, [sp, #64]
  408cf4:	bl	4089ac <ferror@plt+0x643c>
  408cf8:	mov	w0, #0x0                   	// #0
  408cfc:	ldp	x29, x30, [sp], #80
  408d00:	ret
  408d04:	stp	x29, x30, [sp, #-80]!
  408d08:	mov	x29, sp
  408d0c:	str	x0, [sp, #24]
  408d10:	str	x1, [sp, #16]
  408d14:	ldr	x0, [sp, #24]
  408d18:	add	x0, x0, #0x10
  408d1c:	str	x0, [sp, #72]
  408d20:	ldr	x0, [sp, #16]
  408d24:	str	x0, [sp, #64]
  408d28:	add	x0, sp, #0x20
  408d2c:	mov	x1, x0
  408d30:	ldr	x0, [sp, #24]
  408d34:	bl	408aa4 <ferror@plt+0x6534>
  408d38:	str	w0, [sp, #60]
  408d3c:	ldr	w0, [sp, #60]
  408d40:	cmp	w0, #0x1
  408d44:	b.eq	408d50 <ferror@plt+0x67e0>  // b.none
  408d48:	ldr	w0, [sp, #60]
  408d4c:	b	408de0 <ferror@plt+0x6870>
  408d50:	ldr	x0, [sp, #24]
  408d54:	ldrh	w0, [x0, #4]
  408d58:	cmp	w0, #0x55
  408d5c:	b.ne	408d7c <ferror@plt+0x680c>  // b.any
  408d60:	mov	w3, #0x1                   	// #1
  408d64:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408d68:	add	x2, x0, #0xe88
  408d6c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408d70:	add	x1, x0, #0xe98
  408d74:	mov	w0, #0x4                   	// #4
  408d78:	bl	408054 <ferror@plt+0x5ae4>
  408d7c:	ldr	x0, [sp, #40]
  408d80:	cmp	x0, #0x0
  408d84:	b.eq	408dac <ferror@plt+0x683c>  // b.none
  408d88:	ldr	x0, [sp, #72]
  408d8c:	ldr	w0, [x0, #4]
  408d90:	mov	w1, w0
  408d94:	ldr	x0, [sp, #40]
  408d98:	mov	x3, x0
  408d9c:	mov	w2, w1
  408da0:	ldr	x1, [sp, #24]
  408da4:	ldr	x0, [sp, #64]
  408da8:	bl	4088e4 <ferror@plt+0x6374>
  408dac:	ldr	x0, [sp, #48]
  408db0:	cmp	x0, #0x0
  408db4:	b.eq	408ddc <ferror@plt+0x686c>  // b.none
  408db8:	ldr	x0, [sp, #72]
  408dbc:	ldr	w0, [x0, #4]
  408dc0:	mov	w1, w0
  408dc4:	ldr	x0, [sp, #48]
  408dc8:	mov	x3, x0
  408dcc:	mov	w2, w1
  408dd0:	ldr	x1, [sp, #24]
  408dd4:	ldr	x0, [sp, #64]
  408dd8:	bl	4089ac <ferror@plt+0x643c>
  408ddc:	mov	w0, #0x0                   	// #0
  408de0:	ldp	x29, x30, [sp], #80
  408de4:	ret
  408de8:	stp	x29, x30, [sp, #-48]!
  408dec:	mov	x29, sp
  408df0:	str	w0, [sp, #28]
  408df4:	str	x1, [sp, #16]
  408df8:	str	xzr, [sp, #40]
  408dfc:	b	408f24 <ferror@plt+0x69b4>
  408e00:	ldr	x0, [sp, #16]
  408e04:	ldr	x2, [x0]
  408e08:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408e0c:	add	x1, x0, #0xdb8
  408e10:	mov	x0, x2
  408e14:	bl	4022b0 <strcmp@plt>
  408e18:	cmp	w0, #0x0
  408e1c:	b.ne	408e7c <ferror@plt+0x690c>  // b.any
  408e20:	ldr	x0, [sp, #16]
  408e24:	add	x0, x0, #0x8
  408e28:	str	x0, [sp, #16]
  408e2c:	ldr	w0, [sp, #28]
  408e30:	sub	w0, w0, #0x1
  408e34:	str	w0, [sp, #28]
  408e38:	ldr	w0, [sp, #28]
  408e3c:	cmp	w0, #0x0
  408e40:	b.gt	408e48 <ferror@plt+0x68d8>
  408e44:	bl	40d088 <ferror@plt+0xab18>
  408e48:	ldr	x0, [sp, #40]
  408e4c:	cmp	x0, #0x0
  408e50:	b.eq	408e6c <ferror@plt+0x68fc>  // b.none
  408e54:	ldr	x0, [sp, #16]
  408e58:	ldr	x0, [x0]
  408e5c:	mov	x1, x0
  408e60:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408e64:	add	x0, x0, #0xdb8
  408e68:	bl	40d12c <ferror@plt+0xabbc>
  408e6c:	ldr	x0, [sp, #16]
  408e70:	ldr	x0, [x0]
  408e74:	str	x0, [sp, #40]
  408e78:	b	408f0c <ferror@plt+0x699c>
  408e7c:	ldr	x0, [sp, #16]
  408e80:	ldr	x2, [x0]
  408e84:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408e88:	add	x1, x0, #0xe00
  408e8c:	mov	x0, x2
  408e90:	bl	4022b0 <strcmp@plt>
  408e94:	cmp	w0, #0x0
  408e98:	b.ne	408f0c <ferror@plt+0x699c>  // b.any
  408e9c:	ldr	x0, [sp, #16]
  408ea0:	add	x0, x0, #0x8
  408ea4:	str	x0, [sp, #16]
  408ea8:	ldr	w0, [sp, #28]
  408eac:	sub	w0, w0, #0x1
  408eb0:	str	w0, [sp, #28]
  408eb4:	ldr	w0, [sp, #28]
  408eb8:	cmp	w0, #0x0
  408ebc:	b.gt	408ec4 <ferror@plt+0x6954>
  408ec0:	bl	40d088 <ferror@plt+0xab18>
  408ec4:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  408ec8:	add	x0, x0, #0x46c
  408ecc:	ldr	w0, [x0]
  408ed0:	cmp	w0, #0x0
  408ed4:	b.eq	408ef0 <ferror@plt+0x6980>  // b.none
  408ed8:	ldr	x0, [sp, #16]
  408edc:	ldr	x0, [x0]
  408ee0:	mov	x1, x0
  408ee4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408ee8:	add	x0, x0, #0xe00
  408eec:	bl	40d12c <ferror@plt+0xabbc>
  408ef0:	ldr	x0, [sp, #16]
  408ef4:	ldr	x0, [x0]
  408ef8:	bl	4020f0 <atoi@plt>
  408efc:	mov	w1, w0
  408f00:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  408f04:	add	x0, x0, #0x46c
  408f08:	str	w1, [x0]
  408f0c:	ldr	w0, [sp, #28]
  408f10:	sub	w0, w0, #0x1
  408f14:	str	w0, [sp, #28]
  408f18:	ldr	x0, [sp, #16]
  408f1c:	add	x0, x0, #0x8
  408f20:	str	x0, [sp, #16]
  408f24:	ldr	w0, [sp, #28]
  408f28:	cmp	w0, #0x0
  408f2c:	b.gt	408e00 <ferror@plt+0x6890>
  408f30:	ldr	x0, [sp, #40]
  408f34:	cmp	x0, #0x0
  408f38:	b.eq	408f74 <ferror@plt+0x6a04>  // b.none
  408f3c:	ldr	x0, [sp, #40]
  408f40:	bl	4102f8 <ferror@plt+0xdd88>
  408f44:	mov	w1, w0
  408f48:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  408f4c:	add	x0, x0, #0x468
  408f50:	str	w1, [x0]
  408f54:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  408f58:	add	x0, x0, #0x468
  408f5c:	ldr	w0, [x0]
  408f60:	cmp	w0, #0x0
  408f64:	b.ne	408f74 <ferror@plt+0x6a04>  // b.any
  408f68:	ldr	x0, [sp, #40]
  408f6c:	bl	40d1a4 <ferror@plt+0xac34>
  408f70:	b	4090e4 <ferror@plt+0x6b74>
  408f74:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  408f78:	add	x0, x0, #0xee4
  408f7c:	ldr	w0, [x0]
  408f80:	bl	410e90 <ferror@plt+0xe920>
  408f84:	mov	x0, #0x0                   	// #0
  408f88:	bl	410f3c <ferror@plt+0xe9cc>
  408f8c:	mov	w1, #0x7                   	// #7
  408f90:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  408f94:	add	x0, x0, #0x340
  408f98:	bl	413cf0 <ferror@plt+0x11780>
  408f9c:	cmp	w0, #0x0
  408fa0:	b.ge	408fb8 <ferror@plt+0x6a48>  // b.tcont
  408fa4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408fa8:	add	x0, x0, #0xea0
  408fac:	bl	401f90 <perror@plt>
  408fb0:	mov	w0, #0xffffffff            	// #-1
  408fb4:	b	4090e4 <ferror@plt+0x6b74>
  408fb8:	adrp	x0, 417000 <ferror@plt+0x14a90>
  408fbc:	add	x1, x0, #0xec0
  408fc0:	mov	w0, #0x2                   	// #2
  408fc4:	bl	410fd0 <ferror@plt+0xea60>
  408fc8:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  408fcc:	add	x0, x0, #0x400
  408fd0:	ldr	x0, [x0]
  408fd4:	mov	w3, #0x0                   	// #0
  408fd8:	mov	x2, x0
  408fdc:	adrp	x0, 408000 <ferror@plt+0x5a90>
  408fe0:	add	x1, x0, #0xbf4
  408fe4:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  408fe8:	add	x0, x0, #0x340
  408fec:	bl	414e20 <ferror@plt+0x128b0>
  408ff0:	cmp	w0, #0x0
  408ff4:	b.ge	409024 <ferror@plt+0x6ab4>  // b.tcont
  408ff8:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  408ffc:	add	x0, x0, #0x3f8
  409000:	ldr	x0, [x0]
  409004:	mov	x3, x0
  409008:	mov	x2, #0x10                  	// #16
  40900c:	mov	x1, #0x1                   	// #1
  409010:	adrp	x0, 417000 <ferror@plt+0x14a90>
  409014:	add	x0, x0, #0xec8
  409018:	bl	4023a0 <fwrite@plt>
  40901c:	mov	w0, #0xffffffff            	// #-1
  409020:	b	4090e4 <ferror@plt+0x6b74>
  409024:	mov	x1, #0x0                   	// #0
  409028:	mov	w0, #0x2                   	// #2
  40902c:	bl	411098 <ferror@plt+0xeb28>
  409030:	mov	w1, #0x7                   	// #7
  409034:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  409038:	add	x0, x0, #0x340
  40903c:	bl	413cf0 <ferror@plt+0x11780>
  409040:	cmp	w0, #0x0
  409044:	b.ge	40905c <ferror@plt+0x6aec>  // b.tcont
  409048:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40904c:	add	x0, x0, #0xea0
  409050:	bl	401f90 <perror@plt>
  409054:	mov	w0, #0xffffffff            	// #-1
  409058:	b	4090e4 <ferror@plt+0x6b74>
  40905c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  409060:	add	x0, x0, #0xee0
  409064:	bl	410f3c <ferror@plt+0xe9cc>
  409068:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40906c:	add	x0, x0, #0x400
  409070:	ldr	x0, [x0]
  409074:	mov	w3, #0x0                   	// #0
  409078:	mov	x2, x0
  40907c:	adrp	x0, 408000 <ferror@plt+0x5a90>
  409080:	add	x1, x0, #0xc7c
  409084:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  409088:	add	x0, x0, #0x340
  40908c:	bl	414e20 <ferror@plt+0x128b0>
  409090:	cmp	w0, #0x0
  409094:	b.ge	4090c4 <ferror@plt+0x6b54>  // b.tcont
  409098:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40909c:	add	x0, x0, #0x3f8
  4090a0:	ldr	x0, [x0]
  4090a4:	mov	x3, x0
  4090a8:	mov	x2, #0x10                  	// #16
  4090ac:	mov	x1, #0x1                   	// #1
  4090b0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4090b4:	add	x0, x0, #0xec8
  4090b8:	bl	4023a0 <fwrite@plt>
  4090bc:	mov	w0, #0xffffffff            	// #-1
  4090c0:	b	4090e4 <ferror@plt+0x6b74>
  4090c4:	bl	410f98 <ferror@plt+0xea28>
  4090c8:	bl	410f98 <ferror@plt+0xea28>
  4090cc:	bl	410eb4 <ferror@plt+0xe944>
  4090d0:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4090d4:	add	x0, x0, #0x400
  4090d8:	ldr	x0, [x0]
  4090dc:	bl	4023c0 <fflush@plt>
  4090e0:	mov	w0, #0x0                   	// #0
  4090e4:	ldp	x29, x30, [sp], #48
  4090e8:	ret
  4090ec:	sub	sp, sp, #0x490
  4090f0:	stp	x29, x30, [sp]
  4090f4:	mov	x29, sp
  4090f8:	str	w0, [sp, #44]
  4090fc:	str	w1, [sp, #40]
  409100:	str	w2, [sp, #36]
  409104:	str	x3, [sp, #24]
  409108:	add	x0, sp, #0x58
  40910c:	mov	x1, #0x418                 	// #1048
  409110:	mov	x2, x1
  409114:	mov	w1, #0x0                   	// #0
  409118:	bl	402180 <memset@plt>
  40911c:	mov	w0, #0x18                  	// #24
  409120:	str	w0, [sp, #88]
  409124:	ldr	w0, [sp, #44]
  409128:	and	w0, w0, #0xffff
  40912c:	strh	w0, [sp, #92]
  409130:	ldr	w0, [sp, #40]
  409134:	sxth	w0, w0
  409138:	orr	w0, w0, #0x1
  40913c:	sxth	w0, w0
  409140:	and	w0, w0, #0xffff
  409144:	strh	w0, [sp, #94]
  409148:	mov	w0, #0x7                   	// #7
  40914c:	strb	w0, [sp, #104]
  409150:	stp	xzr, xzr, [sp, #56]
  409154:	str	xzr, [sp, #72]
  409158:	str	wzr, [sp, #80]
  40915c:	str	xzr, [sp, #1160]
  409160:	str	xzr, [sp, #1152]
  409164:	str	xzr, [sp, #1144]
  409168:	strh	wzr, [sp, #1142]
  40916c:	b	40937c <ferror@plt+0x6e0c>
  409170:	ldr	x0, [sp, #24]
  409174:	ldr	x2, [x0]
  409178:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40917c:	add	x1, x0, #0xdb8
  409180:	mov	x0, x2
  409184:	bl	4022b0 <strcmp@plt>
  409188:	cmp	w0, #0x0
  40918c:	b.ne	4091c8 <ferror@plt+0x6c58>  // b.any
  409190:	ldr	x0, [sp, #24]
  409194:	add	x0, x0, #0x8
  409198:	str	x0, [sp, #24]
  40919c:	ldr	w0, [sp, #36]
  4091a0:	sub	w0, w0, #0x1
  4091a4:	str	w0, [sp, #36]
  4091a8:	ldr	w0, [sp, #36]
  4091ac:	cmp	w0, #0x0
  4091b0:	b.gt	4091b8 <ferror@plt+0x6c48>
  4091b4:	bl	40d088 <ferror@plt+0xab18>
  4091b8:	ldr	x0, [sp, #24]
  4091bc:	ldr	x0, [x0]
  4091c0:	str	x0, [sp, #1160]
  4091c4:	b	409364 <ferror@plt+0x6df4>
  4091c8:	ldr	x0, [sp, #24]
  4091cc:	ldr	x2, [x0]
  4091d0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4091d4:	add	x1, x0, #0xdd8
  4091d8:	mov	x0, x2
  4091dc:	bl	4022b0 <strcmp@plt>
  4091e0:	cmp	w0, #0x0
  4091e4:	b.ne	409220 <ferror@plt+0x6cb0>  // b.any
  4091e8:	ldr	x0, [sp, #24]
  4091ec:	add	x0, x0, #0x8
  4091f0:	str	x0, [sp, #24]
  4091f4:	ldr	w0, [sp, #36]
  4091f8:	sub	w0, w0, #0x1
  4091fc:	str	w0, [sp, #36]
  409200:	ldr	w0, [sp, #36]
  409204:	cmp	w0, #0x0
  409208:	b.gt	409210 <ferror@plt+0x6ca0>
  40920c:	bl	40d088 <ferror@plt+0xab18>
  409210:	ldr	x0, [sp, #24]
  409214:	ldr	x0, [x0]
  409218:	str	x0, [sp, #1144]
  40921c:	b	409364 <ferror@plt+0x6df4>
  409220:	ldr	x0, [sp, #24]
  409224:	ldr	x2, [x0]
  409228:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40922c:	add	x1, x0, #0xd80
  409230:	mov	x0, x2
  409234:	bl	4022b0 <strcmp@plt>
  409238:	cmp	w0, #0x0
  40923c:	b.ne	409278 <ferror@plt+0x6d08>  // b.any
  409240:	ldr	x0, [sp, #24]
  409244:	add	x0, x0, #0x8
  409248:	str	x0, [sp, #24]
  40924c:	ldr	w0, [sp, #36]
  409250:	sub	w0, w0, #0x1
  409254:	str	w0, [sp, #36]
  409258:	ldr	w0, [sp, #36]
  40925c:	cmp	w0, #0x0
  409260:	b.gt	409268 <ferror@plt+0x6cf8>
  409264:	bl	40d088 <ferror@plt+0xab18>
  409268:	ldr	x0, [sp, #24]
  40926c:	ldr	x0, [x0]
  409270:	str	x0, [sp, #1152]
  409274:	b	409364 <ferror@plt+0x6df4>
  409278:	ldr	x0, [sp, #24]
  40927c:	ldr	x2, [x0]
  409280:	adrp	x0, 417000 <ferror@plt+0x14a90>
  409284:	add	x1, x0, #0xd50
  409288:	mov	x0, x2
  40928c:	bl	4022b0 <strcmp@plt>
  409290:	cmp	w0, #0x0
  409294:	b.ne	4092b8 <ferror@plt+0x6d48>  // b.any
  409298:	ldr	w0, [sp, #44]
  40929c:	cmp	w0, #0x54
  4092a0:	b.ne	409364 <ferror@plt+0x6df4>  // b.any
  4092a4:	ldrb	w0, [sp, #60]
  4092a8:	orr	w0, w0, #0x1
  4092ac:	and	w0, w0, #0xff
  4092b0:	strb	w0, [sp, #60]
  4092b4:	b	409364 <ferror@plt+0x6df4>
  4092b8:	ldr	x0, [sp, #24]
  4092bc:	ldr	x2, [x0]
  4092c0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4092c4:	add	x1, x0, #0xd48
  4092c8:	mov	x0, x2
  4092cc:	bl	4022b0 <strcmp@plt>
  4092d0:	cmp	w0, #0x0
  4092d4:	b.eq	409364 <ferror@plt+0x6df4>  // b.none
  4092d8:	ldr	x0, [sp, #24]
  4092dc:	ldr	x2, [x0]
  4092e0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4092e4:	add	x1, x0, #0xe00
  4092e8:	mov	x0, x2
  4092ec:	bl	4022b0 <strcmp@plt>
  4092f0:	cmp	w0, #0x0
  4092f4:	b.ne	409334 <ferror@plt+0x6dc4>  // b.any
  4092f8:	ldr	x0, [sp, #24]
  4092fc:	add	x0, x0, #0x8
  409300:	str	x0, [sp, #24]
  409304:	ldr	w0, [sp, #36]
  409308:	sub	w0, w0, #0x1
  40930c:	str	w0, [sp, #36]
  409310:	ldr	w0, [sp, #36]
  409314:	cmp	w0, #0x0
  409318:	b.gt	409320 <ferror@plt+0x6db0>
  40931c:	bl	40d088 <ferror@plt+0xab18>
  409320:	ldr	x0, [sp, #24]
  409324:	ldr	x0, [x0]
  409328:	bl	4020f0 <atoi@plt>
  40932c:	strh	w0, [sp, #1142]
  409330:	b	409364 <ferror@plt+0x6df4>
  409334:	ldr	x0, [sp, #24]
  409338:	ldr	x2, [x0]
  40933c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  409340:	add	x1, x0, #0xee8
  409344:	mov	x0, x2
  409348:	bl	40d37c <ferror@plt+0xae0c>
  40934c:	and	w0, w0, #0xff
  409350:	eor	w0, w0, #0x1
  409354:	and	w0, w0, #0xff
  409358:	cmp	w0, #0x0
  40935c:	b.eq	409364 <ferror@plt+0x6df4>  // b.none
  409360:	bl	408184 <ferror@plt+0x5c14>
  409364:	ldr	w0, [sp, #36]
  409368:	sub	w0, w0, #0x1
  40936c:	str	w0, [sp, #36]
  409370:	ldr	x0, [sp, #24]
  409374:	add	x0, x0, #0x8
  409378:	str	x0, [sp, #24]
  40937c:	ldr	w0, [sp, #36]
  409380:	cmp	w0, #0x0
  409384:	b.gt	409170 <ferror@plt+0x6c00>
  409388:	ldr	x0, [sp, #1160]
  40938c:	cmp	x0, #0x0
  409390:	b.eq	4093ac <ferror@plt+0x6e3c>  // b.none
  409394:	ldr	x0, [sp, #1144]
  409398:	cmp	x0, #0x0
  40939c:	b.eq	4093ac <ferror@plt+0x6e3c>  // b.none
  4093a0:	ldr	x0, [sp, #1152]
  4093a4:	cmp	x0, #0x0
  4093a8:	b.ne	4093d8 <ferror@plt+0x6e68>  // b.any
  4093ac:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4093b0:	add	x0, x0, #0x3f8
  4093b4:	ldr	x0, [x0]
  4093b8:	mov	x3, x0
  4093bc:	mov	x2, #0x3c                  	// #60
  4093c0:	mov	x1, #0x1                   	// #1
  4093c4:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4093c8:	add	x0, x0, #0xef0
  4093cc:	bl	4023a0 <fwrite@plt>
  4093d0:	mov	w0, #0xffffffff            	// #-1
  4093d4:	b	4094fc <ferror@plt+0x6f8c>
  4093d8:	ldr	x0, [sp, #1160]
  4093dc:	bl	4102f8 <ferror@plt+0xdd88>
  4093e0:	str	w0, [sp, #108]
  4093e4:	ldr	w0, [sp, #108]
  4093e8:	cmp	w0, #0x0
  4093ec:	b.ne	4093fc <ferror@plt+0x6e8c>  // b.any
  4093f0:	ldr	x0, [sp, #1160]
  4093f4:	bl	40d1a4 <ferror@plt+0xac34>
  4093f8:	b	4094fc <ferror@plt+0x6f8c>
  4093fc:	ldr	x0, [sp, #1152]
  409400:	bl	4102f8 <ferror@plt+0xdd88>
  409404:	str	w0, [sp, #56]
  409408:	ldr	w0, [sp, #56]
  40940c:	cmp	w0, #0x0
  409410:	b.ne	409420 <ferror@plt+0x6eb0>  // b.any
  409414:	ldr	x0, [sp, #1152]
  409418:	bl	40d1a4 <ferror@plt+0xac34>
  40941c:	b	4094fc <ferror@plt+0x6f8c>
  409420:	add	x0, sp, #0x38
  409424:	add	x0, x0, #0x8
  409428:	mov	x2, x0
  40942c:	ldr	x1, [sp, #1144]
  409430:	mov	w0, #0x2                   	// #2
  409434:	bl	402340 <inet_pton@plt>
  409438:	cmp	w0, #0x0
  40943c:	b.ne	40949c <ferror@plt+0x6f2c>  // b.any
  409440:	add	x0, sp, #0x38
  409444:	add	x0, x0, #0x8
  409448:	mov	x2, x0
  40944c:	ldr	x1, [sp, #1144]
  409450:	mov	w0, #0xa                   	// #10
  409454:	bl	402340 <inet_pton@plt>
  409458:	cmp	w0, #0x0
  40945c:	b.ne	409488 <ferror@plt+0x6f18>  // b.any
  409460:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  409464:	add	x0, x0, #0x3f8
  409468:	ldr	x3, [x0]
  40946c:	ldr	x2, [sp, #1144]
  409470:	adrp	x0, 417000 <ferror@plt+0x14a90>
  409474:	add	x1, x0, #0xf30
  409478:	mov	x0, x3
  40947c:	bl	402540 <fprintf@plt>
  409480:	mov	w0, #0xffffffff            	// #-1
  409484:	b	4094fc <ferror@plt+0x6f8c>
  409488:	mov	w0, #0xffff86dd            	// #-31011
  40948c:	bl	4021e0 <htons@plt>
  409490:	and	w0, w0, #0xffff
  409494:	strh	w0, [sp, #80]
  409498:	b	4094ac <ferror@plt+0x6f3c>
  40949c:	mov	w0, #0x800                 	// #2048
  4094a0:	bl	4021e0 <htons@plt>
  4094a4:	and	w0, w0, #0xffff
  4094a8:	strh	w0, [sp, #80]
  4094ac:	ldrh	w0, [sp, #1142]
  4094b0:	strh	w0, [sp, #62]
  4094b4:	add	x1, sp, #0x38
  4094b8:	add	x0, sp, #0x58
  4094bc:	mov	w4, #0x1c                  	// #28
  4094c0:	mov	x3, x1
  4094c4:	mov	w2, #0x1                   	// #1
  4094c8:	mov	w1, #0x418                 	// #1048
  4094cc:	bl	415d78 <ferror@plt+0x13808>
  4094d0:	add	x0, sp, #0x58
  4094d4:	mov	x2, #0x0                   	// #0
  4094d8:	mov	x1, x0
  4094dc:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4094e0:	add	x0, x0, #0x340
  4094e4:	bl	415448 <ferror@plt+0x12ed8>
  4094e8:	cmp	w0, #0x0
  4094ec:	b.ge	4094f8 <ferror@plt+0x6f88>  // b.tcont
  4094f0:	mov	w0, #0xffffffff            	// #-1
  4094f4:	b	4094fc <ferror@plt+0x6f8c>
  4094f8:	mov	w0, #0x0                   	// #0
  4094fc:	ldp	x29, x30, [sp]
  409500:	add	sp, sp, #0x490
  409504:	ret
  409508:	stp	x29, x30, [sp, #-32]!
  40950c:	mov	x29, sp
  409510:	str	w0, [sp, #28]
  409514:	str	x1, [sp, #16]
  409518:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40951c:	add	x0, x0, #0x340
  409520:	bl	4103d8 <ferror@plt+0xde68>
  409524:	ldr	w0, [sp, #28]
  409528:	cmp	w0, #0x0
  40952c:	b.le	4096b0 <ferror@plt+0x7140>
  409530:	ldr	x0, [sp, #16]
  409534:	ldr	x2, [x0]
  409538:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40953c:	add	x1, x0, #0xf48
  409540:	mov	x0, x2
  409544:	bl	40d37c <ferror@plt+0xae0c>
  409548:	and	w0, w0, #0xff
  40954c:	eor	w0, w0, #0x1
  409550:	and	w0, w0, #0xff
  409554:	cmp	w0, #0x0
  409558:	b.eq	409584 <ferror@plt+0x7014>  // b.none
  40955c:	ldr	w0, [sp, #28]
  409560:	sub	w1, w0, #0x1
  409564:	ldr	x0, [sp, #16]
  409568:	add	x0, x0, #0x8
  40956c:	mov	x3, x0
  409570:	mov	w2, w1
  409574:	mov	w1, #0x600                 	// #1536
  409578:	mov	w0, #0x54                  	// #84
  40957c:	bl	4090ec <ferror@plt+0x6b7c>
  409580:	b	4096f0 <ferror@plt+0x7180>
  409584:	ldr	x0, [sp, #16]
  409588:	ldr	x2, [x0]
  40958c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  409590:	add	x1, x0, #0xf50
  409594:	mov	x0, x2
  409598:	bl	40d37c <ferror@plt+0xae0c>
  40959c:	and	w0, w0, #0xff
  4095a0:	eor	w0, w0, #0x1
  4095a4:	and	w0, w0, #0xff
  4095a8:	cmp	w0, #0x0
  4095ac:	b.eq	4095d8 <ferror@plt+0x7068>  // b.none
  4095b0:	ldr	w0, [sp, #28]
  4095b4:	sub	w1, w0, #0x1
  4095b8:	ldr	x0, [sp, #16]
  4095bc:	add	x0, x0, #0x8
  4095c0:	mov	x3, x0
  4095c4:	mov	w2, w1
  4095c8:	mov	w1, #0x0                   	// #0
  4095cc:	mov	w0, #0x55                  	// #85
  4095d0:	bl	4090ec <ferror@plt+0x6b7c>
  4095d4:	b	4096f0 <ferror@plt+0x7180>
  4095d8:	ldr	x0, [sp, #16]
  4095dc:	ldr	x2, [x0]
  4095e0:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4095e4:	add	x1, x0, #0xf58
  4095e8:	mov	x0, x2
  4095ec:	bl	40d37c <ferror@plt+0xae0c>
  4095f0:	and	w0, w0, #0xff
  4095f4:	eor	w0, w0, #0x1
  4095f8:	and	w0, w0, #0xff
  4095fc:	cmp	w0, #0x0
  409600:	b.ne	40965c <ferror@plt+0x70ec>  // b.any
  409604:	ldr	x0, [sp, #16]
  409608:	ldr	x2, [x0]
  40960c:	adrp	x0, 417000 <ferror@plt+0x14a90>
  409610:	add	x1, x0, #0xf60
  409614:	mov	x0, x2
  409618:	bl	40d37c <ferror@plt+0xae0c>
  40961c:	and	w0, w0, #0xff
  409620:	eor	w0, w0, #0x1
  409624:	and	w0, w0, #0xff
  409628:	cmp	w0, #0x0
  40962c:	b.ne	40965c <ferror@plt+0x70ec>  // b.any
  409630:	ldr	x0, [sp, #16]
  409634:	ldr	x2, [x0]
  409638:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40963c:	add	x1, x0, #0xf68
  409640:	mov	x0, x2
  409644:	bl	40d37c <ferror@plt+0xae0c>
  409648:	and	w0, w0, #0xff
  40964c:	eor	w0, w0, #0x1
  409650:	and	w0, w0, #0xff
  409654:	cmp	w0, #0x0
  409658:	b.eq	40967c <ferror@plt+0x710c>  // b.none
  40965c:	ldr	w0, [sp, #28]
  409660:	sub	w2, w0, #0x1
  409664:	ldr	x0, [sp, #16]
  409668:	add	x0, x0, #0x8
  40966c:	mov	x1, x0
  409670:	mov	w0, w2
  409674:	bl	408de8 <ferror@plt+0x6878>
  409678:	b	4096f0 <ferror@plt+0x7180>
  40967c:	ldr	x0, [sp, #16]
  409680:	ldr	x2, [x0]
  409684:	adrp	x0, 417000 <ferror@plt+0x14a90>
  409688:	add	x1, x0, #0xee8
  40968c:	mov	x0, x2
  409690:	bl	40d37c <ferror@plt+0xae0c>
  409694:	and	w0, w0, #0xff
  409698:	eor	w0, w0, #0x1
  40969c:	and	w0, w0, #0xff
  4096a0:	cmp	w0, #0x0
  4096a4:	b.eq	4096c0 <ferror@plt+0x7150>  // b.none
  4096a8:	bl	408184 <ferror@plt+0x5c14>
  4096ac:	b	4096c0 <ferror@plt+0x7150>
  4096b0:	mov	x1, #0x0                   	// #0
  4096b4:	mov	w0, #0x0                   	// #0
  4096b8:	bl	408de8 <ferror@plt+0x6878>
  4096bc:	b	4096f0 <ferror@plt+0x7180>
  4096c0:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  4096c4:	add	x0, x0, #0x3f8
  4096c8:	ldr	x3, [x0]
  4096cc:	ldr	x0, [sp, #16]
  4096d0:	ldr	x0, [x0]
  4096d4:	mov	x2, x0
  4096d8:	adrp	x0, 417000 <ferror@plt+0x14a90>
  4096dc:	add	x1, x0, #0xf70
  4096e0:	mov	x0, x3
  4096e4:	bl	402540 <fprintf@plt>
  4096e8:	mov	w0, #0xffffffff            	// #-1
  4096ec:	bl	401f70 <exit@plt>
  4096f0:	ldp	x29, x30, [sp], #32
  4096f4:	ret
  4096f8:	stp	x29, x30, [sp, #-48]!
  4096fc:	mov	x29, sp
  409700:	str	w0, [sp, #44]
  409704:	str	x1, [sp, #32]
  409708:	str	x2, [sp, #24]
  40970c:	str	x3, [sp, #16]
  409710:	ldr	x4, [sp, #16]
  409714:	ldr	x3, [sp, #24]
  409718:	ldr	x2, [sp, #32]
  40971c:	mov	w1, #0x6                   	// #6
  409720:	ldr	w0, [sp, #44]
  409724:	bl	411a58 <ferror@plt+0xf4e8>
  409728:	nop
  40972c:	ldp	x29, x30, [sp], #48
  409730:	ret
  409734:	stp	x29, x30, [sp, #-48]!
  409738:	mov	x29, sp
  40973c:	str	w0, [sp, #44]
  409740:	str	x1, [sp, #32]
  409744:	str	x2, [sp, #24]
  409748:	str	w3, [sp, #40]
  40974c:	ldr	w4, [sp, #40]
  409750:	ldr	x3, [sp, #24]
  409754:	ldr	x2, [sp, #32]
  409758:	mov	w1, #0x6                   	// #6
  40975c:	ldr	w0, [sp, #44]
  409760:	bl	411508 <ferror@plt+0xef98>
  409764:	nop
  409768:	ldp	x29, x30, [sp], #48
  40976c:	ret
  409770:	stp	x29, x30, [sp, #-48]!
  409774:	mov	x29, sp
  409778:	str	w0, [sp, #44]
  40977c:	str	x1, [sp, #32]
  409780:	str	x2, [sp, #24]
  409784:	strh	w3, [sp, #42]
  409788:	ldrh	w4, [sp, #42]
  40978c:	ldr	x3, [sp, #24]
  409790:	ldr	x2, [sp, #32]
  409794:	mov	w1, #0x6                   	// #6
  409798:	ldr	w0, [sp, #44]
  40979c:	bl	411414 <ferror@plt+0xeea4>
  4097a0:	nop
  4097a4:	ldp	x29, x30, [sp], #48
  4097a8:	ret
  4097ac:	stp	x29, x30, [sp, #-48]!
  4097b0:	mov	x29, sp
  4097b4:	str	w0, [sp, #44]
  4097b8:	str	x1, [sp, #32]
  4097bc:	str	x2, [sp, #24]
  4097c0:	str	x3, [sp, #16]
  4097c4:	ldr	x4, [sp, #16]
  4097c8:	ldr	x3, [sp, #24]
  4097cc:	ldr	x2, [sp, #32]
  4097d0:	mov	w1, #0x6                   	// #6
  4097d4:	ldr	w0, [sp, #44]
  4097d8:	bl	4117d8 <ferror@plt+0xf268>
  4097dc:	nop
  4097e0:	ldp	x29, x30, [sp], #48
  4097e4:	ret
  4097e8:	sub	sp, sp, #0x10
  4097ec:	str	x0, [sp, #8]
  4097f0:	ldr	x0, [sp, #8]
  4097f4:	ldrh	w0, [x0, #4]
  4097f8:	add	sp, sp, #0x10
  4097fc:	ret
  409800:	sub	sp, sp, #0x10
  409804:	str	x0, [sp, #8]
  409808:	ldr	x0, [sp, #8]
  40980c:	ldr	w0, [x0, #4]
  409810:	add	sp, sp, #0x10
  409814:	ret
  409818:	stp	x29, x30, [sp, #-16]!
  40981c:	mov	x29, sp
  409820:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  409824:	add	x0, x0, #0x3f8
  409828:	ldr	x0, [x0]
  40982c:	mov	x3, x0
  409830:	mov	x2, #0x15c                 	// #348
  409834:	mov	x1, #0x1                   	// #1
  409838:	adrp	x0, 417000 <ferror@plt+0x14a90>
  40983c:	add	x0, x0, #0xfa8
  409840:	bl	4023a0 <fwrite@plt>
  409844:	mov	w0, #0xffffffff            	// #-1
  409848:	bl	401f70 <exit@plt>
  40984c:	stp	x29, x30, [sp, #-80]!
  409850:	mov	x29, sp
  409854:	str	x0, [sp, #40]
  409858:	str	x1, [sp, #32]
  40985c:	str	x2, [sp, #24]
  409860:	str	x3, [sp, #16]
  409864:	ldr	x0, [sp, #32]
  409868:	ldr	x0, [x0]
  40986c:	str	x0, [sp, #72]
  409870:	ldr	x0, [sp, #40]
  409874:	ldr	w0, [x0]
  409878:	str	w0, [sp, #68]
  40987c:	ldr	x0, [sp, #72]
  409880:	add	x0, x0, #0x8
  409884:	str	x0, [sp, #72]
  409888:	ldr	w0, [sp, #68]
  40988c:	sub	w0, w0, #0x1
  409890:	str	w0, [sp, #68]
  409894:	ldr	w0, [sp, #68]
  409898:	cmp	w0, #0x0
  40989c:	b.gt	4098a4 <ferror@plt+0x7334>
  4098a0:	bl	40d088 <ferror@plt+0xab18>
  4098a4:	ldr	x0, [sp, #72]
  4098a8:	ldr	x2, [x0]
  4098ac:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4098b0:	add	x1, x0, #0x108
  4098b4:	mov	x0, x2
  4098b8:	bl	40d37c <ferror@plt+0xae0c>
  4098bc:	and	w0, w0, #0xff
  4098c0:	eor	w0, w0, #0x1
  4098c4:	and	w0, w0, #0xff
  4098c8:	cmp	w0, #0x0
  4098cc:	b.eq	409a04 <ferror@plt+0x7494>  // b.none
  4098d0:	ldr	x0, [sp, #72]
  4098d4:	add	x0, x0, #0x8
  4098d8:	str	x0, [sp, #72]
  4098dc:	ldr	w0, [sp, #68]
  4098e0:	sub	w0, w0, #0x1
  4098e4:	str	w0, [sp, #68]
  4098e8:	ldr	w0, [sp, #68]
  4098ec:	cmp	w0, #0x0
  4098f0:	b.gt	4098f8 <ferror@plt+0x7388>
  4098f4:	bl	40d088 <ferror@plt+0xab18>
  4098f8:	ldr	x0, [sp, #72]
  4098fc:	ldr	x0, [x0]
  409900:	mov	w1, #0x2d                  	// #45
  409904:	bl	402380 <strchr@plt>
  409908:	str	x0, [sp, #56]
  40990c:	ldr	x0, [sp, #56]
  409910:	cmp	x0, #0x0
  409914:	b.eq	4099b8 <ferror@plt+0x7448>  // b.none
  409918:	ldr	x0, [sp, #56]
  40991c:	strb	wzr, [x0]
  409920:	ldr	x0, [sp, #72]
  409924:	ldr	x0, [x0]
  409928:	mov	w2, #0x0                   	// #0
  40992c:	mov	x1, x0
  409930:	ldr	x0, [sp, #24]
  409934:	bl	40be60 <ferror@plt+0x98f0>
  409938:	cmp	w0, #0x0
  40993c:	b.ne	409954 <ferror@plt+0x73e4>  // b.any
  409940:	ldr	x0, [sp, #24]
  409944:	ldr	w1, [x0]
  409948:	mov	w0, #0xffffff              	// #16777215
  40994c:	cmp	w1, w0
  409950:	b.ls	40996c <ferror@plt+0x73fc>  // b.plast
  409954:	ldr	x0, [sp, #72]
  409958:	ldr	x0, [x0]
  40995c:	mov	x1, x0
  409960:	adrp	x0, 418000 <ferror@plt+0x15a90>
  409964:	add	x0, x0, #0x110
  409968:	bl	40d0f0 <ferror@plt+0xab80>
  40996c:	ldr	x0, [sp, #56]
  409970:	add	x0, x0, #0x1
  409974:	mov	w2, #0x0                   	// #0
  409978:	mov	x1, x0
  40997c:	ldr	x0, [sp, #16]
  409980:	bl	40be60 <ferror@plt+0x98f0>
  409984:	cmp	w0, #0x0
  409988:	b.ne	4099a0 <ferror@plt+0x7430>  // b.any
  40998c:	ldr	x0, [sp, #16]
  409990:	ldr	w1, [x0]
  409994:	mov	w0, #0xffffff              	// #16777215
  409998:	cmp	w1, w0
  40999c:	b.ls	409a1c <ferror@plt+0x74ac>  // b.plast
  4099a0:	ldr	x0, [sp, #72]
  4099a4:	ldr	x0, [x0]
  4099a8:	mov	x1, x0
  4099ac:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4099b0:	add	x0, x0, #0x110
  4099b4:	bl	40d0f0 <ferror@plt+0xab80>
  4099b8:	ldr	x0, [sp, #72]
  4099bc:	ldr	x0, [x0]
  4099c0:	mov	w2, #0x0                   	// #0
  4099c4:	mov	x1, x0
  4099c8:	ldr	x0, [sp, #24]
  4099cc:	bl	40be60 <ferror@plt+0x98f0>
  4099d0:	cmp	w0, #0x0
  4099d4:	b.ne	4099ec <ferror@plt+0x747c>  // b.any
  4099d8:	ldr	x0, [sp, #24]
  4099dc:	ldr	w1, [x0]
  4099e0:	mov	w0, #0xffffff              	// #16777215
  4099e4:	cmp	w1, w0
  4099e8:	b.ls	409a1c <ferror@plt+0x74ac>  // b.plast
  4099ec:	ldr	x0, [sp, #72]
  4099f0:	ldr	x0, [x0]
  4099f4:	mov	x1, x0
  4099f8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4099fc:	add	x0, x0, #0x110
  409a00:	bl	40d0f0 <ferror@plt+0xab80>
  409a04:	ldr	x0, [sp, #72]
  409a08:	ldr	x0, [x0]
  409a0c:	mov	x1, x0
  409a10:	adrp	x0, 418000 <ferror@plt+0x15a90>
  409a14:	add	x0, x0, #0x120
  409a18:	bl	40d0f0 <ferror@plt+0xab80>
  409a1c:	ldr	x0, [sp, #40]
  409a20:	ldr	w1, [sp, #68]
  409a24:	str	w1, [x0]
  409a28:	ldr	x0, [sp, #32]
  409a2c:	ldr	x1, [sp, #72]
  409a30:	str	x1, [x0]
  409a34:	mov	w0, #0x0                   	// #0
  409a38:	ldp	x29, x30, [sp], #80
  409a3c:	ret
  409a40:	stp	x29, x30, [sp, #-64]!
  409a44:	mov	x29, sp
  409a48:	str	x0, [sp, #40]
  409a4c:	str	w1, [sp, #36]
  409a50:	strh	w2, [sp, #34]
  409a54:	str	w3, [sp, #28]
  409a58:	strh	w4, [sp, #32]
  409a5c:	mov	w2, #0x3                   	// #3
  409a60:	ldr	w1, [sp, #36]
  409a64:	ldr	x0, [sp, #40]
  409a68:	bl	415fa4 <ferror@plt+0x13a34>
  409a6c:	str	x0, [sp, #56]
  409a70:	ldr	w3, [sp, #28]
  409a74:	mov	w2, #0x1                   	// #1
  409a78:	ldr	w1, [sp, #36]
  409a7c:	ldr	x0, [sp, #40]
  409a80:	bl	415cbc <ferror@plt+0x1374c>
  409a84:	ldrh	w3, [sp, #34]
  409a88:	mov	w2, #0x2                   	// #2
  409a8c:	ldr	w1, [sp, #36]
  409a90:	ldr	x0, [sp, #40]
  409a94:	bl	415c80 <ferror@plt+0x13710>
  409a98:	ldrh	w3, [sp, #32]
  409a9c:	mov	w2, #0x3                   	// #3
  409aa0:	ldr	w1, [sp, #36]
  409aa4:	ldr	x0, [sp, #40]
  409aa8:	bl	415c80 <ferror@plt+0x13710>
  409aac:	ldr	x1, [sp, #56]
  409ab0:	ldr	x0, [sp, #40]
  409ab4:	bl	415ffc <ferror@plt+0x13a8c>
  409ab8:	mov	w0, #0x0                   	// #0
  409abc:	ldp	x29, x30, [sp], #64
  409ac0:	ret
  409ac4:	stp	x29, x30, [sp, #-48]!
  409ac8:	mov	x29, sp
  409acc:	str	x0, [sp, #40]
  409ad0:	str	w1, [sp, #36]
  409ad4:	strh	w2, [sp, #34]
  409ad8:	strh	w3, [sp, #32]
  409adc:	str	w4, [sp, #28]
  409ae0:	str	w5, [sp, #24]
  409ae4:	ldrsh	w0, [sp, #32]
  409ae8:	cmn	w0, #0x1
  409aec:	b.eq	409b3c <ferror@plt+0x75cc>  // b.none
  409af0:	ldrsh	w1, [sp, #32]
  409af4:	ldrh	w0, [sp, #34]
  409af8:	sub	w0, w1, w0
  409afc:	cmp	w0, #0x0
  409b00:	b.le	409b3c <ferror@plt+0x75cc>
  409b04:	mov	w4, #0x8                   	// #8
  409b08:	ldr	w3, [sp, #28]
  409b0c:	ldrh	w2, [sp, #34]
  409b10:	ldr	w1, [sp, #36]
  409b14:	ldr	x0, [sp, #40]
  409b18:	bl	409a40 <ferror@plt+0x74d0>
  409b1c:	ldrh	w0, [sp, #32]
  409b20:	mov	w4, #0x10                  	// #16
  409b24:	ldr	w3, [sp, #24]
  409b28:	mov	w2, w0
  409b2c:	ldr	w1, [sp, #36]
  409b30:	ldr	x0, [sp, #40]
  409b34:	bl	409a40 <ferror@plt+0x74d0>
  409b38:	b	409b54 <ferror@plt+0x75e4>
  409b3c:	mov	w4, #0x0                   	// #0
  409b40:	ldr	w3, [sp, #28]
  409b44:	ldrh	w2, [sp, #34]
  409b48:	ldr	w1, [sp, #36]
  409b4c:	ldr	x0, [sp, #40]
  409b50:	bl	409a40 <ferror@plt+0x74d0>
  409b54:	mov	w0, #0x0                   	// #0
  409b58:	ldp	x29, x30, [sp], #48
  409b5c:	ret
  409b60:	stp	x29, x30, [sp, #-64]!
  409b64:	mov	x29, sp
  409b68:	str	x0, [sp, #40]
  409b6c:	str	w1, [sp, #36]
  409b70:	strh	w2, [sp, #34]
  409b74:	strh	w3, [sp, #32]
  409b78:	strh	w4, [sp, #30]
  409b7c:	str	wzr, [sp, #56]
  409b80:	ldrh	w0, [sp, #30]
  409b84:	strh	w0, [sp, #56]
  409b88:	ldrh	w0, [sp, #34]
  409b8c:	strh	w0, [sp, #58]
  409b90:	ldrsh	w0, [sp, #32]
  409b94:	cmn	w0, #0x1
  409b98:	b.eq	409c00 <ferror@plt+0x7690>  // b.none
  409b9c:	add	x0, sp, #0x38
  409ba0:	mov	w4, #0x4                   	// #4
  409ba4:	mov	x3, x0
  409ba8:	mov	w2, #0x2                   	// #2
  409bac:	ldr	w1, [sp, #36]
  409bb0:	ldr	x0, [sp, #40]
  409bb4:	bl	415d78 <ferror@plt+0x13808>
  409bb8:	ldrh	w0, [sp, #56]
  409bbc:	and	w0, w0, #0xfffffff7
  409bc0:	and	w0, w0, #0xffff
  409bc4:	strh	w0, [sp, #56]
  409bc8:	ldrh	w0, [sp, #56]
  409bcc:	orr	w0, w0, #0x10
  409bd0:	and	w0, w0, #0xffff
  409bd4:	strh	w0, [sp, #56]
  409bd8:	ldrh	w0, [sp, #32]
  409bdc:	strh	w0, [sp, #58]
  409be0:	add	x0, sp, #0x38
  409be4:	mov	w4, #0x4                   	// #4
  409be8:	mov	x3, x0
  409bec:	mov	w2, #0x2                   	// #2
  409bf0:	ldr	w1, [sp, #36]
  409bf4:	ldr	x0, [sp, #40]
  409bf8:	bl	415d78 <ferror@plt+0x13808>
  409bfc:	b	409c1c <ferror@plt+0x76ac>
  409c00:	add	x0, sp, #0x38
  409c04:	mov	w4, #0x4                   	// #4
  409c08:	mov	x3, x0
  409c0c:	mov	w2, #0x2                   	// #2
  409c10:	ldr	w1, [sp, #36]
  409c14:	ldr	x0, [sp, #40]
  409c18:	bl	415d78 <ferror@plt+0x13808>
  409c1c:	mov	w0, #0x0                   	// #0
  409c20:	ldp	x29, x30, [sp], #64
  409c24:	ret
  409c28:	sub	sp, sp, #0x470
  409c2c:	stp	x29, x30, [sp]
  409c30:	mov	x29, sp
  409c34:	str	w0, [sp, #28]
  409c38:	str	w1, [sp, #24]
  409c3c:	str	x2, [sp, #16]
  409c40:	add	x0, sp, #0x30
  409c44:	mov	x1, #0x420                 	// #1056
  409c48:	mov	x2, x1
  409c4c:	mov	w1, #0x0                   	// #0
  409c50:	bl	402180 <memset@plt>
  409c54:	mov	w0, #0x20                  	// #32
  409c58:	str	w0, [sp, #48]
  409c5c:	ldr	w0, [sp, #28]
  409c60:	and	w0, w0, #0xffff
  409c64:	strh	w0, [sp, #52]
  409c68:	mov	w0, #0x1                   	// #1
  409c6c:	strh	w0, [sp, #54]
  409c70:	mov	w0, #0x7                   	// #7
  409c74:	strb	w0, [sp, #64]
  409c78:	str	xzr, [sp, #1128]
  409c7c:	mov	w0, #0xffffffff            	// #-1
  409c80:	strh	w0, [sp, #1126]
  409c84:	mov	w0, #0xffffffff            	// #-1
  409c88:	strh	w0, [sp, #1124]
  409c8c:	str	wzr, [sp, #40]
  409c90:	strb	wzr, [sp, #1123]
  409c94:	strh	wzr, [sp, #1120]
  409c98:	str	wzr, [sp, #36]
  409c9c:	str	wzr, [sp, #32]
  409ca0:	b	409f40 <ferror@plt+0x79d0>
  409ca4:	ldr	x0, [sp, #16]
  409ca8:	ldr	x2, [x0]
  409cac:	adrp	x0, 418000 <ferror@plt+0x15a90>
  409cb0:	add	x1, x0, #0x138
  409cb4:	mov	x0, x2
  409cb8:	bl	4022b0 <strcmp@plt>
  409cbc:	cmp	w0, #0x0
  409cc0:	b.ne	409cfc <ferror@plt+0x778c>  // b.any
  409cc4:	ldr	x0, [sp, #16]
  409cc8:	add	x0, x0, #0x8
  409ccc:	str	x0, [sp, #16]
  409cd0:	ldr	w0, [sp, #24]
  409cd4:	sub	w0, w0, #0x1
  409cd8:	str	w0, [sp, #24]
  409cdc:	ldr	w0, [sp, #24]
  409ce0:	cmp	w0, #0x0
  409ce4:	b.gt	409cec <ferror@plt+0x777c>
  409ce8:	bl	40d088 <ferror@plt+0xab18>
  409cec:	ldr	x0, [sp, #16]
  409cf0:	ldr	x0, [x0]
  409cf4:	str	x0, [sp, #1128]
  409cf8:	b	409f28 <ferror@plt+0x79b8>
  409cfc:	ldr	x0, [sp, #16]
  409d00:	ldr	x2, [x0]
  409d04:	adrp	x0, 418000 <ferror@plt+0x15a90>
  409d08:	add	x1, x0, #0x140
  409d0c:	mov	x0, x2
  409d10:	bl	4022b0 <strcmp@plt>
  409d14:	cmp	w0, #0x0
  409d18:	b.ne	409dbc <ferror@plt+0x784c>  // b.any
  409d1c:	ldr	x0, [sp, #16]
  409d20:	add	x0, x0, #0x8
  409d24:	str	x0, [sp, #16]
  409d28:	ldr	w0, [sp, #24]
  409d2c:	sub	w0, w0, #0x1
  409d30:	str	w0, [sp, #24]
  409d34:	ldr	w0, [sp, #24]
  409d38:	cmp	w0, #0x0
  409d3c:	b.gt	409d44 <ferror@plt+0x77d4>
  409d40:	bl	40d088 <ferror@plt+0xab18>
  409d44:	ldr	x0, [sp, #16]
  409d48:	ldr	x0, [x0]
  409d4c:	mov	w1, #0x2d                  	// #45
  409d50:	bl	402380 <strchr@plt>
  409d54:	str	x0, [sp, #1104]
  409d58:	ldr	x0, [sp, #1104]
  409d5c:	cmp	x0, #0x0
  409d60:	b.eq	409da8 <ferror@plt+0x7838>  // b.none
  409d64:	ldr	x0, [sp, #1104]
  409d68:	strb	wzr, [x0]
  409d6c:	ldr	x0, [sp, #1104]
  409d70:	add	x0, x0, #0x1
  409d74:	str	x0, [sp, #1104]
  409d78:	ldr	x0, [sp, #16]
  409d7c:	ldr	x0, [x0]
  409d80:	bl	4020f0 <atoi@plt>
  409d84:	strh	w0, [sp, #1126]
  409d88:	ldr	x0, [sp, #1104]
  409d8c:	bl	4020f0 <atoi@plt>
  409d90:	strh	w0, [sp, #1124]
  409d94:	ldrh	w0, [sp, #40]
  409d98:	orr	w0, w0, #0x8
  409d9c:	and	w0, w0, #0xffff
  409da0:	strh	w0, [sp, #40]
  409da4:	b	409f28 <ferror@plt+0x79b8>
  409da8:	ldr	x0, [sp, #16]
  409dac:	ldr	x0, [x0]
  409db0:	bl	4020f0 <atoi@plt>
  409db4:	strh	w0, [sp, #1126]
  409db8:	b	409f28 <ferror@plt+0x79b8>
  409dbc:	ldr	x0, [sp, #16]
  409dc0:	ldr	x2, [x0]
  409dc4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  409dc8:	add	x1, x0, #0x148
  409dcc:	mov	x0, x2
  409dd0:	bl	4022b0 <strcmp@plt>
  409dd4:	cmp	w0, #0x0
  409dd8:	b.ne	409dec <ferror@plt+0x787c>  // b.any
  409ddc:	ldrh	w0, [sp, #1120]
  409de0:	orr	w0, w0, #0x2
  409de4:	strh	w0, [sp, #1120]
  409de8:	b	409f28 <ferror@plt+0x79b8>
  409dec:	ldr	x0, [sp, #16]
  409df0:	ldr	x2, [x0]
  409df4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  409df8:	add	x1, x0, #0x150
  409dfc:	mov	x0, x2
  409e00:	bl	4022b0 <strcmp@plt>
  409e04:	cmp	w0, #0x0
  409e08:	b.ne	409e1c <ferror@plt+0x78ac>  // b.any
  409e0c:	ldrh	w0, [sp, #1120]
  409e10:	orr	w0, w0, #0x1
  409e14:	strh	w0, [sp, #1120]
  409e18:	b	409f28 <ferror@plt+0x79b8>
  409e1c:	ldr	x0, [sp, #16]
  409e20:	ldr	x2, [x0]
  409e24:	adrp	x0, 418000 <ferror@plt+0x15a90>
  409e28:	add	x1, x0, #0x158
  409e2c:	mov	x0, x2
  409e30:	bl	4022b0 <strcmp@plt>
  409e34:	cmp	w0, #0x0
  409e38:	b.ne	409e50 <ferror@plt+0x78e0>  // b.any
  409e3c:	ldrh	w0, [sp, #40]
  409e40:	orr	w0, w0, #0x2
  409e44:	and	w0, w0, #0xffff
  409e48:	strh	w0, [sp, #40]
  409e4c:	b	409f28 <ferror@plt+0x79b8>
  409e50:	ldr	x0, [sp, #16]
  409e54:	ldr	x2, [x0]
  409e58:	adrp	x0, 418000 <ferror@plt+0x15a90>
  409e5c:	add	x1, x0, #0x160
  409e60:	mov	x0, x2
  409e64:	bl	4022b0 <strcmp@plt>
  409e68:	cmp	w0, #0x0
  409e6c:	b.ne	409e84 <ferror@plt+0x7914>  // b.any
  409e70:	ldrh	w0, [sp, #40]
  409e74:	orr	w0, w0, #0x4
  409e78:	and	w0, w0, #0xffff
  409e7c:	strh	w0, [sp, #40]
  409e80:	b	409f28 <ferror@plt+0x79b8>
  409e84:	ldr	x0, [sp, #16]
  409e88:	ldr	x2, [x0]
  409e8c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  409e90:	add	x1, x0, #0x170
  409e94:	mov	x0, x2
  409e98:	bl	4022b0 <strcmp@plt>
  409e9c:	cmp	w0, #0x0
  409ea0:	b.ne	409ed4 <ferror@plt+0x7964>  // b.any
  409ea4:	add	x3, sp, #0x20
  409ea8:	add	x2, sp, #0x24
  409eac:	add	x1, sp, #0x10
  409eb0:	add	x0, sp, #0x18
  409eb4:	bl	40984c <ferror@plt+0x72dc>
  409eb8:	cmp	w0, #0x0
  409ebc:	b.eq	409ec8 <ferror@plt+0x7958>  // b.none
  409ec0:	mov	w0, #0xffffffff            	// #-1
  409ec4:	b	40a174 <ferror@plt+0x7c04>
  409ec8:	mov	w0, #0x1                   	// #1
  409ecc:	strb	w0, [sp, #1123]
  409ed0:	b	409f28 <ferror@plt+0x79b8>
  409ed4:	ldr	x0, [sp, #16]
  409ed8:	ldr	x2, [x0]
  409edc:	adrp	x0, 418000 <ferror@plt+0x15a90>
  409ee0:	add	x1, x0, #0x180
  409ee4:	mov	x0, x2
  409ee8:	bl	40d37c <ferror@plt+0xae0c>
  409eec:	and	w0, w0, #0xff
  409ef0:	eor	w0, w0, #0x1
  409ef4:	and	w0, w0, #0xff
  409ef8:	cmp	w0, #0x0
  409efc:	b.eq	409f28 <ferror@plt+0x79b8>  // b.none
  409f00:	ldr	x0, [sp, #16]
  409f04:	add	x0, x0, #0x8
  409f08:	str	x0, [sp, #16]
  409f0c:	ldr	w0, [sp, #24]
  409f10:	sub	w0, w0, #0x1
  409f14:	str	w0, [sp, #24]
  409f18:	ldr	w0, [sp, #24]
  409f1c:	cmp	w0, #0x0
  409f20:	b.gt	409f28 <ferror@plt+0x79b8>
  409f24:	bl	40d088 <ferror@plt+0xab18>
  409f28:	ldr	w0, [sp, #24]
  409f2c:	sub	w0, w0, #0x1
  409f30:	str	w0, [sp, #24]
  409f34:	ldr	x0, [sp, #16]
  409f38:	add	x0, x0, #0x8
  409f3c:	str	x0, [sp, #16]
  409f40:	ldr	w0, [sp, #24]
  409f44:	cmp	w0, #0x0
  409f48:	b.gt	409ca4 <ferror@plt+0x7734>
  409f4c:	ldr	x0, [sp, #1128]
  409f50:	cmp	x0, #0x0
  409f54:	b.eq	409f64 <ferror@plt+0x79f4>  // b.none
  409f58:	ldrsh	w0, [sp, #1126]
  409f5c:	cmn	w0, #0x1
  409f60:	b.ne	409f90 <ferror@plt+0x7a20>  // b.any
  409f64:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  409f68:	add	x0, x0, #0x3f8
  409f6c:	ldr	x0, [x0]
  409f70:	mov	x3, x0
  409f74:	mov	x2, #0x2b                  	// #43
  409f78:	mov	x1, #0x1                   	// #1
  409f7c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  409f80:	add	x0, x0, #0x188
  409f84:	bl	4023a0 <fwrite@plt>
  409f88:	mov	w0, #0xffffffff            	// #-1
  409f8c:	b	40a174 <ferror@plt+0x7c04>
  409f90:	ldr	x0, [sp, #1128]
  409f94:	bl	4102f8 <ferror@plt+0xdd88>
  409f98:	str	w0, [sp, #68]
  409f9c:	ldr	w0, [sp, #68]
  409fa0:	cmp	w0, #0x0
  409fa4:	b.ne	409fd0 <ferror@plt+0x7a60>  // b.any
  409fa8:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  409fac:	add	x0, x0, #0x3f8
  409fb0:	ldr	x3, [x0]
  409fb4:	ldr	x2, [sp, #1128]
  409fb8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  409fbc:	add	x1, x0, #0x1b8
  409fc0:	mov	x0, x3
  409fc4:	bl	402540 <fprintf@plt>
  409fc8:	mov	w0, #0xffffffff            	// #-1
  409fcc:	b	40a174 <ferror@plt+0x7c04>
  409fd0:	ldrsh	w0, [sp, #1126]
  409fd4:	cmp	w0, #0xfff
  409fd8:	b.le	40a008 <ferror@plt+0x7a98>
  409fdc:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  409fe0:	add	x0, x0, #0x3f8
  409fe4:	ldr	x3, [x0]
  409fe8:	ldrsh	w0, [sp, #1126]
  409fec:	mov	w2, w0
  409ff0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  409ff4:	add	x1, x0, #0x1d8
  409ff8:	mov	x0, x3
  409ffc:	bl	402540 <fprintf@plt>
  40a000:	mov	w0, #0xffffffff            	// #-1
  40a004:	b	40a174 <ferror@plt+0x7c04>
  40a008:	ldrh	w0, [sp, #40]
  40a00c:	and	w0, w0, #0x8
  40a010:	cmp	w0, #0x0
  40a014:	b.eq	40a0b0 <ferror@plt+0x7b40>  // b.none
  40a018:	ldrsh	w0, [sp, #1124]
  40a01c:	cmn	w0, #0x1
  40a020:	b.eq	40a040 <ferror@plt+0x7ad0>  // b.none
  40a024:	ldrsh	w0, [sp, #1124]
  40a028:	cmp	w0, #0xfff
  40a02c:	b.gt	40a040 <ferror@plt+0x7ad0>
  40a030:	ldrsh	w1, [sp, #1126]
  40a034:	ldrsh	w0, [sp, #1124]
  40a038:	cmp	w1, w0
  40a03c:	b.lt	40a074 <ferror@plt+0x7b04>  // b.tstop
  40a040:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40a044:	add	x0, x0, #0x3f8
  40a048:	ldr	x4, [x0]
  40a04c:	ldrsh	w0, [sp, #1126]
  40a050:	ldrsh	w1, [sp, #1124]
  40a054:	mov	w3, w1
  40a058:	mov	w2, w0
  40a05c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a060:	add	x1, x0, #0x1f0
  40a064:	mov	x0, x4
  40a068:	bl	402540 <fprintf@plt>
  40a06c:	mov	w0, #0xffffffff            	// #-1
  40a070:	b	40a174 <ferror@plt+0x7c04>
  40a074:	ldrh	w0, [sp, #40]
  40a078:	and	w0, w0, #0x2
  40a07c:	cmp	w0, #0x0
  40a080:	b.eq	40a0b0 <ferror@plt+0x7b40>  // b.none
  40a084:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40a088:	add	x0, x0, #0x3f8
  40a08c:	ldr	x0, [x0]
  40a090:	mov	x3, x0
  40a094:	mov	x2, #0x2b                  	// #43
  40a098:	mov	x1, #0x1                   	// #1
  40a09c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a0a0:	add	x0, x0, #0x210
  40a0a4:	bl	4023a0 <fwrite@plt>
  40a0a8:	mov	w0, #0xffffffff            	// #-1
  40a0ac:	b	40a174 <ferror@plt+0x7c04>
  40a0b0:	add	x0, sp, #0x30
  40a0b4:	mov	w2, #0x1a                  	// #26
  40a0b8:	mov	w1, #0x420                 	// #1056
  40a0bc:	bl	415fa4 <ferror@plt+0x13a34>
  40a0c0:	str	x0, [sp, #1112]
  40a0c4:	ldrh	w0, [sp, #1120]
  40a0c8:	cmp	w0, #0x0
  40a0cc:	b.eq	40a0e4 <ferror@plt+0x7b74>  // b.none
  40a0d0:	add	x0, sp, #0x30
  40a0d4:	ldrh	w3, [sp, #1120]
  40a0d8:	mov	w2, #0x0                   	// #0
  40a0dc:	mov	w1, #0x420                 	// #1056
  40a0e0:	bl	415c80 <ferror@plt+0x13710>
  40a0e4:	ldrb	w0, [sp, #1123]
  40a0e8:	cmp	w0, #0x0
  40a0ec:	b.eq	40a11c <ferror@plt+0x7bac>  // b.none
  40a0f0:	ldrh	w6, [sp, #1126]
  40a0f4:	ldr	w1, [sp, #36]
  40a0f8:	ldr	w2, [sp, #32]
  40a0fc:	add	x0, sp, #0x30
  40a100:	mov	w5, w2
  40a104:	mov	w4, w1
  40a108:	ldrh	w3, [sp, #1124]
  40a10c:	mov	w2, w6
  40a110:	mov	w1, #0x420                 	// #1056
  40a114:	bl	409ac4 <ferror@plt+0x7554>
  40a118:	b	40a13c <ferror@plt+0x7bcc>
  40a11c:	ldrh	w1, [sp, #1126]
  40a120:	ldrh	w2, [sp, #40]
  40a124:	add	x0, sp, #0x30
  40a128:	mov	w4, w2
  40a12c:	ldrh	w3, [sp, #1124]
  40a130:	mov	w2, w1
  40a134:	mov	w1, #0x420                 	// #1056
  40a138:	bl	409b60 <ferror@plt+0x75f0>
  40a13c:	add	x0, sp, #0x30
  40a140:	ldr	x1, [sp, #1112]
  40a144:	bl	415ffc <ferror@plt+0x13a8c>
  40a148:	add	x0, sp, #0x30
  40a14c:	mov	x2, #0x0                   	// #0
  40a150:	mov	x1, x0
  40a154:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40a158:	add	x0, x0, #0x340
  40a15c:	bl	415448 <ferror@plt+0x12ed8>
  40a160:	cmp	w0, #0x0
  40a164:	b.ge	40a170 <ferror@plt+0x7c00>  // b.tcont
  40a168:	mov	w0, #0xffffffff            	// #-1
  40a16c:	b	40a174 <ferror@plt+0x7c04>
  40a170:	mov	w0, #0x0                   	// #0
  40a174:	ldp	x29, x30, [sp]
  40a178:	add	sp, sp, #0x470
  40a17c:	ret
  40a180:	sub	sp, sp, #0x10
  40a184:	strh	w0, [sp, #14]
  40a188:	strh	w1, [sp, #12]
  40a18c:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40a190:	add	x0, x0, #0x494
  40a194:	ldr	w0, [x0]
  40a198:	cmp	w0, #0x0
  40a19c:	b.eq	40a1d0 <ferror@plt+0x7c60>  // b.none
  40a1a0:	ldrh	w1, [sp, #14]
  40a1a4:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40a1a8:	add	x0, x0, #0x494
  40a1ac:	ldr	w0, [x0]
  40a1b0:	cmp	w1, w0
  40a1b4:	b.ls	40a1d0 <ferror@plt+0x7c60>  // b.plast
  40a1b8:	ldrh	w0, [sp, #12]
  40a1bc:	and	w0, w0, #0x10
  40a1c0:	cmp	w0, #0x0
  40a1c4:	b.ne	40a1d0 <ferror@plt+0x7c60>  // b.any
  40a1c8:	mov	w0, #0xffffffff            	// #-1
  40a1cc:	b	40a204 <ferror@plt+0x7c94>
  40a1d0:	ldrh	w0, [sp, #12]
  40a1d4:	and	w0, w0, #0x8
  40a1d8:	cmp	w0, #0x0
  40a1dc:	b.ne	40a1f8 <ferror@plt+0x7c88>  // b.any
  40a1e0:	ldrh	w1, [sp, #14]
  40a1e4:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40a1e8:	add	x0, x0, #0x494
  40a1ec:	ldr	w0, [x0]
  40a1f0:	cmp	w1, w0
  40a1f4:	b.cs	40a200 <ferror@plt+0x7c90>  // b.hs, b.nlast
  40a1f8:	mov	w0, #0x0                   	// #0
  40a1fc:	b	40a204 <ferror@plt+0x7c94>
  40a200:	mov	w0, #0x1                   	// #1
  40a204:	add	sp, sp, #0x10
  40a208:	ret
  40a20c:	stp	x29, x30, [sp, #-32]!
  40a210:	mov	x29, sp
  40a214:	str	w0, [sp, #28]
  40a218:	str	x1, [sp, #16]
  40a21c:	str	w2, [sp, #24]
  40a220:	mov	x0, #0x0                   	// #0
  40a224:	bl	410f3c <ferror@plt+0xe9cc>
  40a228:	ldr	w0, [sp, #28]
  40a22c:	bl	410188 <ferror@plt+0xdc18>
  40a230:	mov	x4, x0
  40a234:	ldr	x3, [sp, #16]
  40a238:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a23c:	add	x2, x0, #0x240
  40a240:	mov	w1, #0x0                   	// #0
  40a244:	mov	w0, #0x4                   	// #4
  40a248:	bl	411a58 <ferror@plt+0xf4e8>
  40a24c:	ldr	w0, [sp, #24]
  40a250:	cmp	w0, #0x0
  40a254:	b.ne	40a264 <ferror@plt+0x7cf4>  // b.any
  40a258:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a25c:	add	x0, x0, #0x248
  40a260:	b	40a26c <ferror@plt+0x7cfc>
  40a264:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a268:	add	x0, x0, #0x250
  40a26c:	mov	x1, x0
  40a270:	mov	w0, #0x2                   	// #2
  40a274:	bl	410fd0 <ferror@plt+0xea60>
  40a278:	nop
  40a27c:	ldp	x29, x30, [sp], #32
  40a280:	ret
  40a284:	stp	x29, x30, [sp, #-16]!
  40a288:	mov	x29, sp
  40a28c:	mov	x1, #0x0                   	// #0
  40a290:	mov	w0, #0x2                   	// #2
  40a294:	bl	411098 <ferror@plt+0xeb28>
  40a298:	bl	410f98 <ferror@plt+0xea28>
  40a29c:	nop
  40a2a0:	ldp	x29, x30, [sp], #16
  40a2a4:	ret
  40a2a8:	stp	x29, x30, [sp, #-96]!
  40a2ac:	mov	x29, sp
  40a2b0:	str	x0, [sp, #24]
  40a2b4:	str	w1, [sp, #20]
  40a2b8:	str	w2, [sp, #16]
  40a2bc:	add	x4, sp, #0x20
  40a2c0:	ldr	x3, [sp, #24]
  40a2c4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a2c8:	add	x2, x0, #0x258
  40a2cc:	mov	x1, #0x40                  	// #64
  40a2d0:	mov	x0, x4
  40a2d4:	bl	4020a0 <snprintf@plt>
  40a2d8:	ldr	w3, [sp, #20]
  40a2dc:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a2e0:	add	x2, x0, #0x260
  40a2e4:	ldr	x1, [sp, #24]
  40a2e8:	mov	w0, #0x4                   	// #4
  40a2ec:	bl	409734 <ferror@plt+0x71c4>
  40a2f0:	ldr	w1, [sp, #20]
  40a2f4:	ldr	w0, [sp, #16]
  40a2f8:	cmp	w1, w0
  40a2fc:	b.eq	40a318 <ferror@plt+0x7da8>  // b.none
  40a300:	add	x1, sp, #0x20
  40a304:	ldr	w3, [sp, #16]
  40a308:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a30c:	add	x2, x0, #0x268
  40a310:	mov	w0, #0x4                   	// #4
  40a314:	bl	409734 <ferror@plt+0x71c4>
  40a318:	nop
  40a31c:	ldp	x29, x30, [sp], #96
  40a320:	ret
  40a324:	stp	x29, x30, [sp, #-112]!
  40a328:	mov	x29, sp
  40a32c:	str	x0, [sp, #24]
  40a330:	str	w1, [sp, #20]
  40a334:	ldr	x0, [sp, #24]
  40a338:	str	x0, [sp, #72]
  40a33c:	ldr	x0, [sp, #72]
  40a340:	ldrh	w0, [x0]
  40a344:	sub	w0, w0, #0x4
  40a348:	str	w0, [sp, #100]
  40a34c:	strh	wzr, [sp, #98]
  40a350:	str	wzr, [sp, #92]
  40a354:	mov	w2, #0x1                   	// #1
  40a358:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a35c:	add	x1, x0, #0x270
  40a360:	ldr	w0, [sp, #20]
  40a364:	bl	40a20c <ferror@plt+0x7c9c>
  40a368:	ldr	x0, [sp, #72]
  40a36c:	add	x0, x0, #0x4
  40a370:	str	x0, [sp, #104]
  40a374:	b	40a51c <ferror@plt+0x7fac>
  40a378:	str	wzr, [sp, #88]
  40a37c:	strh	wzr, [sp, #70]
  40a380:	strh	wzr, [sp, #86]
  40a384:	ldr	x0, [sp, #104]
  40a388:	ldrh	w0, [x0, #2]
  40a38c:	cmp	w0, #0x3
  40a390:	b.ne	40a4cc <ferror@plt+0x7f5c>  // b.any
  40a394:	ldr	x0, [sp, #104]
  40a398:	add	x1, x0, #0x4
  40a39c:	ldr	x0, [sp, #104]
  40a3a0:	ldrh	w0, [x0]
  40a3a4:	sub	w0, w0, #0x4
  40a3a8:	mov	w2, w0
  40a3ac:	add	x0, sp, #0x20
  40a3b0:	mov	w3, w2
  40a3b4:	mov	x2, x1
  40a3b8:	mov	w1, #0x3                   	// #3
  40a3bc:	bl	4164c8 <ferror@plt+0x13f58>
  40a3c0:	add	x0, sp, #0x20
  40a3c4:	ldr	x0, [x0, #16]
  40a3c8:	cmp	x0, #0x0
  40a3cc:	b.eq	40a4d4 <ferror@plt+0x7f64>  // b.none
  40a3d0:	add	x0, sp, #0x20
  40a3d4:	ldr	x0, [x0, #16]
  40a3d8:	bl	4097e8 <ferror@plt+0x7278>
  40a3dc:	strh	w0, [sp, #70]
  40a3e0:	add	x0, sp, #0x20
  40a3e4:	ldr	x0, [x0, #8]
  40a3e8:	cmp	x0, #0x0
  40a3ec:	b.eq	40a400 <ferror@plt+0x7e90>  // b.none
  40a3f0:	add	x0, sp, #0x20
  40a3f4:	ldr	x0, [x0, #8]
  40a3f8:	bl	409800 <ferror@plt+0x7290>
  40a3fc:	str	w0, [sp, #88]
  40a400:	add	x0, sp, #0x20
  40a404:	ldr	x0, [x0, #24]
  40a408:	cmp	x0, #0x0
  40a40c:	b.eq	40a420 <ferror@plt+0x7eb0>  // b.none
  40a410:	add	x0, sp, #0x20
  40a414:	ldr	x0, [x0, #24]
  40a418:	bl	4097e8 <ferror@plt+0x7278>
  40a41c:	strh	w0, [sp, #86]
  40a420:	ldrh	w0, [sp, #86]
  40a424:	and	w0, w0, #0x10
  40a428:	cmp	w0, #0x0
  40a42c:	b.ne	40a440 <ferror@plt+0x7ed0>  // b.any
  40a430:	ldrh	w0, [sp, #70]
  40a434:	strh	w0, [sp, #98]
  40a438:	ldr	w0, [sp, #88]
  40a43c:	str	w0, [sp, #92]
  40a440:	ldrh	w1, [sp, #86]
  40a444:	ldrh	w0, [sp, #70]
  40a448:	bl	40a180 <ferror@plt+0x7c10>
  40a44c:	str	w0, [sp, #64]
  40a450:	ldr	w0, [sp, #64]
  40a454:	cmn	w0, #0x1
  40a458:	b.eq	40a554 <ferror@plt+0x7fe4>  // b.none
  40a45c:	ldr	w0, [sp, #64]
  40a460:	cmp	w0, #0x0
  40a464:	b.eq	40a4dc <ferror@plt+0x7f6c>  // b.none
  40a468:	mov	x0, #0x0                   	// #0
  40a46c:	bl	410f3c <ferror@plt+0xe9cc>
  40a470:	ldrh	w0, [sp, #98]
  40a474:	ldrh	w1, [sp, #70]
  40a478:	mov	w2, w1
  40a47c:	mov	w1, w0
  40a480:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a484:	add	x0, x0, #0x278
  40a488:	bl	40a2a8 <ferror@plt+0x7d38>
  40a48c:	ldr	w2, [sp, #88]
  40a490:	ldr	w1, [sp, #92]
  40a494:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a498:	add	x0, x0, #0x280
  40a49c:	bl	40a2a8 <ferror@plt+0x7d38>
  40a4a0:	bl	410f98 <ferror@plt+0xea28>
  40a4a4:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40a4a8:	add	x0, x0, #0x3b0
  40a4ac:	ldr	x0, [x0]
  40a4b0:	mov	x3, x0
  40a4b4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a4b8:	add	x2, x0, #0x270
  40a4bc:	mov	x1, #0x0                   	// #0
  40a4c0:	mov	w0, #0x1                   	// #1
  40a4c4:	bl	4096f8 <ferror@plt+0x7188>
  40a4c8:	b	40a4e0 <ferror@plt+0x7f70>
  40a4cc:	nop
  40a4d0:	b	40a4e0 <ferror@plt+0x7f70>
  40a4d4:	nop
  40a4d8:	b	40a4e0 <ferror@plt+0x7f70>
  40a4dc:	nop
  40a4e0:	ldr	w1, [sp, #100]
  40a4e4:	ldr	x0, [sp, #104]
  40a4e8:	ldrh	w0, [x0]
  40a4ec:	add	w0, w0, #0x3
  40a4f0:	and	w0, w0, #0xfffffffc
  40a4f4:	sub	w0, w1, w0
  40a4f8:	str	w0, [sp, #100]
  40a4fc:	ldr	x0, [sp, #104]
  40a500:	ldrh	w0, [x0]
  40a504:	add	w0, w0, #0x3
  40a508:	mov	w0, w0
  40a50c:	and	x0, x0, #0xfffffffc
  40a510:	ldr	x1, [sp, #104]
  40a514:	add	x0, x1, x0
  40a518:	str	x0, [sp, #104]
  40a51c:	ldr	w0, [sp, #100]
  40a520:	cmp	w0, #0x3
  40a524:	b.le	40a558 <ferror@plt+0x7fe8>
  40a528:	ldr	x0, [sp, #104]
  40a52c:	ldrh	w0, [x0]
  40a530:	cmp	w0, #0x3
  40a534:	b.ls	40a558 <ferror@plt+0x7fe8>  // b.plast
  40a538:	ldr	x0, [sp, #104]
  40a53c:	ldrh	w0, [x0]
  40a540:	mov	w1, w0
  40a544:	ldr	w0, [sp, #100]
  40a548:	cmp	w0, w1
  40a54c:	b.ge	40a378 <ferror@plt+0x7e08>  // b.tcont
  40a550:	b	40a558 <ferror@plt+0x7fe8>
  40a554:	nop
  40a558:	bl	40a284 <ferror@plt+0x7d14>
  40a55c:	nop
  40a560:	ldp	x29, x30, [sp], #112
  40a564:	ret
  40a568:	sub	sp, sp, #0x200
  40a56c:	stp	x29, x30, [sp]
  40a570:	mov	x29, sp
  40a574:	str	x19, [sp, #16]
  40a578:	str	x0, [sp, #40]
  40a57c:	str	x1, [sp, #32]
  40a580:	ldr	x0, [sp, #32]
  40a584:	str	x0, [sp, #504]
  40a588:	ldr	x0, [sp, #40]
  40a58c:	add	x0, x0, #0x10
  40a590:	str	x0, [sp, #496]
  40a594:	ldr	x0, [sp, #40]
  40a598:	ldr	w0, [x0]
  40a59c:	str	w0, [sp, #492]
  40a5a0:	ldr	x0, [sp, #40]
  40a5a4:	ldrh	w0, [x0, #4]
  40a5a8:	cmp	w0, #0x10
  40a5ac:	b.eq	40a5fc <ferror@plt+0x808c>  // b.none
  40a5b0:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40a5b4:	add	x0, x0, #0x3f8
  40a5b8:	ldr	x5, [x0]
  40a5bc:	ldr	x0, [sp, #40]
  40a5c0:	ldr	w1, [x0]
  40a5c4:	ldr	x0, [sp, #40]
  40a5c8:	ldrh	w0, [x0, #4]
  40a5cc:	mov	w2, w0
  40a5d0:	ldr	x0, [sp, #40]
  40a5d4:	ldrh	w0, [x0, #6]
  40a5d8:	mov	w4, w0
  40a5dc:	mov	w3, w2
  40a5e0:	mov	w2, w1
  40a5e4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a5e8:	add	x1, x0, #0x288
  40a5ec:	mov	x0, x5
  40a5f0:	bl	402540 <fprintf@plt>
  40a5f4:	mov	w0, #0x0                   	// #0
  40a5f8:	b	40a7cc <ferror@plt+0x825c>
  40a5fc:	ldr	w0, [sp, #492]
  40a600:	sub	w0, w0, #0x20
  40a604:	str	w0, [sp, #492]
  40a608:	ldr	w0, [sp, #492]
  40a60c:	cmp	w0, #0x0
  40a610:	b.ge	40a63c <ferror@plt+0x80cc>  // b.tcont
  40a614:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40a618:	add	x0, x0, #0x3f8
  40a61c:	ldr	x3, [x0]
  40a620:	ldr	w2, [sp, #492]
  40a624:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a628:	add	x1, x0, #0x2b0
  40a62c:	mov	x0, x3
  40a630:	bl	402540 <fprintf@plt>
  40a634:	mov	w0, #0xffffffff            	// #-1
  40a638:	b	40a7cc <ferror@plt+0x825c>
  40a63c:	ldr	x0, [sp, #496]
  40a640:	ldrb	w0, [x0]
  40a644:	cmp	w0, #0x7
  40a648:	b.eq	40a654 <ferror@plt+0x80e4>  // b.none
  40a64c:	mov	w0, #0x0                   	// #0
  40a650:	b	40a7cc <ferror@plt+0x825c>
  40a654:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40a658:	add	x0, x0, #0x490
  40a65c:	ldr	w0, [x0]
  40a660:	cmp	w0, #0x0
  40a664:	b.eq	40a690 <ferror@plt+0x8120>  // b.none
  40a668:	ldr	x0, [sp, #496]
  40a66c:	ldr	w0, [x0, #4]
  40a670:	mov	w1, w0
  40a674:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40a678:	add	x0, x0, #0x490
  40a67c:	ldr	w0, [x0]
  40a680:	cmp	w1, w0
  40a684:	b.eq	40a690 <ferror@plt+0x8120>  // b.none
  40a688:	mov	w0, #0x0                   	// #0
  40a68c:	b	40a7cc <ferror@plt+0x825c>
  40a690:	ldr	x0, [sp, #496]
  40a694:	add	x1, x0, #0x10
  40a698:	add	x0, sp, #0x38
  40a69c:	ldr	w3, [sp, #492]
  40a6a0:	mov	x2, x1
  40a6a4:	mov	w1, #0x35                  	// #53
  40a6a8:	bl	4164c8 <ferror@plt+0x13f58>
  40a6ac:	ldr	x0, [sp, #264]
  40a6b0:	cmp	x0, #0x0
  40a6b4:	b.ne	40a740 <ferror@plt+0x81d0>  // b.any
  40a6b8:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40a6bc:	add	x0, x0, #0x494
  40a6c0:	ldr	w0, [x0]
  40a6c4:	cmp	w0, #0x0
  40a6c8:	b.ne	40a738 <ferror@plt+0x81c8>  // b.any
  40a6cc:	bl	410f10 <ferror@plt+0xe9a0>
  40a6d0:	and	w0, w0, #0xff
  40a6d4:	eor	w0, w0, #0x1
  40a6d8:	and	w0, w0, #0xff
  40a6dc:	cmp	w0, #0x0
  40a6e0:	b.eq	40a738 <ferror@plt+0x81c8>  // b.none
  40a6e4:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40a6e8:	add	x0, x0, #0x400
  40a6ec:	ldr	x19, [x0]
  40a6f0:	ldr	x0, [sp, #496]
  40a6f4:	ldr	w0, [x0, #4]
  40a6f8:	bl	410188 <ferror@plt+0xdc18>
  40a6fc:	mov	x3, x0
  40a700:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a704:	add	x2, x0, #0x270
  40a708:	mov	w1, #0x0                   	// #0
  40a70c:	mov	x0, x19
  40a710:	bl	41226c <ferror@plt+0xfcfc>
  40a714:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40a718:	add	x0, x0, #0x400
  40a71c:	ldr	x0, [x0]
  40a720:	mov	x3, x0
  40a724:	mov	x2, #0x6                   	// #6
  40a728:	mov	x1, #0x1                   	// #1
  40a72c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a730:	add	x0, x0, #0x2d0
  40a734:	bl	4023a0 <fwrite@plt>
  40a738:	mov	w0, #0x0                   	// #0
  40a73c:	b	40a7cc <ferror@plt+0x825c>
  40a740:	ldr	x0, [sp, #504]
  40a744:	ldr	w0, [x0]
  40a748:	cmp	w0, #0x0
  40a74c:	b.eq	40a75c <ferror@plt+0x81ec>  // b.none
  40a750:	cmp	w0, #0x1
  40a754:	b.eq	40a778 <ferror@plt+0x8208>  // b.none
  40a758:	b	40a794 <ferror@plt+0x8224>
  40a75c:	ldr	x2, [sp, #264]
  40a760:	ldr	x0, [sp, #496]
  40a764:	ldr	w0, [x0, #4]
  40a768:	mov	w1, w0
  40a76c:	mov	x0, x2
  40a770:	bl	40b084 <ferror@plt+0x8b14>
  40a774:	b	40a794 <ferror@plt+0x8224>
  40a778:	ldr	x2, [sp, #264]
  40a77c:	ldr	x0, [sp, #496]
  40a780:	ldr	w0, [x0, #4]
  40a784:	mov	w1, w0
  40a788:	mov	x0, x2
  40a78c:	bl	40a324 <ferror@plt+0x7db4>
  40a790:	nop
  40a794:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40a798:	add	x0, x0, #0x3b0
  40a79c:	ldr	x0, [x0]
  40a7a0:	mov	x3, x0
  40a7a4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a7a8:	add	x2, x0, #0x270
  40a7ac:	mov	x1, #0x0                   	// #0
  40a7b0:	mov	w0, #0x1                   	// #1
  40a7b4:	bl	4096f8 <ferror@plt+0x7188>
  40a7b8:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40a7bc:	add	x0, x0, #0x400
  40a7c0:	ldr	x0, [x0]
  40a7c4:	bl	4023c0 <fflush@plt>
  40a7c8:	mov	w0, #0x0                   	// #0
  40a7cc:	ldr	x19, [sp, #16]
  40a7d0:	ldp	x29, x30, [sp]
  40a7d4:	add	sp, sp, #0x200
  40a7d8:	ret
  40a7dc:	stp	x29, x30, [sp, #-32]!
  40a7e0:	mov	x29, sp
  40a7e4:	strh	w0, [sp, #30]
  40a7e8:	ldrh	w0, [sp, #30]
  40a7ec:	cmp	w0, #0x0
  40a7f0:	b.eq	40a86c <ferror@plt+0x82fc>  // b.none
  40a7f4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a7f8:	add	x1, x0, #0x2d8
  40a7fc:	mov	w0, #0x2                   	// #2
  40a800:	bl	410fd0 <ferror@plt+0xea60>
  40a804:	ldrh	w0, [sp, #30]
  40a808:	and	w0, w0, #0x2
  40a80c:	cmp	w0, #0x0
  40a810:	b.eq	40a830 <ferror@plt+0x82c0>  // b.none
  40a814:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a818:	add	x3, x0, #0x2e0
  40a81c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a820:	add	x2, x0, #0x2e8
  40a824:	mov	x1, #0x0                   	// #0
  40a828:	mov	w0, #0x4                   	// #4
  40a82c:	bl	4096f8 <ferror@plt+0x7188>
  40a830:	ldrh	w0, [sp, #30]
  40a834:	and	w0, w0, #0x4
  40a838:	cmp	w0, #0x0
  40a83c:	b.eq	40a85c <ferror@plt+0x82ec>  // b.none
  40a840:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a844:	add	x3, x0, #0x2f0
  40a848:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a84c:	add	x2, x0, #0x2e8
  40a850:	mov	x1, #0x0                   	// #0
  40a854:	mov	w0, #0x4                   	// #4
  40a858:	bl	4096f8 <ferror@plt+0x7188>
  40a85c:	mov	x1, #0x0                   	// #0
  40a860:	mov	w0, #0x2                   	// #2
  40a864:	bl	411098 <ferror@plt+0xeb28>
  40a868:	b	40a870 <ferror@plt+0x8300>
  40a86c:	nop
  40a870:	ldp	x29, x30, [sp], #32
  40a874:	ret
  40a878:	stp	x29, x30, [sp, #-32]!
  40a87c:	mov	x29, sp
  40a880:	str	x0, [sp, #24]
  40a884:	mov	x0, #0x0                   	// #0
  40a888:	bl	410f3c <ferror@plt+0xe9cc>
  40a88c:	ldr	x0, [sp, #24]
  40a890:	ldrh	w0, [x0, #32]
  40a894:	mov	w3, w0
  40a898:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a89c:	add	x2, x0, #0x300
  40a8a0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a8a4:	add	x1, x0, #0x140
  40a8a8:	mov	w0, #0x4                   	// #4
  40a8ac:	bl	409770 <ferror@plt+0x7200>
  40a8b0:	ldr	x0, [sp, #24]
  40a8b4:	ldrh	w0, [x0, #34]
  40a8b8:	bl	40a7dc <ferror@plt+0x826c>
  40a8bc:	ldr	x0, [sp, #24]
  40a8c0:	ldr	x0, [x0]
  40a8c4:	mov	x3, x0
  40a8c8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a8cc:	add	x2, x0, #0x308
  40a8d0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a8d4:	add	x1, x0, #0x330
  40a8d8:	mov	w0, #0x4                   	// #4
  40a8dc:	bl	4097ac <ferror@plt+0x723c>
  40a8e0:	ldr	x0, [sp, #24]
  40a8e4:	ldr	x0, [x0, #8]
  40a8e8:	mov	x3, x0
  40a8ec:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a8f0:	add	x2, x0, #0x340
  40a8f4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a8f8:	add	x1, x0, #0x350
  40a8fc:	mov	w0, #0x4                   	// #4
  40a900:	bl	4097ac <ferror@plt+0x723c>
  40a904:	ldr	x0, [sp, #24]
  40a908:	ldr	x0, [x0, #16]
  40a90c:	mov	x3, x0
  40a910:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a914:	add	x2, x0, #0x360
  40a918:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a91c:	add	x1, x0, #0x388
  40a920:	mov	w0, #0x4                   	// #4
  40a924:	bl	4097ac <ferror@plt+0x723c>
  40a928:	ldr	x0, [sp, #24]
  40a92c:	ldr	x0, [x0, #24]
  40a930:	mov	x3, x0
  40a934:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a938:	add	x2, x0, #0x340
  40a93c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40a940:	add	x1, x0, #0x398
  40a944:	mov	w0, #0x4                   	// #4
  40a948:	bl	4097ac <ferror@plt+0x723c>
  40a94c:	bl	410f98 <ferror@plt+0xea28>
  40a950:	nop
  40a954:	ldp	x29, x30, [sp], #32
  40a958:	ret
  40a95c:	stp	x29, x30, [sp, #-96]!
  40a960:	mov	x29, sp
  40a964:	str	x0, [sp, #24]
  40a968:	str	w1, [sp, #20]
  40a96c:	strb	wzr, [sp, #87]
  40a970:	ldr	x0, [sp, #24]
  40a974:	add	x1, x0, #0x4
  40a978:	ldr	x0, [sp, #24]
  40a97c:	ldrh	w0, [x0]
  40a980:	sub	w0, w0, #0x4
  40a984:	mov	w2, w0
  40a988:	add	x0, sp, #0x28
  40a98c:	mov	w3, w2
  40a990:	mov	x2, x1
  40a994:	mov	w1, #0x2                   	// #2
  40a998:	bl	4164c8 <ferror@plt+0x13f58>
  40a99c:	ldr	x0, [sp, #48]
  40a9a0:	cmp	x0, #0x0
  40a9a4:	b.eq	40ab3c <ferror@plt+0x85cc>  // b.none
  40a9a8:	ldr	x0, [sp, #48]
  40a9ac:	str	x0, [sp, #72]
  40a9b0:	ldr	x0, [sp, #72]
  40a9b4:	ldrh	w0, [x0]
  40a9b8:	sub	w0, w0, #0x4
  40a9bc:	str	w0, [sp, #80]
  40a9c0:	ldr	x0, [sp, #72]
  40a9c4:	add	x0, x0, #0x4
  40a9c8:	str	x0, [sp, #88]
  40a9cc:	b	40aaf4 <ferror@plt+0x8584>
  40a9d0:	ldr	x0, [sp, #88]
  40a9d4:	add	x0, x0, #0x4
  40a9d8:	str	x0, [sp, #64]
  40a9dc:	ldr	x0, [sp, #88]
  40a9e0:	ldrh	w0, [x0, #2]
  40a9e4:	cmp	w0, #0x1
  40a9e8:	b.ne	40aaa4 <ferror@plt+0x8534>  // b.any
  40a9ec:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40a9f0:	add	x0, x0, #0x494
  40a9f4:	ldr	w0, [x0]
  40a9f8:	cmp	w0, #0x0
  40a9fc:	b.eq	40aa20 <ferror@plt+0x84b0>  // b.none
  40aa00:	ldr	x0, [sp, #64]
  40aa04:	ldrh	w0, [x0, #32]
  40aa08:	mov	w1, w0
  40aa0c:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40aa10:	add	x0, x0, #0x494
  40aa14:	ldr	w0, [x0]
  40aa18:	cmp	w1, w0
  40aa1c:	b.ne	40aaac <ferror@plt+0x853c>  // b.any
  40aa20:	ldr	x0, [sp, #64]
  40aa24:	ldrh	w0, [x0, #34]
  40aa28:	and	w0, w0, #0x1
  40aa2c:	cmp	w0, #0x0
  40aa30:	b.eq	40aa48 <ferror@plt+0x84d8>  // b.none
  40aa34:	ldr	x0, [sp, #64]
  40aa38:	ldrh	w0, [x0, #34]
  40aa3c:	and	w0, w0, #0x20
  40aa40:	cmp	w0, #0x0
  40aa44:	b.eq	40aab4 <ferror@plt+0x8544>  // b.none
  40aa48:	ldrb	w0, [sp, #87]
  40aa4c:	eor	w0, w0, #0x1
  40aa50:	and	w0, w0, #0xff
  40aa54:	cmp	w0, #0x0
  40aa58:	b.eq	40aa7c <ferror@plt+0x850c>  // b.none
  40aa5c:	mov	w2, #0x0                   	// #0
  40aa60:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40aa64:	add	x1, x0, #0x3a8
  40aa68:	ldr	w0, [sp, #20]
  40aa6c:	bl	40a20c <ferror@plt+0x7c9c>
  40aa70:	mov	w0, #0x1                   	// #1
  40aa74:	strb	w0, [sp, #87]
  40aa78:	b	40aa98 <ferror@plt+0x8528>
  40aa7c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40aa80:	add	x3, x0, #0x3b0
  40aa84:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40aa88:	add	x2, x0, #0x3a8
  40aa8c:	mov	x1, #0x0                   	// #0
  40aa90:	mov	w0, #0x1                   	// #1
  40aa94:	bl	4096f8 <ferror@plt+0x7188>
  40aa98:	ldr	x0, [sp, #64]
  40aa9c:	bl	40a878 <ferror@plt+0x8308>
  40aaa0:	b	40aab8 <ferror@plt+0x8548>
  40aaa4:	nop
  40aaa8:	b	40aab8 <ferror@plt+0x8548>
  40aaac:	nop
  40aab0:	b	40aab8 <ferror@plt+0x8548>
  40aab4:	nop
  40aab8:	ldr	w1, [sp, #80]
  40aabc:	ldr	x0, [sp, #88]
  40aac0:	ldrh	w0, [x0]
  40aac4:	add	w0, w0, #0x3
  40aac8:	and	w0, w0, #0xfffffffc
  40aacc:	sub	w0, w1, w0
  40aad0:	str	w0, [sp, #80]
  40aad4:	ldr	x0, [sp, #88]
  40aad8:	ldrh	w0, [x0]
  40aadc:	add	w0, w0, #0x3
  40aae0:	mov	w0, w0
  40aae4:	and	x0, x0, #0xfffffffc
  40aae8:	ldr	x1, [sp, #88]
  40aaec:	add	x0, x1, x0
  40aaf0:	str	x0, [sp, #88]
  40aaf4:	ldr	w0, [sp, #80]
  40aaf8:	cmp	w0, #0x3
  40aafc:	b.le	40ab28 <ferror@plt+0x85b8>
  40ab00:	ldr	x0, [sp, #88]
  40ab04:	ldrh	w0, [x0]
  40ab08:	cmp	w0, #0x3
  40ab0c:	b.ls	40ab28 <ferror@plt+0x85b8>  // b.plast
  40ab10:	ldr	x0, [sp, #88]
  40ab14:	ldrh	w0, [x0]
  40ab18:	mov	w1, w0
  40ab1c:	ldr	w0, [sp, #80]
  40ab20:	cmp	w0, w1
  40ab24:	b.ge	40a9d0 <ferror@plt+0x8460>  // b.tcont
  40ab28:	ldrb	w0, [sp, #87]
  40ab2c:	cmp	w0, #0x0
  40ab30:	b.eq	40ab40 <ferror@plt+0x85d0>  // b.none
  40ab34:	bl	40a284 <ferror@plt+0x7d14>
  40ab38:	b	40ab40 <ferror@plt+0x85d0>
  40ab3c:	nop
  40ab40:	ldp	x29, x30, [sp], #96
  40ab44:	ret
  40ab48:	stp	x29, x30, [sp, #-112]!
  40ab4c:	mov	x29, sp
  40ab50:	str	x0, [sp, #24]
  40ab54:	str	x1, [sp, #16]
  40ab58:	ldr	x0, [sp, #24]
  40ab5c:	add	x0, x0, #0x10
  40ab60:	str	x0, [sp, #104]
  40ab64:	ldr	x0, [sp, #24]
  40ab68:	ldr	w0, [x0]
  40ab6c:	str	w0, [sp, #100]
  40ab70:	ldr	x0, [sp, #16]
  40ab74:	str	x0, [sp, #88]
  40ab78:	ldr	w0, [sp, #100]
  40ab7c:	sub	w0, w0, #0x1c
  40ab80:	str	w0, [sp, #100]
  40ab84:	ldr	w0, [sp, #100]
  40ab88:	cmp	w0, #0x0
  40ab8c:	b.ge	40abb8 <ferror@plt+0x8648>  // b.tcont
  40ab90:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40ab94:	add	x0, x0, #0x3f8
  40ab98:	ldr	x3, [x0]
  40ab9c:	ldr	w2, [sp, #100]
  40aba0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40aba4:	add	x1, x0, #0x2b0
  40aba8:	mov	x0, x3
  40abac:	bl	402540 <fprintf@plt>
  40abb0:	mov	w0, #0xffffffff            	// #-1
  40abb4:	b	40ac60 <ferror@plt+0x86f0>
  40abb8:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40abbc:	add	x0, x0, #0x490
  40abc0:	ldr	w0, [x0]
  40abc4:	cmp	w0, #0x0
  40abc8:	b.eq	40abf0 <ferror@plt+0x8680>  // b.none
  40abcc:	ldr	x0, [sp, #104]
  40abd0:	ldr	w1, [x0, #4]
  40abd4:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40abd8:	add	x0, x0, #0x490
  40abdc:	ldr	w0, [x0]
  40abe0:	cmp	w1, w0
  40abe4:	b.eq	40abf0 <ferror@plt+0x8680>  // b.none
  40abe8:	mov	w0, #0x0                   	// #0
  40abec:	b	40ac60 <ferror@plt+0x86f0>
  40abf0:	ldr	x0, [sp, #104]
  40abf4:	add	x1, x0, #0xc
  40abf8:	add	x0, sp, #0x28
  40abfc:	ldr	w3, [sp, #100]
  40ac00:	mov	x2, x1
  40ac04:	mov	w1, #0x5                   	// #5
  40ac08:	bl	4164c8 <ferror@plt+0x13f58>
  40ac0c:	ldr	x0, [sp, #56]
  40ac10:	cmp	x0, #0x0
  40ac14:	b.eq	40ac30 <ferror@plt+0x86c0>  // b.none
  40ac18:	ldr	x2, [sp, #56]
  40ac1c:	ldr	x0, [sp, #104]
  40ac20:	ldr	w0, [x0, #4]
  40ac24:	mov	w1, w0
  40ac28:	mov	x0, x2
  40ac2c:	bl	40a95c <ferror@plt+0x83ec>
  40ac30:	ldr	x0, [sp, #64]
  40ac34:	cmp	x0, #0x0
  40ac38:	b.eq	40ac54 <ferror@plt+0x86e4>  // b.none
  40ac3c:	ldr	x2, [sp, #64]
  40ac40:	ldr	x0, [sp, #104]
  40ac44:	ldr	w0, [x0, #4]
  40ac48:	mov	w1, w0
  40ac4c:	mov	x0, x2
  40ac50:	bl	40a95c <ferror@plt+0x83ec>
  40ac54:	ldr	x0, [sp, #88]
  40ac58:	bl	4023c0 <fflush@plt>
  40ac5c:	mov	w0, #0x0                   	// #0
  40ac60:	ldp	x29, x30, [sp], #112
  40ac64:	ret
  40ac68:	stp	x29, x30, [sp, #-48]!
  40ac6c:	mov	x29, sp
  40ac70:	str	w0, [sp, #28]
  40ac74:	str	x1, [sp, #16]
  40ac78:	str	w2, [sp, #24]
  40ac7c:	str	xzr, [sp, #40]
  40ac80:	str	wzr, [sp, #36]
  40ac84:	b	40adac <ferror@plt+0x883c>
  40ac88:	ldr	x0, [sp, #16]
  40ac8c:	ldr	x2, [x0]
  40ac90:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40ac94:	add	x1, x0, #0x138
  40ac98:	mov	x0, x2
  40ac9c:	bl	4022b0 <strcmp@plt>
  40aca0:	cmp	w0, #0x0
  40aca4:	b.ne	40ad04 <ferror@plt+0x8794>  // b.any
  40aca8:	ldr	x0, [sp, #16]
  40acac:	add	x0, x0, #0x8
  40acb0:	str	x0, [sp, #16]
  40acb4:	ldr	w0, [sp, #28]
  40acb8:	sub	w0, w0, #0x1
  40acbc:	str	w0, [sp, #28]
  40acc0:	ldr	w0, [sp, #28]
  40acc4:	cmp	w0, #0x0
  40acc8:	b.gt	40acd0 <ferror@plt+0x8760>
  40accc:	bl	40d088 <ferror@plt+0xab18>
  40acd0:	ldr	x0, [sp, #40]
  40acd4:	cmp	x0, #0x0
  40acd8:	b.eq	40acf4 <ferror@plt+0x8784>  // b.none
  40acdc:	ldr	x0, [sp, #16]
  40ace0:	ldr	x0, [x0]
  40ace4:	mov	x1, x0
  40ace8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40acec:	add	x0, x0, #0x138
  40acf0:	bl	40d12c <ferror@plt+0xabbc>
  40acf4:	ldr	x0, [sp, #16]
  40acf8:	ldr	x0, [x0]
  40acfc:	str	x0, [sp, #40]
  40ad00:	b	40ad94 <ferror@plt+0x8824>
  40ad04:	ldr	x0, [sp, #16]
  40ad08:	ldr	x2, [x0]
  40ad0c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40ad10:	add	x1, x0, #0x140
  40ad14:	mov	x0, x2
  40ad18:	bl	4022b0 <strcmp@plt>
  40ad1c:	cmp	w0, #0x0
  40ad20:	b.ne	40ad94 <ferror@plt+0x8824>  // b.any
  40ad24:	ldr	x0, [sp, #16]
  40ad28:	add	x0, x0, #0x8
  40ad2c:	str	x0, [sp, #16]
  40ad30:	ldr	w0, [sp, #28]
  40ad34:	sub	w0, w0, #0x1
  40ad38:	str	w0, [sp, #28]
  40ad3c:	ldr	w0, [sp, #28]
  40ad40:	cmp	w0, #0x0
  40ad44:	b.gt	40ad4c <ferror@plt+0x87dc>
  40ad48:	bl	40d088 <ferror@plt+0xab18>
  40ad4c:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40ad50:	add	x0, x0, #0x494
  40ad54:	ldr	w0, [x0]
  40ad58:	cmp	w0, #0x0
  40ad5c:	b.eq	40ad78 <ferror@plt+0x8808>  // b.none
  40ad60:	ldr	x0, [sp, #16]
  40ad64:	ldr	x0, [x0]
  40ad68:	mov	x1, x0
  40ad6c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40ad70:	add	x0, x0, #0x140
  40ad74:	bl	40d12c <ferror@plt+0xabbc>
  40ad78:	ldr	x0, [sp, #16]
  40ad7c:	ldr	x0, [x0]
  40ad80:	bl	4020f0 <atoi@plt>
  40ad84:	mov	w1, w0
  40ad88:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40ad8c:	add	x0, x0, #0x494
  40ad90:	str	w1, [x0]
  40ad94:	ldr	w0, [sp, #28]
  40ad98:	sub	w0, w0, #0x1
  40ad9c:	str	w0, [sp, #28]
  40ada0:	ldr	x0, [sp, #16]
  40ada4:	add	x0, x0, #0x8
  40ada8:	str	x0, [sp, #16]
  40adac:	ldr	w0, [sp, #28]
  40adb0:	cmp	w0, #0x0
  40adb4:	b.gt	40ac88 <ferror@plt+0x8718>
  40adb8:	ldr	x0, [sp, #40]
  40adbc:	cmp	x0, #0x0
  40adc0:	b.eq	40adfc <ferror@plt+0x888c>  // b.none
  40adc4:	ldr	x0, [sp, #40]
  40adc8:	bl	4102f8 <ferror@plt+0xdd88>
  40adcc:	mov	w1, w0
  40add0:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40add4:	add	x0, x0, #0x490
  40add8:	str	w1, [x0]
  40addc:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40ade0:	add	x0, x0, #0x490
  40ade4:	ldr	w0, [x0]
  40ade8:	cmp	w0, #0x0
  40adec:	b.ne	40adfc <ferror@plt+0x888c>  // b.any
  40adf0:	ldr	x0, [sp, #40]
  40adf4:	bl	40d1a4 <ferror@plt+0xac34>
  40adf8:	b	40b07c <ferror@plt+0x8b0c>
  40adfc:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  40ae00:	add	x0, x0, #0xee4
  40ae04:	ldr	w0, [x0]
  40ae08:	bl	410e90 <ferror@plt+0xe920>
  40ae0c:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  40ae10:	add	x0, x0, #0xef8
  40ae14:	ldr	w0, [x0]
  40ae18:	cmp	w0, #0x0
  40ae1c:	b.ne	40af10 <ferror@plt+0x89a0>  // b.any
  40ae20:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  40ae24:	add	x0, x0, #0xeec
  40ae28:	ldr	w0, [x0]
  40ae2c:	cmp	w0, #0x0
  40ae30:	b.eq	40ae3c <ferror@plt+0x88cc>  // b.none
  40ae34:	mov	w0, #0x4                   	// #4
  40ae38:	b	40ae40 <ferror@plt+0x88d0>
  40ae3c:	mov	w0, #0x2                   	// #2
  40ae40:	mov	w2, w0
  40ae44:	mov	w1, #0x7                   	// #7
  40ae48:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40ae4c:	add	x0, x0, #0x340
  40ae50:	bl	413fbc <ferror@plt+0x11a4c>
  40ae54:	cmp	w0, #0x0
  40ae58:	b.ge	40ae70 <ferror@plt+0x8900>  // b.tcont
  40ae5c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40ae60:	add	x0, x0, #0x3b8
  40ae64:	bl	401f90 <perror@plt>
  40ae68:	mov	w0, #0x1                   	// #1
  40ae6c:	bl	401f70 <exit@plt>
  40ae70:	bl	410f10 <ferror@plt+0xe9a0>
  40ae74:	and	w0, w0, #0xff
  40ae78:	eor	w0, w0, #0x1
  40ae7c:	and	w0, w0, #0xff
  40ae80:	cmp	w0, #0x0
  40ae84:	b.eq	40aeb4 <ferror@plt+0x8944>  // b.none
  40ae88:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40ae8c:	add	x0, x0, #0x3d8
  40ae90:	bl	4024d0 <printf@plt>
  40ae94:	ldr	w0, [sp, #24]
  40ae98:	cmp	w0, #0x1
  40ae9c:	b.ne	40aeac <ferror@plt+0x893c>  // b.any
  40aea0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40aea4:	add	x0, x0, #0x3e8
  40aea8:	bl	4024d0 <printf@plt>
  40aeac:	mov	w0, #0xa                   	// #10
  40aeb0:	bl	402510 <putchar@plt>
  40aeb4:	add	x0, sp, #0x18
  40aeb8:	mov	w3, #0x0                   	// #0
  40aebc:	mov	x2, x0
  40aec0:	adrp	x0, 40a000 <ferror@plt+0x7a90>
  40aec4:	add	x1, x0, #0x568
  40aec8:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40aecc:	add	x0, x0, #0x340
  40aed0:	bl	414e20 <ferror@plt+0x128b0>
  40aed4:	str	w0, [sp, #36]
  40aed8:	ldr	w0, [sp, #36]
  40aedc:	cmp	w0, #0x0
  40aee0:	b.ge	40b064 <ferror@plt+0x8af4>  // b.tcont
  40aee4:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40aee8:	add	x0, x0, #0x3f8
  40aeec:	ldr	x0, [x0]
  40aef0:	mov	x3, x0
  40aef4:	mov	x2, #0x11                  	// #17
  40aef8:	mov	x1, #0x1                   	// #1
  40aefc:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40af00:	add	x0, x0, #0x3f8
  40af04:	bl	4023a0 <fwrite@plt>
  40af08:	mov	w0, #0x1                   	// #1
  40af0c:	bl	401f70 <exit@plt>
  40af10:	mov	w0, #0x2                   	// #2
  40af14:	str	w0, [sp, #32]
  40af18:	ldr	w2, [sp, #32]
  40af1c:	mov	w1, #0x0                   	// #0
  40af20:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40af24:	add	x0, x0, #0x340
  40af28:	bl	41426c <ferror@plt+0x11cfc>
  40af2c:	cmp	w0, #0x0
  40af30:	b.ge	40af48 <ferror@plt+0x89d8>  // b.tcont
  40af34:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40af38:	add	x0, x0, #0x3b8
  40af3c:	bl	401f90 <perror@plt>
  40af40:	mov	w0, #0x1                   	// #1
  40af44:	bl	401f70 <exit@plt>
  40af48:	bl	410f10 <ferror@plt+0xe9a0>
  40af4c:	and	w0, w0, #0xff
  40af50:	eor	w0, w0, #0x1
  40af54:	and	w0, w0, #0xff
  40af58:	cmp	w0, #0x0
  40af5c:	b.eq	40af74 <ferror@plt+0x8a04>  // b.none
  40af60:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40af64:	add	x1, x0, #0x410
  40af68:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40af6c:	add	x0, x0, #0x418
  40af70:	bl	4024d0 <printf@plt>
  40af74:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40af78:	add	x0, x0, #0x400
  40af7c:	ldr	x0, [x0]
  40af80:	mov	w3, #0x0                   	// #0
  40af84:	mov	x2, x0
  40af88:	adrp	x0, 40a000 <ferror@plt+0x7a90>
  40af8c:	add	x1, x0, #0xb48
  40af90:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40af94:	add	x0, x0, #0x340
  40af98:	bl	414e20 <ferror@plt+0x128b0>
  40af9c:	cmp	w0, #0x0
  40afa0:	b.ge	40afd0 <ferror@plt+0x8a60>  // b.tcont
  40afa4:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40afa8:	add	x0, x0, #0x3f8
  40afac:	ldr	x0, [x0]
  40afb0:	mov	x3, x0
  40afb4:	mov	x2, #0x10                  	// #16
  40afb8:	mov	x1, #0x1                   	// #1
  40afbc:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40afc0:	add	x0, x0, #0x428
  40afc4:	bl	4023a0 <fwrite@plt>
  40afc8:	mov	w0, #0x1                   	// #1
  40afcc:	bl	401f70 <exit@plt>
  40afd0:	mov	w0, #0x4                   	// #4
  40afd4:	str	w0, [sp, #32]
  40afd8:	ldr	w2, [sp, #32]
  40afdc:	mov	w1, #0x0                   	// #0
  40afe0:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40afe4:	add	x0, x0, #0x340
  40afe8:	bl	41426c <ferror@plt+0x11cfc>
  40afec:	cmp	w0, #0x0
  40aff0:	b.ge	40b008 <ferror@plt+0x8a98>  // b.tcont
  40aff4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40aff8:	add	x0, x0, #0x440
  40affc:	bl	401f90 <perror@plt>
  40b000:	mov	w0, #0x1                   	// #1
  40b004:	bl	401f70 <exit@plt>
  40b008:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40b00c:	add	x0, x0, #0x400
  40b010:	ldr	x0, [x0]
  40b014:	mov	w3, #0x0                   	// #0
  40b018:	mov	x2, x0
  40b01c:	adrp	x0, 40a000 <ferror@plt+0x7a90>
  40b020:	add	x1, x0, #0xb48
  40b024:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40b028:	add	x0, x0, #0x340
  40b02c:	bl	414e20 <ferror@plt+0x128b0>
  40b030:	cmp	w0, #0x0
  40b034:	b.ge	40b064 <ferror@plt+0x8af4>  // b.tcont
  40b038:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40b03c:	add	x0, x0, #0x3f8
  40b040:	ldr	x0, [x0]
  40b044:	mov	x3, x0
  40b048:	mov	x2, #0x10                  	// #16
  40b04c:	mov	x1, #0x1                   	// #1
  40b050:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40b054:	add	x0, x0, #0x428
  40b058:	bl	4023a0 <fwrite@plt>
  40b05c:	mov	w0, #0x1                   	// #1
  40b060:	bl	401f70 <exit@plt>
  40b064:	bl	410eb4 <ferror@plt+0xe944>
  40b068:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40b06c:	add	x0, x0, #0x400
  40b070:	ldr	x0, [x0]
  40b074:	bl	4023c0 <fflush@plt>
  40b078:	mov	w0, #0x0                   	// #0
  40b07c:	ldp	x29, x30, [sp], #48
  40b080:	ret
  40b084:	stp	x29, x30, [sp, #-80]!
  40b088:	mov	x29, sp
  40b08c:	str	x0, [sp, #24]
  40b090:	str	w1, [sp, #20]
  40b094:	ldr	x0, [sp, #24]
  40b098:	str	x0, [sp, #56]
  40b09c:	ldr	x0, [sp, #56]
  40b0a0:	ldrh	w0, [x0]
  40b0a4:	sub	w0, w0, #0x4
  40b0a8:	str	w0, [sp, #68]
  40b0ac:	strh	wzr, [sp, #66]
  40b0b0:	mov	w2, #0x0                   	// #0
  40b0b4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40b0b8:	add	x1, x0, #0x270
  40b0bc:	ldr	w0, [sp, #20]
  40b0c0:	bl	40a20c <ferror@plt+0x7c9c>
  40b0c4:	ldr	x0, [sp, #56]
  40b0c8:	add	x0, x0, #0x4
  40b0cc:	str	x0, [sp, #72]
  40b0d0:	b	40b1ec <ferror@plt+0x8c7c>
  40b0d4:	ldr	x0, [sp, #72]
  40b0d8:	ldrh	w0, [x0, #2]
  40b0dc:	cmp	w0, #0x2
  40b0e0:	b.ne	40b1a4 <ferror@plt+0x8c34>  // b.any
  40b0e4:	ldr	x0, [sp, #72]
  40b0e8:	add	x0, x0, #0x4
  40b0ec:	str	x0, [sp, #48]
  40b0f0:	ldr	x0, [sp, #48]
  40b0f4:	ldrh	w0, [x0]
  40b0f8:	and	w0, w0, #0x10
  40b0fc:	cmp	w0, #0x0
  40b100:	b.ne	40b110 <ferror@plt+0x8ba0>  // b.any
  40b104:	ldr	x0, [sp, #48]
  40b108:	ldrh	w0, [x0, #2]
  40b10c:	strh	w0, [sp, #66]
  40b110:	ldr	x0, [sp, #48]
  40b114:	ldrh	w2, [x0, #2]
  40b118:	ldr	x0, [sp, #48]
  40b11c:	ldrh	w0, [x0]
  40b120:	mov	w1, w0
  40b124:	mov	w0, w2
  40b128:	bl	40a180 <ferror@plt+0x7c10>
  40b12c:	str	w0, [sp, #44]
  40b130:	ldr	w0, [sp, #44]
  40b134:	cmn	w0, #0x1
  40b138:	b.eq	40b224 <ferror@plt+0x8cb4>  // b.none
  40b13c:	ldr	w0, [sp, #44]
  40b140:	cmp	w0, #0x0
  40b144:	b.eq	40b1ac <ferror@plt+0x8c3c>  // b.none
  40b148:	mov	x0, #0x0                   	// #0
  40b14c:	bl	410f3c <ferror@plt+0xe9cc>
  40b150:	ldrh	w1, [sp, #66]
  40b154:	ldr	x0, [sp, #48]
  40b158:	ldrh	w0, [x0, #2]
  40b15c:	mov	w2, w0
  40b160:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40b164:	add	x0, x0, #0x278
  40b168:	bl	40a2a8 <ferror@plt+0x7d38>
  40b16c:	ldr	x0, [sp, #48]
  40b170:	ldrh	w0, [x0]
  40b174:	bl	40a7dc <ferror@plt+0x826c>
  40b178:	bl	410f98 <ferror@plt+0xea28>
  40b17c:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40b180:	add	x0, x0, #0x3b0
  40b184:	ldr	x0, [x0]
  40b188:	mov	x3, x0
  40b18c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40b190:	add	x2, x0, #0x270
  40b194:	mov	x1, #0x0                   	// #0
  40b198:	mov	w0, #0x1                   	// #1
  40b19c:	bl	4096f8 <ferror@plt+0x7188>
  40b1a0:	b	40b1b0 <ferror@plt+0x8c40>
  40b1a4:	nop
  40b1a8:	b	40b1b0 <ferror@plt+0x8c40>
  40b1ac:	nop
  40b1b0:	ldr	w1, [sp, #68]
  40b1b4:	ldr	x0, [sp, #72]
  40b1b8:	ldrh	w0, [x0]
  40b1bc:	add	w0, w0, #0x3
  40b1c0:	and	w0, w0, #0xfffffffc
  40b1c4:	sub	w0, w1, w0
  40b1c8:	str	w0, [sp, #68]
  40b1cc:	ldr	x0, [sp, #72]
  40b1d0:	ldrh	w0, [x0]
  40b1d4:	add	w0, w0, #0x3
  40b1d8:	mov	w0, w0
  40b1dc:	and	x0, x0, #0xfffffffc
  40b1e0:	ldr	x1, [sp, #72]
  40b1e4:	add	x0, x1, x0
  40b1e8:	str	x0, [sp, #72]
  40b1ec:	ldr	w0, [sp, #68]
  40b1f0:	cmp	w0, #0x3
  40b1f4:	b.le	40b228 <ferror@plt+0x8cb8>
  40b1f8:	ldr	x0, [sp, #72]
  40b1fc:	ldrh	w0, [x0]
  40b200:	cmp	w0, #0x3
  40b204:	b.ls	40b228 <ferror@plt+0x8cb8>  // b.plast
  40b208:	ldr	x0, [sp, #72]
  40b20c:	ldrh	w0, [x0]
  40b210:	mov	w1, w0
  40b214:	ldr	w0, [sp, #68]
  40b218:	cmp	w0, w1
  40b21c:	b.ge	40b0d4 <ferror@plt+0x8b64>  // b.tcont
  40b220:	b	40b228 <ferror@plt+0x8cb8>
  40b224:	nop
  40b228:	bl	40a284 <ferror@plt+0x7d14>
  40b22c:	nop
  40b230:	ldp	x29, x30, [sp], #80
  40b234:	ret
  40b238:	stp	x29, x30, [sp, #-32]!
  40b23c:	mov	x29, sp
  40b240:	str	w0, [sp, #28]
  40b244:	str	x1, [sp, #16]
  40b248:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40b24c:	add	x0, x0, #0x340
  40b250:	bl	4103d8 <ferror@plt+0xde68>
  40b254:	ldr	w0, [sp, #28]
  40b258:	cmp	w0, #0x0
  40b25c:	b.le	40b424 <ferror@plt+0x8eb4>
  40b260:	ldr	x0, [sp, #16]
  40b264:	ldr	x2, [x0]
  40b268:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40b26c:	add	x1, x0, #0x460
  40b270:	mov	x0, x2
  40b274:	bl	40d37c <ferror@plt+0xae0c>
  40b278:	and	w0, w0, #0xff
  40b27c:	eor	w0, w0, #0x1
  40b280:	and	w0, w0, #0xff
  40b284:	cmp	w0, #0x0
  40b288:	b.eq	40b2ac <ferror@plt+0x8d3c>  // b.none
  40b28c:	ldr	w0, [sp, #28]
  40b290:	sub	w1, w0, #0x1
  40b294:	ldr	x0, [sp, #16]
  40b298:	add	x0, x0, #0x8
  40b29c:	mov	x2, x0
  40b2a0:	mov	w0, #0x13                  	// #19
  40b2a4:	bl	409c28 <ferror@plt+0x76b8>
  40b2a8:	b	40b468 <ferror@plt+0x8ef8>
  40b2ac:	ldr	x0, [sp, #16]
  40b2b0:	ldr	x2, [x0]
  40b2b4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40b2b8:	add	x1, x0, #0x468
  40b2bc:	mov	x0, x2
  40b2c0:	bl	40d37c <ferror@plt+0xae0c>
  40b2c4:	and	w0, w0, #0xff
  40b2c8:	eor	w0, w0, #0x1
  40b2cc:	and	w0, w0, #0xff
  40b2d0:	cmp	w0, #0x0
  40b2d4:	b.eq	40b2f8 <ferror@plt+0x8d88>  // b.none
  40b2d8:	ldr	w0, [sp, #28]
  40b2dc:	sub	w1, w0, #0x1
  40b2e0:	ldr	x0, [sp, #16]
  40b2e4:	add	x0, x0, #0x8
  40b2e8:	mov	x2, x0
  40b2ec:	mov	w0, #0x11                  	// #17
  40b2f0:	bl	409c28 <ferror@plt+0x76b8>
  40b2f4:	b	40b468 <ferror@plt+0x8ef8>
  40b2f8:	ldr	x0, [sp, #16]
  40b2fc:	ldr	x2, [x0]
  40b300:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40b304:	add	x1, x0, #0x470
  40b308:	mov	x0, x2
  40b30c:	bl	40d37c <ferror@plt+0xae0c>
  40b310:	and	w0, w0, #0xff
  40b314:	eor	w0, w0, #0x1
  40b318:	and	w0, w0, #0xff
  40b31c:	cmp	w0, #0x0
  40b320:	b.ne	40b37c <ferror@plt+0x8e0c>  // b.any
  40b324:	ldr	x0, [sp, #16]
  40b328:	ldr	x2, [x0]
  40b32c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40b330:	add	x1, x0, #0x478
  40b334:	mov	x0, x2
  40b338:	bl	40d37c <ferror@plt+0xae0c>
  40b33c:	and	w0, w0, #0xff
  40b340:	eor	w0, w0, #0x1
  40b344:	and	w0, w0, #0xff
  40b348:	cmp	w0, #0x0
  40b34c:	b.ne	40b37c <ferror@plt+0x8e0c>  // b.any
  40b350:	ldr	x0, [sp, #16]
  40b354:	ldr	x2, [x0]
  40b358:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40b35c:	add	x1, x0, #0x480
  40b360:	mov	x0, x2
  40b364:	bl	40d37c <ferror@plt+0xae0c>
  40b368:	and	w0, w0, #0xff
  40b36c:	eor	w0, w0, #0x1
  40b370:	and	w0, w0, #0xff
  40b374:	cmp	w0, #0x0
  40b378:	b.eq	40b3a0 <ferror@plt+0x8e30>  // b.none
  40b37c:	ldr	w0, [sp, #28]
  40b380:	sub	w3, w0, #0x1
  40b384:	ldr	x0, [sp, #16]
  40b388:	add	x0, x0, #0x8
  40b38c:	mov	w2, #0x0                   	// #0
  40b390:	mov	x1, x0
  40b394:	mov	w0, w3
  40b398:	bl	40ac68 <ferror@plt+0x86f8>
  40b39c:	b	40b468 <ferror@plt+0x8ef8>
  40b3a0:	ldr	x0, [sp, #16]
  40b3a4:	ldr	x2, [x0]
  40b3a8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40b3ac:	add	x1, x0, #0x488
  40b3b0:	mov	x0, x2
  40b3b4:	bl	40d37c <ferror@plt+0xae0c>
  40b3b8:	and	w0, w0, #0xff
  40b3bc:	eor	w0, w0, #0x1
  40b3c0:	and	w0, w0, #0xff
  40b3c4:	cmp	w0, #0x0
  40b3c8:	b.eq	40b3f0 <ferror@plt+0x8e80>  // b.none
  40b3cc:	ldr	w0, [sp, #28]
  40b3d0:	sub	w3, w0, #0x1
  40b3d4:	ldr	x0, [sp, #16]
  40b3d8:	add	x0, x0, #0x8
  40b3dc:	mov	w2, #0x1                   	// #1
  40b3e0:	mov	x1, x0
  40b3e4:	mov	w0, w3
  40b3e8:	bl	40ac68 <ferror@plt+0x86f8>
  40b3ec:	b	40b468 <ferror@plt+0x8ef8>
  40b3f0:	ldr	x0, [sp, #16]
  40b3f4:	ldr	x2, [x0]
  40b3f8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40b3fc:	add	x1, x0, #0x180
  40b400:	mov	x0, x2
  40b404:	bl	40d37c <ferror@plt+0xae0c>
  40b408:	and	w0, w0, #0xff
  40b40c:	eor	w0, w0, #0x1
  40b410:	and	w0, w0, #0xff
  40b414:	cmp	w0, #0x0
  40b418:	b.eq	40b438 <ferror@plt+0x8ec8>  // b.none
  40b41c:	bl	409818 <ferror@plt+0x72a8>
  40b420:	b	40b438 <ferror@plt+0x8ec8>
  40b424:	mov	w2, #0x0                   	// #0
  40b428:	mov	x1, #0x0                   	// #0
  40b42c:	mov	w0, #0x0                   	// #0
  40b430:	bl	40ac68 <ferror@plt+0x86f8>
  40b434:	b	40b468 <ferror@plt+0x8ef8>
  40b438:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40b43c:	add	x0, x0, #0x3f8
  40b440:	ldr	x3, [x0]
  40b444:	ldr	x0, [sp, #16]
  40b448:	ldr	x0, [x0]
  40b44c:	mov	x2, x0
  40b450:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40b454:	add	x1, x0, #0x498
  40b458:	mov	x0, x3
  40b45c:	bl	402540 <fprintf@plt>
  40b460:	mov	w0, #0xffffffff            	// #-1
  40b464:	bl	401f70 <exit@plt>
  40b468:	ldp	x29, x30, [sp], #32
  40b46c:	ret
  40b470:	sub	sp, sp, #0x10
  40b474:	str	x0, [sp, #8]
  40b478:	ldr	x0, [sp, #8]
  40b47c:	ldr	w0, [x0, #4]
  40b480:	add	sp, sp, #0x10
  40b484:	ret
  40b488:	sub	sp, sp, #0x10
  40b48c:	str	x0, [sp, #8]
  40b490:	ldr	x0, [sp, #8]
  40b494:	add	x0, x0, #0x4
  40b498:	add	sp, sp, #0x10
  40b49c:	ret
  40b4a0:	stp	x29, x30, [sp, #-48]!
  40b4a4:	mov	x29, sp
  40b4a8:	str	w0, [sp, #44]
  40b4ac:	str	x1, [sp, #32]
  40b4b0:	str	x2, [sp, #24]
  40b4b4:	str	w3, [sp, #40]
  40b4b8:	ldr	w4, [sp, #40]
  40b4bc:	ldr	x3, [sp, #24]
  40b4c0:	ldr	x2, [sp, #32]
  40b4c4:	mov	w1, #0x6                   	// #6
  40b4c8:	ldr	w0, [sp, #44]
  40b4cc:	bl	411140 <ferror@plt+0xebd0>
  40b4d0:	nop
  40b4d4:	ldp	x29, x30, [sp], #48
  40b4d8:	ret
  40b4dc:	stp	x29, x30, [sp, #-48]!
  40b4e0:	mov	x29, sp
  40b4e4:	str	w0, [sp, #44]
  40b4e8:	str	x1, [sp, #32]
  40b4ec:	str	x2, [sp, #24]
  40b4f0:	str	x3, [sp, #16]
  40b4f4:	ldr	x4, [sp, #16]
  40b4f8:	ldr	x3, [sp, #24]
  40b4fc:	ldr	x2, [sp, #32]
  40b500:	mov	w1, #0x6                   	// #6
  40b504:	ldr	w0, [sp, #44]
  40b508:	bl	411e94 <ferror@plt+0xf924>
  40b50c:	nop
  40b510:	ldp	x29, x30, [sp], #48
  40b514:	ret
  40b518:	stp	x29, x30, [sp, #-48]!
  40b51c:	mov	x29, sp
  40b520:	str	w0, [sp, #44]
  40b524:	str	x1, [sp, #32]
  40b528:	str	x2, [sp, #24]
  40b52c:	str	x3, [sp, #16]
  40b530:	ldr	x4, [sp, #16]
  40b534:	ldr	x3, [sp, #24]
  40b538:	ldr	x2, [sp, #32]
  40b53c:	mov	w1, #0x6                   	// #6
  40b540:	ldr	w0, [sp, #44]
  40b544:	bl	411a58 <ferror@plt+0xf4e8>
  40b548:	nop
  40b54c:	ldp	x29, x30, [sp], #48
  40b550:	ret
  40b554:	stp	x29, x30, [sp, #-320]!
  40b558:	mov	x29, sp
  40b55c:	str	x19, [sp, #16]
  40b560:	str	x0, [sp, #56]
  40b564:	str	x1, [sp, #48]
  40b568:	str	x2, [sp, #40]
  40b56c:	add	x5, sp, #0xa0
  40b570:	ldr	x4, [sp, #48]
  40b574:	ldr	x3, [sp, #56]
  40b578:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40b57c:	add	x2, x0, #0x4d8
  40b580:	mov	x1, #0x80                  	// #128
  40b584:	mov	x0, x5
  40b588:	bl	4020a0 <snprintf@plt>
  40b58c:	str	w0, [sp, #316]
  40b590:	ldr	w0, [sp, #316]
  40b594:	cmp	w0, #0x0
  40b598:	b.le	40b5a8 <ferror@plt+0x9038>
  40b59c:	ldr	w0, [sp, #316]
  40b5a0:	cmp	w0, #0x7f
  40b5a4:	b.ls	40b5d4 <ferror@plt+0x9064>  // b.plast
  40b5a8:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40b5ac:	ldr	x0, [x0, #3992]
  40b5b0:	ldr	x0, [x0]
  40b5b4:	mov	x3, x0
  40b5b8:	mov	x2, #0x26                  	// #38
  40b5bc:	mov	x1, #0x1                   	// #1
  40b5c0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40b5c4:	add	x0, x0, #0x4f0
  40b5c8:	bl	4023a0 <fwrite@plt>
  40b5cc:	mov	w0, #0xffffffff            	// #-1
  40b5d0:	b	40b7bc <ferror@plt+0x924c>
  40b5d4:	add	x2, sp, #0xa0
  40b5d8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40b5dc:	add	x1, x0, #0x518
  40b5e0:	mov	x0, x2
  40b5e4:	bl	4023e0 <fopen64@plt>
  40b5e8:	str	x0, [sp, #304]
  40b5ec:	ldr	x0, [sp, #304]
  40b5f0:	cmp	x0, #0x0
  40b5f4:	b.ne	40b638 <ferror@plt+0x90c8>  // b.any
  40b5f8:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40b5fc:	ldr	x0, [x0, #3992]
  40b600:	ldr	x19, [x0]
  40b604:	bl	4024f0 <__errno_location@plt>
  40b608:	ldr	w0, [x0]
  40b60c:	bl	402220 <strerror@plt>
  40b610:	mov	x1, x0
  40b614:	add	x0, sp, #0xa0
  40b618:	mov	x3, x1
  40b61c:	mov	x2, x0
  40b620:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40b624:	add	x1, x0, #0x520
  40b628:	mov	x0, x19
  40b62c:	bl	402540 <fprintf@plt>
  40b630:	mov	w0, #0xffffffff            	// #-1
  40b634:	b	40b7bc <ferror@plt+0x924c>
  40b638:	add	x0, sp, #0x50
  40b63c:	ldr	x2, [sp, #304]
  40b640:	mov	w1, #0x50                  	// #80
  40b644:	bl	402550 <fgets@plt>
  40b648:	cmp	x0, #0x0
  40b64c:	b.ne	40b684 <ferror@plt+0x9114>  // b.any
  40b650:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40b654:	ldr	x0, [x0, #3992]
  40b658:	ldr	x4, [x0]
  40b65c:	add	x0, sp, #0xa0
  40b660:	mov	x3, x0
  40b664:	ldr	x2, [sp, #48]
  40b668:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40b66c:	add	x1, x0, #0x530
  40b670:	mov	x0, x4
  40b674:	bl	402540 <fprintf@plt>
  40b678:	ldr	x0, [sp, #304]
  40b67c:	bl	4020e0 <fclose@plt>
  40b680:	b	40b794 <ferror@plt+0x9224>
  40b684:	add	x0, sp, #0x50
  40b688:	mov	w1, #0xa                   	// #10
  40b68c:	bl	402380 <strchr@plt>
  40b690:	str	x0, [sp, #296]
  40b694:	ldr	x0, [sp, #296]
  40b698:	cmp	x0, #0x0
  40b69c:	b.eq	40b6a8 <ferror@plt+0x9138>  // b.none
  40b6a0:	ldr	x0, [sp, #296]
  40b6a4:	strb	wzr, [x0]
  40b6a8:	ldr	x0, [sp, #304]
  40b6ac:	bl	4020e0 <fclose@plt>
  40b6b0:	add	x1, sp, #0x48
  40b6b4:	add	x0, sp, #0x50
  40b6b8:	mov	w2, #0x0                   	// #0
  40b6bc:	bl	4022d0 <strtol@plt>
  40b6c0:	str	x0, [sp, #288]
  40b6c4:	ldr	x0, [sp, #72]
  40b6c8:	ldrb	w0, [x0]
  40b6cc:	cmp	w0, #0x0
  40b6d0:	b.ne	40b6e4 <ferror@plt+0x9174>  // b.any
  40b6d4:	ldr	x1, [sp, #72]
  40b6d8:	add	x0, sp, #0x50
  40b6dc:	cmp	x1, x0
  40b6e0:	b.ne	40b714 <ferror@plt+0x91a4>  // b.any
  40b6e4:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40b6e8:	ldr	x0, [x0, #3992]
  40b6ec:	ldr	x4, [x0]
  40b6f0:	add	x1, sp, #0xa0
  40b6f4:	add	x0, sp, #0x50
  40b6f8:	mov	x3, x1
  40b6fc:	mov	x2, x0
  40b700:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40b704:	add	x1, x0, #0x560
  40b708:	mov	x0, x4
  40b70c:	bl	402540 <fprintf@plt>
  40b710:	b	40b794 <ferror@plt+0x9224>
  40b714:	ldr	x1, [sp, #288]
  40b718:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  40b71c:	cmp	x1, x0
  40b720:	b.eq	40b734 <ferror@plt+0x91c4>  // b.none
  40b724:	ldr	x1, [sp, #288]
  40b728:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  40b72c:	cmp	x1, x0
  40b730:	b.ne	40b780 <ferror@plt+0x9210>  // b.any
  40b734:	bl	4024f0 <__errno_location@plt>
  40b738:	ldr	w0, [x0]
  40b73c:	cmp	w0, #0x22
  40b740:	b.ne	40b780 <ferror@plt+0x9210>  // b.any
  40b744:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40b748:	ldr	x0, [x0, #3992]
  40b74c:	ldr	x19, [x0]
  40b750:	bl	4024f0 <__errno_location@plt>
  40b754:	ldr	w0, [x0]
  40b758:	bl	402220 <strerror@plt>
  40b75c:	mov	x1, x0
  40b760:	add	x0, sp, #0xa0
  40b764:	mov	x3, x1
  40b768:	mov	x2, x0
  40b76c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40b770:	add	x1, x0, #0x588
  40b774:	mov	x0, x19
  40b778:	bl	402540 <fprintf@plt>
  40b77c:	b	40b794 <ferror@plt+0x9224>
  40b780:	ldr	x0, [sp, #40]
  40b784:	ldr	x1, [sp, #288]
  40b788:	str	x1, [x0]
  40b78c:	mov	w0, #0x0                   	// #0
  40b790:	b	40b7bc <ferror@plt+0x924c>
  40b794:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40b798:	ldr	x0, [x0, #3992]
  40b79c:	ldr	x3, [x0]
  40b7a0:	add	x0, sp, #0xa0
  40b7a4:	mov	x2, x0
  40b7a8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40b7ac:	add	x1, x0, #0x598
  40b7b0:	mov	x0, x3
  40b7b4:	bl	402540 <fprintf@plt>
  40b7b8:	mov	w0, #0xffffffff            	// #-1
  40b7bc:	ldr	x19, [sp, #16]
  40b7c0:	ldp	x29, x30, [sp], #320
  40b7c4:	ret
  40b7c8:	sub	sp, sp, #0x10
  40b7cc:	strb	w0, [sp, #15]
  40b7d0:	ldrb	w0, [sp, #15]
  40b7d4:	cmp	w0, #0x40
  40b7d8:	b.ls	40b7f4 <ferror@plt+0x9284>  // b.plast
  40b7dc:	ldrb	w0, [sp, #15]
  40b7e0:	cmp	w0, #0x46
  40b7e4:	b.hi	40b7f4 <ferror@plt+0x9284>  // b.pmore
  40b7e8:	ldrb	w0, [sp, #15]
  40b7ec:	sub	w0, w0, #0x37
  40b7f0:	b	40b840 <ferror@plt+0x92d0>
  40b7f4:	ldrb	w0, [sp, #15]
  40b7f8:	cmp	w0, #0x60
  40b7fc:	b.ls	40b818 <ferror@plt+0x92a8>  // b.plast
  40b800:	ldrb	w0, [sp, #15]
  40b804:	cmp	w0, #0x66
  40b808:	b.hi	40b818 <ferror@plt+0x92a8>  // b.pmore
  40b80c:	ldrb	w0, [sp, #15]
  40b810:	sub	w0, w0, #0x57
  40b814:	b	40b840 <ferror@plt+0x92d0>
  40b818:	ldrb	w0, [sp, #15]
  40b81c:	cmp	w0, #0x2f
  40b820:	b.ls	40b83c <ferror@plt+0x92cc>  // b.plast
  40b824:	ldrb	w0, [sp, #15]
  40b828:	cmp	w0, #0x39
  40b82c:	b.hi	40b83c <ferror@plt+0x92cc>  // b.pmore
  40b830:	ldrb	w0, [sp, #15]
  40b834:	sub	w0, w0, #0x30
  40b838:	b	40b840 <ferror@plt+0x92d0>
  40b83c:	mov	w0, #0xffffffff            	// #-1
  40b840:	add	sp, sp, #0x10
  40b844:	ret
  40b848:	stp	x29, x30, [sp, #-64]!
  40b84c:	mov	x29, sp
  40b850:	str	x0, [sp, #40]
  40b854:	str	x1, [sp, #32]
  40b858:	str	w2, [sp, #28]
  40b85c:	ldr	x0, [sp, #32]
  40b860:	cmp	x0, #0x0
  40b864:	b.eq	40b878 <ferror@plt+0x9308>  // b.none
  40b868:	ldr	x0, [sp, #32]
  40b86c:	ldrb	w0, [x0]
  40b870:	cmp	w0, #0x0
  40b874:	b.ne	40b880 <ferror@plt+0x9310>  // b.any
  40b878:	mov	w0, #0xffffffff            	// #-1
  40b87c:	b	40b940 <ferror@plt+0x93d0>
  40b880:	add	x0, sp, #0x30
  40b884:	ldr	w2, [sp, #28]
  40b888:	mov	x1, x0
  40b88c:	ldr	x0, [sp, #32]
  40b890:	bl	4022d0 <strtol@plt>
  40b894:	str	x0, [sp, #56]
  40b898:	ldr	x0, [sp, #48]
  40b89c:	cmp	x0, #0x0
  40b8a0:	b.eq	40b8c4 <ferror@plt+0x9354>  // b.none
  40b8a4:	ldr	x0, [sp, #48]
  40b8a8:	ldr	x1, [sp, #32]
  40b8ac:	cmp	x1, x0
  40b8b0:	b.eq	40b8c4 <ferror@plt+0x9354>  // b.none
  40b8b4:	ldr	x0, [sp, #48]
  40b8b8:	ldrb	w0, [x0]
  40b8bc:	cmp	w0, #0x0
  40b8c0:	b.eq	40b8cc <ferror@plt+0x935c>  // b.none
  40b8c4:	mov	w0, #0xffffffff            	// #-1
  40b8c8:	b	40b940 <ferror@plt+0x93d0>
  40b8cc:	ldr	x1, [sp, #56]
  40b8d0:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  40b8d4:	cmp	x1, x0
  40b8d8:	b.eq	40b8ec <ferror@plt+0x937c>  // b.none
  40b8dc:	ldr	x1, [sp, #56]
  40b8e0:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  40b8e4:	cmp	x1, x0
  40b8e8:	b.ne	40b904 <ferror@plt+0x9394>  // b.any
  40b8ec:	bl	4024f0 <__errno_location@plt>
  40b8f0:	ldr	w0, [x0]
  40b8f4:	cmp	w0, #0x22
  40b8f8:	b.ne	40b904 <ferror@plt+0x9394>  // b.any
  40b8fc:	mov	w0, #0xffffffff            	// #-1
  40b900:	b	40b940 <ferror@plt+0x93d0>
  40b904:	ldr	x1, [sp, #56]
  40b908:	mov	x0, #0xffffffff80000000    	// #-2147483648
  40b90c:	cmp	x1, x0
  40b910:	b.lt	40b924 <ferror@plt+0x93b4>  // b.tstop
  40b914:	ldr	x1, [sp, #56]
  40b918:	mov	x0, #0x7fffffff            	// #2147483647
  40b91c:	cmp	x1, x0
  40b920:	b.le	40b92c <ferror@plt+0x93bc>
  40b924:	mov	w0, #0xffffffff            	// #-1
  40b928:	b	40b940 <ferror@plt+0x93d0>
  40b92c:	ldr	x0, [sp, #56]
  40b930:	mov	w1, w0
  40b934:	ldr	x0, [sp, #40]
  40b938:	str	w1, [x0]
  40b93c:	mov	w0, #0x0                   	// #0
  40b940:	ldp	x29, x30, [sp], #64
  40b944:	ret
  40b948:	stp	x29, x30, [sp, #-48]!
  40b94c:	mov	x29, sp
  40b950:	str	w0, [sp, #28]
  40b954:	str	wzr, [sp, #44]
  40b958:	ldr	w0, [sp, #28]
  40b95c:	bl	402010 <ntohl@plt>
  40b960:	str	w0, [sp, #40]
  40b964:	ldr	w0, [sp, #40]
  40b968:	mvn	w0, w0
  40b96c:	str	w0, [sp, #36]
  40b970:	ldr	w0, [sp, #36]
  40b974:	add	w1, w0, #0x1
  40b978:	ldr	w0, [sp, #36]
  40b97c:	and	w0, w1, w0
  40b980:	cmp	w0, #0x0
  40b984:	b.eq	40b9a8 <ferror@plt+0x9438>  // b.none
  40b988:	mov	w0, #0xffffffff            	// #-1
  40b98c:	b	40b9b8 <ferror@plt+0x9448>
  40b990:	ldr	w0, [sp, #44]
  40b994:	add	w0, w0, #0x1
  40b998:	str	w0, [sp, #44]
  40b99c:	ldr	w0, [sp, #40]
  40b9a0:	lsl	w0, w0, #1
  40b9a4:	str	w0, [sp, #40]
  40b9a8:	ldr	w0, [sp, #40]
  40b9ac:	cmp	w0, #0x0
  40b9b0:	b.ne	40b990 <ferror@plt+0x9420>  // b.any
  40b9b4:	ldr	w0, [sp, #44]
  40b9b8:	ldp	x29, x30, [sp], #48
  40b9bc:	ret
  40b9c0:	stp	x29, x30, [sp, #-320]!
  40b9c4:	mov	x29, sp
  40b9c8:	str	x0, [sp, #40]
  40b9cc:	str	x1, [sp, #32]
  40b9d0:	str	w2, [sp, #28]
  40b9d4:	ldr	w2, [sp, #28]
  40b9d8:	ldr	x1, [sp, #32]
  40b9dc:	ldr	x0, [sp, #40]
  40b9e0:	bl	40ba50 <ferror@plt+0x94e0>
  40b9e4:	cmp	w0, #0x0
  40b9e8:	b.ne	40b9f4 <ferror@plt+0x9484>  // b.any
  40b9ec:	mov	w0, #0x0                   	// #0
  40b9f0:	b	40ba48 <ferror@plt+0x94d8>
  40b9f4:	add	x0, sp, #0x30
  40b9f8:	mov	w2, #0x2                   	// #2
  40b9fc:	ldr	x1, [sp, #32]
  40ba00:	bl	40cad4 <ferror@plt+0xa564>
  40ba04:	cmp	w0, #0x0
  40ba08:	b.ne	40ba44 <ferror@plt+0x94d4>  // b.any
  40ba0c:	ldrh	w0, [sp, #54]
  40ba10:	cmp	w0, #0x2
  40ba14:	b.ne	40ba44 <ferror@plt+0x94d4>  // b.any
  40ba18:	ldr	w0, [sp, #56]
  40ba1c:	bl	40b948 <ferror@plt+0x93d8>
  40ba20:	str	w0, [sp, #316]
  40ba24:	ldr	w0, [sp, #316]
  40ba28:	cmp	w0, #0x0
  40ba2c:	b.lt	40ba44 <ferror@plt+0x94d4>  // b.tstop
  40ba30:	ldr	w1, [sp, #316]
  40ba34:	ldr	x0, [sp, #40]
  40ba38:	str	w1, [x0]
  40ba3c:	mov	w0, #0x0                   	// #0
  40ba40:	b	40ba48 <ferror@plt+0x94d8>
  40ba44:	mov	w0, #0xffffffff            	// #-1
  40ba48:	ldp	x29, x30, [sp], #320
  40ba4c:	ret
  40ba50:	stp	x29, x30, [sp, #-64]!
  40ba54:	mov	x29, sp
  40ba58:	str	x0, [sp, #40]
  40ba5c:	str	x1, [sp, #32]
  40ba60:	str	w2, [sp, #28]
  40ba64:	ldr	x0, [sp, #32]
  40ba68:	cmp	x0, #0x0
  40ba6c:	b.eq	40ba80 <ferror@plt+0x9510>  // b.none
  40ba70:	ldr	x0, [sp, #32]
  40ba74:	ldrb	w0, [x0]
  40ba78:	cmp	w0, #0x0
  40ba7c:	b.ne	40ba88 <ferror@plt+0x9518>  // b.any
  40ba80:	mov	w0, #0xffffffff            	// #-1
  40ba84:	b	40bb24 <ferror@plt+0x95b4>
  40ba88:	add	x0, sp, #0x30
  40ba8c:	ldr	w2, [sp, #28]
  40ba90:	mov	x1, x0
  40ba94:	ldr	x0, [sp, #32]
  40ba98:	bl	401f50 <strtoul@plt>
  40ba9c:	str	x0, [sp, #56]
  40baa0:	ldr	x0, [sp, #48]
  40baa4:	cmp	x0, #0x0
  40baa8:	b.eq	40bacc <ferror@plt+0x955c>  // b.none
  40baac:	ldr	x0, [sp, #48]
  40bab0:	ldr	x1, [sp, #32]
  40bab4:	cmp	x1, x0
  40bab8:	b.eq	40bacc <ferror@plt+0x955c>  // b.none
  40babc:	ldr	x0, [sp, #48]
  40bac0:	ldrb	w0, [x0]
  40bac4:	cmp	w0, #0x0
  40bac8:	b.eq	40bad4 <ferror@plt+0x9564>  // b.none
  40bacc:	mov	w0, #0xffffffff            	// #-1
  40bad0:	b	40bb24 <ferror@plt+0x95b4>
  40bad4:	ldr	x0, [sp, #56]
  40bad8:	cmn	x0, #0x1
  40badc:	b.ne	40baf8 <ferror@plt+0x9588>  // b.any
  40bae0:	bl	4024f0 <__errno_location@plt>
  40bae4:	ldr	w0, [x0]
  40bae8:	cmp	w0, #0x22
  40baec:	b.ne	40baf8 <ferror@plt+0x9588>  // b.any
  40baf0:	mov	w0, #0xffffffff            	// #-1
  40baf4:	b	40bb24 <ferror@plt+0x95b4>
  40baf8:	ldr	x1, [sp, #56]
  40bafc:	mov	x0, #0xffffffff            	// #4294967295
  40bb00:	cmp	x1, x0
  40bb04:	b.ls	40bb10 <ferror@plt+0x95a0>  // b.plast
  40bb08:	mov	w0, #0xffffffff            	// #-1
  40bb0c:	b	40bb24 <ferror@plt+0x95b4>
  40bb10:	ldr	x0, [sp, #56]
  40bb14:	mov	w1, w0
  40bb18:	ldr	x0, [sp, #40]
  40bb1c:	str	w1, [x0]
  40bb20:	mov	w0, #0x0                   	// #0
  40bb24:	ldp	x29, x30, [sp], #64
  40bb28:	ret
  40bb2c:	stp	x29, x30, [sp, #-80]!
  40bb30:	mov	x29, sp
  40bb34:	str	x0, [sp, #40]
  40bb38:	str	x1, [sp, #32]
  40bb3c:	str	x2, [sp, #24]
  40bb40:	mov	w1, #0x2e                  	// #46
  40bb44:	ldr	x0, [sp, #32]
  40bb48:	bl	402380 <strchr@plt>
  40bb4c:	cmp	x0, #0x0
  40bb50:	b.eq	40bbe0 <ferror@plt+0x9670>  // b.none
  40bb54:	add	x0, sp, #0x38
  40bb58:	mov	x1, x0
  40bb5c:	ldr	x0, [sp, #32]
  40bb60:	bl	401fd0 <strtod@plt>
  40bb64:	str	d0, [sp, #72]
  40bb68:	ldr	d0, [sp, #72]
  40bb6c:	fcmpe	d0, #0.0
  40bb70:	b.pl	40bb7c <ferror@plt+0x960c>  // b.nfrst
  40bb74:	mov	w0, #0xffffffff            	// #-1
  40bb78:	b	40bd98 <ferror@plt+0x9828>
  40bb7c:	ldr	x0, [sp, #56]
  40bb80:	cmp	x0, #0x0
  40bb84:	b.eq	40bb98 <ferror@plt+0x9628>  // b.none
  40bb88:	ldr	x0, [sp, #56]
  40bb8c:	ldr	x1, [sp, #32]
  40bb90:	cmp	x1, x0
  40bb94:	b.ne	40bba0 <ferror@plt+0x9630>  // b.any
  40bb98:	mov	w0, #0xffffffff            	// #-1
  40bb9c:	b	40bd98 <ferror@plt+0x9828>
  40bba0:	ldr	d0, [sp, #72]
  40bba4:	mov	x0, #0x7ff0000000000000    	// #9218868437227405312
  40bba8:	fmov	d1, x0
  40bbac:	fcmp	d0, d1
  40bbb0:	b.eq	40bbc8 <ferror@plt+0x9658>  // b.none
  40bbb4:	ldr	d0, [sp, #72]
  40bbb8:	mov	x0, #0x7ff0000000000000    	// #9218868437227405312
  40bbbc:	fmov	d1, x0
  40bbc0:	fcmp	d0, d1
  40bbc4:	b.ne	40bc4c <ferror@plt+0x96dc>  // b.any
  40bbc8:	bl	4024f0 <__errno_location@plt>
  40bbcc:	ldr	w0, [x0]
  40bbd0:	cmp	w0, #0x22
  40bbd4:	b.ne	40bc4c <ferror@plt+0x96dc>  // b.any
  40bbd8:	mov	w0, #0xffffffff            	// #-1
  40bbdc:	b	40bd98 <ferror@plt+0x9828>
  40bbe0:	add	x0, sp, #0x38
  40bbe4:	mov	w2, #0x0                   	// #0
  40bbe8:	mov	x1, x0
  40bbec:	ldr	x0, [sp, #32]
  40bbf0:	bl	401f50 <strtoul@plt>
  40bbf4:	str	x0, [sp, #64]
  40bbf8:	ldr	x0, [sp, #56]
  40bbfc:	cmp	x0, #0x0
  40bc00:	b.eq	40bc14 <ferror@plt+0x96a4>  // b.none
  40bc04:	ldr	x0, [sp, #56]
  40bc08:	ldr	x1, [sp, #32]
  40bc0c:	cmp	x1, x0
  40bc10:	b.ne	40bc1c <ferror@plt+0x96ac>  // b.any
  40bc14:	mov	w0, #0xffffffff            	// #-1
  40bc18:	b	40bd98 <ferror@plt+0x9828>
  40bc1c:	ldr	x0, [sp, #64]
  40bc20:	cmn	x0, #0x1
  40bc24:	b.ne	40bc40 <ferror@plt+0x96d0>  // b.any
  40bc28:	bl	4024f0 <__errno_location@plt>
  40bc2c:	ldr	w0, [x0]
  40bc30:	cmp	w0, #0x22
  40bc34:	b.ne	40bc40 <ferror@plt+0x96d0>  // b.any
  40bc38:	mov	w0, #0xffffffff            	// #-1
  40bc3c:	b	40bd98 <ferror@plt+0x9828>
  40bc40:	ldr	d0, [sp, #64]
  40bc44:	ucvtf	d0, d0
  40bc48:	str	d0, [sp, #72]
  40bc4c:	ldr	x0, [sp, #56]
  40bc50:	ldr	x1, [sp, #32]
  40bc54:	cmp	x1, x0
  40bc58:	b.ne	40bc64 <ferror@plt+0x96f4>  // b.any
  40bc5c:	mov	w0, #0xffffffff            	// #-1
  40bc60:	b	40bd98 <ferror@plt+0x9828>
  40bc64:	ldr	x0, [sp, #24]
  40bc68:	mov	w1, #0x1                   	// #1
  40bc6c:	str	w1, [x0]
  40bc70:	ldr	x0, [sp, #56]
  40bc74:	ldrb	w0, [x0]
  40bc78:	cmp	w0, #0x0
  40bc7c:	b.eq	40bd58 <ferror@plt+0x97e8>  // b.none
  40bc80:	ldr	x0, [sp, #24]
  40bc84:	str	wzr, [x0]
  40bc88:	ldr	x2, [sp, #56]
  40bc8c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40bc90:	add	x1, x0, #0x5b0
  40bc94:	mov	x0, x2
  40bc98:	bl	4021c0 <strcasecmp@plt>
  40bc9c:	cmp	w0, #0x0
  40bca0:	b.eq	40bcdc <ferror@plt+0x976c>  // b.none
  40bca4:	ldr	x2, [sp, #56]
  40bca8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40bcac:	add	x1, x0, #0x5b8
  40bcb0:	mov	x0, x2
  40bcb4:	bl	4021c0 <strcasecmp@plt>
  40bcb8:	cmp	w0, #0x0
  40bcbc:	b.eq	40bcdc <ferror@plt+0x976c>  // b.none
  40bcc0:	ldr	x2, [sp, #56]
  40bcc4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40bcc8:	add	x1, x0, #0x5c0
  40bccc:	mov	x0, x2
  40bcd0:	bl	4021c0 <strcasecmp@plt>
  40bcd4:	cmp	w0, #0x0
  40bcd8:	b.ne	40bcf8 <ferror@plt+0x9788>  // b.any
  40bcdc:	ldr	d0, [sp, #72]
  40bce0:	mov	x0, #0x400000000000        	// #70368744177664
  40bce4:	movk	x0, #0x408f, lsl #48
  40bce8:	fmov	d1, x0
  40bcec:	fmul	d0, d0, d1
  40bcf0:	str	d0, [sp, #72]
  40bcf4:	b	40bd58 <ferror@plt+0x97e8>
  40bcf8:	ldr	x2, [sp, #56]
  40bcfc:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40bd00:	add	x1, x0, #0x5c8
  40bd04:	mov	x0, x2
  40bd08:	bl	4021c0 <strcasecmp@plt>
  40bd0c:	cmp	w0, #0x0
  40bd10:	b.eq	40bd54 <ferror@plt+0x97e4>  // b.none
  40bd14:	ldr	x2, [sp, #56]
  40bd18:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40bd1c:	add	x1, x0, #0x5d0
  40bd20:	mov	x0, x2
  40bd24:	bl	4021c0 <strcasecmp@plt>
  40bd28:	cmp	w0, #0x0
  40bd2c:	b.eq	40bd54 <ferror@plt+0x97e4>  // b.none
  40bd30:	ldr	x2, [sp, #56]
  40bd34:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40bd38:	add	x1, x0, #0x5d8
  40bd3c:	mov	x0, x2
  40bd40:	bl	4021c0 <strcasecmp@plt>
  40bd44:	cmp	w0, #0x0
  40bd48:	b.eq	40bd54 <ferror@plt+0x97e4>  // b.none
  40bd4c:	mov	w0, #0xffffffff            	// #-1
  40bd50:	b	40bd98 <ferror@plt+0x9828>
  40bd54:	nop
  40bd58:	ldr	d0, [sp, #72]
  40bd5c:	fcvtzu	w1, d0
  40bd60:	ldr	x0, [sp, #40]
  40bd64:	str	w1, [x0]
  40bd68:	ldr	x0, [sp, #40]
  40bd6c:	ldr	w0, [x0]
  40bd70:	ucvtf	d0, w0
  40bd74:	ldr	d1, [sp, #72]
  40bd78:	fcmpe	d1, d0
  40bd7c:	b.le	40bd94 <ferror@plt+0x9824>
  40bd80:	ldr	x0, [sp, #40]
  40bd84:	ldr	w0, [x0]
  40bd88:	add	w1, w0, #0x1
  40bd8c:	ldr	x0, [sp, #40]
  40bd90:	str	w1, [x0]
  40bd94:	mov	w0, #0x0                   	// #0
  40bd98:	ldp	x29, x30, [sp], #80
  40bd9c:	ret
  40bda0:	stp	x29, x30, [sp, #-64]!
  40bda4:	mov	x29, sp
  40bda8:	str	x0, [sp, #40]
  40bdac:	str	x1, [sp, #32]
  40bdb0:	str	w2, [sp, #28]
  40bdb4:	ldr	x0, [sp, #32]
  40bdb8:	cmp	x0, #0x0
  40bdbc:	b.eq	40bdd0 <ferror@plt+0x9860>  // b.none
  40bdc0:	ldr	x0, [sp, #32]
  40bdc4:	ldrb	w0, [x0]
  40bdc8:	cmp	w0, #0x0
  40bdcc:	b.ne	40bdd8 <ferror@plt+0x9868>  // b.any
  40bdd0:	mov	w0, #0xffffffff            	// #-1
  40bdd4:	b	40be58 <ferror@plt+0x98e8>
  40bdd8:	add	x0, sp, #0x30
  40bddc:	ldr	w2, [sp, #28]
  40bde0:	mov	x1, x0
  40bde4:	ldr	x0, [sp, #32]
  40bde8:	bl	402390 <strtoull@plt>
  40bdec:	str	x0, [sp, #56]
  40bdf0:	ldr	x0, [sp, #48]
  40bdf4:	cmp	x0, #0x0
  40bdf8:	b.eq	40be1c <ferror@plt+0x98ac>  // b.none
  40bdfc:	ldr	x0, [sp, #48]
  40be00:	ldr	x1, [sp, #32]
  40be04:	cmp	x1, x0
  40be08:	b.eq	40be1c <ferror@plt+0x98ac>  // b.none
  40be0c:	ldr	x0, [sp, #48]
  40be10:	ldrb	w0, [x0]
  40be14:	cmp	w0, #0x0
  40be18:	b.eq	40be24 <ferror@plt+0x98b4>  // b.none
  40be1c:	mov	w0, #0xffffffff            	// #-1
  40be20:	b	40be58 <ferror@plt+0x98e8>
  40be24:	ldr	x0, [sp, #56]
  40be28:	cmn	x0, #0x1
  40be2c:	b.ne	40be48 <ferror@plt+0x98d8>  // b.any
  40be30:	bl	4024f0 <__errno_location@plt>
  40be34:	ldr	w0, [x0]
  40be38:	cmp	w0, #0x22
  40be3c:	b.ne	40be48 <ferror@plt+0x98d8>  // b.any
  40be40:	mov	w0, #0xffffffff            	// #-1
  40be44:	b	40be58 <ferror@plt+0x98e8>
  40be48:	ldr	x0, [sp, #40]
  40be4c:	ldr	x1, [sp, #56]
  40be50:	str	x1, [x0]
  40be54:	mov	w0, #0x0                   	// #0
  40be58:	ldp	x29, x30, [sp], #64
  40be5c:	ret
  40be60:	stp	x29, x30, [sp, #-64]!
  40be64:	mov	x29, sp
  40be68:	str	x0, [sp, #40]
  40be6c:	str	x1, [sp, #32]
  40be70:	str	w2, [sp, #28]
  40be74:	ldr	x0, [sp, #32]
  40be78:	cmp	x0, #0x0
  40be7c:	b.eq	40be90 <ferror@plt+0x9920>  // b.none
  40be80:	ldr	x0, [sp, #32]
  40be84:	ldrb	w0, [x0]
  40be88:	cmp	w0, #0x0
  40be8c:	b.ne	40be98 <ferror@plt+0x9928>  // b.any
  40be90:	mov	w0, #0xffffffff            	// #-1
  40be94:	b	40bf34 <ferror@plt+0x99c4>
  40be98:	add	x0, sp, #0x30
  40be9c:	ldr	w2, [sp, #28]
  40bea0:	mov	x1, x0
  40bea4:	ldr	x0, [sp, #32]
  40bea8:	bl	401f50 <strtoul@plt>
  40beac:	str	x0, [sp, #56]
  40beb0:	ldr	x0, [sp, #48]
  40beb4:	cmp	x0, #0x0
  40beb8:	b.eq	40bedc <ferror@plt+0x996c>  // b.none
  40bebc:	ldr	x0, [sp, #48]
  40bec0:	ldr	x1, [sp, #32]
  40bec4:	cmp	x1, x0
  40bec8:	b.eq	40bedc <ferror@plt+0x996c>  // b.none
  40becc:	ldr	x0, [sp, #48]
  40bed0:	ldrb	w0, [x0]
  40bed4:	cmp	w0, #0x0
  40bed8:	b.eq	40bee4 <ferror@plt+0x9974>  // b.none
  40bedc:	mov	w0, #0xffffffff            	// #-1
  40bee0:	b	40bf34 <ferror@plt+0x99c4>
  40bee4:	ldr	x0, [sp, #56]
  40bee8:	cmn	x0, #0x1
  40beec:	b.ne	40bf08 <ferror@plt+0x9998>  // b.any
  40bef0:	bl	4024f0 <__errno_location@plt>
  40bef4:	ldr	w0, [x0]
  40bef8:	cmp	w0, #0x22
  40befc:	b.ne	40bf08 <ferror@plt+0x9998>  // b.any
  40bf00:	mov	w0, #0xffffffff            	// #-1
  40bf04:	b	40bf34 <ferror@plt+0x99c4>
  40bf08:	ldr	x1, [sp, #56]
  40bf0c:	mov	x0, #0xffffffff            	// #4294967295
  40bf10:	cmp	x1, x0
  40bf14:	b.ls	40bf20 <ferror@plt+0x99b0>  // b.plast
  40bf18:	mov	w0, #0xffffffff            	// #-1
  40bf1c:	b	40bf34 <ferror@plt+0x99c4>
  40bf20:	ldr	x0, [sp, #56]
  40bf24:	mov	w1, w0
  40bf28:	ldr	x0, [sp, #40]
  40bf2c:	str	w1, [x0]
  40bf30:	mov	w0, #0x0                   	// #0
  40bf34:	ldp	x29, x30, [sp], #64
  40bf38:	ret
  40bf3c:	stp	x29, x30, [sp, #-64]!
  40bf40:	mov	x29, sp
  40bf44:	str	x0, [sp, #40]
  40bf48:	str	x1, [sp, #32]
  40bf4c:	str	w2, [sp, #28]
  40bf50:	ldr	x0, [sp, #32]
  40bf54:	cmp	x0, #0x0
  40bf58:	b.eq	40bf6c <ferror@plt+0x99fc>  // b.none
  40bf5c:	ldr	x0, [sp, #32]
  40bf60:	ldrb	w0, [x0]
  40bf64:	cmp	w0, #0x0
  40bf68:	b.ne	40bf74 <ferror@plt+0x9a04>  // b.any
  40bf6c:	mov	w0, #0xffffffff            	// #-1
  40bf70:	b	40c010 <ferror@plt+0x9aa0>
  40bf74:	add	x0, sp, #0x30
  40bf78:	ldr	w2, [sp, #28]
  40bf7c:	mov	x1, x0
  40bf80:	ldr	x0, [sp, #32]
  40bf84:	bl	401f50 <strtoul@plt>
  40bf88:	str	x0, [sp, #56]
  40bf8c:	ldr	x0, [sp, #48]
  40bf90:	cmp	x0, #0x0
  40bf94:	b.eq	40bfb8 <ferror@plt+0x9a48>  // b.none
  40bf98:	ldr	x0, [sp, #48]
  40bf9c:	ldr	x1, [sp, #32]
  40bfa0:	cmp	x1, x0
  40bfa4:	b.eq	40bfb8 <ferror@plt+0x9a48>  // b.none
  40bfa8:	ldr	x0, [sp, #48]
  40bfac:	ldrb	w0, [x0]
  40bfb0:	cmp	w0, #0x0
  40bfb4:	b.eq	40bfc0 <ferror@plt+0x9a50>  // b.none
  40bfb8:	mov	w0, #0xffffffff            	// #-1
  40bfbc:	b	40c010 <ferror@plt+0x9aa0>
  40bfc0:	ldr	x0, [sp, #56]
  40bfc4:	cmn	x0, #0x1
  40bfc8:	b.ne	40bfe4 <ferror@plt+0x9a74>  // b.any
  40bfcc:	bl	4024f0 <__errno_location@plt>
  40bfd0:	ldr	w0, [x0]
  40bfd4:	cmp	w0, #0x22
  40bfd8:	b.ne	40bfe4 <ferror@plt+0x9a74>  // b.any
  40bfdc:	mov	w0, #0xffffffff            	// #-1
  40bfe0:	b	40c010 <ferror@plt+0x9aa0>
  40bfe4:	ldr	x1, [sp, #56]
  40bfe8:	mov	x0, #0xffff                	// #65535
  40bfec:	cmp	x1, x0
  40bff0:	b.ls	40bffc <ferror@plt+0x9a8c>  // b.plast
  40bff4:	mov	w0, #0xffffffff            	// #-1
  40bff8:	b	40c010 <ferror@plt+0x9aa0>
  40bffc:	ldr	x0, [sp, #56]
  40c000:	and	w1, w0, #0xffff
  40c004:	ldr	x0, [sp, #40]
  40c008:	strh	w1, [x0]
  40c00c:	mov	w0, #0x0                   	// #0
  40c010:	ldp	x29, x30, [sp], #64
  40c014:	ret
  40c018:	stp	x29, x30, [sp, #-64]!
  40c01c:	mov	x29, sp
  40c020:	str	x0, [sp, #40]
  40c024:	str	x1, [sp, #32]
  40c028:	str	w2, [sp, #28]
  40c02c:	ldr	x0, [sp, #32]
  40c030:	cmp	x0, #0x0
  40c034:	b.eq	40c048 <ferror@plt+0x9ad8>  // b.none
  40c038:	ldr	x0, [sp, #32]
  40c03c:	ldrb	w0, [x0]
  40c040:	cmp	w0, #0x0
  40c044:	b.ne	40c050 <ferror@plt+0x9ae0>  // b.any
  40c048:	mov	w0, #0xffffffff            	// #-1
  40c04c:	b	40c0e8 <ferror@plt+0x9b78>
  40c050:	add	x0, sp, #0x30
  40c054:	ldr	w2, [sp, #28]
  40c058:	mov	x1, x0
  40c05c:	ldr	x0, [sp, #32]
  40c060:	bl	401f50 <strtoul@plt>
  40c064:	str	x0, [sp, #56]
  40c068:	ldr	x0, [sp, #48]
  40c06c:	cmp	x0, #0x0
  40c070:	b.eq	40c094 <ferror@plt+0x9b24>  // b.none
  40c074:	ldr	x0, [sp, #48]
  40c078:	ldr	x1, [sp, #32]
  40c07c:	cmp	x1, x0
  40c080:	b.eq	40c094 <ferror@plt+0x9b24>  // b.none
  40c084:	ldr	x0, [sp, #48]
  40c088:	ldrb	w0, [x0]
  40c08c:	cmp	w0, #0x0
  40c090:	b.eq	40c09c <ferror@plt+0x9b2c>  // b.none
  40c094:	mov	w0, #0xffffffff            	// #-1
  40c098:	b	40c0e8 <ferror@plt+0x9b78>
  40c09c:	ldr	x0, [sp, #56]
  40c0a0:	cmn	x0, #0x1
  40c0a4:	b.ne	40c0c0 <ferror@plt+0x9b50>  // b.any
  40c0a8:	bl	4024f0 <__errno_location@plt>
  40c0ac:	ldr	w0, [x0]
  40c0b0:	cmp	w0, #0x22
  40c0b4:	b.ne	40c0c0 <ferror@plt+0x9b50>  // b.any
  40c0b8:	mov	w0, #0xffffffff            	// #-1
  40c0bc:	b	40c0e8 <ferror@plt+0x9b78>
  40c0c0:	ldr	x0, [sp, #56]
  40c0c4:	cmp	x0, #0xff
  40c0c8:	b.ls	40c0d4 <ferror@plt+0x9b64>  // b.plast
  40c0cc:	mov	w0, #0xffffffff            	// #-1
  40c0d0:	b	40c0e8 <ferror@plt+0x9b78>
  40c0d4:	ldr	x0, [sp, #56]
  40c0d8:	and	w1, w0, #0xff
  40c0dc:	ldr	x0, [sp, #40]
  40c0e0:	strb	w1, [x0]
  40c0e4:	mov	w0, #0x0                   	// #0
  40c0e8:	ldp	x29, x30, [sp], #64
  40c0ec:	ret
  40c0f0:	stp	x29, x30, [sp, #-64]!
  40c0f4:	mov	x29, sp
  40c0f8:	str	x0, [sp, #40]
  40c0fc:	str	x1, [sp, #32]
  40c100:	str	w2, [sp, #28]
  40c104:	bl	4024f0 <__errno_location@plt>
  40c108:	str	wzr, [x0]
  40c10c:	ldr	x0, [sp, #32]
  40c110:	cmp	x0, #0x0
  40c114:	b.eq	40c128 <ferror@plt+0x9bb8>  // b.none
  40c118:	ldr	x0, [sp, #32]
  40c11c:	ldrb	w0, [x0]
  40c120:	cmp	w0, #0x0
  40c124:	b.ne	40c130 <ferror@plt+0x9bc0>  // b.any
  40c128:	mov	w0, #0xffffffff            	// #-1
  40c12c:	b	40c1c4 <ferror@plt+0x9c54>
  40c130:	add	x0, sp, #0x30
  40c134:	ldr	w2, [sp, #28]
  40c138:	mov	x1, x0
  40c13c:	ldr	x0, [sp, #32]
  40c140:	bl	401fc0 <strtoll@plt>
  40c144:	str	x0, [sp, #56]
  40c148:	ldr	x0, [sp, #48]
  40c14c:	cmp	x0, #0x0
  40c150:	b.eq	40c174 <ferror@plt+0x9c04>  // b.none
  40c154:	ldr	x0, [sp, #48]
  40c158:	ldr	x1, [sp, #32]
  40c15c:	cmp	x1, x0
  40c160:	b.eq	40c174 <ferror@plt+0x9c04>  // b.none
  40c164:	ldr	x0, [sp, #48]
  40c168:	ldrb	w0, [x0]
  40c16c:	cmp	w0, #0x0
  40c170:	b.eq	40c17c <ferror@plt+0x9c0c>  // b.none
  40c174:	mov	w0, #0xffffffff            	// #-1
  40c178:	b	40c1c4 <ferror@plt+0x9c54>
  40c17c:	ldr	x1, [sp, #56]
  40c180:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  40c184:	cmp	x1, x0
  40c188:	b.eq	40c19c <ferror@plt+0x9c2c>  // b.none
  40c18c:	ldr	x1, [sp, #56]
  40c190:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  40c194:	cmp	x1, x0
  40c198:	b.ne	40c1b4 <ferror@plt+0x9c44>  // b.any
  40c19c:	bl	4024f0 <__errno_location@plt>
  40c1a0:	ldr	w0, [x0]
  40c1a4:	cmp	w0, #0x22
  40c1a8:	b.ne	40c1b4 <ferror@plt+0x9c44>  // b.any
  40c1ac:	mov	w0, #0xffffffff            	// #-1
  40c1b0:	b	40c1c4 <ferror@plt+0x9c54>
  40c1b4:	ldr	x0, [sp, #40]
  40c1b8:	ldr	x1, [sp, #56]
  40c1bc:	str	x1, [x0]
  40c1c0:	mov	w0, #0x0                   	// #0
  40c1c4:	ldp	x29, x30, [sp], #64
  40c1c8:	ret
  40c1cc:	stp	x29, x30, [sp, #-64]!
  40c1d0:	mov	x29, sp
  40c1d4:	str	x0, [sp, #40]
  40c1d8:	str	x1, [sp, #32]
  40c1dc:	str	w2, [sp, #28]
  40c1e0:	bl	4024f0 <__errno_location@plt>
  40c1e4:	str	wzr, [x0]
  40c1e8:	ldr	x0, [sp, #32]
  40c1ec:	cmp	x0, #0x0
  40c1f0:	b.eq	40c204 <ferror@plt+0x9c94>  // b.none
  40c1f4:	ldr	x0, [sp, #32]
  40c1f8:	ldrb	w0, [x0]
  40c1fc:	cmp	w0, #0x0
  40c200:	b.ne	40c20c <ferror@plt+0x9c9c>  // b.any
  40c204:	mov	w0, #0xffffffff            	// #-1
  40c208:	b	40c2cc <ferror@plt+0x9d5c>
  40c20c:	add	x0, sp, #0x30
  40c210:	ldr	w2, [sp, #28]
  40c214:	mov	x1, x0
  40c218:	ldr	x0, [sp, #32]
  40c21c:	bl	4022d0 <strtol@plt>
  40c220:	str	x0, [sp, #56]
  40c224:	ldr	x0, [sp, #48]
  40c228:	cmp	x0, #0x0
  40c22c:	b.eq	40c250 <ferror@plt+0x9ce0>  // b.none
  40c230:	ldr	x0, [sp, #48]
  40c234:	ldr	x1, [sp, #32]
  40c238:	cmp	x1, x0
  40c23c:	b.eq	40c250 <ferror@plt+0x9ce0>  // b.none
  40c240:	ldr	x0, [sp, #48]
  40c244:	ldrb	w0, [x0]
  40c248:	cmp	w0, #0x0
  40c24c:	b.eq	40c258 <ferror@plt+0x9ce8>  // b.none
  40c250:	mov	w0, #0xffffffff            	// #-1
  40c254:	b	40c2cc <ferror@plt+0x9d5c>
  40c258:	ldr	x1, [sp, #56]
  40c25c:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  40c260:	cmp	x1, x0
  40c264:	b.eq	40c278 <ferror@plt+0x9d08>  // b.none
  40c268:	ldr	x1, [sp, #56]
  40c26c:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  40c270:	cmp	x1, x0
  40c274:	b.ne	40c290 <ferror@plt+0x9d20>  // b.any
  40c278:	bl	4024f0 <__errno_location@plt>
  40c27c:	ldr	w0, [x0]
  40c280:	cmp	w0, #0x22
  40c284:	b.ne	40c290 <ferror@plt+0x9d20>  // b.any
  40c288:	mov	w0, #0xffffffff            	// #-1
  40c28c:	b	40c2cc <ferror@plt+0x9d5c>
  40c290:	ldr	x1, [sp, #56]
  40c294:	mov	x0, #0x7fffffff            	// #2147483647
  40c298:	cmp	x1, x0
  40c29c:	b.gt	40c2b0 <ferror@plt+0x9d40>
  40c2a0:	ldr	x1, [sp, #56]
  40c2a4:	mov	x0, #0xffffffff80000000    	// #-2147483648
  40c2a8:	cmp	x1, x0
  40c2ac:	b.ge	40c2b8 <ferror@plt+0x9d48>  // b.tcont
  40c2b0:	mov	w0, #0xffffffff            	// #-1
  40c2b4:	b	40c2cc <ferror@plt+0x9d5c>
  40c2b8:	ldr	x0, [sp, #56]
  40c2bc:	mov	w1, w0
  40c2c0:	ldr	x0, [sp, #40]
  40c2c4:	str	w1, [x0]
  40c2c8:	mov	w0, #0x0                   	// #0
  40c2cc:	ldp	x29, x30, [sp], #64
  40c2d0:	ret
  40c2d4:	stp	x29, x30, [sp, #-80]!
  40c2d8:	mov	x29, sp
  40c2dc:	str	x19, [sp, #16]
  40c2e0:	str	x0, [sp, #56]
  40c2e4:	str	x1, [sp, #48]
  40c2e8:	str	w2, [sp, #44]
  40c2ec:	add	x0, sp, #0x40
  40c2f0:	ldr	w2, [sp, #44]
  40c2f4:	ldr	x1, [sp, #48]
  40c2f8:	bl	40bda0 <ferror@plt+0x9830>
  40c2fc:	str	w0, [sp, #76]
  40c300:	ldr	w0, [sp, #76]
  40c304:	cmp	w0, #0x0
  40c308:	b.ne	40c350 <ferror@plt+0x9de0>  // b.any
  40c30c:	mov	w0, #0x1                   	// #1
  40c310:	bl	401fb0 <htonl@plt>
  40c314:	cmp	w0, #0x1
  40c318:	b.eq	40c344 <ferror@plt+0x9dd4>  // b.none
  40c31c:	ldr	x0, [sp, #64]
  40c320:	bl	401fb0 <htonl@plt>
  40c324:	mov	w0, w0
  40c328:	lsl	x19, x0, #32
  40c32c:	ldr	x0, [sp, #64]
  40c330:	lsr	x0, x0, #32
  40c334:	bl	401fb0 <htonl@plt>
  40c338:	mov	w0, w0
  40c33c:	orr	x0, x19, x0
  40c340:	b	40c348 <ferror@plt+0x9dd8>
  40c344:	ldr	x0, [sp, #64]
  40c348:	ldr	x1, [sp, #56]
  40c34c:	str	x0, [x1]
  40c350:	ldr	w0, [sp, #76]
  40c354:	ldr	x19, [sp, #16]
  40c358:	ldp	x29, x30, [sp], #80
  40c35c:	ret
  40c360:	stp	x29, x30, [sp, #-64]!
  40c364:	mov	x29, sp
  40c368:	str	x0, [sp, #40]
  40c36c:	str	x1, [sp, #32]
  40c370:	str	w2, [sp, #28]
  40c374:	add	x0, sp, #0x38
  40c378:	ldr	w2, [sp, #28]
  40c37c:	ldr	x1, [sp, #32]
  40c380:	bl	40be60 <ferror@plt+0x98f0>
  40c384:	str	w0, [sp, #60]
  40c388:	ldr	w0, [sp, #60]
  40c38c:	cmp	w0, #0x0
  40c390:	b.ne	40c3a8 <ferror@plt+0x9e38>  // b.any
  40c394:	ldr	w0, [sp, #56]
  40c398:	bl	401fb0 <htonl@plt>
  40c39c:	mov	w1, w0
  40c3a0:	ldr	x0, [sp, #40]
  40c3a4:	str	w1, [x0]
  40c3a8:	ldr	w0, [sp, #60]
  40c3ac:	ldp	x29, x30, [sp], #64
  40c3b0:	ret
  40c3b4:	stp	x29, x30, [sp, #-64]!
  40c3b8:	mov	x29, sp
  40c3bc:	str	x0, [sp, #40]
  40c3c0:	str	x1, [sp, #32]
  40c3c4:	str	w2, [sp, #28]
  40c3c8:	add	x0, sp, #0x3a
  40c3cc:	ldr	w2, [sp, #28]
  40c3d0:	ldr	x1, [sp, #32]
  40c3d4:	bl	40bf3c <ferror@plt+0x99cc>
  40c3d8:	str	w0, [sp, #60]
  40c3dc:	ldr	w0, [sp, #60]
  40c3e0:	cmp	w0, #0x0
  40c3e4:	b.ne	40c3fc <ferror@plt+0x9e8c>  // b.any
  40c3e8:	ldrh	w0, [sp, #58]
  40c3ec:	bl	4021e0 <htons@plt>
  40c3f0:	and	w1, w0, #0xffff
  40c3f4:	ldr	x0, [sp, #40]
  40c3f8:	strh	w1, [x0]
  40c3fc:	ldr	w0, [sp, #60]
  40c400:	ldp	x29, x30, [sp], #64
  40c404:	ret
  40c408:	stp	x29, x30, [sp, #-64]!
  40c40c:	mov	x29, sp
  40c410:	str	x0, [sp, #24]
  40c414:	str	x1, [sp, #16]
  40c418:	str	wzr, [sp, #60]
  40c41c:	b	40c4c8 <ferror@plt+0x9f58>
  40c420:	add	x0, sp, #0x28
  40c424:	mov	w2, #0x0                   	// #0
  40c428:	mov	x1, x0
  40c42c:	ldr	x0, [sp, #16]
  40c430:	bl	401f50 <strtoul@plt>
  40c434:	str	x0, [sp, #48]
  40c438:	ldr	x0, [sp, #48]
  40c43c:	cmp	x0, #0xff
  40c440:	b.ls	40c44c <ferror@plt+0x9edc>  // b.plast
  40c444:	mov	w0, #0xffffffff            	// #-1
  40c448:	b	40c4e0 <ferror@plt+0x9f70>
  40c44c:	ldr	x0, [sp, #40]
  40c450:	ldr	x1, [sp, #16]
  40c454:	cmp	x1, x0
  40c458:	b.ne	40c464 <ferror@plt+0x9ef4>  // b.any
  40c45c:	mov	w0, #0xffffffff            	// #-1
  40c460:	b	40c4e0 <ferror@plt+0x9f70>
  40c464:	ldrsw	x0, [sp, #60]
  40c468:	ldr	x1, [sp, #24]
  40c46c:	add	x0, x1, x0
  40c470:	ldr	x1, [sp, #48]
  40c474:	and	w1, w1, #0xff
  40c478:	strb	w1, [x0]
  40c47c:	ldr	x0, [sp, #40]
  40c480:	ldrb	w0, [x0]
  40c484:	cmp	w0, #0x0
  40c488:	b.eq	40c4d8 <ferror@plt+0x9f68>  // b.none
  40c48c:	ldr	w0, [sp, #60]
  40c490:	cmp	w0, #0x3
  40c494:	b.eq	40c4a8 <ferror@plt+0x9f38>  // b.none
  40c498:	ldr	x0, [sp, #40]
  40c49c:	ldrb	w0, [x0]
  40c4a0:	cmp	w0, #0x2e
  40c4a4:	b.eq	40c4b0 <ferror@plt+0x9f40>  // b.none
  40c4a8:	mov	w0, #0xffffffff            	// #-1
  40c4ac:	b	40c4e0 <ferror@plt+0x9f70>
  40c4b0:	ldr	x0, [sp, #40]
  40c4b4:	add	x0, x0, #0x1
  40c4b8:	str	x0, [sp, #16]
  40c4bc:	ldr	w0, [sp, #60]
  40c4c0:	add	w0, w0, #0x1
  40c4c4:	str	w0, [sp, #60]
  40c4c8:	ldr	w0, [sp, #60]
  40c4cc:	cmp	w0, #0x3
  40c4d0:	b.le	40c420 <ferror@plt+0x9eb0>
  40c4d4:	b	40c4dc <ferror@plt+0x9f6c>
  40c4d8:	nop
  40c4dc:	mov	w0, #0x1                   	// #1
  40c4e0:	ldp	x29, x30, [sp], #64
  40c4e4:	ret
  40c4e8:	stp	x29, x30, [sp, #-64]!
  40c4ec:	mov	x29, sp
  40c4f0:	str	x0, [sp, #24]
  40c4f4:	str	x1, [sp, #16]
  40c4f8:	str	wzr, [sp, #60]
  40c4fc:	b	40c5b4 <ferror@plt+0xa044>
  40c500:	add	x0, sp, #0x20
  40c504:	mov	w2, #0x10                  	// #16
  40c508:	mov	x1, x0
  40c50c:	ldr	x0, [sp, #16]
  40c510:	bl	401f50 <strtoul@plt>
  40c514:	str	x0, [sp, #48]
  40c518:	ldr	x1, [sp, #48]
  40c51c:	mov	x0, #0xffff                	// #65535
  40c520:	cmp	x1, x0
  40c524:	b.ls	40c530 <ferror@plt+0x9fc0>  // b.plast
  40c528:	mov	w0, #0xffffffff            	// #-1
  40c52c:	b	40c5d8 <ferror@plt+0xa068>
  40c530:	ldr	x0, [sp, #32]
  40c534:	ldr	x1, [sp, #16]
  40c538:	cmp	x1, x0
  40c53c:	b.ne	40c548 <ferror@plt+0x9fd8>  // b.any
  40c540:	mov	w0, #0xffffffff            	// #-1
  40c544:	b	40c5d8 <ferror@plt+0xa068>
  40c548:	ldr	x0, [sp, #48]
  40c54c:	and	w0, w0, #0xffff
  40c550:	bl	4021e0 <htons@plt>
  40c554:	and	w2, w0, #0xffff
  40c558:	ldrsw	x0, [sp, #60]
  40c55c:	lsl	x0, x0, #1
  40c560:	add	x1, sp, #0x28
  40c564:	strh	w2, [x1, x0]
  40c568:	ldr	x0, [sp, #32]
  40c56c:	ldrb	w0, [x0]
  40c570:	cmp	w0, #0x0
  40c574:	b.eq	40c5c4 <ferror@plt+0xa054>  // b.none
  40c578:	ldr	w0, [sp, #60]
  40c57c:	cmp	w0, #0x3
  40c580:	b.eq	40c594 <ferror@plt+0xa024>  // b.none
  40c584:	ldr	x0, [sp, #32]
  40c588:	ldrb	w0, [x0]
  40c58c:	cmp	w0, #0x3a
  40c590:	b.eq	40c59c <ferror@plt+0xa02c>  // b.none
  40c594:	mov	w0, #0xffffffff            	// #-1
  40c598:	b	40c5d8 <ferror@plt+0xa068>
  40c59c:	ldr	x0, [sp, #32]
  40c5a0:	add	x0, x0, #0x1
  40c5a4:	str	x0, [sp, #16]
  40c5a8:	ldr	w0, [sp, #60]
  40c5ac:	add	w0, w0, #0x1
  40c5b0:	str	w0, [sp, #60]
  40c5b4:	ldr	w0, [sp, #60]
  40c5b8:	cmp	w0, #0x3
  40c5bc:	b.le	40c500 <ferror@plt+0x9f90>
  40c5c0:	b	40c5c8 <ferror@plt+0xa058>
  40c5c4:	nop
  40c5c8:	ldr	x1, [sp, #40]
  40c5cc:	ldr	x0, [sp, #24]
  40c5d0:	str	x1, [x0]
  40c5d4:	mov	w0, #0x1                   	// #1
  40c5d8:	ldp	x29, x30, [sp], #64
  40c5dc:	ret
  40c5e0:	stp	x29, x30, [sp, #-48]!
  40c5e4:	mov	x29, sp
  40c5e8:	str	x0, [sp, #24]
  40c5ec:	ldr	x0, [sp, #24]
  40c5f0:	ldrh	w0, [x0, #6]
  40c5f4:	cmp	w0, #0x2
  40c5f8:	b.eq	40c608 <ferror@plt+0xa098>  // b.none
  40c5fc:	cmp	w0, #0xa
  40c600:	b.eq	40c68c <ferror@plt+0xa11c>  // b.none
  40c604:	b	40c758 <ferror@plt+0xa1e8>
  40c608:	ldr	x0, [sp, #24]
  40c60c:	ldr	w0, [x0, #8]
  40c610:	cmp	w0, #0x0
  40c614:	b.ne	40c634 <ferror@plt+0xa0c4>  // b.any
  40c618:	ldr	x0, [sp, #24]
  40c61c:	ldrh	w0, [x0]
  40c620:	orr	w0, w0, #0x6
  40c624:	and	w1, w0, #0xffff
  40c628:	ldr	x0, [sp, #24]
  40c62c:	strh	w1, [x0]
  40c630:	b	40c758 <ferror@plt+0xa1e8>
  40c634:	ldr	x0, [sp, #24]
  40c638:	ldr	w0, [x0, #8]
  40c63c:	bl	402010 <ntohl@plt>
  40c640:	and	w1, w0, #0xf0000000
  40c644:	mov	w0, #0xe0000000            	// #-536870912
  40c648:	cmp	w1, w0
  40c64c:	b.ne	40c670 <ferror@plt+0xa100>  // b.any
  40c650:	ldr	x0, [sp, #24]
  40c654:	ldrh	w1, [x0]
  40c658:	mov	w0, #0xa                   	// #10
  40c65c:	orr	w0, w1, w0
  40c660:	and	w1, w0, #0xffff
  40c664:	ldr	x0, [sp, #24]
  40c668:	strh	w1, [x0]
  40c66c:	b	40c758 <ferror@plt+0xa1e8>
  40c670:	ldr	x0, [sp, #24]
  40c674:	ldrh	w0, [x0]
  40c678:	orr	w0, w0, #0x2
  40c67c:	and	w1, w0, #0xffff
  40c680:	ldr	x0, [sp, #24]
  40c684:	strh	w1, [x0]
  40c688:	b	40c758 <ferror@plt+0xa1e8>
  40c68c:	ldr	x0, [sp, #24]
  40c690:	add	x0, x0, #0x8
  40c694:	str	x0, [sp, #40]
  40c698:	ldr	x0, [sp, #40]
  40c69c:	ldr	w0, [x0]
  40c6a0:	cmp	w0, #0x0
  40c6a4:	b.ne	40c6e0 <ferror@plt+0xa170>  // b.any
  40c6a8:	ldr	x0, [sp, #40]
  40c6ac:	ldr	w0, [x0, #4]
  40c6b0:	cmp	w0, #0x0
  40c6b4:	b.ne	40c6e0 <ferror@plt+0xa170>  // b.any
  40c6b8:	ldr	x0, [sp, #40]
  40c6bc:	ldr	w0, [x0, #8]
  40c6c0:	cmp	w0, #0x0
  40c6c4:	b.ne	40c6e0 <ferror@plt+0xa170>  // b.any
  40c6c8:	ldr	x0, [sp, #40]
  40c6cc:	ldr	w0, [x0, #12]
  40c6d0:	cmp	w0, #0x0
  40c6d4:	b.ne	40c6e0 <ferror@plt+0xa170>  // b.any
  40c6d8:	mov	w0, #0x1                   	// #1
  40c6dc:	b	40c6e4 <ferror@plt+0xa174>
  40c6e0:	mov	w0, #0x0                   	// #0
  40c6e4:	cmp	w0, #0x0
  40c6e8:	b.eq	40c708 <ferror@plt+0xa198>  // b.none
  40c6ec:	ldr	x0, [sp, #24]
  40c6f0:	ldrh	w0, [x0]
  40c6f4:	orr	w0, w0, #0x6
  40c6f8:	and	w1, w0, #0xffff
  40c6fc:	ldr	x0, [sp, #24]
  40c700:	strh	w1, [x0]
  40c704:	b	40c754 <ferror@plt+0xa1e4>
  40c708:	ldr	x0, [sp, #24]
  40c70c:	add	x0, x0, #0x8
  40c710:	ldrb	w0, [x0]
  40c714:	cmp	w0, #0xff
  40c718:	b.ne	40c73c <ferror@plt+0xa1cc>  // b.any
  40c71c:	ldr	x0, [sp, #24]
  40c720:	ldrh	w1, [x0]
  40c724:	mov	w0, #0xa                   	// #10
  40c728:	orr	w0, w1, w0
  40c72c:	and	w1, w0, #0xffff
  40c730:	ldr	x0, [sp, #24]
  40c734:	strh	w1, [x0]
  40c738:	b	40c754 <ferror@plt+0xa1e4>
  40c73c:	ldr	x0, [sp, #24]
  40c740:	ldrh	w0, [x0]
  40c744:	orr	w0, w0, #0x2
  40c748:	and	w1, w0, #0xffff
  40c74c:	ldr	x0, [sp, #24]
  40c750:	strh	w1, [x0]
  40c754:	nop
  40c758:	nop
  40c75c:	ldp	x29, x30, [sp], #48
  40c760:	ret
  40c764:	stp	x29, x30, [sp, #-64]!
  40c768:	mov	x29, sp
  40c76c:	str	x0, [sp, #40]
  40c770:	str	x1, [sp, #32]
  40c774:	str	w2, [sp, #28]
  40c778:	mov	x2, #0x108                 	// #264
  40c77c:	mov	w1, #0x0                   	// #0
  40c780:	ldr	x0, [sp, #40]
  40c784:	bl	402180 <memset@plt>
  40c788:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40c78c:	add	x1, x0, #0x5e0
  40c790:	ldr	x0, [sp, #32]
  40c794:	bl	4022b0 <strcmp@plt>
  40c798:	cmp	w0, #0x0
  40c79c:	b.ne	40c814 <ferror@plt+0xa2a4>  // b.any
  40c7a0:	ldr	w0, [sp, #28]
  40c7a4:	cmp	w0, #0xc
  40c7a8:	b.eq	40c7b8 <ferror@plt+0xa248>  // b.none
  40c7ac:	ldr	w0, [sp, #28]
  40c7b0:	cmp	w0, #0x1c
  40c7b4:	b.ne	40c7c0 <ferror@plt+0xa250>  // b.any
  40c7b8:	mov	w0, #0xffffffff            	// #-1
  40c7bc:	b	40cacc <ferror@plt+0xa55c>
  40c7c0:	ldr	w0, [sp, #28]
  40c7c4:	and	w1, w0, #0xffff
  40c7c8:	ldr	x0, [sp, #40]
  40c7cc:	strh	w1, [x0, #6]
  40c7d0:	ldr	x0, [sp, #40]
  40c7d4:	ldrh	w0, [x0, #6]
  40c7d8:	bl	40cbc4 <ferror@plt+0xa654>
  40c7dc:	and	w1, w0, #0xffff
  40c7e0:	ldr	x0, [sp, #40]
  40c7e4:	strh	w1, [x0, #2]
  40c7e8:	ldr	x0, [sp, #40]
  40c7ec:	mov	w1, #0xfffffffe            	// #-2
  40c7f0:	strh	w1, [x0, #4]
  40c7f4:	ldr	x0, [sp, #40]
  40c7f8:	ldrh	w0, [x0]
  40c7fc:	orr	w0, w0, #0x1
  40c800:	and	w1, w0, #0xffff
  40c804:	ldr	x0, [sp, #40]
  40c808:	strh	w1, [x0]
  40c80c:	mov	w0, #0x0                   	// #0
  40c810:	b	40cacc <ferror@plt+0xa55c>
  40c814:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40c818:	add	x1, x0, #0x5e8
  40c81c:	ldr	x0, [sp, #32]
  40c820:	bl	4022b0 <strcmp@plt>
  40c824:	cmp	w0, #0x0
  40c828:	b.eq	40c844 <ferror@plt+0xa2d4>  // b.none
  40c82c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40c830:	add	x1, x0, #0x5f0
  40c834:	ldr	x0, [sp, #32]
  40c838:	bl	4022b0 <strcmp@plt>
  40c83c:	cmp	w0, #0x0
  40c840:	b.ne	40c890 <ferror@plt+0xa320>  // b.any
  40c844:	ldr	w0, [sp, #28]
  40c848:	cmp	w0, #0xc
  40c84c:	b.eq	40c85c <ferror@plt+0xa2ec>  // b.none
  40c850:	ldr	w0, [sp, #28]
  40c854:	cmp	w0, #0x1c
  40c858:	b.ne	40c864 <ferror@plt+0xa2f4>  // b.any
  40c85c:	mov	w0, #0xffffffff            	// #-1
  40c860:	b	40cacc <ferror@plt+0xa55c>
  40c864:	ldr	w0, [sp, #28]
  40c868:	and	w1, w0, #0xffff
  40c86c:	ldr	x0, [sp, #40]
  40c870:	strh	w1, [x0, #6]
  40c874:	ldr	x0, [sp, #40]
  40c878:	strh	wzr, [x0, #2]
  40c87c:	ldr	x0, [sp, #40]
  40c880:	mov	w1, #0xfffffffe            	// #-2
  40c884:	strh	w1, [x0, #4]
  40c888:	mov	w0, #0x0                   	// #0
  40c88c:	b	40cacc <ferror@plt+0xa55c>
  40c890:	ldr	w0, [sp, #28]
  40c894:	cmp	w0, #0x11
  40c898:	b.ne	40c908 <ferror@plt+0xa398>  // b.any
  40c89c:	ldr	x0, [sp, #40]
  40c8a0:	add	x0, x0, #0x8
  40c8a4:	ldr	x2, [sp, #32]
  40c8a8:	mov	w1, #0x100                 	// #256
  40c8ac:	bl	4105f0 <ferror@plt+0xe080>
  40c8b0:	str	w0, [sp, #52]
  40c8b4:	ldr	w0, [sp, #52]
  40c8b8:	cmp	w0, #0x0
  40c8bc:	b.ge	40c8c8 <ferror@plt+0xa358>  // b.tcont
  40c8c0:	mov	w0, #0xffffffff            	// #-1
  40c8c4:	b	40cacc <ferror@plt+0xa55c>
  40c8c8:	ldr	x0, [sp, #40]
  40c8cc:	mov	w1, #0x11                  	// #17
  40c8d0:	strh	w1, [x0, #6]
  40c8d4:	ldr	w0, [sp, #52]
  40c8d8:	and	w1, w0, #0xffff
  40c8dc:	ldr	x0, [sp, #40]
  40c8e0:	strh	w1, [x0, #2]
  40c8e4:	ldr	w0, [sp, #52]
  40c8e8:	and	w0, w0, #0xffff
  40c8ec:	ubfiz	w0, w0, #3, #13
  40c8f0:	and	w0, w0, #0xffff
  40c8f4:	sxth	w1, w0
  40c8f8:	ldr	x0, [sp, #40]
  40c8fc:	strh	w1, [x0, #4]
  40c900:	mov	w0, #0x0                   	// #0
  40c904:	b	40cacc <ferror@plt+0xa55c>
  40c908:	mov	w1, #0x3a                  	// #58
  40c90c:	ldr	x0, [sp, #32]
  40c910:	bl	402380 <strchr@plt>
  40c914:	cmp	x0, #0x0
  40c918:	b.eq	40c990 <ferror@plt+0xa420>  // b.none
  40c91c:	ldr	x0, [sp, #40]
  40c920:	mov	w1, #0xa                   	// #10
  40c924:	strh	w1, [x0, #6]
  40c928:	ldr	w0, [sp, #28]
  40c92c:	cmp	w0, #0x0
  40c930:	b.eq	40c948 <ferror@plt+0xa3d8>  // b.none
  40c934:	ldr	w0, [sp, #28]
  40c938:	cmp	w0, #0xa
  40c93c:	b.eq	40c948 <ferror@plt+0xa3d8>  // b.none
  40c940:	mov	w0, #0xffffffff            	// #-1
  40c944:	b	40cacc <ferror@plt+0xa55c>
  40c948:	ldr	x0, [sp, #40]
  40c94c:	add	x0, x0, #0x8
  40c950:	mov	x2, x0
  40c954:	ldr	x1, [sp, #32]
  40c958:	mov	w0, #0xa                   	// #10
  40c95c:	bl	402340 <inet_pton@plt>
  40c960:	cmp	w0, #0x0
  40c964:	b.gt	40c970 <ferror@plt+0xa400>
  40c968:	mov	w0, #0xffffffff            	// #-1
  40c96c:	b	40cacc <ferror@plt+0xa55c>
  40c970:	ldr	x0, [sp, #40]
  40c974:	mov	w1, #0x10                  	// #16
  40c978:	strh	w1, [x0, #2]
  40c97c:	ldr	x0, [sp, #40]
  40c980:	mov	w1, #0xffffffff            	// #-1
  40c984:	strh	w1, [x0, #4]
  40c988:	mov	w0, #0x0                   	// #0
  40c98c:	b	40cacc <ferror@plt+0xa55c>
  40c990:	ldr	w0, [sp, #28]
  40c994:	cmp	w0, #0x1c
  40c998:	b.ne	40ca64 <ferror@plt+0xa4f4>  // b.any
  40c99c:	ldr	x0, [sp, #40]
  40c9a0:	mov	w1, #0x1c                  	// #28
  40c9a4:	strh	w1, [x0, #6]
  40c9a8:	ldr	x0, [sp, #40]
  40c9ac:	add	x0, x0, #0x8
  40c9b0:	mov	x3, #0x100                 	// #256
  40c9b4:	mov	x2, x0
  40c9b8:	ldr	x1, [sp, #32]
  40c9bc:	mov	w0, #0x1c                  	// #28
  40c9c0:	bl	41272c <ferror@plt+0x101bc>
  40c9c4:	cmp	w0, #0x0
  40c9c8:	b.gt	40c9d4 <ferror@plt+0xa464>
  40c9cc:	mov	w0, #0xffffffff            	// #-1
  40c9d0:	b	40cacc <ferror@plt+0xa55c>
  40c9d4:	ldr	x0, [sp, #40]
  40c9d8:	mov	w1, #0x4                   	// #4
  40c9dc:	strh	w1, [x0, #2]
  40c9e0:	ldr	x0, [sp, #40]
  40c9e4:	mov	w1, #0x14                  	// #20
  40c9e8:	strh	w1, [x0, #4]
  40c9ec:	mov	w0, #0x40                  	// #64
  40c9f0:	str	w0, [sp, #56]
  40c9f4:	str	wzr, [sp, #60]
  40c9f8:	b	40ca4c <ferror@plt+0xa4dc>
  40c9fc:	ldr	x1, [sp, #40]
  40ca00:	ldrsw	x0, [sp, #60]
  40ca04:	lsl	x0, x0, #2
  40ca08:	add	x0, x1, x0
  40ca0c:	ldr	w0, [x0, #8]
  40ca10:	bl	402010 <ntohl@plt>
  40ca14:	and	w0, w0, #0x100
  40ca18:	cmp	w0, #0x0
  40ca1c:	b.eq	40ca40 <ferror@plt+0xa4d0>  // b.none
  40ca20:	ldr	w0, [sp, #60]
  40ca24:	add	w0, w0, #0x1
  40ca28:	and	w0, w0, #0xffff
  40ca2c:	ubfiz	w0, w0, #2, #14
  40ca30:	and	w1, w0, #0xffff
  40ca34:	ldr	x0, [sp, #40]
  40ca38:	strh	w1, [x0, #2]
  40ca3c:	b	40ca5c <ferror@plt+0xa4ec>
  40ca40:	ldr	w0, [sp, #60]
  40ca44:	add	w0, w0, #0x1
  40ca48:	str	w0, [sp, #60]
  40ca4c:	ldr	w0, [sp, #60]
  40ca50:	ldr	w1, [sp, #56]
  40ca54:	cmp	w1, w0
  40ca58:	b.hi	40c9fc <ferror@plt+0xa48c>  // b.pmore
  40ca5c:	mov	w0, #0x0                   	// #0
  40ca60:	b	40cacc <ferror@plt+0xa55c>
  40ca64:	ldr	x0, [sp, #40]
  40ca68:	mov	w1, #0x2                   	// #2
  40ca6c:	strh	w1, [x0, #6]
  40ca70:	ldr	w0, [sp, #28]
  40ca74:	cmp	w0, #0x0
  40ca78:	b.eq	40ca90 <ferror@plt+0xa520>  // b.none
  40ca7c:	ldr	w0, [sp, #28]
  40ca80:	cmp	w0, #0x2
  40ca84:	b.eq	40ca90 <ferror@plt+0xa520>  // b.none
  40ca88:	mov	w0, #0xffffffff            	// #-1
  40ca8c:	b	40cacc <ferror@plt+0xa55c>
  40ca90:	ldr	x0, [sp, #40]
  40ca94:	add	x0, x0, #0x8
  40ca98:	ldr	x1, [sp, #32]
  40ca9c:	bl	40c408 <ferror@plt+0x9e98>
  40caa0:	cmp	w0, #0x0
  40caa4:	b.gt	40cab0 <ferror@plt+0xa540>
  40caa8:	mov	w0, #0xffffffff            	// #-1
  40caac:	b	40cacc <ferror@plt+0xa55c>
  40cab0:	ldr	x0, [sp, #40]
  40cab4:	mov	w1, #0x4                   	// #4
  40cab8:	strh	w1, [x0, #2]
  40cabc:	ldr	x0, [sp, #40]
  40cac0:	mov	w1, #0xffffffff            	// #-1
  40cac4:	strh	w1, [x0, #4]
  40cac8:	mov	w0, #0x0                   	// #0
  40cacc:	ldp	x29, x30, [sp], #64
  40cad0:	ret
  40cad4:	stp	x29, x30, [sp, #-64]!
  40cad8:	mov	x29, sp
  40cadc:	str	x0, [sp, #40]
  40cae0:	str	x1, [sp, #32]
  40cae4:	str	w2, [sp, #28]
  40cae8:	ldr	w2, [sp, #28]
  40caec:	ldr	x1, [sp, #32]
  40caf0:	ldr	x0, [sp, #40]
  40caf4:	bl	40c764 <ferror@plt+0xa1f4>
  40caf8:	str	w0, [sp, #60]
  40cafc:	ldr	w0, [sp, #60]
  40cb00:	cmp	w0, #0x0
  40cb04:	b.eq	40cb10 <ferror@plt+0xa5a0>  // b.none
  40cb08:	ldr	w0, [sp, #60]
  40cb0c:	b	40cb1c <ferror@plt+0xa5ac>
  40cb10:	ldr	x0, [sp, #40]
  40cb14:	bl	40c5e0 <ferror@plt+0xa070>
  40cb18:	mov	w0, #0x0                   	// #0
  40cb1c:	ldp	x29, x30, [sp], #64
  40cb20:	ret
  40cb24:	sub	sp, sp, #0x10
  40cb28:	str	w0, [sp, #12]
  40cb2c:	ldr	w0, [sp, #12]
  40cb30:	cmp	w0, #0x1c
  40cb34:	b.eq	40cbb0 <ferror@plt+0xa640>  // b.none
  40cb38:	ldr	w0, [sp, #12]
  40cb3c:	cmp	w0, #0x1c
  40cb40:	b.gt	40cbb8 <ferror@plt+0xa648>
  40cb44:	ldr	w0, [sp, #12]
  40cb48:	cmp	w0, #0xc
  40cb4c:	b.eq	40cba0 <ferror@plt+0xa630>  // b.none
  40cb50:	ldr	w0, [sp, #12]
  40cb54:	cmp	w0, #0xc
  40cb58:	b.gt	40cbb8 <ferror@plt+0xa648>
  40cb5c:	ldr	w0, [sp, #12]
  40cb60:	cmp	w0, #0xa
  40cb64:	b.eq	40cb90 <ferror@plt+0xa620>  // b.none
  40cb68:	ldr	w0, [sp, #12]
  40cb6c:	cmp	w0, #0xa
  40cb70:	b.gt	40cbb8 <ferror@plt+0xa648>
  40cb74:	ldr	w0, [sp, #12]
  40cb78:	cmp	w0, #0x2
  40cb7c:	b.eq	40cb98 <ferror@plt+0xa628>  // b.none
  40cb80:	ldr	w0, [sp, #12]
  40cb84:	cmp	w0, #0x4
  40cb88:	b.eq	40cba8 <ferror@plt+0xa638>  // b.none
  40cb8c:	b	40cbb8 <ferror@plt+0xa648>
  40cb90:	mov	w0, #0x80                  	// #128
  40cb94:	b	40cbbc <ferror@plt+0xa64c>
  40cb98:	mov	w0, #0x20                  	// #32
  40cb9c:	b	40cbbc <ferror@plt+0xa64c>
  40cba0:	mov	w0, #0x10                  	// #16
  40cba4:	b	40cbbc <ferror@plt+0xa64c>
  40cba8:	mov	w0, #0x50                  	// #80
  40cbac:	b	40cbbc <ferror@plt+0xa64c>
  40cbb0:	mov	w0, #0x14                  	// #20
  40cbb4:	b	40cbbc <ferror@plt+0xa64c>
  40cbb8:	mov	w0, #0x0                   	// #0
  40cbbc:	add	sp, sp, #0x10
  40cbc0:	ret
  40cbc4:	stp	x29, x30, [sp, #-32]!
  40cbc8:	mov	x29, sp
  40cbcc:	str	w0, [sp, #28]
  40cbd0:	ldr	w0, [sp, #28]
  40cbd4:	bl	40cb24 <ferror@plt+0xa5b4>
  40cbd8:	add	w1, w0, #0x7
  40cbdc:	cmp	w0, #0x0
  40cbe0:	csel	w0, w1, w0, lt  // lt = tstop
  40cbe4:	asr	w0, w0, #3
  40cbe8:	ldp	x29, x30, [sp], #32
  40cbec:	ret
  40cbf0:	stp	x29, x30, [sp, #-80]!
  40cbf4:	mov	x29, sp
  40cbf8:	str	x0, [sp, #40]
  40cbfc:	str	x1, [sp, #32]
  40cc00:	str	w2, [sp, #28]
  40cc04:	mov	w1, #0x2f                  	// #47
  40cc08:	ldr	x0, [sp, #32]
  40cc0c:	bl	402380 <strchr@plt>
  40cc10:	str	x0, [sp, #64]
  40cc14:	ldr	x0, [sp, #64]
  40cc18:	cmp	x0, #0x0
  40cc1c:	b.eq	40cc28 <ferror@plt+0xa6b8>  // b.none
  40cc20:	ldr	x0, [sp, #64]
  40cc24:	strb	wzr, [x0]
  40cc28:	ldr	w2, [sp, #28]
  40cc2c:	ldr	x1, [sp, #32]
  40cc30:	ldr	x0, [sp, #40]
  40cc34:	bl	40cad4 <ferror@plt+0xa564>
  40cc38:	str	w0, [sp, #60]
  40cc3c:	ldr	x0, [sp, #64]
  40cc40:	cmp	x0, #0x0
  40cc44:	b.eq	40cc54 <ferror@plt+0xa6e4>  // b.none
  40cc48:	ldr	x0, [sp, #64]
  40cc4c:	mov	w1, #0x2f                  	// #47
  40cc50:	strb	w1, [x0]
  40cc54:	ldr	w0, [sp, #60]
  40cc58:	cmp	w0, #0x0
  40cc5c:	b.eq	40cc68 <ferror@plt+0xa6f8>  // b.none
  40cc60:	ldr	w0, [sp, #60]
  40cc64:	b	40cd44 <ferror@plt+0xa7d4>
  40cc68:	ldr	x0, [sp, #40]
  40cc6c:	ldrh	w0, [x0, #6]
  40cc70:	bl	40cb24 <ferror@plt+0xa5b4>
  40cc74:	str	w0, [sp, #76]
  40cc78:	str	wzr, [sp, #72]
  40cc7c:	ldr	x0, [sp, #64]
  40cc80:	cmp	x0, #0x0
  40cc84:	b.eq	40ccf4 <ferror@plt+0xa784>  // b.none
  40cc88:	ldr	x0, [sp, #40]
  40cc8c:	ldrsh	w0, [x0, #4]
  40cc90:	cmn	w0, #0x2
  40cc94:	b.ne	40cca0 <ferror@plt+0xa730>  // b.any
  40cc98:	mov	w0, #0xffffffff            	// #-1
  40cc9c:	b	40cd44 <ferror@plt+0xa7d4>
  40cca0:	ldr	x0, [sp, #64]
  40cca4:	add	x1, x0, #0x1
  40cca8:	add	x0, sp, #0x38
  40ccac:	mov	w2, #0x0                   	// #0
  40ccb0:	bl	40b9c0 <ferror@plt+0x9450>
  40ccb4:	cmp	w0, #0x0
  40ccb8:	b.eq	40ccc4 <ferror@plt+0xa754>  // b.none
  40ccbc:	mov	w0, #0xffffffff            	// #-1
  40ccc0:	b	40cd44 <ferror@plt+0xa7d4>
  40ccc4:	ldr	w1, [sp, #56]
  40ccc8:	ldr	w0, [sp, #76]
  40cccc:	cmp	w1, w0
  40ccd0:	b.ls	40ccdc <ferror@plt+0xa76c>  // b.plast
  40ccd4:	mov	w0, #0xffffffff            	// #-1
  40ccd8:	b	40cd44 <ferror@plt+0xa7d4>
  40ccdc:	ldr	w0, [sp, #72]
  40cce0:	orr	w0, w0, #0x1
  40cce4:	str	w0, [sp, #72]
  40cce8:	ldr	w0, [sp, #56]
  40ccec:	str	w0, [sp, #76]
  40ccf0:	b	40cd08 <ferror@plt+0xa798>
  40ccf4:	ldr	x0, [sp, #40]
  40ccf8:	ldrsh	w0, [x0, #4]
  40ccfc:	cmn	w0, #0x2
  40cd00:	b.ne	40cd08 <ferror@plt+0xa798>  // b.any
  40cd04:	str	wzr, [sp, #76]
  40cd08:	ldr	x0, [sp, #40]
  40cd0c:	ldrh	w0, [x0]
  40cd10:	sxth	w1, w0
  40cd14:	ldr	w0, [sp, #72]
  40cd18:	sxth	w0, w0
  40cd1c:	orr	w0, w1, w0
  40cd20:	sxth	w0, w0
  40cd24:	and	w1, w0, #0xffff
  40cd28:	ldr	x0, [sp, #40]
  40cd2c:	strh	w1, [x0]
  40cd30:	ldr	w0, [sp, #76]
  40cd34:	sxth	w1, w0
  40cd38:	ldr	x0, [sp, #40]
  40cd3c:	strh	w1, [x0, #4]
  40cd40:	mov	w0, #0x0                   	// #0
  40cd44:	ldp	x29, x30, [sp], #80
  40cd48:	ret
  40cd4c:	stp	x29, x30, [sp, #-32]!
  40cd50:	mov	x29, sp
  40cd54:	str	w0, [sp, #28]
  40cd58:	ldr	w0, [sp, #28]
  40cd5c:	cmp	w0, #0x0
  40cd60:	b.ne	40cd70 <ferror@plt+0xa800>  // b.any
  40cd64:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40cd68:	add	x0, x0, #0x5f8
  40cd6c:	b	40cd78 <ferror@plt+0xa808>
  40cd70:	ldr	w0, [sp, #28]
  40cd74:	bl	40d9a0 <ferror@plt+0xb430>
  40cd78:	ldp	x29, x30, [sp], #32
  40cd7c:	ret
  40cd80:	stp	x29, x30, [sp, #-64]!
  40cd84:	mov	x29, sp
  40cd88:	str	x19, [sp, #16]
  40cd8c:	str	x0, [sp, #56]
  40cd90:	str	x1, [sp, #48]
  40cd94:	str	w2, [sp, #44]
  40cd98:	ldr	w2, [sp, #44]
  40cd9c:	ldr	x1, [sp, #48]
  40cda0:	ldr	x0, [sp, #56]
  40cda4:	bl	40cad4 <ferror@plt+0xa564>
  40cda8:	cmp	w0, #0x0
  40cdac:	b.eq	40cde4 <ferror@plt+0xa874>  // b.none
  40cdb0:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40cdb4:	ldr	x0, [x0, #3992]
  40cdb8:	ldr	x19, [x0]
  40cdbc:	ldr	w0, [sp, #44]
  40cdc0:	bl	40cd4c <ferror@plt+0xa7dc>
  40cdc4:	ldr	x3, [sp, #48]
  40cdc8:	mov	x2, x0
  40cdcc:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40cdd0:	add	x1, x0, #0x608
  40cdd4:	mov	x0, x19
  40cdd8:	bl	402540 <fprintf@plt>
  40cddc:	mov	w0, #0x1                   	// #1
  40cde0:	bl	401f70 <exit@plt>
  40cde4:	mov	w0, #0x0                   	// #0
  40cde8:	ldr	x19, [sp, #16]
  40cdec:	ldp	x29, x30, [sp], #64
  40cdf0:	ret
  40cdf4:	stp	x29, x30, [sp, #-64]!
  40cdf8:	mov	x29, sp
  40cdfc:	str	x0, [sp, #40]
  40ce00:	str	x1, [sp, #32]
  40ce04:	str	w2, [sp, #28]
  40ce08:	ldr	x0, [sp, #32]
  40ce0c:	ldrh	w0, [x0]
  40ce10:	sub	w0, w0, #0x4
  40ce14:	str	w0, [sp, #60]
  40ce18:	ldr	x0, [sp, #32]
  40ce1c:	add	x0, x0, #0x4
  40ce20:	str	x0, [sp, #48]
  40ce24:	ldr	w0, [sp, #60]
  40ce28:	cmp	w0, #0x10
  40ce2c:	b.eq	40ce9c <ferror@plt+0xa92c>  // b.none
  40ce30:	ldr	w0, [sp, #60]
  40ce34:	cmp	w0, #0x10
  40ce38:	b.gt	40cf2c <ferror@plt+0xa9bc>
  40ce3c:	ldr	w0, [sp, #60]
  40ce40:	cmp	w0, #0xa
  40ce44:	b.eq	40cefc <ferror@plt+0xa98c>  // b.none
  40ce48:	ldr	w0, [sp, #60]
  40ce4c:	cmp	w0, #0xa
  40ce50:	b.gt	40cf2c <ferror@plt+0xa9bc>
  40ce54:	ldr	w0, [sp, #60]
  40ce58:	cmp	w0, #0x2
  40ce5c:	b.eq	40cecc <ferror@plt+0xa95c>  // b.none
  40ce60:	ldr	w0, [sp, #60]
  40ce64:	cmp	w0, #0x4
  40ce68:	b.ne	40cf2c <ferror@plt+0xa9bc>  // b.any
  40ce6c:	ldr	x0, [sp, #40]
  40ce70:	mov	w1, #0x2                   	// #2
  40ce74:	strh	w1, [x0, #6]
  40ce78:	ldr	x0, [sp, #40]
  40ce7c:	mov	w1, #0x4                   	// #4
  40ce80:	strh	w1, [x0, #2]
  40ce84:	ldr	x0, [sp, #40]
  40ce88:	add	x0, x0, #0x8
  40ce8c:	ldr	x1, [sp, #48]
  40ce90:	ldr	w1, [x1]
  40ce94:	str	w1, [x0]
  40ce98:	b	40cf34 <ferror@plt+0xa9c4>
  40ce9c:	ldr	x0, [sp, #40]
  40cea0:	mov	w1, #0xa                   	// #10
  40cea4:	strh	w1, [x0, #6]
  40cea8:	ldr	x0, [sp, #40]
  40ceac:	mov	w1, #0x10                  	// #16
  40ceb0:	strh	w1, [x0, #2]
  40ceb4:	ldr	x0, [sp, #40]
  40ceb8:	add	x2, x0, #0x8
  40cebc:	ldr	x0, [sp, #48]
  40cec0:	ldp	x0, x1, [x0]
  40cec4:	stp	x0, x1, [x2]
  40cec8:	b	40cf34 <ferror@plt+0xa9c4>
  40cecc:	ldr	x0, [sp, #40]
  40ced0:	mov	w1, #0xc                   	// #12
  40ced4:	strh	w1, [x0, #6]
  40ced8:	ldr	x0, [sp, #40]
  40cedc:	mov	w1, #0x2                   	// #2
  40cee0:	strh	w1, [x0, #2]
  40cee4:	ldr	x0, [sp, #40]
  40cee8:	add	x0, x0, #0x8
  40ceec:	ldr	x1, [sp, #48]
  40cef0:	ldrh	w1, [x1]
  40cef4:	strh	w1, [x0]
  40cef8:	b	40cf34 <ferror@plt+0xa9c4>
  40cefc:	ldr	x0, [sp, #40]
  40cf00:	mov	w1, #0x4                   	// #4
  40cf04:	strh	w1, [x0, #6]
  40cf08:	ldr	x0, [sp, #40]
  40cf0c:	mov	w1, #0xa                   	// #10
  40cf10:	strh	w1, [x0, #2]
  40cf14:	ldr	x0, [sp, #40]
  40cf18:	add	x0, x0, #0x8
  40cf1c:	mov	x2, #0xa                   	// #10
  40cf20:	ldr	x1, [sp, #48]
  40cf24:	bl	401f20 <memcpy@plt>
  40cf28:	b	40cf34 <ferror@plt+0xa9c4>
  40cf2c:	mov	w0, #0xffffffff            	// #-1
  40cf30:	b	40cf80 <ferror@plt+0xaa10>
  40cf34:	ldr	w0, [sp, #28]
  40cf38:	cmp	w0, #0x0
  40cf3c:	b.eq	40cf60 <ferror@plt+0xa9f0>  // b.none
  40cf40:	ldr	x0, [sp, #40]
  40cf44:	ldrh	w0, [x0, #6]
  40cf48:	mov	w1, w0
  40cf4c:	ldr	w0, [sp, #28]
  40cf50:	cmp	w0, w1
  40cf54:	b.eq	40cf60 <ferror@plt+0xa9f0>  // b.none
  40cf58:	mov	w0, #0xfffffffe            	// #-2
  40cf5c:	b	40cf80 <ferror@plt+0xaa10>
  40cf60:	ldr	x0, [sp, #40]
  40cf64:	mov	w1, #0xffffffff            	// #-1
  40cf68:	strh	w1, [x0, #4]
  40cf6c:	ldr	x0, [sp, #40]
  40cf70:	strh	wzr, [x0]
  40cf74:	ldr	x0, [sp, #40]
  40cf78:	bl	40c5e0 <ferror@plt+0xa070>
  40cf7c:	mov	w0, #0x0                   	// #0
  40cf80:	ldp	x29, x30, [sp], #64
  40cf84:	ret
  40cf88:	stp	x29, x30, [sp, #-64]!
  40cf8c:	mov	x29, sp
  40cf90:	str	x19, [sp, #16]
  40cf94:	str	x0, [sp, #56]
  40cf98:	str	x1, [sp, #48]
  40cf9c:	str	w2, [sp, #44]
  40cfa0:	ldr	w0, [sp, #44]
  40cfa4:	cmp	w0, #0x11
  40cfa8:	b.ne	40cfd4 <ferror@plt+0xaa64>  // b.any
  40cfac:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40cfb0:	ldr	x0, [x0, #3992]
  40cfb4:	ldr	x3, [x0]
  40cfb8:	ldr	x2, [sp, #48]
  40cfbc:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40cfc0:	add	x1, x0, #0x640
  40cfc4:	mov	x0, x3
  40cfc8:	bl	402540 <fprintf@plt>
  40cfcc:	mov	w0, #0x1                   	// #1
  40cfd0:	bl	401f70 <exit@plt>
  40cfd4:	ldr	w2, [sp, #44]
  40cfd8:	ldr	x1, [sp, #48]
  40cfdc:	ldr	x0, [sp, #56]
  40cfe0:	bl	40cbf0 <ferror@plt+0xa680>
  40cfe4:	cmp	w0, #0x0
  40cfe8:	b.eq	40d020 <ferror@plt+0xaab0>  // b.none
  40cfec:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40cff0:	ldr	x0, [x0, #3992]
  40cff4:	ldr	x19, [x0]
  40cff8:	ldr	w0, [sp, #44]
  40cffc:	bl	40cd4c <ferror@plt+0xa7dc>
  40d000:	ldr	x3, [sp, #48]
  40d004:	mov	x2, x0
  40d008:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d00c:	add	x1, x0, #0x688
  40d010:	mov	x0, x19
  40d014:	bl	402540 <fprintf@plt>
  40d018:	mov	w0, #0x1                   	// #1
  40d01c:	bl	401f70 <exit@plt>
  40d020:	mov	w0, #0x0                   	// #0
  40d024:	ldr	x19, [sp, #16]
  40d028:	ldp	x29, x30, [sp], #64
  40d02c:	ret
  40d030:	stp	x29, x30, [sp, #-304]!
  40d034:	mov	x29, sp
  40d038:	str	x0, [sp, #24]
  40d03c:	add	x0, sp, #0x28
  40d040:	mov	w2, #0x2                   	// #2
  40d044:	ldr	x1, [sp, #24]
  40d048:	bl	40cad4 <ferror@plt+0xa564>
  40d04c:	cmp	w0, #0x0
  40d050:	b.eq	40d07c <ferror@plt+0xab0c>  // b.none
  40d054:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40d058:	ldr	x0, [x0, #3992]
  40d05c:	ldr	x3, [x0]
  40d060:	ldr	x2, [sp, #24]
  40d064:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d068:	add	x1, x0, #0x6b8
  40d06c:	mov	x0, x3
  40d070:	bl	402540 <fprintf@plt>
  40d074:	mov	w0, #0x1                   	// #1
  40d078:	bl	401f70 <exit@plt>
  40d07c:	ldr	w0, [sp, #48]
  40d080:	ldp	x29, x30, [sp], #304
  40d084:	ret
  40d088:	stp	x29, x30, [sp, #-16]!
  40d08c:	mov	x29, sp
  40d090:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40d094:	ldr	x0, [x0, #3992]
  40d098:	ldr	x0, [x0]
  40d09c:	mov	x3, x0
  40d0a0:	mov	x2, #0x30                  	// #48
  40d0a4:	mov	x1, #0x1                   	// #1
  40d0a8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d0ac:	add	x0, x0, #0x6f0
  40d0b0:	bl	4023a0 <fwrite@plt>
  40d0b4:	mov	w0, #0xffffffff            	// #-1
  40d0b8:	bl	401f70 <exit@plt>
  40d0bc:	stp	x29, x30, [sp, #-32]!
  40d0c0:	mov	x29, sp
  40d0c4:	str	x0, [sp, #24]
  40d0c8:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40d0cc:	ldr	x0, [x0, #3992]
  40d0d0:	ldr	x3, [x0]
  40d0d4:	ldr	x2, [sp, #24]
  40d0d8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d0dc:	add	x1, x0, #0x728
  40d0e0:	mov	x0, x3
  40d0e4:	bl	402540 <fprintf@plt>
  40d0e8:	mov	w0, #0xffffffff            	// #-1
  40d0ec:	bl	401f70 <exit@plt>
  40d0f0:	stp	x29, x30, [sp, #-32]!
  40d0f4:	mov	x29, sp
  40d0f8:	str	x0, [sp, #24]
  40d0fc:	str	x1, [sp, #16]
  40d100:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40d104:	ldr	x0, [x0, #3992]
  40d108:	ldr	x4, [x0]
  40d10c:	ldr	x3, [sp, #24]
  40d110:	ldr	x2, [sp, #16]
  40d114:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d118:	add	x1, x0, #0x750
  40d11c:	mov	x0, x4
  40d120:	bl	402540 <fprintf@plt>
  40d124:	mov	w0, #0xffffffff            	// #-1
  40d128:	bl	401f70 <exit@plt>
  40d12c:	stp	x29, x30, [sp, #-32]!
  40d130:	mov	x29, sp
  40d134:	str	x0, [sp, #24]
  40d138:	str	x1, [sp, #16]
  40d13c:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40d140:	ldr	x0, [x0, #3992]
  40d144:	ldr	x4, [x0]
  40d148:	ldr	x3, [sp, #16]
  40d14c:	ldr	x2, [sp, #24]
  40d150:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d154:	add	x1, x0, #0x778
  40d158:	mov	x0, x4
  40d15c:	bl	402540 <fprintf@plt>
  40d160:	mov	w0, #0xffffffff            	// #-1
  40d164:	bl	401f70 <exit@plt>
  40d168:	stp	x29, x30, [sp, #-32]!
  40d16c:	mov	x29, sp
  40d170:	str	x0, [sp, #24]
  40d174:	str	x1, [sp, #16]
  40d178:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40d17c:	ldr	x0, [x0, #3992]
  40d180:	ldr	x4, [x0]
  40d184:	ldr	x3, [sp, #16]
  40d188:	ldr	x2, [sp, #24]
  40d18c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d190:	add	x1, x0, #0x7b0
  40d194:	mov	x0, x4
  40d198:	bl	402540 <fprintf@plt>
  40d19c:	mov	w0, #0xffffffff            	// #-1
  40d1a0:	bl	401f70 <exit@plt>
  40d1a4:	stp	x29, x30, [sp, #-32]!
  40d1a8:	mov	x29, sp
  40d1ac:	str	x0, [sp, #24]
  40d1b0:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40d1b4:	ldr	x0, [x0, #3992]
  40d1b8:	ldr	x3, [x0]
  40d1bc:	ldr	x2, [sp, #24]
  40d1c0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d1c4:	add	x1, x0, #0x7e8
  40d1c8:	mov	x0, x3
  40d1cc:	bl	402540 <fprintf@plt>
  40d1d0:	mov	w0, #0xffffffff            	// #-1
  40d1d4:	ldp	x29, x30, [sp], #32
  40d1d8:	ret
  40d1dc:	stp	x29, x30, [sp, #-32]!
  40d1e0:	mov	x29, sp
  40d1e4:	str	x0, [sp, #24]
  40d1e8:	ldr	x0, [sp, #24]
  40d1ec:	ldrb	w0, [x0]
  40d1f0:	cmp	w0, #0x0
  40d1f4:	b.ne	40d250 <ferror@plt+0xace0>  // b.any
  40d1f8:	mov	w0, #0xffffffff            	// #-1
  40d1fc:	b	40d264 <ferror@plt+0xacf4>
  40d200:	ldr	x0, [sp, #24]
  40d204:	ldrb	w0, [x0]
  40d208:	cmp	w0, #0x2f
  40d20c:	b.eq	40d23c <ferror@plt+0xaccc>  // b.none
  40d210:	bl	4022c0 <__ctype_b_loc@plt>
  40d214:	ldr	x1, [x0]
  40d218:	ldr	x0, [sp, #24]
  40d21c:	ldrb	w0, [x0]
  40d220:	and	x0, x0, #0xff
  40d224:	lsl	x0, x0, #1
  40d228:	add	x0, x1, x0
  40d22c:	ldrh	w0, [x0]
  40d230:	and	w0, w0, #0x2000
  40d234:	cmp	w0, #0x0
  40d238:	b.eq	40d244 <ferror@plt+0xacd4>  // b.none
  40d23c:	mov	w0, #0xffffffff            	// #-1
  40d240:	b	40d264 <ferror@plt+0xacf4>
  40d244:	ldr	x0, [sp, #24]
  40d248:	add	x0, x0, #0x1
  40d24c:	str	x0, [sp, #24]
  40d250:	ldr	x0, [sp, #24]
  40d254:	ldrb	w0, [x0]
  40d258:	cmp	w0, #0x0
  40d25c:	b.ne	40d200 <ferror@plt+0xac90>  // b.any
  40d260:	mov	w0, #0x0                   	// #0
  40d264:	ldp	x29, x30, [sp], #32
  40d268:	ret
  40d26c:	stp	x29, x30, [sp, #-32]!
  40d270:	mov	x29, sp
  40d274:	str	x0, [sp, #24]
  40d278:	ldr	x0, [sp, #24]
  40d27c:	bl	401f60 <strlen@plt>
  40d280:	cmp	x0, #0xf
  40d284:	b.ls	40d290 <ferror@plt+0xad20>  // b.plast
  40d288:	mov	w0, #0xffffffff            	// #-1
  40d28c:	b	40d298 <ferror@plt+0xad28>
  40d290:	ldr	x0, [sp, #24]
  40d294:	bl	40d1dc <ferror@plt+0xac6c>
  40d298:	ldp	x29, x30, [sp], #32
  40d29c:	ret
  40d2a0:	stp	x29, x30, [sp, #-32]!
  40d2a4:	mov	x29, sp
  40d2a8:	str	x0, [sp, #24]
  40d2ac:	ldr	x0, [sp, #24]
  40d2b0:	bl	40d1dc <ferror@plt+0xac6c>
  40d2b4:	ldp	x29, x30, [sp], #32
  40d2b8:	ret
  40d2bc:	stp	x29, x30, [sp, #-48]!
  40d2c0:	mov	x29, sp
  40d2c4:	str	x0, [sp, #24]
  40d2c8:	str	x1, [sp, #16]
  40d2cc:	ldr	x0, [sp, #16]
  40d2d0:	bl	40d26c <ferror@plt+0xacfc>
  40d2d4:	str	w0, [sp, #44]
  40d2d8:	ldr	w0, [sp, #44]
  40d2dc:	cmp	w0, #0x0
  40d2e0:	b.ne	40d2f4 <ferror@plt+0xad84>  // b.any
  40d2e4:	mov	x2, #0x10                  	// #16
  40d2e8:	ldr	x1, [sp, #16]
  40d2ec:	ldr	x0, [sp, #24]
  40d2f0:	bl	4024a0 <strncpy@plt>
  40d2f4:	ldr	w0, [sp, #44]
  40d2f8:	ldp	x29, x30, [sp], #48
  40d2fc:	ret
  40d300:	stp	x29, x30, [sp, #-48]!
  40d304:	mov	x29, sp
  40d308:	str	w0, [sp, #28]
  40d30c:	str	x1, [sp, #16]
  40d310:	ldr	x0, [sp, #16]
  40d314:	cmp	x0, #0x0
  40d318:	b.eq	40d32c <ferror@plt+0xadbc>  // b.none
  40d31c:	ldr	x0, [sp, #16]
  40d320:	bl	40b488 <ferror@plt+0x8f18>
  40d324:	str	x0, [sp, #40]
  40d328:	b	40d358 <ferror@plt+0xade8>
  40d32c:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40d330:	ldr	x0, [x0, #3992]
  40d334:	ldr	x3, [x0]
  40d338:	ldr	w2, [sp, #28]
  40d33c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d340:	add	x1, x0, #0x808
  40d344:	mov	x0, x3
  40d348:	bl	402540 <fprintf@plt>
  40d34c:	ldr	w0, [sp, #28]
  40d350:	bl	40ffb0 <ferror@plt+0xda40>
  40d354:	str	x0, [sp, #40]
  40d358:	ldr	x0, [sp, #40]
  40d35c:	bl	40d26c <ferror@plt+0xacfc>
  40d360:	cmp	w0, #0x0
  40d364:	b.eq	40d370 <ferror@plt+0xae00>  // b.none
  40d368:	mov	x0, #0x0                   	// #0
  40d36c:	b	40d374 <ferror@plt+0xae04>
  40d370:	ldr	x0, [sp, #40]
  40d374:	ldp	x29, x30, [sp], #48
  40d378:	ret
  40d37c:	sub	sp, sp, #0x10
  40d380:	str	x0, [sp, #8]
  40d384:	str	x1, [sp]
  40d388:	ldr	x0, [sp, #8]
  40d38c:	ldrb	w0, [x0]
  40d390:	cmp	w0, #0x0
  40d394:	b.ne	40d3b8 <ferror@plt+0xae48>  // b.any
  40d398:	mov	w0, #0x1                   	// #1
  40d39c:	b	40d3f4 <ferror@plt+0xae84>
  40d3a0:	ldr	x0, [sp, #8]
  40d3a4:	add	x0, x0, #0x1
  40d3a8:	str	x0, [sp, #8]
  40d3ac:	ldr	x0, [sp]
  40d3b0:	add	x0, x0, #0x1
  40d3b4:	str	x0, [sp]
  40d3b8:	ldr	x0, [sp]
  40d3bc:	ldrb	w0, [x0]
  40d3c0:	cmp	w0, #0x0
  40d3c4:	b.eq	40d3e0 <ferror@plt+0xae70>  // b.none
  40d3c8:	ldr	x0, [sp, #8]
  40d3cc:	ldrb	w1, [x0]
  40d3d0:	ldr	x0, [sp]
  40d3d4:	ldrb	w0, [x0]
  40d3d8:	cmp	w1, w0
  40d3dc:	b.eq	40d3a0 <ferror@plt+0xae30>  // b.none
  40d3e0:	ldr	x0, [sp, #8]
  40d3e4:	ldrb	w0, [x0]
  40d3e8:	cmp	w0, #0x0
  40d3ec:	cset	w0, ne  // ne = any
  40d3f0:	and	w0, w0, #0xff
  40d3f4:	add	sp, sp, #0x10
  40d3f8:	ret
  40d3fc:	stp	x29, x30, [sp, #-80]!
  40d400:	mov	x29, sp
  40d404:	str	x0, [sp, #40]
  40d408:	str	x1, [sp, #32]
  40d40c:	str	w2, [sp, #28]
  40d410:	ldr	x0, [sp, #40]
  40d414:	add	x0, x0, #0x8
  40d418:	str	x0, [sp, #72]
  40d41c:	ldr	x0, [sp, #32]
  40d420:	add	x0, x0, #0x8
  40d424:	str	x0, [sp, #64]
  40d428:	ldr	w0, [sp, #28]
  40d42c:	asr	w0, w0, #5
  40d430:	str	w0, [sp, #60]
  40d434:	ldr	w0, [sp, #28]
  40d438:	and	w0, w0, #0x1f
  40d43c:	str	w0, [sp, #28]
  40d440:	ldr	w0, [sp, #60]
  40d444:	cmp	w0, #0x0
  40d448:	b.eq	40d478 <ferror@plt+0xaf08>  // b.none
  40d44c:	ldr	w0, [sp, #60]
  40d450:	lsl	w0, w0, #2
  40d454:	sxtw	x0, w0
  40d458:	mov	x2, x0
  40d45c:	ldr	x1, [sp, #64]
  40d460:	ldr	x0, [sp, #72]
  40d464:	bl	4022a0 <memcmp@plt>
  40d468:	cmp	w0, #0x0
  40d46c:	b.eq	40d478 <ferror@plt+0xaf08>  // b.none
  40d470:	mov	w0, #0xffffffff            	// #-1
  40d474:	b	40d4f8 <ferror@plt+0xaf88>
  40d478:	ldr	w0, [sp, #28]
  40d47c:	cmp	w0, #0x0
  40d480:	b.eq	40d4f4 <ferror@plt+0xaf84>  // b.none
  40d484:	ldrsw	x0, [sp, #60]
  40d488:	lsl	x0, x0, #2
  40d48c:	ldr	x1, [sp, #72]
  40d490:	add	x0, x1, x0
  40d494:	ldr	w0, [x0]
  40d498:	str	w0, [sp, #56]
  40d49c:	ldrsw	x0, [sp, #60]
  40d4a0:	lsl	x0, x0, #2
  40d4a4:	ldr	x1, [sp, #64]
  40d4a8:	add	x0, x1, x0
  40d4ac:	ldr	w0, [x0]
  40d4b0:	str	w0, [sp, #52]
  40d4b4:	mov	w1, #0x20                  	// #32
  40d4b8:	ldr	w0, [sp, #28]
  40d4bc:	sub	w0, w1, w0
  40d4c0:	mov	w1, #0xffffffff            	// #-1
  40d4c4:	lsl	w0, w1, w0
  40d4c8:	bl	401fb0 <htonl@plt>
  40d4cc:	str	w0, [sp, #48]
  40d4d0:	ldr	w1, [sp, #56]
  40d4d4:	ldr	w0, [sp, #52]
  40d4d8:	eor	w1, w1, w0
  40d4dc:	ldr	w0, [sp, #48]
  40d4e0:	and	w0, w1, w0
  40d4e4:	cmp	w0, #0x0
  40d4e8:	b.eq	40d4f4 <ferror@plt+0xaf84>  // b.none
  40d4ec:	mov	w0, #0x1                   	// #1
  40d4f0:	b	40d4f8 <ferror@plt+0xaf88>
  40d4f4:	mov	w0, #0x0                   	// #0
  40d4f8:	ldp	x29, x30, [sp], #80
  40d4fc:	ret
  40d500:	stp	x29, x30, [sp, #-304]!
  40d504:	mov	x29, sp
  40d508:	str	x0, [sp, #24]
  40d50c:	str	x1, [sp, #16]
  40d510:	ldr	x0, [sp, #16]
  40d514:	cmp	x0, #0x0
  40d518:	b.eq	40d53c <ferror@plt+0xafcc>  // b.none
  40d51c:	ldr	x0, [sp, #24]
  40d520:	ldrh	w0, [x0, #6]
  40d524:	cmp	w0, #0x0
  40d528:	b.eq	40d53c <ferror@plt+0xafcc>  // b.none
  40d52c:	ldr	x0, [sp, #24]
  40d530:	ldrsh	w0, [x0, #4]
  40d534:	cmp	w0, #0x0
  40d538:	b.gt	40d544 <ferror@plt+0xafd4>
  40d53c:	mov	w0, #0x0                   	// #0
  40d540:	b	40d58c <ferror@plt+0xb01c>
  40d544:	ldr	x0, [sp, #24]
  40d548:	ldrh	w0, [x0, #6]
  40d54c:	mov	w1, w0
  40d550:	add	x0, sp, #0x28
  40d554:	mov	w2, w1
  40d558:	ldr	x1, [sp, #16]
  40d55c:	bl	40cdf4 <ferror@plt+0xa884>
  40d560:	cmp	w0, #0x0
  40d564:	b.eq	40d570 <ferror@plt+0xb000>  // b.none
  40d568:	mov	w0, #0xffffffff            	// #-1
  40d56c:	b	40d58c <ferror@plt+0xb01c>
  40d570:	ldr	x0, [sp, #24]
  40d574:	ldrsh	w0, [x0, #4]
  40d578:	mov	w1, w0
  40d57c:	add	x0, sp, #0x28
  40d580:	mov	w2, w1
  40d584:	ldr	x1, [sp, #24]
  40d588:	bl	40d3fc <ferror@plt+0xae8c>
  40d58c:	ldp	x29, x30, [sp], #304
  40d590:	ret
  40d594:	sub	sp, sp, #0x430
  40d598:	stp	x29, x30, [sp]
  40d59c:	mov	x29, sp
  40d5a0:	str	wzr, [sp, #1068]
  40d5a4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d5a8:	add	x0, x0, #0x838
  40d5ac:	bl	402500 <getenv@plt>
  40d5b0:	cmp	x0, #0x0
  40d5b4:	b.eq	40d5d8 <ferror@plt+0xb068>  // b.none
  40d5b8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d5bc:	add	x0, x0, #0x838
  40d5c0:	bl	402500 <getenv@plt>
  40d5c4:	bl	4020f0 <atoi@plt>
  40d5c8:	cmp	w0, #0x0
  40d5cc:	b.ne	40d704 <ferror@plt+0xb194>  // b.any
  40d5d0:	mov	w0, #0x64                  	// #100
  40d5d4:	b	40d704 <ferror@plt+0xb194>
  40d5d8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d5dc:	add	x0, x0, #0x840
  40d5e0:	bl	402500 <getenv@plt>
  40d5e4:	cmp	x0, #0x0
  40d5e8:	b.eq	40d618 <ferror@plt+0xb0a8>  // b.none
  40d5ec:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d5f0:	add	x0, x0, #0x840
  40d5f4:	bl	402500 <getenv@plt>
  40d5f8:	add	x4, sp, #0x20
  40d5fc:	mov	x3, x0
  40d600:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d604:	add	x2, x0, #0x850
  40d608:	mov	x1, #0x3ff                 	// #1023
  40d60c:	mov	x0, x4
  40d610:	bl	4020a0 <snprintf@plt>
  40d614:	b	40d67c <ferror@plt+0xb10c>
  40d618:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d61c:	add	x0, x0, #0x858
  40d620:	bl	402500 <getenv@plt>
  40d624:	cmp	x0, #0x0
  40d628:	b.eq	40d658 <ferror@plt+0xb0e8>  // b.none
  40d62c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d630:	add	x0, x0, #0x858
  40d634:	bl	402500 <getenv@plt>
  40d638:	add	x4, sp, #0x20
  40d63c:	mov	x3, x0
  40d640:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d644:	add	x2, x0, #0x868
  40d648:	mov	x1, #0x3ff                 	// #1023
  40d64c:	mov	x0, x4
  40d650:	bl	4020a0 <snprintf@plt>
  40d654:	b	40d67c <ferror@plt+0xb10c>
  40d658:	add	x1, sp, #0x20
  40d65c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d660:	add	x0, x0, #0x878
  40d664:	mov	x2, x1
  40d668:	mov	x3, x0
  40d66c:	ldp	x0, x1, [x3]
  40d670:	stp	x0, x1, [x2]
  40d674:	ldrb	w0, [x3, #16]
  40d678:	strb	w0, [x2, #16]
  40d67c:	add	x2, sp, #0x20
  40d680:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d684:	add	x1, x0, #0x518
  40d688:	mov	x0, x2
  40d68c:	bl	4023e0 <fopen64@plt>
  40d690:	str	x0, [sp, #1056]
  40d694:	ldr	x0, [sp, #1056]
  40d698:	cmp	x0, #0x0
  40d69c:	b.eq	40d6ec <ferror@plt+0xb17c>  // b.none
  40d6a0:	add	x1, sp, #0x18
  40d6a4:	add	x0, sp, #0x1c
  40d6a8:	mov	x3, x1
  40d6ac:	mov	x2, x0
  40d6b0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d6b4:	add	x1, x0, #0x890
  40d6b8:	ldr	x0, [sp, #1056]
  40d6bc:	bl	402140 <__isoc99_fscanf@plt>
  40d6c0:	cmp	w0, #0x2
  40d6c4:	b.ne	40d6e4 <ferror@plt+0xb174>  // b.any
  40d6c8:	ldr	w1, [sp, #28]
  40d6cc:	mov	w0, #0x4240                	// #16960
  40d6d0:	movk	w0, #0xf, lsl #16
  40d6d4:	cmp	w1, w0
  40d6d8:	b.ne	40d6e4 <ferror@plt+0xb174>  // b.any
  40d6dc:	ldr	w0, [sp, #24]
  40d6e0:	str	w0, [sp, #1068]
  40d6e4:	ldr	x0, [sp, #1056]
  40d6e8:	bl	4020e0 <fclose@plt>
  40d6ec:	ldr	w0, [sp, #1068]
  40d6f0:	cmp	w0, #0x0
  40d6f4:	b.eq	40d700 <ferror@plt+0xb190>  // b.none
  40d6f8:	ldr	w0, [sp, #1068]
  40d6fc:	b	40d704 <ferror@plt+0xb194>
  40d700:	mov	w0, #0x64                  	// #100
  40d704:	ldp	x29, x30, [sp]
  40d708:	add	sp, sp, #0x430
  40d70c:	ret
  40d710:	stp	x29, x30, [sp, #-16]!
  40d714:	mov	x29, sp
  40d718:	mov	w0, #0x2                   	// #2
  40d71c:	bl	402420 <sysconf@plt>
  40d720:	ldp	x29, x30, [sp], #16
  40d724:	ret
  40d728:	stp	x29, x30, [sp, #-64]!
  40d72c:	mov	x29, sp
  40d730:	str	w0, [sp, #44]
  40d734:	str	w1, [sp, #40]
  40d738:	str	x2, [sp, #32]
  40d73c:	str	x3, [sp, #24]
  40d740:	str	w4, [sp, #20]
  40d744:	ldr	w0, [sp, #44]
  40d748:	cmp	w0, #0x1c
  40d74c:	b.eq	40d7c4 <ferror@plt+0xb254>  // b.none
  40d750:	ldr	w0, [sp, #44]
  40d754:	cmp	w0, #0x1c
  40d758:	b.gt	40d868 <ferror@plt+0xb2f8>
  40d75c:	ldr	w0, [sp, #44]
  40d760:	cmp	w0, #0x11
  40d764:	b.eq	40d7e0 <ferror@plt+0xb270>  // b.none
  40d768:	ldr	w0, [sp, #44]
  40d76c:	cmp	w0, #0x11
  40d770:	b.gt	40d868 <ferror@plt+0xb2f8>
  40d774:	ldr	w0, [sp, #44]
  40d778:	cmp	w0, #0xa
  40d77c:	b.eq	40d7a8 <ferror@plt+0xb238>  // b.none
  40d780:	ldr	w0, [sp, #44]
  40d784:	cmp	w0, #0xa
  40d788:	b.gt	40d868 <ferror@plt+0xb2f8>
  40d78c:	ldr	w0, [sp, #44]
  40d790:	cmp	w0, #0x2
  40d794:	b.eq	40d7a8 <ferror@plt+0xb238>  // b.none
  40d798:	ldr	w0, [sp, #44]
  40d79c:	cmp	w0, #0x7
  40d7a0:	b.eq	40d7fc <ferror@plt+0xb28c>  // b.none
  40d7a4:	b	40d868 <ferror@plt+0xb2f8>
  40d7a8:	ldr	w0, [sp, #20]
  40d7ac:	mov	w3, w0
  40d7b0:	ldr	x2, [sp, #24]
  40d7b4:	ldr	x1, [sp, #32]
  40d7b8:	ldr	w0, [sp, #44]
  40d7bc:	bl	402560 <inet_ntop@plt>
  40d7c0:	b	40d870 <ferror@plt+0xb300>
  40d7c4:	ldrsw	x0, [sp, #20]
  40d7c8:	mov	x3, x0
  40d7cc:	ldr	x2, [sp, #24]
  40d7d0:	ldr	x1, [sp, #32]
  40d7d4:	ldr	w0, [sp, #44]
  40d7d8:	bl	41259c <ferror@plt+0x1002c>
  40d7dc:	b	40d870 <ferror@plt+0xb300>
  40d7e0:	ldr	w4, [sp, #20]
  40d7e4:	ldr	x3, [sp, #24]
  40d7e8:	mov	w2, #0xffff                	// #65535
  40d7ec:	ldr	w1, [sp, #40]
  40d7f0:	ldr	x0, [sp, #32]
  40d7f4:	bl	41048c <ferror@plt+0xdf1c>
  40d7f8:	b	40d870 <ferror@plt+0xb300>
  40d7fc:	ldr	x0, [sp, #32]
  40d800:	str	x0, [sp, #56]
  40d804:	ldr	x0, [sp, #56]
  40d808:	ldrh	w0, [x0]
  40d80c:	cmp	w0, #0x2
  40d810:	b.eq	40d820 <ferror@plt+0xb2b0>  // b.none
  40d814:	cmp	w0, #0xa
  40d818:	b.eq	40d844 <ferror@plt+0xb2d4>  // b.none
  40d81c:	b	40d868 <ferror@plt+0xb2f8>
  40d820:	ldr	x0, [sp, #56]
  40d824:	add	x0, x0, #0x4
  40d828:	ldr	w1, [sp, #20]
  40d82c:	mov	w3, w1
  40d830:	ldr	x2, [sp, #24]
  40d834:	mov	x1, x0
  40d838:	mov	w0, #0x2                   	// #2
  40d83c:	bl	402560 <inet_ntop@plt>
  40d840:	b	40d870 <ferror@plt+0xb300>
  40d844:	ldr	x0, [sp, #56]
  40d848:	add	x0, x0, #0x8
  40d84c:	ldr	w1, [sp, #20]
  40d850:	mov	w3, w1
  40d854:	ldr	x2, [sp, #24]
  40d858:	mov	x1, x0
  40d85c:	mov	w0, #0xa                   	// #10
  40d860:	bl	402560 <inet_ntop@plt>
  40d864:	b	40d870 <ferror@plt+0xb300>
  40d868:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d86c:	add	x0, x0, #0x8a8
  40d870:	ldp	x29, x30, [sp], #64
  40d874:	ret
  40d878:	stp	x29, x30, [sp, #-32]!
  40d87c:	mov	x29, sp
  40d880:	str	w0, [sp, #28]
  40d884:	str	w1, [sp, #24]
  40d888:	str	x2, [sp, #16]
  40d88c:	mov	w4, #0x100                 	// #256
  40d890:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40d894:	add	x3, x0, #0xca0
  40d898:	ldr	x2, [sp, #16]
  40d89c:	ldr	w1, [sp, #24]
  40d8a0:	ldr	w0, [sp, #28]
  40d8a4:	bl	40d728 <ferror@plt+0xb1b8>
  40d8a8:	ldp	x29, x30, [sp], #32
  40d8ac:	ret
  40d8b0:	stp	x29, x30, [sp, #-48]!
  40d8b4:	mov	x29, sp
  40d8b8:	str	x0, [sp, #24]
  40d8bc:	str	wzr, [sp, #44]
  40d8c0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d8c4:	add	x1, x0, #0x8b0
  40d8c8:	ldr	x0, [sp, #24]
  40d8cc:	bl	4022b0 <strcmp@plt>
  40d8d0:	cmp	w0, #0x0
  40d8d4:	b.ne	40d8e4 <ferror@plt+0xb374>  // b.any
  40d8d8:	mov	w0, #0x2                   	// #2
  40d8dc:	str	w0, [sp, #44]
  40d8e0:	b	40d994 <ferror@plt+0xb424>
  40d8e4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d8e8:	add	x1, x0, #0x8b8
  40d8ec:	ldr	x0, [sp, #24]
  40d8f0:	bl	4022b0 <strcmp@plt>
  40d8f4:	cmp	w0, #0x0
  40d8f8:	b.ne	40d908 <ferror@plt+0xb398>  // b.any
  40d8fc:	mov	w0, #0xa                   	// #10
  40d900:	str	w0, [sp, #44]
  40d904:	b	40d994 <ferror@plt+0xb424>
  40d908:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d90c:	add	x1, x0, #0x8c0
  40d910:	ldr	x0, [sp, #24]
  40d914:	bl	4022b0 <strcmp@plt>
  40d918:	cmp	w0, #0x0
  40d91c:	b.ne	40d92c <ferror@plt+0xb3bc>  // b.any
  40d920:	mov	w0, #0x11                  	// #17
  40d924:	str	w0, [sp, #44]
  40d928:	b	40d994 <ferror@plt+0xb424>
  40d92c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d930:	add	x1, x0, #0x8c8
  40d934:	ldr	x0, [sp, #24]
  40d938:	bl	4022b0 <strcmp@plt>
  40d93c:	cmp	w0, #0x0
  40d940:	b.ne	40d950 <ferror@plt+0xb3e0>  // b.any
  40d944:	mov	w0, #0x4                   	// #4
  40d948:	str	w0, [sp, #44]
  40d94c:	b	40d994 <ferror@plt+0xb424>
  40d950:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d954:	add	x1, x0, #0x8d0
  40d958:	ldr	x0, [sp, #24]
  40d95c:	bl	4022b0 <strcmp@plt>
  40d960:	cmp	w0, #0x0
  40d964:	b.ne	40d974 <ferror@plt+0xb404>  // b.any
  40d968:	mov	w0, #0x1c                  	// #28
  40d96c:	str	w0, [sp, #44]
  40d970:	b	40d994 <ferror@plt+0xb424>
  40d974:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d978:	add	x1, x0, #0x8d8
  40d97c:	ldr	x0, [sp, #24]
  40d980:	bl	4022b0 <strcmp@plt>
  40d984:	cmp	w0, #0x0
  40d988:	b.ne	40d994 <ferror@plt+0xb424>  // b.any
  40d98c:	mov	w0, #0x7                   	// #7
  40d990:	str	w0, [sp, #44]
  40d994:	ldr	w0, [sp, #44]
  40d998:	ldp	x29, x30, [sp], #48
  40d99c:	ret
  40d9a0:	sub	sp, sp, #0x10
  40d9a4:	str	w0, [sp, #12]
  40d9a8:	ldr	w0, [sp, #12]
  40d9ac:	cmp	w0, #0x2
  40d9b0:	b.ne	40d9c0 <ferror@plt+0xb450>  // b.any
  40d9b4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d9b8:	add	x0, x0, #0x8b0
  40d9bc:	b	40da40 <ferror@plt+0xb4d0>
  40d9c0:	ldr	w0, [sp, #12]
  40d9c4:	cmp	w0, #0xa
  40d9c8:	b.ne	40d9d8 <ferror@plt+0xb468>  // b.any
  40d9cc:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d9d0:	add	x0, x0, #0x8b8
  40d9d4:	b	40da40 <ferror@plt+0xb4d0>
  40d9d8:	ldr	w0, [sp, #12]
  40d9dc:	cmp	w0, #0x11
  40d9e0:	b.ne	40d9f0 <ferror@plt+0xb480>  // b.any
  40d9e4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40d9e8:	add	x0, x0, #0x8c0
  40d9ec:	b	40da40 <ferror@plt+0xb4d0>
  40d9f0:	ldr	w0, [sp, #12]
  40d9f4:	cmp	w0, #0x4
  40d9f8:	b.ne	40da08 <ferror@plt+0xb498>  // b.any
  40d9fc:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40da00:	add	x0, x0, #0x8c8
  40da04:	b	40da40 <ferror@plt+0xb4d0>
  40da08:	ldr	w0, [sp, #12]
  40da0c:	cmp	w0, #0x1c
  40da10:	b.ne	40da20 <ferror@plt+0xb4b0>  // b.any
  40da14:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40da18:	add	x0, x0, #0x8d0
  40da1c:	b	40da40 <ferror@plt+0xb4d0>
  40da20:	ldr	w0, [sp, #12]
  40da24:	cmp	w0, #0x7
  40da28:	b.ne	40da38 <ferror@plt+0xb4c8>  // b.any
  40da2c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40da30:	add	x0, x0, #0x8d8
  40da34:	b	40da40 <ferror@plt+0xb4d0>
  40da38:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40da3c:	add	x0, x0, #0x8a8
  40da40:	add	sp, sp, #0x10
  40da44:	ret
  40da48:	stp	x29, x30, [sp, #-80]!
  40da4c:	mov	x29, sp
  40da50:	str	x19, [sp, #16]
  40da54:	str	x0, [sp, #40]
  40da58:	str	w1, [sp, #36]
  40da5c:	str	w2, [sp, #32]
  40da60:	ldr	w0, [sp, #32]
  40da64:	cmp	w0, #0xa
  40da68:	b.ne	40dac8 <ferror@plt+0xb558>  // b.any
  40da6c:	ldr	x0, [sp, #40]
  40da70:	ldr	w0, [x0]
  40da74:	cmp	w0, #0x0
  40da78:	b.ne	40dac8 <ferror@plt+0xb558>  // b.any
  40da7c:	ldr	x0, [sp, #40]
  40da80:	add	x0, x0, #0x4
  40da84:	ldr	w0, [x0]
  40da88:	cmp	w0, #0x0
  40da8c:	b.ne	40dac8 <ferror@plt+0xb558>  // b.any
  40da90:	ldr	x0, [sp, #40]
  40da94:	add	x0, x0, #0x8
  40da98:	ldr	w19, [x0]
  40da9c:	mov	w0, #0xffff                	// #65535
  40daa0:	bl	401fb0 <htonl@plt>
  40daa4:	cmp	w19, w0
  40daa8:	b.ne	40dac8 <ferror@plt+0xb558>  // b.any
  40daac:	mov	w0, #0x2                   	// #2
  40dab0:	str	w0, [sp, #32]
  40dab4:	ldr	x0, [sp, #40]
  40dab8:	add	x0, x0, #0xc
  40dabc:	str	x0, [sp, #40]
  40dac0:	mov	w0, #0x4                   	// #4
  40dac4:	str	w0, [sp, #36]
  40dac8:	ldrsw	x0, [sp, #36]
  40dacc:	sub	x0, x0, #0x4
  40dad0:	ldr	x1, [sp, #40]
  40dad4:	add	x0, x1, x0
  40dad8:	ldr	w1, [x0]
  40dadc:	mov	w0, #0xff01                	// #65281
  40dae0:	movk	w0, #0xff00, lsl #16
  40dae4:	umull	x0, w1, w0
  40dae8:	lsr	x0, x0, #32
  40daec:	lsr	w2, w0, #8
  40daf0:	mov	w0, w2
  40daf4:	lsl	w0, w0, #8
  40daf8:	add	w0, w0, w2
  40dafc:	sub	w0, w1, w0
  40db00:	str	w0, [sp, #68]
  40db04:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40db08:	add	x0, x0, #0x498
  40db0c:	ldr	w1, [sp, #68]
  40db10:	ldr	x0, [x0, x1, lsl #3]
  40db14:	str	x0, [sp, #72]
  40db18:	b	40db84 <ferror@plt+0xb614>
  40db1c:	ldr	x0, [sp, #72]
  40db20:	ldrh	w0, [x0, #22]
  40db24:	mov	w1, w0
  40db28:	ldr	w0, [sp, #32]
  40db2c:	cmp	w0, w1
  40db30:	b.ne	40db78 <ferror@plt+0xb608>  // b.any
  40db34:	ldr	x0, [sp, #72]
  40db38:	ldrh	w0, [x0, #18]
  40db3c:	mov	w1, w0
  40db40:	ldr	w0, [sp, #36]
  40db44:	cmp	w0, w1
  40db48:	b.ne	40db78 <ferror@plt+0xb608>  // b.any
  40db4c:	ldr	x0, [sp, #72]
  40db50:	add	x0, x0, #0x18
  40db54:	ldrsw	x1, [sp, #36]
  40db58:	mov	x2, x1
  40db5c:	ldr	x1, [sp, #40]
  40db60:	bl	4022a0 <memcmp@plt>
  40db64:	cmp	w0, #0x0
  40db68:	b.ne	40db78 <ferror@plt+0xb608>  // b.any
  40db6c:	ldr	x0, [sp, #72]
  40db70:	ldr	x0, [x0, #8]
  40db74:	b	40dca8 <ferror@plt+0xb738>
  40db78:	ldr	x0, [sp, #72]
  40db7c:	ldr	x0, [x0]
  40db80:	str	x0, [sp, #72]
  40db84:	ldr	x0, [sp, #72]
  40db88:	cmp	x0, #0x0
  40db8c:	b.ne	40db1c <ferror@plt+0xb5ac>  // b.any
  40db90:	mov	x0, #0x118                 	// #280
  40db94:	bl	402120 <malloc@plt>
  40db98:	str	x0, [sp, #72]
  40db9c:	ldr	x0, [sp, #72]
  40dba0:	cmp	x0, #0x0
  40dba4:	b.ne	40dbb0 <ferror@plt+0xb640>  // b.any
  40dba8:	mov	x0, #0x0                   	// #0
  40dbac:	b	40dca8 <ferror@plt+0xb738>
  40dbb0:	ldr	w0, [sp, #32]
  40dbb4:	and	w1, w0, #0xffff
  40dbb8:	ldr	x0, [sp, #72]
  40dbbc:	strh	w1, [x0, #22]
  40dbc0:	ldr	w0, [sp, #36]
  40dbc4:	and	w1, w0, #0xffff
  40dbc8:	ldr	x0, [sp, #72]
  40dbcc:	strh	w1, [x0, #18]
  40dbd0:	ldr	x0, [sp, #72]
  40dbd4:	str	xzr, [x0, #8]
  40dbd8:	ldr	x0, [sp, #72]
  40dbdc:	add	x0, x0, #0x18
  40dbe0:	ldrsw	x1, [sp, #36]
  40dbe4:	mov	x2, x1
  40dbe8:	ldr	x1, [sp, #40]
  40dbec:	bl	401f20 <memcpy@plt>
  40dbf0:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40dbf4:	add	x0, x0, #0x498
  40dbf8:	ldr	w1, [sp, #68]
  40dbfc:	ldr	x1, [x0, x1, lsl #3]
  40dc00:	ldr	x0, [sp, #72]
  40dc04:	str	x1, [x0]
  40dc08:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40dc0c:	add	x0, x0, #0x498
  40dc10:	ldr	w1, [sp, #68]
  40dc14:	ldr	x2, [sp, #72]
  40dc18:	str	x2, [x0, x1, lsl #3]
  40dc1c:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40dc20:	add	x0, x0, #0xda0
  40dc24:	ldr	w0, [x0]
  40dc28:	add	w1, w0, #0x1
  40dc2c:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40dc30:	add	x0, x0, #0xda0
  40dc34:	str	w1, [x0]
  40dc38:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40dc3c:	add	x0, x0, #0xda0
  40dc40:	ldr	w0, [x0]
  40dc44:	cmp	w0, #0x1
  40dc48:	b.ne	40dc54 <ferror@plt+0xb6e4>  // b.any
  40dc4c:	mov	w0, #0x1                   	// #1
  40dc50:	bl	401ff0 <sethostent@plt>
  40dc54:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40dc58:	ldr	x0, [x0, #4016]
  40dc5c:	ldr	x0, [x0]
  40dc60:	bl	4023c0 <fflush@plt>
  40dc64:	ldr	w0, [sp, #36]
  40dc68:	ldr	w2, [sp, #32]
  40dc6c:	mov	w1, w0
  40dc70:	ldr	x0, [sp, #40]
  40dc74:	bl	402310 <gethostbyaddr@plt>
  40dc78:	str	x0, [sp, #56]
  40dc7c:	ldr	x0, [sp, #56]
  40dc80:	cmp	x0, #0x0
  40dc84:	b.eq	40dca0 <ferror@plt+0xb730>  // b.none
  40dc88:	ldr	x0, [sp, #56]
  40dc8c:	ldr	x0, [x0]
  40dc90:	bl	402200 <strdup@plt>
  40dc94:	mov	x1, x0
  40dc98:	ldr	x0, [sp, #72]
  40dc9c:	str	x1, [x0, #8]
  40dca0:	ldr	x0, [sp, #72]
  40dca4:	ldr	x0, [x0, #8]
  40dca8:	ldr	x19, [sp, #16]
  40dcac:	ldp	x29, x30, [sp], #80
  40dcb0:	ret
  40dcb4:	stp	x29, x30, [sp, #-64]!
  40dcb8:	mov	x29, sp
  40dcbc:	str	w0, [sp, #44]
  40dcc0:	str	w1, [sp, #40]
  40dcc4:	str	x2, [sp, #32]
  40dcc8:	str	x3, [sp, #24]
  40dccc:	str	w4, [sp, #20]
  40dcd0:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40dcd4:	ldr	x0, [x0, #4064]
  40dcd8:	ldr	w0, [x0]
  40dcdc:	cmp	w0, #0x0
  40dce0:	b.eq	40dd38 <ferror@plt+0xb7c8>  // b.none
  40dce4:	ldr	w0, [sp, #40]
  40dce8:	cmp	w0, #0x0
  40dcec:	b.gt	40dcfc <ferror@plt+0xb78c>
  40dcf0:	ldr	w0, [sp, #44]
  40dcf4:	bl	40cbc4 <ferror@plt+0xa654>
  40dcf8:	b	40dd00 <ferror@plt+0xb790>
  40dcfc:	ldr	w0, [sp, #40]
  40dd00:	str	w0, [sp, #40]
  40dd04:	ldr	w0, [sp, #40]
  40dd08:	cmp	w0, #0x0
  40dd0c:	b.le	40dd38 <ferror@plt+0xb7c8>
  40dd10:	ldr	w2, [sp, #44]
  40dd14:	ldr	w1, [sp, #40]
  40dd18:	ldr	x0, [sp, #32]
  40dd1c:	bl	40da48 <ferror@plt+0xb4d8>
  40dd20:	str	x0, [sp, #56]
  40dd24:	ldr	x0, [sp, #56]
  40dd28:	cmp	x0, #0x0
  40dd2c:	b.eq	40dd38 <ferror@plt+0xb7c8>  // b.none
  40dd30:	ldr	x0, [sp, #56]
  40dd34:	b	40dd50 <ferror@plt+0xb7e0>
  40dd38:	ldr	w4, [sp, #20]
  40dd3c:	ldr	x3, [sp, #24]
  40dd40:	ldr	x2, [sp, #32]
  40dd44:	ldr	w1, [sp, #40]
  40dd48:	ldr	w0, [sp, #44]
  40dd4c:	bl	40d728 <ferror@plt+0xb1b8>
  40dd50:	ldp	x29, x30, [sp], #64
  40dd54:	ret
  40dd58:	stp	x29, x30, [sp, #-32]!
  40dd5c:	mov	x29, sp
  40dd60:	str	w0, [sp, #28]
  40dd64:	str	w1, [sp, #24]
  40dd68:	str	x2, [sp, #16]
  40dd6c:	mov	w4, #0x100                 	// #256
  40dd70:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40dd74:	add	x3, x0, #0xda8
  40dd78:	ldr	x2, [sp, #16]
  40dd7c:	ldr	w1, [sp, #24]
  40dd80:	ldr	w0, [sp, #28]
  40dd84:	bl	40dcb4 <ferror@plt+0xb744>
  40dd88:	ldp	x29, x30, [sp], #32
  40dd8c:	ret
  40dd90:	stp	x29, x30, [sp, #-64]!
  40dd94:	mov	x29, sp
  40dd98:	str	x0, [sp, #40]
  40dd9c:	str	w1, [sp, #36]
  40dda0:	str	x2, [sp, #24]
  40dda4:	str	w3, [sp, #32]
  40dda8:	ldr	x0, [sp, #24]
  40ddac:	str	x0, [sp, #56]
  40ddb0:	str	wzr, [sp, #52]
  40ddb4:	b	40de0c <ferror@plt+0xb89c>
  40ddb8:	ldr	w0, [sp, #32]
  40ddbc:	cmp	w0, #0x2
  40ddc0:	b.le	40de20 <ferror@plt+0xb8b0>
  40ddc4:	ldrsw	x0, [sp, #52]
  40ddc8:	ldr	x1, [sp, #40]
  40ddcc:	add	x0, x1, x0
  40ddd0:	ldrb	w0, [x0]
  40ddd4:	mov	w2, w0
  40ddd8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40dddc:	add	x1, x0, #0x8e0
  40dde0:	ldr	x0, [sp, #56]
  40dde4:	bl	402030 <sprintf@plt>
  40dde8:	ldr	x0, [sp, #56]
  40ddec:	add	x0, x0, #0x2
  40ddf0:	str	x0, [sp, #56]
  40ddf4:	ldr	w0, [sp, #32]
  40ddf8:	sub	w0, w0, #0x2
  40ddfc:	str	w0, [sp, #32]
  40de00:	ldr	w0, [sp, #52]
  40de04:	add	w0, w0, #0x1
  40de08:	str	w0, [sp, #52]
  40de0c:	ldr	w1, [sp, #52]
  40de10:	ldr	w0, [sp, #36]
  40de14:	cmp	w1, w0
  40de18:	b.lt	40ddb8 <ferror@plt+0xb848>  // b.tstop
  40de1c:	b	40de24 <ferror@plt+0xb8b4>
  40de20:	nop
  40de24:	ldr	x0, [sp, #24]
  40de28:	ldp	x29, x30, [sp], #64
  40de2c:	ret
  40de30:	stp	x29, x30, [sp, #-80]!
  40de34:	mov	x29, sp
  40de38:	str	x0, [sp, #40]
  40de3c:	str	x1, [sp, #32]
  40de40:	str	w2, [sp, #28]
  40de44:	str	x3, [sp, #16]
  40de48:	str	wzr, [sp, #76]
  40de4c:	ldr	x0, [sp, #40]
  40de50:	bl	401f60 <strlen@plt>
  40de54:	and	x0, x0, #0x1
  40de58:	cmp	x0, #0x0
  40de5c:	b.eq	40defc <ferror@plt+0xb98c>  // b.none
  40de60:	mov	x0, #0x0                   	// #0
  40de64:	b	40df38 <ferror@plt+0xb9c8>
  40de68:	add	x0, sp, #0x38
  40de6c:	mov	x2, #0x2                   	// #2
  40de70:	ldr	x1, [sp, #40]
  40de74:	bl	4024a0 <strncpy@plt>
  40de78:	strb	wzr, [sp, #58]
  40de7c:	bl	4024f0 <__errno_location@plt>
  40de80:	str	wzr, [x0]
  40de84:	add	x1, sp, #0x40
  40de88:	add	x0, sp, #0x38
  40de8c:	mov	w2, #0x10                  	// #16
  40de90:	bl	401f50 <strtoul@plt>
  40de94:	str	w0, [sp, #72]
  40de98:	bl	4024f0 <__errno_location@plt>
  40de9c:	ldr	w0, [x0]
  40dea0:	cmp	w0, #0x0
  40dea4:	b.ne	40dec4 <ferror@plt+0xb954>  // b.any
  40dea8:	ldr	w0, [sp, #72]
  40deac:	cmp	w0, #0xff
  40deb0:	b.hi	40dec4 <ferror@plt+0xb954>  // b.pmore
  40deb4:	ldr	x0, [sp, #64]
  40deb8:	ldrb	w0, [x0]
  40debc:	cmp	w0, #0x0
  40dec0:	b.eq	40decc <ferror@plt+0xb95c>  // b.none
  40dec4:	mov	x0, #0x0                   	// #0
  40dec8:	b	40df38 <ferror@plt+0xb9c8>
  40decc:	ldr	w0, [sp, #76]
  40ded0:	add	w1, w0, #0x1
  40ded4:	str	w1, [sp, #76]
  40ded8:	mov	w0, w0
  40dedc:	ldr	x1, [sp, #32]
  40dee0:	add	x0, x1, x0
  40dee4:	ldr	w1, [sp, #72]
  40dee8:	and	w1, w1, #0xff
  40deec:	strb	w1, [x0]
  40def0:	ldr	x0, [sp, #40]
  40def4:	add	x0, x0, #0x2
  40def8:	str	x0, [sp, #40]
  40defc:	ldr	w0, [sp, #28]
  40df00:	ldr	w1, [sp, #76]
  40df04:	cmp	w1, w0
  40df08:	b.cs	40df1c <ferror@plt+0xb9ac>  // b.hs, b.nlast
  40df0c:	ldr	x0, [sp, #40]
  40df10:	bl	401f60 <strlen@plt>
  40df14:	cmp	x0, #0x1
  40df18:	b.hi	40de68 <ferror@plt+0xb8f8>  // b.pmore
  40df1c:	ldr	x0, [sp, #16]
  40df20:	cmp	x0, #0x0
  40df24:	b.eq	40df34 <ferror@plt+0xb9c4>  // b.none
  40df28:	ldr	x0, [sp, #16]
  40df2c:	ldr	w1, [sp, #76]
  40df30:	str	w1, [x0]
  40df34:	ldr	x0, [sp, #32]
  40df38:	ldp	x29, x30, [sp], #80
  40df3c:	ret
  40df40:	stp	x29, x30, [sp, #-64]!
  40df44:	mov	x29, sp
  40df48:	str	x0, [sp, #40]
  40df4c:	str	x1, [sp, #32]
  40df50:	str	w2, [sp, #28]
  40df54:	str	wzr, [sp, #60]
  40df58:	str	wzr, [sp, #56]
  40df5c:	b	40e02c <ferror@plt+0xbabc>
  40df60:	ldrsw	x0, [sp, #56]
  40df64:	ldr	x1, [sp, #40]
  40df68:	add	x0, x1, x0
  40df6c:	ldrb	w0, [x0]
  40df70:	bl	40b7c8 <ferror@plt+0x9258>
  40df74:	str	w0, [sp, #52]
  40df78:	ldr	w0, [sp, #52]
  40df7c:	cmp	w0, #0x0
  40df80:	b.ge	40df8c <ferror@plt+0xba1c>  // b.tcont
  40df84:	mov	w0, #0xffffffff            	// #-1
  40df88:	b	40e040 <ferror@plt+0xbad0>
  40df8c:	ldr	w0, [sp, #52]
  40df90:	and	w1, w0, #0xff
  40df94:	ldrsw	x0, [sp, #60]
  40df98:	ldr	x2, [sp, #32]
  40df9c:	add	x0, x2, x0
  40dfa0:	ubfiz	w1, w1, #4, #4
  40dfa4:	and	w1, w1, #0xff
  40dfa8:	strb	w1, [x0]
  40dfac:	ldrsw	x0, [sp, #56]
  40dfb0:	add	x0, x0, #0x1
  40dfb4:	ldr	x1, [sp, #40]
  40dfb8:	add	x0, x1, x0
  40dfbc:	ldrb	w0, [x0]
  40dfc0:	bl	40b7c8 <ferror@plt+0x9258>
  40dfc4:	str	w0, [sp, #52]
  40dfc8:	ldr	w0, [sp, #52]
  40dfcc:	cmp	w0, #0x0
  40dfd0:	b.ge	40dfdc <ferror@plt+0xba6c>  // b.tcont
  40dfd4:	mov	w0, #0xffffffff            	// #-1
  40dfd8:	b	40e040 <ferror@plt+0xbad0>
  40dfdc:	ldrsw	x0, [sp, #60]
  40dfe0:	ldr	x1, [sp, #32]
  40dfe4:	add	x0, x1, x0
  40dfe8:	ldrb	w0, [x0]
  40dfec:	sxtb	w1, w0
  40dff0:	ldr	w0, [sp, #52]
  40dff4:	sxtb	w0, w0
  40dff8:	orr	w0, w1, w0
  40dffc:	sxtb	w2, w0
  40e000:	ldrsw	x0, [sp, #60]
  40e004:	ldr	x1, [sp, #32]
  40e008:	add	x0, x1, x0
  40e00c:	and	w1, w2, #0xff
  40e010:	strb	w1, [x0]
  40e014:	ldr	w0, [sp, #60]
  40e018:	add	w0, w0, #0x1
  40e01c:	str	w0, [sp, #60]
  40e020:	ldr	w0, [sp, #56]
  40e024:	add	w0, w0, #0x2
  40e028:	str	w0, [sp, #56]
  40e02c:	ldr	w1, [sp, #60]
  40e030:	ldr	w0, [sp, #28]
  40e034:	cmp	w1, w0
  40e038:	b.lt	40df60 <ferror@plt+0xb9f0>  // b.tstop
  40e03c:	mov	w0, #0x0                   	// #0
  40e040:	ldp	x29, x30, [sp], #64
  40e044:	ret
  40e048:	stp	x29, x30, [sp, #-96]!
  40e04c:	mov	x29, sp
  40e050:	str	x0, [sp, #40]
  40e054:	str	x1, [sp, #32]
  40e058:	str	x2, [sp, #24]
  40e05c:	add	x0, sp, #0x28
  40e060:	str	x0, [sp, #64]
  40e064:	str	xzr, [sp, #80]
  40e068:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40e06c:	add	x0, x0, #0x8e8
  40e070:	str	x0, [sp, #72]
  40e074:	str	wzr, [sp, #92]
  40e078:	b	40e118 <ferror@plt+0xbba8>
  40e07c:	ldrsw	x0, [sp, #92]
  40e080:	lsl	x0, x0, #1
  40e084:	ldr	x1, [sp, #64]
  40e088:	add	x0, x1, x0
  40e08c:	ldrh	w0, [x0]
  40e090:	bl	402110 <ntohs@plt>
  40e094:	strh	w0, [sp, #62]
  40e098:	ldr	w0, [sp, #92]
  40e09c:	cmp	w0, #0x3
  40e0a0:	b.ne	40e0b0 <ferror@plt+0xbb40>  // b.any
  40e0a4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40e0a8:	add	x0, x0, #0x8f0
  40e0ac:	str	x0, [sp, #72]
  40e0b0:	ldr	x1, [sp, #32]
  40e0b4:	ldr	x0, [sp, #80]
  40e0b8:	add	x5, x1, x0
  40e0bc:	ldr	x1, [sp, #24]
  40e0c0:	ldr	x0, [sp, #80]
  40e0c4:	sub	x1, x1, x0
  40e0c8:	ldrh	w0, [sp, #62]
  40e0cc:	ldr	x4, [sp, #72]
  40e0d0:	mov	w3, w0
  40e0d4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40e0d8:	add	x2, x0, #0x8f8
  40e0dc:	mov	x0, x5
  40e0e0:	bl	4020a0 <snprintf@plt>
  40e0e4:	str	w0, [sp, #56]
  40e0e8:	ldr	w0, [sp, #56]
  40e0ec:	cmp	w0, #0x0
  40e0f0:	b.ge	40e0fc <ferror@plt+0xbb8c>  // b.tcont
  40e0f4:	ldr	w0, [sp, #56]
  40e0f8:	b	40e128 <ferror@plt+0xbbb8>
  40e0fc:	ldrsw	x0, [sp, #56]
  40e100:	ldr	x1, [sp, #80]
  40e104:	add	x0, x1, x0
  40e108:	str	x0, [sp, #80]
  40e10c:	ldr	w0, [sp, #92]
  40e110:	add	w0, w0, #0x1
  40e114:	str	w0, [sp, #92]
  40e118:	ldr	w0, [sp, #92]
  40e11c:	cmp	w0, #0x3
  40e120:	b.le	40e07c <ferror@plt+0xbb0c>
  40e124:	ldr	x0, [sp, #80]
  40e128:	ldp	x29, x30, [sp], #96
  40e12c:	ret
  40e130:	stp	x29, x30, [sp, #-64]!
  40e134:	mov	x29, sp
  40e138:	str	x0, [sp, #40]
  40e13c:	str	x1, [sp, #32]
  40e140:	str	x2, [sp, #24]
  40e144:	str	xzr, [sp, #56]
  40e148:	b	40e200 <ferror@plt+0xbc90>
  40e14c:	bl	4022c0 <__ctype_b_loc@plt>
  40e150:	ldr	x1, [x0]
  40e154:	ldr	x2, [sp, #40]
  40e158:	ldr	x0, [sp, #56]
  40e15c:	add	x0, x2, x0
  40e160:	ldrb	w0, [x0]
  40e164:	and	x0, x0, #0xff
  40e168:	lsl	x0, x0, #1
  40e16c:	add	x0, x1, x0
  40e170:	ldrh	w0, [x0]
  40e174:	and	w0, w0, #0x4000
  40e178:	cmp	w0, #0x0
  40e17c:	b.eq	40e1d4 <ferror@plt+0xbc64>  // b.none
  40e180:	ldr	x1, [sp, #40]
  40e184:	ldr	x0, [sp, #56]
  40e188:	add	x0, x1, x0
  40e18c:	ldrb	w0, [x0]
  40e190:	cmp	w0, #0x5c
  40e194:	b.eq	40e1d4 <ferror@plt+0xbc64>  // b.none
  40e198:	ldr	x1, [sp, #40]
  40e19c:	ldr	x0, [sp, #56]
  40e1a0:	add	x0, x1, x0
  40e1a4:	ldrb	w0, [x0]
  40e1a8:	mov	w1, w0
  40e1ac:	ldr	x0, [sp, #24]
  40e1b0:	bl	402380 <strchr@plt>
  40e1b4:	cmp	x0, #0x0
  40e1b8:	b.ne	40e1d4 <ferror@plt+0xbc64>  // b.any
  40e1bc:	ldr	x1, [sp, #40]
  40e1c0:	ldr	x0, [sp, #56]
  40e1c4:	add	x0, x1, x0
  40e1c8:	ldrb	w0, [x0]
  40e1cc:	bl	402510 <putchar@plt>
  40e1d0:	b	40e1f4 <ferror@plt+0xbc84>
  40e1d4:	ldr	x1, [sp, #40]
  40e1d8:	ldr	x0, [sp, #56]
  40e1dc:	add	x0, x1, x0
  40e1e0:	ldrb	w0, [x0]
  40e1e4:	mov	w1, w0
  40e1e8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40e1ec:	add	x0, x0, #0x900
  40e1f0:	bl	4024d0 <printf@plt>
  40e1f4:	ldr	x0, [sp, #56]
  40e1f8:	add	x0, x0, #0x1
  40e1fc:	str	x0, [sp, #56]
  40e200:	ldr	x1, [sp, #56]
  40e204:	ldr	x0, [sp, #32]
  40e208:	cmp	x1, x0
  40e20c:	b.cc	40e14c <ferror@plt+0xbbdc>  // b.lo, b.ul, b.last
  40e210:	nop
  40e214:	nop
  40e218:	ldp	x29, x30, [sp], #64
  40e21c:	ret
  40e220:	stp	x29, x30, [sp, #-112]!
  40e224:	mov	x29, sp
  40e228:	str	x0, [sp, #24]
  40e22c:	add	x0, sp, #0x50
  40e230:	mov	x1, #0x0                   	// #0
  40e234:	bl	402190 <gettimeofday@plt>
  40e238:	add	x0, sp, #0x50
  40e23c:	bl	4020d0 <localtime@plt>
  40e240:	str	x0, [sp, #104]
  40e244:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40e248:	ldr	x0, [x0, #4032]
  40e24c:	ldr	w0, [x0]
  40e250:	cmp	w0, #0x0
  40e254:	b.eq	40e298 <ferror@plt+0xbd28>  // b.none
  40e258:	add	x4, sp, #0x28
  40e25c:	ldr	x3, [sp, #104]
  40e260:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40e264:	add	x2, x0, #0x908
  40e268:	mov	x1, #0x28                  	// #40
  40e26c:	mov	x0, x4
  40e270:	bl	402070 <strftime@plt>
  40e274:	ldr	x1, [sp, #88]
  40e278:	add	x0, sp, #0x28
  40e27c:	mov	x3, x1
  40e280:	mov	x2, x0
  40e284:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40e288:	add	x1, x0, #0x920
  40e28c:	ldr	x0, [sp, #24]
  40e290:	bl	402540 <fprintf@plt>
  40e294:	b	40e2d8 <ferror@plt+0xbd68>
  40e298:	ldr	x0, [sp, #104]
  40e29c:	bl	402440 <asctime@plt>
  40e2a0:	str	x0, [sp, #96]
  40e2a4:	ldr	x0, [sp, #96]
  40e2a8:	bl	401f60 <strlen@plt>
  40e2ac:	sub	x0, x0, #0x1
  40e2b0:	ldr	x1, [sp, #96]
  40e2b4:	add	x0, x1, x0
  40e2b8:	strb	wzr, [x0]
  40e2bc:	ldr	x0, [sp, #88]
  40e2c0:	mov	x3, x0
  40e2c4:	ldr	x2, [sp, #96]
  40e2c8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40e2cc:	add	x1, x0, #0x930
  40e2d0:	ldr	x0, [sp, #24]
  40e2d4:	bl	402540 <fprintf@plt>
  40e2d8:	mov	w0, #0x0                   	// #0
  40e2dc:	ldp	x29, x30, [sp], #112
  40e2e0:	ret
  40e2e4:	stp	x29, x30, [sp, #-128]!
  40e2e8:	mov	x29, sp
  40e2ec:	str	x0, [sp, #40]
  40e2f0:	str	x1, [sp, #32]
  40e2f4:	str	x2, [sp, #24]
  40e2f8:	str	xzr, [sp, #120]
  40e2fc:	str	wzr, [sp, #116]
  40e300:	ldr	x0, [sp, #24]
  40e304:	add	x0, x0, #0x28
  40e308:	ldr	x0, [x0]
  40e30c:	cmp	x0, #0x0
  40e310:	b.eq	40e450 <ferror@plt+0xbee0>  // b.none
  40e314:	ldr	x0, [sp, #24]
  40e318:	add	x0, x0, #0x28
  40e31c:	ldr	x0, [x0]
  40e320:	bl	40b470 <ferror@plt+0x8f00>
  40e324:	str	w0, [sp, #112]
  40e328:	ldr	w0, [sp, #112]
  40e32c:	cmp	w0, #0x0
  40e330:	b.eq	40e3e4 <ferror@plt+0xbe74>  // b.none
  40e334:	ldr	x0, [sp, #24]
  40e338:	add	x0, x0, #0x128
  40e33c:	ldr	x0, [x0]
  40e340:	cmp	x0, #0x0
  40e344:	b.eq	40e384 <ferror@plt+0xbe14>  // b.none
  40e348:	bl	410f10 <ferror@plt+0xe9a0>
  40e34c:	and	w0, w0, #0xff
  40e350:	cmp	w0, #0x0
  40e354:	b.eq	40e374 <ferror@plt+0xbe04>  // b.none
  40e358:	ldr	w3, [sp, #112]
  40e35c:	mov	x2, #0x0                   	// #0
  40e360:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40e364:	add	x1, x0, #0x948
  40e368:	mov	w0, #0x2                   	// #2
  40e36c:	bl	40b4a0 <ferror@plt+0x8f30>
  40e370:	b	40e41c <ferror@plt+0xbeac>
  40e374:	ldr	w0, [sp, #112]
  40e378:	bl	40ffb0 <ferror@plt+0xda40>
  40e37c:	str	x0, [sp, #120]
  40e380:	b	40e41c <ferror@plt+0xbeac>
  40e384:	ldr	w0, [sp, #112]
  40e388:	bl	410188 <ferror@plt+0xdc18>
  40e38c:	str	x0, [sp, #120]
  40e390:	bl	410f10 <ferror@plt+0xe9a0>
  40e394:	and	w0, w0, #0xff
  40e398:	cmp	w0, #0x0
  40e39c:	b.eq	40e3bc <ferror@plt+0xbe4c>  // b.none
  40e3a0:	ldr	x3, [sp, #120]
  40e3a4:	mov	x2, #0x0                   	// #0
  40e3a8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40e3ac:	add	x1, x0, #0x8c0
  40e3b0:	mov	w0, #0x2                   	// #2
  40e3b4:	bl	40b518 <ferror@plt+0x8fa8>
  40e3b8:	str	xzr, [sp, #120]
  40e3bc:	ldr	w0, [sp, #112]
  40e3c0:	bl	4102a8 <ferror@plt+0xdd38>
  40e3c4:	str	w0, [sp, #116]
  40e3c8:	ldr	w0, [sp, #116]
  40e3cc:	and	w0, w0, #0x1
  40e3d0:	cmp	w0, #0x0
  40e3d4:	cset	w0, eq  // eq = none
  40e3d8:	and	w0, w0, #0xff
  40e3dc:	str	w0, [sp, #116]
  40e3e0:	b	40e41c <ferror@plt+0xbeac>
  40e3e4:	bl	410f10 <ferror@plt+0xe9a0>
  40e3e8:	and	w0, w0, #0xff
  40e3ec:	cmp	w0, #0x0
  40e3f0:	b.eq	40e410 <ferror@plt+0xbea0>  // b.none
  40e3f4:	mov	x3, #0x0                   	// #0
  40e3f8:	mov	x2, #0x0                   	// #0
  40e3fc:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40e400:	add	x1, x0, #0x8c0
  40e404:	mov	w0, #0x2                   	// #2
  40e408:	bl	40b4dc <ferror@plt+0x8f6c>
  40e40c:	b	40e41c <ferror@plt+0xbeac>
  40e410:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40e414:	add	x0, x0, #0x958
  40e418:	str	x0, [sp, #120]
  40e41c:	ldr	x0, [sp, #120]
  40e420:	cmp	x0, #0x0
  40e424:	b.eq	40e450 <ferror@plt+0xbee0>  // b.none
  40e428:	add	x5, sp, #0x30
  40e42c:	ldr	x4, [sp, #120]
  40e430:	ldr	x3, [sp, #32]
  40e434:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40e438:	add	x2, x0, #0x960
  40e43c:	mov	x1, #0x40                  	// #64
  40e440:	mov	x0, x5
  40e444:	bl	4020a0 <snprintf@plt>
  40e448:	add	x0, sp, #0x30
  40e44c:	str	x0, [sp, #32]
  40e450:	ldr	x4, [sp, #32]
  40e454:	ldr	x3, [sp, #40]
  40e458:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40e45c:	add	x2, x0, #0x968
  40e460:	mov	w1, #0x0                   	// #0
  40e464:	mov	w0, #0x4                   	// #4
  40e468:	bl	411a58 <ferror@plt+0xf4e8>
  40e46c:	ldr	w0, [sp, #116]
  40e470:	ldp	x29, x30, [sp], #128
  40e474:	ret
  40e478:	stp	x29, x30, [sp, #-112]!
  40e47c:	mov	x29, sp
  40e480:	str	x19, [sp, #16]
  40e484:	str	x0, [sp, #56]
  40e488:	str	x1, [sp, #48]
  40e48c:	str	x2, [sp, #40]
  40e490:	ldr	x2, [sp, #40]
  40e494:	ldr	x1, [sp, #48]
  40e498:	ldr	x0, [sp, #56]
  40e49c:	bl	402300 <getline@plt>
  40e4a0:	str	x0, [sp, #104]
  40e4a4:	ldr	x0, [sp, #104]
  40e4a8:	cmp	x0, #0x0
  40e4ac:	b.ge	40e4b8 <ferror@plt+0xbf48>  // b.tcont
  40e4b0:	ldr	x0, [sp, #104]
  40e4b4:	b	40e688 <ferror@plt+0xc118>
  40e4b8:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40e4bc:	ldr	x0, [x0, #4000]
  40e4c0:	ldr	w0, [x0]
  40e4c4:	add	w1, w0, #0x1
  40e4c8:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40e4cc:	ldr	x0, [x0, #4000]
  40e4d0:	str	w1, [x0]
  40e4d4:	ldr	x0, [sp, #56]
  40e4d8:	ldr	x0, [x0]
  40e4dc:	mov	w1, #0x23                  	// #35
  40e4e0:	bl	402380 <strchr@plt>
  40e4e4:	str	x0, [sp, #96]
  40e4e8:	ldr	x0, [sp, #96]
  40e4ec:	cmp	x0, #0x0
  40e4f0:	b.eq	40e65c <ferror@plt+0xc0ec>  // b.none
  40e4f4:	ldr	x0, [sp, #96]
  40e4f8:	strb	wzr, [x0]
  40e4fc:	b	40e65c <ferror@plt+0xc0ec>
  40e500:	str	xzr, [sp, #80]
  40e504:	str	xzr, [sp, #72]
  40e508:	add	x1, sp, #0x48
  40e50c:	add	x0, sp, #0x50
  40e510:	ldr	x2, [sp, #40]
  40e514:	bl	402300 <getline@plt>
  40e518:	str	x0, [sp, #88]
  40e51c:	ldr	x0, [sp, #88]
  40e520:	cmp	x0, #0x0
  40e524:	b.ge	40e554 <ferror@plt+0xbfe4>  // b.tcont
  40e528:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40e52c:	ldr	x0, [x0, #3992]
  40e530:	ldr	x0, [x0]
  40e534:	mov	x3, x0
  40e538:	mov	x2, #0x1a                  	// #26
  40e53c:	mov	x1, #0x1                   	// #1
  40e540:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40e544:	add	x0, x0, #0x970
  40e548:	bl	4023a0 <fwrite@plt>
  40e54c:	ldr	x0, [sp, #88]
  40e550:	b	40e688 <ferror@plt+0xc118>
  40e554:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40e558:	ldr	x0, [x0, #4000]
  40e55c:	ldr	w0, [x0]
  40e560:	add	w1, w0, #0x1
  40e564:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40e568:	ldr	x0, [x0, #4000]
  40e56c:	str	w1, [x0]
  40e570:	ldr	x0, [sp, #96]
  40e574:	strb	wzr, [x0]
  40e578:	ldr	x0, [sp, #80]
  40e57c:	mov	w1, #0x23                  	// #35
  40e580:	bl	402380 <strchr@plt>
  40e584:	str	x0, [sp, #96]
  40e588:	ldr	x0, [sp, #96]
  40e58c:	cmp	x0, #0x0
  40e590:	b.eq	40e59c <ferror@plt+0xc02c>  // b.none
  40e594:	ldr	x0, [sp, #96]
  40e598:	strb	wzr, [x0]
  40e59c:	ldr	x0, [sp, #56]
  40e5a0:	ldr	x0, [x0]
  40e5a4:	bl	401f60 <strlen@plt>
  40e5a8:	mov	x19, x0
  40e5ac:	ldr	x0, [sp, #80]
  40e5b0:	bl	401f60 <strlen@plt>
  40e5b4:	add	x0, x19, x0
  40e5b8:	add	x1, x0, #0x1
  40e5bc:	ldr	x0, [sp, #48]
  40e5c0:	str	x1, [x0]
  40e5c4:	ldr	x0, [sp, #56]
  40e5c8:	ldr	x2, [x0]
  40e5cc:	ldr	x0, [sp, #48]
  40e5d0:	ldr	x0, [x0]
  40e5d4:	mov	x1, x0
  40e5d8:	mov	x0, x2
  40e5dc:	bl	4021d0 <realloc@plt>
  40e5e0:	mov	x1, x0
  40e5e4:	ldr	x0, [sp, #56]
  40e5e8:	str	x1, [x0]
  40e5ec:	ldr	x0, [sp, #56]
  40e5f0:	ldr	x0, [x0]
  40e5f4:	cmp	x0, #0x0
  40e5f8:	b.ne	40e630 <ferror@plt+0xc0c0>  // b.any
  40e5fc:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40e600:	ldr	x0, [x0, #3992]
  40e604:	ldr	x0, [x0]
  40e608:	mov	x3, x0
  40e60c:	mov	x2, #0xe                   	// #14
  40e610:	mov	x1, #0x1                   	// #1
  40e614:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40e618:	add	x0, x0, #0x990
  40e61c:	bl	4023a0 <fwrite@plt>
  40e620:	ldr	x0, [sp, #48]
  40e624:	str	xzr, [x0]
  40e628:	mov	x0, #0xffffffffffffffff    	// #-1
  40e62c:	b	40e688 <ferror@plt+0xc118>
  40e630:	ldr	x0, [sp, #88]
  40e634:	sub	x0, x0, #0x2
  40e638:	ldr	x1, [sp, #104]
  40e63c:	add	x0, x1, x0
  40e640:	str	x0, [sp, #104]
  40e644:	ldr	x0, [sp, #56]
  40e648:	ldr	x0, [x0]
  40e64c:	ldr	x1, [sp, #80]
  40e650:	bl	402160 <strcat@plt>
  40e654:	ldr	x0, [sp, #80]
  40e658:	bl	402330 <free@plt>
  40e65c:	ldr	x0, [sp, #56]
  40e660:	ldr	x2, [x0]
  40e664:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40e668:	add	x1, x0, #0x9a0
  40e66c:	mov	x0, x2
  40e670:	bl	402480 <strstr@plt>
  40e674:	str	x0, [sp, #96]
  40e678:	ldr	x0, [sp, #96]
  40e67c:	cmp	x0, #0x0
  40e680:	b.ne	40e500 <ferror@plt+0xbf90>  // b.any
  40e684:	ldr	x0, [sp, #104]
  40e688:	ldr	x19, [sp, #16]
  40e68c:	ldp	x29, x30, [sp], #112
  40e690:	ret
  40e694:	stp	x29, x30, [sp, #-64]!
  40e698:	mov	x29, sp
  40e69c:	str	x0, [sp, #40]
  40e6a0:	str	x1, [sp, #32]
  40e6a4:	str	w2, [sp, #28]
  40e6a8:	ldr	x0, [sp, #40]
  40e6ac:	str	x0, [sp, #56]
  40e6b0:	str	wzr, [sp, #52]
  40e6b4:	b	40e838 <ferror@plt+0xc2c8>
  40e6b8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40e6bc:	add	x1, x0, #0xa70
  40e6c0:	ldr	x0, [sp, #56]
  40e6c4:	bl	402370 <strspn@plt>
  40e6c8:	mov	x1, x0
  40e6cc:	ldr	x0, [sp, #56]
  40e6d0:	add	x0, x0, x1
  40e6d4:	str	x0, [sp, #56]
  40e6d8:	ldr	x0, [sp, #56]
  40e6dc:	ldrb	w0, [x0]
  40e6e0:	cmp	w0, #0x0
  40e6e4:	b.eq	40e84c <ferror@plt+0xc2dc>  // b.none
  40e6e8:	ldr	w0, [sp, #28]
  40e6ec:	sub	w0, w0, #0x1
  40e6f0:	ldr	w1, [sp, #52]
  40e6f4:	cmp	w1, w0
  40e6f8:	b.lt	40e728 <ferror@plt+0xc1b8>  // b.tstop
  40e6fc:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40e700:	ldr	x0, [x0, #3992]
  40e704:	ldr	x0, [x0]
  40e708:	mov	x3, x0
  40e70c:	mov	x2, #0x1e                  	// #30
  40e710:	mov	x1, #0x1                   	// #1
  40e714:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40e718:	add	x0, x0, #0x9a8
  40e71c:	bl	4023a0 <fwrite@plt>
  40e720:	mov	w0, #0x1                   	// #1
  40e724:	bl	401f70 <exit@plt>
  40e728:	ldr	x0, [sp, #56]
  40e72c:	ldrb	w0, [x0]
  40e730:	cmp	w0, #0x27
  40e734:	b.eq	40e748 <ferror@plt+0xc1d8>  // b.none
  40e738:	ldr	x0, [sp, #56]
  40e73c:	ldrb	w0, [x0]
  40e740:	cmp	w0, #0x22
  40e744:	b.ne	40e7cc <ferror@plt+0xc25c>  // b.any
  40e748:	ldr	x0, [sp, #56]
  40e74c:	add	x1, x0, #0x1
  40e750:	str	x1, [sp, #56]
  40e754:	ldrb	w0, [x0]
  40e758:	strb	w0, [sp, #51]
  40e75c:	ldr	w0, [sp, #52]
  40e760:	add	w1, w0, #0x1
  40e764:	str	w1, [sp, #52]
  40e768:	sxtw	x0, w0
  40e76c:	lsl	x0, x0, #3
  40e770:	ldr	x1, [sp, #32]
  40e774:	add	x0, x1, x0
  40e778:	ldr	x1, [sp, #56]
  40e77c:	str	x1, [x0]
  40e780:	ldrb	w0, [sp, #51]
  40e784:	mov	w1, w0
  40e788:	ldr	x0, [sp, #56]
  40e78c:	bl	402380 <strchr@plt>
  40e790:	str	x0, [sp, #56]
  40e794:	ldr	x0, [sp, #56]
  40e798:	cmp	x0, #0x0
  40e79c:	b.ne	40e824 <ferror@plt+0xc2b4>  // b.any
  40e7a0:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  40e7a4:	ldr	x0, [x0, #3992]
  40e7a8:	ldr	x0, [x0]
  40e7ac:	mov	x3, x0
  40e7b0:	mov	x2, #0x1b                  	// #27
  40e7b4:	mov	x1, #0x1                   	// #1
  40e7b8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40e7bc:	add	x0, x0, #0x9c8
  40e7c0:	bl	4023a0 <fwrite@plt>
  40e7c4:	mov	w0, #0x1                   	// #1
  40e7c8:	bl	401f70 <exit@plt>
  40e7cc:	ldr	w0, [sp, #52]
  40e7d0:	add	w1, w0, #0x1
  40e7d4:	str	w1, [sp, #52]
  40e7d8:	sxtw	x0, w0
  40e7dc:	lsl	x0, x0, #3
  40e7e0:	ldr	x1, [sp, #32]
  40e7e4:	add	x0, x1, x0
  40e7e8:	ldr	x1, [sp, #56]
  40e7ec:	str	x1, [x0]
  40e7f0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40e7f4:	add	x1, x0, #0xa70
  40e7f8:	ldr	x0, [sp, #56]
  40e7fc:	bl	4024b0 <strcspn@plt>
  40e800:	mov	x1, x0
  40e804:	ldr	x0, [sp, #56]
  40e808:	add	x0, x0, x1
  40e80c:	str	x0, [sp, #56]
  40e810:	ldr	x0, [sp, #56]
  40e814:	ldrb	w0, [x0]
  40e818:	cmp	w0, #0x0
  40e81c:	b.eq	40e854 <ferror@plt+0xc2e4>  // b.none
  40e820:	b	40e828 <ferror@plt+0xc2b8>
  40e824:	nop
  40e828:	ldr	x0, [sp, #56]
  40e82c:	add	x1, x0, #0x1
  40e830:	str	x1, [sp, #56]
  40e834:	strb	wzr, [x0]
  40e838:	ldr	x0, [sp, #56]
  40e83c:	ldrb	w0, [x0]
  40e840:	cmp	w0, #0x0
  40e844:	b.ne	40e6b8 <ferror@plt+0xc148>  // b.any
  40e848:	b	40e858 <ferror@plt+0xc2e8>
  40e84c:	nop
  40e850:	b	40e858 <ferror@plt+0xc2e8>
  40e854:	nop
  40e858:	ldrsw	x0, [sp, #52]
  40e85c:	lsl	x0, x0, #3
  40e860:	ldr	x1, [sp, #32]
  40e864:	add	x0, x1, x0
  40e868:	str	xzr, [x0]
  40e86c:	ldr	w0, [sp, #52]
  40e870:	ldp	x29, x30, [sp], #64
  40e874:	ret
  40e878:	stp	x29, x30, [sp, #-64]!
  40e87c:	mov	x29, sp
  40e880:	str	x0, [sp, #24]
  40e884:	str	x1, [sp, #16]
  40e888:	ldr	x0, [sp, #16]
  40e88c:	add	x0, x0, #0x10
  40e890:	ldr	w0, [x0]
  40e894:	mov	w0, w0
  40e898:	str	x0, [sp, #40]
  40e89c:	ldr	x0, [sp, #16]
  40e8a0:	add	x0, x0, #0x14
  40e8a4:	ldr	w0, [x0]
  40e8a8:	mov	w0, w0
  40e8ac:	str	x0, [sp, #56]
  40e8b0:	add	x0, sp, #0x28
  40e8b4:	bl	4020d0 <localtime@plt>
  40e8b8:	bl	402440 <asctime@plt>
  40e8bc:	str	x0, [sp, #48]
  40e8c0:	ldr	x0, [sp, #48]
  40e8c4:	bl	401f60 <strlen@plt>
  40e8c8:	sub	x0, x0, #0x1
  40e8cc:	ldr	x1, [sp, #48]
  40e8d0:	add	x0, x1, x0
  40e8d4:	strb	wzr, [x0]
  40e8d8:	ldr	x3, [sp, #56]
  40e8dc:	ldr	x2, [sp, #48]
  40e8e0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40e8e4:	add	x1, x0, #0x9e8
  40e8e8:	ldr	x0, [sp, #24]
  40e8ec:	bl	402540 <fprintf@plt>
  40e8f0:	nop
  40e8f4:	ldp	x29, x30, [sp], #64
  40e8f8:	ret
  40e8fc:	stp	x29, x30, [sp, #-32]!
  40e900:	mov	x29, sp
  40e904:	str	w0, [sp, #28]
  40e908:	str	x1, [sp, #16]
  40e90c:	ldr	w2, [sp, #28]
  40e910:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40e914:	add	x1, x0, #0xa00
  40e918:	ldr	x0, [sp, #16]
  40e91c:	bl	402030 <sprintf@plt>
  40e920:	ldr	x0, [sp, #16]
  40e924:	ldp	x29, x30, [sp], #32
  40e928:	ret
  40e92c:	stp	x29, x30, [sp, #-64]!
  40e930:	mov	x29, sp
  40e934:	str	x0, [sp, #24]
  40e938:	str	x1, [sp, #16]
  40e93c:	ldr	x0, [sp, #16]
  40e940:	bl	401f60 <strlen@plt>
  40e944:	cmp	x0, #0x17
  40e948:	b.eq	40e954 <ferror@plt+0xc3e4>  // b.none
  40e94c:	mov	w0, #0xffffffff            	// #-1
  40e950:	b	40ea74 <ferror@plt+0xc504>
  40e954:	str	wzr, [sp, #60]
  40e958:	b	40e99c <ferror@plt+0xc42c>
  40e95c:	ldr	w1, [sp, #60]
  40e960:	mov	w0, w1
  40e964:	lsl	w0, w0, #1
  40e968:	add	w0, w0, w1
  40e96c:	add	w0, w0, #0x2
  40e970:	sxtw	x0, w0
  40e974:	ldr	x1, [sp, #16]
  40e978:	add	x0, x1, x0
  40e97c:	ldrb	w0, [x0]
  40e980:	cmp	w0, #0x3a
  40e984:	b.eq	40e990 <ferror@plt+0xc420>  // b.none
  40e988:	mov	w0, #0xffffffff            	// #-1
  40e98c:	b	40ea74 <ferror@plt+0xc504>
  40e990:	ldr	w0, [sp, #60]
  40e994:	add	w0, w0, #0x1
  40e998:	str	w0, [sp, #60]
  40e99c:	ldr	w0, [sp, #60]
  40e9a0:	cmp	w0, #0x6
  40e9a4:	b.le	40e95c <ferror@plt+0xc3ec>
  40e9a8:	ldr	x0, [sp, #24]
  40e9ac:	str	xzr, [x0]
  40e9b0:	str	wzr, [sp, #60]
  40e9b4:	b	40ea64 <ferror@plt+0xc4f4>
  40e9b8:	ldr	w1, [sp, #60]
  40e9bc:	mov	w0, w1
  40e9c0:	lsl	w0, w0, #1
  40e9c4:	add	w0, w0, w1
  40e9c8:	sxtw	x0, w0
  40e9cc:	ldr	x1, [sp, #16]
  40e9d0:	add	x0, x1, x0
  40e9d4:	add	x1, sp, #0x28
  40e9d8:	mov	w2, #0x10                  	// #16
  40e9dc:	bl	401f50 <strtoul@plt>
  40e9e0:	str	x0, [sp, #48]
  40e9e4:	ldr	w1, [sp, #60]
  40e9e8:	mov	w0, w1
  40e9ec:	lsl	w0, w0, #1
  40e9f0:	add	w0, w0, w1
  40e9f4:	sxtw	x0, w0
  40e9f8:	add	x0, x0, #0x2
  40e9fc:	ldr	x1, [sp, #16]
  40ea00:	add	x1, x1, x0
  40ea04:	ldr	x0, [sp, #40]
  40ea08:	cmp	x1, x0
  40ea0c:	b.eq	40ea18 <ferror@plt+0xc4a8>  // b.none
  40ea10:	mov	w0, #0xffffffff            	// #-1
  40ea14:	b	40ea74 <ferror@plt+0xc504>
  40ea18:	ldr	x0, [sp, #48]
  40ea1c:	cmp	x0, #0xff
  40ea20:	b.ls	40ea2c <ferror@plt+0xc4bc>  // b.plast
  40ea24:	mov	w0, #0xffffffff            	// #-1
  40ea28:	b	40ea74 <ferror@plt+0xc504>
  40ea2c:	ldr	x0, [sp, #24]
  40ea30:	ldr	x1, [x0]
  40ea34:	mov	w2, #0x7                   	// #7
  40ea38:	ldr	w0, [sp, #60]
  40ea3c:	sub	w0, w2, w0
  40ea40:	lsl	w0, w0, #3
  40ea44:	ldr	x2, [sp, #48]
  40ea48:	lsl	x0, x2, x0
  40ea4c:	orr	x1, x1, x0
  40ea50:	ldr	x0, [sp, #24]
  40ea54:	str	x1, [x0]
  40ea58:	ldr	w0, [sp, #60]
  40ea5c:	add	w0, w0, #0x1
  40ea60:	str	w0, [sp, #60]
  40ea64:	ldr	w0, [sp, #60]
  40ea68:	cmp	w0, #0x7
  40ea6c:	b.le	40e9b8 <ferror@plt+0xc448>
  40ea70:	mov	w0, #0x0                   	// #0
  40ea74:	ldp	x29, x30, [sp], #64
  40ea78:	ret
  40ea7c:	sub	sp, sp, #0x10
  40ea80:	str	w0, [sp, #12]
  40ea84:	str	w1, [sp, #8]
  40ea88:	ldr	w0, [sp, #12]
  40ea8c:	cmp	w0, #0x5
  40ea90:	b.eq	40ea9c <ferror@plt+0xc52c>  // b.none
  40ea94:	ldr	w0, [sp, #8]
  40ea98:	b	40eac8 <ferror@plt+0xc558>
  40ea9c:	ldr	w0, [sp, #8]
  40eaa0:	cmp	w0, #0x80
  40eaa4:	b.ne	40eab0 <ferror@plt+0xc540>  // b.any
  40eaa8:	mov	w0, #0x2                   	// #2
  40eaac:	b	40eac8 <ferror@plt+0xc558>
  40eab0:	ldr	w0, [sp, #8]
  40eab4:	cmp	w0, #0x81
  40eab8:	b.ne	40eac4 <ferror@plt+0xc554>  // b.any
  40eabc:	mov	w0, #0xa                   	// #10
  40eac0:	b	40eac8 <ferror@plt+0xc558>
  40eac4:	ldr	w0, [sp, #8]
  40eac8:	add	sp, sp, #0x10
  40eacc:	ret
  40ead0:	sub	sp, sp, #0x30
  40ead4:	str	x0, [sp, #8]
  40ead8:	str	x1, [sp]
  40eadc:	ldr	x0, [sp, #8]
  40eae0:	str	x0, [sp, #40]
  40eae4:	ldr	x0, [sp]
  40eae8:	str	x0, [sp, #32]
  40eaec:	ldr	x0, [sp, #32]
  40eaf0:	add	x0, x0, #0x60
  40eaf4:	str	x0, [sp, #24]
  40eaf8:	b	40eb20 <ferror@plt+0xc5b0>
  40eafc:	ldr	x0, [sp, #32]
  40eb00:	add	x1, x0, #0x4
  40eb04:	str	x1, [sp, #32]
  40eb08:	ldr	w2, [x0]
  40eb0c:	ldr	x0, [sp, #40]
  40eb10:	add	x1, x0, #0x8
  40eb14:	str	x1, [sp, #40]
  40eb18:	mov	w1, w2
  40eb1c:	str	x1, [x0]
  40eb20:	ldr	x1, [sp, #32]
  40eb24:	ldr	x0, [sp, #24]
  40eb28:	cmp	x1, x0
  40eb2c:	b.cc	40eafc <ferror@plt+0xc58c>  // b.lo, b.ul, b.last
  40eb30:	nop
  40eb34:	nop
  40eb38:	add	sp, sp, #0x30
  40eb3c:	ret
  40eb40:	stp	x29, x30, [sp, #-48]!
  40eb44:	mov	x29, sp
  40eb48:	str	x0, [sp, #24]
  40eb4c:	str	x1, [sp, #16]
  40eb50:	ldr	x0, [sp, #16]
  40eb54:	add	x0, x0, #0x4
  40eb58:	str	x0, [sp, #40]
  40eb5c:	mov	x2, #0xc0                  	// #192
  40eb60:	mov	w1, #0x0                   	// #0
  40eb64:	ldr	x0, [sp, #24]
  40eb68:	bl	402180 <memset@plt>
  40eb6c:	ldr	x0, [sp, #40]
  40eb70:	ldr	x1, [x0, #8]
  40eb74:	ldr	x0, [sp, #24]
  40eb78:	str	x1, [x0]
  40eb7c:	ldr	x0, [sp, #40]
  40eb80:	ldr	x1, [x0, #16]
  40eb84:	ldr	x0, [sp, #24]
  40eb88:	str	x1, [x0, #16]
  40eb8c:	ldr	x0, [sp, #40]
  40eb90:	ldr	x1, [x0, #40]
  40eb94:	ldr	x0, [sp, #24]
  40eb98:	str	x1, [x0, #8]
  40eb9c:	ldr	x0, [sp, #40]
  40eba0:	ldr	x1, [x0, #48]
  40eba4:	ldr	x0, [sp, #24]
  40eba8:	str	x1, [x0, #24]
  40ebac:	ldr	x0, [sp, #40]
  40ebb0:	ldr	x1, [x0, #104]
  40ebb4:	ldr	x0, [sp, #24]
  40ebb8:	str	x1, [x0, #32]
  40ebbc:	ldr	x0, [sp, #40]
  40ebc0:	ldr	x1, [x0, #112]
  40ebc4:	ldr	x0, [sp, #24]
  40ebc8:	str	x1, [x0, #40]
  40ebcc:	ldr	x0, [sp, #40]
  40ebd0:	ldr	x1, [x0, #184]
  40ebd4:	ldr	x0, [sp, #24]
  40ebd8:	str	x1, [x0, #64]
  40ebdc:	ldr	x0, [sp, #40]
  40ebe0:	ldr	x1, [x0, #248]
  40ebe4:	ldr	x0, [sp, #24]
  40ebe8:	str	x1, [x0, #104]
  40ebec:	nop
  40ebf0:	ldp	x29, x30, [sp], #48
  40ebf4:	ret
  40ebf8:	sub	sp, sp, #0x9e0
  40ebfc:	stp	x29, x30, [sp]
  40ec00:	mov	x29, sp
  40ec04:	str	x0, [sp, #24]
  40ec08:	str	x1, [sp, #16]
  40ec0c:	ldr	x0, [sp, #16]
  40ec10:	add	x0, x0, #0xb8
  40ec14:	ldr	x0, [x0]
  40ec18:	cmp	x0, #0x0
  40ec1c:	b.eq	40ec40 <ferror@plt+0xc6d0>  // b.none
  40ec20:	ldr	x0, [sp, #16]
  40ec24:	ldr	x0, [x0, #184]
  40ec28:	str	x0, [sp, #2512]
  40ec2c:	mov	w0, #0xc0                  	// #192
  40ec30:	str	w0, [sp, #2508]
  40ec34:	ldr	x0, [sp, #24]
  40ec38:	str	x0, [sp, #2520]
  40ec3c:	b	40ecf0 <ferror@plt+0xc780>
  40ec40:	ldr	x0, [sp, #16]
  40ec44:	add	x0, x0, #0x38
  40ec48:	ldr	x0, [x0]
  40ec4c:	cmp	x0, #0x0
  40ec50:	b.eq	40ec74 <ferror@plt+0xc704>  // b.none
  40ec54:	ldr	x0, [sp, #16]
  40ec58:	ldr	x0, [x0, #56]
  40ec5c:	str	x0, [sp, #2512]
  40ec60:	mov	w0, #0x60                  	// #96
  40ec64:	str	w0, [sp, #2508]
  40ec68:	add	x0, sp, #0x968
  40ec6c:	str	x0, [sp, #2520]
  40ec70:	b	40ecf0 <ferror@plt+0xc780>
  40ec74:	ldr	x0, [sp, #16]
  40ec78:	add	x0, x0, #0x60
  40ec7c:	ldr	x0, [x0]
  40ec80:	cmp	x0, #0x0
  40ec84:	b.eq	40ece8 <ferror@plt+0xc778>  // b.none
  40ec88:	ldr	x0, [sp, #16]
  40ec8c:	add	x0, x0, #0x60
  40ec90:	ldr	x0, [x0]
  40ec94:	add	x1, x0, #0x4
  40ec98:	ldr	x0, [sp, #16]
  40ec9c:	add	x0, x0, #0x60
  40eca0:	ldr	x0, [x0]
  40eca4:	ldrh	w0, [x0]
  40eca8:	sub	w0, w0, #0x4
  40ecac:	mov	w2, w0
  40ecb0:	add	x0, sp, #0x20
  40ecb4:	mov	w3, w2
  40ecb8:	mov	x2, x1
  40ecbc:	mov	w1, #0x128                 	// #296
  40ecc0:	bl	4164c8 <ferror@plt+0x13f58>
  40ecc4:	ldr	x0, [sp, #56]
  40ecc8:	cmp	x0, #0x0
  40eccc:	b.eq	40ece0 <ferror@plt+0xc770>  // b.none
  40ecd0:	ldr	x0, [sp, #56]
  40ecd4:	mov	x1, x0
  40ecd8:	ldr	x0, [sp, #24]
  40ecdc:	bl	40eb40 <ferror@plt+0xc5d0>
  40ece0:	mov	w0, #0xc0                  	// #192
  40ece4:	b	40ed84 <ferror@plt+0xc814>
  40ece8:	mov	w0, #0xffffffff            	// #-1
  40ecec:	b	40ed84 <ferror@plt+0xc814>
  40ecf0:	ldr	x0, [sp, #2512]
  40ecf4:	ldrh	w0, [x0]
  40ecf8:	sub	w0, w0, #0x4
  40ecfc:	str	w0, [sp, #2504]
  40ed00:	ldr	w1, [sp, #2504]
  40ed04:	ldr	w0, [sp, #2508]
  40ed08:	cmp	w1, w0
  40ed0c:	b.ge	40ed40 <ferror@plt+0xc7d0>  // b.tcont
  40ed10:	ldrsw	x0, [sp, #2504]
  40ed14:	ldr	x1, [sp, #2520]
  40ed18:	add	x3, x1, x0
  40ed1c:	ldr	w1, [sp, #2508]
  40ed20:	ldr	w0, [sp, #2504]
  40ed24:	sub	w0, w1, w0
  40ed28:	sxtw	x0, w0
  40ed2c:	mov	x2, x0
  40ed30:	mov	w1, #0x0                   	// #0
  40ed34:	mov	x0, x3
  40ed38:	bl	402180 <memset@plt>
  40ed3c:	b	40ed48 <ferror@plt+0xc7d8>
  40ed40:	ldr	w0, [sp, #2508]
  40ed44:	str	w0, [sp, #2504]
  40ed48:	ldr	x0, [sp, #2512]
  40ed4c:	add	x0, x0, #0x4
  40ed50:	ldrsw	x1, [sp, #2504]
  40ed54:	mov	x2, x1
  40ed58:	mov	x1, x0
  40ed5c:	ldr	x0, [sp, #2520]
  40ed60:	bl	401f20 <memcpy@plt>
  40ed64:	ldr	x1, [sp, #2520]
  40ed68:	ldr	x0, [sp, #24]
  40ed6c:	cmp	x1, x0
  40ed70:	b.eq	40ed80 <ferror@plt+0xc810>  // b.none
  40ed74:	ldr	x1, [sp, #2520]
  40ed78:	ldr	x0, [sp, #24]
  40ed7c:	bl	40ead0 <ferror@plt+0xc560>
  40ed80:	ldr	w0, [sp, #2508]
  40ed84:	ldp	x29, x30, [sp]
  40ed88:	add	sp, sp, #0x9e0
  40ed8c:	ret
  40ed90:	stp	x29, x30, [sp, #-80]!
  40ed94:	mov	x29, sp
  40ed98:	str	x0, [sp, #40]
  40ed9c:	str	x1, [sp, #32]
  40eda0:	str	x2, [sp, #24]
  40eda4:	ldr	x0, [sp, #32]
  40eda8:	bl	401f60 <strlen@plt>
  40edac:	str	x0, [sp, #72]
  40edb0:	ldr	x0, [sp, #24]
  40edb4:	cmp	x0, #0x0
  40edb8:	b.eq	40ee04 <ferror@plt+0xc894>  // b.none
  40edbc:	ldr	x0, [sp, #72]
  40edc0:	str	x0, [sp, #56]
  40edc4:	ldr	x0, [sp, #24]
  40edc8:	sub	x0, x0, #0x1
  40edcc:	str	x0, [sp, #48]
  40edd0:	ldr	x1, [sp, #48]
  40edd4:	ldr	x0, [sp, #56]
  40edd8:	cmp	x1, x0
  40eddc:	csel	x0, x1, x0, ls  // ls = plast
  40ede0:	str	x0, [sp, #64]
  40ede4:	ldr	x2, [sp, #64]
  40ede8:	ldr	x1, [sp, #32]
  40edec:	ldr	x0, [sp, #40]
  40edf0:	bl	401f20 <memcpy@plt>
  40edf4:	ldr	x1, [sp, #40]
  40edf8:	ldr	x0, [sp, #64]
  40edfc:	add	x0, x1, x0
  40ee00:	strb	wzr, [x0]
  40ee04:	ldr	x0, [sp, #72]
  40ee08:	ldp	x29, x30, [sp], #80
  40ee0c:	ret
  40ee10:	stp	x29, x30, [sp, #-64]!
  40ee14:	mov	x29, sp
  40ee18:	str	x0, [sp, #40]
  40ee1c:	str	x1, [sp, #32]
  40ee20:	str	x2, [sp, #24]
  40ee24:	ldr	x0, [sp, #40]
  40ee28:	bl	401f60 <strlen@plt>
  40ee2c:	str	x0, [sp, #56]
  40ee30:	ldr	x1, [sp, #56]
  40ee34:	ldr	x0, [sp, #24]
  40ee38:	cmp	x1, x0
  40ee3c:	b.cc	40ee58 <ferror@plt+0xc8e8>  // b.lo, b.ul, b.last
  40ee40:	ldr	x0, [sp, #32]
  40ee44:	bl	401f60 <strlen@plt>
  40ee48:	mov	x1, x0
  40ee4c:	ldr	x0, [sp, #56]
  40ee50:	add	x0, x1, x0
  40ee54:	b	40ee8c <ferror@plt+0xc91c>
  40ee58:	ldr	x1, [sp, #40]
  40ee5c:	ldr	x0, [sp, #56]
  40ee60:	add	x3, x1, x0
  40ee64:	ldr	x1, [sp, #24]
  40ee68:	ldr	x0, [sp, #56]
  40ee6c:	sub	x0, x1, x0
  40ee70:	mov	x2, x0
  40ee74:	ldr	x1, [sp, #32]
  40ee78:	mov	x0, x3
  40ee7c:	bl	40ed90 <ferror@plt+0xc820>
  40ee80:	mov	x1, x0
  40ee84:	ldr	x0, [sp, #56]
  40ee88:	add	x0, x1, x0
  40ee8c:	ldp	x29, x30, [sp], #64
  40ee90:	ret
  40ee94:	stp	x29, x30, [sp, #-48]!
  40ee98:	mov	x29, sp
  40ee9c:	bl	402040 <getuid@plt>
  40eea0:	cmp	w0, #0x0
  40eea4:	b.eq	40ef4c <ferror@plt+0xc9dc>  // b.none
  40eea8:	bl	401fe0 <geteuid@plt>
  40eeac:	cmp	w0, #0x0
  40eeb0:	b.eq	40ef4c <ferror@plt+0xc9dc>  // b.none
  40eeb4:	mov	w0, #0xc                   	// #12
  40eeb8:	str	w0, [sp, #44]
  40eebc:	mov	w0, #0x2                   	// #2
  40eec0:	str	w0, [sp, #40]
  40eec4:	bl	4022e0 <cap_get_proc@plt>
  40eec8:	str	x0, [sp, #32]
  40eecc:	ldr	x0, [sp, #32]
  40eed0:	cmp	x0, #0x0
  40eed4:	b.ne	40eee0 <ferror@plt+0xc970>  // b.any
  40eed8:	mov	w0, #0x1                   	// #1
  40eedc:	bl	401f70 <exit@plt>
  40eee0:	add	x0, sp, #0x1c
  40eee4:	mov	x3, x0
  40eee8:	ldr	w2, [sp, #40]
  40eeec:	ldr	w1, [sp, #44]
  40eef0:	ldr	x0, [sp, #32]
  40eef4:	bl	4021b0 <cap_get_flag@plt>
  40eef8:	cmp	w0, #0x0
  40eefc:	b.eq	40ef08 <ferror@plt+0xc998>  // b.none
  40ef00:	mov	w0, #0x1                   	// #1
  40ef04:	bl	401f70 <exit@plt>
  40ef08:	ldr	w0, [sp, #28]
  40ef0c:	cmp	w0, #0x0
  40ef10:	b.ne	40ef44 <ferror@plt+0xc9d4>  // b.any
  40ef14:	ldr	x0, [sp, #32]
  40ef18:	bl	402400 <cap_clear@plt>
  40ef1c:	cmp	w0, #0x0
  40ef20:	b.eq	40ef2c <ferror@plt+0xc9bc>  // b.none
  40ef24:	mov	w0, #0x1                   	// #1
  40ef28:	bl	401f70 <exit@plt>
  40ef2c:	ldr	x0, [sp, #32]
  40ef30:	bl	4021f0 <cap_set_proc@plt>
  40ef34:	cmp	w0, #0x0
  40ef38:	b.eq	40ef44 <ferror@plt+0xc9d4>  // b.none
  40ef3c:	mov	w0, #0x1                   	// #1
  40ef40:	bl	401f70 <exit@plt>
  40ef44:	ldr	x0, [sp, #32]
  40ef48:	bl	402450 <cap_free@plt>
  40ef4c:	nop
  40ef50:	ldp	x29, x30, [sp], #48
  40ef54:	ret
  40ef58:	stp	x29, x30, [sp, #-48]!
  40ef5c:	mov	x29, sp
  40ef60:	str	x0, [sp, #24]
  40ef64:	str	x1, [sp, #16]
  40ef68:	add	x0, sp, #0x20
  40ef6c:	mov	x1, x0
  40ef70:	ldr	x0, [sp, #16]
  40ef74:	bl	401fd0 <strtod@plt>
  40ef78:	str	d0, [sp, #40]
  40ef7c:	ldr	x0, [sp, #32]
  40ef80:	ldr	x1, [sp, #16]
  40ef84:	cmp	x1, x0
  40ef88:	b.ne	40ef94 <ferror@plt+0xca24>  // b.any
  40ef8c:	mov	w0, #0xffffffff            	// #-1
  40ef90:	b	40f0f8 <ferror@plt+0xcb88>
  40ef94:	ldr	x0, [sp, #32]
  40ef98:	ldrb	w0, [x0]
  40ef9c:	cmp	w0, #0x0
  40efa0:	b.eq	40f0e4 <ferror@plt+0xcb74>  // b.none
  40efa4:	ldr	x2, [sp, #32]
  40efa8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40efac:	add	x1, x0, #0x5b0
  40efb0:	mov	x0, x2
  40efb4:	bl	4021c0 <strcasecmp@plt>
  40efb8:	cmp	w0, #0x0
  40efbc:	b.eq	40eff8 <ferror@plt+0xca88>  // b.none
  40efc0:	ldr	x2, [sp, #32]
  40efc4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40efc8:	add	x1, x0, #0x5b8
  40efcc:	mov	x0, x2
  40efd0:	bl	4021c0 <strcasecmp@plt>
  40efd4:	cmp	w0, #0x0
  40efd8:	b.eq	40eff8 <ferror@plt+0xca88>  // b.none
  40efdc:	ldr	x2, [sp, #32]
  40efe0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40efe4:	add	x1, x0, #0x5c0
  40efe8:	mov	x0, x2
  40efec:	bl	4021c0 <strcasecmp@plt>
  40eff0:	cmp	w0, #0x0
  40eff4:	b.ne	40f014 <ferror@plt+0xcaa4>  // b.any
  40eff8:	ldr	d0, [sp, #40]
  40effc:	mov	x0, #0x848000000000        	// #145685290680320
  40f000:	movk	x0, #0x412e, lsl #48
  40f004:	fmov	d1, x0
  40f008:	fmul	d0, d0, d1
  40f00c:	str	d0, [sp, #40]
  40f010:	b	40f0e4 <ferror@plt+0xcb74>
  40f014:	ldr	x2, [sp, #32]
  40f018:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40f01c:	add	x1, x0, #0x5c8
  40f020:	mov	x0, x2
  40f024:	bl	4021c0 <strcasecmp@plt>
  40f028:	cmp	w0, #0x0
  40f02c:	b.eq	40f068 <ferror@plt+0xcaf8>  // b.none
  40f030:	ldr	x2, [sp, #32]
  40f034:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40f038:	add	x1, x0, #0x5d0
  40f03c:	mov	x0, x2
  40f040:	bl	4021c0 <strcasecmp@plt>
  40f044:	cmp	w0, #0x0
  40f048:	b.eq	40f068 <ferror@plt+0xcaf8>  // b.none
  40f04c:	ldr	x2, [sp, #32]
  40f050:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40f054:	add	x1, x0, #0x5d8
  40f058:	mov	x0, x2
  40f05c:	bl	4021c0 <strcasecmp@plt>
  40f060:	cmp	w0, #0x0
  40f064:	b.ne	40f084 <ferror@plt+0xcb14>  // b.any
  40f068:	ldr	d0, [sp, #40]
  40f06c:	mov	x0, #0x400000000000        	// #70368744177664
  40f070:	movk	x0, #0x408f, lsl #48
  40f074:	fmov	d1, x0
  40f078:	fmul	d0, d0, d1
  40f07c:	str	d0, [sp, #40]
  40f080:	b	40f0e4 <ferror@plt+0xcb74>
  40f084:	ldr	x2, [sp, #32]
  40f088:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40f08c:	add	x1, x0, #0xa08
  40f090:	mov	x0, x2
  40f094:	bl	4021c0 <strcasecmp@plt>
  40f098:	cmp	w0, #0x0
  40f09c:	b.eq	40f0e0 <ferror@plt+0xcb70>  // b.none
  40f0a0:	ldr	x2, [sp, #32]
  40f0a4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40f0a8:	add	x1, x0, #0xa10
  40f0ac:	mov	x0, x2
  40f0b0:	bl	4021c0 <strcasecmp@plt>
  40f0b4:	cmp	w0, #0x0
  40f0b8:	b.eq	40f0e0 <ferror@plt+0xcb70>  // b.none
  40f0bc:	ldr	x2, [sp, #32]
  40f0c0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40f0c4:	add	x1, x0, #0xa18
  40f0c8:	mov	x0, x2
  40f0cc:	bl	4021c0 <strcasecmp@plt>
  40f0d0:	cmp	w0, #0x0
  40f0d4:	b.eq	40f0e0 <ferror@plt+0xcb70>  // b.none
  40f0d8:	mov	w0, #0xffffffff            	// #-1
  40f0dc:	b	40f0f8 <ferror@plt+0xcb88>
  40f0e0:	nop
  40f0e4:	ldr	d0, [sp, #40]
  40f0e8:	fcvtzu	w1, d0
  40f0ec:	ldr	x0, [sp, #24]
  40f0f0:	str	w1, [x0]
  40f0f4:	mov	w0, #0x0                   	// #0
  40f0f8:	ldp	x29, x30, [sp], #48
  40f0fc:	ret
  40f100:	stp	x29, x30, [sp, #-48]!
  40f104:	mov	x29, sp
  40f108:	str	x0, [sp, #24]
  40f10c:	str	w1, [sp, #20]
  40f110:	str	w2, [sp, #16]
  40f114:	ldr	w0, [sp, #16]
  40f118:	ucvtf	d0, w0
  40f11c:	str	d0, [sp, #40]
  40f120:	ldr	d0, [sp, #40]
  40f124:	mov	x0, #0x848000000000        	// #145685290680320
  40f128:	movk	x0, #0x412e, lsl #48
  40f12c:	fmov	d1, x0
  40f130:	fcmpe	d0, d1
  40f134:	b.lt	40f164 <ferror@plt+0xcbf4>  // b.tstop
  40f138:	ldrsw	x1, [sp, #20]
  40f13c:	mov	x0, #0x848000000000        	// #145685290680320
  40f140:	movk	x0, #0x412e, lsl #48
  40f144:	fmov	d1, x0
  40f148:	ldr	d0, [sp, #40]
  40f14c:	fdiv	d0, d0, d1
  40f150:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40f154:	add	x2, x0, #0xa20
  40f158:	ldr	x0, [sp, #24]
  40f15c:	bl	4020a0 <snprintf@plt>
  40f160:	b	40f1c0 <ferror@plt+0xcc50>
  40f164:	ldr	d0, [sp, #40]
  40f168:	mov	x0, #0x400000000000        	// #70368744177664
  40f16c:	movk	x0, #0x408f, lsl #48
  40f170:	fmov	d1, x0
  40f174:	fcmpe	d0, d1
  40f178:	b.lt	40f1a8 <ferror@plt+0xcc38>  // b.tstop
  40f17c:	ldrsw	x1, [sp, #20]
  40f180:	mov	x0, #0x400000000000        	// #70368744177664
  40f184:	movk	x0, #0x408f, lsl #48
  40f188:	fmov	d1, x0
  40f18c:	ldr	d0, [sp, #40]
  40f190:	fdiv	d0, d0, d1
  40f194:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40f198:	add	x2, x0, #0xa28
  40f19c:	ldr	x0, [sp, #24]
  40f1a0:	bl	4020a0 <snprintf@plt>
  40f1a4:	b	40f1c0 <ferror@plt+0xcc50>
  40f1a8:	ldrsw	x1, [sp, #20]
  40f1ac:	ldr	w3, [sp, #16]
  40f1b0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40f1b4:	add	x2, x0, #0xa30
  40f1b8:	ldr	x0, [sp, #24]
  40f1bc:	bl	4020a0 <snprintf@plt>
  40f1c0:	nop
  40f1c4:	ldp	x29, x30, [sp], #48
  40f1c8:	ret
  40f1cc:	stp	x29, x30, [sp, #-32]!
  40f1d0:	mov	x29, sp
  40f1d4:	str	w0, [sp, #28]
  40f1d8:	str	x1, [sp, #16]
  40f1dc:	ldr	w2, [sp, #28]
  40f1e0:	mov	w1, #0x3f                  	// #63
  40f1e4:	ldr	x0, [sp, #16]
  40f1e8:	bl	40f100 <ferror@plt+0xcb90>
  40f1ec:	ldr	x0, [sp, #16]
  40f1f0:	ldp	x29, x30, [sp], #32
  40f1f4:	ret
  40f1f8:	stp	x29, x30, [sp, #-48]!
  40f1fc:	mov	x29, sp
  40f200:	str	x0, [sp, #24]
  40f204:	str	x1, [sp, #16]
  40f208:	add	x0, sp, #0x20
  40f20c:	mov	x1, x0
  40f210:	ldr	x0, [sp, #16]
  40f214:	bl	401fd0 <strtod@plt>
  40f218:	str	d0, [sp, #40]
  40f21c:	ldr	x0, [sp, #32]
  40f220:	ldr	x1, [sp, #16]
  40f224:	cmp	x1, x0
  40f228:	b.ne	40f234 <ferror@plt+0xccc4>  // b.any
  40f22c:	mov	w0, #0xffffffff            	// #-1
  40f230:	b	40f408 <ferror@plt+0xce98>
  40f234:	ldr	x0, [sp, #32]
  40f238:	ldrb	w0, [x0]
  40f23c:	cmp	w0, #0x0
  40f240:	b.eq	40f3f4 <ferror@plt+0xce84>  // b.none
  40f244:	ldr	x2, [sp, #32]
  40f248:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40f24c:	add	x1, x0, #0x5b0
  40f250:	mov	x0, x2
  40f254:	bl	4021c0 <strcasecmp@plt>
  40f258:	cmp	w0, #0x0
  40f25c:	b.eq	40f298 <ferror@plt+0xcd28>  // b.none
  40f260:	ldr	x2, [sp, #32]
  40f264:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40f268:	add	x1, x0, #0x5b8
  40f26c:	mov	x0, x2
  40f270:	bl	4021c0 <strcasecmp@plt>
  40f274:	cmp	w0, #0x0
  40f278:	b.eq	40f298 <ferror@plt+0xcd28>  // b.none
  40f27c:	ldr	x2, [sp, #32]
  40f280:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40f284:	add	x1, x0, #0x5c0
  40f288:	mov	x0, x2
  40f28c:	bl	4021c0 <strcasecmp@plt>
  40f290:	cmp	w0, #0x0
  40f294:	b.ne	40f2b4 <ferror@plt+0xcd44>  // b.any
  40f298:	ldr	d0, [sp, #40]
  40f29c:	mov	x0, #0xcd6500000000        	// #225833675390976
  40f2a0:	movk	x0, #0x41cd, lsl #48
  40f2a4:	fmov	d1, x0
  40f2a8:	fmul	d0, d0, d1
  40f2ac:	str	d0, [sp, #40]
  40f2b0:	b	40f3f4 <ferror@plt+0xce84>
  40f2b4:	ldr	x2, [sp, #32]
  40f2b8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40f2bc:	add	x1, x0, #0x5c8
  40f2c0:	mov	x0, x2
  40f2c4:	bl	4021c0 <strcasecmp@plt>
  40f2c8:	cmp	w0, #0x0
  40f2cc:	b.eq	40f308 <ferror@plt+0xcd98>  // b.none
  40f2d0:	ldr	x2, [sp, #32]
  40f2d4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40f2d8:	add	x1, x0, #0x5d0
  40f2dc:	mov	x0, x2
  40f2e0:	bl	4021c0 <strcasecmp@plt>
  40f2e4:	cmp	w0, #0x0
  40f2e8:	b.eq	40f308 <ferror@plt+0xcd98>  // b.none
  40f2ec:	ldr	x2, [sp, #32]
  40f2f0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40f2f4:	add	x1, x0, #0x5d8
  40f2f8:	mov	x0, x2
  40f2fc:	bl	4021c0 <strcasecmp@plt>
  40f300:	cmp	w0, #0x0
  40f304:	b.ne	40f324 <ferror@plt+0xcdb4>  // b.any
  40f308:	ldr	d0, [sp, #40]
  40f30c:	mov	x0, #0x848000000000        	// #145685290680320
  40f310:	movk	x0, #0x412e, lsl #48
  40f314:	fmov	d1, x0
  40f318:	fmul	d0, d0, d1
  40f31c:	str	d0, [sp, #40]
  40f320:	b	40f3f4 <ferror@plt+0xce84>
  40f324:	ldr	x2, [sp, #32]
  40f328:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40f32c:	add	x1, x0, #0xa08
  40f330:	mov	x0, x2
  40f334:	bl	4021c0 <strcasecmp@plt>
  40f338:	cmp	w0, #0x0
  40f33c:	b.eq	40f378 <ferror@plt+0xce08>  // b.none
  40f340:	ldr	x2, [sp, #32]
  40f344:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40f348:	add	x1, x0, #0xa10
  40f34c:	mov	x0, x2
  40f350:	bl	4021c0 <strcasecmp@plt>
  40f354:	cmp	w0, #0x0
  40f358:	b.eq	40f378 <ferror@plt+0xce08>  // b.none
  40f35c:	ldr	x2, [sp, #32]
  40f360:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40f364:	add	x1, x0, #0xa18
  40f368:	mov	x0, x2
  40f36c:	bl	4021c0 <strcasecmp@plt>
  40f370:	cmp	w0, #0x0
  40f374:	b.ne	40f394 <ferror@plt+0xce24>  // b.any
  40f378:	ldr	d0, [sp, #40]
  40f37c:	mov	x0, #0x400000000000        	// #70368744177664
  40f380:	movk	x0, #0x408f, lsl #48
  40f384:	fmov	d1, x0
  40f388:	fmul	d0, d0, d1
  40f38c:	str	d0, [sp, #40]
  40f390:	b	40f3f4 <ferror@plt+0xce84>
  40f394:	ldr	x2, [sp, #32]
  40f398:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40f39c:	add	x1, x0, #0xa38
  40f3a0:	mov	x0, x2
  40f3a4:	bl	4021c0 <strcasecmp@plt>
  40f3a8:	cmp	w0, #0x0
  40f3ac:	b.eq	40f3f0 <ferror@plt+0xce80>  // b.none
  40f3b0:	ldr	x2, [sp, #32]
  40f3b4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40f3b8:	add	x1, x0, #0xa40
  40f3bc:	mov	x0, x2
  40f3c0:	bl	4021c0 <strcasecmp@plt>
  40f3c4:	cmp	w0, #0x0
  40f3c8:	b.eq	40f3f0 <ferror@plt+0xce80>  // b.none
  40f3cc:	ldr	x2, [sp, #32]
  40f3d0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40f3d4:	add	x1, x0, #0xa48
  40f3d8:	mov	x0, x2
  40f3dc:	bl	4021c0 <strcasecmp@plt>
  40f3e0:	cmp	w0, #0x0
  40f3e4:	b.eq	40f3f0 <ferror@plt+0xce80>  // b.none
  40f3e8:	mov	w0, #0xffffffff            	// #-1
  40f3ec:	b	40f408 <ferror@plt+0xce98>
  40f3f0:	nop
  40f3f4:	ldr	d0, [sp, #40]
  40f3f8:	fcvtzs	d0, d0
  40f3fc:	ldr	x0, [sp, #24]
  40f400:	str	d0, [x0]
  40f404:	mov	w0, #0x0                   	// #0
  40f408:	ldp	x29, x30, [sp], #48
  40f40c:	ret
  40f410:	stp	x29, x30, [sp, #-64]!
  40f414:	mov	x29, sp
  40f418:	str	x0, [sp, #40]
  40f41c:	str	w1, [sp, #36]
  40f420:	str	x2, [sp, #24]
  40f424:	ldr	d0, [sp, #24]
  40f428:	scvtf	d0, d0
  40f42c:	str	d0, [sp, #56]
  40f430:	ldr	x1, [sp, #24]
  40f434:	mov	x0, #0xc9ff                	// #51711
  40f438:	movk	x0, #0x3b9a, lsl #16
  40f43c:	cmp	x1, x0
  40f440:	b.le	40f470 <ferror@plt+0xcf00>
  40f444:	ldrsw	x1, [sp, #36]
  40f448:	mov	x0, #0xcd6500000000        	// #225833675390976
  40f44c:	movk	x0, #0x41cd, lsl #48
  40f450:	fmov	d1, x0
  40f454:	ldr	d0, [sp, #56]
  40f458:	fdiv	d0, d0, d1
  40f45c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40f460:	add	x2, x0, #0xa50
  40f464:	ldr	x0, [sp, #40]
  40f468:	bl	4020a0 <snprintf@plt>
  40f46c:	b	40f500 <ferror@plt+0xcf90>
  40f470:	ldr	x1, [sp, #24]
  40f474:	mov	x0, #0x423f                	// #16959
  40f478:	movk	x0, #0xf, lsl #16
  40f47c:	cmp	x1, x0
  40f480:	b.le	40f4b0 <ferror@plt+0xcf40>
  40f484:	ldrsw	x1, [sp, #36]
  40f488:	mov	x0, #0x848000000000        	// #145685290680320
  40f48c:	movk	x0, #0x412e, lsl #48
  40f490:	fmov	d1, x0
  40f494:	ldr	d0, [sp, #56]
  40f498:	fdiv	d0, d0, d1
  40f49c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40f4a0:	add	x2, x0, #0xa58
  40f4a4:	ldr	x0, [sp, #40]
  40f4a8:	bl	4020a0 <snprintf@plt>
  40f4ac:	b	40f500 <ferror@plt+0xcf90>
  40f4b0:	ldr	x0, [sp, #24]
  40f4b4:	cmp	x0, #0x3e7
  40f4b8:	b.le	40f4e8 <ferror@plt+0xcf78>
  40f4bc:	ldrsw	x1, [sp, #36]
  40f4c0:	mov	x0, #0x400000000000        	// #70368744177664
  40f4c4:	movk	x0, #0x408f, lsl #48
  40f4c8:	fmov	d1, x0
  40f4cc:	ldr	d0, [sp, #56]
  40f4d0:	fdiv	d0, d0, d1
  40f4d4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40f4d8:	add	x2, x0, #0xa60
  40f4dc:	ldr	x0, [sp, #40]
  40f4e0:	bl	4020a0 <snprintf@plt>
  40f4e4:	b	40f500 <ferror@plt+0xcf90>
  40f4e8:	ldrsw	x1, [sp, #36]
  40f4ec:	ldr	x3, [sp, #24]
  40f4f0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40f4f4:	add	x2, x0, #0xa68
  40f4f8:	ldr	x0, [sp, #40]
  40f4fc:	bl	4020a0 <snprintf@plt>
  40f500:	nop
  40f504:	ldp	x29, x30, [sp], #64
  40f508:	ret
  40f50c:	stp	x29, x30, [sp, #-32]!
  40f510:	mov	x29, sp
  40f514:	str	x0, [sp, #24]
  40f518:	str	x1, [sp, #16]
  40f51c:	ldr	x2, [sp, #24]
  40f520:	mov	w1, #0x3f                  	// #63
  40f524:	ldr	x0, [sp, #16]
  40f528:	bl	40f410 <ferror@plt+0xcea0>
  40f52c:	ldr	x0, [sp, #16]
  40f530:	ldp	x29, x30, [sp], #32
  40f534:	ret
  40f538:	sub	sp, sp, #0x10
  40f53c:	str	x0, [sp, #8]
  40f540:	ldr	x0, [sp, #8]
  40f544:	add	x0, x0, #0x4
  40f548:	add	sp, sp, #0x10
  40f54c:	ret
  40f550:	sub	sp, sp, #0x10
  40f554:	str	x0, [sp, #8]
  40f558:	ldr	x0, [sp, #8]
  40f55c:	ldr	x1, [sp, #8]
  40f560:	str	x1, [x0]
  40f564:	ldr	x0, [sp, #8]
  40f568:	ldr	x1, [sp, #8]
  40f56c:	str	x1, [x0, #8]
  40f570:	nop
  40f574:	add	sp, sp, #0x10
  40f578:	ret
  40f57c:	sub	sp, sp, #0x20
  40f580:	str	x0, [sp, #24]
  40f584:	str	x1, [sp, #16]
  40f588:	str	x2, [sp, #8]
  40f58c:	ldr	x0, [sp, #8]
  40f590:	ldr	x1, [sp, #24]
  40f594:	str	x1, [x0, #8]
  40f598:	ldr	x0, [sp, #24]
  40f59c:	ldr	x1, [sp, #8]
  40f5a0:	str	x1, [x0]
  40f5a4:	ldr	x0, [sp, #24]
  40f5a8:	ldr	x1, [sp, #16]
  40f5ac:	str	x1, [x0, #8]
  40f5b0:	ldr	x0, [sp, #16]
  40f5b4:	ldr	x1, [sp, #24]
  40f5b8:	str	x1, [x0]
  40f5bc:	nop
  40f5c0:	add	sp, sp, #0x20
  40f5c4:	ret
  40f5c8:	stp	x29, x30, [sp, #-32]!
  40f5cc:	mov	x29, sp
  40f5d0:	str	x0, [sp, #24]
  40f5d4:	str	x1, [sp, #16]
  40f5d8:	ldr	x0, [sp, #16]
  40f5dc:	ldr	x0, [x0, #8]
  40f5e0:	ldr	x2, [sp, #16]
  40f5e4:	mov	x1, x0
  40f5e8:	ldr	x0, [sp, #24]
  40f5ec:	bl	40f57c <ferror@plt+0xd00c>
  40f5f0:	nop
  40f5f4:	ldp	x29, x30, [sp], #32
  40f5f8:	ret
  40f5fc:	sub	sp, sp, #0x10
  40f600:	str	x0, [sp, #8]
  40f604:	str	x1, [sp]
  40f608:	ldr	x0, [sp]
  40f60c:	ldr	x1, [sp, #8]
  40f610:	str	x1, [x0, #8]
  40f614:	ldr	x0, [sp, #8]
  40f618:	ldr	x1, [sp]
  40f61c:	str	x1, [x0]
  40f620:	nop
  40f624:	add	sp, sp, #0x10
  40f628:	ret
  40f62c:	stp	x29, x30, [sp, #-32]!
  40f630:	mov	x29, sp
  40f634:	str	x0, [sp, #24]
  40f638:	ldr	x0, [sp, #24]
  40f63c:	ldr	x2, [x0, #8]
  40f640:	ldr	x0, [sp, #24]
  40f644:	ldr	x0, [x0]
  40f648:	mov	x1, x0
  40f64c:	mov	x0, x2
  40f650:	bl	40f5fc <ferror@plt+0xd08c>
  40f654:	nop
  40f658:	ldp	x29, x30, [sp], #32
  40f65c:	ret
  40f660:	sub	sp, sp, #0x20
  40f664:	str	x0, [sp, #8]
  40f668:	ldr	x0, [sp, #8]
  40f66c:	ldr	x0, [x0]
  40f670:	str	x0, [sp, #24]
  40f674:	ldr	x0, [sp, #8]
  40f678:	ldr	x0, [x0, #8]
  40f67c:	str	x0, [sp, #16]
  40f680:	ldr	x0, [sp, #16]
  40f684:	ldr	x1, [sp, #24]
  40f688:	str	x1, [x0]
  40f68c:	ldr	x0, [sp, #24]
  40f690:	cmp	x0, #0x0
  40f694:	b.eq	40f6a4 <ferror@plt+0xd134>  // b.none
  40f698:	ldr	x0, [sp, #24]
  40f69c:	ldr	x1, [sp, #16]
  40f6a0:	str	x1, [x0, #8]
  40f6a4:	nop
  40f6a8:	add	sp, sp, #0x20
  40f6ac:	ret
  40f6b0:	sub	sp, sp, #0x20
  40f6b4:	str	x0, [sp, #8]
  40f6b8:	str	x1, [sp]
  40f6bc:	ldr	x0, [sp]
  40f6c0:	ldr	x0, [x0]
  40f6c4:	str	x0, [sp, #24]
  40f6c8:	ldr	x0, [sp, #8]
  40f6cc:	ldr	x1, [sp, #24]
  40f6d0:	str	x1, [x0]
  40f6d4:	ldr	x0, [sp, #24]
  40f6d8:	cmp	x0, #0x0
  40f6dc:	b.eq	40f6ec <ferror@plt+0xd17c>  // b.none
  40f6e0:	ldr	x1, [sp, #8]
  40f6e4:	ldr	x0, [sp, #24]
  40f6e8:	str	x1, [x0, #8]
  40f6ec:	ldr	x0, [sp]
  40f6f0:	ldr	x1, [sp, #8]
  40f6f4:	str	x1, [x0]
  40f6f8:	ldr	x1, [sp]
  40f6fc:	ldr	x0, [sp, #8]
  40f700:	str	x1, [x0, #8]
  40f704:	nop
  40f708:	add	sp, sp, #0x20
  40f70c:	ret
  40f710:	sub	sp, sp, #0x30
  40f714:	str	w0, [sp, #12]
  40f718:	ldr	w0, [sp, #12]
  40f71c:	and	w0, w0, #0x3ff
  40f720:	str	w0, [sp, #36]
  40f724:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40f728:	add	x0, x0, #0xea8
  40f72c:	ldr	w1, [sp, #36]
  40f730:	ldr	x0, [x0, x1, lsl #3]
  40f734:	str	x0, [sp, #40]
  40f738:	b	40f774 <ferror@plt+0xd204>
  40f73c:	ldr	x0, [sp, #40]
  40f740:	str	x0, [sp, #24]
  40f744:	ldr	x0, [sp, #24]
  40f748:	str	x0, [sp, #16]
  40f74c:	ldr	x0, [sp, #16]
  40f750:	ldr	w0, [x0, #36]
  40f754:	ldr	w1, [sp, #12]
  40f758:	cmp	w1, w0
  40f75c:	b.ne	40f768 <ferror@plt+0xd1f8>  // b.any
  40f760:	ldr	x0, [sp, #16]
  40f764:	b	40f784 <ferror@plt+0xd214>
  40f768:	ldr	x0, [sp, #40]
  40f76c:	ldr	x0, [x0]
  40f770:	str	x0, [sp, #40]
  40f774:	ldr	x0, [sp, #40]
  40f778:	cmp	x0, #0x0
  40f77c:	b.ne	40f73c <ferror@plt+0xd1cc>  // b.any
  40f780:	mov	x0, #0x0                   	// #0
  40f784:	add	sp, sp, #0x30
  40f788:	ret
  40f78c:	sub	sp, sp, #0x20
  40f790:	str	x0, [sp, #8]
  40f794:	mov	w0, #0x1505                	// #5381
  40f798:	str	w0, [sp, #28]
  40f79c:	b	40f7c8 <ferror@plt+0xd258>
  40f7a0:	ldr	w0, [sp, #28]
  40f7a4:	lsl	w1, w0, #5
  40f7a8:	ldr	w0, [sp, #28]
  40f7ac:	add	w1, w1, w0
  40f7b0:	ldr	x0, [sp, #8]
  40f7b4:	add	x2, x0, #0x1
  40f7b8:	str	x2, [sp, #8]
  40f7bc:	ldrb	w0, [x0]
  40f7c0:	add	w0, w1, w0
  40f7c4:	str	w0, [sp, #28]
  40f7c8:	ldr	x0, [sp, #8]
  40f7cc:	ldrb	w0, [x0]
  40f7d0:	cmp	w0, #0x0
  40f7d4:	b.ne	40f7a0 <ferror@plt+0xd230>  // b.any
  40f7d8:	ldr	w0, [sp, #28]
  40f7dc:	add	sp, sp, #0x20
  40f7e0:	ret
  40f7e4:	stp	x29, x30, [sp, #-64]!
  40f7e8:	mov	x29, sp
  40f7ec:	str	x0, [sp, #24]
  40f7f0:	ldr	x0, [sp, #24]
  40f7f4:	bl	40f78c <ferror@plt+0xd21c>
  40f7f8:	and	w0, w0, #0x3ff
  40f7fc:	str	w0, [sp, #52]
  40f800:	adrp	x0, 42f000 <stdin@@GLIBC_2.17+0x1bf8>
  40f804:	add	x0, x0, #0xea8
  40f808:	ldr	w1, [sp, #52]
  40f80c:	ldr	x0, [x0, x1, lsl #3]
  40f810:	str	x0, [sp, #56]
  40f814:	b	40f858 <ferror@plt+0xd2e8>
  40f818:	ldr	x0, [sp, #56]
  40f81c:	str	x0, [sp, #40]
  40f820:	ldr	x0, [sp, #40]
  40f824:	sub	x0, x0, #0x10
  40f828:	str	x0, [sp, #32]
  40f82c:	ldr	x0, [sp, #32]
  40f830:	add	x0, x0, #0x40
  40f834:	ldr	x1, [sp, #24]
  40f838:	bl	4022b0 <strcmp@plt>
  40f83c:	cmp	w0, #0x0
  40f840:	b.ne	40f84c <ferror@plt+0xd2dc>  // b.any
  40f844:	ldr	x0, [sp, #32]
  40f848:	b	40f868 <ferror@plt+0xd2f8>
  40f84c:	ldr	x0, [sp, #56]
  40f850:	ldr	x0, [x0]
  40f854:	str	x0, [sp, #56]
  40f858:	ldr	x0, [sp, #56]
  40f85c:	cmp	x0, #0x0
  40f860:	b.ne	40f818 <ferror@plt+0xd2a8>  // b.any
  40f864:	mov	x0, #0x0                   	// #0
  40f868:	ldp	x29, x30, [sp], #64
  40f86c:	ret
  40f870:	stp	x29, x30, [sp, #-64]!
  40f874:	mov	x29, sp
  40f878:	str	x0, [sp, #40]
  40f87c:	str	x1, [sp, #32]
  40f880:	str	x2, [sp, #24]
  40f884:	ldr	x0, [sp, #32]
  40f888:	bl	401f60 <strlen@plt>
  40f88c:	add	x0, x0, #0x41
  40f890:	bl	402120 <malloc@plt>
  40f894:	str	x0, [sp, #56]
  40f898:	ldr	x0, [sp, #56]
  40f89c:	cmp	x0, #0x0
  40f8a0:	b.ne	40f8ac <ferror@plt+0xd33c>  // b.any
  40f8a4:	mov	x0, #0x0                   	// #0
  40f8a8:	b	40f998 <ferror@plt+0xd428>
  40f8ac:	ldr	x0, [sp, #40]
  40f8b0:	ldr	w0, [x0, #4]
  40f8b4:	mov	w1, w0
  40f8b8:	ldr	x0, [sp, #56]
  40f8bc:	str	w1, [x0, #36]
  40f8c0:	ldr	x0, [sp, #56]
  40f8c4:	add	x0, x0, #0x40
  40f8c8:	ldr	x1, [sp, #32]
  40f8cc:	bl	4023d0 <strcpy@plt>
  40f8d0:	ldr	x0, [sp, #40]
  40f8d4:	ldrh	w1, [x0, #2]
  40f8d8:	ldr	x0, [sp, #56]
  40f8dc:	strh	w1, [x0, #40]
  40f8e0:	ldr	x0, [sp, #40]
  40f8e4:	ldr	w1, [x0, #8]
  40f8e8:	ldr	x0, [sp, #56]
  40f8ec:	str	w1, [x0, #32]
  40f8f0:	ldr	x0, [sp, #24]
  40f8f4:	cmp	x0, #0x0
  40f8f8:	b.eq	40f91c <ferror@plt+0xd3ac>  // b.none
  40f8fc:	ldr	x0, [sp, #56]
  40f900:	add	x2, x0, #0x30
  40f904:	ldr	x0, [sp, #24]
  40f908:	add	x0, x0, #0x30
  40f90c:	mov	x1, x0
  40f910:	mov	x0, x2
  40f914:	bl	40f5c8 <ferror@plt+0xd058>
  40f918:	b	40f95c <ferror@plt+0xd3ec>
  40f91c:	ldr	x0, [sp, #40]
  40f920:	ldr	w0, [x0, #4]
  40f924:	and	w0, w0, #0x3ff
  40f928:	str	w0, [sp, #52]
  40f92c:	ldr	x2, [sp, #56]
  40f930:	ldr	w0, [sp, #52]
  40f934:	lsl	x1, x0, #3
  40f938:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  40f93c:	add	x0, x0, #0xea8
  40f940:	add	x0, x1, x0
  40f944:	mov	x1, x0
  40f948:	mov	x0, x2
  40f94c:	bl	40f6b0 <ferror@plt+0xd140>
  40f950:	ldr	x0, [sp, #56]
  40f954:	add	x0, x0, #0x30
  40f958:	bl	40f550 <ferror@plt+0xcfe0>
  40f95c:	ldr	x0, [sp, #32]
  40f960:	bl	40f78c <ferror@plt+0xd21c>
  40f964:	and	w0, w0, #0x3ff
  40f968:	str	w0, [sp, #52]
  40f96c:	ldr	x0, [sp, #56]
  40f970:	add	x2, x0, #0x10
  40f974:	ldr	w0, [sp, #52]
  40f978:	lsl	x1, x0, #3
  40f97c:	adrp	x0, 42f000 <stdin@@GLIBC_2.17+0x1bf8>
  40f980:	add	x0, x0, #0xea8
  40f984:	add	x0, x1, x0
  40f988:	mov	x1, x0
  40f98c:	mov	x0, x2
  40f990:	bl	40f6b0 <ferror@plt+0xd140>
  40f994:	ldr	x0, [sp, #56]
  40f998:	ldp	x29, x30, [sp], #64
  40f99c:	ret
  40f9a0:	stp	x29, x30, [sp, #-32]!
  40f9a4:	mov	x29, sp
  40f9a8:	str	x0, [sp, #24]
  40f9ac:	strb	w1, [sp, #23]
  40f9b0:	ldr	x0, [sp, #24]
  40f9b4:	add	x0, x0, #0x10
  40f9b8:	bl	40f660 <ferror@plt+0xd0f0>
  40f9bc:	ldrb	w0, [sp, #23]
  40f9c0:	cmp	w0, #0x0
  40f9c4:	b.eq	40f9d4 <ferror@plt+0xd464>  // b.none
  40f9c8:	ldr	x0, [sp, #24]
  40f9cc:	bl	40f660 <ferror@plt+0xd0f0>
  40f9d0:	b	40f9e0 <ferror@plt+0xd470>
  40f9d4:	ldr	x0, [sp, #24]
  40f9d8:	add	x0, x0, #0x30
  40f9dc:	bl	40f62c <ferror@plt+0xd0bc>
  40f9e0:	ldr	x0, [sp, #24]
  40f9e4:	bl	402330 <free@plt>
  40f9e8:	nop
  40f9ec:	ldp	x29, x30, [sp], #32
  40f9f0:	ret
  40f9f4:	stp	x29, x30, [sp, #-64]!
  40f9f8:	mov	x29, sp
  40f9fc:	str	x0, [sp, #40]
  40fa00:	str	x1, [sp, #32]
  40fa04:	str	x2, [sp, #24]
  40fa08:	ldr	x0, [sp, #32]
  40fa0c:	ldr	w1, [x0, #8]
  40fa10:	ldr	x0, [sp, #40]
  40fa14:	str	w1, [x0, #32]
  40fa18:	ldr	x0, [sp, #40]
  40fa1c:	add	x0, x0, #0x40
  40fa20:	ldr	x1, [sp, #24]
  40fa24:	bl	4022b0 <strcmp@plt>
  40fa28:	cmp	w0, #0x0
  40fa2c:	b.eq	40fa78 <ferror@plt+0xd508>  // b.none
  40fa30:	ldr	x0, [sp, #40]
  40fa34:	add	x0, x0, #0x10
  40fa38:	bl	40f660 <ferror@plt+0xd0f0>
  40fa3c:	ldr	x0, [sp, #24]
  40fa40:	bl	40f78c <ferror@plt+0xd21c>
  40fa44:	and	w0, w0, #0x3ff
  40fa48:	str	w0, [sp, #60]
  40fa4c:	ldr	x0, [sp, #40]
  40fa50:	add	x2, x0, #0x10
  40fa54:	ldr	w0, [sp, #60]
  40fa58:	lsl	x1, x0, #3
  40fa5c:	adrp	x0, 42f000 <stdin@@GLIBC_2.17+0x1bf8>
  40fa60:	add	x0, x0, #0xea8
  40fa64:	add	x0, x1, x0
  40fa68:	mov	x1, x0
  40fa6c:	mov	x0, x2
  40fa70:	bl	40f6b0 <ferror@plt+0xd140>
  40fa74:	b	40fa7c <ferror@plt+0xd50c>
  40fa78:	nop
  40fa7c:	ldp	x29, x30, [sp], #64
  40fa80:	ret
  40fa84:	stp	x29, x30, [sp, #-80]!
  40fa88:	mov	x29, sp
  40fa8c:	str	x0, [sp, #40]
  40fa90:	str	x1, [sp, #32]
  40fa94:	str	x2, [sp, #24]
  40fa98:	ldr	x0, [sp, #24]
  40fa9c:	ldr	x0, [x0, #416]
  40faa0:	str	x0, [sp, #56]
  40faa4:	ldr	x0, [sp, #56]
  40faa8:	cmp	x0, #0x0
  40faac:	b.eq	40fb74 <ferror@plt+0xd604>  // b.none
  40fab0:	ldr	x0, [sp, #56]
  40fab4:	ldrh	w0, [x0]
  40fab8:	sub	w0, w0, #0x4
  40fabc:	str	w0, [sp, #68]
  40fac0:	ldr	x0, [sp, #56]
  40fac4:	add	x0, x0, #0x4
  40fac8:	str	x0, [sp, #72]
  40facc:	b	40fb3c <ferror@plt+0xd5cc>
  40fad0:	ldr	x0, [sp, #72]
  40fad4:	ldrh	w0, [x0, #2]
  40fad8:	cmp	w0, #0x35
  40fadc:	b.ne	40fafc <ferror@plt+0xd58c>  // b.any
  40fae0:	ldr	x0, [sp, #72]
  40fae4:	bl	40f538 <ferror@plt+0xcfc8>
  40fae8:	ldr	x2, [sp, #40]
  40faec:	mov	x1, x0
  40faf0:	ldr	x0, [sp, #32]
  40faf4:	bl	40f870 <ferror@plt+0xd300>
  40faf8:	b	40fb00 <ferror@plt+0xd590>
  40fafc:	nop
  40fb00:	ldr	w1, [sp, #68]
  40fb04:	ldr	x0, [sp, #72]
  40fb08:	ldrh	w0, [x0]
  40fb0c:	add	w0, w0, #0x3
  40fb10:	and	w0, w0, #0xfffffffc
  40fb14:	sub	w0, w1, w0
  40fb18:	str	w0, [sp, #68]
  40fb1c:	ldr	x0, [sp, #72]
  40fb20:	ldrh	w0, [x0]
  40fb24:	add	w0, w0, #0x3
  40fb28:	mov	w0, w0
  40fb2c:	and	x0, x0, #0xfffffffc
  40fb30:	ldr	x1, [sp, #72]
  40fb34:	add	x0, x1, x0
  40fb38:	str	x0, [sp, #72]
  40fb3c:	ldr	w0, [sp, #68]
  40fb40:	cmp	w0, #0x3
  40fb44:	b.le	40fb78 <ferror@plt+0xd608>
  40fb48:	ldr	x0, [sp, #72]
  40fb4c:	ldrh	w0, [x0]
  40fb50:	cmp	w0, #0x3
  40fb54:	b.ls	40fb78 <ferror@plt+0xd608>  // b.plast
  40fb58:	ldr	x0, [sp, #72]
  40fb5c:	ldrh	w0, [x0]
  40fb60:	mov	w1, w0
  40fb64:	ldr	w0, [sp, #68]
  40fb68:	cmp	w0, w1
  40fb6c:	b.ge	40fad0 <ferror@plt+0xd560>  // b.tcont
  40fb70:	b	40fb78 <ferror@plt+0xd608>
  40fb74:	nop
  40fb78:	ldp	x29, x30, [sp], #80
  40fb7c:	ret
  40fb80:	stp	x29, x30, [sp, #-80]!
  40fb84:	mov	x29, sp
  40fb88:	str	x0, [sp, #24]
  40fb8c:	ldr	x0, [sp, #24]
  40fb90:	ldr	x0, [x0, #48]
  40fb94:	str	x0, [sp, #56]
  40fb98:	ldr	x0, [sp, #56]
  40fb9c:	sub	x0, x0, #0x30
  40fba0:	str	x0, [sp, #72]
  40fba4:	ldr	x0, [sp, #72]
  40fba8:	ldr	x0, [x0, #48]
  40fbac:	str	x0, [sp, #48]
  40fbb0:	ldr	x0, [sp, #48]
  40fbb4:	sub	x0, x0, #0x30
  40fbb8:	str	x0, [sp, #64]
  40fbbc:	b	40fbec <ferror@plt+0xd67c>
  40fbc0:	mov	w1, #0x0                   	// #0
  40fbc4:	ldr	x0, [sp, #72]
  40fbc8:	bl	40f9a0 <ferror@plt+0xd430>
  40fbcc:	ldr	x0, [sp, #64]
  40fbd0:	str	x0, [sp, #72]
  40fbd4:	ldr	x0, [sp, #64]
  40fbd8:	ldr	x0, [x0, #48]
  40fbdc:	str	x0, [sp, #40]
  40fbe0:	ldr	x0, [sp, #40]
  40fbe4:	sub	x0, x0, #0x30
  40fbe8:	str	x0, [sp, #64]
  40fbec:	ldr	x1, [sp, #72]
  40fbf0:	ldr	x0, [sp, #24]
  40fbf4:	cmp	x1, x0
  40fbf8:	b.ne	40fbc0 <ferror@plt+0xd650>  // b.any
  40fbfc:	nop
  40fc00:	nop
  40fc04:	ldp	x29, x30, [sp], #80
  40fc08:	ret
  40fc0c:	stp	x29, x30, [sp, #-112]!
  40fc10:	mov	x29, sp
  40fc14:	str	x0, [sp, #40]
  40fc18:	str	x1, [sp, #32]
  40fc1c:	str	x2, [sp, #24]
  40fc20:	ldr	x0, [sp, #24]
  40fc24:	ldr	x0, [x0, #416]
  40fc28:	str	x0, [sp, #80]
  40fc2c:	ldr	x0, [sp, #80]
  40fc30:	cmp	x0, #0x0
  40fc34:	b.ne	40fc44 <ferror@plt+0xd6d4>  // b.any
  40fc38:	ldr	x0, [sp, #40]
  40fc3c:	bl	40fb80 <ferror@plt+0xd610>
  40fc40:	b	40fd94 <ferror@plt+0xd824>
  40fc44:	ldr	x0, [sp, #40]
  40fc48:	ldr	x0, [x0, #48]
  40fc4c:	str	x0, [sp, #72]
  40fc50:	ldr	x0, [sp, #72]
  40fc54:	sub	x0, x0, #0x30
  40fc58:	str	x0, [sp, #96]
  40fc5c:	ldr	x0, [sp, #80]
  40fc60:	ldrh	w0, [x0]
  40fc64:	sub	w0, w0, #0x4
  40fc68:	str	w0, [sp, #92]
  40fc6c:	ldr	x0, [sp, #80]
  40fc70:	add	x0, x0, #0x4
  40fc74:	str	x0, [sp, #104]
  40fc78:	b	40fd1c <ferror@plt+0xd7ac>
  40fc7c:	ldr	x0, [sp, #104]
  40fc80:	ldrh	w0, [x0, #2]
  40fc84:	cmp	w0, #0x35
  40fc88:	b.ne	40fcdc <ferror@plt+0xd76c>  // b.any
  40fc8c:	ldr	x0, [sp, #96]
  40fc90:	cmp	x0, #0x0
  40fc94:	b.eq	40fd70 <ferror@plt+0xd800>  // b.none
  40fc98:	ldr	x0, [sp, #104]
  40fc9c:	bl	40f538 <ferror@plt+0xcfc8>
  40fca0:	mov	x2, x0
  40fca4:	ldr	x0, [sp, #96]
  40fca8:	add	x0, x0, #0x40
  40fcac:	mov	x1, x0
  40fcb0:	mov	x0, x2
  40fcb4:	bl	4022b0 <strcmp@plt>
  40fcb8:	cmp	w0, #0x0
  40fcbc:	b.ne	40fd70 <ferror@plt+0xd800>  // b.any
  40fcc0:	ldr	x0, [sp, #96]
  40fcc4:	ldr	x0, [x0, #48]
  40fcc8:	str	x0, [sp, #64]
  40fccc:	ldr	x0, [sp, #64]
  40fcd0:	sub	x0, x0, #0x30
  40fcd4:	str	x0, [sp, #96]
  40fcd8:	b	40fce0 <ferror@plt+0xd770>
  40fcdc:	nop
  40fce0:	ldr	w1, [sp, #92]
  40fce4:	ldr	x0, [sp, #104]
  40fce8:	ldrh	w0, [x0]
  40fcec:	add	w0, w0, #0x3
  40fcf0:	and	w0, w0, #0xfffffffc
  40fcf4:	sub	w0, w1, w0
  40fcf8:	str	w0, [sp, #92]
  40fcfc:	ldr	x0, [sp, #104]
  40fd00:	ldrh	w0, [x0]
  40fd04:	add	w0, w0, #0x3
  40fd08:	mov	w0, w0
  40fd0c:	and	x0, x0, #0xfffffffc
  40fd10:	ldr	x1, [sp, #104]
  40fd14:	add	x0, x1, x0
  40fd18:	str	x0, [sp, #104]
  40fd1c:	ldr	w0, [sp, #92]
  40fd20:	cmp	w0, #0x3
  40fd24:	b.le	40fd50 <ferror@plt+0xd7e0>
  40fd28:	ldr	x0, [sp, #104]
  40fd2c:	ldrh	w0, [x0]
  40fd30:	cmp	w0, #0x3
  40fd34:	b.ls	40fd50 <ferror@plt+0xd7e0>  // b.plast
  40fd38:	ldr	x0, [sp, #104]
  40fd3c:	ldrh	w0, [x0]
  40fd40:	mov	w1, w0
  40fd44:	ldr	w0, [sp, #92]
  40fd48:	cmp	w0, w1
  40fd4c:	b.ge	40fc7c <ferror@plt+0xd70c>  // b.tcont
  40fd50:	ldr	x0, [sp, #96]
  40fd54:	ldr	x0, [x0, #48]
  40fd58:	str	x0, [sp, #56]
  40fd5c:	ldr	x0, [sp, #56]
  40fd60:	sub	x0, x0, #0x30
  40fd64:	cmp	x0, #0x0
  40fd68:	b.eq	40fd90 <ferror@plt+0xd820>  // b.none
  40fd6c:	b	40fd74 <ferror@plt+0xd804>
  40fd70:	nop
  40fd74:	ldr	x0, [sp, #40]
  40fd78:	bl	40fb80 <ferror@plt+0xd610>
  40fd7c:	ldr	x2, [sp, #24]
  40fd80:	ldr	x1, [sp, #32]
  40fd84:	ldr	x0, [sp, #40]
  40fd88:	bl	40fa84 <ferror@plt+0xd514>
  40fd8c:	b	40fd94 <ferror@plt+0xd824>
  40fd90:	nop
  40fd94:	ldp	x29, x30, [sp], #112
  40fd98:	ret
  40fd9c:	stp	x29, x30, [sp, #-48]!
  40fda0:	mov	x29, sp
  40fda4:	str	x0, [sp, #24]
  40fda8:	str	x1, [sp, #16]
  40fdac:	ldr	x0, [sp, #16]
  40fdb0:	add	x0, x0, #0x18
  40fdb4:	ldr	x0, [x0]
  40fdb8:	cmp	x0, #0x0
  40fdbc:	b.eq	40fe04 <ferror@plt+0xd894>  // b.none
  40fdc0:	ldr	x0, [sp, #16]
  40fdc4:	add	x0, x0, #0x18
  40fdc8:	ldr	x0, [x0]
  40fdcc:	bl	40f538 <ferror@plt+0xcfc8>
  40fdd0:	mov	x2, #0x0                   	// #0
  40fdd4:	mov	x1, x0
  40fdd8:	ldr	x0, [sp, #24]
  40fddc:	bl	40f870 <ferror@plt+0xd300>
  40fde0:	str	x0, [sp, #40]
  40fde4:	ldr	x0, [sp, #40]
  40fde8:	cmp	x0, #0x0
  40fdec:	b.eq	40fe0c <ferror@plt+0xd89c>  // b.none
  40fdf0:	ldr	x2, [sp, #16]
  40fdf4:	ldr	x1, [sp, #24]
  40fdf8:	ldr	x0, [sp, #40]
  40fdfc:	bl	40fa84 <ferror@plt+0xd514>
  40fe00:	b	40fe10 <ferror@plt+0xd8a0>
  40fe04:	nop
  40fe08:	b	40fe10 <ferror@plt+0xd8a0>
  40fe0c:	nop
  40fe10:	ldp	x29, x30, [sp], #48
  40fe14:	ret
  40fe18:	stp	x29, x30, [sp, #-32]!
  40fe1c:	mov	x29, sp
  40fe20:	str	x0, [sp, #24]
  40fe24:	ldr	x0, [sp, #24]
  40fe28:	bl	40fb80 <ferror@plt+0xd610>
  40fe2c:	mov	w1, #0x1                   	// #1
  40fe30:	ldr	x0, [sp, #24]
  40fe34:	bl	40f9a0 <ferror@plt+0xd430>
  40fe38:	nop
  40fe3c:	ldp	x29, x30, [sp], #32
  40fe40:	ret
  40fe44:	stp	x29, x30, [sp, #-48]!
  40fe48:	mov	x29, sp
  40fe4c:	str	x0, [sp, #40]
  40fe50:	str	x1, [sp, #32]
  40fe54:	str	x2, [sp, #24]
  40fe58:	ldr	x0, [sp, #24]
  40fe5c:	add	x0, x0, #0x18
  40fe60:	ldr	x0, [x0]
  40fe64:	cmp	x0, #0x0
  40fe68:	b.eq	40fe8c <ferror@plt+0xd91c>  // b.none
  40fe6c:	ldr	x0, [sp, #24]
  40fe70:	add	x0, x0, #0x18
  40fe74:	ldr	x0, [x0]
  40fe78:	bl	40f538 <ferror@plt+0xcfc8>
  40fe7c:	mov	x2, x0
  40fe80:	ldr	x1, [sp, #32]
  40fe84:	ldr	x0, [sp, #40]
  40fe88:	bl	40f9f4 <ferror@plt+0xd484>
  40fe8c:	ldr	x2, [sp, #24]
  40fe90:	ldr	x1, [sp, #32]
  40fe94:	ldr	x0, [sp, #40]
  40fe98:	bl	40fc0c <ferror@plt+0xd69c>
  40fe9c:	nop
  40fea0:	ldp	x29, x30, [sp], #48
  40fea4:	ret
  40fea8:	stp	x29, x30, [sp, #-480]!
  40feac:	mov	x29, sp
  40feb0:	str	x0, [sp, #24]
  40feb4:	str	x1, [sp, #16]
  40feb8:	ldr	x0, [sp, #24]
  40febc:	add	x0, x0, #0x10
  40fec0:	str	x0, [sp, #472]
  40fec4:	ldr	x0, [sp, #24]
  40fec8:	ldrh	w0, [x0, #4]
  40fecc:	cmp	w0, #0x10
  40fed0:	b.eq	40feec <ferror@plt+0xd97c>  // b.none
  40fed4:	ldr	x0, [sp, #24]
  40fed8:	ldrh	w0, [x0, #4]
  40fedc:	cmp	w0, #0x11
  40fee0:	b.eq	40feec <ferror@plt+0xd97c>  // b.none
  40fee4:	mov	w0, #0x0                   	// #0
  40fee8:	b	40ffa8 <ferror@plt+0xda38>
  40feec:	ldr	x0, [sp, #24]
  40fef0:	ldr	w0, [x0]
  40fef4:	cmp	w0, #0x1f
  40fef8:	b.hi	40ff04 <ferror@plt+0xd994>  // b.pmore
  40fefc:	mov	w0, #0xffffffff            	// #-1
  40ff00:	b	40ffa8 <ferror@plt+0xda38>
  40ff04:	ldr	x0, [sp, #472]
  40ff08:	ldr	w0, [x0, #4]
  40ff0c:	bl	40f710 <ferror@plt+0xd1a0>
  40ff10:	str	x0, [sp, #464]
  40ff14:	ldr	x0, [sp, #24]
  40ff18:	ldrh	w0, [x0, #4]
  40ff1c:	cmp	w0, #0x11
  40ff20:	b.ne	40ff40 <ferror@plt+0xd9d0>  // b.any
  40ff24:	ldr	x0, [sp, #464]
  40ff28:	cmp	x0, #0x0
  40ff2c:	b.eq	40ff38 <ferror@plt+0xd9c8>  // b.none
  40ff30:	ldr	x0, [sp, #464]
  40ff34:	bl	40fe18 <ferror@plt+0xd8a8>
  40ff38:	mov	w0, #0x0                   	// #0
  40ff3c:	b	40ffa8 <ferror@plt+0xda38>
  40ff40:	ldr	x0, [sp, #472]
  40ff44:	add	x1, x0, #0x10
  40ff48:	ldr	x0, [sp, #24]
  40ff4c:	ldr	w0, [x0]
  40ff50:	sub	w0, w0, #0x20
  40ff54:	mov	w2, w0
  40ff58:	add	x0, sp, #0x20
  40ff5c:	mov	w4, #0xffff8000            	// #-32768
  40ff60:	mov	w3, w2
  40ff64:	mov	x2, x1
  40ff68:	mov	w1, #0x35                  	// #53
  40ff6c:	bl	416500 <ferror@plt+0x13f90>
  40ff70:	ldr	x0, [sp, #464]
  40ff74:	cmp	x0, #0x0
  40ff78:	b.eq	40ff94 <ferror@plt+0xda24>  // b.none
  40ff7c:	add	x0, sp, #0x20
  40ff80:	mov	x2, x0
  40ff84:	ldr	x1, [sp, #472]
  40ff88:	ldr	x0, [sp, #464]
  40ff8c:	bl	40fe44 <ferror@plt+0xd8d4>
  40ff90:	b	40ffa4 <ferror@plt+0xda34>
  40ff94:	add	x0, sp, #0x20
  40ff98:	mov	x1, x0
  40ff9c:	ldr	x0, [sp, #472]
  40ffa0:	bl	40fd9c <ferror@plt+0xd82c>
  40ffa4:	mov	w0, #0x0                   	// #0
  40ffa8:	ldp	x29, x30, [sp], #480
  40ffac:	ret
  40ffb0:	stp	x29, x30, [sp, #-32]!
  40ffb4:	mov	x29, sp
  40ffb8:	str	w0, [sp, #28]
  40ffbc:	ldr	w3, [sp, #28]
  40ffc0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  40ffc4:	add	x2, x0, #0xa78
  40ffc8:	mov	x1, #0x10                  	// #16
  40ffcc:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  40ffd0:	add	x0, x0, #0xea8
  40ffd4:	bl	4020a0 <snprintf@plt>
  40ffd8:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  40ffdc:	add	x0, x0, #0xea8
  40ffe0:	ldp	x29, x30, [sp], #32
  40ffe4:	ret
  40ffe8:	stp	x29, x30, [sp, #-48]!
  40ffec:	mov	x29, sp
  40fff0:	str	x0, [sp, #24]
  40fff4:	add	x0, sp, #0x2c
  40fff8:	mov	x2, x0
  40fffc:	adrp	x0, 418000 <ferror@plt+0x15a90>
  410000:	add	x1, x0, #0xa78
  410004:	ldr	x0, [sp, #24]
  410008:	bl	402490 <__isoc99_sscanf@plt>
  41000c:	cmp	w0, #0x1
  410010:	b.eq	41001c <ferror@plt+0xdaac>  // b.none
  410014:	mov	w0, #0x0                   	// #0
  410018:	b	410020 <ferror@plt+0xdab0>
  41001c:	ldr	w0, [sp, #44]
  410020:	ldp	x29, x30, [sp], #48
  410024:	ret
  410028:	sub	sp, sp, #0x4a0
  41002c:	stp	x29, x30, [sp]
  410030:	mov	x29, sp
  410034:	str	x19, [sp, #16]
  410038:	str	x0, [sp, #40]
  41003c:	str	w1, [sp, #36]
  410040:	add	x0, sp, #0x70
  410044:	mov	x1, #0x420                 	// #1056
  410048:	mov	x2, x1
  41004c:	mov	w1, #0x0                   	// #0
  410050:	bl	402180 <memset@plt>
  410054:	mov	w0, #0x20                  	// #32
  410058:	str	w0, [sp, #112]
  41005c:	mov	w0, #0x12                  	// #18
  410060:	strh	w0, [sp, #116]
  410064:	mov	w0, #0x1                   	// #1
  410068:	strh	w0, [sp, #118]
  41006c:	ldr	w0, [sp, #36]
  410070:	str	w0, [sp, #132]
  410074:	mov	w0, #0x9                   	// #9
  410078:	str	w0, [sp, #1176]
  41007c:	stp	xzr, xzr, [sp, #56]
  410080:	stp	xzr, xzr, [sp, #72]
  410084:	stp	xzr, xzr, [sp, #88]
  410088:	str	xzr, [sp, #104]
  41008c:	str	wzr, [sp, #1180]
  410090:	add	x0, sp, #0x38
  410094:	mov	w1, #0x0                   	// #0
  410098:	bl	41379c <ferror@plt+0x1122c>
  41009c:	cmp	w0, #0x0
  4100a0:	b.ge	4100ac <ferror@plt+0xdb3c>  // b.tcont
  4100a4:	mov	w0, #0x0                   	// #0
  4100a8:	b	410178 <ferror@plt+0xdc08>
  4100ac:	add	x0, sp, #0x70
  4100b0:	ldr	w3, [sp, #1176]
  4100b4:	mov	w2, #0x1d                  	// #29
  4100b8:	mov	w1, #0x420                 	// #1056
  4100bc:	bl	415cbc <ferror@plt+0x1374c>
  4100c0:	ldr	x0, [sp, #40]
  4100c4:	cmp	x0, #0x0
  4100c8:	b.eq	410110 <ferror@plt+0xdba0>  // b.none
  4100cc:	ldr	x0, [sp, #40]
  4100d0:	bl	40d26c <ferror@plt+0xacfc>
  4100d4:	cmp	w0, #0x0
  4100d8:	b.ne	4100e4 <ferror@plt+0xdb74>  // b.any
  4100dc:	mov	w19, #0x3                   	// #3
  4100e0:	b	4100e8 <ferror@plt+0xdb78>
  4100e4:	mov	w19, #0x35                  	// #53
  4100e8:	ldr	x0, [sp, #40]
  4100ec:	bl	401f60 <strlen@plt>
  4100f0:	add	w0, w0, #0x1
  4100f4:	mov	w1, w0
  4100f8:	add	x0, sp, #0x70
  4100fc:	mov	w4, w1
  410100:	ldr	x3, [sp, #40]
  410104:	mov	w2, w19
  410108:	mov	w1, #0x420                 	// #1056
  41010c:	bl	415d78 <ferror@plt+0x13808>
  410110:	add	x2, sp, #0x30
  410114:	add	x1, sp, #0x70
  410118:	add	x0, sp, #0x38
  41011c:	bl	4154b8 <ferror@plt+0x12f48>
  410120:	cmp	w0, #0x0
  410124:	b.lt	410168 <ferror@plt+0xdbf8>  // b.tstop
  410128:	ldr	x0, [sp, #48]
  41012c:	mov	x1, #0x0                   	// #0
  410130:	bl	40fea8 <ferror@plt+0xd938>
  410134:	str	w0, [sp, #1180]
  410138:	ldr	w0, [sp, #1180]
  41013c:	cmp	w0, #0x0
  410140:	b.ne	41015c <ferror@plt+0xdbec>  // b.any
  410144:	ldr	x0, [sp, #48]
  410148:	add	x0, x0, #0x10
  41014c:	str	x0, [sp, #1168]
  410150:	ldr	x0, [sp, #1168]
  410154:	ldr	w0, [x0, #4]
  410158:	str	w0, [sp, #1180]
  41015c:	ldr	x0, [sp, #48]
  410160:	bl	402330 <free@plt>
  410164:	b	41016c <ferror@plt+0xdbfc>
  410168:	nop
  41016c:	add	x0, sp, #0x38
  410170:	bl	4134f4 <ferror@plt+0x10f84>
  410174:	ldr	w0, [sp, #1180]
  410178:	ldr	x19, [sp, #16]
  41017c:	ldp	x29, x30, [sp]
  410180:	add	sp, sp, #0x4a0
  410184:	ret
  410188:	stp	x29, x30, [sp, #-48]!
  41018c:	mov	x29, sp
  410190:	str	w0, [sp, #28]
  410194:	ldr	w0, [sp, #28]
  410198:	cmp	w0, #0x0
  41019c:	b.ne	4101ac <ferror@plt+0xdc3c>  // b.any
  4101a0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4101a4:	add	x0, x0, #0xa80
  4101a8:	b	410250 <ferror@plt+0xdce0>
  4101ac:	ldr	w0, [sp, #28]
  4101b0:	bl	40f710 <ferror@plt+0xd1a0>
  4101b4:	str	x0, [sp, #40]
  4101b8:	ldr	x0, [sp, #40]
  4101bc:	cmp	x0, #0x0
  4101c0:	b.eq	4101d0 <ferror@plt+0xdc60>  // b.none
  4101c4:	ldr	x0, [sp, #40]
  4101c8:	add	x0, x0, #0x40
  4101cc:	b	410250 <ferror@plt+0xdce0>
  4101d0:	ldr	w0, [sp, #28]
  4101d4:	mov	w1, w0
  4101d8:	mov	x0, #0x0                   	// #0
  4101dc:	bl	410028 <ferror@plt+0xdab8>
  4101e0:	mov	w1, w0
  4101e4:	ldr	w0, [sp, #28]
  4101e8:	cmp	w0, w1
  4101ec:	b.ne	410214 <ferror@plt+0xdca4>  // b.any
  4101f0:	ldr	w0, [sp, #28]
  4101f4:	bl	40f710 <ferror@plt+0xd1a0>
  4101f8:	str	x0, [sp, #40]
  4101fc:	ldr	x0, [sp, #40]
  410200:	cmp	x0, #0x0
  410204:	b.eq	410214 <ferror@plt+0xdca4>  // b.none
  410208:	ldr	x0, [sp, #40]
  41020c:	add	x0, x0, #0x40
  410210:	b	410250 <ferror@plt+0xdce0>
  410214:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  410218:	add	x1, x0, #0xeb8
  41021c:	ldr	w0, [sp, #28]
  410220:	bl	402170 <if_indextoname@plt>
  410224:	cmp	x0, #0x0
  410228:	b.ne	410248 <ferror@plt+0xdcd8>  // b.any
  41022c:	ldr	w3, [sp, #28]
  410230:	adrp	x0, 418000 <ferror@plt+0x15a90>
  410234:	add	x2, x0, #0xa78
  410238:	mov	x1, #0x10                  	// #16
  41023c:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  410240:	add	x0, x0, #0xeb8
  410244:	bl	4020a0 <snprintf@plt>
  410248:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  41024c:	add	x0, x0, #0xeb8
  410250:	ldp	x29, x30, [sp], #48
  410254:	ret
  410258:	stp	x29, x30, [sp, #-48]!
  41025c:	mov	x29, sp
  410260:	str	w0, [sp, #28]
  410264:	ldr	w0, [sp, #28]
  410268:	cmp	w0, #0x0
  41026c:	b.ne	410278 <ferror@plt+0xdd08>  // b.any
  410270:	mov	w0, #0xffffffff            	// #-1
  410274:	b	4102a0 <ferror@plt+0xdd30>
  410278:	ldr	w0, [sp, #28]
  41027c:	bl	40f710 <ferror@plt+0xd1a0>
  410280:	str	x0, [sp, #40]
  410284:	ldr	x0, [sp, #40]
  410288:	cmp	x0, #0x0
  41028c:	b.eq	41029c <ferror@plt+0xdd2c>  // b.none
  410290:	ldr	x0, [sp, #40]
  410294:	ldrh	w0, [x0, #40]
  410298:	b	4102a0 <ferror@plt+0xdd30>
  41029c:	mov	w0, #0xffffffff            	// #-1
  4102a0:	ldp	x29, x30, [sp], #48
  4102a4:	ret
  4102a8:	stp	x29, x30, [sp, #-48]!
  4102ac:	mov	x29, sp
  4102b0:	str	w0, [sp, #28]
  4102b4:	ldr	w0, [sp, #28]
  4102b8:	cmp	w0, #0x0
  4102bc:	b.ne	4102c8 <ferror@plt+0xdd58>  // b.any
  4102c0:	mov	w0, #0x0                   	// #0
  4102c4:	b	4102f0 <ferror@plt+0xdd80>
  4102c8:	ldr	w0, [sp, #28]
  4102cc:	bl	40f710 <ferror@plt+0xd1a0>
  4102d0:	str	x0, [sp, #40]
  4102d4:	ldr	x0, [sp, #40]
  4102d8:	cmp	x0, #0x0
  4102dc:	b.eq	4102ec <ferror@plt+0xdd7c>  // b.none
  4102e0:	ldr	x0, [sp, #40]
  4102e4:	ldr	w0, [x0, #32]
  4102e8:	b	4102f0 <ferror@plt+0xdd80>
  4102ec:	mov	w0, #0xffffffff            	// #-1
  4102f0:	ldp	x29, x30, [sp], #48
  4102f4:	ret
  4102f8:	stp	x29, x30, [sp, #-48]!
  4102fc:	mov	x29, sp
  410300:	str	x0, [sp, #24]
  410304:	ldr	x0, [sp, #24]
  410308:	cmp	x0, #0x0
  41030c:	b.ne	410318 <ferror@plt+0xdda8>  // b.any
  410310:	mov	w0, #0x0                   	// #0
  410314:	b	410380 <ferror@plt+0xde10>
  410318:	ldr	x0, [sp, #24]
  41031c:	bl	40f7e4 <ferror@plt+0xd274>
  410320:	str	x0, [sp, #32]
  410324:	ldr	x0, [sp, #32]
  410328:	cmp	x0, #0x0
  41032c:	b.eq	41033c <ferror@plt+0xddcc>  // b.none
  410330:	ldr	x0, [sp, #32]
  410334:	ldr	w0, [x0, #36]
  410338:	b	410380 <ferror@plt+0xde10>
  41033c:	mov	w1, #0x0                   	// #0
  410340:	ldr	x0, [sp, #24]
  410344:	bl	410028 <ferror@plt+0xdab8>
  410348:	str	w0, [sp, #44]
  41034c:	ldr	w0, [sp, #44]
  410350:	cmp	w0, #0x0
  410354:	b.ne	410364 <ferror@plt+0xddf4>  // b.any
  410358:	ldr	x0, [sp, #24]
  41035c:	bl	402460 <if_nametoindex@plt>
  410360:	str	w0, [sp, #44]
  410364:	ldr	w0, [sp, #44]
  410368:	cmp	w0, #0x0
  41036c:	b.ne	41037c <ferror@plt+0xde0c>  // b.any
  410370:	ldr	x0, [sp, #24]
  410374:	bl	40ffe8 <ferror@plt+0xda78>
  410378:	str	w0, [sp, #44]
  41037c:	ldr	w0, [sp, #44]
  410380:	ldp	x29, x30, [sp], #48
  410384:	ret
  410388:	stp	x29, x30, [sp, #-48]!
  41038c:	mov	x29, sp
  410390:	str	w0, [sp, #28]
  410394:	ldr	w0, [sp, #28]
  410398:	bl	40f710 <ferror@plt+0xd1a0>
  41039c:	str	x0, [sp, #40]
  4103a0:	ldr	x0, [sp, #40]
  4103a4:	cmp	x0, #0x0
  4103a8:	b.eq	4103cc <ferror@plt+0xde5c>  // b.none
  4103ac:	ldr	x0, [sp, #40]
  4103b0:	bl	40f660 <ferror@plt+0xd0f0>
  4103b4:	ldr	x0, [sp, #40]
  4103b8:	add	x0, x0, #0x10
  4103bc:	bl	40f660 <ferror@plt+0xd0f0>
  4103c0:	ldr	x0, [sp, #40]
  4103c4:	bl	402330 <free@plt>
  4103c8:	b	4103d0 <ferror@plt+0xde60>
  4103cc:	nop
  4103d0:	ldp	x29, x30, [sp], #48
  4103d4:	ret
  4103d8:	stp	x29, x30, [sp, #-32]!
  4103dc:	mov	x29, sp
  4103e0:	str	x0, [sp, #24]
  4103e4:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  4103e8:	add	x0, x0, #0xec8
  4103ec:	ldr	w0, [x0]
  4103f0:	cmp	w0, #0x0
  4103f4:	b.ne	410480 <ferror@plt+0xdf10>  // b.any
  4103f8:	mov	w1, #0x0                   	// #0
  4103fc:	ldr	x0, [sp, #24]
  410400:	bl	413f78 <ferror@plt+0x11a08>
  410404:	cmp	w0, #0x0
  410408:	b.ge	410420 <ferror@plt+0xdeb0>  // b.tcont
  41040c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  410410:	add	x0, x0, #0xa88
  410414:	bl	401f90 <perror@plt>
  410418:	mov	w0, #0x1                   	// #1
  41041c:	bl	401f70 <exit@plt>
  410420:	mov	w3, #0x0                   	// #0
  410424:	mov	x2, #0x0                   	// #0
  410428:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  41042c:	ldr	x1, [x0, #4008]
  410430:	ldr	x0, [sp, #24]
  410434:	bl	414e20 <ferror@plt+0x128b0>
  410438:	cmp	w0, #0x0
  41043c:	b.ge	41046c <ferror@plt+0xdefc>  // b.tcont
  410440:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  410444:	ldr	x0, [x0, #3992]
  410448:	ldr	x0, [x0]
  41044c:	mov	x3, x0
  410450:	mov	x2, #0x10                  	// #16
  410454:	mov	x1, #0x1                   	// #1
  410458:	adrp	x0, 418000 <ferror@plt+0x15a90>
  41045c:	add	x0, x0, #0xaa8
  410460:	bl	4023a0 <fwrite@plt>
  410464:	mov	w0, #0x1                   	// #1
  410468:	bl	401f70 <exit@plt>
  41046c:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  410470:	add	x0, x0, #0xec8
  410474:	mov	w1, #0x1                   	// #1
  410478:	str	w1, [x0]
  41047c:	b	410484 <ferror@plt+0xdf14>
  410480:	nop
  410484:	ldp	x29, x30, [sp], #32
  410488:	ret
  41048c:	stp	x29, x30, [sp, #-64]!
  410490:	mov	x29, sp
  410494:	str	x0, [sp, #40]
  410498:	str	w1, [sp, #36]
  41049c:	str	w2, [sp, #32]
  4104a0:	str	x3, [sp, #24]
  4104a4:	str	w4, [sp, #20]
  4104a8:	ldr	w0, [sp, #36]
  4104ac:	cmp	w0, #0x4
  4104b0:	b.ne	4104f4 <ferror@plt+0xdf84>  // b.any
  4104b4:	ldr	w0, [sp, #32]
  4104b8:	cmp	w0, #0x300
  4104bc:	b.eq	4104d8 <ferror@plt+0xdf68>  // b.none
  4104c0:	ldr	w0, [sp, #32]
  4104c4:	cmp	w0, #0x308
  4104c8:	b.eq	4104d8 <ferror@plt+0xdf68>  // b.none
  4104cc:	ldr	w0, [sp, #32]
  4104d0:	cmp	w0, #0x30a
  4104d4:	b.ne	4104f4 <ferror@plt+0xdf84>  // b.any
  4104d8:	ldr	w0, [sp, #20]
  4104dc:	mov	w3, w0
  4104e0:	ldr	x2, [sp, #24]
  4104e4:	ldr	x1, [sp, #40]
  4104e8:	mov	w0, #0x2                   	// #2
  4104ec:	bl	402560 <inet_ntop@plt>
  4104f0:	b	4105e8 <ferror@plt+0xe078>
  4104f4:	ldr	w0, [sp, #36]
  4104f8:	cmp	w0, #0x10
  4104fc:	b.ne	410534 <ferror@plt+0xdfc4>  // b.any
  410500:	ldr	w0, [sp, #32]
  410504:	cmp	w0, #0x301
  410508:	b.eq	410518 <ferror@plt+0xdfa8>  // b.none
  41050c:	ldr	w0, [sp, #32]
  410510:	cmp	w0, #0x337
  410514:	b.ne	410534 <ferror@plt+0xdfc4>  // b.any
  410518:	ldr	w0, [sp, #20]
  41051c:	mov	w3, w0
  410520:	ldr	x2, [sp, #24]
  410524:	ldr	x1, [sp, #40]
  410528:	mov	w0, #0xa                   	// #10
  41052c:	bl	402560 <inet_ntop@plt>
  410530:	b	4105e8 <ferror@plt+0xe078>
  410534:	ldrsw	x1, [sp, #20]
  410538:	ldr	x0, [sp, #40]
  41053c:	ldrb	w0, [x0]
  410540:	mov	w3, w0
  410544:	adrp	x0, 418000 <ferror@plt+0x15a90>
  410548:	add	x2, x0, #0xac0
  41054c:	ldr	x0, [sp, #24]
  410550:	bl	4020a0 <snprintf@plt>
  410554:	mov	w0, #0x1                   	// #1
  410558:	str	w0, [sp, #60]
  41055c:	mov	w0, #0x2                   	// #2
  410560:	str	w0, [sp, #56]
  410564:	b	4105c4 <ferror@plt+0xe054>
  410568:	ldrsw	x0, [sp, #56]
  41056c:	ldr	x1, [sp, #24]
  410570:	add	x4, x1, x0
  410574:	ldr	w1, [sp, #20]
  410578:	ldr	w0, [sp, #56]
  41057c:	sub	w0, w1, w0
  410580:	sxtw	x5, w0
  410584:	ldrsw	x0, [sp, #60]
  410588:	ldr	x1, [sp, #40]
  41058c:	add	x0, x1, x0
  410590:	ldrb	w0, [x0]
  410594:	mov	w3, w0
  410598:	adrp	x0, 418000 <ferror@plt+0x15a90>
  41059c:	add	x2, x0, #0xac8
  4105a0:	mov	x1, x5
  4105a4:	mov	x0, x4
  4105a8:	bl	4020a0 <snprintf@plt>
  4105ac:	ldr	w0, [sp, #60]
  4105b0:	add	w0, w0, #0x1
  4105b4:	str	w0, [sp, #60]
  4105b8:	ldr	w0, [sp, #56]
  4105bc:	add	w0, w0, #0x3
  4105c0:	str	w0, [sp, #56]
  4105c4:	ldr	w1, [sp, #60]
  4105c8:	ldr	w0, [sp, #36]
  4105cc:	cmp	w1, w0
  4105d0:	b.ge	4105e4 <ferror@plt+0xe074>  // b.tcont
  4105d4:	ldr	w1, [sp, #56]
  4105d8:	ldr	w0, [sp, #20]
  4105dc:	cmp	w1, w0
  4105e0:	b.lt	410568 <ferror@plt+0xdff8>  // b.tstop
  4105e4:	ldr	x0, [sp, #24]
  4105e8:	ldp	x29, x30, [sp], #64
  4105ec:	ret
  4105f0:	stp	x29, x30, [sp, #-336]!
  4105f4:	mov	x29, sp
  4105f8:	str	x0, [sp, #40]
  4105fc:	str	w1, [sp, #36]
  410600:	str	x2, [sp, #24]
  410604:	mov	w1, #0x2e                  	// #46
  410608:	ldr	x0, [sp, #24]
  41060c:	bl	402380 <strchr@plt>
  410610:	cmp	x0, #0x0
  410614:	b.eq	410680 <ferror@plt+0xe110>  // b.none
  410618:	add	x0, sp, #0x30
  41061c:	mov	w2, #0x2                   	// #2
  410620:	ldr	x1, [sp, #24]
  410624:	bl	40cad4 <ferror@plt+0xa564>
  410628:	cmp	w0, #0x0
  41062c:	b.eq	410658 <ferror@plt+0xe0e8>  // b.none
  410630:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  410634:	ldr	x0, [x0, #3992]
  410638:	ldr	x3, [x0]
  41063c:	ldr	x2, [sp, #24]
  410640:	adrp	x0, 418000 <ferror@plt+0x15a90>
  410644:	add	x1, x0, #0xad0
  410648:	mov	x0, x3
  41064c:	bl	402540 <fprintf@plt>
  410650:	mov	w0, #0xffffffff            	// #-1
  410654:	b	410798 <ferror@plt+0xe228>
  410658:	ldr	w0, [sp, #36]
  41065c:	cmp	w0, #0x3
  410660:	b.gt	41066c <ferror@plt+0xe0fc>
  410664:	mov	w0, #0xffffffff            	// #-1
  410668:	b	410798 <ferror@plt+0xe228>
  41066c:	ldr	w1, [sp, #56]
  410670:	ldr	x0, [sp, #40]
  410674:	str	w1, [x0]
  410678:	mov	w0, #0x4                   	// #4
  41067c:	b	410798 <ferror@plt+0xe228>
  410680:	str	wzr, [sp, #332]
  410684:	b	410778 <ferror@plt+0xe208>
  410688:	mov	w1, #0x3a                  	// #58
  41068c:	ldr	x0, [sp, #24]
  410690:	bl	402380 <strchr@plt>
  410694:	str	x0, [sp, #320]
  410698:	ldr	x0, [sp, #320]
  41069c:	cmp	x0, #0x0
  4106a0:	b.eq	4106b8 <ferror@plt+0xe148>  // b.none
  4106a4:	ldr	x0, [sp, #320]
  4106a8:	strb	wzr, [x0]
  4106ac:	ldr	x0, [sp, #320]
  4106b0:	add	x0, x0, #0x1
  4106b4:	str	x0, [sp, #320]
  4106b8:	add	x0, sp, #0x13c
  4106bc:	mov	x2, x0
  4106c0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4106c4:	add	x1, x0, #0xaf0
  4106c8:	ldr	x0, [sp, #24]
  4106cc:	bl	402490 <__isoc99_sscanf@plt>
  4106d0:	cmp	w0, #0x1
  4106d4:	b.eq	410700 <ferror@plt+0xe190>  // b.none
  4106d8:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  4106dc:	ldr	x0, [x0, #3992]
  4106e0:	ldr	x3, [x0]
  4106e4:	ldr	x2, [sp, #24]
  4106e8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4106ec:	add	x1, x0, #0xad0
  4106f0:	mov	x0, x3
  4106f4:	bl	402540 <fprintf@plt>
  4106f8:	mov	w0, #0xffffffff            	// #-1
  4106fc:	b	410798 <ferror@plt+0xe228>
  410700:	ldr	w0, [sp, #316]
  410704:	cmp	w0, #0x0
  410708:	b.lt	410718 <ferror@plt+0xe1a8>  // b.tstop
  41070c:	ldr	w0, [sp, #316]
  410710:	cmp	w0, #0xff
  410714:	b.le	410740 <ferror@plt+0xe1d0>
  410718:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  41071c:	ldr	x0, [x0, #3992]
  410720:	ldr	x3, [x0]
  410724:	ldr	x2, [sp, #24]
  410728:	adrp	x0, 418000 <ferror@plt+0x15a90>
  41072c:	add	x1, x0, #0xad0
  410730:	mov	x0, x3
  410734:	bl	402540 <fprintf@plt>
  410738:	mov	w0, #0xffffffff            	// #-1
  41073c:	b	410798 <ferror@plt+0xe228>
  410740:	ldr	w2, [sp, #316]
  410744:	ldrsw	x0, [sp, #332]
  410748:	ldr	x1, [sp, #40]
  41074c:	add	x0, x1, x0
  410750:	and	w1, w2, #0xff
  410754:	strb	w1, [x0]
  410758:	ldr	x0, [sp, #320]
  41075c:	cmp	x0, #0x0
  410760:	b.eq	41078c <ferror@plt+0xe21c>  // b.none
  410764:	ldr	x0, [sp, #320]
  410768:	str	x0, [sp, #24]
  41076c:	ldr	w0, [sp, #332]
  410770:	add	w0, w0, #0x1
  410774:	str	w0, [sp, #332]
  410778:	ldr	w1, [sp, #332]
  41077c:	ldr	w0, [sp, #36]
  410780:	cmp	w1, w0
  410784:	b.lt	410688 <ferror@plt+0xe118>  // b.tstop
  410788:	b	410790 <ferror@plt+0xe220>
  41078c:	nop
  410790:	ldr	w0, [sp, #332]
  410794:	add	w0, w0, #0x1
  410798:	ldp	x29, x30, [sp], #336
  41079c:	ret
  4107a0:	mov	x12, #0x2150                	// #8528
  4107a4:	sub	sp, sp, x12
  4107a8:	stp	x29, x30, [sp]
  4107ac:	mov	x29, sp
  4107b0:	str	x19, [sp, #16]
  4107b4:	str	x0, [sp, #40]
  4107b8:	ldr	x0, [sp, #40]
  4107bc:	bl	401f60 <strlen@plt>
  4107c0:	cmp	x0, #0xfe
  4107c4:	b.hi	410944 <ferror@plt+0xe3d4>  // b.pmore
  4107c8:	add	x5, sp, #0x2, lsl #12
  4107cc:	add	x5, x5, #0x30
  4107d0:	ldr	x4, [sp, #40]
  4107d4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4107d8:	add	x3, x0, #0xaf8
  4107dc:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4107e0:	add	x2, x0, #0xb08
  4107e4:	mov	x1, #0x10a                 	// #266
  4107e8:	mov	x0, x5
  4107ec:	bl	4020a0 <snprintf@plt>
  4107f0:	add	x0, sp, #0x2, lsl #12
  4107f4:	add	x0, x0, #0x30
  4107f8:	bl	402060 <opendir@plt>
  4107fc:	str	x0, [sp, #8520]
  410800:	ldr	x0, [sp, #8520]
  410804:	cmp	x0, #0x0
  410808:	b.eq	41094c <ferror@plt+0xe3dc>  // b.none
  41080c:	b	410920 <ferror@plt+0xe3b0>
  410810:	ldr	x0, [sp, #8512]
  410814:	add	x2, x0, #0x13
  410818:	adrp	x0, 418000 <ferror@plt+0x15a90>
  41081c:	add	x1, x0, #0xb10
  410820:	mov	x0, x2
  410824:	bl	4022b0 <strcmp@plt>
  410828:	cmp	w0, #0x0
  41082c:	b.ne	410834 <ferror@plt+0xe2c4>  // b.any
  410830:	b	410920 <ferror@plt+0xe3b0>
  410834:	ldr	x0, [sp, #8512]
  410838:	add	x2, x0, #0x13
  41083c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  410840:	add	x1, x0, #0xb18
  410844:	mov	x0, x2
  410848:	bl	4022b0 <strcmp@plt>
  41084c:	cmp	w0, #0x0
  410850:	b.ne	410858 <ferror@plt+0xe2e8>  // b.any
  410854:	b	410920 <ferror@plt+0xe3b0>
  410858:	ldr	x0, [sp, #8512]
  41085c:	add	x1, x0, #0x13
  410860:	add	x0, sp, #0x2, lsl #12
  410864:	add	x0, x0, #0x30
  410868:	add	x5, sp, #0x1, lsl #12
  41086c:	add	x5, x5, #0x30
  410870:	mov	x4, x1
  410874:	mov	x3, x0
  410878:	adrp	x0, 418000 <ferror@plt+0x15a90>
  41087c:	add	x2, x0, #0xb08
  410880:	mov	x1, #0x1000                	// #4096
  410884:	mov	x0, x5
  410888:	bl	4020a0 <snprintf@plt>
  41088c:	ldr	x0, [sp, #8512]
  410890:	add	x0, x0, #0x13
  410894:	add	x4, sp, #0x30
  410898:	mov	x3, x0
  41089c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4108a0:	add	x2, x0, #0xb20
  4108a4:	mov	x1, #0x1000                	// #4096
  4108a8:	mov	x0, x4
  4108ac:	bl	4020a0 <snprintf@plt>
  4108b0:	add	x1, sp, #0x30
  4108b4:	add	x5, sp, #0x1, lsl #12
  4108b8:	add	x5, x5, #0x30
  4108bc:	mov	x4, #0x0                   	// #0
  4108c0:	mov	x3, #0x1000                	// #4096
  4108c4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4108c8:	add	x2, x0, #0xb28
  4108cc:	mov	x0, x5
  4108d0:	bl	401f80 <mount@plt>
  4108d4:	cmp	w0, #0x0
  4108d8:	b.ge	410920 <ferror@plt+0xe3b0>  // b.tcont
  4108dc:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  4108e0:	ldr	x0, [x0, #3992]
  4108e4:	ldr	x19, [x0]
  4108e8:	bl	4024f0 <__errno_location@plt>
  4108ec:	ldr	w0, [x0]
  4108f0:	bl	402220 <strerror@plt>
  4108f4:	mov	x2, x0
  4108f8:	add	x1, sp, #0x30
  4108fc:	add	x0, sp, #0x1, lsl #12
  410900:	add	x0, x0, #0x30
  410904:	mov	x4, x2
  410908:	mov	x3, x1
  41090c:	mov	x2, x0
  410910:	adrp	x0, 418000 <ferror@plt+0x15a90>
  410914:	add	x1, x0, #0xb30
  410918:	mov	x0, x19
  41091c:	bl	402540 <fprintf@plt>
  410920:	ldr	x0, [sp, #8520]
  410924:	bl	402350 <readdir64@plt>
  410928:	str	x0, [sp, #8512]
  41092c:	ldr	x0, [sp, #8512]
  410930:	cmp	x0, #0x0
  410934:	b.ne	410810 <ferror@plt+0xe2a0>  // b.any
  410938:	ldr	x0, [sp, #8520]
  41093c:	bl	402210 <closedir@plt>
  410940:	b	410950 <ferror@plt+0xe3e0>
  410944:	nop
  410948:	b	410950 <ferror@plt+0xe3e0>
  41094c:	nop
  410950:	ldr	x19, [sp, #16]
  410954:	ldp	x29, x30, [sp]
  410958:	mov	x12, #0x2150                	// #8528
  41095c:	add	sp, sp, x12
  410960:	ret
  410964:	mov	x12, #0x10b0                	// #4272
  410968:	sub	sp, sp, x12
  41096c:	stp	x29, x30, [sp]
  410970:	mov	x29, sp
  410974:	str	x19, [sp, #16]
  410978:	str	x0, [sp, #40]
  41097c:	str	xzr, [sp, #4264]
  410980:	add	x5, sp, #0xa0
  410984:	ldr	x4, [sp, #40]
  410988:	adrp	x0, 418000 <ferror@plt+0x15a90>
  41098c:	add	x3, x0, #0xb50
  410990:	adrp	x0, 418000 <ferror@plt+0x15a90>
  410994:	add	x2, x0, #0xb08
  410998:	mov	x1, #0x1000                	// #4096
  41099c:	mov	x0, x5
  4109a0:	bl	4020a0 <snprintf@plt>
  4109a4:	add	x0, sp, #0xa0
  4109a8:	mov	w1, #0x80000               	// #524288
  4109ac:	bl	402430 <open64@plt>
  4109b0:	str	w0, [sp, #4260]
  4109b4:	ldr	w0, [sp, #4260]
  4109b8:	cmp	w0, #0x0
  4109bc:	b.ge	4109f8 <ferror@plt+0xe488>  // b.tcont
  4109c0:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  4109c4:	ldr	x0, [x0, #3992]
  4109c8:	ldr	x19, [x0]
  4109cc:	bl	4024f0 <__errno_location@plt>
  4109d0:	ldr	w0, [x0]
  4109d4:	bl	402220 <strerror@plt>
  4109d8:	mov	x3, x0
  4109dc:	ldr	x2, [sp, #40]
  4109e0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4109e4:	add	x1, x0, #0xb60
  4109e8:	mov	x0, x19
  4109ec:	bl	402540 <fprintf@plt>
  4109f0:	mov	w0, #0xffffffff            	// #-1
  4109f4:	b	410bb0 <ferror@plt+0xe640>
  4109f8:	mov	w1, #0x40000000            	// #1073741824
  4109fc:	ldr	w0, [sp, #4260]
  410a00:	bl	4023f0 <setns@plt>
  410a04:	cmp	w0, #0x0
  410a08:	b.ge	410a4c <ferror@plt+0xe4dc>  // b.tcont
  410a0c:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  410a10:	ldr	x0, [x0, #3992]
  410a14:	ldr	x19, [x0]
  410a18:	bl	4024f0 <__errno_location@plt>
  410a1c:	ldr	w0, [x0]
  410a20:	bl	402220 <strerror@plt>
  410a24:	mov	x3, x0
  410a28:	ldr	x2, [sp, #40]
  410a2c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  410a30:	add	x1, x0, #0xb88
  410a34:	mov	x0, x19
  410a38:	bl	402540 <fprintf@plt>
  410a3c:	ldr	w0, [sp, #4260]
  410a40:	bl	402230 <close@plt>
  410a44:	mov	w0, #0xffffffff            	// #-1
  410a48:	b	410bb0 <ferror@plt+0xe640>
  410a4c:	ldr	w0, [sp, #4260]
  410a50:	bl	402230 <close@plt>
  410a54:	mov	w0, #0x20000               	// #131072
  410a58:	bl	402090 <unshare@plt>
  410a5c:	cmp	w0, #0x0
  410a60:	b.ge	410a98 <ferror@plt+0xe528>  // b.tcont
  410a64:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  410a68:	ldr	x0, [x0, #3992]
  410a6c:	ldr	x19, [x0]
  410a70:	bl	4024f0 <__errno_location@plt>
  410a74:	ldr	w0, [x0]
  410a78:	bl	402220 <strerror@plt>
  410a7c:	mov	x2, x0
  410a80:	adrp	x0, 418000 <ferror@plt+0x15a90>
  410a84:	add	x1, x0, #0xbb8
  410a88:	mov	x0, x19
  410a8c:	bl	402540 <fprintf@plt>
  410a90:	mov	w0, #0xffffffff            	// #-1
  410a94:	b	410bb0 <ferror@plt+0xe640>
  410a98:	mov	x4, #0x0                   	// #0
  410a9c:	mov	x3, #0x4000                	// #16384
  410aa0:	movk	x3, #0x8, lsl #16
  410aa4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  410aa8:	add	x2, x0, #0xb28
  410aac:	adrp	x0, 418000 <ferror@plt+0x15a90>
  410ab0:	add	x1, x0, #0xbd0
  410ab4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  410ab8:	add	x0, x0, #0xbd8
  410abc:	bl	401f80 <mount@plt>
  410ac0:	cmp	w0, #0x0
  410ac4:	b.eq	410afc <ferror@plt+0xe58c>  // b.none
  410ac8:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  410acc:	ldr	x0, [x0, #3992]
  410ad0:	ldr	x19, [x0]
  410ad4:	bl	4024f0 <__errno_location@plt>
  410ad8:	ldr	w0, [x0]
  410adc:	bl	402220 <strerror@plt>
  410ae0:	mov	x2, x0
  410ae4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  410ae8:	add	x1, x0, #0xbe0
  410aec:	mov	x0, x19
  410af0:	bl	402540 <fprintf@plt>
  410af4:	mov	w0, #0xffffffff            	// #-1
  410af8:	b	410bb0 <ferror@plt+0xe640>
  410afc:	mov	w1, #0x2                   	// #2
  410b00:	adrp	x0, 418000 <ferror@plt+0x15a90>
  410b04:	add	x0, x0, #0xc08
  410b08:	bl	4020b0 <umount2@plt>
  410b0c:	cmp	w0, #0x0
  410b10:	b.ge	410b48 <ferror@plt+0xe5d8>  // b.tcont
  410b14:	add	x0, sp, #0x30
  410b18:	mov	x1, x0
  410b1c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  410b20:	add	x0, x0, #0xc08
  410b24:	bl	402320 <statvfs64@plt>
  410b28:	cmp	w0, #0x0
  410b2c:	b.ne	410b48 <ferror@plt+0xe5d8>  // b.any
  410b30:	ldr	x0, [sp, #120]
  410b34:	and	x0, x0, #0x1
  410b38:	cmp	x0, #0x0
  410b3c:	b.eq	410b48 <ferror@plt+0xe5d8>  // b.none
  410b40:	mov	x0, #0x1                   	// #1
  410b44:	str	x0, [sp, #4264]
  410b48:	mov	x4, #0x0                   	// #0
  410b4c:	ldr	x3, [sp, #4264]
  410b50:	adrp	x0, 418000 <ferror@plt+0x15a90>
  410b54:	add	x2, x0, #0xc10
  410b58:	adrp	x0, 418000 <ferror@plt+0x15a90>
  410b5c:	add	x1, x0, #0xc08
  410b60:	ldr	x0, [sp, #40]
  410b64:	bl	401f80 <mount@plt>
  410b68:	cmp	w0, #0x0
  410b6c:	b.ge	410ba4 <ferror@plt+0xe634>  // b.tcont
  410b70:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  410b74:	ldr	x0, [x0, #3992]
  410b78:	ldr	x19, [x0]
  410b7c:	bl	4024f0 <__errno_location@plt>
  410b80:	ldr	w0, [x0]
  410b84:	bl	402220 <strerror@plt>
  410b88:	mov	x2, x0
  410b8c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  410b90:	add	x1, x0, #0xc18
  410b94:	mov	x0, x19
  410b98:	bl	402540 <fprintf@plt>
  410b9c:	mov	w0, #0xffffffff            	// #-1
  410ba0:	b	410bb0 <ferror@plt+0xe640>
  410ba4:	ldr	x0, [sp, #40]
  410ba8:	bl	4107a0 <ferror@plt+0xe230>
  410bac:	mov	w0, #0x0                   	// #0
  410bb0:	ldr	x19, [sp, #16]
  410bb4:	ldp	x29, x30, [sp]
  410bb8:	mov	x12, #0x10b0                	// #4272
  410bbc:	add	sp, sp, x12
  410bc0:	ret
  410bc4:	mov	x12, #0x1030                	// #4144
  410bc8:	sub	sp, sp, x12
  410bcc:	stp	x29, x30, [sp]
  410bd0:	mov	x29, sp
  410bd4:	str	x0, [sp, #24]
  410bd8:	ldr	x0, [sp, #24]
  410bdc:	str	x0, [sp, #4136]
  410be0:	mov	w1, #0x2f                  	// #47
  410be4:	ldr	x0, [sp, #24]
  410be8:	bl	402380 <strchr@plt>
  410bec:	str	x0, [sp, #4128]
  410bf0:	ldr	x0, [sp, #4128]
  410bf4:	cmp	x0, #0x0
  410bf8:	b.ne	410c28 <ferror@plt+0xe6b8>  // b.any
  410bfc:	add	x5, sp, #0x20
  410c00:	ldr	x4, [sp, #24]
  410c04:	adrp	x0, 418000 <ferror@plt+0x15a90>
  410c08:	add	x3, x0, #0xb50
  410c0c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  410c10:	add	x2, x0, #0xb08
  410c14:	mov	x1, #0x1000                	// #4096
  410c18:	mov	x0, x5
  410c1c:	bl	4020a0 <snprintf@plt>
  410c20:	add	x0, sp, #0x20
  410c24:	str	x0, [sp, #4136]
  410c28:	mov	w1, #0x0                   	// #0
  410c2c:	ldr	x0, [sp, #4136]
  410c30:	bl	402430 <open64@plt>
  410c34:	ldp	x29, x30, [sp]
  410c38:	mov	x12, #0x1030                	// #4144
  410c3c:	add	sp, sp, x12
  410c40:	ret
  410c44:	stp	x29, x30, [sp, #-48]!
  410c48:	mov	x29, sp
  410c4c:	str	x0, [sp, #24]
  410c50:	str	x1, [sp, #16]
  410c54:	adrp	x0, 418000 <ferror@plt+0x15a90>
  410c58:	add	x0, x0, #0xb50
  410c5c:	bl	402060 <opendir@plt>
  410c60:	str	x0, [sp, #40]
  410c64:	ldr	x0, [sp, #40]
  410c68:	cmp	x0, #0x0
  410c6c:	b.ne	410cdc <ferror@plt+0xe76c>  // b.any
  410c70:	mov	w0, #0xffffffff            	// #-1
  410c74:	b	410d08 <ferror@plt+0xe798>
  410c78:	ldr	x0, [sp, #32]
  410c7c:	add	x2, x0, #0x13
  410c80:	adrp	x0, 418000 <ferror@plt+0x15a90>
  410c84:	add	x1, x0, #0xb10
  410c88:	mov	x0, x2
  410c8c:	bl	4022b0 <strcmp@plt>
  410c90:	cmp	w0, #0x0
  410c94:	b.ne	410c9c <ferror@plt+0xe72c>  // b.any
  410c98:	b	410cdc <ferror@plt+0xe76c>
  410c9c:	ldr	x0, [sp, #32]
  410ca0:	add	x2, x0, #0x13
  410ca4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  410ca8:	add	x1, x0, #0xb18
  410cac:	mov	x0, x2
  410cb0:	bl	4022b0 <strcmp@plt>
  410cb4:	cmp	w0, #0x0
  410cb8:	b.ne	410cc0 <ferror@plt+0xe750>  // b.any
  410cbc:	b	410cdc <ferror@plt+0xe76c>
  410cc0:	ldr	x0, [sp, #32]
  410cc4:	add	x0, x0, #0x13
  410cc8:	ldr	x2, [sp, #24]
  410ccc:	ldr	x1, [sp, #16]
  410cd0:	blr	x2
  410cd4:	cmp	w0, #0x0
  410cd8:	b.ne	410cf8 <ferror@plt+0xe788>  // b.any
  410cdc:	ldr	x0, [sp, #40]
  410ce0:	bl	402350 <readdir64@plt>
  410ce4:	str	x0, [sp, #32]
  410ce8:	ldr	x0, [sp, #32]
  410cec:	cmp	x0, #0x0
  410cf0:	b.ne	410c78 <ferror@plt+0xe708>  // b.any
  410cf4:	b	410cfc <ferror@plt+0xe78c>
  410cf8:	nop
  410cfc:	ldr	x0, [sp, #40]
  410d00:	bl	402210 <closedir@plt>
  410d04:	mov	w0, #0x0                   	// #0
  410d08:	ldp	x29, x30, [sp], #48
  410d0c:	ret
  410d10:	stp	x29, x30, [sp, #-48]!
  410d14:	mov	x29, sp
  410d18:	str	w0, [sp, #44]
  410d1c:	str	x1, [sp, #32]
  410d20:	str	x2, [sp, #24]
  410d24:	str	x3, [sp, #16]
  410d28:	ldr	x4, [sp, #16]
  410d2c:	ldr	x3, [sp, #24]
  410d30:	ldr	x2, [sp, #32]
  410d34:	mov	w1, #0x6                   	// #6
  410d38:	ldr	w0, [sp, #44]
  410d3c:	bl	411a58 <ferror@plt+0xf4e8>
  410d40:	nop
  410d44:	ldp	x29, x30, [sp], #48
  410d48:	ret
  410d4c:	stp	x29, x30, [sp, #-48]!
  410d50:	mov	x29, sp
  410d54:	str	w0, [sp, #44]
  410d58:	str	x1, [sp, #32]
  410d5c:	str	x2, [sp, #24]
  410d60:	str	w3, [sp, #40]
  410d64:	ldr	w4, [sp, #40]
  410d68:	ldr	x3, [sp, #24]
  410d6c:	ldr	x2, [sp, #32]
  410d70:	mov	w1, #0x6                   	// #6
  410d74:	ldr	w0, [sp, #44]
  410d78:	bl	411508 <ferror@plt+0xef98>
  410d7c:	nop
  410d80:	ldp	x29, x30, [sp], #48
  410d84:	ret
  410d88:	stp	x29, x30, [sp, #-32]!
  410d8c:	mov	x29, sp
  410d90:	str	w0, [sp, #28]
  410d94:	strb	w1, [sp, #27]
  410d98:	ldr	w0, [sp, #28]
  410d9c:	cmp	w0, #0x0
  410da0:	b.eq	410e30 <ferror@plt+0xe8c0>  // b.none
  410da4:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  410da8:	ldr	x0, [x0, #4016]
  410dac:	ldr	x0, [x0]
  410db0:	bl	412ac4 <ferror@plt+0x10554>
  410db4:	mov	x1, x0
  410db8:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  410dbc:	add	x0, x0, #0xed0
  410dc0:	str	x1, [x0]
  410dc4:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  410dc8:	add	x0, x0, #0xed0
  410dcc:	ldr	x0, [x0]
  410dd0:	cmp	x0, #0x0
  410dd4:	b.ne	410dec <ferror@plt+0xe87c>  // b.any
  410dd8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  410ddc:	add	x0, x0, #0xc38
  410de0:	bl	401f90 <perror@plt>
  410de4:	mov	w0, #0x1                   	// #1
  410de8:	bl	401f70 <exit@plt>
  410dec:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  410df0:	ldr	x0, [x0, #4056]
  410df4:	ldr	w0, [x0]
  410df8:	cmp	w0, #0x0
  410dfc:	b.eq	410e14 <ferror@plt+0xe8a4>  // b.none
  410e00:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  410e04:	add	x0, x0, #0xed0
  410e08:	ldr	x0, [x0]
  410e0c:	mov	w1, #0x1                   	// #1
  410e10:	bl	412b9c <ferror@plt+0x1062c>
  410e14:	ldrb	w0, [sp, #27]
  410e18:	cmp	w0, #0x0
  410e1c:	b.eq	410e30 <ferror@plt+0xe8c0>  // b.none
  410e20:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  410e24:	add	x0, x0, #0xed0
  410e28:	ldr	x0, [x0]
  410e2c:	bl	412e24 <ferror@plt+0x108b4>
  410e30:	nop
  410e34:	ldp	x29, x30, [sp], #32
  410e38:	ret
  410e3c:	stp	x29, x30, [sp, #-32]!
  410e40:	mov	x29, sp
  410e44:	strb	w0, [sp, #31]
  410e48:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  410e4c:	add	x0, x0, #0xed0
  410e50:	ldr	x0, [x0]
  410e54:	cmp	x0, #0x0
  410e58:	b.eq	410e84 <ferror@plt+0xe914>  // b.none
  410e5c:	ldrb	w0, [sp, #31]
  410e60:	cmp	w0, #0x0
  410e64:	b.eq	410e78 <ferror@plt+0xe908>  // b.none
  410e68:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  410e6c:	add	x0, x0, #0xed0
  410e70:	ldr	x0, [x0]
  410e74:	bl	412e6c <ferror@plt+0x108fc>
  410e78:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  410e7c:	add	x0, x0, #0xed0
  410e80:	bl	412b18 <ferror@plt+0x105a8>
  410e84:	nop
  410e88:	ldp	x29, x30, [sp], #32
  410e8c:	ret
  410e90:	stp	x29, x30, [sp, #-32]!
  410e94:	mov	x29, sp
  410e98:	str	w0, [sp, #28]
  410e9c:	mov	w1, #0x1                   	// #1
  410ea0:	ldr	w0, [sp, #28]
  410ea4:	bl	410d88 <ferror@plt+0xe818>
  410ea8:	nop
  410eac:	ldp	x29, x30, [sp], #32
  410eb0:	ret
  410eb4:	stp	x29, x30, [sp, #-16]!
  410eb8:	mov	x29, sp
  410ebc:	mov	w0, #0x1                   	// #1
  410ec0:	bl	410e3c <ferror@plt+0xe8cc>
  410ec4:	nop
  410ec8:	ldp	x29, x30, [sp], #16
  410ecc:	ret
  410ed0:	stp	x29, x30, [sp, #-32]!
  410ed4:	mov	x29, sp
  410ed8:	str	w0, [sp, #28]
  410edc:	mov	w1, #0x0                   	// #0
  410ee0:	ldr	w0, [sp, #28]
  410ee4:	bl	410d88 <ferror@plt+0xe818>
  410ee8:	nop
  410eec:	ldp	x29, x30, [sp], #32
  410ef0:	ret
  410ef4:	stp	x29, x30, [sp, #-16]!
  410ef8:	mov	x29, sp
  410efc:	mov	w0, #0x0                   	// #0
  410f00:	bl	410e3c <ferror@plt+0xe8cc>
  410f04:	nop
  410f08:	ldp	x29, x30, [sp], #16
  410f0c:	ret
  410f10:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  410f14:	add	x0, x0, #0xed0
  410f18:	ldr	x0, [x0]
  410f1c:	cmp	x0, #0x0
  410f20:	cset	w0, ne  // ne = any
  410f24:	and	w0, w0, #0xff
  410f28:	ret
  410f2c:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  410f30:	add	x0, x0, #0xed0
  410f34:	ldr	x0, [x0]
  410f38:	ret
  410f3c:	stp	x29, x30, [sp, #-32]!
  410f40:	mov	x29, sp
  410f44:	str	x0, [sp, #24]
  410f48:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  410f4c:	add	x0, x0, #0xed0
  410f50:	ldr	x0, [x0]
  410f54:	cmp	x0, #0x0
  410f58:	b.eq	410f8c <ferror@plt+0xea1c>  // b.none
  410f5c:	ldr	x0, [sp, #24]
  410f60:	cmp	x0, #0x0
  410f64:	b.eq	410f7c <ferror@plt+0xea0c>  // b.none
  410f68:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  410f6c:	add	x0, x0, #0xed0
  410f70:	ldr	x0, [x0]
  410f74:	ldr	x1, [sp, #24]
  410f78:	bl	412cac <ferror@plt+0x1073c>
  410f7c:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  410f80:	add	x0, x0, #0xed0
  410f84:	ldr	x0, [x0]
  410f88:	bl	412ddc <ferror@plt+0x1086c>
  410f8c:	nop
  410f90:	ldp	x29, x30, [sp], #32
  410f94:	ret
  410f98:	stp	x29, x30, [sp, #-16]!
  410f9c:	mov	x29, sp
  410fa0:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  410fa4:	add	x0, x0, #0xed0
  410fa8:	ldr	x0, [x0]
  410fac:	cmp	x0, #0x0
  410fb0:	b.eq	410fc4 <ferror@plt+0xea54>  // b.none
  410fb4:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  410fb8:	add	x0, x0, #0xed0
  410fbc:	ldr	x0, [x0]
  410fc0:	bl	412e00 <ferror@plt+0x10890>
  410fc4:	nop
  410fc8:	ldp	x29, x30, [sp], #16
  410fcc:	ret
  410fd0:	stp	x29, x30, [sp, #-32]!
  410fd4:	mov	x29, sp
  410fd8:	str	w0, [sp, #28]
  410fdc:	str	x1, [sp, #16]
  410fe0:	ldr	w0, [sp, #28]
  410fe4:	and	w0, w0, #0x2
  410fe8:	cmp	w0, #0x0
  410fec:	b.ne	411000 <ferror@plt+0xea90>  // b.any
  410ff0:	ldr	w0, [sp, #28]
  410ff4:	and	w0, w0, #0x4
  410ff8:	cmp	w0, #0x0
  410ffc:	b.eq	411048 <ferror@plt+0xead8>  // b.none
  411000:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411004:	add	x0, x0, #0xed0
  411008:	ldr	x0, [x0]
  41100c:	cmp	x0, #0x0
  411010:	b.eq	411048 <ferror@plt+0xead8>  // b.none
  411014:	ldr	x0, [sp, #16]
  411018:	cmp	x0, #0x0
  41101c:	b.eq	411034 <ferror@plt+0xeac4>  // b.none
  411020:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411024:	add	x0, x0, #0xed0
  411028:	ldr	x0, [x0]
  41102c:	ldr	x1, [sp, #16]
  411030:	bl	412cac <ferror@plt+0x1073c>
  411034:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411038:	add	x0, x0, #0xed0
  41103c:	ldr	x0, [x0]
  411040:	bl	412e24 <ferror@plt+0x108b4>
  411044:	b	41108c <ferror@plt+0xeb1c>
  411048:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  41104c:	add	x0, x0, #0xed0
  411050:	ldr	x0, [x0]
  411054:	cmp	x0, #0x0
  411058:	b.ne	41108c <ferror@plt+0xeb1c>  // b.any
  41105c:	ldr	w0, [sp, #28]
  411060:	and	w0, w0, #0x1
  411064:	cmp	w0, #0x0
  411068:	b.ne	41107c <ferror@plt+0xeb0c>  // b.any
  41106c:	ldr	w0, [sp, #28]
  411070:	and	w0, w0, #0x4
  411074:	cmp	w0, #0x0
  411078:	b.eq	41108c <ferror@plt+0xeb1c>  // b.none
  41107c:	ldr	x1, [sp, #16]
  411080:	adrp	x0, 418000 <ferror@plt+0x15a90>
  411084:	add	x0, x0, #0xc48
  411088:	bl	4024d0 <printf@plt>
  41108c:	nop
  411090:	ldp	x29, x30, [sp], #32
  411094:	ret
  411098:	stp	x29, x30, [sp, #-32]!
  41109c:	mov	x29, sp
  4110a0:	str	w0, [sp, #28]
  4110a4:	str	x1, [sp, #16]
  4110a8:	ldr	w0, [sp, #28]
  4110ac:	and	w0, w0, #0x2
  4110b0:	cmp	w0, #0x0
  4110b4:	b.ne	4110c8 <ferror@plt+0xeb58>  // b.any
  4110b8:	ldr	w0, [sp, #28]
  4110bc:	and	w0, w0, #0x4
  4110c0:	cmp	w0, #0x0
  4110c4:	b.eq	4110f0 <ferror@plt+0xeb80>  // b.none
  4110c8:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  4110cc:	add	x0, x0, #0xed0
  4110d0:	ldr	x0, [x0]
  4110d4:	cmp	x0, #0x0
  4110d8:	b.eq	4110f0 <ferror@plt+0xeb80>  // b.none
  4110dc:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  4110e0:	add	x0, x0, #0xed0
  4110e4:	ldr	x0, [x0]
  4110e8:	bl	412e6c <ferror@plt+0x108fc>
  4110ec:	b	411134 <ferror@plt+0xebc4>
  4110f0:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  4110f4:	add	x0, x0, #0xed0
  4110f8:	ldr	x0, [x0]
  4110fc:	cmp	x0, #0x0
  411100:	b.ne	411134 <ferror@plt+0xebc4>  // b.any
  411104:	ldr	w0, [sp, #28]
  411108:	and	w0, w0, #0x1
  41110c:	cmp	w0, #0x0
  411110:	b.ne	411124 <ferror@plt+0xebb4>  // b.any
  411114:	ldr	w0, [sp, #28]
  411118:	and	w0, w0, #0x4
  41111c:	cmp	w0, #0x0
  411120:	b.eq	411134 <ferror@plt+0xebc4>  // b.none
  411124:	ldr	x1, [sp, #16]
  411128:	adrp	x0, 418000 <ferror@plt+0x15a90>
  41112c:	add	x0, x0, #0xc48
  411130:	bl	4024d0 <printf@plt>
  411134:	nop
  411138:	ldp	x29, x30, [sp], #32
  41113c:	ret
  411140:	stp	x29, x30, [sp, #-48]!
  411144:	mov	x29, sp
  411148:	str	w0, [sp, #44]
  41114c:	str	w1, [sp, #40]
  411150:	str	x2, [sp, #32]
  411154:	str	x3, [sp, #24]
  411158:	str	w4, [sp, #20]
  41115c:	ldr	w0, [sp, #44]
  411160:	and	w0, w0, #0x2
  411164:	cmp	w0, #0x0
  411168:	b.ne	41117c <ferror@plt+0xec0c>  // b.any
  41116c:	ldr	w0, [sp, #44]
  411170:	and	w0, w0, #0x4
  411174:	cmp	w0, #0x0
  411178:	b.eq	4111d0 <ferror@plt+0xec60>  // b.none
  41117c:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411180:	add	x0, x0, #0xed0
  411184:	ldr	x0, [x0]
  411188:	cmp	x0, #0x0
  41118c:	b.eq	4111d0 <ferror@plt+0xec60>  // b.none
  411190:	ldr	x0, [sp, #32]
  411194:	cmp	x0, #0x0
  411198:	b.ne	4111b4 <ferror@plt+0xec44>  // b.any
  41119c:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  4111a0:	add	x0, x0, #0xed0
  4111a4:	ldr	x0, [x0]
  4111a8:	ldr	w1, [sp, #20]
  4111ac:	bl	4130fc <ferror@plt+0x10b8c>
  4111b0:	b	411224 <ferror@plt+0xecb4>
  4111b4:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  4111b8:	add	x0, x0, #0xed0
  4111bc:	ldr	x0, [x0]
  4111c0:	ldr	w2, [sp, #20]
  4111c4:	ldr	x1, [sp, #32]
  4111c8:	bl	41338c <ferror@plt+0x10e1c>
  4111cc:	b	411224 <ferror@plt+0xecb4>
  4111d0:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  4111d4:	add	x0, x0, #0xed0
  4111d8:	ldr	x0, [x0]
  4111dc:	cmp	x0, #0x0
  4111e0:	b.ne	411224 <ferror@plt+0xecb4>  // b.any
  4111e4:	ldr	w0, [sp, #44]
  4111e8:	and	w0, w0, #0x1
  4111ec:	cmp	w0, #0x0
  4111f0:	b.ne	411204 <ferror@plt+0xec94>  // b.any
  4111f4:	ldr	w0, [sp, #44]
  4111f8:	and	w0, w0, #0x4
  4111fc:	cmp	w0, #0x0
  411200:	b.eq	411224 <ferror@plt+0xecb4>  // b.none
  411204:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  411208:	ldr	x0, [x0, #4016]
  41120c:	ldr	x0, [x0]
  411210:	ldr	w3, [sp, #20]
  411214:	ldr	x2, [sp, #24]
  411218:	ldr	w1, [sp, #40]
  41121c:	bl	41226c <ferror@plt+0xfcfc>
  411220:	b	411224 <ferror@plt+0xecb4>
  411224:	nop
  411228:	ldp	x29, x30, [sp], #48
  41122c:	ret
  411230:	stp	x29, x30, [sp, #-48]!
  411234:	mov	x29, sp
  411238:	str	w0, [sp, #44]
  41123c:	str	w1, [sp, #40]
  411240:	str	x2, [sp, #32]
  411244:	str	x3, [sp, #24]
  411248:	str	x4, [sp, #16]
  41124c:	ldr	w0, [sp, #44]
  411250:	and	w0, w0, #0x2
  411254:	cmp	w0, #0x0
  411258:	b.ne	41126c <ferror@plt+0xecfc>  // b.any
  41125c:	ldr	w0, [sp, #44]
  411260:	and	w0, w0, #0x4
  411264:	cmp	w0, #0x0
  411268:	b.eq	4112c0 <ferror@plt+0xed50>  // b.none
  41126c:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411270:	add	x0, x0, #0xed0
  411274:	ldr	x0, [x0]
  411278:	cmp	x0, #0x0
  41127c:	b.eq	4112c0 <ferror@plt+0xed50>  // b.none
  411280:	ldr	x0, [sp, #32]
  411284:	cmp	x0, #0x0
  411288:	b.ne	4112a4 <ferror@plt+0xed34>  // b.any
  41128c:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411290:	add	x0, x0, #0xed0
  411294:	ldr	x0, [x0]
  411298:	ldr	x1, [sp, #16]
  41129c:	bl	41312c <ferror@plt+0x10bbc>
  4112a0:	b	411314 <ferror@plt+0xeda4>
  4112a4:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  4112a8:	add	x0, x0, #0xed0
  4112ac:	ldr	x0, [x0]
  4112b0:	ldr	x2, [sp, #16]
  4112b4:	ldr	x1, [sp, #32]
  4112b8:	bl	4133c4 <ferror@plt+0x10e54>
  4112bc:	b	411314 <ferror@plt+0xeda4>
  4112c0:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  4112c4:	add	x0, x0, #0xed0
  4112c8:	ldr	x0, [x0]
  4112cc:	cmp	x0, #0x0
  4112d0:	b.ne	411314 <ferror@plt+0xeda4>  // b.any
  4112d4:	ldr	w0, [sp, #44]
  4112d8:	and	w0, w0, #0x1
  4112dc:	cmp	w0, #0x0
  4112e0:	b.ne	4112f4 <ferror@plt+0xed84>  // b.any
  4112e4:	ldr	w0, [sp, #44]
  4112e8:	and	w0, w0, #0x4
  4112ec:	cmp	w0, #0x0
  4112f0:	b.eq	411314 <ferror@plt+0xeda4>  // b.none
  4112f4:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  4112f8:	ldr	x0, [x0, #4016]
  4112fc:	ldr	x0, [x0]
  411300:	ldr	x3, [sp, #16]
  411304:	ldr	x2, [sp, #24]
  411308:	ldr	w1, [sp, #40]
  41130c:	bl	41226c <ferror@plt+0xfcfc>
  411310:	b	411314 <ferror@plt+0xeda4>
  411314:	nop
  411318:	ldp	x29, x30, [sp], #48
  41131c:	ret
  411320:	stp	x29, x30, [sp, #-48]!
  411324:	mov	x29, sp
  411328:	str	w0, [sp, #44]
  41132c:	str	w1, [sp, #40]
  411330:	str	x2, [sp, #32]
  411334:	str	x3, [sp, #24]
  411338:	strb	w4, [sp, #23]
  41133c:	ldr	w0, [sp, #44]
  411340:	and	w0, w0, #0x2
  411344:	cmp	w0, #0x0
  411348:	b.ne	41135c <ferror@plt+0xedec>  // b.any
  41134c:	ldr	w0, [sp, #44]
  411350:	and	w0, w0, #0x4
  411354:	cmp	w0, #0x0
  411358:	b.eq	4113b0 <ferror@plt+0xee40>  // b.none
  41135c:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411360:	add	x0, x0, #0xed0
  411364:	ldr	x0, [x0]
  411368:	cmp	x0, #0x0
  41136c:	b.eq	4113b0 <ferror@plt+0xee40>  // b.none
  411370:	ldr	x0, [sp, #32]
  411374:	cmp	x0, #0x0
  411378:	b.ne	411394 <ferror@plt+0xee24>  // b.any
  41137c:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411380:	add	x0, x0, #0xed0
  411384:	ldr	x0, [x0]
  411388:	ldrb	w1, [sp, #23]
  41138c:	bl	412fa4 <ferror@plt+0x10a34>
  411390:	b	411408 <ferror@plt+0xee98>
  411394:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411398:	add	x0, x0, #0xed0
  41139c:	ldr	x0, [x0]
  4113a0:	ldrb	w2, [sp, #23]
  4113a4:	ldr	x1, [sp, #32]
  4113a8:	bl	4132ac <ferror@plt+0x10d3c>
  4113ac:	b	411408 <ferror@plt+0xee98>
  4113b0:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  4113b4:	add	x0, x0, #0xed0
  4113b8:	ldr	x0, [x0]
  4113bc:	cmp	x0, #0x0
  4113c0:	b.ne	411408 <ferror@plt+0xee98>  // b.any
  4113c4:	ldr	w0, [sp, #44]
  4113c8:	and	w0, w0, #0x1
  4113cc:	cmp	w0, #0x0
  4113d0:	b.ne	4113e4 <ferror@plt+0xee74>  // b.any
  4113d4:	ldr	w0, [sp, #44]
  4113d8:	and	w0, w0, #0x4
  4113dc:	cmp	w0, #0x0
  4113e0:	b.eq	411408 <ferror@plt+0xee98>  // b.none
  4113e4:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  4113e8:	ldr	x0, [x0, #4016]
  4113ec:	ldr	x0, [x0]
  4113f0:	ldrb	w1, [sp, #23]
  4113f4:	mov	w3, w1
  4113f8:	ldr	x2, [sp, #24]
  4113fc:	ldr	w1, [sp, #40]
  411400:	bl	41226c <ferror@plt+0xfcfc>
  411404:	b	411408 <ferror@plt+0xee98>
  411408:	nop
  41140c:	ldp	x29, x30, [sp], #48
  411410:	ret
  411414:	stp	x29, x30, [sp, #-48]!
  411418:	mov	x29, sp
  41141c:	str	w0, [sp, #44]
  411420:	str	w1, [sp, #40]
  411424:	str	x2, [sp, #32]
  411428:	str	x3, [sp, #24]
  41142c:	strh	w4, [sp, #22]
  411430:	ldr	w0, [sp, #44]
  411434:	and	w0, w0, #0x2
  411438:	cmp	w0, #0x0
  41143c:	b.ne	411450 <ferror@plt+0xeee0>  // b.any
  411440:	ldr	w0, [sp, #44]
  411444:	and	w0, w0, #0x4
  411448:	cmp	w0, #0x0
  41144c:	b.eq	4114a4 <ferror@plt+0xef34>  // b.none
  411450:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411454:	add	x0, x0, #0xed0
  411458:	ldr	x0, [x0]
  41145c:	cmp	x0, #0x0
  411460:	b.eq	4114a4 <ferror@plt+0xef34>  // b.none
  411464:	ldr	x0, [sp, #32]
  411468:	cmp	x0, #0x0
  41146c:	b.ne	411488 <ferror@plt+0xef18>  // b.any
  411470:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411474:	add	x0, x0, #0xed0
  411478:	ldr	x0, [x0]
  41147c:	ldrh	w1, [sp, #22]
  411480:	bl	412fd8 <ferror@plt+0x10a68>
  411484:	b	4114fc <ferror@plt+0xef8c>
  411488:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  41148c:	add	x0, x0, #0xed0
  411490:	ldr	x0, [x0]
  411494:	ldrh	w2, [sp, #22]
  411498:	ldr	x1, [sp, #32]
  41149c:	bl	4132e4 <ferror@plt+0x10d74>
  4114a0:	b	4114fc <ferror@plt+0xef8c>
  4114a4:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  4114a8:	add	x0, x0, #0xed0
  4114ac:	ldr	x0, [x0]
  4114b0:	cmp	x0, #0x0
  4114b4:	b.ne	4114fc <ferror@plt+0xef8c>  // b.any
  4114b8:	ldr	w0, [sp, #44]
  4114bc:	and	w0, w0, #0x1
  4114c0:	cmp	w0, #0x0
  4114c4:	b.ne	4114d8 <ferror@plt+0xef68>  // b.any
  4114c8:	ldr	w0, [sp, #44]
  4114cc:	and	w0, w0, #0x4
  4114d0:	cmp	w0, #0x0
  4114d4:	b.eq	4114fc <ferror@plt+0xef8c>  // b.none
  4114d8:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  4114dc:	ldr	x0, [x0, #4016]
  4114e0:	ldr	x0, [x0]
  4114e4:	ldrh	w1, [sp, #22]
  4114e8:	mov	w3, w1
  4114ec:	ldr	x2, [sp, #24]
  4114f0:	ldr	w1, [sp, #40]
  4114f4:	bl	41226c <ferror@plt+0xfcfc>
  4114f8:	b	4114fc <ferror@plt+0xef8c>
  4114fc:	nop
  411500:	ldp	x29, x30, [sp], #48
  411504:	ret
  411508:	stp	x29, x30, [sp, #-48]!
  41150c:	mov	x29, sp
  411510:	str	w0, [sp, #44]
  411514:	str	w1, [sp, #40]
  411518:	str	x2, [sp, #32]
  41151c:	str	x3, [sp, #24]
  411520:	str	w4, [sp, #20]
  411524:	ldr	w0, [sp, #44]
  411528:	and	w0, w0, #0x2
  41152c:	cmp	w0, #0x0
  411530:	b.ne	411544 <ferror@plt+0xefd4>  // b.any
  411534:	ldr	w0, [sp, #44]
  411538:	and	w0, w0, #0x4
  41153c:	cmp	w0, #0x0
  411540:	b.eq	411598 <ferror@plt+0xf028>  // b.none
  411544:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411548:	add	x0, x0, #0xed0
  41154c:	ldr	x0, [x0]
  411550:	cmp	x0, #0x0
  411554:	b.eq	411598 <ferror@plt+0xf028>  // b.none
  411558:	ldr	x0, [sp, #32]
  41155c:	cmp	x0, #0x0
  411560:	b.ne	41157c <ferror@plt+0xf00c>  // b.any
  411564:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411568:	add	x0, x0, #0xed0
  41156c:	ldr	x0, [x0]
  411570:	ldr	w1, [sp, #20]
  411574:	bl	41300c <ferror@plt+0x10a9c>
  411578:	b	4115ec <ferror@plt+0xf07c>
  41157c:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411580:	add	x0, x0, #0xed0
  411584:	ldr	x0, [x0]
  411588:	ldr	w2, [sp, #20]
  41158c:	ldr	x1, [sp, #32]
  411590:	bl	413204 <ferror@plt+0x10c94>
  411594:	b	4115ec <ferror@plt+0xf07c>
  411598:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  41159c:	add	x0, x0, #0xed0
  4115a0:	ldr	x0, [x0]
  4115a4:	cmp	x0, #0x0
  4115a8:	b.ne	4115ec <ferror@plt+0xf07c>  // b.any
  4115ac:	ldr	w0, [sp, #44]
  4115b0:	and	w0, w0, #0x1
  4115b4:	cmp	w0, #0x0
  4115b8:	b.ne	4115cc <ferror@plt+0xf05c>  // b.any
  4115bc:	ldr	w0, [sp, #44]
  4115c0:	and	w0, w0, #0x4
  4115c4:	cmp	w0, #0x0
  4115c8:	b.eq	4115ec <ferror@plt+0xf07c>  // b.none
  4115cc:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  4115d0:	ldr	x0, [x0, #4016]
  4115d4:	ldr	x0, [x0]
  4115d8:	ldr	w3, [sp, #20]
  4115dc:	ldr	x2, [sp, #24]
  4115e0:	ldr	w1, [sp, #40]
  4115e4:	bl	41226c <ferror@plt+0xfcfc>
  4115e8:	b	4115ec <ferror@plt+0xf07c>
  4115ec:	nop
  4115f0:	ldp	x29, x30, [sp], #48
  4115f4:	ret
  4115f8:	stp	x29, x30, [sp, #-48]!
  4115fc:	mov	x29, sp
  411600:	str	w0, [sp, #44]
  411604:	str	w1, [sp, #40]
  411608:	str	x2, [sp, #32]
  41160c:	str	x3, [sp, #24]
  411610:	str	x4, [sp, #16]
  411614:	ldr	w0, [sp, #44]
  411618:	and	w0, w0, #0x2
  41161c:	cmp	w0, #0x0
  411620:	b.ne	411634 <ferror@plt+0xf0c4>  // b.any
  411624:	ldr	w0, [sp, #44]
  411628:	and	w0, w0, #0x4
  41162c:	cmp	w0, #0x0
  411630:	b.eq	411688 <ferror@plt+0xf118>  // b.none
  411634:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411638:	add	x0, x0, #0xed0
  41163c:	ldr	x0, [x0]
  411640:	cmp	x0, #0x0
  411644:	b.eq	411688 <ferror@plt+0xf118>  // b.none
  411648:	ldr	x0, [sp, #32]
  41164c:	cmp	x0, #0x0
  411650:	b.ne	41166c <ferror@plt+0xf0fc>  // b.any
  411654:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411658:	add	x0, x0, #0xed0
  41165c:	ldr	x0, [x0]
  411660:	ldr	x1, [sp, #16]
  411664:	bl	41303c <ferror@plt+0x10acc>
  411668:	b	4116dc <ferror@plt+0xf16c>
  41166c:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411670:	add	x0, x0, #0xed0
  411674:	ldr	x0, [x0]
  411678:	ldr	x2, [sp, #16]
  41167c:	ldr	x1, [sp, #32]
  411680:	bl	41323c <ferror@plt+0x10ccc>
  411684:	b	4116dc <ferror@plt+0xf16c>
  411688:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  41168c:	add	x0, x0, #0xed0
  411690:	ldr	x0, [x0]
  411694:	cmp	x0, #0x0
  411698:	b.ne	4116dc <ferror@plt+0xf16c>  // b.any
  41169c:	ldr	w0, [sp, #44]
  4116a0:	and	w0, w0, #0x1
  4116a4:	cmp	w0, #0x0
  4116a8:	b.ne	4116bc <ferror@plt+0xf14c>  // b.any
  4116ac:	ldr	w0, [sp, #44]
  4116b0:	and	w0, w0, #0x4
  4116b4:	cmp	w0, #0x0
  4116b8:	b.eq	4116dc <ferror@plt+0xf16c>  // b.none
  4116bc:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  4116c0:	ldr	x0, [x0, #4016]
  4116c4:	ldr	x0, [x0]
  4116c8:	ldr	x3, [sp, #16]
  4116cc:	ldr	x2, [sp, #24]
  4116d0:	ldr	w1, [sp, #40]
  4116d4:	bl	41226c <ferror@plt+0xfcfc>
  4116d8:	b	4116dc <ferror@plt+0xf16c>
  4116dc:	nop
  4116e0:	ldp	x29, x30, [sp], #48
  4116e4:	ret
  4116e8:	stp	x29, x30, [sp, #-48]!
  4116ec:	mov	x29, sp
  4116f0:	str	w0, [sp, #44]
  4116f4:	str	w1, [sp, #40]
  4116f8:	str	x2, [sp, #32]
  4116fc:	str	x3, [sp, #24]
  411700:	str	x4, [sp, #16]
  411704:	ldr	w0, [sp, #44]
  411708:	and	w0, w0, #0x2
  41170c:	cmp	w0, #0x0
  411710:	b.ne	411724 <ferror@plt+0xf1b4>  // b.any
  411714:	ldr	w0, [sp, #44]
  411718:	and	w0, w0, #0x4
  41171c:	cmp	w0, #0x0
  411720:	b.eq	411778 <ferror@plt+0xf208>  // b.none
  411724:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411728:	add	x0, x0, #0xed0
  41172c:	ldr	x0, [x0]
  411730:	cmp	x0, #0x0
  411734:	b.eq	411778 <ferror@plt+0xf208>  // b.none
  411738:	ldr	x0, [sp, #32]
  41173c:	cmp	x0, #0x0
  411740:	b.ne	41175c <ferror@plt+0xf1ec>  // b.any
  411744:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411748:	add	x0, x0, #0xed0
  41174c:	ldr	x0, [x0]
  411750:	ldr	x1, [sp, #16]
  411754:	bl	41309c <ferror@plt+0x10b2c>
  411758:	b	4117cc <ferror@plt+0xf25c>
  41175c:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411760:	add	x0, x0, #0xed0
  411764:	ldr	x0, [x0]
  411768:	ldr	x2, [sp, #16]
  41176c:	ldr	x1, [sp, #32]
  411770:	bl	41331c <ferror@plt+0x10dac>
  411774:	b	4117cc <ferror@plt+0xf25c>
  411778:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  41177c:	add	x0, x0, #0xed0
  411780:	ldr	x0, [x0]
  411784:	cmp	x0, #0x0
  411788:	b.ne	4117cc <ferror@plt+0xf25c>  // b.any
  41178c:	ldr	w0, [sp, #44]
  411790:	and	w0, w0, #0x1
  411794:	cmp	w0, #0x0
  411798:	b.ne	4117ac <ferror@plt+0xf23c>  // b.any
  41179c:	ldr	w0, [sp, #44]
  4117a0:	and	w0, w0, #0x4
  4117a4:	cmp	w0, #0x0
  4117a8:	b.eq	4117cc <ferror@plt+0xf25c>  // b.none
  4117ac:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  4117b0:	ldr	x0, [x0, #4016]
  4117b4:	ldr	x0, [x0]
  4117b8:	ldr	x3, [sp, #16]
  4117bc:	ldr	x2, [sp, #24]
  4117c0:	ldr	w1, [sp, #40]
  4117c4:	bl	41226c <ferror@plt+0xfcfc>
  4117c8:	b	4117cc <ferror@plt+0xf25c>
  4117cc:	nop
  4117d0:	ldp	x29, x30, [sp], #48
  4117d4:	ret
  4117d8:	stp	x29, x30, [sp, #-48]!
  4117dc:	mov	x29, sp
  4117e0:	str	w0, [sp, #44]
  4117e4:	str	w1, [sp, #40]
  4117e8:	str	x2, [sp, #32]
  4117ec:	str	x3, [sp, #24]
  4117f0:	str	x4, [sp, #16]
  4117f4:	ldr	w0, [sp, #44]
  4117f8:	and	w0, w0, #0x2
  4117fc:	cmp	w0, #0x0
  411800:	b.ne	411814 <ferror@plt+0xf2a4>  // b.any
  411804:	ldr	w0, [sp, #44]
  411808:	and	w0, w0, #0x4
  41180c:	cmp	w0, #0x0
  411810:	b.eq	411868 <ferror@plt+0xf2f8>  // b.none
  411814:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411818:	add	x0, x0, #0xed0
  41181c:	ldr	x0, [x0]
  411820:	cmp	x0, #0x0
  411824:	b.eq	411868 <ferror@plt+0xf2f8>  // b.none
  411828:	ldr	x0, [sp, #32]
  41182c:	cmp	x0, #0x0
  411830:	b.ne	41184c <ferror@plt+0xf2dc>  // b.any
  411834:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411838:	add	x0, x0, #0xed0
  41183c:	ldr	x0, [x0]
  411840:	ldr	x1, [sp, #16]
  411844:	bl	4130cc <ferror@plt+0x10b5c>
  411848:	b	4118bc <ferror@plt+0xf34c>
  41184c:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411850:	add	x0, x0, #0xed0
  411854:	ldr	x0, [x0]
  411858:	ldr	x2, [sp, #16]
  41185c:	ldr	x1, [sp, #32]
  411860:	bl	413354 <ferror@plt+0x10de4>
  411864:	b	4118bc <ferror@plt+0xf34c>
  411868:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  41186c:	add	x0, x0, #0xed0
  411870:	ldr	x0, [x0]
  411874:	cmp	x0, #0x0
  411878:	b.ne	4118bc <ferror@plt+0xf34c>  // b.any
  41187c:	ldr	w0, [sp, #44]
  411880:	and	w0, w0, #0x1
  411884:	cmp	w0, #0x0
  411888:	b.ne	41189c <ferror@plt+0xf32c>  // b.any
  41188c:	ldr	w0, [sp, #44]
  411890:	and	w0, w0, #0x4
  411894:	cmp	w0, #0x0
  411898:	b.eq	4118bc <ferror@plt+0xf34c>  // b.none
  41189c:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  4118a0:	ldr	x0, [x0, #4016]
  4118a4:	ldr	x0, [x0]
  4118a8:	ldr	x3, [sp, #16]
  4118ac:	ldr	x2, [sp, #24]
  4118b0:	ldr	w1, [sp, #40]
  4118b4:	bl	41226c <ferror@plt+0xfcfc>
  4118b8:	b	4118bc <ferror@plt+0xf34c>
  4118bc:	nop
  4118c0:	ldp	x29, x30, [sp], #48
  4118c4:	ret
  4118c8:	stp	x29, x30, [sp, #-48]!
  4118cc:	mov	x29, sp
  4118d0:	str	w0, [sp, #44]
  4118d4:	str	w1, [sp, #40]
  4118d8:	str	x2, [sp, #32]
  4118dc:	str	x3, [sp, #24]
  4118e0:	str	d0, [sp, #16]
  4118e4:	ldr	w0, [sp, #44]
  4118e8:	and	w0, w0, #0x2
  4118ec:	cmp	w0, #0x0
  4118f0:	b.ne	411904 <ferror@plt+0xf394>  // b.any
  4118f4:	ldr	w0, [sp, #44]
  4118f8:	and	w0, w0, #0x4
  4118fc:	cmp	w0, #0x0
  411900:	b.eq	411958 <ferror@plt+0xf3e8>  // b.none
  411904:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411908:	add	x0, x0, #0xed0
  41190c:	ldr	x0, [x0]
  411910:	cmp	x0, #0x0
  411914:	b.eq	411958 <ferror@plt+0xf3e8>  // b.none
  411918:	ldr	x0, [sp, #32]
  41191c:	cmp	x0, #0x0
  411920:	b.ne	41193c <ferror@plt+0xf3cc>  // b.any
  411924:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411928:	add	x0, x0, #0xed0
  41192c:	ldr	x0, [x0]
  411930:	ldr	d0, [sp, #16]
  411934:	bl	412f74 <ferror@plt+0x10a04>
  411938:	b	4119ac <ferror@plt+0xf43c>
  41193c:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411940:	add	x0, x0, #0xed0
  411944:	ldr	x0, [x0]
  411948:	ldr	d0, [sp, #16]
  41194c:	ldr	x1, [sp, #32]
  411950:	bl	4131cc <ferror@plt+0x10c5c>
  411954:	b	4119ac <ferror@plt+0xf43c>
  411958:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  41195c:	add	x0, x0, #0xed0
  411960:	ldr	x0, [x0]
  411964:	cmp	x0, #0x0
  411968:	b.ne	4119ac <ferror@plt+0xf43c>  // b.any
  41196c:	ldr	w0, [sp, #44]
  411970:	and	w0, w0, #0x1
  411974:	cmp	w0, #0x0
  411978:	b.ne	41198c <ferror@plt+0xf41c>  // b.any
  41197c:	ldr	w0, [sp, #44]
  411980:	and	w0, w0, #0x4
  411984:	cmp	w0, #0x0
  411988:	b.eq	4119ac <ferror@plt+0xf43c>  // b.none
  41198c:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  411990:	ldr	x0, [x0, #4016]
  411994:	ldr	x0, [x0]
  411998:	ldr	d0, [sp, #16]
  41199c:	ldr	x2, [sp, #24]
  4119a0:	ldr	w1, [sp, #40]
  4119a4:	bl	41226c <ferror@plt+0xfcfc>
  4119a8:	b	4119ac <ferror@plt+0xf43c>
  4119ac:	nop
  4119b0:	ldp	x29, x30, [sp], #48
  4119b4:	ret
  4119b8:	stp	x29, x30, [sp, #-96]!
  4119bc:	mov	x29, sp
  4119c0:	str	x0, [sp, #24]
  4119c4:	str	w1, [sp, #20]
  4119c8:	add	x4, sp, #0x20
  4119cc:	ldr	x3, [sp, #24]
  4119d0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4119d4:	add	x2, x0, #0xc50
  4119d8:	mov	x1, #0x40                  	// #64
  4119dc:	mov	x0, x4
  4119e0:	bl	4020a0 <snprintf@plt>
  4119e4:	add	x0, sp, #0x20
  4119e8:	ldr	w3, [sp, #20]
  4119ec:	mov	x2, x0
  4119f0:	ldr	x1, [sp, #24]
  4119f4:	mov	w0, #0x4                   	// #4
  4119f8:	bl	410d4c <ferror@plt+0xe7dc>
  4119fc:	nop
  411a00:	ldp	x29, x30, [sp], #96
  411a04:	ret
  411a08:	stp	x29, x30, [sp, #-96]!
  411a0c:	mov	x29, sp
  411a10:	str	x0, [sp, #24]
  411a14:	str	x1, [sp, #16]
  411a18:	add	x4, sp, #0x20
  411a1c:	ldr	x3, [sp, #24]
  411a20:	adrp	x0, 418000 <ferror@plt+0x15a90>
  411a24:	add	x2, x0, #0xc58
  411a28:	mov	x1, #0x40                  	// #64
  411a2c:	mov	x0, x4
  411a30:	bl	4020a0 <snprintf@plt>
  411a34:	add	x0, sp, #0x20
  411a38:	ldr	x3, [sp, #16]
  411a3c:	mov	x2, x0
  411a40:	ldr	x1, [sp, #24]
  411a44:	mov	w0, #0x4                   	// #4
  411a48:	bl	410d10 <ferror@plt+0xe7a0>
  411a4c:	nop
  411a50:	ldp	x29, x30, [sp], #96
  411a54:	ret
  411a58:	stp	x29, x30, [sp, #-48]!
  411a5c:	mov	x29, sp
  411a60:	str	w0, [sp, #44]
  411a64:	str	w1, [sp, #40]
  411a68:	str	x2, [sp, #32]
  411a6c:	str	x3, [sp, #24]
  411a70:	str	x4, [sp, #16]
  411a74:	ldr	w0, [sp, #44]
  411a78:	and	w0, w0, #0x2
  411a7c:	cmp	w0, #0x0
  411a80:	b.ne	411a94 <ferror@plt+0xf524>  // b.any
  411a84:	ldr	w0, [sp, #44]
  411a88:	and	w0, w0, #0x4
  411a8c:	cmp	w0, #0x0
  411a90:	b.eq	411b28 <ferror@plt+0xf5b8>  // b.none
  411a94:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411a98:	add	x0, x0, #0xed0
  411a9c:	ldr	x0, [x0]
  411aa0:	cmp	x0, #0x0
  411aa4:	b.eq	411b28 <ferror@plt+0xf5b8>  // b.none
  411aa8:	ldr	x0, [sp, #32]
  411aac:	cmp	x0, #0x0
  411ab0:	b.eq	411ad8 <ferror@plt+0xf568>  // b.none
  411ab4:	ldr	x0, [sp, #16]
  411ab8:	cmp	x0, #0x0
  411abc:	b.ne	411ad8 <ferror@plt+0xf568>  // b.any
  411ac0:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411ac4:	add	x0, x0, #0xed0
  411ac8:	ldr	x0, [x0]
  411acc:	ldr	x1, [sp, #32]
  411ad0:	bl	412cac <ferror@plt+0x1073c>
  411ad4:	b	411b24 <ferror@plt+0xf5b4>
  411ad8:	ldr	x0, [sp, #32]
  411adc:	cmp	x0, #0x0
  411ae0:	b.ne	411b08 <ferror@plt+0xf598>  // b.any
  411ae4:	ldr	x0, [sp, #16]
  411ae8:	cmp	x0, #0x0
  411aec:	b.eq	411b08 <ferror@plt+0xf598>  // b.none
  411af0:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411af4:	add	x0, x0, #0xed0
  411af8:	ldr	x0, [x0]
  411afc:	ldr	x1, [sp, #16]
  411b00:	bl	412ecc <ferror@plt+0x1095c>
  411b04:	b	411b24 <ferror@plt+0xf5b4>
  411b08:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411b0c:	add	x0, x0, #0xed0
  411b10:	ldr	x0, [x0]
  411b14:	ldr	x2, [sp, #16]
  411b18:	ldr	x1, [sp, #32]
  411b1c:	bl	41315c <ferror@plt+0x10bec>
  411b20:	b	411b7c <ferror@plt+0xf60c>
  411b24:	b	411b7c <ferror@plt+0xf60c>
  411b28:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411b2c:	add	x0, x0, #0xed0
  411b30:	ldr	x0, [x0]
  411b34:	cmp	x0, #0x0
  411b38:	b.ne	411b7c <ferror@plt+0xf60c>  // b.any
  411b3c:	ldr	w0, [sp, #44]
  411b40:	and	w0, w0, #0x1
  411b44:	cmp	w0, #0x0
  411b48:	b.ne	411b5c <ferror@plt+0xf5ec>  // b.any
  411b4c:	ldr	w0, [sp, #44]
  411b50:	and	w0, w0, #0x4
  411b54:	cmp	w0, #0x0
  411b58:	b.eq	411b7c <ferror@plt+0xf60c>  // b.none
  411b5c:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  411b60:	ldr	x0, [x0, #4016]
  411b64:	ldr	x0, [x0]
  411b68:	ldr	x3, [sp, #16]
  411b6c:	ldr	x2, [sp, #24]
  411b70:	ldr	w1, [sp, #40]
  411b74:	bl	41226c <ferror@plt+0xfcfc>
  411b78:	b	411b7c <ferror@plt+0xf60c>
  411b7c:	nop
  411b80:	ldp	x29, x30, [sp], #48
  411b84:	ret
  411b88:	stp	x29, x30, [sp, #-48]!
  411b8c:	mov	x29, sp
  411b90:	str	w0, [sp, #44]
  411b94:	str	w1, [sp, #40]
  411b98:	str	x2, [sp, #32]
  411b9c:	str	x3, [sp, #24]
  411ba0:	strb	w4, [sp, #23]
  411ba4:	ldr	w0, [sp, #44]
  411ba8:	and	w0, w0, #0x2
  411bac:	cmp	w0, #0x0
  411bb0:	b.ne	411bc4 <ferror@plt+0xf654>  // b.any
  411bb4:	ldr	w0, [sp, #44]
  411bb8:	and	w0, w0, #0x4
  411bbc:	cmp	w0, #0x0
  411bc0:	b.eq	411c18 <ferror@plt+0xf6a8>  // b.none
  411bc4:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411bc8:	add	x0, x0, #0xed0
  411bcc:	ldr	x0, [x0]
  411bd0:	cmp	x0, #0x0
  411bd4:	b.eq	411c18 <ferror@plt+0xf6a8>  // b.none
  411bd8:	ldr	x0, [sp, #32]
  411bdc:	cmp	x0, #0x0
  411be0:	b.eq	411c00 <ferror@plt+0xf690>  // b.none
  411be4:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411be8:	add	x0, x0, #0xed0
  411bec:	ldr	x0, [x0]
  411bf0:	ldrb	w2, [sp, #23]
  411bf4:	ldr	x1, [sp, #32]
  411bf8:	bl	413194 <ferror@plt+0x10c24>
  411bfc:	b	411c90 <ferror@plt+0xf720>
  411c00:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411c04:	add	x0, x0, #0xed0
  411c08:	ldr	x0, [x0]
  411c0c:	ldrb	w1, [sp, #23]
  411c10:	bl	412efc <ferror@plt+0x1098c>
  411c14:	b	411c90 <ferror@plt+0xf720>
  411c18:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411c1c:	add	x0, x0, #0xed0
  411c20:	ldr	x0, [x0]
  411c24:	cmp	x0, #0x0
  411c28:	b.ne	411c90 <ferror@plt+0xf720>  // b.any
  411c2c:	ldr	w0, [sp, #44]
  411c30:	and	w0, w0, #0x1
  411c34:	cmp	w0, #0x0
  411c38:	b.ne	411c4c <ferror@plt+0xf6dc>  // b.any
  411c3c:	ldr	w0, [sp, #44]
  411c40:	and	w0, w0, #0x4
  411c44:	cmp	w0, #0x0
  411c48:	b.eq	411c90 <ferror@plt+0xf720>  // b.none
  411c4c:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  411c50:	ldr	x0, [x0, #4016]
  411c54:	ldr	x4, [x0]
  411c58:	ldrb	w0, [sp, #23]
  411c5c:	cmp	w0, #0x0
  411c60:	b.eq	411c70 <ferror@plt+0xf700>  // b.none
  411c64:	adrp	x0, 418000 <ferror@plt+0x15a90>
  411c68:	add	x0, x0, #0xc60
  411c6c:	b	411c78 <ferror@plt+0xf708>
  411c70:	adrp	x0, 418000 <ferror@plt+0x15a90>
  411c74:	add	x0, x0, #0xc68
  411c78:	mov	x3, x0
  411c7c:	ldr	x2, [sp, #24]
  411c80:	ldr	w1, [sp, #40]
  411c84:	mov	x0, x4
  411c88:	bl	41226c <ferror@plt+0xfcfc>
  411c8c:	b	411c90 <ferror@plt+0xf720>
  411c90:	nop
  411c94:	ldp	x29, x30, [sp], #48
  411c98:	ret
  411c9c:	stp	x29, x30, [sp, #-112]!
  411ca0:	mov	x29, sp
  411ca4:	str	w0, [sp, #44]
  411ca8:	str	w1, [sp, #40]
  411cac:	str	x2, [sp, #32]
  411cb0:	str	x3, [sp, #24]
  411cb4:	str	x4, [sp, #16]
  411cb8:	ldr	w0, [sp, #44]
  411cbc:	and	w0, w0, #0x2
  411cc0:	cmp	w0, #0x0
  411cc4:	b.ne	411cd8 <ferror@plt+0xf768>  // b.any
  411cc8:	ldr	w0, [sp, #44]
  411ccc:	and	w0, w0, #0x4
  411cd0:	cmp	w0, #0x0
  411cd4:	b.eq	411d28 <ferror@plt+0xf7b8>  // b.none
  411cd8:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411cdc:	add	x0, x0, #0xed0
  411ce0:	ldr	x0, [x0]
  411ce4:	cmp	x0, #0x0
  411ce8:	b.eq	411d28 <ferror@plt+0xf7b8>  // b.none
  411cec:	add	x4, sp, #0x30
  411cf0:	ldr	x3, [sp, #16]
  411cf4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  411cf8:	add	x2, x0, #0xc70
  411cfc:	mov	x1, #0x40                  	// #64
  411d00:	mov	x0, x4
  411d04:	bl	4020a0 <snprintf@plt>
  411d08:	add	x0, sp, #0x30
  411d0c:	mov	x3, x0
  411d10:	mov	x2, #0x0                   	// #0
  411d14:	ldr	x1, [sp, #32]
  411d18:	mov	w0, #0x2                   	// #2
  411d1c:	bl	410d10 <ferror@plt+0xe7a0>
  411d20:	nop
  411d24:	b	411d78 <ferror@plt+0xf808>
  411d28:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411d2c:	add	x0, x0, #0xed0
  411d30:	ldr	x0, [x0]
  411d34:	cmp	x0, #0x0
  411d38:	b.ne	411d78 <ferror@plt+0xf808>  // b.any
  411d3c:	ldr	w0, [sp, #44]
  411d40:	and	w0, w0, #0x1
  411d44:	cmp	w0, #0x0
  411d48:	b.ne	411d5c <ferror@plt+0xf7ec>  // b.any
  411d4c:	ldr	w0, [sp, #44]
  411d50:	and	w0, w0, #0x4
  411d54:	cmp	w0, #0x0
  411d58:	b.eq	411d78 <ferror@plt+0xf808>  // b.none
  411d5c:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  411d60:	ldr	x0, [x0, #4016]
  411d64:	ldr	x0, [x0]
  411d68:	ldr	x3, [sp, #16]
  411d6c:	ldr	x2, [sp, #24]
  411d70:	ldr	w1, [sp, #40]
  411d74:	bl	41226c <ferror@plt+0xfcfc>
  411d78:	nop
  411d7c:	ldp	x29, x30, [sp], #112
  411d80:	ret
  411d84:	stp	x29, x30, [sp, #-112]!
  411d88:	mov	x29, sp
  411d8c:	str	w0, [sp, #44]
  411d90:	str	w1, [sp, #40]
  411d94:	str	x2, [sp, #32]
  411d98:	str	x3, [sp, #24]
  411d9c:	str	w4, [sp, #20]
  411da0:	ldr	w0, [sp, #44]
  411da4:	and	w0, w0, #0x2
  411da8:	cmp	w0, #0x0
  411dac:	b.ne	411dc0 <ferror@plt+0xf850>  // b.any
  411db0:	ldr	w0, [sp, #44]
  411db4:	and	w0, w0, #0x4
  411db8:	cmp	w0, #0x0
  411dbc:	b.eq	411e34 <ferror@plt+0xf8c4>  // b.none
  411dc0:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411dc4:	add	x0, x0, #0xed0
  411dc8:	ldr	x0, [x0]
  411dcc:	cmp	x0, #0x0
  411dd0:	b.eq	411e34 <ferror@plt+0xf8c4>  // b.none
  411dd4:	add	x4, sp, #0x30
  411dd8:	ldr	w3, [sp, #20]
  411ddc:	adrp	x0, 418000 <ferror@plt+0x15a90>
  411de0:	add	x2, x0, #0xc78
  411de4:	mov	x1, #0x40                  	// #64
  411de8:	mov	x0, x4
  411dec:	bl	4020a0 <snprintf@plt>
  411df0:	ldr	x0, [sp, #32]
  411df4:	cmp	x0, #0x0
  411df8:	b.eq	411e1c <ferror@plt+0xf8ac>  // b.none
  411dfc:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411e00:	add	x0, x0, #0xed0
  411e04:	ldr	x0, [x0]
  411e08:	add	x1, sp, #0x30
  411e0c:	mov	x2, x1
  411e10:	ldr	x1, [sp, #32]
  411e14:	bl	41315c <ferror@plt+0x10bec>
  411e18:	b	411e88 <ferror@plt+0xf918>
  411e1c:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411e20:	add	x0, x0, #0xed0
  411e24:	ldr	x0, [x0]
  411e28:	add	x1, sp, #0x30
  411e2c:	bl	412ecc <ferror@plt+0x1095c>
  411e30:	b	411e88 <ferror@plt+0xf918>
  411e34:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411e38:	add	x0, x0, #0xed0
  411e3c:	ldr	x0, [x0]
  411e40:	cmp	x0, #0x0
  411e44:	b.ne	411e88 <ferror@plt+0xf918>  // b.any
  411e48:	ldr	w0, [sp, #44]
  411e4c:	and	w0, w0, #0x1
  411e50:	cmp	w0, #0x0
  411e54:	b.ne	411e68 <ferror@plt+0xf8f8>  // b.any
  411e58:	ldr	w0, [sp, #44]
  411e5c:	and	w0, w0, #0x4
  411e60:	cmp	w0, #0x0
  411e64:	b.eq	411e88 <ferror@plt+0xf918>  // b.none
  411e68:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  411e6c:	ldr	x0, [x0, #4016]
  411e70:	ldr	x0, [x0]
  411e74:	ldr	w3, [sp, #20]
  411e78:	ldr	x2, [sp, #24]
  411e7c:	ldr	w1, [sp, #40]
  411e80:	bl	41226c <ferror@plt+0xfcfc>
  411e84:	b	411e88 <ferror@plt+0xf918>
  411e88:	nop
  411e8c:	ldp	x29, x30, [sp], #112
  411e90:	ret
  411e94:	stp	x29, x30, [sp, #-48]!
  411e98:	mov	x29, sp
  411e9c:	str	w0, [sp, #44]
  411ea0:	str	w1, [sp, #40]
  411ea4:	str	x2, [sp, #32]
  411ea8:	str	x3, [sp, #24]
  411eac:	str	x4, [sp, #16]
  411eb0:	ldr	w0, [sp, #44]
  411eb4:	and	w0, w0, #0x2
  411eb8:	cmp	w0, #0x0
  411ebc:	b.ne	411ed0 <ferror@plt+0xf960>  // b.any
  411ec0:	ldr	w0, [sp, #44]
  411ec4:	and	w0, w0, #0x4
  411ec8:	cmp	w0, #0x0
  411ecc:	b.eq	411f1c <ferror@plt+0xf9ac>  // b.none
  411ed0:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411ed4:	add	x0, x0, #0xed0
  411ed8:	ldr	x0, [x0]
  411edc:	cmp	x0, #0x0
  411ee0:	b.eq	411f1c <ferror@plt+0xf9ac>  // b.none
  411ee4:	ldr	x0, [sp, #32]
  411ee8:	cmp	x0, #0x0
  411eec:	b.eq	411f08 <ferror@plt+0xf998>  // b.none
  411ef0:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411ef4:	add	x0, x0, #0xed0
  411ef8:	ldr	x0, [x0]
  411efc:	ldr	x1, [sp, #32]
  411f00:	bl	4133fc <ferror@plt+0x10e8c>
  411f04:	b	411f70 <ferror@plt+0xfa00>
  411f08:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411f0c:	add	x0, x0, #0xed0
  411f10:	ldr	x0, [x0]
  411f14:	bl	412f4c <ferror@plt+0x109dc>
  411f18:	b	411f70 <ferror@plt+0xfa00>
  411f1c:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411f20:	add	x0, x0, #0xed0
  411f24:	ldr	x0, [x0]
  411f28:	cmp	x0, #0x0
  411f2c:	b.ne	411f70 <ferror@plt+0xfa00>  // b.any
  411f30:	ldr	w0, [sp, #44]
  411f34:	and	w0, w0, #0x1
  411f38:	cmp	w0, #0x0
  411f3c:	b.ne	411f50 <ferror@plt+0xf9e0>  // b.any
  411f40:	ldr	w0, [sp, #44]
  411f44:	and	w0, w0, #0x4
  411f48:	cmp	w0, #0x0
  411f4c:	b.eq	411f70 <ferror@plt+0xfa00>  // b.none
  411f50:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  411f54:	ldr	x0, [x0, #4016]
  411f58:	ldr	x0, [x0]
  411f5c:	ldr	x3, [sp, #16]
  411f60:	ldr	x2, [sp, #24]
  411f64:	ldr	w1, [sp, #40]
  411f68:	bl	41226c <ferror@plt+0xfcfc>
  411f6c:	b	411f70 <ferror@plt+0xfa00>
  411f70:	nop
  411f74:	ldp	x29, x30, [sp], #48
  411f78:	ret
  411f7c:	stp	x29, x30, [sp, #-16]!
  411f80:	mov	x29, sp
  411f84:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411f88:	add	x0, x0, #0xed0
  411f8c:	ldr	x0, [x0]
  411f90:	cmp	x0, #0x0
  411f94:	b.ne	411fb4 <ferror@plt+0xfa44>  // b.any
  411f98:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  411f9c:	ldr	x0, [x0, #4048]
  411fa0:	ldr	x0, [x0]
  411fa4:	mov	x1, x0
  411fa8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  411fac:	add	x0, x0, #0xc48
  411fb0:	bl	4024d0 <printf@plt>
  411fb4:	nop
  411fb8:	ldp	x29, x30, [sp], #16
  411fbc:	ret
  411fc0:	stp	x29, x30, [sp, #-16]!
  411fc4:	mov	x29, sp
  411fc8:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  411fcc:	add	x0, x0, #0xedc
  411fd0:	mov	w1, #0x1                   	// #1
  411fd4:	str	w1, [x0]
  411fd8:	bl	4121c0 <ferror@plt+0xfc50>
  411fdc:	nop
  411fe0:	ldp	x29, x30, [sp], #16
  411fe4:	ret
  411fe8:	stp	x29, x30, [sp, #-32]!
  411fec:	mov	x29, sp
  411ff0:	str	w0, [sp, #28]
  411ff4:	str	w1, [sp, #24]
  411ff8:	ldr	w0, [sp, #24]
  411ffc:	cmp	w0, #0x0
  412000:	b.ne	412010 <ferror@plt+0xfaa0>  // b.any
  412004:	ldr	w0, [sp, #28]
  412008:	cmp	w0, #0x0
  41200c:	b.ne	412018 <ferror@plt+0xfaa8>  // b.any
  412010:	mov	w0, #0x0                   	// #0
  412014:	b	412050 <ferror@plt+0xfae0>
  412018:	ldr	w0, [sp, #28]
  41201c:	cmp	w0, #0x2
  412020:	b.eq	412040 <ferror@plt+0xfad0>  // b.none
  412024:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  412028:	ldr	x0, [x0, #4016]
  41202c:	ldr	x0, [x0]
  412030:	bl	4020c0 <fileno@plt>
  412034:	bl	402410 <isatty@plt>
  412038:	cmp	w0, #0x0
  41203c:	b.eq	41204c <ferror@plt+0xfadc>  // b.none
  412040:	bl	411fc0 <ferror@plt+0xfa50>
  412044:	mov	w0, #0x1                   	// #1
  412048:	b	412050 <ferror@plt+0xfae0>
  41204c:	mov	w0, #0x0                   	// #0
  412050:	ldp	x29, x30, [sp], #32
  412054:	ret
  412058:	stp	x29, x30, [sp, #-80]!
  41205c:	mov	x29, sp
  412060:	str	x0, [x29, #24]
  412064:	str	x1, [x29, #16]
  412068:	ldr	x0, [x29, #16]
  41206c:	cmp	x0, #0x0
  412070:	b.ne	41207c <ferror@plt+0xfb0c>  // b.any
  412074:	mov	w0, #0x0                   	// #0
  412078:	b	4121b4 <ferror@plt+0xfc44>
  41207c:	ldr	x0, [x29, #24]
  412080:	str	x0, [x29, #64]
  412084:	ldr	x0, [x29, #64]
  412088:	bl	401f60 <strlen@plt>
  41208c:	add	x0, x0, #0x1
  412090:	str	x0, [x29, #56]
  412094:	ldr	x0, [x29, #56]
  412098:	add	x0, x0, #0xf
  41209c:	lsr	x0, x0, #4
  4120a0:	lsl	x0, x0, #4
  4120a4:	sub	sp, sp, x0
  4120a8:	mov	x0, sp
  4120ac:	add	x0, x0, #0xf
  4120b0:	lsr	x0, x0, #4
  4120b4:	lsl	x0, x0, #4
  4120b8:	str	x0, [x29, #48]
  4120bc:	ldr	x2, [x29, #56]
  4120c0:	ldr	x1, [x29, #64]
  4120c4:	ldr	x0, [x29, #48]
  4120c8:	bl	401f20 <memcpy@plt>
  4120cc:	str	x0, [x29, #40]
  4120d0:	mov	w1, #0x3d                  	// #61
  4120d4:	ldr	x0, [x29, #40]
  4120d8:	bl	402470 <strchrnul@plt>
  4120dc:	str	x0, [x29, #72]
  4120e0:	ldr	x0, [x29, #72]
  4120e4:	ldrb	w0, [x0]
  4120e8:	cmp	w0, #0x0
  4120ec:	b.eq	412100 <ferror@plt+0xfb90>  // b.none
  4120f0:	ldr	x0, [x29, #72]
  4120f4:	add	x1, x0, #0x1
  4120f8:	str	x1, [x29, #72]
  4120fc:	strb	wzr, [x0]
  412100:	adrp	x0, 418000 <ferror@plt+0x15a90>
  412104:	add	x1, x0, #0xcf8
  412108:	ldr	x0, [x29, #40]
  41210c:	bl	40d37c <ferror@plt+0xae0c>
  412110:	and	w0, w0, #0xff
  412114:	cmp	w0, #0x0
  412118:	b.eq	412124 <ferror@plt+0xfbb4>  // b.none
  41211c:	mov	w0, #0x0                   	// #0
  412120:	b	4121b4 <ferror@plt+0xfc44>
  412124:	ldr	x0, [x29, #72]
  412128:	ldrb	w0, [x0]
  41212c:	cmp	w0, #0x0
  412130:	b.eq	41214c <ferror@plt+0xfbdc>  // b.none
  412134:	adrp	x0, 418000 <ferror@plt+0x15a90>
  412138:	add	x1, x0, #0xd00
  41213c:	ldr	x0, [x29, #72]
  412140:	bl	4022b0 <strcmp@plt>
  412144:	cmp	w0, #0x0
  412148:	b.ne	41215c <ferror@plt+0xfbec>  // b.any
  41214c:	ldr	x0, [x29, #16]
  412150:	mov	w1, #0x2                   	// #2
  412154:	str	w1, [x0]
  412158:	b	4121b0 <ferror@plt+0xfc40>
  41215c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  412160:	add	x1, x0, #0xd08
  412164:	ldr	x0, [x29, #72]
  412168:	bl	4022b0 <strcmp@plt>
  41216c:	cmp	w0, #0x0
  412170:	b.ne	412184 <ferror@plt+0xfc14>  // b.any
  412174:	ldr	x0, [x29, #16]
  412178:	mov	w1, #0x1                   	// #1
  41217c:	str	w1, [x0]
  412180:	b	4121b0 <ferror@plt+0xfc40>
  412184:	adrp	x0, 418000 <ferror@plt+0x15a90>
  412188:	add	x1, x0, #0xd10
  41218c:	ldr	x0, [x29, #72]
  412190:	bl	4022b0 <strcmp@plt>
  412194:	cmp	w0, #0x0
  412198:	b.ne	4121a8 <ferror@plt+0xfc38>  // b.any
  41219c:	ldr	x0, [x29, #16]
  4121a0:	str	wzr, [x0]
  4121a4:	b	4121b0 <ferror@plt+0xfc40>
  4121a8:	mov	w0, #0x0                   	// #0
  4121ac:	b	4121b4 <ferror@plt+0xfc44>
  4121b0:	mov	w0, #0x1                   	// #1
  4121b4:	mov	sp, x29
  4121b8:	ldp	x29, x30, [sp], #80
  4121bc:	ret
  4121c0:	stp	x29, x30, [sp, #-32]!
  4121c4:	mov	x29, sp
  4121c8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4121cc:	add	x0, x0, #0xd18
  4121d0:	bl	402500 <getenv@plt>
  4121d4:	str	x0, [sp, #24]
  4121d8:	ldr	x0, [sp, #24]
  4121dc:	cmp	x0, #0x0
  4121e0:	b.eq	412260 <ferror@plt+0xfcf0>  // b.none
  4121e4:	mov	w1, #0x3b                  	// #59
  4121e8:	ldr	x0, [sp, #24]
  4121ec:	bl	402240 <strrchr@plt>
  4121f0:	str	x0, [sp, #24]
  4121f4:	ldr	x0, [sp, #24]
  4121f8:	cmp	x0, #0x0
  4121fc:	b.eq	412260 <ferror@plt+0xfcf0>  // b.none
  412200:	ldr	x0, [sp, #24]
  412204:	add	x0, x0, #0x1
  412208:	ldrb	w0, [x0]
  41220c:	cmp	w0, #0x2f
  412210:	b.ls	412228 <ferror@plt+0xfcb8>  // b.plast
  412214:	ldr	x0, [sp, #24]
  412218:	add	x0, x0, #0x1
  41221c:	ldrb	w0, [x0]
  412220:	cmp	w0, #0x36
  412224:	b.ls	41223c <ferror@plt+0xfccc>  // b.plast
  412228:	ldr	x0, [sp, #24]
  41222c:	add	x0, x0, #0x1
  412230:	ldrb	w0, [x0]
  412234:	cmp	w0, #0x38
  412238:	b.ne	412260 <ferror@plt+0xfcf0>  // b.any
  41223c:	ldr	x0, [sp, #24]
  412240:	add	x0, x0, #0x2
  412244:	ldrb	w0, [x0]
  412248:	cmp	w0, #0x0
  41224c:	b.ne	412260 <ferror@plt+0xfcf0>  // b.any
  412250:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  412254:	add	x0, x0, #0xed8
  412258:	mov	w1, #0x1                   	// #1
  41225c:	str	w1, [x0]
  412260:	nop
  412264:	ldp	x29, x30, [sp], #32
  412268:	ret
  41226c:	stp	x29, x30, [sp, #-304]!
  412270:	mov	x29, sp
  412274:	str	x0, [sp, #72]
  412278:	str	w1, [sp, #68]
  41227c:	str	x2, [sp, #56]
  412280:	str	x3, [sp, #264]
  412284:	str	x4, [sp, #272]
  412288:	str	x5, [sp, #280]
  41228c:	str	x6, [sp, #288]
  412290:	str	x7, [sp, #296]
  412294:	str	q0, [sp, #128]
  412298:	str	q1, [sp, #144]
  41229c:	str	q2, [sp, #160]
  4122a0:	str	q3, [sp, #176]
  4122a4:	str	q4, [sp, #192]
  4122a8:	str	q5, [sp, #208]
  4122ac:	str	q6, [sp, #224]
  4122b0:	str	q7, [sp, #240]
  4122b4:	str	wzr, [sp, #124]
  4122b8:	add	x0, sp, #0x130
  4122bc:	str	x0, [sp, #88]
  4122c0:	add	x0, sp, #0x130
  4122c4:	str	x0, [sp, #96]
  4122c8:	add	x0, sp, #0x100
  4122cc:	str	x0, [sp, #104]
  4122d0:	mov	w0, #0xffffffd8            	// #-40
  4122d4:	str	w0, [sp, #112]
  4122d8:	mov	w0, #0xffffff80            	// #-128
  4122dc:	str	w0, [sp, #116]
  4122e0:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  4122e4:	add	x0, x0, #0xedc
  4122e8:	ldr	w0, [x0]
  4122ec:	cmp	w0, #0x0
  4122f0:	b.eq	412300 <ferror@plt+0xfd90>  // b.none
  4122f4:	ldr	w0, [sp, #68]
  4122f8:	cmp	w0, #0x6
  4122fc:	b.ne	412334 <ferror@plt+0xfdc4>  // b.any
  412300:	add	x2, sp, #0x10
  412304:	add	x3, sp, #0x58
  412308:	ldp	x0, x1, [x3]
  41230c:	stp	x0, x1, [x2]
  412310:	ldp	x0, x1, [x3, #16]
  412314:	stp	x0, x1, [x2, #16]
  412318:	add	x0, sp, #0x10
  41231c:	mov	x2, x0
  412320:	ldr	x1, [sp, #56]
  412324:	ldr	x0, [sp, #72]
  412328:	bl	4024c0 <vfprintf@plt>
  41232c:	str	w0, [sp, #124]
  412330:	b	412408 <ferror@plt+0xfe98>
  412334:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x3bf8>
  412338:	add	x0, x0, #0xed8
  41233c:	ldr	w0, [x0]
  412340:	cmp	w0, #0x0
  412344:	b.eq	41235c <ferror@plt+0xfdec>  // b.none
  412348:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  41234c:	add	x0, x0, #0x3d8
  412350:	ldr	w1, [sp, #68]
  412354:	ldr	w0, [x0, x1, lsl #2]
  412358:	b	41236c <ferror@plt+0xfdfc>
  41235c:	adrp	x0, 42d000 <ferror@plt+0x2aa90>
  412360:	add	x0, x0, #0x3b8
  412364:	ldr	w1, [sp, #68]
  412368:	ldr	w0, [x0, x1, lsl #2]
  41236c:	adrp	x1, 42c000 <ferror@plt+0x29a90>
  412370:	add	x1, x1, #0xd10
  412374:	mov	w0, w0
  412378:	ldr	x0, [x1, x0, lsl #3]
  41237c:	mov	x2, x0
  412380:	adrp	x0, 418000 <ferror@plt+0x15a90>
  412384:	add	x1, x0, #0xd28
  412388:	ldr	x0, [sp, #72]
  41238c:	bl	402540 <fprintf@plt>
  412390:	mov	w1, w0
  412394:	ldr	w0, [sp, #124]
  412398:	add	w0, w0, w1
  41239c:	str	w0, [sp, #124]
  4123a0:	add	x2, sp, #0x10
  4123a4:	add	x3, sp, #0x58
  4123a8:	ldp	x0, x1, [x3]
  4123ac:	stp	x0, x1, [x2]
  4123b0:	ldp	x0, x1, [x3, #16]
  4123b4:	stp	x0, x1, [x2, #16]
  4123b8:	add	x0, sp, #0x10
  4123bc:	mov	x2, x0
  4123c0:	ldr	x1, [sp, #56]
  4123c4:	ldr	x0, [sp, #72]
  4123c8:	bl	4024c0 <vfprintf@plt>
  4123cc:	mov	w1, w0
  4123d0:	ldr	w0, [sp, #124]
  4123d4:	add	w0, w0, w1
  4123d8:	str	w0, [sp, #124]
  4123dc:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4123e0:	add	x0, x0, #0xcf0
  4123e4:	mov	x2, x0
  4123e8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4123ec:	add	x1, x0, #0xd28
  4123f0:	ldr	x0, [sp, #72]
  4123f4:	bl	402540 <fprintf@plt>
  4123f8:	mov	w1, w0
  4123fc:	ldr	w0, [sp, #124]
  412400:	add	w0, w0, w1
  412404:	str	w0, [sp, #124]
  412408:	ldr	w0, [sp, #124]
  41240c:	ldp	x29, x30, [sp], #304
  412410:	ret
  412414:	sub	sp, sp, #0x10
  412418:	strb	w0, [sp, #15]
  41241c:	ldrb	w0, [sp, #15]
  412420:	cmp	w0, #0x2
  412424:	b.eq	412434 <ferror@plt+0xfec4>  // b.none
  412428:	cmp	w0, #0xa
  41242c:	b.eq	41243c <ferror@plt+0xfecc>  // b.none
  412430:	b	412444 <ferror@plt+0xfed4>
  412434:	mov	w0, #0x2                   	// #2
  412438:	b	412448 <ferror@plt+0xfed8>
  41243c:	mov	w0, #0x3                   	// #3
  412440:	b	412448 <ferror@plt+0xfed8>
  412444:	mov	w0, #0x6                   	// #6
  412448:	add	sp, sp, #0x10
  41244c:	ret
  412450:	sub	sp, sp, #0x10
  412454:	strb	w0, [sp, #15]
  412458:	ldrb	w0, [sp, #15]
  41245c:	cmp	w0, #0x2
  412460:	b.eq	412474 <ferror@plt+0xff04>  // b.none
  412464:	cmp	w0, #0x6
  412468:	b.ne	41247c <ferror@plt+0xff0c>  // b.any
  41246c:	mov	w0, #0x4                   	// #4
  412470:	b	412480 <ferror@plt+0xff10>
  412474:	mov	w0, #0x5                   	// #5
  412478:	b	412480 <ferror@plt+0xff10>
  41247c:	mov	w0, #0x6                   	// #6
  412480:	add	sp, sp, #0x10
  412484:	ret
  412488:	stp	x29, x30, [sp, #-80]!
  41248c:	mov	x29, sp
  412490:	str	x0, [sp, #40]
  412494:	str	x1, [sp, #32]
  412498:	str	x2, [sp, #24]
  41249c:	ldr	x0, [sp, #24]
  4124a0:	str	x0, [sp, #72]
  4124a4:	ldr	x0, [sp, #32]
  4124a8:	str	x0, [sp, #64]
  4124ac:	str	wzr, [sp, #60]
  4124b0:	ldr	w0, [sp, #60]
  4124b4:	add	w1, w0, #0x1
  4124b8:	str	w1, [sp, #60]
  4124bc:	sxtw	x0, w0
  4124c0:	lsl	x0, x0, #2
  4124c4:	ldr	x1, [sp, #40]
  4124c8:	add	x0, x1, x0
  4124cc:	ldr	w0, [x0]
  4124d0:	bl	402010 <ntohl@plt>
  4124d4:	str	w0, [sp, #56]
  4124d8:	ldr	w0, [sp, #56]
  4124dc:	lsr	w0, w0, #12
  4124e0:	str	w0, [sp, #52]
  4124e4:	ldr	w3, [sp, #52]
  4124e8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4124ec:	add	x2, x0, #0xd30
  4124f0:	ldr	x1, [sp, #72]
  4124f4:	ldr	x0, [sp, #64]
  4124f8:	bl	4020a0 <snprintf@plt>
  4124fc:	str	w0, [sp, #48]
  412500:	ldrsw	x0, [sp, #48]
  412504:	ldr	x1, [sp, #72]
  412508:	cmp	x1, x0
  41250c:	b.ls	41257c <ferror@plt+0x1000c>  // b.plast
  412510:	ldr	w0, [sp, #56]
  412514:	and	w0, w0, #0x100
  412518:	cmp	w0, #0x0
  41251c:	b.eq	412528 <ferror@plt+0xffb8>  // b.none
  412520:	ldr	x0, [sp, #32]
  412524:	b	412594 <ferror@plt+0x10024>
  412528:	ldrsw	x0, [sp, #48]
  41252c:	ldr	x1, [sp, #64]
  412530:	add	x0, x1, x0
  412534:	str	x0, [sp, #64]
  412538:	ldrsw	x0, [sp, #48]
  41253c:	ldr	x1, [sp, #72]
  412540:	sub	x0, x1, x0
  412544:	str	x0, [sp, #72]
  412548:	ldr	x0, [sp, #72]
  41254c:	cmp	x0, #0x0
  412550:	b.eq	4124b0 <ferror@plt+0xff40>  // b.none
  412554:	ldr	x0, [sp, #64]
  412558:	mov	w1, #0x2f                  	// #47
  41255c:	strb	w1, [x0]
  412560:	ldr	x0, [sp, #64]
  412564:	add	x0, x0, #0x1
  412568:	str	x0, [sp, #64]
  41256c:	ldr	x0, [sp, #72]
  412570:	sub	x0, x0, #0x1
  412574:	str	x0, [sp, #72]
  412578:	b	4124b0 <ferror@plt+0xff40>
  41257c:	nop
  412580:	bl	4024f0 <__errno_location@plt>
  412584:	mov	x1, x0
  412588:	mov	w0, #0xfffffff9            	// #-7
  41258c:	str	w0, [x1]
  412590:	mov	x0, #0x0                   	// #0
  412594:	ldp	x29, x30, [sp], #80
  412598:	ret
  41259c:	stp	x29, x30, [sp, #-48]!
  4125a0:	mov	x29, sp
  4125a4:	str	w0, [sp, #44]
  4125a8:	str	x1, [sp, #32]
  4125ac:	str	x2, [sp, #24]
  4125b0:	str	x3, [sp, #16]
  4125b4:	ldr	w0, [sp, #44]
  4125b8:	cmp	w0, #0x1c
  4125bc:	b.ne	4125dc <ferror@plt+0x1006c>  // b.any
  4125c0:	bl	4024f0 <__errno_location@plt>
  4125c4:	str	wzr, [x0]
  4125c8:	ldr	x2, [sp, #16]
  4125cc:	ldr	x1, [sp, #24]
  4125d0:	ldr	x0, [sp, #32]
  4125d4:	bl	412488 <ferror@plt+0xff18>
  4125d8:	b	4125f0 <ferror@plt+0x10080>
  4125dc:	bl	4024f0 <__errno_location@plt>
  4125e0:	mov	x1, x0
  4125e4:	mov	w0, #0x61                  	// #97
  4125e8:	str	w0, [x1]
  4125ec:	mov	x0, #0x0                   	// #0
  4125f0:	ldp	x29, x30, [sp], #48
  4125f4:	ret
  4125f8:	stp	x29, x30, [sp, #-96]!
  4125fc:	mov	x29, sp
  412600:	str	x19, [sp, #16]
  412604:	str	x0, [sp, #56]
  412608:	str	x1, [sp, #48]
  41260c:	str	w2, [sp, #44]
  412610:	str	wzr, [sp, #92]
  412614:	b	4126e8 <ferror@plt+0x10178>
  412618:	add	x0, sp, #0x48
  41261c:	mov	w2, #0x0                   	// #0
  412620:	mov	x1, x0
  412624:	ldr	x0, [sp, #56]
  412628:	bl	401f50 <strtoul@plt>
  41262c:	str	x0, [sp, #80]
  412630:	ldr	x1, [sp, #80]
  412634:	mov	x0, #0xfffff               	// #1048575
  412638:	cmp	x1, x0
  41263c:	b.ls	412648 <ferror@plt+0x100d8>  // b.plast
  412640:	mov	w0, #0x0                   	// #0
  412644:	b	412720 <ferror@plt+0x101b0>
  412648:	ldr	x0, [sp, #72]
  41264c:	ldr	x1, [sp, #56]
  412650:	cmp	x1, x0
  412654:	b.ne	412660 <ferror@plt+0x100f0>  // b.any
  412658:	mov	w0, #0x0                   	// #0
  41265c:	b	412720 <ferror@plt+0x101b0>
  412660:	ldr	x0, [sp, #80]
  412664:	lsl	w0, w0, #12
  412668:	bl	401fb0 <htonl@plt>
  41266c:	mov	w1, w0
  412670:	ldr	x0, [sp, #48]
  412674:	str	w1, [x0]
  412678:	ldr	x0, [sp, #72]
  41267c:	ldrb	w0, [x0]
  412680:	cmp	w0, #0x0
  412684:	b.ne	4126ac <ferror@plt+0x1013c>  // b.any
  412688:	ldr	x0, [sp, #48]
  41268c:	ldr	w19, [x0]
  412690:	mov	w0, #0x100                 	// #256
  412694:	bl	401fb0 <htonl@plt>
  412698:	orr	w1, w19, w0
  41269c:	ldr	x0, [sp, #48]
  4126a0:	str	w1, [x0]
  4126a4:	mov	w0, #0x1                   	// #1
  4126a8:	b	412720 <ferror@plt+0x101b0>
  4126ac:	ldr	x0, [sp, #72]
  4126b0:	ldrb	w0, [x0]
  4126b4:	cmp	w0, #0x2f
  4126b8:	b.eq	4126c4 <ferror@plt+0x10154>  // b.none
  4126bc:	mov	w0, #0x0                   	// #0
  4126c0:	b	412720 <ferror@plt+0x101b0>
  4126c4:	ldr	x0, [sp, #72]
  4126c8:	add	x0, x0, #0x1
  4126cc:	str	x0, [sp, #56]
  4126d0:	ldr	x0, [sp, #48]
  4126d4:	add	x0, x0, #0x4
  4126d8:	str	x0, [sp, #48]
  4126dc:	ldr	w0, [sp, #92]
  4126e0:	add	w0, w0, #0x1
  4126e4:	str	w0, [sp, #92]
  4126e8:	ldr	w1, [sp, #92]
  4126ec:	ldr	w0, [sp, #44]
  4126f0:	cmp	w1, w0
  4126f4:	b.cc	412618 <ferror@plt+0x100a8>  // b.lo, b.ul, b.last
  4126f8:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  4126fc:	ldr	x0, [x0, #3992]
  412700:	ldr	x0, [x0]
  412704:	mov	x3, x0
  412708:	mov	x2, #0x18                  	// #24
  41270c:	mov	x1, #0x1                   	// #1
  412710:	adrp	x0, 418000 <ferror@plt+0x15a90>
  412714:	add	x0, x0, #0xd38
  412718:	bl	4023a0 <fwrite@plt>
  41271c:	mov	w0, #0x0                   	// #0
  412720:	ldr	x19, [sp, #16]
  412724:	ldp	x29, x30, [sp], #96
  412728:	ret
  41272c:	stp	x29, x30, [sp, #-64]!
  412730:	mov	x29, sp
  412734:	str	w0, [sp, #44]
  412738:	str	x1, [sp, #32]
  41273c:	str	x2, [sp, #24]
  412740:	str	x3, [sp, #16]
  412744:	ldr	x0, [sp, #16]
  412748:	lsr	x0, x0, #2
  41274c:	str	w0, [sp, #56]
  412750:	ldr	w0, [sp, #44]
  412754:	cmp	w0, #0x1c
  412758:	b.ne	41277c <ferror@plt+0x1020c>  // b.any
  41275c:	bl	4024f0 <__errno_location@plt>
  412760:	str	wzr, [x0]
  412764:	ldr	w2, [sp, #56]
  412768:	ldr	x1, [sp, #24]
  41276c:	ldr	x0, [sp, #32]
  412770:	bl	4125f8 <ferror@plt+0x10088>
  412774:	str	w0, [sp, #60]
  412778:	b	412794 <ferror@plt+0x10224>
  41277c:	bl	4024f0 <__errno_location@plt>
  412780:	mov	x1, x0
  412784:	mov	w0, #0x61                  	// #97
  412788:	str	w0, [x1]
  41278c:	mov	w0, #0xffffffff            	// #-1
  412790:	str	w0, [sp, #60]
  412794:	ldr	w0, [sp, #60]
  412798:	ldp	x29, x30, [sp], #64
  41279c:	ret
  4127a0:	stp	x29, x30, [sp, #-48]!
  4127a4:	mov	x29, sp
  4127a8:	str	x0, [sp, #24]
  4127ac:	str	wzr, [sp, #44]
  4127b0:	b	4127e0 <ferror@plt+0x10270>
  4127b4:	ldr	x0, [sp, #24]
  4127b8:	ldr	x0, [x0]
  4127bc:	mov	x3, x0
  4127c0:	mov	x2, #0x4                   	// #4
  4127c4:	mov	x1, #0x1                   	// #1
  4127c8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4127cc:	add	x0, x0, #0xd58
  4127d0:	bl	4023a0 <fwrite@plt>
  4127d4:	ldr	w0, [sp, #44]
  4127d8:	add	w0, w0, #0x1
  4127dc:	str	w0, [sp, #44]
  4127e0:	ldr	x0, [sp, #24]
  4127e4:	ldr	w0, [x0, #8]
  4127e8:	ldr	w1, [sp, #44]
  4127ec:	cmp	w1, w0
  4127f0:	b.cc	4127b4 <ferror@plt+0x10244>  // b.lo, b.ul, b.last
  4127f4:	nop
  4127f8:	nop
  4127fc:	ldp	x29, x30, [sp], #48
  412800:	ret
  412804:	stp	x29, x30, [sp, #-32]!
  412808:	mov	x29, sp
  41280c:	str	x0, [sp, #24]
  412810:	ldr	x0, [sp, #24]
  412814:	ldrb	w0, [x0, #12]
  412818:	eor	w0, w0, #0x1
  41281c:	and	w0, w0, #0xff
  412820:	cmp	w0, #0x0
  412824:	b.ne	412848 <ferror@plt+0x102d8>  // b.any
  412828:	ldr	x0, [sp, #24]
  41282c:	ldr	x0, [x0]
  412830:	mov	x1, x0
  412834:	mov	w0, #0xa                   	// #10
  412838:	bl	402050 <putc@plt>
  41283c:	ldr	x0, [sp, #24]
  412840:	bl	4127a0 <ferror@plt+0x10230>
  412844:	b	41284c <ferror@plt+0x102dc>
  412848:	nop
  41284c:	ldp	x29, x30, [sp], #32
  412850:	ret
  412854:	stp	x29, x30, [sp, #-32]!
  412858:	mov	x29, sp
  41285c:	str	x0, [sp, #24]
  412860:	ldr	x0, [sp, #24]
  412864:	ldrb	w0, [x0, #13]
  412868:	cmp	w0, #0x0
  41286c:	b.eq	412890 <ferror@plt+0x10320>  // b.none
  412870:	ldr	x0, [sp, #24]
  412874:	ldrb	w0, [x0, #13]
  412878:	mov	w2, w0
  41287c:	ldr	x0, [sp, #24]
  412880:	ldr	x0, [x0]
  412884:	mov	x1, x0
  412888:	mov	w0, w2
  41288c:	bl	402050 <putc@plt>
  412890:	ldr	x0, [sp, #24]
  412894:	mov	w1, #0x2c                  	// #44
  412898:	strb	w1, [x0, #13]
  41289c:	nop
  4128a0:	ldp	x29, x30, [sp], #32
  4128a4:	ret
  4128a8:	stp	x29, x30, [sp, #-32]!
  4128ac:	mov	x29, sp
  4128b0:	str	x0, [sp, #24]
  4128b4:	str	x1, [sp, #16]
  4128b8:	ldr	x0, [sp, #24]
  4128bc:	ldr	x0, [x0]
  4128c0:	mov	x1, x0
  4128c4:	mov	w0, #0x22                  	// #34
  4128c8:	bl	402050 <putc@plt>
  4128cc:	b	412a94 <ferror@plt+0x10524>
  4128d0:	ldr	x0, [sp, #16]
  4128d4:	ldrb	w0, [x0]
  4128d8:	cmp	w0, #0x5c
  4128dc:	b.eq	4129fc <ferror@plt+0x1048c>  // b.none
  4128e0:	cmp	w0, #0x5c
  4128e4:	b.gt	412a68 <ferror@plt+0x104f8>
  4128e8:	cmp	w0, #0x27
  4128ec:	b.eq	412a44 <ferror@plt+0x104d4>  // b.none
  4128f0:	cmp	w0, #0x27
  4128f4:	b.gt	412a68 <ferror@plt+0x104f8>
  4128f8:	cmp	w0, #0x22
  4128fc:	b.eq	412a20 <ferror@plt+0x104b0>  // b.none
  412900:	cmp	w0, #0x22
  412904:	b.gt	412a68 <ferror@plt+0x104f8>
  412908:	cmp	w0, #0xd
  41290c:	b.eq	412990 <ferror@plt+0x10420>  // b.none
  412910:	cmp	w0, #0xd
  412914:	b.gt	412a68 <ferror@plt+0x104f8>
  412918:	cmp	w0, #0xc
  41291c:	b.eq	4129b4 <ferror@plt+0x10444>  // b.none
  412920:	cmp	w0, #0xc
  412924:	b.gt	412a68 <ferror@plt+0x104f8>
  412928:	cmp	w0, #0xa
  41292c:	b.eq	41296c <ferror@plt+0x103fc>  // b.none
  412930:	cmp	w0, #0xa
  412934:	b.gt	412a68 <ferror@plt+0x104f8>
  412938:	cmp	w0, #0x8
  41293c:	b.eq	4129d8 <ferror@plt+0x10468>  // b.none
  412940:	cmp	w0, #0x9
  412944:	b.ne	412a68 <ferror@plt+0x104f8>  // b.any
  412948:	ldr	x0, [sp, #24]
  41294c:	ldr	x0, [x0]
  412950:	mov	x3, x0
  412954:	mov	x2, #0x2                   	// #2
  412958:	mov	x1, #0x1                   	// #1
  41295c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  412960:	add	x0, x0, #0xd60
  412964:	bl	4023a0 <fwrite@plt>
  412968:	b	412a88 <ferror@plt+0x10518>
  41296c:	ldr	x0, [sp, #24]
  412970:	ldr	x0, [x0]
  412974:	mov	x3, x0
  412978:	mov	x2, #0x2                   	// #2
  41297c:	mov	x1, #0x1                   	// #1
  412980:	adrp	x0, 418000 <ferror@plt+0x15a90>
  412984:	add	x0, x0, #0xd68
  412988:	bl	4023a0 <fwrite@plt>
  41298c:	b	412a88 <ferror@plt+0x10518>
  412990:	ldr	x0, [sp, #24]
  412994:	ldr	x0, [x0]
  412998:	mov	x3, x0
  41299c:	mov	x2, #0x2                   	// #2
  4129a0:	mov	x1, #0x1                   	// #1
  4129a4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4129a8:	add	x0, x0, #0xd70
  4129ac:	bl	4023a0 <fwrite@plt>
  4129b0:	b	412a88 <ferror@plt+0x10518>
  4129b4:	ldr	x0, [sp, #24]
  4129b8:	ldr	x0, [x0]
  4129bc:	mov	x3, x0
  4129c0:	mov	x2, #0x2                   	// #2
  4129c4:	mov	x1, #0x1                   	// #1
  4129c8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4129cc:	add	x0, x0, #0xd78
  4129d0:	bl	4023a0 <fwrite@plt>
  4129d4:	b	412a88 <ferror@plt+0x10518>
  4129d8:	ldr	x0, [sp, #24]
  4129dc:	ldr	x0, [x0]
  4129e0:	mov	x3, x0
  4129e4:	mov	x2, #0x2                   	// #2
  4129e8:	mov	x1, #0x1                   	// #1
  4129ec:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4129f0:	add	x0, x0, #0xd80
  4129f4:	bl	4023a0 <fwrite@plt>
  4129f8:	b	412a88 <ferror@plt+0x10518>
  4129fc:	ldr	x0, [sp, #24]
  412a00:	ldr	x0, [x0]
  412a04:	mov	x3, x0
  412a08:	mov	x2, #0x2                   	// #2
  412a0c:	mov	x1, #0x1                   	// #1
  412a10:	adrp	x0, 418000 <ferror@plt+0x15a90>
  412a14:	add	x0, x0, #0xd88
  412a18:	bl	4023a0 <fwrite@plt>
  412a1c:	b	412a88 <ferror@plt+0x10518>
  412a20:	ldr	x0, [sp, #24]
  412a24:	ldr	x0, [x0]
  412a28:	mov	x3, x0
  412a2c:	mov	x2, #0x2                   	// #2
  412a30:	mov	x1, #0x1                   	// #1
  412a34:	adrp	x0, 418000 <ferror@plt+0x15a90>
  412a38:	add	x0, x0, #0xd90
  412a3c:	bl	4023a0 <fwrite@plt>
  412a40:	b	412a88 <ferror@plt+0x10518>
  412a44:	ldr	x0, [sp, #24]
  412a48:	ldr	x0, [x0]
  412a4c:	mov	x3, x0
  412a50:	mov	x2, #0x2                   	// #2
  412a54:	mov	x1, #0x1                   	// #1
  412a58:	adrp	x0, 418000 <ferror@plt+0x15a90>
  412a5c:	add	x0, x0, #0xd98
  412a60:	bl	4023a0 <fwrite@plt>
  412a64:	b	412a88 <ferror@plt+0x10518>
  412a68:	ldr	x0, [sp, #16]
  412a6c:	ldrb	w0, [x0]
  412a70:	mov	w2, w0
  412a74:	ldr	x0, [sp, #24]
  412a78:	ldr	x0, [x0]
  412a7c:	mov	x1, x0
  412a80:	mov	w0, w2
  412a84:	bl	402050 <putc@plt>
  412a88:	ldr	x0, [sp, #16]
  412a8c:	add	x0, x0, #0x1
  412a90:	str	x0, [sp, #16]
  412a94:	ldr	x0, [sp, #16]
  412a98:	ldrb	w0, [x0]
  412a9c:	cmp	w0, #0x0
  412aa0:	b.ne	4128d0 <ferror@plt+0x10360>  // b.any
  412aa4:	ldr	x0, [sp, #24]
  412aa8:	ldr	x0, [x0]
  412aac:	mov	x1, x0
  412ab0:	mov	w0, #0x22                  	// #34
  412ab4:	bl	402050 <putc@plt>
  412ab8:	nop
  412abc:	ldp	x29, x30, [sp], #32
  412ac0:	ret
  412ac4:	stp	x29, x30, [sp, #-48]!
  412ac8:	mov	x29, sp
  412acc:	str	x0, [sp, #24]
  412ad0:	mov	x0, #0x10                  	// #16
  412ad4:	bl	402120 <malloc@plt>
  412ad8:	str	x0, [sp, #40]
  412adc:	ldr	x0, [sp, #40]
  412ae0:	cmp	x0, #0x0
  412ae4:	b.eq	412b0c <ferror@plt+0x1059c>  // b.none
  412ae8:	ldr	x0, [sp, #40]
  412aec:	ldr	x1, [sp, #24]
  412af0:	str	x1, [x0]
  412af4:	ldr	x0, [sp, #40]
  412af8:	str	wzr, [x0, #8]
  412afc:	ldr	x0, [sp, #40]
  412b00:	strb	wzr, [x0, #12]
  412b04:	ldr	x0, [sp, #40]
  412b08:	strb	wzr, [x0, #13]
  412b0c:	ldr	x0, [sp, #40]
  412b10:	ldp	x29, x30, [sp], #48
  412b14:	ret
  412b18:	stp	x29, x30, [sp, #-48]!
  412b1c:	mov	x29, sp
  412b20:	str	x0, [sp, #24]
  412b24:	ldr	x0, [sp, #24]
  412b28:	ldr	x0, [x0]
  412b2c:	str	x0, [sp, #40]
  412b30:	ldr	x0, [sp, #40]
  412b34:	ldr	w0, [x0, #8]
  412b38:	cmp	w0, #0x0
  412b3c:	b.eq	412b60 <ferror@plt+0x105f0>  // b.none
  412b40:	adrp	x0, 418000 <ferror@plt+0x15a90>
  412b44:	add	x3, x0, #0xe40
  412b48:	mov	w2, #0x6e                  	// #110
  412b4c:	adrp	x0, 418000 <ferror@plt+0x15a90>
  412b50:	add	x1, x0, #0xda0
  412b54:	adrp	x0, 418000 <ferror@plt+0x15a90>
  412b58:	add	x0, x0, #0xdb0
  412b5c:	bl	4024e0 <__assert_fail@plt>
  412b60:	ldr	x0, [sp, #40]
  412b64:	ldr	x0, [x0]
  412b68:	mov	x1, x0
  412b6c:	mov	w0, #0xa                   	// #10
  412b70:	bl	402080 <fputc@plt>
  412b74:	ldr	x0, [sp, #40]
  412b78:	ldr	x0, [x0]
  412b7c:	bl	4023c0 <fflush@plt>
  412b80:	ldr	x0, [sp, #40]
  412b84:	bl	402330 <free@plt>
  412b88:	ldr	x0, [sp, #24]
  412b8c:	str	xzr, [x0]
  412b90:	nop
  412b94:	ldp	x29, x30, [sp], #48
  412b98:	ret
  412b9c:	sub	sp, sp, #0x10
  412ba0:	str	x0, [sp, #8]
  412ba4:	strb	w1, [sp, #7]
  412ba8:	ldr	x0, [sp, #8]
  412bac:	ldrb	w1, [sp, #7]
  412bb0:	strb	w1, [x0, #12]
  412bb4:	nop
  412bb8:	add	sp, sp, #0x10
  412bbc:	ret
  412bc0:	stp	x29, x30, [sp, #-32]!
  412bc4:	mov	x29, sp
  412bc8:	str	x0, [sp, #24]
  412bcc:	str	w1, [sp, #20]
  412bd0:	ldr	x0, [sp, #24]
  412bd4:	bl	412854 <ferror@plt+0x102e4>
  412bd8:	ldr	x0, [sp, #24]
  412bdc:	ldr	x0, [x0]
  412be0:	mov	x1, x0
  412be4:	ldr	w0, [sp, #20]
  412be8:	bl	402050 <putc@plt>
  412bec:	ldr	x0, [sp, #24]
  412bf0:	ldr	w0, [x0, #8]
  412bf4:	add	w1, w0, #0x1
  412bf8:	ldr	x0, [sp, #24]
  412bfc:	str	w1, [x0, #8]
  412c00:	ldr	x0, [sp, #24]
  412c04:	strb	wzr, [x0, #13]
  412c08:	nop
  412c0c:	ldp	x29, x30, [sp], #32
  412c10:	ret
  412c14:	stp	x29, x30, [sp, #-32]!
  412c18:	mov	x29, sp
  412c1c:	str	x0, [sp, #24]
  412c20:	str	w1, [sp, #20]
  412c24:	ldr	x0, [sp, #24]
  412c28:	ldr	w0, [x0, #8]
  412c2c:	cmp	w0, #0x0
  412c30:	b.ne	412c54 <ferror@plt+0x106e4>  // b.any
  412c34:	adrp	x0, 418000 <ferror@plt+0x15a90>
  412c38:	add	x3, x0, #0xe50
  412c3c:	mov	w2, #0x85                  	// #133
  412c40:	adrp	x0, 418000 <ferror@plt+0x15a90>
  412c44:	add	x1, x0, #0xda0
  412c48:	adrp	x0, 418000 <ferror@plt+0x15a90>
  412c4c:	add	x0, x0, #0xdc8
  412c50:	bl	4024e0 <__assert_fail@plt>
  412c54:	ldr	x0, [sp, #24]
  412c58:	ldr	w0, [x0, #8]
  412c5c:	sub	w1, w0, #0x1
  412c60:	ldr	x0, [sp, #24]
  412c64:	str	w1, [x0, #8]
  412c68:	ldr	x0, [sp, #24]
  412c6c:	ldrb	w0, [x0, #13]
  412c70:	cmp	w0, #0x0
  412c74:	b.eq	412c80 <ferror@plt+0x10710>  // b.none
  412c78:	ldr	x0, [sp, #24]
  412c7c:	bl	412804 <ferror@plt+0x10294>
  412c80:	ldr	x0, [sp, #24]
  412c84:	ldr	x0, [x0]
  412c88:	mov	x1, x0
  412c8c:	ldr	w0, [sp, #20]
  412c90:	bl	402050 <putc@plt>
  412c94:	ldr	x0, [sp, #24]
  412c98:	mov	w1, #0x2c                  	// #44
  412c9c:	strb	w1, [x0, #13]
  412ca0:	nop
  412ca4:	ldp	x29, x30, [sp], #32
  412ca8:	ret
  412cac:	stp	x29, x30, [sp, #-32]!
  412cb0:	mov	x29, sp
  412cb4:	str	x0, [sp, #24]
  412cb8:	str	x1, [sp, #16]
  412cbc:	ldr	x0, [sp, #24]
  412cc0:	bl	412854 <ferror@plt+0x102e4>
  412cc4:	ldr	x0, [sp, #24]
  412cc8:	bl	412804 <ferror@plt+0x10294>
  412ccc:	ldr	x0, [sp, #24]
  412cd0:	strb	wzr, [x0, #13]
  412cd4:	ldr	x1, [sp, #16]
  412cd8:	ldr	x0, [sp, #24]
  412cdc:	bl	4128a8 <ferror@plt+0x10338>
  412ce0:	ldr	x0, [sp, #24]
  412ce4:	ldr	x0, [x0]
  412ce8:	mov	x1, x0
  412cec:	mov	w0, #0x3a                  	// #58
  412cf0:	bl	402050 <putc@plt>
  412cf4:	ldr	x0, [sp, #24]
  412cf8:	ldrb	w0, [x0, #12]
  412cfc:	cmp	w0, #0x0
  412d00:	b.eq	412d18 <ferror@plt+0x107a8>  // b.none
  412d04:	ldr	x0, [sp, #24]
  412d08:	ldr	x0, [x0]
  412d0c:	mov	x1, x0
  412d10:	mov	w0, #0x20                  	// #32
  412d14:	bl	402050 <putc@plt>
  412d18:	nop
  412d1c:	ldp	x29, x30, [sp], #32
  412d20:	ret
  412d24:	stp	x29, x30, [sp, #-272]!
  412d28:	mov	x29, sp
  412d2c:	str	x0, [sp, #56]
  412d30:	str	x1, [sp, #48]
  412d34:	str	x2, [sp, #224]
  412d38:	str	x3, [sp, #232]
  412d3c:	str	x4, [sp, #240]
  412d40:	str	x5, [sp, #248]
  412d44:	str	x6, [sp, #256]
  412d48:	str	x7, [sp, #264]
  412d4c:	str	q0, [sp, #96]
  412d50:	str	q1, [sp, #112]
  412d54:	str	q2, [sp, #128]
  412d58:	str	q3, [sp, #144]
  412d5c:	str	q4, [sp, #160]
  412d60:	str	q5, [sp, #176]
  412d64:	str	q6, [sp, #192]
  412d68:	str	q7, [sp, #208]
  412d6c:	add	x0, sp, #0x110
  412d70:	str	x0, [sp, #64]
  412d74:	add	x0, sp, #0x110
  412d78:	str	x0, [sp, #72]
  412d7c:	add	x0, sp, #0xe0
  412d80:	str	x0, [sp, #80]
  412d84:	mov	w0, #0xffffffd0            	// #-48
  412d88:	str	w0, [sp, #88]
  412d8c:	mov	w0, #0xffffff80            	// #-128
  412d90:	str	w0, [sp, #92]
  412d94:	ldr	x0, [sp, #56]
  412d98:	bl	412854 <ferror@plt+0x102e4>
  412d9c:	ldr	x0, [sp, #56]
  412da0:	ldr	x4, [x0]
  412da4:	add	x2, sp, #0x10
  412da8:	add	x3, sp, #0x40
  412dac:	ldp	x0, x1, [x3]
  412db0:	stp	x0, x1, [x2]
  412db4:	ldp	x0, x1, [x3, #16]
  412db8:	stp	x0, x1, [x2, #16]
  412dbc:	add	x0, sp, #0x10
  412dc0:	mov	x2, x0
  412dc4:	ldr	x1, [sp, #48]
  412dc8:	mov	x0, x4
  412dcc:	bl	4024c0 <vfprintf@plt>
  412dd0:	nop
  412dd4:	ldp	x29, x30, [sp], #272
  412dd8:	ret
  412ddc:	stp	x29, x30, [sp, #-32]!
  412de0:	mov	x29, sp
  412de4:	str	x0, [sp, #24]
  412de8:	mov	w1, #0x7b                  	// #123
  412dec:	ldr	x0, [sp, #24]
  412df0:	bl	412bc0 <ferror@plt+0x10650>
  412df4:	nop
  412df8:	ldp	x29, x30, [sp], #32
  412dfc:	ret
  412e00:	stp	x29, x30, [sp, #-32]!
  412e04:	mov	x29, sp
  412e08:	str	x0, [sp, #24]
  412e0c:	mov	w1, #0x7d                  	// #125
  412e10:	ldr	x0, [sp, #24]
  412e14:	bl	412c14 <ferror@plt+0x106a4>
  412e18:	nop
  412e1c:	ldp	x29, x30, [sp], #32
  412e20:	ret
  412e24:	stp	x29, x30, [sp, #-32]!
  412e28:	mov	x29, sp
  412e2c:	str	x0, [sp, #24]
  412e30:	mov	w1, #0x5b                  	// #91
  412e34:	ldr	x0, [sp, #24]
  412e38:	bl	412bc0 <ferror@plt+0x10650>
  412e3c:	ldr	x0, [sp, #24]
  412e40:	ldrb	w0, [x0, #12]
  412e44:	cmp	w0, #0x0
  412e48:	b.eq	412e60 <ferror@plt+0x108f0>  // b.none
  412e4c:	ldr	x0, [sp, #24]
  412e50:	ldr	x0, [x0]
  412e54:	mov	x1, x0
  412e58:	mov	w0, #0x20                  	// #32
  412e5c:	bl	402050 <putc@plt>
  412e60:	nop
  412e64:	ldp	x29, x30, [sp], #32
  412e68:	ret
  412e6c:	stp	x29, x30, [sp, #-32]!
  412e70:	mov	x29, sp
  412e74:	str	x0, [sp, #24]
  412e78:	ldr	x0, [sp, #24]
  412e7c:	ldrb	w0, [x0, #12]
  412e80:	cmp	w0, #0x0
  412e84:	b.eq	412eac <ferror@plt+0x1093c>  // b.none
  412e88:	ldr	x0, [sp, #24]
  412e8c:	ldrb	w0, [x0, #13]
  412e90:	cmp	w0, #0x0
  412e94:	b.eq	412eac <ferror@plt+0x1093c>  // b.none
  412e98:	ldr	x0, [sp, #24]
  412e9c:	ldr	x0, [x0]
  412ea0:	mov	x1, x0
  412ea4:	mov	w0, #0x20                  	// #32
  412ea8:	bl	402050 <putc@plt>
  412eac:	ldr	x0, [sp, #24]
  412eb0:	strb	wzr, [x0, #13]
  412eb4:	mov	w1, #0x5d                  	// #93
  412eb8:	ldr	x0, [sp, #24]
  412ebc:	bl	412c14 <ferror@plt+0x106a4>
  412ec0:	nop
  412ec4:	ldp	x29, x30, [sp], #32
  412ec8:	ret
  412ecc:	stp	x29, x30, [sp, #-32]!
  412ed0:	mov	x29, sp
  412ed4:	str	x0, [sp, #24]
  412ed8:	str	x1, [sp, #16]
  412edc:	ldr	x0, [sp, #24]
  412ee0:	bl	412854 <ferror@plt+0x102e4>
  412ee4:	ldr	x1, [sp, #16]
  412ee8:	ldr	x0, [sp, #24]
  412eec:	bl	4128a8 <ferror@plt+0x10338>
  412ef0:	nop
  412ef4:	ldp	x29, x30, [sp], #32
  412ef8:	ret
  412efc:	stp	x29, x30, [sp, #-32]!
  412f00:	mov	x29, sp
  412f04:	str	x0, [sp, #24]
  412f08:	strb	w1, [sp, #23]
  412f0c:	ldrb	w0, [sp, #23]
  412f10:	cmp	w0, #0x0
  412f14:	b.eq	412f24 <ferror@plt+0x109b4>  // b.none
  412f18:	adrp	x0, 418000 <ferror@plt+0x15a90>
  412f1c:	add	x0, x0, #0xdd8
  412f20:	b	412f2c <ferror@plt+0x109bc>
  412f24:	adrp	x0, 418000 <ferror@plt+0x15a90>
  412f28:	add	x0, x0, #0xde0
  412f2c:	mov	x2, x0
  412f30:	adrp	x0, 418000 <ferror@plt+0x15a90>
  412f34:	add	x1, x0, #0xde8
  412f38:	ldr	x0, [sp, #24]
  412f3c:	bl	412d24 <ferror@plt+0x107b4>
  412f40:	nop
  412f44:	ldp	x29, x30, [sp], #32
  412f48:	ret
  412f4c:	stp	x29, x30, [sp, #-32]!
  412f50:	mov	x29, sp
  412f54:	str	x0, [sp, #24]
  412f58:	adrp	x0, 418000 <ferror@plt+0x15a90>
  412f5c:	add	x1, x0, #0xdf0
  412f60:	ldr	x0, [sp, #24]
  412f64:	bl	412d24 <ferror@plt+0x107b4>
  412f68:	nop
  412f6c:	ldp	x29, x30, [sp], #32
  412f70:	ret
  412f74:	stp	x29, x30, [sp, #-32]!
  412f78:	mov	x29, sp
  412f7c:	str	x0, [sp, #24]
  412f80:	str	d0, [sp, #16]
  412f84:	ldr	d0, [sp, #16]
  412f88:	adrp	x0, 418000 <ferror@plt+0x15a90>
  412f8c:	add	x1, x0, #0xdf8
  412f90:	ldr	x0, [sp, #24]
  412f94:	bl	412d24 <ferror@plt+0x107b4>
  412f98:	nop
  412f9c:	ldp	x29, x30, [sp], #32
  412fa0:	ret
  412fa4:	stp	x29, x30, [sp, #-32]!
  412fa8:	mov	x29, sp
  412fac:	str	x0, [sp, #24]
  412fb0:	strb	w1, [sp, #23]
  412fb4:	ldrb	w0, [sp, #23]
  412fb8:	mov	w2, w0
  412fbc:	adrp	x0, 418000 <ferror@plt+0x15a90>
  412fc0:	add	x1, x0, #0xe00
  412fc4:	ldr	x0, [sp, #24]
  412fc8:	bl	412d24 <ferror@plt+0x107b4>
  412fcc:	nop
  412fd0:	ldp	x29, x30, [sp], #32
  412fd4:	ret
  412fd8:	stp	x29, x30, [sp, #-32]!
  412fdc:	mov	x29, sp
  412fe0:	str	x0, [sp, #24]
  412fe4:	strh	w1, [sp, #22]
  412fe8:	ldrh	w0, [sp, #22]
  412fec:	mov	w2, w0
  412ff0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  412ff4:	add	x1, x0, #0xe08
  412ff8:	ldr	x0, [sp, #24]
  412ffc:	bl	412d24 <ferror@plt+0x107b4>
  413000:	nop
  413004:	ldp	x29, x30, [sp], #32
  413008:	ret
  41300c:	stp	x29, x30, [sp, #-32]!
  413010:	mov	x29, sp
  413014:	str	x0, [sp, #24]
  413018:	str	w1, [sp, #20]
  41301c:	ldr	w2, [sp, #20]
  413020:	adrp	x0, 418000 <ferror@plt+0x15a90>
  413024:	add	x1, x0, #0xe10
  413028:	ldr	x0, [sp, #24]
  41302c:	bl	412d24 <ferror@plt+0x107b4>
  413030:	nop
  413034:	ldp	x29, x30, [sp], #32
  413038:	ret
  41303c:	stp	x29, x30, [sp, #-32]!
  413040:	mov	x29, sp
  413044:	str	x0, [sp, #24]
  413048:	str	x1, [sp, #16]
  41304c:	ldr	x2, [sp, #16]
  413050:	adrp	x0, 418000 <ferror@plt+0x15a90>
  413054:	add	x1, x0, #0xe18
  413058:	ldr	x0, [sp, #24]
  41305c:	bl	412d24 <ferror@plt+0x107b4>
  413060:	nop
  413064:	ldp	x29, x30, [sp], #32
  413068:	ret
  41306c:	stp	x29, x30, [sp, #-32]!
  413070:	mov	x29, sp
  413074:	str	x0, [sp, #24]
  413078:	str	x1, [sp, #16]
  41307c:	ldr	x2, [sp, #16]
  413080:	adrp	x0, 418000 <ferror@plt+0x15a90>
  413084:	add	x1, x0, #0xe20
  413088:	ldr	x0, [sp, #24]
  41308c:	bl	412d24 <ferror@plt+0x107b4>
  413090:	nop
  413094:	ldp	x29, x30, [sp], #32
  413098:	ret
  41309c:	stp	x29, x30, [sp, #-32]!
  4130a0:	mov	x29, sp
  4130a4:	str	x0, [sp, #24]
  4130a8:	str	x1, [sp, #16]
  4130ac:	ldr	x2, [sp, #16]
  4130b0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4130b4:	add	x1, x0, #0xe18
  4130b8:	ldr	x0, [sp, #24]
  4130bc:	bl	412d24 <ferror@plt+0x107b4>
  4130c0:	nop
  4130c4:	ldp	x29, x30, [sp], #32
  4130c8:	ret
  4130cc:	stp	x29, x30, [sp, #-32]!
  4130d0:	mov	x29, sp
  4130d4:	str	x0, [sp, #24]
  4130d8:	str	x1, [sp, #16]
  4130dc:	ldr	x2, [sp, #16]
  4130e0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4130e4:	add	x1, x0, #0xe28
  4130e8:	ldr	x0, [sp, #24]
  4130ec:	bl	412d24 <ferror@plt+0x107b4>
  4130f0:	nop
  4130f4:	ldp	x29, x30, [sp], #32
  4130f8:	ret
  4130fc:	stp	x29, x30, [sp, #-32]!
  413100:	mov	x29, sp
  413104:	str	x0, [sp, #24]
  413108:	str	w1, [sp, #20]
  41310c:	ldr	w2, [sp, #20]
  413110:	adrp	x0, 418000 <ferror@plt+0x15a90>
  413114:	add	x1, x0, #0xe30
  413118:	ldr	x0, [sp, #24]
  41311c:	bl	412d24 <ferror@plt+0x107b4>
  413120:	nop
  413124:	ldp	x29, x30, [sp], #32
  413128:	ret
  41312c:	stp	x29, x30, [sp, #-32]!
  413130:	mov	x29, sp
  413134:	str	x0, [sp, #24]
  413138:	str	x1, [sp, #16]
  41313c:	ldr	x2, [sp, #16]
  413140:	adrp	x0, 418000 <ferror@plt+0x15a90>
  413144:	add	x1, x0, #0xe38
  413148:	ldr	x0, [sp, #24]
  41314c:	bl	412d24 <ferror@plt+0x107b4>
  413150:	nop
  413154:	ldp	x29, x30, [sp], #32
  413158:	ret
  41315c:	stp	x29, x30, [sp, #-48]!
  413160:	mov	x29, sp
  413164:	str	x0, [sp, #40]
  413168:	str	x1, [sp, #32]
  41316c:	str	x2, [sp, #24]
  413170:	ldr	x1, [sp, #32]
  413174:	ldr	x0, [sp, #40]
  413178:	bl	412cac <ferror@plt+0x1073c>
  41317c:	ldr	x1, [sp, #24]
  413180:	ldr	x0, [sp, #40]
  413184:	bl	412ecc <ferror@plt+0x1095c>
  413188:	nop
  41318c:	ldp	x29, x30, [sp], #48
  413190:	ret
  413194:	stp	x29, x30, [sp, #-48]!
  413198:	mov	x29, sp
  41319c:	str	x0, [sp, #40]
  4131a0:	str	x1, [sp, #32]
  4131a4:	strb	w2, [sp, #31]
  4131a8:	ldr	x1, [sp, #32]
  4131ac:	ldr	x0, [sp, #40]
  4131b0:	bl	412cac <ferror@plt+0x1073c>
  4131b4:	ldrb	w1, [sp, #31]
  4131b8:	ldr	x0, [sp, #40]
  4131bc:	bl	412efc <ferror@plt+0x1098c>
  4131c0:	nop
  4131c4:	ldp	x29, x30, [sp], #48
  4131c8:	ret
  4131cc:	stp	x29, x30, [sp, #-48]!
  4131d0:	mov	x29, sp
  4131d4:	str	x0, [sp, #40]
  4131d8:	str	x1, [sp, #32]
  4131dc:	str	d0, [sp, #24]
  4131e0:	ldr	x1, [sp, #32]
  4131e4:	ldr	x0, [sp, #40]
  4131e8:	bl	412cac <ferror@plt+0x1073c>
  4131ec:	ldr	d0, [sp, #24]
  4131f0:	ldr	x0, [sp, #40]
  4131f4:	bl	412f74 <ferror@plt+0x10a04>
  4131f8:	nop
  4131fc:	ldp	x29, x30, [sp], #48
  413200:	ret
  413204:	stp	x29, x30, [sp, #-48]!
  413208:	mov	x29, sp
  41320c:	str	x0, [sp, #40]
  413210:	str	x1, [sp, #32]
  413214:	str	w2, [sp, #28]
  413218:	ldr	x1, [sp, #32]
  41321c:	ldr	x0, [sp, #40]
  413220:	bl	412cac <ferror@plt+0x1073c>
  413224:	ldr	w1, [sp, #28]
  413228:	ldr	x0, [sp, #40]
  41322c:	bl	41300c <ferror@plt+0x10a9c>
  413230:	nop
  413234:	ldp	x29, x30, [sp], #48
  413238:	ret
  41323c:	stp	x29, x30, [sp, #-48]!
  413240:	mov	x29, sp
  413244:	str	x0, [sp, #40]
  413248:	str	x1, [sp, #32]
  41324c:	str	x2, [sp, #24]
  413250:	ldr	x1, [sp, #32]
  413254:	ldr	x0, [sp, #40]
  413258:	bl	412cac <ferror@plt+0x1073c>
  41325c:	ldr	x1, [sp, #24]
  413260:	ldr	x0, [sp, #40]
  413264:	bl	41303c <ferror@plt+0x10acc>
  413268:	nop
  41326c:	ldp	x29, x30, [sp], #48
  413270:	ret
  413274:	stp	x29, x30, [sp, #-48]!
  413278:	mov	x29, sp
  41327c:	str	x0, [sp, #40]
  413280:	str	x1, [sp, #32]
  413284:	str	x2, [sp, #24]
  413288:	ldr	x1, [sp, #32]
  41328c:	ldr	x0, [sp, #40]
  413290:	bl	412cac <ferror@plt+0x1073c>
  413294:	ldr	x1, [sp, #24]
  413298:	ldr	x0, [sp, #40]
  41329c:	bl	41306c <ferror@plt+0x10afc>
  4132a0:	nop
  4132a4:	ldp	x29, x30, [sp], #48
  4132a8:	ret
  4132ac:	stp	x29, x30, [sp, #-48]!
  4132b0:	mov	x29, sp
  4132b4:	str	x0, [sp, #40]
  4132b8:	str	x1, [sp, #32]
  4132bc:	strb	w2, [sp, #31]
  4132c0:	ldr	x1, [sp, #32]
  4132c4:	ldr	x0, [sp, #40]
  4132c8:	bl	412cac <ferror@plt+0x1073c>
  4132cc:	ldrb	w1, [sp, #31]
  4132d0:	ldr	x0, [sp, #40]
  4132d4:	bl	412fa4 <ferror@plt+0x10a34>
  4132d8:	nop
  4132dc:	ldp	x29, x30, [sp], #48
  4132e0:	ret
  4132e4:	stp	x29, x30, [sp, #-48]!
  4132e8:	mov	x29, sp
  4132ec:	str	x0, [sp, #40]
  4132f0:	str	x1, [sp, #32]
  4132f4:	strh	w2, [sp, #30]
  4132f8:	ldr	x1, [sp, #32]
  4132fc:	ldr	x0, [sp, #40]
  413300:	bl	412cac <ferror@plt+0x1073c>
  413304:	ldrh	w1, [sp, #30]
  413308:	ldr	x0, [sp, #40]
  41330c:	bl	412fd8 <ferror@plt+0x10a68>
  413310:	nop
  413314:	ldp	x29, x30, [sp], #48
  413318:	ret
  41331c:	stp	x29, x30, [sp, #-48]!
  413320:	mov	x29, sp
  413324:	str	x0, [sp, #40]
  413328:	str	x1, [sp, #32]
  41332c:	str	x2, [sp, #24]
  413330:	ldr	x1, [sp, #32]
  413334:	ldr	x0, [sp, #40]
  413338:	bl	412cac <ferror@plt+0x1073c>
  41333c:	ldr	x1, [sp, #24]
  413340:	ldr	x0, [sp, #40]
  413344:	bl	41309c <ferror@plt+0x10b2c>
  413348:	nop
  41334c:	ldp	x29, x30, [sp], #48
  413350:	ret
  413354:	stp	x29, x30, [sp, #-48]!
  413358:	mov	x29, sp
  41335c:	str	x0, [sp, #40]
  413360:	str	x1, [sp, #32]
  413364:	str	x2, [sp, #24]
  413368:	ldr	x1, [sp, #32]
  41336c:	ldr	x0, [sp, #40]
  413370:	bl	412cac <ferror@plt+0x1073c>
  413374:	ldr	x1, [sp, #24]
  413378:	ldr	x0, [sp, #40]
  41337c:	bl	4130cc <ferror@plt+0x10b5c>
  413380:	nop
  413384:	ldp	x29, x30, [sp], #48
  413388:	ret
  41338c:	stp	x29, x30, [sp, #-48]!
  413390:	mov	x29, sp
  413394:	str	x0, [sp, #40]
  413398:	str	x1, [sp, #32]
  41339c:	str	w2, [sp, #28]
  4133a0:	ldr	x1, [sp, #32]
  4133a4:	ldr	x0, [sp, #40]
  4133a8:	bl	412cac <ferror@plt+0x1073c>
  4133ac:	ldr	w1, [sp, #28]
  4133b0:	ldr	x0, [sp, #40]
  4133b4:	bl	4130fc <ferror@plt+0x10b8c>
  4133b8:	nop
  4133bc:	ldp	x29, x30, [sp], #48
  4133c0:	ret
  4133c4:	stp	x29, x30, [sp, #-48]!
  4133c8:	mov	x29, sp
  4133cc:	str	x0, [sp, #40]
  4133d0:	str	x1, [sp, #32]
  4133d4:	str	x2, [sp, #24]
  4133d8:	ldr	x1, [sp, #32]
  4133dc:	ldr	x0, [sp, #40]
  4133e0:	bl	412cac <ferror@plt+0x1073c>
  4133e4:	ldr	x1, [sp, #24]
  4133e8:	ldr	x0, [sp, #40]
  4133ec:	bl	41312c <ferror@plt+0x10bbc>
  4133f0:	nop
  4133f4:	ldp	x29, x30, [sp], #48
  4133f8:	ret
  4133fc:	stp	x29, x30, [sp, #-32]!
  413400:	mov	x29, sp
  413404:	str	x0, [sp, #24]
  413408:	str	x1, [sp, #16]
  41340c:	ldr	x1, [sp, #16]
  413410:	ldr	x0, [sp, #24]
  413414:	bl	412cac <ferror@plt+0x1073c>
  413418:	ldr	x0, [sp, #24]
  41341c:	bl	412f4c <ferror@plt+0x109dc>
  413420:	nop
  413424:	ldp	x29, x30, [sp], #32
  413428:	ret
  41342c:	sub	sp, sp, #0x10
  413430:	str	x0, [sp, #8]
  413434:	str	x1, [sp]
  413438:	mov	w0, #0x0                   	// #0
  41343c:	add	sp, sp, #0x10
  413440:	ret
  413444:	sub	sp, sp, #0x10
  413448:	str	x0, [sp, #8]
  41344c:	str	w1, [sp, #4]
  413450:	mov	w0, #0x0                   	// #0
  413454:	add	sp, sp, #0x10
  413458:	ret
  41345c:	stp	x29, x30, [sp, #-48]!
  413460:	mov	x29, sp
  413464:	str	x0, [sp, #24]
  413468:	mov	w0, #0x1                   	// #1
  41346c:	str	w0, [sp, #44]
  413470:	ldr	x0, [sp, #24]
  413474:	ldr	w0, [x0]
  413478:	add	x1, sp, #0x2c
  41347c:	mov	w4, #0x4                   	// #4
  413480:	mov	x3, x1
  413484:	mov	w2, #0xc                   	// #12
  413488:	mov	w1, #0x10e                 	// #270
  41348c:	bl	402130 <setsockopt@plt>
  413490:	cmp	w0, #0x0
  413494:	b.lt	4134b0 <ferror@plt+0x10f40>  // b.tstop
  413498:	ldr	x0, [sp, #24]
  41349c:	ldr	w0, [x0, #48]
  4134a0:	orr	w1, w0, #0x4
  4134a4:	ldr	x0, [sp, #24]
  4134a8:	str	w1, [x0, #48]
  4134ac:	b	4134b4 <ferror@plt+0x10f44>
  4134b0:	nop
  4134b4:	ldp	x29, x30, [sp], #48
  4134b8:	ret
  4134bc:	stp	x29, x30, [sp, #-32]!
  4134c0:	mov	x29, sp
  4134c4:	str	x0, [sp, #24]
  4134c8:	str	w1, [sp, #20]
  4134cc:	ldr	x0, [sp, #24]
  4134d0:	ldr	w0, [x0]
  4134d4:	add	x1, sp, #0x14
  4134d8:	mov	w4, #0x4                   	// #4
  4134dc:	mov	x3, x1
  4134e0:	mov	w2, #0x1                   	// #1
  4134e4:	mov	w1, #0x10e                 	// #270
  4134e8:	bl	402130 <setsockopt@plt>
  4134ec:	ldp	x29, x30, [sp], #32
  4134f0:	ret
  4134f4:	stp	x29, x30, [sp, #-32]!
  4134f8:	mov	x29, sp
  4134fc:	str	x0, [sp, #24]
  413500:	ldr	x0, [sp, #24]
  413504:	ldr	w0, [x0]
  413508:	cmp	w0, #0x0
  41350c:	b.lt	413528 <ferror@plt+0x10fb8>  // b.tstop
  413510:	ldr	x0, [sp, #24]
  413514:	ldr	w0, [x0]
  413518:	bl	402230 <close@plt>
  41351c:	ldr	x0, [sp, #24]
  413520:	mov	w1, #0xffffffff            	// #-1
  413524:	str	w1, [x0]
  413528:	nop
  41352c:	ldp	x29, x30, [sp], #32
  413530:	ret
  413534:	stp	x29, x30, [sp, #-48]!
  413538:	mov	x29, sp
  41353c:	str	x0, [sp, #24]
  413540:	str	w1, [sp, #20]
  413544:	str	w2, [sp, #16]
  413548:	mov	w0, #0x8000                	// #32768
  41354c:	str	w0, [sp, #40]
  413550:	mov	w0, #0x1                   	// #1
  413554:	str	w0, [sp, #36]
  413558:	mov	x2, #0x38                  	// #56
  41355c:	mov	w1, #0x0                   	// #0
  413560:	ldr	x0, [sp, #24]
  413564:	bl	402180 <memset@plt>
  413568:	ldr	x0, [sp, #24]
  41356c:	ldr	w1, [sp, #16]
  413570:	str	w1, [x0, #36]
  413574:	ldr	w2, [sp, #16]
  413578:	mov	w1, #0x3                   	// #3
  41357c:	movk	w1, #0x8, lsl #16
  413580:	mov	w0, #0x10                  	// #16
  413584:	bl	4023b0 <socket@plt>
  413588:	mov	w1, w0
  41358c:	ldr	x0, [sp, #24]
  413590:	str	w1, [x0]
  413594:	ldr	x0, [sp, #24]
  413598:	ldr	w0, [x0]
  41359c:	cmp	w0, #0x0
  4135a0:	b.ge	4135b8 <ferror@plt+0x11048>  // b.tcont
  4135a4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4135a8:	add	x0, x0, #0xe60
  4135ac:	bl	401f90 <perror@plt>
  4135b0:	mov	w0, #0xffffffff            	// #-1
  4135b4:	b	413794 <ferror@plt+0x11224>
  4135b8:	ldr	x0, [sp, #24]
  4135bc:	ldr	w0, [x0]
  4135c0:	add	x1, sp, #0x28
  4135c4:	mov	w4, #0x4                   	// #4
  4135c8:	mov	x3, x1
  4135cc:	mov	w2, #0x7                   	// #7
  4135d0:	mov	w1, #0x1                   	// #1
  4135d4:	bl	402130 <setsockopt@plt>
  4135d8:	cmp	w0, #0x0
  4135dc:	b.ge	4135f4 <ferror@plt+0x11084>  // b.tcont
  4135e0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4135e4:	add	x0, x0, #0xe80
  4135e8:	bl	401f90 <perror@plt>
  4135ec:	mov	w0, #0xffffffff            	// #-1
  4135f0:	b	413794 <ferror@plt+0x11224>
  4135f4:	ldr	x0, [sp, #24]
  4135f8:	ldr	w5, [x0]
  4135fc:	mov	w4, #0x4                   	// #4
  413600:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  413604:	ldr	x3, [x0, #4024]
  413608:	mov	w2, #0x8                   	// #8
  41360c:	mov	w1, #0x1                   	// #1
  413610:	mov	w0, w5
  413614:	bl	402130 <setsockopt@plt>
  413618:	cmp	w0, #0x0
  41361c:	b.ge	413634 <ferror@plt+0x110c4>  // b.tcont
  413620:	adrp	x0, 418000 <ferror@plt+0x15a90>
  413624:	add	x0, x0, #0xe90
  413628:	bl	401f90 <perror@plt>
  41362c:	mov	w0, #0xffffffff            	// #-1
  413630:	b	413794 <ferror@plt+0x11224>
  413634:	ldr	x0, [sp, #24]
  413638:	ldr	w0, [x0]
  41363c:	add	x1, sp, #0x24
  413640:	mov	w4, #0x4                   	// #4
  413644:	mov	x3, x1
  413648:	mov	w2, #0xb                   	// #11
  41364c:	mov	w1, #0x10e                 	// #270
  413650:	bl	402130 <setsockopt@plt>
  413654:	ldr	x0, [sp, #24]
  413658:	add	x0, x0, #0x4
  41365c:	mov	x2, #0xc                   	// #12
  413660:	mov	w1, #0x0                   	// #0
  413664:	bl	402180 <memset@plt>
  413668:	ldr	x0, [sp, #24]
  41366c:	mov	w1, #0x10                  	// #16
  413670:	strh	w1, [x0, #4]
  413674:	ldr	x0, [sp, #24]
  413678:	ldr	w1, [sp, #20]
  41367c:	str	w1, [x0, #12]
  413680:	ldr	x0, [sp, #24]
  413684:	ldr	w3, [x0]
  413688:	ldr	x0, [sp, #24]
  41368c:	add	x0, x0, #0x4
  413690:	mov	w2, #0xc                   	// #12
  413694:	mov	x1, x0
  413698:	mov	w0, w3
  41369c:	bl	402000 <bind@plt>
  4136a0:	cmp	w0, #0x0
  4136a4:	b.ge	4136bc <ferror@plt+0x1114c>  // b.tcont
  4136a8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4136ac:	add	x0, x0, #0xea0
  4136b0:	bl	401f90 <perror@plt>
  4136b4:	mov	w0, #0xffffffff            	// #-1
  4136b8:	b	413794 <ferror@plt+0x11224>
  4136bc:	mov	w0, #0xc                   	// #12
  4136c0:	str	w0, [sp, #44]
  4136c4:	ldr	x0, [sp, #24]
  4136c8:	ldr	w3, [x0]
  4136cc:	ldr	x0, [sp, #24]
  4136d0:	add	x0, x0, #0x4
  4136d4:	mov	x1, x0
  4136d8:	add	x0, sp, #0x2c
  4136dc:	mov	x2, x0
  4136e0:	mov	w0, w3
  4136e4:	bl	402520 <getsockname@plt>
  4136e8:	cmp	w0, #0x0
  4136ec:	b.ge	413704 <ferror@plt+0x11194>  // b.tcont
  4136f0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4136f4:	add	x0, x0, #0xec0
  4136f8:	bl	401f90 <perror@plt>
  4136fc:	mov	w0, #0xffffffff            	// #-1
  413700:	b	413794 <ferror@plt+0x11224>
  413704:	ldr	w0, [sp, #44]
  413708:	cmp	w0, #0xc
  41370c:	b.eq	41373c <ferror@plt+0x111cc>  // b.none
  413710:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  413714:	ldr	x0, [x0, #3992]
  413718:	ldr	x3, [x0]
  41371c:	ldr	w0, [sp, #44]
  413720:	mov	w2, w0
  413724:	adrp	x0, 418000 <ferror@plt+0x15a90>
  413728:	add	x1, x0, #0xed8
  41372c:	mov	x0, x3
  413730:	bl	402540 <fprintf@plt>
  413734:	mov	w0, #0xffffffff            	// #-1
  413738:	b	413794 <ferror@plt+0x11224>
  41373c:	ldr	x0, [sp, #24]
  413740:	ldrh	w0, [x0, #4]
  413744:	cmp	w0, #0x10
  413748:	b.eq	41377c <ferror@plt+0x1120c>  // b.none
  41374c:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  413750:	ldr	x0, [x0, #3992]
  413754:	ldr	x3, [x0]
  413758:	ldr	x0, [sp, #24]
  41375c:	ldrh	w0, [x0, #4]
  413760:	mov	w2, w0
  413764:	adrp	x0, 418000 <ferror@plt+0x15a90>
  413768:	add	x1, x0, #0xef8
  41376c:	mov	x0, x3
  413770:	bl	402540 <fprintf@plt>
  413774:	mov	w0, #0xffffffff            	// #-1
  413778:	b	413794 <ferror@plt+0x11224>
  41377c:	mov	x0, #0x0                   	// #0
  413780:	bl	402100 <time@plt>
  413784:	mov	w1, w0
  413788:	ldr	x0, [sp, #24]
  41378c:	str	w1, [x0, #28]
  413790:	mov	w0, #0x0                   	// #0
  413794:	ldp	x29, x30, [sp], #48
  413798:	ret
  41379c:	stp	x29, x30, [sp, #-32]!
  4137a0:	mov	x29, sp
  4137a4:	str	x0, [sp, #24]
  4137a8:	str	w1, [sp, #20]
  4137ac:	mov	w2, #0x0                   	// #0
  4137b0:	ldr	w1, [sp, #20]
  4137b4:	ldr	x0, [sp, #24]
  4137b8:	bl	413534 <ferror@plt+0x10fc4>
  4137bc:	ldp	x29, x30, [sp], #32
  4137c0:	ret
  4137c4:	stp	x29, x30, [sp, #-208]!
  4137c8:	mov	x29, sp
  4137cc:	str	x0, [sp, #40]
  4137d0:	str	w1, [sp, #36]
  4137d4:	str	x2, [sp, #24]
  4137d8:	stp	xzr, xzr, [sp, #48]
  4137dc:	stp	xzr, xzr, [sp, #64]
  4137e0:	stp	xzr, xzr, [sp, #80]
  4137e4:	stp	xzr, xzr, [sp, #96]
  4137e8:	stp	xzr, xzr, [sp, #112]
  4137ec:	stp	xzr, xzr, [sp, #128]
  4137f0:	stp	xzr, xzr, [sp, #144]
  4137f4:	stp	xzr, xzr, [sp, #160]
  4137f8:	stp	xzr, xzr, [sp, #176]
  4137fc:	str	xzr, [sp, #192]
  413800:	mov	w0, #0x18                  	// #24
  413804:	str	w0, [sp, #48]
  413808:	mov	w0, #0x6a                  	// #106
  41380c:	strh	w0, [sp, #52]
  413810:	mov	w0, #0x301                 	// #769
  413814:	strh	w0, [sp, #54]
  413818:	ldr	x0, [sp, #40]
  41381c:	ldr	w0, [x0, #28]
  413820:	add	w1, w0, #0x1
  413824:	ldr	x0, [sp, #40]
  413828:	str	w1, [x0, #28]
  41382c:	ldr	x0, [sp, #40]
  413830:	ldr	w1, [x0, #28]
  413834:	ldr	x0, [sp, #40]
  413838:	str	w1, [x0, #32]
  41383c:	ldr	x0, [sp, #40]
  413840:	ldr	w0, [x0, #32]
  413844:	str	w0, [sp, #56]
  413848:	ldr	w0, [sp, #36]
  41384c:	and	w0, w0, #0xff
  413850:	strb	w0, [sp, #64]
  413854:	ldr	x0, [sp, #24]
  413858:	cmp	x0, #0x0
  41385c:	b.eq	413888 <ferror@plt+0x11318>  // b.none
  413860:	add	x0, sp, #0x30
  413864:	ldr	x2, [sp, #24]
  413868:	mov	w1, #0x98                  	// #152
  41386c:	blr	x2
  413870:	str	w0, [sp, #204]
  413874:	ldr	w0, [sp, #204]
  413878:	cmp	w0, #0x0
  41387c:	b.eq	413888 <ferror@plt+0x11318>  // b.none
  413880:	ldr	w0, [sp, #204]
  413884:	b	4138a0 <ferror@plt+0x11330>
  413888:	ldr	x0, [sp, #40]
  41388c:	ldr	w0, [x0]
  413890:	add	x1, sp, #0x30
  413894:	mov	w3, #0x0                   	// #0
  413898:	mov	x2, #0x98                  	// #152
  41389c:	bl	402360 <send@plt>
  4138a0:	ldp	x29, x30, [sp], #208
  4138a4:	ret
  4138a8:	stp	x29, x30, [sp, #-208]!
  4138ac:	mov	x29, sp
  4138b0:	str	x0, [sp, #40]
  4138b4:	str	w1, [sp, #36]
  4138b8:	str	x2, [sp, #24]
  4138bc:	stp	xzr, xzr, [sp, #48]
  4138c0:	stp	xzr, xzr, [sp, #64]
  4138c4:	stp	xzr, xzr, [sp, #80]
  4138c8:	stp	xzr, xzr, [sp, #96]
  4138cc:	stp	xzr, xzr, [sp, #112]
  4138d0:	stp	xzr, xzr, [sp, #128]
  4138d4:	stp	xzr, xzr, [sp, #144]
  4138d8:	stp	xzr, xzr, [sp, #160]
  4138dc:	stp	xzr, xzr, [sp, #176]
  4138e0:	str	xzr, [sp, #192]
  4138e4:	mov	w0, #0x18                  	// #24
  4138e8:	str	w0, [sp, #48]
  4138ec:	mov	w0, #0x16                  	// #22
  4138f0:	strh	w0, [sp, #52]
  4138f4:	mov	w0, #0x301                 	// #769
  4138f8:	strh	w0, [sp, #54]
  4138fc:	ldr	x0, [sp, #40]
  413900:	ldr	w0, [x0, #28]
  413904:	add	w1, w0, #0x1
  413908:	ldr	x0, [sp, #40]
  41390c:	str	w1, [x0, #28]
  413910:	ldr	x0, [sp, #40]
  413914:	ldr	w1, [x0, #28]
  413918:	ldr	x0, [sp, #40]
  41391c:	str	w1, [x0, #32]
  413920:	ldr	x0, [sp, #40]
  413924:	ldr	w0, [x0, #32]
  413928:	str	w0, [sp, #56]
  41392c:	ldr	w0, [sp, #36]
  413930:	and	w0, w0, #0xff
  413934:	strb	w0, [sp, #64]
  413938:	ldr	x0, [sp, #24]
  41393c:	cmp	x0, #0x0
  413940:	b.eq	41396c <ferror@plt+0x113fc>  // b.none
  413944:	add	x0, sp, #0x30
  413948:	ldr	x2, [sp, #24]
  41394c:	mov	w1, #0x98                  	// #152
  413950:	blr	x2
  413954:	str	w0, [sp, #204]
  413958:	ldr	w0, [sp, #204]
  41395c:	cmp	w0, #0x0
  413960:	b.eq	41396c <ferror@plt+0x113fc>  // b.none
  413964:	ldr	w0, [sp, #204]
  413968:	b	413984 <ferror@plt+0x11414>
  41396c:	ldr	x0, [sp, #40]
  413970:	ldr	w0, [x0]
  413974:	add	x1, sp, #0x30
  413978:	mov	w3, #0x0                   	// #0
  41397c:	mov	x2, #0x98                  	// #152
  413980:	bl	402360 <send@plt>
  413984:	ldp	x29, x30, [sp], #208
  413988:	ret
  41398c:	stp	x29, x30, [sp, #-64]!
  413990:	mov	x29, sp
  413994:	str	x0, [sp, #24]
  413998:	str	w1, [sp, #20]
  41399c:	stp	xzr, xzr, [sp, #32]
  4139a0:	str	xzr, [sp, #48]
  4139a4:	str	wzr, [sp, #56]
  4139a8:	mov	w0, #0x1c                  	// #28
  4139ac:	str	w0, [sp, #32]
  4139b0:	mov	w0, #0x4a                  	// #74
  4139b4:	strh	w0, [sp, #36]
  4139b8:	mov	w0, #0x301                 	// #769
  4139bc:	strh	w0, [sp, #38]
  4139c0:	ldr	x0, [sp, #24]
  4139c4:	ldr	w0, [x0, #28]
  4139c8:	add	w1, w0, #0x1
  4139cc:	ldr	x0, [sp, #24]
  4139d0:	str	w1, [x0, #28]
  4139d4:	ldr	x0, [sp, #24]
  4139d8:	ldr	w1, [x0, #28]
  4139dc:	ldr	x0, [sp, #24]
  4139e0:	str	w1, [x0, #32]
  4139e4:	ldr	x0, [sp, #24]
  4139e8:	ldr	w0, [x0, #32]
  4139ec:	str	w0, [sp, #40]
  4139f0:	ldr	w0, [sp, #20]
  4139f4:	and	w0, w0, #0xff
  4139f8:	strb	w0, [sp, #48]
  4139fc:	ldr	x0, [sp, #24]
  413a00:	ldr	w0, [x0]
  413a04:	add	x1, sp, #0x20
  413a08:	mov	w3, #0x0                   	// #0
  413a0c:	mov	x2, #0x1c                  	// #28
  413a10:	bl	402360 <send@plt>
  413a14:	ldp	x29, x30, [sp], #64
  413a18:	ret
  413a1c:	stp	x29, x30, [sp, #-208]!
  413a20:	mov	x29, sp
  413a24:	str	x0, [sp, #40]
  413a28:	str	w1, [sp, #36]
  413a2c:	str	x2, [sp, #24]
  413a30:	stp	xzr, xzr, [sp, #48]
  413a34:	stp	xzr, xzr, [sp, #64]
  413a38:	stp	xzr, xzr, [sp, #80]
  413a3c:	stp	xzr, xzr, [sp, #96]
  413a40:	stp	xzr, xzr, [sp, #112]
  413a44:	stp	xzr, xzr, [sp, #128]
  413a48:	stp	xzr, xzr, [sp, #144]
  413a4c:	stp	xzr, xzr, [sp, #160]
  413a50:	stp	xzr, xzr, [sp, #176]
  413a54:	str	xzr, [sp, #192]
  413a58:	str	wzr, [sp, #200]
  413a5c:	mov	w0, #0x1c                  	// #28
  413a60:	str	w0, [sp, #48]
  413a64:	mov	w0, #0x1a                  	// #26
  413a68:	strh	w0, [sp, #52]
  413a6c:	mov	w0, #0x301                 	// #769
  413a70:	strh	w0, [sp, #54]
  413a74:	ldr	x0, [sp, #40]
  413a78:	ldr	w0, [x0, #28]
  413a7c:	add	w1, w0, #0x1
  413a80:	ldr	x0, [sp, #40]
  413a84:	str	w1, [x0, #28]
  413a88:	ldr	x0, [sp, #40]
  413a8c:	ldr	w1, [x0, #28]
  413a90:	ldr	x0, [sp, #40]
  413a94:	str	w1, [x0, #32]
  413a98:	ldr	x0, [sp, #40]
  413a9c:	ldr	w0, [x0, #32]
  413aa0:	str	w0, [sp, #56]
  413aa4:	ldr	w0, [sp, #36]
  413aa8:	and	w0, w0, #0xff
  413aac:	strb	w0, [sp, #64]
  413ab0:	ldr	x0, [sp, #24]
  413ab4:	cmp	x0, #0x0
  413ab8:	b.eq	413ae4 <ferror@plt+0x11574>  // b.none
  413abc:	add	x0, sp, #0x30
  413ac0:	ldr	x2, [sp, #24]
  413ac4:	mov	w1, #0x9c                  	// #156
  413ac8:	blr	x2
  413acc:	str	w0, [sp, #204]
  413ad0:	ldr	w0, [sp, #204]
  413ad4:	cmp	w0, #0x0
  413ad8:	b.eq	413ae4 <ferror@plt+0x11574>  // b.none
  413adc:	ldr	w0, [sp, #204]
  413ae0:	b	413afc <ferror@plt+0x1158c>
  413ae4:	ldr	x0, [sp, #40]
  413ae8:	ldr	w0, [x0]
  413aec:	add	x1, sp, #0x30
  413af0:	mov	w3, #0x0                   	// #0
  413af4:	mov	x2, #0x9c                  	// #156
  413af8:	bl	402360 <send@plt>
  413afc:	ldp	x29, x30, [sp], #208
  413b00:	ret
  413b04:	stp	x29, x30, [sp, #-64]!
  413b08:	mov	x29, sp
  413b0c:	str	x0, [sp, #24]
  413b10:	str	w1, [sp, #20]
  413b14:	stp	xzr, xzr, [sp, #32]
  413b18:	str	xzr, [sp, #48]
  413b1c:	str	wzr, [sp, #56]
  413b20:	mov	w0, #0x1c                  	// #28
  413b24:	str	w0, [sp, #32]
  413b28:	mov	w0, #0x22                  	// #34
  413b2c:	strh	w0, [sp, #36]
  413b30:	mov	w0, #0x301                 	// #769
  413b34:	strh	w0, [sp, #38]
  413b38:	ldr	x0, [sp, #24]
  413b3c:	ldr	w0, [x0, #28]
  413b40:	add	w1, w0, #0x1
  413b44:	ldr	x0, [sp, #24]
  413b48:	str	w1, [x0, #28]
  413b4c:	ldr	x0, [sp, #24]
  413b50:	ldr	w1, [x0, #28]
  413b54:	ldr	x0, [sp, #24]
  413b58:	str	w1, [x0, #32]
  413b5c:	ldr	x0, [sp, #24]
  413b60:	ldr	w0, [x0, #32]
  413b64:	str	w0, [sp, #40]
  413b68:	ldr	w0, [sp, #20]
  413b6c:	and	w0, w0, #0xff
  413b70:	strb	w0, [sp, #48]
  413b74:	ldr	x0, [sp, #24]
  413b78:	ldr	w0, [x0]
  413b7c:	add	x1, sp, #0x20
  413b80:	mov	w3, #0x0                   	// #0
  413b84:	mov	x2, #0x1c                  	// #28
  413b88:	bl	402360 <send@plt>
  413b8c:	ldp	x29, x30, [sp], #64
  413b90:	ret
  413b94:	stp	x29, x30, [sp, #-336]!
  413b98:	mov	x29, sp
  413b9c:	str	x0, [sp, #40]
  413ba0:	str	w1, [sp, #36]
  413ba4:	str	x2, [sp, #24]
  413ba8:	add	x0, sp, #0x30
  413bac:	mov	x1, #0x11c                 	// #284
  413bb0:	mov	x2, x1
  413bb4:	mov	w1, #0x0                   	// #0
  413bb8:	bl	402180 <memset@plt>
  413bbc:	mov	w0, #0x1c                  	// #28
  413bc0:	str	w0, [sp, #48]
  413bc4:	mov	w0, #0x1e                  	// #30
  413bc8:	strh	w0, [sp, #52]
  413bcc:	mov	w0, #0x301                 	// #769
  413bd0:	strh	w0, [sp, #54]
  413bd4:	ldr	x0, [sp, #40]
  413bd8:	ldr	w0, [x0, #28]
  413bdc:	add	w1, w0, #0x1
  413be0:	ldr	x0, [sp, #40]
  413be4:	str	w1, [x0, #28]
  413be8:	ldr	x0, [sp, #40]
  413bec:	ldr	w1, [x0, #28]
  413bf0:	ldr	x0, [sp, #40]
  413bf4:	str	w1, [x0, #32]
  413bf8:	ldr	x0, [sp, #40]
  413bfc:	ldr	w0, [x0, #32]
  413c00:	str	w0, [sp, #56]
  413c04:	ldr	w0, [sp, #36]
  413c08:	and	w0, w0, #0xff
  413c0c:	strb	w0, [sp, #64]
  413c10:	ldr	x0, [sp, #24]
  413c14:	cmp	x0, #0x0
  413c18:	b.eq	413c44 <ferror@plt+0x116d4>  // b.none
  413c1c:	add	x0, sp, #0x30
  413c20:	ldr	x2, [sp, #24]
  413c24:	mov	w1, #0x11c                 	// #284
  413c28:	blr	x2
  413c2c:	str	w0, [sp, #332]
  413c30:	ldr	w0, [sp, #332]
  413c34:	cmp	w0, #0x0
  413c38:	b.eq	413c44 <ferror@plt+0x116d4>  // b.none
  413c3c:	ldr	w0, [sp, #332]
  413c40:	b	413c5c <ferror@plt+0x116ec>
  413c44:	ldr	x0, [sp, #40]
  413c48:	ldr	w0, [x0]
  413c4c:	add	x1, sp, #0x30
  413c50:	mov	w3, #0x0                   	// #0
  413c54:	mov	x2, #0x11c                 	// #284
  413c58:	bl	402360 <send@plt>
  413c5c:	ldp	x29, x30, [sp], #336
  413c60:	ret
  413c64:	stp	x29, x30, [sp, #-64]!
  413c68:	mov	x29, sp
  413c6c:	str	x0, [sp, #24]
  413c70:	str	w1, [sp, #20]
  413c74:	stp	xzr, xzr, [sp, #40]
  413c78:	str	wzr, [sp, #56]
  413c7c:	mov	w0, #0x14                  	// #20
  413c80:	str	w0, [sp, #40]
  413c84:	mov	w0, #0x42                  	// #66
  413c88:	strh	w0, [sp, #44]
  413c8c:	mov	w0, #0x301                 	// #769
  413c90:	strh	w0, [sp, #46]
  413c94:	ldr	x0, [sp, #24]
  413c98:	ldr	w0, [x0, #28]
  413c9c:	add	w1, w0, #0x1
  413ca0:	ldr	x0, [sp, #24]
  413ca4:	str	w1, [x0, #28]
  413ca8:	ldr	x0, [sp, #24]
  413cac:	ldr	w1, [x0, #28]
  413cb0:	ldr	x0, [sp, #24]
  413cb4:	str	w1, [x0, #32]
  413cb8:	ldr	x0, [sp, #24]
  413cbc:	ldr	w0, [x0, #32]
  413cc0:	str	w0, [sp, #48]
  413cc4:	ldr	w0, [sp, #20]
  413cc8:	and	w0, w0, #0xff
  413ccc:	strb	w0, [sp, #56]
  413cd0:	ldr	x0, [sp, #24]
  413cd4:	ldr	w0, [x0]
  413cd8:	add	x1, sp, #0x28
  413cdc:	mov	w3, #0x0                   	// #0
  413ce0:	mov	x2, #0x14                  	// #20
  413ce4:	bl	402360 <send@plt>
  413ce8:	ldp	x29, x30, [sp], #64
  413cec:	ret
  413cf0:	stp	x29, x30, [sp, #-64]!
  413cf4:	mov	x29, sp
  413cf8:	str	x0, [sp, #24]
  413cfc:	str	w1, [sp, #20]
  413d00:	stp	xzr, xzr, [sp, #40]
  413d04:	str	xzr, [sp, #56]
  413d08:	mov	w0, #0x18                  	// #24
  413d0c:	str	w0, [sp, #40]
  413d10:	mov	w0, #0x56                  	// #86
  413d14:	strh	w0, [sp, #44]
  413d18:	mov	w0, #0x301                 	// #769
  413d1c:	strh	w0, [sp, #46]
  413d20:	ldr	x0, [sp, #24]
  413d24:	ldr	w0, [x0, #28]
  413d28:	add	w1, w0, #0x1
  413d2c:	ldr	x0, [sp, #24]
  413d30:	str	w1, [x0, #28]
  413d34:	ldr	x0, [sp, #24]
  413d38:	ldr	w1, [x0, #28]
  413d3c:	ldr	x0, [sp, #24]
  413d40:	str	w1, [x0, #32]
  413d44:	ldr	x0, [sp, #24]
  413d48:	ldr	w0, [x0, #32]
  413d4c:	str	w0, [sp, #48]
  413d50:	ldr	w0, [sp, #20]
  413d54:	and	w0, w0, #0xff
  413d58:	strb	w0, [sp, #56]
  413d5c:	ldr	x0, [sp, #24]
  413d60:	ldr	w0, [x0]
  413d64:	add	x1, sp, #0x28
  413d68:	mov	w3, #0x0                   	// #0
  413d6c:	mov	x2, #0x18                  	// #24
  413d70:	bl	402360 <send@plt>
  413d74:	ldp	x29, x30, [sp], #64
  413d78:	ret
  413d7c:	stp	x29, x30, [sp, #-64]!
  413d80:	mov	x29, sp
  413d84:	str	x0, [sp, #24]
  413d88:	str	w1, [sp, #20]
  413d8c:	stp	xzr, xzr, [sp, #40]
  413d90:	str	wzr, [sp, #56]
  413d94:	mov	w0, #0x14                  	// #20
  413d98:	str	w0, [sp, #40]
  413d9c:	mov	w0, #0x52                  	// #82
  413da0:	strh	w0, [sp, #44]
  413da4:	mov	w0, #0x301                 	// #769
  413da8:	strh	w0, [sp, #46]
  413dac:	ldr	x0, [sp, #24]
  413db0:	ldr	w0, [x0, #28]
  413db4:	add	w1, w0, #0x1
  413db8:	ldr	x0, [sp, #24]
  413dbc:	str	w1, [x0, #28]
  413dc0:	ldr	x0, [sp, #24]
  413dc4:	ldr	w1, [x0, #28]
  413dc8:	ldr	x0, [sp, #24]
  413dcc:	str	w1, [x0, #32]
  413dd0:	ldr	x0, [sp, #24]
  413dd4:	ldr	w0, [x0, #32]
  413dd8:	str	w0, [sp, #48]
  413ddc:	ldr	w0, [sp, #20]
  413de0:	and	w0, w0, #0xff
  413de4:	strb	w0, [sp, #56]
  413de8:	ldr	x0, [sp, #24]
  413dec:	ldr	w0, [x0]
  413df0:	add	x1, sp, #0x28
  413df4:	mov	w3, #0x0                   	// #0
  413df8:	mov	x2, #0x14                  	// #20
  413dfc:	bl	402360 <send@plt>
  413e00:	ldp	x29, x30, [sp], #64
  413e04:	ret
  413e08:	sub	sp, sp, #0x450
  413e0c:	stp	x29, x30, [sp]
  413e10:	mov	x29, sp
  413e14:	str	x0, [sp, #40]
  413e18:	str	w1, [sp, #36]
  413e1c:	str	x2, [sp, #24]
  413e20:	add	x0, sp, #0x38
  413e24:	mov	x1, #0x414                 	// #1044
  413e28:	mov	x2, x1
  413e2c:	mov	w1, #0x0                   	// #0
  413e30:	bl	402180 <memset@plt>
  413e34:	mov	w0, #0x14                  	// #20
  413e38:	str	w0, [sp, #56]
  413e3c:	mov	w0, #0x5a                  	// #90
  413e40:	strh	w0, [sp, #60]
  413e44:	mov	w0, #0x301                 	// #769
  413e48:	strh	w0, [sp, #62]
  413e4c:	ldr	x0, [sp, #40]
  413e50:	ldr	w0, [x0, #28]
  413e54:	add	w1, w0, #0x1
  413e58:	ldr	x0, [sp, #40]
  413e5c:	str	w1, [x0, #28]
  413e60:	ldr	x0, [sp, #40]
  413e64:	ldr	w1, [x0, #28]
  413e68:	ldr	x0, [sp, #40]
  413e6c:	str	w1, [x0, #32]
  413e70:	ldr	x0, [sp, #40]
  413e74:	ldr	w0, [x0, #32]
  413e78:	str	w0, [sp, #64]
  413e7c:	ldr	w0, [sp, #36]
  413e80:	and	w0, w0, #0xff
  413e84:	strb	w0, [sp, #72]
  413e88:	ldr	x0, [sp, #24]
  413e8c:	cmp	x0, #0x0
  413e90:	b.ne	413e9c <ferror@plt+0x1192c>  // b.any
  413e94:	mov	w0, #0xffffffea            	// #-22
  413e98:	b	413ee0 <ferror@plt+0x11970>
  413e9c:	add	x0, sp, #0x38
  413ea0:	ldr	x2, [sp, #24]
  413ea4:	mov	w1, #0x414                 	// #1044
  413ea8:	blr	x2
  413eac:	str	w0, [sp, #1100]
  413eb0:	ldr	w0, [sp, #1100]
  413eb4:	cmp	w0, #0x0
  413eb8:	b.eq	413ec4 <ferror@plt+0x11954>  // b.none
  413ebc:	ldr	w0, [sp, #1100]
  413ec0:	b	413ee0 <ferror@plt+0x11970>
  413ec4:	ldr	x0, [sp, #40]
  413ec8:	ldr	w0, [x0]
  413ecc:	ldr	w1, [sp, #56]
  413ed0:	mov	w2, w1
  413ed4:	add	x1, sp, #0x38
  413ed8:	mov	w3, #0x0                   	// #0
  413edc:	bl	402360 <send@plt>
  413ee0:	ldp	x29, x30, [sp]
  413ee4:	add	sp, sp, #0x450
  413ee8:	ret
  413eec:	stp	x29, x30, [sp, #-64]!
  413ef0:	mov	x29, sp
  413ef4:	str	x0, [sp, #24]
  413ef8:	str	w1, [sp, #20]
  413efc:	stp	xzr, xzr, [sp, #32]
  413f00:	stp	xzr, xzr, [sp, #48]
  413f04:	mov	w0, #0x20                  	// #32
  413f08:	str	w0, [sp, #32]
  413f0c:	mov	w0, #0x12                  	// #18
  413f10:	strh	w0, [sp, #36]
  413f14:	mov	w0, #0x301                 	// #769
  413f18:	strh	w0, [sp, #38]
  413f1c:	ldr	x0, [sp, #24]
  413f20:	ldr	w0, [x0, #28]
  413f24:	add	w1, w0, #0x1
  413f28:	ldr	x0, [sp, #24]
  413f2c:	str	w1, [x0, #28]
  413f30:	ldr	x0, [sp, #24]
  413f34:	ldr	w1, [x0, #28]
  413f38:	ldr	x0, [sp, #24]
  413f3c:	str	w1, [x0, #32]
  413f40:	ldr	x0, [sp, #24]
  413f44:	ldr	w0, [x0, #32]
  413f48:	str	w0, [sp, #40]
  413f4c:	ldr	w0, [sp, #20]
  413f50:	and	w0, w0, #0xff
  413f54:	strb	w0, [sp, #48]
  413f58:	ldr	x0, [sp, #24]
  413f5c:	ldr	w0, [x0]
  413f60:	add	x1, sp, #0x20
  413f64:	mov	w3, #0x0                   	// #0
  413f68:	mov	x2, #0x20                  	// #32
  413f6c:	bl	402360 <send@plt>
  413f70:	ldp	x29, x30, [sp], #64
  413f74:	ret
  413f78:	stp	x29, x30, [sp, #-32]!
  413f7c:	mov	x29, sp
  413f80:	str	x0, [sp, #24]
  413f84:	str	w1, [sp, #20]
  413f88:	ldr	w0, [sp, #20]
  413f8c:	cmp	w0, #0x0
  413f90:	b.ne	413fa8 <ferror@plt+0x11a38>  // b.any
  413f94:	mov	w2, #0x1                   	// #1
  413f98:	ldr	w1, [sp, #20]
  413f9c:	ldr	x0, [sp, #24]
  413fa0:	bl	413fbc <ferror@plt+0x11a4c>
  413fa4:	b	413fb4 <ferror@plt+0x11a44>
  413fa8:	ldr	w1, [sp, #20]
  413fac:	ldr	x0, [sp, #24]
  413fb0:	bl	413eec <ferror@plt+0x1197c>
  413fb4:	ldp	x29, x30, [sp], #32
  413fb8:	ret
  413fbc:	stp	x29, x30, [sp, #-80]!
  413fc0:	mov	x29, sp
  413fc4:	str	x0, [sp, #24]
  413fc8:	str	w1, [sp, #20]
  413fcc:	str	w2, [sp, #16]
  413fd0:	ldr	w0, [sp, #20]
  413fd4:	cmp	w0, #0x0
  413fd8:	b.eq	413fe8 <ferror@plt+0x11a78>  // b.none
  413fdc:	ldr	w0, [sp, #20]
  413fe0:	cmp	w0, #0x7
  413fe4:	b.ne	41407c <ferror@plt+0x11b0c>  // b.any
  413fe8:	stp	xzr, xzr, [sp, #40]
  413fec:	stp	xzr, xzr, [sp, #56]
  413ff0:	str	xzr, [sp, #72]
  413ff4:	mov	w0, #0x28                  	// #40
  413ff8:	str	w0, [sp, #40]
  413ffc:	mov	w0, #0x12                  	// #18
  414000:	strh	w0, [sp, #44]
  414004:	mov	w0, #0x301                 	// #769
  414008:	strh	w0, [sp, #46]
  41400c:	ldr	x0, [sp, #24]
  414010:	ldr	w0, [x0, #28]
  414014:	add	w1, w0, #0x1
  414018:	ldr	x0, [sp, #24]
  41401c:	str	w1, [x0, #28]
  414020:	ldr	x0, [sp, #24]
  414024:	ldr	w1, [x0, #28]
  414028:	ldr	x0, [sp, #24]
  41402c:	str	w1, [x0, #32]
  414030:	ldr	x0, [sp, #24]
  414034:	ldr	w0, [x0, #32]
  414038:	str	w0, [sp, #48]
  41403c:	ldr	w0, [sp, #20]
  414040:	and	w0, w0, #0xff
  414044:	strb	w0, [sp, #56]
  414048:	mov	w0, #0x8                   	// #8
  41404c:	strh	w0, [sp, #72]
  414050:	mov	w0, #0x1d                  	// #29
  414054:	strh	w0, [sp, #74]
  414058:	ldr	w0, [sp, #16]
  41405c:	str	w0, [sp, #76]
  414060:	ldr	x0, [sp, #24]
  414064:	ldr	w0, [x0]
  414068:	add	x1, sp, #0x28
  41406c:	mov	w3, #0x0                   	// #0
  414070:	mov	x2, #0x28                  	// #40
  414074:	bl	402360 <send@plt>
  414078:	b	414088 <ferror@plt+0x11b18>
  41407c:	ldr	w1, [sp, #20]
  414080:	ldr	x0, [sp, #24]
  414084:	bl	413eec <ferror@plt+0x1197c>
  414088:	ldp	x29, x30, [sp], #80
  41408c:	ret
  414090:	sub	sp, sp, #0x460
  414094:	stp	x29, x30, [sp]
  414098:	mov	x29, sp
  41409c:	str	x0, [sp, #40]
  4140a0:	str	w1, [sp, #36]
  4140a4:	str	x2, [sp, #24]
  4140a8:	ldr	w0, [sp, #36]
  4140ac:	cmp	w0, #0x0
  4140b0:	b.eq	4140c0 <ferror@plt+0x11b50>  // b.none
  4140b4:	ldr	w0, [sp, #36]
  4140b8:	cmp	w0, #0x11
  4140bc:	b.ne	414184 <ferror@plt+0x11c14>  // b.any
  4140c0:	add	x0, sp, #0x38
  4140c4:	mov	x1, #0x420                 	// #1056
  4140c8:	mov	x2, x1
  4140cc:	mov	w1, #0x0                   	// #0
  4140d0:	bl	402180 <memset@plt>
  4140d4:	mov	w0, #0x20                  	// #32
  4140d8:	str	w0, [sp, #56]
  4140dc:	mov	w0, #0x12                  	// #18
  4140e0:	strh	w0, [sp, #60]
  4140e4:	mov	w0, #0x301                 	// #769
  4140e8:	strh	w0, [sp, #62]
  4140ec:	ldr	x0, [sp, #40]
  4140f0:	ldr	w0, [x0, #28]
  4140f4:	add	w1, w0, #0x1
  4140f8:	ldr	x0, [sp, #40]
  4140fc:	str	w1, [x0, #28]
  414100:	ldr	x0, [sp, #40]
  414104:	ldr	w1, [x0, #28]
  414108:	ldr	x0, [sp, #40]
  41410c:	str	w1, [x0, #32]
  414110:	ldr	x0, [sp, #40]
  414114:	ldr	w0, [x0, #32]
  414118:	str	w0, [sp, #64]
  41411c:	ldr	w0, [sp, #36]
  414120:	and	w0, w0, #0xff
  414124:	strb	w0, [sp, #72]
  414128:	ldr	x0, [sp, #24]
  41412c:	cmp	x0, #0x0
  414130:	b.ne	41413c <ferror@plt+0x11bcc>  // b.any
  414134:	mov	w0, #0xffffffea            	// #-22
  414138:	b	414190 <ferror@plt+0x11c20>
  41413c:	add	x0, sp, #0x38
  414140:	ldr	x2, [sp, #24]
  414144:	mov	w1, #0x420                 	// #1056
  414148:	blr	x2
  41414c:	str	w0, [sp, #1116]
  414150:	ldr	w0, [sp, #1116]
  414154:	cmp	w0, #0x0
  414158:	b.eq	414164 <ferror@plt+0x11bf4>  // b.none
  41415c:	ldr	w0, [sp, #1116]
  414160:	b	414190 <ferror@plt+0x11c20>
  414164:	ldr	x0, [sp, #40]
  414168:	ldr	w0, [x0]
  41416c:	ldr	w1, [sp, #56]
  414170:	mov	w2, w1
  414174:	add	x1, sp, #0x38
  414178:	mov	w3, #0x0                   	// #0
  41417c:	bl	402360 <send@plt>
  414180:	b	414190 <ferror@plt+0x11c20>
  414184:	ldr	w1, [sp, #36]
  414188:	ldr	x0, [sp, #40]
  41418c:	bl	413eec <ferror@plt+0x1197c>
  414190:	ldp	x29, x30, [sp]
  414194:	add	sp, sp, #0x460
  414198:	ret
  41419c:	stp	x29, x30, [sp, #-208]!
  4141a0:	mov	x29, sp
  4141a4:	str	x0, [sp, #24]
  4141a8:	str	x1, [sp, #16]
  4141ac:	stp	xzr, xzr, [sp, #40]
  4141b0:	stp	xzr, xzr, [sp, #56]
  4141b4:	stp	xzr, xzr, [sp, #72]
  4141b8:	stp	xzr, xzr, [sp, #88]
  4141bc:	stp	xzr, xzr, [sp, #104]
  4141c0:	stp	xzr, xzr, [sp, #120]
  4141c4:	stp	xzr, xzr, [sp, #136]
  4141c8:	stp	xzr, xzr, [sp, #152]
  4141cc:	stp	xzr, xzr, [sp, #168]
  4141d0:	stp	xzr, xzr, [sp, #184]
  4141d4:	mov	w0, #0x20                  	// #32
  4141d8:	str	w0, [sp, #40]
  4141dc:	mov	w0, #0x1e                  	// #30
  4141e0:	strh	w0, [sp, #44]
  4141e4:	mov	w0, #0x301                 	// #769
  4141e8:	strh	w0, [sp, #46]
  4141ec:	ldr	x0, [sp, #24]
  4141f0:	ldr	w0, [x0, #28]
  4141f4:	add	w1, w0, #0x1
  4141f8:	ldr	x0, [sp, #24]
  4141fc:	str	w1, [x0, #28]
  414200:	ldr	x0, [sp, #24]
  414204:	ldr	w1, [x0, #28]
  414208:	ldr	x0, [sp, #24]
  41420c:	str	w1, [x0, #32]
  414210:	ldr	x0, [sp, #24]
  414214:	ldr	w0, [x0, #32]
  414218:	str	w0, [sp, #48]
  41421c:	mov	w0, #0x7                   	// #7
  414220:	strb	w0, [sp, #56]
  414224:	add	x0, sp, #0x28
  414228:	ldr	x2, [sp, #16]
  41422c:	mov	w1, #0xa0                  	// #160
  414230:	blr	x2
  414234:	str	w0, [sp, #204]
  414238:	ldr	w0, [sp, #204]
  41423c:	cmp	w0, #0x0
  414240:	b.eq	41424c <ferror@plt+0x11cdc>  // b.none
  414244:	ldr	w0, [sp, #204]
  414248:	b	414264 <ferror@plt+0x11cf4>
  41424c:	ldr	x0, [sp, #24]
  414250:	ldr	w0, [x0]
  414254:	add	x1, sp, #0x28
  414258:	mov	w3, #0x0                   	// #0
  41425c:	mov	x2, #0xa0                  	// #160
  414260:	bl	402360 <send@plt>
  414264:	ldp	x29, x30, [sp], #208
  414268:	ret
  41426c:	stp	x29, x30, [sp, #-64]!
  414270:	mov	x29, sp
  414274:	str	x0, [sp, #24]
  414278:	str	w1, [sp, #20]
  41427c:	str	w2, [sp, #16]
  414280:	add	x0, sp, #0x20
  414284:	mov	x2, #0x1c                  	// #28
  414288:	mov	w1, #0x0                   	// #0
  41428c:	bl	402180 <memset@plt>
  414290:	mov	w0, #0x1c                  	// #28
  414294:	str	w0, [sp, #32]
  414298:	mov	w0, #0x5e                  	// #94
  41429c:	strh	w0, [sp, #36]
  4142a0:	mov	w0, #0x301                 	// #769
  4142a4:	strh	w0, [sp, #38]
  4142a8:	str	wzr, [sp, #44]
  4142ac:	ldr	x0, [sp, #24]
  4142b0:	ldr	w0, [x0, #28]
  4142b4:	add	w1, w0, #0x1
  4142b8:	ldr	x0, [sp, #24]
  4142bc:	str	w1, [x0, #28]
  4142c0:	ldr	x0, [sp, #24]
  4142c4:	ldr	w1, [x0, #28]
  4142c8:	ldr	x0, [sp, #24]
  4142cc:	str	w1, [x0, #32]
  4142d0:	ldr	x0, [sp, #24]
  4142d4:	ldr	w0, [x0, #32]
  4142d8:	str	w0, [sp, #40]
  4142dc:	ldr	w0, [sp, #20]
  4142e0:	and	w0, w0, #0xff
  4142e4:	strb	w0, [sp, #48]
  4142e8:	ldr	w0, [sp, #16]
  4142ec:	str	w0, [sp, #56]
  4142f0:	ldr	x0, [sp, #24]
  4142f4:	ldr	w0, [x0]
  4142f8:	add	x1, sp, #0x20
  4142fc:	mov	w3, #0x0                   	// #0
  414300:	mov	x2, #0x1c                  	// #28
  414304:	bl	402360 <send@plt>
  414308:	ldp	x29, x30, [sp], #64
  41430c:	ret
  414310:	stp	x29, x30, [sp, #-48]!
  414314:	mov	x29, sp
  414318:	str	x0, [sp, #40]
  41431c:	str	x1, [sp, #32]
  414320:	str	w2, [sp, #28]
  414324:	ldr	x0, [sp, #40]
  414328:	ldr	w0, [x0]
  41432c:	ldrsw	x1, [sp, #28]
  414330:	mov	w3, #0x0                   	// #0
  414334:	mov	x2, x1
  414338:	ldr	x1, [sp, #32]
  41433c:	bl	402360 <send@plt>
  414340:	ldp	x29, x30, [sp], #48
  414344:	ret
  414348:	sub	sp, sp, #0x460
  41434c:	stp	x29, x30, [sp]
  414350:	mov	x29, sp
  414354:	str	x19, [sp, #16]
  414358:	str	x0, [sp, #56]
  41435c:	str	x1, [sp, #48]
  414360:	str	w2, [sp, #44]
  414364:	ldr	x0, [sp, #56]
  414368:	ldr	w0, [x0]
  41436c:	ldrsw	x1, [sp, #44]
  414370:	mov	w3, #0x0                   	// #0
  414374:	mov	x2, x1
  414378:	ldr	x1, [sp, #48]
  41437c:	bl	402360 <send@plt>
  414380:	str	w0, [sp, #1108]
  414384:	ldr	w0, [sp, #1108]
  414388:	cmp	w0, #0x0
  41438c:	b.ge	414398 <ferror@plt+0x11e28>  // b.tcont
  414390:	ldr	w0, [sp, #1108]
  414394:	b	4144d0 <ferror@plt+0x11f60>
  414398:	ldr	x0, [sp, #56]
  41439c:	ldr	w0, [x0]
  4143a0:	add	x1, sp, #0x48
  4143a4:	mov	w3, #0x42                  	// #66
  4143a8:	mov	x2, #0x400                 	// #1024
  4143ac:	bl	402250 <recv@plt>
  4143b0:	str	w0, [sp, #1108]
  4143b4:	ldr	w0, [sp, #1108]
  4143b8:	cmp	w0, #0x0
  4143bc:	b.ge	4143e0 <ferror@plt+0x11e70>  // b.tcont
  4143c0:	bl	4024f0 <__errno_location@plt>
  4143c4:	ldr	w0, [x0]
  4143c8:	cmp	w0, #0xb
  4143cc:	b.ne	4143d8 <ferror@plt+0x11e68>  // b.any
  4143d0:	mov	w0, #0x0                   	// #0
  4143d4:	b	4144d0 <ferror@plt+0x11f60>
  4143d8:	mov	w0, #0xffffffff            	// #-1
  4143dc:	b	4144d0 <ferror@plt+0x11f60>
  4143e0:	add	x0, sp, #0x48
  4143e4:	str	x0, [sp, #1112]
  4143e8:	b	41449c <ferror@plt+0x11f2c>
  4143ec:	ldr	x0, [sp, #1112]
  4143f0:	ldrh	w0, [x0, #4]
  4143f4:	cmp	w0, #0x2
  4143f8:	b.ne	414460 <ferror@plt+0x11ef0>  // b.any
  4143fc:	ldr	x0, [sp, #1112]
  414400:	add	x0, x0, #0x10
  414404:	str	x0, [sp, #1096]
  414408:	ldr	x0, [sp, #1112]
  41440c:	ldr	w0, [x0]
  414410:	cmp	w0, #0x23
  414414:	b.hi	414440 <ferror@plt+0x11ed0>  // b.pmore
  414418:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  41441c:	ldr	x0, [x0, #3992]
  414420:	ldr	x0, [x0]
  414424:	mov	x3, x0
  414428:	mov	x2, #0x10                  	// #16
  41442c:	mov	x1, #0x1                   	// #1
  414430:	adrp	x0, 418000 <ferror@plt+0x15a90>
  414434:	add	x0, x0, #0xf18
  414438:	bl	4023a0 <fwrite@plt>
  41443c:	b	414458 <ferror@plt+0x11ee8>
  414440:	ldr	x0, [sp, #1096]
  414444:	ldr	w19, [x0]
  414448:	bl	4024f0 <__errno_location@plt>
  41444c:	mov	x1, x0
  414450:	neg	w0, w19
  414454:	str	w0, [x1]
  414458:	mov	w0, #0xffffffff            	// #-1
  41445c:	b	4144d0 <ferror@plt+0x11f60>
  414460:	ldr	w1, [sp, #1108]
  414464:	ldr	x0, [sp, #1112]
  414468:	ldr	w0, [x0]
  41446c:	add	w0, w0, #0x3
  414470:	and	w0, w0, #0xfffffffc
  414474:	sub	w0, w1, w0
  414478:	str	w0, [sp, #1108]
  41447c:	ldr	x0, [sp, #1112]
  414480:	ldr	w0, [x0]
  414484:	add	w0, w0, #0x3
  414488:	mov	w0, w0
  41448c:	and	x0, x0, #0xfffffffc
  414490:	ldr	x1, [sp, #1112]
  414494:	add	x0, x1, x0
  414498:	str	x0, [sp, #1112]
  41449c:	ldr	w0, [sp, #1108]
  4144a0:	cmp	w0, #0xf
  4144a4:	b.le	4144cc <ferror@plt+0x11f5c>
  4144a8:	ldr	x0, [sp, #1112]
  4144ac:	ldr	w0, [x0]
  4144b0:	cmp	w0, #0xf
  4144b4:	b.ls	4144cc <ferror@plt+0x11f5c>  // b.plast
  4144b8:	ldr	x0, [sp, #1112]
  4144bc:	ldr	w1, [x0]
  4144c0:	ldr	w0, [sp, #1108]
  4144c4:	cmp	w1, w0
  4144c8:	b.ls	4143ec <ferror@plt+0x11e7c>  // b.plast
  4144cc:	mov	w0, #0x0                   	// #0
  4144d0:	ldr	x19, [sp, #16]
  4144d4:	ldp	x29, x30, [sp]
  4144d8:	add	sp, sp, #0x460
  4144dc:	ret
  4144e0:	stp	x29, x30, [sp, #-176]!
  4144e4:	mov	x29, sp
  4144e8:	str	x0, [sp, #40]
  4144ec:	str	w1, [sp, #36]
  4144f0:	str	x2, [sp, #24]
  4144f4:	str	w3, [sp, #32]
  4144f8:	stp	xzr, xzr, [sp, #160]
  4144fc:	ldr	w0, [sp, #32]
  414500:	add	w0, w0, #0x10
  414504:	str	w0, [sp, #160]
  414508:	ldr	w0, [sp, #36]
  41450c:	and	w0, w0, #0xffff
  414510:	strh	w0, [sp, #164]
  414514:	mov	w0, #0x301                 	// #769
  414518:	strh	w0, [sp, #166]
  41451c:	ldr	x0, [sp, #40]
  414520:	ldr	w0, [x0, #28]
  414524:	add	w1, w0, #0x1
  414528:	ldr	x0, [sp, #40]
  41452c:	str	w1, [x0, #28]
  414530:	ldr	x0, [sp, #40]
  414534:	ldr	w1, [x0, #28]
  414538:	ldr	x0, [sp, #40]
  41453c:	str	w1, [x0, #32]
  414540:	ldr	x0, [sp, #40]
  414544:	ldr	w0, [x0, #32]
  414548:	str	w0, [sp, #168]
  41454c:	str	xzr, [sp, #144]
  414550:	str	wzr, [sp, #152]
  414554:	mov	w0, #0x10                  	// #16
  414558:	strh	w0, [sp, #144]
  41455c:	add	x0, sp, #0xa0
  414560:	str	x0, [sp, #112]
  414564:	mov	x0, #0x10                  	// #16
  414568:	str	x0, [sp, #120]
  41456c:	ldr	x0, [sp, #24]
  414570:	str	x0, [sp, #128]
  414574:	ldrsw	x0, [sp, #32]
  414578:	str	x0, [sp, #136]
  41457c:	stp	xzr, xzr, [sp, #56]
  414580:	stp	xzr, xzr, [sp, #72]
  414584:	stp	xzr, xzr, [sp, #88]
  414588:	str	xzr, [sp, #104]
  41458c:	add	x0, sp, #0x90
  414590:	str	x0, [sp, #56]
  414594:	mov	w0, #0xc                   	// #12
  414598:	str	w0, [sp, #64]
  41459c:	add	x0, sp, #0x70
  4145a0:	str	x0, [sp, #72]
  4145a4:	mov	x0, #0x2                   	// #2
  4145a8:	str	x0, [sp, #80]
  4145ac:	ldr	x0, [sp, #40]
  4145b0:	ldr	w0, [x0]
  4145b4:	add	x1, sp, #0x38
  4145b8:	mov	w2, #0x0                   	// #0
  4145bc:	bl	4021a0 <sendmsg@plt>
  4145c0:	ldp	x29, x30, [sp], #176
  4145c4:	ret
  4145c8:	stp	x29, x30, [sp, #-128]!
  4145cc:	mov	x29, sp
  4145d0:	str	x0, [sp, #24]
  4145d4:	str	x1, [sp, #16]
  4145d8:	str	xzr, [sp, #112]
  4145dc:	str	wzr, [sp, #120]
  4145e0:	mov	w0, #0x10                  	// #16
  4145e4:	strh	w0, [sp, #112]
  4145e8:	ldr	x0, [sp, #16]
  4145ec:	str	x0, [sp, #96]
  4145f0:	ldr	x0, [sp, #16]
  4145f4:	ldr	w0, [x0]
  4145f8:	mov	w0, w0
  4145fc:	str	x0, [sp, #104]
  414600:	stp	xzr, xzr, [sp, #40]
  414604:	stp	xzr, xzr, [sp, #56]
  414608:	stp	xzr, xzr, [sp, #72]
  41460c:	str	xzr, [sp, #88]
  414610:	add	x0, sp, #0x70
  414614:	str	x0, [sp, #40]
  414618:	mov	w0, #0xc                   	// #12
  41461c:	str	w0, [sp, #48]
  414620:	add	x0, sp, #0x60
  414624:	str	x0, [sp, #56]
  414628:	mov	x0, #0x1                   	// #1
  41462c:	str	x0, [sp, #64]
  414630:	ldr	x0, [sp, #16]
  414634:	mov	w1, #0x301                 	// #769
  414638:	strh	w1, [x0, #6]
  41463c:	ldr	x0, [sp, #16]
  414640:	str	wzr, [x0, #12]
  414644:	ldr	x0, [sp, #24]
  414648:	ldr	w0, [x0, #28]
  41464c:	add	w1, w0, #0x1
  414650:	ldr	x0, [sp, #24]
  414654:	str	w1, [x0, #28]
  414658:	ldr	x0, [sp, #24]
  41465c:	ldr	w1, [x0, #28]
  414660:	ldr	x0, [sp, #24]
  414664:	str	w1, [x0, #32]
  414668:	ldr	x0, [sp, #24]
  41466c:	ldr	w1, [x0, #32]
  414670:	ldr	x0, [sp, #16]
  414674:	str	w1, [x0, #8]
  414678:	ldr	x0, [sp, #24]
  41467c:	ldr	w0, [x0]
  414680:	add	x1, sp, #0x28
  414684:	mov	w2, #0x0                   	// #0
  414688:	bl	4021a0 <sendmsg@plt>
  41468c:	ldp	x29, x30, [sp], #128
  414690:	ret
  414694:	stp	x29, x30, [sp, #-48]!
  414698:	mov	x29, sp
  41469c:	str	x0, [sp, #24]
  4146a0:	ldr	x0, [sp, #24]
  4146a4:	ldr	w0, [x0, #16]
  4146a8:	str	w0, [sp, #44]
  4146ac:	ldr	x0, [sp, #24]
  4146b0:	ldr	w0, [x0]
  4146b4:	cmp	w0, #0x13
  4146b8:	b.hi	4146e8 <ferror@plt+0x12178>  // b.pmore
  4146bc:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  4146c0:	ldr	x0, [x0, #3992]
  4146c4:	ldr	x0, [x0]
  4146c8:	mov	x3, x0
  4146cc:	mov	x2, #0xf                   	// #15
  4146d0:	mov	x1, #0x1                   	// #1
  4146d4:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4146d8:	add	x0, x0, #0xf30
  4146dc:	bl	4023a0 <fwrite@plt>
  4146e0:	mov	w0, #0xffffffff            	// #-1
  4146e4:	b	4147a4 <ferror@plt+0x12234>
  4146e8:	ldr	w0, [sp, #44]
  4146ec:	cmp	w0, #0x0
  4146f0:	b.ge	414794 <ferror@plt+0x12224>  // b.tcont
  4146f4:	ldr	w1, [sp, #44]
  4146f8:	ldr	x0, [sp, #24]
  4146fc:	bl	413444 <ferror@plt+0x10ed4>
  414700:	cmp	w0, #0x0
  414704:	b.eq	414710 <ferror@plt+0x121a0>  // b.none
  414708:	ldr	w0, [sp, #44]
  41470c:	b	4147a4 <ferror@plt+0x12234>
  414710:	bl	4024f0 <__errno_location@plt>
  414714:	mov	x1, x0
  414718:	ldr	w0, [sp, #44]
  41471c:	neg	w0, w0
  414720:	str	w0, [x1]
  414724:	bl	4024f0 <__errno_location@plt>
  414728:	ldr	w0, [x0]
  41472c:	cmp	w0, #0x5f
  414730:	b.eq	414750 <ferror@plt+0x121e0>  // b.none
  414734:	cmp	w0, #0x5f
  414738:	b.gt	414780 <ferror@plt+0x12210>
  41473c:	cmp	w0, #0x2
  414740:	b.eq	414750 <ferror@plt+0x121e0>  // b.none
  414744:	cmp	w0, #0x5a
  414748:	b.eq	414758 <ferror@plt+0x121e8>  // b.none
  41474c:	b	414780 <ferror@plt+0x12210>
  414750:	mov	w0, #0xffffffff            	// #-1
  414754:	b	4147a4 <ferror@plt+0x12234>
  414758:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  41475c:	ldr	x0, [x0, #3992]
  414760:	ldr	x0, [x0]
  414764:	mov	x3, x0
  414768:	mov	x2, #0x24                  	// #36
  41476c:	mov	x1, #0x1                   	// #1
  414770:	adrp	x0, 418000 <ferror@plt+0x15a90>
  414774:	add	x0, x0, #0xf40
  414778:	bl	4023a0 <fwrite@plt>
  41477c:	b	41478c <ferror@plt+0x1221c>
  414780:	adrp	x0, 418000 <ferror@plt+0x15a90>
  414784:	add	x0, x0, #0xf68
  414788:	bl	401f90 <perror@plt>
  41478c:	ldr	w0, [sp, #44]
  414790:	b	4147a4 <ferror@plt+0x12234>
  414794:	mov	x1, #0x0                   	// #0
  414798:	ldr	x0, [sp, #24]
  41479c:	bl	41342c <ferror@plt+0x10ebc>
  4147a0:	mov	w0, #0x0                   	// #0
  4147a4:	ldp	x29, x30, [sp], #48
  4147a8:	ret
  4147ac:	stp	x29, x30, [sp, #-64]!
  4147b0:	mov	x29, sp
  4147b4:	str	x19, [sp, #16]
  4147b8:	str	x0, [sp, #40]
  4147bc:	str	x1, [sp, #32]
  4147c0:	ldr	x0, [sp, #32]
  4147c4:	ldr	w0, [x0]
  4147c8:	cmp	w0, #0x23
  4147cc:	b.hi	4147f8 <ferror@plt+0x12288>  // b.pmore
  4147d0:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  4147d4:	ldr	x0, [x0, #3992]
  4147d8:	ldr	x0, [x0]
  4147dc:	mov	x3, x0
  4147e0:	mov	x2, #0x10                  	// #16
  4147e4:	mov	x1, #0x1                   	// #1
  4147e8:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4147ec:	add	x0, x0, #0xf18
  4147f0:	bl	4023a0 <fwrite@plt>
  4147f4:	b	414874 <ferror@plt+0x12304>
  4147f8:	ldr	x0, [sp, #32]
  4147fc:	add	x0, x0, #0x10
  414800:	str	x0, [sp, #56]
  414804:	ldr	x0, [sp, #56]
  414808:	ldr	w19, [x0]
  41480c:	bl	4024f0 <__errno_location@plt>
  414810:	mov	x1, x0
  414814:	neg	w0, w19
  414818:	str	w0, [x1]
  41481c:	ldr	x0, [sp, #40]
  414820:	ldr	w0, [x0, #36]
  414824:	cmp	w0, #0x4
  414828:	b.ne	41484c <ferror@plt+0x122dc>  // b.any
  41482c:	bl	4024f0 <__errno_location@plt>
  414830:	ldr	w0, [x0]
  414834:	cmp	w0, #0x2
  414838:	b.eq	414870 <ferror@plt+0x12300>  // b.none
  41483c:	bl	4024f0 <__errno_location@plt>
  414840:	ldr	w0, [x0]
  414844:	cmp	w0, #0x5f
  414848:	b.eq	414870 <ferror@plt+0x12300>  // b.none
  41484c:	ldr	x0, [sp, #40]
  414850:	ldr	w0, [x0, #48]
  414854:	and	w0, w0, #0x2
  414858:	cmp	w0, #0x0
  41485c:	b.ne	414874 <ferror@plt+0x12304>  // b.any
  414860:	adrp	x0, 418000 <ferror@plt+0x15a90>
  414864:	add	x0, x0, #0xf68
  414868:	bl	401f90 <perror@plt>
  41486c:	b	414874 <ferror@plt+0x12304>
  414870:	nop
  414874:	ldr	x19, [sp, #16]
  414878:	ldp	x29, x30, [sp], #64
  41487c:	ret
  414880:	stp	x29, x30, [sp, #-64]!
  414884:	mov	x29, sp
  414888:	stp	x19, x20, [sp, #16]
  41488c:	str	w0, [sp, #44]
  414890:	str	x1, [sp, #32]
  414894:	str	w2, [sp, #40]
  414898:	ldr	w2, [sp, #40]
  41489c:	ldr	x1, [sp, #32]
  4148a0:	ldr	w0, [sp, #44]
  4148a4:	bl	401f40 <recvmsg@plt>
  4148a8:	str	w0, [sp, #60]
  4148ac:	ldr	w0, [sp, #60]
  4148b0:	cmp	w0, #0x0
  4148b4:	b.ge	4148d8 <ferror@plt+0x12368>  // b.tcont
  4148b8:	bl	4024f0 <__errno_location@plt>
  4148bc:	ldr	w0, [x0]
  4148c0:	cmp	w0, #0x4
  4148c4:	b.eq	414898 <ferror@plt+0x12328>  // b.none
  4148c8:	bl	4024f0 <__errno_location@plt>
  4148cc:	ldr	w0, [x0]
  4148d0:	cmp	w0, #0xb
  4148d4:	b.eq	414898 <ferror@plt+0x12328>  // b.none
  4148d8:	ldr	w0, [sp, #60]
  4148dc:	cmp	w0, #0x0
  4148e0:	b.ge	414930 <ferror@plt+0x123c0>  // b.tcont
  4148e4:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  4148e8:	ldr	x0, [x0, #3992]
  4148ec:	ldr	x19, [x0]
  4148f0:	bl	4024f0 <__errno_location@plt>
  4148f4:	ldr	w0, [x0]
  4148f8:	bl	402220 <strerror@plt>
  4148fc:	mov	x20, x0
  414900:	bl	4024f0 <__errno_location@plt>
  414904:	ldr	w0, [x0]
  414908:	mov	w3, w0
  41490c:	mov	x2, x20
  414910:	adrp	x0, 418000 <ferror@plt+0x15a90>
  414914:	add	x1, x0, #0xf80
  414918:	mov	x0, x19
  41491c:	bl	402540 <fprintf@plt>
  414920:	bl	4024f0 <__errno_location@plt>
  414924:	ldr	w0, [x0]
  414928:	neg	w0, w0
  41492c:	b	41496c <ferror@plt+0x123fc>
  414930:	ldr	w0, [sp, #60]
  414934:	cmp	w0, #0x0
  414938:	b.ne	414968 <ferror@plt+0x123f8>  // b.any
  41493c:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  414940:	ldr	x0, [x0, #3992]
  414944:	ldr	x0, [x0]
  414948:	mov	x3, x0
  41494c:	mov	x2, #0xf                   	// #15
  414950:	mov	x1, #0x1                   	// #1
  414954:	adrp	x0, 418000 <ferror@plt+0x15a90>
  414958:	add	x0, x0, #0xfa0
  41495c:	bl	4023a0 <fwrite@plt>
  414960:	mov	w0, #0xffffffc3            	// #-61
  414964:	b	41496c <ferror@plt+0x123fc>
  414968:	ldr	w0, [sp, #60]
  41496c:	ldp	x19, x20, [sp, #16]
  414970:	ldp	x29, x30, [sp], #64
  414974:	ret
  414978:	stp	x29, x30, [sp, #-80]!
  41497c:	mov	x29, sp
  414980:	str	w0, [sp, #44]
  414984:	str	x1, [sp, #32]
  414988:	str	x2, [sp, #24]
  41498c:	ldr	x0, [sp, #32]
  414990:	ldr	x0, [x0, #16]
  414994:	str	x0, [sp, #64]
  414998:	ldr	x0, [sp, #64]
  41499c:	str	xzr, [x0]
  4149a0:	ldr	x0, [sp, #64]
  4149a4:	str	xzr, [x0, #8]
  4149a8:	mov	w2, #0x22                  	// #34
  4149ac:	ldr	x1, [sp, #32]
  4149b0:	ldr	w0, [sp, #44]
  4149b4:	bl	414880 <ferror@plt+0x12310>
  4149b8:	str	w0, [sp, #76]
  4149bc:	ldr	w0, [sp, #76]
  4149c0:	cmp	w0, #0x0
  4149c4:	b.ge	4149d0 <ferror@plt+0x12460>  // b.tcont
  4149c8:	ldr	w0, [sp, #76]
  4149cc:	b	414a9c <ferror@plt+0x1252c>
  4149d0:	ldr	w1, [sp, #76]
  4149d4:	mov	w0, #0x7fff                	// #32767
  4149d8:	cmp	w1, w0
  4149dc:	b.gt	4149e8 <ferror@plt+0x12478>
  4149e0:	mov	w0, #0x8000                	// #32768
  4149e4:	str	w0, [sp, #76]
  4149e8:	ldrsw	x0, [sp, #76]
  4149ec:	bl	402120 <malloc@plt>
  4149f0:	str	x0, [sp, #56]
  4149f4:	ldr	x0, [sp, #56]
  4149f8:	cmp	x0, #0x0
  4149fc:	b.ne	414a2c <ferror@plt+0x124bc>  // b.any
  414a00:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  414a04:	ldr	x0, [x0, #3992]
  414a08:	ldr	x0, [x0]
  414a0c:	mov	x3, x0
  414a10:	mov	x2, #0x20                  	// #32
  414a14:	mov	x1, #0x1                   	// #1
  414a18:	adrp	x0, 418000 <ferror@plt+0x15a90>
  414a1c:	add	x0, x0, #0xfb0
  414a20:	bl	4023a0 <fwrite@plt>
  414a24:	mov	w0, #0xfffffff4            	// #-12
  414a28:	b	414a9c <ferror@plt+0x1252c>
  414a2c:	ldr	x0, [sp, #64]
  414a30:	ldr	x1, [sp, #56]
  414a34:	str	x1, [x0]
  414a38:	ldrsw	x1, [sp, #76]
  414a3c:	ldr	x0, [sp, #64]
  414a40:	str	x1, [x0, #8]
  414a44:	mov	w2, #0x0                   	// #0
  414a48:	ldr	x1, [sp, #32]
  414a4c:	ldr	w0, [sp, #44]
  414a50:	bl	414880 <ferror@plt+0x12310>
  414a54:	str	w0, [sp, #76]
  414a58:	ldr	w0, [sp, #76]
  414a5c:	cmp	w0, #0x0
  414a60:	b.ge	414a74 <ferror@plt+0x12504>  // b.tcont
  414a64:	ldr	x0, [sp, #56]
  414a68:	bl	402330 <free@plt>
  414a6c:	ldr	w0, [sp, #76]
  414a70:	b	414a9c <ferror@plt+0x1252c>
  414a74:	ldr	x0, [sp, #24]
  414a78:	cmp	x0, #0x0
  414a7c:	b.eq	414a90 <ferror@plt+0x12520>  // b.none
  414a80:	ldr	x0, [sp, #24]
  414a84:	ldr	x1, [sp, #56]
  414a88:	str	x1, [x0]
  414a8c:	b	414a98 <ferror@plt+0x12528>
  414a90:	ldr	x0, [sp, #56]
  414a94:	bl	402330 <free@plt>
  414a98:	ldr	w0, [sp, #76]
  414a9c:	ldp	x29, x30, [sp], #80
  414aa0:	ret
  414aa4:	stp	x29, x30, [sp, #-176]!
  414aa8:	mov	x29, sp
  414aac:	str	x0, [sp, #24]
  414ab0:	str	x1, [sp, #16]
  414ab4:	stp	xzr, xzr, [sp, #48]
  414ab8:	stp	xzr, xzr, [sp, #64]
  414abc:	stp	xzr, xzr, [sp, #80]
  414ac0:	str	xzr, [sp, #96]
  414ac4:	add	x0, sp, #0x78
  414ac8:	str	x0, [sp, #48]
  414acc:	mov	w0, #0xc                   	// #12
  414ad0:	str	w0, [sp, #56]
  414ad4:	add	x0, sp, #0x68
  414ad8:	str	x0, [sp, #64]
  414adc:	mov	x0, #0x1                   	// #1
  414ae0:	str	x0, [sp, #72]
  414ae4:	str	wzr, [sp, #172]
  414ae8:	str	wzr, [sp, #156]
  414aec:	str	wzr, [sp, #152]
  414af0:	ldr	x0, [sp, #24]
  414af4:	ldr	w0, [x0]
  414af8:	add	x2, sp, #0x28
  414afc:	add	x1, sp, #0x30
  414b00:	bl	414978 <ferror@plt+0x12408>
  414b04:	str	w0, [sp, #140]
  414b08:	ldr	w0, [sp, #140]
  414b0c:	cmp	w0, #0x0
  414b10:	b.ge	414b1c <ferror@plt+0x125ac>  // b.tcont
  414b14:	ldr	w0, [sp, #140]
  414b18:	b	414e18 <ferror@plt+0x128a8>
  414b1c:	ldr	x0, [sp, #24]
  414b20:	ldr	x0, [x0, #40]
  414b24:	cmp	x0, #0x0
  414b28:	b.eq	414b5c <ferror@plt+0x125ec>  // b.none
  414b2c:	ldr	x4, [sp, #40]
  414b30:	ldr	w0, [sp, #140]
  414b34:	add	w0, w0, #0x3
  414b38:	mov	w0, w0
  414b3c:	and	x1, x0, #0xfffffffc
  414b40:	ldr	x0, [sp, #24]
  414b44:	ldr	x0, [x0, #40]
  414b48:	mov	x3, x0
  414b4c:	mov	x2, x1
  414b50:	mov	x1, #0x1                   	// #1
  414b54:	mov	x0, x4
  414b58:	bl	4023a0 <fwrite@plt>
  414b5c:	ldr	x0, [sp, #16]
  414b60:	str	x0, [sp, #160]
  414b64:	b	414d4c <ferror@plt+0x127dc>
  414b68:	ldr	x0, [sp, #40]
  414b6c:	str	x0, [sp, #144]
  414b70:	ldr	w0, [sp, #140]
  414b74:	str	w0, [sp, #152]
  414b78:	b	414d10 <ferror@plt+0x127a0>
  414b7c:	str	wzr, [sp, #136]
  414b80:	ldr	x0, [sp, #144]
  414b84:	ldrh	w0, [x0, #6]
  414b88:	sxth	w1, w0
  414b8c:	ldr	x0, [sp, #160]
  414b90:	ldrh	w0, [x0, #16]
  414b94:	sxth	w0, w0
  414b98:	mvn	w0, w0
  414b9c:	sxth	w0, w0
  414ba0:	and	w0, w1, w0
  414ba4:	sxth	w0, w0
  414ba8:	and	w1, w0, #0xffff
  414bac:	ldr	x0, [sp, #144]
  414bb0:	strh	w1, [x0, #6]
  414bb4:	ldr	w0, [sp, #124]
  414bb8:	cmp	w0, #0x0
  414bbc:	b.ne	414cc8 <ferror@plt+0x12758>  // b.any
  414bc0:	ldr	x0, [sp, #144]
  414bc4:	ldr	w1, [x0, #12]
  414bc8:	ldr	x0, [sp, #24]
  414bcc:	ldr	w0, [x0, #8]
  414bd0:	cmp	w1, w0
  414bd4:	b.ne	414cc8 <ferror@plt+0x12758>  // b.any
  414bd8:	ldr	x0, [sp, #144]
  414bdc:	ldr	w1, [x0, #8]
  414be0:	ldr	x0, [sp, #24]
  414be4:	ldr	w0, [x0, #32]
  414be8:	cmp	w1, w0
  414bec:	b.ne	414cc8 <ferror@plt+0x12758>  // b.any
  414bf0:	ldr	x0, [sp, #144]
  414bf4:	ldrh	w0, [x0, #6]
  414bf8:	and	w0, w0, #0x10
  414bfc:	cmp	w0, #0x0
  414c00:	b.eq	414c0c <ferror@plt+0x1269c>  // b.none
  414c04:	mov	w0, #0x1                   	// #1
  414c08:	str	w0, [sp, #172]
  414c0c:	ldr	x0, [sp, #144]
  414c10:	ldrh	w0, [x0, #4]
  414c14:	cmp	w0, #0x3
  414c18:	b.ne	414c50 <ferror@plt+0x126e0>  // b.any
  414c1c:	ldr	x0, [sp, #144]
  414c20:	bl	414694 <ferror@plt+0x12124>
  414c24:	str	w0, [sp, #136]
  414c28:	ldr	w0, [sp, #136]
  414c2c:	cmp	w0, #0x0
  414c30:	b.ge	414c44 <ferror@plt+0x126d4>  // b.tcont
  414c34:	ldr	x0, [sp, #40]
  414c38:	bl	402330 <free@plt>
  414c3c:	mov	w0, #0xffffffff            	// #-1
  414c40:	b	414e18 <ferror@plt+0x128a8>
  414c44:	mov	w0, #0x1                   	// #1
  414c48:	str	w0, [sp, #156]
  414c4c:	b	414d40 <ferror@plt+0x127d0>
  414c50:	ldr	x0, [sp, #144]
  414c54:	ldrh	w0, [x0, #4]
  414c58:	cmp	w0, #0x2
  414c5c:	b.ne	414c7c <ferror@plt+0x1270c>  // b.any
  414c60:	ldr	x1, [sp, #144]
  414c64:	ldr	x0, [sp, #24]
  414c68:	bl	4147ac <ferror@plt+0x1223c>
  414c6c:	ldr	x0, [sp, #40]
  414c70:	bl	402330 <free@plt>
  414c74:	mov	w0, #0xffffffff            	// #-1
  414c78:	b	414e18 <ferror@plt+0x128a8>
  414c7c:	ldr	x0, [sp, #24]
  414c80:	ldr	x0, [x0, #40]
  414c84:	cmp	x0, #0x0
  414c88:	b.ne	414cd0 <ferror@plt+0x12760>  // b.any
  414c8c:	ldr	x0, [sp, #160]
  414c90:	ldr	x2, [x0]
  414c94:	ldr	x0, [sp, #160]
  414c98:	ldr	x0, [x0, #8]
  414c9c:	mov	x1, x0
  414ca0:	ldr	x0, [sp, #144]
  414ca4:	blr	x2
  414ca8:	str	w0, [sp, #136]
  414cac:	ldr	w0, [sp, #136]
  414cb0:	cmp	w0, #0x0
  414cb4:	b.ge	414cd0 <ferror@plt+0x12760>  // b.tcont
  414cb8:	ldr	x0, [sp, #40]
  414cbc:	bl	402330 <free@plt>
  414cc0:	ldr	w0, [sp, #136]
  414cc4:	b	414e18 <ferror@plt+0x128a8>
  414cc8:	nop
  414ccc:	b	414cd4 <ferror@plt+0x12764>
  414cd0:	nop
  414cd4:	ldr	w1, [sp, #152]
  414cd8:	ldr	x0, [sp, #144]
  414cdc:	ldr	w0, [x0]
  414ce0:	add	w0, w0, #0x3
  414ce4:	and	w0, w0, #0xfffffffc
  414ce8:	sub	w0, w1, w0
  414cec:	str	w0, [sp, #152]
  414cf0:	ldr	x0, [sp, #144]
  414cf4:	ldr	w0, [x0]
  414cf8:	add	w0, w0, #0x3
  414cfc:	mov	w0, w0
  414d00:	and	x0, x0, #0xfffffffc
  414d04:	ldr	x1, [sp, #144]
  414d08:	add	x0, x1, x0
  414d0c:	str	x0, [sp, #144]
  414d10:	ldr	w0, [sp, #152]
  414d14:	cmp	w0, #0xf
  414d18:	b.le	414d40 <ferror@plt+0x127d0>
  414d1c:	ldr	x0, [sp, #144]
  414d20:	ldr	w0, [x0]
  414d24:	cmp	w0, #0xf
  414d28:	b.ls	414d40 <ferror@plt+0x127d0>  // b.plast
  414d2c:	ldr	x0, [sp, #144]
  414d30:	ldr	w1, [x0]
  414d34:	ldr	w0, [sp, #152]
  414d38:	cmp	w1, w0
  414d3c:	b.ls	414b7c <ferror@plt+0x1260c>  // b.plast
  414d40:	ldr	x0, [sp, #160]
  414d44:	add	x0, x0, #0x18
  414d48:	str	x0, [sp, #160]
  414d4c:	ldr	x0, [sp, #160]
  414d50:	ldr	x0, [x0]
  414d54:	cmp	x0, #0x0
  414d58:	b.ne	414b68 <ferror@plt+0x125f8>  // b.any
  414d5c:	ldr	x0, [sp, #40]
  414d60:	bl	402330 <free@plt>
  414d64:	ldr	w0, [sp, #156]
  414d68:	cmp	w0, #0x0
  414d6c:	b.eq	414da8 <ferror@plt+0x12838>  // b.none
  414d70:	ldr	w0, [sp, #172]
  414d74:	cmp	w0, #0x0
  414d78:	b.eq	414da0 <ferror@plt+0x12830>  // b.none
  414d7c:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  414d80:	ldr	x0, [x0, #3992]
  414d84:	ldr	x0, [x0]
  414d88:	mov	x3, x0
  414d8c:	mov	x2, #0x2e                  	// #46
  414d90:	mov	x1, #0x1                   	// #1
  414d94:	adrp	x0, 418000 <ferror@plt+0x15a90>
  414d98:	add	x0, x0, #0xfd8
  414d9c:	bl	4023a0 <fwrite@plt>
  414da0:	mov	w0, #0x0                   	// #0
  414da4:	b	414e18 <ferror@plt+0x128a8>
  414da8:	ldr	w0, [sp, #96]
  414dac:	and	w0, w0, #0x20
  414db0:	cmp	w0, #0x0
  414db4:	b.eq	414de0 <ferror@plt+0x12870>  // b.none
  414db8:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  414dbc:	ldr	x0, [x0, #3992]
  414dc0:	ldr	x0, [x0]
  414dc4:	mov	x3, x0
  414dc8:	mov	x2, #0x12                  	// #18
  414dcc:	mov	x1, #0x1                   	// #1
  414dd0:	adrp	x0, 419000 <ferror@plt+0x16a90>
  414dd4:	add	x0, x0, #0x8
  414dd8:	bl	4023a0 <fwrite@plt>
  414ddc:	b	414e14 <ferror@plt+0x128a4>
  414de0:	ldr	w0, [sp, #152]
  414de4:	cmp	w0, #0x0
  414de8:	b.eq	414ae8 <ferror@plt+0x12578>  // b.none
  414dec:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  414df0:	ldr	x0, [x0, #3992]
  414df4:	ldr	x3, [x0]
  414df8:	ldr	w2, [sp, #152]
  414dfc:	adrp	x0, 419000 <ferror@plt+0x16a90>
  414e00:	add	x1, x0, #0x20
  414e04:	mov	x0, x3
  414e08:	bl	402540 <fprintf@plt>
  414e0c:	mov	w0, #0x1                   	// #1
  414e10:	bl	401f70 <exit@plt>
  414e14:	b	414ae8 <ferror@plt+0x12578>
  414e18:	ldp	x29, x30, [sp], #176
  414e1c:	ret
  414e20:	stp	x29, x30, [sp, #-96]!
  414e24:	mov	x29, sp
  414e28:	str	x0, [sp, #40]
  414e2c:	str	x1, [sp, #32]
  414e30:	str	x2, [sp, #24]
  414e34:	strh	w3, [sp, #22]
  414e38:	ldr	x0, [sp, #32]
  414e3c:	str	x0, [sp, #48]
  414e40:	ldr	x0, [sp, #24]
  414e44:	str	x0, [sp, #56]
  414e48:	ldrh	w0, [sp, #22]
  414e4c:	strh	w0, [sp, #64]
  414e50:	str	xzr, [sp, #72]
  414e54:	str	xzr, [sp, #80]
  414e58:	strh	wzr, [sp, #88]
  414e5c:	add	x0, sp, #0x30
  414e60:	mov	x1, x0
  414e64:	ldr	x0, [sp, #40]
  414e68:	bl	414aa4 <ferror@plt+0x12534>
  414e6c:	ldp	x29, x30, [sp], #96
  414e70:	ret
  414e74:	stp	x29, x30, [sp, #-64]!
  414e78:	mov	x29, sp
  414e7c:	str	x19, [sp, #16]
  414e80:	str	x0, [sp, #56]
  414e84:	str	x1, [sp, #48]
  414e88:	str	x2, [sp, #40]
  414e8c:	ldr	x1, [sp, #40]
  414e90:	ldr	x0, [sp, #56]
  414e94:	bl	41342c <ferror@plt+0x10ebc>
  414e98:	cmp	w0, #0x0
  414e9c:	b.ne	414ed4 <ferror@plt+0x12964>  // b.any
  414ea0:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  414ea4:	ldr	x0, [x0, #3992]
  414ea8:	ldr	x19, [x0]
  414eac:	ldr	x0, [sp, #48]
  414eb0:	ldr	w0, [x0]
  414eb4:	neg	w0, w0
  414eb8:	bl	402220 <strerror@plt>
  414ebc:	mov	x2, x0
  414ec0:	adrp	x0, 419000 <ferror@plt+0x16a90>
  414ec4:	add	x1, x0, #0x38
  414ec8:	mov	x0, x19
  414ecc:	bl	402540 <fprintf@plt>
  414ed0:	b	414ed8 <ferror@plt+0x12968>
  414ed4:	nop
  414ed8:	ldr	x19, [sp, #16]
  414edc:	ldp	x29, x30, [sp], #64
  414ee0:	ret
  414ee4:	stp	x29, x30, [sp, #-208]!
  414ee8:	mov	x29, sp
  414eec:	str	x0, [sp, #56]
  414ef0:	str	x1, [sp, #48]
  414ef4:	str	x2, [sp, #40]
  414ef8:	str	x3, [sp, #32]
  414efc:	strb	w4, [sp, #31]
  414f00:	str	x5, [sp, #16]
  414f04:	str	xzr, [sp, #152]
  414f08:	str	wzr, [sp, #160]
  414f0c:	mov	w0, #0x10                  	// #16
  414f10:	strh	w0, [sp, #152]
  414f14:	stp	xzr, xzr, [sp, #80]
  414f18:	stp	xzr, xzr, [sp, #96]
  414f1c:	stp	xzr, xzr, [sp, #112]
  414f20:	str	xzr, [sp, #128]
  414f24:	add	x0, sp, #0x98
  414f28:	str	x0, [sp, #80]
  414f2c:	mov	w0, #0xc                   	// #12
  414f30:	str	w0, [sp, #88]
  414f34:	ldr	x0, [sp, #48]
  414f38:	str	x0, [sp, #96]
  414f3c:	ldr	x0, [sp, #40]
  414f40:	str	x0, [sp, #104]
  414f44:	str	wzr, [sp, #204]
  414f48:	str	wzr, [sp, #188]
  414f4c:	b	414fc4 <ferror@plt+0x12a54>
  414f50:	ldrsw	x0, [sp, #188]
  414f54:	lsl	x0, x0, #4
  414f58:	ldr	x1, [sp, #48]
  414f5c:	add	x0, x1, x0
  414f60:	ldr	x0, [x0]
  414f64:	str	x0, [sp, #192]
  414f68:	ldr	x0, [sp, #56]
  414f6c:	ldr	w0, [x0, #28]
  414f70:	add	w1, w0, #0x1
  414f74:	ldr	x0, [sp, #56]
  414f78:	str	w1, [x0, #28]
  414f7c:	ldr	x0, [sp, #56]
  414f80:	ldr	w0, [x0, #28]
  414f84:	str	w0, [sp, #204]
  414f88:	ldr	x0, [sp, #192]
  414f8c:	ldr	w1, [sp, #204]
  414f90:	str	w1, [x0, #8]
  414f94:	ldr	x0, [sp, #32]
  414f98:	cmp	x0, #0x0
  414f9c:	b.ne	414fb8 <ferror@plt+0x12a48>  // b.any
  414fa0:	ldr	x0, [sp, #192]
  414fa4:	ldrh	w0, [x0, #6]
  414fa8:	orr	w0, w0, #0x4
  414fac:	and	w1, w0, #0xffff
  414fb0:	ldr	x0, [sp, #192]
  414fb4:	strh	w1, [x0, #6]
  414fb8:	ldr	w0, [sp, #188]
  414fbc:	add	w0, w0, #0x1
  414fc0:	str	w0, [sp, #188]
  414fc4:	ldrsw	x0, [sp, #188]
  414fc8:	ldr	x1, [sp, #40]
  414fcc:	cmp	x1, x0
  414fd0:	b.hi	414f50 <ferror@plt+0x129e0>  // b.pmore
  414fd4:	ldr	x0, [sp, #56]
  414fd8:	ldr	w0, [x0]
  414fdc:	add	x1, sp, #0x50
  414fe0:	mov	w2, #0x0                   	// #0
  414fe4:	bl	4021a0 <sendmsg@plt>
  414fe8:	str	w0, [sp, #184]
  414fec:	ldr	w0, [sp, #184]
  414ff0:	cmp	w0, #0x0
  414ff4:	b.ge	41500c <ferror@plt+0x12a9c>  // b.tcont
  414ff8:	adrp	x0, 419000 <ferror@plt+0x16a90>
  414ffc:	add	x0, x0, #0x50
  415000:	bl	401f90 <perror@plt>
  415004:	mov	w0, #0xffffffff            	// #-1
  415008:	b	4153e4 <ferror@plt+0x12e74>
  41500c:	add	x0, sp, #0x88
  415010:	str	x0, [sp, #96]
  415014:	mov	x0, #0x1                   	// #1
  415018:	str	x0, [sp, #104]
  41501c:	str	wzr, [sp, #188]
  415020:	ldr	x0, [sp, #56]
  415024:	ldr	w0, [x0]
  415028:	add	x2, sp, #0x48
  41502c:	add	x1, sp, #0x50
  415030:	bl	414978 <ferror@plt+0x12408>
  415034:	str	w0, [sp, #184]
  415038:	ldr	w0, [sp, #188]
  41503c:	add	w0, w0, #0x1
  415040:	str	w0, [sp, #188]
  415044:	ldr	w0, [sp, #184]
  415048:	cmp	w0, #0x0
  41504c:	b.ge	415058 <ferror@plt+0x12ae8>  // b.tcont
  415050:	ldr	w0, [sp, #184]
  415054:	b	4153e4 <ferror@plt+0x12e74>
  415058:	ldr	w0, [sp, #88]
  41505c:	cmp	w0, #0xc
  415060:	b.eq	415090 <ferror@plt+0x12b20>  // b.none
  415064:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  415068:	ldr	x0, [x0, #3992]
  41506c:	ldr	x3, [x0]
  415070:	ldr	w0, [sp, #88]
  415074:	mov	w2, w0
  415078:	adrp	x0, 419000 <ferror@plt+0x16a90>
  41507c:	add	x1, x0, #0x70
  415080:	mov	x0, x3
  415084:	bl	402540 <fprintf@plt>
  415088:	mov	w0, #0x1                   	// #1
  41508c:	bl	401f70 <exit@plt>
  415090:	ldr	x0, [sp, #72]
  415094:	str	x0, [sp, #192]
  415098:	b	415360 <ferror@plt+0x12df0>
  41509c:	ldr	x0, [sp, #192]
  4150a0:	ldr	w0, [x0]
  4150a4:	str	w0, [sp, #180]
  4150a8:	ldr	w0, [sp, #180]
  4150ac:	sub	w0, w0, #0x10
  4150b0:	str	w0, [sp, #176]
  4150b4:	ldr	w0, [sp, #176]
  4150b8:	cmp	w0, #0x0
  4150bc:	b.lt	4150d0 <ferror@plt+0x12b60>  // b.tstop
  4150c0:	ldr	w1, [sp, #180]
  4150c4:	ldr	w0, [sp, #184]
  4150c8:	cmp	w1, w0
  4150cc:	b.le	41513c <ferror@plt+0x12bcc>
  4150d0:	ldr	w0, [sp, #128]
  4150d4:	and	w0, w0, #0x20
  4150d8:	cmp	w0, #0x0
  4150dc:	b.eq	415114 <ferror@plt+0x12ba4>  // b.none
  4150e0:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  4150e4:	ldr	x0, [x0, #3992]
  4150e8:	ldr	x0, [x0]
  4150ec:	mov	x3, x0
  4150f0:	mov	x2, #0x12                  	// #18
  4150f4:	mov	x1, #0x1                   	// #1
  4150f8:	adrp	x0, 419000 <ferror@plt+0x16a90>
  4150fc:	add	x0, x0, #0x90
  415100:	bl	4023a0 <fwrite@plt>
  415104:	ldr	x0, [sp, #72]
  415108:	bl	402330 <free@plt>
  41510c:	mov	w0, #0xffffffff            	// #-1
  415110:	b	4153e4 <ferror@plt+0x12e74>
  415114:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  415118:	ldr	x0, [x0, #3992]
  41511c:	ldr	x3, [x0]
  415120:	ldr	w2, [sp, #180]
  415124:	adrp	x0, 419000 <ferror@plt+0x16a90>
  415128:	add	x1, x0, #0xa8
  41512c:	mov	x0, x3
  415130:	bl	402540 <fprintf@plt>
  415134:	mov	w0, #0x1                   	// #1
  415138:	bl	401f70 <exit@plt>
  41513c:	ldr	w0, [sp, #156]
  415140:	cmp	w0, #0x0
  415144:	b.ne	415194 <ferror@plt+0x12c24>  // b.any
  415148:	ldr	x0, [sp, #192]
  41514c:	ldr	w1, [x0, #12]
  415150:	ldr	x0, [sp, #56]
  415154:	ldr	w0, [x0, #8]
  415158:	cmp	w1, w0
  41515c:	b.ne	415194 <ferror@plt+0x12c24>  // b.any
  415160:	ldr	x0, [sp, #192]
  415164:	ldr	w0, [x0, #8]
  415168:	ldr	w1, [sp, #204]
  41516c:	cmp	w1, w0
  415170:	b.cc	415194 <ferror@plt+0x12c24>  // b.lo, b.ul, b.last
  415174:	ldr	x0, [sp, #192]
  415178:	ldr	w0, [x0, #8]
  41517c:	mov	w1, w0
  415180:	ldr	w2, [sp, #204]
  415184:	ldr	x0, [sp, #40]
  415188:	sub	x0, x2, x0
  41518c:	cmp	x1, x0
  415190:	b.cs	4151cc <ferror@plt+0x12c5c>  // b.hs, b.nlast
  415194:	ldr	w1, [sp, #184]
  415198:	ldr	w0, [sp, #180]
  41519c:	add	w0, w0, #0x3
  4151a0:	and	w0, w0, #0xfffffffc
  4151a4:	sub	w0, w1, w0
  4151a8:	str	w0, [sp, #184]
  4151ac:	ldr	w0, [sp, #180]
  4151b0:	add	w0, w0, #0x3
  4151b4:	mov	w0, w0
  4151b8:	and	x0, x0, #0xfffffffc
  4151bc:	ldr	x1, [sp, #192]
  4151c0:	add	x0, x1, x0
  4151c4:	str	x0, [sp, #192]
  4151c8:	b	415360 <ferror@plt+0x12df0>
  4151cc:	ldr	x0, [sp, #192]
  4151d0:	ldrh	w0, [x0, #4]
  4151d4:	cmp	w0, #0x2
  4151d8:	b.ne	4152e8 <ferror@plt+0x12d78>  // b.any
  4151dc:	ldr	x0, [sp, #192]
  4151e0:	add	x0, x0, #0x10
  4151e4:	str	x0, [sp, #168]
  4151e8:	ldr	x0, [sp, #168]
  4151ec:	ldr	w0, [x0]
  4151f0:	str	w0, [sp, #164]
  4151f4:	ldr	w0, [sp, #176]
  4151f8:	cmp	w0, #0x13
  4151fc:	b.hi	415234 <ferror@plt+0x12cc4>  // b.pmore
  415200:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  415204:	ldr	x0, [x0, #3992]
  415208:	ldr	x0, [x0]
  41520c:	mov	x3, x0
  415210:	mov	x2, #0x10                  	// #16
  415214:	mov	x1, #0x1                   	// #1
  415218:	adrp	x0, 418000 <ferror@plt+0x15a90>
  41521c:	add	x0, x0, #0xf18
  415220:	bl	4023a0 <fwrite@plt>
  415224:	ldr	x0, [sp, #72]
  415228:	bl	402330 <free@plt>
  41522c:	mov	w0, #0xffffffff            	// #-1
  415230:	b	4153e4 <ferror@plt+0x12e74>
  415234:	ldr	w0, [sp, #164]
  415238:	cmp	w0, #0x0
  41523c:	b.ne	415250 <ferror@plt+0x12ce0>  // b.any
  415240:	ldr	x1, [sp, #16]
  415244:	ldr	x0, [sp, #192]
  415248:	bl	41342c <ferror@plt+0x10ebc>
  41524c:	b	415290 <ferror@plt+0x12d20>
  415250:	bl	4024f0 <__errno_location@plt>
  415254:	mov	x1, x0
  415258:	ldr	w0, [sp, #164]
  41525c:	neg	w0, w0
  415260:	str	w0, [x1]
  415264:	ldr	x0, [sp, #56]
  415268:	ldr	w0, [x0, #36]
  41526c:	cmp	w0, #0x4
  415270:	b.eq	415290 <ferror@plt+0x12d20>  // b.none
  415274:	ldrb	w0, [sp, #31]
  415278:	cmp	w0, #0x0
  41527c:	b.eq	415290 <ferror@plt+0x12d20>  // b.none
  415280:	ldr	x2, [sp, #16]
  415284:	ldr	x1, [sp, #168]
  415288:	ldr	x0, [sp, #192]
  41528c:	bl	414e74 <ferror@plt+0x12904>
  415290:	ldr	x0, [sp, #32]
  415294:	cmp	x0, #0x0
  415298:	b.eq	4152ac <ferror@plt+0x12d3c>  // b.none
  41529c:	ldr	x1, [sp, #72]
  4152a0:	ldr	x0, [sp, #32]
  4152a4:	str	x1, [x0]
  4152a8:	b	4152b4 <ferror@plt+0x12d44>
  4152ac:	ldr	x0, [sp, #72]
  4152b0:	bl	402330 <free@plt>
  4152b4:	ldrsw	x0, [sp, #188]
  4152b8:	ldr	x1, [sp, #40]
  4152bc:	cmp	x1, x0
  4152c0:	b.ls	4152c8 <ferror@plt+0x12d58>  // b.plast
  4152c4:	b	415020 <ferror@plt+0x12ab0>
  4152c8:	ldr	w0, [sp, #164]
  4152cc:	cmp	w0, #0x0
  4152d0:	b.eq	4152e0 <ferror@plt+0x12d70>  // b.none
  4152d4:	ldr	w0, [sp, #188]
  4152d8:	neg	w0, w0
  4152dc:	b	4153e4 <ferror@plt+0x12e74>
  4152e0:	mov	w0, #0x0                   	// #0
  4152e4:	b	4153e4 <ferror@plt+0x12e74>
  4152e8:	ldr	x0, [sp, #32]
  4152ec:	cmp	x0, #0x0
  4152f0:	b.eq	415308 <ferror@plt+0x12d98>  // b.none
  4152f4:	ldr	x1, [sp, #72]
  4152f8:	ldr	x0, [sp, #32]
  4152fc:	str	x1, [x0]
  415300:	mov	w0, #0x0                   	// #0
  415304:	b	4153e4 <ferror@plt+0x12e74>
  415308:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  41530c:	ldr	x0, [x0, #3992]
  415310:	ldr	x0, [x0]
  415314:	mov	x3, x0
  415318:	mov	x2, #0x14                  	// #20
  41531c:	mov	x1, #0x1                   	// #1
  415320:	adrp	x0, 419000 <ferror@plt+0x16a90>
  415324:	add	x0, x0, #0xc8
  415328:	bl	4023a0 <fwrite@plt>
  41532c:	ldr	w1, [sp, #184]
  415330:	ldr	w0, [sp, #180]
  415334:	add	w0, w0, #0x3
  415338:	and	w0, w0, #0xfffffffc
  41533c:	sub	w0, w1, w0
  415340:	str	w0, [sp, #184]
  415344:	ldr	w0, [sp, #180]
  415348:	add	w0, w0, #0x3
  41534c:	mov	w0, w0
  415350:	and	x0, x0, #0xfffffffc
  415354:	ldr	x1, [sp, #192]
  415358:	add	x0, x1, x0
  41535c:	str	x0, [sp, #192]
  415360:	ldr	w0, [sp, #184]
  415364:	cmp	w0, #0xf
  415368:	b.hi	41509c <ferror@plt+0x12b2c>  // b.pmore
  41536c:	ldr	x0, [sp, #72]
  415370:	bl	402330 <free@plt>
  415374:	ldr	w0, [sp, #128]
  415378:	and	w0, w0, #0x20
  41537c:	cmp	w0, #0x0
  415380:	b.eq	4153ac <ferror@plt+0x12e3c>  // b.none
  415384:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  415388:	ldr	x0, [x0, #3992]
  41538c:	ldr	x0, [x0]
  415390:	mov	x3, x0
  415394:	mov	x2, #0x12                  	// #18
  415398:	mov	x1, #0x1                   	// #1
  41539c:	adrp	x0, 419000 <ferror@plt+0x16a90>
  4153a0:	add	x0, x0, #0x8
  4153a4:	bl	4023a0 <fwrite@plt>
  4153a8:	b	4153e0 <ferror@plt+0x12e70>
  4153ac:	ldr	w0, [sp, #184]
  4153b0:	cmp	w0, #0x0
  4153b4:	b.eq	415020 <ferror@plt+0x12ab0>  // b.none
  4153b8:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  4153bc:	ldr	x0, [x0, #3992]
  4153c0:	ldr	x3, [x0]
  4153c4:	ldr	w2, [sp, #184]
  4153c8:	adrp	x0, 419000 <ferror@plt+0x16a90>
  4153cc:	add	x1, x0, #0x20
  4153d0:	mov	x0, x3
  4153d4:	bl	402540 <fprintf@plt>
  4153d8:	mov	w0, #0x1                   	// #1
  4153dc:	bl	401f70 <exit@plt>
  4153e0:	b	415020 <ferror@plt+0x12ab0>
  4153e4:	ldp	x29, x30, [sp], #208
  4153e8:	ret
  4153ec:	stp	x29, x30, [sp, #-80]!
  4153f0:	mov	x29, sp
  4153f4:	str	x0, [sp, #56]
  4153f8:	str	x1, [sp, #48]
  4153fc:	str	x2, [sp, #40]
  415400:	strb	w3, [sp, #39]
  415404:	str	x4, [sp, #24]
  415408:	ldr	x0, [sp, #48]
  41540c:	str	x0, [sp, #64]
  415410:	ldr	x0, [sp, #48]
  415414:	ldr	w0, [x0]
  415418:	mov	w0, w0
  41541c:	str	x0, [sp, #72]
  415420:	add	x0, sp, #0x40
  415424:	ldr	x5, [sp, #24]
  415428:	ldrb	w4, [sp, #39]
  41542c:	ldr	x3, [sp, #40]
  415430:	mov	x2, #0x1                   	// #1
  415434:	mov	x1, x0
  415438:	ldr	x0, [sp, #56]
  41543c:	bl	414ee4 <ferror@plt+0x12974>
  415440:	ldp	x29, x30, [sp], #80
  415444:	ret
  415448:	stp	x29, x30, [sp, #-48]!
  41544c:	mov	x29, sp
  415450:	str	x0, [sp, #40]
  415454:	str	x1, [sp, #32]
  415458:	str	x2, [sp, #24]
  41545c:	mov	x4, #0x0                   	// #0
  415460:	mov	w3, #0x1                   	// #1
  415464:	ldr	x2, [sp, #24]
  415468:	ldr	x1, [sp, #32]
  41546c:	ldr	x0, [sp, #40]
  415470:	bl	4153ec <ferror@plt+0x12e7c>
  415474:	ldp	x29, x30, [sp], #48
  415478:	ret
  41547c:	stp	x29, x30, [sp, #-48]!
  415480:	mov	x29, sp
  415484:	str	x0, [sp, #40]
  415488:	str	x1, [sp, #32]
  41548c:	str	x2, [sp, #24]
  415490:	str	x3, [sp, #16]
  415494:	mov	x5, #0x0                   	// #0
  415498:	mov	w4, #0x1                   	// #1
  41549c:	ldr	x3, [sp, #16]
  4154a0:	ldr	x2, [sp, #24]
  4154a4:	ldr	x1, [sp, #32]
  4154a8:	ldr	x0, [sp, #40]
  4154ac:	bl	414ee4 <ferror@plt+0x12974>
  4154b0:	ldp	x29, x30, [sp], #48
  4154b4:	ret
  4154b8:	stp	x29, x30, [sp, #-48]!
  4154bc:	mov	x29, sp
  4154c0:	str	x0, [sp, #40]
  4154c4:	str	x1, [sp, #32]
  4154c8:	str	x2, [sp, #24]
  4154cc:	mov	x4, #0x0                   	// #0
  4154d0:	mov	w3, #0x0                   	// #0
  4154d4:	ldr	x2, [sp, #24]
  4154d8:	ldr	x1, [sp, #32]
  4154dc:	ldr	x0, [sp, #40]
  4154e0:	bl	4153ec <ferror@plt+0x12e7c>
  4154e4:	ldp	x29, x30, [sp], #48
  4154e8:	ret
  4154ec:	stp	x29, x30, [sp, #-48]!
  4154f0:	mov	x29, sp
  4154f4:	str	x0, [sp, #24]
  4154f8:	mov	w0, #0x1                   	// #1
  4154fc:	str	w0, [sp, #44]
  415500:	ldr	x0, [sp, #24]
  415504:	ldr	w0, [x0]
  415508:	add	x1, sp, #0x2c
  41550c:	mov	w4, #0x4                   	// #4
  415510:	mov	x3, x1
  415514:	mov	w2, #0x8                   	// #8
  415518:	mov	w1, #0x10e                 	// #270
  41551c:	bl	402130 <setsockopt@plt>
  415520:	cmp	w0, #0x0
  415524:	b.ge	41553c <ferror@plt+0x12fcc>  // b.tcont
  415528:	adrp	x0, 419000 <ferror@plt+0x16a90>
  41552c:	add	x0, x0, #0xe0
  415530:	bl	401f90 <perror@plt>
  415534:	mov	w0, #0xffffffff            	// #-1
  415538:	b	415554 <ferror@plt+0x12fe4>
  41553c:	ldr	x0, [sp, #24]
  415540:	ldr	w0, [x0, #48]
  415544:	orr	w1, w0, #0x1
  415548:	ldr	x0, [sp, #24]
  41554c:	str	w1, [x0, #48]
  415550:	mov	w0, #0x0                   	// #0
  415554:	ldp	x29, x30, [sp], #48
  415558:	ret
  41555c:	mov	x12, #0x60d0                	// #24784
  415560:	sub	sp, sp, x12
  415564:	stp	x29, x30, [sp]
  415568:	mov	x29, sp
  41556c:	stp	x19, x20, [sp, #16]
  415570:	str	x0, [sp, #56]
  415574:	str	x1, [sp, #48]
  415578:	str	x2, [sp, #40]
  41557c:	str	xzr, [sp, #24728]
  415580:	add	x0, sp, #0x4, lsl #12
  415584:	str	wzr, [x0, #8352]
  415588:	mov	w0, #0x10                  	// #16
  41558c:	add	x1, sp, #0x6, lsl #12
  415590:	strh	w0, [x1, #152]
  415594:	add	x0, sp, #0x6, lsl #12
  415598:	stp	xzr, xzr, [x0, #80]
  41559c:	add	x0, sp, #0x6, lsl #12
  4155a0:	stp	xzr, xzr, [x0, #96]
  4155a4:	add	x0, sp, #0x6, lsl #12
  4155a8:	stp	xzr, xzr, [x0, #112]
  4155ac:	str	xzr, [sp, #24704]
  4155b0:	add	x0, sp, #0x6, lsl #12
  4155b4:	add	x0, x0, #0x98
  4155b8:	str	x0, [sp, #24656]
  4155bc:	mov	w0, #0xc                   	// #12
  4155c0:	add	x1, sp, #0x4, lsl #12
  4155c4:	str	w0, [x1, #8280]
  4155c8:	add	x0, sp, #0x6, lsl #12
  4155cc:	add	x0, x0, #0x88
  4155d0:	str	x0, [sp, #24672]
  4155d4:	mov	x0, #0x1                   	// #1
  4155d8:	str	x0, [sp, #24680]
  4155dc:	ldr	x0, [sp, #56]
  4155e0:	ldr	w0, [x0, #48]
  4155e4:	and	w0, w0, #0x1
  4155e8:	cmp	w0, #0x0
  4155ec:	b.eq	415600 <ferror@plt+0x13090>  // b.none
  4155f0:	add	x0, sp, #0x50
  4155f4:	str	x0, [sp, #24688]
  4155f8:	mov	x0, #0x2000                	// #8192
  4155fc:	str	x0, [sp, #24696]
  415600:	add	x0, sp, #0x2, lsl #12
  415604:	add	x0, x0, #0x50
  415608:	str	x0, [sp, #24712]
  41560c:	mov	x0, #0x4000                	// #16384
  415610:	str	x0, [sp, #24720]
  415614:	ldr	x0, [sp, #56]
  415618:	ldr	w0, [x0]
  41561c:	add	x1, sp, #0x6, lsl #12
  415620:	add	x1, x1, #0x50
  415624:	mov	w2, #0x0                   	// #0
  415628:	bl	401f40 <recvmsg@plt>
  41562c:	add	x1, sp, #0x4, lsl #12
  415630:	str	w0, [x1, #8396]
  415634:	add	x0, sp, #0x4, lsl #12
  415638:	ldr	w0, [x0, #8396]
  41563c:	cmp	w0, #0x0
  415640:	b.ge	4156b8 <ferror@plt+0x13148>  // b.tcont
  415644:	bl	4024f0 <__errno_location@plt>
  415648:	ldr	w0, [x0]
  41564c:	cmp	w0, #0x4
  415650:	b.eq	4159b4 <ferror@plt+0x13444>  // b.none
  415654:	bl	4024f0 <__errno_location@plt>
  415658:	ldr	w0, [x0]
  41565c:	cmp	w0, #0xb
  415660:	b.eq	4159b4 <ferror@plt+0x13444>  // b.none
  415664:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  415668:	ldr	x0, [x0, #3992]
  41566c:	ldr	x19, [x0]
  415670:	bl	4024f0 <__errno_location@plt>
  415674:	ldr	w0, [x0]
  415678:	bl	402220 <strerror@plt>
  41567c:	mov	x20, x0
  415680:	bl	4024f0 <__errno_location@plt>
  415684:	ldr	w0, [x0]
  415688:	mov	w3, w0
  41568c:	mov	x2, x20
  415690:	adrp	x0, 418000 <ferror@plt+0x15a90>
  415694:	add	x1, x0, #0xf80
  415698:	mov	x0, x19
  41569c:	bl	402540 <fprintf@plt>
  4156a0:	bl	4024f0 <__errno_location@plt>
  4156a4:	ldr	w0, [x0]
  4156a8:	cmp	w0, #0x69
  4156ac:	b.eq	4159bc <ferror@plt+0x1344c>  // b.none
  4156b0:	mov	w0, #0xffffffff            	// #-1
  4156b4:	b	4159c4 <ferror@plt+0x13454>
  4156b8:	add	x0, sp, #0x4, lsl #12
  4156bc:	ldr	w0, [x0, #8396]
  4156c0:	cmp	w0, #0x0
  4156c4:	b.ne	4156f4 <ferror@plt+0x13184>  // b.any
  4156c8:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  4156cc:	ldr	x0, [x0, #3992]
  4156d0:	ldr	x0, [x0]
  4156d4:	mov	x3, x0
  4156d8:	mov	x2, #0xf                   	// #15
  4156dc:	mov	x1, #0x1                   	// #1
  4156e0:	adrp	x0, 418000 <ferror@plt+0x15a90>
  4156e4:	add	x0, x0, #0xfa0
  4156e8:	bl	4023a0 <fwrite@plt>
  4156ec:	mov	w0, #0xffffffff            	// #-1
  4156f0:	b	4159c4 <ferror@plt+0x13454>
  4156f4:	add	x0, sp, #0x4, lsl #12
  4156f8:	ldr	w0, [x0, #8280]
  4156fc:	cmp	w0, #0xc
  415700:	b.eq	415734 <ferror@plt+0x131c4>  // b.none
  415704:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  415708:	ldr	x0, [x0, #3992]
  41570c:	ldr	x3, [x0]
  415710:	add	x0, sp, #0x4, lsl #12
  415714:	ldr	w0, [x0, #8280]
  415718:	mov	w2, w0
  41571c:	adrp	x0, 419000 <ferror@plt+0x16a90>
  415720:	add	x1, x0, #0xf8
  415724:	mov	x0, x3
  415728:	bl	402540 <fprintf@plt>
  41572c:	mov	w0, #0x1                   	// #1
  415730:	bl	401f70 <exit@plt>
  415734:	ldr	x0, [sp, #56]
  415738:	ldr	w0, [x0, #48]
  41573c:	and	w0, w0, #0x1
  415740:	cmp	w0, #0x0
  415744:	b.eq	4157e8 <ferror@plt+0x13278>  // b.none
  415748:	add	x0, sp, #0x48
  41574c:	mov	x2, #0x4                   	// #4
  415750:	mov	w1, #0x0                   	// #0
  415754:	bl	402180 <memset@plt>
  415758:	mov	w0, #0xffffffff            	// #-1
  41575c:	str	w0, [sp, #72]
  415760:	ldr	x0, [sp, #24696]
  415764:	cmp	x0, #0xf
  415768:	b.ls	415774 <ferror@plt+0x13204>  // b.plast
  41576c:	ldr	x0, [sp, #24688]
  415770:	b	415778 <ferror@plt+0x13208>
  415774:	mov	x0, #0x0                   	// #0
  415778:	str	x0, [sp, #24760]
  41577c:	b	4157dc <ferror@plt+0x1326c>
  415780:	ldr	x0, [sp, #24760]
  415784:	ldr	w0, [x0, #8]
  415788:	cmp	w0, #0x10e
  41578c:	b.ne	4157c8 <ferror@plt+0x13258>  // b.any
  415790:	ldr	x0, [sp, #24760]
  415794:	ldr	w0, [x0, #12]
  415798:	cmp	w0, #0x8
  41579c:	b.ne	4157c8 <ferror@plt+0x13258>  // b.any
  4157a0:	ldr	x0, [sp, #24760]
  4157a4:	ldr	x0, [x0]
  4157a8:	cmp	x0, #0x14
  4157ac:	b.ne	4157c8 <ferror@plt+0x13258>  // b.any
  4157b0:	ldr	x0, [sp, #24760]
  4157b4:	add	x0, x0, #0x10
  4157b8:	str	x0, [sp, #24752]
  4157bc:	ldr	x0, [sp, #24752]
  4157c0:	ldr	w0, [x0]
  4157c4:	str	w0, [sp, #72]
  4157c8:	add	x0, sp, #0x6, lsl #12
  4157cc:	add	x0, x0, #0x50
  4157d0:	ldr	x1, [sp, #24760]
  4157d4:	bl	401fa0 <__cmsg_nxthdr@plt>
  4157d8:	str	x0, [sp, #24760]
  4157dc:	ldr	x0, [sp, #24760]
  4157e0:	cmp	x0, #0x0
  4157e4:	b.ne	415780 <ferror@plt+0x13210>  // b.any
  4157e8:	add	x0, sp, #0x2, lsl #12
  4157ec:	add	x0, x0, #0x50
  4157f0:	str	x0, [sp, #24768]
  4157f4:	b	41592c <ferror@plt+0x133bc>
  4157f8:	ldr	x0, [sp, #24768]
  4157fc:	ldr	w0, [x0]
  415800:	add	x1, sp, #0x4, lsl #12
  415804:	str	w0, [x1, #8364]
  415808:	add	x0, sp, #0x4, lsl #12
  41580c:	ldr	w0, [x0, #8364]
  415810:	sub	w0, w0, #0x10
  415814:	add	x1, sp, #0x4, lsl #12
  415818:	str	w0, [x1, #8360]
  41581c:	add	x0, sp, #0x4, lsl #12
  415820:	ldr	w0, [x0, #8360]
  415824:	cmp	w0, #0x0
  415828:	b.lt	415844 <ferror@plt+0x132d4>  // b.tstop
  41582c:	add	x0, sp, #0x4, lsl #12
  415830:	ldr	w1, [x0, #8364]
  415834:	add	x0, sp, #0x4, lsl #12
  415838:	ldr	w0, [x0, #8396]
  41583c:	cmp	w1, w0
  415840:	b.le	4158b0 <ferror@plt+0x13340>
  415844:	add	x0, sp, #0x4, lsl #12
  415848:	ldr	w0, [x0, #8320]
  41584c:	and	w0, w0, #0x20
  415850:	cmp	w0, #0x0
  415854:	b.eq	415884 <ferror@plt+0x13314>  // b.none
  415858:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  41585c:	ldr	x0, [x0, #3992]
  415860:	ldr	x0, [x0]
  415864:	mov	x3, x0
  415868:	mov	x2, #0x12                  	// #18
  41586c:	mov	x1, #0x1                   	// #1
  415870:	adrp	x0, 419000 <ferror@plt+0x16a90>
  415874:	add	x0, x0, #0x90
  415878:	bl	4023a0 <fwrite@plt>
  41587c:	mov	w0, #0xffffffff            	// #-1
  415880:	b	4159c4 <ferror@plt+0x13454>
  415884:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  415888:	ldr	x0, [x0, #3992]
  41588c:	ldr	x3, [x0]
  415890:	add	x0, sp, #0x4, lsl #12
  415894:	ldr	w2, [x0, #8364]
  415898:	adrp	x0, 419000 <ferror@plt+0x16a90>
  41589c:	add	x1, x0, #0xa8
  4158a0:	mov	x0, x3
  4158a4:	bl	402540 <fprintf@plt>
  4158a8:	mov	w0, #0x1                   	// #1
  4158ac:	bl	401f70 <exit@plt>
  4158b0:	add	x0, sp, #0x48
  4158b4:	ldr	x3, [sp, #48]
  4158b8:	ldr	x2, [sp, #40]
  4158bc:	ldr	x1, [sp, #24768]
  4158c0:	blr	x3
  4158c4:	add	x1, sp, #0x4, lsl #12
  4158c8:	str	w0, [x1, #8356]
  4158cc:	add	x0, sp, #0x4, lsl #12
  4158d0:	ldr	w0, [x0, #8356]
  4158d4:	cmp	w0, #0x0
  4158d8:	b.ge	4158e8 <ferror@plt+0x13378>  // b.tcont
  4158dc:	add	x0, sp, #0x4, lsl #12
  4158e0:	ldr	w0, [x0, #8356]
  4158e4:	b	4159c4 <ferror@plt+0x13454>
  4158e8:	add	x0, sp, #0x4, lsl #12
  4158ec:	ldr	w1, [x0, #8396]
  4158f0:	add	x0, sp, #0x4, lsl #12
  4158f4:	ldr	w0, [x0, #8364]
  4158f8:	add	w0, w0, #0x3
  4158fc:	and	w0, w0, #0xfffffffc
  415900:	sub	w0, w1, w0
  415904:	add	x1, sp, #0x4, lsl #12
  415908:	str	w0, [x1, #8396]
  41590c:	add	x0, sp, #0x4, lsl #12
  415910:	ldr	w0, [x0, #8364]
  415914:	add	w0, w0, #0x3
  415918:	mov	w0, w0
  41591c:	and	x0, x0, #0xfffffffc
  415920:	ldr	x1, [sp, #24768]
  415924:	add	x0, x1, x0
  415928:	str	x0, [sp, #24768]
  41592c:	add	x0, sp, #0x4, lsl #12
  415930:	ldr	w0, [x0, #8396]
  415934:	cmp	w0, #0xf
  415938:	b.hi	4157f8 <ferror@plt+0x13288>  // b.pmore
  41593c:	add	x0, sp, #0x4, lsl #12
  415940:	ldr	w0, [x0, #8320]
  415944:	and	w0, w0, #0x20
  415948:	cmp	w0, #0x0
  41594c:	b.eq	415978 <ferror@plt+0x13408>  // b.none
  415950:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  415954:	ldr	x0, [x0, #3992]
  415958:	ldr	x0, [x0]
  41595c:	mov	x3, x0
  415960:	mov	x2, #0x12                  	// #18
  415964:	mov	x1, #0x1                   	// #1
  415968:	adrp	x0, 419000 <ferror@plt+0x16a90>
  41596c:	add	x0, x0, #0x8
  415970:	bl	4023a0 <fwrite@plt>
  415974:	b	4159c0 <ferror@plt+0x13450>
  415978:	add	x0, sp, #0x4, lsl #12
  41597c:	ldr	w0, [x0, #8396]
  415980:	cmp	w0, #0x0
  415984:	b.eq	41560c <ferror@plt+0x1309c>  // b.none
  415988:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  41598c:	ldr	x0, [x0, #3992]
  415990:	ldr	x3, [x0]
  415994:	add	x0, sp, #0x4, lsl #12
  415998:	ldr	w2, [x0, #8396]
  41599c:	adrp	x0, 419000 <ferror@plt+0x16a90>
  4159a0:	add	x1, x0, #0x20
  4159a4:	mov	x0, x3
  4159a8:	bl	402540 <fprintf@plt>
  4159ac:	mov	w0, #0x1                   	// #1
  4159b0:	bl	401f70 <exit@plt>
  4159b4:	nop
  4159b8:	b	41560c <ferror@plt+0x1309c>
  4159bc:	nop
  4159c0:	b	41560c <ferror@plt+0x1309c>
  4159c4:	ldp	x19, x20, [sp, #16]
  4159c8:	ldp	x29, x30, [sp]
  4159cc:	mov	x12, #0x60d0                	// #24784
  4159d0:	add	sp, sp, x12
  4159d4:	ret
  4159d8:	mov	x12, #0x4060                	// #16480
  4159dc:	sub	sp, sp, x12
  4159e0:	stp	x29, x30, [sp]
  4159e4:	mov	x29, sp
  4159e8:	str	x19, [sp, #16]
  4159ec:	str	x0, [sp, #56]
  4159f0:	str	x1, [sp, #48]
  4159f4:	str	x2, [sp, #40]
  4159f8:	add	x0, sp, #0x40
  4159fc:	str	x0, [sp, #16472]
  415a00:	add	x0, sp, #0x40
  415a04:	ldr	x3, [sp, #56]
  415a08:	mov	x2, #0x10                  	// #16
  415a0c:	mov	x1, #0x1                   	// #1
  415a10:	bl	4022f0 <fread@plt>
  415a14:	str	x0, [sp, #16464]
  415a18:	ldr	x0, [sp, #16464]
  415a1c:	cmp	x0, #0x0
  415a20:	b.ne	415a3c <ferror@plt+0x134cc>  // b.any
  415a24:	ldr	x0, [sp, #56]
  415a28:	bl	402280 <feof@plt>
  415a2c:	cmp	w0, #0x0
  415a30:	b.eq	415a3c <ferror@plt+0x134cc>  // b.none
  415a34:	mov	w0, #0x0                   	// #0
  415a38:	b	415bfc <ferror@plt+0x1368c>
  415a3c:	ldr	x0, [sp, #16464]
  415a40:	cmp	x0, #0x10
  415a44:	b.eq	415aa0 <ferror@plt+0x13530>  // b.none
  415a48:	ldr	x0, [sp, #56]
  415a4c:	bl	402570 <ferror@plt>
  415a50:	cmp	w0, #0x0
  415a54:	b.eq	415a64 <ferror@plt+0x134f4>  // b.none
  415a58:	adrp	x0, 419000 <ferror@plt+0x16a90>
  415a5c:	add	x0, x0, #0x118
  415a60:	bl	401f90 <perror@plt>
  415a64:	ldr	x0, [sp, #56]
  415a68:	bl	402280 <feof@plt>
  415a6c:	cmp	w0, #0x0
  415a70:	b.eq	415a98 <ferror@plt+0x13528>  // b.none
  415a74:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  415a78:	ldr	x0, [x0, #3992]
  415a7c:	ldr	x0, [x0]
  415a80:	mov	x3, x0
  415a84:	mov	x2, #0x22                  	// #34
  415a88:	mov	x1, #0x1                   	// #1
  415a8c:	adrp	x0, 419000 <ferror@plt+0x16a90>
  415a90:	add	x0, x0, #0x130
  415a94:	bl	4023a0 <fwrite@plt>
  415a98:	mov	w0, #0xffffffff            	// #-1
  415a9c:	b	415bfc <ferror@plt+0x1368c>
  415aa0:	ldr	x0, [sp, #16472]
  415aa4:	ldr	w0, [x0]
  415aa8:	add	x1, sp, #0x4, lsl #12
  415aac:	str	w0, [x1, #76]
  415ab0:	add	x0, sp, #0x4, lsl #12
  415ab4:	ldr	w0, [x0, #76]
  415ab8:	sub	w0, w0, #0x10
  415abc:	add	x1, sp, #0x4, lsl #12
  415ac0:	str	w0, [x1, #72]
  415ac4:	add	x0, sp, #0x4, lsl #12
  415ac8:	ldr	w0, [x0, #72]
  415acc:	cmp	w0, #0x0
  415ad0:	b.lt	415ae4 <ferror@plt+0x13574>  // b.tstop
  415ad4:	add	x0, sp, #0x4, lsl #12
  415ad8:	ldr	w0, [x0, #76]
  415adc:	cmp	w0, #0x4, lsl #12
  415ae0:	b.ls	415b1c <ferror@plt+0x135ac>  // b.plast
  415ae4:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  415ae8:	ldr	x0, [x0, #3992]
  415aec:	ldr	x19, [x0]
  415af0:	ldr	x0, [sp, #56]
  415af4:	bl	402020 <ftell@plt>
  415af8:	mov	x3, x0
  415afc:	add	x0, sp, #0x4, lsl #12
  415b00:	ldr	w2, [x0, #76]
  415b04:	adrp	x0, 419000 <ferror@plt+0x16a90>
  415b08:	add	x1, x0, #0x158
  415b0c:	mov	x0, x19
  415b10:	bl	402540 <fprintf@plt>
  415b14:	mov	w0, #0xffffffff            	// #-1
  415b18:	b	415bfc <ferror@plt+0x1368c>
  415b1c:	ldr	x0, [sp, #16472]
  415b20:	add	x4, x0, #0x10
  415b24:	add	x0, sp, #0x4, lsl #12
  415b28:	ldr	w0, [x0, #72]
  415b2c:	add	w0, w0, #0x3
  415b30:	mov	w0, w0
  415b34:	and	x0, x0, #0xfffffffc
  415b38:	ldr	x3, [sp, #56]
  415b3c:	mov	x2, x0
  415b40:	mov	x1, #0x1                   	// #1
  415b44:	mov	x0, x4
  415b48:	bl	4022f0 <fread@plt>
  415b4c:	str	x0, [sp, #16464]
  415b50:	add	x0, sp, #0x4, lsl #12
  415b54:	ldr	w0, [x0, #72]
  415b58:	add	w0, w0, #0x3
  415b5c:	mov	w0, w0
  415b60:	and	x0, x0, #0xfffffffc
  415b64:	ldr	x1, [sp, #16464]
  415b68:	cmp	x1, x0
  415b6c:	b.eq	415bc8 <ferror@plt+0x13658>  // b.none
  415b70:	ldr	x0, [sp, #56]
  415b74:	bl	402570 <ferror@plt>
  415b78:	cmp	w0, #0x0
  415b7c:	b.eq	415b8c <ferror@plt+0x1361c>  // b.none
  415b80:	adrp	x0, 419000 <ferror@plt+0x16a90>
  415b84:	add	x0, x0, #0x118
  415b88:	bl	401f90 <perror@plt>
  415b8c:	ldr	x0, [sp, #56]
  415b90:	bl	402280 <feof@plt>
  415b94:	cmp	w0, #0x0
  415b98:	b.eq	415bc0 <ferror@plt+0x13650>  // b.none
  415b9c:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  415ba0:	ldr	x0, [x0, #3992]
  415ba4:	ldr	x0, [x0]
  415ba8:	mov	x3, x0
  415bac:	mov	x2, #0x22                  	// #34
  415bb0:	mov	x1, #0x1                   	// #1
  415bb4:	adrp	x0, 419000 <ferror@plt+0x16a90>
  415bb8:	add	x0, x0, #0x130
  415bbc:	bl	4023a0 <fwrite@plt>
  415bc0:	mov	w0, #0xffffffff            	// #-1
  415bc4:	b	415bfc <ferror@plt+0x1368c>
  415bc8:	ldr	x3, [sp, #48]
  415bcc:	ldr	x2, [sp, #40]
  415bd0:	ldr	x1, [sp, #16472]
  415bd4:	mov	x0, #0x0                   	// #0
  415bd8:	blr	x3
  415bdc:	add	x1, sp, #0x4, lsl #12
  415be0:	str	w0, [x1, #68]
  415be4:	add	x0, sp, #0x4, lsl #12
  415be8:	ldr	w0, [x0, #68]
  415bec:	cmp	w0, #0x0
  415bf0:	b.ge	415a00 <ferror@plt+0x13490>  // b.tcont
  415bf4:	add	x0, sp, #0x4, lsl #12
  415bf8:	ldr	w0, [x0, #68]
  415bfc:	ldr	x19, [sp, #16]
  415c00:	ldp	x29, x30, [sp]
  415c04:	mov	x12, #0x4060                	// #16480
  415c08:	add	sp, sp, x12
  415c0c:	ret
  415c10:	stp	x29, x30, [sp, #-32]!
  415c14:	mov	x29, sp
  415c18:	str	x0, [sp, #24]
  415c1c:	str	w1, [sp, #20]
  415c20:	str	w2, [sp, #16]
  415c24:	mov	w4, #0x0                   	// #0
  415c28:	mov	x3, #0x0                   	// #0
  415c2c:	ldr	w2, [sp, #16]
  415c30:	ldr	w1, [sp, #20]
  415c34:	ldr	x0, [sp, #24]
  415c38:	bl	415d78 <ferror@plt+0x13808>
  415c3c:	ldp	x29, x30, [sp], #32
  415c40:	ret
  415c44:	stp	x29, x30, [sp, #-48]!
  415c48:	mov	x29, sp
  415c4c:	str	x0, [sp, #40]
  415c50:	str	w1, [sp, #36]
  415c54:	str	w2, [sp, #32]
  415c58:	strb	w3, [sp, #31]
  415c5c:	add	x0, sp, #0x1f
  415c60:	mov	w4, #0x1                   	// #1
  415c64:	mov	x3, x0
  415c68:	ldr	w2, [sp, #32]
  415c6c:	ldr	w1, [sp, #36]
  415c70:	ldr	x0, [sp, #40]
  415c74:	bl	415d78 <ferror@plt+0x13808>
  415c78:	ldp	x29, x30, [sp], #48
  415c7c:	ret
  415c80:	stp	x29, x30, [sp, #-48]!
  415c84:	mov	x29, sp
  415c88:	str	x0, [sp, #40]
  415c8c:	str	w1, [sp, #36]
  415c90:	str	w2, [sp, #32]
  415c94:	strh	w3, [sp, #30]
  415c98:	add	x0, sp, #0x1e
  415c9c:	mov	w4, #0x2                   	// #2
  415ca0:	mov	x3, x0
  415ca4:	ldr	w2, [sp, #32]
  415ca8:	ldr	w1, [sp, #36]
  415cac:	ldr	x0, [sp, #40]
  415cb0:	bl	415d78 <ferror@plt+0x13808>
  415cb4:	ldp	x29, x30, [sp], #48
  415cb8:	ret
  415cbc:	stp	x29, x30, [sp, #-48]!
  415cc0:	mov	x29, sp
  415cc4:	str	x0, [sp, #40]
  415cc8:	str	w1, [sp, #36]
  415ccc:	str	w2, [sp, #32]
  415cd0:	str	w3, [sp, #28]
  415cd4:	add	x0, sp, #0x1c
  415cd8:	mov	w4, #0x4                   	// #4
  415cdc:	mov	x3, x0
  415ce0:	ldr	w2, [sp, #32]
  415ce4:	ldr	w1, [sp, #36]
  415ce8:	ldr	x0, [sp, #40]
  415cec:	bl	415d78 <ferror@plt+0x13808>
  415cf0:	ldp	x29, x30, [sp], #48
  415cf4:	ret
  415cf8:	stp	x29, x30, [sp, #-48]!
  415cfc:	mov	x29, sp
  415d00:	str	x0, [sp, #40]
  415d04:	str	w1, [sp, #36]
  415d08:	str	w2, [sp, #32]
  415d0c:	str	x3, [sp, #24]
  415d10:	add	x0, sp, #0x18
  415d14:	mov	w4, #0x8                   	// #8
  415d18:	mov	x3, x0
  415d1c:	ldr	w2, [sp, #32]
  415d20:	ldr	w1, [sp, #36]
  415d24:	ldr	x0, [sp, #40]
  415d28:	bl	415d78 <ferror@plt+0x13808>
  415d2c:	ldp	x29, x30, [sp], #48
  415d30:	ret
  415d34:	stp	x29, x30, [sp, #-48]!
  415d38:	mov	x29, sp
  415d3c:	str	x0, [sp, #40]
  415d40:	str	w1, [sp, #36]
  415d44:	str	w2, [sp, #32]
  415d48:	str	x3, [sp, #24]
  415d4c:	ldr	x0, [sp, #24]
  415d50:	bl	401f60 <strlen@plt>
  415d54:	add	w0, w0, #0x1
  415d58:	mov	w4, w0
  415d5c:	ldr	x3, [sp, #24]
  415d60:	ldr	w2, [sp, #32]
  415d64:	ldr	w1, [sp, #36]
  415d68:	ldr	x0, [sp, #40]
  415d6c:	bl	415d78 <ferror@plt+0x13808>
  415d70:	ldp	x29, x30, [sp], #48
  415d74:	ret
  415d78:	stp	x29, x30, [sp, #-64]!
  415d7c:	mov	x29, sp
  415d80:	str	x0, [sp, #40]
  415d84:	str	w1, [sp, #36]
  415d88:	str	w2, [sp, #32]
  415d8c:	str	x3, [sp, #24]
  415d90:	str	w4, [sp, #20]
  415d94:	ldr	w0, [sp, #20]
  415d98:	add	w0, w0, #0x4
  415d9c:	str	w0, [sp, #60]
  415da0:	ldr	x0, [sp, #40]
  415da4:	ldr	w0, [x0]
  415da8:	add	w0, w0, #0x3
  415dac:	and	w1, w0, #0xfffffffc
  415db0:	ldr	w0, [sp, #60]
  415db4:	add	w0, w0, #0x3
  415db8:	and	w0, w0, #0xfffffffc
  415dbc:	add	w1, w1, w0
  415dc0:	ldr	w0, [sp, #36]
  415dc4:	cmp	w1, w0
  415dc8:	b.ls	415df4 <ferror@plt+0x13884>  // b.plast
  415dcc:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  415dd0:	ldr	x0, [x0, #3992]
  415dd4:	ldr	x3, [x0]
  415dd8:	ldr	w2, [sp, #36]
  415ddc:	adrp	x0, 419000 <ferror@plt+0x16a90>
  415de0:	add	x1, x0, #0x180
  415de4:	mov	x0, x3
  415de8:	bl	402540 <fprintf@plt>
  415dec:	mov	w0, #0xffffffff            	// #-1
  415df0:	b	415e84 <ferror@plt+0x13914>
  415df4:	ldr	x0, [sp, #40]
  415df8:	ldr	w0, [x0]
  415dfc:	add	w0, w0, #0x3
  415e00:	mov	w0, w0
  415e04:	and	x0, x0, #0xfffffffc
  415e08:	ldr	x1, [sp, #40]
  415e0c:	add	x0, x1, x0
  415e10:	str	x0, [sp, #48]
  415e14:	ldr	w0, [sp, #32]
  415e18:	and	w1, w0, #0xffff
  415e1c:	ldr	x0, [sp, #48]
  415e20:	strh	w1, [x0, #2]
  415e24:	ldr	w0, [sp, #60]
  415e28:	and	w1, w0, #0xffff
  415e2c:	ldr	x0, [sp, #48]
  415e30:	strh	w1, [x0]
  415e34:	ldr	w0, [sp, #20]
  415e38:	cmp	w0, #0x0
  415e3c:	b.eq	415e58 <ferror@plt+0x138e8>  // b.none
  415e40:	ldr	x0, [sp, #48]
  415e44:	add	x0, x0, #0x4
  415e48:	ldrsw	x1, [sp, #20]
  415e4c:	mov	x2, x1
  415e50:	ldr	x1, [sp, #24]
  415e54:	bl	401f20 <memcpy@plt>
  415e58:	ldr	x0, [sp, #40]
  415e5c:	ldr	w0, [x0]
  415e60:	add	w0, w0, #0x3
  415e64:	and	w1, w0, #0xfffffffc
  415e68:	ldr	w0, [sp, #60]
  415e6c:	add	w0, w0, #0x3
  415e70:	and	w0, w0, #0xfffffffc
  415e74:	add	w1, w1, w0
  415e78:	ldr	x0, [sp, #40]
  415e7c:	str	w1, [x0]
  415e80:	mov	w0, #0x0                   	// #0
  415e84:	ldp	x29, x30, [sp], #64
  415e88:	ret
  415e8c:	stp	x29, x30, [sp, #-48]!
  415e90:	mov	x29, sp
  415e94:	str	x0, [sp, #40]
  415e98:	str	w1, [sp, #36]
  415e9c:	str	x2, [sp, #24]
  415ea0:	str	w3, [sp, #32]
  415ea4:	ldr	x0, [sp, #40]
  415ea8:	ldr	w0, [x0]
  415eac:	add	w0, w0, #0x3
  415eb0:	and	w1, w0, #0xfffffffc
  415eb4:	ldr	w0, [sp, #32]
  415eb8:	add	w0, w0, #0x3
  415ebc:	and	w0, w0, #0xfffffffc
  415ec0:	add	w1, w1, w0
  415ec4:	ldr	w0, [sp, #36]
  415ec8:	cmp	w1, w0
  415ecc:	b.ls	415ef8 <ferror@plt+0x13988>  // b.plast
  415ed0:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  415ed4:	ldr	x0, [x0, #3992]
  415ed8:	ldr	x3, [x0]
  415edc:	ldr	w2, [sp, #36]
  415ee0:	adrp	x0, 419000 <ferror@plt+0x16a90>
  415ee4:	add	x1, x0, #0x1b0
  415ee8:	mov	x0, x3
  415eec:	bl	402540 <fprintf@plt>
  415ef0:	mov	w0, #0xffffffff            	// #-1
  415ef4:	b	415f9c <ferror@plt+0x13a2c>
  415ef8:	ldr	x0, [sp, #40]
  415efc:	ldr	w0, [x0]
  415f00:	add	w0, w0, #0x3
  415f04:	mov	w0, w0
  415f08:	and	x0, x0, #0xfffffffc
  415f0c:	ldr	x1, [sp, #40]
  415f10:	add	x0, x1, x0
  415f14:	ldrsw	x1, [sp, #32]
  415f18:	mov	x2, x1
  415f1c:	ldr	x1, [sp, #24]
  415f20:	bl	401f20 <memcpy@plt>
  415f24:	ldr	x0, [sp, #40]
  415f28:	ldr	w0, [x0]
  415f2c:	add	w0, w0, #0x3
  415f30:	mov	w0, w0
  415f34:	and	x1, x0, #0xfffffffc
  415f38:	ldrsw	x0, [sp, #32]
  415f3c:	add	x0, x1, x0
  415f40:	ldr	x1, [sp, #40]
  415f44:	add	x3, x1, x0
  415f48:	ldr	w0, [sp, #32]
  415f4c:	add	w0, w0, #0x3
  415f50:	and	w1, w0, #0xfffffffc
  415f54:	ldr	w0, [sp, #32]
  415f58:	sub	w0, w1, w0
  415f5c:	mov	w0, w0
  415f60:	mov	x2, x0
  415f64:	mov	w1, #0x0                   	// #0
  415f68:	mov	x0, x3
  415f6c:	bl	402180 <memset@plt>
  415f70:	ldr	x0, [sp, #40]
  415f74:	ldr	w0, [x0]
  415f78:	add	w0, w0, #0x3
  415f7c:	and	w1, w0, #0xfffffffc
  415f80:	ldr	w0, [sp, #32]
  415f84:	add	w0, w0, #0x3
  415f88:	and	w0, w0, #0xfffffffc
  415f8c:	add	w1, w1, w0
  415f90:	ldr	x0, [sp, #40]
  415f94:	str	w1, [x0]
  415f98:	mov	w0, #0x0                   	// #0
  415f9c:	ldp	x29, x30, [sp], #48
  415fa0:	ret
  415fa4:	stp	x29, x30, [sp, #-48]!
  415fa8:	mov	x29, sp
  415fac:	str	x0, [sp, #24]
  415fb0:	str	w1, [sp, #20]
  415fb4:	str	w2, [sp, #16]
  415fb8:	ldr	x0, [sp, #24]
  415fbc:	ldr	w0, [x0]
  415fc0:	add	w0, w0, #0x3
  415fc4:	mov	w0, w0
  415fc8:	and	x0, x0, #0xfffffffc
  415fcc:	ldr	x1, [sp, #24]
  415fd0:	add	x0, x1, x0
  415fd4:	str	x0, [sp, #40]
  415fd8:	mov	w4, #0x0                   	// #0
  415fdc:	mov	x3, #0x0                   	// #0
  415fe0:	ldr	w2, [sp, #16]
  415fe4:	ldr	w1, [sp, #20]
  415fe8:	ldr	x0, [sp, #24]
  415fec:	bl	415d78 <ferror@plt+0x13808>
  415ff0:	ldr	x0, [sp, #40]
  415ff4:	ldp	x29, x30, [sp], #48
  415ff8:	ret
  415ffc:	sub	sp, sp, #0x10
  416000:	str	x0, [sp, #8]
  416004:	str	x1, [sp]
  416008:	ldr	x0, [sp, #8]
  41600c:	ldr	w0, [x0]
  416010:	add	w0, w0, #0x3
  416014:	mov	w0, w0
  416018:	and	x0, x0, #0xfffffffc
  41601c:	ldr	x1, [sp, #8]
  416020:	add	x1, x1, x0
  416024:	ldr	x0, [sp]
  416028:	sub	x0, x1, x0
  41602c:	and	w1, w0, #0xffff
  416030:	ldr	x0, [sp]
  416034:	strh	w1, [x0]
  416038:	ldr	x0, [sp, #8]
  41603c:	ldr	w0, [x0]
  416040:	add	sp, sp, #0x10
  416044:	ret
  416048:	stp	x29, x30, [sp, #-64]!
  41604c:	mov	x29, sp
  416050:	str	x0, [sp, #40]
  416054:	str	w1, [sp, #36]
  416058:	str	w2, [sp, #32]
  41605c:	str	x3, [sp, #24]
  416060:	str	w4, [sp, #20]
  416064:	ldr	x0, [sp, #40]
  416068:	ldr	w0, [x0]
  41606c:	add	w0, w0, #0x3
  416070:	mov	w0, w0
  416074:	and	x0, x0, #0xfffffffc
  416078:	ldr	x1, [sp, #40]
  41607c:	add	x0, x1, x0
  416080:	str	x0, [sp, #56]
  416084:	ldr	w4, [sp, #20]
  416088:	ldr	x3, [sp, #24]
  41608c:	ldr	w2, [sp, #32]
  416090:	ldr	w1, [sp, #36]
  416094:	ldr	x0, [sp, #40]
  416098:	bl	415d78 <ferror@plt+0x13808>
  41609c:	ldr	w2, [sp, #32]
  4160a0:	ldr	w1, [sp, #36]
  4160a4:	ldr	x0, [sp, #40]
  4160a8:	bl	415fa4 <ferror@plt+0x13a34>
  4160ac:	ldr	x0, [sp, #56]
  4160b0:	ldp	x29, x30, [sp], #64
  4160b4:	ret
  4160b8:	stp	x29, x30, [sp, #-48]!
  4160bc:	mov	x29, sp
  4160c0:	str	x0, [sp, #24]
  4160c4:	str	x1, [sp, #16]
  4160c8:	ldr	x0, [sp, #16]
  4160cc:	ldrh	w0, [x0]
  4160d0:	add	w0, w0, #0x3
  4160d4:	mov	w0, w0
  4160d8:	and	x0, x0, #0xfffffffc
  4160dc:	ldr	x1, [sp, #16]
  4160e0:	add	x0, x1, x0
  4160e4:	str	x0, [sp, #40]
  4160e8:	ldr	x0, [sp, #24]
  4160ec:	ldr	w0, [x0]
  4160f0:	add	w0, w0, #0x3
  4160f4:	mov	w0, w0
  4160f8:	and	x0, x0, #0xfffffffc
  4160fc:	ldr	x1, [sp, #24]
  416100:	add	x1, x1, x0
  416104:	ldr	x0, [sp, #16]
  416108:	sub	x0, x1, x0
  41610c:	and	w1, w0, #0xffff
  416110:	ldr	x0, [sp, #16]
  416114:	strh	w1, [x0]
  416118:	ldr	x1, [sp, #40]
  41611c:	ldr	x0, [sp, #24]
  416120:	bl	415ffc <ferror@plt+0x13a8c>
  416124:	ldr	x0, [sp, #24]
  416128:	ldr	w0, [x0]
  41612c:	ldp	x29, x30, [sp], #48
  416130:	ret
  416134:	stp	x29, x30, [sp, #-64]!
  416138:	mov	x29, sp
  41613c:	str	x0, [sp, #40]
  416140:	str	w1, [sp, #36]
  416144:	str	w2, [sp, #32]
  416148:	str	w3, [sp, #28]
  41614c:	mov	w0, #0x8                   	// #8
  416150:	str	w0, [sp, #60]
  416154:	ldr	x0, [sp, #40]
  416158:	ldrh	w0, [x0]
  41615c:	add	w0, w0, #0x3
  416160:	and	w1, w0, #0xfffffffc
  416164:	ldr	w0, [sp, #60]
  416168:	add	w1, w1, w0
  41616c:	ldr	w0, [sp, #36]
  416170:	cmp	w1, w0
  416174:	b.ls	4161a0 <ferror@plt+0x13c30>  // b.plast
  416178:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  41617c:	ldr	x0, [x0, #3992]
  416180:	ldr	x3, [x0]
  416184:	ldr	w2, [sp, #36]
  416188:	adrp	x0, 419000 <ferror@plt+0x16a90>
  41618c:	add	x1, x0, #0x1e0
  416190:	mov	x0, x3
  416194:	bl	402540 <fprintf@plt>
  416198:	mov	w0, #0xffffffff            	// #-1
  41619c:	b	416224 <ferror@plt+0x13cb4>
  4161a0:	ldr	x0, [sp, #40]
  4161a4:	ldrh	w0, [x0]
  4161a8:	add	w0, w0, #0x3
  4161ac:	mov	w0, w0
  4161b0:	and	x0, x0, #0xfffffffc
  4161b4:	ldr	x1, [sp, #40]
  4161b8:	add	x0, x1, x0
  4161bc:	str	x0, [sp, #48]
  4161c0:	ldr	w0, [sp, #32]
  4161c4:	and	w1, w0, #0xffff
  4161c8:	ldr	x0, [sp, #48]
  4161cc:	strh	w1, [x0, #2]
  4161d0:	ldr	w0, [sp, #60]
  4161d4:	and	w1, w0, #0xffff
  4161d8:	ldr	x0, [sp, #48]
  4161dc:	strh	w1, [x0]
  4161e0:	ldr	x0, [sp, #48]
  4161e4:	add	x0, x0, #0x4
  4161e8:	ldr	w1, [sp, #28]
  4161ec:	str	w1, [x0]
  4161f0:	ldr	x0, [sp, #40]
  4161f4:	ldrh	w0, [x0]
  4161f8:	add	w0, w0, #0x3
  4161fc:	and	w0, w0, #0xffff
  416200:	and	w0, w0, #0xfffffffc
  416204:	and	w1, w0, #0xffff
  416208:	ldr	w0, [sp, #60]
  41620c:	and	w0, w0, #0xffff
  416210:	add	w0, w1, w0
  416214:	and	w1, w0, #0xffff
  416218:	ldr	x0, [sp, #40]
  41621c:	strh	w1, [x0]
  416220:	mov	w0, #0x0                   	// #0
  416224:	ldp	x29, x30, [sp], #64
  416228:	ret
  41622c:	stp	x29, x30, [sp, #-64]!
  416230:	mov	x29, sp
  416234:	str	x0, [sp, #40]
  416238:	str	w1, [sp, #36]
  41623c:	str	w2, [sp, #32]
  416240:	str	x3, [sp, #24]
  416244:	str	w4, [sp, #20]
  416248:	ldr	w0, [sp, #20]
  41624c:	add	w0, w0, #0x4
  416250:	str	w0, [sp, #60]
  416254:	ldr	x0, [sp, #40]
  416258:	ldrh	w0, [x0]
  41625c:	add	w0, w0, #0x3
  416260:	and	w1, w0, #0xfffffffc
  416264:	ldr	w0, [sp, #60]
  416268:	add	w0, w0, #0x3
  41626c:	and	w0, w0, #0xfffffffc
  416270:	add	w1, w1, w0
  416274:	ldr	w0, [sp, #36]
  416278:	cmp	w1, w0
  41627c:	b.ls	4162a8 <ferror@plt+0x13d38>  // b.plast
  416280:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  416284:	ldr	x0, [x0, #3992]
  416288:	ldr	x3, [x0]
  41628c:	ldr	w2, [sp, #36]
  416290:	adrp	x0, 419000 <ferror@plt+0x16a90>
  416294:	add	x1, x0, #0x218
  416298:	mov	x0, x3
  41629c:	bl	402540 <fprintf@plt>
  4162a0:	mov	w0, #0xffffffff            	// #-1
  4162a4:	b	416350 <ferror@plt+0x13de0>
  4162a8:	ldr	x0, [sp, #40]
  4162ac:	ldrh	w0, [x0]
  4162b0:	add	w0, w0, #0x3
  4162b4:	mov	w0, w0
  4162b8:	and	x0, x0, #0xfffffffc
  4162bc:	ldr	x1, [sp, #40]
  4162c0:	add	x0, x1, x0
  4162c4:	str	x0, [sp, #48]
  4162c8:	ldr	w0, [sp, #32]
  4162cc:	and	w1, w0, #0xffff
  4162d0:	ldr	x0, [sp, #48]
  4162d4:	strh	w1, [x0, #2]
  4162d8:	ldr	w0, [sp, #60]
  4162dc:	and	w1, w0, #0xffff
  4162e0:	ldr	x0, [sp, #48]
  4162e4:	strh	w1, [x0]
  4162e8:	ldr	w0, [sp, #20]
  4162ec:	cmp	w0, #0x0
  4162f0:	b.eq	41630c <ferror@plt+0x13d9c>  // b.none
  4162f4:	ldr	x0, [sp, #48]
  4162f8:	add	x0, x0, #0x4
  4162fc:	ldrsw	x1, [sp, #20]
  416300:	mov	x2, x1
  416304:	ldr	x1, [sp, #24]
  416308:	bl	401f20 <memcpy@plt>
  41630c:	ldr	x0, [sp, #40]
  416310:	ldrh	w0, [x0]
  416314:	add	w0, w0, #0x3
  416318:	and	w0, w0, #0xffff
  41631c:	and	w0, w0, #0xfffffffc
  416320:	and	w1, w0, #0xffff
  416324:	ldr	w0, [sp, #60]
  416328:	and	w0, w0, #0xffff
  41632c:	add	w0, w0, #0x3
  416330:	and	w0, w0, #0xffff
  416334:	and	w0, w0, #0xfffffffc
  416338:	and	w0, w0, #0xffff
  41633c:	add	w0, w1, w0
  416340:	and	w1, w0, #0xffff
  416344:	ldr	x0, [sp, #40]
  416348:	strh	w1, [x0]
  41634c:	mov	w0, #0x0                   	// #0
  416350:	ldp	x29, x30, [sp], #64
  416354:	ret
  416358:	stp	x29, x30, [sp, #-48]!
  41635c:	mov	x29, sp
  416360:	str	x0, [sp, #40]
  416364:	str	w1, [sp, #36]
  416368:	str	w2, [sp, #32]
  41636c:	strb	w3, [sp, #31]
  416370:	add	x0, sp, #0x1f
  416374:	mov	w4, #0x1                   	// #1
  416378:	mov	x3, x0
  41637c:	ldr	w2, [sp, #32]
  416380:	ldr	w1, [sp, #36]
  416384:	ldr	x0, [sp, #40]
  416388:	bl	41622c <ferror@plt+0x13cbc>
  41638c:	ldp	x29, x30, [sp], #48
  416390:	ret
  416394:	stp	x29, x30, [sp, #-48]!
  416398:	mov	x29, sp
  41639c:	str	x0, [sp, #40]
  4163a0:	str	w1, [sp, #36]
  4163a4:	str	w2, [sp, #32]
  4163a8:	strh	w3, [sp, #30]
  4163ac:	add	x0, sp, #0x1e
  4163b0:	mov	w4, #0x2                   	// #2
  4163b4:	mov	x3, x0
  4163b8:	ldr	w2, [sp, #32]
  4163bc:	ldr	w1, [sp, #36]
  4163c0:	ldr	x0, [sp, #40]
  4163c4:	bl	41622c <ferror@plt+0x13cbc>
  4163c8:	ldp	x29, x30, [sp], #48
  4163cc:	ret
  4163d0:	stp	x29, x30, [sp, #-48]!
  4163d4:	mov	x29, sp
  4163d8:	str	x0, [sp, #40]
  4163dc:	str	w1, [sp, #36]
  4163e0:	str	w2, [sp, #32]
  4163e4:	str	x3, [sp, #24]
  4163e8:	add	x0, sp, #0x18
  4163ec:	mov	w4, #0x8                   	// #8
  4163f0:	mov	x3, x0
  4163f4:	ldr	w2, [sp, #32]
  4163f8:	ldr	w1, [sp, #36]
  4163fc:	ldr	x0, [sp, #40]
  416400:	bl	41622c <ferror@plt+0x13cbc>
  416404:	ldp	x29, x30, [sp], #48
  416408:	ret
  41640c:	stp	x29, x30, [sp, #-48]!
  416410:	mov	x29, sp
  416414:	str	x0, [sp, #24]
  416418:	str	w1, [sp, #20]
  41641c:	str	w2, [sp, #16]
  416420:	ldr	x0, [sp, #24]
  416424:	ldrh	w0, [x0]
  416428:	add	w0, w0, #0x3
  41642c:	mov	w0, w0
  416430:	and	x0, x0, #0xfffffffc
  416434:	ldr	x1, [sp, #24]
  416438:	add	x0, x1, x0
  41643c:	str	x0, [sp, #40]
  416440:	mov	w4, #0x0                   	// #0
  416444:	mov	x3, #0x0                   	// #0
  416448:	ldr	w2, [sp, #16]
  41644c:	ldr	w1, [sp, #20]
  416450:	ldr	x0, [sp, #24]
  416454:	bl	41622c <ferror@plt+0x13cbc>
  416458:	ldr	x0, [sp, #40]
  41645c:	ldrh	w0, [x0, #2]
  416460:	orr	w0, w0, #0xffff8000
  416464:	and	w1, w0, #0xffff
  416468:	ldr	x0, [sp, #40]
  41646c:	strh	w1, [x0, #2]
  416470:	ldr	x0, [sp, #40]
  416474:	ldp	x29, x30, [sp], #48
  416478:	ret
  41647c:	sub	sp, sp, #0x10
  416480:	str	x0, [sp, #8]
  416484:	str	x1, [sp]
  416488:	ldr	x0, [sp, #8]
  41648c:	ldrh	w0, [x0]
  416490:	add	w0, w0, #0x3
  416494:	mov	w0, w0
  416498:	and	x0, x0, #0xfffffffc
  41649c:	ldr	x1, [sp, #8]
  4164a0:	add	x1, x1, x0
  4164a4:	ldr	x0, [sp]
  4164a8:	sub	x0, x1, x0
  4164ac:	and	w1, w0, #0xffff
  4164b0:	ldr	x0, [sp]
  4164b4:	strh	w1, [x0]
  4164b8:	ldr	x0, [sp, #8]
  4164bc:	ldrh	w0, [x0]
  4164c0:	add	sp, sp, #0x10
  4164c4:	ret
  4164c8:	stp	x29, x30, [sp, #-48]!
  4164cc:	mov	x29, sp
  4164d0:	str	x0, [sp, #40]
  4164d4:	str	w1, [sp, #36]
  4164d8:	str	x2, [sp, #24]
  4164dc:	str	w3, [sp, #32]
  4164e0:	mov	w4, #0x0                   	// #0
  4164e4:	ldr	w3, [sp, #32]
  4164e8:	ldr	x2, [sp, #24]
  4164ec:	ldr	w1, [sp, #36]
  4164f0:	ldr	x0, [sp, #40]
  4164f4:	bl	416500 <ferror@plt+0x13f90>
  4164f8:	ldp	x29, x30, [sp], #48
  4164fc:	ret
  416500:	stp	x29, x30, [sp, #-64]!
  416504:	mov	x29, sp
  416508:	str	x0, [sp, #40]
  41650c:	str	w1, [sp, #36]
  416510:	str	x2, [sp, #24]
  416514:	str	w3, [sp, #32]
  416518:	strh	w4, [sp, #22]
  41651c:	ldr	w0, [sp, #36]
  416520:	add	w0, w0, #0x1
  416524:	sxtw	x0, w0
  416528:	lsl	x0, x0, #3
  41652c:	mov	x2, x0
  416530:	mov	w1, #0x0                   	// #0
  416534:	ldr	x0, [sp, #40]
  416538:	bl	402180 <memset@plt>
  41653c:	b	4165e4 <ferror@plt+0x14074>
  416540:	ldr	x0, [sp, #24]
  416544:	ldrh	w0, [x0, #2]
  416548:	sxth	w1, w0
  41654c:	ldrsh	w0, [sp, #22]
  416550:	mvn	w0, w0
  416554:	sxth	w0, w0
  416558:	and	w0, w1, w0
  41655c:	sxth	w0, w0
  416560:	strh	w0, [sp, #62]
  416564:	ldrh	w0, [sp, #62]
  416568:	ldr	w1, [sp, #36]
  41656c:	cmp	w1, w0
  416570:	b.lt	4165a8 <ferror@plt+0x14038>  // b.tstop
  416574:	ldrh	w0, [sp, #62]
  416578:	lsl	x0, x0, #3
  41657c:	ldr	x1, [sp, #40]
  416580:	add	x0, x1, x0
  416584:	ldr	x0, [x0]
  416588:	cmp	x0, #0x0
  41658c:	b.ne	4165a8 <ferror@plt+0x14038>  // b.any
  416590:	ldrh	w0, [sp, #62]
  416594:	lsl	x0, x0, #3
  416598:	ldr	x1, [sp, #40]
  41659c:	add	x0, x1, x0
  4165a0:	ldr	x1, [sp, #24]
  4165a4:	str	x1, [x0]
  4165a8:	ldr	w1, [sp, #32]
  4165ac:	ldr	x0, [sp, #24]
  4165b0:	ldrh	w0, [x0]
  4165b4:	add	w0, w0, #0x3
  4165b8:	and	w0, w0, #0xfffffffc
  4165bc:	sub	w0, w1, w0
  4165c0:	str	w0, [sp, #32]
  4165c4:	ldr	x0, [sp, #24]
  4165c8:	ldrh	w0, [x0]
  4165cc:	add	w0, w0, #0x3
  4165d0:	mov	w0, w0
  4165d4:	and	x0, x0, #0xfffffffc
  4165d8:	ldr	x1, [sp, #24]
  4165dc:	add	x0, x1, x0
  4165e0:	str	x0, [sp, #24]
  4165e4:	ldr	w0, [sp, #32]
  4165e8:	cmp	w0, #0x3
  4165ec:	b.le	416618 <ferror@plt+0x140a8>
  4165f0:	ldr	x0, [sp, #24]
  4165f4:	ldrh	w0, [x0]
  4165f8:	cmp	w0, #0x3
  4165fc:	b.ls	416618 <ferror@plt+0x140a8>  // b.plast
  416600:	ldr	x0, [sp, #24]
  416604:	ldrh	w0, [x0]
  416608:	mov	w1, w0
  41660c:	ldr	w0, [sp, #32]
  416610:	cmp	w0, w1
  416614:	b.ge	416540 <ferror@plt+0x13fd0>  // b.tcont
  416618:	ldr	w0, [sp, #32]
  41661c:	cmp	w0, #0x0
  416620:	b.eq	416650 <ferror@plt+0x140e0>  // b.none
  416624:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  416628:	ldr	x0, [x0, #3992]
  41662c:	ldr	x4, [x0]
  416630:	ldr	x0, [sp, #24]
  416634:	ldrh	w0, [x0]
  416638:	mov	w3, w0
  41663c:	ldr	w2, [sp, #32]
  416640:	adrp	x0, 419000 <ferror@plt+0x16a90>
  416644:	add	x1, x0, #0x250
  416648:	mov	x0, x4
  41664c:	bl	402540 <fprintf@plt>
  416650:	mov	w0, #0x0                   	// #0
  416654:	ldp	x29, x30, [sp], #64
  416658:	ret
  41665c:	stp	x29, x30, [sp, #-32]!
  416660:	mov	x29, sp
  416664:	str	w0, [sp, #28]
  416668:	str	x1, [sp, #16]
  41666c:	str	w2, [sp, #24]
  416670:	b	4166d0 <ferror@plt+0x14160>
  416674:	ldr	x0, [sp, #16]
  416678:	ldrh	w0, [x0, #2]
  41667c:	mov	w1, w0
  416680:	ldr	w0, [sp, #28]
  416684:	cmp	w0, w1
  416688:	b.ne	416694 <ferror@plt+0x14124>  // b.any
  41668c:	ldr	x0, [sp, #16]
  416690:	b	416740 <ferror@plt+0x141d0>
  416694:	ldr	w1, [sp, #24]
  416698:	ldr	x0, [sp, #16]
  41669c:	ldrh	w0, [x0]
  4166a0:	add	w0, w0, #0x3
  4166a4:	and	w0, w0, #0xfffffffc
  4166a8:	sub	w0, w1, w0
  4166ac:	str	w0, [sp, #24]
  4166b0:	ldr	x0, [sp, #16]
  4166b4:	ldrh	w0, [x0]
  4166b8:	add	w0, w0, #0x3
  4166bc:	mov	w0, w0
  4166c0:	and	x0, x0, #0xfffffffc
  4166c4:	ldr	x1, [sp, #16]
  4166c8:	add	x0, x1, x0
  4166cc:	str	x0, [sp, #16]
  4166d0:	ldr	w0, [sp, #24]
  4166d4:	cmp	w0, #0x3
  4166d8:	b.le	416704 <ferror@plt+0x14194>
  4166dc:	ldr	x0, [sp, #16]
  4166e0:	ldrh	w0, [x0]
  4166e4:	cmp	w0, #0x3
  4166e8:	b.ls	416704 <ferror@plt+0x14194>  // b.plast
  4166ec:	ldr	x0, [sp, #16]
  4166f0:	ldrh	w0, [x0]
  4166f4:	mov	w1, w0
  4166f8:	ldr	w0, [sp, #24]
  4166fc:	cmp	w0, w1
  416700:	b.ge	416674 <ferror@plt+0x14104>  // b.tcont
  416704:	ldr	w0, [sp, #24]
  416708:	cmp	w0, #0x0
  41670c:	b.eq	41673c <ferror@plt+0x141cc>  // b.none
  416710:	adrp	x0, 42c000 <ferror@plt+0x29a90>
  416714:	ldr	x0, [x0, #3992]
  416718:	ldr	x4, [x0]
  41671c:	ldr	x0, [sp, #16]
  416720:	ldrh	w0, [x0]
  416724:	mov	w3, w0
  416728:	ldr	w2, [sp, #24]
  41672c:	adrp	x0, 419000 <ferror@plt+0x16a90>
  416730:	add	x1, x0, #0x250
  416734:	mov	x0, x4
  416738:	bl	402540 <fprintf@plt>
  41673c:	mov	x0, #0x0                   	// #0
  416740:	ldp	x29, x30, [sp], #32
  416744:	ret
  416748:	stp	x29, x30, [sp, #-48]!
  41674c:	mov	x29, sp
  416750:	str	x0, [sp, #40]
  416754:	str	w1, [sp, #36]
  416758:	str	x2, [sp, #24]
  41675c:	str	w3, [sp, #32]
  416760:	ldr	x0, [sp, #24]
  416764:	ldrh	w0, [x0]
  416768:	and	x0, x0, #0xffff
  41676c:	sub	x1, x0, #0x4
  416770:	ldrsw	x0, [sp, #32]
  416774:	cmp	x1, x0
  416778:	b.cs	416784 <ferror@plt+0x14214>  // b.hs, b.nlast
  41677c:	mov	w0, #0xffffffff            	// #-1
  416780:	b	416820 <ferror@plt+0x142b0>
  416784:	ldr	x0, [sp, #24]
  416788:	ldrh	w0, [x0]
  41678c:	and	x0, x0, #0xffff
  416790:	sub	x1, x0, #0x4
  416794:	ldr	w0, [sp, #32]
  416798:	add	w0, w0, #0x3
  41679c:	mov	w0, w0
  4167a0:	and	x0, x0, #0xfffffffc
  4167a4:	add	x0, x0, #0x4
  4167a8:	cmp	x1, x0
  4167ac:	b.cc	4167fc <ferror@plt+0x1428c>  // b.lo, b.ul, b.last
  4167b0:	ldr	w0, [sp, #32]
  4167b4:	add	w0, w0, #0x3
  4167b8:	mov	w0, w0
  4167bc:	and	x0, x0, #0xfffffffc
  4167c0:	add	x0, x0, #0x4
  4167c4:	ldr	x1, [sp, #24]
  4167c8:	add	x0, x1, x0
  4167cc:	str	x0, [sp, #24]
  4167d0:	ldr	x0, [sp, #24]
  4167d4:	add	x1, x0, #0x4
  4167d8:	ldr	x0, [sp, #24]
  4167dc:	ldrh	w0, [x0]
  4167e0:	sub	w0, w0, #0x4
  4167e4:	mov	w3, w0
  4167e8:	mov	x2, x1
  4167ec:	ldr	w1, [sp, #36]
  4167f0:	ldr	x0, [sp, #40]
  4167f4:	bl	4164c8 <ferror@plt+0x13f58>
  4167f8:	b	416820 <ferror@plt+0x142b0>
  4167fc:	ldr	w0, [sp, #36]
  416800:	add	w0, w0, #0x1
  416804:	sxtw	x0, w0
  416808:	lsl	x0, x0, #3
  41680c:	mov	x2, x0
  416810:	mov	w1, #0x0                   	// #0
  416814:	ldr	x0, [sp, #40]
  416818:	bl	402180 <memset@plt>
  41681c:	mov	w0, #0x0                   	// #0
  416820:	ldp	x29, x30, [sp], #48
  416824:	ret
  416828:	stp	x29, x30, [sp, #-64]!
  41682c:	mov	x29, sp
  416830:	stp	x19, x20, [sp, #16]
  416834:	adrp	x20, 42c000 <ferror@plt+0x29a90>
  416838:	add	x20, x20, #0xd08
  41683c:	stp	x21, x22, [sp, #32]
  416840:	adrp	x21, 42c000 <ferror@plt+0x29a90>
  416844:	add	x21, x21, #0xd00
  416848:	sub	x20, x20, x21
  41684c:	mov	w22, w0
  416850:	stp	x23, x24, [sp, #48]
  416854:	mov	x23, x1
  416858:	mov	x24, x2
  41685c:	bl	401ee0 <memcpy@plt-0x40>
  416860:	cmp	xzr, x20, asr #3
  416864:	b.eq	416890 <ferror@plt+0x14320>  // b.none
  416868:	asr	x20, x20, #3
  41686c:	mov	x19, #0x0                   	// #0
  416870:	ldr	x3, [x21, x19, lsl #3]
  416874:	mov	x2, x24
  416878:	add	x19, x19, #0x1
  41687c:	mov	x1, x23
  416880:	mov	w0, w22
  416884:	blr	x3
  416888:	cmp	x20, x19
  41688c:	b.ne	416870 <ferror@plt+0x14300>  // b.any
  416890:	ldp	x19, x20, [sp, #16]
  416894:	ldp	x21, x22, [sp, #32]
  416898:	ldp	x23, x24, [sp, #48]
  41689c:	ldp	x29, x30, [sp], #64
  4168a0:	ret
  4168a4:	nop
  4168a8:	ret

Disassembly of section .fini:

00000000004168ac <.fini>:
  4168ac:	stp	x29, x30, [sp, #-16]!
  4168b0:	mov	x29, sp
  4168b4:	ldp	x29, x30, [sp], #16
  4168b8:	ret
