("reg2w32:/\treg2w32 stdcell_rv32Lib schematic" (("open" (nil hierarchy "/{stdcell_rv32Lib reg2w32 schematic }:a"))) nil)("datapath:/\tdatapath bitslice_rv32Lib schematic" (("open" (nil hierarchy "/{bitslice_rv32Lib datapath schematic }:a"))) nil)("bitslice:/\tbitslice bitslice_rv32Lib symbol" (("open" (nil hierarchy "/{bitslice_rv32Lib bitslice symbol }:a"))) nil)("bitslice:/\tbitslice bitslice_rv32Lib layout" (("open" (nil hierarchy "/{bitslice_rv32Lib bitslice layout }:a"))) nil)("bitslice:/\tbitslice bitslice_rv32Lib schematic" (("open" (nil hierarchy "/{bitslice_rv32Lib bitslice schematic }:a"))) (((-22.0625 -1.7125) (2.5125 9.8875)) "a" "Schematics" 13))("shift:/\tshift bitslice_rv32Lib schematic" (("open" (nil hierarchy "/{bitslice_rv32Lib shift schematic }:a"))) (((-6.21875 -4.8375) (5.51875 3.85)) "r" "Schematics XL" 6))("shift:/\tshift bitslice_rv32Lib layout" (("open" (nil hierarchy "/{bitslice_rv32Lib shift layout }:a"))) (((-1.076 -2.292) (11.2605 3.697)) "a" "Virtuoso XL" 8))("cmp:/\tcmp bitslice_rv32Lib layout" (("open" (nil hierarchy "/{bitslice_rv32Lib cmp layout }:a"))) (((-0.5145 -0.417) (4.8265 1.822)) "a" "Virtuoso XL" 12))("cmp:/\tcmp bitslice_rv32Lib schematic" (("open" (nil hierarchy "/{bitslice_rv32Lib cmp schematic }:a"))) (((-3.43125 -4.1) (6.74375 0.7)) "a" "Schematics XL" 12))("rs2_inverter:/\trs2_inverter bitslice_rv32Lib schematic" (("open" (nil hierarchy "/{bitslice_rv32Lib rs2_inverter schematic }:r"))) (((-2.38125 -1.90625) (1.79375 1.19375)) "r" "Schematics XL" 23))("rs2_inverter:/\trs2_inverter bitslice_rv32Lib layout" (("open" (nil hierarchy "/{bitslice_rv32Lib rs2_inverter layout }:a"))) (((-0.418 -0.207) (1.5645 1.6145)) "a" "Virtuoso XL" 28))