---
---

@inproceedings{OSA-HCIM,
  abbr = {ASP-DAC},
  author = {Chen, Yung-Chin and Ando, Shimpei and Fujiki, Daichi and Takamaeda-Yamazaki, Shinya and Yoshioka, Kentaro},
  title = {OSA-HCIM: On-The-Fly Saliency-Aware Hybrid SRAM CIM with Dynamic Precision Configuration},
  year = {2024},
  booktitle = {Asia and South Pacific Design Automation Conference (ASP-DAC) <strong>(accepted for presentation)</strong>},
  pages = {},
  selected = {true},
  pdf = {OSA-HCIM.pdf}
}

@inproceedings{HALO-CAT,
  abbr = {DAC},
  author = {Chen, Yung-Chin and Ando, Shimpei and Fujiki, Daichi and Takamaeda-Yamazaki, Shinya and Yoshioka, Kentaro},
  title = {HALO-CAT: A Hidden Network Processor with Activation-Localized CIM Architecture and Layer-Penetrative Tiling},
  year = {2024},
  booktitle = {Design Automation Conference (DAC) <strong>(under review)</strong>},
  pages = {},
  selected = {true},
  pdf_no = {HALO-CAT.pdf}
}

inproceedings{N2NBP2CIM,
  abbr = {VLSI Symp.},
  author = {T.-Y. Wu* and Y.-H. Pan* and Yung-Chin Chen* and W.-C. Tseng* and J.-F. Lin and H.-C. Liang and C.-Y. Yao and B.-C. Wu and Y.-K. Chen and H.-C. Yang and J.-J. Chou and X.-Y. Liu and C.-W. Chen and S.-P. Huang and P.-F. Yuh and Y. Wang and C.-S. Shih and Tsung-Te Liu},
  title = {N2N-BP^2CIM: A 28nm 1018.1GOPS/mm^2 End-to-End Bit-Parallel, Bit-Parallel Computing-in-Memory
DNN Processor with High-Bandwidth 14T-SRAM Bitcell},
  year = {2024},
  booktitle = {IEEE Symposium on VLSI Technology & Circuits <strong>(Waiting for Submission) (* denotes ECAs)</strong>},
  pages = {},
  selected = {true},
  pdf = {N2N-BP^2CIM.pdf}
}