// Seed: 1676529093
module module_0 (
    output supply1 id_0,
    input  supply1 id_1
);
  assign id_0 = id_1;
  tri id_3 = 1;
  id_4 :
  assert property (@(1) 1)
  else;
  uwire id_5 = 1;
endmodule
module module_1 (
    input wand id_0,
    inout wand id_1,
    input supply0 id_2,
    input uwire id_3,
    input wand id_4,
    input wand id_5,
    input tri id_6,
    input tri0 id_7,
    input tri0 id_8,
    output tri1 id_9,
    input wire id_10,
    input wor id_11,
    input wire id_12,
    input tri0 id_13,
    output wire id_14,
    input tri0 id_15,
    input tri1 id_16,
    input wor id_17,
    input supply1 id_18,
    input wire id_19,
    input wor id_20
);
  wire id_22;
  module_0 modCall_1 (
      id_9,
      id_10
  );
  assign modCall_1.type_6 = 0;
endmodule
