<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>dphy: Xdphy_v1_0</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">dphy
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__xdphy__v1__0.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">Xdphy_v1_0</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Bitmask and offset of XDPHY_CLSTATUS_REG_OFFSET register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc34d9baaf7c3450929719a350c8ef731"></a>This register contains the clock lane status and state machine control. </p>
</td></tr>
<tr class="memitem:gaae3b5a38d6148049808a4d7f93eef6fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xdphy__v1__0.html#gaae3b5a38d6148049808a4d7f93eef6fd">XDPHY_CLSTATUS_REG_ERRCTRL_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:gaae3b5a38d6148049808a4d7f93eef6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gaae3b5a38d6148049808a4d7f93eef6fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CLSTATUS_REG_ERRCTRL_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Clock lane control error. </p>
<p>Only for RX </p>

</div>
</div>
<a class="anchor" id="gaa857f48d553b9ed179970cdfbf80c742"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CLSTATUS_REG_ERRCTRL_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Bit offset for Control Error on Clock. </p>

</div>
</div>
<a class="anchor" id="ga5be1da7f80bac419a10f6ce5d052b6c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CLSTATUS_REG_INITDONE_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Initialization done bit. </p>

</div>
</div>
<a class="anchor" id="gac4ede74f9800a80cf16a164e286892a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CLSTATUS_REG_INITDONE_OFFSET&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Bit offset for Initialization Done. </p>

</div>
</div>
<a class="anchor" id="gaabcdc97a4b6fe84878848175e059319a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CLSTATUS_REG_MODE_MASK&#160;&#160;&#160;0x00000003</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Low, High, Esc mode. </p>

</div>
</div>
<a class="anchor" id="gafe0395442a9bccc4990fa50bb2aee9dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CLSTATUS_REG_MODE_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Bit offset for Mode bits. </p>

</div>
</div>
<a class="anchor" id="ga06c1da75b71989cce8e56af324969d0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CLSTATUS_REG_OFFSET&#160;&#160;&#160;0x00000018</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Clk lane PHY error Status Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__0.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga21324d38abce3de384dd8c0fa3efd3cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CLSTATUS_REG_STOPSTATE_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Clock lane stop state. </p>

</div>
</div>
<a class="anchor" id="ga72c5fdb7a5278e673f244b55e1131ea0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CLSTATUS_REG_STOPSTATE_OFFSET&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Bit offset for Stop State on Clock. </p>

</div>
</div>
<a class="anchor" id="ga1541970411eabf3d25f12902d2602abe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CLSTATUS_REG_ULPS_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Set in ULPS mode. </p>

</div>
</div>
<a class="anchor" id="ga96a03a5d83c97392523b37f5a652ba99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CLSTATUS_REG_ULPS_OFFSET&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Bit offset for ULPS. </p>

</div>
</div>
<a class="anchor" id="gad5c2e36eac57592773bcbfcd00155b3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CTRL_REG_DPHYEN_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Enable/Disable controller. </p>

</div>
</div>
<a class="anchor" id="gab7278f1be96272bf247b93afbfe5a471"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CTRL_REG_DPHYEN_OFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Bit offset for DPHY Enable. </p>

</div>
</div>
<a class="anchor" id="gae4e31f2e733bf381fd409fb8440f0692"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CTRL_REG_OFFSET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Control Register. </p>

</div>
</div>
<a class="anchor" id="ga0fed5f106749e7c30ccf47874b18d587"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CTRL_REG_SOFTRESET_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Soft Reset. </p>

</div>
</div>
<a class="anchor" id="gaec36380e3c3cb04055769088e52aebce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_CTRL_REG_SOFTRESET_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Bit offset for Soft Reset. </p>

</div>
</div>
<a class="anchor" id="ga0910333b8c2727d176c2e0246a33fdeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DL0STATUS_REG_OFFSET&#160;&#160;&#160;0x0000001C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Data lane 0 PHY error Status Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__0.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6bb71b3acc1149468ae0d63a28c37702"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DL1STATUS_REG_OFFSET&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Data lane 1 PHY error Status Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__0.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga86a14e2060bf5c00383ba8e36aa00723"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DL2STATUS_REG_OFFSET&#160;&#160;&#160;0x00000024</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Data lane 2 PHY error Status Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__0.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ecccc042a9a7f589b7bd9535470e8d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DL3STATUS_REG_OFFSET&#160;&#160;&#160;0x00000028</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Data lane 3 PHY error Status Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__0.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga115ba74c0024df0afb08ac195b2516db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_ESCABRT_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Set on Data Lane Esc timeout occurs. </p>

</div>
</div>
<a class="anchor" id="gae43b92b04c91408a2d996cb3c160c451"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_ESCABRT_OFFSET&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Bit offset for Escape Abort. </p>

</div>
</div>
<a class="anchor" id="ga6d0dfe6cdce39bb092251a352bbdd2c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_HSABRT_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Set on Data Lane HS timeout. </p>

</div>
</div>
<a class="anchor" id="ga257086d0079a73f81869b91065044dc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_HSABRT_OFFSET&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Bit offset for High Speed Abort. </p>

</div>
</div>
<a class="anchor" id="ga3b28f74a1333b48eedf55e43df7c22cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_INITDONE_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Set after initialization. </p>

</div>
</div>
<a class="anchor" id="gaa0966d879c4b079fe1fb3512248710e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_INITDONE_OFFSET&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Bit offset for Initialization done. </p>

</div>
</div>
<a class="anchor" id="gacb7931a2a11c01f1a0bf86eaf3813ad1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_MODE_MASK&#160;&#160;&#160;0x00000003</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Control Mode (Esc, Low, High) of Data Lane. </p>

</div>
</div>
<a class="anchor" id="ga50a7e693d2b247a1b9cbe62b69589a23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_MODE_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Bit offset for Modes. </p>

</div>
</div>
<a class="anchor" id="gad0aef49004b2cf549d98ad9f596db44c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_PACKCOUNT_OFFSET&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Bit offset packet count. </p>

</div>
</div>
<a class="anchor" id="ga5e883a6b8e54d4a9399a9f66a2b69087"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_PACKETCOUNT_MASK&#160;&#160;&#160;0xFFFF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Packet Count. </p>

</div>
</div>
<a class="anchor" id="gad64284d735349ca7df0d3ef2d218cc1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_STOP_MASK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Stop State on data lane. </p>

</div>
</div>
<a class="anchor" id="ga47eb15589bbe8d3cec12bdff19d1ceea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_STOP_OFFSET&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Bit offset for Stop State. </p>

</div>
</div>
<a class="anchor" id="ga17aba55613d160e07e0e9540923696b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_ULPS_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Set when DPHY in ULPS mode. </p>

</div>
</div>
<a class="anchor" id="ga1b92382e9539aedd744eebd2b83d7b37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_DLXSTATUS_REG_ULPS_OFFSET&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Bit offset for ULPS. </p>

</div>
</div>
<a class="anchor" id="gaf8434e556500223be8da85f4682ffdb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_ESCTIMEOUT_REG_OFFSET&#160;&#160;&#160;0x00000014</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Goto Stop state on timeout timer Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__0.html#ga0d72a217f030e5c452ce1e61c92f1a29">XDphy_Configure()</a>, and <a class="el" href="group__dphy__v1__0.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5436842b8eb844edfd6f732f04d82983"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_ESCTIMEOUT_REG_VAL_MASK&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Escape Timout Value. </p>

</div>
</div>
<a class="anchor" id="ga96f1dbf150464ae3569a7ec188806c09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_ESCTIMEOUT_REG_VAL_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Bit offset for Escape Timeout. </p>

</div>
</div>
<a class="anchor" id="ga84f9c23d5261fbe306b81a330253d013"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_HSEXIT_IDELAY_REG_OFFSET&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>HS_EXIT for Tx and Delay for Rx Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__0.html#ga0d72a217f030e5c452ce1e61c92f1a29">XDphy_Configure()</a>, and <a class="el" href="group__dphy__v1__0.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga88c187e4620de483c6429142188d877f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_HSEXIT_IDELAY_REG_READY_MASK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>DLY_RDY of BITSLICE_CONTROL. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__0.html#ga0d72a217f030e5c452ce1e61c92f1a29">XDphy_Configure()</a>.</p>

</div>
</div>
<a class="anchor" id="ga66536940ca2123d330e9e753116baa76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_HSEXIT_IDELAY_REG_READY_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Bit offset for READY bit. </p>

</div>
</div>
<a class="anchor" id="ga70e60705745389c874fc4931105a958b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_HSEXIT_IDELAY_REG_TAP_MASK&#160;&#160;&#160;0x000001FF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>used in RX data lanes to compensate clock routing delay </p>

<p>Referenced by <a class="el" href="group__dphy__v1__0.html#ga0d72a217f030e5c452ce1e61c92f1a29">XDphy_Configure()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a16c8bbc59f02759ff527a41cc15441"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_HSEXIT_IDELAY_REG_TAP_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Bit offset for TAP. </p>

</div>
</div>
<a class="anchor" id="ga3bfe3e75d075f2eff4f7d80bc96e117b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_HSTIMEOUT_REG_OFFSET&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Watchdog timeout in HS mode Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__0.html#ga0d72a217f030e5c452ce1e61c92f1a29">XDphy_Configure()</a>, and <a class="el" href="group__dphy__v1__0.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga74cdf673408c25d6cc6386b300fd51c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_HSTIMEOUT_REG_TIMEOUT_MASK&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>HS_T/RX_TIMEOUT Received. </p>

</div>
</div>
<a class="anchor" id="ga7d56bcabd214547834ab29d9c3e11c31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_HSTIMEOUT_REG_TIMEOUT_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Bit offset for Timeout. </p>

</div>
</div>
<a class="anchor" id="ga5ea81bbe1dbd06359901050c0840bceb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_HW_H_</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Prevent circular inclusions by using protection macros. </p>

</div>
</div>
<a class="anchor" id="gab6765e9a336e4a9d4598a2ade003fa3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_INIT_REG_OFFSET&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Initialization Timer Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__0.html#ga0d72a217f030e5c452ce1e61c92f1a29">XDphy_Configure()</a>, and <a class="el" href="group__dphy__v1__0.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga58bacf2c4977744f53b942c5e66b2ac7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_INIT_REG_VAL_MASK&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Init Timer value in ns. </p>

</div>
</div>
<a class="anchor" id="ga94cc74bdeabfb39fb3491ca3d9f69505"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_INIT_REG_VAL_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Bit offset for Init Timer. </p>

</div>
</div>
<a class="anchor" id="gadd318931e0e4e7edb5b388566d03d2be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_WAKEUP_REG_OFFSET&#160;&#160;&#160;0x0000000C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Wakeup Timer for ULPS exit Register. </p>

<p>Referenced by <a class="el" href="group__dphy__v1__0.html#ga0d72a217f030e5c452ce1e61c92f1a29">XDphy_Configure()</a>, and <a class="el" href="group__dphy__v1__0.html#ga08901fa94d34b59883610d1590165919">XDphy_GetInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="gae02301b9b34a5cdaecabaef744dd8eb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_WAKEUP_REG_VAL_MASK&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Wakeup timer value. </p>

</div>
</div>
<a class="anchor" id="ga99fd9e57dfbc1124d0d6e34e18244984"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPHY_WAKEUP_REG_VAL_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xdphy__hw_8h.html">xdphy_hw.h</a>&gt;</code></p>

<p>Bit offset for Wakeup value. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
