================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2016.4
  Build 1733598 on Wed Dec 14 22:59:20 MST 2016
  Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/home/patmos/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'patmos' on host 'ubuntu' (Linux_x86_64 version 4.4.0-72-generic) on Mon Apr 24 20:35:31 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/patmos/github/bachelor_project_HLS/hls/misc/matmul_float'

# ****************************************************************************
# 32x32 Matrix
# ****************************************************************************

INFO: [HLS 200-10] Opening project '/home/patmos/github/bachelor_project_HLS/hls/misc/matmul_float/hls_matmul_float'.
INFO: [HLS 200-10] Adding design file 'matmul.h' to the project
INFO: [HLS 200-10] Adding design file 'matmul.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'matmul_test.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/patmos/github/bachelor_project_HLS/hls/misc/matmul_float/hls_matmul_float/matmul_1b_32x32'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [HLS 200-10] Analyzing design file 'matmul.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 328.273 ; gain = 12.586 ; free physical = 11336 ; free virtual = 16250
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 328.273 ; gain = 12.586 ; free physical = 11337 ; free virtual = 16250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 328.273 ; gain = 12.586 ; free physical = 11335 ; free virtual = 16249
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 328.273 ; gain = 12.586 ; free physical = 11335 ; free virtual = 16249
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matmul.cpp:20) in function 'matmul_hw' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Cache_Row' (matmul.cpp:27) in function 'matmul_hw' completely.
INFO: [XFORM 203-501] Unrolling loop 'Cache_Col' (matmul.cpp:32) in function 'matmul_hw' completely.
INFO: [XFORM 203-501] Unrolling loop 'Product' (matmul.cpp:37) in function 'matmul_hw' completely.
INFO: [XFORM 203-102] Partitioning array 'a_row' (matmul.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_copy' (matmul.cpp:14) in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matmul.cpp:20:36) to (matmul.cpp:31:4) in function 'matmul_hw'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 11315 ; free virtual = 16228
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (matmul.cpp:19:15) in function 'matmul_hw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 11321 ; free virtual = 16234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'matmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_col'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 33, offset = 1)
   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_30', matmul.cpp:38 on array 'a' and 'load' operation ('a_load', matmul.cpp:27) on array 'a'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 33, offset = 1)
   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_30', matmul.cpp:38 on array 'a' and 'load' operation ('a_load', matmul.cpp:27) on array 'a'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 33, offset = 1)
   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_30', matmul.cpp:38 on array 'a' and 'load' operation ('a_load', matmul.cpp:27) on array 'a'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 33, offset = 1)
   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_30', matmul.cpp:38 on array 'a' and 'load' operation ('a_load', matmul.cpp:27) on array 'a'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_30', matmul.cpp:38 on array 'a' and 'load' operation ('a_load_1', matmul.cpp:27) on array 'a'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_30', matmul.cpp:38 on array 'a' and 'load' operation ('a_load_1', matmul.cpp:27) on array 'a'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_30', matmul.cpp:38 on array 'a' and 'load' operation ('a_load_1', matmul.cpp:27) on array 'a'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_30', matmul.cpp:38 on array 'a' and 'load' operation ('a_load_1', matmul.cpp:27) on array 'a'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_30', matmul.cpp:38 on array 'a' and 'load' operation ('a_load_1', matmul.cpp:27) on array 'a'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 128, distance = 1, offset = 1)
   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_30', matmul.cpp:38 on array 'a' and 'load' operation ('a_load_1', matmul.cpp:27) on array 'a'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 129, Depth: 137.
WARNING: [SCHED 204-21] Estimated clock period (16.5ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('tmp_12_1', matmul.cpp:38) (8.26 ns)
	'fadd' operation ('tmp_12_2', matmul.cpp:38) (8.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.3 seconds; current allocated memory: 62.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 65.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/a' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_hw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matmul_hw_fadd_32ns_32ns_32_5_full_dsp' to 'matmul_hw_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_hw_fmul_32ns_32ns_32_4_max_dsp' to 'matmul_hw_fmul_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matmul_hw_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matmul_hw_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 70.047 MB.
INFO: [RTMG 210-278] Implementing memory 'matmul_hw_b_copy_0_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 11314 ; free virtual = 16213
INFO: [SYSC 207-301] Generating SystemC RTL for matmul_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_hw.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/patmos/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'matmul_hw_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matmul_hw_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matmul_hw_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'matmul_hw_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matmul_hw_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matmul_hw_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/patmos/Xilinx/Vivado/2016.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 20:35:47 2017...
INFO: [HLS 200-10] Opening solution '/home/patmos/github/bachelor_project_HLS/hls/misc/matmul_float/hls_matmul_float/matmul_2b_32x32'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'matmul.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 11289 ; free virtual = 16203
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 11289 ; free virtual = 16203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 11290 ; free virtual = 16203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 11290 ; free virtual = 16203
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matmul.cpp:20) in function 'matmul_hw' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Cache_Row' (matmul.cpp:27) in function 'matmul_hw' completely.
INFO: [XFORM 203-501] Unrolling loop 'Cache_Col' (matmul.cpp:32) in function 'matmul_hw' completely.
INFO: [XFORM 203-501] Unrolling loop 'Product' (matmul.cpp:37) in function 'matmul_hw' completely.
INFO: [XFORM 203-102] Partitioning array 'a_row' (matmul.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_copy' (matmul.cpp:14) in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'a' (matmul.cpp:4) in dimension 1 with a block factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matmul.cpp:20:36) to (matmul.cpp:31:4) in function 'matmul_hw'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 11283 ; free virtual = 16197
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (matmul.cpp:19:15) in function 'matmul_hw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 11283 ; free virtual = 16197
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'matmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_col'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 32, offset = 1)
   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_30', matmul.cpp:38 on array 'a_1' and 'load' operation ('a_1_load', matmul.cpp:33) on array 'a_1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 32, offset = 1)
   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_30', matmul.cpp:38 on array 'a_1' and 'load' operation ('a_1_load', matmul.cpp:33) on array 'a_1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_0_load_1', matmul.cpp:27) on array 'a_0' due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 48, Depth: 168.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.2 seconds; current allocated memory: 81.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 84.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/a_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/a_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_hw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matmul_hw_fadd_32ns_32ns_32_5_full_dsp' to 'matmul_hw_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_hw_fmul_32ns_32ns_32_4_max_dsp' to 'matmul_hw_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_hw_urem_7ns_7ns_7_11' to 'matmul_hw_urem_7nfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'matmul_hw_fadd_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matmul_hw_fmul_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matmul_hw_urem_7nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 87.915 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'matmul_hw_urem_7nfYi_div'
INFO: [RTMG 210-278] Implementing memory 'matmul_hw_b_copy_0_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 11296 ; free virtual = 16195
INFO: [SYSC 207-301] Generating SystemC RTL for matmul_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_hw.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/patmos/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'matmul_hw_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matmul_hw_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matmul_hw_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'matmul_hw_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matmul_hw_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matmul_hw_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/patmos/Xilinx/Vivado/2016.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 20:36:25 2017...
INFO: [HLS 200-10] Opening solution '/home/patmos/github/bachelor_project_HLS/hls/misc/matmul_float/hls_matmul_float/matmul_3b_32x32'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'matmul.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 11276 ; free virtual = 16190
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 11276 ; free virtual = 16190
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 11276 ; free virtual = 16190
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 11276 ; free virtual = 16190
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matmul.cpp:20) in function 'matmul_hw' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Cache_Row' (matmul.cpp:27) in function 'matmul_hw' completely.
INFO: [XFORM 203-501] Unrolling loop 'Cache_Col' (matmul.cpp:32) in function 'matmul_hw' completely.
INFO: [XFORM 203-501] Unrolling loop 'Product' (matmul.cpp:37) in function 'matmul_hw' completely.
INFO: [XFORM 203-102] Partitioning array 'a_row' (matmul.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_copy' (matmul.cpp:14) in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'a' (matmul.cpp:4) in dimension 1 with a block factor 3.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matmul.cpp:20:36) to (matmul.cpp:31:4) in function 'matmul_hw'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 11270 ; free virtual = 16185
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (matmul.cpp:19:15) in function 'matmul_hw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 11271 ; free virtual = 16185
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'matmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_col'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_1_load_1', matmul.cpp:33) on array 'a_1' due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 32, Depth: 168.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.98 seconds; current allocated memory: 93.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 96.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/a_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/a_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/a_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_hw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matmul_hw_fadd_32ns_32ns_32_5_full_dsp' to 'matmul_hw_fadd_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_hw_fmul_32ns_32ns_32_4_max_dsp' to 'matmul_hw_fmul_32hbi' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'matmul_hw_fadd_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matmul_hw_fmul_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 99.524 MB.
INFO: [RTMG 210-278] Implementing memory 'matmul_hw_b_copy_0_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 11284 ; free virtual = 16183
INFO: [SYSC 207-301] Generating SystemC RTL for matmul_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_hw.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/patmos/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'matmul_hw_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matmul_hw_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matmul_hw_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'matmul_hw_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matmul_hw_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matmul_hw_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/patmos/Xilinx/Vivado/2016.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 20:37:03 2017...
INFO: [HLS 200-112] Total elapsed time: 113.72 seconds; peak allocated memory: 99.524 MB.
