#@ # 
#@ # Running fm_shell Version L-2016.03-SP1 for linux64 -- Apr 13, 2016
#@ # Date:   Wed Oct  1 21:12:06 2025
#@ # Run by: IC@IC
#@ 

source /opt/Synopsys/Formality2016/admin/setup/.synopsys_fm.setup
#@ # -- Starting source /opt/Synopsys/Formality2016/admin/setup/.synopsys_fm.setup

#@ #
#@ # .synopsys_fm.setup: Initialization File for Formality
#@ #
#@ 
#@ 
#@ #
#@ # Enable stack trace output on fatal.  Not available for all architectures.
#@ #
#@ if { $sh_arch == "sparc" || $sh_arch == "sparcOS5" ||      $sh_arch == "hp700" || $sh_arch == "hpux10" } {
#@   set_unix_variable SYNOPSYS_TRACE ""
#@ }
#@ 
#@ #
#@ # Variable settings
#@ #
#@ set sh_new_variable_message true
#@ 
#@ #
#@ # Synopsys strongly recommends that you uncomment the following command
#@ # in order to set sh_command_abbrev_mode to the value "Command-Line-Only".
#@ # Command abbreviation is intended as an interactive convenience.  Using
#@ # abbreviations in scripts can cause commands to fail in subsequent releases.
#@ # 
#@ #set sh_command_abbrev_mode "Command-Line-Only"
#@ 
#@ #
#@ # Some useful aliases
#@ #
#@ alias list_commands		help
#@ 
#@ #
#@ # The alias of q to quit is commented out.  Remove the comment 
#@ # character if you want this alias.  Some users find that having 
#@ # this particular alias causes problems when mixed with page-mode
#@ # for reports - an accidental repeated 'q' not only cancels the
#@ # output but exits the tool.
#@ #
#@ #alias q quit
#@ # -- End source /opt/Synopsys/Formality2016/admin/setup/.synopsys_fm.setup

source -echo -verbose syn_fm_script.tcl
#@ # -- Starting source syn_fm_script.tcl

#@ 
#@ ########################### Define Top Module ############################
#@ 
#@ set top_module SYS_TOP
#@ 
#@ ######################### Formality Setup File ###########################
#@ 
#@ set synopsys_auto_setup true
#@ 
#@ set_svf "/home/IC/Labs/System/Backend/Synthesis/SYS_TOP.svf"
#@ 
#@ 
#@ set SSLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
#@ set TTLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
#@ set FFLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
#@ 
#@ ###################################################################
#@ ###################### Reference Container ########################
#@ ###################################################################
#@ 
#@ # Read Reference Design Verilog Files
#@ # Verilog sources
#@ read_verilog -container r "/home/IC/Labs/System/RTL/ALU/ALU_16B.v"
#@ read_verilog -container r "/home/IC/Labs/System/RTL/UART/UART_RX/edge_bit_counter.v"
#@ read_verilog -container r "/home/IC/Labs/System/RTL/CLKDIV_MUX/Prescale_MUX.v"
#@ read_verilog -container r "/home/IC/Labs/System/RTL/UART/UART_RX/Uart_Rx_Top.v"
#@ read_verilog -container r "/home/IC/Labs/System/RTL/UART/UART_TX/UART_TX_TOP.v"
#@ read_verilog -container r "/home/IC/Labs/System/RTL/PULSE_GEN/Pulse_Gen.v"
#@ read_verilog -container r "/home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_MEM_CNTRL.v"
#@ read_verilog -container r "/home/IC/Labs/System/RTL/ASYNC_FIFO/ASYNC_FIFO.v"
#@ read_verilog -container r "/home/IC/Labs/System/RTL/RegFile/Register_file8_16.v"
#@ read_verilog -container r "/home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_RD.v"
#@ read_verilog -container r "/home/IC/Labs/System/RTL/Clock_Divider/ClkDiv.v"
#@ read_verilog -container r "/home/IC/Labs/System/RTL/RST_SYNC/RST_SYNC.v"
#@ read_verilog -container r "/home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_WR.v"
#@ read_verilog -container r "/home/IC/Labs/System/RTL/Clock_Gating/CLK_GATE.v"
#@ read_verilog -container r "/home/IC/Labs/System/RTL/UART/UART_TX/Serializer.v"
#@ read_verilog -container r "/home/IC/Labs/System/RTL/UART/UART_RX/data_sampling.v"
#@ read_verilog -container r "/home/IC/Labs/System/RTL/UART/UART_RX/stop_check.v"
#@ read_verilog -container r "/home/IC/Labs/System/RTL/DATA_SYNC/DATA_SYNC.v"
#@ read_verilog -container r "/home/IC/Labs/System/RTL/UART/UART_RX/strt_check.v"
#@ read_verilog -container r "/home/IC/Labs/System/RTL/UART/UART_TX/Mux_TX.v"
#@ read_verilog -container r "/home/IC/Labs/System/RTL/UART/UART_RX/deserializer.v"
#@ read_verilog -container r "/home/IC/Labs/System/RTL/ASYNC_FIFO/DF_SYNC.v"
#@ read_verilog -container r "/home/IC/Labs/System/RTL/UART/UART_TX/parity_calc.v"
#@ read_verilog -container r "/home/IC/Labs/System/RTL/UART/UART_RX/parity_check.v"
#@ read_verilog -container r "/home/IC/Labs/System/RTL/SYS_TOP/System_Top.v"
#@ 
#@ # SystemVerilog sources
#@ read_sverilog -container r "/home/IC/Labs/System/RTL/UART/UART_RX/FSM.sv"
#@ read_sverilog -container r "/home/IC/Labs/System/RTL/UART/UART_TX/FSM_TX.sv"
#@ read_sverilog -container r "/home/IC/Labs/System/RTL/SYS_CTRL/SYS_CTRL.sv"
#@ 
#@ 
#@ 
#@ # Read Reference technology libraries
#@ read_db -container r $TTLIB
#@ 
#@ # set the top Reference Design 
#@ set_top SYS_TOP
#@ 
#@ 
#@ ###################################################################
#@ #################### Implementation Container #####################
#@ ###################################################################
#@ 
#@ # Read Implementation Design Files
#@ 
#@ read_verilog -netlist -container i "/home/IC/Labs/System/Backend/Synthesis/netlists/SYS_TOP.v"
#@ # Read Implementation technology libraries
#@ read_db -container i $TTLIB
#@ 
#@ # set the top Implementation Design
#@ set_top SYS_TOP
#@ 
#@ 
#@ ###################### Matching Compare points ####################
#@ match
#@ 
#@ 
#@ ######################### Run Verification ########################
#@ 
#@ set successful [verify]
#@ if {!$successful} {
#@ diagnose
#@ analyze_points -failing
#@ }
#@ 
#@ ########################### Reporting ############################# 
#@ report_passing_points > "reports/passing_points.rpt"
#@ report_failing_points > "reports/failing_points.rpt"
#@ report_aborted_points > "reports/aborted_points.rpt"
#@ report_unverified_points > "reports/unverified_points.rpt"
#@ 
#@ 
#@ start_gui
#@ # -- End source syn_fm_script.tcl

