{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09897,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09974,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00102678,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000806885,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000403227,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000806885,
	"finish__design__instance__count__class:buffer": 2,
	"finish__design__instance__area__class:buffer": 3.724,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 4.788,
	"finish__design__instance__count__class:timing_repair_buffer": 6,
	"finish__design__instance__area__class:timing_repair_buffer": 5.054,
	"finish__design__instance__count__class:inverter": 4,
	"finish__design__instance__area__class:inverter": 2.394,
	"finish__design__instance__count__class:sequential_cell": 14,
	"finish__design__instance__area__class:sequential_cell": 63.308,
	"finish__design__instance__count__class:multi_input_combinational_cell": 34,
	"finish__design__instance__area__class:multi_input_combinational_cell": 43.624,
	"finish__design__instance__count": 64,
	"finish__design__instance__area": 122.892,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.512946,
	"finish__clock__skew__setup": 0.000975418,
	"finish__clock__skew__hold": 0.000975418,
	"finish__timing__drv__max_slew_limit": 0.779099,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.891412,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 8.95239e-05,
	"finish__power__switching__total": 2.61045e-05,
	"finish__power__leakage__total": 2.44054e-06,
	"finish__power__total": 0.000118069,
	"finish__design__io": 8,
	"finish__design__die__area": 1299.96,
	"finish__design__core__area": 1136.35,
	"finish__design__instance__count": 112,
	"finish__design__instance__area": 135.66,
	"finish__design__instance__count__stdcell": 112,
	"finish__design__instance__area__stdcell": 135.66,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.119382,
	"finish__design__instance__utilization__stdcell": 0.119382,
	"finish__design__rows": 24,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 24,
	"finish__design__sites": 4272,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 4272,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}