{
  "module_name": "smu74_discrete.h",
  "hash_id": "6dce380d0e9ec37a3535e0ca8678f5067cbbc9cc122cf60872dd2aa45c689073",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/powerplay/inc/smu74_discrete.h",
  "human_readable_source": " \n\n#ifndef SMU74_DISCRETE_H\n#define SMU74_DISCRETE_H\n\n#include \"smu74.h\"\n\n#pragma pack(push, 1)\n\n\n#define NUM_SCLK_RANGE 8\n\n#define VCO_3_6 1\n#define VCO_2_4 3\n\n#define POSTDIV_DIV_BY_1  0\n#define POSTDIV_DIV_BY_2  1\n#define POSTDIV_DIV_BY_4  2\n#define POSTDIV_DIV_BY_8  3\n#define POSTDIV_DIV_BY_16 4\n\nstruct sclkFcwRange_t {\n\tuint8_t  vco_setting;\n\tuint8_t  postdiv;\n\tuint16_t fcw_pcc;\n\n\tuint16_t fcw_trans_upper;\n\tuint16_t fcw_trans_lower;\n};\ntypedef struct sclkFcwRange_t sclkFcwRange_t;\n\nstruct SMIO_Pattern {\n\tuint16_t Voltage;\n\tuint8_t  Smio;\n\tuint8_t  padding;\n};\n\ntypedef struct SMIO_Pattern SMIO_Pattern;\n\nstruct SMIO_Table {\n\tSMIO_Pattern Pattern[SMU_MAX_SMIO_LEVELS];\n};\n\ntypedef struct SMIO_Table SMIO_Table;\n\nstruct SMU_SclkSetting {\n\tuint32_t    SclkFrequency;\n\tuint16_t    Fcw_int;\n\tuint16_t    Fcw_frac;\n\tuint16_t    Pcc_fcw_int;\n\tuint8_t     PllRange;\n\tuint8_t     SSc_En;\n\tuint16_t    Sclk_slew_rate;\n\tuint16_t    Pcc_up_slew_rate;\n\tuint16_t    Pcc_down_slew_rate;\n\tuint16_t    Fcw1_int;\n\tuint16_t    Fcw1_frac;\n\tuint16_t    Sclk_ss_slew_rate;\n};\ntypedef struct SMU_SclkSetting SMU_SclkSetting;\n\nstruct SMU74_Discrete_GraphicsLevel {\n\tSMU_VoltageLevel MinVoltage;\n\tuint8_t     pcieDpmLevel;\n\tuint8_t     DeepSleepDivId;\n\tuint16_t    ActivityLevel;\n\tuint32_t    CgSpllFuncCntl3;\n\tuint32_t    CgSpllFuncCntl4;\n\tuint32_t    CcPwrDynRm;\n\tuint32_t    CcPwrDynRm1;\n\tuint8_t     SclkDid;\n\tuint8_t     padding;\n\tuint8_t     EnabledForActivity;\n\tuint8_t     EnabledForThrottle;\n\tuint8_t     UpHyst;\n\tuint8_t     DownHyst;\n\tuint8_t     VoltageDownHyst;\n\tuint8_t     PowerThrottle;\n\tSMU_SclkSetting SclkSetting;\n};\n\ntypedef struct SMU74_Discrete_GraphicsLevel SMU74_Discrete_GraphicsLevel;\n\nstruct SMU74_Discrete_ACPILevel {\n\tuint32_t    Flags;\n\tSMU_VoltageLevel MinVoltage;\n\tuint32_t    SclkFrequency;\n\tuint8_t     SclkDid;\n\tuint8_t     DisplayWatermark;\n\tuint8_t     DeepSleepDivId;\n\tuint8_t     padding;\n\tuint32_t    CcPwrDynRm;\n\tuint32_t    CcPwrDynRm1;\n\n\tSMU_SclkSetting SclkSetting;\n};\n\ntypedef struct SMU74_Discrete_ACPILevel SMU74_Discrete_ACPILevel;\n\nstruct SMU74_Discrete_Ulv {\n\tuint32_t    CcPwrDynRm;\n\tuint32_t    CcPwrDynRm1;\n\tuint16_t    VddcOffset;\n\tuint8_t     VddcOffsetVid;\n\tuint8_t     VddcPhase;\n\tuint16_t    BifSclkDfs;\n\tuint16_t    Reserved;\n};\n\ntypedef struct SMU74_Discrete_Ulv SMU74_Discrete_Ulv;\n\nstruct SMU74_Discrete_MemoryLevel {\n\tSMU_VoltageLevel MinVoltage;\n\tuint32_t    MinMvdd;\n\n\tuint32_t    MclkFrequency;\n\n\tuint8_t     StutterEnable;\n\tuint8_t     EnabledForThrottle;\n\tuint8_t     EnabledForActivity;\n\tuint8_t     padding_0;\n\n\tuint8_t     UpHyst;\n\tuint8_t     DownHyst;\n\tuint8_t     VoltageDownHyst;\n\tuint8_t     padding_1;\n\n\tuint16_t    ActivityLevel;\n\tuint8_t     DisplayWatermark;\n\tuint8_t     Reserved;\n};\n\ntypedef struct SMU74_Discrete_MemoryLevel SMU74_Discrete_MemoryLevel;\n\nstruct SMU74_Discrete_LinkLevel {\n\tuint8_t     PcieGenSpeed;\n\tuint8_t     PcieLaneCount;\n\tuint8_t     EnabledForActivity;\n\tuint8_t     SPC;\n\tuint32_t    DownThreshold;\n\tuint32_t    UpThreshold;\n\tuint16_t    BifSclkDfs;\n\tuint16_t    Reserved;\n};\n\ntypedef struct SMU74_Discrete_LinkLevel SMU74_Discrete_LinkLevel;\n\nstruct SMU74_Discrete_MCArbDramTimingTableEntry {\n\tuint32_t McArbDramTiming;\n\tuint32_t McArbDramTiming2;\n\tuint8_t  McArbBurstTime;\n\tuint8_t  padding[3];\n};\n\ntypedef struct SMU74_Discrete_MCArbDramTimingTableEntry SMU74_Discrete_MCArbDramTimingTableEntry;\n\nstruct SMU74_Discrete_MCArbDramTimingTable {\n\tSMU74_Discrete_MCArbDramTimingTableEntry entries[SMU__NUM_SCLK_DPM_STATE][SMU__NUM_MCLK_DPM_LEVELS];\n};\n\ntypedef struct SMU74_Discrete_MCArbDramTimingTable SMU74_Discrete_MCArbDramTimingTable;\n\nstruct SMU74_Discrete_UvdLevel {\n\tuint32_t VclkFrequency;\n\tuint32_t DclkFrequency;\n\tSMU_VoltageLevel MinVoltage;\n\tuint8_t  VclkDivider;\n\tuint8_t  DclkDivider;\n\tuint8_t  padding[2];\n};\n\ntypedef struct SMU74_Discrete_UvdLevel SMU74_Discrete_UvdLevel;\n\nstruct SMU74_Discrete_ExtClkLevel {\n\tuint32_t Frequency;\n\tSMU_VoltageLevel MinVoltage;\n\tuint8_t  Divider;\n\tuint8_t  padding[3];\n};\n\ntypedef struct SMU74_Discrete_ExtClkLevel SMU74_Discrete_ExtClkLevel;\n\nstruct SMU74_Discrete_StateInfo {\n\tuint32_t SclkFrequency;\n\tuint32_t MclkFrequency;\n\tuint32_t VclkFrequency;\n\tuint32_t DclkFrequency;\n\tuint32_t SamclkFrequency;\n\tuint32_t AclkFrequency;\n\tuint32_t EclkFrequency;\n\tuint16_t MvddVoltage;\n\tuint16_t padding16;\n\tuint8_t  DisplayWatermark;\n\tuint8_t  McArbIndex;\n\tuint8_t  McRegIndex;\n\tuint8_t  SeqIndex;\n\tuint8_t  SclkDid;\n\tint8_t   SclkIndex;\n\tint8_t   MclkIndex;\n\tuint8_t  PCIeGen;\n};\n\ntypedef struct SMU74_Discrete_StateInfo SMU74_Discrete_StateInfo;\n\nstruct SMU_QuadraticCoeffs {\n\tint32_t m1;\n\tuint32_t b;\n\n\tint16_t m2;\n\tuint8_t m1_shift;\n\tuint8_t m2_shift;\n};\ntypedef struct SMU_QuadraticCoeffs SMU_QuadraticCoeffs;\n\nstruct SMU74_Discrete_DpmTable {\n\n\tSMU74_PIDController                  GraphicsPIDController;\n\tSMU74_PIDController                  MemoryPIDController;\n\tSMU74_PIDController                  LinkPIDController;\n\n\tuint32_t                            SystemFlags;\n\n\tuint32_t                            VRConfig;\n\tuint32_t                            SmioMask1;\n\tuint32_t                            SmioMask2;\n\tSMIO_Table                          SmioTable1;\n\tSMIO_Table                          SmioTable2;\n\n\tuint32_t                            MvddLevelCount;\n\n\n\tuint8_t                             BapmVddcVidHiSidd[SMU74_MAX_LEVELS_VDDC];\n\tuint8_t                             BapmVddcVidLoSidd[SMU74_MAX_LEVELS_VDDC];\n\tuint8_t                             BapmVddcVidHiSidd2[SMU74_MAX_LEVELS_VDDC];\n\n\tuint8_t                             GraphicsDpmLevelCount;\n\tuint8_t                             MemoryDpmLevelCount;\n\tuint8_t                             LinkLevelCount;\n\tuint8_t                             MasterDeepSleepControl;\n\n\tuint8_t                             UvdLevelCount;\n\tuint8_t                             VceLevelCount;\n\tuint8_t                             AcpLevelCount;\n\tuint8_t                             SamuLevelCount;\n\n\tuint8_t                             ThermOutGpio;\n\tuint8_t                             ThermOutPolarity;\n\tuint8_t                             ThermOutMode;\n\tuint8_t                             BootPhases;\n\n\tuint8_t                             VRHotLevel;\n\tuint8_t                             LdoRefSel;\n\tuint8_t                             SharedRails;\n\tuint8_t                             Reserved1;\n\tuint16_t                            FanStartTemperature;\n\tuint16_t                            FanStopTemperature;\n\tuint16_t                            MaxVoltage;\n\tuint16_t                            Reserved2;\n\tuint32_t                            Reserved[1];\n\n\tSMU74_Discrete_GraphicsLevel        GraphicsLevel[SMU74_MAX_LEVELS_GRAPHICS];\n\tSMU74_Discrete_MemoryLevel          MemoryACPILevel;\n\tSMU74_Discrete_MemoryLevel          MemoryLevel[SMU74_MAX_LEVELS_MEMORY];\n\tSMU74_Discrete_LinkLevel            LinkLevel[SMU74_MAX_LEVELS_LINK];\n\tSMU74_Discrete_ACPILevel            ACPILevel;\n\tSMU74_Discrete_UvdLevel             UvdLevel[SMU74_MAX_LEVELS_UVD];\n\tSMU74_Discrete_ExtClkLevel          VceLevel[SMU74_MAX_LEVELS_VCE];\n\tSMU74_Discrete_ExtClkLevel          AcpLevel[SMU74_MAX_LEVELS_ACP];\n\tSMU74_Discrete_ExtClkLevel          SamuLevel[SMU74_MAX_LEVELS_SAMU];\n\tSMU74_Discrete_Ulv                  Ulv;\n\n\tuint8_t                             DisplayWatermark[SMU74_MAX_LEVELS_MEMORY][SMU74_MAX_LEVELS_GRAPHICS];\n\n\tuint32_t                            SclkStepSize;\n\tuint32_t                            Smio[SMU74_MAX_ENTRIES_SMIO];\n\n\tuint8_t                             UvdBootLevel;\n\tuint8_t                             VceBootLevel;\n\tuint8_t                             AcpBootLevel;\n\tuint8_t                             SamuBootLevel;\n\n\tuint8_t                             GraphicsBootLevel;\n\tuint8_t                             GraphicsVoltageChangeEnable;\n\tuint8_t                             GraphicsThermThrottleEnable;\n\tuint8_t                             GraphicsInterval;\n\n\tuint8_t                             VoltageInterval;\n\tuint8_t                             ThermalInterval;\n\tuint16_t                            TemperatureLimitHigh;\n\n\tuint16_t                            TemperatureLimitLow;\n\tuint8_t                             MemoryBootLevel;\n\tuint8_t                             MemoryVoltageChangeEnable;\n\n\tuint16_t                            BootMVdd;\n\tuint8_t                             MemoryInterval;\n\tuint8_t                             MemoryThermThrottleEnable;\n\n\tuint16_t                            VoltageResponseTime;\n\tuint16_t                            PhaseResponseTime;\n\n\tuint8_t                             PCIeBootLinkLevel;\n\tuint8_t                             PCIeGenInterval;\n\tuint8_t                             DTEInterval;\n\tuint8_t                             DTEMode;\n\n\tuint8_t                             SVI2Enable;\n\tuint8_t                             VRHotGpio;\n\tuint8_t                             AcDcGpio;\n\tuint8_t                             ThermGpio;\n\n\tuint16_t                            PPM_PkgPwrLimit;\n\tuint16_t                            PPM_TemperatureLimit;\n\n\tuint16_t                            DefaultTdp;\n\tuint16_t                            TargetTdp;\n\n\tuint16_t                            FpsHighThreshold;\n\tuint16_t                            FpsLowThreshold;\n\n\tuint16_t                            BAPMTI_R[SMU74_DTE_ITERATIONS][SMU74_DTE_SOURCES][SMU74_DTE_SINKS];\n\tuint16_t                            BAPMTI_RC[SMU74_DTE_ITERATIONS][SMU74_DTE_SOURCES][SMU74_DTE_SINKS];\n\n\tuint16_t                            TemperatureLimitEdge;\n\tuint16_t                            TemperatureLimitHotspot;\n\n\tuint16_t                            BootVddc;\n\tuint16_t                            BootVddci;\n\n\tuint16_t                            FanGainEdge;\n\tuint16_t                            FanGainHotspot;\n\n\tuint32_t                            LowSclkInterruptThreshold;\n\tuint32_t                            VddGfxReChkWait;\n\n\tuint8_t                             ClockStretcherAmount;\n\tuint8_t                             Sclk_CKS_masterEn0_7;\n\tuint8_t                             Sclk_CKS_masterEn8_15;\n\tuint8_t                             DPMFreezeAndForced;\n\n\tuint8_t                             Sclk_voltageOffset[8];\n\n\tSMU_ClockStretcherDataTable         ClockStretcherDataTable;\n\tSMU_CKS_LOOKUPTable                 CKS_LOOKUPTable;\n\n\tuint32_t                            CurrSclkPllRange;\n\tsclkFcwRange_t                      SclkFcwRangeTable[NUM_SCLK_RANGE];\n\tGB_VDROOP_TABLE_t                   BTCGB_VDROOP_TABLE[BTCGB_VDROOP_TABLE_MAX_ENTRIES];\n\tSMU_QuadraticCoeffs                 AVFSGB_VDROOP_TABLE[AVFSGB_VDROOP_TABLE_MAX_ENTRIES];\n};\n\ntypedef struct SMU74_Discrete_DpmTable SMU74_Discrete_DpmTable;\n\n\nstruct SMU74_Discrete_FanTable {\n\tuint16_t FdoMode;\n\tint16_t  TempMin;\n\tint16_t  TempMed;\n\tint16_t  TempMax;\n\tint16_t  Slope1;\n\tint16_t  Slope2;\n\tint16_t  FdoMin;\n\tint16_t  HystUp;\n\tint16_t  HystDown;\n\tint16_t  HystSlope;\n\tint16_t  TempRespLim;\n\tint16_t  TempCurr;\n\tint16_t  SlopeCurr;\n\tint16_t  PwmCurr;\n\tuint32_t RefreshPeriod;\n\tint16_t  FdoMax;\n\tuint8_t  TempSrc;\n\tint8_t   Padding;\n};\n\ntypedef struct SMU74_Discrete_FanTable SMU74_Discrete_FanTable;\n\n#define SMU7_DISCRETE_GPIO_SCLK_DEBUG             4\n#define SMU7_DISCRETE_GPIO_SCLK_DEBUG_BIT         (0x1 << SMU7_DISCRETE_GPIO_SCLK_DEBUG)\n\n\nstruct SMU7_MclkDpmScoreboard {\n\tuint32_t PercentageBusy;\n\n\tint32_t  PIDError;\n\tint32_t  PIDIntegral;\n\tint32_t  PIDOutput;\n\n\tuint32_t SigmaDeltaAccum;\n\tuint32_t SigmaDeltaOutput;\n\tuint32_t SigmaDeltaLevel;\n\n\tuint32_t UtilizationSetpoint;\n\n\tuint8_t  TdpClampMode;\n\tuint8_t  TdcClampMode;\n\tuint8_t  ThermClampMode;\n\tuint8_t  VoltageBusy;\n\n\tint8_t   CurrLevel;\n\tint8_t   TargLevel;\n\tuint8_t  LevelChangeInProgress;\n\tuint8_t  UpHyst;\n\n\tuint8_t  DownHyst;\n\tuint8_t  VoltageDownHyst;\n\tuint8_t  DpmEnable;\n\tuint8_t  DpmRunning;\n\n\tuint8_t  DpmForce;\n\tuint8_t  DpmForceLevel;\n\tuint8_t  padding2;\n\tuint8_t  McArbIndex;\n\n\tuint32_t MinimumPerfMclk;\n\n\tuint8_t  AcpiReq;\n\tuint8_t  AcpiAck;\n\tuint8_t  MclkSwitchInProgress;\n\tuint8_t  MclkSwitchCritical;\n\n\tuint8_t  IgnoreVBlank;\n\tuint8_t  TargetMclkIndex;\n\tuint16_t VbiFailureCount;\n\tuint8_t  VbiWaitCounter;\n\tuint8_t  EnabledLevelsChange;\n\n\tuint16_t LevelResidencyCounters[SMU74_MAX_LEVELS_MEMORY];\n\tuint16_t LevelSwitchCounters[SMU74_MAX_LEVELS_MEMORY];\n\n\tvoid     (*TargetStateCalculator)(uint8_t);\n\tvoid     (*SavedTargetStateCalculator)(uint8_t);\n\n\tuint16_t AutoDpmInterval;\n\tuint16_t AutoDpmRange;\n\n\tuint16_t VbiTimeoutCount;\n\tuint16_t MclkSwitchingTime;\n\n\tuint8_t  fastSwitch;\n\tuint8_t  Save_PIC_VDDGFX_EXIT;\n\tuint8_t  Save_PIC_VDDGFX_ENTER;\n\tuint8_t  padding;\n};\n\ntypedef struct SMU7_MclkDpmScoreboard SMU7_MclkDpmScoreboard;\n\nstruct SMU7_UlvScoreboard {\n\tuint8_t     EnterUlv;\n\tuint8_t     ExitUlv;\n\tuint8_t     UlvActive;\n\tuint8_t     WaitingForUlv;\n\tuint8_t     UlvEnable;\n\tuint8_t     UlvRunning;\n\tuint8_t     UlvMasterEnable;\n\tuint8_t     padding;\n\tuint32_t    UlvAbortedCount;\n\tuint32_t    UlvTimeStamp;\n};\n\ntypedef struct SMU7_UlvScoreboard SMU7_UlvScoreboard;\n\nstruct VddgfxSavedRegisters {\n\tuint32_t GPU_DBG[3];\n\tuint32_t MEC_BaseAddress_Hi;\n\tuint32_t MEC_BaseAddress_Lo;\n\tuint32_t THM_TMON0_CTRL2__RDIR_PRESENT;\n\tuint32_t THM_TMON1_CTRL2__RDIR_PRESENT;\n\tuint32_t CP_INT_CNTL;\n};\n\ntypedef struct VddgfxSavedRegisters VddgfxSavedRegisters;\n\nstruct SMU7_VddGfxScoreboard {\n\tuint8_t     VddGfxEnable;\n\tuint8_t     VddGfxActive;\n\tuint8_t     VPUResetOccured;\n\tuint8_t     padding;\n\n\tuint32_t    VddGfxEnteredCount;\n\tuint32_t    VddGfxAbortedCount;\n\n\tuint32_t    VddGfxVid;\n\n\tVddgfxSavedRegisters SavedRegisters;\n};\n\ntypedef struct SMU7_VddGfxScoreboard SMU7_VddGfxScoreboard;\n\nstruct SMU7_TdcLimitScoreboard {\n\tuint8_t  Enable;\n\tuint8_t  Running;\n\tuint16_t Alpha;\n\tuint32_t FilteredIddc;\n\tuint32_t IddcLimit;\n\tuint32_t IddcHyst;\n\tSMU7_HystController_Data HystControllerData;\n};\n\ntypedef struct SMU7_TdcLimitScoreboard SMU7_TdcLimitScoreboard;\n\nstruct SMU7_PkgPwrLimitScoreboard {\n\tuint8_t  Enable;\n\tuint8_t  Running;\n\tuint16_t Alpha;\n\tuint32_t FilteredPkgPwr;\n\tuint32_t Limit;\n\tuint32_t Hyst;\n\tuint32_t LimitFromDriver;\n\tSMU7_HystController_Data HystControllerData;\n};\n\ntypedef struct SMU7_PkgPwrLimitScoreboard SMU7_PkgPwrLimitScoreboard;\n\nstruct SMU7_BapmScoreboard {\n\tuint32_t source_powers[SMU74_DTE_SOURCES];\n\tuint32_t source_powers_last[SMU74_DTE_SOURCES];\n\tint32_t entity_temperatures[SMU74_NUM_GPU_TES];\n\tint32_t initial_entity_temperatures[SMU74_NUM_GPU_TES];\n\tint32_t Limit;\n\tint32_t Hyst;\n\tint32_t therm_influence_coeff_table[SMU74_DTE_ITERATIONS * SMU74_DTE_SOURCES * SMU74_DTE_SINKS * 2];\n\tint32_t therm_node_table[SMU74_DTE_ITERATIONS * SMU74_DTE_SOURCES * SMU74_DTE_SINKS];\n\tuint16_t ConfigTDPPowerScalar;\n\tuint16_t FanSpeedPowerScalar;\n\tuint16_t OverDrivePowerScalar;\n\tuint16_t OverDriveLimitScalar;\n\tuint16_t FinalPowerScalar;\n\tuint8_t VariantID;\n\tuint8_t spare997;\n\n\tSMU7_HystController_Data HystControllerData;\n\n\tint32_t temperature_gradient_slope;\n\tint32_t temperature_gradient;\n\tuint32_t measured_temperature;\n};\n\n\ntypedef struct SMU7_BapmScoreboard SMU7_BapmScoreboard;\n\nstruct SMU7_AcpiScoreboard {\n\tuint32_t SavedInterruptMask[2];\n\tuint8_t LastACPIRequest;\n\tuint8_t CgBifResp;\n\tuint8_t RequestType;\n\tuint8_t Padding;\n\tSMU74_Discrete_ACPILevel D0Level;\n};\n\ntypedef struct SMU7_AcpiScoreboard SMU7_AcpiScoreboard;\n\nstruct SMU74_Discrete_PmFuses {\n\tuint8_t BapmVddCVidHiSidd[8];\n\tuint8_t BapmVddCVidLoSidd[8];\n\tuint8_t VddCVid[8];\n\tuint8_t SviLoadLineEn;\n\tuint8_t SviLoadLineVddC;\n\tuint8_t SviLoadLineTrimVddC;\n\tuint8_t SviLoadLineOffsetVddC;\n\tuint16_t TDC_VDDC_PkgLimit;\n\tuint8_t TDC_VDDC_ThrottleReleaseLimitPerc;\n\tuint8_t TDC_MAWt;\n\tuint8_t TdcWaterfallCtl;\n\tuint8_t LPMLTemperatureMin;\n\tuint8_t LPMLTemperatureMax;\n\tuint8_t Reserved;\n\n\tuint8_t LPMLTemperatureScaler[16];\n\n\tint16_t FuzzyFan_ErrorSetDelta;\n\tint16_t FuzzyFan_ErrorRateSetDelta;\n\tint16_t FuzzyFan_PwmSetDelta;\n\tuint16_t Reserved6;\n\n\tuint8_t GnbLPML[16];\n\n\tuint8_t GnbLPMLMaxVid;\n\tuint8_t GnbLPMLMinVid;\n\tuint8_t Reserved1[2];\n\n\tuint16_t BapmVddCBaseLeakageHiSidd;\n\tuint16_t BapmVddCBaseLeakageLoSidd;\n\n\tuint16_t  VFT_Temp[3];\n\tuint16_t  padding;\n\n\tSMU_QuadraticCoeffs VFT_ATE[3];\n\n\tSMU_QuadraticCoeffs AVFS_GB;\n\tSMU_QuadraticCoeffs ATE_ACBTC_GB;\n\n\tSMU_QuadraticCoeffs P2V;\n\n\tuint32_t PsmCharzFreq;\n\n\tuint16_t InversionVoltage;\n\tuint16_t PsmCharzTemp;\n\n\tuint32_t EnabledAvfsModules;\n};\n\ntypedef struct SMU74_Discrete_PmFuses SMU74_Discrete_PmFuses;\n\nstruct SMU7_Discrete_Log_Header_Table {\n\tuint32_t    version;\n\tuint32_t    asic_id;\n\tuint16_t    flags;\n\tuint16_t    entry_size;\n\tuint32_t    total_size;\n\tuint32_t    num_of_entries;\n\tuint8_t     type;\n\tuint8_t     mode;\n\tuint8_t     filler_0[2];\n\tuint32_t    filler_1[2];\n};\n\ntypedef struct SMU7_Discrete_Log_Header_Table SMU7_Discrete_Log_Header_Table;\n\nstruct SMU7_Discrete_Log_Cntl {\n\tuint8_t             Enabled;\n\tuint8_t             Type;\n\tuint8_t             padding[2];\n\tuint32_t            BufferSize;\n\tuint32_t            SamplesLogged;\n\tuint32_t            SampleSize;\n\tuint32_t            AddrL;\n\tuint32_t            AddrH;\n};\n\ntypedef struct SMU7_Discrete_Log_Cntl SMU7_Discrete_Log_Cntl;\n\n#if defined SMU__DGPU_ONLY\n#define CAC_ACC_NW_NUM_OF_SIGNALS 87\n#endif\n\n\nstruct SMU7_Discrete_Cac_Collection_Table {\n\tuint32_t temperature;\n\tuint32_t cac_acc_nw[CAC_ACC_NW_NUM_OF_SIGNALS];\n};\n\ntypedef struct SMU7_Discrete_Cac_Collection_Table SMU7_Discrete_Cac_Collection_Table;\n\nstruct SMU7_Discrete_Cac_Verification_Table {\n\tuint32_t VddcTotalPower;\n\tuint32_t VddcLeakagePower;\n\tuint32_t VddcConstantPower;\n\tuint32_t VddcGfxDynamicPower;\n\tuint32_t VddcUvdDynamicPower;\n\tuint32_t VddcVceDynamicPower;\n\tuint32_t VddcAcpDynamicPower;\n\tuint32_t VddcPcieDynamicPower;\n\tuint32_t VddcDceDynamicPower;\n\tuint32_t VddcCurrent;\n\tuint32_t VddcVoltage;\n\tuint32_t VddciTotalPower;\n\tuint32_t VddciLeakagePower;\n\tuint32_t VddciConstantPower;\n\tuint32_t VddciDynamicPower;\n\tuint32_t Vddr1TotalPower;\n\tuint32_t Vddr1LeakagePower;\n\tuint32_t Vddr1ConstantPower;\n\tuint32_t Vddr1DynamicPower;\n\tuint32_t spare[4];\n\tuint32_t temperature;\n};\n\ntypedef struct SMU7_Discrete_Cac_Verification_Table SMU7_Discrete_Cac_Verification_Table;\n\nstruct SMU7_Discrete_Pm_Status_Table {\n\tint32_t T_meas_max;\n\tint32_t T_meas_acc;\n\tint32_t T_calc_max;\n\tint32_t T_calc_acc;\n\tuint32_t P_scalar_acc;\n\tuint32_t P_calc_max;\n\tuint32_t P_calc_acc;\n\n\tuint32_t I_calc_max;\n\tuint32_t I_calc_acc;\n\tuint32_t I_calc_acc_vddci;\n\tuint32_t V_calc_noload_acc;\n\tuint32_t V_calc_load_acc;\n\tuint32_t V_calc_noload_acc_vddci;\n\tuint32_t P_meas_acc;\n\tuint32_t V_meas_noload_acc;\n\tuint32_t V_meas_load_acc;\n\tuint32_t I_meas_acc;\n\tuint32_t P_meas_acc_vddci;\n\tuint32_t V_meas_noload_acc_vddci;\n\tuint32_t V_meas_load_acc_vddci;\n\tuint32_t I_meas_acc_vddci;\n\n\tuint16_t Sclk_dpm_residency[8];\n\tuint16_t Uvd_dpm_residency[8];\n\tuint16_t Vce_dpm_residency[8];\n\tuint16_t Mclk_dpm_residency[4];\n\n\tuint32_t P_vddci_acc;\n\tuint32_t P_vddr1_acc;\n\tuint32_t P_nte1_acc;\n\tuint32_t PkgPwr_max;\n\tuint32_t PkgPwr_acc;\n\tuint32_t MclkSwitchingTime_max;\n\tuint32_t MclkSwitchingTime_acc;\n\tuint32_t FanPwm_acc;\n\tuint32_t FanRpm_acc;\n\n\tuint32_t AccCnt;\n};\n\ntypedef struct SMU7_Discrete_Pm_Status_Table SMU7_Discrete_Pm_Status_Table;\n\n#define SMU7_MAX_GFX_CU_COUNT 16\n\nstruct SMU7_GfxCuPgScoreboard {\n\tuint8_t Enabled;\n\tuint8_t WaterfallUp;\n\tuint8_t WaterfallDown;\n\tuint8_t WaterfallLimit;\n\tuint8_t CurrMaxCu;\n\tuint8_t TargMaxCu;\n\tuint8_t ClampMode;\n\tuint8_t Active;\n\tuint8_t MaxSupportedCu;\n\tuint8_t MinSupportedCu;\n\tuint8_t PendingGfxCuHostInterrupt;\n\tuint8_t LastFilteredMaxCuInteger;\n\tuint16_t FilteredMaxCu;\n\tuint16_t FilteredMaxCuAlpha;\n\tuint16_t FilterResetCount;\n\tuint16_t FilterResetCountLimit;\n\tuint8_t ForceCu;\n\tuint8_t ForceCuCount;\n\tuint8_t spare[2];\n};\n\ntypedef struct SMU7_GfxCuPgScoreboard SMU7_GfxCuPgScoreboard;\n\n#define SMU7_SCLK_CAC 0x561\n#define SMU7_MCLK_CAC 0xF9\n#define SMU7_VCLK_CAC 0x2DE\n#define SMU7_DCLK_CAC 0x2DE\n#define SMU7_ECLK_CAC 0x25E\n#define SMU7_ACLK_CAC 0x25E\n#define SMU7_SAMCLK_CAC 0x25E\n#define SMU7_DISPCLK_CAC 0x100\n#define SMU7_CAC_CONSTANT 0x2EE3430\n#define SMU7_CAC_CONSTANT_SHIFT 18\n\n#define SMU7_VDDCI_MCLK_CONST        1765\n#define SMU7_VDDCI_MCLK_CONST_SHIFT  16\n#define SMU7_VDDCI_VDDCI_CONST       50958\n#define SMU7_VDDCI_VDDCI_CONST_SHIFT 14\n#define SMU7_VDDCI_CONST             11781\n#define SMU7_VDDCI_STROBE_PWR        1331\n\n#define SMU7_VDDR1_CONST            693\n#define SMU7_VDDR1_CAC_WEIGHT       20\n#define SMU7_VDDR1_CAC_WEIGHT_SHIFT 19\n#define SMU7_VDDR1_STROBE_PWR       512\n\n#define SMU7_AREA_COEFF_UVD 0xA78\n#define SMU7_AREA_COEFF_VCE 0x190A\n#define SMU7_AREA_COEFF_ACP 0x22D1\n#define SMU7_AREA_COEFF_SAMU 0x534\n\n#define SMU7_THERM_OUT_MODE_DISABLE       0x0\n#define SMU7_THERM_OUT_MODE_THERM_ONLY    0x1\n#define SMU7_THERM_OUT_MODE_THERM_VRHOT   0x2\n\n\n#define SQ_Enable_MASK 0x1\n#define SQ_IR_MASK 0x2\n#define SQ_PCC_MASK 0x4\n#define SQ_EDC_MASK 0x8\n\n#define TCP_Enable_MASK 0x100\n#define TCP_IR_MASK 0x200\n#define TCP_PCC_MASK 0x400\n#define TCP_EDC_MASK 0x800\n\n#define TD_Enable_MASK 0x10000\n#define TD_IR_MASK 0x20000\n#define TD_PCC_MASK 0x40000\n#define TD_EDC_MASK 0x80000\n\n#define DB_Enable_MASK 0x1000000\n#define DB_IR_MASK 0x2000000\n#define DB_PCC_MASK 0x4000000 \n#define DB_EDC_MASK 0x8000000\n\n#define SQ_Enable_SHIFT 0\n#define SQ_IR_SHIFT 1\n#define SQ_PCC_SHIFT 2\n#define SQ_EDC_SHIFT 3\n\n#define TCP_Enable_SHIFT 8\n#define TCP_IR_SHIFT 9\n#define TCP_PCC_SHIFT 10\n#define TCP_EDC_SHIFT 11\n\n#define TD_Enable_SHIFT 16\n#define TD_IR_SHIFT 17\n#define TD_PCC_SHIFT 18\n#define TD_EDC_SHIFT 19\n\n#define DB_Enable_SHIFT 24\n#define DB_IR_SHIFT 25\n#define DB_PCC_SHIFT 26 \n#define DB_EDC_SHIFT 27\n\n#define BTCGB0_Vdroop_Enable_MASK  0x1\n#define BTCGB1_Vdroop_Enable_MASK  0x2\n#define AVFSGB0_Vdroop_Enable_MASK 0x4\n#define AVFSGB1_Vdroop_Enable_MASK 0x8\n\n#define BTCGB0_Vdroop_Enable_SHIFT  0\n#define BTCGB1_Vdroop_Enable_SHIFT  1\n#define AVFSGB0_Vdroop_Enable_SHIFT 2\n#define AVFSGB1_Vdroop_Enable_SHIFT 3\n\n\n#pragma pack(pop)\n\n\n#endif\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}