Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L axi_utils_v2_0_9 -L c_reg_fd_v12_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_9 -L xbip_dsp48_addsub_v3_0_9 -L xbip_addsub_v3_0_9 -L c_addsub_v12_0_18 -L c_mux_bit_v12_0_9 -L c_shift_ram_v12_0_17 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L cmpy_v6_0_24 -L floating_point_v7_0_23 -L xfft_v9_1_12 -L dist_mem_gen_v8_0_15 -L lib_pkg_v1_0_4 -L lib_cdc_v1_0_3 -L lib_srl_fifo_v1_0_4 -L fifo_generator_v13_2_10 -L lib_fifo_v1_0_19 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_5 -L axi_quad_spi_v3_2_31 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DFT_i_tb_behav xil_defaultlib.DFT_i_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'i_index' [C:/CodeRepos/mSDFDFT/DFT/DFT_ff_i_q.sv:72]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/CodeRepos/mSDFDFT/DFT/DFT_ff_i_q.sv" Line 1. Module DFT_ff_i_q(BIN_NUM=128,N_MAX=128,LOG_N_MAX=7,FRAC_BITS=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/CodeRepos/mSDFDFT/DFT/pfTable.sv" Line 1. Module pfTable(N_MAX=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/CodeRepos/mSDFDFT/DFT/multiplier_complex.sv" Line 1. Module multiplier_complex(FRAC_BITS=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/CodeRepos/mSDFDFT/DFT/DFT_ff_i_q.sv" Line 1. Module DFT_ff_i_q(BIN_NUM=128,N_MAX=128,LOG_N_MAX=7,FRAC_BITS=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/CodeRepos/mSDFDFT/DFT/pfTable.sv" Line 1. Module pfTable(N_MAX=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/CodeRepos/mSDFDFT/DFT/multiplier_complex.sv" Line 1. Module multiplier_complex(FRAC_BITS=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pfTable(N_MAX=128)
Compiling module xil_defaultlib.multiplier_complex(FRAC_BITS=5)
Compiling module xil_defaultlib.DFT_ff_i_q(BIN_NUM=128,N_MAX=128...
Compiling module xil_defaultlib.DFT_i_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DFT_i_tb_behav
