{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 13 14:26:51 2023 " "Info: Processing started: Fri Oct 13 14:26:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_HEX_ADDER -c top_HEX_ADDER " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_HEX_ADDER -c top_HEX_ADDER" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 top_hex_adder.v(4) " "Info (10281): Verilog HDL Declaration information at top_hex_adder.v(4): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "top_hex_adder.v" "" { Text "C:/altera/91sp2/assignment/top_hex_adder.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 top_hex_adder.v(4) " "Info (10281): Verilog HDL Declaration information at top_hex_adder.v(4): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "top_hex_adder.v" "" { Text "C:/altera/91sp2/assignment/top_hex_adder.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 top_hex_adder.v(4) " "Info (10281): Verilog HDL Declaration information at top_hex_adder.v(4): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "top_hex_adder.v" "" { Text "C:/altera/91sp2/assignment/top_hex_adder.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 top_hex_adder.v(4) " "Info (10281): Verilog HDL Declaration information at top_hex_adder.v(4): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "top_hex_adder.v" "" { Text "C:/altera/91sp2/assignment/top_hex_adder.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 top_hex_adder.v(4) " "Info (10281): Verilog HDL Declaration information at top_hex_adder.v(4): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "top_hex_adder.v" "" { Text "C:/altera/91sp2/assignment/top_hex_adder.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 top_hex_adder.v(5) " "Info (10281): Verilog HDL Declaration information at top_hex_adder.v(5): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "top_hex_adder.v" "" { Text "C:/altera/91sp2/assignment/top_hex_adder.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "top_hex_adder.v 1 1 " "Warning: Using design file top_hex_adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top_HEX_ADDER " "Info: Found entity 1: top_HEX_ADDER" {  } { { "top_hex_adder.v" "" { Text "C:/altera/91sp2/assignment/top_hex_adder.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_HEX_ADDER " "Info: Elaborating entity \"top_HEX_ADDER\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "hex_adder.v 1 1 " "Warning: Using design file hex_adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_ADDER " "Info: Found entity 1: HEX_ADDER" {  } { { "hex_adder.v" "" { Text "C:/altera/91sp2/assignment/hex_adder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_ADDER HEX_ADDER:hex_adder0 " "Info: Elaborating entity \"HEX_ADDER\" for hierarchy \"HEX_ADDER:hex_adder0\"" {  } { { "top_hex_adder.v" "hex_adder0" { Text "C:/altera/91sp2/assignment/top_hex_adder.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "_4bit_fa.v 2 2 " "Warning: Using design file _4bit_fa.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _4bit_FA " "Info: Found entity 1: _4bit_FA" {  } { { "_4bit_fa.v" "" { Text "C:/altera/91sp2/assignment/_4bit_fa.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 _1bit_FA " "Info: Found entity 2: _1bit_FA" {  } { { "_4bit_fa.v" "" { Text "C:/altera/91sp2/assignment/_4bit_fa.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4bit_FA HEX_ADDER:hex_adder0\|_4bit_FA:_4FA0 " "Info: Elaborating entity \"_4bit_FA\" for hierarchy \"HEX_ADDER:hex_adder0\|_4bit_FA:_4FA0\"" {  } { { "hex_adder.v" "_4FA0" { Text "C:/altera/91sp2/assignment/hex_adder.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_1bit_FA HEX_ADDER:hex_adder0\|_4bit_FA:_4FA0\|_1bit_FA:FA0 " "Info: Elaborating entity \"_1bit_FA\" for hierarchy \"HEX_ADDER:hex_adder0\|_4bit_FA:_4FA0\|_1bit_FA:FA0\"" {  } { { "_4bit_fa.v" "FA0" { Text "C:/altera/91sp2/assignment/_4bit_fa.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "digit_to_7seg.v 1 1 " "Warning: Using design file digit_to_7seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 digit_to_7seg " "Info: Found entity 1: digit_to_7seg" {  } { { "digit_to_7seg.v" "" { Text "C:/altera/91sp2/assignment/digit_to_7seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_to_7seg digit_to_7seg:hex7 " "Info: Elaborating entity \"digit_to_7seg\" for hierarchy \"digit_to_7seg:hex7\"" {  } { { "top_hex_adder.v" "hex7" { Text "C:/altera/91sp2/assignment/top_hex_adder.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Warning (13410): Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "top_hex_adder.v" "" { Text "C:/altera/91sp2/assignment/top_hex_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Warning (13410): Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "top_hex_adder.v" "" { Text "C:/altera/91sp2/assignment/top_hex_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Warning (13410): Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "top_hex_adder.v" "" { Text "C:/altera/91sp2/assignment/top_hex_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Warning (13410): Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "top_hex_adder.v" "" { Text "C:/altera/91sp2/assignment/top_hex_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Warning (13410): Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "top_hex_adder.v" "" { Text "C:/altera/91sp2/assignment/top_hex_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/91sp2/assignment/top_HEX_ADDER.map.smsg " "Info: Generated suppressed messages file C:/altera/91sp2/assignment/top_HEX_ADDER.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "125 " "Info: Implemented 125 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Info: Implemented 49 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Info: Implemented 60 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Info: Peak virtual memory: 221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 13 14:26:52 2023 " "Info: Processing ended: Fri Oct 13 14:26:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
