// Seed: 2517188377
module module_0 (
    output supply0 id_0,
    input wire id_1,
    output wire id_2,
    input supply1 id_3,
    output tri0 id_4,
    input wor id_5
);
  assign id_2 = 1 && 1;
  assign module_1.id_5 = 0;
  assign id_2 = !id_3;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input supply1 id_2,
    output wand id_3,
    input uwire id_4
    , id_11,
    output uwire id_5,
    input uwire id_6,
    input tri0 id_7,
    input wire id_8,
    output tri1 id_9
);
  wire id_12;
  wire id_13;
  id_14(
      .id_0(id_5), .id_1(1), .id_2(1), .id_3(id_8 < 1'h0), .id_4(id_12), .id_5(id_2 == id_6)
  );
  module_0 modCall_1 (
      id_3,
      id_4,
      id_5,
      id_7,
      id_5,
      id_8
  );
endmodule
