// Seed: 98044053
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    input wand id_3,
    output tri id_4,
    output tri0 id_5,
    input uwire id_6,
    input wor id_7
);
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15 = 1 / 1;
  wire id_16;
endmodule
module module_1 (
    output wor module_1,
    input wor id_1,
    input supply1 id_2,
    input wor id_3,
    output tri id_4,
    input supply1 id_5,
    input uwire id_6,
    output wor id_7,
    output tri0 id_8,
    input wire id_9,
    input tri1 id_10,
    input uwire id_11,
    input supply1 id_12,
    output wor id_13,
    input tri id_14,
    input tri0 id_15,
    input uwire id_16,
    input wor id_17,
    input supply1 id_18,
    output tri1 id_19,
    input wand id_20,
    input uwire id_21,
    input tri1 id_22,
    input supply1 id_23,
    output wand id_24,
    input wor id_25,
    output supply0 id_26,
    input wand id_27,
    input wor id_28
);
  assign id_24 = id_20;
  xor primCall (
      id_24,
      id_25,
      id_2,
      id_14,
      id_18,
      id_6,
      id_11,
      id_12,
      id_3,
      id_16,
      id_20,
      id_15,
      id_1,
      id_28,
      id_22,
      id_9,
      id_5,
      id_17,
      id_27
  );
  module_0 modCall_1 (
      id_3,
      id_23,
      id_17,
      id_10,
      id_13,
      id_19,
      id_3,
      id_21
  );
endmodule
