\hypertarget{classPITController}{}\section{P\+I\+T\+Controller$<$ Ch\+ID $>$ Class Template Reference}
\label{classPITController}\index{P\+I\+T\+Controller$<$ Ch\+I\+D $>$@{P\+I\+T\+Controller$<$ Ch\+I\+D $>$}}


Interface for P\+IT timers on Teensy 4.\+x microcontrollers.  




{\ttfamily \#include $<$pit.\+hpp$>$}

\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classPITController_ad9ef4f151495076fad7b0c556e48b117}{P\+I\+T\+Controller} ()
\begin{DoxyCompactList}\small\item\em Constant -\/ Maximum possible counter value. 32 bit counter. \end{DoxyCompactList}\item 
void \hyperlink{group__Controls_ga4dae1ed0ada64ebc03665e8f39795e7e}{start} () \hyperlink{utilities_8hpp_a103d5b3998e0dd804213c8f30a094f4d}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Start counting on the timer. \end{DoxyCompactList}\item 
void \hyperlink{group__Controls_ga5a6e2b00c6355934531a77a62660bec7}{stop} () \hyperlink{utilities_8hpp_a103d5b3998e0dd804213c8f30a094f4d}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em stop counting on the timer. \end{DoxyCompactList}\item 
\hyperlink{errors_8hpp_a4e8c0d09726859e3d3369c0da5a1aa7f}{Error\+\_\+t} \hyperlink{group__Controls_gaaf7a79129a4ea5af057ea8f537b7ae9f}{set\+\_\+gate\+\_\+time} (double gt\+\_\+microseconds) \hyperlink{utilities_8hpp_a103d5b3998e0dd804213c8f30a094f4d}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}((flatten))
\begin{DoxyCompactList}\small\item\em Sets the gate time after which the counter returns to zero and marks the end of onegate interval. \end{DoxyCompactList}\item 
double \hyperlink{group__Controls_ga3fedb5ff5a44b664e8132f4e2836b155}{period\+\_\+error\+\_\+us} () const \hyperlink{utilities_8hpp_a103d5b3998e0dd804213c8f30a094f4d}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Returns the error in the gate timing period due to the finite resolution of the timers.  Error in microseconds. \end{DoxyCompactList}\item 
double \hyperlink{group__Controls_ga2b64ce8a01dc1254002c4ff3c384a6fd}{tick\+\_\+period\+\_\+us} () \hyperlink{utilities_8hpp_a103d5b3998e0dd804213c8f30a094f4d}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Returns the value of one {\bfseries Tick} -\/ Minimum resolution of the timer. \end{DoxyCompactList}\item 
void \hyperlink{group__Controls_ga19f11a8cdb94353ffaaa5a2eccf35ee5}{get\+\_\+xbar\+\_\+in\+\_\+pin} () \hyperlink{utilities_8hpp_a103d5b3998e0dd804213c8f30a094f4d}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Returns the correspoding X\+B\+A\+R1-\/A Input Pins for the corresponding channel T\+R\+I\+G\+G\+ER signal.  -\/ Manual Page 63. \end{DoxyCompactList}\item 
void \hyperlink{group__Interrupt_gaf1a21e0b3f9a57e247aa40c457e15ee3}{interrupt} () \hyperlink{utilities_8hpp_a103d5b3998e0dd804213c8f30a094f4d}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Enable Interruptsthat are triggered after one gate time completion. \end{DoxyCompactList}\item 
void \hyperlink{group__Interrupt_ga6e36c84f319e52e5a14ca20f299b64b5}{no\+\_\+interrupt} () \hyperlink{utilities_8hpp_a103d5b3998e0dd804213c8f30a094f4d}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Disable Interrupts that are triggered after one gate time completion. \end{DoxyCompactList}\item 
void \hyperlink{group__Interrupt_gae3f9c981e88cced34153234475de5646}{clear\+\_\+interrupt\+\_\+flag} () \hyperlink{utilities_8hpp_a103d5b3998e0dd804213c8f30a094f4d}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Clears the interrupt flag and hence prepares the timer for the next gate interval. The clearing has to be done manually. If the flag is not cleared, the interrupt will be called again and again. \end{DoxyCompactList}\item 
void \hyperlink{group__CLK_ga63e67e2ebfd6ceb5f5e38d9bd6a54754}{sel\+\_\+\+F\+B\+U\+S\+\_\+clock} () \hyperlink{utilities_8hpp_a103d5b3998e0dd804213c8f30a094f4d}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Sets the clock source frequency of all P\+IT channels to the value F\+\_\+\+B\+U\+S\+\_\+\+A\+C\+T\+U\+AL (= F\+\_\+\+C\+P\+U\+\_\+\+A\+C\+T\+U\+AL / 4 ) which is nominally 150 M\+Hz. The exact value depends on the C\+PU clock rate. \end{DoxyCompactList}\item 
void \hyperlink{group__CLK_gadb0d04fa23f4ebd20d2f495a86af3ccd}{sel\+\_\+24\+M\+Hz\+\_\+clock} () \hyperlink{utilities_8hpp_a103d5b3998e0dd804213c8f30a094f4d}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Sets the source clock frequency of all P\+IT channels to 24 M\+Hz which is the default oscillator clock. This setting is also the default state, if no clock is selected. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Static Public Member Functions}
\begin{DoxyCompactItemize}
\item 
static void \hyperlink{group__PIT__Glb_gaa742977692efbc075b52a5dbd6533230}{enable\+\_\+\+P\+I\+Ts} () \hyperlink{utilities_8hpp_a103d5b3998e0dd804213c8f30a094f4d}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Enable all P\+IT channels. \end{DoxyCompactList}\item 
static void \hyperlink{group__PIT__Glb_ga5e1bf9f8053a51c68f0ff2178ab56954}{disable\+\_\+\+P\+I\+Ts} () \hyperlink{utilities_8hpp_a103d5b3998e0dd804213c8f30a094f4d}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Disable all P\+IT Channels. \end{DoxyCompactList}\item 
static void \hyperlink{group__PIT__Glb_ga24b7ea02555967ef945ab87aae338574}{pause\+\_\+resume\+\_\+\+P\+I\+Ts} () \hyperlink{utilities_8hpp_a103d5b3998e0dd804213c8f30a094f4d}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Pause/\+Resume -\/ {\bfseries Toggle} all P\+IT Channels. \end{DoxyCompactList}\item 
static void \hyperlink{group__Interrupt_gaa94b6dc081d453c8dda54c3ade4b3d94}{set\+\_\+interrupt} (void($\ast$isr\+\_\+fn)(), unsigned int priority) \hyperlink{utilities_8hpp_a103d5b3998e0dd804213c8f30a094f4d}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}((always\+\_\+inline))
\begin{DoxyCompactList}\small\item\em Sets a common I\+SR and its priority for all P\+IT Channels. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
double \hyperlink{classPITController_a549601e7c66941d7872a6e7d38ed9563}{Actual\+\_\+period} = 0
\item 
double \hyperlink{classPITController_a9de0af49a52145c8d2a8f4e90a519b60}{Req\+\_\+period} = 0
\begin{DoxyCompactList}\small\item\em Actual Time Period set by the device due to finite resolution. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{classPITController_ae3d74bb18e5b22769e895f592cb16129}{Clk\+\_\+freq} = uint32\+\_\+t(24 $\ast$ 1e6)
\begin{DoxyCompactList}\small\item\em Time Period requested by the user. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Static Public Attributes}
\begin{DoxyCompactItemize}
\item 
static const constexpr uint32\+\_\+t \hyperlink{classPITController_a53778fe7e47ac9741bef0bc190e0646a}{P\+I\+T\+\_\+\+M\+A\+X\+\_\+\+C\+O\+U\+N\+T\+ER} = 4294967295
\begin{DoxyCompactList}\small\item\em Clock frequency used by the timer. Initalized to 24\+M\+Hz â†’ default oscillator clock. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\subsubsection*{template$<$unsigned int Ch\+ID$>$\newline
class P\+I\+T\+Controller$<$ Ch\+I\+D $>$}

Interface for P\+IT timers on Teensy 4.\+x microcontrollers. 

\subsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{classPITController_ad9ef4f151495076fad7b0c556e48b117}\label{classPITController_ad9ef4f151495076fad7b0c556e48b117}} 
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\subsubsection{\texorpdfstring{P\+I\+T\+Controller()}{PITController()}}
{\footnotesize\ttfamily template$<$unsigned int Ch\+ID$>$ \\
\hyperlink{classPITController}{P\+I\+T\+Controller}$<$ Ch\+ID $>$\+::\hyperlink{classPITController}{P\+I\+T\+Controller} (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Constant -\/ Maximum possible counter value. 32 bit counter. 



\subsection{Member Data Documentation}
\mbox{\Hypertarget{classPITController_a549601e7c66941d7872a6e7d38ed9563}\label{classPITController_a549601e7c66941d7872a6e7d38ed9563}} 
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!Actual\+\_\+period@{Actual\+\_\+period}}
\index{Actual\+\_\+period@{Actual\+\_\+period}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\subsubsection{\texorpdfstring{Actual\+\_\+period}{Actual\_period}}
{\footnotesize\ttfamily template$<$unsigned int Ch\+ID$>$ \\
double \hyperlink{classPITController}{P\+I\+T\+Controller}$<$ Ch\+ID $>$\+::Actual\+\_\+period = 0}

\mbox{\Hypertarget{classPITController_ae3d74bb18e5b22769e895f592cb16129}\label{classPITController_ae3d74bb18e5b22769e895f592cb16129}} 
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!Clk\+\_\+freq@{Clk\+\_\+freq}}
\index{Clk\+\_\+freq@{Clk\+\_\+freq}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\subsubsection{\texorpdfstring{Clk\+\_\+freq}{Clk\_freq}}
{\footnotesize\ttfamily template$<$unsigned int Ch\+ID$>$ \\
uint32\+\_\+t \hyperlink{classPITController}{P\+I\+T\+Controller}$<$ Ch\+ID $>$\+::Clk\+\_\+freq = uint32\+\_\+t(24 $\ast$ 1e6)}



Time Period requested by the user. 

\mbox{\Hypertarget{classPITController_a53778fe7e47ac9741bef0bc190e0646a}\label{classPITController_a53778fe7e47ac9741bef0bc190e0646a}} 
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!P\+I\+T\+\_\+\+M\+A\+X\+\_\+\+C\+O\+U\+N\+T\+ER@{P\+I\+T\+\_\+\+M\+A\+X\+\_\+\+C\+O\+U\+N\+T\+ER}}
\index{P\+I\+T\+\_\+\+M\+A\+X\+\_\+\+C\+O\+U\+N\+T\+ER@{P\+I\+T\+\_\+\+M\+A\+X\+\_\+\+C\+O\+U\+N\+T\+ER}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\subsubsection{\texorpdfstring{P\+I\+T\+\_\+\+M\+A\+X\+\_\+\+C\+O\+U\+N\+T\+ER}{PIT\_MAX\_COUNTER}}
{\footnotesize\ttfamily template$<$unsigned int Ch\+ID$>$ \\
const constexpr uint32\+\_\+t \hyperlink{classPITController}{P\+I\+T\+Controller}$<$ Ch\+ID $>$\+::P\+I\+T\+\_\+\+M\+A\+X\+\_\+\+C\+O\+U\+N\+T\+ER = 4294967295\hspace{0.3cm}{\ttfamily [static]}}



Clock frequency used by the timer. Initalized to 24\+M\+Hz â†’ default oscillator clock. 

\mbox{\Hypertarget{classPITController_a9de0af49a52145c8d2a8f4e90a519b60}\label{classPITController_a9de0af49a52145c8d2a8f4e90a519b60}} 
\index{P\+I\+T\+Controller@{P\+I\+T\+Controller}!Req\+\_\+period@{Req\+\_\+period}}
\index{Req\+\_\+period@{Req\+\_\+period}!P\+I\+T\+Controller@{P\+I\+T\+Controller}}
\subsubsection{\texorpdfstring{Req\+\_\+period}{Req\_period}}
{\footnotesize\ttfamily template$<$unsigned int Ch\+ID$>$ \\
double \hyperlink{classPITController}{P\+I\+T\+Controller}$<$ Ch\+ID $>$\+::Req\+\_\+period = 0}



Actual Time Period set by the device due to finite resolution. 



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/mnt/m/code/\+Correlator/\hyperlink{pit_8hpp}{pit.\+hpp}\end{DoxyCompactItemize}
